
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000354                       # Number of seconds simulated
sim_ticks                                   354483500                       # Number of ticks simulated
final_tick                               2261610366000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                              144036549                       # Simulator instruction rate (inst/s)
host_op_rate                                144031834                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              433132501                       # Simulator tick rate (ticks/s)
host_mem_usage                                 769964                       # Number of bytes of host memory used
host_seconds                                     0.82                       # Real time elapsed on the host
sim_insts                                   117874720                       # Number of instructions simulated
sim_ops                                     117874720                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls0.bytes_read::switch_cpus0.inst          704                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus0.data          384                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus1.inst          128                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus3.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus3.data         2432                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total              6720                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus0.inst          704                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus1.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus3.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total         3904                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::writebacks         5376                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total           5376                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::switch_cpus0.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus0.data            6                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus1.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus3.inst           48                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus3.data           38                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total                105                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::writebacks           84                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total                84                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::switch_cpus0.inst      1985988                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus0.data      1083266                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus1.inst       361089                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus3.inst      8666130                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus3.data      6860686                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total             18957159                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus0.inst      1985988                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus1.inst       361089                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus3.inst      8666130                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total        11013207                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::writebacks       15165727                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            15165727                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::writebacks       15165727                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus0.inst      1985988                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus0.data      1083266                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus1.inst       361089                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus3.inst      8666130                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus3.data      6860686                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total            34122886                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.totGap                            0                       # Total gap between requests
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls0.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls0.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.avgGap                          nan                       # Average gap between requests
system.mem_ctrls0.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls0_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.bytes_read::switch_cpus0.inst          512                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus0.data         2176                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus1.data         1472                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus3.inst           64                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus3.data        65920                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total             70144                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus0.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus3.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total          576                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::writebacks        76480                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total          76480                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::switch_cpus0.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus0.data           34                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus1.data           23                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus3.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus3.data         1030                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total               1096                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::writebacks         1195                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total              1195                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::switch_cpus0.inst      1444355                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus0.data      6138509                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus1.data      4152520                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus3.inst       180544                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus3.data    185960701                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            197876629                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus0.inst      1444355                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus3.inst       180544                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total         1624899                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::writebacks      215750522                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total           215750522                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::writebacks      215750522                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus0.inst      1444355                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus0.data      6138509                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus1.data      4152520                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus3.inst       180544                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus3.data    185960701                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           413627150                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.totGap                            0                       # Total gap between requests
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls1.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls1.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls1.avgGap                          nan                       # Average gap between requests
system.mem_ctrls1.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls1_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                       576                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                     164     47.67%     47.67% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.29%     47.97% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                    179     52.03%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                 344                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                      164     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.30%     50.30% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                     163     49.70%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                  328                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0               138890000     91.89%     91.89% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 164500      0.11%     92.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31               12095000      8.00%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total           151149500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.910615                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.953488                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::2                         1     33.33%     33.33% # number of syscalls executed
system.cpu0.kern.syscall::3                         1     33.33%     66.67% # number of syscalls executed
system.cpu0.kern.syscall::19                        1     33.33%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                     3                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                    1      0.27%      0.27% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   12      3.25%      3.52% # number of callpals executed
system.cpu0.kern.callpal::tbi                       2      0.54%      4.07% # number of callpals executed
system.cpu0.kern.callpal::swpipl                  325     88.08%     92.14% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     1      0.27%     92.41% # number of callpals executed
system.cpu0.kern.callpal::rti                      18      4.88%     97.29% # number of callpals executed
system.cpu0.kern.callpal::callsys                   9      2.44%     99.73% # number of callpals executed
system.cpu0.kern.callpal::imb                       1      0.27%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                   369                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel               31                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                 17                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                 18                      
system.cpu0.kern.mode_good::user                   17                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.580645                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.729167                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel          61907500     75.49%     75.49% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user            20102000     24.51%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      12                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements             5025                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          496.411951                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs              64925                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs             5025                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.920398                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data    24.636656                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   471.775296                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.048118                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.921436                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.969555                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          488                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          488                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           130024                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          130024                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        30557                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          30557                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        25644                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         25644                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          514                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          514                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          570                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          570                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data        56201                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total           56201                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data        56201                       # number of overall hits
system.cpu0.dcache.overall_hits::total          56201                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         2869                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         2869                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         2195                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         2195                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data           98                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total           98                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data           41                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           41                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         5064                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          5064                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         5064                       # number of overall misses
system.cpu0.dcache.overall_misses::total         5064                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data        33426                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        33426                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        27839                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        27839                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          612                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          612                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          611                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          611                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data        61265                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total        61265                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data        61265                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total        61265                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.085831                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.085831                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.078846                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.078846                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.160131                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.160131                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.067103                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.067103                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.082657                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.082657                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.082657                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.082657                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         3271                       # number of writebacks
system.cpu0.dcache.writebacks::total             3271                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements             2481                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.971956                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             338013                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             2481                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           136.240629                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst    26.612312                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   485.359644                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.051977                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.947968                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999945                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses           334454                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses          334454                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       163504                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         163504                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       163504                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          163504                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       163504                       # number of overall hits
system.cpu0.icache.overall_hits::total         163504                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst         2482                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         2482                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst         2482                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          2482                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst         2482                       # number of overall misses
system.cpu0.icache.overall_misses::total         2482                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       165986                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       165986                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       165986                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       165986                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       165986                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       165986                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.014953                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.014953                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.014953                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.014953                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.014953                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.014953                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks         2481                       # number of writebacks
system.cpu0.icache.writebacks::total             2481                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                       794                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                      98     47.12%     47.12% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      3      1.44%     48.56% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    107     51.44%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                 208                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                       98     49.49%     49.49% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       3      1.52%     51.01% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                      97     48.99%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  198                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0               351533000     98.38%     98.38% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                 361000      0.10%     98.48% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31                5425000      1.52%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total           357319000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.906542                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.951923                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::6                         1     33.33%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::48                        1     33.33%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::59                        1     33.33%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     3                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    1      0.35%      0.35% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   58     20.57%     20.92% # number of callpals executed
system.cpu1.kern.callpal::tbi                       5      1.77%     22.70% # number of callpals executed
system.cpu1.kern.callpal::swpipl                  137     48.58%     71.28% # number of callpals executed
system.cpu1.kern.callpal::rdps                      1      0.35%     71.63% # number of callpals executed
system.cpu1.kern.callpal::rti                      69     24.47%     96.10% # number of callpals executed
system.cpu1.kern.callpal::callsys                   9      3.19%     99.29% # number of callpals executed
system.cpu1.kern.callpal::imb                       2      0.71%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                   282                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              123                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 67                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                  4                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                 68                      
system.cpu1.kern.mode_good::user                   67                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch_good::kernel     0.552846                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.250000                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.701031                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel          59104500      5.43%      5.43% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user             8186500      0.75%      6.19% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle          1020466500     93.81%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      58                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements             2113                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          457.290441                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs              49017                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             2113                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            23.197823                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data    87.202686                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   370.087755                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.170318                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.722828                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.893145                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          457                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          457                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.892578                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses            78632                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses           78632                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        22218                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          22218                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        12767                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         12767                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          438                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          438                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          453                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          453                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data        34985                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total           34985                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data        34985                       # number of overall hits
system.cpu1.dcache.overall_hits::total          34985                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         1572                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         1572                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          682                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          682                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data           39                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           39                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data           23                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           23                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         2254                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          2254                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         2254                       # number of overall misses
system.cpu1.dcache.overall_misses::total         2254                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        23790                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        23790                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        13449                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        13449                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          477                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          477                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          476                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          476                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data        37239                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total        37239                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data        37239                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total        37239                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.066078                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.066078                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.050710                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.050710                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.081761                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.081761                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.048319                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.048319                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.060528                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.060528                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.060528                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.060528                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1008                       # number of writebacks
system.cpu1.dcache.writebacks::total             1008                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             1268                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.804088                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs              99894                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             1268                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            78.780757                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   192.342457                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   319.461631                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.375669                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.623948                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999617                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          434                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           78                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           273001                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          273001                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       134597                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         134597                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       134597                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          134597                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       134597                       # number of overall hits
system.cpu1.icache.overall_hits::total         134597                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         1269                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         1269                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         1269                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          1269                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         1269                       # number of overall misses
system.cpu1.icache.overall_misses::total         1269                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       135866                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       135866                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       135866                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       135866                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       135866                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       135866                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.009340                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.009340                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.009340                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.009340                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.009340                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.009340                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks         1268                       # number of writebacks
system.cpu1.icache.writebacks::total             1268                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                         2                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                       1     50.00%     50.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1     50.00%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                   2                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                        1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                    2                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0               357055500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                 164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total           357220000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total                    1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.callpal::rti                       1    100.00%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                     1                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel                1                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                  0                      
system.cpu2.kern.mode_good::user                    0                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu2.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements                1                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          273.192151                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  7                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                1                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                    7                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   272.042663                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data     1.149488                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.531333                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.002245                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.533578                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          265                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          265                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.517578                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses              284                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses             284                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data           75                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total             75                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data           52                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total            52                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data            3                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data            1                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data          127                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total             127                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data          127                       # number of overall hits
system.cpu2.dcache.overall_hits::total            127                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data            3                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data            2                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total            2                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data            1                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data            3                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data            5                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total             5                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data            5                       # number of overall misses
system.cpu2.dcache.overall_misses::total            5                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data          132                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data          132                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.038462                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.037037                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.037037                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.750000                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.750000                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.037879                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.037879                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.037879                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.037879                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks            1                       # number of writebacks
system.cpu2.dcache.writebacks::total                1                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements                0                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst          512                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses              740                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses             740                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst          370                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total            370                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst          370                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total             370                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst          370                       # number of overall hits
system.cpu2.icache.overall_hits::total            370                       # number of overall hits
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst          370                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst          370                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                      1204                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                     248     50.20%     50.20% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      1      0.20%     50.40% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                    245     49.60%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                 494                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                      246     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       1      0.20%     50.20% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                     245     49.80%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                  492                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0               551004500     98.32%     98.32% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                 112000      0.02%     98.34% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31                9321000      1.66%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total           560437500                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                 0.991935                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.995951                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::3                         1      8.33%      8.33% # number of syscalls executed
system.cpu3.kern.syscall::6                         1      8.33%     16.67% # number of syscalls executed
system.cpu3.kern.syscall::17                        1      8.33%     25.00% # number of syscalls executed
system.cpu3.kern.syscall::33                        1      8.33%     33.33% # number of syscalls executed
system.cpu3.kern.syscall::45                        3     25.00%     58.33% # number of syscalls executed
system.cpu3.kern.syscall::71                        4     33.33%     91.67% # number of syscalls executed
system.cpu3.kern.syscall::74                        1      8.33%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                    12                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                    3      0.53%      0.53% # number of callpals executed
system.cpu3.kern.callpal::swpctx                   53      9.33%      9.86% # number of callpals executed
system.cpu3.kern.callpal::swpipl                  393     69.19%     79.05% # number of callpals executed
system.cpu3.kern.callpal::rdps                      1      0.18%     79.23% # number of callpals executed
system.cpu3.kern.callpal::wrusp                     1      0.18%     79.40% # number of callpals executed
system.cpu3.kern.callpal::rti                     100     17.61%     97.01% # number of callpals executed
system.cpu3.kern.callpal::callsys                  15      2.64%     99.65% # number of callpals executed
system.cpu3.kern.callpal::imb                       2      0.35%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                   568                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel              152                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                 97                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                 96                      
system.cpu3.kern.mode_good::user                   97                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.631579                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.775100                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel         509912500     87.10%     87.10% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user            75503500     12.90%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                      53                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements            12776                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          489.441197                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs             159031                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs            12776                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            12.447636                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   171.263819                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   318.177378                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.334500                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.621440                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.955940                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          455                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           56                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses           355488                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses          355488                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        75990                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          75990                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        79880                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         79880                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1158                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1158                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1134                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1134                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       155870                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          155870                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       155870                       # number of overall hits
system.cpu3.dcache.overall_hits::total         155870                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         5869                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         5869                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         6995                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         6995                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data          132                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          132                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data          150                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          150                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        12864                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         12864                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        12864                       # number of overall misses
system.cpu3.dcache.overall_misses::total        12864                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data        81859                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        81859                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        86875                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        86875                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1290                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1290                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1284                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1284                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       168734                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       168734                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       168734                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       168734                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.071696                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.071696                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.080518                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.080518                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.102326                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.102326                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.116822                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.116822                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.076238                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.076238                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.076238                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.076238                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         8472                       # number of writebacks
system.cpu3.dcache.writebacks::total             8472                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements             4270                       # number of replacements
system.cpu3.icache.tags.tagsinuse          511.871176                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs             253769                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             4270                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            59.430679                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst   205.355467                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   306.515709                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.401085                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.598663                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999748                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1          150                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          313                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses           906533                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses          906533                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       446860                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         446860                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       446860                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          446860                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       446860                       # number of overall hits
system.cpu3.icache.overall_hits::total         446860                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst         4271                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         4271                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst         4271                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          4271                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst         4271                       # number of overall misses
system.cpu3.icache.overall_misses::total         4271                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       451131                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       451131                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       451131                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       451131                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       451131                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       451131                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.009467                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.009467                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.009467                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.009467                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.009467                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.009467                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.writebacks::writebacks         4270                       # number of writebacks
system.cpu3.icache.writebacks::total             4270                       # number of writebacks
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::WriteReq                  10                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 10                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                      20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio           80                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total           80                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                       80                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2bus0.snoop_filter.tot_requests         22157                       # Total number of requests made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_requests        11328                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_requests         1304                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.snoop_filter.tot_snoops            2856                       # Total number of snoops made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_snoops         2830                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_snoops           26                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.trans_dist::ReadResp               8329                       # Transaction distribution
system.l2bus0.trans_dist::WriteReq                  5                       # Transaction distribution
system.l2bus0.trans_dist::WriteResp                 5                       # Transaction distribution
system.l2bus0.trans_dist::WritebackDirty         4279                       # Transaction distribution
system.l2bus0.trans_dist::WritebackClean         3044                       # Transaction distribution
system.l2bus0.trans_dist::CleanEvict             2330                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeReq              159                       # Transaction distribution
system.l2bus0.trans_dist::SCUpgradeReq             64                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeResp             223                       # Transaction distribution
system.l2bus0.trans_dist::ReadExReq              2718                       # Transaction distribution
system.l2bus0.trans_dist::ReadExResp             2718                       # Transaction distribution
system.l2bus0.trans_dist::ReadCleanReq           3751                       # Transaction distribution
system.l2bus0.trans_dist::ReadSharedReq          4578                       # Transaction distribution
system.l2bus0.pkt_count_system.cpu0.icache.mem_side::system.l2cache0.cpu_side         7099                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu0.dcache.mem_side::system.l2cache0.cpu_side        15069                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu1.icache.mem_side::system.l2cache0.cpu_side         3447                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu1.dcache.mem_side::system.l2cache0.cpu_side         6588                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count::total                  32203                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu0.icache.mem_side::system.l2cache0.cpu_side       295488                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu0.dcache.mem_side::system.l2cache0.cpu_side       532432                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu1.icache.mem_side::system.l2cache0.cpu_side       139392                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu1.dcache.mem_side::system.l2cache0.cpu_side       208408                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size::total                 1175720                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.snoops                             9488                       # Total snoops (count)
system.l2bus0.snoop_fanout::samples             31521                       # Request fanout histogram
system.l2bus0.snoop_fanout::mean             0.181213                       # Request fanout histogram
system.l2bus0.snoop_fanout::stdev            0.387990                       # Request fanout histogram
system.l2bus0.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus0.snoop_fanout::0                   25843     81.99%     81.99% # Request fanout histogram
system.l2bus0.snoop_fanout::1                    5644     17.91%     99.89% # Request fanout histogram
system.l2bus0.snoop_fanout::2                      34      0.11%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus0.snoop_fanout::max_value               2                       # Request fanout histogram
system.l2bus0.snoop_fanout::total               31521                       # Request fanout histogram
system.l2bus1.snoop_filter.tot_requests         34473                       # Total number of requests made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_requests        17159                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_requests         1271                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.snoop_filter.tot_snoops             577                       # Total number of snoops made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_snoops          556                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_snoops           21                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.trans_dist::ReadResp              10276                       # Transaction distribution
system.l2bus1.trans_dist::WriteReq                  5                       # Transaction distribution
system.l2bus1.trans_dist::WriteResp                 5                       # Transaction distribution
system.l2bus1.trans_dist::WritebackDirty         8473                       # Transaction distribution
system.l2bus1.trans_dist::WritebackClean         3421                       # Transaction distribution
system.l2bus1.trans_dist::CleanEvict             3889                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeReq              126                       # Transaction distribution
system.l2bus1.trans_dist::SCUpgradeReq            153                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeResp             279                       # Transaction distribution
system.l2bus1.trans_dist::ReadExReq              6871                       # Transaction distribution
system.l2bus1.trans_dist::ReadExResp             6871                       # Transaction distribution
system.l2bus1.trans_dist::ReadCleanReq           4271                       # Transaction distribution
system.l2bus1.trans_dist::ReadSharedReq          6005                       # Transaction distribution
system.l2bus1.pkt_count_system.cpu2.dcache.mem_side::system.l2cache1.cpu_side           21                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu3.icache.mem_side::system.l2cache1.cpu_side        11963                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu3.dcache.mem_side::system.l2cache1.cpu_side        38661                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count::total                  50645                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu2.dcache.mem_side::system.l2cache1.cpu_side          328                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu3.icache.mem_side::system.l2cache1.cpu_side       492288                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu3.dcache.mem_side::system.l2cache1.cpu_side      1366048                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size::total                 1858664                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.snoops                             5124                       # Total snoops (count)
system.l2bus1.snoop_fanout::samples             39127                       # Request fanout histogram
system.l2bus1.snoop_fanout::mean             0.075983                       # Request fanout histogram
system.l2bus1.snoop_fanout::stdev            0.266993                       # Request fanout histogram
system.l2bus1.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus1.snoop_fanout::0                   36175     92.46%     92.46% # Request fanout histogram
system.l2bus1.snoop_fanout::1                    2931      7.49%     99.95% # Request fanout histogram
system.l2bus1.snoop_fanout::2                      21      0.05%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus1.snoop_fanout::max_value               2                       # Request fanout histogram
system.l2bus1.snoop_fanout::total               39127                       # Request fanout histogram
system.l2cache0.tags.replacements                1512                       # number of replacements
system.l2cache0.tags.tagsinuse           31362.789801                       # Cycle average of tags in use
system.l2cache0.tags.total_refs                105126                       # Total number of references to valid blocks.
system.l2cache0.tags.sampled_refs                1512                       # Sample count of references to valid blocks.
system.l2cache0.tags.avg_refs               69.527778                       # Average number of references to valid blocks.
system.l2cache0.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache0.tags.occ_blocks::writebacks 15033.749682                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu0.inst  5538.611199                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu0.data  6865.671475                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu1.inst  1382.662912                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu1.data  1452.162766                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus0.inst    17.197867                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus0.data   740.251939                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus1.inst     2.601249                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus1.data   329.880711                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_percent::writebacks     0.458794                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu0.inst     0.169025                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu0.data     0.209524                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu1.inst     0.042196                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu1.data     0.044316                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus0.inst     0.000525                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus0.data     0.022591                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus1.inst     0.000079                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus1.data     0.010067                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::total      0.957116                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_task_id_blocks::1024        30914                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::2         8223                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::3        15414                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::4         7277                       # Occupied blocks per task id
system.l2cache0.tags.occ_task_id_percent::1024     0.943420                       # Percentage of cache occupancy per task id
system.l2cache0.tags.tag_accesses              171079                       # Number of tag accesses
system.l2cache0.tags.data_accesses             171079                       # Number of data accesses
system.l2cache0.WritebackDirty_hits::writebacks         4279                       # number of WritebackDirty hits
system.l2cache0.WritebackDirty_hits::total         4279                       # number of WritebackDirty hits
system.l2cache0.WritebackClean_hits::writebacks         3044                       # number of WritebackClean hits
system.l2cache0.WritebackClean_hits::total         3044                       # number of WritebackClean hits
system.l2cache0.UpgradeReq_hits::switch_cpus1.data            3                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::total              3                       # number of UpgradeReq hits
system.l2cache0.ReadExReq_hits::switch_cpus0.data         1848                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus1.data          610                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::total            2458                       # number of ReadExReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus0.inst         2463                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus1.inst         1265                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::total         3728                       # number of ReadCleanReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus0.data         1880                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus1.data         1067                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::total         2947                       # number of ReadSharedReq hits
system.l2cache0.demand_hits::switch_cpus0.inst         2463                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus0.data         3728                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus1.inst         1265                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus1.data         1677                       # number of demand (read+write) hits
system.l2cache0.demand_hits::total               9133                       # number of demand (read+write) hits
system.l2cache0.overall_hits::switch_cpus0.inst         2463                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus0.data         3728                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus1.inst         1265                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus1.data         1677                       # number of overall hits
system.l2cache0.overall_hits::total              9133                       # number of overall hits
system.l2cache0.UpgradeReq_misses::switch_cpus0.data          111                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus1.data           26                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::total          137                       # number of UpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus0.data           36                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus1.data           14                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::total           50                       # number of SCUpgradeReq misses
system.l2cache0.ReadExReq_misses::switch_cpus0.data          233                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus1.data           26                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::total           259                       # number of ReadExReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus0.inst           19                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus1.inst            4                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::total           23                       # number of ReadCleanReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus0.data         1042                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus1.data          491                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::total         1533                       # number of ReadSharedReq misses
system.l2cache0.demand_misses::switch_cpus0.inst           19                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus0.data         1275                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus1.inst            4                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus1.data          517                       # number of demand (read+write) misses
system.l2cache0.demand_misses::total             1815                       # number of demand (read+write) misses
system.l2cache0.overall_misses::switch_cpus0.inst           19                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus0.data         1275                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus1.inst            4                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus1.data          517                       # number of overall misses
system.l2cache0.overall_misses::total            1815                       # number of overall misses
system.l2cache0.WritebackDirty_accesses::writebacks         4279                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackDirty_accesses::total         4279                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::writebacks         3044                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::total         3044                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus0.data          111                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus1.data           29                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::total          140                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus0.data           36                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus1.data           14                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::total           50                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus0.data         2081                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus1.data          636                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::total         2717                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus0.inst         2482                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus1.inst         1269                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::total         3751                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus0.data         2922                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus1.data         1558                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::total         4480                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.demand_accesses::switch_cpus0.inst         2482                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus0.data         5003                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus1.inst         1269                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus1.data         2194                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::total          10948                       # number of demand (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus0.inst         2482                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus0.data         5003                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus1.inst         1269                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus1.data         2194                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::total         10948                       # number of overall (read+write) accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus1.data     0.896552                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::total     0.978571                       # miss rate for UpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus0.data     0.111965                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus1.data     0.040881                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::total     0.095326                       # miss rate for ReadExReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus0.inst     0.007655                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus1.inst     0.003152                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::total     0.006132                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus0.data     0.356605                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus1.data     0.315148                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::total     0.342187                       # miss rate for ReadSharedReq accesses
system.l2cache0.demand_miss_rate::switch_cpus0.inst     0.007655                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus0.data     0.254847                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus1.inst     0.003152                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus1.data     0.235643                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::total      0.165784                       # miss rate for demand accesses
system.l2cache0.overall_miss_rate::switch_cpus0.inst     0.007655                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus0.data     0.254847                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus1.inst     0.003152                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus1.data     0.235643                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::total     0.165784                       # miss rate for overall accesses
system.l2cache0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache0.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache0.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache0.fast_writes                         0                       # number of fast writes performed
system.l2cache0.cache_copies                        0                       # number of cache copies performed
system.l2cache0.writebacks::writebacks            892                       # number of writebacks
system.l2cache0.writebacks::total                 892                       # number of writebacks
system.l2cache0.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.l2cache1.tags.replacements                 868                       # number of replacements
system.l2cache1.tags.tagsinuse           30149.664182                       # Cycle average of tags in use
system.l2cache1.tags.total_refs                  6155                       # Total number of references to valid blocks.
system.l2cache1.tags.sampled_refs                 868                       # Sample count of references to valid blocks.
system.l2cache1.tags.avg_refs                7.091014                       # Average number of references to valid blocks.
system.l2cache1.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache1.tags.occ_blocks::writebacks 15478.406375                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu2.inst  5478.909692                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu2.data  6034.070605                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu3.inst  1761.743915                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu3.data  1303.171889                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus2.data     0.574561                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus3.inst    24.526727                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus3.data    68.260417                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_percent::writebacks     0.472363                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu2.inst     0.167203                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu2.data     0.184145                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu3.inst     0.053764                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu3.data     0.039770                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus2.data     0.000018                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus3.inst     0.000748                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus3.data     0.002083                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::total      0.920095                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_task_id_blocks::1024        30577                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::0          854                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::1         3245                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::2         5257                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::3        15303                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::4         5918                       # Occupied blocks per task id
system.l2cache1.tags.occ_task_id_percent::1024     0.933136                       # Percentage of cache occupancy per task id
system.l2cache1.tags.tag_accesses              274546                       # Number of tag accesses
system.l2cache1.tags.data_accesses             274546                       # Number of data accesses
system.l2cache1.WritebackDirty_hits::writebacks         8473                       # number of WritebackDirty hits
system.l2cache1.WritebackDirty_hits::total         8473                       # number of WritebackDirty hits
system.l2cache1.WritebackClean_hits::writebacks         3421                       # number of WritebackClean hits
system.l2cache1.WritebackClean_hits::total         3421                       # number of WritebackClean hits
system.l2cache1.UpgradeReq_hits::switch_cpus3.data            1                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::total              1                       # number of UpgradeReq hits
system.l2cache1.ReadExReq_hits::switch_cpus3.data         5148                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::total            5148                       # number of ReadExReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus3.inst         4222                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::total         4222                       # number of ReadCleanReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus2.data            1                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus3.data         5557                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::total         5558                       # number of ReadSharedReq hits
system.l2cache1.demand_hits::switch_cpus2.data            1                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus3.inst         4222                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus3.data        10705                       # number of demand (read+write) hits
system.l2cache1.demand_hits::total              14928                       # number of demand (read+write) hits
system.l2cache1.overall_hits::switch_cpus2.data            1                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus3.inst         4222                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus3.data        10705                       # number of overall hits
system.l2cache1.overall_hits::total             14928                       # number of overall hits
system.l2cache1.UpgradeReq_misses::switch_cpus2.data            2                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus3.data          123                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::total          125                       # number of UpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus2.data            2                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus3.data          149                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::total          151                       # number of SCUpgradeReq misses
system.l2cache1.ReadExReq_misses::switch_cpus3.data         1723                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::total          1723                       # number of ReadExReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus3.inst           49                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::total           49                       # number of ReadCleanReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus2.data            1                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus3.data          439                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::total          440                       # number of ReadSharedReq misses
system.l2cache1.demand_misses::switch_cpus2.data            1                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus3.inst           49                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus3.data         2162                       # number of demand (read+write) misses
system.l2cache1.demand_misses::total             2212                       # number of demand (read+write) misses
system.l2cache1.overall_misses::switch_cpus2.data            1                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus3.inst           49                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus3.data         2162                       # number of overall misses
system.l2cache1.overall_misses::total            2212                       # number of overall misses
system.l2cache1.WritebackDirty_accesses::writebacks         8473                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackDirty_accesses::total         8473                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::writebacks         3421                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::total         3421                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus2.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus3.data          124                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::total          126                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus2.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus3.data          149                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::total          151                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus3.data         6871                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::total         6871                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus3.inst         4271                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::total         4271                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus2.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus3.data         5996                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::total         5998                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.demand_accesses::switch_cpus2.data            2                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus3.inst         4271                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus3.data        12867                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::total          17140                       # number of demand (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus2.data            2                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus3.inst         4271                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus3.data        12867                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::total         17140                       # number of overall (read+write) accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus3.data     0.991935                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::total     0.992063                       # miss rate for UpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus3.data     0.250764                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::total     0.250764                       # miss rate for ReadExReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus3.inst     0.011473                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::total     0.011473                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus2.data     0.500000                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus3.data     0.073215                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::total     0.073358                       # miss rate for ReadSharedReq accesses
system.l2cache1.demand_miss_rate::switch_cpus2.data     0.500000                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus3.inst     0.011473                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus3.data     0.168027                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::total      0.129055                       # miss rate for demand accesses
system.l2cache1.overall_miss_rate::switch_cpus2.data     0.500000                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus3.inst     0.011473                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus3.data     0.168027                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::total     0.129055                       # miss rate for overall accesses
system.l2cache1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache1.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache1.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache1.fast_writes                         0                       # number of fast writes performed
system.l2cache1.cache_copies                        0                       # number of cache copies performed
system.l2cache1.writebacks::writebacks            368                       # number of writebacks
system.l2cache1.writebacks::total                 368                       # number of writebacks
system.l2cache1.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.membus0.trans_dist::ReadResp              1764                       # Transaction distribution
system.membus0.trans_dist::WriteReq                10                       # Transaction distribution
system.membus0.trans_dist::WriteResp               10                       # Transaction distribution
system.membus0.trans_dist::WritebackDirty          908                       # Transaction distribution
system.membus0.trans_dist::CleanEvict             655                       # Transaction distribution
system.membus0.trans_dist::UpgradeReq             186                       # Transaction distribution
system.membus0.trans_dist::SCUpgradeReq           175                       # Transaction distribution
system.membus0.trans_dist::UpgradeResp            326                       # Transaction distribution
system.membus0.trans_dist::ReadExReq              246                       # Transaction distribution
system.membus0.trans_dist::ReadExResp             245                       # Transaction distribution
system.membus0.trans_dist::ReadSharedReq         1764                       # Transaction distribution
system.membus0.pkt_count_system.l2cache0.mem_side::system.mem_ctrls0.port          517                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side         4910                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.bridge.slave           10                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::total         5437                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port          842                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.bridge.slave           10                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::total          852                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count::total                  6289                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.mem_ctrls0.port         8576                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side       163392                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.bridge.slave           40                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::total       172008                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port        14720                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.bridge.slave           40                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::total        14760                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size::total                 186768                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.snoops                            8202                       # Total snoops (count)
system.membus0.snoop_fanout::samples            11397                       # Request fanout histogram
system.membus0.snoop_fanout::mean            2.633763                       # Request fanout histogram
system.membus0.snoop_fanout::stdev           0.481796                       # Request fanout histogram
system.membus0.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::2                   4174     36.62%     36.62% # Request fanout histogram
system.membus0.snoop_fanout::3                   7223     63.38%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::min_value              2                       # Request fanout histogram
system.membus0.snoop_fanout::max_value              3                       # Request fanout histogram
system.membus0.snoop_fanout::total              11397                       # Request fanout histogram
system.membus1.trans_dist::ReadResp              1985                       # Transaction distribution
system.membus1.trans_dist::WriteReq                 5                       # Transaction distribution
system.membus1.trans_dist::WriteResp                5                       # Transaction distribution
system.membus1.trans_dist::WritebackDirty         1209                       # Transaction distribution
system.membus1.trans_dist::CleanEvict             533                       # Transaction distribution
system.membus1.trans_dist::UpgradeReq             464                       # Transaction distribution
system.membus1.trans_dist::SCUpgradeReq           180                       # Transaction distribution
system.membus1.trans_dist::UpgradeResp            627                       # Transaction distribution
system.membus1.trans_dist::ReadExReq             1775                       # Transaction distribution
system.membus1.trans_dist::ReadExResp            1774                       # Transaction distribution
system.membus1.trans_dist::ReadSharedReq         1985                       # Transaction distribution
system.membus1.pkt_count_system.l2cache1.mem_side::system.mem_ctrls1.port         4784                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side          964                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::total         5748                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port         4794                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::total         4794                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count::total                 10542                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.mem_ctrls1.port       138752                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side        14760                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::total       153512                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port       164480                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::total       164480                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size::total                 317992                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.snoops                             832                       # Total snoops (count)
system.membus1.snoop_fanout::samples             7144                       # Request fanout histogram
system.membus1.snoop_fanout::mean            1.105263                       # Request fanout histogram
system.membus1.snoop_fanout::stdev           0.306914                       # Request fanout histogram
system.membus1.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::1                   6392     89.47%     89.47% # Request fanout histogram
system.membus1.snoop_fanout::2                    752     10.53%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::min_value              1                       # Request fanout histogram
system.membus1.snoop_fanout::max_value              2                       # Request fanout histogram
system.membus1.snoop_fanout::total               7144                       # Request fanout histogram
system.numa_caches_downward0.tags.replacements         2237                       # number of replacements
system.numa_caches_downward0.tags.tagsinuse    13.980525                       # Cycle average of tags in use
system.numa_caches_downward0.tags.total_refs           73                       # Total number of references to valid blocks.
system.numa_caches_downward0.tags.sampled_refs         2237                       # Sample count of references to valid blocks.
system.numa_caches_downward0.tags.avg_refs     0.032633                       # Average number of references to valid blocks.
system.numa_caches_downward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward0.tags.occ_blocks::writebacks     8.695776                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus0.inst     0.015073                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus0.data     1.832679                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus1.inst     0.012534                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus1.data     3.424464                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_percent::writebacks     0.543486                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus0.inst     0.000942                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus0.data     0.114542                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus1.inst     0.000783                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus1.data     0.214029                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::total     0.873783                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_task_id_blocks::1024           13                       # Occupied blocks per task id
system.numa_caches_downward0.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.numa_caches_downward0.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.numa_caches_downward0.tags.tag_accesses        26521                       # Number of tag accesses
system.numa_caches_downward0.tags.data_accesses        26521                       # Number of data accesses
system.numa_caches_downward0.WritebackDirty_hits::writebacks          824                       # number of WritebackDirty hits
system.numa_caches_downward0.WritebackDirty_hits::total          824                       # number of WritebackDirty hits
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus0.data          122                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus1.data           23                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::total          145                       # number of UpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus0.data           15                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus1.data            9                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::total           24                       # number of SCUpgradeReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus0.data          213                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus1.data           20                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::total          233                       # number of ReadExReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus0.inst            8                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus0.data         1005                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus1.inst            2                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus1.data          481                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::total         1496                       # number of ReadSharedReq misses
system.numa_caches_downward0.demand_misses::switch_cpus0.inst            8                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus0.data         1218                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus1.inst            2                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus1.data          501                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::total         1729                       # number of demand (read+write) misses
system.numa_caches_downward0.overall_misses::switch_cpus0.inst            8                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus0.data         1218                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus1.inst            2                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus1.data          501                       # number of overall misses
system.numa_caches_downward0.overall_misses::total         1729                       # number of overall misses
system.numa_caches_downward0.WritebackDirty_accesses::writebacks          824                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.WritebackDirty_accesses::total          824                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus0.data          122                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus1.data           23                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::total          145                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus0.data           15                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus1.data            9                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::total           24                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus0.data          213                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus1.data           20                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::total          233                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus0.inst            8                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus0.data         1005                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus1.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus1.data          481                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::total         1496                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.demand_accesses::switch_cpus0.inst            8                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus0.data         1218                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus1.inst            2                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus1.data          501                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::total         1729                       # number of demand (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus0.inst            8                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus0.data         1218                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus1.inst            2                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus1.data          501                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::total         1729                       # number of overall (read+write) accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus0.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus1.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::total            1                       # miss rate for demand accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus0.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus1.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::total            1                       # miss rate for overall accesses
system.numa_caches_downward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward0.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward0.writebacks::writebacks          831                       # number of writebacks
system.numa_caches_downward0.writebacks::total          831                       # number of writebacks
system.numa_caches_downward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_downward1.tags.replacements          107                       # number of replacements
system.numa_caches_downward1.tags.tagsinuse    13.904534                       # Cycle average of tags in use
system.numa_caches_downward1.tags.total_refs           98                       # Total number of references to valid blocks.
system.numa_caches_downward1.tags.sampled_refs          107                       # Sample count of references to valid blocks.
system.numa_caches_downward1.tags.avg_refs     0.915888                       # Average number of references to valid blocks.
system.numa_caches_downward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward1.tags.occ_blocks::writebacks     2.406318                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::cpu3.inst     2.939173                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::cpu3.data     0.122319                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus3.inst     6.316307                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus3.data     2.120417                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_percent::writebacks     0.150395                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::cpu3.inst     0.183698                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::cpu3.data     0.007645                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus3.inst     0.394769                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus3.data     0.132526                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::total     0.869033                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_task_id_blocks::1024           15                       # Occupied blocks per task id
system.numa_caches_downward1.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.numa_caches_downward1.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.numa_caches_downward1.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.numa_caches_downward1.tags.tag_accesses         5166                       # Number of tag accesses
system.numa_caches_downward1.tags.data_accesses         5166                       # Number of data accesses
system.numa_caches_downward1.WritebackDirty_hits::writebacks           14                       # number of WritebackDirty hits
system.numa_caches_downward1.WritebackDirty_hits::total           14                       # number of WritebackDirty hits
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus3.data           10                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::total           10                       # number of UpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus3.data          109                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::total          109                       # number of SCUpgradeReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus3.data            6                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::total            6                       # number of ReadExReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus3.inst           48                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus3.data          162                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::total          210                       # number of ReadSharedReq misses
system.numa_caches_downward1.demand_misses::switch_cpus3.inst           48                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus3.data          168                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::total          216                       # number of demand (read+write) misses
system.numa_caches_downward1.overall_misses::switch_cpus3.inst           48                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus3.data          168                       # number of overall misses
system.numa_caches_downward1.overall_misses::total          216                       # number of overall misses
system.numa_caches_downward1.WritebackDirty_accesses::writebacks           14                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.WritebackDirty_accesses::total           14                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus3.data           10                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::total           10                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus3.data          109                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::total          109                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus3.data            6                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::total            6                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus3.inst           48                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus3.data          162                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::total          210                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.demand_accesses::switch_cpus3.inst           48                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus3.data          168                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::total          216                       # number of demand (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus3.inst           48                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus3.data          168                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::total          216                       # number of overall (read+write) accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus3.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::total            1                       # miss rate for demand accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus3.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::total            1                       # miss rate for overall accesses
system.numa_caches_downward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward1.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward1.writebacks::writebacks           17                       # number of writebacks
system.numa_caches_downward1.writebacks::total           17                       # number of writebacks
system.numa_caches_downward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward0.tags.replacements          107                       # number of replacements
system.numa_caches_upward0.tags.tagsinuse    13.459914                       # Cycle average of tags in use
system.numa_caches_upward0.tags.total_refs          101                       # Total number of references to valid blocks.
system.numa_caches_upward0.tags.sampled_refs          107                       # Sample count of references to valid blocks.
system.numa_caches_upward0.tags.avg_refs     0.943925                       # Average number of references to valid blocks.
system.numa_caches_upward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward0.tags.occ_blocks::writebacks     1.560324                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::cpu3.inst     3.330763                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::cpu3.data     0.122319                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus3.inst     6.492316                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus3.data     1.954193                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_percent::writebacks     0.097520                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::cpu3.inst     0.208173                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::cpu3.data     0.007645                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus3.inst     0.405770                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus3.data     0.122137                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::total     0.841245                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_task_id_blocks::1024           15                       # Occupied blocks per task id
system.numa_caches_upward0.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.numa_caches_upward0.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.numa_caches_upward0.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.numa_caches_upward0.tags.tag_accesses         5191                       # Number of tag accesses
system.numa_caches_upward0.tags.data_accesses         5191                       # Number of data accesses
system.numa_caches_upward0.WritebackDirty_hits::writebacks           17                       # number of WritebackDirty hits
system.numa_caches_upward0.WritebackDirty_hits::total           17                       # number of WritebackDirty hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus3.data            2                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::total            2                       # number of ReadSharedReq hits
system.numa_caches_upward0.demand_hits::switch_cpus3.data            2                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::total            2                       # number of demand (read+write) hits
system.numa_caches_upward0.overall_hits::switch_cpus3.data            2                       # number of overall hits
system.numa_caches_upward0.overall_hits::total            2                       # number of overall hits
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus3.data           10                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::total           10                       # number of UpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus3.data          109                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::total          109                       # number of SCUpgradeReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus3.data            6                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::total            6                       # number of ReadExReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus3.inst           48                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus3.data          160                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::total          208                       # number of ReadSharedReq misses
system.numa_caches_upward0.demand_misses::switch_cpus3.inst           48                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus3.data          166                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::total          214                       # number of demand (read+write) misses
system.numa_caches_upward0.overall_misses::switch_cpus3.inst           48                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus3.data          166                       # number of overall misses
system.numa_caches_upward0.overall_misses::total          214                       # number of overall misses
system.numa_caches_upward0.WritebackDirty_accesses::writebacks           17                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.WritebackDirty_accesses::total           17                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus3.data           10                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::total           10                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus3.data          109                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::total          109                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus3.data            6                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::total            6                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus3.inst           48                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus3.data          162                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::total          210                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.demand_accesses::switch_cpus3.inst           48                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus3.data          168                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::total          216                       # number of demand (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus3.inst           48                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus3.data          168                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::total          216                       # number of overall (read+write) accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus3.data     0.987654                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::total     0.990476                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus3.data     0.988095                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::total     0.990741                       # miss rate for demand accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus3.data     0.988095                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::total     0.990741                       # miss rate for overall accesses
system.numa_caches_upward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward0.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward0.writebacks::writebacks           16                       # number of writebacks
system.numa_caches_upward0.writebacks::total           16                       # number of writebacks
system.numa_caches_upward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward1.tags.replacements         2247                       # number of replacements
system.numa_caches_upward1.tags.tagsinuse    13.397780                       # Cycle average of tags in use
system.numa_caches_upward1.tags.total_refs           71                       # Total number of references to valid blocks.
system.numa_caches_upward1.tags.sampled_refs         2247                       # Sample count of references to valid blocks.
system.numa_caches_upward1.tags.avg_refs     0.031598                       # Average number of references to valid blocks.
system.numa_caches_upward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward1.tags.occ_blocks::writebacks     6.841574                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus0.inst     0.013065                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus0.data     1.908729                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus1.inst     0.012405                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus1.data     4.622006                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_percent::writebacks     0.427598                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus0.inst     0.000817                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus0.data     0.119296                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus1.inst     0.000775                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus1.data     0.288875                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::total     0.837361                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_task_id_blocks::1024           12                       # Occupied blocks per task id
system.numa_caches_upward1.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.numa_caches_upward1.tags.occ_task_id_percent::1024     0.750000                       # Percentage of cache occupancy per task id
system.numa_caches_upward1.tags.tag_accesses        26584                       # Number of tag accesses
system.numa_caches_upward1.tags.data_accesses        26584                       # Number of data accesses
system.numa_caches_upward1.WritebackDirty_hits::writebacks          831                       # number of WritebackDirty hits
system.numa_caches_upward1.WritebackDirty_hits::total          831                       # number of WritebackDirty hits
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus0.data          122                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus1.data           23                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::total          145                       # number of UpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus0.data           15                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus1.data            9                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::total           24                       # number of SCUpgradeReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus0.data          213                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus1.data           20                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::total          233                       # number of ReadExReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus0.inst            8                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus0.data         1005                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus1.inst            2                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus1.data          481                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::total         1496                       # number of ReadSharedReq misses
system.numa_caches_upward1.demand_misses::switch_cpus0.inst            8                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus0.data         1218                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus1.inst            2                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus1.data          501                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::total         1729                       # number of demand (read+write) misses
system.numa_caches_upward1.overall_misses::switch_cpus0.inst            8                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus0.data         1218                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus1.inst            2                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus1.data          501                       # number of overall misses
system.numa_caches_upward1.overall_misses::total         1729                       # number of overall misses
system.numa_caches_upward1.WritebackDirty_accesses::writebacks          831                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.WritebackDirty_accesses::total          831                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus0.data          122                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus1.data           23                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::total          145                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus0.data           15                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus1.data            9                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::total           24                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus0.data          213                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus1.data           20                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::total          233                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus0.inst            8                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus0.data         1005                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus1.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus1.data          481                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::total         1496                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.demand_accesses::switch_cpus0.inst            8                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus0.data         1218                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus1.inst            2                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus1.data          501                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::total         1729                       # number of demand (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus0.inst            8                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus0.data         1218                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus1.inst            2                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus1.data          501                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::total         1729                       # number of overall (read+write) accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus0.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus1.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::total            1                       # miss rate for demand accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus0.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus1.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::total            1                       # miss rate for overall accesses
system.numa_caches_upward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward1.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward1.writebacks::writebacks          841                       # number of writebacks
system.numa_caches_upward1.writebacks::total          841                       # number of writebacks
system.numa_caches_upward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits               33924                       # DTB read hits
system.switch_cpus0.dtb.read_misses                90                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses            8138                       # DTB read accesses
system.switch_cpus0.dtb.write_hits              28432                       # DTB write hits
system.switch_cpus0.dtb.write_misses               15                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   7                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses           4588                       # DTB write accesses
system.switch_cpus0.dtb.data_hits               62356                       # DTB hits
system.switch_cpus0.dtb.data_misses               105                       # DTB misses
system.switch_cpus0.dtb.data_acv                    7                       # DTB access violations
system.switch_cpus0.dtb.data_accesses           12726                       # DTB accesses
system.switch_cpus0.itb.fetch_hits              43649                       # ITB hits
system.switch_cpus0.itb.fetch_misses               94                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses          43743                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles                  301605                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts             165874                       # Number of instructions committed
system.switch_cpus0.committedOps               165874                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses       160067                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses           246                       # Number of float alu accesses
system.switch_cpus0.num_func_calls               4115                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts        17156                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts              160067                       # number of integer instructions
system.switch_cpus0.num_fp_insts                  246                       # number of float instructions
system.switch_cpus0.num_int_register_reads       220693                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes       112835                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads          119                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes          102                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs                62620                       # number of memory refs
system.switch_cpus0.num_load_insts              34128                       # Number of load instructions
system.switch_cpus0.num_store_insts             28492                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      230952.548400                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      70652.451600                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.234255                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.765745                       # Percentage of idle cycles
system.switch_cpus0.Branches                    22553                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass         2863      1.72%      1.72% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu            95839     57.74%     59.46% # Class of executed instruction
system.switch_cpus0.op_class::IntMult             157      0.09%     59.56% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     59.56% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd             31      0.02%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::MemRead           35088     21.14%     80.72% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite          28772     17.33%     98.05% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess          3236      1.95%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total            165986                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits               23721                       # DTB read hits
system.switch_cpus1.dtb.read_misses               326                       # DTB read misses
system.switch_cpus1.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses            1824                       # DTB read accesses
system.switch_cpus1.dtb.write_hits              13820                       # DTB write hits
system.switch_cpus1.dtb.write_misses               38                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses            875                       # DTB write accesses
system.switch_cpus1.dtb.data_hits               37541                       # DTB hits
system.switch_cpus1.dtb.data_misses               364                       # DTB misses
system.switch_cpus1.dtb.data_acv                   21                       # DTB access violations
system.switch_cpus1.dtb.data_accesses            2699                       # DTB accesses
system.switch_cpus1.itb.fetch_hits              23252                       # ITB hits
system.switch_cpus1.itb.fetch_misses              125                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses          23377                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles              4522813654                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts             135481                       # Number of instructions committed
system.switch_cpus1.committedOps               135481                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses       130166                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses           297                       # Number of float alu accesses
system.switch_cpus1.num_func_calls               2695                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts        16016                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts              130166                       # number of integer instructions
system.switch_cpus1.num_fp_insts                  297                       # number of float instructions
system.switch_cpus1.num_int_register_reads       172842                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes        99144                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads          153                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs                38649                       # number of memory refs
system.switch_cpus1.num_load_insts              24605                       # Number of load instructions
system.switch_cpus1.num_store_insts             14044                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      3655279757.134930                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      867533896.865070                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.191813                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.808187                       # Percentage of idle cycles
system.switch_cpus1.Branches                    19745                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass         2816      2.07%      2.07% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu            86816     63.90%     65.97% # Class of executed instruction
system.switch_cpus1.op_class::IntMult              87      0.06%     66.03% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     66.03% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd             25      0.02%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              3      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::MemRead           25655     18.88%     84.94% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite          14054     10.34%     95.28% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess          6410      4.72%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total            135866                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits                  82                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_hits                 59                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.data_hits                 141                       # DTB hits
system.switch_cpus2.dtb.data_misses                 0                       # DTB misses
system.switch_cpus2.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus2.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus2.itb.fetch_hits                 79                       # ITB hits
system.switch_cpus2.itb.fetch_misses                0                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses             79                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles              4522813540                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts                370                       # Number of instructions committed
system.switch_cpus2.committedOps                  370                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus2.num_func_calls                 12                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts                 351                       # number of integer instructions
system.switch_cpus2.num_fp_insts                    0                       # number of float instructions
system.switch_cpus2.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs                  142                       # number of memory refs
system.switch_cpus2.num_load_insts                 82                       # Number of load instructions
system.switch_cpus2.num_store_insts                60                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      4520459526.073326                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      2354013.926674                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.000520                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.999480                       # Percentage of idle cycles
system.switch_cpus2.Branches                       48                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu              200     54.05%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::IntMult               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::MemRead              91     24.59%     79.19% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite             60     16.22%     95.41% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess            17      4.59%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total               370                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits               82681                       # DTB read hits
system.switch_cpus3.dtb.read_misses               372                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses           34074                       # DTB read accesses
system.switch_cpus3.dtb.write_hits              88100                       # DTB write hits
system.switch_cpus3.dtb.write_misses              106                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   5                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses          15516                       # DTB write accesses
system.switch_cpus3.dtb.data_hits              170781                       # DTB hits
system.switch_cpus3.dtb.data_misses               478                       # DTB misses
system.switch_cpus3.dtb.data_acv                    5                       # DTB access violations
system.switch_cpus3.dtb.data_accesses           49590                       # DTB accesses
system.switch_cpus3.itb.fetch_hits             161857                       # ITB hits
system.switch_cpus3.itb.fetch_misses              152                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses         162009                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles              4523220733                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts             450648                       # Number of instructions committed
system.switch_cpus3.committedOps               450648                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses       433704                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses          3618                       # Number of float alu accesses
system.switch_cpus3.num_func_calls               8515                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts        46908                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts              433704                       # number of integer instructions
system.switch_cpus3.num_fp_insts                 3618                       # number of float instructions
system.switch_cpus3.num_int_register_reads       624037                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes       294555                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads         2367                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes         2352                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs               171895                       # number of memory refs
system.switch_cpus3.num_load_insts              83521                       # Number of load instructions
system.switch_cpus3.num_store_insts             88374                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      1644034392.708034                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      2879186340.291966                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.636535                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.363465                       # Percentage of idle cycles
system.switch_cpus3.Branches                    58289                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass         9711      2.15%      2.15% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu           256300     56.81%     58.97% # Class of executed instruction
system.switch_cpus3.op_class::IntMult             512      0.11%     59.08% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     59.08% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd           1172      0.26%     59.34% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     59.34% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     59.34% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     59.34% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv            227      0.05%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::MemRead           85781     19.01%     78.40% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite          88441     19.60%     98.01% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess          8987      1.99%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total            451131                       # Class of executed instruction
system.system_bus.trans_dist::ReadResp           1706                       # Transaction distribution
system.system_bus.trans_dist::WriteReq              5                       # Transaction distribution
system.system_bus.trans_dist::WriteResp             5                       # Transaction distribution
system.system_bus.trans_dist::WritebackDirty          848                       # Transaction distribution
system.system_bus.trans_dist::CleanEvict          542                       # Transaction distribution
system.system_bus.trans_dist::UpgradeReq          167                       # Transaction distribution
system.system_bus.trans_dist::SCUpgradeReq          138                       # Transaction distribution
system.system_bus.trans_dist::UpgradeResp          288                       # Transaction distribution
system.system_bus.trans_dist::ReadExReq           240                       # Transaction distribution
system.system_bus.trans_dist::ReadExResp          239                       # Transaction distribution
system.system_bus.trans_dist::ReadSharedReq         1706                       # Transaction distribution
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side         4917                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::total         4917                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side          967                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::total          967                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count::total               5884                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side       163840                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side        14952                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::total        14952                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size::total              178792                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.snoops                         6690                       # Total snoops (count)
system.system_bus.snoop_fanout::samples          9277                       # Request fanout histogram
system.system_bus.snoop_fanout::mean         1.606985                       # Request fanout histogram
system.system_bus.snoop_fanout::stdev        0.488446                       # Request fanout histogram
system.system_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::0                   0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::1                3646     39.30%     39.30% # Request fanout histogram
system.system_bus.snoop_fanout::2                5631     60.70%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::min_value            1                       # Request fanout histogram
system.system_bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.system_bus.snoop_fanout::total            9277                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000719                       # Number of seconds simulated
sim_ticks                                   719410500                       # Number of ticks simulated
final_tick                               2262686274500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               78619340                       # Simulator instruction rate (inst/s)
host_op_rate                                 78617969                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              471393985                       # Simulator tick rate (ticks/s)
host_mem_usage                                 776108                       # Number of bytes of host memory used
host_seconds                                     1.53                       # Real time elapsed on the host
sim_insts                                   119979613                       # Number of instructions simulated
sim_ops                                     119979613                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls0.bytes_read::switch_cpus0.inst          384                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus0.data          256                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus1.inst         1152                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus1.data          576                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus2.inst        47360                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus2.data        70720                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus3.inst         1408                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus3.data           64                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total            121920                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus0.inst          384                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus1.inst         1152                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus2.inst        47360                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus3.inst         1408                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total        50304                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::writebacks       925568                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total         925568                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::switch_cpus0.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus0.data            4                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus1.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus1.data            9                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus2.inst          740                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus2.data         1105                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus3.inst           22                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus3.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total               1905                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::writebacks        14462                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total             14462                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::switch_cpus0.inst       533770                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus0.data       355847                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus1.inst      1601311                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus1.data       800656                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus2.inst     65831677                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus2.data     98302708                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus3.inst      1957158                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus3.data        88962                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            169472089                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus0.inst       533770                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus1.inst      1601311                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus2.inst     65831677                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus3.inst      1957158                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total        69923917                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::writebacks     1286564486                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total          1286564486                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::writebacks     1286564486                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus0.inst       533770                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus0.data       355847                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus1.inst      1601311                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus1.data       800656                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus2.inst     65831677                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus2.data     98302708                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus3.inst      1957158                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus3.data        88962                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total          1456036574                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.totGap                            0                       # Total gap between requests
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls0.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls0.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.avgGap                          nan                       # Average gap between requests
system.mem_ctrls0.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls0_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus1.data         3392                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus2.inst        12736                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus2.data       115136                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus3.data         4480                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::tsunami.ide       269888                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total            407296                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus2.inst        12736                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total        14400                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::writebacks       481216                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total         481216                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::switch_cpus1.inst           26                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus1.data           53                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus2.inst          199                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus2.data         1799                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus3.data           70                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::tsunami.ide         4217                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total               6364                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::writebacks         7519                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total              7519                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::switch_cpus1.inst      2313005                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus1.data      4714971                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus2.inst     17703384                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus2.data    160042146                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus3.data      6227321                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::tsunami.ide      375151600                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            566152426                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus1.inst      2313005                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus2.inst     17703384                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total        20016388                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::writebacks      668903220                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total           668903220                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::writebacks      668903220                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus1.inst      2313005                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus1.data      4714971                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus2.inst     17703384                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus2.data    160042146                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus3.data      6227321                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::tsunami.ide     375151600                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total          1235055646                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.totGap                            0                       # Total gap between requests
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls1.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls1.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls1.avgGap                          nan                       # Average gap between requests
system.mem_ctrls1.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls1_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                       177                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                      74     41.81%     41.81% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                     25     14.12%     55.93% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.56%     56.50% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                     77     43.50%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                 177                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                       74     42.53%     42.53% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                      25     14.37%     56.90% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.57%     57.47% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                      74     42.53%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                  174                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0               913311000     98.61%     98.61% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                1875000      0.20%     98.81% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 164500      0.02%     98.83% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31               10832500      1.17%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total           926183000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.961039                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.983051                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.callpal::swpipl                  127     84.11%     84.11% # number of callpals executed
system.cpu0.kern.callpal::rti                      24     15.89%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                   151                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel               26                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                  0                      
system.cpu0.kern.mode_good::user                    0                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu0.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements               38                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          440.908882                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs                228                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs               38                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs                    6                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   440.908882                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.861150                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.861150                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          448                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1           45                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          388                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses            20517                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses           20517                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data         6269                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total           6269                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data         3542                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total          3542                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          171                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          171                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          143                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          143                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data         9811                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total            9811                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data         9811                       # number of overall hits
system.cpu0.dcache.overall_hits::total           9811                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data           54                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total           54                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           25                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           25                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data            9                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            9                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data           10                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           10                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data           79                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total            79                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data           79                       # number of overall misses
system.cpu0.dcache.overall_misses::total           79                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data         6323                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total         6323                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data         3567                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total         3567                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          180                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          180                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          153                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          153                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data         9890                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total         9890                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data         9890                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total         9890                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.008540                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.008540                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.007009                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.007009                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.050000                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.050000                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.065359                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.065359                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007988                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007988                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007988                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007988                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks           15                       # number of writebacks
system.cpu0.dcache.writebacks::total               15                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements               79                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs               5156                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs               79                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            65.265823                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst          512                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           77                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          372                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           63                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses            67295                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses           67295                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst        33529                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total          33529                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst        33529                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total           33529                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst        33529                       # number of overall hits
system.cpu0.icache.overall_hits::total          33529                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           79                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           79                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           79                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            79                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           79                       # number of overall misses
system.cpu0.icache.overall_misses::total           79                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst        33608                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total        33608                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst        33608                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total        33608                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst        33608                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total        33608                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.002351                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.002351                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.002351                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.002351                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.002351                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.002351                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks           79                       # number of writebacks
system.cpu0.icache.writebacks::total               79                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                       657                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                     167     47.71%     47.71% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      1      0.29%     48.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    182     52.00%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                 350                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      167     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       1      0.30%     50.30% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     166     49.70%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  334                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0               217492000     94.62%     94.62% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                 164500      0.07%     94.69% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31               12211500      5.31%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total           229868000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.912088                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.954286                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::2                         1     33.33%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::3                         1     33.33%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::19                        1     33.33%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     3                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    1      0.27%      0.27% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   14      3.71%      3.98% # number of callpals executed
system.cpu1.kern.callpal::tbi                       2      0.53%      4.51% # number of callpals executed
system.cpu1.kern.callpal::swpipl                  328     87.00%     91.51% # number of callpals executed
system.cpu1.kern.callpal::rdusp                     1      0.27%     91.78% # number of callpals executed
system.cpu1.kern.callpal::rti                      21      5.57%     97.35% # number of callpals executed
system.cpu1.kern.callpal::callsys                   9      2.39%     99.73% # number of callpals executed
system.cpu1.kern.callpal::imb                       1      0.27%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                   377                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel               34                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 20                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                  2                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                 21                      
system.cpu1.kern.mode_good::user                   20                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch_good::kernel     0.617647                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.500000                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.750000                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel          65262000     46.81%     46.81% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user            74151500     53.19%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      14                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements             5207                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          501.726815                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs              95977                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             5207                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            18.432303                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   501.726815                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.979935                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.979935                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          497                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          497                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.970703                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           207793                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          207793                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        54744                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          54744                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        40012                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         40012                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          526                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          526                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          585                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          585                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data        94756                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total           94756                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data        94756                       # number of overall hits
system.cpu1.dcache.overall_hits::total          94756                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         3005                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         3005                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         2264                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         2264                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data          101                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          101                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data           41                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           41                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         5269                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          5269                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         5269                       # number of overall misses
system.cpu1.dcache.overall_misses::total         5269                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        57749                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        57749                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        42276                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        42276                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          627                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          627                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          626                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          626                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       100025                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       100025                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       100025                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       100025                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.052036                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.052036                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.053553                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.053553                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.161085                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.161085                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.065495                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.065495                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.052677                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.052677                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.052677                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.052677                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         3352                       # number of writebacks
system.cpu1.dcache.writebacks::total             3352                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             2706                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.979346                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             444849                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2706                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           164.393570                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst     0.102489                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   511.876858                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.000200                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.999759                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999960                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           560298                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          560298                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       276087                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         276087                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       276087                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          276087                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       276087                       # number of overall hits
system.cpu1.icache.overall_hits::total         276087                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         2708                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         2708                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         2708                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          2708                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         2708                       # number of overall misses
system.cpu1.icache.overall_misses::total         2708                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       278795                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       278795                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       278795                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       278795                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       278795                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       278795                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.009713                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.009713                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.009713                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.009713                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.009713                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.009713                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks         2706                       # number of writebacks
system.cpu1.icache.writebacks::total             2706                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                      66                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                      4271                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                     955     38.96%     38.96% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                     18      0.73%     39.70% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1      0.04%     39.74% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                   1477     60.26%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                2451                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                      954     49.53%     49.53% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                      18      0.93%     50.47% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1      0.05%     50.52% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                     953     49.48%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                 1926                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0               756599000     81.68%     81.68% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21                1287000      0.14%     81.82% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                 112000      0.01%     81.83% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31              168324500     18.17%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total           926322500                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                 0.998953                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.645227                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.785802                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::4                         3     20.00%     20.00% # number of syscalls executed
system.cpu2.kern.syscall::6                         1      6.67%     26.67% # number of syscalls executed
system.cpu2.kern.syscall::17                        4     26.67%     53.33% # number of syscalls executed
system.cpu2.kern.syscall::48                        1      6.67%     60.00% # number of syscalls executed
system.cpu2.kern.syscall::54                        1      6.67%     66.67% # number of syscalls executed
system.cpu2.kern.syscall::59                        1      6.67%     73.33% # number of syscalls executed
system.cpu2.kern.syscall::71                        1      6.67%     80.00% # number of syscalls executed
system.cpu2.kern.syscall::144                       1      6.67%     86.67% # number of syscalls executed
system.cpu2.kern.syscall::256                       1      6.67%     93.33% # number of syscalls executed
system.cpu2.kern.syscall::257                       1      6.67%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                    15                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                    4      0.14%      0.14% # number of callpals executed
system.cpu2.kern.callpal::swpctx                  157      5.40%      5.53% # number of callpals executed
system.cpu2.kern.callpal::tbi                       6      0.21%      5.74% # number of callpals executed
system.cpu2.kern.callpal::swpipl                 2243     77.11%     82.85% # number of callpals executed
system.cpu2.kern.callpal::rdps                     87      2.99%     85.84% # number of callpals executed
system.cpu2.kern.callpal::wrusp                     1      0.03%     85.87% # number of callpals executed
system.cpu2.kern.callpal::rti                     189      6.50%     92.37% # number of callpals executed
system.cpu2.kern.callpal::callsys                  30      1.03%     93.40% # number of callpals executed
system.cpu2.kern.callpal::imb                       2      0.07%     93.47% # number of callpals executed
system.cpu2.kern.callpal::rdunique                189      6.50%     99.97% # number of callpals executed
system.cpu2.kern.callpal::wrunique                  1      0.03%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                  2909                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel              345                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                169                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                168                      
system.cpu2.kern.mode_good::user                  169                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.486957                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.655642                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel        1656574500     97.17%     97.17% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user            48280000      2.83%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                     157                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements            14256                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          475.981230                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs             286728                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs            14256                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            20.112795                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data    47.302083                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   428.679147                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.092387                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.837264                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.929651                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          181                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          307                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           22                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses           642524                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses          642524                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data       179116                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         179116                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       111979                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        111979                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         3827                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         3827                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         4116                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         4116                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data       291095                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          291095                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data       291095                       # number of overall hits
system.cpu2.dcache.overall_hits::total         291095                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         9832                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         9832                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data         4479                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         4479                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data          478                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          478                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data          153                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          153                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        14311                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         14311                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        14311                       # number of overall misses
system.cpu2.dcache.overall_misses::total        14311                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data       188948                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       188948                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       116458                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       116458                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         4305                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         4305                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         4269                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         4269                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data       305406                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       305406                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data       305406                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       305406                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.052035                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.052035                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.038460                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.038460                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.111034                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.111034                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.035840                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.035840                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.046859                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.046859                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.046859                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.046859                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         8081                       # number of writebacks
system.cpu2.dcache.writebacks::total             8081                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements            22718                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            1010723                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            22718                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            44.489964                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst    89.381320                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   422.618680                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.174573                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.825427                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0          207                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1          293                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          2049848                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         2049848                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst       990847                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         990847                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst       990847                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          990847                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst       990847                       # number of overall hits
system.cpu2.icache.overall_hits::total         990847                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst        22718                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        22718                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst        22718                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         22718                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst        22718                       # number of overall misses
system.cpu2.icache.overall_misses::total        22718                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1013565                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1013565                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1013565                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1013565                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1013565                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1013565                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.022414                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.022414                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.022414                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.022414                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.022414                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.022414                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.writebacks::writebacks        22718                       # number of writebacks
system.cpu2.icache.writebacks::total            22718                       # number of writebacks
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       5                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                        62                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                      22     40.74%     40.74% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      3      5.56%     46.30% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                     29     53.70%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                  54                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                       22     47.83%     47.83% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       3      6.52%     54.35% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                      21     45.65%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                   46                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0               432621000     99.08%     99.08% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                 351500      0.08%     99.16% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31                3665500      0.84%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total           436638000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.724138                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.851852                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.callpal::swpctx                    3      5.17%      5.17% # number of callpals executed
system.cpu3.kern.callpal::swpipl                   50     86.21%     91.38% # number of callpals executed
system.cpu3.kern.callpal::rdps                      3      5.17%     96.55% # number of callpals executed
system.cpu3.kern.callpal::rti                       2      3.45%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                    58                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel                5                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                  0                      
system.cpu3.kern.mode_good::user                    0                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu3.kern.swap_context                       3                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements              521                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          420.882233                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs               3364                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs              521                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             6.456814                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   420.882233                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.822036                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.822036                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          411                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          411                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.802734                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses            14030                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses           14030                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data         3022                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total           3022                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data         2938                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total          2938                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data           32                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total           32                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data           34                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total           34                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data         5960                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total            5960                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data         5960                       # number of overall hits
system.cpu3.dcache.overall_hits::total           5960                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data          391                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total          391                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          251                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          251                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data           20                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total           20                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data           16                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           16                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data          642                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total           642                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data          642                       # number of overall misses
system.cpu3.dcache.overall_misses::total          642                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data         3413                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total         3413                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data         3189                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total         3189                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data           52                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total           52                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data           50                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total           50                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data         6602                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total         6602                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data         6602                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total         6602                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.114562                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.114562                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.078708                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.078708                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.384615                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.384615                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.320000                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.320000                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.097243                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.097243                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.097243                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.097243                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          302                       # number of writebacks
system.cpu3.dcache.writebacks::total              302                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements              901                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs              58364                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs              901                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            64.776915                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst          512                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          494                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses            38405                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses           38405                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst        17851                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total          17851                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst        17851                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total           17851                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst        17851                       # number of overall hits
system.cpu3.icache.overall_hits::total          17851                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst          901                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total          901                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst          901                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total           901                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst          901                       # number of overall misses
system.cpu3.icache.overall_misses::total          901                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst        18752                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total        18752                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst        18752                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total        18752                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst        18752                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total        18752                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.048048                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.048048                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.048048                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.048048                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.048048                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.048048                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.writebacks::writebacks          901                       # number of writebacks
system.cpu3.icache.writebacks::total              901                       # number of writebacks
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 155                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  1277952                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        157                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  380                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 380                       # Transaction distribution
system.iobus.trans_dist::WriteReq               20389                       # Transaction distribution
system.iobus.trans_dist::WriteResp              20389                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          178                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          198                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          250                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          864                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         1510                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        40028                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        40028                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   41538                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          712                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           80                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          274                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          125                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          486                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         1677                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1278320                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1278320                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1279997                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                20014                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                20014                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::1           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               180126                       # Number of tag accesses
system.iocache.tags.data_accesses              180126                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide           46                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               46                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide        19968                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        19968                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide           46                       # number of demand (read+write) misses
system.iocache.demand_misses::total                46                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           46                       # number of overall misses
system.iocache.overall_misses::total               46                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide           46                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             46                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide        19968                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        19968                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           46                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              46                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           46                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             46                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks           19968                       # number of writebacks
system.iocache.writebacks::total                19968                       # number of writebacks
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2bus0.snoop_filter.tot_requests         16326                       # Total number of requests made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_requests         8385                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_requests          631                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.snoop_filter.tot_snoops            1770                       # Total number of snoops made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_snoops         1760                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_snoops           10                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.trans_dist::ReadReq                 149                       # Transaction distribution
system.l2bus0.trans_dist::ReadResp               6105                       # Transaction distribution
system.l2bus0.trans_dist::WriteReq                102                       # Transaction distribution
system.l2bus0.trans_dist::WriteResp               102                       # Transaction distribution
system.l2bus0.trans_dist::WritebackDirty         3367                       # Transaction distribution
system.l2bus0.trans_dist::WritebackClean         2399                       # Transaction distribution
system.l2bus0.trans_dist::CleanEvict             1648                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeReq              150                       # Transaction distribution
system.l2bus0.trans_dist::SCUpgradeReq             51                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeResp             201                       # Transaction distribution
system.l2bus0.trans_dist::ReadExReq              2139                       # Transaction distribution
system.l2bus0.trans_dist::ReadExResp             2139                       # Transaction distribution
system.l2bus0.trans_dist::ReadCleanReq           2787                       # Transaction distribution
system.l2bus0.trans_dist::ReadSharedReq          3169                       # Transaction distribution
system.l2bus0.pkt_count_system.cpu0.icache.mem_side::system.l2cache0.cpu_side          214                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu0.dcache.mem_side::system.l2cache0.cpu_side          728                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu1.icache.mem_side::system.l2cache0.cpu_side         7759                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu1.dcache.mem_side::system.l2cache0.cpu_side        15807                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count::total                  24508                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu0.icache.mem_side::system.l2cache0.cpu_side         8640                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu0.dcache.mem_side::system.l2cache0.cpu_side         6110                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu1.icache.mem_side::system.l2cache0.cpu_side       323264                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu1.dcache.mem_side::system.l2cache0.cpu_side       549712                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size::total                  887726                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.snoops                            63496                       # Total snoops (count)
system.l2bus0.snoop_fanout::samples             79936                       # Request fanout histogram
system.l2bus0.snoop_fanout::mean             0.039982                       # Request fanout histogram
system.l2bus0.snoop_fanout::stdev            0.196619                       # Request fanout histogram
system.l2bus0.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus0.snoop_fanout::0                   76751     96.02%     96.02% # Request fanout histogram
system.l2bus0.snoop_fanout::1                    3174      3.97%     99.99% # Request fanout histogram
system.l2bus0.snoop_fanout::2                      11      0.01%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus0.snoop_fanout::max_value               2                       # Request fanout histogram
system.l2bus0.snoop_fanout::total               79936                       # Request fanout histogram
system.l2bus1.snoop_filter.tot_requests         77635                       # Total number of requests made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_requests        38420                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_requests        10312                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.snoop_filter.tot_snoops            1878                       # Total number of snoops made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_snoops         1862                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_snoops           16                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.trans_dist::ReadReq                 185                       # Transaction distribution
system.l2bus1.trans_dist::ReadResp              34525                       # Transaction distribution
system.l2bus1.trans_dist::WriteReq                319                       # Transaction distribution
system.l2bus1.trans_dist::WriteResp               319                       # Transaction distribution
system.l2bus1.trans_dist::WritebackDirty         8383                       # Transaction distribution
system.l2bus1.trans_dist::WritebackClean        16013                       # Transaction distribution
system.l2bus1.trans_dist::CleanEvict             3842                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeReq              265                       # Transaction distribution
system.l2bus1.trans_dist::SCUpgradeReq            169                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeResp             434                       # Transaction distribution
system.l2bus1.trans_dist::ReadExReq              4465                       # Transaction distribution
system.l2bus1.trans_dist::ReadExResp             4465                       # Transaction distribution
system.l2bus1.trans_dist::ReadCleanReq          23619                       # Transaction distribution
system.l2bus1.trans_dist::ReadSharedReq         10721                       # Transaction distribution
system.l2bus1.pkt_count_system.cpu2.icache.mem_side::system.l2cache1.cpu_side        60682                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu2.dcache.mem_side::system.l2cache1.cpu_side        42605                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu3.icache.mem_side::system.l2cache1.cpu_side         2569                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu3.dcache.mem_side::system.l2cache1.cpu_side         1868                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count::total                 107724                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu2.icache.mem_side::system.l2cache1.cpu_side      2429696                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu2.dcache.mem_side::system.l2cache1.cpu_side      1450299                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu3.icache.mem_side::system.l2cache1.cpu_side       106752                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu3.dcache.mem_side::system.l2cache1.cpu_side        59172                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size::total                 4045919                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.snoops                            47620                       # Total snoops (count)
system.l2bus1.snoop_fanout::samples            125307                       # Request fanout histogram
system.l2bus1.snoop_fanout::mean             0.176447                       # Request fanout histogram
system.l2bus1.snoop_fanout::stdev            0.381620                       # Request fanout histogram
system.l2bus1.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus1.snoop_fanout::0                  103217     82.37%     82.37% # Request fanout histogram
system.l2bus1.snoop_fanout::1                   22070     17.61%     99.98% # Request fanout histogram
system.l2bus1.snoop_fanout::2                      20      0.02%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus1.snoop_fanout::max_value               2                       # Request fanout histogram
system.l2bus1.snoop_fanout::total              125307                       # Request fanout histogram
system.l2cache0.tags.replacements                1030                       # number of replacements
system.l2cache0.tags.tagsinuse           31444.738445                       # Cycle average of tags in use
system.l2cache0.tags.total_refs                 80868                       # Total number of references to valid blocks.
system.l2cache0.tags.sampled_refs                1030                       # Sample count of references to valid blocks.
system.l2cache0.tags.avg_refs               78.512621                       # Average number of references to valid blocks.
system.l2cache0.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache0.tags.occ_blocks::writebacks 16740.687095                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu0.inst  4844.828813                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu0.data  5946.433574                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu1.inst  1193.931593                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu1.data  1049.052782                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus0.inst    16.543669                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus0.data   491.559474                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus1.inst    76.024310                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus1.data  1085.677136                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_percent::writebacks     0.510885                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu0.inst     0.147852                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu0.data     0.181471                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu1.inst     0.036436                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu1.data     0.032015                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus0.inst     0.000505                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus0.data     0.015001                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus1.inst     0.002320                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus1.data     0.033132                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::total      0.959617                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_task_id_blocks::1024        30743                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::1           20                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::2         7733                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::3        16688                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::4         6301                       # Occupied blocks per task id
system.l2cache0.tags.occ_task_id_percent::1024     0.938202                       # Percentage of cache occupancy per task id
system.l2cache0.tags.tag_accesses              129293                       # Number of tag accesses
system.l2cache0.tags.data_accesses             129293                       # Number of data accesses
system.l2cache0.WritebackDirty_hits::writebacks         3367                       # number of WritebackDirty hits
system.l2cache0.WritebackDirty_hits::total         3367                       # number of WritebackDirty hits
system.l2cache0.WritebackClean_hits::writebacks         2399                       # number of WritebackClean hits
system.l2cache0.WritebackClean_hits::total         2399                       # number of WritebackClean hits
system.l2cache0.ReadExReq_hits::switch_cpus0.data            6                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus1.data         1841                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::total            1847                       # number of ReadExReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus0.inst           73                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus1.inst         2664                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::total         2737                       # number of ReadCleanReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus0.data           31                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus1.data         2159                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::total         2190                       # number of ReadSharedReq hits
system.l2cache0.demand_hits::switch_cpus0.inst           73                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus0.data           37                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus1.inst         2664                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus1.data         4000                       # number of demand (read+write) hits
system.l2cache0.demand_hits::total               6774                       # number of demand (read+write) hits
system.l2cache0.overall_hits::switch_cpus0.inst           73                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus0.data           37                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus1.inst         2664                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus1.data         4000                       # number of overall hits
system.l2cache0.overall_hits::total              6774                       # number of overall hits
system.l2cache0.UpgradeReq_misses::switch_cpus0.data           17                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus1.data          130                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::total          147                       # number of UpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus0.data           10                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus1.data           39                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::total           49                       # number of SCUpgradeReq misses
system.l2cache0.ReadExReq_misses::switch_cpus0.data            2                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus1.data          290                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::total           292                       # number of ReadExReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus0.inst            6                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus1.inst           44                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::total           50                       # number of ReadCleanReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus0.data           32                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus1.data          932                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::total          964                       # number of ReadSharedReq misses
system.l2cache0.demand_misses::switch_cpus0.inst            6                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus0.data           34                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus1.inst           44                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus1.data         1222                       # number of demand (read+write) misses
system.l2cache0.demand_misses::total             1306                       # number of demand (read+write) misses
system.l2cache0.overall_misses::switch_cpus0.inst            6                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus0.data           34                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus1.inst           44                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus1.data         1222                       # number of overall misses
system.l2cache0.overall_misses::total            1306                       # number of overall misses
system.l2cache0.WritebackDirty_accesses::writebacks         3367                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackDirty_accesses::total         3367                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::writebacks         2399                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::total         2399                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus0.data           17                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus1.data          130                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::total          147                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus0.data           10                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus1.data           39                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::total           49                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus0.data            8                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus1.data         2131                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::total         2139                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus0.inst           79                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus1.inst         2708                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::total         2787                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus0.data           63                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus1.data         3091                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::total         3154                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.demand_accesses::switch_cpus0.inst           79                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus0.data           71                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus1.inst         2708                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus1.data         5222                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::total           8080                       # number of demand (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus0.inst           79                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus0.data           71                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus1.inst         2708                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus1.data         5222                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::total          8080                       # number of overall (read+write) accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus0.data     0.250000                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus1.data     0.136086                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::total     0.136512                       # miss rate for ReadExReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus0.inst     0.075949                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus1.inst     0.016248                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::total     0.017940                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus0.data     0.507937                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus1.data     0.301521                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::total     0.305644                       # miss rate for ReadSharedReq accesses
system.l2cache0.demand_miss_rate::switch_cpus0.inst     0.075949                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus0.data     0.478873                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus1.inst     0.016248                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus1.data     0.234010                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::total      0.161634                       # miss rate for demand accesses
system.l2cache0.overall_miss_rate::switch_cpus0.inst     0.075949                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus0.data     0.478873                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus1.inst     0.016248                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus1.data     0.234010                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::total     0.161634                       # miss rate for overall accesses
system.l2cache0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache0.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache0.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache0.fast_writes                         0                       # number of fast writes performed
system.l2cache0.cache_copies                        0                       # number of cache copies performed
system.l2cache0.writebacks::writebacks            535                       # number of writebacks
system.l2cache0.writebacks::total                 535                       # number of writebacks
system.l2cache0.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.l2cache1.tags.replacements                2353                       # number of replacements
system.l2cache1.tags.tagsinuse           30714.270896                       # Cycle average of tags in use
system.l2cache1.tags.total_refs                 28645                       # Total number of references to valid blocks.
system.l2cache1.tags.sampled_refs                2353                       # Sample count of references to valid blocks.
system.l2cache1.tags.avg_refs               12.173821                       # Average number of references to valid blocks.
system.l2cache1.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache1.tags.occ_blocks::writebacks 15525.730049                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu2.inst  5059.343992                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu2.data  5594.877131                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu3.inst  1716.258496                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu3.data  1238.374714                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus2.inst   194.496216                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus2.data   416.780469                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus3.inst    83.211192                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus3.data   885.198637                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_percent::writebacks     0.473808                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu2.inst     0.154399                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu2.data     0.170742                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu3.inst     0.052376                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu3.data     0.037792                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus2.inst     0.005936                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus2.data     0.012719                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus3.inst     0.002539                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus3.data     0.027014                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::total      0.937325                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_task_id_blocks::1024        31352                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::0          212                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::1          847                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::2         3824                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::3        15822                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::4        10647                       # Occupied blocks per task id
system.l2cache1.tags.occ_task_id_percent::1024     0.956787                       # Percentage of cache occupancy per task id
system.l2cache1.tags.tag_accesses              546467                       # Number of tag accesses
system.l2cache1.tags.data_accesses             546467                       # Number of data accesses
system.l2cache1.WritebackDirty_hits::writebacks         8383                       # number of WritebackDirty hits
system.l2cache1.WritebackDirty_hits::total         8383                       # number of WritebackDirty hits
system.l2cache1.WritebackClean_hits::writebacks        16013                       # number of WritebackClean hits
system.l2cache1.WritebackClean_hits::total        16013                       # number of WritebackClean hits
system.l2cache1.UpgradeReq_hits::switch_cpus2.data            3                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::total              3                       # number of UpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus2.data            1                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::total            1                       # number of SCUpgradeReq hits
system.l2cache1.ReadExReq_hits::switch_cpus2.data         1487                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus3.data           53                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::total            1540                       # number of ReadExReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus2.inst        21779                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus3.inst          879                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::total        22658                       # number of ReadCleanReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus2.data         9099                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus3.data          340                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::total         9439                       # number of ReadSharedReq hits
system.l2cache1.demand_hits::switch_cpus2.inst        21779                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus2.data        10586                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus3.inst          879                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus3.data          393                       # number of demand (read+write) hits
system.l2cache1.demand_hits::total              33637                       # number of demand (read+write) hits
system.l2cache1.overall_hits::switch_cpus2.inst        21779                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus2.data        10586                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus3.inst          879                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus3.data          393                       # number of overall hits
system.l2cache1.overall_hits::total             33637                       # number of overall hits
system.l2cache1.UpgradeReq_misses::switch_cpus2.data          174                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus3.data           11                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::total          185                       # number of UpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus2.data          142                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus3.data            5                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::total          147                       # number of SCUpgradeReq misses
system.l2cache1.ReadExReq_misses::switch_cpus2.data         2730                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus3.data          142                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::total          2872                       # number of ReadExReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus2.inst          939                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus3.inst           22                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::total          961                       # number of ReadCleanReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus2.data         1054                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus3.data           17                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::total         1071                       # number of ReadSharedReq misses
system.l2cache1.demand_misses::switch_cpus2.inst          939                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus2.data         3784                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus3.inst           22                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus3.data          159                       # number of demand (read+write) misses
system.l2cache1.demand_misses::total             4904                       # number of demand (read+write) misses
system.l2cache1.overall_misses::switch_cpus2.inst          939                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus2.data         3784                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus3.inst           22                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus3.data          159                       # number of overall misses
system.l2cache1.overall_misses::total            4904                       # number of overall misses
system.l2cache1.WritebackDirty_accesses::writebacks         8383                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackDirty_accesses::total         8383                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::writebacks        16013                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::total        16013                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus2.data          177                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus3.data           11                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::total          188                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus2.data          143                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus3.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::total          148                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus2.data         4217                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus3.data          195                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::total         4412                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus2.inst        22718                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus3.inst          901                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::total        23619                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus2.data        10153                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus3.data          357                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::total        10510                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.demand_accesses::switch_cpus2.inst        22718                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus2.data        14370                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus3.inst          901                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus3.data          552                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::total          38541                       # number of demand (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus2.inst        22718                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus2.data        14370                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus3.inst          901                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus3.data          552                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::total         38541                       # number of overall (read+write) accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus2.data     0.983051                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::total     0.984043                       # miss rate for UpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus2.data     0.993007                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::total     0.993243                       # miss rate for SCUpgradeReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus2.data     0.647380                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus3.data     0.728205                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::total     0.650952                       # miss rate for ReadExReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus2.inst     0.041333                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus3.inst     0.024417                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::total     0.040688                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus2.data     0.103812                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus3.data     0.047619                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::total     0.101903                       # miss rate for ReadSharedReq accesses
system.l2cache1.demand_miss_rate::switch_cpus2.inst     0.041333                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus2.data     0.263326                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus3.inst     0.024417                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus3.data     0.288043                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::total      0.127241                       # miss rate for demand accesses
system.l2cache1.overall_miss_rate::switch_cpus2.inst     0.041333                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus2.data     0.263326                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus3.inst     0.024417                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus3.data     0.288043                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::total     0.127241                       # miss rate for overall accesses
system.l2cache1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache1.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache1.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache1.fast_writes                         0                       # number of fast writes performed
system.l2cache1.cache_copies                        0                       # number of cache copies performed
system.l2cache1.writebacks::writebacks           1464                       # number of writebacks
system.l2cache1.writebacks::total                1464                       # number of writebacks
system.l2cache1.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.membus0.trans_dist::ReadReq                334                       # Transaction distribution
system.membus0.trans_dist::ReadResp              2409                       # Transaction distribution
system.membus0.trans_dist::WriteReq               421                       # Transaction distribution
system.membus0.trans_dist::WriteResp              421                       # Transaction distribution
system.membus0.trans_dist::WritebackDirty        20630                       # Transaction distribution
system.membus0.trans_dist::CleanEvict             683                       # Transaction distribution
system.membus0.trans_dist::UpgradeReq             212                       # Transaction distribution
system.membus0.trans_dist::SCUpgradeReq           173                       # Transaction distribution
system.membus0.trans_dist::UpgradeResp            357                       # Transaction distribution
system.membus0.trans_dist::ReadExReq             1271                       # Transaction distribution
system.membus0.trans_dist::ReadExResp            1268                       # Transaction distribution
system.membus0.trans_dist::ReadSharedReq         2075                       # Transaction distribution
system.membus0.trans_dist::InvalidateReq        19968                       # Transaction distribution
system.membus0.trans_dist::InvalidateResp        19968                       # Transaction distribution
system.membus0.pkt_count_system.l2cache0.mem_side::system.mem_ctrls0.port          424                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side         3488                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.bridge.slave          502                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::total         4414                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port         4726                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.bridge.slave         1008                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::total         5734                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::system.mem_ctrls0.port        42992                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::system.numa_caches_downward0.cpu_side        17050                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::total        60042                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count::total                 70190                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.mem_ctrls0.port         6464                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side       110144                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.bridge.slave          622                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::total       117230                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port       136768                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.bridge.slave         1055                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::total       137823                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::system.mem_ctrls0.port       916480                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::system.numa_caches_downward0.cpu_side       364416                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::total      1280896                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size::total                1535949                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.snoops                           20039                       # Total snoops (count)
system.membus0.snoop_fanout::samples            65113                       # Request fanout histogram
system.membus0.snoop_fanout::mean            2.292845                       # Request fanout histogram
system.membus0.snoop_fanout::stdev           0.455071                       # Request fanout histogram
system.membus0.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::2                  46045     70.72%     70.72% # Request fanout histogram
system.membus0.snoop_fanout::3                  19068     29.28%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::min_value              2                       # Request fanout histogram
system.membus0.snoop_fanout::max_value              3                       # Request fanout histogram
system.membus0.snoop_fanout::total              65113                       # Request fanout histogram
system.membus1.trans_dist::ReadReq                185                       # Transaction distribution
system.membus1.trans_dist::ReadResp              3180                       # Transaction distribution
system.membus1.trans_dist::WriteReq               319                       # Transaction distribution
system.membus1.trans_dist::WriteResp              319                       # Transaction distribution
system.membus1.trans_dist::WritebackDirty         7643                       # Transaction distribution
system.membus1.trans_dist::CleanEvict             853                       # Transaction distribution
system.membus1.trans_dist::UpgradeReq             461                       # Transaction distribution
system.membus1.trans_dist::SCUpgradeReq           187                       # Transaction distribution
system.membus1.trans_dist::UpgradeResp            547                       # Transaction distribution
system.membus1.trans_dist::ReadExReq             8773                       # Transaction distribution
system.membus1.trans_dist::ReadExResp            8720                       # Transaction distribution
system.membus1.trans_dist::ReadSharedReq         2995                       # Transaction distribution
system.membus1.pkt_count_system.l2cache1.mem_side::system.mem_ctrls1.port         7948                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side         5886                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::total        13834                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port        20348                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::total        20348                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count::total                 34182                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.mem_ctrls1.port       267904                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side       137631                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::total       405535                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port       834432                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::total       834432                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size::total                1239967                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.snoops                           31450                       # Total snoops (count)
system.membus1.snoop_fanout::samples            53059                       # Request fanout histogram
system.membus1.snoop_fanout::mean            1.591116                       # Request fanout histogram
system.membus1.snoop_fanout::stdev           0.491632                       # Request fanout histogram
system.membus1.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::1                  21695     40.89%     40.89% # Request fanout histogram
system.membus1.snoop_fanout::2                  31364     59.11%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::min_value              1                       # Request fanout histogram
system.membus1.snoop_fanout::max_value              2                       # Request fanout histogram
system.membus1.snoop_fanout::total              53059                       # Request fanout histogram
system.numa_caches_downward0.tags.replacements         7024                       # number of replacements
system.numa_caches_downward0.tags.tagsinuse    15.701061                       # Cycle average of tags in use
system.numa_caches_downward0.tags.total_refs           89                       # Total number of references to valid blocks.
system.numa_caches_downward0.tags.sampled_refs         7024                       # Sample count of references to valid blocks.
system.numa_caches_downward0.tags.avg_refs     0.012671                       # Average number of references to valid blocks.
system.numa_caches_downward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward0.tags.occ_blocks::writebacks    12.809123                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus0.data     0.071809                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus1.inst     0.209638                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus1.data     2.088093                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::tsunami.ide     0.522398                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_percent::writebacks     0.800570                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus0.data     0.004488                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus1.inst     0.013102                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus1.data     0.130506                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::tsunami.ide     0.032650                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::total     0.981316                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_task_id_blocks::1023            7                       # Occupied blocks per task id
system.numa_caches_downward0.tags.occ_task_id_blocks::1024            8                       # Occupied blocks per task id
system.numa_caches_downward0.tags.age_task_id_blocks_1023::1            1                       # Occupied blocks per task id
system.numa_caches_downward0.tags.age_task_id_blocks_1023::2            6                       # Occupied blocks per task id
system.numa_caches_downward0.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.numa_caches_downward0.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.numa_caches_downward0.tags.occ_task_id_percent::1023     0.437500                       # Percentage of cache occupancy per task id
system.numa_caches_downward0.tags.occ_task_id_percent::1024     0.500000                       # Percentage of cache occupancy per task id
system.numa_caches_downward0.tags.tag_accesses       115307                       # Number of tag accesses
system.numa_caches_downward0.tags.data_accesses       115307                       # Number of data accesses
system.numa_caches_downward0.WritebackDirty_hits::writebacks         6168                       # number of WritebackDirty hits
system.numa_caches_downward0.WritebackDirty_hits::total         6168                       # number of WritebackDirty hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus1.data            1                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::total            1                       # number of ReadExReq hits
system.numa_caches_downward0.ReadSharedReq_hits::tsunami.ide           19                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::total           19                       # number of ReadSharedReq hits
system.numa_caches_downward0.demand_hits::switch_cpus1.data            1                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::tsunami.ide           19                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::total           20                       # number of demand (read+write) hits
system.numa_caches_downward0.overall_hits::switch_cpus1.data            1                       # number of overall hits
system.numa_caches_downward0.overall_hits::tsunami.ide           19                       # number of overall hits
system.numa_caches_downward0.overall_hits::total           20                       # number of overall hits
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus0.data            8                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus1.data          141                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::total          149                       # number of UpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus0.data            3                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus1.data           15                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::total           18                       # number of SCUpgradeReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus1.data          264                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::total          264                       # number of ReadExReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus0.data           12                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus1.inst           26                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus1.data          898                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::tsunami.ide           27                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::total          963                       # number of ReadSharedReq misses
system.numa_caches_downward0.InvalidateReq_misses::tsunami.ide         5632                       # number of InvalidateReq misses
system.numa_caches_downward0.InvalidateReq_misses::total         5632                       # number of InvalidateReq misses
system.numa_caches_downward0.demand_misses::switch_cpus0.data           12                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus1.inst           26                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus1.data         1162                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::tsunami.ide           27                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::total         1227                       # number of demand (read+write) misses
system.numa_caches_downward0.overall_misses::switch_cpus0.data           12                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus1.inst           26                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus1.data         1162                       # number of overall misses
system.numa_caches_downward0.overall_misses::tsunami.ide           27                       # number of overall misses
system.numa_caches_downward0.overall_misses::total         1227                       # number of overall misses
system.numa_caches_downward0.WritebackDirty_accesses::writebacks         6168                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.WritebackDirty_accesses::total         6168                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus0.data            8                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus1.data          141                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::total          149                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus0.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus1.data           15                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::total           18                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus1.data          265                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::total          265                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus0.data           12                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus1.inst           26                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus1.data          898                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::tsunami.ide           46                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::total          982                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.InvalidateReq_accesses::tsunami.ide         5632                       # number of InvalidateReq accesses(hits+misses)
system.numa_caches_downward0.InvalidateReq_accesses::total         5632                       # number of InvalidateReq accesses(hits+misses)
system.numa_caches_downward0.demand_accesses::switch_cpus0.data           12                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus1.inst           26                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus1.data         1163                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::tsunami.ide           46                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::total         1247                       # number of demand (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus0.data           12                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus1.inst           26                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus1.data         1163                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::tsunami.ide           46                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::total         1247                       # number of overall (read+write) accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus1.data     0.996226                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::total     0.996226                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::tsunami.ide     0.586957                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::total     0.980652                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.InvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for InvalidateReq accesses
system.numa_caches_downward0.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus0.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus1.data     0.999140                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::tsunami.ide     0.586957                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::total     0.983962                       # miss rate for demand accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus0.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus1.data     0.999140                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::tsunami.ide     0.586957                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::total     0.983962                       # miss rate for overall accesses
system.numa_caches_downward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward0.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward0.writebacks::writebacks         6173                       # number of writebacks
system.numa_caches_downward0.writebacks::total         6173                       # number of writebacks
system.numa_caches_downward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_downward1.tags.replacements         1020                       # number of replacements
system.numa_caches_downward1.tags.tagsinuse    14.301630                       # Cycle average of tags in use
system.numa_caches_downward1.tags.total_refs          136                       # Total number of references to valid blocks.
system.numa_caches_downward1.tags.sampled_refs         1020                       # Sample count of references to valid blocks.
system.numa_caches_downward1.tags.avg_refs     0.133333                       # Average number of references to valid blocks.
system.numa_caches_downward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward1.tags.occ_blocks::writebacks     2.977487                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus2.inst     5.337133                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus2.data     4.778622                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus3.inst     0.746800                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus3.data     0.461588                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_percent::writebacks     0.186093                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus2.inst     0.333571                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus2.data     0.298664                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus3.inst     0.046675                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus3.data     0.028849                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::total     0.893852                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_downward1.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_downward1.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_downward1.tags.tag_accesses        23734                       # Number of tag accesses
system.numa_caches_downward1.tags.data_accesses        23734                       # Number of data accesses
system.numa_caches_downward1.WritebackDirty_hits::writebacks          124                       # number of WritebackDirty hits
system.numa_caches_downward1.WritebackDirty_hits::total          124                       # number of WritebackDirty hits
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus2.data           27                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus3.data            5                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::total           32                       # number of UpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus2.data          108                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus3.data            2                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::total          110                       # number of SCUpgradeReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus2.data          995                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::total          995                       # number of ReadExReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus2.inst          740                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus2.data          246                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus3.inst           22                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus3.data            7                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::total         1015                       # number of ReadSharedReq misses
system.numa_caches_downward1.demand_misses::switch_cpus2.inst          740                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus2.data         1241                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus3.inst           22                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus3.data            7                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::total         2010                       # number of demand (read+write) misses
system.numa_caches_downward1.overall_misses::switch_cpus2.inst          740                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus2.data         1241                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus3.inst           22                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus3.data            7                       # number of overall misses
system.numa_caches_downward1.overall_misses::total         2010                       # number of overall misses
system.numa_caches_downward1.WritebackDirty_accesses::writebacks          124                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.WritebackDirty_accesses::total          124                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus2.data           27                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus3.data            5                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::total           32                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus2.data          108                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus3.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::total          110                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus2.data          995                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::total          995                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus2.inst          740                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus2.data          246                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus3.inst           22                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus3.data            7                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::total         1015                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.demand_accesses::switch_cpus2.inst          740                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus2.data         1241                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus3.inst           22                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus3.data            7                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::total         2010                       # number of demand (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus2.inst          740                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus2.data         1241                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus3.inst           22                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus3.data            7                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::total         2010                       # number of overall (read+write) accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus2.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus3.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::total            1                       # miss rate for demand accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus2.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus3.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::total            1                       # miss rate for overall accesses
system.numa_caches_downward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward1.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward1.writebacks::writebacks          126                       # number of writebacks
system.numa_caches_downward1.writebacks::total          126                       # number of writebacks
system.numa_caches_downward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward0.tags.replacements         1024                       # number of replacements
system.numa_caches_upward0.tags.tagsinuse    14.622856                       # Cycle average of tags in use
system.numa_caches_upward0.tags.total_refs          132                       # Total number of references to valid blocks.
system.numa_caches_upward0.tags.sampled_refs         1024                       # Sample count of references to valid blocks.
system.numa_caches_upward0.tags.avg_refs     0.128906                       # Average number of references to valid blocks.
system.numa_caches_upward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward0.tags.occ_blocks::writebacks     2.694395                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus2.inst     5.384031                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus2.data     4.718078                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus3.inst     1.332301                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus3.data     0.494052                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_percent::writebacks     0.168400                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus2.inst     0.336502                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus2.data     0.294880                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus3.inst     0.083269                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus3.data     0.030878                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::total     0.913929                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_upward0.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_upward0.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_upward0.tags.tag_accesses        23752                       # Number of tag accesses
system.numa_caches_upward0.tags.data_accesses        23752                       # Number of data accesses
system.numa_caches_upward0.WritebackDirty_hits::writebacks          126                       # number of WritebackDirty hits
system.numa_caches_upward0.WritebackDirty_hits::total          126                       # number of WritebackDirty hits
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus2.data           27                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus3.data            5                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::total           32                       # number of UpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus2.data          108                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus3.data            2                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::total          110                       # number of SCUpgradeReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus2.data          995                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::total          995                       # number of ReadExReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus2.inst          740                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus2.data          246                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus3.inst           22                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus3.data            7                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::total         1015                       # number of ReadSharedReq misses
system.numa_caches_upward0.demand_misses::switch_cpus2.inst          740                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus2.data         1241                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus3.inst           22                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus3.data            7                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::total         2010                       # number of demand (read+write) misses
system.numa_caches_upward0.overall_misses::switch_cpus2.inst          740                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus2.data         1241                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus3.inst           22                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus3.data            7                       # number of overall misses
system.numa_caches_upward0.overall_misses::total         2010                       # number of overall misses
system.numa_caches_upward0.WritebackDirty_accesses::writebacks          126                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.WritebackDirty_accesses::total          126                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus2.data           27                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus3.data            5                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::total           32                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus2.data          108                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus3.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::total          110                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus2.data          995                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::total          995                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus2.inst          740                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus2.data          246                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus3.inst           22                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus3.data            7                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::total         1015                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.demand_accesses::switch_cpus2.inst          740                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus2.data         1241                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus3.inst           22                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus3.data            7                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::total         2010                       # number of demand (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus2.inst          740                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus2.data         1241                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus3.inst           22                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus3.data            7                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::total         2010                       # number of overall (read+write) accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus2.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus3.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::total            1                       # miss rate for demand accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus2.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus3.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::total            1                       # miss rate for overall accesses
system.numa_caches_upward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward0.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward0.writebacks::writebacks          127                       # number of writebacks
system.numa_caches_upward0.writebacks::total          127                       # number of writebacks
system.numa_caches_upward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward1.tags.replacements         7030                       # number of replacements
system.numa_caches_upward1.tags.tagsinuse    15.671284                       # Cycle average of tags in use
system.numa_caches_upward1.tags.total_refs           88                       # Total number of references to valid blocks.
system.numa_caches_upward1.tags.sampled_refs         7030                       # Sample count of references to valid blocks.
system.numa_caches_upward1.tags.avg_refs     0.012518                       # Average number of references to valid blocks.
system.numa_caches_upward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward1.tags.occ_blocks::writebacks    12.744869                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus0.data     0.071809                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus1.inst     0.195796                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus1.data     2.136413                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::tsunami.ide     0.522398                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_percent::writebacks     0.796554                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus0.data     0.004488                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus1.inst     0.012237                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus1.data     0.133526                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::tsunami.ide     0.032650                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::total     0.979455                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_task_id_blocks::1023           11                       # Occupied blocks per task id
system.numa_caches_upward1.tags.occ_task_id_blocks::1024            4                       # Occupied blocks per task id
system.numa_caches_upward1.tags.age_task_id_blocks_1023::0            1                       # Occupied blocks per task id
system.numa_caches_upward1.tags.age_task_id_blocks_1023::1            8                       # Occupied blocks per task id
system.numa_caches_upward1.tags.age_task_id_blocks_1023::2            2                       # Occupied blocks per task id
system.numa_caches_upward1.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.numa_caches_upward1.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.numa_caches_upward1.tags.occ_task_id_percent::1023     0.687500                       # Percentage of cache occupancy per task id
system.numa_caches_upward1.tags.occ_task_id_percent::1024     0.250000                       # Percentage of cache occupancy per task id
system.numa_caches_upward1.tags.tag_accesses       120568                       # Number of tag accesses
system.numa_caches_upward1.tags.data_accesses       120568                       # Number of data accesses
system.numa_caches_upward1.WritebackDirty_hits::writebacks         6173                       # number of WritebackDirty hits
system.numa_caches_upward1.WritebackDirty_hits::total         6173                       # number of WritebackDirty hits
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus0.data            8                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus1.data          141                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::total          149                       # number of UpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus0.data            3                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus1.data           15                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::total           18                       # number of SCUpgradeReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus1.data          264                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::tsunami.ide         5632                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::total         5896                       # number of ReadExReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus0.data           12                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus1.inst           26                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus1.data          898                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::tsunami.ide           27                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::total          963                       # number of ReadSharedReq misses
system.numa_caches_upward1.demand_misses::switch_cpus0.data           12                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus1.inst           26                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus1.data         1162                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::tsunami.ide         5659                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::total         6859                       # number of demand (read+write) misses
system.numa_caches_upward1.overall_misses::switch_cpus0.data           12                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus1.inst           26                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus1.data         1162                       # number of overall misses
system.numa_caches_upward1.overall_misses::tsunami.ide         5659                       # number of overall misses
system.numa_caches_upward1.overall_misses::total         6859                       # number of overall misses
system.numa_caches_upward1.WritebackDirty_accesses::writebacks         6173                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.WritebackDirty_accesses::total         6173                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus0.data            8                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus1.data          141                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::total          149                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus0.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus1.data           15                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::total           18                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus1.data          264                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::tsunami.ide         5632                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::total         5896                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus0.data           12                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus1.inst           26                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus1.data          898                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::tsunami.ide           27                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::total          963                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.demand_accesses::switch_cpus0.data           12                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus1.inst           26                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus1.data         1162                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::tsunami.ide         5659                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::total         6859                       # number of demand (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus0.data           12                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus1.inst           26                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus1.data         1162                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::tsunami.ide         5659                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::total         6859                       # number of overall (read+write) accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::tsunami.ide            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::tsunami.ide            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus0.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus1.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::total            1                       # miss rate for demand accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus0.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus1.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::total            1                       # miss rate for overall accesses
system.numa_caches_upward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward1.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward1.writebacks::writebacks         6179                       # number of writebacks
system.numa_caches_upward1.writebacks::total         6179                       # number of writebacks
system.numa_caches_upward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits                6602                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_hits               3843                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.data_hits               10445                       # DTB hits
system.switch_cpus0.dtb.data_misses                 0                       # DTB misses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus0.itb.fetch_hits               3653                       # ITB hits
system.switch_cpus0.itb.fetch_misses                0                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses           3653                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles                 1852698                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts              33608                       # Number of instructions committed
system.switch_cpus0.committedOps                33608                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses        32297                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus0.num_func_calls               3072                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts         2332                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts               32297                       # number of integer instructions
system.switch_cpus0.num_fp_insts                    0                       # number of float instructions
system.switch_cpus0.num_int_register_reads        41008                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes        24915                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs                10496                       # number of memory refs
system.switch_cpus0.num_load_insts               6652                       # Number of load instructions
system.switch_cpus0.num_store_insts              3844                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      1809425.228330                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      43272.771670                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.023357                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.976643                       # Percentage of idle cycles
system.switch_cpus0.Branches                     5833                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass          153      0.46%      0.46% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu            21443     63.80%     64.26% # Class of executed instruction
system.switch_cpus0.op_class::IntMult              25      0.07%     64.33% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     64.33% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd              0      0.00%     64.33% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     64.33% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     64.33% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     64.33% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     64.33% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     64.33% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     64.33% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     64.33% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     64.33% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     64.33% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     64.33% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     64.33% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     64.33% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     64.33% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     64.33% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     64.33% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     64.33% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     64.33% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     64.33% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     64.33% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     64.33% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     64.33% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     64.33% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     64.33% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     64.33% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     64.33% # Class of executed instruction
system.switch_cpus0.op_class::MemRead            7203     21.43%     85.77% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite           3844     11.44%     97.20% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess           940      2.80%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total             33608                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits               58246                       # DTB read hits
system.switch_cpus1.dtb.read_misses               130                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses           31805                       # DTB read accesses
system.switch_cpus1.dtb.write_hits              42881                       # DTB write hits
system.switch_cpus1.dtb.write_misses               18                       # DTB write misses
system.switch_cpus1.dtb.write_acv                  10                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses          18743                       # DTB write accesses
system.switch_cpus1.dtb.data_hits              101127                       # DTB hits
system.switch_cpus1.dtb.data_misses               148                       # DTB misses
system.switch_cpus1.dtb.data_acv                   10                       # DTB access violations
system.switch_cpus1.dtb.data_accesses           50548                       # DTB accesses
system.switch_cpus1.itb.fetch_hits             152155                       # ITB hits
system.switch_cpus1.itb.fetch_misses              121                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses         152276                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles                  459290                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts             278637                       # Number of instructions committed
system.switch_cpus1.committedOps               278637                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses       269573                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses           385                       # Number of float alu accesses
system.switch_cpus1.num_func_calls               7261                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts        29853                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts              269573                       # number of integer instructions
system.switch_cpus1.num_fp_insts                  385                       # number of float instructions
system.switch_cpus1.num_int_register_reads       369224                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes       193474                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads          220                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs               101459                       # number of memory refs
system.switch_cpus1.num_load_insts              58506                       # Number of load instructions
system.switch_cpus1.num_store_insts             42953                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      370256.777541                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      89033.222459                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.193850                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.806150                       # Percentage of idle cycles
system.switch_cpus1.Branches                    39289                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass         5222      1.87%      1.87% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu           166744     59.81%     61.68% # Class of executed instruction
system.switch_cpus1.op_class::IntMult             160      0.06%     61.74% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     61.74% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd             46      0.02%     61.76% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     61.76% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     61.76% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     61.76% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              3      0.00%     61.76% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     61.76% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     61.76% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     61.76% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     61.76% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     61.76% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     61.76% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     61.76% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     61.76% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     61.76% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     61.76% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     61.76% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     61.76% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     61.76% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     61.76% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     61.76% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     61.76% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     61.76% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     61.76% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     61.76% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     61.76% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     61.76% # Class of executed instruction
system.switch_cpus1.op_class::MemRead           59503     21.34%     83.10% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite          43234     15.51%     98.61% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess          3883      1.39%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total            278795                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits              191913                       # DTB read hits
system.switch_cpus2.dtb.read_misses               705                       # DTB read misses
system.switch_cpus2.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses           15784                       # DTB read accesses
system.switch_cpus2.dtb.write_hits             120743                       # DTB write hits
system.switch_cpus2.dtb.write_misses              153                       # DTB write misses
system.switch_cpus2.dtb.write_acv                  10                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses           9983                       # DTB write accesses
system.switch_cpus2.dtb.data_hits              312656                       # DTB hits
system.switch_cpus2.dtb.data_misses               858                       # DTB misses
system.switch_cpus2.dtb.data_acv                   22                       # DTB access violations
system.switch_cpus2.dtb.data_accesses           25767                       # DTB accesses
system.switch_cpus2.itb.fetch_hits             132358                       # ITB hits
system.switch_cpus2.itb.fetch_misses              463                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses         132821                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles                 1852786                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts            1012685                       # Number of instructions committed
system.switch_cpus2.committedOps              1012685                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses       974661                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses          2703                       # Number of float alu accesses
system.switch_cpus2.num_func_calls              34123                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts       103146                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts              974661                       # number of integer instructions
system.switch_cpus2.num_fp_insts                 2703                       # number of float instructions
system.switch_cpus2.num_int_register_reads      1325572                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes       736446                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads         1170                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes         1188                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs               315534                       # number of memory refs
system.switch_cpus2.num_load_insts             194151                       # Number of load instructions
system.switch_cpus2.num_store_insts            121383                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      547084.031926                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      1305701.968074                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.704724                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.295276                       # Percentage of idle cycles
system.switch_cpus2.Branches                   147764                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass        15740      1.55%      1.55% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu           646952     63.83%     65.38% # Class of executed instruction
system.switch_cpus2.op_class::IntMult            2256      0.22%     65.60% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     65.60% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd            483      0.05%     65.65% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0      0.00%     65.65% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt             11      0.00%     65.65% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             1      0.00%     65.65% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv              6      0.00%     65.65% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     65.65% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     65.65% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     65.65% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     65.65% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     65.65% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     65.65% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     65.65% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     65.65% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     65.65% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     65.65% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     65.65% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     65.65% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     65.65% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     65.65% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     65.65% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     65.65% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     65.65% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     65.65% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     65.65% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     65.65% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     65.65% # Class of executed instruction
system.switch_cpus2.op_class::MemRead          202007     19.93%     85.58% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite         121799     12.02%     97.60% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess         24310      2.40%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total           1013565                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits                3452                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 2                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses              24                       # DTB read accesses
system.switch_cpus3.dtb.write_hits               3245                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.data_hits                6697                       # DTB hits
system.switch_cpus3.dtb.data_misses                 2                       # DTB misses
system.switch_cpus3.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus3.dtb.data_accesses              24                       # DTB accesses
system.switch_cpus3.itb.fetch_hits                784                       # ITB hits
system.switch_cpus3.itb.fetch_misses                0                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses            784                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles                  873281                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts              18750                       # Number of instructions committed
system.switch_cpus3.committedOps                18750                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses        18165                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses           141                       # Number of float alu accesses
system.switch_cpus3.num_func_calls                810                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts         1882                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts               18165                       # number of integer instructions
system.switch_cpus3.num_fp_insts                  141                       # number of float instructions
system.switch_cpus3.num_int_register_reads        25089                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes        12597                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads           66                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes           68                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs                 6727                       # number of memory refs
system.switch_cpus3.num_load_insts               3471                       # Number of load instructions
system.switch_cpus3.num_store_insts              3256                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      861902.656979                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      11378.343021                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.013029                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.986971                       # Percentage of idle cycles
system.switch_cpus3.Branches                     2898                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass          207      1.10%      1.10% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu            11385     60.71%     61.82% # Class of executed instruction
system.switch_cpus3.op_class::IntMult              38      0.20%     62.02% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     62.02% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd             11      0.06%     62.08% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     62.08% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     62.08% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     62.08% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              0      0.00%     62.08% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     62.08% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     62.08% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     62.08% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     62.08% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     62.08% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     62.08% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     62.08% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     62.08% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     62.08% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     62.08% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     62.08% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     62.08% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     62.08% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     62.08% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     62.08% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     62.08% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     62.08% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     62.08% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     62.08% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     62.08% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     62.08% # Class of executed instruction
system.switch_cpus3.op_class::MemRead            3566     19.02%     81.10% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite           3261     17.39%     98.49% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess           284      1.51%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total             18752                       # Class of executed instruction
system.system_bus.trans_dist::ReadReq             185                       # Transaction distribution
system.system_bus.trans_dist::ReadResp           2163                       # Transaction distribution
system.system_bus.trans_dist::WriteReq            319                       # Transaction distribution
system.system_bus.trans_dist::WriteResp           319                       # Transaction distribution
system.system_bus.trans_dist::WritebackDirty         6299                       # Transaction distribution
system.system_bus.trans_dist::CleanEvict          667                       # Transaction distribution
system.system_bus.trans_dist::UpgradeReq          194                       # Transaction distribution
system.system_bus.trans_dist::SCUpgradeReq          141                       # Transaction distribution
system.system_bus.trans_dist::UpgradeResp          309                       # Transaction distribution
system.system_bus.trans_dist::ReadExReq          6894                       # Transaction distribution
system.system_bus.trans_dist::ReadExResp         6891                       # Transaction distribution
system.system_bus.trans_dist::ReadSharedReq         1978                       # Transaction distribution
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side        20471                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::total        20471                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side         5888                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::total         5888                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count::total              26359                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side       834048                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::total       834048                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side       137759                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::total       137759                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size::total              971807                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.snoops                        43445                       # Total snoops (count)
system.system_bus.snoop_fanout::samples         59065                       # Request fanout histogram
system.system_bus.snoop_fanout::mean         1.717650                       # Request fanout histogram
system.system_bus.snoop_fanout::stdev        0.450147                       # Request fanout histogram
system.system_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::0                   0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::1               16677     28.23%     28.23% # Request fanout histogram
system.system_bus.snoop_fanout::2               42388     71.77%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::min_value            1                       # Request fanout histogram
system.system_bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.system_bus.snoop_fanout::total           59065                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  3.808992                       # Number of seconds simulated
sim_ticks                                3808991690000                       # Number of ticks simulated
final_tick                               6071677964500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 600840                       # Simulator instruction rate (inst/s)
host_op_rate                                   600840                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               78887118                       # Simulator tick rate (ticks/s)
host_mem_usage                                 777132                       # Number of bytes of host memory used
host_seconds                                 48284.08                       # Real time elapsed on the host
sim_insts                                 29010990079                       # Number of instructions simulated
sim_ops                                   29010990079                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls0.bytes_read::switch_cpus0.inst     13043648                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus0.data    531699008                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus1.inst      9120704                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus1.data    527227008                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus2.inst      7174656                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus2.data    496681088                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus3.inst      6419904                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus3.data    520089792                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total        2111455808                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus0.inst     13043648                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus1.inst      9120704                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus2.inst      7174656                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus3.inst      6419904                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total     35758912                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::writebacks     25032384                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total       25032384                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::switch_cpus0.inst       203807                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus0.data      8307797                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus1.inst       142511                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus1.data      8237922                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus2.inst       112104                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus2.data      7760642                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus3.inst       100311                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus3.data      8126403                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total           32991497                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::writebacks       391131                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total            391131                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::switch_cpus0.inst      3424436                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus0.data    139590488                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus1.inst      2394519                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus1.data    138416424                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus2.inst      1883610                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus2.data    130397000                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus3.inst      1685460                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus3.data    136542643                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            554334580                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus0.inst      3424436                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus1.inst      2394519                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus2.inst      1883610                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus3.inst      1685460                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total         9388026                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::writebacks        6571919                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total             6571919                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::writebacks        6571919                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus0.inst      3424436                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus0.data    139590488                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus1.inst      2394519                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus1.data    138416424                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus2.inst      1883610                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus2.data    130397000                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus3.inst      1685460                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus3.data    136542643                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           560906499                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.totGap                            0                       # Total gap between requests
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls0.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls0.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.avgGap                          nan                       # Average gap between requests
system.mem_ctrls0.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls0_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.bytes_read::switch_cpus0.inst      3410752                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus0.data   3891168064                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus1.inst       811392                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus1.data   3914328320                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus2.inst       826944                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus2.data   3858738880                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus3.inst       871616                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus3.data   4004517696                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::tsunami.ide       102400                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total       15674776064                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus0.inst      3410752                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus1.inst       811392                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus2.inst       826944                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus3.inst       871616                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total      5920704                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::writebacks     61861312                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total       61861312                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::switch_cpus0.inst        53293                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus0.data     60799501                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus1.inst        12678                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus1.data     61161380                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus2.inst        12921                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus2.data     60292795                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus3.inst        13619                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus3.data     62570589                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::tsunami.ide         1600                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total          244918376                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::writebacks       966583                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total            966583                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::switch_cpus0.inst       895447                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus0.data   1021574312                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus1.inst       213020                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus1.data   1027654728                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus2.inst       217103                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus2.data   1013060462                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus3.inst       228831                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus3.data   1051332747                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::tsunami.ide          26884                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total           4115203534                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus0.inst       895447                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus1.inst       213020                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus2.inst       217103                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus3.inst       228831                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total         1554402                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::writebacks       16240863                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            16240863                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::writebacks       16240863                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus0.inst       895447                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus0.data   1021574312                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus1.inst       213020                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus1.data   1027654728                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus2.inst       217103                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus2.data   1013060462                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus3.inst       228831                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus3.data   1051332747                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::tsunami.ide         26884                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total          4131444397                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.totGap                            0                       # Total gap between requests
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls1.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls1.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls1.avgGap                          nan                       # Average gap between requests
system.mem_ctrls1.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls1_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                   19875                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                  10362214                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                  140445     40.16%     40.16% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                     86      0.02%     40.18% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                   3903      1.12%     41.30% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                  19648      5.62%     46.91% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                 185669     53.09%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total              349751                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                   140445     49.30%     49.30% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                      86      0.03%     49.33% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                    3903      1.37%     50.70% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                   19648      6.90%     57.60% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                  120798     42.40%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total               284880                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0            3767680067500     98.93%     98.93% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                6450000      0.00%     98.93% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22              191180000      0.01%     98.93% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30             2200786000      0.06%     98.99% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31            38525466500      1.01%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        3808603950000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.650609                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.814522                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::1                         1     25.00%     25.00% # number of syscalls executed
system.cpu0.kern.syscall::17                        3     75.00%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                     4                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                14882      3.54%      3.54% # number of callpals executed
system.cpu0.kern.callpal::swpctx                39306      9.34%     12.88% # number of callpals executed
system.cpu0.kern.callpal::swpipl               271680     64.57%     77.44% # number of callpals executed
system.cpu0.kern.callpal::rdps                   7874      1.87%     79.32% # number of callpals executed
system.cpu0.kern.callpal::rti                   54436     12.94%     92.25% # number of callpals executed
system.cpu0.kern.callpal::callsys               30784      7.32%     99.57% # number of callpals executed
system.cpu0.kern.callpal::rdunique               1812      0.43%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                420774                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel            93740                       # number of protection mode switches
system.cpu0.kern.mode_switch::user              34409                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel              34409                      
system.cpu0.kern.mode_good::user                34409                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.367068                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.537016                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel      258354740500      6.82%      6.82% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user        3528547829500     93.18%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                   39306                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements         79932313                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          509.242302                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs         2066099425                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         79932313                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            25.848113                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   509.242302                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.994614                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.994614                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          423                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          420                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.826172                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       4376131584                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      4376131584                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data   1983803839                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total     1983803839                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data     81027626                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      81027626                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data       193784                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       193784                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data       146802                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       146802                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data   2064831465                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total      2064831465                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data   2064831465                       # number of overall hits
system.cpu0.dcache.overall_hits::total     2064831465                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data     80453328                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     80453328                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data      1497030                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1497030                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data       162957                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total       162957                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data       204014                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total       204014                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data     81950358                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      81950358                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data     81950358                       # number of overall misses
system.cpu0.dcache.overall_misses::total     81950358                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data   2064257167                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total   2064257167                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data     82524656                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     82524656                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data       356741                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       356741                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data       350816                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       350816                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data   2146781823                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total   2146781823                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data   2146781823                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total   2146781823                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.038974                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.038974                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.018140                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.018140                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.456794                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.456794                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.581541                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.581541                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.038174                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.038174                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.038174                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.038174                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks      1140251                       # number of writebacks
system.cpu0.dcache.writebacks::total          1140251                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements          1647899                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs         5255327214                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          1647899                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          3189.107593                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst          512                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          505                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses      14324347925                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses     14324347925                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst   7159702114                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total     7159702114                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst   7159702114                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total      7159702114                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst   7159702114                       # number of overall hits
system.cpu0.icache.overall_hits::total     7159702114                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst      1647899                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      1647899                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst      1647899                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       1647899                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst      1647899                       # number of overall misses
system.cpu0.icache.overall_misses::total      1647899                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst   7161350013                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total   7161350013                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst   7161350013                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total   7161350013                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst   7161350013                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total   7161350013                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000230                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000230                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000230                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000230                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000230                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000230                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks      1647899                       # number of writebacks
system.cpu0.icache.writebacks::total          1647899                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                   18875                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                  10270906                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                  141440     39.88%     39.88% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                   3901      1.10%     40.98% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                  18678      5.27%     46.25% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                 190604     53.75%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total              354623                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                   141440     49.32%     49.32% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                    3901      1.36%     50.68% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                   18678      6.51%     57.19% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                  122767     42.81%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total               286786                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            3767271674500     98.90%     98.90% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22              191149000      0.01%     98.91% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30             2092348000      0.05%     98.96% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31            39538140500      1.04%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        3809093312000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.644095                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.808707                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::1                         1    100.00%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     1                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                20224      4.72%      4.72% # number of callpals executed
system.cpu1.kern.callpal::swpctx                37368      8.72%     13.45% # number of callpals executed
system.cpu1.kern.callpal::swpipl               278773     65.09%     78.54% # number of callpals executed
system.cpu1.kern.callpal::rdps                   7845      1.83%     80.37% # number of callpals executed
system.cpu1.kern.callpal::rti                   53273     12.44%     92.81% # number of callpals executed
system.cpu1.kern.callpal::callsys               30692      7.17%     99.97% # number of callpals executed
system.cpu1.kern.callpal::rdunique                119      0.03%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                428294                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel            53052                       # number of protection mode switches
system.cpu1.kern.mode_switch::user              34323                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle              37589                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel              52990                      
system.cpu1.kern.mode_good::user                34323                      
system.cpu1.kern.mode_good::idle                18667                      
system.cpu1.kern.mode_switch_good::kernel     0.998831                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.496608                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.848084                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel       45236616500      1.19%      1.19% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user        3542773757000     93.56%     94.76% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle        198521480500      5.24%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                   37368                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements         79749702                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          509.184888                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs         2072358013                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         79749702                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            25.985778                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   509.184888                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.994502                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.994502                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          434                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          430                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.847656                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses       4396446517                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses      4396446517                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data   1990488763                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total     1990488763                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data     77624924                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      77624924                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data       190796                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       190796                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data       125604                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       125604                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data   2068113687                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total      2068113687                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data   2068113687                       # number of overall hits
system.cpu1.dcache.overall_hits::total     2068113687                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data     83226874                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     83226874                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data      4271223                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      4271223                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data       157348                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total       157348                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data       215057                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total       215057                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data     87498097                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      87498097                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data     87498097                       # number of overall misses
system.cpu1.dcache.overall_misses::total     87498097                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data   2073715637                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total   2073715637                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data     81896147                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     81896147                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data       348144                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       348144                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data       340661                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       340661                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data   2155611784                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total   2155611784                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data   2155611784                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total   2155611784                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.040134                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.040134                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.052154                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.052154                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.451962                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.451962                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.631293                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.631293                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.040591                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.040591                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.040591                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.040591                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks       841300                       # number of writebacks
system.cpu1.dcache.writebacks::total           841300                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements          1358162                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs         5198191429                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs          1358162                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          3827.372161                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst          512                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          510                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses      14384831146                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses     14384831146                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst   7190378330                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total     7190378330                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst   7190378330                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total      7190378330                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst   7190378330                       # number of overall hits
system.cpu1.icache.overall_hits::total     7190378330                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst      1358162                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total      1358162                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst      1358162                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total       1358162                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst      1358162                       # number of overall misses
system.cpu1.icache.overall_misses::total      1358162                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst   7191736492                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total   7191736492                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst   7191736492                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total   7191736492                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst   7191736492                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total   7191736492                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000189                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000189                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000189                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000189                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000189                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000189                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks      1358162                       # number of writebacks
system.cpu1.icache.writebacks::total          1358162                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                   18581                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                  10087277                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                  142010     39.95%     39.95% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                      9      0.00%     39.95% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                   3901      1.10%     41.05% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                  18357      5.16%     46.22% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                 191175     53.78%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total              355452                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                   142010     49.32%     49.32% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                       9      0.00%     49.32% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                    3901      1.35%     50.68% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                   18357      6.38%     57.05% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                  123655     42.95%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total               287932                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0            3767608636500     98.91%     98.91% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21                 643500      0.00%     98.91% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22              191149000      0.01%     98.92% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30             2056382500      0.05%     98.97% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31            39134583000      1.03%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total        3808991394500                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.646816                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.810045                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::1                         1      4.35%      4.35% # number of syscalls executed
system.cpu2.kern.syscall::4                         6     26.09%     30.43% # number of syscalls executed
system.cpu2.kern.syscall::6                         1      4.35%     34.78% # number of syscalls executed
system.cpu2.kern.syscall::45                        1      4.35%     39.13% # number of syscalls executed
system.cpu2.kern.syscall::71                        9     39.13%     78.26% # number of syscalls executed
system.cpu2.kern.syscall::73                        1      4.35%     82.61% # number of syscalls executed
system.cpu2.kern.syscall::74                        4     17.39%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                    23                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                20058      4.55%      4.55% # number of callpals executed
system.cpu2.kern.callpal::swpctx                36752      8.34%     12.89% # number of callpals executed
system.cpu2.kern.callpal::swpipl               279624     63.42%     76.31% # number of callpals executed
system.cpu2.kern.callpal::rdps                   7868      1.78%     78.09% # number of callpals executed
system.cpu2.kern.callpal::rti                   53562     12.15%     90.24% # number of callpals executed
system.cpu2.kern.callpal::callsys               30180      6.85%     97.09% # number of callpals executed
system.cpu2.kern.callpal::rdunique              12849      2.91%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                440893                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel            90314                       # number of protection mode switches
system.cpu2.kern.mode_switch::user              34951                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel              34951                      
system.cpu2.kern.mode_good::user                34951                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.386994                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.558033                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel      249704774500      6.56%      6.56% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user        3559286620000     93.44%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                   36752                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements         78478976                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          508.716093                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs         2094171917                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs         78478976                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            26.684496                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   508.716093                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.993586                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.993586                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          278                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          110                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3          109                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses       4437207250                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses      4437207250                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data   1986903595                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total     1986903595                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data    103522209                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total     103522209                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data       198371                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total       198371                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data       132014                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total       132014                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data   2090425804                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total      2090425804                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data   2090425804                       # number of overall hits
system.cpu2.dcache.overall_hits::total     2090425804                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data     81726955                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total     81726955                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data      4457619                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      4457619                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data       159407                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total       159407                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data       218586                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total       218586                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data     86184574                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      86184574                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data     86184574                       # number of overall misses
system.cpu2.dcache.overall_misses::total     86184574                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data   2068630550                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total   2068630550                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data    107979828                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total    107979828                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data       357778                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total       357778                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data       350600                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total       350600                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data   2176610378                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total   2176610378                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data   2176610378                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total   2176610378                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.039508                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.039508                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.041282                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.041282                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.445547                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.445547                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.623463                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.623463                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.039596                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.039596                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.039596                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.039596                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks      1139326                       # number of writebacks
system.cpu2.dcache.writebacks::total          1139326                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements          1365196                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs         7224454000                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs          1365196                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          5291.880433                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst          512                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0          372                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           46                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           81                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses      14453926626                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses     14453926626                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst   7224915519                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total     7224915519                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst   7224915519                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total      7224915519                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst   7224915519                       # number of overall hits
system.cpu2.icache.overall_hits::total     7224915519                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst      1365196                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total      1365196                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst      1365196                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total       1365196                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst      1365196                       # number of overall misses
system.cpu2.icache.overall_misses::total      1365196                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst   7226280715                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total   7226280715                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst   7226280715                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total   7226280715                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst   7226280715                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total   7226280715                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000189                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000189                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000189                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000189                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000189                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000189                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.writebacks::writebacks      1365196                       # number of writebacks
system.cpu2.icache.writebacks::total          1365196                       # number of writebacks
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                   18795                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                  10488609                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                  142755     39.93%     39.93% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                   3904      1.09%     41.03% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                  18687      5.23%     46.25% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                 192138     53.75%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total              357484                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                   142755     49.32%     49.32% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                    3904      1.35%     50.67% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                   18687      6.46%     57.13% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                  124089     42.87%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total               289435                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0            3767278967500     98.90%     98.90% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22              191195500      0.01%     98.91% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30             2093059500      0.05%     98.96% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31            39529977000      1.04%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total        3809093199500                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.645833                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.809645                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::1                         5    100.00%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                     5                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                20198      4.67%      4.67% # number of callpals executed
system.cpu3.kern.callpal::swpctx                37719      8.73%     13.40% # number of callpals executed
system.cpu3.kern.callpal::swpipl               281016     65.02%     78.42% # number of callpals executed
system.cpu3.kern.callpal::rdps                   7803      1.81%     80.23% # number of callpals executed
system.cpu3.kern.callpal::rti                   53885     12.47%     92.70% # number of callpals executed
system.cpu3.kern.callpal::callsys               31297      7.24%     99.94% # number of callpals executed
system.cpu3.kern.callpal::rdunique                260      0.06%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                432178                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel            91604                       # number of protection mode switches
system.cpu3.kern.mode_switch::user              35020                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel              35020                      
system.cpu3.kern.mode_good::user                35020                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.382298                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.553134                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel      185821249500      4.88%      4.88% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user        3622269391000     95.12%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                   37719                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements         81385732                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          509.029746                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs         2121864571                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs         81385732                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            26.071702                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   509.029746                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.994199                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.994199                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          487                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3          307                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4          179                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.951172                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses       4491775403                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses      4491775403                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data   2038162009                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total     2038162009                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data     82165951                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      82165951                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data       193149                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total       193149                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data       120031                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total       120031                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data   2120327960                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total      2120327960                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data   2120327960                       # number of overall hits
system.cpu3.dcache.overall_hits::total     2120327960                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data     82087424                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total     82087424                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data      1439953                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      1439953                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data       157794                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total       157794                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data       223458                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total       223458                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data     83527377                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total      83527377                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data     83527377                       # number of overall misses
system.cpu3.dcache.overall_misses::total     83527377                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data   2120249433                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total   2120249433                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data     83605904                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     83605904                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data       350943                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total       350943                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data       343489                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total       343489                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data   2203855337                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total   2203855337                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data   2203855337                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total   2203855337                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.038716                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.038716                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.017223                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.017223                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.449629                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.449629                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.650554                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.650554                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.037901                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.037901                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.037901                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.037901                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks       894126                       # number of writebacks
system.cpu3.dcache.writebacks::total           894126                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements          1371647                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs         7190980691                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs          1371647                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          5242.588429                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst          512                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3          288                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          222                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses      14703449217                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses     14703449217                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst   7349667138                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total     7349667138                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst   7349667138                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total      7349667138                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst   7349667138                       # number of overall hits
system.cpu3.icache.overall_hits::total     7349667138                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst      1371647                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total      1371647                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst      1371647                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total       1371647                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst      1371647                       # number of overall misses
system.cpu3.icache.overall_misses::total      1371647                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst   7351038785                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total   7351038785                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst   7351038785                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total   7351038785                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst   7351038785                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total   7351038785                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000187                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000187                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000187                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000187                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000187                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000187                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.writebacks::writebacks      1371647                       # number of writebacks
system.cpu3.icache.writebacks::total          1371647                       # number of writebacks
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                  10                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                   110592                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                         17                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  626                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 626                       # Transaction distribution
system.iobus.trans_dist::WriteReq              168565                       # Transaction distribution
system.iobus.trans_dist::WriteResp             168565                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio       332882                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           32                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          690                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          868                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          432                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total       334904                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side         3478                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total         3478                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  338382                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio      1331528                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          128                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          947                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          434                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          243                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total      1333280                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       110680                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       110680                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1443960                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                 1739                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                 1739                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                15651                       # Number of tag accesses
system.iocache.tags.data_accesses               15651                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide           11                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               11                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide         1728                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total         1728                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide           11                       # number of demand (read+write) misses
system.iocache.demand_misses::total                11                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           11                       # number of overall misses
system.iocache.overall_misses::total               11                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide           11                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             11                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide         1728                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total         1728                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           11                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              11                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           11                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             11                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks            1728                       # number of writebacks
system.iocache.writebacks::total                 1728                       # number of writebacks
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2bus0.snoop_filter.tot_requests     335881968                       # Total number of requests made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_requests    168010998                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_requests      9668573                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.snoop_filter.tot_snoops       251260873                       # Total number of snoops made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_snoops    250633122                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_snoops       627751                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.trans_dist::ReadReq                 517                       # Transaction distribution
system.l2bus0.trans_dist::ReadResp          167007085                       # Transaction distribution
system.l2bus0.trans_dist::WriteReq              81579                       # Transaction distribution
system.l2bus0.trans_dist::WriteResp             81579                       # Transaction distribution
system.l2bus0.trans_dist::WritebackDirty      1981551                       # Transaction distribution
system.l2bus0.trans_dist::WritebackClean      1223424                       # Transaction distribution
system.l2bus0.trans_dist::CleanEvict        151305351                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeReq          4770597                       # Transaction distribution
system.l2bus0.trans_dist::SCUpgradeReq         419071                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeResp         5189668                       # Transaction distribution
system.l2bus0.trans_dist::ReadExReq            997656                       # Transaction distribution
system.l2bus0.trans_dist::ReadExResp           997656                       # Transaction distribution
system.l2bus0.trans_dist::ReadCleanReq        3006061                       # Transaction distribution
system.l2bus0.trans_dist::ReadSharedReq     164000507                       # Transaction distribution
system.l2bus0.pkt_count_system.cpu0.icache.mem_side::system.l2cache0.cpu_side      3968640                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu0.dcache.mem_side::system.l2cache0.cpu_side    241396770                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu1.icache.mem_side::system.l2cache0.cpu_side      3266906                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu1.dcache.mem_side::system.l2cache0.cpu_side    252429986                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count::total              501062302                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu0.icache.mem_side::system.l2cache0.cpu_side    148527424                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu0.dcache.mem_side::system.l2cache0.cpu_side   5267066316                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu1.icache.mem_side::system.l2cache0.cpu_side    122159616                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu1.dcache.mem_side::system.l2cache0.cpu_side   5420287304                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size::total             10958040660                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.snoops                        678017563                       # Total snoops (count)
system.l2bus0.snoop_fanout::samples        1006717128                       # Request fanout histogram
system.l2bus0.snoop_fanout::mean             0.269548                       # Request fanout histogram
system.l2bus0.snoop_fanout::stdev            0.445128                       # Request fanout histogram
system.l2bus0.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus0.snoop_fanout::0               735985855     73.11%     73.11% # Request fanout histogram
system.l2bus0.snoop_fanout::1               270103522     26.83%     99.94% # Request fanout histogram
system.l2bus0.snoop_fanout::2                  627751      0.06%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus0.snoop_fanout::max_value               2                       # Request fanout histogram
system.l2bus0.snoop_fanout::total          1006717128                       # Request fanout histogram
system.l2bus1.snoop_filter.tot_requests     335809590                       # Total number of requests made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_requests    167962966                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_requests      9495974                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.snoop_filter.tot_snoops        39011501                       # Total number of snoops made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_snoops     38002218                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_snoops      1009283                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.trans_dist::ReadReq                  98                       # Transaction distribution
system.l2bus1.trans_dist::ReadResp          166868521                       # Transaction distribution
system.l2bus1.trans_dist::WriteReq              85258                       # Transaction distribution
system.l2bus1.trans_dist::WriteResp             85258                       # Transaction distribution
system.l2bus1.trans_dist::WritebackDirty      2033452                       # Transaction distribution
system.l2bus1.trans_dist::WritebackClean      1094998                       # Transaction distribution
system.l2bus1.trans_dist::CleanEvict        151514690                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeReq          4783549                       # Transaction distribution
system.l2bus1.trans_dist::SCUpgradeReq         442044                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeResp         5225593                       # Transaction distribution
system.l2bus1.trans_dist::ReadExReq           1114023                       # Transaction distribution
system.l2bus1.trans_dist::ReadExResp          1114023                       # Transaction distribution
system.l2bus1.trans_dist::ReadCleanReq        2736843                       # Transaction distribution
system.l2bus1.trans_dist::ReadSharedReq     164131580                       # Transaction distribution
system.l2bus1.pkt_count_system.cpu2.icache.mem_side::system.l2cache1.cpu_side      3274221                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu2.dcache.mem_side::system.l2cache1.cpu_side    248396856                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu3.icache.mem_side::system.l2cache1.cpu_side      3294463                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu3.dcache.mem_side::system.l2cache1.cpu_side    246264390                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count::total              501229930                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu2.icache.mem_side::system.l2cache1.cpu_side    122177600                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu2.dcache.mem_side::system.l2cache1.cpu_side   5357719204                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu3.icache.mem_side::system.l2cache1.cpu_side    123060224                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu3.dcache.mem_side::system.l2cache1.cpu_side   5348821672                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size::total             10951778700                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.snoops                        465826459                       # Total snoops (count)
system.l2bus1.snoop_fanout::samples         794463939                       # Request fanout histogram
system.l2bus1.snoop_fanout::mean             0.074451                       # Request fanout histogram
system.l2bus1.snoop_fanout::stdev            0.267299                       # Request fanout histogram
system.l2bus1.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus1.snoop_fanout::0               736324668     92.68%     92.68% # Request fanout histogram
system.l2bus1.snoop_fanout::1                57129988      7.19%     99.87% # Request fanout histogram
system.l2bus1.snoop_fanout::2                 1009283      0.13%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus1.snoop_fanout::max_value               2                       # Request fanout histogram
system.l2bus1.snoop_fanout::total           794463939                       # Request fanout histogram
system.l2cache0.tags.replacements           139120847                       # number of replacements
system.l2cache0.tags.tagsinuse           32703.670114                       # Cycle average of tags in use
system.l2cache0.tags.total_refs             159733580                       # Total number of references to valid blocks.
system.l2cache0.tags.sampled_refs           139120847                       # Sample count of references to valid blocks.
system.l2cache0.tags.avg_refs                1.148164                       # Average number of references to valid blocks.
system.l2cache0.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache0.tags.occ_blocks::writebacks   581.619616                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu0.inst   117.958262                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu0.data   143.672529                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu1.inst    28.971736                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu1.data    25.202966                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus0.inst    66.106176                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus0.data 15695.965002                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus1.inst    45.511197                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus1.data 15998.662630                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_percent::writebacks     0.017750                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu0.inst     0.003600                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu0.data     0.004385                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu1.inst     0.000884                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu1.data     0.000769                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus0.inst     0.002017                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus0.data     0.479003                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus1.inst     0.001389                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus1.data     0.488240                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::total      0.998037                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_task_id_blocks::1024        32507                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::4        32506                       # Occupied blocks per task id
system.l2cache0.tags.occ_task_id_percent::1024     0.992035                       # Percentage of cache occupancy per task id
system.l2cache0.tags.tag_accesses          2742867868                       # Number of tag accesses
system.l2cache0.tags.data_accesses         2742867868                       # Number of data accesses
system.l2cache0.WritebackDirty_hits::writebacks      1981551                       # number of WritebackDirty hits
system.l2cache0.WritebackDirty_hits::total      1981551                       # number of WritebackDirty hits
system.l2cache0.WritebackClean_hits::writebacks      1223424                       # number of WritebackClean hits
system.l2cache0.WritebackClean_hits::total      1223424                       # number of WritebackClean hits
system.l2cache0.UpgradeReq_hits::switch_cpus0.data         4238                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus1.data         2422                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::total           6660                       # number of UpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus0.data         2665                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus1.data          613                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::total         3278                       # number of SCUpgradeReq hits
system.l2cache0.ReadExReq_hits::switch_cpus0.data       319876                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus1.data       257085                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::total          576961                       # number of ReadExReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus0.inst      1390799                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus1.inst      1202973                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::total      2593772                       # number of ReadCleanReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus0.data     10394238                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus1.data     10007833                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::total     20402071                       # number of ReadSharedReq hits
system.l2cache0.demand_hits::switch_cpus0.inst      1390799                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus0.data     10714114                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus1.inst      1202973                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus1.data     10264918                       # number of demand (read+write) hits
system.l2cache0.demand_hits::total           23572804                       # number of demand (read+write) hits
system.l2cache0.overall_hits::switch_cpus0.inst      1390799                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus0.data     10714114                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus1.inst      1202973                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus1.data     10264918                       # number of overall hits
system.l2cache0.overall_hits::total          23572804                       # number of overall hits
system.l2cache0.UpgradeReq_misses::switch_cpus0.data       352876                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus1.data      3210121                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::total      3562997                       # number of UpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus0.data       148462                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus1.data       158977                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::total       307439                       # number of SCUpgradeReq misses
system.l2cache0.ReadExReq_misses::switch_cpus0.data       197123                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus1.data       183153                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::total        380276                       # number of ReadExReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus0.inst       257100                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus1.inst       155189                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::total       412289                       # number of ReadCleanReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus0.data     69444975                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus1.data     72627644                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::total    142072619                       # number of ReadSharedReq misses
system.l2cache0.demand_misses::switch_cpus0.inst       257100                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus0.data     69642098                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus1.inst       155189                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus1.data     72810797                       # number of demand (read+write) misses
system.l2cache0.demand_misses::total        142865184                       # number of demand (read+write) misses
system.l2cache0.overall_misses::switch_cpus0.inst       257100                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus0.data     69642098                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus1.inst       155189                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus1.data     72810797                       # number of overall misses
system.l2cache0.overall_misses::total       142865184                       # number of overall misses
system.l2cache0.WritebackDirty_accesses::writebacks      1981551                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackDirty_accesses::total      1981551                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::writebacks      1223424                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::total      1223424                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus0.data       357114                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus1.data      3212543                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::total      3569657                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus0.data       151127                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus1.data       159590                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::total       310717                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus0.data       516999                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus1.data       440238                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::total       957237                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus0.inst      1647899                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus1.inst      1358162                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::total      3006061                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus0.data     79839213                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus1.data     82635477                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::total    162474690                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.demand_accesses::switch_cpus0.inst      1647899                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus0.data     80356212                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus1.inst      1358162                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus1.data     83075715                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::total      166437988                       # number of demand (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus0.inst      1647899                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus0.data     80356212                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus1.inst      1358162                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus1.data     83075715                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::total     166437988                       # number of overall (read+write) accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus0.data     0.988133                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus1.data     0.999246                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::total     0.998134                       # miss rate for UpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus0.data     0.982366                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus1.data     0.996159                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::total     0.989450                       # miss rate for SCUpgradeReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus0.data     0.381283                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus1.data     0.416032                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::total     0.397264                       # miss rate for ReadExReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus0.inst     0.156017                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus1.inst     0.114264                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::total     0.137153                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus0.data     0.869810                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus1.data     0.878892                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::total     0.874429                       # miss rate for ReadSharedReq accesses
system.l2cache0.demand_miss_rate::switch_cpus0.inst     0.156017                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus0.data     0.866667                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus1.inst     0.114264                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus1.data     0.876439                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::total      0.858369                       # miss rate for demand accesses
system.l2cache0.overall_miss_rate::switch_cpus0.inst     0.156017                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus0.data     0.866667                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus1.inst     0.114264                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus1.data     0.876439                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::total     0.858369                       # miss rate for overall accesses
system.l2cache0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache0.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache0.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache0.fast_writes                         0                       # number of fast writes performed
system.l2cache0.cache_copies                        0                       # number of cache copies performed
system.l2cache0.writebacks::writebacks         603363                       # number of writebacks
system.l2cache0.writebacks::total              603363                       # number of writebacks
system.l2cache0.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.l2cache1.tags.replacements           139165338                       # number of replacements
system.l2cache1.tags.tagsinuse           32745.794269                       # Cycle average of tags in use
system.l2cache1.tags.total_refs             162338745                       # Total number of references to valid blocks.
system.l2cache1.tags.sampled_refs           139165338                       # Sample count of references to valid blocks.
system.l2cache1.tags.avg_refs                1.166517                       # Average number of references to valid blocks.
system.l2cache1.tags.warmup_cycle        2343127635500                       # Cycle when the warmup percentage was hit.
system.l2cache1.tags.occ_blocks::writebacks   819.364459                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu2.inst     9.206667                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu2.data     5.523483                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu3.inst     3.912748                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu3.data     1.166316                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus2.inst    36.110307                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus2.data 15150.139956                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus3.inst    33.886714                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus3.data 16686.483618                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_percent::writebacks     0.025005                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu2.inst     0.000281                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu2.data     0.000169                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu3.inst     0.000119                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu3.data     0.000036                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus2.inst     0.001102                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus2.data     0.462346                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus3.inst     0.001034                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus3.data     0.509231                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::total      0.999322                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_task_id_blocks::1024        32573                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::0          354                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::2          171                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::3        31660                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::4          377                       # Occupied blocks per task id
system.l2cache1.tags.occ_task_id_percent::1024     0.994049                       # Percentage of cache occupancy per task id
system.l2cache1.tags.tag_accesses          2743425774                       # Number of tag accesses
system.l2cache1.tags.data_accesses         2743425774                       # Number of data accesses
system.l2cache1.WritebackDirty_hits::writebacks      2033452                       # number of WritebackDirty hits
system.l2cache1.WritebackDirty_hits::total      2033452                       # number of WritebackDirty hits
system.l2cache1.WritebackClean_hits::writebacks      1094998                       # number of WritebackClean hits
system.l2cache1.WritebackClean_hits::total      1094998                       # number of WritebackClean hits
system.l2cache1.UpgradeReq_hits::switch_cpus2.data         2357                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::switch_cpus3.data          893                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::total           3250                       # number of UpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus2.data          463                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus3.data          257                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::total          720                       # number of SCUpgradeReq hits
system.l2cache1.ReadExReq_hits::switch_cpus2.data       311968                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus3.data       223225                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::total          535193                       # number of ReadExReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus2.inst      1240171                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus3.inst      1257717                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::total      2497888                       # number of ReadCleanReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus2.data     10011680                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus3.data     10373319                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::total     20384999                       # number of ReadSharedReq hits
system.l2cache1.demand_hits::switch_cpus2.inst      1240171                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus2.data     10323648                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus3.inst      1257717                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus3.data     10596544                       # number of demand (read+write) hits
system.l2cache1.demand_hits::total           23418080                       # number of demand (read+write) hits
system.l2cache1.overall_hits::switch_cpus2.inst      1240171                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus2.data     10323648                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus3.inst      1257717                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus3.data     10596544                       # number of overall hits
system.l2cache1.overall_hits::total          23418080                       # number of overall hits
system.l2cache1.UpgradeReq_misses::switch_cpus2.data      3154930                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus3.data       393524                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::total      3548454                       # number of UpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus2.data       155707                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus3.data       155142                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::total       310849                       # number of SCUpgradeReq misses
system.l2cache1.ReadExReq_misses::switch_cpus2.data       352595                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus3.data       186989                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::total        539584                       # number of ReadExReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus2.inst       125025                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus3.inst       113930                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::total       238955                       # number of ReadCleanReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus2.data     71079666                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus3.data     71095665                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::total    142175331                       # number of ReadSharedReq misses
system.l2cache1.demand_misses::switch_cpus2.inst       125025                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus2.data     71432261                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus3.inst       113930                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus3.data     71282654                       # number of demand (read+write) misses
system.l2cache1.demand_misses::total        142953870                       # number of demand (read+write) misses
system.l2cache1.overall_misses::switch_cpus2.inst       125025                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus2.data     71432261                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus3.inst       113930                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus3.data     71282654                       # number of overall misses
system.l2cache1.overall_misses::total       142953870                       # number of overall misses
system.l2cache1.WritebackDirty_accesses::writebacks      2033452                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackDirty_accesses::total      2033452                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::writebacks      1094998                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::total      1094998                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus2.data      3157287                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus3.data       394417                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::total      3551704                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus2.data       156170                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus3.data       155399                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::total       311569                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus2.data       664563                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus3.data       410214                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::total      1074777                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus2.inst      1365196                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus3.inst      1371647                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::total      2736843                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus2.data     81091346                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus3.data     81468984                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::total    162560330                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.demand_accesses::switch_cpus2.inst      1365196                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus2.data     81755909                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus3.inst      1371647                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus3.data     81879198                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::total      166371950                       # number of demand (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus2.inst      1365196                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus2.data     81755909                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus3.inst      1371647                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus3.data     81879198                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::total     166371950                       # number of overall (read+write) accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus2.data     0.999253                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus3.data     0.997736                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::total     0.999085                       # miss rate for UpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus2.data     0.997035                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus3.data     0.998346                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::total     0.997689                       # miss rate for SCUpgradeReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus2.data     0.530567                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus3.data     0.455833                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::total     0.502043                       # miss rate for ReadExReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus2.inst     0.091580                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus3.inst     0.083061                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::total     0.087310                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus2.data     0.876538                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus3.data     0.872672                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::total     0.874600                       # miss rate for ReadSharedReq accesses
system.l2cache1.demand_miss_rate::switch_cpus2.inst     0.091580                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus2.data     0.873726                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus3.inst     0.083061                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus3.data     0.870583                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::total      0.859243                       # miss rate for demand accesses
system.l2cache1.overall_miss_rate::switch_cpus2.inst     0.091580                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus2.data     0.873726                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus3.inst     0.083061                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus3.data     0.870583                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::total     0.859243                       # miss rate for overall accesses
system.l2cache1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache1.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache1.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache1.fast_writes                         0                       # number of fast writes performed
system.l2cache1.cache_copies                        0                       # number of cache copies performed
system.l2cache1.writebacks::writebacks         754396                       # number of writebacks
system.l2cache1.writebacks::total              754396                       # number of writebacks
system.l2cache1.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.membus0.trans_dist::ReadReq                615                       # Transaction distribution
system.membus0.trans_dist::ReadResp         159067995                       # Transaction distribution
system.membus0.trans_dist::WriteReq            166837                       # Transaction distribution
system.membus0.trans_dist::WriteResp           166837                       # Transaction distribution
system.membus0.trans_dist::WritebackDirty       770814                       # Transaction distribution
system.membus0.trans_dist::CleanEvict       153095309                       # Transaction distribution
system.membus0.trans_dist::UpgradeReq         5213872                       # Transaction distribution
system.membus0.trans_dist::SCUpgradeReq        660259                       # Transaction distribution
system.membus0.trans_dist::UpgradeResp        4407381                       # Transaction distribution
system.membus0.trans_dist::ReadExReq           493840                       # Transaction distribution
system.membus0.trans_dist::ReadExResp          431314                       # Transaction distribution
system.membus0.trans_dist::ReadSharedReq    159067380                       # Transaction distribution
system.membus0.trans_dist::InvalidateReq         1728                       # Transaction distribution
system.membus0.trans_dist::InvalidateResp         1728                       # Transaction distribution
system.membus0.pkt_count_system.l2cache0.mem_side::system.mem_ctrls0.port     52372089                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side    380707154                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.bridge.slave       164192                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::total    433243435                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port     50126545                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.bridge.slave       170712                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::total     50297257                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::system.mem_ctrls0.port          400                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::system.numa_caches_downward0.cpu_side         4817                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::total         5217                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count::total             483545909                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.mem_ctrls0.port   1131164160                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side   8049459136                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.bridge.slave       651924                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::total   9181275220                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port   1076513920                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.bridge.slave       681356                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::total   1077195276                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::system.mem_ctrls0.port         9216                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::system.numa_caches_downward0.cpu_side       102080                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::total       111296                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size::total            10258581792                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.snoops                       504786650                       # Total snoops (count)
system.membus0.snoop_fanout::samples        818530045                       # Request fanout histogram
system.membus0.snoop_fanout::mean            2.608646                       # Request fanout histogram
system.membus0.snoop_fanout::stdev           0.488053                       # Request fanout histogram
system.membus0.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::2              320334650     39.14%     39.14% # Request fanout histogram
system.membus0.snoop_fanout::3              498195395     60.86%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::min_value              2                       # Request fanout histogram
system.membus0.snoop_fanout::max_value              3                       # Request fanout histogram
system.membus0.snoop_fanout::total          818530045                       # Request fanout histogram
system.membus1.trans_dist::ReadReq                 98                       # Transaction distribution
system.membus1.trans_dist::ReadResp         267537166                       # Transaction distribution
system.membus1.trans_dist::WriteReq             85258                       # Transaction distribution
system.membus1.trans_dist::WriteResp            85258                       # Transaction distribution
system.membus1.trans_dist::WritebackDirty      1133198                       # Transaction distribution
system.membus1.trans_dist::CleanEvict       252405166                       # Transaction distribution
system.membus1.trans_dist::UpgradeReq         9158263                       # Transaction distribution
system.membus1.trans_dist::SCUpgradeReq        616782                       # Transaction distribution
system.membus1.trans_dist::UpgradeResp        7243322                       # Transaction distribution
system.membus1.trans_dist::ReadExReq           850891                       # Transaction distribution
system.membus1.trans_dist::ReadExResp          794967                       # Transaction distribution
system.membus1.trans_dist::ReadSharedReq    267537068                       # Transaction distribution
system.membus1.pkt_count_system.l2cache1.mem_side::system.mem_ctrls1.port    379705601                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side     50691850                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::total    430397451                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port    377049986                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::total    377049986                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count::total             807447437                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.mem_ctrls1.port   8119594752                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side   1077310284                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::total   9196905036                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port   8049551232                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::total   8049551232                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size::total            17246456268                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.snoops                        68336821                       # Total snoops (count)
system.membus1.snoop_fanout::samples        606594901                       # Request fanout histogram
system.membus1.snoop_fanout::mean            1.111205                       # Request fanout histogram
system.membus1.snoop_fanout::stdev           0.314386                       # Request fanout histogram
system.membus1.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::1              539138408     88.88%     88.88% # Request fanout histogram
system.membus1.snoop_fanout::2               67456493     11.12%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::min_value              1                       # Request fanout histogram
system.membus1.snoop_fanout::max_value              2                       # Request fanout histogram
system.membus1.snoop_fanout::total          606594901                       # Request fanout histogram
system.numa_caches_downward0.tags.replacements    122219882                       # number of replacements
system.numa_caches_downward0.tags.tagsinuse    15.776298                       # Cycle average of tags in use
system.numa_caches_downward0.tags.total_refs      3199875                       # Total number of references to valid blocks.
system.numa_caches_downward0.tags.sampled_refs    122219882                       # Sample count of references to valid blocks.
system.numa_caches_downward0.tags.avg_refs     0.026181                       # Average number of references to valid blocks.
system.numa_caches_downward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward0.tags.occ_blocks::writebacks     0.371072                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus0.inst     0.165177                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus0.data     7.490574                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus1.inst     0.054217                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus1.data     7.695243                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::tsunami.ide     0.000015                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_percent::writebacks     0.023192                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus0.inst     0.010324                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus0.data     0.468161                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus1.inst     0.003389                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus1.data     0.480953                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::tsunami.ide     0.000001                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::total     0.986019                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.numa_caches_downward0.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.numa_caches_downward0.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.numa_caches_downward0.tags.tag_accesses   2131876585                       # Number of tag accesses
system.numa_caches_downward0.tags.data_accesses   2131876585                       # Number of data accesses
system.numa_caches_downward0.WritebackDirty_hits::writebacks       379683                       # number of WritebackDirty hits
system.numa_caches_downward0.WritebackDirty_hits::total       379683                       # number of WritebackDirty hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus0.data           23                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus1.data          377                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::total          400                       # number of ReadExReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus0.data           11                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus1.data           70                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::total           81                       # number of ReadSharedReq hits
system.numa_caches_downward0.demand_hits::switch_cpus0.data           34                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus1.data          447                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::total          481                       # number of demand (read+write) hits
system.numa_caches_downward0.overall_hits::switch_cpus0.data           34                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus1.data          447                       # number of overall hits
system.numa_caches_downward0.overall_hits::total          481                       # number of overall hits
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus0.data       202865                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus1.data      3037423                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::total      3240288                       # number of UpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus0.data        55207                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus1.data        71250                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::total       126457                       # number of SCUpgradeReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus0.data       113652                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus1.data       157707                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::total       271359                       # number of ReadExReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus0.inst        53293                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus0.data     60925286                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus1.inst        12678                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus1.data     64131603                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::tsunami.ide           11                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::total    125122871                       # number of ReadSharedReq misses
system.numa_caches_downward0.InvalidateReq_misses::tsunami.ide         1600                       # number of InvalidateReq misses
system.numa_caches_downward0.InvalidateReq_misses::total         1600                       # number of InvalidateReq misses
system.numa_caches_downward0.demand_misses::switch_cpus0.inst        53293                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus0.data     61038938                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus1.inst        12678                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus1.data     64289310                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::tsunami.ide           11                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::total    125394230                       # number of demand (read+write) misses
system.numa_caches_downward0.overall_misses::switch_cpus0.inst        53293                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus0.data     61038938                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus1.inst        12678                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus1.data     64289310                       # number of overall misses
system.numa_caches_downward0.overall_misses::tsunami.ide           11                       # number of overall misses
system.numa_caches_downward0.overall_misses::total    125394230                       # number of overall misses
system.numa_caches_downward0.WritebackDirty_accesses::writebacks       379683                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.WritebackDirty_accesses::total       379683                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus0.data       202865                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus1.data      3037423                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::total      3240288                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus0.data        55207                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus1.data        71250                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::total       126457                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus0.data       113675                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus1.data       158084                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::total       271759                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus0.inst        53293                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus0.data     60925297                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus1.inst        12678                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus1.data     64131673                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::tsunami.ide           11                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::total    125122952                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.InvalidateReq_accesses::tsunami.ide         1600                       # number of InvalidateReq accesses(hits+misses)
system.numa_caches_downward0.InvalidateReq_accesses::total         1600                       # number of InvalidateReq accesses(hits+misses)
system.numa_caches_downward0.demand_accesses::switch_cpus0.inst        53293                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus0.data     61038972                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus1.inst        12678                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus1.data     64289757                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::tsunami.ide           11                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::total    125394711                       # number of demand (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus0.inst        53293                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus0.data     61038972                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus1.inst        12678                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus1.data     64289757                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::tsunami.ide           11                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::total    125394711                       # number of overall (read+write) accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus0.data     0.999798                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus1.data     0.997615                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::total     0.998528                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus0.data     1.000000                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus1.data     0.999999                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::tsunami.ide            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::total     0.999999                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.InvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for InvalidateReq accesses
system.numa_caches_downward0.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus0.data     0.999999                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus1.data     0.999993                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::total     0.999996                       # miss rate for demand accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus0.data     0.999999                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus1.data     0.999993                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::total     0.999996                       # miss rate for overall accesses
system.numa_caches_downward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward0.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward0.writebacks::writebacks       379203                       # number of writebacks
system.numa_caches_downward0.writebacks::total       379203                       # number of writebacks
system.numa_caches_downward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_downward1.tags.replacements     16252429                       # number of replacements
system.numa_caches_downward1.tags.tagsinuse    15.747139                       # Cycle average of tags in use
system.numa_caches_downward1.tags.total_refs       330097                       # Total number of references to valid blocks.
system.numa_caches_downward1.tags.sampled_refs     16252429                       # Sample count of references to valid blocks.
system.numa_caches_downward1.tags.avg_refs     0.020311                       # Average number of references to valid blocks.
system.numa_caches_downward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward1.tags.occ_blocks::writebacks     0.370957                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus2.inst     0.174575                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus2.data     7.261907                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus3.inst     0.167020                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus3.data     7.772679                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_percent::writebacks     0.023185                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus2.inst     0.010911                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus2.data     0.453869                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus3.inst     0.010439                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus3.data     0.485792                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::total     0.984196                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_downward1.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_downward1.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_downward1.tags.tag_accesses    282183730                       # Number of tag accesses
system.numa_caches_downward1.tags.data_accesses    282183730                       # Number of data accesses
system.numa_caches_downward1.WritebackDirty_hits::writebacks       166615                       # number of WritebackDirty hits
system.numa_caches_downward1.WritebackDirty_hits::total       166615                       # number of WritebackDirty hits
system.numa_caches_downward1.UpgradeReq_hits::switch_cpus2.data            2                       # number of UpgradeReq hits
system.numa_caches_downward1.UpgradeReq_hits::total            2                       # number of UpgradeReq hits
system.numa_caches_downward1.ReadExReq_hits::switch_cpus3.data            7                       # number of ReadExReq hits
system.numa_caches_downward1.ReadExReq_hits::total            7                       # number of ReadExReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus2.data          223                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus3.data          159                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::total          382                       # number of ReadSharedReq hits
system.numa_caches_downward1.demand_hits::switch_cpus2.data          223                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus3.data          166                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::total          389                       # number of demand (read+write) hits
system.numa_caches_downward1.overall_hits::switch_cpus2.data          223                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus3.data          166                       # number of overall hits
system.numa_caches_downward1.overall_hits::total          389                       # number of overall hits
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus2.data       161125                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus3.data       176031                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::total       337156                       # number of UpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus2.data        89344                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus3.data        89137                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::total       178481                       # number of SCUpgradeReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus2.data        49827                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus3.data        22519                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::total        72346                       # number of ReadExReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus2.inst       112104                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus2.data      7982432                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus3.inst       100311                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus3.data      8388130                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::total     16582977                       # number of ReadSharedReq misses
system.numa_caches_downward1.demand_misses::switch_cpus2.inst       112104                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus2.data      8032259                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus3.inst       100311                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus3.data      8410649                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::total     16655323                       # number of demand (read+write) misses
system.numa_caches_downward1.overall_misses::switch_cpus2.inst       112104                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus2.data      8032259                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus3.inst       100311                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus3.data      8410649                       # number of overall misses
system.numa_caches_downward1.overall_misses::total     16655323                       # number of overall misses
system.numa_caches_downward1.WritebackDirty_accesses::writebacks       166615                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.WritebackDirty_accesses::total       166615                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus2.data       161127                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus3.data       176031                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::total       337158                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus2.data        89344                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus3.data        89137                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::total       178481                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus2.data        49827                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus3.data        22526                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::total        72353                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus2.inst       112104                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus2.data      7982655                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus3.inst       100311                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus3.data      8388289                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::total     16583359                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.demand_accesses::switch_cpus2.inst       112104                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus2.data      8032482                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus3.inst       100311                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus3.data      8410815                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::total     16655712                       # number of demand (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus2.inst       112104                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus2.data      8032482                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus3.inst       100311                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus3.data      8410815                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::total     16655712                       # number of overall (read+write) accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus2.data     0.999988                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::total     0.999994                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus3.data     0.999689                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::total     0.999903                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus2.data     0.999972                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus3.data     0.999981                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::total     0.999977                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus2.data     0.999972                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus3.data     0.999980                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::total     0.999977                       # miss rate for demand accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus2.data     0.999972                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus3.data     0.999980                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::total     0.999977                       # miss rate for overall accesses
system.numa_caches_downward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward1.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward1.writebacks::writebacks       166234                       # number of writebacks
system.numa_caches_downward1.writebacks::total       166234                       # number of writebacks
system.numa_caches_downward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward0.tags.replacements     16251673                       # number of replacements
system.numa_caches_upward0.tags.tagsinuse    15.757062                       # Cycle average of tags in use
system.numa_caches_upward0.tags.total_refs       330179                       # Total number of references to valid blocks.
system.numa_caches_upward0.tags.sampled_refs     16251673                       # Sample count of references to valid blocks.
system.numa_caches_upward0.tags.avg_refs     0.020317                       # Average number of references to valid blocks.
system.numa_caches_upward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward0.tags.occ_blocks::writebacks     0.389197                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus2.inst     0.174173                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus2.data     7.250440                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus3.inst     0.167704                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus3.data     7.775547                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_percent::writebacks     0.024325                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus2.inst     0.010886                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus2.data     0.453153                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus3.inst     0.010481                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus3.data     0.485972                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::total     0.984816                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_upward0.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_upward0.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_upward0.tags.tag_accesses    282176657                       # Number of tag accesses
system.numa_caches_upward0.tags.data_accesses    282176657                       # Number of data accesses
system.numa_caches_upward0.WritebackDirty_hits::writebacks       166234                       # number of WritebackDirty hits
system.numa_caches_upward0.WritebackDirty_hits::total       166234                       # number of WritebackDirty hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus2.data          330                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus3.data          186                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::total          516                       # number of ReadSharedReq hits
system.numa_caches_upward0.demand_hits::switch_cpus2.data          330                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus3.data          186                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::total          516                       # number of demand (read+write) hits
system.numa_caches_upward0.overall_hits::switch_cpus2.data          330                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus3.data          186                       # number of overall hits
system.numa_caches_upward0.overall_hits::total          516                       # number of overall hits
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus2.data       161125                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus3.data       176031                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::total       337156                       # number of UpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus2.data        89344                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus3.data        89137                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::total       178481                       # number of SCUpgradeReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus2.data        49827                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus3.data        22519                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::total        72346                       # number of ReadExReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus2.inst       112104                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus2.data      7982102                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus3.inst       100311                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus3.data      8387944                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::total     16582461                       # number of ReadSharedReq misses
system.numa_caches_upward0.demand_misses::switch_cpus2.inst       112104                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus2.data      8031929                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus3.inst       100311                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus3.data      8410463                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::total     16654807                       # number of demand (read+write) misses
system.numa_caches_upward0.overall_misses::switch_cpus2.inst       112104                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus2.data      8031929                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus3.inst       100311                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus3.data      8410463                       # number of overall misses
system.numa_caches_upward0.overall_misses::total     16654807                       # number of overall misses
system.numa_caches_upward0.WritebackDirty_accesses::writebacks       166234                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.WritebackDirty_accesses::total       166234                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus2.data       161125                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus3.data       176031                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::total       337156                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus2.data        89344                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus3.data        89137                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::total       178481                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus2.data        49827                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus3.data        22519                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::total        72346                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus2.inst       112104                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus2.data      7982432                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus3.inst       100311                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus3.data      8388130                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::total     16582977                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.demand_accesses::switch_cpus2.inst       112104                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus2.data      8032259                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus3.inst       100311                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus3.data      8410649                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::total     16655323                       # number of demand (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus2.inst       112104                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus2.data      8032259                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus3.inst       100311                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus3.data      8410649                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::total     16655323                       # number of overall (read+write) accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus2.data     0.999959                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus3.data     0.999978                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::total     0.999969                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus2.data     0.999959                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus3.data     0.999978                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::total     0.999969                       # miss rate for demand accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus2.data     0.999959                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus3.data     0.999978                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::total     0.999969                       # miss rate for overall accesses
system.numa_caches_upward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward0.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward0.writebacks::writebacks       165723                       # number of writebacks
system.numa_caches_upward0.writebacks::total       165723                       # number of writebacks
system.numa_caches_upward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward1.tags.replacements    122219410                       # number of replacements
system.numa_caches_upward1.tags.tagsinuse    15.778955                       # Cycle average of tags in use
system.numa_caches_upward1.tags.total_refs      3199742                       # Total number of references to valid blocks.
system.numa_caches_upward1.tags.sampled_refs    122219410                       # Sample count of references to valid blocks.
system.numa_caches_upward1.tags.avg_refs     0.026180                       # Average number of references to valid blocks.
system.numa_caches_upward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward1.tags.occ_blocks::writebacks     0.280195                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus0.inst     0.164849                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus0.data     7.583080                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus1.inst     0.056692                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus1.data     7.693621                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::tsunami.ide     0.000518                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_percent::writebacks     0.017512                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus0.inst     0.010303                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus0.data     0.473943                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus1.inst     0.003543                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus1.data     0.480851                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::tsunami.ide     0.000032                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::total     0.986185                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_task_id_blocks::1023           15                       # Occupied blocks per task id
system.numa_caches_upward1.tags.age_task_id_blocks_1023::3           15                       # Occupied blocks per task id
system.numa_caches_upward1.tags.occ_task_id_percent::1023     0.937500                       # Percentage of cache occupancy per task id
system.numa_caches_upward1.tags.tag_accesses   2131869623                       # Number of tag accesses
system.numa_caches_upward1.tags.data_accesses   2131869623                       # Number of data accesses
system.numa_caches_upward1.WritebackDirty_hits::writebacks       379203                       # number of WritebackDirty hits
system.numa_caches_upward1.WritebackDirty_hits::total       379203                       # number of WritebackDirty hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus0.data           26                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus1.data          276                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::total          302                       # number of ReadExReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus0.data            2                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus1.data           87                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::total           89                       # number of ReadSharedReq hits
system.numa_caches_upward1.demand_hits::switch_cpus0.data           28                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::switch_cpus1.data          363                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::total          391                       # number of demand (read+write) hits
system.numa_caches_upward1.overall_hits::switch_cpus0.data           28                       # number of overall hits
system.numa_caches_upward1.overall_hits::switch_cpus1.data          363                       # number of overall hits
system.numa_caches_upward1.overall_hits::total          391                       # number of overall hits
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus0.data       202865                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus1.data      3037423                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::total      3240288                       # number of UpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus0.data        55207                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus1.data        71250                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::total       126457                       # number of SCUpgradeReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus0.data       113626                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus1.data       157431                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::tsunami.ide         1600                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::total       272657                       # number of ReadExReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus0.inst        53293                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus0.data     60925284                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus1.inst        12678                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus1.data     64131516                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::tsunami.ide           11                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::total    125122782                       # number of ReadSharedReq misses
system.numa_caches_upward1.demand_misses::switch_cpus0.inst        53293                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus0.data     61038910                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus1.inst        12678                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus1.data     64288947                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::tsunami.ide         1611                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::total    125395439                       # number of demand (read+write) misses
system.numa_caches_upward1.overall_misses::switch_cpus0.inst        53293                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus0.data     61038910                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus1.inst        12678                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus1.data     64288947                       # number of overall misses
system.numa_caches_upward1.overall_misses::tsunami.ide         1611                       # number of overall misses
system.numa_caches_upward1.overall_misses::total    125395439                       # number of overall misses
system.numa_caches_upward1.WritebackDirty_accesses::writebacks       379203                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.WritebackDirty_accesses::total       379203                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus0.data       202865                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus1.data      3037423                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::total      3240288                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus0.data        55207                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus1.data        71250                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::total       126457                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus0.data       113652                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus1.data       157707                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::tsunami.ide         1600                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::total       272959                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus0.inst        53293                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus0.data     60925286                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus1.inst        12678                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus1.data     64131603                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::tsunami.ide           11                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::total    125122871                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.demand_accesses::switch_cpus0.inst        53293                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus0.data     61038938                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus1.inst        12678                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus1.data     64289310                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::tsunami.ide         1611                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::total    125395830                       # number of demand (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus0.inst        53293                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus0.data     61038938                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus1.inst        12678                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus1.data     64289310                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::tsunami.ide         1611                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::total    125395830                       # number of overall (read+write) accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus0.data     0.999771                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus1.data     0.998250                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::tsunami.ide            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::total     0.998894                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus0.data     1.000000                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus1.data     0.999999                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::tsunami.ide            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::total     0.999999                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus0.data     1.000000                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus1.data     0.999994                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::total     0.999997                       # miss rate for demand accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus0.data     1.000000                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus1.data     0.999994                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::total     0.999997                       # miss rate for overall accesses
system.numa_caches_upward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward1.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward1.writebacks::writebacks       378802                       # number of writebacks
system.numa_caches_upward1.writebacks::total       378802                       # number of writebacks
system.numa_caches_upward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits          2062923147                       # DTB read hits
system.switch_cpus0.dtb.read_misses           9765360                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses      2050802603                       # DTB read accesses
system.switch_cpus0.dtb.write_hits           82812345                       # DTB write hits
system.switch_cpus0.dtb.write_misses           152408                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses       69354726                       # DTB write accesses
system.switch_cpus0.dtb.data_hits          2145735492                       # DTB hits
system.switch_cpus0.dtb.data_misses           9917768                       # DTB misses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_accesses      2120157329                       # DTB accesses
system.switch_cpus0.itb.fetch_hits         7064055406                       # ITB hits
system.switch_cpus0.itb.fetch_misses               37                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses     7064055443                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles              7617227444                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts         7151432245                       # Number of instructions committed
system.switch_cpus0.committedOps           7151432245                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses   3901062985                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses    4836681308                       # Number of float alu accesses
system.switch_cpus0.num_func_calls            4690612                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts    262029129                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts          3901062985                       # number of integer instructions
system.switch_cpus0.num_fp_insts           4836681308                       # number of float instructions
system.switch_cpus0.num_int_register_reads   9267828449                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes   1519242315                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads   5798147547                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes   4812235620                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs           2157500887                       # number of memory refs
system.switch_cpus0.num_load_insts         2074379785                       # Number of load instructions
system.switch_cpus0.num_store_insts          83121102                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      456607890.094091                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      7160619553.905909                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.940056                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.059944                       # Percentage of idle cycles
system.switch_cpus0.Branches                282173241                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass    334822872      4.68%      4.68% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu       1666614890     23.27%     27.95% # Class of executed instruction
system.switch_cpus0.op_class::IntMult          368170      0.01%     27.95% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     27.95% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd     1935864863     27.03%     54.99% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp        7483908      0.10%     55.09% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt         116548      0.00%     55.09% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult     956315148     13.35%     68.45% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv          74364      0.00%     68.45% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     68.45% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     68.45% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     68.45% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     68.45% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     68.45% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     68.45% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     68.45% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     68.45% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     68.45% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     68.45% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     68.45% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     68.45% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     68.45% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     68.45% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     68.45% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     68.45% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     68.45% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     68.45% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     68.45% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     68.45% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     68.45% # Class of executed instruction
system.switch_cpus0.op_class::MemRead      2074977908     28.97%     97.42% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite       83173685      1.16%     98.58% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess     101537657      1.42%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total        7161350013                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits          2072401592                       # DTB read hits
system.switch_cpus1.dtb.read_misses           9670846                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses      2060075196                       # DTB read accesses
system.switch_cpus1.dtb.write_hits           82177991                       # DTB write hits
system.switch_cpus1.dtb.write_misses           149162                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses       68730655                       # DTB write accesses
system.switch_cpus1.dtb.data_hits          2154579583                       # DTB hits
system.switch_cpus1.dtb.data_misses           9820008                       # DTB misses
system.switch_cpus1.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus1.dtb.data_accesses      2128805851                       # DTB accesses
system.switch_cpus1.itb.fetch_hits         7092479752                       # ITB hits
system.switch_cpus1.itb.fetch_misses               27                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses     7092479779                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles              7618205499                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts         7181916484                       # Number of instructions committed
system.switch_cpus1.committedOps           7181916484                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses   3914981718                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses    4862278545                       # Number of float alu accesses
system.switch_cpus1.num_func_calls            4442266                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts    262904794                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts          3914981718                       # number of integer instructions
system.switch_cpus1.num_fp_insts           4862278545                       # number of float instructions
system.switch_cpus1.num_int_register_reads   9308958057                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes   1522236797                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads   5829402161                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes   4838147978                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs           2166216685                       # number of memory refs
system.switch_cpus1.num_load_insts         2083734627                       # Number of load instructions
system.switch_cpus1.num_store_insts          82482058                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      426278164.713568                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      7191927334.286432                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.944045                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.055955                       # Percentage of idle cycles
system.switch_cpus1.Branches                282863248                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass    335678232      4.67%      4.67% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu       1672948653     23.26%     27.93% # Class of executed instruction
system.switch_cpus1.op_class::IntMult          289422      0.00%     27.93% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     27.93% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd     1946251683     27.06%     55.00% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp        7504874      0.10%     55.10% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt          10797      0.00%     55.10% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult     961599369     13.37%     68.47% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv          33601      0.00%     68.47% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     68.47% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     68.47% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     68.47% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     68.47% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     68.47% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     68.47% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     68.47% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     68.47% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     68.47% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     68.47% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     68.47% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     68.47% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     68.47% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     68.47% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     68.47% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     68.47% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     68.47% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     68.47% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     68.47% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     68.47% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     68.47% # Class of executed instruction
system.switch_cpus1.op_class::MemRead      2084329058     28.98%     97.45% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite       82542948      1.15%     98.60% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess     100547855      1.40%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total        7191736492                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits          2067340996                       # DTB read hits
system.switch_cpus2.dtb.read_misses           9474006                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses      2054864940                       # DTB read accesses
system.switch_cpus2.dtb.write_hits          108273901                       # DTB write hits
system.switch_cpus2.dtb.write_misses           149966                       # DTB write misses
system.switch_cpus2.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses       93668567                       # DTB write accesses
system.switch_cpus2.dtb.data_hits          2175614897                       # DTB hits
system.switch_cpus2.dtb.data_misses           9623972                       # DTB misses
system.switch_cpus2.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus2.dtb.data_accesses      2148533507                       # DTB accesses
system.switch_cpus2.itb.fetch_hits         7125495503                       # ITB hits
system.switch_cpus2.itb.fetch_misses              146                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses     7125495649                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles              7618001961                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts         7216656743                       # Number of instructions committed
system.switch_cpus2.committedOps           7216656743                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses   3992669267                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses    4771563865                       # Number of float alu accesses
system.switch_cpus2.num_func_calls           16940497                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts    263530199                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts          3992669267                       # number of integer instructions
system.switch_cpus2.num_fp_insts           4771563865                       # number of float instructions
system.switch_cpus2.num_int_register_reads   9337021640                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes   1608697897                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads   5716107417                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes   4741349863                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs           2187038870                       # number of memory refs
system.switch_cpus2.num_load_insts         2078462432                       # Number of load instructions
system.switch_cpus2.num_store_insts         108576438                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      391722048.843620                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      7226279912.156380                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.948579                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.051421                       # Percentage of idle cycles
system.switch_cpus2.Branches                295849229                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass    350621530      4.85%      4.85% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu       1729121210     23.93%     28.78% # Class of executed instruction
system.switch_cpus2.op_class::IntMult         2391007      0.03%     28.81% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     28.81% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd     1905896383     26.37%     55.19% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp        7321656      0.10%     55.29% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt          14293      0.00%     55.29% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult     944587940     13.07%     68.36% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv          19927      0.00%     68.36% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     68.36% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     68.36% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     68.36% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     68.36% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     68.36% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     68.36% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     68.36% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     68.36% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     68.36% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     68.36% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     68.36% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     68.36% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     68.36% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     68.36% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     68.36% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     68.36% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     68.36% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     68.36% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     68.36% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     68.36% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     68.36% # Class of executed instruction
system.switch_cpus2.op_class::MemRead      2079069297     28.77%     97.13% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite      108637807      1.50%     98.64% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess      98599665      1.36%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total        7226280715                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits          2118908839                       # DTB read hits
system.switch_cpus3.dtb.read_misses           9881545                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses      2106705499                       # DTB read accesses
system.switch_cpus3.dtb.write_hits           83890131                       # DTB write hits
system.switch_cpus3.dtb.write_misses           152246                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses       70350428                       # DTB write accesses
system.switch_cpus3.dtb.data_hits          2202798970                       # DTB hits
system.switch_cpus3.dtb.data_misses          10033791                       # DTB misses
system.switch_cpus3.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus3.dtb.data_accesses      2177055927                       # DTB accesses
system.switch_cpus3.itb.fetch_hits         7251521500                       # ITB hits
system.switch_cpus3.itb.fetch_misses               57                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses     7251521557                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles              7618205194                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts         7341004994                       # Number of instructions committed
system.switch_cpus3.committedOps           7341004994                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses   3999423231                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses    4973970794                       # Number of float alu accesses
system.switch_cpus3.num_func_calls            4417757                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts    268173261                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts          3999423231                       # number of integer instructions
system.switch_cpus3.num_fp_insts           4973970794                       # number of float instructions
system.switch_cpus3.num_int_register_reads   9515537052                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes   1552597147                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads   5963211524                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes   4949345895                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs           2214680236                       # number of memory refs
system.switch_cpus3.num_load_insts         2130481921                       # Number of load instructions
system.switch_cpus3.num_store_insts          84198315                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      266971106.214576                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      7351234087.785424                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.964956                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.035044                       # Percentage of idle cycles
system.switch_cpus3.Branches                288352854                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass    343170912      4.67%      4.67% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu       1707172345     23.22%     27.89% # Class of executed instruction
system.switch_cpus3.op_class::IntMult          292858      0.00%     27.90% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     27.90% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd     1990923796     27.08%     54.98% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp        7610477      0.10%     55.08% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt          60089      0.00%     55.08% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult     983740481     13.38%     68.47% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv          20023      0.00%     68.47% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     68.47% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     68.47% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     68.47% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     68.47% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     68.47% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     68.47% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     68.47% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     68.47% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     68.47% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     68.47% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     68.47% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     68.47% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     68.47% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     68.47% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     68.47% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     68.47% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     68.47% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     68.47% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     68.47% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     68.47% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     68.47% # Class of executed instruction
system.switch_cpus3.op_class::MemRead      2131080510     28.99%     97.46% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite       84259282      1.15%     98.60% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess     102708012      1.40%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total        7351038785                       # Class of executed instruction
system.system_bus.trans_dist::ReadReq              98                       # Transaction distribution
system.system_bus.trans_dist::ReadResp      141705946                       # Transaction distribution
system.system_bus.trans_dist::WriteReq          85258                       # Transaction distribution
system.system_bus.trans_dist::WriteResp         85258                       # Transaction distribution
system.system_bus.trans_dist::WritebackDirty       545437                       # Transaction distribution
system.system_bus.trans_dist::CleanEvict    137452353                       # Transaction distribution
system.system_bus.trans_dist::UpgradeReq      4789317                       # Transaction distribution
system.system_bus.trans_dist::SCUpgradeReq       419924                       # Transaction distribution
system.system_bus.trans_dist::UpgradeResp      3882382                       # Transaction distribution
system.system_bus.trans_dist::ReadExReq        384090                       # Transaction distribution
system.system_bus.trans_dist::ReadExResp       345305                       # Transaction distribution
system.system_bus.trans_dist::ReadSharedReq    141705848                       # Transaction distribution
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side    380710529                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::total    380710529                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side     50690687                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::total     50690687                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count::total          431401216                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side   8049602112                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::total   8049602112                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side   1077261004                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::total   1077261004                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size::total          9126863116                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.snoops                    434651212                       # Total snoops (count)
system.system_bus.snoop_fanout::samples     712561902                       # Request fanout histogram
system.system_bus.snoop_fanout::mean         1.599498                       # Request fanout histogram
system.system_bus.snoop_fanout::stdev        0.490000                       # Request fanout histogram
system.system_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::0                   0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::1           285382325     40.05%     40.05% # Request fanout histogram
system.system_bus.snoop_fanout::2           427179577     59.95%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::min_value            1                       # Request fanout histogram
system.system_bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.system_bus.snoop_fanout::total       712561902                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000808                       # Number of seconds simulated
sim_ticks                                   807606000                       # Number of ticks simulated
final_tick                               6072485570500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                            16814488933                       # Simulator instruction rate (inst/s)
host_op_rate                              16814204835                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              468036624                       # Simulator tick rate (ticks/s)
host_mem_usage                                 777132                       # Number of bytes of host memory used
host_seconds                                     1.73                       # Real time elapsed on the host
sim_insts                                 29012781646                       # Number of instructions simulated
sim_ops                                   29012781646                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls0.bytes_read::switch_cpus0.inst       110080                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus0.data        47808                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus1.inst          448                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus2.inst        58176                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus2.data        86912                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus3.inst        10688                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus3.data         7680                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total            321792                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus0.inst       110080                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus1.inst          448                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus2.inst        58176                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus3.inst        10688                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total       179392                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::writebacks          256                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total            256                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::switch_cpus0.inst         1720                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus0.data          747                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus1.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus2.inst          909                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus2.data         1358                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus3.inst          167                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus3.data          120                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total               5028                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::writebacks            4                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total                 4                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::switch_cpus0.inst    136304089                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus0.data     59197183                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus1.inst       554726                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus2.inst     72035126                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus2.data    107616833                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus3.inst     13234176                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus3.data      9509588                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            398451720                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus0.inst    136304089                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus1.inst       554726                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus2.inst     72035126                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus3.inst     13234176                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total       222128117                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::writebacks         316986                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total              316986                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::writebacks         316986                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus0.inst    136304089                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus0.data     59197183                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus1.inst       554726                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus2.inst     72035126                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus2.data    107616833                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus3.inst     13234176                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus3.data      9509588                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           398768707                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.totGap                            0                       # Total gap between requests
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls0.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls0.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.avgGap                          nan                       # Average gap between requests
system.mem_ctrls0.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls0_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.bytes_read::switch_cpus0.inst         1152                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus0.data       491840                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus2.inst        45952                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus2.data       162688                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus3.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus3.data        65728                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total            770432                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus0.inst         1152                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus2.inst        45952                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus3.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total        50176                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::writebacks         2560                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total           2560                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::switch_cpus0.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus0.data         7685                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus2.inst          718                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus2.data         2542                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus3.inst           48                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus3.data         1027                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total              12038                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::writebacks           40                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total                40                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::switch_cpus0.inst      1426438                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus0.data    609009839                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus2.inst     56899032                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus2.data    201444764                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus3.inst      3803835                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus3.data     81386221                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            953970129                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus0.inst      1426438                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus2.inst     56899032                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus3.inst      3803835                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total        62129306                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::writebacks        3169863                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total             3169863                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::writebacks        3169863                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus0.inst      1426438                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus0.data    609009839                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus2.inst     56899032                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus2.data    201444764                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus3.inst      3803835                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus3.data     81386221                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           957139992                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.totGap                            0                       # Total gap between requests
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls1.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls1.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls1.avgGap                          nan                       # Average gap between requests
system.mem_ctrls1.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls1_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                      1872                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                     525     45.30%     45.30% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                     92      7.94%     53.24% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                      1      0.09%     53.32% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.09%     53.41% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                    540     46.59%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                1159                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                      523     45.92%     45.92% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                      92      8.08%     53.99% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                       1      0.09%     54.08% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.09%     54.17% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                     522     45.83%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                 1139                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0              1136233000     95.06%     95.06% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                6900000      0.58%     95.63% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22                  49000      0.00%     95.64% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 112000      0.01%     95.65% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31               52021000      4.35%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total          1195315000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                 0.996190                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.966667                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.982744                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::3                         1      8.33%      8.33% # number of syscalls executed
system.cpu0.kern.syscall::6                         1      8.33%     16.67% # number of syscalls executed
system.cpu0.kern.syscall::17                        1      8.33%     25.00% # number of syscalls executed
system.cpu0.kern.syscall::33                        1      8.33%     33.33% # number of syscalls executed
system.cpu0.kern.syscall::45                        3     25.00%     58.33% # number of syscalls executed
system.cpu0.kern.syscall::71                        4     33.33%     91.67% # number of syscalls executed
system.cpu0.kern.syscall::74                        1      8.33%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                    12                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                    3      0.26%      0.26% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   53      4.63%      4.90% # number of callpals executed
system.cpu0.kern.callpal::swpipl                  872     76.22%     81.12% # number of callpals executed
system.cpu0.kern.callpal::rdps                      5      0.44%     81.56% # number of callpals executed
system.cpu0.kern.callpal::wrusp                     1      0.09%     81.64% # number of callpals executed
system.cpu0.kern.callpal::rti                     193     16.87%     98.51% # number of callpals executed
system.cpu0.kern.callpal::callsys                  15      1.31%     99.83% # number of callpals executed
system.cpu0.kern.callpal::imb                       2      0.17%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                  1144                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel              245                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                 97                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                 96                      
system.cpu0.kern.mode_good::user                   97                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.391837                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.564327                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel       23770993000     99.68%     99.68% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user            75501500      0.32%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      53                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements            12931                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          439.761438                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs             458795                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            13443                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            34.128915                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   439.761438                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.858909                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.858909                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          411                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1           98                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           434250                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          434250                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data       100095                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         100095                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        93607                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         93607                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1751                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1751                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1704                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1704                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       193702                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          193702                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       193702                       # number of overall hits
system.cpu0.dcache.overall_hits::total         193702                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         6025                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         6025                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         7094                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         7094                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data          174                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          174                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data          120                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          120                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        13119                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         13119                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        13119                       # number of overall misses
system.cpu0.dcache.overall_misses::total        13119                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       106120                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       106120                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       100701                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       100701                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1925                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1925                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1824                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1824                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data       206821                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       206821                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       206821                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       206821                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.056775                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.056775                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.070446                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.070446                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.090390                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.090390                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.065789                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.065789                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.063432                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.063432                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.063432                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.063432                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         8409                       # number of writebacks
system.cpu0.dcache.writebacks::total             8409                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements             4620                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.941988                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs         1905031117                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             5131                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         371278.720912                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   511.941988                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.999887                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999887                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           63                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          137                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          310                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          1161093                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         1161093                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       573615                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         573615                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       573615                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          573615                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       573615                       # number of overall hits
system.cpu0.icache.overall_hits::total         573615                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst         4621                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         4621                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst         4621                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          4621                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst         4621                       # number of overall misses
system.cpu0.icache.overall_misses::total         4621                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       578236                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       578236                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       578236                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       578236                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       578236                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       578236                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.007992                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.007992                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.007992                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.007992                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.007992                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.007992                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks         4620                       # number of writebacks
system.cpu0.icache.writebacks::total             4620                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                        21                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                       5     26.32%     26.32% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                      1      5.26%     31.58% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      1      5.26%     36.84% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                     12     63.16%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                  19                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                        5     45.45%     45.45% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                       1      9.09%     54.55% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       1      9.09%     63.64% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                       4     36.36%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                   11                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0               989049500     99.92%     99.92% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22                  49000      0.00%     99.93% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                 164500      0.02%     99.94% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31                 563000      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total           989826000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.333333                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.578947                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.callpal::swpipl                   15     78.95%     78.95% # number of callpals executed
system.cpu1.kern.callpal::rdps                      2     10.53%     89.47% # number of callpals executed
system.cpu1.kern.callpal::rti                       2     10.53%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                    19                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel                0                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                  2                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                  0                      
system.cpu1.kern.mode_good::user                    0                      
system.cpu1.kern.mode_good::idle                    0                      
system.cpu1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle             0                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu1.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements                5                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          411.477393                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs             100205                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs              411                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           243.807786                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   411.477393                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.803667                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.803667                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          406                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          399                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.792969                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses             1350                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses            1350                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data          407                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total            407                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data          230                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total           230                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data            6                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total            6                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data            2                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data          637                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total             637                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data          637                       # number of overall hits
system.cpu1.dcache.overall_hits::total            637                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data            9                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total            9                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data            5                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total            5                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data            3                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data            7                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total            7                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data           14                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total            14                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data           14                       # number of overall misses
system.cpu1.dcache.overall_misses::total           14                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data          416                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total          416                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data          235                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total          235                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data            9                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total            9                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data            9                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total            9                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data          651                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total          651                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data          651                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total          651                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.021635                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.021635                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.021277                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.021277                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.333333                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.333333                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.777778                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.777778                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.021505                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.021505                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.021505                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.021505                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements               11                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs         1992256436                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              523                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         3809285.728489                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst          512                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          499                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses             3853                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses            3853                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst         1910                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total           1910                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst         1910                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total            1910                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst         1910                       # number of overall hits
system.cpu1.icache.overall_hits::total           1910                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           11                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           11                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           11                       # number of overall misses
system.cpu1.icache.overall_misses::total           11                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst         1921                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total         1921                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst         1921                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total         1921                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst         1921                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total         1921                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.005726                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.005726                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.005726                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.005726                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.005726                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.005726                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks           11                       # number of writebacks
system.cpu1.icache.writebacks::total               11                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       3                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                      3444                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                    1411     48.94%     48.94% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                      1      0.03%     48.98% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1      0.03%     49.01% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                   1470     50.99%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                2883                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                     1411     49.98%     49.98% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                       1      0.04%     50.02% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1      0.04%     50.05% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                    1410     49.95%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                 2823                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0               327673000     54.43%     54.43% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22                  49000      0.01%     54.43% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                 164500      0.03%     54.46% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31              274170500     45.54%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total           602057000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.959184                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.979188                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::2                         1     11.11%     11.11% # number of syscalls executed
system.cpu2.kern.syscall::3                         1     11.11%     22.22% # number of syscalls executed
system.cpu2.kern.syscall::4                         4     44.44%     66.67% # number of syscalls executed
system.cpu2.kern.syscall::19                        1     11.11%     77.78% # number of syscalls executed
system.cpu2.kern.syscall::54                        1     11.11%     88.89% # number of syscalls executed
system.cpu2.kern.syscall::71                        1     11.11%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                     9                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                    1      0.03%      0.03% # number of callpals executed
system.cpu2.kern.callpal::swpctx                   19      0.64%      0.68% # number of callpals executed
system.cpu2.kern.callpal::tbi                       2      0.07%      0.74% # number of callpals executed
system.cpu2.kern.callpal::swpipl                 2847     96.25%     96.99% # number of callpals executed
system.cpu2.kern.callpal::rdps                      2      0.07%     97.06% # number of callpals executed
system.cpu2.kern.callpal::rdusp                     1      0.03%     97.09% # number of callpals executed
system.cpu2.kern.callpal::rti                      34      1.15%     98.24% # number of callpals executed
system.cpu2.kern.callpal::callsys                  18      0.61%     98.85% # number of callpals executed
system.cpu2.kern.callpal::imb                       5      0.17%     99.02% # number of callpals executed
system.cpu2.kern.callpal::rdunique                 29      0.98%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                  2958                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel               54                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                 32                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                 33                      
system.cpu2.kern.mode_good::user                   32                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.611111                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.755814                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel         485984500     91.33%     91.33% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user            46158500      8.67%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                      19                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements             9348                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          506.597507                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs             874906                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs             9841                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            88.904176                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   506.597507                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.989448                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.989448                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          493                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          493                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.962891                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses           587742                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses          587742                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data       175439                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         175439                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data        97139                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total         97139                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         3414                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         3414                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         3556                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         3556                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data       272578                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          272578                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data       272578                       # number of overall hits
system.cpu2.dcache.overall_hits::total         272578                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         6499                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         6499                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data         2894                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         2894                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data          188                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          188                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data           42                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total           42                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         9393                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          9393                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         9393                       # number of overall misses
system.cpu2.dcache.overall_misses::total         9393                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data       181938                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       181938                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       100033                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       100033                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         3602                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         3602                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         3598                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         3598                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data       281971                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       281971                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data       281971                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       281971                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.035721                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.035721                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.028930                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.028930                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.052193                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.052193                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.011673                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.011673                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.033312                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.033312                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.033312                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.033312                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         5963                       # number of writebacks
system.cpu2.dcache.writebacks::total             5963                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements             4673                       # number of replacements
system.cpu2.icache.tags.tagsinuse          511.941055                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            1554832                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             5185                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           299.871167                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   511.941055                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.999885                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999885                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          2140142                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         2140142                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1063054                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1063054                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1063054                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1063054                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1063054                       # number of overall hits
system.cpu2.icache.overall_hits::total        1063054                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst         4678                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         4678                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst         4678                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          4678                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst         4678                       # number of overall misses
system.cpu2.icache.overall_misses::total         4678                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1067732                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1067732                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1067732                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1067732                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1067732                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1067732                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.004381                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.004381                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.004381                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.004381                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.004381                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.004381                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.writebacks::writebacks         4673                       # number of writebacks
system.cpu2.icache.writebacks::total             4673                       # number of writebacks
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       3                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                       863                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                     126     45.82%     45.82% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                      1      0.36%     46.18% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      3      1.09%     47.27% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                    145     52.73%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                 275                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                      126     49.41%     49.41% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                       1      0.39%     49.80% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       3      1.18%     50.98% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                     125     49.02%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                  255                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0               980797500     99.07%     99.07% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22                  49000      0.00%     99.08% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                 351500      0.04%     99.11% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31                8783000      0.89%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total           989981000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.862069                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.927273                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::6                         1     33.33%     33.33% # number of syscalls executed
system.cpu3.kern.syscall::48                        1     33.33%     66.67% # number of syscalls executed
system.cpu3.kern.syscall::59                        1     33.33%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                     3                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                    1      0.29%      0.29% # number of callpals executed
system.cpu3.kern.callpal::swpctx                   58     16.57%     16.86% # number of callpals executed
system.cpu3.kern.callpal::tbi                       5      1.43%     18.29% # number of callpals executed
system.cpu3.kern.callpal::swpipl                  202     57.71%     76.00% # number of callpals executed
system.cpu3.kern.callpal::rdps                      3      0.86%     76.86% # number of callpals executed
system.cpu3.kern.callpal::rti                      70     20.00%     96.86% # number of callpals executed
system.cpu3.kern.callpal::callsys                   9      2.57%     99.43% # number of callpals executed
system.cpu3.kern.callpal::imb                       2      0.57%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                   350                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel              128                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                 67                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                 67                      
system.cpu3.kern.mode_good::user                   67                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.523438                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.687179                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel        2464203000     99.67%     99.67% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user             8194500      0.33%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                      58                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements             2215                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          451.935742                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs              52765                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs             2610                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            20.216475                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   451.935742                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.882687                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.882687                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          395                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          395                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.771484                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses            83615                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses           83615                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        23707                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          23707                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        13539                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         13539                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data          495                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          495                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data          531                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          531                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data        37246                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total           37246                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data        37246                       # number of overall hits
system.cpu3.dcache.overall_hits::total          37246                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         1635                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         1635                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          661                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          661                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data           58                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total           58                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data           21                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           21                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         2296                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          2296                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         2296                       # number of overall misses
system.cpu3.dcache.overall_misses::total         2296                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data        25342                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        25342                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        14200                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        14200                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data          553                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          553                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data          552                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          552                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data        39542                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total        39542                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data        39542                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total        39542                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.064517                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.064517                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.046549                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.046549                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.104882                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.104882                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.038043                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.038043                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.058065                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.058065                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.058065                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.058065                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         1157                       # number of writebacks
system.cpu3.dcache.writebacks::total             1157                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements             1492                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs          158839348                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             2004                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         79261.151697                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst          512                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          467                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4           34                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses           291092                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses          291092                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       143308                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         143308                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       143308                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          143308                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       143308                       # number of overall hits
system.cpu3.icache.overall_hits::total         143308                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst         1492                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         1492                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst         1492                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          1492                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst         1492                       # number of overall misses
system.cpu3.icache.overall_misses::total         1492                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       144800                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       144800                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       144800                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       144800                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       144800                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       144800                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.010304                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.010304                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.010304                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.010304                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.010304                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.010304                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.writebacks::writebacks         1492                       # number of writebacks
system.cpu3.icache.writebacks::total             1492                       # number of writebacks
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  552                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 552                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 386                       # Transaction distribution
system.iobus.trans_dist::WriteResp                386                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          212                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          736                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          928                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         1876                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    1876                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          848                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio         1012                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          464                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         2324                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                     2324                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2bus0.snoop_filter.tot_requests         35636                       # Total number of requests made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_requests        17400                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_requests         1252                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.snoop_filter.tot_snoops            4646                       # Total number of snoops made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_snoops         4597                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_snoops           49                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.trans_dist::ReadReq                 552                       # Transaction distribution
system.l2bus0.trans_dist::ReadResp              11395                       # Transaction distribution
system.l2bus0.trans_dist::WriteReq                377                       # Transaction distribution
system.l2bus0.trans_dist::WriteResp               377                       # Transaction distribution
system.l2bus0.trans_dist::WritebackDirty         8409                       # Transaction distribution
system.l2bus0.trans_dist::WritebackClean         3838                       # Transaction distribution
system.l2bus0.trans_dist::CleanEvict             4075                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeReq              188                       # Transaction distribution
system.l2bus0.trans_dist::SCUpgradeReq            127                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeResp             315                       # Transaction distribution
system.l2bus0.trans_dist::ReadExReq              6911                       # Transaction distribution
system.l2bus0.trans_dist::ReadExResp             6911                       # Transaction distribution
system.l2bus0.trans_dist::ReadCleanReq           4632                       # Transaction distribution
system.l2bus0.trans_dist::ReadSharedReq          6211                       # Transaction distribution
system.l2bus0.pkt_count_system.cpu0.icache.mem_side::system.l2cache0.cpu_side        13074                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu0.dcache.mem_side::system.l2cache0.cpu_side        41160                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu1.icache.mem_side::system.l2cache0.cpu_side           28                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu1.dcache.mem_side::system.l2cache0.cpu_side           56                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count::total                  54318                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu0.icache.mem_side::system.l2cache0.cpu_side       540992                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu0.dcache.mem_side::system.l2cache0.cpu_side      1379466                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu1.icache.mem_side::system.l2cache0.cpu_side         1088                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu1.dcache.mem_side::system.l2cache0.cpu_side          784                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size::total                 1922330                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.snoops                            30176                       # Total snoops (count)
system.l2bus0.snoop_fanout::samples             66643                       # Request fanout histogram
system.l2bus0.snoop_fanout::mean             0.100791                       # Request fanout histogram
system.l2bus0.snoop_fanout::stdev            0.303486                       # Request fanout histogram
system.l2bus0.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus0.snoop_fanout::0                   59975     89.99%     89.99% # Request fanout histogram
system.l2bus0.snoop_fanout::1                    6619      9.93%     99.93% # Request fanout histogram
system.l2bus0.snoop_fanout::2                      49      0.07%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus0.snoop_fanout::max_value               2                       # Request fanout histogram
system.l2bus0.snoop_fanout::total               66643                       # Request fanout histogram
system.l2bus1.snoop_filter.tot_requests         35896                       # Total number of requests made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_requests        18235                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_requests         1711                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.snoop_filter.tot_snoops            5205                       # Total number of snoops made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_snoops         5079                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_snoops          126                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.trans_dist::ReadResp              14550                       # Transaction distribution
system.l2bus1.trans_dist::WriteReq                  9                       # Transaction distribution
system.l2bus1.trans_dist::WriteResp                 9                       # Transaction distribution
system.l2bus1.trans_dist::WritebackDirty         7120                       # Transaction distribution
system.l2bus1.trans_dist::WritebackClean         5235                       # Transaction distribution
system.l2bus1.trans_dist::CleanEvict             3776                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeReq              214                       # Transaction distribution
system.l2bus1.trans_dist::SCUpgradeReq             63                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeResp             277                       # Transaction distribution
system.l2bus1.trans_dist::ReadExReq              3341                       # Transaction distribution
system.l2bus1.trans_dist::ReadExResp             3341                       # Transaction distribution
system.l2bus1.trans_dist::ReadCleanReq           6170                       # Transaction distribution
system.l2bus1.trans_dist::ReadSharedReq          8380                       # Transaction distribution
system.l2bus1.pkt_count_system.cpu2.icache.mem_side::system.l2cache1.cpu_side        13492                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu2.dcache.mem_side::system.l2cache1.cpu_side        28086                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu3.icache.mem_side::system.l2cache1.cpu_side         4083                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu3.dcache.mem_side::system.l2cache1.cpu_side         6824                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count::total                  52485                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu2.icache.mem_side::system.l2cache1.cpu_side       564096                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu2.dcache.mem_side::system.l2cache1.cpu_side       983258                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu3.icache.mem_side::system.l2cache1.cpu_side       165824                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu3.dcache.mem_side::system.l2cache1.cpu_side       222624                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size::total                 1935802                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.snoops                            35999                       # Total snoops (count)
system.l2bus1.snoop_fanout::samples             71655                       # Request fanout histogram
system.l2bus1.snoop_fanout::mean             0.125434                       # Request fanout histogram
system.l2bus1.snoop_fanout::stdev            0.336895                       # Request fanout histogram
system.l2bus1.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus1.snoop_fanout::0                   62803     87.65%     87.65% # Request fanout histogram
system.l2bus1.snoop_fanout::1                    8716     12.16%     99.81% # Request fanout histogram
system.l2bus1.snoop_fanout::2                     136      0.19%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus1.snoop_fanout::max_value               2                       # Request fanout histogram
system.l2bus1.snoop_fanout::total               71655                       # Request fanout histogram
system.l2cache0.tags.replacements               11034                       # number of replacements
system.l2cache0.tags.tagsinuse           32401.854643                       # Cycle average of tags in use
system.l2cache0.tags.total_refs              22040784                       # Total number of references to valid blocks.
system.l2cache0.tags.sampled_refs               43453                       # Sample count of references to valid blocks.
system.l2cache0.tags.avg_refs              507.232734                       # Average number of references to valid blocks.
system.l2cache0.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache0.tags.occ_blocks::writebacks   954.785382                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus0.inst   721.132277                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus0.data 15358.988493                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus1.inst   324.785564                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus1.data 15042.162928                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_percent::writebacks     0.029138                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus0.inst     0.022007                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus0.data     0.468719                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus1.inst     0.009912                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus1.data     0.459050                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::total      0.988826                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_task_id_blocks::1024        32419                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::0          793                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::1         4160                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::2         6178                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::4        21288                       # Occupied blocks per task id
system.l2cache0.tags.occ_task_id_percent::1024     0.989349                       # Percentage of cache occupancy per task id
system.l2cache0.tags.tag_accesses              293415                       # Number of tag accesses
system.l2cache0.tags.data_accesses             293415                       # Number of data accesses
system.l2cache0.WritebackDirty_hits::writebacks         8409                       # number of WritebackDirty hits
system.l2cache0.WritebackDirty_hits::total         8409                       # number of WritebackDirty hits
system.l2cache0.WritebackClean_hits::writebacks         3838                       # number of WritebackClean hits
system.l2cache0.WritebackClean_hits::total         3838                       # number of WritebackClean hits
system.l2cache0.UpgradeReq_hits::switch_cpus0.data            1                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::total              1                       # number of UpgradeReq hits
system.l2cache0.ReadExReq_hits::switch_cpus0.data          498                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::total             498                       # number of ReadExReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus0.inst         2883                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus1.inst            4                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::total         2887                       # number of ReadCleanReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus0.data         2856                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus1.data            6                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::total         2862                       # number of ReadSharedReq hits
system.l2cache0.demand_hits::switch_cpus0.inst         2883                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus0.data         3354                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus1.inst            4                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus1.data            6                       # number of demand (read+write) hits
system.l2cache0.demand_hits::total               6247                       # number of demand (read+write) hits
system.l2cache0.overall_hits::switch_cpus0.inst         2883                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus0.data         3354                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus1.inst            4                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus1.data            6                       # number of overall hits
system.l2cache0.overall_hits::total              6247                       # number of overall hits
system.l2cache0.UpgradeReq_misses::switch_cpus0.data          182                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus1.data            5                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::total          187                       # number of UpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus0.data          120                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus1.data            5                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::total          125                       # number of SCUpgradeReq misses
system.l2cache0.ReadExReq_misses::switch_cpus0.data         6413                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::total          6413                       # number of ReadExReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus0.inst         1738                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus1.inst            7                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::total         1745                       # number of ReadCleanReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus0.data         3339                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus1.data            3                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::total         3342                       # number of ReadSharedReq misses
system.l2cache0.demand_misses::switch_cpus0.inst         1738                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus0.data         9752                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus1.inst            7                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus1.data            3                       # number of demand (read+write) misses
system.l2cache0.demand_misses::total            11500                       # number of demand (read+write) misses
system.l2cache0.overall_misses::switch_cpus0.inst         1738                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus0.data         9752                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus1.inst            7                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus1.data            3                       # number of overall misses
system.l2cache0.overall_misses::total           11500                       # number of overall misses
system.l2cache0.WritebackDirty_accesses::writebacks         8409                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackDirty_accesses::total         8409                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::writebacks         3838                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::total         3838                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus0.data          183                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus1.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::total          188                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus0.data          120                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus1.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::total          125                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus0.data         6911                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::total         6911                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus0.inst         4621                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus1.inst           11                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::total         4632                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus0.data         6195                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus1.data            9                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::total         6204                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.demand_accesses::switch_cpus0.inst         4621                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus0.data        13106                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus1.inst           11                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus1.data            9                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::total          17747                       # number of demand (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus0.inst         4621                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus0.data        13106                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus1.inst           11                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus1.data            9                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::total         17747                       # number of overall (read+write) accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus0.data     0.994536                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::total     0.994681                       # miss rate for UpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus0.data     0.927941                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::total     0.927941                       # miss rate for ReadExReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus0.inst     0.376109                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus1.inst     0.636364                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::total     0.376727                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus0.data     0.538983                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus1.data     0.333333                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::total     0.538685                       # miss rate for ReadSharedReq accesses
system.l2cache0.demand_miss_rate::switch_cpus0.inst     0.376109                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus0.data     0.744087                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus1.inst     0.636364                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus1.data     0.333333                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::total      0.647997                       # miss rate for demand accesses
system.l2cache0.overall_miss_rate::switch_cpus0.inst     0.376109                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus0.data     0.744087                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus1.inst     0.636364                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus1.data     0.333333                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::total     0.647997                       # miss rate for overall accesses
system.l2cache0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache0.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache0.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache0.fast_writes                         0                       # number of fast writes performed
system.l2cache0.cache_copies                        0                       # number of cache copies performed
system.l2cache0.writebacks::writebacks             11                       # number of writebacks
system.l2cache0.writebacks::total                  11                       # number of writebacks
system.l2cache0.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.l2cache1.tags.replacements                6997                       # number of replacements
system.l2cache1.tags.tagsinuse           32349.859626                       # Cycle average of tags in use
system.l2cache1.tags.total_refs              16274887                       # Total number of references to valid blocks.
system.l2cache1.tags.sampled_refs               38325                       # Sample count of references to valid blocks.
system.l2cache1.tags.avg_refs              424.654586                       # Average number of references to valid blocks.
system.l2cache1.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache1.tags.occ_blocks::writebacks  2773.297605                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus2.inst  3518.265169                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus2.data 25440.940705                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus3.inst   348.481775                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus3.data   268.874371                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_percent::writebacks     0.084634                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus2.inst     0.107369                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus2.data     0.776396                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus3.inst     0.010635                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus3.data     0.008205                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::total      0.987239                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_task_id_blocks::1024        31328                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::2         7535                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::3        23564                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::4          229                       # Occupied blocks per task id
system.l2cache1.tags.occ_task_id_percent::1024     0.956055                       # Percentage of cache occupancy per task id
system.l2cache1.tags.tag_accesses              283316                       # Number of tag accesses
system.l2cache1.tags.data_accesses             283316                       # Number of data accesses
system.l2cache1.WritebackDirty_hits::writebacks         7120                       # number of WritebackDirty hits
system.l2cache1.WritebackDirty_hits::total         7120                       # number of WritebackDirty hits
system.l2cache1.WritebackClean_hits::writebacks         5235                       # number of WritebackClean hits
system.l2cache1.WritebackClean_hits::total         5235                       # number of WritebackClean hits
system.l2cache1.UpgradeReq_hits::switch_cpus2.data            2                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::switch_cpus3.data            4                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::total              6                       # number of UpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus2.data            1                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::total            1                       # number of SCUpgradeReq hits
system.l2cache1.ReadExReq_hits::switch_cpus2.data         2017                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus3.data           72                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::total            2089                       # number of ReadExReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus2.inst         3051                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus3.inst         1277                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::total         4328                       # number of ReadCleanReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus2.data         3331                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus3.data         1022                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::total         4353                       # number of ReadSharedReq hits
system.l2cache1.demand_hits::switch_cpus2.inst         3051                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus2.data         5348                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus3.inst         1277                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus3.data         1094                       # number of demand (read+write) hits
system.l2cache1.demand_hits::total              10770                       # number of demand (read+write) hits
system.l2cache1.overall_hits::switch_cpus2.inst         3051                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus2.data         5348                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus3.inst         1277                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus3.data         1094                       # number of overall hits
system.l2cache1.overall_hits::total             10770                       # number of overall hits
system.l2cache1.UpgradeReq_misses::switch_cpus2.data          173                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus3.data           14                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::total          187                       # number of UpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus2.data           25                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus3.data            9                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::total           34                       # number of SCUpgradeReq misses
system.l2cache1.ReadExReq_misses::switch_cpus2.data          692                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus3.data          556                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::total          1248                       # number of ReadExReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus2.inst         1627                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus3.inst          215                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::total         1842                       # number of ReadCleanReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus2.data         3271                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus3.data          615                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::total         3886                       # number of ReadSharedReq misses
system.l2cache1.demand_misses::switch_cpus2.inst         1627                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus2.data         3963                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus3.inst          215                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus3.data         1171                       # number of demand (read+write) misses
system.l2cache1.demand_misses::total             6976                       # number of demand (read+write) misses
system.l2cache1.overall_misses::switch_cpus2.inst         1627                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus2.data         3963                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus3.inst          215                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus3.data         1171                       # number of overall misses
system.l2cache1.overall_misses::total            6976                       # number of overall misses
system.l2cache1.WritebackDirty_accesses::writebacks         7120                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackDirty_accesses::total         7120                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::writebacks         5235                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::total         5235                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus2.data          175                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus3.data           18                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::total          193                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus2.data           26                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus3.data            9                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::total           35                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus2.data         2709                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus3.data          628                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::total         3337                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus2.inst         4678                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus3.inst         1492                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::total         6170                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus2.data         6602                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus3.data         1637                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::total         8239                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.demand_accesses::switch_cpus2.inst         4678                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus2.data         9311                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus3.inst         1492                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus3.data         2265                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::total          17746                       # number of demand (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus2.inst         4678                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus2.data         9311                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus3.inst         1492                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus3.data         2265                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::total         17746                       # number of overall (read+write) accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus2.data     0.988571                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus3.data     0.777778                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::total     0.968912                       # miss rate for UpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus2.data     0.961538                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::total     0.971429                       # miss rate for SCUpgradeReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus2.data     0.255445                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus3.data     0.885350                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::total     0.373989                       # miss rate for ReadExReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus2.inst     0.347798                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus3.inst     0.144102                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::total     0.298541                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus2.data     0.495456                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus3.data     0.375687                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::total     0.471659                       # miss rate for ReadSharedReq accesses
system.l2cache1.demand_miss_rate::switch_cpus2.inst     0.347798                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus2.data     0.425626                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus3.inst     0.144102                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus3.data     0.516998                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::total      0.393103                       # miss rate for demand accesses
system.l2cache1.overall_miss_rate::switch_cpus2.inst     0.347798                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus2.data     0.425626                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus3.inst     0.144102                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus3.data     0.516998                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::total     0.393103                       # miss rate for overall accesses
system.l2cache1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache1.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache1.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache1.fast_writes                         0                       # number of fast writes performed
system.l2cache1.cache_copies                        0                       # number of cache copies performed
system.l2cache1.writebacks::writebacks              3                       # number of writebacks
system.l2cache1.writebacks::total                   3                       # number of writebacks
system.l2cache1.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.membus0.trans_dist::ReadReq                552                       # Transaction distribution
system.membus0.trans_dist::ReadResp              8149                       # Transaction distribution
system.membus0.trans_dist::WriteReq               386                       # Transaction distribution
system.membus0.trans_dist::WriteResp              386                       # Transaction distribution
system.membus0.trans_dist::WritebackDirty           12                       # Transaction distribution
system.membus0.trans_dist::CleanEvict           10917                       # Transaction distribution
system.membus0.trans_dist::UpgradeReq             243                       # Transaction distribution
system.membus0.trans_dist::SCUpgradeReq           173                       # Transaction distribution
system.membus0.trans_dist::UpgradeResp            388                       # Transaction distribution
system.membus0.trans_dist::ReadExReq             6484                       # Transaction distribution
system.membus0.trans_dist::ReadExResp            6483                       # Transaction distribution
system.membus0.trans_dist::ReadSharedReq         7597                       # Transaction distribution
system.membus0.pkt_count_system.l2cache0.mem_side::system.mem_ctrls0.port         6494                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side        27427                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.bridge.slave         1858                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::total        35779                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port         5973                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.bridge.slave           18                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::total         5991                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count::total                 41770                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.mem_ctrls0.port       175808                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side       558976                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.bridge.slave         2266                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::total       737050                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port       167104                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.bridge.slave           58                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::total       167162                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size::total                 904212                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.snoops                           15633                       # Total snoops (count)
system.membus0.snoop_fanout::samples            42819                       # Request fanout histogram
system.membus0.snoop_fanout::mean            2.364464                       # Request fanout histogram
system.membus0.snoop_fanout::stdev           0.481285                       # Request fanout histogram
system.membus0.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::2                  27213     63.55%     63.55% # Request fanout histogram
system.membus0.snoop_fanout::3                  15606     36.45%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::min_value              2                       # Request fanout histogram
system.membus0.snoop_fanout::max_value              3                       # Request fanout histogram
system.membus0.snoop_fanout::total              42819                       # Request fanout histogram
system.membus1.trans_dist::ReadResp              8232                       # Transaction distribution
system.membus1.trans_dist::WriteReq                 9                       # Transaction distribution
system.membus1.trans_dist::WriteResp                9                       # Transaction distribution
system.membus1.trans_dist::WritebackDirty           41                       # Transaction distribution
system.membus1.trans_dist::CleanEvict           16422                       # Transaction distribution
system.membus1.trans_dist::UpgradeReq             385                       # Transaction distribution
system.membus1.trans_dist::SCUpgradeReq            98                       # Transaction distribution
system.membus1.trans_dist::UpgradeResp            433                       # Transaction distribution
system.membus1.trans_dist::ReadExReq             7457                       # Transaction distribution
system.membus1.trans_dist::ReadExResp            7453                       # Transaction distribution
system.membus1.trans_dist::ReadSharedReq         8232                       # Transaction distribution
system.membus1.pkt_count_system.l2cache1.mem_side::system.mem_ctrls1.port        15282                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side         6103                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::total        21385                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port        27386                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::total        27386                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count::total                 48771                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.mem_ctrls1.port       278464                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side       167162                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::total       445626                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port       560896                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::total       560896                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size::total                1006522                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.snoops                           10607                       # Total snoops (count)
system.membus1.snoop_fanout::samples            43037                       # Request fanout histogram
system.membus1.snoop_fanout::mean            1.237400                       # Request fanout histogram
system.membus1.snoop_fanout::stdev           0.425495                       # Request fanout histogram
system.membus1.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::1                  32820     76.26%     76.26% # Request fanout histogram
system.membus1.snoop_fanout::2                  10217     23.74%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::min_value              1                       # Request fanout histogram
system.membus1.snoop_fanout::max_value              2                       # Request fanout histogram
system.membus1.snoop_fanout::total              43037                       # Request fanout histogram
system.numa_caches_downward0.tags.replacements         2373                       # number of replacements
system.numa_caches_downward0.tags.tagsinuse    14.976355                       # Cycle average of tags in use
system.numa_caches_downward0.tags.total_refs          127                       # Total number of references to valid blocks.
system.numa_caches_downward0.tags.sampled_refs         2389                       # Sample count of references to valid blocks.
system.numa_caches_downward0.tags.avg_refs     0.053160                       # Average number of references to valid blocks.
system.numa_caches_downward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward0.tags.occ_blocks::writebacks     5.266258                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus0.inst     0.694810                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus0.data     9.015287                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_percent::writebacks     0.329141                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus0.inst     0.043426                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus0.data     0.563455                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::total     0.936022                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_downward0.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.numa_caches_downward0.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.numa_caches_downward0.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_downward0.tags.tag_accesses       156774                       # Number of tag accesses
system.numa_caches_downward0.tags.data_accesses       156774                       # Number of data accesses
system.numa_caches_downward0.WritebackDirty_hits::writebacks            8                       # number of WritebackDirty hits
system.numa_caches_downward0.WritebackDirty_hits::total            8                       # number of WritebackDirty hits
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus0.data          158                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus1.data            2                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::total          160                       # number of UpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus0.data           34                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus1.data            1                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::total           35                       # number of SCUpgradeReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus0.data         6222                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::total         6222                       # number of ReadExReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus0.inst           18                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus0.data         2486                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::total         2504                       # number of ReadSharedReq misses
system.numa_caches_downward0.demand_misses::switch_cpus0.inst           18                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus0.data         8708                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::total         8726                       # number of demand (read+write) misses
system.numa_caches_downward0.overall_misses::switch_cpus0.inst           18                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus0.data         8708                       # number of overall misses
system.numa_caches_downward0.overall_misses::total         8726                       # number of overall misses
system.numa_caches_downward0.WritebackDirty_accesses::writebacks            8                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.WritebackDirty_accesses::total            8                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus0.data          158                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus1.data            2                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::total          160                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus0.data           34                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus1.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::total           35                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus0.data         6222                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::total         6222                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus0.inst           18                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus0.data         2486                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::total         2504                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.demand_accesses::switch_cpus0.inst           18                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus0.data         8708                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::total         8726                       # number of demand (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus0.inst           18                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus0.data         8708                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::total         8726                       # number of overall (read+write) accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus0.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::total            1                       # miss rate for demand accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus0.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::total            1                       # miss rate for overall accesses
system.numa_caches_downward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward0.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward0.writebacks::writebacks           23                       # number of writebacks
system.numa_caches_downward0.writebacks::total           23                       # number of writebacks
system.numa_caches_downward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_downward1.tags.replacements         2474                       # number of replacements
system.numa_caches_downward1.tags.tagsinuse    15.483883                       # Cycle average of tags in use
system.numa_caches_downward1.tags.total_refs           22                       # Total number of references to valid blocks.
system.numa_caches_downward1.tags.sampled_refs         2489                       # Sample count of references to valid blocks.
system.numa_caches_downward1.tags.avg_refs     0.008839                       # Average number of references to valid blocks.
system.numa_caches_downward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward1.tags.occ_blocks::writebacks     0.003004                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus2.inst     4.795284                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus2.data     7.339920                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus3.inst     1.141926                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus3.data     2.203748                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_percent::writebacks     0.000188                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus2.inst     0.299705                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus2.data     0.458745                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus3.inst     0.071370                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus3.data     0.137734                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::total     0.967743                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_task_id_blocks::1024           15                       # Occupied blocks per task id
system.numa_caches_downward1.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.numa_caches_downward1.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.numa_caches_downward1.tags.tag_accesses        29827                       # Number of tag accesses
system.numa_caches_downward1.tags.data_accesses        29827                       # Number of data accesses
system.numa_caches_downward1.WritebackDirty_hits::writebacks            1                       # number of WritebackDirty hits
system.numa_caches_downward1.WritebackDirty_hits::total            1                       # number of WritebackDirty hits
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus2.data           10                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus3.data            8                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::total           18                       # number of UpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus2.data           20                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus3.data            8                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::total           28                       # number of SCUpgradeReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus2.data           90                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus3.data           10                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::total          100                       # number of ReadExReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus2.inst          909                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus2.data         1303                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus3.inst          167                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus3.data          131                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::total         2510                       # number of ReadSharedReq misses
system.numa_caches_downward1.demand_misses::switch_cpus2.inst          909                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus2.data         1393                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus3.inst          167                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus3.data          141                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::total         2610                       # number of demand (read+write) misses
system.numa_caches_downward1.overall_misses::switch_cpus2.inst          909                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus2.data         1393                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus3.inst          167                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus3.data          141                       # number of overall misses
system.numa_caches_downward1.overall_misses::total         2610                       # number of overall misses
system.numa_caches_downward1.WritebackDirty_accesses::writebacks            1                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.WritebackDirty_accesses::total            1                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus2.data           10                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus3.data            8                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::total           18                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus2.data           20                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus3.data            8                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::total           28                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus2.data           90                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus3.data           10                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::total          100                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus2.inst          909                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus2.data         1303                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus3.inst          167                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus3.data          131                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::total         2510                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.demand_accesses::switch_cpus2.inst          909                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus2.data         1393                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus3.inst          167                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus3.data          141                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::total         2610                       # number of demand (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus2.inst          909                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus2.data         1393                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus3.inst          167                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus3.data          141                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::total         2610                       # number of overall (read+write) accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus2.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus3.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::total            1                       # miss rate for demand accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus2.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus3.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::total            1                       # miss rate for overall accesses
system.numa_caches_downward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward1.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward1.writebacks::writebacks            1                       # number of writebacks
system.numa_caches_downward1.writebacks::total            1                       # number of writebacks
system.numa_caches_downward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward0.tags.replacements         2474                       # number of replacements
system.numa_caches_upward0.tags.tagsinuse    15.481784                       # Cycle average of tags in use
system.numa_caches_upward0.tags.total_refs           22                       # Total number of references to valid blocks.
system.numa_caches_upward0.tags.sampled_refs         2489                       # Sample count of references to valid blocks.
system.numa_caches_upward0.tags.avg_refs     0.008839                       # Average number of references to valid blocks.
system.numa_caches_upward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward0.tags.occ_blocks::writebacks     0.000597                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus2.inst     4.795284                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus2.data     7.339920                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus3.inst     1.141647                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus3.data     2.204335                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_percent::writebacks     0.000037                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus2.inst     0.299705                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus2.data     0.458745                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus3.inst     0.071353                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus3.data     0.137771                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::total     0.967611                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_task_id_blocks::1024           15                       # Occupied blocks per task id
system.numa_caches_upward0.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.numa_caches_upward0.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.numa_caches_upward0.tags.tag_accesses        29827                       # Number of tag accesses
system.numa_caches_upward0.tags.data_accesses        29827                       # Number of data accesses
system.numa_caches_upward0.WritebackDirty_hits::writebacks            1                       # number of WritebackDirty hits
system.numa_caches_upward0.WritebackDirty_hits::total            1                       # number of WritebackDirty hits
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus2.data           10                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus3.data            8                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::total           18                       # number of UpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus2.data           20                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus3.data            8                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::total           28                       # number of SCUpgradeReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus2.data           90                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus3.data           10                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::total          100                       # number of ReadExReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus2.inst          909                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus2.data         1303                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus3.inst          167                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus3.data          131                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::total         2510                       # number of ReadSharedReq misses
system.numa_caches_upward0.demand_misses::switch_cpus2.inst          909                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus2.data         1393                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus3.inst          167                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus3.data          141                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::total         2610                       # number of demand (read+write) misses
system.numa_caches_upward0.overall_misses::switch_cpus2.inst          909                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus2.data         1393                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus3.inst          167                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus3.data          141                       # number of overall misses
system.numa_caches_upward0.overall_misses::total         2610                       # number of overall misses
system.numa_caches_upward0.WritebackDirty_accesses::writebacks            1                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.WritebackDirty_accesses::total            1                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus2.data           10                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus3.data            8                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::total           18                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus2.data           20                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus3.data            8                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::total           28                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus2.data           90                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus3.data           10                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::total          100                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus2.inst          909                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus2.data         1303                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus3.inst          167                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus3.data          131                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::total         2510                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.demand_accesses::switch_cpus2.inst          909                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus2.data         1393                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus3.inst          167                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus3.data          141                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::total         2610                       # number of demand (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus2.inst          909                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus2.data         1393                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus3.inst          167                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus3.data          141                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::total         2610                       # number of overall (read+write) accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus2.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus3.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::total            1                       # miss rate for demand accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus2.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus3.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::total            1                       # miss rate for overall accesses
system.numa_caches_upward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward0.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward0.writebacks::writebacks            1                       # number of writebacks
system.numa_caches_upward0.writebacks::total            1                       # number of writebacks
system.numa_caches_upward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward1.tags.replacements         2387                       # number of replacements
system.numa_caches_upward1.tags.tagsinuse    14.973896                       # Cycle average of tags in use
system.numa_caches_upward1.tags.total_refs          127                       # Total number of references to valid blocks.
system.numa_caches_upward1.tags.sampled_refs         2403                       # Sample count of references to valid blocks.
system.numa_caches_upward1.tags.avg_refs     0.052851                       # Average number of references to valid blocks.
system.numa_caches_upward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward1.tags.occ_blocks::writebacks     6.582270                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus0.inst     0.722453                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus0.data     7.669173                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_percent::writebacks     0.411392                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus0.inst     0.045153                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus0.data     0.479323                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::total     0.935868                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_upward1.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.numa_caches_upward1.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.numa_caches_upward1.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_upward1.tags.tag_accesses       156909                       # Number of tag accesses
system.numa_caches_upward1.tags.data_accesses       156909                       # Number of data accesses
system.numa_caches_upward1.WritebackDirty_hits::writebacks           23                       # number of WritebackDirty hits
system.numa_caches_upward1.WritebackDirty_hits::total           23                       # number of WritebackDirty hits
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus0.data          158                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus1.data            2                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::total          160                       # number of UpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus0.data           34                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus1.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::total           35                       # number of SCUpgradeReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus0.data         6222                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::total         6222                       # number of ReadExReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus0.inst           18                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus0.data         2486                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::total         2504                       # number of ReadSharedReq misses
system.numa_caches_upward1.demand_misses::switch_cpus0.inst           18                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus0.data         8708                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::total         8726                       # number of demand (read+write) misses
system.numa_caches_upward1.overall_misses::switch_cpus0.inst           18                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus0.data         8708                       # number of overall misses
system.numa_caches_upward1.overall_misses::total         8726                       # number of overall misses
system.numa_caches_upward1.WritebackDirty_accesses::writebacks           23                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.WritebackDirty_accesses::total           23                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus0.data          158                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus1.data            2                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::total          160                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus0.data           34                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus1.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::total           35                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus0.data         6222                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::total         6222                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus0.inst           18                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus0.data         2486                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::total         2504                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.demand_accesses::switch_cpus0.inst           18                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus0.data         8708                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::total         8726                       # number of demand (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus0.inst           18                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus0.data         8708                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::total         8726                       # number of overall (read+write) accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus0.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::total            1                       # miss rate for demand accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus0.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::total            1                       # miss rate for overall accesses
system.numa_caches_upward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward1.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward1.writebacks::writebacks           38                       # number of writebacks
system.numa_caches_upward1.writebacks::total           38                       # number of writebacks
system.numa_caches_upward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits              107945                       # DTB read hits
system.switch_cpus0.dtb.read_misses               371                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses           34049                       # DTB read accesses
system.switch_cpus0.dtb.write_hits             102929                       # DTB write hits
system.switch_cpus0.dtb.write_misses              106                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   5                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses          15516                       # DTB write accesses
system.switch_cpus0.dtb.data_hits              210874                       # DTB hits
system.switch_cpus0.dtb.data_misses               477                       # DTB misses
system.switch_cpus0.dtb.data_acv                    5                       # DTB access violations
system.switch_cpus0.dtb.data_accesses           49565                       # DTB accesses
system.switch_cpus0.itb.fetch_hits             175248                       # ITB hits
system.switch_cpus0.itb.fetch_misses              152                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses         175400                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles                 2391025                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts             577754                       # Number of instructions committed
system.switch_cpus0.committedOps               577754                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses       555833                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses          3618                       # Number of float alu accesses
system.switch_cpus0.num_func_calls              20117                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts        55397                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts              555833                       # number of integer instructions
system.switch_cpus0.num_fp_insts                 3618                       # number of float instructions
system.switch_cpus0.num_int_register_reads       779338                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes       388787                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads         2367                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes         2352                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs               212172                       # number of memory refs
system.switch_cpus0.num_load_insts             108968                       # Number of load instructions
system.switch_cpus0.num_store_insts            103204                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      1534832.130151                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      856192.869849                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.358086                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.641914                       # Percentage of idle cycles
system.switch_cpus0.Branches                    80012                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass        10311      1.78%      1.78% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu           336831     58.25%     60.03% # Class of executed instruction
system.switch_cpus0.op_class::IntMult             647      0.11%     60.15% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     60.15% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd           1172      0.20%     60.35% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     60.35% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     60.35% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     60.35% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv            227      0.04%     60.39% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     60.39% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     60.39% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     60.39% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     60.39% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     60.39% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     60.39% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     60.39% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     60.39% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     60.39% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     60.39% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     60.39% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     60.39% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     60.39% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     60.39% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     60.39% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     60.39% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     60.39% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     60.39% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     60.39% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     60.39% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     60.39% # Class of executed instruction
system.switch_cpus0.op_class::MemRead          113300     19.59%     79.98% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite         103274     17.86%     97.84% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess         12474      2.16%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total            578236                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits                 425                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_hits                246                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.data_hits                 671                       # DTB hits
system.switch_cpus1.dtb.data_misses                 0                       # DTB misses
system.switch_cpus1.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus1.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus1.itb.fetch_hits                301                       # ITB hits
system.switch_cpus1.itb.fetch_misses                0                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses            301                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles                 1979654                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts               1921                       # Number of instructions committed
system.switch_cpus1.committedOps                 1921                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses         1829                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus1.num_func_calls                 80                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts          142                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts                1829                       # number of integer instructions
system.switch_cpus1.num_fp_insts                    0                       # number of float instructions
system.switch_cpus1.num_int_register_reads         2452                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes         1427                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs                  673                       # number of memory refs
system.switch_cpus1.num_load_insts                425                       # Number of load instructions
system.switch_cpus1.num_store_insts               248                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      1977302.013994                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles       2351.986006                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.001188                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.998812                       # Percentage of idle cycles
system.switch_cpus1.Branches                      261                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass           11      0.57%      0.57% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu             1119     58.25%     58.82% # Class of executed instruction
system.switch_cpus1.op_class::IntMult               5      0.26%     59.08% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     59.08% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd              0      0.00%     59.08% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     59.08% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     59.08% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     59.08% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              0      0.00%     59.08% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     59.08% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     59.08% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     59.08% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     59.08% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     59.08% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     59.08% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     59.08% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     59.08% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     59.08% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     59.08% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     59.08% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     59.08% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     59.08% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     59.08% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     59.08% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     59.08% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     59.08% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     59.08% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     59.08% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     59.08% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     59.08% # Class of executed instruction
system.switch_cpus1.op_class::MemRead             444     23.11%     82.20% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite            248     12.91%     95.11% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess            94      4.89%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total              1921                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits              185340                       # DTB read hits
system.switch_cpus2.dtb.read_misses               221                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses           18807                       # DTB read accesses
system.switch_cpus2.dtb.write_hits             103610                       # DTB write hits
system.switch_cpus2.dtb.write_misses               22                       # DTB write misses
system.switch_cpus2.dtb.write_acv                  12                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses          10573                       # DTB write accesses
system.switch_cpus2.dtb.data_hits              288950                       # DTB hits
system.switch_cpus2.dtb.data_misses               243                       # DTB misses
system.switch_cpus2.dtb.data_acv                   12                       # DTB access violations
system.switch_cpus2.dtb.data_accesses           29380                       # DTB accesses
system.switch_cpus2.itb.fetch_hits             119199                       # ITB hits
system.switch_cpus2.itb.fetch_misses              229                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses         119428                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles                 1203451                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts            1067477                       # Number of instructions committed
system.switch_cpus2.committedOps              1067477                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses      1043939                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses           760                       # Number of float alu accesses
system.switch_cpus2.num_func_calls              25364                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts       103178                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts             1043939                       # number of integer instructions
system.switch_cpus2.num_fp_insts                  760                       # number of float instructions
system.switch_cpus2.num_int_register_reads      1464062                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes       830192                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads          441                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes          383                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs               289465                       # number of memory refs
system.switch_cpus2.num_load_insts             185761                       # Number of load instructions
system.switch_cpus2.num_store_insts            103704                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      407743.486115                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      795707.513885                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.661188                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.338812                       # Percentage of idle cycles
system.switch_cpus2.Branches                   136343                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass         6102      0.57%      0.57% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu           746415     69.91%     70.48% # Class of executed instruction
system.switch_cpus2.op_class::IntMult            3408      0.32%     70.80% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     70.80% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd            112      0.01%     70.81% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              1      0.00%     70.81% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt              2      0.00%     70.81% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             1      0.00%     70.81% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv             15      0.00%     70.81% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     70.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     70.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     70.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     70.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     70.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     70.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     70.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     70.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     70.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     70.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     70.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     70.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     70.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     70.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     70.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     70.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     70.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     70.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     70.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     70.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     70.81% # Class of executed instruction
system.switch_cpus2.op_class::MemRead          191950     17.98%     88.79% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite         103991      9.74%     98.53% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess         15735      1.47%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total           1067732                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits               25347                       # DTB read hits
system.switch_cpus3.dtb.read_misses               329                       # DTB read misses
system.switch_cpus3.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses            1826                       # DTB read accesses
system.switch_cpus3.dtb.write_hits              14648                       # DTB write hits
system.switch_cpus3.dtb.write_misses               35                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses            872                       # DTB write accesses
system.switch_cpus3.dtb.data_hits               39995                       # DTB hits
system.switch_cpus3.dtb.data_misses               364                       # DTB misses
system.switch_cpus3.dtb.data_acv                   21                       # DTB access violations
system.switch_cpus3.dtb.data_accesses            2698                       # DTB accesses
system.switch_cpus3.itb.fetch_hits              23940                       # ITB hits
system.switch_cpus3.itb.fetch_misses              125                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses          24065                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles                 1979965                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts             144415                       # Number of instructions committed
system.switch_cpus3.committedOps               144415                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses       138792                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses           296                       # Number of float alu accesses
system.switch_cpus3.num_func_calls               2999                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts        16778                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts              138792                       # number of integer instructions
system.switch_cpus3.num_fp_insts                  296                       # number of float instructions
system.switch_cpus3.num_int_register_reads       184806                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes       106171                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads          153                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs                41106                       # number of memory refs
system.switch_cpus3.num_load_insts              26236                       # Number of load instructions
system.switch_cpus3.num_store_insts             14870                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      1802316.191438                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      177648.808562                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.089723                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.910277                       # Percentage of idle cycles
system.switch_cpus3.Branches                    20926                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass         2849      1.97%      1.97% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu            92873     64.14%     66.11% # Class of executed instruction
system.switch_cpus3.op_class::IntMult             108      0.07%     66.18% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     66.18% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd             24      0.02%     66.20% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     66.20% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     66.20% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     66.20% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              3      0.00%     66.20% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     66.20% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     66.20% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     66.20% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     66.20% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     66.20% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     66.20% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     66.20% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     66.20% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     66.20% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     66.20% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     66.20% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     66.20% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     66.20% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     66.20% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     66.20% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     66.20% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     66.20% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     66.20% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     66.20% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     66.20% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     66.20% # Class of executed instruction
system.switch_cpus3.op_class::MemRead           27376     18.91%     85.11% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite          14880     10.28%     95.38% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess          6687      4.62%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total            144800                       # Class of executed instruction
system.system_bus.trans_dist::ReadResp           5014                       # Transaction distribution
system.system_bus.trans_dist::WriteReq              9                       # Transaction distribution
system.system_bus.trans_dist::WriteResp             9                       # Transaction distribution
system.system_bus.trans_dist::WritebackDirty           24                       # Transaction distribution
system.system_bus.trans_dist::CleanEvict        10321                       # Transaction distribution
system.system_bus.trans_dist::UpgradeReq          186                       # Transaction distribution
system.system_bus.trans_dist::SCUpgradeReq           82                       # Transaction distribution
system.system_bus.trans_dist::UpgradeResp          241                       # Transaction distribution
system.system_bus.trans_dist::ReadExReq          6323                       # Transaction distribution
system.system_bus.trans_dist::ReadExResp         6322                       # Transaction distribution
system.system_bus.trans_dist::ReadSharedReq         5014                       # Transaction distribution
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side        27442                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::total        27442                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side         6103                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::total         6103                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count::total              33545                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side       559936                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::total       559936                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side       167162                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::total       167162                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size::total              727098                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.snoops                        21393                       # Total snoops (count)
system.system_bus.snoop_fanout::samples         42935                       # Request fanout histogram
system.system_bus.snoop_fanout::mean         1.488552                       # Request fanout histogram
system.system_bus.snoop_fanout::stdev        0.499875                       # Request fanout histogram
system.system_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::0                   0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::1               21959     51.14%     51.14% # Request fanout histogram
system.system_bus.snoop_fanout::2               20976     48.86%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::min_value            1                       # Request fanout histogram
system.system_bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.system_bus.snoop_fanout::total           42935                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------
