

================================================================
== Vitis HLS Report for 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_mult_s'
================================================================
* Date:           Fri May 24 19:14:51 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        kernel_wrapper
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.387 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        2|        2|  6.666 ns|  6.666 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.38>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%a_V = load i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_19"   --->   Operation 4 'load' 'a_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%sext_ln818_723 = sext i16 %a_V"   --->   Operation 5 'sext' 'sext_ln818_723' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%sext_ln818_724 = sext i16 %a_V"   --->   Operation 6 'sext' 'sext_ln818_724' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%mult_V = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V, i32 4, i32 15"   --->   Operation 7 'partselect' 'mult_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln17 = sext i12 %mult_V" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 8 'sext' 'sext_ln17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V, i3 0"   --->   Operation 9 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln1273 = sext i19 %shl_ln"   --->   Operation 10 'sext' 'sext_ln1273' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.80ns)   --->   "%r_V = sub i20 %sext_ln818_723, i20 %sext_ln1273"   --->   Operation 11 'sub' 'r_V' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%mult_V_2698 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V, i32 5, i32 19"   --->   Operation 12 'partselect' 'mult_V_2698' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%sext_ln818 = sext i15 %mult_V_2698"   --->   Operation 13 'sext' 'sext_ln818' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.80ns)   --->   "%r_V_3714 = sub i20 %sext_ln1273, i20 %sext_ln818_723"   --->   Operation 14 'sub' 'r_V_3714' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%mult_V_2699 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3714, i32 5, i32 19"   --->   Operation 15 'partselect' 'mult_V_2699' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%sext_ln818_885 = sext i15 %mult_V_2699"   --->   Operation 16 'sext' 'sext_ln818_885' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%shl_ln1273_s = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V, i2 0"   --->   Operation 17 'bitconcatenate' 'shl_ln1273_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%sext_ln1273_1393 = sext i18 %shl_ln1273_s"   --->   Operation 18 'sext' 'sext_ln1273_1393' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.79ns)   --->   "%r_V_3715 = sub i19 0, i19 %sext_ln1273_1393"   --->   Operation 19 'sub' 'r_V_3715' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%mult_V_2700 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3715, i32 5, i32 18"   --->   Operation 20 'partselect' 'mult_V_2700' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%sext_ln17_1900 = sext i14 %mult_V_2700" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 21 'sext' 'sext_ln17_1900' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273 = sub i20 0, i20 %sext_ln1273"   --->   Operation 22 'sub' 'sub_ln1273' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%shl_ln1273_847 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V, i1 0"   --->   Operation 23 'bitconcatenate' 'shl_ln1273_847' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%sext_ln1273_1394 = sext i17 %shl_ln1273_847"   --->   Operation 24 'sext' 'sext_ln1273_1394' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_3716 = sub i20 %sub_ln1273, i20 %sext_ln1273_1394"   --->   Operation 25 'sub' 'r_V_3716' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%mult_V_2701 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3716, i32 5, i32 19"   --->   Operation 26 'partselect' 'mult_V_2701' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%sext_ln818_886 = sext i15 %mult_V_2701"   --->   Operation 27 'sext' 'sext_ln818_886' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.79ns)   --->   "%r_V_3717 = sub i19 %sext_ln818_724, i19 %sext_ln1273_1393"   --->   Operation 28 'sub' 'r_V_3717' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%mult_V_2702 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3717, i32 5, i32 18"   --->   Operation 29 'partselect' 'mult_V_2702' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%sext_ln17_1901 = sext i14 %mult_V_2702" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 30 'sext' 'sext_ln17_1901' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%mult_V_2703 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V, i32 3, i32 15"   --->   Operation 31 'partselect' 'mult_V_2703' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%sext_ln17_315 = sext i13 %mult_V_2703" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 32 'sext' 'sext_ln17_315' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%a_V_273 = load i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_18"   --->   Operation 33 'load' 'a_V_273' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%mult_V_2704 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %a_V_273, i32 5, i32 15"   --->   Operation 34 'partselect' 'mult_V_2704' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%sext_ln17_316 = sext i11 %mult_V_2704" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 35 'sext' 'sext_ln17_316' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%sext_ln818_725 = sext i16 %a_V_273"   --->   Operation 36 'sext' 'sext_ln818_725' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%mult_V_2705 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_273, i32 3, i32 15"   --->   Operation 37 'partselect' 'mult_V_2705' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%sext_ln17_317 = sext i13 %mult_V_2705" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 38 'sext' 'sext_ln17_317' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%shl_ln1273_848 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_273, i1 0"   --->   Operation 39 'bitconcatenate' 'shl_ln1273_848' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%sext_ln1273_1395 = sext i17 %shl_ln1273_848"   --->   Operation 40 'sext' 'sext_ln1273_1395' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.79ns)   --->   "%r_V_3718 = sub i18 0, i18 %sext_ln1273_1395"   --->   Operation 41 'sub' 'r_V_3718' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%mult_V_2706 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_3718, i32 5, i32 17"   --->   Operation 42 'partselect' 'mult_V_2706' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%sext_ln17_1902 = sext i13 %mult_V_2706" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 43 'sext' 'sext_ln17_1902' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%shl_ln1273_849 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_273, i2 0"   --->   Operation 44 'bitconcatenate' 'shl_ln1273_849' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%sext_ln1273_1396 = sext i18 %shl_ln1273_849"   --->   Operation 45 'sext' 'sext_ln1273_1396' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.79ns)   --->   "%r_V_3719 = sub i19 %sext_ln1273_1396, i19 %sext_ln818_725"   --->   Operation 46 'sub' 'r_V_3719' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%mult_V_2707 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3719, i32 5, i32 18"   --->   Operation 47 'partselect' 'mult_V_2707' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%sext_ln818_887 = sext i14 %mult_V_2707"   --->   Operation 48 'sext' 'sext_ln818_887' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.79ns)   --->   "%r_V_3720 = add i19 %sext_ln1273_1396, i19 %sext_ln818_725"   --->   Operation 49 'add' 'r_V_3720' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%mult_V_2708 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3720, i32 5, i32 18"   --->   Operation 50 'partselect' 'mult_V_2708' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%sext_ln818_890 = sext i14 %mult_V_2708"   --->   Operation 51 'sext' 'sext_ln818_890' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%shl_ln1273_850 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_273, i3 0"   --->   Operation 52 'bitconcatenate' 'shl_ln1273_850' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%sext_ln1273_1397 = sext i19 %shl_ln1273_850"   --->   Operation 53 'sext' 'sext_ln1273_1397' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.80ns)   --->   "%r_V_3721 = sub i20 0, i20 %sext_ln1273_1397"   --->   Operation 54 'sub' 'r_V_3721' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%mult_V_2709 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3721, i32 5, i32 19"   --->   Operation 55 'partselect' 'mult_V_2709' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%mult_V_2710 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_273, i32 4, i32 15"   --->   Operation 56 'partselect' 'mult_V_2710' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%sext_ln17_318 = sext i12 %mult_V_2710" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 57 'sext' 'sext_ln17_318' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%a_V_274 = load i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_17"   --->   Operation 58 'load' 'a_V_274' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%sext_ln1273_1398 = sext i16 %a_V_274"   --->   Operation 59 'sext' 'sext_ln1273_1398' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%sext_ln1273_1399 = sext i16 %a_V_274"   --->   Operation 60 'sext' 'sext_ln1273_1399' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%shl_ln1273_851 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_274, i3 0"   --->   Operation 61 'bitconcatenate' 'shl_ln1273_851' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%sext_ln1273_1400 = sext i19 %shl_ln1273_851"   --->   Operation 62 'sext' 'sext_ln1273_1400' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%shl_ln1273_852 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_274, i1 0"   --->   Operation 63 'bitconcatenate' 'shl_ln1273_852' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%sext_ln1273_1401 = sext i17 %shl_ln1273_852"   --->   Operation 64 'sext' 'sext_ln1273_1401' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%sext_ln1273_1402 = sext i17 %shl_ln1273_852"   --->   Operation 65 'sext' 'sext_ln1273_1402' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.80ns)   --->   "%r_V_3722 = sub i20 %sext_ln1273_1402, i20 %sext_ln1273_1400"   --->   Operation 66 'sub' 'r_V_3722' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%mult_V_2711 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3722, i32 5, i32 19"   --->   Operation 67 'partselect' 'mult_V_2711' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%sext_ln818_892 = sext i15 %mult_V_2711"   --->   Operation 68 'sext' 'sext_ln818_892' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%shl_ln1273_853 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_274, i2 0"   --->   Operation 69 'bitconcatenate' 'shl_ln1273_853' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%sext_ln1273_1403 = sext i18 %shl_ln1273_853"   --->   Operation 70 'sext' 'sext_ln1273_1403' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.79ns)   --->   "%r_V_3723 = sub i19 %sext_ln1273_1399, i19 %sext_ln1273_1403"   --->   Operation 71 'sub' 'r_V_3723' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%mult_V_2712 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3723, i32 5, i32 18"   --->   Operation 72 'partselect' 'mult_V_2712' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%sext_ln17_1903 = sext i14 %mult_V_2712" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 73 'sext' 'sext_ln17_1903' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%mult_V_2713 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_274, i32 3, i32 15"   --->   Operation 74 'partselect' 'mult_V_2713' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%sext_ln17_1904 = sext i13 %mult_V_2713" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 75 'sext' 'sext_ln17_1904' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.79ns)   --->   "%r_V_3724 = sub i18 0, i18 %sext_ln1273_1401"   --->   Operation 76 'sub' 'r_V_3724' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%mult_V_2714 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_3724, i32 5, i32 17"   --->   Operation 77 'partselect' 'mult_V_2714' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%sext_ln17_1905 = sext i13 %mult_V_2714" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 78 'sext' 'sext_ln17_1905' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.79ns)   --->   "%r_V_3725 = sub i19 0, i19 %sext_ln1273_1403"   --->   Operation 79 'sub' 'r_V_3725' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%mult_V_2715 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3725, i32 5, i32 18"   --->   Operation 80 'partselect' 'mult_V_2715' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%sext_ln818_894 = sext i14 %mult_V_2715"   --->   Operation 81 'sext' 'sext_ln818_894' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.79ns)   --->   "%r_V_3726 = sub i19 %sext_ln1273_1403, i19 %sext_ln1273_1399"   --->   Operation 82 'sub' 'r_V_3726' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%mult_V_2716 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3726, i32 5, i32 18"   --->   Operation 83 'partselect' 'mult_V_2716' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%sext_ln17_1906 = sext i14 %mult_V_2716" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 84 'sext' 'sext_ln17_1906' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.79ns)   --->   "%r_V_3727 = add i19 %sext_ln1273_1403, i19 %sext_ln1273_1399"   --->   Operation 85 'add' 'r_V_3727' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%mult_V_2717 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3727, i32 5, i32 18"   --->   Operation 86 'partselect' 'mult_V_2717' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%sext_ln818_895 = sext i14 %mult_V_2717"   --->   Operation 87 'sext' 'sext_ln818_895' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.80ns)   --->   "%r_V_3728 = sub i20 %sext_ln1273_1398, i20 %sext_ln1273_1400"   --->   Operation 88 'sub' 'r_V_3728' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%mult_V_2718 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3728, i32 5, i32 19"   --->   Operation 89 'partselect' 'mult_V_2718' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%sext_ln818_897 = sext i15 %mult_V_2718"   --->   Operation 90 'sext' 'sext_ln818_897' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%a_V_275 = load i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_16"   --->   Operation 91 'load' 'a_V_275' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%sext_ln1273_1404 = sext i16 %a_V_275"   --->   Operation 92 'sext' 'sext_ln1273_1404' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%shl_ln1273_854 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_275, i3 0"   --->   Operation 93 'bitconcatenate' 'shl_ln1273_854' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%sext_ln1273_1405 = sext i19 %shl_ln1273_854"   --->   Operation 94 'sext' 'sext_ln1273_1405' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%shl_ln1273_855 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_275, i1 0"   --->   Operation 95 'bitconcatenate' 'shl_ln1273_855' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%sext_ln1273_1406 = sext i17 %shl_ln1273_855"   --->   Operation 96 'sext' 'sext_ln1273_1406' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%sext_ln1273_1407 = sext i17 %shl_ln1273_855"   --->   Operation 97 'sext' 'sext_ln1273_1407' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.80ns)   --->   "%r_V_3729 = sub i20 %sext_ln1273_1407, i20 %sext_ln1273_1405"   --->   Operation 98 'sub' 'r_V_3729' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%mult_V_2719 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3729, i32 5, i32 19"   --->   Operation 99 'partselect' 'mult_V_2719' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%sext_ln818_898 = sext i15 %mult_V_2719"   --->   Operation 100 'sext' 'sext_ln818_898' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%shl_ln1273_856 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_275, i2 0"   --->   Operation 101 'bitconcatenate' 'shl_ln1273_856' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%sext_ln1273_1408 = sext i18 %shl_ln1273_856"   --->   Operation 102 'sext' 'sext_ln1273_1408' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.79ns)   --->   "%r_V_3730 = sub i19 %sext_ln1273_1408, i19 %sext_ln1273_1404"   --->   Operation 103 'sub' 'r_V_3730' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%mult_V_2720 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3730, i32 5, i32 18"   --->   Operation 104 'partselect' 'mult_V_2720' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%sext_ln17_1907 = sext i14 %mult_V_2720" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 105 'sext' 'sext_ln17_1907' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.79ns)   --->   "%r_V_3731 = sub i19 0, i19 %sext_ln1273_1408"   --->   Operation 106 'sub' 'r_V_3731' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%mult_V_2721 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3731, i32 5, i32 18"   --->   Operation 107 'partselect' 'mult_V_2721' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%sext_ln17_1908 = sext i14 %mult_V_2721" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 108 'sext' 'sext_ln17_1908' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%mult_V_2722 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %a_V_275, i32 2, i32 15"   --->   Operation 109 'partselect' 'mult_V_2722' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%sext_ln17_1909 = sext i14 %mult_V_2722" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 110 'sext' 'sext_ln17_1909' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.79ns)   --->   "%r_V_3732 = sub i18 0, i18 %sext_ln1273_1406"   --->   Operation 111 'sub' 'r_V_3732' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%mult_V_2723 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_3732, i32 5, i32 17"   --->   Operation 112 'partselect' 'mult_V_2723' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%sext_ln17_1910 = sext i13 %mult_V_2723" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 113 'sext' 'sext_ln17_1910' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%mult_V_2724 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %a_V_275, i32 5, i32 15"   --->   Operation 114 'partselect' 'mult_V_2724' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%sext_ln17_320 = sext i11 %mult_V_2724" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 115 'sext' 'sext_ln17_320' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%mult_V_2725 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_275, i32 3, i32 15"   --->   Operation 116 'partselect' 'mult_V_2725' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%sext_ln17_1911 = sext i13 %mult_V_2725" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 117 'sext' 'sext_ln17_1911' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.79ns)   --->   "%r_V_3733 = add i19 %sext_ln1273_1408, i19 %sext_ln1273_1404"   --->   Operation 118 'add' 'r_V_3733' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%mult_V_2726 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3733, i32 5, i32 18"   --->   Operation 119 'partselect' 'mult_V_2726' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%sext_ln17_1912 = sext i14 %mult_V_2726" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 120 'sext' 'sext_ln17_1912' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%a_V_276 = load i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_15"   --->   Operation 121 'load' 'a_V_276' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%sext_ln1273_1409 = sext i16 %a_V_276"   --->   Operation 122 'sext' 'sext_ln1273_1409' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%sext_ln1273_1410 = sext i16 %a_V_276"   --->   Operation 123 'sext' 'sext_ln1273_1410' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%sext_ln1273_1411 = sext i16 %a_V_276"   --->   Operation 124 'sext' 'sext_ln1273_1411' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%shl_ln1273_857 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_276, i2 0"   --->   Operation 125 'bitconcatenate' 'shl_ln1273_857' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%sext_ln1273_1412 = sext i18 %shl_ln1273_857"   --->   Operation 126 'sext' 'sext_ln1273_1412' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.79ns)   --->   "%r_V_3734 = add i19 %sext_ln1273_1412, i19 %sext_ln1273_1411"   --->   Operation 127 'add' 'r_V_3734' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%mult_V_2727 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3734, i32 5, i32 18"   --->   Operation 128 'partselect' 'mult_V_2727' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%sext_ln17_1913 = sext i14 %mult_V_2727" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 129 'sext' 'sext_ln17_1913' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.78ns)   --->   "%r_V_3735 = sub i17 0, i17 %sext_ln1273_1410"   --->   Operation 130 'sub' 'r_V_3735' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%mult_V_2728 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_3735, i32 5, i32 16"   --->   Operation 131 'partselect' 'mult_V_2728' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%sext_ln17_1914 = sext i12 %mult_V_2728" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 132 'sext' 'sext_ln17_1914' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%shl_ln1273_858 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_276, i1 0"   --->   Operation 133 'bitconcatenate' 'shl_ln1273_858' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%sext_ln1273_1413 = sext i17 %shl_ln1273_858"   --->   Operation 134 'sext' 'sext_ln1273_1413' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%sext_ln1273_1414 = sext i17 %shl_ln1273_858"   --->   Operation 135 'sext' 'sext_ln1273_1414' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.79ns)   --->   "%r_V_3736 = sub i18 0, i18 %sext_ln1273_1414"   --->   Operation 136 'sub' 'r_V_3736' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%mult_V_2729 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_3736, i32 5, i32 17"   --->   Operation 137 'partselect' 'mult_V_2729' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%sext_ln17_1915 = sext i13 %mult_V_2729" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 138 'sext' 'sext_ln17_1915' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%sext_ln17_1916 = sext i13 %mult_V_2729" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 139 'sext' 'sext_ln17_1916' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_1976 = sub i19 0, i19 %sext_ln1273_1412"   --->   Operation 140 'sub' 'sub_ln1273_1976' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 141 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_3737 = sub i19 %sub_ln1273_1976, i19 %sext_ln1273_1411"   --->   Operation 141 'sub' 'r_V_3737' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%mult_V_2730 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3737, i32 5, i32 18"   --->   Operation 142 'partselect' 'mult_V_2730' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%sext_ln818_899 = sext i14 %mult_V_2730"   --->   Operation 143 'sext' 'sext_ln818_899' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%shl_ln1273_859 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_276, i3 0"   --->   Operation 144 'bitconcatenate' 'shl_ln1273_859' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%sext_ln1273_1415 = sext i19 %shl_ln1273_859"   --->   Operation 145 'sext' 'sext_ln1273_1415' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.80ns)   --->   "%r_V_3738 = sub i20 %sext_ln1273_1415, i20 %sext_ln1273_1409"   --->   Operation 146 'sub' 'r_V_3738' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%mult_V_2731 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3738, i32 5, i32 19"   --->   Operation 147 'partselect' 'mult_V_2731' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%mult_V_2732 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_276, i32 3, i32 15"   --->   Operation 148 'partselect' 'mult_V_2732' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%sext_ln17_1917 = sext i13 %mult_V_2732" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 149 'sext' 'sext_ln17_1917' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.80ns)   --->   "%r_V_3739 = sub i20 %sext_ln1273_1413, i20 %sext_ln1273_1415"   --->   Operation 150 'sub' 'r_V_3739' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%mult_V_2733 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3739, i32 5, i32 19"   --->   Operation 151 'partselect' 'mult_V_2733' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%sext_ln818_901 = sext i15 %mult_V_2733"   --->   Operation 152 'sext' 'sext_ln818_901' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%a_V_277 = load i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_14"   --->   Operation 153 'load' 'a_V_277' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%sext_ln1273_1416 = sext i16 %a_V_277"   --->   Operation 154 'sext' 'sext_ln1273_1416' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%sext_ln1273_1417 = sext i16 %a_V_277"   --->   Operation 155 'sext' 'sext_ln1273_1417' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%shl_ln1273_860 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_277, i2 0"   --->   Operation 156 'bitconcatenate' 'shl_ln1273_860' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%sext_ln1273_1418 = sext i18 %shl_ln1273_860"   --->   Operation 157 'sext' 'sext_ln1273_1418' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.79ns)   --->   "%r_V_3741 = sub i19 0, i19 %sext_ln1273_1418"   --->   Operation 158 'sub' 'r_V_3741' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 159 [1/1] (0.80ns)   --->   "%r_V_3740 = sub i19 %r_V_3741, i19 %sext_ln1273_1417"   --->   Operation 159 'sub' 'r_V_3740' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%mult_V_2734 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3740, i32 5, i32 18"   --->   Operation 160 'partselect' 'mult_V_2734' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%mult_V_2735 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3741, i32 5, i32 18"   --->   Operation 161 'partselect' 'mult_V_2735' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%sext_ln818_905 = sext i14 %mult_V_2735"   --->   Operation 162 'sext' 'sext_ln818_905' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%sext_ln17_1918 = sext i14 %mult_V_2735" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 163 'sext' 'sext_ln17_1918' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%shl_ln1273_861 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_277, i3 0"   --->   Operation 164 'bitconcatenate' 'shl_ln1273_861' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%sext_ln1273_1419 = sext i19 %shl_ln1273_861"   --->   Operation 165 'sext' 'sext_ln1273_1419' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_1982 = sub i20 0, i20 %sext_ln1273_1419"   --->   Operation 166 'sub' 'sub_ln1273_1982' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 167 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_3742 = sub i20 %sub_ln1273_1982, i20 %sext_ln1273_1416"   --->   Operation 167 'sub' 'r_V_3742' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%mult_V_2736 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3742, i32 5, i32 19"   --->   Operation 168 'partselect' 'mult_V_2736' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%sext_ln818_906 = sext i15 %mult_V_2736"   --->   Operation 169 'sext' 'sext_ln818_906' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.80ns)   --->   "%r_V_3743 = sub i20 %sext_ln1273_1416, i20 %sext_ln1273_1419"   --->   Operation 170 'sub' 'r_V_3743' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%mult_V_2737 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3743, i32 5, i32 19"   --->   Operation 171 'partselect' 'mult_V_2737' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%sext_ln818_907 = sext i15 %mult_V_2737"   --->   Operation 172 'sext' 'sext_ln818_907' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.79ns)   --->   "%r_V_3744 = sub i19 %sext_ln1273_1417, i19 %sext_ln1273_1418"   --->   Operation 173 'sub' 'r_V_3744' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%mult_V_2738 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3744, i32 5, i32 18"   --->   Operation 174 'partselect' 'mult_V_2738' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%sext_ln818_908 = sext i14 %mult_V_2738"   --->   Operation 175 'sext' 'sext_ln818_908' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%a_V_278 = load i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_13"   --->   Operation 176 'load' 'a_V_278' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%sext_ln818_730 = sext i16 %a_V_278"   --->   Operation 177 'sext' 'sext_ln818_730' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%sext_ln818_731 = sext i16 %a_V_278"   --->   Operation 178 'sext' 'sext_ln818_731' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%sext_ln818_732 = sext i16 %a_V_278"   --->   Operation 179 'sext' 'sext_ln818_732' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%mult_V_2739 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_278, i32 3, i32 15"   --->   Operation 180 'partselect' 'mult_V_2739' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%sext_ln17_1919 = sext i13 %mult_V_2739" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 181 'sext' 'sext_ln17_1919' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%mult_V_2740 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %a_V_278, i32 5, i32 15"   --->   Operation 182 'partselect' 'mult_V_2740' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%sext_ln17_1920 = sext i11 %mult_V_2740" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 183 'sext' 'sext_ln17_1920' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%shl_ln1273_862 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_278, i2 0"   --->   Operation 184 'bitconcatenate' 'shl_ln1273_862' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%sext_ln1273_1420 = sext i18 %shl_ln1273_862"   --->   Operation 185 'sext' 'sext_ln1273_1420' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 186 [1/1] (0.79ns)   --->   "%r_V_3745 = sub i19 0, i19 %sext_ln1273_1420"   --->   Operation 186 'sub' 'r_V_3745' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%mult_V_2741 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3745, i32 5, i32 18"   --->   Operation 187 'partselect' 'mult_V_2741' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%sext_ln17_1921 = sext i14 %mult_V_2741" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 188 'sext' 'sext_ln17_1921' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%shl_ln1273_863 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_278, i1 0"   --->   Operation 189 'bitconcatenate' 'shl_ln1273_863' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%sext_ln1273_1421 = sext i17 %shl_ln1273_863"   --->   Operation 190 'sext' 'sext_ln1273_1421' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "%sext_ln1273_1422 = sext i17 %shl_ln1273_863"   --->   Operation 191 'sext' 'sext_ln1273_1422' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 192 [1/1] (0.79ns)   --->   "%r_V_3746 = sub i18 0, i18 %sext_ln1273_1422"   --->   Operation 192 'sub' 'r_V_3746' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "%mult_V_2742 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_3746, i32 5, i32 17"   --->   Operation 193 'partselect' 'mult_V_2742' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "%sext_ln17_1922 = sext i13 %mult_V_2742" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 194 'sext' 'sext_ln17_1922' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 195 [1/1] (0.79ns)   --->   "%r_V_3747 = sub i19 %sext_ln1273_1420, i19 %sext_ln818_732"   --->   Operation 195 'sub' 'r_V_3747' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "%mult_V_2743 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3747, i32 5, i32 18"   --->   Operation 196 'partselect' 'mult_V_2743' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 197 [1/1] (0.00ns)   --->   "%sext_ln17_1923 = sext i14 %mult_V_2743" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 197 'sext' 'sext_ln17_1923' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "%shl_ln1273_864 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_278, i3 0"   --->   Operation 198 'bitconcatenate' 'shl_ln1273_864' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 199 [1/1] (0.00ns)   --->   "%sext_ln1273_1423 = sext i19 %shl_ln1273_864"   --->   Operation 199 'sext' 'sext_ln1273_1423' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 200 [1/1] (0.80ns)   --->   "%r_V_3749 = sub i20 0, i20 %sext_ln1273_1423"   --->   Operation 200 'sub' 'r_V_3749' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 201 [1/1] (0.80ns)   --->   "%r_V_3748 = sub i20 %r_V_3749, i20 %sext_ln818_731"   --->   Operation 201 'sub' 'r_V_3748' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 202 [1/1] (0.00ns)   --->   "%mult_V_2744 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3748, i32 5, i32 19"   --->   Operation 202 'partselect' 'mult_V_2744' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "%sext_ln818_909 = sext i15 %mult_V_2744"   --->   Operation 203 'sext' 'sext_ln818_909' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "%mult_V_2745 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_278, i32 4, i32 15"   --->   Operation 204 'partselect' 'mult_V_2745' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 205 [1/1] (0.00ns)   --->   "%sext_ln17_1924 = sext i12 %mult_V_2745" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 205 'sext' 'sext_ln17_1924' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 206 [1/1] (0.00ns)   --->   "%sext_ln17_1925 = sext i12 %mult_V_2745" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 206 'sext' 'sext_ln17_1925' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 207 [1/1] (0.00ns)   --->   "%mult_V_2746 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3749, i32 5, i32 19"   --->   Operation 207 'partselect' 'mult_V_2746' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 208 [1/1] (0.00ns)   --->   "%sext_ln818_910 = sext i15 %mult_V_2746"   --->   Operation 208 'sext' 'sext_ln818_910' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 209 [1/1] (0.00ns)   --->   "%mult_V_2747 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %a_V_278, i32 2, i32 15"   --->   Operation 209 'partselect' 'mult_V_2747' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 210 [1/1] (0.00ns)   --->   "%sext_ln17_1926 = sext i14 %mult_V_2747" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 210 'sext' 'sext_ln17_1926' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 211 [1/1] (1.94ns)   --->   "%r_V_3750 = mul i21 %sext_ln818_730, i21 2097141"   --->   Operation 211 'mul' 'r_V_3750' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 212 [1/1] (0.00ns)   --->   "%mult_V_2748 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3750, i32 5, i32 20"   --->   Operation 212 'partselect' 'mult_V_2748' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 213 [1/1] (0.80ns)   --->   "%r_V_3751 = sub i20 %sext_ln818_731, i20 %sext_ln1273_1423"   --->   Operation 213 'sub' 'r_V_3751' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 214 [1/1] (0.00ns)   --->   "%mult_V_2749 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3751, i32 5, i32 19"   --->   Operation 214 'partselect' 'mult_V_2749' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 215 [1/1] (0.80ns)   --->   "%r_V_3752 = sub i20 %sext_ln1273_1421, i20 %sext_ln1273_1423"   --->   Operation 215 'sub' 'r_V_3752' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 216 [1/1] (0.00ns)   --->   "%mult_V_2750 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3752, i32 5, i32 19"   --->   Operation 216 'partselect' 'mult_V_2750' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 217 [1/1] (0.00ns)   --->   "%a_V_279 = load i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_12"   --->   Operation 217 'load' 'a_V_279' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 218 [1/1] (0.00ns)   --->   "%sext_ln1273_1424 = sext i16 %a_V_279"   --->   Operation 218 'sext' 'sext_ln1273_1424' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 219 [1/1] (0.00ns)   --->   "%sext_ln1273_1425 = sext i16 %a_V_279"   --->   Operation 219 'sext' 'sext_ln1273_1425' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 220 [1/1] (0.00ns)   --->   "%shl_ln1273_865 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_279, i1 0"   --->   Operation 220 'bitconcatenate' 'shl_ln1273_865' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 221 [1/1] (0.00ns)   --->   "%sext_ln1273_1426 = sext i17 %shl_ln1273_865"   --->   Operation 221 'sext' 'sext_ln1273_1426' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 222 [1/1] (0.00ns)   --->   "%sext_ln1273_1427 = sext i17 %shl_ln1273_865"   --->   Operation 222 'sext' 'sext_ln1273_1427' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 223 [1/1] (0.79ns)   --->   "%r_V_3753 = sub i18 0, i18 %sext_ln1273_1427"   --->   Operation 223 'sub' 'r_V_3753' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 224 [1/1] (0.00ns)   --->   "%mult_V_2751 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_3753, i32 5, i32 17"   --->   Operation 224 'partselect' 'mult_V_2751' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 225 [1/1] (0.00ns)   --->   "%sext_ln17_1927 = sext i13 %mult_V_2751" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 225 'sext' 'sext_ln17_1927' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 226 [1/1] (0.00ns)   --->   "%mult_V_2752 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_279, i32 4, i32 15"   --->   Operation 226 'partselect' 'mult_V_2752' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 227 [1/1] (0.00ns)   --->   "%sext_ln17_1928 = sext i12 %mult_V_2752" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 227 'sext' 'sext_ln17_1928' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 228 [1/1] (0.00ns)   --->   "%shl_ln1273_866 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_279, i2 0"   --->   Operation 228 'bitconcatenate' 'shl_ln1273_866' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 229 [1/1] (0.00ns)   --->   "%sext_ln1273_1428 = sext i18 %shl_ln1273_866"   --->   Operation 229 'sext' 'sext_ln1273_1428' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 230 [1/1] (0.79ns)   --->   "%r_V_3754 = sub i19 %sext_ln1273_1424, i19 %sext_ln1273_1428"   --->   Operation 230 'sub' 'r_V_3754' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 231 [1/1] (0.00ns)   --->   "%mult_V_2753 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3754, i32 5, i32 18"   --->   Operation 231 'partselect' 'mult_V_2753' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 232 [1/1] (0.00ns)   --->   "%sext_ln818_913 = sext i14 %mult_V_2753"   --->   Operation 232 'sext' 'sext_ln818_913' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 233 [1/1] (0.00ns)   --->   "%sext_ln17_1929 = sext i14 %mult_V_2753" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 233 'sext' 'sext_ln17_1929' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 234 [1/1] (0.00ns)   --->   "%mult_V_2754 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %a_V_279, i32 2, i32 15"   --->   Operation 234 'partselect' 'mult_V_2754' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 235 [1/1] (0.00ns)   --->   "%sext_ln17_1930 = sext i14 %mult_V_2754" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 235 'sext' 'sext_ln17_1930' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 236 [1/1] (0.78ns)   --->   "%r_V_3755 = sub i17 0, i17 %sext_ln1273_1425"   --->   Operation 236 'sub' 'r_V_3755' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 237 [1/1] (0.00ns)   --->   "%mult_V_2755 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_3755, i32 5, i32 16"   --->   Operation 237 'partselect' 'mult_V_2755' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 238 [1/1] (0.00ns)   --->   "%sext_ln17_1931 = sext i12 %mult_V_2755" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 238 'sext' 'sext_ln17_1931' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 239 [1/1] (0.00ns)   --->   "%sext_ln17_1932 = sext i12 %mult_V_2755" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 239 'sext' 'sext_ln17_1932' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 240 [1/1] (0.00ns)   --->   "%shl_ln1273_867 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_279, i3 0"   --->   Operation 240 'bitconcatenate' 'shl_ln1273_867' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 241 [1/1] (0.00ns)   --->   "%sext_ln1273_1429 = sext i19 %shl_ln1273_867"   --->   Operation 241 'sext' 'sext_ln1273_1429' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 242 [1/1] (0.80ns)   --->   "%r_V_3756 = sub i20 %sext_ln1273_1429, i20 %sext_ln1273_1426"   --->   Operation 242 'sub' 'r_V_3756' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 243 [1/1] (0.00ns)   --->   "%mult_V_2756 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3756, i32 5, i32 19"   --->   Operation 243 'partselect' 'mult_V_2756' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 244 [1/1] (0.00ns)   --->   "%sext_ln818_914 = sext i15 %mult_V_2756"   --->   Operation 244 'sext' 'sext_ln818_914' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 245 [1/1] (0.00ns)   --->   "%a_V_280 = load i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_11"   --->   Operation 245 'load' 'a_V_280' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 246 [1/1] (0.00ns)   --->   "%sext_ln1273_1430 = sext i16 %a_V_280"   --->   Operation 246 'sext' 'sext_ln1273_1430' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 247 [1/1] (0.00ns)   --->   "%shl_ln1273_868 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_280, i2 0"   --->   Operation 247 'bitconcatenate' 'shl_ln1273_868' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 248 [1/1] (0.00ns)   --->   "%sext_ln1273_1431 = sext i18 %shl_ln1273_868"   --->   Operation 248 'sext' 'sext_ln1273_1431' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 249 [1/1] (0.79ns)   --->   "%r_V_3757 = sub i19 %sext_ln1273_1430, i19 %sext_ln1273_1431"   --->   Operation 249 'sub' 'r_V_3757' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 250 [1/1] (0.00ns)   --->   "%mult_V_2757 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3757, i32 5, i32 18"   --->   Operation 250 'partselect' 'mult_V_2757' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 251 [1/1] (0.00ns)   --->   "%sext_ln818_915 = sext i14 %mult_V_2757"   --->   Operation 251 'sext' 'sext_ln818_915' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 252 [1/1] (0.00ns)   --->   "%mult_V_2758 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_280, i32 4, i32 15"   --->   Operation 252 'partselect' 'mult_V_2758' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 253 [1/1] (0.00ns)   --->   "%sext_ln17_1933 = sext i12 %mult_V_2758" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 253 'sext' 'sext_ln17_1933' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 254 [1/1] (0.79ns)   --->   "%r_V_3758 = sub i19 0, i19 %sext_ln1273_1431"   --->   Operation 254 'sub' 'r_V_3758' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 255 [1/1] (0.00ns)   --->   "%mult_V_2759 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3758, i32 5, i32 18"   --->   Operation 255 'partselect' 'mult_V_2759' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 256 [1/1] (0.00ns)   --->   "%sext_ln17_1934 = sext i14 %mult_V_2759" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 256 'sext' 'sext_ln17_1934' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 257 [1/1] (0.00ns)   --->   "%mult_V_2760 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_280, i32 3, i32 15"   --->   Operation 257 'partselect' 'mult_V_2760' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 258 [1/1] (0.00ns)   --->   "%sext_ln17_1935 = sext i13 %mult_V_2760" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 258 'sext' 'sext_ln17_1935' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 259 [1/1] (0.00ns)   --->   "%a_V_281 = load i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_10"   --->   Operation 259 'load' 'a_V_281' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 260 [1/1] (0.00ns)   --->   "%sext_ln1273_1432 = sext i16 %a_V_281"   --->   Operation 260 'sext' 'sext_ln1273_1432' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 261 [1/1] (0.00ns)   --->   "%shl_ln1273_869 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_281, i2 0"   --->   Operation 261 'bitconcatenate' 'shl_ln1273_869' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 262 [1/1] (0.00ns)   --->   "%sext_ln1273_1433 = sext i18 %shl_ln1273_869"   --->   Operation 262 'sext' 'sext_ln1273_1433' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 263 [1/1] (0.79ns)   --->   "%r_V_3759 = sub i19 %sext_ln1273_1432, i19 %sext_ln1273_1433"   --->   Operation 263 'sub' 'r_V_3759' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 264 [1/1] (0.00ns)   --->   "%mult_V_2761 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3759, i32 5, i32 18"   --->   Operation 264 'partselect' 'mult_V_2761' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 265 [1/1] (0.00ns)   --->   "%sext_ln17_1936 = sext i14 %mult_V_2761" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 265 'sext' 'sext_ln17_1936' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 266 [1/1] (0.79ns)   --->   "%r_V_3760 = sub i19 0, i19 %sext_ln1273_1433"   --->   Operation 266 'sub' 'r_V_3760' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 267 [1/1] (0.00ns)   --->   "%mult_V_2762 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3760, i32 5, i32 18"   --->   Operation 267 'partselect' 'mult_V_2762' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 268 [1/1] (0.00ns)   --->   "%sext_ln818_917 = sext i14 %mult_V_2762"   --->   Operation 268 'sext' 'sext_ln818_917' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 269 [1/1] (0.00ns)   --->   "%shl_ln1273_870 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_281, i3 0"   --->   Operation 269 'bitconcatenate' 'shl_ln1273_870' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 270 [1/1] (0.00ns)   --->   "%sext_ln1273_1434 = sext i19 %shl_ln1273_870"   --->   Operation 270 'sext' 'sext_ln1273_1434' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 271 [1/1] (0.00ns)   --->   "%shl_ln1273_871 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_281, i1 0"   --->   Operation 271 'bitconcatenate' 'shl_ln1273_871' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 272 [1/1] (0.00ns)   --->   "%sext_ln1273_1435 = sext i17 %shl_ln1273_871"   --->   Operation 272 'sext' 'sext_ln1273_1435' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 273 [1/1] (0.00ns)   --->   "%sext_ln1273_1436 = sext i17 %shl_ln1273_871"   --->   Operation 273 'sext' 'sext_ln1273_1436' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 274 [1/1] (0.80ns)   --->   "%r_V_3761 = sub i20 %sext_ln1273_1434, i20 %sext_ln1273_1436"   --->   Operation 274 'sub' 'r_V_3761' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 275 [1/1] (0.00ns)   --->   "%mult_V_2763 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3761, i32 5, i32 19"   --->   Operation 275 'partselect' 'mult_V_2763' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 276 [1/1] (0.00ns)   --->   "%sext_ln818_918 = sext i15 %mult_V_2763"   --->   Operation 276 'sext' 'sext_ln818_918' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 277 [1/1] (0.80ns)   --->   "%r_V_3762 = sub i20 %sext_ln1273_1436, i20 %sext_ln1273_1434"   --->   Operation 277 'sub' 'r_V_3762' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 278 [1/1] (0.00ns)   --->   "%mult_V_2764 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3762, i32 5, i32 19"   --->   Operation 278 'partselect' 'mult_V_2764' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 279 [1/1] (0.00ns)   --->   "%sext_ln818_919 = sext i15 %mult_V_2764"   --->   Operation 279 'sext' 'sext_ln818_919' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 280 [1/1] (0.00ns)   --->   "%mult_V_2765 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_281, i32 4, i32 15"   --->   Operation 280 'partselect' 'mult_V_2765' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 281 [1/1] (0.00ns)   --->   "%sext_ln17_1937 = sext i12 %mult_V_2765" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 281 'sext' 'sext_ln17_1937' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 282 [1/1] (0.79ns)   --->   "%r_V_3763 = add i19 %sext_ln1273_1433, i19 %sext_ln1273_1432"   --->   Operation 282 'add' 'r_V_3763' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 283 [1/1] (0.00ns)   --->   "%mult_V_2766 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3763, i32 5, i32 18"   --->   Operation 283 'partselect' 'mult_V_2766' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 284 [1/1] (0.79ns)   --->   "%r_V_3764 = sub i18 0, i18 %sext_ln1273_1435"   --->   Operation 284 'sub' 'r_V_3764' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 285 [1/1] (0.00ns)   --->   "%mult_V_2767 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_3764, i32 5, i32 17"   --->   Operation 285 'partselect' 'mult_V_2767' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 286 [1/1] (0.00ns)   --->   "%sext_ln17_1939 = sext i13 %mult_V_2767" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 286 'sext' 'sext_ln17_1939' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 287 [1/1] (0.00ns)   --->   "%mult_V_2768 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %a_V_281, i32 2, i32 15"   --->   Operation 287 'partselect' 'mult_V_2768' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 288 [1/1] (0.00ns)   --->   "%sext_ln17_1940 = sext i14 %mult_V_2768" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 288 'sext' 'sext_ln17_1940' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 289 [1/1] (0.00ns)   --->   "%mult_V_2769 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_281, i32 3, i32 15"   --->   Operation 289 'partselect' 'mult_V_2769' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 290 [1/1] (0.00ns)   --->   "%sext_ln17_1941 = sext i13 %mult_V_2769" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 290 'sext' 'sext_ln17_1941' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 291 [1/1] (0.00ns)   --->   "%a_V_282 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_284"   --->   Operation 291 'load' 'a_V_282' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 292 [1/1] (0.00ns)   --->   "%mult_V_2770 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %a_V_282, i32 5, i32 15"   --->   Operation 292 'partselect' 'mult_V_2770' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 293 [1/1] (0.00ns)   --->   "%sext_ln17_1942 = sext i11 %mult_V_2770" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 293 'sext' 'sext_ln17_1942' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 294 [1/1] (0.00ns)   --->   "%sext_ln1273_1437 = sext i16 %a_V_282"   --->   Operation 294 'sext' 'sext_ln1273_1437' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 295 [1/1] (0.00ns)   --->   "%sext_ln1273_1438 = sext i16 %a_V_282"   --->   Operation 295 'sext' 'sext_ln1273_1438' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 296 [1/1] (0.00ns)   --->   "%shl_ln1273_872 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_282, i2 0"   --->   Operation 296 'bitconcatenate' 'shl_ln1273_872' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 297 [1/1] (0.00ns)   --->   "%sext_ln1273_1439 = sext i18 %shl_ln1273_872"   --->   Operation 297 'sext' 'sext_ln1273_1439' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 298 [1/1] (0.79ns)   --->   "%r_V_3765 = sub i19 %sext_ln1273_1438, i19 %sext_ln1273_1439"   --->   Operation 298 'sub' 'r_V_3765' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 299 [1/1] (0.00ns)   --->   "%mult_V_2771 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3765, i32 5, i32 18"   --->   Operation 299 'partselect' 'mult_V_2771' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 300 [1/1] (0.00ns)   --->   "%sext_ln17_1943 = sext i14 %mult_V_2771" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 300 'sext' 'sext_ln17_1943' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 301 [1/1] (0.79ns)   --->   "%r_V_3766 = sub i19 %sext_ln1273_1439, i19 %sext_ln1273_1438"   --->   Operation 301 'sub' 'r_V_3766' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 302 [1/1] (0.00ns)   --->   "%mult_V_2772 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3766, i32 5, i32 18"   --->   Operation 302 'partselect' 'mult_V_2772' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 303 [1/1] (0.00ns)   --->   "%sext_ln17_1944 = sext i14 %mult_V_2772" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 303 'sext' 'sext_ln17_1944' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 304 [1/1] (0.00ns)   --->   "%shl_ln1273_873 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_282, i3 0"   --->   Operation 304 'bitconcatenate' 'shl_ln1273_873' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 305 [1/1] (0.00ns)   --->   "%sext_ln1273_1440 = sext i19 %shl_ln1273_873"   --->   Operation 305 'sext' 'sext_ln1273_1440' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 306 [1/1] (0.80ns)   --->   "%r_V_3767 = add i20 %sext_ln1273_1440, i20 %sext_ln1273_1437"   --->   Operation 306 'add' 'r_V_3767' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 307 [1/1] (0.00ns)   --->   "%mult_V_2773 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3767, i32 5, i32 19"   --->   Operation 307 'partselect' 'mult_V_2773' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 308 [1/1] (0.00ns)   --->   "%sext_ln818_920 = sext i15 %mult_V_2773"   --->   Operation 308 'sext' 'sext_ln818_920' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 309 [1/1] (0.00ns)   --->   "%mult_V_2774 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_282, i32 3, i32 15"   --->   Operation 309 'partselect' 'mult_V_2774' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 310 [1/1] (0.00ns)   --->   "%sext_ln17_1945 = sext i13 %mult_V_2774" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 310 'sext' 'sext_ln17_1945' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 311 [1/1] (0.00ns)   --->   "%shl_ln1273_874 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_282, i1 0"   --->   Operation 311 'bitconcatenate' 'shl_ln1273_874' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 312 [1/1] (0.00ns)   --->   "%sext_ln1273_1441 = sext i17 %shl_ln1273_874"   --->   Operation 312 'sext' 'sext_ln1273_1441' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 313 [1/1] (0.79ns)   --->   "%r_V_3768 = sub i18 0, i18 %sext_ln1273_1441"   --->   Operation 313 'sub' 'r_V_3768' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 314 [1/1] (0.00ns)   --->   "%mult_V_2775 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_3768, i32 5, i32 17"   --->   Operation 314 'partselect' 'mult_V_2775' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 315 [1/1] (0.00ns)   --->   "%sext_ln17_1946 = sext i13 %mult_V_2775" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 315 'sext' 'sext_ln17_1946' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 316 [1/1] (0.80ns)   --->   "%r_V_3769 = sub i20 0, i20 %sext_ln1273_1440"   --->   Operation 316 'sub' 'r_V_3769' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 317 [1/1] (0.00ns)   --->   "%mult_V_2776 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3769, i32 5, i32 19"   --->   Operation 317 'partselect' 'mult_V_2776' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 318 [1/1] (0.00ns)   --->   "%sext_ln818_923 = sext i15 %mult_V_2776"   --->   Operation 318 'sext' 'sext_ln818_923' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 319 [1/1] (0.00ns)   --->   "%a_V_283 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_295"   --->   Operation 319 'load' 'a_V_283' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 320 [1/1] (0.00ns)   --->   "%sext_ln1273_1442 = sext i16 %a_V_283"   --->   Operation 320 'sext' 'sext_ln1273_1442' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 321 [1/1] (0.00ns)   --->   "%shl_ln1273_875 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_283, i2 0"   --->   Operation 321 'bitconcatenate' 'shl_ln1273_875' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 322 [1/1] (0.00ns)   --->   "%sext_ln1273_1443 = sext i18 %shl_ln1273_875"   --->   Operation 322 'sext' 'sext_ln1273_1443' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 323 [1/1] (0.79ns)   --->   "%r_V_3770 = sub i19 %sext_ln1273_1442, i19 %sext_ln1273_1443"   --->   Operation 323 'sub' 'r_V_3770' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 324 [1/1] (0.00ns)   --->   "%mult_V_2777 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3770, i32 5, i32 18"   --->   Operation 324 'partselect' 'mult_V_2777' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 325 [1/1] (0.00ns)   --->   "%sext_ln17_1947 = sext i14 %mult_V_2777" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 325 'sext' 'sext_ln17_1947' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 326 [1/1] (0.00ns)   --->   "%shl_ln1273_876 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_283, i3 0"   --->   Operation 326 'bitconcatenate' 'shl_ln1273_876' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 327 [1/1] (0.00ns)   --->   "%sext_ln1273_1444 = sext i19 %shl_ln1273_876"   --->   Operation 327 'sext' 'sext_ln1273_1444' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 328 [1/1] (0.80ns)   --->   "%r_V_3771 = sub i20 0, i20 %sext_ln1273_1444"   --->   Operation 328 'sub' 'r_V_3771' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 329 [1/1] (0.00ns)   --->   "%mult_V_2778 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3771, i32 5, i32 19"   --->   Operation 329 'partselect' 'mult_V_2778' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 330 [1/1] (0.00ns)   --->   "%shl_ln1273_877 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_283, i1 0"   --->   Operation 330 'bitconcatenate' 'shl_ln1273_877' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 331 [1/1] (0.00ns)   --->   "%sext_ln1273_1445 = sext i17 %shl_ln1273_877"   --->   Operation 331 'sext' 'sext_ln1273_1445' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 332 [1/1] (0.79ns)   --->   "%r_V_3772 = sub i18 0, i18 %sext_ln1273_1445"   --->   Operation 332 'sub' 'r_V_3772' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 333 [1/1] (0.00ns)   --->   "%mult_V_2779 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_3772, i32 5, i32 17"   --->   Operation 333 'partselect' 'mult_V_2779' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 334 [1/1] (0.00ns)   --->   "%sext_ln17_1948 = sext i13 %mult_V_2779" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 334 'sext' 'sext_ln17_1948' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 335 [1/1] (0.79ns)   --->   "%r_V_3773 = add i19 %sext_ln1273_1443, i19 %sext_ln1273_1442"   --->   Operation 335 'add' 'r_V_3773' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 336 [1/1] (0.00ns)   --->   "%mult_V_2780 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3773, i32 5, i32 18"   --->   Operation 336 'partselect' 'mult_V_2780' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 337 [1/1] (0.00ns)   --->   "%sext_ln17_1949 = sext i14 %mult_V_2780" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 337 'sext' 'sext_ln17_1949' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 338 [1/1] (0.00ns)   --->   "%mult_V_2781 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_283, i32 3, i32 15"   --->   Operation 338 'partselect' 'mult_V_2781' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 339 [1/1] (0.00ns)   --->   "%sext_ln17_1950 = sext i13 %mult_V_2781" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 339 'sext' 'sext_ln17_1950' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 340 [1/1] (0.00ns)   --->   "%a_V_284 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_306"   --->   Operation 340 'load' 'a_V_284' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 341 [1/1] (0.00ns)   --->   "%sext_ln818_746 = sext i16 %a_V_284"   --->   Operation 341 'sext' 'sext_ln818_746' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 342 [1/1] (0.00ns)   --->   "%sext_ln818_747 = sext i16 %a_V_284"   --->   Operation 342 'sext' 'sext_ln818_747' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 343 [1/1] (0.00ns)   --->   "%sext_ln818_748 = sext i16 %a_V_284"   --->   Operation 343 'sext' 'sext_ln818_748' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 344 [1/1] (0.00ns)   --->   "%mult_V_2782 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_284, i32 4, i32 15"   --->   Operation 344 'partselect' 'mult_V_2782' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 345 [1/1] (0.00ns)   --->   "%sext_ln17_1951 = sext i12 %mult_V_2782" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 345 'sext' 'sext_ln17_1951' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 346 [1/1] (0.00ns)   --->   "%shl_ln1273_878 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_284, i2 0"   --->   Operation 346 'bitconcatenate' 'shl_ln1273_878' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 347 [1/1] (0.00ns)   --->   "%sext_ln1273_1446 = sext i18 %shl_ln1273_878"   --->   Operation 347 'sext' 'sext_ln1273_1446' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 348 [1/1] (0.79ns)   --->   "%r_V_3774 = sub i19 %sext_ln1273_1446, i19 %sext_ln818_748"   --->   Operation 348 'sub' 'r_V_3774' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 349 [1/1] (0.00ns)   --->   "%mult_V_2783 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3774, i32 5, i32 18"   --->   Operation 349 'partselect' 'mult_V_2783' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 350 [1/1] (0.00ns)   --->   "%sext_ln17_1952 = sext i14 %mult_V_2783" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 350 'sext' 'sext_ln17_1952' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 351 [1/1] (0.00ns)   --->   "%shl_ln1273_879 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_284, i3 0"   --->   Operation 351 'bitconcatenate' 'shl_ln1273_879' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 352 [1/1] (0.00ns)   --->   "%sext_ln1273_1447 = sext i19 %shl_ln1273_879"   --->   Operation 352 'sext' 'sext_ln1273_1447' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 353 [1/1] (0.00ns)   --->   "%shl_ln1273_880 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_284, i1 0"   --->   Operation 353 'bitconcatenate' 'shl_ln1273_880' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 354 [1/1] (0.00ns)   --->   "%sext_ln1273_1448 = sext i17 %shl_ln1273_880"   --->   Operation 354 'sext' 'sext_ln1273_1448' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 355 [1/1] (0.80ns)   --->   "%r_V_3775 = sub i20 %sext_ln1273_1448, i20 %sext_ln1273_1447"   --->   Operation 355 'sub' 'r_V_3775' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 356 [1/1] (0.00ns)   --->   "%mult_V_2784 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3775, i32 5, i32 19"   --->   Operation 356 'partselect' 'mult_V_2784' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 357 [1/1] (0.00ns)   --->   "%sext_ln818_925 = sext i15 %mult_V_2784"   --->   Operation 357 'sext' 'sext_ln818_925' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 358 [1/1] (0.79ns)   --->   "%r_V_3776 = add i19 %sext_ln1273_1446, i19 %sext_ln818_748"   --->   Operation 358 'add' 'r_V_3776' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 359 [1/1] (0.00ns)   --->   "%mult_V_2785 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3776, i32 5, i32 18"   --->   Operation 359 'partselect' 'mult_V_2785' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 360 [1/1] (0.00ns)   --->   "%sext_ln17_1953 = sext i14 %mult_V_2785" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 360 'sext' 'sext_ln17_1953' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 361 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_2013 = sub i19 0, i19 %sext_ln1273_1446"   --->   Operation 361 'sub' 'sub_ln1273_2013' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 362 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_3777 = sub i19 %sub_ln1273_2013, i19 %sext_ln818_748"   --->   Operation 362 'sub' 'r_V_3777' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 363 [1/1] (0.00ns)   --->   "%mult_V_2786 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3777, i32 5, i32 18"   --->   Operation 363 'partselect' 'mult_V_2786' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 364 [1/1] (0.00ns)   --->   "%mult_V_2787 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_284, i32 3, i32 15"   --->   Operation 364 'partselect' 'mult_V_2787' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 365 [1/1] (0.00ns)   --->   "%sext_ln17_1955 = sext i13 %mult_V_2787" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 365 'sext' 'sext_ln17_1955' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 366 [1/1] (0.80ns)   --->   "%r_V_3778 = add i20 %sext_ln1273_1447, i20 %sext_ln1273_1448"   --->   Operation 366 'add' 'r_V_3778' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 367 [1/1] (0.00ns)   --->   "%mult_V_2788 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3778, i32 5, i32 19"   --->   Operation 367 'partselect' 'mult_V_2788' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 368 [1/1] (0.00ns)   --->   "%sext_ln818_926 = sext i15 %mult_V_2788"   --->   Operation 368 'sext' 'sext_ln818_926' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 369 [1/1] (1.94ns)   --->   "%r_V_3779 = mul i21 %sext_ln818_746, i21 11"   --->   Operation 369 'mul' 'r_V_3779' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 370 [1/1] (0.00ns)   --->   "%mult_V_2789 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3779, i32 5, i32 20"   --->   Operation 370 'partselect' 'mult_V_2789' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 371 [1/1] (0.78ns)   --->   "%r_V_3780 = sub i17 0, i17 %sext_ln818_747"   --->   Operation 371 'sub' 'r_V_3780' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 372 [1/1] (0.00ns)   --->   "%mult_V_2790 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_3780, i32 5, i32 16"   --->   Operation 372 'partselect' 'mult_V_2790' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 373 [1/1] (0.00ns)   --->   "%sext_ln17_1956 = sext i12 %mult_V_2790" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 373 'sext' 'sext_ln17_1956' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 374 [1/1] (0.00ns)   --->   "%a_V_285 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_317"   --->   Operation 374 'load' 'a_V_285' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 375 [1/1] (0.00ns)   --->   "%sext_ln818_750 = sext i16 %a_V_285"   --->   Operation 375 'sext' 'sext_ln818_750' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 376 [1/1] (0.00ns)   --->   "%sext_ln818_751 = sext i16 %a_V_285"   --->   Operation 376 'sext' 'sext_ln818_751' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 377 [1/1] (0.00ns)   --->   "%mult_V_2791 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_285, i32 3, i32 15"   --->   Operation 377 'partselect' 'mult_V_2791' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 378 [1/1] (0.00ns)   --->   "%sext_ln17_1957 = sext i13 %mult_V_2791" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 378 'sext' 'sext_ln17_1957' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 379 [1/1] (0.00ns)   --->   "%shl_ln1273_881 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_285, i2 0"   --->   Operation 379 'bitconcatenate' 'shl_ln1273_881' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 380 [1/1] (0.00ns)   --->   "%sext_ln1273_1449 = sext i18 %shl_ln1273_881"   --->   Operation 380 'sext' 'sext_ln1273_1449' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 381 [1/1] (0.79ns)   --->   "%r_V_3781 = sub i19 %sext_ln818_751, i19 %sext_ln1273_1449"   --->   Operation 381 'sub' 'r_V_3781' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 382 [1/1] (0.00ns)   --->   "%mult_V_2792 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3781, i32 5, i32 18"   --->   Operation 382 'partselect' 'mult_V_2792' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 383 [1/1] (0.00ns)   --->   "%sext_ln818_927 = sext i14 %mult_V_2792"   --->   Operation 383 'sext' 'sext_ln818_927' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 384 [1/1] (0.00ns)   --->   "%shl_ln1273_882 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_285, i1 0"   --->   Operation 384 'bitconcatenate' 'shl_ln1273_882' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 385 [1/1] (0.00ns)   --->   "%sext_ln1273_1450 = sext i17 %shl_ln1273_882"   --->   Operation 385 'sext' 'sext_ln1273_1450' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 386 [1/1] (0.00ns)   --->   "%sext_ln1273_1451 = sext i17 %shl_ln1273_882"   --->   Operation 386 'sext' 'sext_ln1273_1451' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 387 [1/1] (0.79ns)   --->   "%r_V_3782 = sub i18 0, i18 %sext_ln1273_1451"   --->   Operation 387 'sub' 'r_V_3782' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 388 [1/1] (0.00ns)   --->   "%mult_V_2793 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_3782, i32 5, i32 17"   --->   Operation 388 'partselect' 'mult_V_2793' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 389 [1/1] (0.00ns)   --->   "%sext_ln17_1958 = sext i13 %mult_V_2793" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 389 'sext' 'sext_ln17_1958' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 390 [1/1] (0.00ns)   --->   "%mult_V_2794 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %a_V_285, i32 2, i32 15"   --->   Operation 390 'partselect' 'mult_V_2794' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 391 [1/1] (0.00ns)   --->   "%sext_ln17_1959 = sext i14 %mult_V_2794" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 391 'sext' 'sext_ln17_1959' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 392 [1/1] (0.00ns)   --->   "%mult_V_2795 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %a_V_285, i32 5, i32 15"   --->   Operation 392 'partselect' 'mult_V_2795' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 393 [1/1] (0.00ns)   --->   "%sext_ln17_1960 = sext i11 %mult_V_2795" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 393 'sext' 'sext_ln17_1960' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 394 [1/1] (0.00ns)   --->   "%shl_ln1273_883 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_285, i3 0"   --->   Operation 394 'bitconcatenate' 'shl_ln1273_883' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 395 [1/1] (0.00ns)   --->   "%sext_ln1273_1452 = sext i19 %shl_ln1273_883"   --->   Operation 395 'sext' 'sext_ln1273_1452' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 396 [1/1] (0.80ns)   --->   "%r_V_3786 = sub i20 0, i20 %sext_ln1273_1452"   --->   Operation 396 'sub' 'r_V_3786' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 397 [1/1] (0.80ns)   --->   "%r_V_3783 = sub i20 %r_V_3786, i20 %sext_ln1273_1450"   --->   Operation 397 'sub' 'r_V_3783' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 398 [1/1] (0.00ns)   --->   "%mult_V_2796 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3783, i32 5, i32 19"   --->   Operation 398 'partselect' 'mult_V_2796' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 399 [1/1] (0.00ns)   --->   "%sext_ln818_929 = sext i15 %mult_V_2796"   --->   Operation 399 'sext' 'sext_ln818_929' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 400 [1/1] (0.00ns)   --->   "%mult_V_2797 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_285, i32 4, i32 15"   --->   Operation 400 'partselect' 'mult_V_2797' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 401 [1/1] (0.00ns)   --->   "%sext_ln17_1961 = sext i12 %mult_V_2797" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 401 'sext' 'sext_ln17_1961' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 402 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_2020 = sub i19 0, i19 %sext_ln1273_1449"   --->   Operation 402 'sub' 'sub_ln1273_2020' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 403 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_3784 = sub i19 %sub_ln1273_2020, i19 %sext_ln818_751"   --->   Operation 403 'sub' 'r_V_3784' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 404 [1/1] (0.00ns)   --->   "%mult_V_2798 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3784, i32 5, i32 18"   --->   Operation 404 'partselect' 'mult_V_2798' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 405 [1/1] (0.80ns)   --->   "%r_V_3785 = add i20 %sext_ln1273_1452, i20 %sext_ln818_750"   --->   Operation 405 'add' 'r_V_3785' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 406 [1/1] (0.00ns)   --->   "%mult_V_2799 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3785, i32 5, i32 19"   --->   Operation 406 'partselect' 'mult_V_2799' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 407 [1/1] (0.00ns)   --->   "%sext_ln818_933 = sext i15 %mult_V_2799"   --->   Operation 407 'sext' 'sext_ln818_933' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 408 [1/1] (0.00ns)   --->   "%mult_V_2800 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3786, i32 5, i32 19"   --->   Operation 408 'partselect' 'mult_V_2800' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 409 [1/1] (0.79ns)   --->   "%r_V_3787 = add i19 %sext_ln1273_1449, i19 %sext_ln818_751"   --->   Operation 409 'add' 'r_V_3787' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 410 [1/1] (0.00ns)   --->   "%mult_V_2801 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3787, i32 5, i32 18"   --->   Operation 410 'partselect' 'mult_V_2801' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 411 [1/1] (0.00ns)   --->   "%sext_ln17_1963 = sext i14 %mult_V_2801" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 411 'sext' 'sext_ln17_1963' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 412 [1/1] (0.00ns)   --->   "%a_V_286 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_328"   --->   Operation 412 'load' 'a_V_286' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 413 [1/1] (0.00ns)   --->   "%sext_ln1273_1453 = sext i16 %a_V_286"   --->   Operation 413 'sext' 'sext_ln1273_1453' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 414 [1/1] (0.00ns)   --->   "%sext_ln1273_1454 = sext i16 %a_V_286"   --->   Operation 414 'sext' 'sext_ln1273_1454' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 415 [1/1] (0.00ns)   --->   "%sext_ln1273_1455 = sext i16 %a_V_286"   --->   Operation 415 'sext' 'sext_ln1273_1455' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 416 [1/1] (0.00ns)   --->   "%shl_ln1273_884 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_286, i2 0"   --->   Operation 416 'bitconcatenate' 'shl_ln1273_884' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 417 [1/1] (0.00ns)   --->   "%sext_ln1273_1456 = sext i18 %shl_ln1273_884"   --->   Operation 417 'sext' 'sext_ln1273_1456' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 418 [1/1] (0.79ns)   --->   "%r_V_3788 = sub i19 %sext_ln1273_1455, i19 %sext_ln1273_1456"   --->   Operation 418 'sub' 'r_V_3788' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 419 [1/1] (0.00ns)   --->   "%mult_V_2802 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3788, i32 5, i32 18"   --->   Operation 419 'partselect' 'mult_V_2802' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 420 [1/1] (0.00ns)   --->   "%sext_ln818_935 = sext i14 %mult_V_2802"   --->   Operation 420 'sext' 'sext_ln818_935' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 421 [1/1] (0.00ns)   --->   "%sext_ln17_1964 = sext i14 %mult_V_2802" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 421 'sext' 'sext_ln17_1964' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 422 [1/1] (0.00ns)   --->   "%shl_ln1273_885 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_286, i3 0"   --->   Operation 422 'bitconcatenate' 'shl_ln1273_885' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 423 [1/1] (0.00ns)   --->   "%sext_ln1273_1457 = sext i19 %shl_ln1273_885"   --->   Operation 423 'sext' 'sext_ln1273_1457' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 424 [1/1] (0.80ns)   --->   "%r_V_3789 = add i20 %sext_ln1273_1457, i20 %sext_ln1273_1454"   --->   Operation 424 'add' 'r_V_3789' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 425 [1/1] (0.00ns)   --->   "%mult_V_2803 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3789, i32 5, i32 19"   --->   Operation 425 'partselect' 'mult_V_2803' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 426 [1/1] (0.00ns)   --->   "%sext_ln818_938 = sext i15 %mult_V_2803"   --->   Operation 426 'sext' 'sext_ln818_938' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 427 [1/1] (0.80ns)   --->   "%r_V_3792 = sub i20 0, i20 %sext_ln1273_1457"   --->   Operation 427 'sub' 'r_V_3792' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 428 [1/1] (0.00ns)   --->   "%shl_ln1273_886 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_286, i1 0"   --->   Operation 428 'bitconcatenate' 'shl_ln1273_886' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 429 [1/1] (0.00ns)   --->   "%sext_ln1273_1458 = sext i17 %shl_ln1273_886"   --->   Operation 429 'sext' 'sext_ln1273_1458' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 430 [1/1] (0.00ns)   --->   "%sext_ln1273_1459 = sext i17 %shl_ln1273_886"   --->   Operation 430 'sext' 'sext_ln1273_1459' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 431 [1/1] (0.80ns)   --->   "%r_V_3790 = sub i20 %r_V_3792, i20 %sext_ln1273_1459"   --->   Operation 431 'sub' 'r_V_3790' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 432 [1/1] (0.00ns)   --->   "%mult_V_2804 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3790, i32 5, i32 19"   --->   Operation 432 'partselect' 'mult_V_2804' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 433 [1/1] (0.79ns)   --->   "%r_V_3791 = sub i19 %sext_ln1273_1456, i19 %sext_ln1273_1455"   --->   Operation 433 'sub' 'r_V_3791' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 434 [1/1] (0.00ns)   --->   "%mult_V_2805 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3791, i32 5, i32 18"   --->   Operation 434 'partselect' 'mult_V_2805' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 435 [1/1] (0.00ns)   --->   "%sext_ln17_1965 = sext i14 %mult_V_2805" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 435 'sext' 'sext_ln17_1965' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 436 [1/1] (0.00ns)   --->   "%mult_V_2806 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3792, i32 5, i32 19"   --->   Operation 436 'partselect' 'mult_V_2806' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 437 [1/1] (0.00ns)   --->   "%sext_ln818_940 = sext i15 %mult_V_2806"   --->   Operation 437 'sext' 'sext_ln818_940' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 438 [1/1] (0.79ns)   --->   "%r_V_3793 = sub i18 0, i18 %sext_ln1273_1458"   --->   Operation 438 'sub' 'r_V_3793' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 439 [1/1] (0.00ns)   --->   "%mult_V_2807 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_3793, i32 5, i32 17"   --->   Operation 439 'partselect' 'mult_V_2807' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 440 [1/1] (0.00ns)   --->   "%sext_ln17_1966 = sext i13 %mult_V_2807" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 440 'sext' 'sext_ln17_1966' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 441 [1/1] (0.80ns)   --->   "%r_V_3794 = sub i20 %sext_ln1273_1454, i20 %sext_ln1273_1457"   --->   Operation 441 'sub' 'r_V_3794' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 442 [1/1] (0.00ns)   --->   "%mult_V_2808 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3794, i32 5, i32 19"   --->   Operation 442 'partselect' 'mult_V_2808' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 443 [1/1] (0.00ns)   --->   "%sext_ln818_941 = sext i15 %mult_V_2808"   --->   Operation 443 'sext' 'sext_ln818_941' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 444 [1/1] (0.80ns)   --->   "%r_V_3795 = sub i20 %sext_ln1273_1457, i20 %sext_ln1273_1459"   --->   Operation 444 'sub' 'r_V_3795' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 445 [1/1] (0.00ns)   --->   "%mult_V_2809 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3795, i32 5, i32 19"   --->   Operation 445 'partselect' 'mult_V_2809' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 446 [1/1] (0.00ns)   --->   "%sext_ln818_942 = sext i15 %mult_V_2809"   --->   Operation 446 'sext' 'sext_ln818_942' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 447 [1/1] (0.78ns)   --->   "%r_V_3796 = sub i17 0, i17 %sext_ln1273_1453"   --->   Operation 447 'sub' 'r_V_3796' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 448 [1/1] (0.00ns)   --->   "%mult_V_2810 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_3796, i32 5, i32 16"   --->   Operation 448 'partselect' 'mult_V_2810' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 449 [1/1] (0.00ns)   --->   "%sext_ln17_1967 = sext i12 %mult_V_2810" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 449 'sext' 'sext_ln17_1967' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 450 [1/1] (0.00ns)   --->   "%a_V_287 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_333"   --->   Operation 450 'load' 'a_V_287' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 451 [1/1] (0.00ns)   --->   "%sext_ln1273_1460 = sext i16 %a_V_287"   --->   Operation 451 'sext' 'sext_ln1273_1460' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 452 [1/1] (0.00ns)   --->   "%shl_ln1273_887 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_287, i2 0"   --->   Operation 452 'bitconcatenate' 'shl_ln1273_887' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 453 [1/1] (0.00ns)   --->   "%sext_ln1273_1461 = sext i18 %shl_ln1273_887"   --->   Operation 453 'sext' 'sext_ln1273_1461' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 454 [1/1] (0.79ns)   --->   "%r_V_3797 = sub i19 0, i19 %sext_ln1273_1461"   --->   Operation 454 'sub' 'r_V_3797' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 455 [1/1] (0.00ns)   --->   "%mult_V_2811 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3797, i32 5, i32 18"   --->   Operation 455 'partselect' 'mult_V_2811' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 456 [1/1] (0.00ns)   --->   "%sext_ln818_943 = sext i14 %mult_V_2811"   --->   Operation 456 'sext' 'sext_ln818_943' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 457 [1/1] (0.00ns)   --->   "%sext_ln17_1968 = sext i14 %mult_V_2811" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 457 'sext' 'sext_ln17_1968' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 458 [1/1] (0.00ns)   --->   "%mult_V_2812 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_287, i32 4, i32 15"   --->   Operation 458 'partselect' 'mult_V_2812' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 459 [1/1] (0.00ns)   --->   "%sext_ln17_1969 = sext i12 %mult_V_2812" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 459 'sext' 'sext_ln17_1969' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 460 [1/1] (0.00ns)   --->   "%sext_ln17_1970 = sext i12 %mult_V_2812" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 460 'sext' 'sext_ln17_1970' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 461 [1/1] (0.00ns)   --->   "%shl_ln1273_888 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_287, i3 0"   --->   Operation 461 'bitconcatenate' 'shl_ln1273_888' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 462 [1/1] (0.00ns)   --->   "%sext_ln1273_1462 = sext i19 %shl_ln1273_888"   --->   Operation 462 'sext' 'sext_ln1273_1462' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 463 [1/1] (0.00ns)   --->   "%shl_ln1273_889 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_287, i1 0"   --->   Operation 463 'bitconcatenate' 'shl_ln1273_889' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 464 [1/1] (0.00ns)   --->   "%sext_ln1273_1463 = sext i17 %shl_ln1273_889"   --->   Operation 464 'sext' 'sext_ln1273_1463' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 465 [1/1] (0.80ns)   --->   "%r_V_3798 = sub i20 %sext_ln1273_1462, i20 %sext_ln1273_1463"   --->   Operation 465 'sub' 'r_V_3798' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 466 [1/1] (0.00ns)   --->   "%mult_V_2813 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3798, i32 5, i32 19"   --->   Operation 466 'partselect' 'mult_V_2813' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 467 [1/1] (0.00ns)   --->   "%sext_ln818_944 = sext i15 %mult_V_2813"   --->   Operation 467 'sext' 'sext_ln818_944' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 468 [1/1] (0.79ns)   --->   "%r_V_3799 = sub i19 %sext_ln1273_1460, i19 %sext_ln1273_1461"   --->   Operation 468 'sub' 'r_V_3799' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 469 [1/1] (0.00ns)   --->   "%mult_V_2814 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3799, i32 5, i32 18"   --->   Operation 469 'partselect' 'mult_V_2814' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 470 [1/1] (0.00ns)   --->   "%sext_ln17_1971 = sext i14 %mult_V_2814" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 470 'sext' 'sext_ln17_1971' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 471 [1/1] (0.79ns)   --->   "%r_V_3800 = add i19 %sext_ln1273_1461, i19 %sext_ln1273_1460"   --->   Operation 471 'add' 'r_V_3800' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 472 [1/1] (0.00ns)   --->   "%mult_V_2815 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3800, i32 5, i32 18"   --->   Operation 472 'partselect' 'mult_V_2815' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 473 [1/1] (0.00ns)   --->   "%sext_ln17_1972 = sext i14 %mult_V_2815" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 473 'sext' 'sext_ln17_1972' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 474 [1/1] (0.00ns)   --->   "%mult_V_2816 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %a_V_287, i32 2, i32 15"   --->   Operation 474 'partselect' 'mult_V_2816' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 475 [1/1] (0.00ns)   --->   "%a_V_288 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_334"   --->   Operation 475 'load' 'a_V_288' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 476 [1/1] (0.00ns)   --->   "%sext_ln818_758 = sext i16 %a_V_288"   --->   Operation 476 'sext' 'sext_ln818_758' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 477 [1/1] (0.00ns)   --->   "%sext_ln818_759 = sext i16 %a_V_288"   --->   Operation 477 'sext' 'sext_ln818_759' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 478 [1/1] (0.00ns)   --->   "%mult_V_2817 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %a_V_288, i32 2, i32 15"   --->   Operation 478 'partselect' 'mult_V_2817' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 479 [1/1] (0.00ns)   --->   "%sext_ln818_761 = sext i14 %mult_V_2817"   --->   Operation 479 'sext' 'sext_ln818_761' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 480 [1/1] (0.00ns)   --->   "%sext_ln17_1974 = sext i14 %mult_V_2817" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 480 'sext' 'sext_ln17_1974' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 481 [1/1] (0.00ns)   --->   "%shl_ln1273_890 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_288, i2 0"   --->   Operation 481 'bitconcatenate' 'shl_ln1273_890' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 482 [1/1] (0.00ns)   --->   "%sext_ln1273_1464 = sext i18 %shl_ln1273_890"   --->   Operation 482 'sext' 'sext_ln1273_1464' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 483 [1/1] (0.79ns)   --->   "%r_V_3808 = sub i19 0, i19 %sext_ln1273_1464"   --->   Operation 483 'sub' 'r_V_3808' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 484 [1/1] (0.80ns)   --->   "%r_V_3801 = sub i19 %r_V_3808, i19 %sext_ln818_759"   --->   Operation 484 'sub' 'r_V_3801' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 485 [1/1] (0.00ns)   --->   "%mult_V_2818 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3801, i32 5, i32 18"   --->   Operation 485 'partselect' 'mult_V_2818' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 486 [1/1] (0.00ns)   --->   "%sext_ln818_946 = sext i14 %mult_V_2818"   --->   Operation 486 'sext' 'sext_ln818_946' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 487 [1/1] (0.79ns)   --->   "%r_V_3802 = sub i19 %sext_ln818_759, i19 %sext_ln1273_1464"   --->   Operation 487 'sub' 'r_V_3802' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 488 [1/1] (0.00ns)   --->   "%mult_V_2819 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3802, i32 5, i32 18"   --->   Operation 488 'partselect' 'mult_V_2819' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 489 [1/1] (0.00ns)   --->   "%sext_ln17_1975 = sext i14 %mult_V_2819" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 489 'sext' 'sext_ln17_1975' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 490 [1/1] (0.00ns)   --->   "%shl_ln1273_891 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_288, i3 0"   --->   Operation 490 'bitconcatenate' 'shl_ln1273_891' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 491 [1/1] (0.00ns)   --->   "%sext_ln1273_1465 = sext i19 %shl_ln1273_891"   --->   Operation 491 'sext' 'sext_ln1273_1465' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 492 [1/1] (0.00ns)   --->   "%shl_ln1273_892 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_288, i1 0"   --->   Operation 492 'bitconcatenate' 'shl_ln1273_892' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 493 [1/1] (0.00ns)   --->   "%sext_ln1273_1466 = sext i17 %shl_ln1273_892"   --->   Operation 493 'sext' 'sext_ln1273_1466' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 494 [1/1] (0.80ns)   --->   "%r_V_3803 = sub i20 %sext_ln1273_1465, i20 %sext_ln1273_1466"   --->   Operation 494 'sub' 'r_V_3803' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 495 [1/1] (0.00ns)   --->   "%mult_V_2820 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3803, i32 5, i32 19"   --->   Operation 495 'partselect' 'mult_V_2820' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 496 [1/1] (0.00ns)   --->   "%mult_V_2821 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_288, i32 4, i32 15"   --->   Operation 496 'partselect' 'mult_V_2821' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 497 [1/1] (0.00ns)   --->   "%sext_ln17_1976 = sext i12 %mult_V_2821" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 497 'sext' 'sext_ln17_1976' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 498 [1/1] (0.79ns)   --->   "%r_V_3804 = add i19 %sext_ln1273_1464, i19 %sext_ln818_759"   --->   Operation 498 'add' 'r_V_3804' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 499 [1/1] (0.00ns)   --->   "%mult_V_2822 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3804, i32 5, i32 18"   --->   Operation 499 'partselect' 'mult_V_2822' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 500 [1/1] (0.00ns)   --->   "%sext_ln17_1977 = sext i14 %mult_V_2822" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 500 'sext' 'sext_ln17_1977' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 501 [1/1] (0.00ns)   --->   "%mult_V_2823 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_288, i32 3, i32 15"   --->   Operation 501 'partselect' 'mult_V_2823' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 502 [1/1] (0.00ns)   --->   "%sext_ln17_1978 = sext i13 %mult_V_2823" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 502 'sext' 'sext_ln17_1978' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 503 [1/1] (0.80ns)   --->   "%r_V_3805 = sub i20 %sext_ln818_758, i20 %sext_ln1273_1465"   --->   Operation 503 'sub' 'r_V_3805' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 504 [1/1] (0.00ns)   --->   "%mult_V_2824 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3805, i32 5, i32 19"   --->   Operation 504 'partselect' 'mult_V_2824' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 505 [1/1] (0.80ns)   --->   "%r_V_3806 = sub i20 %sext_ln1273_1465, i20 %sext_ln818_758"   --->   Operation 505 'sub' 'r_V_3806' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 506 [1/1] (0.00ns)   --->   "%mult_V_2825 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3806, i32 5, i32 19"   --->   Operation 506 'partselect' 'mult_V_2825' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 507 [1/1] (0.80ns)   --->   "%r_V_3807 = sub i20 0, i20 %sext_ln1273_1465"   --->   Operation 507 'sub' 'r_V_3807' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 508 [1/1] (0.00ns)   --->   "%mult_V_2826 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3807, i32 5, i32 19"   --->   Operation 508 'partselect' 'mult_V_2826' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 509 [1/1] (0.00ns)   --->   "%sext_ln818_950 = sext i15 %mult_V_2826"   --->   Operation 509 'sext' 'sext_ln818_950' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 510 [1/1] (0.00ns)   --->   "%mult_V_2827 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3808, i32 5, i32 18"   --->   Operation 510 'partselect' 'mult_V_2827' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 511 [1/1] (0.00ns)   --->   "%sext_ln818_951 = sext i14 %mult_V_2827"   --->   Operation 511 'sext' 'sext_ln818_951' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 512 [1/1] (0.00ns)   --->   "%a_V_289 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_335"   --->   Operation 512 'load' 'a_V_289' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 513 [1/1] (0.00ns)   --->   "%sext_ln818_764 = sext i16 %a_V_289"   --->   Operation 513 'sext' 'sext_ln818_764' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 514 [1/1] (0.00ns)   --->   "%sext_ln818_765 = sext i16 %a_V_289"   --->   Operation 514 'sext' 'sext_ln818_765' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 515 [1/1] (0.00ns)   --->   "%sext_ln818_766 = sext i16 %a_V_289"   --->   Operation 515 'sext' 'sext_ln818_766' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 516 [1/1] (0.00ns)   --->   "%mult_V_2828 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_289, i32 4, i32 15"   --->   Operation 516 'partselect' 'mult_V_2828' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 517 [1/1] (0.00ns)   --->   "%sext_ln17_1979 = sext i12 %mult_V_2828" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 517 'sext' 'sext_ln17_1979' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 518 [1/1] (0.00ns)   --->   "%shl_ln1273_893 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_289, i2 0"   --->   Operation 518 'bitconcatenate' 'shl_ln1273_893' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 519 [1/1] (0.00ns)   --->   "%sext_ln1273_1467 = sext i18 %shl_ln1273_893"   --->   Operation 519 'sext' 'sext_ln1273_1467' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 520 [1/1] (0.00ns)   --->   "%sext_ln1273_1468 = sext i18 %shl_ln1273_893"   --->   Operation 520 'sext' 'sext_ln1273_1468' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 521 [1/1] (0.79ns)   --->   "%r_V_3809 = add i19 %sext_ln1273_1468, i19 %sext_ln818_766"   --->   Operation 521 'add' 'r_V_3809' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 522 [1/1] (0.00ns)   --->   "%mult_V_2829 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3809, i32 5, i32 18"   --->   Operation 522 'partselect' 'mult_V_2829' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 523 [1/1] (0.00ns)   --->   "%sext_ln17_1980 = sext i14 %mult_V_2829" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 523 'sext' 'sext_ln17_1980' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 524 [1/1] (0.00ns)   --->   "%mult_V_2830 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %a_V_289, i32 2, i32 15"   --->   Operation 524 'partselect' 'mult_V_2830' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 525 [1/1] (0.00ns)   --->   "%sext_ln17_1981 = sext i14 %mult_V_2830" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 525 'sext' 'sext_ln17_1981' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 526 [1/1] (0.00ns)   --->   "%shl_ln1273_894 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_289, i3 0"   --->   Operation 526 'bitconcatenate' 'shl_ln1273_894' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 527 [1/1] (0.00ns)   --->   "%sext_ln1273_1469 = sext i19 %shl_ln1273_894"   --->   Operation 527 'sext' 'sext_ln1273_1469' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 528 [1/1] (0.80ns)   --->   "%r_V_3810 = sub i20 %sext_ln1273_1469, i20 %sext_ln818_765"   --->   Operation 528 'sub' 'r_V_3810' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 529 [1/1] (0.00ns)   --->   "%mult_V_2831 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3810, i32 5, i32 19"   --->   Operation 529 'partselect' 'mult_V_2831' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 530 [1/1] (0.00ns)   --->   "%sext_ln818_952 = sext i15 %mult_V_2831"   --->   Operation 530 'sext' 'sext_ln818_952' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 531 [1/1] (1.94ns)   --->   "%r_V_3811 = mul i21 %sext_ln818_764, i21 13"   --->   Operation 531 'mul' 'r_V_3811' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 532 [1/1] (0.00ns)   --->   "%mult_V_2832 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3811, i32 5, i32 20"   --->   Operation 532 'partselect' 'mult_V_2832' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 533 [1/1] (0.79ns)   --->   "%r_V_3812 = sub i19 0, i19 %sext_ln1273_1468"   --->   Operation 533 'sub' 'r_V_3812' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 534 [1/1] (0.00ns)   --->   "%mult_V_2833 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3812, i32 5, i32 18"   --->   Operation 534 'partselect' 'mult_V_2833' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 535 [1/1] (0.00ns)   --->   "%sext_ln17_1982 = sext i14 %mult_V_2833" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 535 'sext' 'sext_ln17_1982' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 536 [1/1] (0.00ns)   --->   "%shl_ln1273_895 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_289, i4 0"   --->   Operation 536 'bitconcatenate' 'shl_ln1273_895' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 537 [1/1] (0.00ns)   --->   "%sext_ln1273_1470 = sext i20 %shl_ln1273_895"   --->   Operation 537 'sext' 'sext_ln1273_1470' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 538 [1/1] (0.80ns)   --->   "%r_V_3813 = sub i21 %sext_ln1273_1467, i21 %sext_ln1273_1470"   --->   Operation 538 'sub' 'r_V_3813' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 539 [1/1] (0.00ns)   --->   "%mult_V_2834 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3813, i32 5, i32 20"   --->   Operation 539 'partselect' 'mult_V_2834' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 540 [1/1] (0.00ns)   --->   "%a_V_290 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_336"   --->   Operation 540 'load' 'a_V_290' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 541 [1/1] (0.00ns)   --->   "%sext_ln1273_1471 = sext i16 %a_V_290"   --->   Operation 541 'sext' 'sext_ln1273_1471' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 542 [1/1] (0.00ns)   --->   "%sext_ln1273_1472 = sext i16 %a_V_290"   --->   Operation 542 'sext' 'sext_ln1273_1472' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 543 [1/1] (0.00ns)   --->   "%shl_ln1273_896 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_290, i2 0"   --->   Operation 543 'bitconcatenate' 'shl_ln1273_896' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 544 [1/1] (0.00ns)   --->   "%sext_ln1273_1473 = sext i18 %shl_ln1273_896"   --->   Operation 544 'sext' 'sext_ln1273_1473' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 545 [1/1] (0.79ns)   --->   "%r_V_3814 = sub i19 0, i19 %sext_ln1273_1473"   --->   Operation 545 'sub' 'r_V_3814' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 546 [1/1] (0.00ns)   --->   "%mult_V_2835 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3814, i32 5, i32 18"   --->   Operation 546 'partselect' 'mult_V_2835' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 547 [1/1] (0.00ns)   --->   "%sext_ln17_1983 = sext i14 %mult_V_2835" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 547 'sext' 'sext_ln17_1983' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 548 [1/1] (0.00ns)   --->   "%shl_ln1273_897 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_290, i1 0"   --->   Operation 548 'bitconcatenate' 'shl_ln1273_897' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 549 [1/1] (0.00ns)   --->   "%sext_ln1273_1474 = sext i17 %shl_ln1273_897"   --->   Operation 549 'sext' 'sext_ln1273_1474' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 550 [1/1] (0.00ns)   --->   "%sext_ln1273_1475 = sext i17 %shl_ln1273_897"   --->   Operation 550 'sext' 'sext_ln1273_1475' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 551 [1/1] (0.79ns)   --->   "%r_V_3815 = sub i18 0, i18 %sext_ln1273_1475"   --->   Operation 551 'sub' 'r_V_3815' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 552 [1/1] (0.00ns)   --->   "%mult_V_2836 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_3815, i32 5, i32 17"   --->   Operation 552 'partselect' 'mult_V_2836' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 553 [1/1] (0.00ns)   --->   "%sext_ln17_1984 = sext i13 %mult_V_2836" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 553 'sext' 'sext_ln17_1984' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 554 [1/1] (0.00ns)   --->   "%mult_V_2837 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_290, i32 3, i32 15"   --->   Operation 554 'partselect' 'mult_V_2837' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 555 [1/1] (0.00ns)   --->   "%sext_ln17_1985 = sext i13 %mult_V_2837" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 555 'sext' 'sext_ln17_1985' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 556 [1/1] (0.00ns)   --->   "%shl_ln1273_898 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_290, i3 0"   --->   Operation 556 'bitconcatenate' 'shl_ln1273_898' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 557 [1/1] (0.00ns)   --->   "%sext_ln1273_1476 = sext i19 %shl_ln1273_898"   --->   Operation 557 'sext' 'sext_ln1273_1476' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 558 [1/1] (0.80ns)   --->   "%r_V_3816 = add i20 %sext_ln1273_1476, i20 %sext_ln1273_1471"   --->   Operation 558 'add' 'r_V_3816' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 559 [1/1] (0.00ns)   --->   "%mult_V_2838 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3816, i32 5, i32 19"   --->   Operation 559 'partselect' 'mult_V_2838' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 560 [1/1] (0.00ns)   --->   "%sext_ln818_953 = sext i15 %mult_V_2838"   --->   Operation 560 'sext' 'sext_ln818_953' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 561 [1/1] (0.79ns)   --->   "%r_V_3817 = add i19 %sext_ln1273_1473, i19 %sext_ln1273_1472"   --->   Operation 561 'add' 'r_V_3817' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 562 [1/1] (0.00ns)   --->   "%mult_V_2839 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3817, i32 5, i32 18"   --->   Operation 562 'partselect' 'mult_V_2839' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 563 [1/1] (0.00ns)   --->   "%sext_ln17_1986 = sext i14 %mult_V_2839" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 563 'sext' 'sext_ln17_1986' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 564 [1/1] (0.80ns)   --->   "%r_V_3818 = sub i20 %sext_ln1273_1474, i20 %sext_ln1273_1476"   --->   Operation 564 'sub' 'r_V_3818' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 565 [1/1] (0.00ns)   --->   "%mult_V_2840 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3818, i32 5, i32 19"   --->   Operation 565 'partselect' 'mult_V_2840' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 566 [1/1] (0.00ns)   --->   "%sext_ln818_954 = sext i15 %mult_V_2840"   --->   Operation 566 'sext' 'sext_ln818_954' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 567 [1/1] (0.79ns)   --->   "%r_V_3819 = sub i19 %sext_ln1273_1472, i19 %sext_ln1273_1473"   --->   Operation 567 'sub' 'r_V_3819' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 568 [1/1] (0.00ns)   --->   "%mult_V_2841 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3819, i32 5, i32 18"   --->   Operation 568 'partselect' 'mult_V_2841' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 569 [1/1] (0.00ns)   --->   "%sext_ln17_1987 = sext i14 %mult_V_2841" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 569 'sext' 'sext_ln17_1987' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 570 [1/1] (0.80ns)   --->   "%r_V_3820 = sub i19 %r_V_3814, i19 %sext_ln1273_1472"   --->   Operation 570 'sub' 'r_V_3820' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 571 [1/1] (0.00ns)   --->   "%mult_V_2842 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3820, i32 5, i32 18"   --->   Operation 571 'partselect' 'mult_V_2842' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 572 [1/1] (0.00ns)   --->   "%sext_ln17_1988 = sext i14 %mult_V_2842" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 572 'sext' 'sext_ln17_1988' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 573 [1/1] (0.80ns)   --->   "%r_V_3821 = sub i20 %sext_ln1273_1476, i20 %sext_ln1273_1471"   --->   Operation 573 'sub' 'r_V_3821' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 574 [1/1] (0.00ns)   --->   "%mult_V_2843 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3821, i32 5, i32 19"   --->   Operation 574 'partselect' 'mult_V_2843' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 575 [1/1] (0.00ns)   --->   "%sext_ln818_955 = sext i15 %mult_V_2843"   --->   Operation 575 'sext' 'sext_ln818_955' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 576 [1/1] (0.00ns)   --->   "%a_V_291 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_337"   --->   Operation 576 'load' 'a_V_291' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 577 [1/1] (0.00ns)   --->   "%sext_ln1273_1477 = sext i16 %a_V_291"   --->   Operation 577 'sext' 'sext_ln1273_1477' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 578 [1/1] (0.00ns)   --->   "%sext_ln1273_1478 = sext i16 %a_V_291"   --->   Operation 578 'sext' 'sext_ln1273_1478' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 579 [1/1] (0.78ns)   --->   "%r_V_3822 = sub i17 0, i17 %sext_ln1273_1478"   --->   Operation 579 'sub' 'r_V_3822' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 580 [1/1] (0.00ns)   --->   "%mult_V_2844 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_3822, i32 5, i32 16"   --->   Operation 580 'partselect' 'mult_V_2844' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 581 [1/1] (0.00ns)   --->   "%sext_ln17_1989 = sext i12 %mult_V_2844" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 581 'sext' 'sext_ln17_1989' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 582 [1/1] (0.00ns)   --->   "%shl_ln1273_899 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_291, i2 0"   --->   Operation 582 'bitconcatenate' 'shl_ln1273_899' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 583 [1/1] (0.00ns)   --->   "%sext_ln1273_1479 = sext i18 %shl_ln1273_899"   --->   Operation 583 'sext' 'sext_ln1273_1479' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 584 [1/1] (0.79ns)   --->   "%r_V_3823 = add i19 %sext_ln1273_1479, i19 %sext_ln1273_1477"   --->   Operation 584 'add' 'r_V_3823' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 585 [1/1] (0.00ns)   --->   "%mult_V_2845 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3823, i32 5, i32 18"   --->   Operation 585 'partselect' 'mult_V_2845' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 586 [1/1] (0.00ns)   --->   "%sext_ln818_956 = sext i14 %mult_V_2845"   --->   Operation 586 'sext' 'sext_ln818_956' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 587 [1/1] (0.00ns)   --->   "%sext_ln17_1990 = sext i14 %mult_V_2845" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 587 'sext' 'sext_ln17_1990' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 588 [1/1] (0.79ns)   --->   "%r_V_3824 = sub i19 %sext_ln1273_1477, i19 %sext_ln1273_1479"   --->   Operation 588 'sub' 'r_V_3824' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 589 [1/1] (0.00ns)   --->   "%mult_V_2846 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3824, i32 5, i32 18"   --->   Operation 589 'partselect' 'mult_V_2846' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 590 [1/1] (0.00ns)   --->   "%sext_ln17_1991 = sext i14 %mult_V_2846" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 590 'sext' 'sext_ln17_1991' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 591 [1/1] (0.00ns)   --->   "%mult_V_2847 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_291, i32 3, i32 15"   --->   Operation 591 'partselect' 'mult_V_2847' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 592 [1/1] (0.00ns)   --->   "%sext_ln17_1992 = sext i13 %mult_V_2847" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 592 'sext' 'sext_ln17_1992' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 593 [1/1] (0.00ns)   --->   "%shl_ln1273_900 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_291, i1 0"   --->   Operation 593 'bitconcatenate' 'shl_ln1273_900' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 594 [1/1] (0.00ns)   --->   "%sext_ln1273_1480 = sext i17 %shl_ln1273_900"   --->   Operation 594 'sext' 'sext_ln1273_1480' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 595 [1/1] (0.79ns)   --->   "%r_V_3825 = sub i18 0, i18 %sext_ln1273_1480"   --->   Operation 595 'sub' 'r_V_3825' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 596 [1/1] (0.00ns)   --->   "%mult_V_2848 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_3825, i32 5, i32 17"   --->   Operation 596 'partselect' 'mult_V_2848' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 597 [1/1] (0.00ns)   --->   "%sext_ln17_1993 = sext i13 %mult_V_2848" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 597 'sext' 'sext_ln17_1993' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 598 [1/1] (0.00ns)   --->   "%a_V_292 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_338"   --->   Operation 598 'load' 'a_V_292' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 599 [1/1] (0.00ns)   --->   "%sext_ln1273_1481 = sext i16 %a_V_292"   --->   Operation 599 'sext' 'sext_ln1273_1481' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 600 [1/1] (0.00ns)   --->   "%sext_ln1273_1482 = sext i16 %a_V_292"   --->   Operation 600 'sext' 'sext_ln1273_1482' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 601 [1/1] (0.00ns)   --->   "%sext_ln1273_1483 = sext i16 %a_V_292"   --->   Operation 601 'sext' 'sext_ln1273_1483' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 602 [1/1] (0.00ns)   --->   "%shl_ln1273_901 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_292, i2 0"   --->   Operation 602 'bitconcatenate' 'shl_ln1273_901' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 603 [1/1] (0.00ns)   --->   "%sext_ln1273_1484 = sext i18 %shl_ln1273_901"   --->   Operation 603 'sext' 'sext_ln1273_1484' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 604 [1/1] (0.79ns)   --->   "%r_V_3826 = sub i19 0, i19 %sext_ln1273_1484"   --->   Operation 604 'sub' 'r_V_3826' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 605 [1/1] (0.00ns)   --->   "%mult_V_2849 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3826, i32 5, i32 18"   --->   Operation 605 'partselect' 'mult_V_2849' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 606 [1/1] (0.00ns)   --->   "%sext_ln17_1994 = sext i14 %mult_V_2849" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 606 'sext' 'sext_ln17_1994' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 607 [1/1] (0.00ns)   --->   "%shl_ln1273_902 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_292, i1 0"   --->   Operation 607 'bitconcatenate' 'shl_ln1273_902' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 608 [1/1] (0.00ns)   --->   "%sext_ln1273_1485 = sext i17 %shl_ln1273_902"   --->   Operation 608 'sext' 'sext_ln1273_1485' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 609 [1/1] (0.79ns)   --->   "%r_V_3827 = sub i18 0, i18 %sext_ln1273_1485"   --->   Operation 609 'sub' 'r_V_3827' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 610 [1/1] (0.00ns)   --->   "%mult_V_2850 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_3827, i32 5, i32 17"   --->   Operation 610 'partselect' 'mult_V_2850' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 611 [1/1] (0.00ns)   --->   "%sext_ln17_1995 = sext i13 %mult_V_2850" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 611 'sext' 'sext_ln17_1995' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 612 [1/1] (0.00ns)   --->   "%sext_ln17_1996 = sext i13 %mult_V_2850" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 612 'sext' 'sext_ln17_1996' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 613 [1/1] (0.79ns)   --->   "%r_V_3828 = sub i19 %sext_ln1273_1484, i19 %sext_ln1273_1483"   --->   Operation 613 'sub' 'r_V_3828' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 614 [1/1] (0.00ns)   --->   "%mult_V_2851 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3828, i32 5, i32 18"   --->   Operation 614 'partselect' 'mult_V_2851' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 615 [1/1] (0.00ns)   --->   "%sext_ln17_1997 = sext i14 %mult_V_2851" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 615 'sext' 'sext_ln17_1997' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 616 [1/1] (0.00ns)   --->   "%shl_ln1273_903 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_292, i3 0"   --->   Operation 616 'bitconcatenate' 'shl_ln1273_903' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 617 [1/1] (0.00ns)   --->   "%sext_ln1273_1486 = sext i19 %shl_ln1273_903"   --->   Operation 617 'sext' 'sext_ln1273_1486' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 618 [1/1] (0.80ns)   --->   "%r_V_3829 = sub i20 %sext_ln1273_1486, i20 %sext_ln1273_1482"   --->   Operation 618 'sub' 'r_V_3829' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 619 [1/1] (0.00ns)   --->   "%mult_V_2852 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3829, i32 5, i32 19"   --->   Operation 619 'partselect' 'mult_V_2852' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 620 [1/1] (0.00ns)   --->   "%sext_ln818_957 = sext i15 %mult_V_2852"   --->   Operation 620 'sext' 'sext_ln818_957' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 621 [1/1] (0.79ns)   --->   "%r_V_3830 = add i19 %sext_ln1273_1484, i19 %sext_ln1273_1483"   --->   Operation 621 'add' 'r_V_3830' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 622 [1/1] (0.00ns)   --->   "%mult_V_2853 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3830, i32 5, i32 18"   --->   Operation 622 'partselect' 'mult_V_2853' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 623 [1/1] (0.00ns)   --->   "%sext_ln17_1998 = sext i14 %mult_V_2853" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 623 'sext' 'sext_ln17_1998' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 624 [1/1] (0.80ns)   --->   "%r_V_3831 = sub i19 %r_V_3826, i19 %sext_ln1273_1483"   --->   Operation 624 'sub' 'r_V_3831' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 625 [1/1] (0.00ns)   --->   "%mult_V_2854 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3831, i32 5, i32 18"   --->   Operation 625 'partselect' 'mult_V_2854' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 626 [1/1] (0.00ns)   --->   "%sext_ln17_1999 = sext i14 %mult_V_2854" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 626 'sext' 'sext_ln17_1999' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 627 [1/1] (0.00ns)   --->   "%mult_V_2855 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %a_V_292, i32 2, i32 15"   --->   Operation 627 'partselect' 'mult_V_2855' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 628 [1/1] (0.00ns)   --->   "%sext_ln17_2000 = sext i14 %mult_V_2855" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 628 'sext' 'sext_ln17_2000' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 629 [1/1] (1.94ns)   --->   "%r_V_3832 = mul i21 %sext_ln1273_1481, i21 11"   --->   Operation 629 'mul' 'r_V_3832' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 630 [1/1] (0.00ns)   --->   "%mult_V_2856 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3832, i32 5, i32 20"   --->   Operation 630 'partselect' 'mult_V_2856' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 631 [1/1] (0.00ns)   --->   "%a_V_293 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_339"   --->   Operation 631 'load' 'a_V_293' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 632 [1/1] (0.00ns)   --->   "%sext_ln1273_1487 = sext i16 %a_V_293"   --->   Operation 632 'sext' 'sext_ln1273_1487' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 633 [1/1] (0.00ns)   --->   "%sext_ln1273_1488 = sext i16 %a_V_293"   --->   Operation 633 'sext' 'sext_ln1273_1488' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 634 [1/1] (0.00ns)   --->   "%shl_ln1273_904 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_293, i2 0"   --->   Operation 634 'bitconcatenate' 'shl_ln1273_904' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 635 [1/1] (0.00ns)   --->   "%sext_ln1273_1489 = sext i18 %shl_ln1273_904"   --->   Operation 635 'sext' 'sext_ln1273_1489' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 636 [1/1] (0.79ns)   --->   "%r_V_3833 = sub i19 %sext_ln1273_1489, i19 %sext_ln1273_1488"   --->   Operation 636 'sub' 'r_V_3833' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 637 [1/1] (0.00ns)   --->   "%mult_V_2857 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3833, i32 5, i32 18"   --->   Operation 637 'partselect' 'mult_V_2857' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 638 [1/1] (0.00ns)   --->   "%sext_ln17_2001 = sext i14 %mult_V_2857" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 638 'sext' 'sext_ln17_2001' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 639 [1/1] (0.00ns)   --->   "%mult_V_2858 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_293, i32 4, i32 15"   --->   Operation 639 'partselect' 'mult_V_2858' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 640 [1/1] (0.00ns)   --->   "%sext_ln17_2002 = sext i12 %mult_V_2858" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 640 'sext' 'sext_ln17_2002' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 641 [1/1] (0.79ns)   --->   "%r_V_3836 = sub i19 0, i19 %sext_ln1273_1489"   --->   Operation 641 'sub' 'r_V_3836' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 642 [1/1] (0.80ns)   --->   "%r_V_3834 = sub i19 %r_V_3836, i19 %sext_ln1273_1488"   --->   Operation 642 'sub' 'r_V_3834' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 643 [1/1] (0.00ns)   --->   "%mult_V_2859 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3834, i32 5, i32 18"   --->   Operation 643 'partselect' 'mult_V_2859' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 644 [1/1] (1.94ns)   --->   "%r_V_3835 = mul i21 %sext_ln1273_1487, i21 2097141"   --->   Operation 644 'mul' 'r_V_3835' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 645 [1/1] (0.00ns)   --->   "%mult_V_2860 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3835, i32 5, i32 20"   --->   Operation 645 'partselect' 'mult_V_2860' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 646 [1/1] (0.00ns)   --->   "%mult_V_2861 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3836, i32 5, i32 18"   --->   Operation 646 'partselect' 'mult_V_2861' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 647 [1/1] (0.00ns)   --->   "%sext_ln17_2004 = sext i14 %mult_V_2861" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 647 'sext' 'sext_ln17_2004' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 648 [1/1] (0.00ns)   --->   "%mult_V_2862 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %a_V_293, i32 5, i32 15"   --->   Operation 648 'partselect' 'mult_V_2862' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 649 [1/1] (0.00ns)   --->   "%sext_ln17_2005 = sext i11 %mult_V_2862" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 649 'sext' 'sext_ln17_2005' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 650 [1/1] (0.00ns)   --->   "%shl_ln1273_905 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_293, i3 0"   --->   Operation 650 'bitconcatenate' 'shl_ln1273_905' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 651 [1/1] (0.00ns)   --->   "%sext_ln1273_1490 = sext i19 %shl_ln1273_905"   --->   Operation 651 'sext' 'sext_ln1273_1490' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 652 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_2060 = sub i20 0, i20 %sext_ln1273_1490"   --->   Operation 652 'sub' 'sub_ln1273_2060' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 653 [1/1] (0.00ns)   --->   "%shl_ln1273_906 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_293, i1 0"   --->   Operation 653 'bitconcatenate' 'shl_ln1273_906' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 654 [1/1] (0.00ns)   --->   "%sext_ln1273_1491 = sext i17 %shl_ln1273_906"   --->   Operation 654 'sext' 'sext_ln1273_1491' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 655 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_3837 = sub i20 %sub_ln1273_2060, i20 %sext_ln1273_1491"   --->   Operation 655 'sub' 'r_V_3837' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 656 [1/1] (0.00ns)   --->   "%mult_V_2863 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3837, i32 5, i32 19"   --->   Operation 656 'partselect' 'mult_V_2863' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 657 [1/1] (0.00ns)   --->   "%sext_ln818_959 = sext i15 %mult_V_2863"   --->   Operation 657 'sext' 'sext_ln818_959' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 658 [1/1] (0.00ns)   --->   "%mult_V_2864 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %a_V_293, i32 2, i32 15"   --->   Operation 658 'partselect' 'mult_V_2864' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 659 [1/1] (0.00ns)   --->   "%sext_ln17_2006 = sext i14 %mult_V_2864" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 659 'sext' 'sext_ln17_2006' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 660 [1/1] (0.80ns)   --->   "%r_V_3838 = sub i20 %sext_ln1273_1490, i20 %sext_ln1273_1491"   --->   Operation 660 'sub' 'r_V_3838' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 661 [1/1] (0.00ns)   --->   "%mult_V_2865 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3838, i32 5, i32 19"   --->   Operation 661 'partselect' 'mult_V_2865' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 662 [1/1] (0.00ns)   --->   "%sext_ln818_960 = sext i15 %mult_V_2865"   --->   Operation 662 'sext' 'sext_ln818_960' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 663 [1/1] (0.79ns)   --->   "%r_V_3839 = sub i19 %sext_ln1273_1488, i19 %sext_ln1273_1489"   --->   Operation 663 'sub' 'r_V_3839' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 664 [1/1] (0.00ns)   --->   "%mult_V_2866 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3839, i32 5, i32 18"   --->   Operation 664 'partselect' 'mult_V_2866' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 665 [1/1] (0.00ns)   --->   "%sext_ln17_2007 = sext i14 %mult_V_2866" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 665 'sext' 'sext_ln17_2007' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 666 [1/1] (0.00ns)   --->   "%a_V_294 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_340"   --->   Operation 666 'load' 'a_V_294' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 667 [1/1] (0.00ns)   --->   "%sext_ln1273_1492 = sext i16 %a_V_294"   --->   Operation 667 'sext' 'sext_ln1273_1492' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 668 [1/1] (0.00ns)   --->   "%sext_ln1273_1493 = sext i16 %a_V_294"   --->   Operation 668 'sext' 'sext_ln1273_1493' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 669 [1/1] (0.00ns)   --->   "%shl_ln1273_907 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_294, i2 0"   --->   Operation 669 'bitconcatenate' 'shl_ln1273_907' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 670 [1/1] (0.00ns)   --->   "%sext_ln1273_1494 = sext i18 %shl_ln1273_907"   --->   Operation 670 'sext' 'sext_ln1273_1494' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 671 [1/1] (0.79ns)   --->   "%r_V_3840 = sub i19 0, i19 %sext_ln1273_1494"   --->   Operation 671 'sub' 'r_V_3840' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 672 [1/1] (0.00ns)   --->   "%mult_V_2867 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3840, i32 5, i32 18"   --->   Operation 672 'partselect' 'mult_V_2867' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 673 [1/1] (0.00ns)   --->   "%sext_ln17_2008 = sext i14 %mult_V_2867" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 673 'sext' 'sext_ln17_2008' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 674 [1/1] (0.79ns)   --->   "%r_V_3841 = sub i19 %sext_ln1273_1493, i19 %sext_ln1273_1494"   --->   Operation 674 'sub' 'r_V_3841' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 675 [1/1] (0.00ns)   --->   "%mult_V_2868 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3841, i32 5, i32 18"   --->   Operation 675 'partselect' 'mult_V_2868' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 676 [1/1] (0.00ns)   --->   "%sext_ln17_2009 = sext i14 %mult_V_2868" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 676 'sext' 'sext_ln17_2009' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 677 [1/1] (0.00ns)   --->   "%mult_V_2869 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_294, i32 4, i32 15"   --->   Operation 677 'partselect' 'mult_V_2869' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 678 [1/1] (0.00ns)   --->   "%sext_ln17_2010 = sext i12 %mult_V_2869" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 678 'sext' 'sext_ln17_2010' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 679 [1/1] (0.00ns)   --->   "%shl_ln1273_909 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_294, i3 0"   --->   Operation 679 'bitconcatenate' 'shl_ln1273_909' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 680 [1/1] (0.00ns)   --->   "%sext_ln1273_1496 = sext i19 %shl_ln1273_909"   --->   Operation 680 'sext' 'sext_ln1273_1496' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 681 [1/1] (0.00ns)   --->   "%shl_ln1273_910 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_294, i1 0"   --->   Operation 681 'bitconcatenate' 'shl_ln1273_910' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 682 [1/1] (0.00ns)   --->   "%sext_ln1273_1497 = sext i17 %shl_ln1273_910"   --->   Operation 682 'sext' 'sext_ln1273_1497' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 683 [1/1] (0.80ns)   --->   "%r_V_3843 = sub i20 %sext_ln1273_1497, i20 %sext_ln1273_1496"   --->   Operation 683 'sub' 'r_V_3843' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 684 [1/1] (0.00ns)   --->   "%mult_V_2871 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3843, i32 5, i32 19"   --->   Operation 684 'partselect' 'mult_V_2871' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 685 [1/1] (0.00ns)   --->   "%sext_ln818_961 = sext i15 %mult_V_2871"   --->   Operation 685 'sext' 'sext_ln818_961' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 686 [1/1] (0.80ns)   --->   "%r_V_3845 = sub i20 0, i20 %sext_ln1273_1496"   --->   Operation 686 'sub' 'r_V_3845' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 687 [1/1] (0.80ns)   --->   "%r_V_3844 = sub i20 %r_V_3845, i20 %sext_ln1273_1492"   --->   Operation 687 'sub' 'r_V_3844' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 688 [1/1] (0.00ns)   --->   "%mult_V_2872 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3844, i32 5, i32 19"   --->   Operation 688 'partselect' 'mult_V_2872' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 689 [1/1] (0.00ns)   --->   "%sext_ln818_962 = sext i15 %mult_V_2872"   --->   Operation 689 'sext' 'sext_ln818_962' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 690 [1/1] (0.00ns)   --->   "%mult_V_2873 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3845, i32 5, i32 19"   --->   Operation 690 'partselect' 'mult_V_2873' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 691 [1/1] (0.00ns)   --->   "%sext_ln818_963 = sext i15 %mult_V_2873"   --->   Operation 691 'sext' 'sext_ln818_963' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 692 [1/1] (0.80ns)   --->   "%r_V_3846 = sub i20 %sext_ln1273_1492, i20 %sext_ln1273_1496"   --->   Operation 692 'sub' 'r_V_3846' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 693 [1/1] (0.00ns)   --->   "%mult_V_2874 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3846, i32 5, i32 19"   --->   Operation 693 'partselect' 'mult_V_2874' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 694 [1/1] (0.79ns)   --->   "%r_V_3847 = add i19 %sext_ln1273_1494, i19 %sext_ln1273_1493"   --->   Operation 694 'add' 'r_V_3847' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 695 [1/1] (0.00ns)   --->   "%mult_V_2875 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3847, i32 5, i32 18"   --->   Operation 695 'partselect' 'mult_V_2875' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 696 [1/1] (0.00ns)   --->   "%sext_ln17_2011 = sext i14 %mult_V_2875" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 696 'sext' 'sext_ln17_2011' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 697 [1/1] (0.80ns)   --->   "%r_V_3848 = add i20 %sext_ln1273_1496, i20 %sext_ln1273_1497"   --->   Operation 697 'add' 'r_V_3848' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 698 [1/1] (0.00ns)   --->   "%mult_V_2876 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3848, i32 5, i32 19"   --->   Operation 698 'partselect' 'mult_V_2876' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 699 [1/1] (0.00ns)   --->   "%sext_ln818_965 = sext i15 %mult_V_2876"   --->   Operation 699 'sext' 'sext_ln818_965' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 700 [1/1] (0.00ns)   --->   "%a_V_295 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_341"   --->   Operation 700 'load' 'a_V_295' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 701 [1/1] (0.00ns)   --->   "%sext_ln1270 = sext i16 %a_V_295"   --->   Operation 701 'sext' 'sext_ln1270' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 702 [1/1] (0.00ns)   --->   "%sext_ln818_776 = sext i16 %a_V_295"   --->   Operation 702 'sext' 'sext_ln818_776' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 703 [1/1] (0.00ns)   --->   "%sext_ln818_777 = sext i16 %a_V_295"   --->   Operation 703 'sext' 'sext_ln818_777' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 704 [1/1] (0.00ns)   --->   "%mult_V_2877 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_295, i32 3, i32 15"   --->   Operation 704 'partselect' 'mult_V_2877' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 705 [1/1] (0.00ns)   --->   "%sext_ln17_2012 = sext i13 %mult_V_2877" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 705 'sext' 'sext_ln17_2012' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 706 [1/1] (0.00ns)   --->   "%sext_ln17_2013 = sext i13 %mult_V_2877" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 706 'sext' 'sext_ln17_2013' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 707 [1/1] (0.00ns)   --->   "%shl_ln1273_911 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_295, i3 0"   --->   Operation 707 'bitconcatenate' 'shl_ln1273_911' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 708 [1/1] (0.00ns)   --->   "%sext_ln1273_1498 = sext i19 %shl_ln1273_911"   --->   Operation 708 'sext' 'sext_ln1273_1498' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 709 [1/1] (0.00ns)   --->   "%shl_ln1273_912 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_295, i1 0"   --->   Operation 709 'bitconcatenate' 'shl_ln1273_912' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 710 [1/1] (0.00ns)   --->   "%sext_ln1273_1499 = sext i17 %shl_ln1273_912"   --->   Operation 710 'sext' 'sext_ln1273_1499' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 711 [1/1] (0.80ns)   --->   "%r_V_3849 = add i20 %sext_ln1273_1498, i20 %sext_ln1273_1499"   --->   Operation 711 'add' 'r_V_3849' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 712 [1/1] (0.00ns)   --->   "%mult_V_2878 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3849, i32 5, i32 19"   --->   Operation 712 'partselect' 'mult_V_2878' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 713 [1/1] (0.00ns)   --->   "%sext_ln818_966 = sext i15 %mult_V_2878"   --->   Operation 713 'sext' 'sext_ln818_966' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 714 [1/1] (0.00ns)   --->   "%shl_ln1273_913 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_295, i2 0"   --->   Operation 714 'bitconcatenate' 'shl_ln1273_913' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 715 [1/1] (0.00ns)   --->   "%sext_ln1273_1500 = sext i18 %shl_ln1273_913"   --->   Operation 715 'sext' 'sext_ln1273_1500' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 716 [1/1] (0.79ns)   --->   "%r_V_3856 = sub i19 0, i19 %sext_ln1273_1500"   --->   Operation 716 'sub' 'r_V_3856' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 717 [1/1] (0.80ns)   --->   "%r_V_3850 = sub i19 %r_V_3856, i19 %sext_ln818_777"   --->   Operation 717 'sub' 'r_V_3850' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 718 [1/1] (0.00ns)   --->   "%mult_V_2879 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3850, i32 5, i32 18"   --->   Operation 718 'partselect' 'mult_V_2879' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 719 [1/1] (0.00ns)   --->   "%sext_ln17_2014 = sext i14 %mult_V_2879" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 719 'sext' 'sext_ln17_2014' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 720 [1/1] (0.79ns)   --->   "%r_V_3851 = add i19 %sext_ln1273_1500, i19 %sext_ln818_777"   --->   Operation 720 'add' 'r_V_3851' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 721 [1/1] (0.00ns)   --->   "%mult_V_2880 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3851, i32 5, i32 18"   --->   Operation 721 'partselect' 'mult_V_2880' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 722 [1/1] (0.00ns)   --->   "%sext_ln17_2015 = sext i14 %mult_V_2880" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 722 'sext' 'sext_ln17_2015' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 723 [1/1] (0.80ns)   --->   "%r_V_3852 = sub i20 %sext_ln1273_1498, i20 %sext_ln1273_1499"   --->   Operation 723 'sub' 'r_V_3852' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 724 [1/1] (0.00ns)   --->   "%mult_V_2881 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3852, i32 5, i32 19"   --->   Operation 724 'partselect' 'mult_V_2881' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 725 [1/1] (0.00ns)   --->   "%sext_ln818_970 = sext i15 %mult_V_2881"   --->   Operation 725 'sext' 'sext_ln818_970' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 726 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_2074 = sub i20 0, i20 %sext_ln1273_1498"   --->   Operation 726 'sub' 'sub_ln1273_2074' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 727 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_3853 = sub i20 %sub_ln1273_2074, i20 %sext_ln818_776"   --->   Operation 727 'sub' 'r_V_3853' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 728 [1/1] (0.00ns)   --->   "%mult_V_2882 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3853, i32 5, i32 19"   --->   Operation 728 'partselect' 'mult_V_2882' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 729 [1/1] (0.00ns)   --->   "%sext_ln818_971 = sext i15 %mult_V_2882"   --->   Operation 729 'sext' 'sext_ln818_971' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 730 [1/1] (0.80ns)   --->   "%r_V_3854 = sub i20 %sext_ln818_776, i20 %sext_ln1273_1498"   --->   Operation 730 'sub' 'r_V_3854' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 731 [1/1] (0.00ns)   --->   "%mult_V_2883 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3854, i32 5, i32 19"   --->   Operation 731 'partselect' 'mult_V_2883' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 732 [1/1] (0.00ns)   --->   "%sext_ln818_972 = sext i15 %mult_V_2883"   --->   Operation 732 'sext' 'sext_ln818_972' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 733 [1/1] (1.94ns)   --->   "%r_V_3855 = mul i21 %sext_ln1270, i21 11"   --->   Operation 733 'mul' 'r_V_3855' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 734 [1/1] (0.00ns)   --->   "%mult_V_2884 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3855, i32 5, i32 20"   --->   Operation 734 'partselect' 'mult_V_2884' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 735 [1/1] (0.00ns)   --->   "%mult_V_2885 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3856, i32 5, i32 18"   --->   Operation 735 'partselect' 'mult_V_2885' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 736 [1/1] (0.00ns)   --->   "%sext_ln17_2016 = sext i14 %mult_V_2885" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 736 'sext' 'sext_ln17_2016' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 737 [1/1] (1.94ns)   --->   "%mul_ln1270 = mul i21 %sext_ln1270, i21 19"   --->   Operation 737 'mul' 'mul_ln1270' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 738 [1/1] (0.00ns)   --->   "%mult_V_2886 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270, i32 5, i32 20"   --->   Operation 738 'partselect' 'mult_V_2886' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 739 [1/1] (0.00ns)   --->   "%a_V_296 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_342"   --->   Operation 739 'load' 'a_V_296' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 740 [1/1] (0.00ns)   --->   "%sext_ln818_780 = sext i16 %a_V_296"   --->   Operation 740 'sext' 'sext_ln818_780' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 741 [1/1] (0.00ns)   --->   "%sext_ln818_781 = sext i16 %a_V_296"   --->   Operation 741 'sext' 'sext_ln818_781' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 742 [1/1] (0.00ns)   --->   "%mult_V_2887 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_296, i32 4, i32 15"   --->   Operation 742 'partselect' 'mult_V_2887' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 743 [1/1] (0.00ns)   --->   "%sext_ln17_2017 = sext i12 %mult_V_2887" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 743 'sext' 'sext_ln17_2017' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 744 [1/1] (0.00ns)   --->   "%mult_V_2888 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_296, i32 3, i32 15"   --->   Operation 744 'partselect' 'mult_V_2888' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 745 [1/1] (0.00ns)   --->   "%sext_ln17_2018 = sext i13 %mult_V_2888" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 745 'sext' 'sext_ln17_2018' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 746 [1/1] (0.00ns)   --->   "%shl_ln1273_914 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_296, i3 0"   --->   Operation 746 'bitconcatenate' 'shl_ln1273_914' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 747 [1/1] (0.00ns)   --->   "%sext_ln1273_1501 = sext i19 %shl_ln1273_914"   --->   Operation 747 'sext' 'sext_ln1273_1501' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 748 [1/1] (0.80ns)   --->   "%r_V_3857 = sub i20 %sext_ln1273_1501, i20 %sext_ln818_780"   --->   Operation 748 'sub' 'r_V_3857' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 749 [1/1] (0.00ns)   --->   "%mult_V_2889 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3857, i32 5, i32 19"   --->   Operation 749 'partselect' 'mult_V_2889' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 750 [1/1] (0.00ns)   --->   "%sext_ln818_974 = sext i15 %mult_V_2889"   --->   Operation 750 'sext' 'sext_ln818_974' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 751 [1/1] (0.00ns)   --->   "%shl_ln1273_915 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_296, i1 0"   --->   Operation 751 'bitconcatenate' 'shl_ln1273_915' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 752 [1/1] (0.00ns)   --->   "%sext_ln1273_1502 = sext i17 %shl_ln1273_915"   --->   Operation 752 'sext' 'sext_ln1273_1502' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 753 [1/1] (0.00ns)   --->   "%sext_ln1273_1503 = sext i17 %shl_ln1273_915"   --->   Operation 753 'sext' 'sext_ln1273_1503' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 754 [1/1] (0.80ns)   --->   "%r_V_3858 = sub i20 %sext_ln1273_1501, i20 %sext_ln1273_1503"   --->   Operation 754 'sub' 'r_V_3858' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 755 [1/1] (0.00ns)   --->   "%mult_V_2890 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3858, i32 5, i32 19"   --->   Operation 755 'partselect' 'mult_V_2890' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 756 [1/1] (0.00ns)   --->   "%sext_ln818_975 = sext i15 %mult_V_2890"   --->   Operation 756 'sext' 'sext_ln818_975' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 757 [1/1] (0.00ns)   --->   "%shl_ln1273_916 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_296, i2 0"   --->   Operation 757 'bitconcatenate' 'shl_ln1273_916' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 758 [1/1] (0.00ns)   --->   "%sext_ln1273_1504 = sext i18 %shl_ln1273_916"   --->   Operation 758 'sext' 'sext_ln1273_1504' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 759 [1/1] (0.79ns)   --->   "%r_V_3859 = sub i19 %sext_ln1273_1504, i19 %sext_ln818_781"   --->   Operation 759 'sub' 'r_V_3859' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 760 [1/1] (0.00ns)   --->   "%mult_V_2891 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3859, i32 5, i32 18"   --->   Operation 760 'partselect' 'mult_V_2891' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 761 [1/1] (0.00ns)   --->   "%sext_ln17_2019 = sext i14 %mult_V_2891" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 761 'sext' 'sext_ln17_2019' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 762 [1/1] (0.79ns)   --->   "%r_V_3860 = sub i18 0, i18 %sext_ln1273_1502"   --->   Operation 762 'sub' 'r_V_3860' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 763 [1/1] (0.00ns)   --->   "%mult_V_2892 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_3860, i32 5, i32 17"   --->   Operation 763 'partselect' 'mult_V_2892' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 764 [1/1] (0.00ns)   --->   "%sext_ln17_2020 = sext i13 %mult_V_2892" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 764 'sext' 'sext_ln17_2020' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 765 [1/1] (0.79ns)   --->   "%r_V_3861 = sub i19 %sext_ln818_781, i19 %sext_ln1273_1504"   --->   Operation 765 'sub' 'r_V_3861' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 766 [1/1] (0.00ns)   --->   "%mult_V_2893 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3861, i32 5, i32 18"   --->   Operation 766 'partselect' 'mult_V_2893' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 767 [1/1] (0.00ns)   --->   "%sext_ln17_2021 = sext i14 %mult_V_2893" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 767 'sext' 'sext_ln17_2021' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 768 [1/1] (0.00ns)   --->   "%a_V_297 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_343"   --->   Operation 768 'load' 'a_V_297' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 769 [1/1] (0.00ns)   --->   "%sext_ln1273_1505 = sext i16 %a_V_297"   --->   Operation 769 'sext' 'sext_ln1273_1505' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 770 [1/1] (0.00ns)   --->   "%sext_ln1273_1506 = sext i16 %a_V_297"   --->   Operation 770 'sext' 'sext_ln1273_1506' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 771 [1/1] (0.00ns)   --->   "%sext_ln1273_1507 = sext i16 %a_V_297"   --->   Operation 771 'sext' 'sext_ln1273_1507' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 772 [1/1] (0.00ns)   --->   "%shl_ln1273_917 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_297, i3 0"   --->   Operation 772 'bitconcatenate' 'shl_ln1273_917' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 773 [1/1] (0.00ns)   --->   "%sext_ln1273_1508 = sext i19 %shl_ln1273_917"   --->   Operation 773 'sext' 'sext_ln1273_1508' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 774 [1/1] (0.80ns)   --->   "%r_V_3864 = sub i20 0, i20 %sext_ln1273_1508"   --->   Operation 774 'sub' 'r_V_3864' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 775 [1/1] (0.80ns)   --->   "%r_V_3862 = sub i20 %r_V_3864, i20 %sext_ln1273_1506"   --->   Operation 775 'sub' 'r_V_3862' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 776 [1/1] (0.00ns)   --->   "%mult_V_2894 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3862, i32 5, i32 19"   --->   Operation 776 'partselect' 'mult_V_2894' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 777 [1/1] (0.00ns)   --->   "%sext_ln818_976 = sext i15 %mult_V_2894"   --->   Operation 777 'sext' 'sext_ln818_976' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 778 [1/1] (0.00ns)   --->   "%mult_V_2895 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_297, i32 3, i32 15"   --->   Operation 778 'partselect' 'mult_V_2895' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 779 [1/1] (0.00ns)   --->   "%sext_ln17_2022 = sext i13 %mult_V_2895" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 779 'sext' 'sext_ln17_2022' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 780 [1/1] (0.00ns)   --->   "%shl_ln1273_918 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_297, i1 0"   --->   Operation 780 'bitconcatenate' 'shl_ln1273_918' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 781 [1/1] (0.00ns)   --->   "%sext_ln1273_1509 = sext i17 %shl_ln1273_918"   --->   Operation 781 'sext' 'sext_ln1273_1509' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 782 [1/1] (0.80ns)   --->   "%r_V_3863 = sub i20 %sext_ln1273_1509, i20 %sext_ln1273_1508"   --->   Operation 782 'sub' 'r_V_3863' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 783 [1/1] (0.00ns)   --->   "%mult_V_2896 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3863, i32 5, i32 19"   --->   Operation 783 'partselect' 'mult_V_2896' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 784 [1/1] (0.00ns)   --->   "%sext_ln818_977 = sext i15 %mult_V_2896"   --->   Operation 784 'sext' 'sext_ln818_977' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 785 [1/1] (0.00ns)   --->   "%mult_V_2897 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3864, i32 5, i32 19"   --->   Operation 785 'partselect' 'mult_V_2897' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 786 [1/1] (0.00ns)   --->   "%sext_ln818_978 = sext i15 %mult_V_2897"   --->   Operation 786 'sext' 'sext_ln818_978' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 787 [1/1] (0.00ns)   --->   "%shl_ln1273_919 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_297, i4 0"   --->   Operation 787 'bitconcatenate' 'shl_ln1273_919' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 788 [1/1] (0.00ns)   --->   "%sext_ln1273_1510 = sext i20 %shl_ln1273_919"   --->   Operation 788 'sext' 'sext_ln1273_1510' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 789 [1/1] (0.80ns)   --->   "%r_V_3865 = sub i21 %sext_ln1273_1510, i21 %sext_ln1273_1505"   --->   Operation 789 'sub' 'r_V_3865' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 790 [1/1] (0.00ns)   --->   "%mult_V_2898 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3865, i32 5, i32 20"   --->   Operation 790 'partselect' 'mult_V_2898' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 791 [1/1] (0.00ns)   --->   "%mult_V_2899 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_297, i32 4, i32 15"   --->   Operation 791 'partselect' 'mult_V_2899' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 792 [1/1] (0.00ns)   --->   "%sext_ln17_2023 = sext i12 %mult_V_2899" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 792 'sext' 'sext_ln17_2023' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 793 [1/1] (0.00ns)   --->   "%shl_ln1273_920 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_297, i2 0"   --->   Operation 793 'bitconcatenate' 'shl_ln1273_920' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 794 [1/1] (0.00ns)   --->   "%sext_ln1273_1511 = sext i18 %shl_ln1273_920"   --->   Operation 794 'sext' 'sext_ln1273_1511' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 795 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_2086 = sub i19 0, i19 %sext_ln1273_1511"   --->   Operation 795 'sub' 'sub_ln1273_2086' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 796 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_3866 = sub i19 %sub_ln1273_2086, i19 %sext_ln1273_1507"   --->   Operation 796 'sub' 'r_V_3866' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 797 [1/1] (0.00ns)   --->   "%mult_V_2900 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3866, i32 5, i32 18"   --->   Operation 797 'partselect' 'mult_V_2900' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 798 [1/1] (0.00ns)   --->   "%sext_ln17_2024 = sext i14 %mult_V_2900" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 798 'sext' 'sext_ln17_2024' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 799 [1/1] (0.80ns)   --->   "%r_V_3867 = add i20 %sext_ln1273_1508, i20 %sext_ln1273_1506"   --->   Operation 799 'add' 'r_V_3867' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 800 [1/1] (0.00ns)   --->   "%mult_V_2901 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3867, i32 5, i32 19"   --->   Operation 800 'partselect' 'mult_V_2901' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 801 [1/1] (0.00ns)   --->   "%sext_ln818_979 = sext i15 %mult_V_2901"   --->   Operation 801 'sext' 'sext_ln818_979' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 802 [1/1] (0.00ns)   --->   "%a_V_298 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_344"   --->   Operation 802 'load' 'a_V_298' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 803 [1/1] (0.00ns)   --->   "%sext_ln1273_1512 = sext i16 %a_V_298"   --->   Operation 803 'sext' 'sext_ln1273_1512' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 804 [1/1] (0.00ns)   --->   "%sext_ln1273_1513 = sext i16 %a_V_298"   --->   Operation 804 'sext' 'sext_ln1273_1513' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 805 [1/1] (0.00ns)   --->   "%shl_ln1273_921 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_298, i2 0"   --->   Operation 805 'bitconcatenate' 'shl_ln1273_921' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 806 [1/1] (0.00ns)   --->   "%sext_ln1273_1514 = sext i18 %shl_ln1273_921"   --->   Operation 806 'sext' 'sext_ln1273_1514' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 807 [1/1] (0.79ns)   --->   "%r_V_3876 = sub i19 0, i19 %sext_ln1273_1514"   --->   Operation 807 'sub' 'r_V_3876' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 808 [1/1] (0.80ns)   --->   "%r_V_3868 = sub i19 %r_V_3876, i19 %sext_ln1273_1513"   --->   Operation 808 'sub' 'r_V_3868' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 809 [1/1] (0.00ns)   --->   "%mult_V_2902 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3868, i32 5, i32 18"   --->   Operation 809 'partselect' 'mult_V_2902' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 810 [1/1] (0.00ns)   --->   "%sext_ln17_2025 = sext i14 %mult_V_2902" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 810 'sext' 'sext_ln17_2025' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 811 [1/1] (0.79ns)   --->   "%r_V_3869 = sub i19 %sext_ln1273_1513, i19 %sext_ln1273_1514"   --->   Operation 811 'sub' 'r_V_3869' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 812 [1/1] (0.00ns)   --->   "%mult_V_2903 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3869, i32 5, i32 18"   --->   Operation 812 'partselect' 'mult_V_2903' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 813 [1/1] (0.00ns)   --->   "%sext_ln17_2026 = sext i14 %mult_V_2903" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 813 'sext' 'sext_ln17_2026' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 814 [1/1] (0.00ns)   --->   "%shl_ln1273_922 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_298, i3 0"   --->   Operation 814 'bitconcatenate' 'shl_ln1273_922' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 815 [1/1] (0.00ns)   --->   "%sext_ln1273_1515 = sext i19 %shl_ln1273_922"   --->   Operation 815 'sext' 'sext_ln1273_1515' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 816 [1/1] (0.80ns)   --->   "%r_V_3872 = sub i20 0, i20 %sext_ln1273_1515"   --->   Operation 816 'sub' 'r_V_3872' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 817 [1/1] (0.80ns)   --->   "%r_V_3870 = sub i20 %r_V_3872, i20 %sext_ln1273_1512"   --->   Operation 817 'sub' 'r_V_3870' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 818 [1/1] (0.00ns)   --->   "%mult_V_2904 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3870, i32 5, i32 19"   --->   Operation 818 'partselect' 'mult_V_2904' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 819 [1/1] (0.00ns)   --->   "%sext_ln818_980 = sext i15 %mult_V_2904"   --->   Operation 819 'sext' 'sext_ln818_980' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 820 [1/1] (0.79ns)   --->   "%r_V_3871 = add i19 %sext_ln1273_1514, i19 %sext_ln1273_1513"   --->   Operation 820 'add' 'r_V_3871' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 821 [1/1] (0.00ns)   --->   "%mult_V_2905 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3871, i32 5, i32 18"   --->   Operation 821 'partselect' 'mult_V_2905' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 822 [1/1] (0.00ns)   --->   "%mult_V_2906 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3872, i32 5, i32 19"   --->   Operation 822 'partselect' 'mult_V_2906' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 823 [1/1] (0.00ns)   --->   "%sext_ln818_984 = sext i15 %mult_V_2906"   --->   Operation 823 'sext' 'sext_ln818_984' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 824 [1/1] (0.00ns)   --->   "%shl_ln1273_923 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_298, i1 0"   --->   Operation 824 'bitconcatenate' 'shl_ln1273_923' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 825 [1/1] (0.00ns)   --->   "%sext_ln1273_1516 = sext i17 %shl_ln1273_923"   --->   Operation 825 'sext' 'sext_ln1273_1516' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 826 [1/1] (0.00ns)   --->   "%sext_ln1273_1517 = sext i17 %shl_ln1273_923"   --->   Operation 826 'sext' 'sext_ln1273_1517' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 827 [1/1] (0.80ns)   --->   "%r_V_3873 = sub i20 %sext_ln1273_1515, i20 %sext_ln1273_1517"   --->   Operation 827 'sub' 'r_V_3873' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 828 [1/1] (0.00ns)   --->   "%mult_V_2907 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3873, i32 5, i32 19"   --->   Operation 828 'partselect' 'mult_V_2907' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 829 [1/1] (0.00ns)   --->   "%sext_ln818_985 = sext i15 %mult_V_2907"   --->   Operation 829 'sext' 'sext_ln818_985' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 830 [1/1] (0.80ns)   --->   "%r_V_3874 = sub i20 %sext_ln1273_1517, i20 %sext_ln1273_1515"   --->   Operation 830 'sub' 'r_V_3874' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 831 [1/1] (0.00ns)   --->   "%mult_V_2908 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3874, i32 5, i32 19"   --->   Operation 831 'partselect' 'mult_V_2908' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 832 [1/1] (0.00ns)   --->   "%sext_ln818_989 = sext i15 %mult_V_2908"   --->   Operation 832 'sext' 'sext_ln818_989' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 833 [1/1] (0.80ns)   --->   "%r_V_3875 = add i20 %sext_ln1273_1515, i20 %sext_ln1273_1512"   --->   Operation 833 'add' 'r_V_3875' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 834 [1/1] (0.00ns)   --->   "%mult_V_2909 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3875, i32 5, i32 19"   --->   Operation 834 'partselect' 'mult_V_2909' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 835 [1/1] (0.00ns)   --->   "%sext_ln818_990 = sext i15 %mult_V_2909"   --->   Operation 835 'sext' 'sext_ln818_990' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 836 [1/1] (0.00ns)   --->   "%mult_V_2910 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3876, i32 5, i32 18"   --->   Operation 836 'partselect' 'mult_V_2910' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 837 [1/1] (0.00ns)   --->   "%sext_ln17_2028 = sext i14 %mult_V_2910" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 837 'sext' 'sext_ln17_2028' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 838 [1/1] (0.79ns)   --->   "%r_V_3877 = sub i19 %sext_ln1273_1514, i19 %sext_ln1273_1513"   --->   Operation 838 'sub' 'r_V_3877' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 839 [1/1] (0.00ns)   --->   "%mult_V_2911 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3877, i32 5, i32 18"   --->   Operation 839 'partselect' 'mult_V_2911' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 840 [1/1] (0.00ns)   --->   "%sext_ln17_2029 = sext i14 %mult_V_2911" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 840 'sext' 'sext_ln17_2029' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 841 [1/1] (0.80ns)   --->   "%r_V_3878 = sub i20 %sext_ln1273_1515, i20 %sext_ln1273_1512"   --->   Operation 841 'sub' 'r_V_3878' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 842 [1/1] (0.00ns)   --->   "%mult_V_2912 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3878, i32 5, i32 19"   --->   Operation 842 'partselect' 'mult_V_2912' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 843 [1/1] (0.00ns)   --->   "%sext_ln818_991 = sext i15 %mult_V_2912"   --->   Operation 843 'sext' 'sext_ln818_991' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 844 [1/1] (0.79ns)   --->   "%r_V_3879 = sub i18 0, i18 %sext_ln1273_1516"   --->   Operation 844 'sub' 'r_V_3879' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 845 [1/1] (0.00ns)   --->   "%mult_V_2913 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_3879, i32 5, i32 17"   --->   Operation 845 'partselect' 'mult_V_2913' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 846 [1/1] (0.00ns)   --->   "%sext_ln17_2030 = sext i13 %mult_V_2913" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 846 'sext' 'sext_ln17_2030' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 847 [1/1] (0.80ns)   --->   "%r_V_3880 = sub i20 %sext_ln1273_1512, i20 %sext_ln1273_1515"   --->   Operation 847 'sub' 'r_V_3880' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 848 [1/1] (0.00ns)   --->   "%mult_V_2914 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3880, i32 5, i32 19"   --->   Operation 848 'partselect' 'mult_V_2914' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 849 [1/1] (0.00ns)   --->   "%sext_ln818_992 = sext i15 %mult_V_2914"   --->   Operation 849 'sext' 'sext_ln818_992' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 850 [1/1] (0.00ns)   --->   "%a_V_299 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_345"   --->   Operation 850 'load' 'a_V_299' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 851 [1/1] (0.00ns)   --->   "%sext_ln818_786 = sext i16 %a_V_299"   --->   Operation 851 'sext' 'sext_ln818_786' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 852 [1/1] (0.00ns)   --->   "%mult_V_2915 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_299, i32 3, i32 15"   --->   Operation 852 'partselect' 'mult_V_2915' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 853 [1/1] (0.00ns)   --->   "%sext_ln17_2031 = sext i13 %mult_V_2915" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 853 'sext' 'sext_ln17_2031' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 854 [1/1] (0.00ns)   --->   "%shl_ln1273_924 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_299, i2 0"   --->   Operation 854 'bitconcatenate' 'shl_ln1273_924' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 855 [1/1] (0.00ns)   --->   "%sext_ln1273_1518 = sext i18 %shl_ln1273_924"   --->   Operation 855 'sext' 'sext_ln1273_1518' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 856 [1/1] (0.79ns)   --->   "%r_V_3881 = add i19 %sext_ln1273_1518, i19 %sext_ln818_786"   --->   Operation 856 'add' 'r_V_3881' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 857 [1/1] (0.00ns)   --->   "%mult_V_2916 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3881, i32 5, i32 18"   --->   Operation 857 'partselect' 'mult_V_2916' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 858 [1/1] (0.00ns)   --->   "%sext_ln17_2032 = sext i14 %mult_V_2916" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 858 'sext' 'sext_ln17_2032' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 859 [1/1] (0.79ns)   --->   "%r_V_3882 = sub i19 %sext_ln1273_1518, i19 %sext_ln818_786"   --->   Operation 859 'sub' 'r_V_3882' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 860 [1/1] (0.00ns)   --->   "%mult_V_2917 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3882, i32 5, i32 18"   --->   Operation 860 'partselect' 'mult_V_2917' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 861 [1/1] (0.00ns)   --->   "%sext_ln17_2033 = sext i14 %mult_V_2917" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 861 'sext' 'sext_ln17_2033' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 862 [1/1] (0.00ns)   --->   "%mult_V_2918 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_299, i32 4, i32 15"   --->   Operation 862 'partselect' 'mult_V_2918' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 863 [1/1] (0.00ns)   --->   "%sext_ln17_2034 = sext i12 %mult_V_2918" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 863 'sext' 'sext_ln17_2034' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 864 [1/1] (0.79ns)   --->   "%r_V_3883 = sub i19 %sext_ln818_786, i19 %sext_ln1273_1518"   --->   Operation 864 'sub' 'r_V_3883' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 865 [1/1] (0.00ns)   --->   "%mult_V_2919 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3883, i32 5, i32 18"   --->   Operation 865 'partselect' 'mult_V_2919' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 866 [1/1] (0.00ns)   --->   "%sext_ln818_996 = sext i14 %mult_V_2919"   --->   Operation 866 'sext' 'sext_ln818_996' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 867 [1/1] (0.00ns)   --->   "%sext_ln17_2035 = sext i14 %mult_V_2919" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 867 'sext' 'sext_ln17_2035' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 868 [1/1] (0.79ns)   --->   "%r_V_3884 = sub i19 0, i19 %sext_ln1273_1518"   --->   Operation 868 'sub' 'r_V_3884' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 869 [1/1] (0.00ns)   --->   "%mult_V_2920 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3884, i32 5, i32 18"   --->   Operation 869 'partselect' 'mult_V_2920' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 870 [1/1] (0.00ns)   --->   "%sext_ln818_997 = sext i14 %mult_V_2920"   --->   Operation 870 'sext' 'sext_ln818_997' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 871 [1/1] (0.00ns)   --->   "%a_V_300 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_346"   --->   Operation 871 'load' 'a_V_300' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 872 [1/1] (0.00ns)   --->   "%mult_V_2921 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %a_V_300, i32 5, i32 15"   --->   Operation 872 'partselect' 'mult_V_2921' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 873 [1/1] (0.00ns)   --->   "%sext_ln17_2036 = sext i11 %mult_V_2921" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 873 'sext' 'sext_ln17_2036' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 874 [1/1] (0.00ns)   --->   "%sext_ln17_2037 = sext i11 %mult_V_2921" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 874 'sext' 'sext_ln17_2037' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 875 [1/1] (0.00ns)   --->   "%sext_ln1273_1519 = sext i16 %a_V_300"   --->   Operation 875 'sext' 'sext_ln1273_1519' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 876 [1/1] (0.00ns)   --->   "%sext_ln1273_1520 = sext i16 %a_V_300"   --->   Operation 876 'sext' 'sext_ln1273_1520' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 877 [1/1] (0.00ns)   --->   "%shl_ln1273_925 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_300, i3 0"   --->   Operation 877 'bitconcatenate' 'shl_ln1273_925' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 878 [1/1] (0.00ns)   --->   "%sext_ln1273_1521 = sext i19 %shl_ln1273_925"   --->   Operation 878 'sext' 'sext_ln1273_1521' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 879 [1/1] (0.00ns)   --->   "%shl_ln1273_926 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_300, i1 0"   --->   Operation 879 'bitconcatenate' 'shl_ln1273_926' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 880 [1/1] (0.00ns)   --->   "%sext_ln1273_1522 = sext i17 %shl_ln1273_926"   --->   Operation 880 'sext' 'sext_ln1273_1522' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 881 [1/1] (0.00ns)   --->   "%sext_ln1273_1523 = sext i17 %shl_ln1273_926"   --->   Operation 881 'sext' 'sext_ln1273_1523' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 882 [1/1] (0.80ns)   --->   "%r_V_3885 = sub i20 %sext_ln1273_1521, i20 %sext_ln1273_1523"   --->   Operation 882 'sub' 'r_V_3885' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 883 [1/1] (0.00ns)   --->   "%mult_V_2922 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3885, i32 5, i32 19"   --->   Operation 883 'partselect' 'mult_V_2922' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 884 [1/1] (0.00ns)   --->   "%sext_ln818_998 = sext i15 %mult_V_2922"   --->   Operation 884 'sext' 'sext_ln818_998' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 885 [1/1] (0.80ns)   --->   "%r_V_3886 = sub i20 %sext_ln1273_1519, i20 %sext_ln1273_1521"   --->   Operation 885 'sub' 'r_V_3886' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 886 [1/1] (0.00ns)   --->   "%mult_V_2923 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3886, i32 5, i32 19"   --->   Operation 886 'partselect' 'mult_V_2923' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 887 [1/1] (0.00ns)   --->   "%sext_ln818_1002 = sext i15 %mult_V_2923"   --->   Operation 887 'sext' 'sext_ln818_1002' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 888 [1/1] (0.00ns)   --->   "%mult_V_2924 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_300, i32 3, i32 15"   --->   Operation 888 'partselect' 'mult_V_2924' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 889 [1/1] (0.00ns)   --->   "%sext_ln17_2038 = sext i13 %mult_V_2924" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 889 'sext' 'sext_ln17_2038' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 890 [1/1] (0.80ns)   --->   "%r_V_3887 = sub i20 %sext_ln1273_1523, i20 %sext_ln1273_1521"   --->   Operation 890 'sub' 'r_V_3887' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 891 [1/1] (0.00ns)   --->   "%mult_V_2925 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3887, i32 5, i32 19"   --->   Operation 891 'partselect' 'mult_V_2925' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 892 [1/1] (0.00ns)   --->   "%mult_V_2926 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %a_V_300, i32 2, i32 15"   --->   Operation 892 'partselect' 'mult_V_2926' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 893 [1/1] (0.00ns)   --->   "%sext_ln17_2039 = sext i14 %mult_V_2926" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 893 'sext' 'sext_ln17_2039' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 894 [1/1] (0.00ns)   --->   "%shl_ln1273_927 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_300, i2 0"   --->   Operation 894 'bitconcatenate' 'shl_ln1273_927' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 895 [1/1] (0.00ns)   --->   "%sext_ln1273_1524 = sext i18 %shl_ln1273_927"   --->   Operation 895 'sext' 'sext_ln1273_1524' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 896 [1/1] (0.79ns)   --->   "%r_V_3888 = sub i19 %sext_ln1273_1524, i19 %sext_ln1273_1520"   --->   Operation 896 'sub' 'r_V_3888' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 897 [1/1] (0.00ns)   --->   "%mult_V_2927 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3888, i32 5, i32 18"   --->   Operation 897 'partselect' 'mult_V_2927' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 898 [1/1] (0.00ns)   --->   "%sext_ln17_2040 = sext i14 %mult_V_2927" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 898 'sext' 'sext_ln17_2040' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 899 [1/1] (0.79ns)   --->   "%r_V_3889 = sub i18 0, i18 %sext_ln1273_1522"   --->   Operation 899 'sub' 'r_V_3889' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 900 [1/1] (0.00ns)   --->   "%mult_V_2928 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_3889, i32 5, i32 17"   --->   Operation 900 'partselect' 'mult_V_2928' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 901 [1/1] (0.00ns)   --->   "%sext_ln17_2041 = sext i13 %mult_V_2928" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 901 'sext' 'sext_ln17_2041' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 902 [1/1] (0.79ns)   --->   "%r_V_3890 = sub i19 %sext_ln1273_1520, i19 %sext_ln1273_1524"   --->   Operation 902 'sub' 'r_V_3890' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 903 [1/1] (0.00ns)   --->   "%mult_V_2929 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3890, i32 5, i32 18"   --->   Operation 903 'partselect' 'mult_V_2929' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 904 [1/1] (0.00ns)   --->   "%sext_ln17_2042 = sext i14 %mult_V_2929" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 904 'sext' 'sext_ln17_2042' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 905 [1/1] (0.80ns)   --->   "%r_V_3891 = sub i20 0, i20 %sext_ln1273_1521"   --->   Operation 905 'sub' 'r_V_3891' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 906 [1/1] (0.00ns)   --->   "%mult_V_2930 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3891, i32 5, i32 19"   --->   Operation 906 'partselect' 'mult_V_2930' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 907 [1/1] (0.00ns)   --->   "%sext_ln818_1004 = sext i15 %mult_V_2930"   --->   Operation 907 'sext' 'sext_ln818_1004' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 908 [1/1] (0.80ns)   --->   "%r_V_3892 = sub i20 %sext_ln1273_1521, i20 %sext_ln1273_1519"   --->   Operation 908 'sub' 'r_V_3892' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 909 [1/1] (0.00ns)   --->   "%mult_V_2931 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3892, i32 5, i32 19"   --->   Operation 909 'partselect' 'mult_V_2931' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 910 [1/1] (0.00ns)   --->   "%sext_ln818_1005 = sext i15 %mult_V_2931"   --->   Operation 910 'sext' 'sext_ln818_1005' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 911 [1/1] (0.00ns)   --->   "%a_V_301 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_347"   --->   Operation 911 'load' 'a_V_301' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 912 [1/1] (0.00ns)   --->   "%sext_ln1273_1525 = sext i16 %a_V_301"   --->   Operation 912 'sext' 'sext_ln1273_1525' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 913 [1/1] (0.00ns)   --->   "%shl_ln1273_928 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_301, i2 0"   --->   Operation 913 'bitconcatenate' 'shl_ln1273_928' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 914 [1/1] (0.00ns)   --->   "%sext_ln1273_1526 = sext i18 %shl_ln1273_928"   --->   Operation 914 'sext' 'sext_ln1273_1526' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 915 [1/1] (0.79ns)   --->   "%r_V_3893 = sub i19 %sext_ln1273_1526, i19 %sext_ln1273_1525"   --->   Operation 915 'sub' 'r_V_3893' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 916 [1/1] (0.00ns)   --->   "%mult_V_2932 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3893, i32 5, i32 18"   --->   Operation 916 'partselect' 'mult_V_2932' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 917 [1/1] (0.00ns)   --->   "%shl_ln1273_929 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_301, i3 0"   --->   Operation 917 'bitconcatenate' 'shl_ln1273_929' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 918 [1/1] (0.00ns)   --->   "%sext_ln1273_1527 = sext i19 %shl_ln1273_929"   --->   Operation 918 'sext' 'sext_ln1273_1527' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 919 [1/1] (0.00ns)   --->   "%shl_ln1273_930 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_301, i1 0"   --->   Operation 919 'bitconcatenate' 'shl_ln1273_930' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 920 [1/1] (0.00ns)   --->   "%sext_ln1273_1528 = sext i17 %shl_ln1273_930"   --->   Operation 920 'sext' 'sext_ln1273_1528' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 921 [1/1] (0.00ns)   --->   "%sext_ln1273_1529 = sext i17 %shl_ln1273_930"   --->   Operation 921 'sext' 'sext_ln1273_1529' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 922 [1/1] (0.80ns)   --->   "%r_V_3894 = sub i20 %sext_ln1273_1529, i20 %sext_ln1273_1527"   --->   Operation 922 'sub' 'r_V_3894' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 923 [1/1] (0.00ns)   --->   "%mult_V_2933 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3894, i32 5, i32 19"   --->   Operation 923 'partselect' 'mult_V_2933' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 924 [1/1] (0.00ns)   --->   "%sext_ln818_1010 = sext i15 %mult_V_2933"   --->   Operation 924 'sext' 'sext_ln818_1010' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 925 [1/1] (0.00ns)   --->   "%mult_V_2934 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_301, i32 4, i32 15"   --->   Operation 925 'partselect' 'mult_V_2934' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 926 [1/1] (0.00ns)   --->   "%sext_ln17_2043 = sext i12 %mult_V_2934" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 926 'sext' 'sext_ln17_2043' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 927 [1/1] (0.79ns)   --->   "%r_V_3895 = add i19 %sext_ln1273_1526, i19 %sext_ln1273_1525"   --->   Operation 927 'add' 'r_V_3895' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 928 [1/1] (0.00ns)   --->   "%mult_V_2935 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3895, i32 5, i32 18"   --->   Operation 928 'partselect' 'mult_V_2935' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 929 [1/1] (0.00ns)   --->   "%sext_ln17_2044 = sext i14 %mult_V_2935" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 929 'sext' 'sext_ln17_2044' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 930 [1/1] (0.00ns)   --->   "%mult_V_2936 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_301, i32 3, i32 15"   --->   Operation 930 'partselect' 'mult_V_2936' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 931 [1/1] (0.00ns)   --->   "%sext_ln17_2045 = sext i13 %mult_V_2936" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 931 'sext' 'sext_ln17_2045' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 932 [1/1] (0.79ns)   --->   "%r_V_3896 = sub i18 0, i18 %sext_ln1273_1528"   --->   Operation 932 'sub' 'r_V_3896' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 933 [1/1] (0.00ns)   --->   "%mult_V_2937 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_3896, i32 5, i32 17"   --->   Operation 933 'partselect' 'mult_V_2937' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 934 [1/1] (0.00ns)   --->   "%sext_ln17_2046 = sext i13 %mult_V_2937" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 934 'sext' 'sext_ln17_2046' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 935 [1/1] (0.80ns)   --->   "%r_V_3897 = add i20 %sext_ln1273_1527, i20 %sext_ln1273_1529"   --->   Operation 935 'add' 'r_V_3897' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 936 [1/1] (0.00ns)   --->   "%mult_V_2938 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3897, i32 5, i32 19"   --->   Operation 936 'partselect' 'mult_V_2938' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 937 [1/1] (0.00ns)   --->   "%sext_ln818_1011 = sext i15 %mult_V_2938"   --->   Operation 937 'sext' 'sext_ln818_1011' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 938 [1/1] (0.80ns)   --->   "%r_V_3898 = sub i20 %sext_ln1273_1527, i20 %sext_ln1273_1529"   --->   Operation 938 'sub' 'r_V_3898' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 939 [1/1] (0.00ns)   --->   "%mult_V_2939 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3898, i32 5, i32 19"   --->   Operation 939 'partselect' 'mult_V_2939' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 940 [1/1] (0.00ns)   --->   "%sext_ln818_1014 = sext i15 %mult_V_2939"   --->   Operation 940 'sext' 'sext_ln818_1014' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 941 [1/1] (0.00ns)   --->   "%a_V_302 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_348"   --->   Operation 941 'load' 'a_V_302' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 942 [1/1] (0.00ns)   --->   "%sext_ln818_795 = sext i16 %a_V_302"   --->   Operation 942 'sext' 'sext_ln818_795' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 943 [1/1] (0.00ns)   --->   "%mult_V_2940 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_302, i32 3, i32 15"   --->   Operation 943 'partselect' 'mult_V_2940' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 944 [1/1] (0.00ns)   --->   "%sext_ln17_2047 = sext i13 %mult_V_2940" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 944 'sext' 'sext_ln17_2047' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 945 [1/1] (0.00ns)   --->   "%mult_V_2941 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_302, i32 4, i32 15"   --->   Operation 945 'partselect' 'mult_V_2941' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 946 [1/1] (0.00ns)   --->   "%sext_ln17_2048 = sext i12 %mult_V_2941" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 946 'sext' 'sext_ln17_2048' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 947 [1/1] (0.00ns)   --->   "%sext_ln17_2049 = sext i12 %mult_V_2941" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 947 'sext' 'sext_ln17_2049' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 948 [1/1] (0.00ns)   --->   "%shl_ln1273_931 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_302, i3 0"   --->   Operation 948 'bitconcatenate' 'shl_ln1273_931' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 949 [1/1] (0.00ns)   --->   "%sext_ln1273_1530 = sext i19 %shl_ln1273_931"   --->   Operation 949 'sext' 'sext_ln1273_1530' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 950 [1/1] (0.80ns)   --->   "%r_V_3899 = sub i20 0, i20 %sext_ln1273_1530"   --->   Operation 950 'sub' 'r_V_3899' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 951 [1/1] (0.00ns)   --->   "%mult_V_2942 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3899, i32 5, i32 19"   --->   Operation 951 'partselect' 'mult_V_2942' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 952 [1/1] (0.00ns)   --->   "%sext_ln818_1015 = sext i15 %mult_V_2942"   --->   Operation 952 'sext' 'sext_ln818_1015' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 953 [1/1] (0.00ns)   --->   "%shl_ln1273_932 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_302, i1 0"   --->   Operation 953 'bitconcatenate' 'shl_ln1273_932' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 954 [1/1] (0.00ns)   --->   "%sext_ln1273_1531 = sext i17 %shl_ln1273_932"   --->   Operation 954 'sext' 'sext_ln1273_1531' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 955 [1/1] (0.00ns)   --->   "%sext_ln1273_1532 = sext i17 %shl_ln1273_932"   --->   Operation 955 'sext' 'sext_ln1273_1532' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 956 [1/1] (0.80ns)   --->   "%r_V_3900 = sub i20 %sext_ln1273_1530, i20 %sext_ln1273_1532"   --->   Operation 956 'sub' 'r_V_3900' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 957 [1/1] (0.00ns)   --->   "%mult_V_2943 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3900, i32 5, i32 19"   --->   Operation 957 'partselect' 'mult_V_2943' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 958 [1/1] (0.00ns)   --->   "%sext_ln818_1016 = sext i15 %mult_V_2943"   --->   Operation 958 'sext' 'sext_ln818_1016' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 959 [1/1] (0.79ns)   --->   "%r_V_3901 = sub i18 0, i18 %sext_ln1273_1531"   --->   Operation 959 'sub' 'r_V_3901' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 960 [1/1] (0.00ns)   --->   "%mult_V_2944 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_3901, i32 5, i32 17"   --->   Operation 960 'partselect' 'mult_V_2944' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 961 [1/1] (0.00ns)   --->   "%sext_ln17_2050 = sext i13 %mult_V_2944" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 961 'sext' 'sext_ln17_2050' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 962 [1/1] (0.80ns)   --->   "%r_V_3902 = sub i20 %sext_ln1273_1530, i20 %sext_ln818_795"   --->   Operation 962 'sub' 'r_V_3902' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 963 [1/1] (0.00ns)   --->   "%mult_V_2945 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3902, i32 5, i32 19"   --->   Operation 963 'partselect' 'mult_V_2945' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 964 [1/1] (0.00ns)   --->   "%sext_ln818_1017 = sext i15 %mult_V_2945"   --->   Operation 964 'sext' 'sext_ln818_1017' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 965 [1/1] (0.80ns)   --->   "%r_V_3903 = add i20 %sext_ln1273_1530, i20 %sext_ln818_795"   --->   Operation 965 'add' 'r_V_3903' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 966 [1/1] (0.00ns)   --->   "%mult_V_2946 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3903, i32 5, i32 19"   --->   Operation 966 'partselect' 'mult_V_2946' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 967 [1/1] (0.00ns)   --->   "%sext_ln818_1018 = sext i15 %mult_V_2946"   --->   Operation 967 'sext' 'sext_ln818_1018' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 968 [1/1] (0.00ns)   --->   "%shl_ln1273_933 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_302, i2 0"   --->   Operation 968 'bitconcatenate' 'shl_ln1273_933' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 969 [1/1] (0.00ns)   --->   "%sext_ln1273_1533 = sext i18 %shl_ln1273_933"   --->   Operation 969 'sext' 'sext_ln1273_1533' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 970 [1/1] (0.79ns)   --->   "%r_V_3904 = sub i19 0, i19 %sext_ln1273_1533"   --->   Operation 970 'sub' 'r_V_3904' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 971 [1/1] (0.00ns)   --->   "%mult_V_2947 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3904, i32 5, i32 18"   --->   Operation 971 'partselect' 'mult_V_2947' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 972 [1/1] (0.00ns)   --->   "%sext_ln17_2051 = sext i14 %mult_V_2947" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 972 'sext' 'sext_ln17_2051' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 973 [1/1] (0.00ns)   --->   "%a_V_303 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_349"   --->   Operation 973 'load' 'a_V_303' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 974 [1/1] (0.00ns)   --->   "%sext_ln1273_1534 = sext i16 %a_V_303"   --->   Operation 974 'sext' 'sext_ln1273_1534' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 975 [1/1] (0.00ns)   --->   "%shl_ln1273_934 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_303, i1 0"   --->   Operation 975 'bitconcatenate' 'shl_ln1273_934' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 976 [1/1] (0.00ns)   --->   "%sext_ln1273_1535 = sext i17 %shl_ln1273_934"   --->   Operation 976 'sext' 'sext_ln1273_1535' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 977 [1/1] (0.00ns)   --->   "%sext_ln1273_1536 = sext i17 %shl_ln1273_934"   --->   Operation 977 'sext' 'sext_ln1273_1536' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 978 [1/1] (0.79ns)   --->   "%r_V_3905 = sub i18 0, i18 %sext_ln1273_1536"   --->   Operation 978 'sub' 'r_V_3905' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 979 [1/1] (0.00ns)   --->   "%mult_V_2948 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_3905, i32 5, i32 17"   --->   Operation 979 'partselect' 'mult_V_2948' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 980 [1/1] (0.00ns)   --->   "%sext_ln17_2052 = sext i13 %mult_V_2948" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 980 'sext' 'sext_ln17_2052' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 981 [1/1] (0.00ns)   --->   "%shl_ln1273_935 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_303, i3 0"   --->   Operation 981 'bitconcatenate' 'shl_ln1273_935' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 982 [1/1] (0.00ns)   --->   "%sext_ln1273_1537 = sext i19 %shl_ln1273_935"   --->   Operation 982 'sext' 'sext_ln1273_1537' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 983 [1/1] (0.80ns)   --->   "%r_V_3906 = sub i20 0, i20 %sext_ln1273_1537"   --->   Operation 983 'sub' 'r_V_3906' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 984 [1/1] (0.00ns)   --->   "%mult_V_2949 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3906, i32 5, i32 19"   --->   Operation 984 'partselect' 'mult_V_2949' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 985 [1/1] (0.00ns)   --->   "%sext_ln818_1019 = sext i15 %mult_V_2949"   --->   Operation 985 'sext' 'sext_ln818_1019' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 986 [1/1] (0.00ns)   --->   "%mult_V_2950 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_303, i32 4, i32 15"   --->   Operation 986 'partselect' 'mult_V_2950' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 987 [1/1] (0.00ns)   --->   "%sext_ln17_2053 = sext i12 %mult_V_2950" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 987 'sext' 'sext_ln17_2053' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 988 [1/1] (0.00ns)   --->   "%sext_ln17_2054 = sext i12 %mult_V_2950" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 988 'sext' 'sext_ln17_2054' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 989 [1/1] (0.00ns)   --->   "%shl_ln1273_936 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_303, i2 0"   --->   Operation 989 'bitconcatenate' 'shl_ln1273_936' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 990 [1/1] (0.00ns)   --->   "%sext_ln1273_1538 = sext i18 %shl_ln1273_936"   --->   Operation 990 'sext' 'sext_ln1273_1538' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 991 [1/1] (0.79ns)   --->   "%r_V_3907 = sub i19 0, i19 %sext_ln1273_1538"   --->   Operation 991 'sub' 'r_V_3907' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 992 [1/1] (0.00ns)   --->   "%mult_V_2951 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3907, i32 5, i32 18"   --->   Operation 992 'partselect' 'mult_V_2951' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 993 [1/1] (0.00ns)   --->   "%sext_ln17_2055 = sext i14 %mult_V_2951" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 993 'sext' 'sext_ln17_2055' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 994 [1/1] (0.00ns)   --->   "%mult_V_2952 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_303, i32 3, i32 15"   --->   Operation 994 'partselect' 'mult_V_2952' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 995 [1/1] (0.00ns)   --->   "%sext_ln17_2056 = sext i13 %mult_V_2952" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 995 'sext' 'sext_ln17_2056' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 996 [1/1] (0.79ns)   --->   "%r_V_3908 = sub i19 %sext_ln1273_1534, i19 %sext_ln1273_1538"   --->   Operation 996 'sub' 'r_V_3908' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 997 [1/1] (0.00ns)   --->   "%mult_V_2953 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3908, i32 5, i32 18"   --->   Operation 997 'partselect' 'mult_V_2953' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 998 [1/1] (0.00ns)   --->   "%sext_ln17_2057 = sext i14 %mult_V_2953" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 998 'sext' 'sext_ln17_2057' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 999 [1/1] (0.80ns)   --->   "%r_V_3909 = sub i20 %sext_ln1273_1535, i20 %sext_ln1273_1537"   --->   Operation 999 'sub' 'r_V_3909' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1000 [1/1] (0.00ns)   --->   "%mult_V_2954 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3909, i32 5, i32 19"   --->   Operation 1000 'partselect' 'mult_V_2954' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1001 [1/1] (0.00ns)   --->   "%sext_ln818_1021 = sext i15 %mult_V_2954"   --->   Operation 1001 'sext' 'sext_ln818_1021' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1002 [1/1] (0.79ns)   --->   "%r_V_3910 = add i19 %sext_ln1273_1538, i19 %sext_ln1273_1534"   --->   Operation 1002 'add' 'r_V_3910' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1003 [1/1] (0.00ns)   --->   "%mult_V_2955 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3910, i32 5, i32 18"   --->   Operation 1003 'partselect' 'mult_V_2955' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1004 [1/1] (0.79ns)   --->   "%r_V_3911 = sub i19 %sext_ln1273_1538, i19 %sext_ln1273_1534"   --->   Operation 1004 'sub' 'r_V_3911' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1005 [1/1] (0.00ns)   --->   "%mult_V_2956 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3911, i32 5, i32 18"   --->   Operation 1005 'partselect' 'mult_V_2956' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1006 [1/1] (0.00ns)   --->   "%sext_ln17_2059 = sext i14 %mult_V_2956" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1006 'sext' 'sext_ln17_2059' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1007 [1/1] (0.00ns)   --->   "%a_V_304 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_350"   --->   Operation 1007 'load' 'a_V_304' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1008 [1/1] (0.00ns)   --->   "%sext_ln818_800 = sext i16 %a_V_304"   --->   Operation 1008 'sext' 'sext_ln818_800' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1009 [1/1] (0.00ns)   --->   "%sext_ln818_801 = sext i16 %a_V_304"   --->   Operation 1009 'sext' 'sext_ln818_801' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1010 [1/1] (0.00ns)   --->   "%mult_V_2957 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_304, i32 3, i32 15"   --->   Operation 1010 'partselect' 'mult_V_2957' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1011 [1/1] (0.00ns)   --->   "%sext_ln17_2060 = sext i13 %mult_V_2957" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1011 'sext' 'sext_ln17_2060' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1012 [1/1] (0.00ns)   --->   "%shl_ln1273_937 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_304, i2 0"   --->   Operation 1012 'bitconcatenate' 'shl_ln1273_937' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1013 [1/1] (0.00ns)   --->   "%sext_ln1273_1539 = sext i18 %shl_ln1273_937"   --->   Operation 1013 'sext' 'sext_ln1273_1539' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1014 [1/1] (0.79ns)   --->   "%r_V_3912 = sub i19 %sext_ln1273_1539, i19 %sext_ln818_801"   --->   Operation 1014 'sub' 'r_V_3912' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1015 [1/1] (0.00ns)   --->   "%mult_V_2958 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3912, i32 5, i32 18"   --->   Operation 1015 'partselect' 'mult_V_2958' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1016 [1/1] (0.00ns)   --->   "%sext_ln17_2061 = sext i14 %mult_V_2958" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1016 'sext' 'sext_ln17_2061' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1017 [1/1] (0.00ns)   --->   "%shl_ln1273_938 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_304, i1 0"   --->   Operation 1017 'bitconcatenate' 'shl_ln1273_938' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1018 [1/1] (0.00ns)   --->   "%sext_ln1273_1540 = sext i17 %shl_ln1273_938"   --->   Operation 1018 'sext' 'sext_ln1273_1540' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1019 [1/1] (0.00ns)   --->   "%sext_ln1273_1541 = sext i17 %shl_ln1273_938"   --->   Operation 1019 'sext' 'sext_ln1273_1541' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1020 [1/1] (0.79ns)   --->   "%r_V_3913 = sub i18 0, i18 %sext_ln1273_1541"   --->   Operation 1020 'sub' 'r_V_3913' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1021 [1/1] (0.00ns)   --->   "%mult_V_2959 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_3913, i32 5, i32 17"   --->   Operation 1021 'partselect' 'mult_V_2959' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1022 [1/1] (0.00ns)   --->   "%sext_ln17_2062 = sext i13 %mult_V_2959" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1022 'sext' 'sext_ln17_2062' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1023 [1/1] (0.00ns)   --->   "%mult_V_2960 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %a_V_304, i32 5, i32 15"   --->   Operation 1023 'partselect' 'mult_V_2960' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1024 [1/1] (0.00ns)   --->   "%sext_ln17_2063 = sext i11 %mult_V_2960" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1024 'sext' 'sext_ln17_2063' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1025 [1/1] (0.00ns)   --->   "%shl_ln1273_939 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_304, i3 0"   --->   Operation 1025 'bitconcatenate' 'shl_ln1273_939' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1026 [1/1] (0.00ns)   --->   "%sext_ln1273_1542 = sext i19 %shl_ln1273_939"   --->   Operation 1026 'sext' 'sext_ln1273_1542' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1027 [1/1] (0.80ns)   --->   "%r_V_3914 = sub i20 %sext_ln1273_1540, i20 %sext_ln1273_1542"   --->   Operation 1027 'sub' 'r_V_3914' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1028 [1/1] (0.00ns)   --->   "%mult_V_2961 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3914, i32 5, i32 19"   --->   Operation 1028 'partselect' 'mult_V_2961' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1029 [1/1] (0.00ns)   --->   "%sext_ln818_1023 = sext i15 %mult_V_2961"   --->   Operation 1029 'sext' 'sext_ln818_1023' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1030 [1/1] (0.80ns)   --->   "%r_V_3915 = sub i20 %sext_ln1273_1542, i20 %sext_ln818_800"   --->   Operation 1030 'sub' 'r_V_3915' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1031 [1/1] (0.00ns)   --->   "%mult_V_2962 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3915, i32 5, i32 19"   --->   Operation 1031 'partselect' 'mult_V_2962' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1032 [1/1] (0.00ns)   --->   "%sext_ln818_1025 = sext i15 %mult_V_2962"   --->   Operation 1032 'sext' 'sext_ln818_1025' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1033 [1/1] (0.79ns)   --->   "%r_V_3916 = sub i19 0, i19 %sext_ln1273_1539"   --->   Operation 1033 'sub' 'r_V_3916' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1034 [1/1] (0.00ns)   --->   "%mult_V_2963 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3916, i32 5, i32 18"   --->   Operation 1034 'partselect' 'mult_V_2963' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1035 [1/1] (0.00ns)   --->   "%sext_ln818_1026 = sext i14 %mult_V_2963"   --->   Operation 1035 'sext' 'sext_ln818_1026' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1036 [1/1] (0.79ns)   --->   "%r_V_3917 = sub i19 %sext_ln818_801, i19 %sext_ln1273_1539"   --->   Operation 1036 'sub' 'r_V_3917' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1037 [1/1] (0.00ns)   --->   "%mult_V_2964 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3917, i32 5, i32 18"   --->   Operation 1037 'partselect' 'mult_V_2964' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1038 [1/1] (0.00ns)   --->   "%a_V_305 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_351"   --->   Operation 1038 'load' 'a_V_305' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1039 [1/1] (0.00ns)   --->   "%sext_ln1273_1543 = sext i16 %a_V_305"   --->   Operation 1039 'sext' 'sext_ln1273_1543' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1040 [1/1] (0.00ns)   --->   "%sext_ln1273_1544 = sext i16 %a_V_305"   --->   Operation 1040 'sext' 'sext_ln1273_1544' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1041 [1/1] (0.00ns)   --->   "%shl_ln1273_940 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_305, i2 0"   --->   Operation 1041 'bitconcatenate' 'shl_ln1273_940' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1042 [1/1] (0.00ns)   --->   "%sext_ln1273_1545 = sext i18 %shl_ln1273_940"   --->   Operation 1042 'sext' 'sext_ln1273_1545' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1043 [1/1] (0.79ns)   --->   "%r_V_3918 = sub i19 %sext_ln1273_1544, i19 %sext_ln1273_1545"   --->   Operation 1043 'sub' 'r_V_3918' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1044 [1/1] (0.00ns)   --->   "%mult_V_2965 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3918, i32 5, i32 18"   --->   Operation 1044 'partselect' 'mult_V_2965' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1045 [1/1] (0.00ns)   --->   "%sext_ln17_2065 = sext i14 %mult_V_2965" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1045 'sext' 'sext_ln17_2065' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1046 [1/1] (0.79ns)   --->   "%r_V_3919 = sub i19 0, i19 %sext_ln1273_1545"   --->   Operation 1046 'sub' 'r_V_3919' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1047 [1/1] (0.00ns)   --->   "%mult_V_2966 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3919, i32 5, i32 18"   --->   Operation 1047 'partselect' 'mult_V_2966' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1048 [1/1] (0.00ns)   --->   "%sext_ln17_2066 = sext i14 %mult_V_2966" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1048 'sext' 'sext_ln17_2066' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1049 [1/1] (0.00ns)   --->   "%mult_V_2967 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_305, i32 4, i32 15"   --->   Operation 1049 'partselect' 'mult_V_2967' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1050 [1/1] (0.00ns)   --->   "%sext_ln17_2067 = sext i12 %mult_V_2967" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1050 'sext' 'sext_ln17_2067' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1051 [1/1] (0.79ns)   --->   "%r_V_3920 = add i19 %sext_ln1273_1545, i19 %sext_ln1273_1544"   --->   Operation 1051 'add' 'r_V_3920' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1052 [1/1] (0.00ns)   --->   "%mult_V_2968 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3920, i32 5, i32 18"   --->   Operation 1052 'partselect' 'mult_V_2968' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1053 [1/1] (0.00ns)   --->   "%sext_ln17_2068 = sext i14 %mult_V_2968" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1053 'sext' 'sext_ln17_2068' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1054 [1/1] (0.00ns)   --->   "%shl_ln1273_941 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_305, i3 0"   --->   Operation 1054 'bitconcatenate' 'shl_ln1273_941' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1055 [1/1] (0.00ns)   --->   "%sext_ln1273_1546 = sext i19 %shl_ln1273_941"   --->   Operation 1055 'sext' 'sext_ln1273_1546' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1056 [1/1] (0.80ns)   --->   "%r_V_3921 = add i20 %sext_ln1273_1546, i20 %sext_ln1273_1543"   --->   Operation 1056 'add' 'r_V_3921' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1057 [1/1] (0.00ns)   --->   "%mult_V_2969 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3921, i32 5, i32 19"   --->   Operation 1057 'partselect' 'mult_V_2969' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1058 [1/1] (0.00ns)   --->   "%sext_ln818_1027 = sext i15 %mult_V_2969"   --->   Operation 1058 'sext' 'sext_ln818_1027' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1059 [1/1] (0.79ns)   --->   "%r_V_3922 = sub i19 %sext_ln1273_1545, i19 %sext_ln1273_1544"   --->   Operation 1059 'sub' 'r_V_3922' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1060 [1/1] (0.00ns)   --->   "%mult_V_2970 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3922, i32 5, i32 18"   --->   Operation 1060 'partselect' 'mult_V_2970' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1061 [1/1] (0.00ns)   --->   "%sext_ln17_2069 = sext i14 %mult_V_2970" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1061 'sext' 'sext_ln17_2069' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1062 [1/1] (0.00ns)   --->   "%shl_ln1273_942 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_305, i1 0"   --->   Operation 1062 'bitconcatenate' 'shl_ln1273_942' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1063 [1/1] (0.00ns)   --->   "%sext_ln1273_1547 = sext i17 %shl_ln1273_942"   --->   Operation 1063 'sext' 'sext_ln1273_1547' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1064 [1/1] (0.80ns)   --->   "%r_V_3923 = sub i20 %sext_ln1273_1546, i20 %sext_ln1273_1547"   --->   Operation 1064 'sub' 'r_V_3923' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1065 [1/1] (0.00ns)   --->   "%mult_V_2971 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3923, i32 5, i32 19"   --->   Operation 1065 'partselect' 'mult_V_2971' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1066 [1/1] (0.00ns)   --->   "%sext_ln818_1030 = sext i15 %mult_V_2971"   --->   Operation 1066 'sext' 'sext_ln818_1030' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1067 [1/1] (0.80ns)   --->   "%r_V_3924 = add i20 %sext_ln1273_1546, i20 %sext_ln1273_1547"   --->   Operation 1067 'add' 'r_V_3924' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1068 [1/1] (0.00ns)   --->   "%mult_V_2972 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3924, i32 5, i32 19"   --->   Operation 1068 'partselect' 'mult_V_2972' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1069 [1/1] (0.00ns)   --->   "%sext_ln818_1031 = sext i15 %mult_V_2972"   --->   Operation 1069 'sext' 'sext_ln818_1031' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1070 [1/1] (0.00ns)   --->   "%mult_V_2973 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_305, i32 3, i32 15"   --->   Operation 1070 'partselect' 'mult_V_2973' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1071 [1/1] (0.00ns)   --->   "%sext_ln17_2070 = sext i13 %mult_V_2973" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1071 'sext' 'sext_ln17_2070' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1072 [1/1] (0.80ns)   --->   "%r_V_3925 = sub i20 %sext_ln1273_1546, i20 %sext_ln1273_1543"   --->   Operation 1072 'sub' 'r_V_3925' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1073 [1/1] (0.00ns)   --->   "%mult_V_2974 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3925, i32 5, i32 19"   --->   Operation 1073 'partselect' 'mult_V_2974' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1074 [1/1] (0.00ns)   --->   "%sext_ln818_1032 = sext i15 %mult_V_2974"   --->   Operation 1074 'sext' 'sext_ln818_1032' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1075 [1/1] (0.80ns)   --->   "%r_V_3926 = sub i20 %sext_ln1273_1543, i20 %sext_ln1273_1546"   --->   Operation 1075 'sub' 'r_V_3926' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1076 [1/1] (0.00ns)   --->   "%mult_V_2975 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3926, i32 5, i32 19"   --->   Operation 1076 'partselect' 'mult_V_2975' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1077 [1/1] (0.00ns)   --->   "%sext_ln818_1033 = sext i15 %mult_V_2975"   --->   Operation 1077 'sext' 'sext_ln818_1033' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1078 [1/1] (0.80ns)   --->   "%r_V_3927 = sub i20 %sext_ln1273_1547, i20 %sext_ln1273_1546"   --->   Operation 1078 'sub' 'r_V_3927' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1079 [1/1] (0.00ns)   --->   "%mult_V_2976 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3927, i32 5, i32 19"   --->   Operation 1079 'partselect' 'mult_V_2976' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1080 [1/1] (0.00ns)   --->   "%sext_ln818_1034 = sext i15 %mult_V_2976"   --->   Operation 1080 'sext' 'sext_ln818_1034' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1081 [1/1] (0.00ns)   --->   "%a_V_306 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_352"   --->   Operation 1081 'load' 'a_V_306' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1082 [1/1] (0.00ns)   --->   "%sext_ln1273_1548 = sext i16 %a_V_306"   --->   Operation 1082 'sext' 'sext_ln1273_1548' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1083 [1/1] (0.00ns)   --->   "%sext_ln1273_1549 = sext i16 %a_V_306"   --->   Operation 1083 'sext' 'sext_ln1273_1549' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1084 [1/1] (0.00ns)   --->   "%sext_ln1273_1550 = sext i16 %a_V_306"   --->   Operation 1084 'sext' 'sext_ln1273_1550' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1085 [1/1] (0.00ns)   --->   "%shl_ln1273_943 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_306, i2 0"   --->   Operation 1085 'bitconcatenate' 'shl_ln1273_943' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1086 [1/1] (0.00ns)   --->   "%sext_ln1273_1551 = sext i18 %shl_ln1273_943"   --->   Operation 1086 'sext' 'sext_ln1273_1551' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1087 [1/1] (0.79ns)   --->   "%r_V_3928 = add i19 %sext_ln1273_1551, i19 %sext_ln1273_1550"   --->   Operation 1087 'add' 'r_V_3928' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1088 [1/1] (0.00ns)   --->   "%mult_V_2977 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3928, i32 5, i32 18"   --->   Operation 1088 'partselect' 'mult_V_2977' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1089 [1/1] (0.00ns)   --->   "%sext_ln17_2071 = sext i14 %mult_V_2977" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1089 'sext' 'sext_ln17_2071' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1090 [1/1] (0.00ns)   --->   "%shl_ln1273_944 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_306, i3 0"   --->   Operation 1090 'bitconcatenate' 'shl_ln1273_944' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1091 [1/1] (0.00ns)   --->   "%sext_ln1273_1552 = sext i19 %shl_ln1273_944"   --->   Operation 1091 'sext' 'sext_ln1273_1552' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1092 [1/1] (0.00ns)   --->   "%shl_ln1273_945 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_306, i1 0"   --->   Operation 1092 'bitconcatenate' 'shl_ln1273_945' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1093 [1/1] (0.00ns)   --->   "%sext_ln1273_1553 = sext i17 %shl_ln1273_945"   --->   Operation 1093 'sext' 'sext_ln1273_1553' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1094 [1/1] (0.80ns)   --->   "%r_V_3929 = sub i20 %sext_ln1273_1552, i20 %sext_ln1273_1553"   --->   Operation 1094 'sub' 'r_V_3929' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1095 [1/1] (0.00ns)   --->   "%mult_V_2978 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3929, i32 5, i32 19"   --->   Operation 1095 'partselect' 'mult_V_2978' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1096 [1/1] (0.00ns)   --->   "%sext_ln818_1035 = sext i15 %mult_V_2978"   --->   Operation 1096 'sext' 'sext_ln818_1035' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1097 [1/1] (1.94ns)   --->   "%r_V_3930 = mul i21 %sext_ln1273_1549, i21 11"   --->   Operation 1097 'mul' 'r_V_3930' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1098 [1/1] (0.00ns)   --->   "%mult_V_2979 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3930, i32 5, i32 20"   --->   Operation 1098 'partselect' 'mult_V_2979' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1099 [1/1] (0.00ns)   --->   "%mult_V_2980 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %a_V_306, i32 2, i32 15"   --->   Operation 1099 'partselect' 'mult_V_2980' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1100 [1/1] (0.00ns)   --->   "%sext_ln17_2072 = sext i14 %mult_V_2980" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1100 'sext' 'sext_ln17_2072' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1101 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_2139 = sub i19 0, i19 %sext_ln1273_1551"   --->   Operation 1101 'sub' 'sub_ln1273_2139' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1102 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_3931 = sub i19 %sub_ln1273_2139, i19 %sext_ln1273_1550"   --->   Operation 1102 'sub' 'r_V_3931' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1103 [1/1] (0.00ns)   --->   "%mult_V_2981 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3931, i32 5, i32 18"   --->   Operation 1103 'partselect' 'mult_V_2981' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1104 [1/1] (0.00ns)   --->   "%sext_ln17_2073 = sext i14 %mult_V_2981" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1104 'sext' 'sext_ln17_2073' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1105 [1/1] (0.80ns)   --->   "%r_V_3932 = sub i20 %sext_ln1273_1548, i20 %sext_ln1273_1552"   --->   Operation 1105 'sub' 'r_V_3932' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1106 [1/1] (0.00ns)   --->   "%mult_V_2982 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3932, i32 5, i32 19"   --->   Operation 1106 'partselect' 'mult_V_2982' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1107 [1/1] (0.00ns)   --->   "%sext_ln818_1038 = sext i15 %mult_V_2982"   --->   Operation 1107 'sext' 'sext_ln818_1038' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1108 [1/1] (0.00ns)   --->   "%a_V_307 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_353"   --->   Operation 1108 'load' 'a_V_307' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1109 [1/1] (0.00ns)   --->   "%sext_ln1273_1554 = sext i16 %a_V_307"   --->   Operation 1109 'sext' 'sext_ln1273_1554' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1110 [1/1] (0.00ns)   --->   "%sext_ln1273_1555 = sext i16 %a_V_307"   --->   Operation 1110 'sext' 'sext_ln1273_1555' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1111 [1/1] (0.00ns)   --->   "%shl_ln1273_946 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_307, i2 0"   --->   Operation 1111 'bitconcatenate' 'shl_ln1273_946' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1112 [1/1] (0.00ns)   --->   "%sext_ln1273_1556 = sext i18 %shl_ln1273_946"   --->   Operation 1112 'sext' 'sext_ln1273_1556' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1113 [1/1] (0.79ns)   --->   "%r_V_3933 = sub i19 %sext_ln1273_1555, i19 %sext_ln1273_1556"   --->   Operation 1113 'sub' 'r_V_3933' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1114 [1/1] (0.00ns)   --->   "%mult_V_2983 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3933, i32 5, i32 18"   --->   Operation 1114 'partselect' 'mult_V_2983' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1115 [1/1] (0.00ns)   --->   "%sext_ln17_2074 = sext i14 %mult_V_2983" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1115 'sext' 'sext_ln17_2074' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1116 [1/1] (0.00ns)   --->   "%shl_ln1273_947 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_307, i3 0"   --->   Operation 1116 'bitconcatenate' 'shl_ln1273_947' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1117 [1/1] (0.00ns)   --->   "%sext_ln1273_1557 = sext i19 %shl_ln1273_947"   --->   Operation 1117 'sext' 'sext_ln1273_1557' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1118 [1/1] (0.00ns)   --->   "%shl_ln1273_948 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_307, i1 0"   --->   Operation 1118 'bitconcatenate' 'shl_ln1273_948' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1119 [1/1] (0.00ns)   --->   "%sext_ln1273_1558 = sext i17 %shl_ln1273_948"   --->   Operation 1119 'sext' 'sext_ln1273_1558' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1120 [1/1] (0.80ns)   --->   "%r_V_3934 = sub i20 %sext_ln1273_1557, i20 %sext_ln1273_1558"   --->   Operation 1120 'sub' 'r_V_3934' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1121 [1/1] (0.00ns)   --->   "%mult_V_2984 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3934, i32 5, i32 19"   --->   Operation 1121 'partselect' 'mult_V_2984' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1122 [1/1] (0.00ns)   --->   "%sext_ln818_1039 = sext i15 %mult_V_2984"   --->   Operation 1122 'sext' 'sext_ln818_1039' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1123 [1/1] (0.00ns)   --->   "%mult_V_2985 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_307, i32 3, i32 15"   --->   Operation 1123 'partselect' 'mult_V_2985' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1124 [1/1] (0.00ns)   --->   "%sext_ln17_2075 = sext i13 %mult_V_2985" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1124 'sext' 'sext_ln17_2075' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1125 [1/1] (0.79ns)   --->   "%r_V_3935 = add i19 %sext_ln1273_1556, i19 %sext_ln1273_1555"   --->   Operation 1125 'add' 'r_V_3935' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1126 [1/1] (0.00ns)   --->   "%mult_V_2986 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3935, i32 5, i32 18"   --->   Operation 1126 'partselect' 'mult_V_2986' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1127 [1/1] (0.00ns)   --->   "%sext_ln17_2076 = sext i14 %mult_V_2986" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1127 'sext' 'sext_ln17_2076' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1128 [1/1] (0.80ns)   --->   "%r_V_3936 = sub i20 %sext_ln1273_1557, i20 %sext_ln1273_1554"   --->   Operation 1128 'sub' 'r_V_3936' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1129 [1/1] (0.00ns)   --->   "%mult_V_2987 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3936, i32 5, i32 19"   --->   Operation 1129 'partselect' 'mult_V_2987' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1130 [1/1] (0.00ns)   --->   "%sext_ln818_1040 = sext i15 %mult_V_2987"   --->   Operation 1130 'sext' 'sext_ln818_1040' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1131 [1/1] (0.80ns)   --->   "%sub_ln1273_2145 = sub i20 0, i20 %sext_ln1273_1557"   --->   Operation 1131 'sub' 'sub_ln1273_2145' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1132 [1/1] (0.80ns)   --->   "%r_V_3937 = sub i20 %sub_ln1273_2145, i20 %sext_ln1273_1558"   --->   Operation 1132 'sub' 'r_V_3937' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1133 [1/1] (0.00ns)   --->   "%mult_V_2988 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3937, i32 5, i32 19"   --->   Operation 1133 'partselect' 'mult_V_2988' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1134 [1/1] (0.00ns)   --->   "%sext_ln818_1041 = sext i15 %mult_V_2988"   --->   Operation 1134 'sext' 'sext_ln818_1041' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1135 [1/1] (0.00ns)   --->   "%mult_V_2989 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %a_V_307, i32 5, i32 15"   --->   Operation 1135 'partselect' 'mult_V_2989' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1136 [1/1] (0.00ns)   --->   "%sext_ln17_2077 = sext i11 %mult_V_2989" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1136 'sext' 'sext_ln17_2077' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1137 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_2147 = sub i19 0, i19 %sext_ln1273_1556"   --->   Operation 1137 'sub' 'sub_ln1273_2147' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1138 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_3938 = sub i19 %sub_ln1273_2147, i19 %sext_ln1273_1555"   --->   Operation 1138 'sub' 'r_V_3938' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1139 [1/1] (0.00ns)   --->   "%mult_V_2990 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3938, i32 5, i32 18"   --->   Operation 1139 'partselect' 'mult_V_2990' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1140 [1/1] (0.00ns)   --->   "%sext_ln17_2078 = sext i14 %mult_V_2990" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1140 'sext' 'sext_ln17_2078' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1141 [1/1] (0.80ns)   --->   "%r_V_3939 = sub i20 %sub_ln1273_2145, i20 %sext_ln1273_1554"   --->   Operation 1141 'sub' 'r_V_3939' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1142 [1/1] (0.00ns)   --->   "%mult_V_2991 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3939, i32 5, i32 19"   --->   Operation 1142 'partselect' 'mult_V_2991' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1143 [1/1] (0.00ns)   --->   "%sext_ln818_1042 = sext i15 %mult_V_2991"   --->   Operation 1143 'sext' 'sext_ln818_1042' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1144 [1/1] (0.00ns)   --->   "%mult_V_2992 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_307, i32 4, i32 15"   --->   Operation 1144 'partselect' 'mult_V_2992' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1145 [1/1] (0.00ns)   --->   "%sext_ln17_2079 = sext i12 %mult_V_2992" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1145 'sext' 'sext_ln17_2079' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1146 [1/1] (0.00ns)   --->   "%a_V_308 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_354"   --->   Operation 1146 'load' 'a_V_308' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1147 [1/1] (0.00ns)   --->   "%sext_ln1273_1559 = sext i16 %a_V_308"   --->   Operation 1147 'sext' 'sext_ln1273_1559' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1148 [1/1] (0.00ns)   --->   "%shl_ln1273_949 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_308, i2 0"   --->   Operation 1148 'bitconcatenate' 'shl_ln1273_949' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1149 [1/1] (0.00ns)   --->   "%sext_ln1273_1560 = sext i18 %shl_ln1273_949"   --->   Operation 1149 'sext' 'sext_ln1273_1560' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1150 [1/1] (0.79ns)   --->   "%r_V_3940 = sub i19 %sext_ln1273_1560, i19 %sext_ln1273_1559"   --->   Operation 1150 'sub' 'r_V_3940' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1151 [1/1] (0.00ns)   --->   "%mult_V_2993 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3940, i32 5, i32 18"   --->   Operation 1151 'partselect' 'mult_V_2993' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1152 [1/1] (0.00ns)   --->   "%sext_ln17_2080 = sext i14 %mult_V_2993" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1152 'sext' 'sext_ln17_2080' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1153 [1/1] (0.79ns)   --->   "%r_V_3945 = sub i19 0, i19 %sext_ln1273_1560"   --->   Operation 1153 'sub' 'r_V_3945' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1154 [1/1] (0.80ns)   --->   "%r_V_3941 = sub i19 %r_V_3945, i19 %sext_ln1273_1559"   --->   Operation 1154 'sub' 'r_V_3941' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1155 [1/1] (0.00ns)   --->   "%mult_V_2994 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3941, i32 5, i32 18"   --->   Operation 1155 'partselect' 'mult_V_2994' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1156 [1/1] (0.00ns)   --->   "%sext_ln17_2081 = sext i14 %mult_V_2994" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1156 'sext' 'sext_ln17_2081' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1157 [1/1] (0.79ns)   --->   "%r_V_3942 = sub i19 %sext_ln1273_1559, i19 %sext_ln1273_1560"   --->   Operation 1157 'sub' 'r_V_3942' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1158 [1/1] (0.00ns)   --->   "%mult_V_2995 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3942, i32 5, i32 18"   --->   Operation 1158 'partselect' 'mult_V_2995' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1159 [1/1] (0.00ns)   --->   "%sext_ln17_2082 = sext i14 %mult_V_2995" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1159 'sext' 'sext_ln17_2082' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1160 [1/1] (0.00ns)   --->   "%mult_V_2996 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_308, i32 3, i32 15"   --->   Operation 1160 'partselect' 'mult_V_2996' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1161 [1/1] (0.00ns)   --->   "%sext_ln17_2083 = sext i13 %mult_V_2996" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1161 'sext' 'sext_ln17_2083' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1162 [1/1] (0.00ns)   --->   "%sext_ln17_2084 = sext i13 %mult_V_2996" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1162 'sext' 'sext_ln17_2084' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1163 [1/1] (0.79ns)   --->   "%r_V_3943 = add i19 %sext_ln1273_1560, i19 %sext_ln1273_1559"   --->   Operation 1163 'add' 'r_V_3943' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1164 [1/1] (0.00ns)   --->   "%mult_V_2997 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3943, i32 5, i32 18"   --->   Operation 1164 'partselect' 'mult_V_2997' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1165 [1/1] (0.00ns)   --->   "%sext_ln17_2085 = sext i14 %mult_V_2997" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1165 'sext' 'sext_ln17_2085' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1166 [1/1] (0.00ns)   --->   "%shl_ln1273_950 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_308, i3 0"   --->   Operation 1166 'bitconcatenate' 'shl_ln1273_950' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1167 [1/1] (0.00ns)   --->   "%sext_ln1273_1561 = sext i19 %shl_ln1273_950"   --->   Operation 1167 'sext' 'sext_ln1273_1561' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1168 [1/1] (0.00ns)   --->   "%shl_ln1273_951 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_308, i1 0"   --->   Operation 1168 'bitconcatenate' 'shl_ln1273_951' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1169 [1/1] (0.00ns)   --->   "%sext_ln1273_1562 = sext i17 %shl_ln1273_951"   --->   Operation 1169 'sext' 'sext_ln1273_1562' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1170 [1/1] (0.80ns)   --->   "%r_V_3944 = sub i20 %sext_ln1273_1561, i20 %sext_ln1273_1562"   --->   Operation 1170 'sub' 'r_V_3944' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1171 [1/1] (0.00ns)   --->   "%mult_V_2998 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3944, i32 5, i32 19"   --->   Operation 1171 'partselect' 'mult_V_2998' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1172 [1/1] (0.00ns)   --->   "%sext_ln818_1043 = sext i15 %mult_V_2998"   --->   Operation 1172 'sext' 'sext_ln818_1043' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1173 [1/1] (0.00ns)   --->   "%mult_V_2999 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_308, i32 4, i32 15"   --->   Operation 1173 'partselect' 'mult_V_2999' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1174 [1/1] (0.00ns)   --->   "%sext_ln17_2086 = sext i12 %mult_V_2999" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1174 'sext' 'sext_ln17_2086' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1175 [1/1] (0.00ns)   --->   "%mult_V_3000 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3945, i32 5, i32 18"   --->   Operation 1175 'partselect' 'mult_V_3000' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1176 [1/1] (0.00ns)   --->   "%sext_ln17_2087 = sext i14 %mult_V_3000" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1176 'sext' 'sext_ln17_2087' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1177 [1/1] (0.80ns)   --->   "%r_V_3946 = sub i20 %sext_ln1273_1562, i20 %sext_ln1273_1561"   --->   Operation 1177 'sub' 'r_V_3946' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1178 [1/1] (0.00ns)   --->   "%mult_V_3001 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3946, i32 5, i32 19"   --->   Operation 1178 'partselect' 'mult_V_3001' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1179 [1/1] (0.00ns)   --->   "%sext_ln818_1044 = sext i15 %mult_V_3001"   --->   Operation 1179 'sext' 'sext_ln818_1044' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1180 [1/1] (0.00ns)   --->   "%a_V_309 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_355"   --->   Operation 1180 'load' 'a_V_309' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1181 [1/1] (0.00ns)   --->   "%sext_ln1273_1563 = sext i16 %a_V_309"   --->   Operation 1181 'sext' 'sext_ln1273_1563' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1182 [1/1] (0.00ns)   --->   "%sext_ln1273_1564 = sext i16 %a_V_309"   --->   Operation 1182 'sext' 'sext_ln1273_1564' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1183 [1/1] (0.00ns)   --->   "%sext_ln1273_1565 = sext i16 %a_V_309"   --->   Operation 1183 'sext' 'sext_ln1273_1565' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1184 [1/1] (0.00ns)   --->   "%shl_ln1273_952 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_309, i3 0"   --->   Operation 1184 'bitconcatenate' 'shl_ln1273_952' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1185 [1/1] (0.00ns)   --->   "%sext_ln1273_1566 = sext i19 %shl_ln1273_952"   --->   Operation 1185 'sext' 'sext_ln1273_1566' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1186 [1/1] (0.00ns)   --->   "%shl_ln1273_953 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_309, i1 0"   --->   Operation 1186 'bitconcatenate' 'shl_ln1273_953' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1187 [1/1] (0.00ns)   --->   "%sext_ln1273_1567 = sext i17 %shl_ln1273_953"   --->   Operation 1187 'sext' 'sext_ln1273_1567' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1188 [1/1] (0.00ns)   --->   "%sext_ln1273_1568 = sext i17 %shl_ln1273_953"   --->   Operation 1188 'sext' 'sext_ln1273_1568' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1189 [1/1] (0.80ns)   --->   "%r_V_3947 = sub i20 %sext_ln1273_1566, i20 %sext_ln1273_1568"   --->   Operation 1189 'sub' 'r_V_3947' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1190 [1/1] (0.00ns)   --->   "%mult_V_3002 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3947, i32 5, i32 19"   --->   Operation 1190 'partselect' 'mult_V_3002' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1191 [1/1] (0.00ns)   --->   "%shl_ln1273_954 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_309, i2 0"   --->   Operation 1191 'bitconcatenate' 'shl_ln1273_954' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1192 [1/1] (0.00ns)   --->   "%sext_ln1273_1569 = sext i18 %shl_ln1273_954"   --->   Operation 1192 'sext' 'sext_ln1273_1569' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1193 [1/1] (0.79ns)   --->   "%r_V_3948 = add i19 %sext_ln1273_1569, i19 %sext_ln1273_1565"   --->   Operation 1193 'add' 'r_V_3948' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1194 [1/1] (0.00ns)   --->   "%mult_V_3003 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3948, i32 5, i32 18"   --->   Operation 1194 'partselect' 'mult_V_3003' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1195 [1/1] (0.00ns)   --->   "%sext_ln17_2088 = sext i14 %mult_V_3003" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1195 'sext' 'sext_ln17_2088' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1196 [1/1] (0.79ns)   --->   "%r_V_3949 = sub i19 %sext_ln1273_1565, i19 %sext_ln1273_1569"   --->   Operation 1196 'sub' 'r_V_3949' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1197 [1/1] (0.00ns)   --->   "%mult_V_3004 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3949, i32 5, i32 18"   --->   Operation 1197 'partselect' 'mult_V_3004' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1198 [1/1] (0.00ns)   --->   "%sext_ln818_1048 = sext i14 %mult_V_3004"   --->   Operation 1198 'sext' 'sext_ln818_1048' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1199 [1/1] (0.00ns)   --->   "%mult_V_3005 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_309, i32 3, i32 15"   --->   Operation 1199 'partselect' 'mult_V_3005' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1200 [1/1] (0.00ns)   --->   "%sext_ln17_2089 = sext i13 %mult_V_3005" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1200 'sext' 'sext_ln17_2089' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1201 [1/1] (0.80ns)   --->   "%r_V_3950 = sub i20 %sext_ln1273_1568, i20 %sext_ln1273_1566"   --->   Operation 1201 'sub' 'r_V_3950' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1202 [1/1] (0.00ns)   --->   "%mult_V_3006 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3950, i32 5, i32 19"   --->   Operation 1202 'partselect' 'mult_V_3006' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1203 [1/1] (0.00ns)   --->   "%sext_ln818_1049 = sext i15 %mult_V_3006"   --->   Operation 1203 'sext' 'sext_ln818_1049' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1204 [1/1] (0.79ns)   --->   "%r_V_3951 = sub i18 0, i18 %sext_ln1273_1567"   --->   Operation 1204 'sub' 'r_V_3951' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1205 [1/1] (0.00ns)   --->   "%mult_V_3007 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_3951, i32 5, i32 17"   --->   Operation 1205 'partselect' 'mult_V_3007' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1206 [1/1] (0.00ns)   --->   "%sext_ln17_2090 = sext i13 %mult_V_3007" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1206 'sext' 'sext_ln17_2090' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1207 [1/1] (0.79ns)   --->   "%r_V_3952 = sub i19 %sext_ln1273_1569, i19 %sext_ln1273_1565"   --->   Operation 1207 'sub' 'r_V_3952' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1208 [1/1] (0.00ns)   --->   "%mult_V_3008 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3952, i32 5, i32 18"   --->   Operation 1208 'partselect' 'mult_V_3008' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1209 [1/1] (0.00ns)   --->   "%sext_ln17_2091 = sext i14 %mult_V_3008" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1209 'sext' 'sext_ln17_2091' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1210 [1/1] (0.00ns)   --->   "%mult_V_3009 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_309, i32 4, i32 15"   --->   Operation 1210 'partselect' 'mult_V_3009' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1211 [1/1] (0.00ns)   --->   "%sext_ln17_2092 = sext i12 %mult_V_3009" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1211 'sext' 'sext_ln17_2092' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1212 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_2161 = sub i20 0, i20 %sext_ln1273_1566"   --->   Operation 1212 'sub' 'sub_ln1273_2161' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1213 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_3953 = sub i20 %sub_ln1273_2161, i20 %sext_ln1273_1563"   --->   Operation 1213 'sub' 'r_V_3953' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1214 [1/1] (0.00ns)   --->   "%mult_V_3010 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3953, i32 5, i32 19"   --->   Operation 1214 'partselect' 'mult_V_3010' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1215 [1/1] (0.00ns)   --->   "%sext_ln818_1051 = sext i15 %mult_V_3010"   --->   Operation 1215 'sext' 'sext_ln818_1051' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1216 [1/1] (0.80ns)   --->   "%r_V_3954 = sub i20 %sext_ln1273_1566, i20 %sext_ln1273_1563"   --->   Operation 1216 'sub' 'r_V_3954' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1217 [1/1] (0.00ns)   --->   "%mult_V_3011 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3954, i32 5, i32 19"   --->   Operation 1217 'partselect' 'mult_V_3011' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1218 [1/1] (0.00ns)   --->   "%sext_ln818_1052 = sext i15 %mult_V_3011"   --->   Operation 1218 'sext' 'sext_ln818_1052' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1219 [1/1] (0.78ns)   --->   "%r_V_3955 = sub i17 0, i17 %sext_ln1273_1564"   --->   Operation 1219 'sub' 'r_V_3955' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1220 [1/1] (0.00ns)   --->   "%mult_V_3012 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_3955, i32 5, i32 16"   --->   Operation 1220 'partselect' 'mult_V_3012' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1221 [1/1] (0.00ns)   --->   "%sext_ln17_2093 = sext i12 %mult_V_3012" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1221 'sext' 'sext_ln17_2093' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1222 [1/1] (0.79ns)   --->   "%r_V_3956 = sub i19 0, i19 %sext_ln1273_1569"   --->   Operation 1222 'sub' 'r_V_3956' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1223 [1/1] (0.00ns)   --->   "%mult_V_3013 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3956, i32 5, i32 18"   --->   Operation 1223 'partselect' 'mult_V_3013' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1224 [1/1] (0.00ns)   --->   "%a_V_310 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_356"   --->   Operation 1224 'load' 'a_V_310' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1225 [1/1] (0.00ns)   --->   "%sext_ln1273_1570 = sext i16 %a_V_310"   --->   Operation 1225 'sext' 'sext_ln1273_1570' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1226 [1/1] (0.00ns)   --->   "%sext_ln1273_1571 = sext i16 %a_V_310"   --->   Operation 1226 'sext' 'sext_ln1273_1571' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1227 [1/1] (0.00ns)   --->   "%sext_ln1273_1572 = sext i16 %a_V_310"   --->   Operation 1227 'sext' 'sext_ln1273_1572' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1228 [1/1] (0.00ns)   --->   "%shl_ln1273_955 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_310, i2 0"   --->   Operation 1228 'bitconcatenate' 'shl_ln1273_955' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1229 [1/1] (0.00ns)   --->   "%sext_ln1273_1573 = sext i18 %shl_ln1273_955"   --->   Operation 1229 'sext' 'sext_ln1273_1573' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1230 [1/1] (0.79ns)   --->   "%r_V_3957 = sub i19 %sext_ln1273_1572, i19 %sext_ln1273_1573"   --->   Operation 1230 'sub' 'r_V_3957' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1231 [1/1] (0.00ns)   --->   "%mult_V_3014 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3957, i32 5, i32 18"   --->   Operation 1231 'partselect' 'mult_V_3014' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1232 [1/1] (0.00ns)   --->   "%sext_ln17_2094 = sext i14 %mult_V_3014" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1232 'sext' 'sext_ln17_2094' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1233 [1/1] (0.00ns)   --->   "%shl_ln1273_956 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_310, i3 0"   --->   Operation 1233 'bitconcatenate' 'shl_ln1273_956' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1234 [1/1] (0.00ns)   --->   "%sext_ln1273_1574 = sext i19 %shl_ln1273_956"   --->   Operation 1234 'sext' 'sext_ln1273_1574' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1235 [1/1] (0.80ns)   --->   "%r_V_3958 = sub i20 %sext_ln1273_1571, i20 %sext_ln1273_1574"   --->   Operation 1235 'sub' 'r_V_3958' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1236 [1/1] (0.00ns)   --->   "%mult_V_3015 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3958, i32 5, i32 19"   --->   Operation 1236 'partselect' 'mult_V_3015' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1237 [1/1] (0.00ns)   --->   "%sext_ln818_1054 = sext i15 %mult_V_3015"   --->   Operation 1237 'sext' 'sext_ln818_1054' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1238 [1/1] (0.00ns)   --->   "%shl_ln1273_957 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_310, i1 0"   --->   Operation 1238 'bitconcatenate' 'shl_ln1273_957' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1239 [1/1] (0.00ns)   --->   "%sext_ln1273_1575 = sext i17 %shl_ln1273_957"   --->   Operation 1239 'sext' 'sext_ln1273_1575' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1240 [1/1] (0.00ns)   --->   "%sext_ln1273_1576 = sext i17 %shl_ln1273_957"   --->   Operation 1240 'sext' 'sext_ln1273_1576' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1241 [1/1] (0.80ns)   --->   "%r_V_3959 = sub i20 %sext_ln1273_1574, i20 %sext_ln1273_1576"   --->   Operation 1241 'sub' 'r_V_3959' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1242 [1/1] (0.00ns)   --->   "%mult_V_3016 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3959, i32 5, i32 19"   --->   Operation 1242 'partselect' 'mult_V_3016' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1243 [1/1] (0.00ns)   --->   "%sext_ln818_1055 = sext i15 %mult_V_3016"   --->   Operation 1243 'sext' 'sext_ln818_1055' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1244 [1/1] (0.00ns)   --->   "%mult_V_3017 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_310, i32 3, i32 15"   --->   Operation 1244 'partselect' 'mult_V_3017' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1245 [1/1] (0.00ns)   --->   "%sext_ln17_2095 = sext i13 %mult_V_3017" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1245 'sext' 'sext_ln17_2095' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1246 [1/1] (0.80ns)   --->   "%r_V_3960 = sub i20 %sext_ln1273_1576, i20 %sext_ln1273_1574"   --->   Operation 1246 'sub' 'r_V_3960' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1247 [1/1] (0.00ns)   --->   "%mult_V_3018 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3960, i32 5, i32 19"   --->   Operation 1247 'partselect' 'mult_V_3018' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1248 [1/1] (0.00ns)   --->   "%sext_ln818_1056 = sext i15 %mult_V_3018"   --->   Operation 1248 'sext' 'sext_ln818_1056' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1249 [1/1] (0.80ns)   --->   "%r_V_3961 = sub i20 0, i20 %sext_ln1273_1574"   --->   Operation 1249 'sub' 'r_V_3961' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1250 [1/1] (0.00ns)   --->   "%mult_V_3019 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3961, i32 5, i32 19"   --->   Operation 1250 'partselect' 'mult_V_3019' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1251 [1/1] (0.00ns)   --->   "%sext_ln818_1057 = sext i15 %mult_V_3019"   --->   Operation 1251 'sext' 'sext_ln818_1057' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1252 [1/1] (0.00ns)   --->   "%shl_ln1273_958 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_310, i4 0"   --->   Operation 1252 'bitconcatenate' 'shl_ln1273_958' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1253 [1/1] (0.00ns)   --->   "%sext_ln1273_1577 = sext i20 %shl_ln1273_958"   --->   Operation 1253 'sext' 'sext_ln1273_1577' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1254 [1/1] (0.80ns)   --->   "%r_V_3962 = sub i21 %sext_ln1273_1575, i21 %sext_ln1273_1577"   --->   Operation 1254 'sub' 'r_V_3962' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1255 [1/1] (0.00ns)   --->   "%mult_V_3020 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3962, i32 5, i32 20"   --->   Operation 1255 'partselect' 'mult_V_3020' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1256 [1/1] (1.94ns)   --->   "%r_V_3963 = mul i21 %sext_ln1273_1570, i21 2097139"   --->   Operation 1256 'mul' 'r_V_3963' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1257 [1/1] (0.00ns)   --->   "%mult_V_3021 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3963, i32 5, i32 20"   --->   Operation 1257 'partselect' 'mult_V_3021' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1258 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_2172 = sub i19 0, i19 %sext_ln1273_1573"   --->   Operation 1258 'sub' 'sub_ln1273_2172' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1259 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_3964 = sub i19 %sub_ln1273_2172, i19 %sext_ln1273_1572"   --->   Operation 1259 'sub' 'r_V_3964' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1260 [1/1] (0.00ns)   --->   "%mult_V_3022 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3964, i32 5, i32 18"   --->   Operation 1260 'partselect' 'mult_V_3022' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1261 [1/1] (0.00ns)   --->   "%sext_ln818_1058 = sext i14 %mult_V_3022"   --->   Operation 1261 'sext' 'sext_ln818_1058' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1262 [1/1] (0.00ns)   --->   "%sext_ln17_2096 = sext i14 %mult_V_3022" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1262 'sext' 'sext_ln17_2096' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1263 [1/1] (1.94ns)   --->   "%r_V_3965 = mul i21 %sext_ln1273_1570, i21 2097141"   --->   Operation 1263 'mul' 'r_V_3965' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1264 [1/1] (0.00ns)   --->   "%mult_V_3023 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3965, i32 5, i32 20"   --->   Operation 1264 'partselect' 'mult_V_3023' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1265 [1/1] (0.00ns)   --->   "%a_V_311 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_357"   --->   Operation 1265 'load' 'a_V_311' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1266 [1/1] (0.00ns)   --->   "%sext_ln1273_1578 = sext i16 %a_V_311"   --->   Operation 1266 'sext' 'sext_ln1273_1578' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1267 [1/1] (0.00ns)   --->   "%sext_ln1273_1579 = sext i16 %a_V_311"   --->   Operation 1267 'sext' 'sext_ln1273_1579' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1268 [1/1] (0.00ns)   --->   "%sext_ln1273_1580 = sext i16 %a_V_311"   --->   Operation 1268 'sext' 'sext_ln1273_1580' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1269 [1/1] (0.00ns)   --->   "%shl_ln1273_959 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_311, i3 0"   --->   Operation 1269 'bitconcatenate' 'shl_ln1273_959' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1270 [1/1] (0.00ns)   --->   "%sext_ln1273_1581 = sext i19 %shl_ln1273_959"   --->   Operation 1270 'sext' 'sext_ln1273_1581' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1271 [1/1] (0.80ns)   --->   "%r_V_3966 = sub i20 %sext_ln1273_1579, i20 %sext_ln1273_1581"   --->   Operation 1271 'sub' 'r_V_3966' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1272 [1/1] (0.00ns)   --->   "%mult_V_3024 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3966, i32 5, i32 19"   --->   Operation 1272 'partselect' 'mult_V_3024' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1273 [1/1] (0.00ns)   --->   "%sext_ln818_1059 = sext i15 %mult_V_3024"   --->   Operation 1273 'sext' 'sext_ln818_1059' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1274 [1/1] (0.00ns)   --->   "%shl_ln1273_960 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_311, i2 0"   --->   Operation 1274 'bitconcatenate' 'shl_ln1273_960' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1275 [1/1] (0.00ns)   --->   "%sext_ln1273_1582 = sext i18 %shl_ln1273_960"   --->   Operation 1275 'sext' 'sext_ln1273_1582' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1276 [1/1] (0.00ns)   --->   "%sext_ln1273_1583 = sext i18 %shl_ln1273_960"   --->   Operation 1276 'sext' 'sext_ln1273_1583' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1277 [1/1] (0.79ns)   --->   "%r_V_3974 = sub i19 0, i19 %sext_ln1273_1583"   --->   Operation 1277 'sub' 'r_V_3974' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1278 [1/1] (0.80ns)   --->   "%r_V_3967 = sub i19 %r_V_3974, i19 %sext_ln1273_1580"   --->   Operation 1278 'sub' 'r_V_3967' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1279 [1/1] (0.00ns)   --->   "%mult_V_3025 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3967, i32 5, i32 18"   --->   Operation 1279 'partselect' 'mult_V_3025' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1280 [1/1] (0.00ns)   --->   "%sext_ln17_2097 = sext i14 %mult_V_3025" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1280 'sext' 'sext_ln17_2097' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1281 [1/1] (0.79ns)   --->   "%r_V_3968 = sub i19 %sext_ln1273_1583, i19 %sext_ln1273_1580"   --->   Operation 1281 'sub' 'r_V_3968' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1282 [1/1] (0.00ns)   --->   "%mult_V_3026 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3968, i32 5, i32 18"   --->   Operation 1282 'partselect' 'mult_V_3026' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1283 [1/1] (0.00ns)   --->   "%sext_ln17_2098 = sext i14 %mult_V_3026" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1283 'sext' 'sext_ln17_2098' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1284 [1/1] (0.78ns)   --->   "%r_V_3969 = sub i17 0, i17 %sext_ln1273_1578"   --->   Operation 1284 'sub' 'r_V_3969' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1285 [1/1] (0.00ns)   --->   "%mult_V_3027 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_3969, i32 5, i32 16"   --->   Operation 1285 'partselect' 'mult_V_3027' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1286 [1/1] (0.00ns)   --->   "%sext_ln17_2099 = sext i12 %mult_V_3027" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1286 'sext' 'sext_ln17_2099' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1287 [1/1] (0.00ns)   --->   "%mult_V_3028 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %a_V_311, i32 5, i32 15"   --->   Operation 1287 'partselect' 'mult_V_3028' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1288 [1/1] (0.00ns)   --->   "%sext_ln17_2100 = sext i11 %mult_V_3028" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1288 'sext' 'sext_ln17_2100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1289 [1/1] (0.00ns)   --->   "%shl_ln1273_961 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_311, i1 0"   --->   Operation 1289 'bitconcatenate' 'shl_ln1273_961' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1290 [1/1] (0.00ns)   --->   "%sext_ln1273_1584 = sext i17 %shl_ln1273_961"   --->   Operation 1290 'sext' 'sext_ln1273_1584' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1291 [1/1] (0.00ns)   --->   "%sext_ln1273_1585 = sext i17 %shl_ln1273_961"   --->   Operation 1291 'sext' 'sext_ln1273_1585' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1292 [1/1] (0.80ns)   --->   "%r_V_3970 = sub i20 %sext_ln1273_1585, i20 %sext_ln1273_1581"   --->   Operation 1292 'sub' 'r_V_3970' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1293 [1/1] (0.00ns)   --->   "%mult_V_3029 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3970, i32 5, i32 19"   --->   Operation 1293 'partselect' 'mult_V_3029' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1294 [1/1] (0.00ns)   --->   "%sext_ln818_1060 = sext i15 %mult_V_3029"   --->   Operation 1294 'sext' 'sext_ln818_1060' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1295 [1/1] (0.00ns)   --->   "%shl_ln1273_962 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_311, i4 0"   --->   Operation 1295 'bitconcatenate' 'shl_ln1273_962' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1296 [1/1] (0.00ns)   --->   "%sext_ln1273_1586 = sext i20 %shl_ln1273_962"   --->   Operation 1296 'sext' 'sext_ln1273_1586' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1297 [1/1] (0.80ns)   --->   "%r_V_3971 = sub i21 %sext_ln1273_1582, i21 %sext_ln1273_1586"   --->   Operation 1297 'sub' 'r_V_3971' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1298 [1/1] (0.00ns)   --->   "%mult_V_3030 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3971, i32 5, i32 20"   --->   Operation 1298 'partselect' 'mult_V_3030' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1299 [1/1] (0.80ns)   --->   "%r_V_3972 = sub i20 %sext_ln1273_1581, i20 %sext_ln1273_1579"   --->   Operation 1299 'sub' 'r_V_3972' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1300 [1/1] (0.00ns)   --->   "%mult_V_3031 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3972, i32 5, i32 19"   --->   Operation 1300 'partselect' 'mult_V_3031' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1301 [1/1] (0.00ns)   --->   "%sext_ln818_1061 = sext i15 %mult_V_3031"   --->   Operation 1301 'sext' 'sext_ln818_1061' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1302 [1/1] (0.79ns)   --->   "%r_V_3973 = sub i18 0, i18 %sext_ln1273_1584"   --->   Operation 1302 'sub' 'r_V_3973' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1303 [1/1] (0.00ns)   --->   "%mult_V_3032 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_3973, i32 5, i32 17"   --->   Operation 1303 'partselect' 'mult_V_3032' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1304 [1/1] (0.00ns)   --->   "%sext_ln17_2101 = sext i13 %mult_V_3032" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1304 'sext' 'sext_ln17_2101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1305 [1/1] (0.00ns)   --->   "%mult_V_3033 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_311, i32 3, i32 15"   --->   Operation 1305 'partselect' 'mult_V_3033' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1306 [1/1] (0.00ns)   --->   "%sext_ln17_2102 = sext i13 %mult_V_3033" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1306 'sext' 'sext_ln17_2102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1307 [1/1] (0.00ns)   --->   "%mult_V_3034 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3974, i32 5, i32 18"   --->   Operation 1307 'partselect' 'mult_V_3034' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1308 [1/1] (0.00ns)   --->   "%sext_ln17_2103 = sext i14 %mult_V_3034" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1308 'sext' 'sext_ln17_2103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1309 [1/1] (0.00ns)   --->   "%a_V_312 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_358"   --->   Operation 1309 'load' 'a_V_312' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1310 [1/1] (0.00ns)   --->   "%sext_ln1273_1587 = sext i16 %a_V_312"   --->   Operation 1310 'sext' 'sext_ln1273_1587' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1311 [1/1] (0.00ns)   --->   "%sext_ln1273_1588 = sext i16 %a_V_312"   --->   Operation 1311 'sext' 'sext_ln1273_1588' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1312 [1/1] (0.00ns)   --->   "%sext_ln1273_1589 = sext i16 %a_V_312"   --->   Operation 1312 'sext' 'sext_ln1273_1589' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1313 [1/1] (0.00ns)   --->   "%shl_ln1273_963 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_312, i1 0"   --->   Operation 1313 'bitconcatenate' 'shl_ln1273_963' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1314 [1/1] (0.00ns)   --->   "%sext_ln1273_1590 = sext i17 %shl_ln1273_963"   --->   Operation 1314 'sext' 'sext_ln1273_1590' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1315 [1/1] (0.00ns)   --->   "%sext_ln1273_1591 = sext i17 %shl_ln1273_963"   --->   Operation 1315 'sext' 'sext_ln1273_1591' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1316 [1/1] (0.79ns)   --->   "%r_V_3975 = sub i18 0, i18 %sext_ln1273_1591"   --->   Operation 1316 'sub' 'r_V_3975' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1317 [1/1] (0.00ns)   --->   "%mult_V_3035 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_3975, i32 5, i32 17"   --->   Operation 1317 'partselect' 'mult_V_3035' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1318 [1/1] (0.00ns)   --->   "%sext_ln17_2104 = sext i13 %mult_V_3035" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1318 'sext' 'sext_ln17_2104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1319 [1/1] (0.00ns)   --->   "%mult_V_3036 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_312, i32 4, i32 15"   --->   Operation 1319 'partselect' 'mult_V_3036' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1320 [1/1] (0.00ns)   --->   "%sext_ln17_2105 = sext i12 %mult_V_3036" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1320 'sext' 'sext_ln17_2105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1321 [1/1] (0.00ns)   --->   "%shl_ln1273_964 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_312, i2 0"   --->   Operation 1321 'bitconcatenate' 'shl_ln1273_964' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1322 [1/1] (0.00ns)   --->   "%sext_ln1273_1592 = sext i18 %shl_ln1273_964"   --->   Operation 1322 'sext' 'sext_ln1273_1592' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1323 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_2184 = sub i19 0, i19 %sext_ln1273_1592"   --->   Operation 1323 'sub' 'sub_ln1273_2184' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1324 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_3976 = sub i19 %sub_ln1273_2184, i19 %sext_ln1273_1588"   --->   Operation 1324 'sub' 'r_V_3976' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1325 [1/1] (0.00ns)   --->   "%mult_V_3037 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3976, i32 5, i32 18"   --->   Operation 1325 'partselect' 'mult_V_3037' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1326 [1/1] (0.00ns)   --->   "%sext_ln818_1062 = sext i14 %mult_V_3037"   --->   Operation 1326 'sext' 'sext_ln818_1062' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1327 [1/1] (0.00ns)   --->   "%sext_ln17_2106 = sext i14 %mult_V_3037" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1327 'sext' 'sext_ln17_2106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1328 [1/1] (0.00ns)   --->   "%shl_ln1273_965 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_312, i3 0"   --->   Operation 1328 'bitconcatenate' 'shl_ln1273_965' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1329 [1/1] (0.00ns)   --->   "%sext_ln1273_1593 = sext i19 %shl_ln1273_965"   --->   Operation 1329 'sext' 'sext_ln1273_1593' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1330 [1/1] (0.80ns)   --->   "%r_V_3977 = sub i20 %sext_ln1273_1593, i20 %sext_ln1273_1590"   --->   Operation 1330 'sub' 'r_V_3977' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1331 [1/1] (0.00ns)   --->   "%mult_V_3038 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3977, i32 5, i32 19"   --->   Operation 1331 'partselect' 'mult_V_3038' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1332 [1/1] (0.00ns)   --->   "%sext_ln818_1063 = sext i15 %mult_V_3038"   --->   Operation 1332 'sext' 'sext_ln818_1063' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1333 [1/1] (0.80ns)   --->   "%r_V_3978 = sub i20 %sext_ln1273_1590, i20 %sext_ln1273_1593"   --->   Operation 1333 'sub' 'r_V_3978' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1334 [1/1] (0.00ns)   --->   "%mult_V_3039 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3978, i32 5, i32 19"   --->   Operation 1334 'partselect' 'mult_V_3039' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1335 [1/1] (0.00ns)   --->   "%sext_ln818_1064 = sext i15 %mult_V_3039"   --->   Operation 1335 'sext' 'sext_ln818_1064' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1336 [1/1] (0.80ns)   --->   "%r_V_3979 = add i20 %sext_ln1273_1593, i20 %sext_ln1273_1587"   --->   Operation 1336 'add' 'r_V_3979' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1337 [1/1] (0.00ns)   --->   "%mult_V_3040 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3979, i32 5, i32 19"   --->   Operation 1337 'partselect' 'mult_V_3040' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1338 [1/1] (0.00ns)   --->   "%sext_ln818_1065 = sext i15 %mult_V_3040"   --->   Operation 1338 'sext' 'sext_ln818_1065' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1339 [1/1] (0.78ns)   --->   "%r_V_3980 = sub i17 0, i17 %sext_ln1273_1589"   --->   Operation 1339 'sub' 'r_V_3980' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1340 [1/1] (0.00ns)   --->   "%mult_V_3041 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_3980, i32 5, i32 16"   --->   Operation 1340 'partselect' 'mult_V_3041' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1341 [1/1] (0.00ns)   --->   "%sext_ln17_2107 = sext i12 %mult_V_3041" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1341 'sext' 'sext_ln17_2107' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1342 [1/1] (0.00ns)   --->   "%mult_V_3042 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %a_V_312, i32 2, i32 15"   --->   Operation 1342 'partselect' 'mult_V_3042' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1343 [1/1] (0.00ns)   --->   "%sext_ln17_2108 = sext i14 %mult_V_3042" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1343 'sext' 'sext_ln17_2108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1344 [1/1] (0.79ns)   --->   "%r_V_3981 = sub i19 %sext_ln1273_1588, i19 %sext_ln1273_1592"   --->   Operation 1344 'sub' 'r_V_3981' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1345 [1/1] (0.00ns)   --->   "%mult_V_3043 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3981, i32 5, i32 18"   --->   Operation 1345 'partselect' 'mult_V_3043' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1346 [1/1] (0.00ns)   --->   "%sext_ln17_2109 = sext i14 %mult_V_3043" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1346 'sext' 'sext_ln17_2109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1347 [1/1] (0.00ns)   --->   "%mult_V_3044 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_312, i32 3, i32 15"   --->   Operation 1347 'partselect' 'mult_V_3044' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1348 [1/1] (0.00ns)   --->   "%sext_ln17_2110 = sext i13 %mult_V_3044" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1348 'sext' 'sext_ln17_2110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1349 [1/1] (0.00ns)   --->   "%a_V_313 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_359"   --->   Operation 1349 'load' 'a_V_313' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1350 [1/1] (0.00ns)   --->   "%sext_ln818_821 = sext i16 %a_V_313"   --->   Operation 1350 'sext' 'sext_ln818_821' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1351 [1/1] (0.00ns)   --->   "%sext_ln818_822 = sext i16 %a_V_313"   --->   Operation 1351 'sext' 'sext_ln818_822' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1352 [1/1] (0.00ns)   --->   "%mult_V_3045 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_313, i32 3, i32 15"   --->   Operation 1352 'partselect' 'mult_V_3045' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1353 [1/1] (0.00ns)   --->   "%sext_ln17_2111 = sext i13 %mult_V_3045" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1353 'sext' 'sext_ln17_2111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1354 [1/1] (0.00ns)   --->   "%shl_ln1273_966 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_313, i2 0"   --->   Operation 1354 'bitconcatenate' 'shl_ln1273_966' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1355 [1/1] (0.00ns)   --->   "%sext_ln1273_1594 = sext i18 %shl_ln1273_966"   --->   Operation 1355 'sext' 'sext_ln1273_1594' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1356 [1/1] (0.79ns)   --->   "%r_V_3982 = sub i19 %sext_ln818_822, i19 %sext_ln1273_1594"   --->   Operation 1356 'sub' 'r_V_3982' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1357 [1/1] (0.00ns)   --->   "%mult_V_3046 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3982, i32 5, i32 18"   --->   Operation 1357 'partselect' 'mult_V_3046' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1358 [1/1] (0.00ns)   --->   "%sext_ln17_2112 = sext i14 %mult_V_3046" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1358 'sext' 'sext_ln17_2112' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1359 [1/1] (0.00ns)   --->   "%shl_ln1273_967 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_313, i3 0"   --->   Operation 1359 'bitconcatenate' 'shl_ln1273_967' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1360 [1/1] (0.00ns)   --->   "%sext_ln1273_1595 = sext i19 %shl_ln1273_967"   --->   Operation 1360 'sext' 'sext_ln1273_1595' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1361 [1/1] (0.00ns)   --->   "%shl_ln1273_968 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_313, i1 0"   --->   Operation 1361 'bitconcatenate' 'shl_ln1273_968' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1362 [1/1] (0.00ns)   --->   "%sext_ln1273_1596 = sext i17 %shl_ln1273_968"   --->   Operation 1362 'sext' 'sext_ln1273_1596' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1363 [1/1] (0.80ns)   --->   "%r_V_3983 = sub i20 %sext_ln1273_1596, i20 %sext_ln1273_1595"   --->   Operation 1363 'sub' 'r_V_3983' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1364 [1/1] (0.00ns)   --->   "%mult_V_3047 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3983, i32 5, i32 19"   --->   Operation 1364 'partselect' 'mult_V_3047' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1365 [1/1] (0.00ns)   --->   "%sext_ln818_1066 = sext i15 %mult_V_3047"   --->   Operation 1365 'sext' 'sext_ln818_1066' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1366 [1/1] (0.80ns)   --->   "%r_V_3984 = sub i20 %sext_ln818_821, i20 %sext_ln1273_1595"   --->   Operation 1366 'sub' 'r_V_3984' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1367 [1/1] (0.00ns)   --->   "%mult_V_3048 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3984, i32 5, i32 19"   --->   Operation 1367 'partselect' 'mult_V_3048' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1368 [1/1] (0.00ns)   --->   "%sext_ln818_1067 = sext i15 %mult_V_3048"   --->   Operation 1368 'sext' 'sext_ln818_1067' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1369 [1/1] (0.80ns)   --->   "%r_V_3985 = sub i20 %sext_ln1273_1595, i20 %sext_ln1273_1596"   --->   Operation 1369 'sub' 'r_V_3985' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1370 [1/1] (0.00ns)   --->   "%mult_V_3049 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3985, i32 5, i32 19"   --->   Operation 1370 'partselect' 'mult_V_3049' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1371 [1/1] (0.00ns)   --->   "%sext_ln818_1068 = sext i15 %mult_V_3049"   --->   Operation 1371 'sext' 'sext_ln818_1068' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1372 [1/1] (0.00ns)   --->   "%mult_V_3050 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_313, i32 4, i32 15"   --->   Operation 1372 'partselect' 'mult_V_3050' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1373 [1/1] (0.00ns)   --->   "%sext_ln17_2113 = sext i12 %mult_V_3050" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1373 'sext' 'sext_ln17_2113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1374 [1/1] (0.00ns)   --->   "%a_V_314 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_360"   --->   Operation 1374 'load' 'a_V_314' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1375 [1/1] (0.00ns)   --->   "%sext_ln1273_1597 = sext i16 %a_V_314"   --->   Operation 1375 'sext' 'sext_ln1273_1597' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1376 [1/1] (0.00ns)   --->   "%sext_ln1273_1598 = sext i16 %a_V_314"   --->   Operation 1376 'sext' 'sext_ln1273_1598' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1377 [1/1] (0.00ns)   --->   "%sext_ln1273_1599 = sext i16 %a_V_314"   --->   Operation 1377 'sext' 'sext_ln1273_1599' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1378 [1/1] (0.00ns)   --->   "%shl_ln1273_969 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_314, i2 0"   --->   Operation 1378 'bitconcatenate' 'shl_ln1273_969' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1379 [1/1] (0.00ns)   --->   "%sext_ln1273_1600 = sext i18 %shl_ln1273_969"   --->   Operation 1379 'sext' 'sext_ln1273_1600' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1380 [1/1] (0.79ns)   --->   "%r_V_3986 = sub i19 %sext_ln1273_1600, i19 %sext_ln1273_1599"   --->   Operation 1380 'sub' 'r_V_3986' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1381 [1/1] (0.00ns)   --->   "%mult_V_3051 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3986, i32 5, i32 18"   --->   Operation 1381 'partselect' 'mult_V_3051' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1382 [1/1] (0.00ns)   --->   "%sext_ln17_2114 = sext i14 %mult_V_3051" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1382 'sext' 'sext_ln17_2114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1383 [1/1] (0.00ns)   --->   "%mult_V_3052 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_314, i32 3, i32 15"   --->   Operation 1383 'partselect' 'mult_V_3052' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1384 [1/1] (0.00ns)   --->   "%sext_ln17_2115 = sext i13 %mult_V_3052" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1384 'sext' 'sext_ln17_2115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1385 [1/1] (0.79ns)   --->   "%r_V_3987 = sub i19 0, i19 %sext_ln1273_1600"   --->   Operation 1385 'sub' 'r_V_3987' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1386 [1/1] (0.00ns)   --->   "%mult_V_3053 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3987, i32 5, i32 18"   --->   Operation 1386 'partselect' 'mult_V_3053' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1387 [1/1] (0.00ns)   --->   "%sext_ln17_2116 = sext i14 %mult_V_3053" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1387 'sext' 'sext_ln17_2116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1388 [1/1] (0.78ns)   --->   "%r_V_3988 = sub i17 0, i17 %sext_ln1273_1598"   --->   Operation 1388 'sub' 'r_V_3988' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1389 [1/1] (0.00ns)   --->   "%mult_V_3054 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_3988, i32 5, i32 16"   --->   Operation 1389 'partselect' 'mult_V_3054' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1390 [1/1] (0.00ns)   --->   "%sext_ln17_2117 = sext i12 %mult_V_3054" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1390 'sext' 'sext_ln17_2117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1391 [1/1] (0.79ns)   --->   "%r_V_3989 = add i19 %sext_ln1273_1600, i19 %sext_ln1273_1599"   --->   Operation 1391 'add' 'r_V_3989' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1392 [1/1] (0.00ns)   --->   "%mult_V_3055 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3989, i32 5, i32 18"   --->   Operation 1392 'partselect' 'mult_V_3055' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1393 [1/1] (0.00ns)   --->   "%sext_ln17_2118 = sext i14 %mult_V_3055" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1393 'sext' 'sext_ln17_2118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1394 [1/1] (0.00ns)   --->   "%mult_V_3056 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %a_V_314, i32 5, i32 15"   --->   Operation 1394 'partselect' 'mult_V_3056' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1395 [1/1] (0.00ns)   --->   "%sext_ln17_2119 = sext i11 %mult_V_3056" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1395 'sext' 'sext_ln17_2119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1396 [1/1] (0.00ns)   --->   "%shl_ln1273_970 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_314, i3 0"   --->   Operation 1396 'bitconcatenate' 'shl_ln1273_970' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1397 [1/1] (0.00ns)   --->   "%sext_ln1273_1601 = sext i19 %shl_ln1273_970"   --->   Operation 1397 'sext' 'sext_ln1273_1601' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1398 [1/1] (0.80ns)   --->   "%r_V_3990 = sub i20 %sext_ln1273_1597, i20 %sext_ln1273_1601"   --->   Operation 1398 'sub' 'r_V_3990' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1399 [1/1] (0.00ns)   --->   "%mult_V_3057 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3990, i32 5, i32 19"   --->   Operation 1399 'partselect' 'mult_V_3057' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1400 [1/1] (0.00ns)   --->   "%sext_ln818_1069 = sext i15 %mult_V_3057"   --->   Operation 1400 'sext' 'sext_ln818_1069' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1401 [1/1] (0.00ns)   --->   "%shl_ln1273_971 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_314, i1 0"   --->   Operation 1401 'bitconcatenate' 'shl_ln1273_971' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1402 [1/1] (0.00ns)   --->   "%sext_ln1273_1602 = sext i17 %shl_ln1273_971"   --->   Operation 1402 'sext' 'sext_ln1273_1602' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1403 [1/1] (0.80ns)   --->   "%r_V_3991 = sub i20 %sext_ln1273_1602, i20 %sext_ln1273_1601"   --->   Operation 1403 'sub' 'r_V_3991' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1404 [1/1] (0.00ns)   --->   "%mult_V_3058 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3991, i32 5, i32 19"   --->   Operation 1404 'partselect' 'mult_V_3058' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1405 [1/1] (0.00ns)   --->   "%sext_ln818_1070 = sext i15 %mult_V_3058"   --->   Operation 1405 'sext' 'sext_ln818_1070' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1406 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_2199 = sub i20 0, i20 %sext_ln1273_1601"   --->   Operation 1406 'sub' 'sub_ln1273_2199' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1407 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_3992 = sub i20 %sub_ln1273_2199, i20 %sext_ln1273_1602"   --->   Operation 1407 'sub' 'r_V_3992' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1408 [1/1] (0.00ns)   --->   "%mult_V_3059 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3992, i32 5, i32 19"   --->   Operation 1408 'partselect' 'mult_V_3059' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1409 [1/1] (0.00ns)   --->   "%sext_ln818_1071 = sext i15 %mult_V_3059"   --->   Operation 1409 'sext' 'sext_ln818_1071' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1410 [1/1] (0.00ns)   --->   "%a_V_315 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_361"   --->   Operation 1410 'load' 'a_V_315' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1411 [1/1] (0.00ns)   --->   "%sext_ln1273_1603 = sext i16 %a_V_315"   --->   Operation 1411 'sext' 'sext_ln1273_1603' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1412 [1/1] (0.00ns)   --->   "%sext_ln1273_1604 = sext i16 %a_V_315"   --->   Operation 1412 'sext' 'sext_ln1273_1604' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1413 [1/1] (0.00ns)   --->   "%sext_ln1273_1605 = sext i16 %a_V_315"   --->   Operation 1413 'sext' 'sext_ln1273_1605' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1414 [1/1] (0.00ns)   --->   "%shl_ln1273_972 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_315, i1 0"   --->   Operation 1414 'bitconcatenate' 'shl_ln1273_972' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1415 [1/1] (0.00ns)   --->   "%sext_ln1273_1606 = sext i17 %shl_ln1273_972"   --->   Operation 1415 'sext' 'sext_ln1273_1606' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1416 [1/1] (0.00ns)   --->   "%sext_ln1273_1607 = sext i17 %shl_ln1273_972"   --->   Operation 1416 'sext' 'sext_ln1273_1607' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1417 [1/1] (0.79ns)   --->   "%r_V_3993 = sub i18 0, i18 %sext_ln1273_1607"   --->   Operation 1417 'sub' 'r_V_3993' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1418 [1/1] (0.00ns)   --->   "%mult_V_3060 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_3993, i32 5, i32 17"   --->   Operation 1418 'partselect' 'mult_V_3060' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1419 [1/1] (0.00ns)   --->   "%sext_ln17_2120 = sext i13 %mult_V_3060" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1419 'sext' 'sext_ln17_2120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1420 [1/1] (0.00ns)   --->   "%shl_ln1273_973 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_315, i3 0"   --->   Operation 1420 'bitconcatenate' 'shl_ln1273_973' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1421 [1/1] (0.00ns)   --->   "%sext_ln1273_1608 = sext i19 %shl_ln1273_973"   --->   Operation 1421 'sext' 'sext_ln1273_1608' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1422 [1/1] (0.80ns)   --->   "%r_V_3994 = sub i20 %sext_ln1273_1603, i20 %sext_ln1273_1608"   --->   Operation 1422 'sub' 'r_V_3994' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1423 [1/1] (0.00ns)   --->   "%mult_V_3061 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3994, i32 5, i32 19"   --->   Operation 1423 'partselect' 'mult_V_3061' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1424 [1/1] (0.00ns)   --->   "%sext_ln818_1072 = sext i15 %mult_V_3061"   --->   Operation 1424 'sext' 'sext_ln818_1072' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1425 [1/1] (0.00ns)   --->   "%shl_ln1273_974 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_315, i2 0"   --->   Operation 1425 'bitconcatenate' 'shl_ln1273_974' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1426 [1/1] (0.00ns)   --->   "%sext_ln1273_1609 = sext i18 %shl_ln1273_974"   --->   Operation 1426 'sext' 'sext_ln1273_1609' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1427 [1/1] (0.79ns)   --->   "%r_V_3995 = sub i19 %sext_ln1273_1609, i19 %sext_ln1273_1604"   --->   Operation 1427 'sub' 'r_V_3995' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1428 [1/1] (0.00ns)   --->   "%mult_V_3062 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3995, i32 5, i32 18"   --->   Operation 1428 'partselect' 'mult_V_3062' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1429 [1/1] (0.00ns)   --->   "%sext_ln17_2121 = sext i14 %mult_V_3062" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1429 'sext' 'sext_ln17_2121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1430 [1/1] (0.78ns)   --->   "%r_V_3996 = sub i17 0, i17 %sext_ln1273_1605"   --->   Operation 1430 'sub' 'r_V_3996' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1431 [1/1] (0.00ns)   --->   "%mult_V_3063 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_3996, i32 5, i32 16"   --->   Operation 1431 'partselect' 'mult_V_3063' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1432 [1/1] (0.00ns)   --->   "%sext_ln17_2122 = sext i12 %mult_V_3063" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1432 'sext' 'sext_ln17_2122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1433 [1/1] (0.80ns)   --->   "%r_V_3997 = add i20 %sext_ln1273_1608, i20 %sext_ln1273_1603"   --->   Operation 1433 'add' 'r_V_3997' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1434 [1/1] (0.00ns)   --->   "%mult_V_3064 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3997, i32 5, i32 19"   --->   Operation 1434 'partselect' 'mult_V_3064' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1435 [1/1] (0.00ns)   --->   "%sext_ln818_1073 = sext i15 %mult_V_3064"   --->   Operation 1435 'sext' 'sext_ln818_1073' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1436 [1/1] (0.79ns)   --->   "%r_V_4000 = sub i19 0, i19 %sext_ln1273_1609"   --->   Operation 1436 'sub' 'r_V_4000' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1437 [1/1] (0.80ns)   --->   "%r_V_3998 = sub i19 %r_V_4000, i19 %sext_ln1273_1604"   --->   Operation 1437 'sub' 'r_V_3998' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1438 [1/1] (0.00ns)   --->   "%mult_V_3065 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3998, i32 5, i32 18"   --->   Operation 1438 'partselect' 'mult_V_3065' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1439 [1/1] (0.00ns)   --->   "%sext_ln17_2123 = sext i14 %mult_V_3065" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1439 'sext' 'sext_ln17_2123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1440 [1/1] (0.80ns)   --->   "%r_V_3999 = sub i20 %sext_ln1273_1608, i20 %sext_ln1273_1606"   --->   Operation 1440 'sub' 'r_V_3999' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1441 [1/1] (0.00ns)   --->   "%mult_V_3066 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3999, i32 5, i32 19"   --->   Operation 1441 'partselect' 'mult_V_3066' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1442 [1/1] (0.00ns)   --->   "%sext_ln818_1074 = sext i15 %mult_V_3066"   --->   Operation 1442 'sext' 'sext_ln818_1074' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1443 [1/1] (0.00ns)   --->   "%mult_V_3067 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4000, i32 5, i32 18"   --->   Operation 1443 'partselect' 'mult_V_3067' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1444 [1/1] (0.00ns)   --->   "%sext_ln17_2124 = sext i14 %mult_V_3067" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1444 'sext' 'sext_ln17_2124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1445 [1/1] (0.79ns)   --->   "%r_V_4001 = sub i19 %sext_ln1273_1604, i19 %sext_ln1273_1609"   --->   Operation 1445 'sub' 'r_V_4001' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1446 [1/1] (0.00ns)   --->   "%mult_V_3068 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4001, i32 5, i32 18"   --->   Operation 1446 'partselect' 'mult_V_3068' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1447 [1/1] (0.00ns)   --->   "%sext_ln17_2125 = sext i14 %mult_V_3068" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1447 'sext' 'sext_ln17_2125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1448 [1/1] (0.00ns)   --->   "%mult_V_3069 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_315, i32 3, i32 15"   --->   Operation 1448 'partselect' 'mult_V_3069' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1449 [1/1] (0.00ns)   --->   "%sext_ln17_2126 = sext i13 %mult_V_3069" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1449 'sext' 'sext_ln17_2126' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1450 [1/1] (0.00ns)   --->   "%a_V_316 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_362"   --->   Operation 1450 'load' 'a_V_316' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1451 [1/1] (0.00ns)   --->   "%sext_ln1273_1610 = sext i16 %a_V_316"   --->   Operation 1451 'sext' 'sext_ln1273_1610' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1452 [1/1] (0.00ns)   --->   "%sext_ln1273_1611 = sext i16 %a_V_316"   --->   Operation 1452 'sext' 'sext_ln1273_1611' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1453 [1/1] (0.00ns)   --->   "%sext_ln1273_1612 = sext i16 %a_V_316"   --->   Operation 1453 'sext' 'sext_ln1273_1612' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1454 [1/1] (0.78ns)   --->   "%r_V_4002 = sub i17 0, i17 %sext_ln1273_1612"   --->   Operation 1454 'sub' 'r_V_4002' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1455 [1/1] (0.00ns)   --->   "%mult_V_3070 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_4002, i32 5, i32 16"   --->   Operation 1455 'partselect' 'mult_V_3070' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1456 [1/1] (0.00ns)   --->   "%sext_ln17_2127 = sext i12 %mult_V_3070" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1456 'sext' 'sext_ln17_2127' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1457 [1/1] (0.00ns)   --->   "%shl_ln1273_975 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_316, i2 0"   --->   Operation 1457 'bitconcatenate' 'shl_ln1273_975' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1458 [1/1] (0.00ns)   --->   "%sext_ln1273_1613 = sext i18 %shl_ln1273_975"   --->   Operation 1458 'sext' 'sext_ln1273_1613' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1459 [1/1] (0.79ns)   --->   "%r_V_4003 = add i19 %sext_ln1273_1613, i19 %sext_ln1273_1611"   --->   Operation 1459 'add' 'r_V_4003' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1460 [1/1] (0.00ns)   --->   "%mult_V_3071 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4003, i32 5, i32 18"   --->   Operation 1460 'partselect' 'mult_V_3071' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1461 [1/1] (0.00ns)   --->   "%sext_ln17_2128 = sext i14 %mult_V_3071" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1461 'sext' 'sext_ln17_2128' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1462 [1/1] (0.00ns)   --->   "%mult_V_3072 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_316, i32 3, i32 15"   --->   Operation 1462 'partselect' 'mult_V_3072' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1463 [1/1] (0.00ns)   --->   "%sext_ln17_2129 = sext i13 %mult_V_3072" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1463 'sext' 'sext_ln17_2129' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1464 [1/1] (0.00ns)   --->   "%shl_ln1273_976 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_316, i1 0"   --->   Operation 1464 'bitconcatenate' 'shl_ln1273_976' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1465 [1/1] (0.00ns)   --->   "%sext_ln1273_1614 = sext i17 %shl_ln1273_976"   --->   Operation 1465 'sext' 'sext_ln1273_1614' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1466 [1/1] (0.79ns)   --->   "%r_V_4004 = sub i18 0, i18 %sext_ln1273_1614"   --->   Operation 1466 'sub' 'r_V_4004' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1467 [1/1] (0.00ns)   --->   "%mult_V_3073 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_4004, i32 5, i32 17"   --->   Operation 1467 'partselect' 'mult_V_3073' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1468 [1/1] (0.00ns)   --->   "%sext_ln17_2130 = sext i13 %mult_V_3073" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1468 'sext' 'sext_ln17_2130' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1469 [1/1] (0.00ns)   --->   "%shl_ln1273_977 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_316, i3 0"   --->   Operation 1469 'bitconcatenate' 'shl_ln1273_977' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1470 [1/1] (0.00ns)   --->   "%sext_ln1273_1615 = sext i19 %shl_ln1273_977"   --->   Operation 1470 'sext' 'sext_ln1273_1615' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1471 [1/1] (0.80ns)   --->   "%r_V_4005 = sub i20 %sext_ln1273_1610, i20 %sext_ln1273_1615"   --->   Operation 1471 'sub' 'r_V_4005' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1472 [1/1] (0.00ns)   --->   "%mult_V_3074 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4005, i32 5, i32 19"   --->   Operation 1472 'partselect' 'mult_V_3074' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1473 [1/1] (0.00ns)   --->   "%sext_ln818_1075 = sext i15 %mult_V_3074"   --->   Operation 1473 'sext' 'sext_ln818_1075' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1474 [1/1] (0.00ns)   --->   "%mult_V_3075 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_316, i32 4, i32 15"   --->   Operation 1474 'partselect' 'mult_V_3075' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1475 [1/1] (0.00ns)   --->   "%sext_ln17_2131 = sext i12 %mult_V_3075" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1475 'sext' 'sext_ln17_2131' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1476 [1/1] (0.00ns)   --->   "%a_V_317 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_363"   --->   Operation 1476 'load' 'a_V_317' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1477 [1/1] (0.00ns)   --->   "%sext_ln1273_1616 = sext i16 %a_V_317"   --->   Operation 1477 'sext' 'sext_ln1273_1616' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1478 [1/1] (0.00ns)   --->   "%sext_ln1273_1617 = sext i16 %a_V_317"   --->   Operation 1478 'sext' 'sext_ln1273_1617' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1479 [1/1] (0.00ns)   --->   "%sext_ln1273_1618 = sext i16 %a_V_317"   --->   Operation 1479 'sext' 'sext_ln1273_1618' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1480 [1/1] (0.00ns)   --->   "%shl_ln1273_978 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_317, i3 0"   --->   Operation 1480 'bitconcatenate' 'shl_ln1273_978' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1481 [1/1] (0.00ns)   --->   "%sext_ln1273_1619 = sext i19 %shl_ln1273_978"   --->   Operation 1481 'sext' 'sext_ln1273_1619' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1482 [1/1] (0.00ns)   --->   "%shl_ln1273_979 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_317, i1 0"   --->   Operation 1482 'bitconcatenate' 'shl_ln1273_979' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1483 [1/1] (0.00ns)   --->   "%sext_ln1273_1620 = sext i17 %shl_ln1273_979"   --->   Operation 1483 'sext' 'sext_ln1273_1620' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1484 [1/1] (0.00ns)   --->   "%sext_ln1273_1621 = sext i17 %shl_ln1273_979"   --->   Operation 1484 'sext' 'sext_ln1273_1621' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1485 [1/1] (0.80ns)   --->   "%r_V_4006 = sub i20 %sext_ln1273_1621, i20 %sext_ln1273_1619"   --->   Operation 1485 'sub' 'r_V_4006' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1486 [1/1] (0.00ns)   --->   "%mult_V_3076 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4006, i32 5, i32 19"   --->   Operation 1486 'partselect' 'mult_V_3076' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1487 [1/1] (0.00ns)   --->   "%sext_ln818_1076 = sext i15 %mult_V_3076"   --->   Operation 1487 'sext' 'sext_ln818_1076' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1488 [1/1] (0.00ns)   --->   "%shl_ln1273_980 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_317, i2 0"   --->   Operation 1488 'bitconcatenate' 'shl_ln1273_980' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1489 [1/1] (0.00ns)   --->   "%sext_ln1273_1622 = sext i18 %shl_ln1273_980"   --->   Operation 1489 'sext' 'sext_ln1273_1622' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1490 [1/1] (0.79ns)   --->   "%r_V_4007 = sub i19 %sext_ln1273_1622, i19 %sext_ln1273_1618"   --->   Operation 1490 'sub' 'r_V_4007' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1491 [1/1] (0.00ns)   --->   "%mult_V_3077 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4007, i32 5, i32 18"   --->   Operation 1491 'partselect' 'mult_V_3077' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1492 [1/1] (0.00ns)   --->   "%sext_ln17_2132 = sext i14 %mult_V_3077" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1492 'sext' 'sext_ln17_2132' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1493 [1/1] (0.78ns)   --->   "%r_V_4008 = sub i17 0, i17 %sext_ln1273_1617"   --->   Operation 1493 'sub' 'r_V_4008' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1494 [1/1] (0.00ns)   --->   "%mult_V_3078 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_4008, i32 5, i32 16"   --->   Operation 1494 'partselect' 'mult_V_3078' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1495 [1/1] (0.00ns)   --->   "%sext_ln17_2133 = sext i12 %mult_V_3078" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1495 'sext' 'sext_ln17_2133' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1496 [1/1] (0.00ns)   --->   "%mult_V_3079 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_317, i32 4, i32 15"   --->   Operation 1496 'partselect' 'mult_V_3079' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1497 [1/1] (0.00ns)   --->   "%sext_ln17_2134 = sext i12 %mult_V_3079" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1497 'sext' 'sext_ln17_2134' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1498 [1/1] (0.79ns)   --->   "%r_V_4009 = sub i18 0, i18 %sext_ln1273_1620"   --->   Operation 1498 'sub' 'r_V_4009' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1499 [1/1] (0.00ns)   --->   "%mult_V_3080 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_4009, i32 5, i32 17"   --->   Operation 1499 'partselect' 'mult_V_3080' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1500 [1/1] (0.00ns)   --->   "%sext_ln17_2135 = sext i13 %mult_V_3080" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1500 'sext' 'sext_ln17_2135' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1501 [1/1] (0.79ns)   --->   "%r_V_4013 = sub i19 0, i19 %sext_ln1273_1622"   --->   Operation 1501 'sub' 'r_V_4013' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1502 [1/1] (0.80ns)   --->   "%r_V_4010 = sub i19 %r_V_4013, i19 %sext_ln1273_1618"   --->   Operation 1502 'sub' 'r_V_4010' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1503 [1/1] (0.00ns)   --->   "%mult_V_3081 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4010, i32 5, i32 18"   --->   Operation 1503 'partselect' 'mult_V_3081' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1504 [1/1] (0.00ns)   --->   "%sext_ln17_2136 = sext i14 %mult_V_3081" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1504 'sext' 'sext_ln17_2136' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1505 [1/1] (0.79ns)   --->   "%r_V_4011 = add i19 %sext_ln1273_1622, i19 %sext_ln1273_1618"   --->   Operation 1505 'add' 'r_V_4011' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1506 [1/1] (0.00ns)   --->   "%mult_V_3082 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4011, i32 5, i32 18"   --->   Operation 1506 'partselect' 'mult_V_3082' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1507 [1/1] (0.00ns)   --->   "%sext_ln17_2137 = sext i14 %mult_V_3082" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1507 'sext' 'sext_ln17_2137' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1508 [1/1] (0.79ns)   --->   "%r_V_4012 = sub i19 %sext_ln1273_1618, i19 %sext_ln1273_1622"   --->   Operation 1508 'sub' 'r_V_4012' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1509 [1/1] (0.00ns)   --->   "%mult_V_3083 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4012, i32 5, i32 18"   --->   Operation 1509 'partselect' 'mult_V_3083' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1510 [1/1] (0.00ns)   --->   "%sext_ln818_1078 = sext i14 %mult_V_3083"   --->   Operation 1510 'sext' 'sext_ln818_1078' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1511 [1/1] (0.00ns)   --->   "%mult_V_3084 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4013, i32 5, i32 18"   --->   Operation 1511 'partselect' 'mult_V_3084' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1512 [1/1] (0.00ns)   --->   "%sext_ln17_2138 = sext i14 %mult_V_3084" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1512 'sext' 'sext_ln17_2138' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1513 [1/1] (0.80ns)   --->   "%r_V_4014 = sub i20 %sext_ln1273_1619, i20 %sext_ln1273_1616"   --->   Operation 1513 'sub' 'r_V_4014' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1514 [1/1] (0.00ns)   --->   "%mult_V_3085 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4014, i32 5, i32 19"   --->   Operation 1514 'partselect' 'mult_V_3085' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1515 [1/1] (0.00ns)   --->   "%sext_ln818_1079 = sext i15 %mult_V_3085"   --->   Operation 1515 'sext' 'sext_ln818_1079' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1516 [1/1] (0.80ns)   --->   "%r_V_4015 = sub i20 %sext_ln1273_1616, i20 %sext_ln1273_1619"   --->   Operation 1516 'sub' 'r_V_4015' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1517 [1/1] (0.00ns)   --->   "%mult_V_3086 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4015, i32 5, i32 19"   --->   Operation 1517 'partselect' 'mult_V_3086' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1518 [1/1] (0.00ns)   --->   "%sext_ln818_1080 = sext i15 %mult_V_3086"   --->   Operation 1518 'sext' 'sext_ln818_1080' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1519 [1/1] (0.80ns)   --->   "%r_V_4016 = add i20 %sext_ln1273_1619, i20 %sext_ln1273_1616"   --->   Operation 1519 'add' 'r_V_4016' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1520 [1/1] (0.00ns)   --->   "%mult_V_3087 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4016, i32 5, i32 19"   --->   Operation 1520 'partselect' 'mult_V_3087' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1521 [1/1] (0.00ns)   --->   "%sext_ln818_1081 = sext i15 %mult_V_3087"   --->   Operation 1521 'sext' 'sext_ln818_1081' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1522 [1/1] (0.00ns)   --->   "%a_V_318 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_364"   --->   Operation 1522 'load' 'a_V_318' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1523 [1/1] (0.00ns)   --->   "%sext_ln1273_1623 = sext i16 %a_V_318"   --->   Operation 1523 'sext' 'sext_ln1273_1623' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1524 [1/1] (0.00ns)   --->   "%sext_ln1273_1624 = sext i16 %a_V_318"   --->   Operation 1524 'sext' 'sext_ln1273_1624' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1525 [1/1] (0.00ns)   --->   "%sext_ln1273_1625 = sext i16 %a_V_318"   --->   Operation 1525 'sext' 'sext_ln1273_1625' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1526 [1/1] (0.00ns)   --->   "%shl_ln1273_981 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_318, i1 0"   --->   Operation 1526 'bitconcatenate' 'shl_ln1273_981' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1527 [1/1] (0.00ns)   --->   "%sext_ln1273_1626 = sext i17 %shl_ln1273_981"   --->   Operation 1527 'sext' 'sext_ln1273_1626' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1528 [1/1] (0.00ns)   --->   "%sext_ln1273_1627 = sext i17 %shl_ln1273_981"   --->   Operation 1528 'sext' 'sext_ln1273_1627' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1529 [1/1] (0.79ns)   --->   "%r_V_4017 = sub i18 0, i18 %sext_ln1273_1627"   --->   Operation 1529 'sub' 'r_V_4017' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1530 [1/1] (0.00ns)   --->   "%mult_V_3088 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_4017, i32 5, i32 17"   --->   Operation 1530 'partselect' 'mult_V_3088' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1531 [1/1] (0.00ns)   --->   "%sext_ln17_2139 = sext i13 %mult_V_3088" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1531 'sext' 'sext_ln17_2139' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1532 [1/1] (0.00ns)   --->   "%mult_V_3089 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_318, i32 4, i32 15"   --->   Operation 1532 'partselect' 'mult_V_3089' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1533 [1/1] (0.00ns)   --->   "%sext_ln17_2140 = sext i12 %mult_V_3089" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1533 'sext' 'sext_ln17_2140' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1534 [1/1] (0.00ns)   --->   "%shl_ln1273_982 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_318, i3 0"   --->   Operation 1534 'bitconcatenate' 'shl_ln1273_982' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1535 [1/1] (0.00ns)   --->   "%sext_ln1273_1628 = sext i19 %shl_ln1273_982"   --->   Operation 1535 'sext' 'sext_ln1273_1628' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1536 [1/1] (0.80ns)   --->   "%r_V_4018 = sub i20 %sext_ln1273_1628, i20 %sext_ln1273_1624"   --->   Operation 1536 'sub' 'r_V_4018' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1537 [1/1] (0.00ns)   --->   "%mult_V_3090 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4018, i32 5, i32 19"   --->   Operation 1537 'partselect' 'mult_V_3090' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1538 [1/1] (0.00ns)   --->   "%sext_ln818_1082 = sext i15 %mult_V_3090"   --->   Operation 1538 'sext' 'sext_ln818_1082' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1539 [1/1] (0.00ns)   --->   "%shl_ln1273_983 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_318, i2 0"   --->   Operation 1539 'bitconcatenate' 'shl_ln1273_983' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1540 [1/1] (0.00ns)   --->   "%sext_ln1273_1629 = sext i18 %shl_ln1273_983"   --->   Operation 1540 'sext' 'sext_ln1273_1629' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1541 [1/1] (0.79ns)   --->   "%r_V_4023 = sub i19 0, i19 %sext_ln1273_1629"   --->   Operation 1541 'sub' 'r_V_4023' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1542 [1/1] (0.80ns)   --->   "%r_V_4019 = sub i19 %r_V_4023, i19 %sext_ln1273_1625"   --->   Operation 1542 'sub' 'r_V_4019' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1543 [1/1] (0.00ns)   --->   "%mult_V_3091 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4019, i32 5, i32 18"   --->   Operation 1543 'partselect' 'mult_V_3091' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1544 [1/1] (0.00ns)   --->   "%sext_ln818_1083 = sext i14 %mult_V_3091"   --->   Operation 1544 'sext' 'sext_ln818_1083' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1545 [1/1] (0.00ns)   --->   "%sext_ln17_2141 = sext i14 %mult_V_3091" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1545 'sext' 'sext_ln17_2141' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1546 [1/1] (0.80ns)   --->   "%r_V_4020 = add i20 %sext_ln1273_1628, i20 %sext_ln1273_1624"   --->   Operation 1546 'add' 'r_V_4020' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1547 [1/1] (0.00ns)   --->   "%mult_V_3092 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4020, i32 5, i32 19"   --->   Operation 1547 'partselect' 'mult_V_3092' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1548 [1/1] (0.00ns)   --->   "%sext_ln818_1084 = sext i15 %mult_V_3092"   --->   Operation 1548 'sext' 'sext_ln818_1084' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1549 [1/1] (0.00ns)   --->   "%mult_V_3093 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_318, i32 3, i32 15"   --->   Operation 1549 'partselect' 'mult_V_3093' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1550 [1/1] (0.00ns)   --->   "%sext_ln17_2142 = sext i13 %mult_V_3093" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1550 'sext' 'sext_ln17_2142' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1551 [1/1] (0.80ns)   --->   "%r_V_4021 = sub i20 %sext_ln1273_1626, i20 %sext_ln1273_1628"   --->   Operation 1551 'sub' 'r_V_4021' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1552 [1/1] (0.00ns)   --->   "%mult_V_3094 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4021, i32 5, i32 19"   --->   Operation 1552 'partselect' 'mult_V_3094' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1553 [1/1] (0.00ns)   --->   "%sext_ln818_1085 = sext i15 %mult_V_3094"   --->   Operation 1553 'sext' 'sext_ln818_1085' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1554 [1/1] (0.79ns)   --->   "%r_V_4022 = add i19 %sext_ln1273_1629, i19 %sext_ln1273_1625"   --->   Operation 1554 'add' 'r_V_4022' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1555 [1/1] (0.00ns)   --->   "%mult_V_3095 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4022, i32 5, i32 18"   --->   Operation 1555 'partselect' 'mult_V_3095' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1556 [1/1] (0.00ns)   --->   "%sext_ln17_2143 = sext i14 %mult_V_3095" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1556 'sext' 'sext_ln17_2143' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1557 [1/1] (0.00ns)   --->   "%mult_V_3096 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4023, i32 5, i32 18"   --->   Operation 1557 'partselect' 'mult_V_3096' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1558 [1/1] (0.00ns)   --->   "%sext_ln17_2144 = sext i14 %mult_V_3096" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1558 'sext' 'sext_ln17_2144' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1559 [1/1] (0.80ns)   --->   "%r_V_4024 = sub i20 %sext_ln1273_1628, i20 %sext_ln1273_1626"   --->   Operation 1559 'sub' 'r_V_4024' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1560 [1/1] (0.00ns)   --->   "%mult_V_3097 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4024, i32 5, i32 19"   --->   Operation 1560 'partselect' 'mult_V_3097' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1561 [1/1] (0.00ns)   --->   "%sext_ln818_1086 = sext i15 %mult_V_3097"   --->   Operation 1561 'sext' 'sext_ln818_1086' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1562 [1/1] (0.79ns)   --->   "%r_V_4025 = sub i19 %sext_ln1273_1625, i19 %sext_ln1273_1629"   --->   Operation 1562 'sub' 'r_V_4025' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1563 [1/1] (0.00ns)   --->   "%mult_V_3098 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4025, i32 5, i32 18"   --->   Operation 1563 'partselect' 'mult_V_3098' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1564 [1/1] (0.00ns)   --->   "%sext_ln17_2145 = sext i14 %mult_V_3098" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1564 'sext' 'sext_ln17_2145' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1565 [1/1] (1.94ns)   --->   "%r_V_4026 = mul i21 %sext_ln1273_1623, i21 11"   --->   Operation 1565 'mul' 'r_V_4026' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1566 [1/1] (0.00ns)   --->   "%mult_V_3099 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_4026, i32 5, i32 20"   --->   Operation 1566 'partselect' 'mult_V_3099' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1567 [1/1] (0.00ns)   --->   "%a_V_319 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_365"   --->   Operation 1567 'load' 'a_V_319' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1568 [1/1] (0.00ns)   --->   "%sext_ln1273_1630 = sext i16 %a_V_319"   --->   Operation 1568 'sext' 'sext_ln1273_1630' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1569 [1/1] (0.00ns)   --->   "%shl_ln1273_984 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_319, i2 0"   --->   Operation 1569 'bitconcatenate' 'shl_ln1273_984' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1570 [1/1] (0.00ns)   --->   "%sext_ln1273_1631 = sext i18 %shl_ln1273_984"   --->   Operation 1570 'sext' 'sext_ln1273_1631' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1571 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_2228 = sub i19 0, i19 %sext_ln1273_1631"   --->   Operation 1571 'sub' 'sub_ln1273_2228' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1572 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_4027 = sub i19 %sub_ln1273_2228, i19 %sext_ln1273_1630"   --->   Operation 1572 'sub' 'r_V_4027' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1573 [1/1] (0.00ns)   --->   "%mult_V_3100 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4027, i32 5, i32 18"   --->   Operation 1573 'partselect' 'mult_V_3100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1574 [1/1] (0.00ns)   --->   "%sext_ln17_2146 = sext i14 %mult_V_3100" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1574 'sext' 'sext_ln17_2146' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1575 [1/1] (0.00ns)   --->   "%mult_V_3101 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_319, i32 4, i32 15"   --->   Operation 1575 'partselect' 'mult_V_3101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1576 [1/1] (0.00ns)   --->   "%sext_ln17_2147 = sext i12 %mult_V_3101" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1576 'sext' 'sext_ln17_2147' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1577 [1/1] (0.79ns)   --->   "%r_V_4028 = add i19 %sext_ln1273_1631, i19 %sext_ln1273_1630"   --->   Operation 1577 'add' 'r_V_4028' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1578 [1/1] (0.00ns)   --->   "%mult_V_3102 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4028, i32 5, i32 18"   --->   Operation 1578 'partselect' 'mult_V_3102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1579 [1/1] (0.00ns)   --->   "%sext_ln818_1087 = sext i14 %mult_V_3102"   --->   Operation 1579 'sext' 'sext_ln818_1087' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1580 [1/1] (0.00ns)   --->   "%sext_ln17_2148 = sext i14 %mult_V_3102" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1580 'sext' 'sext_ln17_2148' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1581 [1/1] (0.00ns)   --->   "%mult_V_3103 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_319, i32 3, i32 15"   --->   Operation 1581 'partselect' 'mult_V_3103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1582 [1/1] (0.00ns)   --->   "%sext_ln17_2149 = sext i13 %mult_V_3103" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1582 'sext' 'sext_ln17_2149' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1583 [1/1] (0.00ns)   --->   "%shl_ln1273_985 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_319, i3 0"   --->   Operation 1583 'bitconcatenate' 'shl_ln1273_985' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1584 [1/1] (0.00ns)   --->   "%sext_ln1273_1632 = sext i19 %shl_ln1273_985"   --->   Operation 1584 'sext' 'sext_ln1273_1632' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1585 [1/1] (0.00ns)   --->   "%shl_ln1273_986 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_319, i1 0"   --->   Operation 1585 'bitconcatenate' 'shl_ln1273_986' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1586 [1/1] (0.00ns)   --->   "%sext_ln1273_1633 = sext i17 %shl_ln1273_986"   --->   Operation 1586 'sext' 'sext_ln1273_1633' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1587 [1/1] (0.80ns)   --->   "%r_V_4029 = sub i20 %sext_ln1273_1633, i20 %sext_ln1273_1632"   --->   Operation 1587 'sub' 'r_V_4029' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1588 [1/1] (0.00ns)   --->   "%mult_V_3104 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4029, i32 5, i32 19"   --->   Operation 1588 'partselect' 'mult_V_3104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1589 [1/1] (0.00ns)   --->   "%sext_ln818_1088 = sext i15 %mult_V_3104"   --->   Operation 1589 'sext' 'sext_ln818_1088' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1590 [1/1] (0.80ns)   --->   "%r_V_4030 = sub i20 %sext_ln1273_1632, i20 %sext_ln1273_1633"   --->   Operation 1590 'sub' 'r_V_4030' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1591 [1/1] (0.00ns)   --->   "%mult_V_3105 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4030, i32 5, i32 19"   --->   Operation 1591 'partselect' 'mult_V_3105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1592 [1/1] (0.00ns)   --->   "%sext_ln818_1089 = sext i15 %mult_V_3105"   --->   Operation 1592 'sext' 'sext_ln818_1089' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1593 [1/1] (0.00ns)   --->   "%a_V_320 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_366"   --->   Operation 1593 'load' 'a_V_320' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1594 [1/1] (0.00ns)   --->   "%sext_ln1273_1634 = sext i16 %a_V_320"   --->   Operation 1594 'sext' 'sext_ln1273_1634' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1595 [1/1] (0.00ns)   --->   "%sext_ln1273_1635 = sext i16 %a_V_320"   --->   Operation 1595 'sext' 'sext_ln1273_1635' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1596 [1/1] (0.00ns)   --->   "%shl_ln1273_987 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_320, i2 0"   --->   Operation 1596 'bitconcatenate' 'shl_ln1273_987' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1597 [1/1] (0.00ns)   --->   "%sext_ln1273_1636 = sext i18 %shl_ln1273_987"   --->   Operation 1597 'sext' 'sext_ln1273_1636' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1598 [1/1] (0.79ns)   --->   "%r_V_4031 = sub i19 %sext_ln1273_1636, i19 %sext_ln1273_1635"   --->   Operation 1598 'sub' 'r_V_4031' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1599 [1/1] (0.00ns)   --->   "%mult_V_3106 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4031, i32 5, i32 18"   --->   Operation 1599 'partselect' 'mult_V_3106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1600 [1/1] (0.00ns)   --->   "%sext_ln17_2150 = sext i14 %mult_V_3106" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1600 'sext' 'sext_ln17_2150' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1601 [1/1] (0.79ns)   --->   "%r_V_4032 = add i19 %sext_ln1273_1636, i19 %sext_ln1273_1635"   --->   Operation 1601 'add' 'r_V_4032' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1602 [1/1] (0.00ns)   --->   "%mult_V_3107 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4032, i32 5, i32 18"   --->   Operation 1602 'partselect' 'mult_V_3107' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1603 [1/1] (0.00ns)   --->   "%sext_ln17_2151 = sext i14 %mult_V_3107" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1603 'sext' 'sext_ln17_2151' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1604 [1/1] (0.00ns)   --->   "%mult_V_3108 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_320, i32 3, i32 15"   --->   Operation 1604 'partselect' 'mult_V_3108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1605 [1/1] (0.00ns)   --->   "%sext_ln17_2152 = sext i13 %mult_V_3108" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1605 'sext' 'sext_ln17_2152' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1606 [1/1] (0.78ns)   --->   "%r_V_4033 = sub i17 0, i17 %sext_ln1273_1634"   --->   Operation 1606 'sub' 'r_V_4033' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1607 [1/1] (0.00ns)   --->   "%mult_V_3109 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_4033, i32 5, i32 16"   --->   Operation 1607 'partselect' 'mult_V_3109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1608 [1/1] (0.00ns)   --->   "%sext_ln17_2153 = sext i12 %mult_V_3109" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1608 'sext' 'sext_ln17_2153' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1609 [1/1] (0.79ns)   --->   "%r_V_4034 = sub i19 %sext_ln1273_1635, i19 %sext_ln1273_1636"   --->   Operation 1609 'sub' 'r_V_4034' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1610 [1/1] (0.00ns)   --->   "%mult_V_3110 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4034, i32 5, i32 18"   --->   Operation 1610 'partselect' 'mult_V_3110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1611 [1/1] (0.00ns)   --->   "%sext_ln17_2154 = sext i14 %mult_V_3110" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1611 'sext' 'sext_ln17_2154' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1612 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_2235 = sub i19 0, i19 %sext_ln1273_1636"   --->   Operation 1612 'sub' 'sub_ln1273_2235' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1613 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_4035 = sub i19 %sub_ln1273_2235, i19 %sext_ln1273_1635"   --->   Operation 1613 'sub' 'r_V_4035' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1614 [1/1] (0.00ns)   --->   "%mult_V_3111 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4035, i32 5, i32 18"   --->   Operation 1614 'partselect' 'mult_V_3111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1615 [1/1] (0.00ns)   --->   "%sext_ln17_2155 = sext i14 %mult_V_3111" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1615 'sext' 'sext_ln17_2155' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1616 [1/1] (0.00ns)   --->   "%mult_V_3112 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_320, i32 4, i32 15"   --->   Operation 1616 'partselect' 'mult_V_3112' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1617 [1/1] (0.00ns)   --->   "%sext_ln17_2156 = sext i12 %mult_V_3112" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1617 'sext' 'sext_ln17_2156' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1618 [1/1] (0.00ns)   --->   "%sext_ln17_2157 = sext i12 %mult_V_3112" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1618 'sext' 'sext_ln17_2157' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1619 [1/1] (0.00ns)   --->   "%a_V_321 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_367"   --->   Operation 1619 'load' 'a_V_321' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1620 [1/1] (0.00ns)   --->   "%sext_ln1273_1637 = sext i16 %a_V_321"   --->   Operation 1620 'sext' 'sext_ln1273_1637' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1621 [1/1] (0.00ns)   --->   "%sext_ln1273_1638 = sext i16 %a_V_321"   --->   Operation 1621 'sext' 'sext_ln1273_1638' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1622 [1/1] (0.00ns)   --->   "%shl_ln1273_988 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_321, i2 0"   --->   Operation 1622 'bitconcatenate' 'shl_ln1273_988' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1623 [1/1] (0.00ns)   --->   "%sext_ln1273_1639 = sext i18 %shl_ln1273_988"   --->   Operation 1623 'sext' 'sext_ln1273_1639' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1624 [1/1] (0.79ns)   --->   "%r_V_4036 = add i19 %sext_ln1273_1639, i19 %sext_ln1273_1638"   --->   Operation 1624 'add' 'r_V_4036' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1625 [1/1] (0.00ns)   --->   "%mult_V_3113 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4036, i32 5, i32 18"   --->   Operation 1625 'partselect' 'mult_V_3113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1626 [1/1] (0.00ns)   --->   "%sext_ln17_2158 = sext i14 %mult_V_3113" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1626 'sext' 'sext_ln17_2158' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1627 [1/1] (0.00ns)   --->   "%shl_ln1273_989 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_321, i3 0"   --->   Operation 1627 'bitconcatenate' 'shl_ln1273_989' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1628 [1/1] (0.00ns)   --->   "%sext_ln1273_1640 = sext i19 %shl_ln1273_989"   --->   Operation 1628 'sext' 'sext_ln1273_1640' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1629 [1/1] (0.00ns)   --->   "%shl_ln1273_990 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_321, i1 0"   --->   Operation 1629 'bitconcatenate' 'shl_ln1273_990' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1630 [1/1] (0.00ns)   --->   "%sext_ln1273_1641 = sext i17 %shl_ln1273_990"   --->   Operation 1630 'sext' 'sext_ln1273_1641' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1631 [1/1] (0.00ns)   --->   "%sext_ln1273_1642 = sext i17 %shl_ln1273_990"   --->   Operation 1631 'sext' 'sext_ln1273_1642' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1632 [1/1] (0.80ns)   --->   "%r_V_4037 = add i20 %sext_ln1273_1640, i20 %sext_ln1273_1642"   --->   Operation 1632 'add' 'r_V_4037' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1633 [1/1] (0.00ns)   --->   "%mult_V_3114 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4037, i32 5, i32 19"   --->   Operation 1633 'partselect' 'mult_V_3114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1634 [1/1] (0.00ns)   --->   "%sext_ln818_1090 = sext i15 %mult_V_3114"   --->   Operation 1634 'sext' 'sext_ln818_1090' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1635 [1/1] (0.00ns)   --->   "%mult_V_3115 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %a_V_321, i32 2, i32 15"   --->   Operation 1635 'partselect' 'mult_V_3115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1636 [1/1] (0.00ns)   --->   "%sext_ln17_2159 = sext i14 %mult_V_3115" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1636 'sext' 'sext_ln17_2159' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1637 [1/1] (0.79ns)   --->   "%r_V_4038 = sub i19 0, i19 %sext_ln1273_1639"   --->   Operation 1637 'sub' 'r_V_4038' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1638 [1/1] (0.00ns)   --->   "%mult_V_3116 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4038, i32 5, i32 18"   --->   Operation 1638 'partselect' 'mult_V_3116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1639 [1/1] (0.00ns)   --->   "%sext_ln17_2160 = sext i14 %mult_V_3116" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1639 'sext' 'sext_ln17_2160' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1640 [1/1] (0.00ns)   --->   "%mult_V_3117 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %a_V_321, i32 5, i32 15"   --->   Operation 1640 'partselect' 'mult_V_3117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1641 [1/1] (0.00ns)   --->   "%sext_ln17_2161 = sext i11 %mult_V_3117" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1641 'sext' 'sext_ln17_2161' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1642 [1/1] (0.79ns)   --->   "%r_V_4039 = sub i19 %sext_ln1273_1639, i19 %sext_ln1273_1638"   --->   Operation 1642 'sub' 'r_V_4039' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1643 [1/1] (0.00ns)   --->   "%mult_V_3118 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4039, i32 5, i32 18"   --->   Operation 1643 'partselect' 'mult_V_3118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1644 [1/1] (0.00ns)   --->   "%sext_ln17_2162 = sext i14 %mult_V_3118" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1644 'sext' 'sext_ln17_2162' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1645 [1/1] (0.79ns)   --->   "%r_V_4040 = sub i18 0, i18 %sext_ln1273_1641"   --->   Operation 1645 'sub' 'r_V_4040' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1646 [1/1] (0.00ns)   --->   "%mult_V_3119 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_4040, i32 5, i32 17"   --->   Operation 1646 'partselect' 'mult_V_3119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1647 [1/1] (0.00ns)   --->   "%sext_ln17_2163 = sext i13 %mult_V_3119" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1647 'sext' 'sext_ln17_2163' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1648 [1/1] (0.80ns)   --->   "%r_V_4041 = sub i20 %sext_ln1273_1640, i20 %sext_ln1273_1637"   --->   Operation 1648 'sub' 'r_V_4041' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1649 [1/1] (0.00ns)   --->   "%mult_V_3120 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4041, i32 5, i32 19"   --->   Operation 1649 'partselect' 'mult_V_3120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1650 [1/1] (0.00ns)   --->   "%sext_ln818_1091 = sext i15 %mult_V_3120"   --->   Operation 1650 'sext' 'sext_ln818_1091' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1651 [1/1] (0.00ns)   --->   "%mult_V_3121 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_321, i32 4, i32 15"   --->   Operation 1651 'partselect' 'mult_V_3121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1652 [1/1] (0.00ns)   --->   "%sext_ln17_2164 = sext i12 %mult_V_3121" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1652 'sext' 'sext_ln17_2164' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1653 [1/1] (0.80ns)   --->   "%r_V_4042 = sub i19 %r_V_4038, i19 %sext_ln1273_1638"   --->   Operation 1653 'sub' 'r_V_4042' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1654 [1/1] (0.00ns)   --->   "%mult_V_3122 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4042, i32 5, i32 18"   --->   Operation 1654 'partselect' 'mult_V_3122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1655 [1/1] (0.00ns)   --->   "%sext_ln17_2165 = sext i14 %mult_V_3122" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1655 'sext' 'sext_ln17_2165' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1656 [1/1] (0.00ns)   --->   "%a_V_322 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_368"   --->   Operation 1656 'load' 'a_V_322' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1657 [1/1] (0.00ns)   --->   "%sext_ln1273_1643 = sext i16 %a_V_322"   --->   Operation 1657 'sext' 'sext_ln1273_1643' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1658 [1/1] (0.00ns)   --->   "%sext_ln1273_1644 = sext i16 %a_V_322"   --->   Operation 1658 'sext' 'sext_ln1273_1644' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1659 [1/1] (0.00ns)   --->   "%sext_ln1273_1645 = sext i16 %a_V_322"   --->   Operation 1659 'sext' 'sext_ln1273_1645' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1660 [1/1] (0.00ns)   --->   "%shl_ln1273_991 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_322, i2 0"   --->   Operation 1660 'bitconcatenate' 'shl_ln1273_991' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1661 [1/1] (0.00ns)   --->   "%sext_ln1273_1646 = sext i18 %shl_ln1273_991"   --->   Operation 1661 'sext' 'sext_ln1273_1646' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1662 [1/1] (0.79ns)   --->   "%r_V_4043 = sub i19 %sext_ln1273_1646, i19 %sext_ln1273_1645"   --->   Operation 1662 'sub' 'r_V_4043' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1663 [1/1] (0.00ns)   --->   "%mult_V_3123 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4043, i32 5, i32 18"   --->   Operation 1663 'partselect' 'mult_V_3123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1664 [1/1] (0.00ns)   --->   "%sext_ln17_2166 = sext i14 %mult_V_3123" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1664 'sext' 'sext_ln17_2166' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1665 [1/1] (0.00ns)   --->   "%shl_ln1273_992 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_322, i3 0"   --->   Operation 1665 'bitconcatenate' 'shl_ln1273_992' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1666 [1/1] (0.00ns)   --->   "%sext_ln1273_1647 = sext i19 %shl_ln1273_992"   --->   Operation 1666 'sext' 'sext_ln1273_1647' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1667 [1/1] (0.00ns)   --->   "%shl_ln1273_993 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_322, i1 0"   --->   Operation 1667 'bitconcatenate' 'shl_ln1273_993' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1668 [1/1] (0.00ns)   --->   "%sext_ln1273_1648 = sext i17 %shl_ln1273_993"   --->   Operation 1668 'sext' 'sext_ln1273_1648' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1669 [1/1] (0.80ns)   --->   "%r_V_4044 = sub i20 %sext_ln1273_1647, i20 %sext_ln1273_1648"   --->   Operation 1669 'sub' 'r_V_4044' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1670 [1/1] (0.00ns)   --->   "%mult_V_3124 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4044, i32 5, i32 19"   --->   Operation 1670 'partselect' 'mult_V_3124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1671 [1/1] (0.00ns)   --->   "%sext_ln818_1092 = sext i15 %mult_V_3124"   --->   Operation 1671 'sext' 'sext_ln818_1092' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1672 [1/1] (0.79ns)   --->   "%r_V_4045 = sub i19 %sext_ln1273_1645, i19 %sext_ln1273_1646"   --->   Operation 1672 'sub' 'r_V_4045' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1673 [1/1] (0.00ns)   --->   "%mult_V_3125 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4045, i32 5, i32 18"   --->   Operation 1673 'partselect' 'mult_V_3125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1674 [1/1] (0.00ns)   --->   "%sext_ln818_1093 = sext i14 %mult_V_3125"   --->   Operation 1674 'sext' 'sext_ln818_1093' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1675 [1/1] (0.00ns)   --->   "%sext_ln17_2167 = sext i14 %mult_V_3125" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1675 'sext' 'sext_ln17_2167' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1676 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_2245 = sub i19 0, i19 %sext_ln1273_1646"   --->   Operation 1676 'sub' 'sub_ln1273_2245' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1677 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_4046 = sub i19 %sub_ln1273_2245, i19 %sext_ln1273_1645"   --->   Operation 1677 'sub' 'r_V_4046' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1678 [1/1] (0.00ns)   --->   "%mult_V_3126 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4046, i32 5, i32 18"   --->   Operation 1678 'partselect' 'mult_V_3126' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1679 [1/1] (0.00ns)   --->   "%sext_ln17_2168 = sext i14 %mult_V_3126" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1679 'sext' 'sext_ln17_2168' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1680 [1/1] (0.00ns)   --->   "%mult_V_3127 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_322, i32 4, i32 15"   --->   Operation 1680 'partselect' 'mult_V_3127' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1681 [1/1] (0.00ns)   --->   "%sext_ln17_2169 = sext i12 %mult_V_3127" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1681 'sext' 'sext_ln17_2169' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1682 [1/1] (0.78ns)   --->   "%r_V_4047 = sub i17 0, i17 %sext_ln1273_1644"   --->   Operation 1682 'sub' 'r_V_4047' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1683 [1/1] (0.00ns)   --->   "%mult_V_3128 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_4047, i32 5, i32 16"   --->   Operation 1683 'partselect' 'mult_V_3128' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1684 [1/1] (0.00ns)   --->   "%sext_ln17_2170 = sext i12 %mult_V_3128" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1684 'sext' 'sext_ln17_2170' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1685 [1/1] (0.79ns)   --->   "%r_V_4048 = add i19 %sext_ln1273_1646, i19 %sext_ln1273_1645"   --->   Operation 1685 'add' 'r_V_4048' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1686 [1/1] (0.00ns)   --->   "%mult_V_3129 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4048, i32 5, i32 18"   --->   Operation 1686 'partselect' 'mult_V_3129' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1687 [1/1] (0.00ns)   --->   "%sext_ln17_2171 = sext i14 %mult_V_3129" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1687 'sext' 'sext_ln17_2171' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1688 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_2248 = sub i20 0, i20 %sext_ln1273_1647"   --->   Operation 1688 'sub' 'sub_ln1273_2248' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1689 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_4049 = sub i20 %sub_ln1273_2248, i20 %sext_ln1273_1643"   --->   Operation 1689 'sub' 'r_V_4049' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1690 [1/1] (0.00ns)   --->   "%mult_V_3130 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4049, i32 5, i32 19"   --->   Operation 1690 'partselect' 'mult_V_3130' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1691 [1/1] (0.00ns)   --->   "%sext_ln818_1094 = sext i15 %mult_V_3130"   --->   Operation 1691 'sext' 'sext_ln818_1094' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1692 [1/1] (0.00ns)   --->   "%a_V_323 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_369"   --->   Operation 1692 'load' 'a_V_323' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1693 [1/1] (0.00ns)   --->   "%sext_ln1273_1649 = sext i16 %a_V_323"   --->   Operation 1693 'sext' 'sext_ln1273_1649' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1694 [1/1] (0.00ns)   --->   "%sext_ln1273_1650 = sext i16 %a_V_323"   --->   Operation 1694 'sext' 'sext_ln1273_1650' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1695 [1/1] (0.00ns)   --->   "%sext_ln1273_1651 = sext i16 %a_V_323"   --->   Operation 1695 'sext' 'sext_ln1273_1651' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1696 [1/1] (0.00ns)   --->   "%shl_ln1273_994 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_323, i2 0"   --->   Operation 1696 'bitconcatenate' 'shl_ln1273_994' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1697 [1/1] (0.00ns)   --->   "%sext_ln1273_1652 = sext i18 %shl_ln1273_994"   --->   Operation 1697 'sext' 'sext_ln1273_1652' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1698 [1/1] (0.79ns)   --->   "%r_V_4050 = sub i19 %sext_ln1273_1651, i19 %sext_ln1273_1652"   --->   Operation 1698 'sub' 'r_V_4050' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1699 [1/1] (0.00ns)   --->   "%mult_V_3131 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4050, i32 5, i32 18"   --->   Operation 1699 'partselect' 'mult_V_3131' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1700 [1/1] (0.00ns)   --->   "%sext_ln17_2172 = sext i14 %mult_V_3131" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1700 'sext' 'sext_ln17_2172' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1701 [1/1] (0.00ns)   --->   "%shl_ln1273_995 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_323, i3 0"   --->   Operation 1701 'bitconcatenate' 'shl_ln1273_995' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1702 [1/1] (0.00ns)   --->   "%sext_ln1273_1653 = sext i19 %shl_ln1273_995"   --->   Operation 1702 'sext' 'sext_ln1273_1653' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1703 [1/1] (0.80ns)   --->   "%r_V_4051 = sub i20 0, i20 %sext_ln1273_1653"   --->   Operation 1703 'sub' 'r_V_4051' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1704 [1/1] (0.00ns)   --->   "%mult_V_3132 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4051, i32 5, i32 19"   --->   Operation 1704 'partselect' 'mult_V_3132' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1705 [1/1] (0.00ns)   --->   "%sext_ln818_1095 = sext i15 %mult_V_3132"   --->   Operation 1705 'sext' 'sext_ln818_1095' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1706 [1/1] (0.79ns)   --->   "%r_V_4052 = sub i19 0, i19 %sext_ln1273_1652"   --->   Operation 1706 'sub' 'r_V_4052' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1707 [1/1] (0.00ns)   --->   "%mult_V_3133 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4052, i32 5, i32 18"   --->   Operation 1707 'partselect' 'mult_V_3133' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1708 [1/1] (0.00ns)   --->   "%sext_ln17_2173 = sext i14 %mult_V_3133" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1708 'sext' 'sext_ln17_2173' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1709 [1/1] (0.78ns)   --->   "%r_V_4053 = sub i17 0, i17 %sext_ln1273_1650"   --->   Operation 1709 'sub' 'r_V_4053' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1710 [1/1] (0.00ns)   --->   "%mult_V_3134 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_4053, i32 5, i32 16"   --->   Operation 1710 'partselect' 'mult_V_3134' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1711 [1/1] (0.00ns)   --->   "%sext_ln17_2174 = sext i12 %mult_V_3134" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1711 'sext' 'sext_ln17_2174' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1712 [1/1] (0.00ns)   --->   "%shl_ln1273_996 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_323, i1 0"   --->   Operation 1712 'bitconcatenate' 'shl_ln1273_996' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1713 [1/1] (0.00ns)   --->   "%sext_ln1273_1654 = sext i17 %shl_ln1273_996"   --->   Operation 1713 'sext' 'sext_ln1273_1654' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1714 [1/1] (0.00ns)   --->   "%sext_ln1273_1655 = sext i17 %shl_ln1273_996"   --->   Operation 1714 'sext' 'sext_ln1273_1655' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1715 [1/1] (0.79ns)   --->   "%r_V_4054 = sub i18 0, i18 %sext_ln1273_1655"   --->   Operation 1715 'sub' 'r_V_4054' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1716 [1/1] (0.00ns)   --->   "%mult_V_3135 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_4054, i32 5, i32 17"   --->   Operation 1716 'partselect' 'mult_V_3135' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1717 [1/1] (0.00ns)   --->   "%sext_ln17_2175 = sext i13 %mult_V_3135" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1717 'sext' 'sext_ln17_2175' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1718 [1/1] (0.79ns)   --->   "%r_V_4055 = sub i19 %sext_ln1273_1652, i19 %sext_ln1273_1651"   --->   Operation 1718 'sub' 'r_V_4055' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1719 [1/1] (0.00ns)   --->   "%mult_V_3136 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4055, i32 5, i32 18"   --->   Operation 1719 'partselect' 'mult_V_3136' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1720 [1/1] (0.00ns)   --->   "%sext_ln17_2176 = sext i14 %mult_V_3136" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1720 'sext' 'sext_ln17_2176' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1721 [1/1] (0.80ns)   --->   "%r_V_4056 = sub i20 %sext_ln1273_1649, i20 %sext_ln1273_1653"   --->   Operation 1721 'sub' 'r_V_4056' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1722 [1/1] (0.00ns)   --->   "%mult_V_3137 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4056, i32 5, i32 19"   --->   Operation 1722 'partselect' 'mult_V_3137' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1723 [1/1] (0.00ns)   --->   "%sext_ln818_1097 = sext i15 %mult_V_3137"   --->   Operation 1723 'sext' 'sext_ln818_1097' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1724 [1/1] (0.00ns)   --->   "%mult_V_3138 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %a_V_323, i32 2, i32 15"   --->   Operation 1724 'partselect' 'mult_V_3138' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1725 [1/1] (0.00ns)   --->   "%sext_ln17_2177 = sext i14 %mult_V_3138" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1725 'sext' 'sext_ln17_2177' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1726 [1/1] (0.80ns)   --->   "%r_V_4057 = sub i20 %sext_ln1273_1653, i20 %sext_ln1273_1654"   --->   Operation 1726 'sub' 'r_V_4057' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1727 [1/1] (0.00ns)   --->   "%mult_V_3139 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4057, i32 5, i32 19"   --->   Operation 1727 'partselect' 'mult_V_3139' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1728 [1/1] (0.00ns)   --->   "%sext_ln818_1098 = sext i15 %mult_V_3139"   --->   Operation 1728 'sext' 'sext_ln818_1098' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1729 [1/1] (0.80ns)   --->   "%r_V_4058 = sub i20 %sext_ln1273_1653, i20 %sext_ln1273_1649"   --->   Operation 1729 'sub' 'r_V_4058' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1730 [1/1] (0.00ns)   --->   "%mult_V_3140 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4058, i32 5, i32 19"   --->   Operation 1730 'partselect' 'mult_V_3140' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1731 [1/1] (0.00ns)   --->   "%sext_ln818_1099 = sext i15 %mult_V_3140"   --->   Operation 1731 'sext' 'sext_ln818_1099' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1732 [1/1] (0.00ns)   --->   "%a_V_324 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_370"   --->   Operation 1732 'load' 'a_V_324' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1733 [1/1] (0.00ns)   --->   "%sext_ln818_842 = sext i16 %a_V_324"   --->   Operation 1733 'sext' 'sext_ln818_842' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1734 [1/1] (0.00ns)   --->   "%sext_ln818_844 = sext i16 %a_V_324"   --->   Operation 1734 'sext' 'sext_ln818_844' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1735 [1/1] (0.00ns)   --->   "%mult_V_3141 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %a_V_324, i32 2, i32 15"   --->   Operation 1735 'partselect' 'mult_V_3141' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1736 [1/1] (0.00ns)   --->   "%sext_ln17_2178 = sext i14 %mult_V_3141" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1736 'sext' 'sext_ln17_2178' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1737 [1/1] (0.00ns)   --->   "%mult_V_3142 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_324, i32 4, i32 15"   --->   Operation 1737 'partselect' 'mult_V_3142' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1738 [1/1] (0.00ns)   --->   "%sext_ln17_2179 = sext i12 %mult_V_3142" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1738 'sext' 'sext_ln17_2179' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1739 [1/1] (0.78ns)   --->   "%r_V_4059 = sub i17 0, i17 %sext_ln818_844"   --->   Operation 1739 'sub' 'r_V_4059' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1740 [1/1] (0.00ns)   --->   "%mult_V_3143 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_4059, i32 5, i32 16"   --->   Operation 1740 'partselect' 'mult_V_3143' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1741 [1/1] (0.00ns)   --->   "%sext_ln17_2180 = sext i12 %mult_V_3143" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1741 'sext' 'sext_ln17_2180' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1742 [1/1] (0.00ns)   --->   "%shl_ln1273_997 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_324, i2 0"   --->   Operation 1742 'bitconcatenate' 'shl_ln1273_997' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1743 [1/1] (0.00ns)   --->   "%sext_ln1273_1656 = sext i18 %shl_ln1273_997"   --->   Operation 1743 'sext' 'sext_ln1273_1656' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1744 [1/1] (0.79ns)   --->   "%r_V_4060 = sub i19 %sext_ln1273_1656, i19 %sext_ln818_842"   --->   Operation 1744 'sub' 'r_V_4060' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1745 [1/1] (0.00ns)   --->   "%mult_V_3144 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4060, i32 5, i32 18"   --->   Operation 1745 'partselect' 'mult_V_3144' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1746 [1/1] (0.00ns)   --->   "%sext_ln818_1100 = sext i14 %mult_V_3144"   --->   Operation 1746 'sext' 'sext_ln818_1100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1747 [1/1] (0.00ns)   --->   "%sext_ln17_2181 = sext i14 %mult_V_3144" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1747 'sext' 'sext_ln17_2181' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1748 [1/1] (0.79ns)   --->   "%r_V_4061 = sub i19 0, i19 %sext_ln1273_1656"   --->   Operation 1748 'sub' 'r_V_4061' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1749 [1/1] (0.00ns)   --->   "%mult_V_3145 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4061, i32 5, i32 18"   --->   Operation 1749 'partselect' 'mult_V_3145' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1750 [1/1] (0.00ns)   --->   "%sext_ln17_2182 = sext i14 %mult_V_3145" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1750 'sext' 'sext_ln17_2182' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1751 [1/1] (0.79ns)   --->   "%r_V_4062 = sub i19 %sext_ln818_842, i19 %sext_ln1273_1656"   --->   Operation 1751 'sub' 'r_V_4062' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1752 [1/1] (0.00ns)   --->   "%mult_V_3146 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4062, i32 5, i32 18"   --->   Operation 1752 'partselect' 'mult_V_3146' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1753 [1/1] (0.00ns)   --->   "%sext_ln17_2183 = sext i14 %mult_V_3146" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1753 'sext' 'sext_ln17_2183' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1754 [1/1] (0.00ns)   --->   "%shl_ln1273_998 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_324, i3 0"   --->   Operation 1754 'bitconcatenate' 'shl_ln1273_998' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1755 [1/1] (0.00ns)   --->   "%sext_ln1273_1657 = sext i19 %shl_ln1273_998"   --->   Operation 1755 'sext' 'sext_ln1273_1657' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1756 [1/1] (0.00ns)   --->   "%shl_ln1273_999 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_324, i1 0"   --->   Operation 1756 'bitconcatenate' 'shl_ln1273_999' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1757 [1/1] (0.00ns)   --->   "%sext_ln1273_1658 = sext i17 %shl_ln1273_999"   --->   Operation 1757 'sext' 'sext_ln1273_1658' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1758 [1/1] (0.00ns)   --->   "%sext_ln1273_1659 = sext i17 %shl_ln1273_999"   --->   Operation 1758 'sext' 'sext_ln1273_1659' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1759 [1/1] (0.80ns)   --->   "%r_V_4063 = sub i20 %sext_ln1273_1659, i20 %sext_ln1273_1657"   --->   Operation 1759 'sub' 'r_V_4063' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1760 [1/1] (0.00ns)   --->   "%mult_V_3147 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4063, i32 5, i32 19"   --->   Operation 1760 'partselect' 'mult_V_3147' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1761 [1/1] (0.00ns)   --->   "%sext_ln818_1101 = sext i15 %mult_V_3147"   --->   Operation 1761 'sext' 'sext_ln818_1101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1762 [1/1] (0.79ns)   --->   "%r_V_4064 = sub i18 0, i18 %sext_ln1273_1658"   --->   Operation 1762 'sub' 'r_V_4064' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1763 [1/1] (0.00ns)   --->   "%mult_V_3148 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_4064, i32 5, i32 17"   --->   Operation 1763 'partselect' 'mult_V_3148' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1764 [1/1] (0.00ns)   --->   "%sext_ln17_2184 = sext i13 %mult_V_3148" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1764 'sext' 'sext_ln17_2184' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1765 [1/1] (0.00ns)   --->   "%a_V_325 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_371"   --->   Operation 1765 'load' 'a_V_325' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1766 [1/1] (0.00ns)   --->   "%sext_ln1273_1660 = sext i16 %a_V_325"   --->   Operation 1766 'sext' 'sext_ln1273_1660' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1767 [1/1] (0.00ns)   --->   "%sext_ln1273_1661 = sext i16 %a_V_325"   --->   Operation 1767 'sext' 'sext_ln1273_1661' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1768 [1/1] (0.00ns)   --->   "%shl_ln1273_1000 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_325, i2 0"   --->   Operation 1768 'bitconcatenate' 'shl_ln1273_1000' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1769 [1/1] (0.00ns)   --->   "%sext_ln1273_1662 = sext i18 %shl_ln1273_1000"   --->   Operation 1769 'sext' 'sext_ln1273_1662' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1770 [1/1] (0.79ns)   --->   "%r_V_4065 = sub i19 0, i19 %sext_ln1273_1662"   --->   Operation 1770 'sub' 'r_V_4065' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1771 [1/1] (0.00ns)   --->   "%mult_V_3149 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4065, i32 5, i32 18"   --->   Operation 1771 'partselect' 'mult_V_3149' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1772 [1/1] (0.00ns)   --->   "%sext_ln17_2185 = sext i14 %mult_V_3149" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1772 'sext' 'sext_ln17_2185' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1773 [1/1] (0.79ns)   --->   "%r_V_4066 = sub i19 %sext_ln1273_1661, i19 %sext_ln1273_1662"   --->   Operation 1773 'sub' 'r_V_4066' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1774 [1/1] (0.00ns)   --->   "%mult_V_3150 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4066, i32 5, i32 18"   --->   Operation 1774 'partselect' 'mult_V_3150' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1775 [1/1] (0.00ns)   --->   "%sext_ln17_2186 = sext i14 %mult_V_3150" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1775 'sext' 'sext_ln17_2186' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1776 [1/1] (0.00ns)   --->   "%mult_V_3151 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_325, i32 3, i32 15"   --->   Operation 1776 'partselect' 'mult_V_3151' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1777 [1/1] (0.00ns)   --->   "%sext_ln17_2187 = sext i13 %mult_V_3151" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1777 'sext' 'sext_ln17_2187' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1778 [1/1] (0.00ns)   --->   "%shl_ln1273_1001 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_325, i1 0"   --->   Operation 1778 'bitconcatenate' 'shl_ln1273_1001' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1779 [1/1] (0.00ns)   --->   "%sext_ln1273_1663 = sext i17 %shl_ln1273_1001"   --->   Operation 1779 'sext' 'sext_ln1273_1663' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1780 [1/1] (0.00ns)   --->   "%sext_ln1273_1664 = sext i17 %shl_ln1273_1001"   --->   Operation 1780 'sext' 'sext_ln1273_1664' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1781 [1/1] (0.79ns)   --->   "%r_V_4067 = sub i18 0, i18 %sext_ln1273_1664"   --->   Operation 1781 'sub' 'r_V_4067' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1782 [1/1] (0.00ns)   --->   "%mult_V_3152 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_4067, i32 5, i32 17"   --->   Operation 1782 'partselect' 'mult_V_3152' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1783 [1/1] (0.00ns)   --->   "%sext_ln17_2188 = sext i13 %mult_V_3152" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1783 'sext' 'sext_ln17_2188' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1784 [1/1] (0.80ns)   --->   "%r_V_4068 = sub i19 %r_V_4065, i19 %sext_ln1273_1661"   --->   Operation 1784 'sub' 'r_V_4068' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1785 [1/1] (0.00ns)   --->   "%mult_V_3153 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4068, i32 5, i32 18"   --->   Operation 1785 'partselect' 'mult_V_3153' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1786 [1/1] (0.00ns)   --->   "%sext_ln17_2189 = sext i14 %mult_V_3153" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1786 'sext' 'sext_ln17_2189' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1787 [1/1] (0.00ns)   --->   "%shl_ln1273_1002 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_325, i3 0"   --->   Operation 1787 'bitconcatenate' 'shl_ln1273_1002' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1788 [1/1] (0.00ns)   --->   "%sext_ln1273_1665 = sext i19 %shl_ln1273_1002"   --->   Operation 1788 'sext' 'sext_ln1273_1665' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1789 [1/1] (0.80ns)   --->   "%r_V_4069 = sub i20 %sext_ln1273_1663, i20 %sext_ln1273_1665"   --->   Operation 1789 'sub' 'r_V_4069' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1790 [1/1] (0.00ns)   --->   "%mult_V_3154 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4069, i32 5, i32 19"   --->   Operation 1790 'partselect' 'mult_V_3154' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1791 [1/1] (0.00ns)   --->   "%sext_ln818_1102 = sext i15 %mult_V_3154"   --->   Operation 1791 'sext' 'sext_ln818_1102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1792 [1/1] (0.80ns)   --->   "%r_V_4070 = sub i20 %sext_ln1273_1665, i20 %sext_ln1273_1663"   --->   Operation 1792 'sub' 'r_V_4070' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1793 [1/1] (0.00ns)   --->   "%mult_V_3155 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4070, i32 5, i32 19"   --->   Operation 1793 'partselect' 'mult_V_3155' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1794 [1/1] (0.00ns)   --->   "%sext_ln818_1103 = sext i15 %mult_V_3155"   --->   Operation 1794 'sext' 'sext_ln818_1103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1795 [1/1] (0.80ns)   --->   "%r_V_4071 = sub i20 %sext_ln1273_1660, i20 %sext_ln1273_1665"   --->   Operation 1795 'sub' 'r_V_4071' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1796 [1/1] (0.00ns)   --->   "%mult_V_3156 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4071, i32 5, i32 19"   --->   Operation 1796 'partselect' 'mult_V_3156' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1797 [1/1] (0.00ns)   --->   "%sext_ln818_1104 = sext i15 %mult_V_3156"   --->   Operation 1797 'sext' 'sext_ln818_1104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1798 [1/1] (0.80ns)   --->   "%r_V_4072 = add i20 %sext_ln1273_1665, i20 %sext_ln1273_1660"   --->   Operation 1798 'add' 'r_V_4072' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1799 [1/1] (0.00ns)   --->   "%mult_V_3157 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4072, i32 5, i32 19"   --->   Operation 1799 'partselect' 'mult_V_3157' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1800 [1/1] (0.00ns)   --->   "%sext_ln818_1105 = sext i15 %mult_V_3157"   --->   Operation 1800 'sext' 'sext_ln818_1105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1801 [1/1] (0.00ns)   --->   "%a_V_326 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_372"   --->   Operation 1801 'load' 'a_V_326' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1802 [1/1] (0.00ns)   --->   "%sext_ln1273_1666 = sext i16 %a_V_326"   --->   Operation 1802 'sext' 'sext_ln1273_1666' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1803 [1/1] (0.00ns)   --->   "%sext_ln1273_1667 = sext i16 %a_V_326"   --->   Operation 1803 'sext' 'sext_ln1273_1667' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1804 [1/1] (0.00ns)   --->   "%shl_ln1273_1003 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_326, i3 0"   --->   Operation 1804 'bitconcatenate' 'shl_ln1273_1003' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1805 [1/1] (0.00ns)   --->   "%sext_ln1273_1668 = sext i19 %shl_ln1273_1003"   --->   Operation 1805 'sext' 'sext_ln1273_1668' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1806 [1/1] (0.00ns)   --->   "%shl_ln1273_1004 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_326, i1 0"   --->   Operation 1806 'bitconcatenate' 'shl_ln1273_1004' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1807 [1/1] (0.00ns)   --->   "%sext_ln1273_1669 = sext i17 %shl_ln1273_1004"   --->   Operation 1807 'sext' 'sext_ln1273_1669' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1808 [1/1] (0.00ns)   --->   "%sext_ln1273_1670 = sext i17 %shl_ln1273_1004"   --->   Operation 1808 'sext' 'sext_ln1273_1670' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1809 [1/1] (0.80ns)   --->   "%r_V_4073 = sub i20 %sext_ln1273_1668, i20 %sext_ln1273_1670"   --->   Operation 1809 'sub' 'r_V_4073' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1810 [1/1] (0.00ns)   --->   "%mult_V_3158 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4073, i32 5, i32 19"   --->   Operation 1810 'partselect' 'mult_V_3158' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1811 [1/1] (0.00ns)   --->   "%sext_ln818_1106 = sext i15 %mult_V_3158"   --->   Operation 1811 'sext' 'sext_ln818_1106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1812 [1/1] (0.00ns)   --->   "%shl_ln1273_1005 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_326, i2 0"   --->   Operation 1812 'bitconcatenate' 'shl_ln1273_1005' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1813 [1/1] (0.00ns)   --->   "%sext_ln1273_1671 = sext i18 %shl_ln1273_1005"   --->   Operation 1813 'sext' 'sext_ln1273_1671' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1814 [1/1] (0.00ns)   --->   "%sext_ln1273_1672 = sext i18 %shl_ln1273_1005"   --->   Operation 1814 'sext' 'sext_ln1273_1672' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1815 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_2273 = sub i19 0, i19 %sext_ln1273_1672"   --->   Operation 1815 'sub' 'sub_ln1273_2273' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1816 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_4074 = sub i19 %sub_ln1273_2273, i19 %sext_ln1273_1667"   --->   Operation 1816 'sub' 'r_V_4074' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1817 [1/1] (0.00ns)   --->   "%mult_V_3159 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4074, i32 5, i32 18"   --->   Operation 1817 'partselect' 'mult_V_3159' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1818 [1/1] (0.00ns)   --->   "%sext_ln818_1107 = sext i14 %mult_V_3159"   --->   Operation 1818 'sext' 'sext_ln818_1107' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1819 [1/1] (0.00ns)   --->   "%sext_ln17_2190 = sext i14 %mult_V_3159" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1819 'sext' 'sext_ln17_2190' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1820 [1/1] (0.80ns)   --->   "%r_V_4075 = sub i20 %sext_ln1273_1666, i20 %sext_ln1273_1668"   --->   Operation 1820 'sub' 'r_V_4075' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1821 [1/1] (0.00ns)   --->   "%mult_V_3160 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4075, i32 5, i32 19"   --->   Operation 1821 'partselect' 'mult_V_3160' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1822 [1/1] (0.00ns)   --->   "%sext_ln818_1108 = sext i15 %mult_V_3160"   --->   Operation 1822 'sext' 'sext_ln818_1108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1823 [1/1] (0.00ns)   --->   "%mult_V_3161 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_326, i32 4, i32 15"   --->   Operation 1823 'partselect' 'mult_V_3161' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1824 [1/1] (0.00ns)   --->   "%sext_ln17_2191 = sext i12 %mult_V_3161" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1824 'sext' 'sext_ln17_2191' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1825 [1/1] (0.79ns)   --->   "%r_V_4076 = sub i18 0, i18 %sext_ln1273_1669"   --->   Operation 1825 'sub' 'r_V_4076' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1826 [1/1] (0.00ns)   --->   "%mult_V_3162 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_4076, i32 5, i32 17"   --->   Operation 1826 'partselect' 'mult_V_3162' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1827 [1/1] (0.00ns)   --->   "%sext_ln17_2192 = sext i13 %mult_V_3162" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1827 'sext' 'sext_ln17_2192' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1828 [1/1] (0.79ns)   --->   "%r_V_4077 = add i19 %sext_ln1273_1672, i19 %sext_ln1273_1667"   --->   Operation 1828 'add' 'r_V_4077' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1829 [1/1] (0.00ns)   --->   "%mult_V_3163 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4077, i32 5, i32 18"   --->   Operation 1829 'partselect' 'mult_V_3163' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1830 [1/1] (0.00ns)   --->   "%sext_ln17_2193 = sext i14 %mult_V_3163" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1830 'sext' 'sext_ln17_2193' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1831 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_2277 = sub i20 0, i20 %sext_ln1273_1668"   --->   Operation 1831 'sub' 'sub_ln1273_2277' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1832 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_4078 = sub i20 %sub_ln1273_2277, i20 %sext_ln1273_1666"   --->   Operation 1832 'sub' 'r_V_4078' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1833 [1/1] (0.00ns)   --->   "%mult_V_3164 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4078, i32 5, i32 19"   --->   Operation 1833 'partselect' 'mult_V_3164' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1834 [1/1] (0.00ns)   --->   "%sext_ln818_1109 = sext i15 %mult_V_3164"   --->   Operation 1834 'sext' 'sext_ln818_1109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1835 [1/1] (0.79ns)   --->   "%r_V_4079 = sub i19 %sext_ln1273_1667, i19 %sext_ln1273_1672"   --->   Operation 1835 'sub' 'r_V_4079' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1836 [1/1] (0.00ns)   --->   "%mult_V_3165 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4079, i32 5, i32 18"   --->   Operation 1836 'partselect' 'mult_V_3165' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1837 [1/1] (0.00ns)   --->   "%sext_ln17_2194 = sext i14 %mult_V_3165" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1837 'sext' 'sext_ln17_2194' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1838 [1/1] (0.00ns)   --->   "%shl_ln1273_1006 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_326, i4 0"   --->   Operation 1838 'bitconcatenate' 'shl_ln1273_1006' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1839 [1/1] (0.00ns)   --->   "%sext_ln1273_1673 = sext i20 %shl_ln1273_1006"   --->   Operation 1839 'sext' 'sext_ln1273_1673' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1840 [1/1] (0.80ns)   --->   "%r_V_4080 = sub i21 %sext_ln1273_1673, i21 %sext_ln1273_1671"   --->   Operation 1840 'sub' 'r_V_4080' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1841 [1/1] (0.00ns)   --->   "%mult_V_3166 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_4080, i32 5, i32 20"   --->   Operation 1841 'partselect' 'mult_V_3166' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1842 [1/1] (0.00ns)   --->   "%a_V_327 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_373"   --->   Operation 1842 'load' 'a_V_327' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1843 [1/1] (0.00ns)   --->   "%sext_ln818_849 = sext i16 %a_V_327"   --->   Operation 1843 'sext' 'sext_ln818_849' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1844 [1/1] (0.00ns)   --->   "%sext_ln818_851 = sext i16 %a_V_327"   --->   Operation 1844 'sext' 'sext_ln818_851' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1845 [1/1] (0.00ns)   --->   "%mult_V_3167 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_327, i32 4, i32 15"   --->   Operation 1845 'partselect' 'mult_V_3167' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1846 [1/1] (0.00ns)   --->   "%sext_ln17_2195 = sext i12 %mult_V_3167" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1846 'sext' 'sext_ln17_2195' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1847 [1/1] (0.00ns)   --->   "%mult_V_3168 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %a_V_327, i32 5, i32 15"   --->   Operation 1847 'partselect' 'mult_V_3168' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1848 [1/1] (0.00ns)   --->   "%sext_ln17_2196 = sext i11 %mult_V_3168" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1848 'sext' 'sext_ln17_2196' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1849 [1/1] (0.00ns)   --->   "%shl_ln1273_1007 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_327, i3 0"   --->   Operation 1849 'bitconcatenate' 'shl_ln1273_1007' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1850 [1/1] (0.00ns)   --->   "%sext_ln1273_1674 = sext i19 %shl_ln1273_1007"   --->   Operation 1850 'sext' 'sext_ln1273_1674' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1851 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_2281 = sub i20 0, i20 %sext_ln1273_1674"   --->   Operation 1851 'sub' 'sub_ln1273_2281' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1852 [1/1] (0.00ns)   --->   "%shl_ln1273_1008 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_327, i1 0"   --->   Operation 1852 'bitconcatenate' 'shl_ln1273_1008' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1853 [1/1] (0.00ns)   --->   "%sext_ln1273_1675 = sext i17 %shl_ln1273_1008"   --->   Operation 1853 'sext' 'sext_ln1273_1675' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1854 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_4081 = sub i20 %sub_ln1273_2281, i20 %sext_ln1273_1675"   --->   Operation 1854 'sub' 'r_V_4081' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1855 [1/1] (0.00ns)   --->   "%mult_V_3169 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4081, i32 5, i32 19"   --->   Operation 1855 'partselect' 'mult_V_3169' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1856 [1/1] (0.00ns)   --->   "%sext_ln818_1110 = sext i15 %mult_V_3169"   --->   Operation 1856 'sext' 'sext_ln818_1110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1857 [1/1] (0.00ns)   --->   "%shl_ln1273_1009 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_327, i2 0"   --->   Operation 1857 'bitconcatenate' 'shl_ln1273_1009' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1858 [1/1] (0.00ns)   --->   "%sext_ln1273_1676 = sext i18 %shl_ln1273_1009"   --->   Operation 1858 'sext' 'sext_ln1273_1676' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1859 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_2283 = sub i19 0, i19 %sext_ln1273_1676"   --->   Operation 1859 'sub' 'sub_ln1273_2283' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1860 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_4082 = sub i19 %sub_ln1273_2283, i19 %sext_ln818_851"   --->   Operation 1860 'sub' 'r_V_4082' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1861 [1/1] (0.00ns)   --->   "%mult_V_3170 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4082, i32 5, i32 18"   --->   Operation 1861 'partselect' 'mult_V_3170' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1862 [1/1] (0.00ns)   --->   "%sext_ln17_2197 = sext i14 %mult_V_3170" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1862 'sext' 'sext_ln17_2197' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1863 [1/1] (0.79ns)   --->   "%r_V_4083 = sub i19 %sext_ln818_851, i19 %sext_ln1273_1676"   --->   Operation 1863 'sub' 'r_V_4083' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1864 [1/1] (0.00ns)   --->   "%mult_V_3171 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4083, i32 5, i32 18"   --->   Operation 1864 'partselect' 'mult_V_3171' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1865 [1/1] (0.00ns)   --->   "%sext_ln17_2198 = sext i14 %mult_V_3171" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1865 'sext' 'sext_ln17_2198' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1866 [1/1] (0.00ns)   --->   "%mult_V_3172 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %a_V_327, i32 2, i32 15"   --->   Operation 1866 'partselect' 'mult_V_3172' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1867 [1/1] (0.00ns)   --->   "%sext_ln17_2199 = sext i14 %mult_V_3172" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1867 'sext' 'sext_ln17_2199' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1868 [1/1] (0.79ns)   --->   "%r_V_4084 = sub i19 %sext_ln1273_1676, i19 %sext_ln818_851"   --->   Operation 1868 'sub' 'r_V_4084' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1869 [1/1] (0.00ns)   --->   "%mult_V_3173 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4084, i32 5, i32 18"   --->   Operation 1869 'partselect' 'mult_V_3173' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1870 [1/1] (0.00ns)   --->   "%sext_ln17_2200 = sext i14 %mult_V_3173" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1870 'sext' 'sext_ln17_2200' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1871 [1/1] (0.80ns)   --->   "%r_V_4085 = sub i20 %sext_ln1273_1674, i20 %sext_ln818_849"   --->   Operation 1871 'sub' 'r_V_4085' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1872 [1/1] (0.00ns)   --->   "%mult_V_3174 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4085, i32 5, i32 19"   --->   Operation 1872 'partselect' 'mult_V_3174' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1873 [1/1] (0.00ns)   --->   "%sext_ln818_1111 = sext i15 %mult_V_3174"   --->   Operation 1873 'sext' 'sext_ln818_1111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1874 [1/1] (0.00ns)   --->   "%a_V_328 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_374"   --->   Operation 1874 'load' 'a_V_328' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1875 [1/1] (0.00ns)   --->   "%sext_ln818_855 = sext i16 %a_V_328"   --->   Operation 1875 'sext' 'sext_ln818_855' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1876 [1/1] (0.00ns)   --->   "%mult_V_3175 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_328, i32 3, i32 15"   --->   Operation 1876 'partselect' 'mult_V_3175' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1877 [1/1] (0.00ns)   --->   "%sext_ln17_2201 = sext i13 %mult_V_3175" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1877 'sext' 'sext_ln17_2201' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1878 [1/1] (0.00ns)   --->   "%shl_ln1273_1010 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_328, i2 0"   --->   Operation 1878 'bitconcatenate' 'shl_ln1273_1010' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1879 [1/1] (0.00ns)   --->   "%sext_ln1273_1677 = sext i18 %shl_ln1273_1010"   --->   Operation 1879 'sext' 'sext_ln1273_1677' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1880 [1/1] (0.79ns)   --->   "%r_V_4086 = sub i19 %sext_ln1273_1677, i19 %sext_ln818_855"   --->   Operation 1880 'sub' 'r_V_4086' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1881 [1/1] (0.00ns)   --->   "%mult_V_3176 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4086, i32 5, i32 18"   --->   Operation 1881 'partselect' 'mult_V_3176' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1882 [1/1] (0.00ns)   --->   "%sext_ln17_2202 = sext i14 %mult_V_3176" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1882 'sext' 'sext_ln17_2202' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1883 [1/1] (0.79ns)   --->   "%r_V_4087 = sub i19 %sext_ln818_855, i19 %sext_ln1273_1677"   --->   Operation 1883 'sub' 'r_V_4087' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1884 [1/1] (0.00ns)   --->   "%mult_V_3177 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4087, i32 5, i32 18"   --->   Operation 1884 'partselect' 'mult_V_3177' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1885 [1/1] (0.00ns)   --->   "%sext_ln17_2203 = sext i14 %mult_V_3177" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1885 'sext' 'sext_ln17_2203' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1886 [1/1] (0.00ns)   --->   "%shl_ln1273_1011 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_328, i1 0"   --->   Operation 1886 'bitconcatenate' 'shl_ln1273_1011' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1887 [1/1] (0.00ns)   --->   "%sext_ln1273_1678 = sext i17 %shl_ln1273_1011"   --->   Operation 1887 'sext' 'sext_ln1273_1678' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1888 [1/1] (0.00ns)   --->   "%sext_ln1273_1679 = sext i17 %shl_ln1273_1011"   --->   Operation 1888 'sext' 'sext_ln1273_1679' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1889 [1/1] (0.79ns)   --->   "%r_V_4088 = sub i18 0, i18 %sext_ln1273_1679"   --->   Operation 1889 'sub' 'r_V_4088' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1890 [1/1] (0.00ns)   --->   "%mult_V_3178 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_4088, i32 5, i32 17"   --->   Operation 1890 'partselect' 'mult_V_3178' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1891 [1/1] (0.00ns)   --->   "%sext_ln17_2204 = sext i13 %mult_V_3178" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1891 'sext' 'sext_ln17_2204' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1892 [1/1] (0.00ns)   --->   "%sext_ln17_2205 = sext i13 %mult_V_3178" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1892 'sext' 'sext_ln17_2205' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1893 [1/1] (0.00ns)   --->   "%shl_ln1273_1012 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_328, i3 0"   --->   Operation 1893 'bitconcatenate' 'shl_ln1273_1012' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1894 [1/1] (0.00ns)   --->   "%sext_ln1273_1680 = sext i19 %shl_ln1273_1012"   --->   Operation 1894 'sext' 'sext_ln1273_1680' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1895 [1/1] (0.80ns)   --->   "%r_V_4089 = sub i20 0, i20 %sext_ln1273_1680"   --->   Operation 1895 'sub' 'r_V_4089' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1896 [1/1] (0.00ns)   --->   "%mult_V_3179 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4089, i32 5, i32 19"   --->   Operation 1896 'partselect' 'mult_V_3179' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1897 [1/1] (0.00ns)   --->   "%sext_ln818_1112 = sext i15 %mult_V_3179"   --->   Operation 1897 'sext' 'sext_ln818_1112' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1898 [1/1] (0.79ns)   --->   "%r_V_4090 = add i19 %sext_ln1273_1677, i19 %sext_ln818_855"   --->   Operation 1898 'add' 'r_V_4090' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1899 [1/1] (0.00ns)   --->   "%mult_V_3180 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4090, i32 5, i32 18"   --->   Operation 1899 'partselect' 'mult_V_3180' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1900 [1/1] (0.00ns)   --->   "%sext_ln17_2206 = sext i14 %mult_V_3180" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1900 'sext' 'sext_ln17_2206' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1901 [1/1] (0.80ns)   --->   "%r_V_4091 = sub i20 %sext_ln1273_1678, i20 %sext_ln1273_1680"   --->   Operation 1901 'sub' 'r_V_4091' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1902 [1/1] (0.00ns)   --->   "%mult_V_3181 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4091, i32 5, i32 19"   --->   Operation 1902 'partselect' 'mult_V_3181' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1903 [1/1] (0.00ns)   --->   "%sext_ln818_1113 = sext i15 %mult_V_3181"   --->   Operation 1903 'sext' 'sext_ln818_1113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1904 [1/1] (0.00ns)   --->   "%a_V_329 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_375"   --->   Operation 1904 'load' 'a_V_329' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1905 [1/1] (0.00ns)   --->   "%sext_ln1273_1681 = sext i16 %a_V_329"   --->   Operation 1905 'sext' 'sext_ln1273_1681' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1906 [1/1] (0.00ns)   --->   "%sext_ln1273_1682 = sext i16 %a_V_329"   --->   Operation 1906 'sext' 'sext_ln1273_1682' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1907 [1/1] (0.00ns)   --->   "%sext_ln1273_1683 = sext i16 %a_V_329"   --->   Operation 1907 'sext' 'sext_ln1273_1683' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1908 [1/1] (0.00ns)   --->   "%shl_ln1273_1013 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_329, i2 0"   --->   Operation 1908 'bitconcatenate' 'shl_ln1273_1013' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1909 [1/1] (0.00ns)   --->   "%sext_ln1273_1684 = sext i18 %shl_ln1273_1013"   --->   Operation 1909 'sext' 'sext_ln1273_1684' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1910 [1/1] (0.79ns)   --->   "%r_V_4092 = sub i19 %sext_ln1273_1683, i19 %sext_ln1273_1684"   --->   Operation 1910 'sub' 'r_V_4092' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1911 [1/1] (0.00ns)   --->   "%mult_V_3182 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4092, i32 5, i32 18"   --->   Operation 1911 'partselect' 'mult_V_3182' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1912 [1/1] (0.00ns)   --->   "%sext_ln17_2207 = sext i14 %mult_V_3182" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1912 'sext' 'sext_ln17_2207' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1913 [1/1] (0.79ns)   --->   "%r_V_4093 = add i19 %sext_ln1273_1684, i19 %sext_ln1273_1683"   --->   Operation 1913 'add' 'r_V_4093' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1914 [1/1] (0.00ns)   --->   "%mult_V_3183 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4093, i32 5, i32 18"   --->   Operation 1914 'partselect' 'mult_V_3183' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1915 [1/1] (0.00ns)   --->   "%sext_ln17_2208 = sext i14 %mult_V_3183" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1915 'sext' 'sext_ln17_2208' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1916 [1/1] (0.00ns)   --->   "%shl_ln1273_1014 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_329, i3 0"   --->   Operation 1916 'bitconcatenate' 'shl_ln1273_1014' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1917 [1/1] (0.00ns)   --->   "%sext_ln1273_1685 = sext i19 %shl_ln1273_1014"   --->   Operation 1917 'sext' 'sext_ln1273_1685' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1918 [1/1] (0.00ns)   --->   "%shl_ln1273_1015 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_329, i1 0"   --->   Operation 1918 'bitconcatenate' 'shl_ln1273_1015' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1919 [1/1] (0.00ns)   --->   "%sext_ln1273_1686 = sext i17 %shl_ln1273_1015"   --->   Operation 1919 'sext' 'sext_ln1273_1686' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1920 [1/1] (0.80ns)   --->   "%r_V_4094 = add i20 %sext_ln1273_1685, i20 %sext_ln1273_1686"   --->   Operation 1920 'add' 'r_V_4094' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1921 [1/1] (0.00ns)   --->   "%mult_V_3184 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4094, i32 5, i32 19"   --->   Operation 1921 'partselect' 'mult_V_3184' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1922 [1/1] (0.00ns)   --->   "%sext_ln818_1114 = sext i15 %mult_V_3184"   --->   Operation 1922 'sext' 'sext_ln818_1114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1923 [1/1] (0.00ns)   --->   "%mult_V_3185 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %a_V_329, i32 2, i32 15"   --->   Operation 1923 'partselect' 'mult_V_3185' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1924 [1/1] (0.00ns)   --->   "%sext_ln17_2209 = sext i14 %mult_V_3185" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1924 'sext' 'sext_ln17_2209' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1925 [1/1] (0.80ns)   --->   "%r_V_4095 = add i20 %sext_ln1273_1685, i20 %sext_ln1273_1682"   --->   Operation 1925 'add' 'r_V_4095' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1926 [1/1] (0.00ns)   --->   "%mult_V_3186 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4095, i32 5, i32 19"   --->   Operation 1926 'partselect' 'mult_V_3186' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1927 [1/1] (0.00ns)   --->   "%sext_ln818_1115 = sext i15 %mult_V_3186"   --->   Operation 1927 'sext' 'sext_ln818_1115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1928 [1/1] (0.79ns)   --->   "%r_V_4096 = sub i19 %sext_ln1273_1684, i19 %sext_ln1273_1683"   --->   Operation 1928 'sub' 'r_V_4096' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1929 [1/1] (0.00ns)   --->   "%mult_V_3187 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4096, i32 5, i32 18"   --->   Operation 1929 'partselect' 'mult_V_3187' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1930 [1/1] (0.00ns)   --->   "%sext_ln818_1116 = sext i14 %mult_V_3187"   --->   Operation 1930 'sext' 'sext_ln818_1116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1931 [1/1] (0.00ns)   --->   "%sext_ln17_2210 = sext i14 %mult_V_3187" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1931 'sext' 'sext_ln17_2210' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1932 [1/1] (1.94ns)   --->   "%r_V_4097 = mul i21 %sext_ln1273_1681, i21 11"   --->   Operation 1932 'mul' 'r_V_4097' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1933 [1/1] (0.00ns)   --->   "%mult_V_3188 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_4097, i32 5, i32 20"   --->   Operation 1933 'partselect' 'mult_V_3188' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1934 [1/1] (0.79ns)   --->   "%r_V_4098 = sub i19 0, i19 %sext_ln1273_1684"   --->   Operation 1934 'sub' 'r_V_4098' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1935 [1/1] (0.00ns)   --->   "%mult_V_3189 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4098, i32 5, i32 18"   --->   Operation 1935 'partselect' 'mult_V_3189' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1936 [1/1] (0.00ns)   --->   "%sext_ln17_2211 = sext i14 %mult_V_3189" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1936 'sext' 'sext_ln17_2211' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1937 [1/1] (0.80ns)   --->   "%r_V_4099 = sub i19 %r_V_4098, i19 %sext_ln1273_1683"   --->   Operation 1937 'sub' 'r_V_4099' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1938 [1/1] (0.00ns)   --->   "%mult_V_3190 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4099, i32 5, i32 18"   --->   Operation 1938 'partselect' 'mult_V_3190' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1939 [1/1] (0.00ns)   --->   "%sext_ln17_2212 = sext i14 %mult_V_3190" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1939 'sext' 'sext_ln17_2212' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1940 [1/1] (0.00ns)   --->   "%a_V_330 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_376"   --->   Operation 1940 'load' 'a_V_330' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1941 [1/1] (0.00ns)   --->   "%mult_V_3191 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %a_V_330, i32 5, i32 15"   --->   Operation 1941 'partselect' 'mult_V_3191' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1942 [1/1] (0.00ns)   --->   "%sext_ln17_2213 = sext i11 %mult_V_3191" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1942 'sext' 'sext_ln17_2213' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1943 [1/1] (0.00ns)   --->   "%sext_ln1273_1687 = sext i16 %a_V_330"   --->   Operation 1943 'sext' 'sext_ln1273_1687' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1944 [1/1] (0.00ns)   --->   "%sext_ln1273_1688 = sext i16 %a_V_330"   --->   Operation 1944 'sext' 'sext_ln1273_1688' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1945 [1/1] (0.00ns)   --->   "%shl_ln1273_1016 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_330, i2 0"   --->   Operation 1945 'bitconcatenate' 'shl_ln1273_1016' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1946 [1/1] (0.00ns)   --->   "%sext_ln1273_1689 = sext i18 %shl_ln1273_1016"   --->   Operation 1946 'sext' 'sext_ln1273_1689' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1947 [1/1] (0.79ns)   --->   "%r_V_4100 = sub i19 0, i19 %sext_ln1273_1689"   --->   Operation 1947 'sub' 'r_V_4100' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1948 [1/1] (0.00ns)   --->   "%mult_V_3192 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4100, i32 5, i32 18"   --->   Operation 1948 'partselect' 'mult_V_3192' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1949 [1/1] (0.00ns)   --->   "%sext_ln17_2214 = sext i14 %mult_V_3192" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1949 'sext' 'sext_ln17_2214' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1950 [1/1] (0.00ns)   --->   "%shl_ln1273_1017 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_330, i3 0"   --->   Operation 1950 'bitconcatenate' 'shl_ln1273_1017' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1951 [1/1] (0.00ns)   --->   "%sext_ln1273_1690 = sext i19 %shl_ln1273_1017"   --->   Operation 1951 'sext' 'sext_ln1273_1690' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1952 [1/1] (0.00ns)   --->   "%shl_ln1273_1018 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_330, i1 0"   --->   Operation 1952 'bitconcatenate' 'shl_ln1273_1018' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1953 [1/1] (0.00ns)   --->   "%sext_ln1273_1691 = sext i17 %shl_ln1273_1018"   --->   Operation 1953 'sext' 'sext_ln1273_1691' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1954 [1/1] (0.80ns)   --->   "%r_V_4101 = sub i20 %sext_ln1273_1690, i20 %sext_ln1273_1691"   --->   Operation 1954 'sub' 'r_V_4101' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1955 [1/1] (0.00ns)   --->   "%mult_V_3193 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4101, i32 5, i32 19"   --->   Operation 1955 'partselect' 'mult_V_3193' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1956 [1/1] (0.00ns)   --->   "%sext_ln818_1117 = sext i15 %mult_V_3193"   --->   Operation 1956 'sext' 'sext_ln818_1117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1957 [1/1] (0.80ns)   --->   "%r_V_4102 = sub i19 %r_V_4100, i19 %sext_ln1273_1688"   --->   Operation 1957 'sub' 'r_V_4102' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1958 [1/1] (0.00ns)   --->   "%mult_V_3194 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4102, i32 5, i32 18"   --->   Operation 1958 'partselect' 'mult_V_3194' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1959 [1/1] (0.00ns)   --->   "%sext_ln17_2215 = sext i14 %mult_V_3194" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1959 'sext' 'sext_ln17_2215' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1960 [1/1] (0.80ns)   --->   "%r_V_4103 = sub i20 %sext_ln1273_1691, i20 %sext_ln1273_1690"   --->   Operation 1960 'sub' 'r_V_4103' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1961 [1/1] (0.00ns)   --->   "%mult_V_3195 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4103, i32 5, i32 19"   --->   Operation 1961 'partselect' 'mult_V_3195' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1962 [1/1] (0.00ns)   --->   "%sext_ln818_1118 = sext i15 %mult_V_3195"   --->   Operation 1962 'sext' 'sext_ln818_1118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1963 [1/1] (0.79ns)   --->   "%r_V_4104 = sub i19 %sext_ln1273_1688, i19 %sext_ln1273_1689"   --->   Operation 1963 'sub' 'r_V_4104' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1964 [1/1] (0.00ns)   --->   "%mult_V_3196 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4104, i32 5, i32 18"   --->   Operation 1964 'partselect' 'mult_V_3196' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1965 [1/1] (0.00ns)   --->   "%sext_ln17_2216 = sext i14 %mult_V_3196" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1965 'sext' 'sext_ln17_2216' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1966 [1/1] (0.80ns)   --->   "%r_V_4105 = sub i20 %sext_ln1273_1687, i20 %sext_ln1273_1690"   --->   Operation 1966 'sub' 'r_V_4105' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1967 [1/1] (0.00ns)   --->   "%mult_V_3197 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4105, i32 5, i32 19"   --->   Operation 1967 'partselect' 'mult_V_3197' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1968 [1/1] (0.00ns)   --->   "%sext_ln818_1119 = sext i15 %mult_V_3197"   --->   Operation 1968 'sext' 'sext_ln818_1119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1969 [1/1] (0.00ns)   --->   "%mult_V_3198 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_330, i32 4, i32 15"   --->   Operation 1969 'partselect' 'mult_V_3198' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1970 [1/1] (0.00ns)   --->   "%sext_ln17_2217 = sext i12 %mult_V_3198" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1970 'sext' 'sext_ln17_2217' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1971 [1/1] (0.80ns)   --->   "%r_V_4106 = sub i20 %sext_ln1273_1690, i20 %sext_ln1273_1687"   --->   Operation 1971 'sub' 'r_V_4106' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1972 [1/1] (0.00ns)   --->   "%mult_V_3199 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4106, i32 5, i32 19"   --->   Operation 1972 'partselect' 'mult_V_3199' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1973 [1/1] (0.00ns)   --->   "%sext_ln818_1120 = sext i15 %mult_V_3199"   --->   Operation 1973 'sext' 'sext_ln818_1120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1974 [1/1] (0.00ns)   --->   "%a_V_331 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_377"   --->   Operation 1974 'load' 'a_V_331' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1975 [1/1] (0.00ns)   --->   "%sext_ln1273_1692 = sext i16 %a_V_331"   --->   Operation 1975 'sext' 'sext_ln1273_1692' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1976 [1/1] (0.00ns)   --->   "%shl_ln1273_1019 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_331, i2 0"   --->   Operation 1976 'bitconcatenate' 'shl_ln1273_1019' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1977 [1/1] (0.00ns)   --->   "%sext_ln1273_1693 = sext i18 %shl_ln1273_1019"   --->   Operation 1977 'sext' 'sext_ln1273_1693' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1978 [1/1] (0.79ns)   --->   "%r_V_4107 = sub i19 %sext_ln1273_1692, i19 %sext_ln1273_1693"   --->   Operation 1978 'sub' 'r_V_4107' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1979 [1/1] (0.00ns)   --->   "%mult_V_3200 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4107, i32 5, i32 18"   --->   Operation 1979 'partselect' 'mult_V_3200' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1980 [1/1] (0.00ns)   --->   "%sext_ln17_2218 = sext i14 %mult_V_3200" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1980 'sext' 'sext_ln17_2218' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1981 [1/1] (0.00ns)   --->   "%mult_V_3201 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_331, i32 4, i32 15"   --->   Operation 1981 'partselect' 'mult_V_3201' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1982 [1/1] (0.00ns)   --->   "%sext_ln17_2219 = sext i12 %mult_V_3201" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1982 'sext' 'sext_ln17_2219' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1983 [1/1] (0.00ns)   --->   "%sext_ln17_2220 = sext i12 %mult_V_3201" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1983 'sext' 'sext_ln17_2220' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1984 [1/1] (0.79ns)   --->   "%r_V_4108 = sub i19 0, i19 %sext_ln1273_1693"   --->   Operation 1984 'sub' 'r_V_4108' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1985 [1/1] (0.00ns)   --->   "%mult_V_3202 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4108, i32 5, i32 18"   --->   Operation 1985 'partselect' 'mult_V_3202' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1986 [1/1] (0.00ns)   --->   "%sext_ln17_2221 = sext i14 %mult_V_3202" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1986 'sext' 'sext_ln17_2221' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1987 [1/1] (0.00ns)   --->   "%mult_V_3203 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_331, i32 3, i32 15"   --->   Operation 1987 'partselect' 'mult_V_3203' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1988 [1/1] (0.00ns)   --->   "%sext_ln17_2222 = sext i13 %mult_V_3203" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1988 'sext' 'sext_ln17_2222' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1989 [1/1] (0.80ns)   --->   "%r_V_4109 = sub i19 %r_V_4108, i19 %sext_ln1273_1692"   --->   Operation 1989 'sub' 'r_V_4109' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1990 [1/1] (0.00ns)   --->   "%mult_V_3204 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4109, i32 5, i32 18"   --->   Operation 1990 'partselect' 'mult_V_3204' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1991 [1/1] (0.00ns)   --->   "%sext_ln17_2223 = sext i14 %mult_V_3204" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1991 'sext' 'sext_ln17_2223' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1992 [1/1] (0.79ns)   --->   "%r_V_4110 = sub i19 %sext_ln1273_1693, i19 %sext_ln1273_1692"   --->   Operation 1992 'sub' 'r_V_4110' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1993 [1/1] (0.00ns)   --->   "%mult_V_3205 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4110, i32 5, i32 18"   --->   Operation 1993 'partselect' 'mult_V_3205' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1994 [1/1] (0.00ns)   --->   "%sext_ln17_2224 = sext i14 %mult_V_3205" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1994 'sext' 'sext_ln17_2224' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1995 [1/1] (0.00ns)   --->   "%shl_ln1273_1020 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_331, i3 0"   --->   Operation 1995 'bitconcatenate' 'shl_ln1273_1020' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1996 [1/1] (0.00ns)   --->   "%sext_ln1273_1694 = sext i19 %shl_ln1273_1020"   --->   Operation 1996 'sext' 'sext_ln1273_1694' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1997 [1/1] (0.00ns)   --->   "%shl_ln1273_1021 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_331, i1 0"   --->   Operation 1997 'bitconcatenate' 'shl_ln1273_1021' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1998 [1/1] (0.00ns)   --->   "%sext_ln1273_1695 = sext i17 %shl_ln1273_1021"   --->   Operation 1998 'sext' 'sext_ln1273_1695' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1999 [1/1] (0.80ns)   --->   "%r_V_4111 = sub i20 %sext_ln1273_1695, i20 %sext_ln1273_1694"   --->   Operation 1999 'sub' 'r_V_4111' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2000 [1/1] (0.00ns)   --->   "%mult_V_3206 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4111, i32 5, i32 19"   --->   Operation 2000 'partselect' 'mult_V_3206' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2001 [1/1] (0.00ns)   --->   "%sext_ln818_1121 = sext i15 %mult_V_3206"   --->   Operation 2001 'sext' 'sext_ln818_1121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2002 [1/1] (0.00ns)   --->   "%a_V_332 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_378"   --->   Operation 2002 'load' 'a_V_332' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2003 [1/1] (0.00ns)   --->   "%sext_ln1273_1696 = sext i16 %a_V_332"   --->   Operation 2003 'sext' 'sext_ln1273_1696' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2004 [1/1] (0.00ns)   --->   "%sext_ln1273_1697 = sext i16 %a_V_332"   --->   Operation 2004 'sext' 'sext_ln1273_1697' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2005 [1/1] (0.00ns)   --->   "%sext_ln1273_1698 = sext i16 %a_V_332"   --->   Operation 2005 'sext' 'sext_ln1273_1698' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2006 [1/1] (0.00ns)   --->   "%shl_ln1273_1022 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_332, i2 0"   --->   Operation 2006 'bitconcatenate' 'shl_ln1273_1022' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2007 [1/1] (0.00ns)   --->   "%sext_ln1273_1699 = sext i18 %shl_ln1273_1022"   --->   Operation 2007 'sext' 'sext_ln1273_1699' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2008 [1/1] (0.79ns)   --->   "%r_V_4112 = sub i19 %sext_ln1273_1698, i19 %sext_ln1273_1699"   --->   Operation 2008 'sub' 'r_V_4112' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2009 [1/1] (0.00ns)   --->   "%mult_V_3207 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4112, i32 5, i32 18"   --->   Operation 2009 'partselect' 'mult_V_3207' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2010 [1/1] (0.00ns)   --->   "%sext_ln17_2225 = sext i14 %mult_V_3207" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2010 'sext' 'sext_ln17_2225' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2011 [1/1] (0.79ns)   --->   "%r_V_4113 = sub i19 0, i19 %sext_ln1273_1699"   --->   Operation 2011 'sub' 'r_V_4113' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2012 [1/1] (0.00ns)   --->   "%mult_V_3208 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4113, i32 5, i32 18"   --->   Operation 2012 'partselect' 'mult_V_3208' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2013 [1/1] (0.00ns)   --->   "%sext_ln17_2226 = sext i14 %mult_V_3208" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2013 'sext' 'sext_ln17_2226' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2014 [1/1] (0.00ns)   --->   "%mult_V_3209 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_332, i32 3, i32 15"   --->   Operation 2014 'partselect' 'mult_V_3209' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2015 [1/1] (0.00ns)   --->   "%sext_ln17_2227 = sext i13 %mult_V_3209" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2015 'sext' 'sext_ln17_2227' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2016 [1/1] (1.94ns)   --->   "%r_V_4114 = mul i21 %sext_ln1273_1697, i21 11"   --->   Operation 2016 'mul' 'r_V_4114' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2017 [1/1] (0.00ns)   --->   "%mult_V_3210 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_4114, i32 5, i32 20"   --->   Operation 2017 'partselect' 'mult_V_3210' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2018 [1/1] (0.78ns)   --->   "%r_V_4115 = sub i17 0, i17 %sext_ln1273_1696"   --->   Operation 2018 'sub' 'r_V_4115' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2019 [1/1] (0.00ns)   --->   "%mult_V_3211 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_4115, i32 5, i32 16"   --->   Operation 2019 'partselect' 'mult_V_3211' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2020 [1/1] (0.00ns)   --->   "%sext_ln17_2228 = sext i12 %mult_V_3211" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2020 'sext' 'sext_ln17_2228' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2021 [1/1] (0.00ns)   --->   "%shl_ln1273_1023 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_332, i3 0"   --->   Operation 2021 'bitconcatenate' 'shl_ln1273_1023' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2022 [1/1] (0.00ns)   --->   "%sext_ln1273_1700 = sext i19 %shl_ln1273_1023"   --->   Operation 2022 'sext' 'sext_ln1273_1700' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2023 [1/1] (0.80ns)   --->   "%r_V_4116 = sub i20 0, i20 %sext_ln1273_1700"   --->   Operation 2023 'sub' 'r_V_4116' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2024 [1/1] (0.00ns)   --->   "%mult_V_3212 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4116, i32 5, i32 19"   --->   Operation 2024 'partselect' 'mult_V_3212' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2025 [1/1] (0.00ns)   --->   "%sext_ln818_1122 = sext i15 %mult_V_3212"   --->   Operation 2025 'sext' 'sext_ln818_1122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2026 [1/1] (0.79ns)   --->   "%r_V_4117 = add i19 %sext_ln1273_1699, i19 %sext_ln1273_1698"   --->   Operation 2026 'add' 'r_V_4117' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2027 [1/1] (0.00ns)   --->   "%mult_V_3213 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4117, i32 5, i32 18"   --->   Operation 2027 'partselect' 'mult_V_3213' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2028 [1/1] (0.00ns)   --->   "%sext_ln818_1123 = sext i14 %mult_V_3213"   --->   Operation 2028 'sext' 'sext_ln818_1123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2029 [1/1] (0.00ns)   --->   "%mult_V_3214 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %a_V_332, i32 5, i32 15"   --->   Operation 2029 'partselect' 'mult_V_3214' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2030 [1/1] (0.00ns)   --->   "%sext_ln17_2229 = sext i11 %mult_V_3214" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2030 'sext' 'sext_ln17_2229' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2031 [1/1] (1.94ns)   --->   "%r_V_4118 = mul i21 %sext_ln1273_1697, i21 2097139"   --->   Operation 2031 'mul' 'r_V_4118' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2032 [1/1] (0.00ns)   --->   "%mult_V_3215 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_4118, i32 5, i32 20"   --->   Operation 2032 'partselect' 'mult_V_3215' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2033 [1/1] (0.00ns)   --->   "%a_V_333 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_379"   --->   Operation 2033 'load' 'a_V_333' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2034 [1/1] (0.00ns)   --->   "%sext_ln1273_1701 = sext i16 %a_V_333"   --->   Operation 2034 'sext' 'sext_ln1273_1701' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2035 [1/1] (0.00ns)   --->   "%sext_ln1273_1702 = sext i16 %a_V_333"   --->   Operation 2035 'sext' 'sext_ln1273_1702' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2036 [1/1] (0.00ns)   --->   "%sext_ln1273_1703 = sext i16 %a_V_333"   --->   Operation 2036 'sext' 'sext_ln1273_1703' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2037 [1/1] (0.00ns)   --->   "%shl_ln1273_1024 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_333, i2 0"   --->   Operation 2037 'bitconcatenate' 'shl_ln1273_1024' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2038 [1/1] (0.00ns)   --->   "%sext_ln1273_1704 = sext i18 %shl_ln1273_1024"   --->   Operation 2038 'sext' 'sext_ln1273_1704' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2039 [1/1] (0.79ns)   --->   "%r_V_4126 = sub i19 0, i19 %sext_ln1273_1704"   --->   Operation 2039 'sub' 'r_V_4126' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2040 [1/1] (0.80ns)   --->   "%r_V_4119 = sub i19 %r_V_4126, i19 %sext_ln1273_1703"   --->   Operation 2040 'sub' 'r_V_4119' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2041 [1/1] (0.00ns)   --->   "%mult_V_3216 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4119, i32 5, i32 18"   --->   Operation 2041 'partselect' 'mult_V_3216' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2042 [1/1] (0.00ns)   --->   "%sext_ln17_2230 = sext i14 %mult_V_3216" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2042 'sext' 'sext_ln17_2230' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2043 [1/1] (0.00ns)   --->   "%mult_V_3217 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_333, i32 3, i32 15"   --->   Operation 2043 'partselect' 'mult_V_3217' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2044 [1/1] (0.00ns)   --->   "%sext_ln17_2231 = sext i13 %mult_V_3217" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2044 'sext' 'sext_ln17_2231' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2045 [1/1] (0.79ns)   --->   "%r_V_4120 = sub i19 %sext_ln1273_1703, i19 %sext_ln1273_1704"   --->   Operation 2045 'sub' 'r_V_4120' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2046 [1/1] (0.00ns)   --->   "%mult_V_3218 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4120, i32 5, i32 18"   --->   Operation 2046 'partselect' 'mult_V_3218' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2047 [1/1] (0.00ns)   --->   "%sext_ln17_2232 = sext i14 %mult_V_3218" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2047 'sext' 'sext_ln17_2232' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2048 [1/1] (1.94ns)   --->   "%r_V_4121 = mul i21 %sext_ln1273_1702, i21 2097141"   --->   Operation 2048 'mul' 'r_V_4121' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2049 [1/1] (0.00ns)   --->   "%mult_V_3219 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_4121, i32 5, i32 20"   --->   Operation 2049 'partselect' 'mult_V_3219' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2050 [1/1] (0.00ns)   --->   "%mult_V_3220 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_333, i32 4, i32 15"   --->   Operation 2050 'partselect' 'mult_V_3220' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2051 [1/1] (0.00ns)   --->   "%sext_ln17_2233 = sext i12 %mult_V_3220" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2051 'sext' 'sext_ln17_2233' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2052 [1/1] (1.94ns)   --->   "%r_V_4122 = mul i21 %sext_ln1273_1702, i21 2097139"   --->   Operation 2052 'mul' 'r_V_4122' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2053 [1/1] (0.00ns)   --->   "%mult_V_3221 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_4122, i32 5, i32 20"   --->   Operation 2053 'partselect' 'mult_V_3221' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2054 [1/1] (0.00ns)   --->   "%shl_ln1273_1025 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_333, i3 0"   --->   Operation 2054 'bitconcatenate' 'shl_ln1273_1025' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2055 [1/1] (0.00ns)   --->   "%sext_ln1273_1705 = sext i19 %shl_ln1273_1025"   --->   Operation 2055 'sext' 'sext_ln1273_1705' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2056 [1/1] (0.80ns)   --->   "%r_V_4123 = sub i20 %sext_ln1273_1701, i20 %sext_ln1273_1705"   --->   Operation 2056 'sub' 'r_V_4123' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2057 [1/1] (0.00ns)   --->   "%mult_V_3222 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4123, i32 5, i32 19"   --->   Operation 2057 'partselect' 'mult_V_3222' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2058 [1/1] (0.00ns)   --->   "%sext_ln818_1124 = sext i15 %mult_V_3222"   --->   Operation 2058 'sext' 'sext_ln818_1124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2059 [1/1] (0.00ns)   --->   "%shl_ln1273_1026 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_333, i1 0"   --->   Operation 2059 'bitconcatenate' 'shl_ln1273_1026' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2060 [1/1] (0.00ns)   --->   "%sext_ln1273_1706 = sext i17 %shl_ln1273_1026"   --->   Operation 2060 'sext' 'sext_ln1273_1706' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2061 [1/1] (0.80ns)   --->   "%r_V_4124 = sub i20 %sext_ln1273_1706, i20 %sext_ln1273_1705"   --->   Operation 2061 'sub' 'r_V_4124' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2062 [1/1] (0.00ns)   --->   "%mult_V_3223 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4124, i32 5, i32 19"   --->   Operation 2062 'partselect' 'mult_V_3223' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2063 [1/1] (0.00ns)   --->   "%sext_ln818_1125 = sext i15 %mult_V_3223"   --->   Operation 2063 'sext' 'sext_ln818_1125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2064 [1/1] (0.79ns)   --->   "%r_V_4125 = sub i19 %sext_ln1273_1704, i19 %sext_ln1273_1703"   --->   Operation 2064 'sub' 'r_V_4125' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2065 [1/1] (0.00ns)   --->   "%mult_V_3224 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4125, i32 5, i32 18"   --->   Operation 2065 'partselect' 'mult_V_3224' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2066 [1/1] (0.00ns)   --->   "%sext_ln17_2234 = sext i14 %mult_V_3224" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2066 'sext' 'sext_ln17_2234' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2067 [1/1] (0.00ns)   --->   "%mult_V_3225 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4126, i32 5, i32 18"   --->   Operation 2067 'partselect' 'mult_V_3225' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2068 [1/1] (0.00ns)   --->   "%sext_ln17_2235 = sext i14 %mult_V_3225" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2068 'sext' 'sext_ln17_2235' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2069 [1/1] (0.00ns)   --->   "%a_V_334 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_380"   --->   Operation 2069 'load' 'a_V_334' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2070 [1/1] (0.00ns)   --->   "%sext_ln818_867 = sext i16 %a_V_334"   --->   Operation 2070 'sext' 'sext_ln818_867' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2071 [1/1] (0.00ns)   --->   "%sext_ln818_868 = sext i16 %a_V_334"   --->   Operation 2071 'sext' 'sext_ln818_868' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2072 [1/1] (0.00ns)   --->   "%sext_ln818_869 = sext i16 %a_V_334"   --->   Operation 2072 'sext' 'sext_ln818_869' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2073 [1/1] (0.00ns)   --->   "%mult_V_3226 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_334, i32 4, i32 15"   --->   Operation 2073 'partselect' 'mult_V_3226' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2074 [1/1] (0.00ns)   --->   "%sext_ln17_2236 = sext i12 %mult_V_3226" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2074 'sext' 'sext_ln17_2236' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2075 [1/1] (0.00ns)   --->   "%shl_ln1273_1027 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_334, i2 0"   --->   Operation 2075 'bitconcatenate' 'shl_ln1273_1027' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2076 [1/1] (0.00ns)   --->   "%sext_ln1273_1707 = sext i18 %shl_ln1273_1027"   --->   Operation 2076 'sext' 'sext_ln1273_1707' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2077 [1/1] (0.79ns)   --->   "%r_V_4127 = sub i19 %sext_ln1273_1707, i19 %sext_ln818_869"   --->   Operation 2077 'sub' 'r_V_4127' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2078 [1/1] (0.00ns)   --->   "%mult_V_3227 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4127, i32 5, i32 18"   --->   Operation 2078 'partselect' 'mult_V_3227' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2079 [1/1] (0.00ns)   --->   "%sext_ln17_2237 = sext i14 %mult_V_3227" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2079 'sext' 'sext_ln17_2237' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2080 [1/1] (0.00ns)   --->   "%mult_V_3228 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_334, i32 3, i32 15"   --->   Operation 2080 'partselect' 'mult_V_3228' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2081 [1/1] (0.00ns)   --->   "%sext_ln17_2238 = sext i13 %mult_V_3228" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2081 'sext' 'sext_ln17_2238' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2082 [1/1] (0.00ns)   --->   "%sext_ln17_2239 = sext i13 %mult_V_3228" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2082 'sext' 'sext_ln17_2239' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2083 [1/1] (0.78ns)   --->   "%r_V_4128 = sub i17 0, i17 %sext_ln818_868"   --->   Operation 2083 'sub' 'r_V_4128' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2084 [1/1] (0.00ns)   --->   "%mult_V_3229 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_4128, i32 5, i32 16"   --->   Operation 2084 'partselect' 'mult_V_3229' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2085 [1/1] (0.00ns)   --->   "%sext_ln17_2240 = sext i12 %mult_V_3229" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2085 'sext' 'sext_ln17_2240' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2086 [1/1] (0.00ns)   --->   "%shl_ln1273_1028 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_334, i3 0"   --->   Operation 2086 'bitconcatenate' 'shl_ln1273_1028' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2087 [1/1] (0.00ns)   --->   "%sext_ln1273_1708 = sext i19 %shl_ln1273_1028"   --->   Operation 2087 'sext' 'sext_ln1273_1708' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2088 [1/1] (0.80ns)   --->   "%r_V_4129 = sub i20 %sext_ln818_867, i20 %sext_ln1273_1708"   --->   Operation 2088 'sub' 'r_V_4129' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2089 [1/1] (0.00ns)   --->   "%mult_V_3230 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4129, i32 5, i32 19"   --->   Operation 2089 'partselect' 'mult_V_3230' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2090 [1/1] (0.00ns)   --->   "%sext_ln818_1126 = sext i15 %mult_V_3230"   --->   Operation 2090 'sext' 'sext_ln818_1126' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2091 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_2322 = sub i19 0, i19 %sext_ln1273_1707"   --->   Operation 2091 'sub' 'sub_ln1273_2322' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2092 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_4130 = sub i19 %sub_ln1273_2322, i19 %sext_ln818_869"   --->   Operation 2092 'sub' 'r_V_4130' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2093 [1/1] (0.00ns)   --->   "%mult_V_3231 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4130, i32 5, i32 18"   --->   Operation 2093 'partselect' 'mult_V_3231' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2094 [1/1] (0.00ns)   --->   "%sext_ln17_2241 = sext i14 %mult_V_3231" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2094 'sext' 'sext_ln17_2241' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2095 [1/1] (0.00ns)   --->   "%shl_ln1273_1029 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_334, i1 0"   --->   Operation 2095 'bitconcatenate' 'shl_ln1273_1029' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2096 [1/1] (0.00ns)   --->   "%sext_ln1273_1709 = sext i17 %shl_ln1273_1029"   --->   Operation 2096 'sext' 'sext_ln1273_1709' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2097 [1/1] (0.00ns)   --->   "%sext_ln1273_1710 = sext i17 %shl_ln1273_1029"   --->   Operation 2097 'sext' 'sext_ln1273_1710' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2098 [1/1] (0.79ns)   --->   "%r_V_4131 = sub i18 0, i18 %sext_ln1273_1710"   --->   Operation 2098 'sub' 'r_V_4131' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2099 [1/1] (0.00ns)   --->   "%mult_V_3232 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_4131, i32 5, i32 17"   --->   Operation 2099 'partselect' 'mult_V_3232' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2100 [1/1] (0.00ns)   --->   "%sext_ln17_2242 = sext i13 %mult_V_3232" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2100 'sext' 'sext_ln17_2242' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2101 [1/1] (0.80ns)   --->   "%r_V_4132 = sub i20 %sext_ln1273_1708, i20 %sext_ln1273_1709"   --->   Operation 2101 'sub' 'r_V_4132' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2102 [1/1] (0.00ns)   --->   "%mult_V_3233 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4132, i32 5, i32 19"   --->   Operation 2102 'partselect' 'mult_V_3233' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2103 [1/1] (0.00ns)   --->   "%sext_ln818_1127 = sext i15 %mult_V_3233"   --->   Operation 2103 'sext' 'sext_ln818_1127' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2104 [1/1] (0.00ns)   --->   "%a_V_335 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_381"   --->   Operation 2104 'load' 'a_V_335' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2105 [1/1] (0.00ns)   --->   "%sext_ln1273_1711 = sext i16 %a_V_335"   --->   Operation 2105 'sext' 'sext_ln1273_1711' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2106 [1/1] (0.00ns)   --->   "%sext_ln1273_1712 = sext i16 %a_V_335"   --->   Operation 2106 'sext' 'sext_ln1273_1712' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2107 [1/1] (0.00ns)   --->   "%shl_ln1273_1030 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_335, i3 0"   --->   Operation 2107 'bitconcatenate' 'shl_ln1273_1030' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2108 [1/1] (0.00ns)   --->   "%sext_ln1273_1713 = sext i19 %shl_ln1273_1030"   --->   Operation 2108 'sext' 'sext_ln1273_1713' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2109 [1/1] (0.80ns)   --->   "%r_V_4133 = sub i20 %sext_ln1273_1713, i20 %sext_ln1273_1711"   --->   Operation 2109 'sub' 'r_V_4133' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2110 [1/1] (0.00ns)   --->   "%mult_V_3234 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4133, i32 5, i32 19"   --->   Operation 2110 'partselect' 'mult_V_3234' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2111 [1/1] (0.00ns)   --->   "%sext_ln818_1128 = sext i15 %mult_V_3234"   --->   Operation 2111 'sext' 'sext_ln818_1128' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2112 [1/1] (0.00ns)   --->   "%shl_ln1273_1031 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_335, i2 0"   --->   Operation 2112 'bitconcatenate' 'shl_ln1273_1031' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2113 [1/1] (0.00ns)   --->   "%sext_ln1273_1714 = sext i18 %shl_ln1273_1031"   --->   Operation 2113 'sext' 'sext_ln1273_1714' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2114 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_2327 = sub i19 0, i19 %sext_ln1273_1714"   --->   Operation 2114 'sub' 'sub_ln1273_2327' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2115 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_4134 = sub i19 %sub_ln1273_2327, i19 %sext_ln1273_1712"   --->   Operation 2115 'sub' 'r_V_4134' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2116 [1/1] (0.00ns)   --->   "%mult_V_3235 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4134, i32 5, i32 18"   --->   Operation 2116 'partselect' 'mult_V_3235' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2117 [1/1] (0.00ns)   --->   "%sext_ln17_2243 = sext i14 %mult_V_3235" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2117 'sext' 'sext_ln17_2243' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2118 [1/1] (0.00ns)   --->   "%shl_ln1273_1032 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_335, i1 0"   --->   Operation 2118 'bitconcatenate' 'shl_ln1273_1032' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2119 [1/1] (0.00ns)   --->   "%sext_ln1273_1715 = sext i17 %shl_ln1273_1032"   --->   Operation 2119 'sext' 'sext_ln1273_1715' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2120 [1/1] (0.00ns)   --->   "%sext_ln1273_1716 = sext i17 %shl_ln1273_1032"   --->   Operation 2120 'sext' 'sext_ln1273_1716' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2121 [1/1] (0.80ns)   --->   "%r_V_4135 = sub i20 %sext_ln1273_1716, i20 %sext_ln1273_1713"   --->   Operation 2121 'sub' 'r_V_4135' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2122 [1/1] (0.00ns)   --->   "%mult_V_3236 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4135, i32 5, i32 19"   --->   Operation 2122 'partselect' 'mult_V_3236' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2123 [1/1] (0.00ns)   --->   "%sext_ln818_1129 = sext i15 %mult_V_3236"   --->   Operation 2123 'sext' 'sext_ln818_1129' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2124 [1/1] (0.00ns)   --->   "%mult_V_3237 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %a_V_335, i32 5, i32 15"   --->   Operation 2124 'partselect' 'mult_V_3237' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2125 [1/1] (0.00ns)   --->   "%sext_ln17_2244 = sext i11 %mult_V_3237" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2125 'sext' 'sext_ln17_2244' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2126 [1/1] (0.79ns)   --->   "%r_V_4136 = sub i18 0, i18 %sext_ln1273_1715"   --->   Operation 2126 'sub' 'r_V_4136' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2127 [1/1] (0.00ns)   --->   "%mult_V_3238 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_4136, i32 5, i32 17"   --->   Operation 2127 'partselect' 'mult_V_3238' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2128 [1/1] (0.00ns)   --->   "%sext_ln17_2245 = sext i13 %mult_V_3238" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2128 'sext' 'sext_ln17_2245' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2129 [1/1] (0.79ns)   --->   "%r_V_4137 = sub i19 %sext_ln1273_1712, i19 %sext_ln1273_1714"   --->   Operation 2129 'sub' 'r_V_4137' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2130 [1/1] (0.00ns)   --->   "%mult_V_3239 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4137, i32 5, i32 18"   --->   Operation 2130 'partselect' 'mult_V_3239' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2131 [1/1] (0.00ns)   --->   "%sext_ln17_2246 = sext i14 %mult_V_3239" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2131 'sext' 'sext_ln17_2246' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2132 [1/1] (0.00ns)   --->   "%mult_V_3240 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %a_V_335, i32 2, i32 15"   --->   Operation 2132 'partselect' 'mult_V_3240' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2133 [1/1] (0.00ns)   --->   "%sext_ln17_2247 = sext i14 %mult_V_3240" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2133 'sext' 'sext_ln17_2247' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2134 [1/1] (0.00ns)   --->   "%mult_V_3241 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_335, i32 3, i32 15"   --->   Operation 2134 'partselect' 'mult_V_3241' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2135 [1/1] (0.00ns)   --->   "%sext_ln17_2248 = sext i13 %mult_V_3241" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2135 'sext' 'sext_ln17_2248' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2136 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_2332 = sub i20 0, i20 %sext_ln1273_1713"   --->   Operation 2136 'sub' 'sub_ln1273_2332' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2137 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_4138 = sub i20 %sub_ln1273_2332, i20 %sext_ln1273_1711"   --->   Operation 2137 'sub' 'r_V_4138' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2138 [1/1] (0.00ns)   --->   "%mult_V_3242 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4138, i32 5, i32 19"   --->   Operation 2138 'partselect' 'mult_V_3242' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2139 [1/1] (0.00ns)   --->   "%sext_ln818_1130 = sext i15 %mult_V_3242"   --->   Operation 2139 'sext' 'sext_ln818_1130' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2140 [1/1] (0.79ns)   --->   "%r_V_4139 = sub i19 %sext_ln1273_1714, i19 %sext_ln1273_1712"   --->   Operation 2140 'sub' 'r_V_4139' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2141 [1/1] (0.00ns)   --->   "%mult_V_3243 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4139, i32 5, i32 18"   --->   Operation 2141 'partselect' 'mult_V_3243' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2142 [1/1] (0.00ns)   --->   "%sext_ln17_2249 = sext i14 %mult_V_3243" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2142 'sext' 'sext_ln17_2249' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2143 [1/1] (0.79ns)   --->   "%r_V_4140 = add i19 %sext_ln1273_1714, i19 %sext_ln1273_1712"   --->   Operation 2143 'add' 'r_V_4140' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2144 [1/1] (0.00ns)   --->   "%mult_V_3244 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4140, i32 5, i32 18"   --->   Operation 2144 'partselect' 'mult_V_3244' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2145 [1/1] (0.00ns)   --->   "%sext_ln17_2250 = sext i14 %mult_V_3244" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2145 'sext' 'sext_ln17_2250' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2146 [1/1] (0.00ns)   --->   "%a_V_336 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_382"   --->   Operation 2146 'load' 'a_V_336' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2147 [1/1] (0.00ns)   --->   "%sext_ln1273_1717 = sext i16 %a_V_336"   --->   Operation 2147 'sext' 'sext_ln1273_1717' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2148 [1/1] (0.00ns)   --->   "%sext_ln1273_1718 = sext i16 %a_V_336"   --->   Operation 2148 'sext' 'sext_ln1273_1718' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2149 [1/1] (0.00ns)   --->   "%sext_ln1273_1719 = sext i16 %a_V_336"   --->   Operation 2149 'sext' 'sext_ln1273_1719' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2150 [1/1] (0.00ns)   --->   "%shl_ln1273_1033 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_336, i3 0"   --->   Operation 2150 'bitconcatenate' 'shl_ln1273_1033' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2151 [1/1] (0.00ns)   --->   "%sext_ln1273_1720 = sext i19 %shl_ln1273_1033"   --->   Operation 2151 'sext' 'sext_ln1273_1720' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2152 [1/1] (0.80ns)   --->   "%r_V_4141 = sub i20 0, i20 %sext_ln1273_1720"   --->   Operation 2152 'sub' 'r_V_4141' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2153 [1/1] (0.00ns)   --->   "%mult_V_3245 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4141, i32 5, i32 19"   --->   Operation 2153 'partselect' 'mult_V_3245' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2154 [1/1] (0.00ns)   --->   "%sext_ln818_1131 = sext i15 %mult_V_3245"   --->   Operation 2154 'sext' 'sext_ln818_1131' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2155 [1/1] (0.78ns)   --->   "%r_V_4142 = sub i17 0, i17 %sext_ln1273_1718"   --->   Operation 2155 'sub' 'r_V_4142' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2156 [1/1] (0.00ns)   --->   "%mult_V_3246 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_4142, i32 5, i32 16"   --->   Operation 2156 'partselect' 'mult_V_3246' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2157 [1/1] (0.00ns)   --->   "%sext_ln17_2251 = sext i12 %mult_V_3246" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2157 'sext' 'sext_ln17_2251' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2158 [1/1] (0.00ns)   --->   "%shl_ln1273_1034 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_336, i2 0"   --->   Operation 2158 'bitconcatenate' 'shl_ln1273_1034' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2159 [1/1] (0.00ns)   --->   "%sext_ln1273_1721 = sext i18 %shl_ln1273_1034"   --->   Operation 2159 'sext' 'sext_ln1273_1721' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2160 [1/1] (0.79ns)   --->   "%r_V_4143 = sub i19 %sext_ln1273_1719, i19 %sext_ln1273_1721"   --->   Operation 2160 'sub' 'r_V_4143' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2161 [1/1] (0.00ns)   --->   "%mult_V_3247 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4143, i32 5, i32 18"   --->   Operation 2161 'partselect' 'mult_V_3247' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2162 [1/1] (0.00ns)   --->   "%sext_ln818_1132 = sext i14 %mult_V_3247"   --->   Operation 2162 'sext' 'sext_ln818_1132' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2163 [1/1] (0.00ns)   --->   "%sext_ln17_2252 = sext i14 %mult_V_3247" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2163 'sext' 'sext_ln17_2252' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2164 [1/1] (0.00ns)   --->   "%mult_V_3248 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %a_V_336, i32 2, i32 15"   --->   Operation 2164 'partselect' 'mult_V_3248' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2165 [1/1] (0.00ns)   --->   "%sext_ln17_2253 = sext i14 %mult_V_3248" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2165 'sext' 'sext_ln17_2253' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2166 [1/1] (0.79ns)   --->   "%r_V_4144 = sub i19 0, i19 %sext_ln1273_1721"   --->   Operation 2166 'sub' 'r_V_4144' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2167 [1/1] (0.00ns)   --->   "%mult_V_3249 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4144, i32 5, i32 18"   --->   Operation 2167 'partselect' 'mult_V_3249' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2168 [1/1] (0.00ns)   --->   "%sext_ln17_2254 = sext i14 %mult_V_3249" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2168 'sext' 'sext_ln17_2254' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2169 [1/1] (0.80ns)   --->   "%r_V_4145 = sub i20 %sext_ln1273_1717, i20 %sext_ln1273_1720"   --->   Operation 2169 'sub' 'r_V_4145' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2170 [1/1] (0.00ns)   --->   "%mult_V_3250 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4145, i32 5, i32 19"   --->   Operation 2170 'partselect' 'mult_V_3250' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2171 [1/1] (0.00ns)   --->   "%sext_ln818_1133 = sext i15 %mult_V_3250"   --->   Operation 2171 'sext' 'sext_ln818_1133' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2172 [1/1] (0.80ns)   --->   "%r_V_4146 = add i20 %sext_ln1273_1720, i20 %sext_ln1273_1717"   --->   Operation 2172 'add' 'r_V_4146' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2173 [1/1] (0.00ns)   --->   "%mult_V_3251 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4146, i32 5, i32 19"   --->   Operation 2173 'partselect' 'mult_V_3251' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2174 [1/1] (0.00ns)   --->   "%sext_ln818_1134 = sext i15 %mult_V_3251"   --->   Operation 2174 'sext' 'sext_ln818_1134' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2175 [1/1] (0.00ns)   --->   "%mult_V_3252 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %a_V_336, i32 5, i32 15"   --->   Operation 2175 'partselect' 'mult_V_3252' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2176 [1/1] (0.00ns)   --->   "%sext_ln17_2255 = sext i11 %mult_V_3252" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2176 'sext' 'sext_ln17_2255' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2177 [1/1] (0.00ns)   --->   "%mult_V_3253 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_336, i32 4, i32 15"   --->   Operation 2177 'partselect' 'mult_V_3253' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2178 [1/1] (0.00ns)   --->   "%sext_ln17_2256 = sext i12 %mult_V_3253" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2178 'sext' 'sext_ln17_2256' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2179 [1/1] (0.00ns)   --->   "%a_V_337 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_383"   --->   Operation 2179 'load' 'a_V_337' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2180 [1/1] (0.00ns)   --->   "%sext_ln1273_1722 = sext i16 %a_V_337"   --->   Operation 2180 'sext' 'sext_ln1273_1722' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2181 [1/1] (0.00ns)   --->   "%sext_ln1273_1723 = sext i16 %a_V_337"   --->   Operation 2181 'sext' 'sext_ln1273_1723' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2182 [1/1] (0.00ns)   --->   "%sext_ln1273_1724 = sext i16 %a_V_337"   --->   Operation 2182 'sext' 'sext_ln1273_1724' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2183 [1/1] (0.00ns)   --->   "%shl_ln1273_1035 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_337, i3 0"   --->   Operation 2183 'bitconcatenate' 'shl_ln1273_1035' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2184 [1/1] (0.00ns)   --->   "%sext_ln1273_1725 = sext i19 %shl_ln1273_1035"   --->   Operation 2184 'sext' 'sext_ln1273_1725' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2185 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_2340 = sub i20 0, i20 %sext_ln1273_1725"   --->   Operation 2185 'sub' 'sub_ln1273_2340' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2186 [1/1] (0.00ns)   --->   "%shl_ln1273_1036 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_337, i1 0"   --->   Operation 2186 'bitconcatenate' 'shl_ln1273_1036' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2187 [1/1] (0.00ns)   --->   "%sext_ln1273_1726 = sext i17 %shl_ln1273_1036"   --->   Operation 2187 'sext' 'sext_ln1273_1726' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2188 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_4147 = sub i20 %sub_ln1273_2340, i20 %sext_ln1273_1726"   --->   Operation 2188 'sub' 'r_V_4147' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2189 [1/1] (0.00ns)   --->   "%mult_V_3254 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4147, i32 5, i32 19"   --->   Operation 2189 'partselect' 'mult_V_3254' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2190 [1/1] (0.00ns)   --->   "%sext_ln818_1135 = sext i15 %mult_V_3254"   --->   Operation 2190 'sext' 'sext_ln818_1135' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2191 [1/1] (0.00ns)   --->   "%shl_ln1273_1037 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_337, i2 0"   --->   Operation 2191 'bitconcatenate' 'shl_ln1273_1037' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2192 [1/1] (0.00ns)   --->   "%sext_ln1273_1727 = sext i18 %shl_ln1273_1037"   --->   Operation 2192 'sext' 'sext_ln1273_1727' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2193 [1/1] (0.79ns)   --->   "%r_V_4148 = sub i19 %sext_ln1273_1724, i19 %sext_ln1273_1727"   --->   Operation 2193 'sub' 'r_V_4148' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2194 [1/1] (0.00ns)   --->   "%mult_V_3255 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4148, i32 5, i32 18"   --->   Operation 2194 'partselect' 'mult_V_3255' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2195 [1/1] (0.00ns)   --->   "%sext_ln17_2257 = sext i14 %mult_V_3255" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2195 'sext' 'sext_ln17_2257' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2196 [1/1] (0.00ns)   --->   "%mult_V_3256 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_337, i32 4, i32 15"   --->   Operation 2196 'partselect' 'mult_V_3256' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2197 [1/1] (0.00ns)   --->   "%sext_ln17_2258 = sext i12 %mult_V_3256" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2197 'sext' 'sext_ln17_2258' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2198 [1/1] (0.80ns)   --->   "%r_V_4149 = add i20 %sext_ln1273_1725, i20 %sext_ln1273_1726"   --->   Operation 2198 'add' 'r_V_4149' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2199 [1/1] (0.00ns)   --->   "%mult_V_3257 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4149, i32 5, i32 19"   --->   Operation 2199 'partselect' 'mult_V_3257' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2200 [1/1] (0.00ns)   --->   "%sext_ln818_1136 = sext i15 %mult_V_3257"   --->   Operation 2200 'sext' 'sext_ln818_1136' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2201 [1/1] (0.00ns)   --->   "%mult_V_3258 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_337, i32 3, i32 15"   --->   Operation 2201 'partselect' 'mult_V_3258' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2202 [1/1] (0.00ns)   --->   "%sext_ln17_2259 = sext i13 %mult_V_3258" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2202 'sext' 'sext_ln17_2259' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2203 [1/1] (0.79ns)   --->   "%r_V_4150 = sub i19 0, i19 %sext_ln1273_1727"   --->   Operation 2203 'sub' 'r_V_4150' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2204 [1/1] (0.00ns)   --->   "%mult_V_3259 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4150, i32 5, i32 18"   --->   Operation 2204 'partselect' 'mult_V_3259' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2205 [1/1] (0.00ns)   --->   "%sext_ln17_2260 = sext i14 %mult_V_3259" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2205 'sext' 'sext_ln17_2260' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2206 [1/1] (0.00ns)   --->   "%mult_V_3260 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %a_V_337, i32 2, i32 15"   --->   Operation 2206 'partselect' 'mult_V_3260' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2207 [1/1] (0.00ns)   --->   "%sext_ln17_2261 = sext i14 %mult_V_3260" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2207 'sext' 'sext_ln17_2261' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2208 [1/1] (0.80ns)   --->   "%r_V_4151 = sub i19 %r_V_4150, i19 %sext_ln1273_1724"   --->   Operation 2208 'sub' 'r_V_4151' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2209 [1/1] (0.00ns)   --->   "%mult_V_3261 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4151, i32 5, i32 18"   --->   Operation 2209 'partselect' 'mult_V_3261' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2210 [1/1] (0.00ns)   --->   "%sext_ln17_2262 = sext i14 %mult_V_3261" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2210 'sext' 'sext_ln17_2262' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2211 [1/1] (0.80ns)   --->   "%r_V_4152 = sub i20 %sext_ln1273_1725, i20 %sext_ln1273_1723"   --->   Operation 2211 'sub' 'r_V_4152' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2212 [1/1] (0.00ns)   --->   "%mult_V_3262 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4152, i32 5, i32 19"   --->   Operation 2212 'partselect' 'mult_V_3262' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2213 [1/1] (0.00ns)   --->   "%sext_ln818_1137 = sext i15 %mult_V_3262"   --->   Operation 2213 'sext' 'sext_ln818_1137' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2214 [1/1] (0.80ns)   --->   "%r_V_4153 = add i20 %sext_ln1273_1725, i20 %sext_ln1273_1723"   --->   Operation 2214 'add' 'r_V_4153' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2215 [1/1] (0.00ns)   --->   "%mult_V_3263 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4153, i32 5, i32 19"   --->   Operation 2215 'partselect' 'mult_V_3263' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2216 [1/1] (0.00ns)   --->   "%sext_ln818_1138 = sext i15 %mult_V_3263"   --->   Operation 2216 'sext' 'sext_ln818_1138' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2217 [1/1] (1.94ns)   --->   "%r_V_4154 = mul i21 %sext_ln1273_1722, i21 2097141"   --->   Operation 2217 'mul' 'r_V_4154' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2218 [1/1] (0.00ns)   --->   "%mult_V_3264 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_4154, i32 5, i32 20"   --->   Operation 2218 'partselect' 'mult_V_3264' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2219 [1/1] (0.80ns)   --->   "%r_V_4155 = sub i20 %sext_ln1273_1723, i20 %sext_ln1273_1725"   --->   Operation 2219 'sub' 'r_V_4155' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2220 [1/1] (0.00ns)   --->   "%mult_V_3265 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4155, i32 5, i32 19"   --->   Operation 2220 'partselect' 'mult_V_3265' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2221 [1/1] (0.00ns)   --->   "%sext_ln818_1139 = sext i15 %mult_V_3265"   --->   Operation 2221 'sext' 'sext_ln818_1139' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2222 [1/1] (0.00ns)   --->   "%a_V_338 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_384"   --->   Operation 2222 'load' 'a_V_338' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2223 [1/1] (0.00ns)   --->   "%sext_ln818_881 = sext i16 %a_V_338"   --->   Operation 2223 'sext' 'sext_ln818_881' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2224 [1/1] (0.00ns)   --->   "%sext_ln818_882 = sext i16 %a_V_338"   --->   Operation 2224 'sext' 'sext_ln818_882' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2225 [1/1] (0.00ns)   --->   "%mult_V_3266 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_338, i32 4, i32 15"   --->   Operation 2225 'partselect' 'mult_V_3266' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2226 [1/1] (0.00ns)   --->   "%sext_ln17_2263 = sext i12 %mult_V_3266" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2226 'sext' 'sext_ln17_2263' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2227 [1/1] (0.00ns)   --->   "%shl_ln1273_1038 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_338, i2 0"   --->   Operation 2227 'bitconcatenate' 'shl_ln1273_1038' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2228 [1/1] (0.00ns)   --->   "%sext_ln1273_1728 = sext i18 %shl_ln1273_1038"   --->   Operation 2228 'sext' 'sext_ln1273_1728' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2229 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_2347 = sub i19 0, i19 %sext_ln1273_1728"   --->   Operation 2229 'sub' 'sub_ln1273_2347' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2230 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_4156 = sub i19 %sub_ln1273_2347, i19 %sext_ln818_882"   --->   Operation 2230 'sub' 'r_V_4156' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2231 [1/1] (0.00ns)   --->   "%mult_V_3267 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4156, i32 5, i32 18"   --->   Operation 2231 'partselect' 'mult_V_3267' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2232 [1/1] (0.00ns)   --->   "%sext_ln17_2264 = sext i14 %mult_V_3267" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2232 'sext' 'sext_ln17_2264' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2233 [1/1] (0.79ns)   --->   "%r_V_4157 = add i19 %sext_ln1273_1728, i19 %sext_ln818_882"   --->   Operation 2233 'add' 'r_V_4157' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2234 [1/1] (0.00ns)   --->   "%mult_V_3268 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4157, i32 5, i32 18"   --->   Operation 2234 'partselect' 'mult_V_3268' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2235 [1/1] (0.00ns)   --->   "%sext_ln17_2265 = sext i14 %mult_V_3268" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2235 'sext' 'sext_ln17_2265' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2236 [1/1] (0.00ns)   --->   "%mult_V_3269 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %a_V_338, i32 5, i32 15"   --->   Operation 2236 'partselect' 'mult_V_3269' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2237 [1/1] (0.00ns)   --->   "%sext_ln17_2266 = sext i11 %mult_V_3269" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2237 'sext' 'sext_ln17_2266' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2238 [1/1] (0.00ns)   --->   "%shl_ln1273_1039 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_338, i3 0"   --->   Operation 2238 'bitconcatenate' 'shl_ln1273_1039' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2239 [1/1] (0.00ns)   --->   "%sext_ln1273_1729 = sext i19 %shl_ln1273_1039"   --->   Operation 2239 'sext' 'sext_ln1273_1729' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2240 [1/1] (0.00ns)   --->   "%shl_ln1273_1040 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_338, i1 0"   --->   Operation 2240 'bitconcatenate' 'shl_ln1273_1040' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2241 [1/1] (0.00ns)   --->   "%sext_ln1273_1730 = sext i17 %shl_ln1273_1040"   --->   Operation 2241 'sext' 'sext_ln1273_1730' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2242 [1/1] (0.80ns)   --->   "%r_V_4158 = sub i20 %sext_ln1273_1730, i20 %sext_ln1273_1729"   --->   Operation 2242 'sub' 'r_V_4158' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2243 [1/1] (0.00ns)   --->   "%mult_V_3270 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4158, i32 5, i32 19"   --->   Operation 2243 'partselect' 'mult_V_3270' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2244 [1/1] (0.00ns)   --->   "%sext_ln818_1140 = sext i15 %mult_V_3270"   --->   Operation 2244 'sext' 'sext_ln818_1140' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2245 [1/1] (0.78ns)   --->   "%r_V_4159 = sub i17 0, i17 %sext_ln818_881"   --->   Operation 2245 'sub' 'r_V_4159' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2246 [1/1] (0.00ns)   --->   "%mult_V_3271 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_4159, i32 5, i32 16"   --->   Operation 2246 'partselect' 'mult_V_3271' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2247 [1/1] (0.00ns)   --->   "%sext_ln17_2267 = sext i12 %mult_V_3271" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2247 'sext' 'sext_ln17_2267' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2248 [1/1] (0.79ns)   --->   "%r_V_4160 = sub i19 %sext_ln818_882, i19 %sext_ln1273_1728"   --->   Operation 2248 'sub' 'r_V_4160' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2249 [1/1] (0.00ns)   --->   "%mult_V_3272 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4160, i32 5, i32 18"   --->   Operation 2249 'partselect' 'mult_V_3272' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2250 [1/1] (0.00ns)   --->   "%sext_ln17_2268 = sext i14 %mult_V_3272" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2250 'sext' 'sext_ln17_2268' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2251 [1/1] (0.00ns)   --->   "%a_V_339 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_385"   --->   Operation 2251 'load' 'a_V_339' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2252 [1/1] (0.00ns)   --->   "%sext_ln1273_1731 = sext i16 %a_V_339"   --->   Operation 2252 'sext' 'sext_ln1273_1731' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2253 [1/1] (0.00ns)   --->   "%sext_ln1273_1732 = sext i16 %a_V_339"   --->   Operation 2253 'sext' 'sext_ln1273_1732' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2254 [1/1] (0.00ns)   --->   "%shl_ln1273_1041 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_339, i2 0"   --->   Operation 2254 'bitconcatenate' 'shl_ln1273_1041' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2255 [1/1] (0.00ns)   --->   "%sext_ln1273_1733 = sext i18 %shl_ln1273_1041"   --->   Operation 2255 'sext' 'sext_ln1273_1733' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2256 [1/1] (0.79ns)   --->   "%r_V_4161 = sub i19 0, i19 %sext_ln1273_1733"   --->   Operation 2256 'sub' 'r_V_4161' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2257 [1/1] (0.00ns)   --->   "%mult_V_3273 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4161, i32 5, i32 18"   --->   Operation 2257 'partselect' 'mult_V_3273' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2258 [1/1] (0.00ns)   --->   "%sext_ln17_2269 = sext i14 %mult_V_3273" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2258 'sext' 'sext_ln17_2269' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2259 [1/1] (0.00ns)   --->   "%mult_V_3274 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_339, i32 3, i32 15"   --->   Operation 2259 'partselect' 'mult_V_3274' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2260 [1/1] (0.00ns)   --->   "%sext_ln17_2270 = sext i13 %mult_V_3274" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2260 'sext' 'sext_ln17_2270' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2261 [1/1] (0.79ns)   --->   "%r_V_4162 = sub i19 %sext_ln1273_1733, i19 %sext_ln1273_1732"   --->   Operation 2261 'sub' 'r_V_4162' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2262 [1/1] (0.00ns)   --->   "%mult_V_3275 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4162, i32 5, i32 18"   --->   Operation 2262 'partselect' 'mult_V_3275' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2263 [1/1] (0.00ns)   --->   "%sext_ln17_2271 = sext i14 %mult_V_3275" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2263 'sext' 'sext_ln17_2271' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2264 [1/1] (0.79ns)   --->   "%r_V_4163 = sub i19 %sext_ln1273_1732, i19 %sext_ln1273_1733"   --->   Operation 2264 'sub' 'r_V_4163' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2265 [1/1] (0.00ns)   --->   "%mult_V_3276 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4163, i32 5, i32 18"   --->   Operation 2265 'partselect' 'mult_V_3276' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2266 [1/1] (0.00ns)   --->   "%sext_ln818_1142 = sext i14 %mult_V_3276"   --->   Operation 2266 'sext' 'sext_ln818_1142' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2267 [1/1] (0.00ns)   --->   "%sext_ln17_2272 = sext i14 %mult_V_3276" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2267 'sext' 'sext_ln17_2272' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2268 [1/1] (0.80ns)   --->   "%r_V_4164 = sub i19 %r_V_4161, i19 %sext_ln1273_1732"   --->   Operation 2268 'sub' 'r_V_4164' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2269 [1/1] (0.00ns)   --->   "%mult_V_3277 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4164, i32 5, i32 18"   --->   Operation 2269 'partselect' 'mult_V_3277' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2270 [1/1] (0.00ns)   --->   "%mult_V_3278 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_339, i32 4, i32 15"   --->   Operation 2270 'partselect' 'mult_V_3278' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2271 [1/1] (0.00ns)   --->   "%sext_ln17_2273 = sext i12 %mult_V_3278" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2271 'sext' 'sext_ln17_2273' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2272 [1/1] (0.00ns)   --->   "%shl_ln1273_1042 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_339, i3 0"   --->   Operation 2272 'bitconcatenate' 'shl_ln1273_1042' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2273 [1/1] (0.00ns)   --->   "%sext_ln1273_1734 = sext i19 %shl_ln1273_1042"   --->   Operation 2273 'sext' 'sext_ln1273_1734' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2274 [1/1] (0.00ns)   --->   "%shl_ln1273_1043 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_339, i1 0"   --->   Operation 2274 'bitconcatenate' 'shl_ln1273_1043' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2275 [1/1] (0.00ns)   --->   "%sext_ln1273_1735 = sext i17 %shl_ln1273_1043"   --->   Operation 2275 'sext' 'sext_ln1273_1735' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2276 [1/1] (0.00ns)   --->   "%sext_ln1273_1736 = sext i17 %shl_ln1273_1043"   --->   Operation 2276 'sext' 'sext_ln1273_1736' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2277 [1/1] (0.80ns)   --->   "%r_V_4165 = sub i20 %sext_ln1273_1734, i20 %sext_ln1273_1736"   --->   Operation 2277 'sub' 'r_V_4165' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2278 [1/1] (0.00ns)   --->   "%mult_V_3279 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4165, i32 5, i32 19"   --->   Operation 2278 'partselect' 'mult_V_3279' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2279 [1/1] (0.00ns)   --->   "%sext_ln818_1144 = sext i15 %mult_V_3279"   --->   Operation 2279 'sext' 'sext_ln818_1144' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2280 [1/1] (0.79ns)   --->   "%r_V_4166 = sub i18 0, i18 %sext_ln1273_1735"   --->   Operation 2280 'sub' 'r_V_4166' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2281 [1/1] (0.00ns)   --->   "%mult_V_3280 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_4166, i32 5, i32 17"   --->   Operation 2281 'partselect' 'mult_V_3280' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2282 [1/1] (0.00ns)   --->   "%sext_ln17_2274 = sext i13 %mult_V_3280" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2282 'sext' 'sext_ln17_2274' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2283 [1/1] (0.80ns)   --->   "%r_V_4167 = sub i20 %sext_ln1273_1736, i20 %sext_ln1273_1734"   --->   Operation 2283 'sub' 'r_V_4167' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2284 [1/1] (0.00ns)   --->   "%mult_V_3281 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4167, i32 5, i32 19"   --->   Operation 2284 'partselect' 'mult_V_3281' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2285 [1/1] (0.00ns)   --->   "%sext_ln818_1145 = sext i15 %mult_V_3281"   --->   Operation 2285 'sext' 'sext_ln818_1145' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2286 [1/1] (0.80ns)   --->   "%r_V_4168 = sub i20 %sext_ln1273_1734, i20 %sext_ln1273_1731"   --->   Operation 2286 'sub' 'r_V_4168' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2287 [1/1] (0.00ns)   --->   "%mult_V_3282 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4168, i32 5, i32 19"   --->   Operation 2287 'partselect' 'mult_V_3282' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2288 [1/1] (0.00ns)   --->   "%sext_ln818_1146 = sext i15 %mult_V_3282"   --->   Operation 2288 'sext' 'sext_ln818_1146' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2289 [1/1] (0.00ns)   --->   "%a_V_340 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_386"   --->   Operation 2289 'load' 'a_V_340' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2290 [1/1] (0.00ns)   --->   "%sext_ln818_888 = sext i16 %a_V_340"   --->   Operation 2290 'sext' 'sext_ln818_888' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2291 [1/1] (0.00ns)   --->   "%sext_ln818_889 = sext i16 %a_V_340"   --->   Operation 2291 'sext' 'sext_ln818_889' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2292 [1/1] (0.00ns)   --->   "%mult_V_3283 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_340, i32 4, i32 15"   --->   Operation 2292 'partselect' 'mult_V_3283' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2293 [1/1] (0.00ns)   --->   "%sext_ln17_2275 = sext i12 %mult_V_3283" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2293 'sext' 'sext_ln17_2275' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2294 [1/1] (0.00ns)   --->   "%mult_V_3284 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_340, i32 3, i32 15"   --->   Operation 2294 'partselect' 'mult_V_3284' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2295 [1/1] (0.00ns)   --->   "%sext_ln17_2276 = sext i13 %mult_V_3284" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2295 'sext' 'sext_ln17_2276' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2296 [1/1] (0.00ns)   --->   "%shl_ln1273_1044 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_340, i2 0"   --->   Operation 2296 'bitconcatenate' 'shl_ln1273_1044' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2297 [1/1] (0.00ns)   --->   "%sext_ln1273_1737 = sext i18 %shl_ln1273_1044"   --->   Operation 2297 'sext' 'sext_ln1273_1737' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2298 [1/1] (0.79ns)   --->   "%r_V_4169 = sub i19 %sext_ln1273_1737, i19 %sext_ln818_889"   --->   Operation 2298 'sub' 'r_V_4169' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2299 [1/1] (0.00ns)   --->   "%mult_V_3285 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4169, i32 5, i32 18"   --->   Operation 2299 'partselect' 'mult_V_3285' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2300 [1/1] (0.00ns)   --->   "%sext_ln17_2277 = sext i14 %mult_V_3285" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2300 'sext' 'sext_ln17_2277' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2301 [1/1] (0.00ns)   --->   "%shl_ln1273_1045 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_340, i3 0"   --->   Operation 2301 'bitconcatenate' 'shl_ln1273_1045' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2302 [1/1] (0.00ns)   --->   "%sext_ln1273_1738 = sext i19 %shl_ln1273_1045"   --->   Operation 2302 'sext' 'sext_ln1273_1738' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2303 [1/1] (0.80ns)   --->   "%r_V_4170 = sub i20 %sext_ln1273_1738, i20 %sext_ln818_888"   --->   Operation 2303 'sub' 'r_V_4170' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2304 [1/1] (0.00ns)   --->   "%mult_V_3286 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4170, i32 5, i32 19"   --->   Operation 2304 'partselect' 'mult_V_3286' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2305 [1/1] (0.00ns)   --->   "%sext_ln818_1147 = sext i15 %mult_V_3286"   --->   Operation 2305 'sext' 'sext_ln818_1147' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2306 [1/1] (0.00ns)   --->   "%shl_ln1273_1046 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_340, i1 0"   --->   Operation 2306 'bitconcatenate' 'shl_ln1273_1046' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2307 [1/1] (0.00ns)   --->   "%sext_ln1273_1739 = sext i17 %shl_ln1273_1046"   --->   Operation 2307 'sext' 'sext_ln1273_1739' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2308 [1/1] (0.79ns)   --->   "%r_V_4171 = sub i18 0, i18 %sext_ln1273_1739"   --->   Operation 2308 'sub' 'r_V_4171' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2309 [1/1] (0.00ns)   --->   "%mult_V_3287 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_4171, i32 5, i32 17"   --->   Operation 2309 'partselect' 'mult_V_3287' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2310 [1/1] (0.00ns)   --->   "%sext_ln17_2278 = sext i13 %mult_V_3287" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2310 'sext' 'sext_ln17_2278' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2311 [1/1] (0.79ns)   --->   "%r_V_4172 = sub i19 0, i19 %sext_ln1273_1737"   --->   Operation 2311 'sub' 'r_V_4172' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2312 [1/1] (0.00ns)   --->   "%mult_V_3288 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4172, i32 5, i32 18"   --->   Operation 2312 'partselect' 'mult_V_3288' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2313 [1/1] (0.00ns)   --->   "%sext_ln17_2279 = sext i14 %mult_V_3288" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2313 'sext' 'sext_ln17_2279' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2314 [1/1] (0.00ns)   --->   "%mult_V_3289 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %a_V_340, i32 2, i32 15"   --->   Operation 2314 'partselect' 'mult_V_3289' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2315 [1/1] (0.00ns)   --->   "%sext_ln17_2280 = sext i14 %mult_V_3289" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2315 'sext' 'sext_ln17_2280' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2316 [1/1] (0.79ns)   --->   "%r_V_4173 = sub i19 %sext_ln818_889, i19 %sext_ln1273_1737"   --->   Operation 2316 'sub' 'r_V_4173' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2317 [1/1] (0.00ns)   --->   "%mult_V_3290 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4173, i32 5, i32 18"   --->   Operation 2317 'partselect' 'mult_V_3290' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2318 [1/1] (0.00ns)   --->   "%sext_ln818_1148 = sext i14 %mult_V_3290"   --->   Operation 2318 'sext' 'sext_ln818_1148' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2319 [1/1] (0.00ns)   --->   "%a_V_341 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_387"   --->   Operation 2319 'load' 'a_V_341' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2320 [1/1] (0.00ns)   --->   "%sext_ln1273_1740 = sext i16 %a_V_341"   --->   Operation 2320 'sext' 'sext_ln1273_1740' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2321 [1/1] (0.00ns)   --->   "%sext_ln1273_1741 = sext i16 %a_V_341"   --->   Operation 2321 'sext' 'sext_ln1273_1741' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2322 [1/1] (0.00ns)   --->   "%sext_ln1273_1742 = sext i16 %a_V_341"   --->   Operation 2322 'sext' 'sext_ln1273_1742' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2323 [1/1] (0.00ns)   --->   "%shl_ln1273_1047 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_341, i3 0"   --->   Operation 2323 'bitconcatenate' 'shl_ln1273_1047' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2324 [1/1] (0.00ns)   --->   "%sext_ln1273_1743 = sext i19 %shl_ln1273_1047"   --->   Operation 2324 'sext' 'sext_ln1273_1743' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2325 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_2365 = sub i20 0, i20 %sext_ln1273_1743"   --->   Operation 2325 'sub' 'sub_ln1273_2365' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2326 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_4174 = sub i20 %sub_ln1273_2365, i20 %sext_ln1273_1741"   --->   Operation 2326 'sub' 'r_V_4174' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2327 [1/1] (0.00ns)   --->   "%mult_V_3291 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4174, i32 5, i32 19"   --->   Operation 2327 'partselect' 'mult_V_3291' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2328 [1/1] (0.00ns)   --->   "%sext_ln818_1149 = sext i15 %mult_V_3291"   --->   Operation 2328 'sext' 'sext_ln818_1149' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2329 [1/1] (0.00ns)   --->   "%mult_V_3292 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %a_V_341, i32 2, i32 15"   --->   Operation 2329 'partselect' 'mult_V_3292' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2330 [1/1] (0.00ns)   --->   "%sext_ln17_2281 = sext i14 %mult_V_3292" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2330 'sext' 'sext_ln17_2281' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2331 [1/1] (0.00ns)   --->   "%shl_ln1273_1048 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_341, i2 0"   --->   Operation 2331 'bitconcatenate' 'shl_ln1273_1048' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2332 [1/1] (0.00ns)   --->   "%sext_ln1273_1744 = sext i18 %shl_ln1273_1048"   --->   Operation 2332 'sext' 'sext_ln1273_1744' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2333 [1/1] (0.79ns)   --->   "%r_V_4175 = sub i19 %sext_ln1273_1742, i19 %sext_ln1273_1744"   --->   Operation 2333 'sub' 'r_V_4175' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2334 [1/1] (0.00ns)   --->   "%mult_V_3293 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4175, i32 5, i32 18"   --->   Operation 2334 'partselect' 'mult_V_3293' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2335 [1/1] (0.00ns)   --->   "%sext_ln17_2282 = sext i14 %mult_V_3293" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2335 'sext' 'sext_ln17_2282' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2336 [1/1] (0.79ns)   --->   "%r_V_4176 = sub i19 0, i19 %sext_ln1273_1744"   --->   Operation 2336 'sub' 'r_V_4176' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2337 [1/1] (0.00ns)   --->   "%mult_V_3294 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4176, i32 5, i32 18"   --->   Operation 2337 'partselect' 'mult_V_3294' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2338 [1/1] (0.00ns)   --->   "%sext_ln818_1151 = sext i14 %mult_V_3294"   --->   Operation 2338 'sext' 'sext_ln818_1151' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2339 [1/1] (0.00ns)   --->   "%sext_ln17_2283 = sext i14 %mult_V_3294" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2339 'sext' 'sext_ln17_2283' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2340 [1/1] (0.80ns)   --->   "%r_V_4177 = sub i19 %r_V_4176, i19 %sext_ln1273_1742"   --->   Operation 2340 'sub' 'r_V_4177' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2341 [1/1] (0.00ns)   --->   "%mult_V_3295 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4177, i32 5, i32 18"   --->   Operation 2341 'partselect' 'mult_V_3295' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2342 [1/1] (0.00ns)   --->   "%sext_ln17_2284 = sext i14 %mult_V_3295" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2342 'sext' 'sext_ln17_2284' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2343 [1/1] (0.00ns)   --->   "%shl_ln1273_1049 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_341, i1 0"   --->   Operation 2343 'bitconcatenate' 'shl_ln1273_1049' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2344 [1/1] (0.00ns)   --->   "%sext_ln1273_1745 = sext i17 %shl_ln1273_1049"   --->   Operation 2344 'sext' 'sext_ln1273_1745' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2345 [1/1] (0.80ns)   --->   "%r_V_4178 = sub i20 %sext_ln1273_1745, i20 %sext_ln1273_1743"   --->   Operation 2345 'sub' 'r_V_4178' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2346 [1/1] (0.00ns)   --->   "%mult_V_3296 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4178, i32 5, i32 19"   --->   Operation 2346 'partselect' 'mult_V_3296' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2347 [1/1] (0.00ns)   --->   "%sext_ln818_1152 = sext i15 %mult_V_3296"   --->   Operation 2347 'sext' 'sext_ln818_1152' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2348 [1/1] (1.94ns)   --->   "%r_V_4179 = mul i21 %sext_ln1273_1740, i21 2097141"   --->   Operation 2348 'mul' 'r_V_4179' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2349 [1/1] (0.00ns)   --->   "%mult_V_3297 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_4179, i32 5, i32 20"   --->   Operation 2349 'partselect' 'mult_V_3297' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2350 [1/1] (0.00ns)   --->   "%a_V_342 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_388"   --->   Operation 2350 'load' 'a_V_342' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2351 [1/1] (0.00ns)   --->   "%sext_ln1273_1746 = sext i16 %a_V_342"   --->   Operation 2351 'sext' 'sext_ln1273_1746' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2352 [1/1] (0.00ns)   --->   "%sext_ln1273_1747 = sext i16 %a_V_342"   --->   Operation 2352 'sext' 'sext_ln1273_1747' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2353 [1/1] (0.00ns)   --->   "%sext_ln1273_1748 = sext i16 %a_V_342"   --->   Operation 2353 'sext' 'sext_ln1273_1748' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2354 [1/1] (0.00ns)   --->   "%sext_ln1273_1749 = sext i16 %a_V_342"   --->   Operation 2354 'sext' 'sext_ln1273_1749' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2355 [1/1] (0.00ns)   --->   "%shl_ln1273_1050 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_342, i3 0"   --->   Operation 2355 'bitconcatenate' 'shl_ln1273_1050' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2356 [1/1] (0.00ns)   --->   "%sext_ln1273_1750 = sext i19 %shl_ln1273_1050"   --->   Operation 2356 'sext' 'sext_ln1273_1750' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2357 [1/1] (0.80ns)   --->   "%r_V_4180 = sub i20 %sext_ln1273_1748, i20 %sext_ln1273_1750"   --->   Operation 2357 'sub' 'r_V_4180' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2358 [1/1] (0.00ns)   --->   "%mult_V_3298 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4180, i32 5, i32 19"   --->   Operation 2358 'partselect' 'mult_V_3298' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2359 [1/1] (0.00ns)   --->   "%sext_ln818_1153 = sext i15 %mult_V_3298"   --->   Operation 2359 'sext' 'sext_ln818_1153' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2360 [1/1] (0.78ns)   --->   "%r_V_4181 = sub i17 0, i17 %sext_ln1273_1747"   --->   Operation 2360 'sub' 'r_V_4181' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2361 [1/1] (0.00ns)   --->   "%mult_V_3299 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_4181, i32 5, i32 16"   --->   Operation 2361 'partselect' 'mult_V_3299' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2362 [1/1] (0.00ns)   --->   "%sext_ln17_2285 = sext i12 %mult_V_3299" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2362 'sext' 'sext_ln17_2285' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2363 [1/1] (0.00ns)   --->   "%shl_ln1273_1051 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_342, i2 0"   --->   Operation 2363 'bitconcatenate' 'shl_ln1273_1051' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2364 [1/1] (0.00ns)   --->   "%sext_ln1273_1751 = sext i18 %shl_ln1273_1051"   --->   Operation 2364 'sext' 'sext_ln1273_1751' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2365 [1/1] (0.79ns)   --->   "%r_V_4182 = sub i19 0, i19 %sext_ln1273_1751"   --->   Operation 2365 'sub' 'r_V_4182' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2366 [1/1] (0.00ns)   --->   "%mult_V_3300 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4182, i32 5, i32 18"   --->   Operation 2366 'partselect' 'mult_V_3300' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2367 [1/1] (0.00ns)   --->   "%sext_ln17_2286 = sext i14 %mult_V_3300" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2367 'sext' 'sext_ln17_2286' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2368 [1/1] (0.00ns)   --->   "%mult_V_3301 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_342, i32 3, i32 15"   --->   Operation 2368 'partselect' 'mult_V_3301' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2369 [1/1] (0.00ns)   --->   "%sext_ln17_2287 = sext i13 %mult_V_3301" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2369 'sext' 'sext_ln17_2287' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2370 [1/1] (0.80ns)   --->   "%r_V_4183 = sub i20 0, i20 %sext_ln1273_1750"   --->   Operation 2370 'sub' 'r_V_4183' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2371 [1/1] (0.00ns)   --->   "%mult_V_3302 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4183, i32 5, i32 19"   --->   Operation 2371 'partselect' 'mult_V_3302' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2372 [1/1] (0.00ns)   --->   "%sext_ln818_1154 = sext i15 %mult_V_3302"   --->   Operation 2372 'sext' 'sext_ln818_1154' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2373 [1/1] (0.80ns)   --->   "%r_V_4184 = sub i20 %r_V_4183, i20 %sext_ln1273_1748"   --->   Operation 2373 'sub' 'r_V_4184' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2374 [1/1] (0.00ns)   --->   "%mult_V_3303 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4184, i32 5, i32 19"   --->   Operation 2374 'partselect' 'mult_V_3303' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2375 [1/1] (0.00ns)   --->   "%sext_ln818_1155 = sext i15 %mult_V_3303"   --->   Operation 2375 'sext' 'sext_ln818_1155' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2376 [1/1] (0.00ns)   --->   "%shl_ln1273_1052 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_342, i1 0"   --->   Operation 2376 'bitconcatenate' 'shl_ln1273_1052' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2377 [1/1] (0.00ns)   --->   "%sext_ln1273_1752 = sext i17 %shl_ln1273_1052"   --->   Operation 2377 'sext' 'sext_ln1273_1752' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2378 [1/1] (0.00ns)   --->   "%sext_ln1273_1753 = sext i17 %shl_ln1273_1052"   --->   Operation 2378 'sext' 'sext_ln1273_1753' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2379 [1/1] (0.79ns)   --->   "%r_V_4185 = sub i18 0, i18 %sext_ln1273_1753"   --->   Operation 2379 'sub' 'r_V_4185' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2380 [1/1] (0.00ns)   --->   "%mult_V_3304 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_4185, i32 5, i32 17"   --->   Operation 2380 'partselect' 'mult_V_3304' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2381 [1/1] (0.00ns)   --->   "%sext_ln17_2288 = sext i13 %mult_V_3304" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2381 'sext' 'sext_ln17_2288' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2382 [1/1] (0.80ns)   --->   "%r_V_4186 = sub i19 %r_V_4182, i19 %sext_ln1273_1749"   --->   Operation 2382 'sub' 'r_V_4186' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2383 [1/1] (0.00ns)   --->   "%mult_V_3305 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4186, i32 5, i32 18"   --->   Operation 2383 'partselect' 'mult_V_3305' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2384 [1/1] (0.00ns)   --->   "%sext_ln17_2289 = sext i14 %mult_V_3305" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2384 'sext' 'sext_ln17_2289' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2385 [1/1] (0.80ns)   --->   "%r_V_4187 = sub i20 %sext_ln1273_1752, i20 %sext_ln1273_1750"   --->   Operation 2385 'sub' 'r_V_4187' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2386 [1/1] (0.00ns)   --->   "%mult_V_3306 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4187, i32 5, i32 19"   --->   Operation 2386 'partselect' 'mult_V_3306' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2387 [1/1] (0.00ns)   --->   "%sext_ln818_1156 = sext i15 %mult_V_3306"   --->   Operation 2387 'sext' 'sext_ln818_1156' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2388 [1/1] (0.80ns)   --->   "%r_V_4188 = sub i20 %sext_ln1273_1750, i20 %sext_ln1273_1752"   --->   Operation 2388 'sub' 'r_V_4188' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2389 [1/1] (0.00ns)   --->   "%mult_V_3307 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4188, i32 5, i32 19"   --->   Operation 2389 'partselect' 'mult_V_3307' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2390 [1/1] (0.00ns)   --->   "%sext_ln818_1157 = sext i15 %mult_V_3307"   --->   Operation 2390 'sext' 'sext_ln818_1157' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2391 [1/1] (0.00ns)   --->   "%mult_V_3308 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %a_V_342, i32 2, i32 15"   --->   Operation 2391 'partselect' 'mult_V_3308' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2392 [1/1] (0.00ns)   --->   "%sext_ln818_896 = sext i14 %mult_V_3308"   --->   Operation 2392 'sext' 'sext_ln818_896' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2393 [1/1] (1.94ns)   --->   "%r_V_4189 = mul i21 %sext_ln1273_1746, i21 11"   --->   Operation 2393 'mul' 'r_V_4189' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2394 [1/1] (0.00ns)   --->   "%mult_V_3309 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_4189, i32 5, i32 20"   --->   Operation 2394 'partselect' 'mult_V_3309' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2395 [1/1] (0.00ns)   --->   "%a_V_343 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_389"   --->   Operation 2395 'load' 'a_V_343' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2396 [1/1] (0.00ns)   --->   "%sext_ln1273_1754 = sext i16 %a_V_343"   --->   Operation 2396 'sext' 'sext_ln1273_1754' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2397 [1/1] (0.00ns)   --->   "%sext_ln1273_1755 = sext i16 %a_V_343"   --->   Operation 2397 'sext' 'sext_ln1273_1755' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2398 [1/1] (0.00ns)   --->   "%shl_ln1273_1053 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_343, i3 0"   --->   Operation 2398 'bitconcatenate' 'shl_ln1273_1053' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2399 [1/1] (0.00ns)   --->   "%sext_ln1273_1756 = sext i19 %shl_ln1273_1053"   --->   Operation 2399 'sext' 'sext_ln1273_1756' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2400 [1/1] (0.00ns)   --->   "%shl_ln1273_1054 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_343, i1 0"   --->   Operation 2400 'bitconcatenate' 'shl_ln1273_1054' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2401 [1/1] (0.00ns)   --->   "%sext_ln1273_1757 = sext i17 %shl_ln1273_1054"   --->   Operation 2401 'sext' 'sext_ln1273_1757' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2402 [1/1] (0.80ns)   --->   "%r_V_4190 = sub i20 %sext_ln1273_1757, i20 %sext_ln1273_1756"   --->   Operation 2402 'sub' 'r_V_4190' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2403 [1/1] (0.00ns)   --->   "%mult_V_3310 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4190, i32 5, i32 19"   --->   Operation 2403 'partselect' 'mult_V_3310' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2404 [1/1] (0.00ns)   --->   "%sext_ln818_1158 = sext i15 %mult_V_3310"   --->   Operation 2404 'sext' 'sext_ln818_1158' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2405 [1/1] (0.00ns)   --->   "%shl_ln1273_1055 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_343, i2 0"   --->   Operation 2405 'bitconcatenate' 'shl_ln1273_1055' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2406 [1/1] (0.00ns)   --->   "%sext_ln1273_1758 = sext i18 %shl_ln1273_1055"   --->   Operation 2406 'sext' 'sext_ln1273_1758' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2407 [1/1] (0.79ns)   --->   "%r_V_4191 = sub i19 0, i19 %sext_ln1273_1758"   --->   Operation 2407 'sub' 'r_V_4191' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2408 [1/1] (0.00ns)   --->   "%mult_V_3311 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4191, i32 5, i32 18"   --->   Operation 2408 'partselect' 'mult_V_3311' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2409 [1/1] (0.00ns)   --->   "%sext_ln17_2290 = sext i14 %mult_V_3311" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2409 'sext' 'sext_ln17_2290' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2410 [1/1] (0.00ns)   --->   "%mult_V_3312 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_343, i32 3, i32 15"   --->   Operation 2410 'partselect' 'mult_V_3312' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2411 [1/1] (0.00ns)   --->   "%sext_ln17_2291 = sext i13 %mult_V_3312" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2411 'sext' 'sext_ln17_2291' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2412 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_2382 = sub i20 0, i20 %sext_ln1273_1756"   --->   Operation 2412 'sub' 'sub_ln1273_2382' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2413 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_4192 = sub i20 %sub_ln1273_2382, i20 %sext_ln1273_1754"   --->   Operation 2413 'sub' 'r_V_4192' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2414 [1/1] (0.00ns)   --->   "%mult_V_3313 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4192, i32 5, i32 19"   --->   Operation 2414 'partselect' 'mult_V_3313' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2415 [1/1] (0.00ns)   --->   "%sext_ln818_1159 = sext i15 %mult_V_3313"   --->   Operation 2415 'sext' 'sext_ln818_1159' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2416 [1/1] (0.79ns)   --->   "%r_V_4193 = add i19 %sext_ln1273_1758, i19 %sext_ln1273_1755"   --->   Operation 2416 'add' 'r_V_4193' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2417 [1/1] (0.00ns)   --->   "%mult_V_3314 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4193, i32 5, i32 18"   --->   Operation 2417 'partselect' 'mult_V_3314' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2418 [1/1] (0.00ns)   --->   "%sext_ln17_2292 = sext i14 %mult_V_3314" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2418 'sext' 'sext_ln17_2292' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2419 [1/1] (0.79ns)   --->   "%r_V_4194 = sub i19 %sext_ln1273_1758, i19 %sext_ln1273_1755"   --->   Operation 2419 'sub' 'r_V_4194' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2420 [1/1] (0.00ns)   --->   "%mult_V_3315 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4194, i32 5, i32 18"   --->   Operation 2420 'partselect' 'mult_V_3315' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2421 [1/1] (0.00ns)   --->   "%sext_ln17_2293 = sext i14 %mult_V_3315" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2421 'sext' 'sext_ln17_2293' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2422 [1/1] (0.00ns)   --->   "%mult_V_3316 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %a_V_343, i32 2, i32 15"   --->   Operation 2422 'partselect' 'mult_V_3316' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2423 [1/1] (0.00ns)   --->   "%sext_ln17_2294 = sext i14 %mult_V_3316" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2423 'sext' 'sext_ln17_2294' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2424 [1/1] (0.00ns)   --->   "%mult_V_3317 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_343, i32 4, i32 15"   --->   Operation 2424 'partselect' 'mult_V_3317' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2425 [1/1] (0.00ns)   --->   "%sext_ln17_2295 = sext i12 %mult_V_3317" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2425 'sext' 'sext_ln17_2295' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2426 [1/1] (0.00ns)   --->   "%a_V_344 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_390"   --->   Operation 2426 'load' 'a_V_344' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2427 [1/1] (0.00ns)   --->   "%sext_ln1273_1759 = sext i16 %a_V_344"   --->   Operation 2427 'sext' 'sext_ln1273_1759' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2428 [1/1] (0.00ns)   --->   "%sext_ln1273_1760 = sext i16 %a_V_344"   --->   Operation 2428 'sext' 'sext_ln1273_1760' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2429 [1/1] (0.00ns)   --->   "%shl_ln1273_1056 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_344, i2 0"   --->   Operation 2429 'bitconcatenate' 'shl_ln1273_1056' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2430 [1/1] (0.00ns)   --->   "%sext_ln1273_1761 = sext i18 %shl_ln1273_1056"   --->   Operation 2430 'sext' 'sext_ln1273_1761' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2431 [1/1] (0.79ns)   --->   "%r_V_4195 = sub i19 %sext_ln1273_1760, i19 %sext_ln1273_1761"   --->   Operation 2431 'sub' 'r_V_4195' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2432 [1/1] (0.00ns)   --->   "%mult_V_3318 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4195, i32 5, i32 18"   --->   Operation 2432 'partselect' 'mult_V_3318' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2433 [1/1] (0.00ns)   --->   "%sext_ln17_2296 = sext i14 %mult_V_3318" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2433 'sext' 'sext_ln17_2296' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2434 [1/1] (0.00ns)   --->   "%shl_ln1273_1057 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_344, i3 0"   --->   Operation 2434 'bitconcatenate' 'shl_ln1273_1057' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2435 [1/1] (0.00ns)   --->   "%sext_ln1273_1762 = sext i19 %shl_ln1273_1057"   --->   Operation 2435 'sext' 'sext_ln1273_1762' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2436 [1/1] (0.80ns)   --->   "%r_V_4196 = sub i20 %sext_ln1273_1759, i20 %sext_ln1273_1762"   --->   Operation 2436 'sub' 'r_V_4196' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2437 [1/1] (0.00ns)   --->   "%mult_V_3319 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4196, i32 5, i32 19"   --->   Operation 2437 'partselect' 'mult_V_3319' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2438 [1/1] (0.00ns)   --->   "%sext_ln818_1161 = sext i15 %mult_V_3319"   --->   Operation 2438 'sext' 'sext_ln818_1161' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2439 [1/1] (0.79ns)   --->   "%r_V_4197 = add i19 %sext_ln1273_1761, i19 %sext_ln1273_1760"   --->   Operation 2439 'add' 'r_V_4197' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2440 [1/1] (0.00ns)   --->   "%mult_V_3320 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4197, i32 5, i32 18"   --->   Operation 2440 'partselect' 'mult_V_3320' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2441 [1/1] (0.00ns)   --->   "%sext_ln17_2297 = sext i14 %mult_V_3320" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2441 'sext' 'sext_ln17_2297' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2442 [1/1] (0.79ns)   --->   "%r_V_4201 = sub i19 0, i19 %sext_ln1273_1761"   --->   Operation 2442 'sub' 'r_V_4201' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2443 [1/1] (0.80ns)   --->   "%r_V_4198 = sub i19 %r_V_4201, i19 %sext_ln1273_1760"   --->   Operation 2443 'sub' 'r_V_4198' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2444 [1/1] (0.00ns)   --->   "%mult_V_3321 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4198, i32 5, i32 18"   --->   Operation 2444 'partselect' 'mult_V_3321' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2445 [1/1] (0.00ns)   --->   "%sext_ln17_2298 = sext i14 %mult_V_3321" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2445 'sext' 'sext_ln17_2298' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2446 [1/1] (0.00ns)   --->   "%shl_ln1273_1058 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_344, i1 0"   --->   Operation 2446 'bitconcatenate' 'shl_ln1273_1058' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2447 [1/1] (0.00ns)   --->   "%sext_ln1273_1763 = sext i17 %shl_ln1273_1058"   --->   Operation 2447 'sext' 'sext_ln1273_1763' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2448 [1/1] (0.00ns)   --->   "%sext_ln1273_1764 = sext i17 %shl_ln1273_1058"   --->   Operation 2448 'sext' 'sext_ln1273_1764' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2449 [1/1] (0.80ns)   --->   "%r_V_4199 = sub i20 %sext_ln1273_1762, i20 %sext_ln1273_1764"   --->   Operation 2449 'sub' 'r_V_4199' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2450 [1/1] (0.00ns)   --->   "%mult_V_3322 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4199, i32 5, i32 19"   --->   Operation 2450 'partselect' 'mult_V_3322' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2451 [1/1] (0.00ns)   --->   "%sext_ln818_1162 = sext i15 %mult_V_3322"   --->   Operation 2451 'sext' 'sext_ln818_1162' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2452 [1/1] (0.79ns)   --->   "%r_V_4200 = sub i18 0, i18 %sext_ln1273_1763"   --->   Operation 2452 'sub' 'r_V_4200' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2453 [1/1] (0.00ns)   --->   "%mult_V_3323 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_4200, i32 5, i32 17"   --->   Operation 2453 'partselect' 'mult_V_3323' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2454 [1/1] (0.00ns)   --->   "%sext_ln17_2299 = sext i13 %mult_V_3323" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2454 'sext' 'sext_ln17_2299' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2455 [1/1] (0.00ns)   --->   "%mult_V_3324 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4201, i32 5, i32 18"   --->   Operation 2455 'partselect' 'mult_V_3324' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2456 [1/1] (0.00ns)   --->   "%sext_ln17_2300 = sext i14 %mult_V_3324" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2456 'sext' 'sext_ln17_2300' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2457 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_2391 = sub i20 0, i20 %sext_ln1273_1762"   --->   Operation 2457 'sub' 'sub_ln1273_2391' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2458 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_4202 = sub i20 %sub_ln1273_2391, i20 %sext_ln1273_1759"   --->   Operation 2458 'sub' 'r_V_4202' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2459 [1/1] (0.00ns)   --->   "%mult_V_3325 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4202, i32 5, i32 19"   --->   Operation 2459 'partselect' 'mult_V_3325' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2460 [1/1] (0.00ns)   --->   "%sext_ln818_1163 = sext i15 %mult_V_3325"   --->   Operation 2460 'sext' 'sext_ln818_1163' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2461 [1/1] (0.00ns)   --->   "%a_V_345 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_391"   --->   Operation 2461 'load' 'a_V_345' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2462 [1/1] (0.00ns)   --->   "%sext_ln1273_1765 = sext i16 %a_V_345"   --->   Operation 2462 'sext' 'sext_ln1273_1765' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2463 [1/1] (0.00ns)   --->   "%sext_ln1273_1766 = sext i16 %a_V_345"   --->   Operation 2463 'sext' 'sext_ln1273_1766' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2464 [1/1] (0.00ns)   --->   "%sext_ln1273_1767 = sext i16 %a_V_345"   --->   Operation 2464 'sext' 'sext_ln1273_1767' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2465 [1/1] (0.00ns)   --->   "%sext_ln1273_1768 = sext i16 %a_V_345"   --->   Operation 2465 'sext' 'sext_ln1273_1768' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2466 [1/1] (0.00ns)   --->   "%shl_ln1273_1059 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_345, i3 0"   --->   Operation 2466 'bitconcatenate' 'shl_ln1273_1059' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2467 [1/1] (0.00ns)   --->   "%sext_ln1273_1769 = sext i19 %shl_ln1273_1059"   --->   Operation 2467 'sext' 'sext_ln1273_1769' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2468 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_2393 = sub i20 0, i20 %sext_ln1273_1769"   --->   Operation 2468 'sub' 'sub_ln1273_2393' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2469 [1/1] (0.00ns)   --->   "%shl_ln1273_1060 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_345, i1 0"   --->   Operation 2469 'bitconcatenate' 'shl_ln1273_1060' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2470 [1/1] (0.00ns)   --->   "%sext_ln1273_1770 = sext i17 %shl_ln1273_1060"   --->   Operation 2470 'sext' 'sext_ln1273_1770' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2471 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_4203 = sub i20 %sub_ln1273_2393, i20 %sext_ln1273_1770"   --->   Operation 2471 'sub' 'r_V_4203' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2472 [1/1] (0.00ns)   --->   "%mult_V_3326 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4203, i32 5, i32 19"   --->   Operation 2472 'partselect' 'mult_V_3326' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2473 [1/1] (0.00ns)   --->   "%sext_ln818_1164 = sext i15 %mult_V_3326"   --->   Operation 2473 'sext' 'sext_ln818_1164' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2474 [1/1] (1.94ns)   --->   "%r_V_4204 = mul i21 %sext_ln1273_1766, i21 13"   --->   Operation 2474 'mul' 'r_V_4204' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2475 [1/1] (0.00ns)   --->   "%mult_V_3327 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_4204, i32 5, i32 20"   --->   Operation 2475 'partselect' 'mult_V_3327' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2476 [1/1] (0.78ns)   --->   "%r_V_4205 = sub i17 0, i17 %sext_ln1273_1767"   --->   Operation 2476 'sub' 'r_V_4205' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2477 [1/1] (0.00ns)   --->   "%mult_V_3328 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_4205, i32 5, i32 16"   --->   Operation 2477 'partselect' 'mult_V_3328' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2478 [1/1] (0.00ns)   --->   "%sext_ln17_2301 = sext i12 %mult_V_3328" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2478 'sext' 'sext_ln17_2301' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2479 [1/1] (0.00ns)   --->   "%shl_ln1273_1061 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_345, i2 0"   --->   Operation 2479 'bitconcatenate' 'shl_ln1273_1061' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2480 [1/1] (0.00ns)   --->   "%sext_ln1273_1771 = sext i18 %shl_ln1273_1061"   --->   Operation 2480 'sext' 'sext_ln1273_1771' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2481 [1/1] (0.79ns)   --->   "%r_V_4212 = sub i19 0, i19 %sext_ln1273_1771"   --->   Operation 2481 'sub' 'r_V_4212' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2482 [1/1] (0.80ns)   --->   "%r_V_4206 = sub i19 %r_V_4212, i19 %sext_ln1273_1768"   --->   Operation 2482 'sub' 'r_V_4206' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2483 [1/1] (0.00ns)   --->   "%mult_V_3329 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4206, i32 5, i32 18"   --->   Operation 2483 'partselect' 'mult_V_3329' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2484 [1/1] (0.00ns)   --->   "%sext_ln17_2302 = sext i14 %mult_V_3329" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2484 'sext' 'sext_ln17_2302' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2485 [1/1] (0.80ns)   --->   "%r_V_4207 = sub i20 %sext_ln1273_1765, i20 %sext_ln1273_1769"   --->   Operation 2485 'sub' 'r_V_4207' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2486 [1/1] (0.00ns)   --->   "%mult_V_3330 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4207, i32 5, i32 19"   --->   Operation 2486 'partselect' 'mult_V_3330' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2487 [1/1] (0.00ns)   --->   "%sext_ln818_1165 = sext i15 %mult_V_3330"   --->   Operation 2487 'sext' 'sext_ln818_1165' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2488 [1/1] (0.79ns)   --->   "%r_V_4208 = add i19 %sext_ln1273_1771, i19 %sext_ln1273_1768"   --->   Operation 2488 'add' 'r_V_4208' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2489 [1/1] (0.00ns)   --->   "%mult_V_3331 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4208, i32 5, i32 18"   --->   Operation 2489 'partselect' 'mult_V_3331' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2490 [1/1] (0.00ns)   --->   "%sext_ln17_2303 = sext i14 %mult_V_3331" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2490 'sext' 'sext_ln17_2303' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2491 [1/1] (0.79ns)   --->   "%r_V_4209 = sub i19 %sext_ln1273_1771, i19 %sext_ln1273_1768"   --->   Operation 2491 'sub' 'r_V_4209' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2492 [1/1] (0.00ns)   --->   "%mult_V_3332 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4209, i32 5, i32 18"   --->   Operation 2492 'partselect' 'mult_V_3332' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2493 [1/1] (0.00ns)   --->   "%sext_ln17_2304 = sext i14 %mult_V_3332" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2493 'sext' 'sext_ln17_2304' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2494 [1/1] (0.79ns)   --->   "%r_V_4210 = sub i19 %sext_ln1273_1768, i19 %sext_ln1273_1771"   --->   Operation 2494 'sub' 'r_V_4210' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2495 [1/1] (0.00ns)   --->   "%mult_V_3333 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4210, i32 5, i32 18"   --->   Operation 2495 'partselect' 'mult_V_3333' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2496 [1/1] (0.00ns)   --->   "%sext_ln17_2305 = sext i14 %mult_V_3333" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2496 'sext' 'sext_ln17_2305' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2497 [1/1] (0.00ns)   --->   "%mult_V_3334 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %a_V_345, i32 2, i32 15"   --->   Operation 2497 'partselect' 'mult_V_3334' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2498 [1/1] (0.00ns)   --->   "%sext_ln17_2306 = sext i14 %mult_V_3334" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2498 'sext' 'sext_ln17_2306' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2499 [1/1] (0.00ns)   --->   "%mult_V_3335 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_345, i32 3, i32 15"   --->   Operation 2499 'partselect' 'mult_V_3335' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2500 [1/1] (0.00ns)   --->   "%sext_ln17_2307 = sext i13 %mult_V_3335" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2500 'sext' 'sext_ln17_2307' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2501 [1/1] (0.80ns)   --->   "%r_V_4211 = add i20 %sext_ln1273_1769, i20 %sext_ln1273_1765"   --->   Operation 2501 'add' 'r_V_4211' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2502 [1/1] (0.00ns)   --->   "%mult_V_3336 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4211, i32 5, i32 19"   --->   Operation 2502 'partselect' 'mult_V_3336' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2503 [1/1] (0.00ns)   --->   "%sext_ln818_1166 = sext i15 %mult_V_3336"   --->   Operation 2503 'sext' 'sext_ln818_1166' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2504 [1/1] (0.00ns)   --->   "%mult_V_3337 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4212, i32 5, i32 18"   --->   Operation 2504 'partselect' 'mult_V_3337' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2505 [1/1] (0.00ns)   --->   "%sext_ln17_2308 = sext i14 %mult_V_3337" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2505 'sext' 'sext_ln17_2308' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2506 [1/1] (0.80ns)   --->   "%r_V_4213 = sub i20 %sext_ln1273_1769, i20 %sext_ln1273_1765"   --->   Operation 2506 'sub' 'r_V_4213' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2507 [1/1] (0.00ns)   --->   "%mult_V_3338 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4213, i32 5, i32 19"   --->   Operation 2507 'partselect' 'mult_V_3338' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2508 [1/1] (0.00ns)   --->   "%sext_ln818_1167 = sext i15 %mult_V_3338"   --->   Operation 2508 'sext' 'sext_ln818_1167' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2509 [1/1] (0.00ns)   --->   "%a_V_346 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_392"   --->   Operation 2509 'load' 'a_V_346' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2510 [1/1] (0.00ns)   --->   "%sext_ln1273_1772 = sext i16 %a_V_346"   --->   Operation 2510 'sext' 'sext_ln1273_1772' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2511 [1/1] (0.00ns)   --->   "%sext_ln1273_1773 = sext i16 %a_V_346"   --->   Operation 2511 'sext' 'sext_ln1273_1773' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2512 [1/1] (0.00ns)   --->   "%shl_ln1273_1062 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_346, i2 0"   --->   Operation 2512 'bitconcatenate' 'shl_ln1273_1062' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2513 [1/1] (0.00ns)   --->   "%sext_ln1273_1774 = sext i18 %shl_ln1273_1062"   --->   Operation 2513 'sext' 'sext_ln1273_1774' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2514 [1/1] (0.79ns)   --->   "%r_V_4214 = sub i19 0, i19 %sext_ln1273_1774"   --->   Operation 2514 'sub' 'r_V_4214' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2515 [1/1] (0.00ns)   --->   "%mult_V_3339 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4214, i32 5, i32 18"   --->   Operation 2515 'partselect' 'mult_V_3339' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2516 [1/1] (0.00ns)   --->   "%sext_ln17_2309 = sext i14 %mult_V_3339" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2516 'sext' 'sext_ln17_2309' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2517 [1/1] (0.79ns)   --->   "%r_V_4215 = add i19 %sext_ln1273_1774, i19 %sext_ln1273_1773"   --->   Operation 2517 'add' 'r_V_4215' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2518 [1/1] (0.00ns)   --->   "%mult_V_3340 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4215, i32 5, i32 18"   --->   Operation 2518 'partselect' 'mult_V_3340' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2519 [1/1] (0.00ns)   --->   "%sext_ln17_2310 = sext i14 %mult_V_3340" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2519 'sext' 'sext_ln17_2310' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2520 [1/1] (0.79ns)   --->   "%r_V_4216 = sub i19 %sext_ln1273_1774, i19 %sext_ln1273_1773"   --->   Operation 2520 'sub' 'r_V_4216' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2521 [1/1] (0.00ns)   --->   "%mult_V_3341 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4216, i32 5, i32 18"   --->   Operation 2521 'partselect' 'mult_V_3341' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2522 [1/1] (0.00ns)   --->   "%sext_ln17_2311 = sext i14 %mult_V_3341" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2522 'sext' 'sext_ln17_2311' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2523 [1/1] (0.80ns)   --->   "%r_V_4217 = sub i19 %r_V_4214, i19 %sext_ln1273_1773"   --->   Operation 2523 'sub' 'r_V_4217' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2524 [1/1] (0.00ns)   --->   "%mult_V_3342 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4217, i32 5, i32 18"   --->   Operation 2524 'partselect' 'mult_V_3342' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2525 [1/1] (0.00ns)   --->   "%sext_ln17_2312 = sext i14 %mult_V_3342" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2525 'sext' 'sext_ln17_2312' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2526 [1/1] (0.78ns)   --->   "%r_V_4218 = sub i17 0, i17 %sext_ln1273_1772"   --->   Operation 2526 'sub' 'r_V_4218' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2527 [1/1] (0.00ns)   --->   "%mult_V_3343 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_4218, i32 5, i32 16"   --->   Operation 2527 'partselect' 'mult_V_3343' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2528 [1/1] (0.00ns)   --->   "%sext_ln17_2313 = sext i12 %mult_V_3343" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2528 'sext' 'sext_ln17_2313' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2529 [1/1] (0.79ns)   --->   "%r_V_4219 = sub i19 %sext_ln1273_1773, i19 %sext_ln1273_1774"   --->   Operation 2529 'sub' 'r_V_4219' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2530 [1/1] (0.00ns)   --->   "%mult_V_3344 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4219, i32 5, i32 18"   --->   Operation 2530 'partselect' 'mult_V_3344' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2531 [1/1] (0.00ns)   --->   "%sext_ln17_2314 = sext i14 %mult_V_3344" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2531 'sext' 'sext_ln17_2314' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2532 [1/1] (0.00ns)   --->   "%mult_V_3345 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_346, i32 3, i32 15"   --->   Operation 2532 'partselect' 'mult_V_3345' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2533 [1/1] (0.00ns)   --->   "%sext_ln17_2315 = sext i13 %mult_V_3345" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2533 'sext' 'sext_ln17_2315' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2534 [1/1] (0.00ns)   --->   "%shl_ln1273_1063 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_346, i3 0"   --->   Operation 2534 'bitconcatenate' 'shl_ln1273_1063' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2535 [1/1] (0.00ns)   --->   "%sext_ln1273_1775 = sext i19 %shl_ln1273_1063"   --->   Operation 2535 'sext' 'sext_ln1273_1775' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2536 [1/1] (0.00ns)   --->   "%shl_ln1273_1064 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_346, i1 0"   --->   Operation 2536 'bitconcatenate' 'shl_ln1273_1064' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2537 [1/1] (0.00ns)   --->   "%sext_ln1273_1776 = sext i17 %shl_ln1273_1064"   --->   Operation 2537 'sext' 'sext_ln1273_1776' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2538 [1/1] (0.80ns)   --->   "%r_V_4220 = sub i20 %sext_ln1273_1776, i20 %sext_ln1273_1775"   --->   Operation 2538 'sub' 'r_V_4220' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2539 [1/1] (0.00ns)   --->   "%mult_V_3346 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4220, i32 5, i32 19"   --->   Operation 2539 'partselect' 'mult_V_3346' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2540 [1/1] (0.00ns)   --->   "%sext_ln818_1168 = sext i15 %mult_V_3346"   --->   Operation 2540 'sext' 'sext_ln818_1168' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2541 [1/1] (0.00ns)   --->   "%a_V_347 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_393"   --->   Operation 2541 'load' 'a_V_347' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2542 [1/1] (0.00ns)   --->   "%sext_ln818_903 = sext i16 %a_V_347"   --->   Operation 2542 'sext' 'sext_ln818_903' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2543 [1/1] (0.00ns)   --->   "%sext_ln818_904 = sext i16 %a_V_347"   --->   Operation 2543 'sext' 'sext_ln818_904' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2544 [1/1] (0.00ns)   --->   "%mult_V_3347 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_347, i32 4, i32 15"   --->   Operation 2544 'partselect' 'mult_V_3347' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2545 [1/1] (0.00ns)   --->   "%sext_ln17_2316 = sext i12 %mult_V_3347" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2545 'sext' 'sext_ln17_2316' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2546 [1/1] (0.00ns)   --->   "%shl_ln1273_1065 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_347, i2 0"   --->   Operation 2546 'bitconcatenate' 'shl_ln1273_1065' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2547 [1/1] (0.00ns)   --->   "%sext_ln1273_1777 = sext i18 %shl_ln1273_1065"   --->   Operation 2547 'sext' 'sext_ln1273_1777' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2548 [1/1] (0.79ns)   --->   "%r_V_4221 = add i19 %sext_ln1273_1777, i19 %sext_ln818_904"   --->   Operation 2548 'add' 'r_V_4221' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2549 [1/1] (0.00ns)   --->   "%mult_V_3348 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4221, i32 5, i32 18"   --->   Operation 2549 'partselect' 'mult_V_3348' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2550 [1/1] (0.00ns)   --->   "%sext_ln818_1169 = sext i14 %mult_V_3348"   --->   Operation 2550 'sext' 'sext_ln818_1169' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2551 [1/1] (0.00ns)   --->   "%mult_V_3349 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_347, i32 3, i32 15"   --->   Operation 2551 'partselect' 'mult_V_3349' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2552 [1/1] (0.00ns)   --->   "%sext_ln17_2317 = sext i13 %mult_V_3349" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2552 'sext' 'sext_ln17_2317' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2553 [1/1] (0.00ns)   --->   "%sext_ln17_2318 = sext i13 %mult_V_3349" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2553 'sext' 'sext_ln17_2318' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2554 [1/1] (0.00ns)   --->   "%shl_ln1273_1066 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_347, i3 0"   --->   Operation 2554 'bitconcatenate' 'shl_ln1273_1066' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2555 [1/1] (0.00ns)   --->   "%sext_ln1273_1778 = sext i19 %shl_ln1273_1066"   --->   Operation 2555 'sext' 'sext_ln1273_1778' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2556 [1/1] (0.80ns)   --->   "%r_V_4222 = sub i20 %sext_ln1273_1778, i20 %sext_ln818_903"   --->   Operation 2556 'sub' 'r_V_4222' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2557 [1/1] (0.00ns)   --->   "%mult_V_3350 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4222, i32 5, i32 19"   --->   Operation 2557 'partselect' 'mult_V_3350' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2558 [1/1] (0.00ns)   --->   "%sext_ln818_1170 = sext i15 %mult_V_3350"   --->   Operation 2558 'sext' 'sext_ln818_1170' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2559 [1/1] (0.79ns)   --->   "%r_V_4223 = sub i19 0, i19 %sext_ln1273_1777"   --->   Operation 2559 'sub' 'r_V_4223' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2560 [1/1] (0.00ns)   --->   "%mult_V_3351 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4223, i32 5, i32 18"   --->   Operation 2560 'partselect' 'mult_V_3351' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2561 [1/1] (0.00ns)   --->   "%sext_ln17_2319 = sext i14 %mult_V_3351" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2561 'sext' 'sext_ln17_2319' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2562 [1/1] (0.00ns)   --->   "%a_V_348 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_394"   --->   Operation 2562 'load' 'a_V_348' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2563 [1/1] (0.00ns)   --->   "%sext_ln1273_1779 = sext i16 %a_V_348"   --->   Operation 2563 'sext' 'sext_ln1273_1779' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2564 [1/1] (0.00ns)   --->   "%sext_ln1273_1780 = sext i16 %a_V_348"   --->   Operation 2564 'sext' 'sext_ln1273_1780' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2565 [1/1] (0.00ns)   --->   "%sext_ln1273_1781 = sext i16 %a_V_348"   --->   Operation 2565 'sext' 'sext_ln1273_1781' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2566 [1/1] (0.00ns)   --->   "%shl_ln1273_1067 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_348, i3 0"   --->   Operation 2566 'bitconcatenate' 'shl_ln1273_1067' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2567 [1/1] (0.00ns)   --->   "%sext_ln1273_1782 = sext i19 %shl_ln1273_1067"   --->   Operation 2567 'sext' 'sext_ln1273_1782' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2568 [1/1] (0.80ns)   --->   "%r_V_4224 = sub i20 0, i20 %sext_ln1273_1782"   --->   Operation 2568 'sub' 'r_V_4224' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2569 [1/1] (0.00ns)   --->   "%mult_V_3352 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4224, i32 5, i32 19"   --->   Operation 2569 'partselect' 'mult_V_3352' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2570 [1/1] (0.00ns)   --->   "%sext_ln818_1171 = sext i15 %mult_V_3352"   --->   Operation 2570 'sext' 'sext_ln818_1171' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2571 [1/1] (0.78ns)   --->   "%r_V_4225 = sub i17 0, i17 %sext_ln1273_1780"   --->   Operation 2571 'sub' 'r_V_4225' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2572 [1/1] (0.00ns)   --->   "%mult_V_3353 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_4225, i32 5, i32 16"   --->   Operation 2572 'partselect' 'mult_V_3353' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2573 [1/1] (0.00ns)   --->   "%sext_ln17_2320 = sext i12 %mult_V_3353" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2573 'sext' 'sext_ln17_2320' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2574 [1/1] (0.00ns)   --->   "%shl_ln1273_1068 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_348, i2 0"   --->   Operation 2574 'bitconcatenate' 'shl_ln1273_1068' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2575 [1/1] (0.00ns)   --->   "%sext_ln1273_1783 = sext i18 %shl_ln1273_1068"   --->   Operation 2575 'sext' 'sext_ln1273_1783' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2576 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_2412 = sub i19 0, i19 %sext_ln1273_1783"   --->   Operation 2576 'sub' 'sub_ln1273_2412' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2577 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_4226 = sub i19 %sub_ln1273_2412, i19 %sext_ln1273_1781"   --->   Operation 2577 'sub' 'r_V_4226' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2578 [1/1] (0.00ns)   --->   "%mult_V_3354 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4226, i32 5, i32 18"   --->   Operation 2578 'partselect' 'mult_V_3354' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2579 [1/1] (0.00ns)   --->   "%sext_ln17_2321 = sext i14 %mult_V_3354" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2579 'sext' 'sext_ln17_2321' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2580 [1/1] (0.00ns)   --->   "%shl_ln1273_1069 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_348, i1 0"   --->   Operation 2580 'bitconcatenate' 'shl_ln1273_1069' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2581 [1/1] (0.00ns)   --->   "%sext_ln1273_1784 = sext i17 %shl_ln1273_1069"   --->   Operation 2581 'sext' 'sext_ln1273_1784' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2582 [1/1] (0.80ns)   --->   "%r_V_4227 = sub i20 %sext_ln1273_1782, i20 %sext_ln1273_1784"   --->   Operation 2582 'sub' 'r_V_4227' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2583 [1/1] (0.00ns)   --->   "%mult_V_3355 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4227, i32 5, i32 19"   --->   Operation 2583 'partselect' 'mult_V_3355' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2584 [1/1] (0.00ns)   --->   "%sext_ln818_1172 = sext i15 %mult_V_3355"   --->   Operation 2584 'sext' 'sext_ln818_1172' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2585 [1/1] (0.00ns)   --->   "%mult_V_3356 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_348, i32 3, i32 15"   --->   Operation 2585 'partselect' 'mult_V_3356' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2586 [1/1] (0.00ns)   --->   "%sext_ln17_2322 = sext i13 %mult_V_3356" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2586 'sext' 'sext_ln17_2322' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2587 [1/1] (0.00ns)   --->   "%sext_ln17_2323 = sext i13 %mult_V_3356" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2587 'sext' 'sext_ln17_2323' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2588 [1/1] (0.00ns)   --->   "%mult_V_3357 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %a_V_348, i32 2, i32 15"   --->   Operation 2588 'partselect' 'mult_V_3357' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2589 [1/1] (0.00ns)   --->   "%sext_ln17_2324 = sext i14 %mult_V_3357" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2589 'sext' 'sext_ln17_2324' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2590 [1/1] (0.80ns)   --->   "%r_V_4228 = sub i20 %r_V_4224, i20 %sext_ln1273_1784"   --->   Operation 2590 'sub' 'r_V_4228' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2591 [1/1] (0.00ns)   --->   "%mult_V_3358 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4228, i32 5, i32 19"   --->   Operation 2591 'partselect' 'mult_V_3358' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2592 [1/1] (0.00ns)   --->   "%sext_ln818_1173 = sext i15 %mult_V_3358"   --->   Operation 2592 'sext' 'sext_ln818_1173' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2593 [1/1] (0.80ns)   --->   "%r_V_4229 = sub i20 %sext_ln1273_1782, i20 %sext_ln1273_1779"   --->   Operation 2593 'sub' 'r_V_4229' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2594 [1/1] (0.00ns)   --->   "%mult_V_3359 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4229, i32 5, i32 19"   --->   Operation 2594 'partselect' 'mult_V_3359' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2595 [1/1] (0.00ns)   --->   "%sext_ln818_1174 = sext i15 %mult_V_3359"   --->   Operation 2595 'sext' 'sext_ln818_1174' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2596 [1/1] (0.80ns)   --->   "%r_V_4230 = sub i20 %sext_ln1273_1779, i20 %sext_ln1273_1782"   --->   Operation 2596 'sub' 'r_V_4230' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2597 [1/1] (0.00ns)   --->   "%mult_V_3360 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4230, i32 5, i32 19"   --->   Operation 2597 'partselect' 'mult_V_3360' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2598 [1/1] (0.00ns)   --->   "%sext_ln818_1175 = sext i15 %mult_V_3360"   --->   Operation 2598 'sext' 'sext_ln818_1175' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2599 [1/1] (0.79ns)   --->   "%r_V_4231 = sub i19 %sext_ln1273_1781, i19 %sext_ln1273_1783"   --->   Operation 2599 'sub' 'r_V_4231' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2600 [1/1] (0.00ns)   --->   "%mult_V_3361 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4231, i32 5, i32 18"   --->   Operation 2600 'partselect' 'mult_V_3361' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2601 [1/1] (0.00ns)   --->   "%sext_ln17_2325 = sext i14 %mult_V_3361" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2601 'sext' 'sext_ln17_2325' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2602 [1/1] (0.00ns)   --->   "%a_V_349 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_395"   --->   Operation 2602 'load' 'a_V_349' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2603 [1/1] (0.00ns)   --->   "%sext_ln1273_1785 = sext i16 %a_V_349"   --->   Operation 2603 'sext' 'sext_ln1273_1785' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2604 [1/1] (0.00ns)   --->   "%sext_ln1273_1786 = sext i16 %a_V_349"   --->   Operation 2604 'sext' 'sext_ln1273_1786' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2605 [1/1] (0.00ns)   --->   "%shl_ln1273_1070 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_349, i2 0"   --->   Operation 2605 'bitconcatenate' 'shl_ln1273_1070' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2606 [1/1] (0.00ns)   --->   "%sext_ln1273_1787 = sext i18 %shl_ln1273_1070"   --->   Operation 2606 'sext' 'sext_ln1273_1787' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2607 [1/1] (0.79ns)   --->   "%r_V_4232 = sub i19 0, i19 %sext_ln1273_1787"   --->   Operation 2607 'sub' 'r_V_4232' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2608 [1/1] (0.00ns)   --->   "%mult_V_3362 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4232, i32 5, i32 18"   --->   Operation 2608 'partselect' 'mult_V_3362' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2609 [1/1] (0.00ns)   --->   "%sext_ln17_2326 = sext i14 %mult_V_3362" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2609 'sext' 'sext_ln17_2326' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2610 [1/1] (0.00ns)   --->   "%shl_ln1273_1071 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_349, i3 0"   --->   Operation 2610 'bitconcatenate' 'shl_ln1273_1071' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2611 [1/1] (0.00ns)   --->   "%sext_ln1273_1788 = sext i19 %shl_ln1273_1071"   --->   Operation 2611 'sext' 'sext_ln1273_1788' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2612 [1/1] (0.00ns)   --->   "%shl_ln1273_1072 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_349, i1 0"   --->   Operation 2612 'bitconcatenate' 'shl_ln1273_1072' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2613 [1/1] (0.00ns)   --->   "%sext_ln1273_1789 = sext i17 %shl_ln1273_1072"   --->   Operation 2613 'sext' 'sext_ln1273_1789' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2614 [1/1] (0.80ns)   --->   "%r_V_4233 = add i20 %sext_ln1273_1788, i20 %sext_ln1273_1789"   --->   Operation 2614 'add' 'r_V_4233' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2615 [1/1] (0.00ns)   --->   "%mult_V_3363 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4233, i32 5, i32 19"   --->   Operation 2615 'partselect' 'mult_V_3363' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2616 [1/1] (0.00ns)   --->   "%sext_ln818_1177 = sext i15 %mult_V_3363"   --->   Operation 2616 'sext' 'sext_ln818_1177' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2617 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_2420 = sub i20 0, i20 %sext_ln1273_1788"   --->   Operation 2617 'sub' 'sub_ln1273_2420' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2618 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_4234 = sub i20 %sub_ln1273_2420, i20 %sext_ln1273_1789"   --->   Operation 2618 'sub' 'r_V_4234' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2619 [1/1] (0.00ns)   --->   "%mult_V_3364 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4234, i32 5, i32 19"   --->   Operation 2619 'partselect' 'mult_V_3364' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2620 [1/1] (0.00ns)   --->   "%sext_ln818_1178 = sext i15 %mult_V_3364"   --->   Operation 2620 'sext' 'sext_ln818_1178' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2621 [1/1] (0.00ns)   --->   "%mult_V_3365 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_349, i32 4, i32 15"   --->   Operation 2621 'partselect' 'mult_V_3365' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2622 [1/1] (0.00ns)   --->   "%sext_ln17_2327 = sext i12 %mult_V_3365" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2622 'sext' 'sext_ln17_2327' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2623 [1/1] (0.80ns)   --->   "%r_V_4235 = sub i20 %sext_ln1273_1788, i20 %sext_ln1273_1789"   --->   Operation 2623 'sub' 'r_V_4235' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2624 [1/1] (0.00ns)   --->   "%mult_V_3366 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4235, i32 5, i32 19"   --->   Operation 2624 'partselect' 'mult_V_3366' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2625 [1/1] (0.00ns)   --->   "%sext_ln818_1179 = sext i15 %mult_V_3366"   --->   Operation 2625 'sext' 'sext_ln818_1179' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2626 [1/1] (0.80ns)   --->   "%r_V_4236 = sub i20 %sext_ln1273_1785, i20 %sext_ln1273_1788"   --->   Operation 2626 'sub' 'r_V_4236' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2627 [1/1] (0.00ns)   --->   "%mult_V_3367 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4236, i32 5, i32 19"   --->   Operation 2627 'partselect' 'mult_V_3367' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2628 [1/1] (0.00ns)   --->   "%sext_ln818_1180 = sext i15 %mult_V_3367"   --->   Operation 2628 'sext' 'sext_ln818_1180' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2629 [1/1] (0.80ns)   --->   "%r_V_4237 = sub i20 %sext_ln1273_1789, i20 %sext_ln1273_1788"   --->   Operation 2629 'sub' 'r_V_4237' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2630 [1/1] (0.00ns)   --->   "%mult_V_3368 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4237, i32 5, i32 19"   --->   Operation 2630 'partselect' 'mult_V_3368' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2631 [1/1] (0.00ns)   --->   "%sext_ln818_1181 = sext i15 %mult_V_3368"   --->   Operation 2631 'sext' 'sext_ln818_1181' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2632 [1/1] (0.80ns)   --->   "%r_V_4238 = sub i19 %r_V_4232, i19 %sext_ln1273_1786"   --->   Operation 2632 'sub' 'r_V_4238' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2633 [1/1] (0.00ns)   --->   "%mult_V_3369 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4238, i32 5, i32 18"   --->   Operation 2633 'partselect' 'mult_V_3369' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2634 [1/1] (0.00ns)   --->   "%mult_V_3370 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_349, i32 3, i32 15"   --->   Operation 2634 'partselect' 'mult_V_3370' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2635 [1/1] (0.00ns)   --->   "%sext_ln17_2328 = sext i13 %mult_V_3370" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2635 'sext' 'sext_ln17_2328' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2636 [1/1] (0.80ns)   --->   "%r_V_4239 = sub i20 %sext_ln1273_1788, i20 %sext_ln1273_1785"   --->   Operation 2636 'sub' 'r_V_4239' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2637 [1/1] (0.00ns)   --->   "%mult_V_3371 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4239, i32 5, i32 19"   --->   Operation 2637 'partselect' 'mult_V_3371' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2638 [1/1] (0.00ns)   --->   "%sext_ln818_1183 = sext i15 %mult_V_3371"   --->   Operation 2638 'sext' 'sext_ln818_1183' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2639 [1/1] (0.79ns)   --->   "%r_V_4240 = sub i19 %sext_ln1273_1787, i19 %sext_ln1273_1786"   --->   Operation 2639 'sub' 'r_V_4240' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2640 [1/1] (0.00ns)   --->   "%mult_V_3372 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4240, i32 5, i32 18"   --->   Operation 2640 'partselect' 'mult_V_3372' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2641 [1/1] (0.00ns)   --->   "%sext_ln818_1184 = sext i14 %mult_V_3372"   --->   Operation 2641 'sext' 'sext_ln818_1184' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2642 [1/1] (0.00ns)   --->   "%a_V_350 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_396"   --->   Operation 2642 'load' 'a_V_350' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2643 [1/1] (0.00ns)   --->   "%sext_ln1273_1790 = sext i16 %a_V_350"   --->   Operation 2643 'sext' 'sext_ln1273_1790' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2644 [1/1] (0.00ns)   --->   "%sext_ln1273_1791 = sext i16 %a_V_350"   --->   Operation 2644 'sext' 'sext_ln1273_1791' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2645 [1/1] (0.00ns)   --->   "%sext_ln1273_1792 = sext i16 %a_V_350"   --->   Operation 2645 'sext' 'sext_ln1273_1792' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2646 [1/1] (0.00ns)   --->   "%shl_ln1273_1073 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_350, i3 0"   --->   Operation 2646 'bitconcatenate' 'shl_ln1273_1073' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2647 [1/1] (0.00ns)   --->   "%sext_ln1273_1793 = sext i19 %shl_ln1273_1073"   --->   Operation 2647 'sext' 'sext_ln1273_1793' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2648 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_2428 = sub i20 0, i20 %sext_ln1273_1793"   --->   Operation 2648 'sub' 'sub_ln1273_2428' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2649 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_4241 = sub i20 %sub_ln1273_2428, i20 %sext_ln1273_1791"   --->   Operation 2649 'sub' 'r_V_4241' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2650 [1/1] (0.00ns)   --->   "%mult_V_3373 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4241, i32 5, i32 19"   --->   Operation 2650 'partselect' 'mult_V_3373' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2651 [1/1] (0.00ns)   --->   "%sext_ln818_1185 = sext i15 %mult_V_3373"   --->   Operation 2651 'sext' 'sext_ln818_1185' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2652 [1/1] (0.00ns)   --->   "%shl_ln1273_1074 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_350, i2 0"   --->   Operation 2652 'bitconcatenate' 'shl_ln1273_1074' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2653 [1/1] (0.00ns)   --->   "%sext_ln1273_1794 = sext i18 %shl_ln1273_1074"   --->   Operation 2653 'sext' 'sext_ln1273_1794' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2654 [1/1] (0.79ns)   --->   "%r_V_4246 = sub i19 0, i19 %sext_ln1273_1794"   --->   Operation 2654 'sub' 'r_V_4246' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2655 [1/1] (0.80ns)   --->   "%r_V_4242 = sub i19 %r_V_4246, i19 %sext_ln1273_1792"   --->   Operation 2655 'sub' 'r_V_4242' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2656 [1/1] (0.00ns)   --->   "%mult_V_3374 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4242, i32 5, i32 18"   --->   Operation 2656 'partselect' 'mult_V_3374' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2657 [1/1] (0.00ns)   --->   "%sext_ln17_2329 = sext i14 %mult_V_3374" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2657 'sext' 'sext_ln17_2329' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2658 [1/1] (0.79ns)   --->   "%r_V_4243 = add i19 %sext_ln1273_1794, i19 %sext_ln1273_1792"   --->   Operation 2658 'add' 'r_V_4243' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2659 [1/1] (0.00ns)   --->   "%mult_V_3375 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4243, i32 5, i32 18"   --->   Operation 2659 'partselect' 'mult_V_3375' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2660 [1/1] (0.79ns)   --->   "%r_V_4244 = sub i19 %sext_ln1273_1792, i19 %sext_ln1273_1794"   --->   Operation 2660 'sub' 'r_V_4244' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2661 [1/1] (0.00ns)   --->   "%mult_V_3376 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4244, i32 5, i32 18"   --->   Operation 2661 'partselect' 'mult_V_3376' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2662 [1/1] (0.00ns)   --->   "%sext_ln17_2331 = sext i14 %mult_V_3376" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2662 'sext' 'sext_ln17_2331' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2663 [1/1] (0.79ns)   --->   "%r_V_4245 = sub i19 %sext_ln1273_1794, i19 %sext_ln1273_1792"   --->   Operation 2663 'sub' 'r_V_4245' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2664 [1/1] (0.00ns)   --->   "%mult_V_3377 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4245, i32 5, i32 18"   --->   Operation 2664 'partselect' 'mult_V_3377' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2665 [1/1] (0.00ns)   --->   "%sext_ln17_2332 = sext i14 %mult_V_3377" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2665 'sext' 'sext_ln17_2332' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2666 [1/1] (0.00ns)   --->   "%mult_V_3378 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4246, i32 5, i32 18"   --->   Operation 2666 'partselect' 'mult_V_3378' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2667 [1/1] (0.00ns)   --->   "%sext_ln17_2333 = sext i14 %mult_V_3378" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2667 'sext' 'sext_ln17_2333' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2668 [1/1] (1.94ns)   --->   "%r_V_4247 = mul i21 %sext_ln1273_1790, i21 2097141"   --->   Operation 2668 'mul' 'r_V_4247' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2669 [1/1] (0.00ns)   --->   "%mult_V_3379 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_4247, i32 5, i32 20"   --->   Operation 2669 'partselect' 'mult_V_3379' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2670 [1/1] (0.00ns)   --->   "%shl_ln1273_1075 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_350, i1 0"   --->   Operation 2670 'bitconcatenate' 'shl_ln1273_1075' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2671 [1/1] (0.00ns)   --->   "%sext_ln1273_1795 = sext i17 %shl_ln1273_1075"   --->   Operation 2671 'sext' 'sext_ln1273_1795' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2672 [1/1] (0.00ns)   --->   "%sext_ln1273_1796 = sext i17 %shl_ln1273_1075"   --->   Operation 2672 'sext' 'sext_ln1273_1796' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2673 [1/1] (0.79ns)   --->   "%r_V_4248 = sub i18 0, i18 %sext_ln1273_1796"   --->   Operation 2673 'sub' 'r_V_4248' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2674 [1/1] (0.00ns)   --->   "%mult_V_3380 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_4248, i32 5, i32 17"   --->   Operation 2674 'partselect' 'mult_V_3380' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2675 [1/1] (0.00ns)   --->   "%sext_ln17_2334 = sext i13 %mult_V_3380" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2675 'sext' 'sext_ln17_2334' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2676 [1/1] (0.00ns)   --->   "%mult_V_3381 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %a_V_350, i32 5, i32 15"   --->   Operation 2676 'partselect' 'mult_V_3381' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2677 [1/1] (0.00ns)   --->   "%sext_ln17_2335 = sext i11 %mult_V_3381" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2677 'sext' 'sext_ln17_2335' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2678 [1/1] (0.80ns)   --->   "%r_V_4249 = sub i20 %sext_ln1273_1795, i20 %sext_ln1273_1793"   --->   Operation 2678 'sub' 'r_V_4249' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2679 [1/1] (0.00ns)   --->   "%mult_V_3382 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4249, i32 5, i32 19"   --->   Operation 2679 'partselect' 'mult_V_3382' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2680 [1/1] (0.00ns)   --->   "%sext_ln818_1187 = sext i15 %mult_V_3382"   --->   Operation 2680 'sext' 'sext_ln818_1187' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2681 [1/1] (1.94ns)   --->   "%r_V_4250 = mul i21 %sext_ln1273_1790, i21 11"   --->   Operation 2681 'mul' 'r_V_4250' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2682 [1/1] (0.00ns)   --->   "%mult_V_3383 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_4250, i32 5, i32 20"   --->   Operation 2682 'partselect' 'mult_V_3383' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2683 [1/1] (0.00ns)   --->   "%a_V_351 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_397"   --->   Operation 2683 'load' 'a_V_351' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2684 [1/1] (0.00ns)   --->   "%sext_ln1273_1797 = sext i16 %a_V_351"   --->   Operation 2684 'sext' 'sext_ln1273_1797' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2685 [1/1] (0.00ns)   --->   "%sext_ln1273_1798 = sext i16 %a_V_351"   --->   Operation 2685 'sext' 'sext_ln1273_1798' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2686 [1/1] (0.00ns)   --->   "%shl_ln1273_1076 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_351, i2 0"   --->   Operation 2686 'bitconcatenate' 'shl_ln1273_1076' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2687 [1/1] (0.00ns)   --->   "%sext_ln1273_1799 = sext i18 %shl_ln1273_1076"   --->   Operation 2687 'sext' 'sext_ln1273_1799' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2688 [1/1] (0.79ns)   --->   "%r_V_4251 = sub i19 %sext_ln1273_1798, i19 %sext_ln1273_1799"   --->   Operation 2688 'sub' 'r_V_4251' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2689 [1/1] (0.00ns)   --->   "%mult_V_3384 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4251, i32 5, i32 18"   --->   Operation 2689 'partselect' 'mult_V_3384' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2690 [1/1] (0.00ns)   --->   "%sext_ln818_1188 = sext i14 %mult_V_3384"   --->   Operation 2690 'sext' 'sext_ln818_1188' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2691 [1/1] (0.00ns)   --->   "%sext_ln17_2336 = sext i14 %mult_V_3384" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2691 'sext' 'sext_ln17_2336' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2692 [1/1] (0.79ns)   --->   "%r_V_4252 = sub i19 0, i19 %sext_ln1273_1799"   --->   Operation 2692 'sub' 'r_V_4252' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2693 [1/1] (0.00ns)   --->   "%mult_V_3385 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4252, i32 5, i32 18"   --->   Operation 2693 'partselect' 'mult_V_3385' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2694 [1/1] (0.00ns)   --->   "%sext_ln17_2337 = sext i14 %mult_V_3385" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2694 'sext' 'sext_ln17_2337' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2695 [1/1] (0.00ns)   --->   "%shl_ln1273_1077 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_351, i3 0"   --->   Operation 2695 'bitconcatenate' 'shl_ln1273_1077' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2696 [1/1] (0.00ns)   --->   "%sext_ln1273_1800 = sext i19 %shl_ln1273_1077"   --->   Operation 2696 'sext' 'sext_ln1273_1800' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2697 [1/1] (0.80ns)   --->   "%r_V_4253 = sub i20 %sext_ln1273_1800, i20 %sext_ln1273_1797"   --->   Operation 2697 'sub' 'r_V_4253' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2698 [1/1] (0.00ns)   --->   "%mult_V_3386 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4253, i32 5, i32 19"   --->   Operation 2698 'partselect' 'mult_V_3386' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2699 [1/1] (0.00ns)   --->   "%sext_ln818_1189 = sext i15 %mult_V_3386"   --->   Operation 2699 'sext' 'sext_ln818_1189' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2700 [1/1] (0.79ns)   --->   "%r_V_4254 = add i19 %sext_ln1273_1799, i19 %sext_ln1273_1798"   --->   Operation 2700 'add' 'r_V_4254' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2701 [1/1] (0.00ns)   --->   "%mult_V_3387 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4254, i32 5, i32 18"   --->   Operation 2701 'partselect' 'mult_V_3387' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2702 [1/1] (0.00ns)   --->   "%sext_ln818_1190 = sext i14 %mult_V_3387"   --->   Operation 2702 'sext' 'sext_ln818_1190' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2703 [1/1] (0.00ns)   --->   "%sext_ln17_2338 = sext i14 %mult_V_3387" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2703 'sext' 'sext_ln17_2338' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2704 [1/1] (0.80ns)   --->   "%r_V_4255 = sub i19 %r_V_4252, i19 %sext_ln1273_1798"   --->   Operation 2704 'sub' 'r_V_4255' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2705 [1/1] (0.00ns)   --->   "%mult_V_3388 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4255, i32 5, i32 18"   --->   Operation 2705 'partselect' 'mult_V_3388' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2706 [1/1] (0.00ns)   --->   "%sext_ln17_2339 = sext i14 %mult_V_3388" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2706 'sext' 'sext_ln17_2339' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2707 [1/1] (0.80ns)   --->   "%r_V_4256 = sub i20 %sext_ln1273_1797, i20 %sext_ln1273_1800"   --->   Operation 2707 'sub' 'r_V_4256' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2708 [1/1] (0.00ns)   --->   "%mult_V_3389 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4256, i32 5, i32 19"   --->   Operation 2708 'partselect' 'mult_V_3389' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2709 [1/1] (0.00ns)   --->   "%sext_ln818_1191 = sext i15 %mult_V_3389"   --->   Operation 2709 'sext' 'sext_ln818_1191' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2710 [1/1] (0.80ns)   --->   "%r_V_4257 = add i20 %sext_ln1273_1800, i20 %sext_ln1273_1797"   --->   Operation 2710 'add' 'r_V_4257' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2711 [1/1] (0.00ns)   --->   "%mult_V_3390 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4257, i32 5, i32 19"   --->   Operation 2711 'partselect' 'mult_V_3390' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2712 [1/1] (0.00ns)   --->   "%sext_ln818_1192 = sext i15 %mult_V_3390"   --->   Operation 2712 'sext' 'sext_ln818_1192' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2713 [1/1] (0.00ns)   --->   "%mult_V_3391 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_351, i32 4, i32 15"   --->   Operation 2713 'partselect' 'mult_V_3391' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2714 [1/1] (0.00ns)   --->   "%sext_ln17_2340 = sext i12 %mult_V_3391" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2714 'sext' 'sext_ln17_2340' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2715 [1/1] (0.00ns)   --->   "%a_V_352 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_398"   --->   Operation 2715 'load' 'a_V_352' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2716 [1/1] (0.00ns)   --->   "%sext_ln1273_1801 = sext i16 %a_V_352"   --->   Operation 2716 'sext' 'sext_ln1273_1801' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2717 [1/1] (0.00ns)   --->   "%sext_ln1273_1802 = sext i16 %a_V_352"   --->   Operation 2717 'sext' 'sext_ln1273_1802' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2718 [1/1] (0.00ns)   --->   "%shl_ln1273_1078 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_352, i2 0"   --->   Operation 2718 'bitconcatenate' 'shl_ln1273_1078' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2719 [1/1] (0.00ns)   --->   "%sext_ln1273_1803 = sext i18 %shl_ln1273_1078"   --->   Operation 2719 'sext' 'sext_ln1273_1803' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2720 [1/1] (0.79ns)   --->   "%r_V_4258 = sub i19 %sext_ln1273_1803, i19 %sext_ln1273_1802"   --->   Operation 2720 'sub' 'r_V_4258' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2721 [1/1] (0.00ns)   --->   "%mult_V_3392 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4258, i32 5, i32 18"   --->   Operation 2721 'partselect' 'mult_V_3392' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2722 [1/1] (0.00ns)   --->   "%sext_ln17_2341 = sext i14 %mult_V_3392" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2722 'sext' 'sext_ln17_2341' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2723 [1/1] (0.00ns)   --->   "%mult_V_3393 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_352, i32 3, i32 15"   --->   Operation 2723 'partselect' 'mult_V_3393' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2724 [1/1] (0.00ns)   --->   "%sext_ln17_2342 = sext i13 %mult_V_3393" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2724 'sext' 'sext_ln17_2342' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2725 [1/1] (0.00ns)   --->   "%shl_ln1273_1079 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_352, i3 0"   --->   Operation 2725 'bitconcatenate' 'shl_ln1273_1079' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2726 [1/1] (0.00ns)   --->   "%sext_ln1273_1804 = sext i19 %shl_ln1273_1079"   --->   Operation 2726 'sext' 'sext_ln1273_1804' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2727 [1/1] (0.00ns)   --->   "%shl_ln1273_1080 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_352, i1 0"   --->   Operation 2727 'bitconcatenate' 'shl_ln1273_1080' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2728 [1/1] (0.00ns)   --->   "%sext_ln1273_1805 = sext i17 %shl_ln1273_1080"   --->   Operation 2728 'sext' 'sext_ln1273_1805' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2729 [1/1] (0.80ns)   --->   "%r_V_4259 = sub i20 %sext_ln1273_1805, i20 %sext_ln1273_1804"   --->   Operation 2729 'sub' 'r_V_4259' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2730 [1/1] (0.00ns)   --->   "%mult_V_3394 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4259, i32 5, i32 19"   --->   Operation 2730 'partselect' 'mult_V_3394' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2731 [1/1] (0.00ns)   --->   "%sext_ln818_1193 = sext i15 %mult_V_3394"   --->   Operation 2731 'sext' 'sext_ln818_1193' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2732 [1/1] (0.80ns)   --->   "%r_V_4260 = sub i20 %sext_ln1273_1804, i20 %sext_ln1273_1801"   --->   Operation 2732 'sub' 'r_V_4260' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2733 [1/1] (0.00ns)   --->   "%mult_V_3395 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4260, i32 5, i32 19"   --->   Operation 2733 'partselect' 'mult_V_3395' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2734 [1/1] (0.00ns)   --->   "%sext_ln818_1194 = sext i15 %mult_V_3395"   --->   Operation 2734 'sext' 'sext_ln818_1194' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2735 [1/1] (0.80ns)   --->   "%r_V_4261 = sub i20 %sext_ln1273_1804, i20 %sext_ln1273_1805"   --->   Operation 2735 'sub' 'r_V_4261' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2736 [1/1] (0.00ns)   --->   "%mult_V_3396 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4261, i32 5, i32 19"   --->   Operation 2736 'partselect' 'mult_V_3396' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2737 [1/1] (0.00ns)   --->   "%sext_ln818_1195 = sext i15 %mult_V_3396"   --->   Operation 2737 'sext' 'sext_ln818_1195' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2738 [1/1] (0.00ns)   --->   "%a_V_353 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_399"   --->   Operation 2738 'load' 'a_V_353' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2739 [1/1] (0.00ns)   --->   "%sext_ln1273_1806 = sext i16 %a_V_353"   --->   Operation 2739 'sext' 'sext_ln1273_1806' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2740 [1/1] (0.00ns)   --->   "%sext_ln1273_1807 = sext i16 %a_V_353"   --->   Operation 2740 'sext' 'sext_ln1273_1807' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2741 [1/1] (0.00ns)   --->   "%shl_ln1273_1081 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_353, i3 0"   --->   Operation 2741 'bitconcatenate' 'shl_ln1273_1081' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2742 [1/1] (0.00ns)   --->   "%sext_ln1273_1808 = sext i19 %shl_ln1273_1081"   --->   Operation 2742 'sext' 'sext_ln1273_1808' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2743 [1/1] (0.80ns)   --->   "%r_V_4262 = sub i20 0, i20 %sext_ln1273_1808"   --->   Operation 2743 'sub' 'r_V_4262' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2744 [1/1] (0.00ns)   --->   "%mult_V_3397 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4262, i32 5, i32 19"   --->   Operation 2744 'partselect' 'mult_V_3397' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2745 [1/1] (0.00ns)   --->   "%sext_ln818_1196 = sext i15 %mult_V_3397"   --->   Operation 2745 'sext' 'sext_ln818_1196' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2746 [1/1] (0.00ns)   --->   "%shl_ln1273_1082 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_353, i1 0"   --->   Operation 2746 'bitconcatenate' 'shl_ln1273_1082' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2747 [1/1] (0.00ns)   --->   "%sext_ln1273_1809 = sext i17 %shl_ln1273_1082"   --->   Operation 2747 'sext' 'sext_ln1273_1809' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2748 [1/1] (0.00ns)   --->   "%sext_ln1273_1810 = sext i17 %shl_ln1273_1082"   --->   Operation 2748 'sext' 'sext_ln1273_1810' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2749 [1/1] (0.79ns)   --->   "%r_V_4263 = sub i18 0, i18 %sext_ln1273_1810"   --->   Operation 2749 'sub' 'r_V_4263' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2750 [1/1] (0.00ns)   --->   "%mult_V_3398 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_4263, i32 5, i32 17"   --->   Operation 2750 'partselect' 'mult_V_3398' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2751 [1/1] (0.00ns)   --->   "%sext_ln17_2343 = sext i13 %mult_V_3398" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2751 'sext' 'sext_ln17_2343' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2752 [1/1] (0.00ns)   --->   "%mult_V_3399 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_353, i32 3, i32 15"   --->   Operation 2752 'partselect' 'mult_V_3399' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2753 [1/1] (0.00ns)   --->   "%sext_ln17_2344 = sext i13 %mult_V_3399" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2753 'sext' 'sext_ln17_2344' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2754 [1/1] (0.80ns)   --->   "%r_V_4264 = sub i20 %sext_ln1273_1808, i20 %sext_ln1273_1806"   --->   Operation 2754 'sub' 'r_V_4264' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2755 [1/1] (0.00ns)   --->   "%mult_V_3400 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4264, i32 5, i32 19"   --->   Operation 2755 'partselect' 'mult_V_3400' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2756 [1/1] (0.00ns)   --->   "%sext_ln818_1197 = sext i15 %mult_V_3400"   --->   Operation 2756 'sext' 'sext_ln818_1197' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2757 [1/1] (0.00ns)   --->   "%shl_ln1273_1083 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_353, i2 0"   --->   Operation 2757 'bitconcatenate' 'shl_ln1273_1083' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2758 [1/1] (0.00ns)   --->   "%sext_ln1273_1811 = sext i18 %shl_ln1273_1083"   --->   Operation 2758 'sext' 'sext_ln1273_1811' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2759 [1/1] (0.79ns)   --->   "%r_V_4265 = add i19 %sext_ln1273_1811, i19 %sext_ln1273_1807"   --->   Operation 2759 'add' 'r_V_4265' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2760 [1/1] (0.00ns)   --->   "%mult_V_3401 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4265, i32 5, i32 18"   --->   Operation 2760 'partselect' 'mult_V_3401' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2761 [1/1] (0.00ns)   --->   "%sext_ln17_2345 = sext i14 %mult_V_3401" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2761 'sext' 'sext_ln17_2345' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2762 [1/1] (0.79ns)   --->   "%r_V_4266 = sub i19 %sext_ln1273_1807, i19 %sext_ln1273_1811"   --->   Operation 2762 'sub' 'r_V_4266' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2763 [1/1] (0.00ns)   --->   "%mult_V_3402 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4266, i32 5, i32 18"   --->   Operation 2763 'partselect' 'mult_V_3402' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2764 [1/1] (0.00ns)   --->   "%sext_ln17_2346 = sext i14 %mult_V_3402" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2764 'sext' 'sext_ln17_2346' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2765 [1/1] (0.80ns)   --->   "%r_V_4267 = sub i20 %sext_ln1273_1806, i20 %sext_ln1273_1808"   --->   Operation 2765 'sub' 'r_V_4267' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2766 [1/1] (0.00ns)   --->   "%mult_V_3403 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4267, i32 5, i32 19"   --->   Operation 2766 'partselect' 'mult_V_3403' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2767 [1/1] (0.00ns)   --->   "%sext_ln818_1198 = sext i15 %mult_V_3403"   --->   Operation 2767 'sext' 'sext_ln818_1198' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2768 [1/1] (0.80ns)   --->   "%r_V_4268 = sub i20 %sext_ln1273_1809, i20 %sext_ln1273_1808"   --->   Operation 2768 'sub' 'r_V_4268' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2769 [1/1] (0.00ns)   --->   "%mult_V_3404 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4268, i32 5, i32 19"   --->   Operation 2769 'partselect' 'mult_V_3404' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2770 [1/1] (0.00ns)   --->   "%sext_ln818_1199 = sext i15 %mult_V_3404"   --->   Operation 2770 'sext' 'sext_ln818_1199' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2771 [1/1] (0.80ns)   --->   "%r_V_4269 = add i20 %sext_ln1273_1808, i20 %sext_ln1273_1809"   --->   Operation 2771 'add' 'r_V_4269' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2772 [1/1] (0.00ns)   --->   "%mult_V_3405 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4269, i32 5, i32 19"   --->   Operation 2772 'partselect' 'mult_V_3405' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2773 [1/1] (0.00ns)   --->   "%sext_ln818_1200 = sext i15 %mult_V_3405"   --->   Operation 2773 'sext' 'sext_ln818_1200' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2774 [1/1] (0.80ns)   --->   "%r_V_4270 = sub i20 %r_V_4262, i20 %sext_ln1273_1809"   --->   Operation 2774 'sub' 'r_V_4270' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2775 [1/1] (0.00ns)   --->   "%mult_V_3406 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4270, i32 5, i32 19"   --->   Operation 2775 'partselect' 'mult_V_3406' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2776 [1/1] (0.00ns)   --->   "%sext_ln818_1201 = sext i15 %mult_V_3406"   --->   Operation 2776 'sext' 'sext_ln818_1201' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2777 [1/1] (0.00ns)   --->   "%a_V_354 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_400"   --->   Operation 2777 'load' 'a_V_354' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2778 [1/1] (0.00ns)   --->   "%sext_ln1273_1812 = sext i16 %a_V_354"   --->   Operation 2778 'sext' 'sext_ln1273_1812' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2779 [1/1] (0.00ns)   --->   "%shl_ln1273_1084 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_354, i3 0"   --->   Operation 2779 'bitconcatenate' 'shl_ln1273_1084' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2780 [1/1] (0.00ns)   --->   "%sext_ln1273_1813 = sext i19 %shl_ln1273_1084"   --->   Operation 2780 'sext' 'sext_ln1273_1813' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2781 [1/1] (0.00ns)   --->   "%shl_ln1273_1085 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_354, i1 0"   --->   Operation 2781 'bitconcatenate' 'shl_ln1273_1085' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2782 [1/1] (0.00ns)   --->   "%sext_ln1273_1814 = sext i17 %shl_ln1273_1085"   --->   Operation 2782 'sext' 'sext_ln1273_1814' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2783 [1/1] (0.00ns)   --->   "%sext_ln1273_1815 = sext i17 %shl_ln1273_1085"   --->   Operation 2783 'sext' 'sext_ln1273_1815' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2784 [1/1] (0.80ns)   --->   "%r_V_4271 = sub i20 %sext_ln1273_1815, i20 %sext_ln1273_1813"   --->   Operation 2784 'sub' 'r_V_4271' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2785 [1/1] (0.00ns)   --->   "%mult_V_3407 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4271, i32 5, i32 19"   --->   Operation 2785 'partselect' 'mult_V_3407' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2786 [1/1] (0.00ns)   --->   "%sext_ln818_1202 = sext i15 %mult_V_3407"   --->   Operation 2786 'sext' 'sext_ln818_1202' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2787 [1/1] (0.00ns)   --->   "%mult_V_3408 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_354, i32 3, i32 15"   --->   Operation 2787 'partselect' 'mult_V_3408' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2788 [1/1] (0.00ns)   --->   "%sext_ln17_2347 = sext i13 %mult_V_3408" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2788 'sext' 'sext_ln17_2347' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2789 [1/1] (0.00ns)   --->   "%shl_ln1273_1086 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_354, i2 0"   --->   Operation 2789 'bitconcatenate' 'shl_ln1273_1086' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2790 [1/1] (0.00ns)   --->   "%sext_ln1273_1816 = sext i18 %shl_ln1273_1086"   --->   Operation 2790 'sext' 'sext_ln1273_1816' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2791 [1/1] (0.79ns)   --->   "%r_V_4272 = add i19 %sext_ln1273_1816, i19 %sext_ln1273_1812"   --->   Operation 2791 'add' 'r_V_4272' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2792 [1/1] (0.00ns)   --->   "%mult_V_3409 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4272, i32 5, i32 18"   --->   Operation 2792 'partselect' 'mult_V_3409' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2793 [1/1] (0.79ns)   --->   "%r_V_4273 = sub i18 0, i18 %sext_ln1273_1814"   --->   Operation 2793 'sub' 'r_V_4273' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2794 [1/1] (0.00ns)   --->   "%mult_V_3410 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_4273, i32 5, i32 17"   --->   Operation 2794 'partselect' 'mult_V_3410' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2795 [1/1] (0.00ns)   --->   "%sext_ln17_2348 = sext i13 %mult_V_3410" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2795 'sext' 'sext_ln17_2348' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2796 [1/1] (0.00ns)   --->   "%mult_V_3411 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %a_V_354, i32 2, i32 15"   --->   Operation 2796 'partselect' 'mult_V_3411' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2797 [1/1] (0.00ns)   --->   "%sext_ln17_2349 = sext i14 %mult_V_3411" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2797 'sext' 'sext_ln17_2349' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2798 [1/1] (0.79ns)   --->   "%r_V_4274 = sub i19 %sext_ln1273_1816, i19 %sext_ln1273_1812"   --->   Operation 2798 'sub' 'r_V_4274' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2799 [1/1] (0.00ns)   --->   "%mult_V_3412 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4274, i32 5, i32 18"   --->   Operation 2799 'partselect' 'mult_V_3412' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2800 [1/1] (0.00ns)   --->   "%sext_ln17_2350 = sext i14 %mult_V_3412" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2800 'sext' 'sext_ln17_2350' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2801 [1/1] (0.79ns)   --->   "%r_V_4275 = sub i19 0, i19 %sext_ln1273_1816"   --->   Operation 2801 'sub' 'r_V_4275' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2802 [1/1] (0.00ns)   --->   "%mult_V_3413 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4275, i32 5, i32 18"   --->   Operation 2802 'partselect' 'mult_V_3413' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2803 [1/1] (0.79ns)   --->   "%r_V_4276 = sub i19 %sext_ln1273_1812, i19 %sext_ln1273_1816"   --->   Operation 2803 'sub' 'r_V_4276' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2804 [1/1] (0.00ns)   --->   "%mult_V_3414 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4276, i32 5, i32 18"   --->   Operation 2804 'partselect' 'mult_V_3414' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2805 [1/1] (0.00ns)   --->   "%sext_ln17_2352 = sext i14 %mult_V_3414" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2805 'sext' 'sext_ln17_2352' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2806 [1/1] (0.00ns)   --->   "%a_V_355 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_401"   --->   Operation 2806 'load' 'a_V_355' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2807 [1/1] (0.00ns)   --->   "%sext_ln1273_1817 = sext i16 %a_V_355"   --->   Operation 2807 'sext' 'sext_ln1273_1817' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2808 [1/1] (0.00ns)   --->   "%sext_ln1273_1818 = sext i16 %a_V_355"   --->   Operation 2808 'sext' 'sext_ln1273_1818' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2809 [1/1] (0.00ns)   --->   "%sext_ln1273_1819 = sext i16 %a_V_355"   --->   Operation 2809 'sext' 'sext_ln1273_1819' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2810 [1/1] (0.00ns)   --->   "%sext_ln1273_1820 = sext i16 %a_V_355"   --->   Operation 2810 'sext' 'sext_ln1273_1820' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2811 [1/1] (0.78ns)   --->   "%r_V_4277 = sub i17 0, i17 %sext_ln1273_1820"   --->   Operation 2811 'sub' 'r_V_4277' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2812 [1/1] (0.00ns)   --->   "%mult_V_3415 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_4277, i32 5, i32 16"   --->   Operation 2812 'partselect' 'mult_V_3415' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2813 [1/1] (0.00ns)   --->   "%sext_ln17_2353 = sext i12 %mult_V_3415" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2813 'sext' 'sext_ln17_2353' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2814 [1/1] (0.00ns)   --->   "%shl_ln1273_1087 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_355, i2 0"   --->   Operation 2814 'bitconcatenate' 'shl_ln1273_1087' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2815 [1/1] (0.00ns)   --->   "%sext_ln1273_1821 = sext i18 %shl_ln1273_1087"   --->   Operation 2815 'sext' 'sext_ln1273_1821' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2816 [1/1] (0.79ns)   --->   "%r_V_4278 = sub i19 0, i19 %sext_ln1273_1821"   --->   Operation 2816 'sub' 'r_V_4278' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2817 [1/1] (0.00ns)   --->   "%mult_V_3416 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4278, i32 5, i32 18"   --->   Operation 2817 'partselect' 'mult_V_3416' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2818 [1/1] (0.00ns)   --->   "%sext_ln17_2354 = sext i14 %mult_V_3416" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2818 'sext' 'sext_ln17_2354' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2819 [1/1] (0.79ns)   --->   "%r_V_4279 = sub i19 %sext_ln1273_1821, i19 %sext_ln1273_1819"   --->   Operation 2819 'sub' 'r_V_4279' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2820 [1/1] (0.00ns)   --->   "%mult_V_3417 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4279, i32 5, i32 18"   --->   Operation 2820 'partselect' 'mult_V_3417' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2821 [1/1] (0.00ns)   --->   "%sext_ln17_2355 = sext i14 %mult_V_3417" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2821 'sext' 'sext_ln17_2355' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2822 [1/1] (0.00ns)   --->   "%mult_V_3418 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_355, i32 3, i32 15"   --->   Operation 2822 'partselect' 'mult_V_3418' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2823 [1/1] (0.00ns)   --->   "%sext_ln17_2356 = sext i13 %mult_V_3418" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2823 'sext' 'sext_ln17_2356' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2824 [1/1] (0.00ns)   --->   "%mult_V_3419 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %a_V_355, i32 5, i32 15"   --->   Operation 2824 'partselect' 'mult_V_3419' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2825 [1/1] (0.00ns)   --->   "%sext_ln17_2357 = sext i11 %mult_V_3419" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2825 'sext' 'sext_ln17_2357' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2826 [1/1] (0.79ns)   --->   "%r_V_4280 = sub i19 %sext_ln1273_1819, i19 %sext_ln1273_1821"   --->   Operation 2826 'sub' 'r_V_4280' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2827 [1/1] (0.00ns)   --->   "%mult_V_3420 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4280, i32 5, i32 18"   --->   Operation 2827 'partselect' 'mult_V_3420' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2828 [1/1] (0.00ns)   --->   "%sext_ln17_2358 = sext i14 %mult_V_3420" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2828 'sext' 'sext_ln17_2358' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2829 [1/1] (0.00ns)   --->   "%shl_ln1273_1088 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_355, i3 0"   --->   Operation 2829 'bitconcatenate' 'shl_ln1273_1088' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2830 [1/1] (0.00ns)   --->   "%sext_ln1273_1822 = sext i19 %shl_ln1273_1088"   --->   Operation 2830 'sext' 'sext_ln1273_1822' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2831 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_2461 = sub i20 0, i20 %sext_ln1273_1822"   --->   Operation 2831 'sub' 'sub_ln1273_2461' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2832 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_4281 = sub i20 %sub_ln1273_2461, i20 %sext_ln1273_1818"   --->   Operation 2832 'sub' 'r_V_4281' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2833 [1/1] (0.00ns)   --->   "%mult_V_3421 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4281, i32 5, i32 19"   --->   Operation 2833 'partselect' 'mult_V_3421' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2834 [1/1] (0.00ns)   --->   "%sext_ln818_1205 = sext i15 %mult_V_3421"   --->   Operation 2834 'sext' 'sext_ln818_1205' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2835 [1/1] (1.94ns)   --->   "%r_V_4282 = mul i21 %sext_ln1273_1817, i21 13"   --->   Operation 2835 'mul' 'r_V_4282' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2836 [1/1] (0.00ns)   --->   "%mult_V_3422 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_4282, i32 5, i32 20"   --->   Operation 2836 'partselect' 'mult_V_3422' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2837 [1/1] (0.80ns)   --->   "%r_V_4283 = sub i20 %sext_ln1273_1818, i20 %sext_ln1273_1822"   --->   Operation 2837 'sub' 'r_V_4283' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2838 [1/1] (0.00ns)   --->   "%mult_V_3423 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4283, i32 5, i32 19"   --->   Operation 2838 'partselect' 'mult_V_3423' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2839 [1/1] (0.00ns)   --->   "%sext_ln818_1206 = sext i15 %mult_V_3423"   --->   Operation 2839 'sext' 'sext_ln818_1206' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2840 [1/1] (0.00ns)   --->   "%shl_ln1273_1089 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_355, i1 0"   --->   Operation 2840 'bitconcatenate' 'shl_ln1273_1089' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2841 [1/1] (0.00ns)   --->   "%sext_ln1273_1823 = sext i17 %shl_ln1273_1089"   --->   Operation 2841 'sext' 'sext_ln1273_1823' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2842 [1/1] (0.80ns)   --->   "%r_V_4284 = sub i20 %sext_ln1273_1823, i20 %sext_ln1273_1822"   --->   Operation 2842 'sub' 'r_V_4284' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2843 [1/1] (0.00ns)   --->   "%mult_V_3424 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4284, i32 5, i32 19"   --->   Operation 2843 'partselect' 'mult_V_3424' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2844 [1/1] (0.00ns)   --->   "%sext_ln818_1207 = sext i15 %mult_V_3424"   --->   Operation 2844 'sext' 'sext_ln818_1207' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2845 [1/1] (0.00ns)   --->   "%a_V_356 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_402"   --->   Operation 2845 'load' 'a_V_356' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2846 [1/1] (0.00ns)   --->   "%sext_ln1273_1824 = sext i16 %a_V_356"   --->   Operation 2846 'sext' 'sext_ln1273_1824' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2847 [1/1] (0.00ns)   --->   "%sext_ln1273_1825 = sext i16 %a_V_356"   --->   Operation 2847 'sext' 'sext_ln1273_1825' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2848 [1/1] (0.00ns)   --->   "%shl_ln1273_1090 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_356, i2 0"   --->   Operation 2848 'bitconcatenate' 'shl_ln1273_1090' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2849 [1/1] (0.00ns)   --->   "%sext_ln1273_1826 = sext i18 %shl_ln1273_1090"   --->   Operation 2849 'sext' 'sext_ln1273_1826' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2850 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_2465 = sub i19 0, i19 %sext_ln1273_1826"   --->   Operation 2850 'sub' 'sub_ln1273_2465' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2851 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_4285 = sub i19 %sub_ln1273_2465, i19 %sext_ln1273_1825"   --->   Operation 2851 'sub' 'r_V_4285' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2852 [1/1] (0.00ns)   --->   "%mult_V_3425 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4285, i32 5, i32 18"   --->   Operation 2852 'partselect' 'mult_V_3425' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2853 [1/1] (0.00ns)   --->   "%sext_ln17_2359 = sext i14 %mult_V_3425" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2853 'sext' 'sext_ln17_2359' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2854 [1/1] (0.79ns)   --->   "%r_V_4286 = add i19 %sext_ln1273_1826, i19 %sext_ln1273_1825"   --->   Operation 2854 'add' 'r_V_4286' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2855 [1/1] (0.00ns)   --->   "%mult_V_3426 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4286, i32 5, i32 18"   --->   Operation 2855 'partselect' 'mult_V_3426' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2856 [1/1] (0.00ns)   --->   "%sext_ln17_2360 = sext i14 %mult_V_3426" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2856 'sext' 'sext_ln17_2360' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2857 [1/1] (0.00ns)   --->   "%shl_ln1273_1091 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_356, i1 0"   --->   Operation 2857 'bitconcatenate' 'shl_ln1273_1091' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2858 [1/1] (0.00ns)   --->   "%sext_ln1273_1827 = sext i17 %shl_ln1273_1091"   --->   Operation 2858 'sext' 'sext_ln1273_1827' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2859 [1/1] (0.00ns)   --->   "%sext_ln1273_1828 = sext i17 %shl_ln1273_1091"   --->   Operation 2859 'sext' 'sext_ln1273_1828' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2860 [1/1] (0.79ns)   --->   "%r_V_4287 = sub i18 0, i18 %sext_ln1273_1828"   --->   Operation 2860 'sub' 'r_V_4287' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2861 [1/1] (0.00ns)   --->   "%mult_V_3427 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_4287, i32 5, i32 17"   --->   Operation 2861 'partselect' 'mult_V_3427' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2862 [1/1] (0.00ns)   --->   "%sext_ln17_2361 = sext i13 %mult_V_3427" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2862 'sext' 'sext_ln17_2361' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2863 [1/1] (0.00ns)   --->   "%shl_ln1273_1092 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_356, i3 0"   --->   Operation 2863 'bitconcatenate' 'shl_ln1273_1092' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2864 [1/1] (0.00ns)   --->   "%sext_ln1273_1829 = sext i19 %shl_ln1273_1092"   --->   Operation 2864 'sext' 'sext_ln1273_1829' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2865 [1/1] (0.80ns)   --->   "%r_V_4288 = sub i20 %sext_ln1273_1829, i20 %sext_ln1273_1827"   --->   Operation 2865 'sub' 'r_V_4288' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2866 [1/1] (0.00ns)   --->   "%mult_V_3428 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4288, i32 5, i32 19"   --->   Operation 2866 'partselect' 'mult_V_3428' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2867 [1/1] (0.00ns)   --->   "%sext_ln818_1208 = sext i15 %mult_V_3428"   --->   Operation 2867 'sext' 'sext_ln818_1208' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2868 [1/1] (0.78ns)   --->   "%r_V_4289 = sub i17 0, i17 %sext_ln1273_1824"   --->   Operation 2868 'sub' 'r_V_4289' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2869 [1/1] (0.00ns)   --->   "%mult_V_3429 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_4289, i32 5, i32 16"   --->   Operation 2869 'partselect' 'mult_V_3429' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2870 [1/1] (0.00ns)   --->   "%sext_ln17_2362 = sext i12 %mult_V_3429" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2870 'sext' 'sext_ln17_2362' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2871 [1/1] (0.79ns)   --->   "%r_V_4290 = sub i19 %sext_ln1273_1825, i19 %sext_ln1273_1826"   --->   Operation 2871 'sub' 'r_V_4290' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2872 [1/1] (0.00ns)   --->   "%mult_V_3430 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4290, i32 5, i32 18"   --->   Operation 2872 'partselect' 'mult_V_3430' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2873 [1/1] (0.00ns)   --->   "%sext_ln818_1209 = sext i14 %mult_V_3430"   --->   Operation 2873 'sext' 'sext_ln818_1209' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2874 [1/1] (0.00ns)   --->   "%mult_V_3431 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_356, i32 4, i32 15"   --->   Operation 2874 'partselect' 'mult_V_3431' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2875 [1/1] (0.00ns)   --->   "%sext_ln17_2363 = sext i12 %mult_V_3431" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2875 'sext' 'sext_ln17_2363' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2876 [1/1] (0.00ns)   --->   "%mult_V_3432 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_356, i32 3, i32 15"   --->   Operation 2876 'partselect' 'mult_V_3432' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2877 [1/1] (0.00ns)   --->   "%sext_ln17_2364 = sext i13 %mult_V_3432" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2877 'sext' 'sext_ln17_2364' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2878 [1/1] (0.00ns)   --->   "%a_V_357 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_403"   --->   Operation 2878 'load' 'a_V_357' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2879 [1/1] (0.00ns)   --->   "%sext_ln818_921 = sext i16 %a_V_357"   --->   Operation 2879 'sext' 'sext_ln818_921' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2880 [1/1] (0.00ns)   --->   "%sext_ln818_922 = sext i16 %a_V_357"   --->   Operation 2880 'sext' 'sext_ln818_922' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2881 [1/1] (0.00ns)   --->   "%mult_V_3433 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_357, i32 4, i32 15"   --->   Operation 2881 'partselect' 'mult_V_3433' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2882 [1/1] (0.00ns)   --->   "%sext_ln17_2365 = sext i12 %mult_V_3433" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2882 'sext' 'sext_ln17_2365' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2883 [1/1] (0.00ns)   --->   "%shl_ln1273_1093 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_357, i1 0"   --->   Operation 2883 'bitconcatenate' 'shl_ln1273_1093' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2884 [1/1] (0.00ns)   --->   "%sext_ln1273_1830 = sext i17 %shl_ln1273_1093"   --->   Operation 2884 'sext' 'sext_ln1273_1830' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2885 [1/1] (0.00ns)   --->   "%sext_ln1273_1831 = sext i17 %shl_ln1273_1093"   --->   Operation 2885 'sext' 'sext_ln1273_1831' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2886 [1/1] (0.79ns)   --->   "%r_V_4291 = sub i18 0, i18 %sext_ln1273_1831"   --->   Operation 2886 'sub' 'r_V_4291' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2887 [1/1] (0.00ns)   --->   "%mult_V_3434 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_4291, i32 5, i32 17"   --->   Operation 2887 'partselect' 'mult_V_3434' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2888 [1/1] (0.00ns)   --->   "%sext_ln17_2366 = sext i13 %mult_V_3434" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2888 'sext' 'sext_ln17_2366' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2889 [1/1] (0.00ns)   --->   "%shl_ln1273_1094 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_357, i2 0"   --->   Operation 2889 'bitconcatenate' 'shl_ln1273_1094' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2890 [1/1] (0.00ns)   --->   "%sext_ln1273_1832 = sext i18 %shl_ln1273_1094"   --->   Operation 2890 'sext' 'sext_ln1273_1832' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2891 [1/1] (0.00ns)   --->   "%sext_ln1273_1833 = sext i18 %shl_ln1273_1094"   --->   Operation 2891 'sext' 'sext_ln1273_1833' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2892 [1/1] (0.79ns)   --->   "%r_V_4292 = add i19 %sext_ln1273_1833, i19 %sext_ln818_922"   --->   Operation 2892 'add' 'r_V_4292' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2893 [1/1] (0.00ns)   --->   "%mult_V_3435 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4292, i32 5, i32 18"   --->   Operation 2893 'partselect' 'mult_V_3435' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2894 [1/1] (0.00ns)   --->   "%sext_ln17_2367 = sext i14 %mult_V_3435" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2894 'sext' 'sext_ln17_2367' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2895 [1/1] (0.00ns)   --->   "%shl_ln1273_1095 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_357, i3 0"   --->   Operation 2895 'bitconcatenate' 'shl_ln1273_1095' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2896 [1/1] (0.00ns)   --->   "%sext_ln1273_1834 = sext i19 %shl_ln1273_1095"   --->   Operation 2896 'sext' 'sext_ln1273_1834' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2897 [1/1] (0.80ns)   --->   "%r_V_4293 = sub i20 0, i20 %sext_ln1273_1834"   --->   Operation 2897 'sub' 'r_V_4293' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2898 [1/1] (0.00ns)   --->   "%mult_V_3436 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4293, i32 5, i32 19"   --->   Operation 2898 'partselect' 'mult_V_3436' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2899 [1/1] (0.00ns)   --->   "%sext_ln818_1210 = sext i15 %mult_V_3436"   --->   Operation 2899 'sext' 'sext_ln818_1210' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2900 [1/1] (0.80ns)   --->   "%r_V_4294 = sub i20 %sext_ln1273_1830, i20 %sext_ln1273_1834"   --->   Operation 2900 'sub' 'r_V_4294' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2901 [1/1] (0.00ns)   --->   "%mult_V_3437 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4294, i32 5, i32 19"   --->   Operation 2901 'partselect' 'mult_V_3437' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2902 [1/1] (0.00ns)   --->   "%sext_ln818_1211 = sext i15 %mult_V_3437"   --->   Operation 2902 'sext' 'sext_ln818_1211' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2903 [1/1] (0.00ns)   --->   "%shl_ln1273_1096 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_357, i4 0"   --->   Operation 2903 'bitconcatenate' 'shl_ln1273_1096' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2904 [1/1] (0.00ns)   --->   "%sext_ln1273_1835 = sext i20 %shl_ln1273_1096"   --->   Operation 2904 'sext' 'sext_ln1273_1835' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2905 [1/1] (0.80ns)   --->   "%r_V_4295 = sub i21 %sext_ln1273_1832, i21 %sext_ln1273_1835"   --->   Operation 2905 'sub' 'r_V_4295' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2906 [1/1] (0.00ns)   --->   "%mult_V_3438 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_4295, i32 5, i32 20"   --->   Operation 2906 'partselect' 'mult_V_3438' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2907 [1/1] (0.80ns)   --->   "%r_V_4296 = sub i20 %sext_ln818_921, i20 %sext_ln1273_1834"   --->   Operation 2907 'sub' 'r_V_4296' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2908 [1/1] (0.00ns)   --->   "%mult_V_3439 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4296, i32 5, i32 19"   --->   Operation 2908 'partselect' 'mult_V_3439' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2909 [1/1] (0.00ns)   --->   "%sext_ln818_1212 = sext i15 %mult_V_3439"   --->   Operation 2909 'sext' 'sext_ln818_1212' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2910 [1/1] (0.00ns)   --->   "%mult_V_3440 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %a_V_357, i32 5, i32 15"   --->   Operation 2910 'partselect' 'mult_V_3440' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2911 [1/1] (0.00ns)   --->   "%sext_ln17_2368 = sext i11 %mult_V_3440" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2911 'sext' 'sext_ln17_2368' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2912 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_2476 = sub i19 0, i19 %sext_ln1273_1833"   --->   Operation 2912 'sub' 'sub_ln1273_2476' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2913 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_4297 = sub i19 %sub_ln1273_2476, i19 %sext_ln818_922"   --->   Operation 2913 'sub' 'r_V_4297' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2914 [1/1] (0.00ns)   --->   "%mult_V_3441 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4297, i32 5, i32 18"   --->   Operation 2914 'partselect' 'mult_V_3441' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2915 [1/1] (0.00ns)   --->   "%sext_ln17_2369 = sext i14 %mult_V_3441" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2915 'sext' 'sext_ln17_2369' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2916 [1/1] (0.80ns)   --->   "%r_V_4298 = sub i20 %sext_ln1273_1834, i20 %sext_ln1273_1830"   --->   Operation 2916 'sub' 'r_V_4298' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2917 [1/1] (0.00ns)   --->   "%mult_V_3442 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4298, i32 5, i32 19"   --->   Operation 2917 'partselect' 'mult_V_3442' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2918 [1/1] (0.00ns)   --->   "%sext_ln818_1213 = sext i15 %mult_V_3442"   --->   Operation 2918 'sext' 'sext_ln818_1213' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2919 [1/1] (0.00ns)   --->   "%a_V_358 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_404"   --->   Operation 2919 'load' 'a_V_358' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2920 [1/1] (0.00ns)   --->   "%sext_ln1273_1836 = sext i16 %a_V_358"   --->   Operation 2920 'sext' 'sext_ln1273_1836' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2921 [1/1] (0.00ns)   --->   "%sext_ln1273_1837 = sext i16 %a_V_358"   --->   Operation 2921 'sext' 'sext_ln1273_1837' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2922 [1/1] (0.00ns)   --->   "%shl_ln1273_1097 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_358, i1 0"   --->   Operation 2922 'bitconcatenate' 'shl_ln1273_1097' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2923 [1/1] (0.00ns)   --->   "%sext_ln1273_1838 = sext i17 %shl_ln1273_1097"   --->   Operation 2923 'sext' 'sext_ln1273_1838' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2924 [1/1] (0.79ns)   --->   "%r_V_4299 = sub i18 0, i18 %sext_ln1273_1838"   --->   Operation 2924 'sub' 'r_V_4299' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2925 [1/1] (0.00ns)   --->   "%mult_V_3443 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_4299, i32 5, i32 17"   --->   Operation 2925 'partselect' 'mult_V_3443' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2926 [1/1] (0.00ns)   --->   "%sext_ln17_2370 = sext i13 %mult_V_3443" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2926 'sext' 'sext_ln17_2370' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2927 [1/1] (0.00ns)   --->   "%shl_ln1273_1098 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_358, i2 0"   --->   Operation 2927 'bitconcatenate' 'shl_ln1273_1098' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2928 [1/1] (0.00ns)   --->   "%sext_ln1273_1839 = sext i18 %shl_ln1273_1098"   --->   Operation 2928 'sext' 'sext_ln1273_1839' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2929 [1/1] (0.79ns)   --->   "%r_V_4300 = add i19 %sext_ln1273_1839, i19 %sext_ln1273_1837"   --->   Operation 2929 'add' 'r_V_4300' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2930 [1/1] (0.00ns)   --->   "%mult_V_3444 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4300, i32 5, i32 18"   --->   Operation 2930 'partselect' 'mult_V_3444' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2931 [1/1] (0.00ns)   --->   "%sext_ln17_2371 = sext i14 %mult_V_3444" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2931 'sext' 'sext_ln17_2371' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2932 [1/1] (0.79ns)   --->   "%r_V_4301 = sub i19 %sext_ln1273_1837, i19 %sext_ln1273_1839"   --->   Operation 2932 'sub' 'r_V_4301' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2933 [1/1] (0.00ns)   --->   "%mult_V_3445 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4301, i32 5, i32 18"   --->   Operation 2933 'partselect' 'mult_V_3445' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2934 [1/1] (0.00ns)   --->   "%sext_ln17_2372 = sext i14 %mult_V_3445" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2934 'sext' 'sext_ln17_2372' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2935 [1/1] (0.00ns)   --->   "%mult_V_3446 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_358, i32 3, i32 15"   --->   Operation 2935 'partselect' 'mult_V_3446' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2936 [1/1] (0.00ns)   --->   "%sext_ln17_2373 = sext i13 %mult_V_3446" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2936 'sext' 'sext_ln17_2373' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2937 [1/1] (0.00ns)   --->   "%mult_V_3447 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_358, i32 4, i32 15"   --->   Operation 2937 'partselect' 'mult_V_3447' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2938 [1/1] (0.00ns)   --->   "%sext_ln17_2374 = sext i12 %mult_V_3447" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2938 'sext' 'sext_ln17_2374' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2939 [1/1] (0.00ns)   --->   "%shl_ln1273_1099 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_358, i3 0"   --->   Operation 2939 'bitconcatenate' 'shl_ln1273_1099' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2940 [1/1] (0.00ns)   --->   "%sext_ln1273_1840 = sext i19 %shl_ln1273_1099"   --->   Operation 2940 'sext' 'sext_ln1273_1840' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2941 [1/1] (0.80ns)   --->   "%r_V_4302 = sub i20 0, i20 %sext_ln1273_1840"   --->   Operation 2941 'sub' 'r_V_4302' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2942 [1/1] (0.00ns)   --->   "%mult_V_3448 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4302, i32 5, i32 19"   --->   Operation 2942 'partselect' 'mult_V_3448' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2943 [1/1] (0.00ns)   --->   "%sext_ln818_1215 = sext i15 %mult_V_3448"   --->   Operation 2943 'sext' 'sext_ln818_1215' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2944 [1/1] (0.80ns)   --->   "%r_V_4303 = sub i20 %sext_ln1273_1840, i20 %sext_ln1273_1836"   --->   Operation 2944 'sub' 'r_V_4303' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2945 [1/1] (0.00ns)   --->   "%mult_V_3449 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4303, i32 5, i32 19"   --->   Operation 2945 'partselect' 'mult_V_3449' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2946 [1/1] (0.00ns)   --->   "%sext_ln818_1216 = sext i15 %mult_V_3449"   --->   Operation 2946 'sext' 'sext_ln818_1216' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2947 [1/1] (0.00ns)   --->   "%a_V_359 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_405"   --->   Operation 2947 'load' 'a_V_359' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2948 [1/1] (0.00ns)   --->   "%sext_ln1273_1841 = sext i16 %a_V_359"   --->   Operation 2948 'sext' 'sext_ln1273_1841' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2949 [1/1] (0.00ns)   --->   "%sext_ln1273_1842 = sext i16 %a_V_359"   --->   Operation 2949 'sext' 'sext_ln1273_1842' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2950 [1/1] (0.00ns)   --->   "%shl_ln1273_1100 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_359, i2 0"   --->   Operation 2950 'bitconcatenate' 'shl_ln1273_1100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2951 [1/1] (0.00ns)   --->   "%sext_ln1273_1843 = sext i18 %shl_ln1273_1100"   --->   Operation 2951 'sext' 'sext_ln1273_1843' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2952 [1/1] (0.79ns)   --->   "%r_V_4304 = sub i19 %sext_ln1273_1842, i19 %sext_ln1273_1843"   --->   Operation 2952 'sub' 'r_V_4304' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2953 [1/1] (0.00ns)   --->   "%mult_V_3450 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4304, i32 5, i32 18"   --->   Operation 2953 'partselect' 'mult_V_3450' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2954 [1/1] (0.00ns)   --->   "%sext_ln818_1217 = sext i14 %mult_V_3450"   --->   Operation 2954 'sext' 'sext_ln818_1217' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2955 [1/1] (0.00ns)   --->   "%sext_ln17_2375 = sext i14 %mult_V_3450" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2955 'sext' 'sext_ln17_2375' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2956 [1/1] (0.00ns)   --->   "%shl_ln1273_1101 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_359, i3 0"   --->   Operation 2956 'bitconcatenate' 'shl_ln1273_1101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2957 [1/1] (0.00ns)   --->   "%sext_ln1273_1844 = sext i19 %shl_ln1273_1101"   --->   Operation 2957 'sext' 'sext_ln1273_1844' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2958 [1/1] (0.80ns)   --->   "%r_V_4305 = add i20 %sext_ln1273_1844, i20 %sext_ln1273_1841"   --->   Operation 2958 'add' 'r_V_4305' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2959 [1/1] (0.00ns)   --->   "%mult_V_3451 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4305, i32 5, i32 19"   --->   Operation 2959 'partselect' 'mult_V_3451' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2960 [1/1] (0.00ns)   --->   "%sext_ln818_1218 = sext i15 %mult_V_3451"   --->   Operation 2960 'sext' 'sext_ln818_1218' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2961 [1/1] (0.00ns)   --->   "%shl_ln1273_1102 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_359, i1 0"   --->   Operation 2961 'bitconcatenate' 'shl_ln1273_1102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2962 [1/1] (0.00ns)   --->   "%sext_ln1273_1845 = sext i17 %shl_ln1273_1102"   --->   Operation 2962 'sext' 'sext_ln1273_1845' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2963 [1/1] (0.80ns)   --->   "%r_V_4306 = sub i20 %sext_ln1273_1844, i20 %sext_ln1273_1845"   --->   Operation 2963 'sub' 'r_V_4306' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2964 [1/1] (0.00ns)   --->   "%mult_V_3452 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4306, i32 5, i32 19"   --->   Operation 2964 'partselect' 'mult_V_3452' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2965 [1/1] (0.00ns)   --->   "%sext_ln818_1219 = sext i15 %mult_V_3452"   --->   Operation 2965 'sext' 'sext_ln818_1219' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2966 [1/1] (0.80ns)   --->   "%r_V_4307 = sub i20 %sext_ln1273_1845, i20 %sext_ln1273_1844"   --->   Operation 2966 'sub' 'r_V_4307' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2967 [1/1] (0.00ns)   --->   "%mult_V_3453 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4307, i32 5, i32 19"   --->   Operation 2967 'partselect' 'mult_V_3453' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2968 [1/1] (0.00ns)   --->   "%sext_ln818_1220 = sext i15 %mult_V_3453"   --->   Operation 2968 'sext' 'sext_ln818_1220' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2969 [1/1] (0.00ns)   --->   "%mult_V_3454 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_359, i32 3, i32 15"   --->   Operation 2969 'partselect' 'mult_V_3454' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2970 [1/1] (0.00ns)   --->   "%sext_ln17_2376 = sext i13 %mult_V_3454" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2970 'sext' 'sext_ln17_2376' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2971 [1/1] (0.79ns)   --->   "%r_V_4309 = sub i19 0, i19 %sext_ln1273_1843"   --->   Operation 2971 'sub' 'r_V_4309' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2972 [1/1] (0.80ns)   --->   "%r_V_4308 = sub i19 %r_V_4309, i19 %sext_ln1273_1842"   --->   Operation 2972 'sub' 'r_V_4308' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2973 [1/1] (0.00ns)   --->   "%mult_V_3455 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4308, i32 5, i32 18"   --->   Operation 2973 'partselect' 'mult_V_3455' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2974 [1/1] (0.00ns)   --->   "%sext_ln17_2377 = sext i14 %mult_V_3455" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2974 'sext' 'sext_ln17_2377' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2975 [1/1] (0.00ns)   --->   "%mult_V_3456 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %a_V_359, i32 2, i32 15"   --->   Operation 2975 'partselect' 'mult_V_3456' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2976 [1/1] (0.00ns)   --->   "%sext_ln818_928 = sext i14 %mult_V_3456"   --->   Operation 2976 'sext' 'sext_ln818_928' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2977 [1/1] (0.00ns)   --->   "%mult_V_3457 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4309, i32 5, i32 18"   --->   Operation 2977 'partselect' 'mult_V_3457' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2978 [1/1] (0.00ns)   --->   "%sext_ln17_2378 = sext i14 %mult_V_3457" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2978 'sext' 'sext_ln17_2378' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2979 [1/1] (0.80ns)   --->   "%r_V_4310 = add i20 %sext_ln1273_1844, i20 %sext_ln1273_1845"   --->   Operation 2979 'add' 'r_V_4310' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2980 [1/1] (0.00ns)   --->   "%mult_V_3458 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4310, i32 5, i32 19"   --->   Operation 2980 'partselect' 'mult_V_3458' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2981 [1/1] (0.00ns)   --->   "%a_V_360 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_406"   --->   Operation 2981 'load' 'a_V_360' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2982 [1/1] (0.00ns)   --->   "%sext_ln1273_1846 = sext i16 %a_V_360"   --->   Operation 2982 'sext' 'sext_ln1273_1846' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2983 [1/1] (0.00ns)   --->   "%shl_ln1273_1103 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_360, i3 0"   --->   Operation 2983 'bitconcatenate' 'shl_ln1273_1103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2984 [1/1] (0.00ns)   --->   "%sext_ln1273_1847 = sext i19 %shl_ln1273_1103"   --->   Operation 2984 'sext' 'sext_ln1273_1847' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2985 [1/1] (0.80ns)   --->   "%r_V_4317 = sub i20 0, i20 %sext_ln1273_1847"   --->   Operation 2985 'sub' 'r_V_4317' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2986 [1/1] (0.00ns)   --->   "%shl_ln1273_1104 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_360, i1 0"   --->   Operation 2986 'bitconcatenate' 'shl_ln1273_1104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2987 [1/1] (0.00ns)   --->   "%sext_ln1273_1848 = sext i17 %shl_ln1273_1104"   --->   Operation 2987 'sext' 'sext_ln1273_1848' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2988 [1/1] (0.00ns)   --->   "%sext_ln1273_1849 = sext i17 %shl_ln1273_1104"   --->   Operation 2988 'sext' 'sext_ln1273_1849' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2989 [1/1] (0.80ns)   --->   "%r_V_4311 = sub i20 %r_V_4317, i20 %sext_ln1273_1849"   --->   Operation 2989 'sub' 'r_V_4311' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2990 [1/1] (0.00ns)   --->   "%mult_V_3459 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4311, i32 5, i32 19"   --->   Operation 2990 'partselect' 'mult_V_3459' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2991 [1/1] (0.00ns)   --->   "%sext_ln818_1222 = sext i15 %mult_V_3459"   --->   Operation 2991 'sext' 'sext_ln818_1222' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2992 [1/1] (0.00ns)   --->   "%shl_ln1273_1105 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_360, i2 0"   --->   Operation 2992 'bitconcatenate' 'shl_ln1273_1105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2993 [1/1] (0.00ns)   --->   "%sext_ln1273_1850 = sext i18 %shl_ln1273_1105"   --->   Operation 2993 'sext' 'sext_ln1273_1850' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2994 [1/1] (0.79ns)   --->   "%r_V_4316 = sub i19 0, i19 %sext_ln1273_1850"   --->   Operation 2994 'sub' 'r_V_4316' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2995 [1/1] (0.80ns)   --->   "%r_V_4312 = sub i19 %r_V_4316, i19 %sext_ln1273_1846"   --->   Operation 2995 'sub' 'r_V_4312' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2996 [1/1] (0.00ns)   --->   "%mult_V_3460 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4312, i32 5, i32 18"   --->   Operation 2996 'partselect' 'mult_V_3460' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2997 [1/1] (0.00ns)   --->   "%sext_ln818_1223 = sext i14 %mult_V_3460"   --->   Operation 2997 'sext' 'sext_ln818_1223' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2998 [1/1] (0.00ns)   --->   "%sext_ln17_2379 = sext i14 %mult_V_3460" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2998 'sext' 'sext_ln17_2379' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2999 [1/1] (0.79ns)   --->   "%r_V_4313 = sub i19 %sext_ln1273_1850, i19 %sext_ln1273_1846"   --->   Operation 2999 'sub' 'r_V_4313' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3000 [1/1] (0.00ns)   --->   "%mult_V_3461 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4313, i32 5, i32 18"   --->   Operation 3000 'partselect' 'mult_V_3461' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3001 [1/1] (0.00ns)   --->   "%mult_V_3462 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_360, i32 3, i32 15"   --->   Operation 3001 'partselect' 'mult_V_3462' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3002 [1/1] (0.00ns)   --->   "%sext_ln17_2381 = sext i13 %mult_V_3462" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3002 'sext' 'sext_ln17_2381' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3003 [1/1] (0.79ns)   --->   "%r_V_4314 = sub i18 0, i18 %sext_ln1273_1848"   --->   Operation 3003 'sub' 'r_V_4314' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3004 [1/1] (0.00ns)   --->   "%mult_V_3463 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_4314, i32 5, i32 17"   --->   Operation 3004 'partselect' 'mult_V_3463' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3005 [1/1] (0.00ns)   --->   "%sext_ln17_2382 = sext i13 %mult_V_3463" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3005 'sext' 'sext_ln17_2382' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3006 [1/1] (0.80ns)   --->   "%r_V_4315 = sub i20 %sext_ln1273_1847, i20 %sext_ln1273_1849"   --->   Operation 3006 'sub' 'r_V_4315' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3007 [1/1] (0.00ns)   --->   "%mult_V_3464 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4315, i32 5, i32 19"   --->   Operation 3007 'partselect' 'mult_V_3464' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3008 [1/1] (0.00ns)   --->   "%sext_ln818_1224 = sext i15 %mult_V_3464"   --->   Operation 3008 'sext' 'sext_ln818_1224' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3009 [1/1] (0.00ns)   --->   "%mult_V_3465 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4316, i32 5, i32 18"   --->   Operation 3009 'partselect' 'mult_V_3465' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3010 [1/1] (0.00ns)   --->   "%sext_ln17_2383 = sext i14 %mult_V_3465" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3010 'sext' 'sext_ln17_2383' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3011 [1/1] (0.00ns)   --->   "%mult_V_3466 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %a_V_360, i32 5, i32 15"   --->   Operation 3011 'partselect' 'mult_V_3466' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3012 [1/1] (0.00ns)   --->   "%sext_ln17_2384 = sext i11 %mult_V_3466" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3012 'sext' 'sext_ln17_2384' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3013 [1/1] (0.00ns)   --->   "%sext_ln17_2385 = sext i11 %mult_V_3466" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3013 'sext' 'sext_ln17_2385' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3014 [1/1] (0.00ns)   --->   "%mult_V_3467 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4317, i32 5, i32 19"   --->   Operation 3014 'partselect' 'mult_V_3467' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3015 [1/1] (0.00ns)   --->   "%sext_ln818_1225 = sext i15 %mult_V_3467"   --->   Operation 3015 'sext' 'sext_ln818_1225' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3016 [1/1] (0.00ns)   --->   "%a_V_361 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_407"   --->   Operation 3016 'load' 'a_V_361' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3017 [1/1] (0.00ns)   --->   "%sext_ln818_931 = sext i16 %a_V_361"   --->   Operation 3017 'sext' 'sext_ln818_931' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3018 [1/1] (0.00ns)   --->   "%sext_ln818_932 = sext i16 %a_V_361"   --->   Operation 3018 'sext' 'sext_ln818_932' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3019 [1/1] (0.00ns)   --->   "%mult_V_3468 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %a_V_361, i32 2, i32 15"   --->   Operation 3019 'partselect' 'mult_V_3468' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3020 [1/1] (0.00ns)   --->   "%sext_ln17_2386 = sext i14 %mult_V_3468" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3020 'sext' 'sext_ln17_2386' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3021 [1/1] (0.00ns)   --->   "%shl_ln1273_1106 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_361, i2 0"   --->   Operation 3021 'bitconcatenate' 'shl_ln1273_1106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3022 [1/1] (0.00ns)   --->   "%sext_ln1273_1851 = sext i18 %shl_ln1273_1106"   --->   Operation 3022 'sext' 'sext_ln1273_1851' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3023 [1/1] (0.79ns)   --->   "%r_V_4318 = sub i19 0, i19 %sext_ln1273_1851"   --->   Operation 3023 'sub' 'r_V_4318' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3024 [1/1] (0.00ns)   --->   "%mult_V_3469 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4318, i32 5, i32 18"   --->   Operation 3024 'partselect' 'mult_V_3469' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3025 [1/1] (0.00ns)   --->   "%shl_ln1273_1107 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_361, i1 0"   --->   Operation 3025 'bitconcatenate' 'shl_ln1273_1107' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3026 [1/1] (0.00ns)   --->   "%sext_ln1273_1852 = sext i17 %shl_ln1273_1107"   --->   Operation 3026 'sext' 'sext_ln1273_1852' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3027 [1/1] (0.79ns)   --->   "%r_V_4319 = sub i18 0, i18 %sext_ln1273_1852"   --->   Operation 3027 'sub' 'r_V_4319' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3028 [1/1] (0.00ns)   --->   "%mult_V_3470 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_4319, i32 5, i32 17"   --->   Operation 3028 'partselect' 'mult_V_3470' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3029 [1/1] (0.00ns)   --->   "%sext_ln17_2388 = sext i13 %mult_V_3470" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3029 'sext' 'sext_ln17_2388' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3030 [1/1] (0.79ns)   --->   "%r_V_4320 = sub i19 %sext_ln818_932, i19 %sext_ln1273_1851"   --->   Operation 3030 'sub' 'r_V_4320' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3031 [1/1] (0.00ns)   --->   "%mult_V_3471 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4320, i32 5, i32 18"   --->   Operation 3031 'partselect' 'mult_V_3471' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3032 [1/1] (0.00ns)   --->   "%sext_ln818_1226 = sext i14 %mult_V_3471"   --->   Operation 3032 'sext' 'sext_ln818_1226' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3033 [1/1] (0.00ns)   --->   "%sext_ln17_2389 = sext i14 %mult_V_3471" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3033 'sext' 'sext_ln17_2389' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3034 [1/1] (0.00ns)   --->   "%mult_V_3472 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_361, i32 3, i32 15"   --->   Operation 3034 'partselect' 'mult_V_3472' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3035 [1/1] (0.00ns)   --->   "%sext_ln17_2390 = sext i13 %mult_V_3472" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3035 'sext' 'sext_ln17_2390' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3036 [1/1] (0.79ns)   --->   "%r_V_4321 = add i19 %sext_ln1273_1851, i19 %sext_ln818_932"   --->   Operation 3036 'add' 'r_V_4321' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3037 [1/1] (0.00ns)   --->   "%mult_V_3473 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4321, i32 5, i32 18"   --->   Operation 3037 'partselect' 'mult_V_3473' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3038 [1/1] (0.00ns)   --->   "%sext_ln17_2391 = sext i14 %mult_V_3473" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3038 'sext' 'sext_ln17_2391' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3039 [1/1] (0.00ns)   --->   "%shl_ln1273_1108 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_361, i3 0"   --->   Operation 3039 'bitconcatenate' 'shl_ln1273_1108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3040 [1/1] (0.00ns)   --->   "%sext_ln1273_1853 = sext i19 %shl_ln1273_1108"   --->   Operation 3040 'sext' 'sext_ln1273_1853' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3041 [1/1] (0.80ns)   --->   "%r_V_4322 = add i20 %sext_ln1273_1853, i20 %sext_ln818_931"   --->   Operation 3041 'add' 'r_V_4322' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3042 [1/1] (0.00ns)   --->   "%mult_V_3474 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4322, i32 5, i32 19"   --->   Operation 3042 'partselect' 'mult_V_3474' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3043 [1/1] (0.00ns)   --->   "%sext_ln818_1227 = sext i15 %mult_V_3474"   --->   Operation 3043 'sext' 'sext_ln818_1227' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3044 [1/1] (0.80ns)   --->   "%r_V_4323 = sub i20 0, i20 %sext_ln1273_1853"   --->   Operation 3044 'sub' 'r_V_4323' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3045 [1/1] (0.00ns)   --->   "%mult_V_3475 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4323, i32 5, i32 19"   --->   Operation 3045 'partselect' 'mult_V_3475' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3046 [1/1] (0.00ns)   --->   "%sext_ln818_1228 = sext i15 %mult_V_3475"   --->   Operation 3046 'sext' 'sext_ln818_1228' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3047 [1/1] (0.00ns)   --->   "%a_V_362 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_408"   --->   Operation 3047 'load' 'a_V_362' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3048 [1/1] (0.00ns)   --->   "%sext_ln818_936 = sext i16 %a_V_362"   --->   Operation 3048 'sext' 'sext_ln818_936' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3049 [1/1] (0.00ns)   --->   "%sext_ln818_937 = sext i16 %a_V_362"   --->   Operation 3049 'sext' 'sext_ln818_937' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3050 [1/1] (0.00ns)   --->   "%mult_V_3476 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_362, i32 4, i32 15"   --->   Operation 3050 'partselect' 'mult_V_3476' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3051 [1/1] (0.00ns)   --->   "%sext_ln17_2392 = sext i12 %mult_V_3476" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3051 'sext' 'sext_ln17_2392' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3052 [1/1] (0.00ns)   --->   "%shl_ln1273_1109 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_362, i2 0"   --->   Operation 3052 'bitconcatenate' 'shl_ln1273_1109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3053 [1/1] (0.00ns)   --->   "%sext_ln1273_1854 = sext i18 %shl_ln1273_1109"   --->   Operation 3053 'sext' 'sext_ln1273_1854' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3054 [1/1] (0.79ns)   --->   "%r_V_4324 = sub i19 0, i19 %sext_ln1273_1854"   --->   Operation 3054 'sub' 'r_V_4324' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3055 [1/1] (0.00ns)   --->   "%mult_V_3477 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4324, i32 5, i32 18"   --->   Operation 3055 'partselect' 'mult_V_3477' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3056 [1/1] (0.00ns)   --->   "%sext_ln17_2393 = sext i14 %mult_V_3477" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3056 'sext' 'sext_ln17_2393' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3057 [1/1] (0.00ns)   --->   "%shl_ln1273_1110 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_362, i1 0"   --->   Operation 3057 'bitconcatenate' 'shl_ln1273_1110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3058 [1/1] (0.00ns)   --->   "%sext_ln1273_1855 = sext i17 %shl_ln1273_1110"   --->   Operation 3058 'sext' 'sext_ln1273_1855' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3059 [1/1] (0.79ns)   --->   "%r_V_4325 = sub i18 0, i18 %sext_ln1273_1855"   --->   Operation 3059 'sub' 'r_V_4325' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3060 [1/1] (0.00ns)   --->   "%mult_V_3478 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_4325, i32 5, i32 17"   --->   Operation 3060 'partselect' 'mult_V_3478' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3061 [1/1] (0.00ns)   --->   "%sext_ln17_2394 = sext i13 %mult_V_3478" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3061 'sext' 'sext_ln17_2394' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3062 [1/1] (0.80ns)   --->   "%r_V_4326 = sub i19 %r_V_4324, i19 %sext_ln818_937"   --->   Operation 3062 'sub' 'r_V_4326' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3063 [1/1] (0.00ns)   --->   "%mult_V_3479 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4326, i32 5, i32 18"   --->   Operation 3063 'partselect' 'mult_V_3479' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3064 [1/1] (0.79ns)   --->   "%r_V_4327 = sub i19 %sext_ln818_937, i19 %sext_ln1273_1854"   --->   Operation 3064 'sub' 'r_V_4327' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3065 [1/1] (0.00ns)   --->   "%mult_V_3480 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4327, i32 5, i32 18"   --->   Operation 3065 'partselect' 'mult_V_3480' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3066 [1/1] (0.00ns)   --->   "%shl_ln1273_1111 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_362, i3 0"   --->   Operation 3066 'bitconcatenate' 'shl_ln1273_1111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3067 [1/1] (0.00ns)   --->   "%sext_ln1273_1856 = sext i19 %shl_ln1273_1111"   --->   Operation 3067 'sext' 'sext_ln1273_1856' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3068 [1/1] (0.80ns)   --->   "%r_V_4328 = sub i20 %sext_ln1273_1856, i20 %sext_ln818_936"   --->   Operation 3068 'sub' 'r_V_4328' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3069 [1/1] (0.00ns)   --->   "%mult_V_3481 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4328, i32 5, i32 19"   --->   Operation 3069 'partselect' 'mult_V_3481' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3070 [1/1] (0.00ns)   --->   "%sext_ln818_1229 = sext i15 %mult_V_3481"   --->   Operation 3070 'sext' 'sext_ln818_1229' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3071 [1/1] (0.00ns)   --->   "%mult_V_3482 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %a_V_362, i32 2, i32 15"   --->   Operation 3071 'partselect' 'mult_V_3482' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3072 [1/1] (0.00ns)   --->   "%sext_ln17_2397 = sext i14 %mult_V_3482" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3072 'sext' 'sext_ln17_2397' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3073 [1/1] (0.00ns)   --->   "%mult_V_3483 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_362, i32 3, i32 15"   --->   Operation 3073 'partselect' 'mult_V_3483' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3074 [1/1] (0.00ns)   --->   "%sext_ln17_2398 = sext i13 %mult_V_3483" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3074 'sext' 'sext_ln17_2398' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3075 [1/1] (0.79ns)   --->   "%r_V_4329 = add i19 %sext_ln1273_1854, i19 %sext_ln818_937"   --->   Operation 3075 'add' 'r_V_4329' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3076 [1/1] (0.00ns)   --->   "%mult_V_3484 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4329, i32 5, i32 18"   --->   Operation 3076 'partselect' 'mult_V_3484' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3077 [1/1] (0.00ns)   --->   "%sext_ln17_2399 = sext i14 %mult_V_3484" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3077 'sext' 'sext_ln17_2399' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3078 [1/1] (0.79ns)   --->   "%r_V_4330 = sub i19 %sext_ln1273_1854, i19 %sext_ln818_937"   --->   Operation 3078 'sub' 'r_V_4330' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3079 [1/1] (0.00ns)   --->   "%mult_V_3485 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4330, i32 5, i32 18"   --->   Operation 3079 'partselect' 'mult_V_3485' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3080 [1/1] (0.00ns)   --->   "%sext_ln17_2400 = sext i14 %mult_V_3485" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3080 'sext' 'sext_ln17_2400' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3081 [1/1] (0.00ns)   --->   "%a_V_363 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_409"   --->   Operation 3081 'load' 'a_V_363' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3082 [1/1] (0.00ns)   --->   "%sext_ln1273_1857 = sext i16 %a_V_363"   --->   Operation 3082 'sext' 'sext_ln1273_1857' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3083 [1/1] (0.00ns)   --->   "%sext_ln1273_1858 = sext i16 %a_V_363"   --->   Operation 3083 'sext' 'sext_ln1273_1858' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3084 [1/1] (0.00ns)   --->   "%shl_ln1273_1112 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_363, i3 0"   --->   Operation 3084 'bitconcatenate' 'shl_ln1273_1112' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3085 [1/1] (0.00ns)   --->   "%sext_ln1273_1859 = sext i19 %shl_ln1273_1112"   --->   Operation 3085 'sext' 'sext_ln1273_1859' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3086 [1/1] (0.80ns)   --->   "%r_V_4331 = sub i20 0, i20 %sext_ln1273_1859"   --->   Operation 3086 'sub' 'r_V_4331' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3087 [1/1] (0.00ns)   --->   "%mult_V_3486 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4331, i32 5, i32 19"   --->   Operation 3087 'partselect' 'mult_V_3486' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3088 [1/1] (0.00ns)   --->   "%sext_ln818_1230 = sext i15 %mult_V_3486"   --->   Operation 3088 'sext' 'sext_ln818_1230' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3089 [1/1] (0.00ns)   --->   "%mult_V_3487 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_363, i32 4, i32 15"   --->   Operation 3089 'partselect' 'mult_V_3487' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3090 [1/1] (0.00ns)   --->   "%sext_ln17_2401 = sext i12 %mult_V_3487" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3090 'sext' 'sext_ln17_2401' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3091 [1/1] (0.78ns)   --->   "%r_V_4332 = sub i17 0, i17 %sext_ln1273_1857"   --->   Operation 3091 'sub' 'r_V_4332' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3092 [1/1] (0.00ns)   --->   "%mult_V_3488 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_4332, i32 5, i32 16"   --->   Operation 3092 'partselect' 'mult_V_3488' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3093 [1/1] (0.00ns)   --->   "%sext_ln17_2402 = sext i12 %mult_V_3488" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3093 'sext' 'sext_ln17_2402' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3094 [1/1] (0.00ns)   --->   "%shl_ln1273_1113 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_363, i2 0"   --->   Operation 3094 'bitconcatenate' 'shl_ln1273_1113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3095 [1/1] (0.00ns)   --->   "%sext_ln1273_1860 = sext i18 %shl_ln1273_1113"   --->   Operation 3095 'sext' 'sext_ln1273_1860' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3096 [1/1] (0.79ns)   --->   "%r_V_4333 = add i19 %sext_ln1273_1860, i19 %sext_ln1273_1858"   --->   Operation 3096 'add' 'r_V_4333' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3097 [1/1] (0.00ns)   --->   "%mult_V_3489 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4333, i32 5, i32 18"   --->   Operation 3097 'partselect' 'mult_V_3489' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3098 [1/1] (0.00ns)   --->   "%sext_ln17_2403 = sext i14 %mult_V_3489" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3098 'sext' 'sext_ln17_2403' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3099 [1/1] (0.00ns)   --->   "%mult_V_3490 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_363, i32 3, i32 15"   --->   Operation 3099 'partselect' 'mult_V_3490' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3100 [1/1] (0.00ns)   --->   "%sext_ln17_2404 = sext i13 %mult_V_3490" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3100 'sext' 'sext_ln17_2404' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3101 [1/1] (0.00ns)   --->   "%shl_ln1273_1114 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_363, i1 0"   --->   Operation 3101 'bitconcatenate' 'shl_ln1273_1114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3102 [1/1] (0.00ns)   --->   "%sext_ln1273_1861 = sext i17 %shl_ln1273_1114"   --->   Operation 3102 'sext' 'sext_ln1273_1861' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3103 [1/1] (0.79ns)   --->   "%r_V_4334 = sub i18 0, i18 %sext_ln1273_1861"   --->   Operation 3103 'sub' 'r_V_4334' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3104 [1/1] (0.00ns)   --->   "%mult_V_3491 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_4334, i32 5, i32 17"   --->   Operation 3104 'partselect' 'mult_V_3491' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3105 [1/1] (0.00ns)   --->   "%sext_ln17_2405 = sext i13 %mult_V_3491" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3105 'sext' 'sext_ln17_2405' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3106 [1/1] (0.00ns)   --->   "%sext_ln17_2406 = sext i13 %mult_V_3491" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3106 'sext' 'sext_ln17_2406' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3107 [1/1] (0.79ns)   --->   "%r_V_4335 = sub i19 0, i19 %sext_ln1273_1860"   --->   Operation 3107 'sub' 'r_V_4335' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3108 [1/1] (0.00ns)   --->   "%mult_V_3492 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4335, i32 5, i32 18"   --->   Operation 3108 'partselect' 'mult_V_3492' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3109 [1/1] (0.00ns)   --->   "%sext_ln17_2407 = sext i14 %mult_V_3492" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3109 'sext' 'sext_ln17_2407' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3110 [1/1] (0.79ns)   --->   "%r_V_4336 = sub i19 %sext_ln1273_1860, i19 %sext_ln1273_1858"   --->   Operation 3110 'sub' 'r_V_4336' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3111 [1/1] (0.00ns)   --->   "%mult_V_3493 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4336, i32 5, i32 18"   --->   Operation 3111 'partselect' 'mult_V_3493' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3112 [1/1] (0.00ns)   --->   "%sext_ln17_2408 = sext i14 %mult_V_3493" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3112 'sext' 'sext_ln17_2408' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3113 [1/1] (0.00ns)   --->   "%a_V_364 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_410"   --->   Operation 3113 'load' 'a_V_364' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3114 [1/1] (0.00ns)   --->   "%sext_ln1273_1862 = sext i16 %a_V_364"   --->   Operation 3114 'sext' 'sext_ln1273_1862' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3115 [1/1] (0.00ns)   --->   "%sext_ln1273_1863 = sext i16 %a_V_364"   --->   Operation 3115 'sext' 'sext_ln1273_1863' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3116 [1/1] (0.00ns)   --->   "%shl_ln1273_1115 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_364, i2 0"   --->   Operation 3116 'bitconcatenate' 'shl_ln1273_1115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3117 [1/1] (0.00ns)   --->   "%sext_ln1273_1864 = sext i18 %shl_ln1273_1115"   --->   Operation 3117 'sext' 'sext_ln1273_1864' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3118 [1/1] (0.79ns)   --->   "%r_V_4337 = sub i19 %sext_ln1273_1864, i19 %sext_ln1273_1863"   --->   Operation 3118 'sub' 'r_V_4337' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3119 [1/1] (0.00ns)   --->   "%mult_V_3494 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4337, i32 5, i32 18"   --->   Operation 3119 'partselect' 'mult_V_3494' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3120 [1/1] (0.00ns)   --->   "%sext_ln17_2409 = sext i14 %mult_V_3494" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3120 'sext' 'sext_ln17_2409' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3121 [1/1] (0.79ns)   --->   "%r_V_4338 = sub i19 0, i19 %sext_ln1273_1864"   --->   Operation 3121 'sub' 'r_V_4338' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3122 [1/1] (0.00ns)   --->   "%mult_V_3495 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4338, i32 5, i32 18"   --->   Operation 3122 'partselect' 'mult_V_3495' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3123 [1/1] (0.00ns)   --->   "%sext_ln17_2410 = sext i14 %mult_V_3495" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3123 'sext' 'sext_ln17_2410' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3124 [1/1] (0.00ns)   --->   "%shl_ln1273_1116 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_364, i3 0"   --->   Operation 3124 'bitconcatenate' 'shl_ln1273_1116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3125 [1/1] (0.00ns)   --->   "%sext_ln1273_1865 = sext i19 %shl_ln1273_1116"   --->   Operation 3125 'sext' 'sext_ln1273_1865' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3126 [1/1] (0.00ns)   --->   "%shl_ln1273_1117 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_364, i1 0"   --->   Operation 3126 'bitconcatenate' 'shl_ln1273_1117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3127 [1/1] (0.00ns)   --->   "%sext_ln1273_1866 = sext i17 %shl_ln1273_1117"   --->   Operation 3127 'sext' 'sext_ln1273_1866' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3128 [1/1] (0.00ns)   --->   "%sext_ln1273_1867 = sext i17 %shl_ln1273_1117"   --->   Operation 3128 'sext' 'sext_ln1273_1867' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3129 [1/1] (0.80ns)   --->   "%r_V_4339 = sub i20 %sext_ln1273_1867, i20 %sext_ln1273_1865"   --->   Operation 3129 'sub' 'r_V_4339' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3130 [1/1] (0.00ns)   --->   "%mult_V_3496 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4339, i32 5, i32 19"   --->   Operation 3130 'partselect' 'mult_V_3496' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3131 [1/1] (0.00ns)   --->   "%sext_ln818_1232 = sext i15 %mult_V_3496"   --->   Operation 3131 'sext' 'sext_ln818_1232' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3132 [1/1] (0.79ns)   --->   "%r_V_4340 = sub i19 %sext_ln1273_1863, i19 %sext_ln1273_1864"   --->   Operation 3132 'sub' 'r_V_4340' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3133 [1/1] (0.00ns)   --->   "%mult_V_3497 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4340, i32 5, i32 18"   --->   Operation 3133 'partselect' 'mult_V_3497' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3134 [1/1] (0.00ns)   --->   "%mult_V_3498 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_364, i32 4, i32 15"   --->   Operation 3134 'partselect' 'mult_V_3498' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3135 [1/1] (0.00ns)   --->   "%sext_ln17_2411 = sext i12 %mult_V_3498" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3135 'sext' 'sext_ln17_2411' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3136 [1/1] (0.79ns)   --->   "%r_V_4341 = sub i18 0, i18 %sext_ln1273_1866"   --->   Operation 3136 'sub' 'r_V_4341' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3137 [1/1] (0.00ns)   --->   "%mult_V_3499 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_4341, i32 5, i32 17"   --->   Operation 3137 'partselect' 'mult_V_3499' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3138 [1/1] (0.00ns)   --->   "%sext_ln17_2412 = sext i13 %mult_V_3499" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3138 'sext' 'sext_ln17_2412' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3139 [1/1] (0.00ns)   --->   "%sext_ln17_2413 = sext i13 %mult_V_3499" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3139 'sext' 'sext_ln17_2413' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3140 [1/1] (0.80ns)   --->   "%r_V_4342 = add i20 %sext_ln1273_1865, i20 %sext_ln1273_1862"   --->   Operation 3140 'add' 'r_V_4342' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3141 [1/1] (0.00ns)   --->   "%mult_V_3500 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4342, i32 5, i32 19"   --->   Operation 3141 'partselect' 'mult_V_3500' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3142 [1/1] (0.00ns)   --->   "%sext_ln818_1234 = sext i15 %mult_V_3500"   --->   Operation 3142 'sext' 'sext_ln818_1234' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3143 [1/1] (0.00ns)   --->   "%a_V_365 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_411"   --->   Operation 3143 'load' 'a_V_365' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3144 [1/1] (0.00ns)   --->   "%sext_ln1273_1868 = sext i16 %a_V_365"   --->   Operation 3144 'sext' 'sext_ln1273_1868' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3145 [1/1] (0.00ns)   --->   "%sext_ln1273_1869 = sext i16 %a_V_365"   --->   Operation 3145 'sext' 'sext_ln1273_1869' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3146 [1/1] (0.00ns)   --->   "%shl_ln1273_1118 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_365, i3 0"   --->   Operation 3146 'bitconcatenate' 'shl_ln1273_1118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3147 [1/1] (0.00ns)   --->   "%sext_ln1273_1870 = sext i19 %shl_ln1273_1118"   --->   Operation 3147 'sext' 'sext_ln1273_1870' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3148 [1/1] (0.80ns)   --->   "%r_V_4348 = sub i20 0, i20 %sext_ln1273_1870"   --->   Operation 3148 'sub' 'r_V_4348' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3149 [1/1] (0.80ns)   --->   "%r_V_4343 = sub i20 %r_V_4348, i20 %sext_ln1273_1868"   --->   Operation 3149 'sub' 'r_V_4343' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3150 [1/1] (0.00ns)   --->   "%mult_V_3501 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4343, i32 5, i32 19"   --->   Operation 3150 'partselect' 'mult_V_3501' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3151 [1/1] (0.00ns)   --->   "%sext_ln818_1235 = sext i15 %mult_V_3501"   --->   Operation 3151 'sext' 'sext_ln818_1235' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3152 [1/1] (0.00ns)   --->   "%mult_V_3502 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %a_V_365, i32 2, i32 15"   --->   Operation 3152 'partselect' 'mult_V_3502' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3153 [1/1] (0.00ns)   --->   "%sext_ln17_2414 = sext i14 %mult_V_3502" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3153 'sext' 'sext_ln17_2414' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3154 [1/1] (0.80ns)   --->   "%r_V_4344 = sub i20 %sext_ln1273_1868, i20 %sext_ln1273_1870"   --->   Operation 3154 'sub' 'r_V_4344' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3155 [1/1] (0.00ns)   --->   "%mult_V_3503 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4344, i32 5, i32 19"   --->   Operation 3155 'partselect' 'mult_V_3503' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3156 [1/1] (0.00ns)   --->   "%sext_ln818_1236 = sext i15 %mult_V_3503"   --->   Operation 3156 'sext' 'sext_ln818_1236' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3157 [1/1] (0.00ns)   --->   "%shl_ln1273_1119 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_365, i1 0"   --->   Operation 3157 'bitconcatenate' 'shl_ln1273_1119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3158 [1/1] (0.00ns)   --->   "%sext_ln1273_1871 = sext i17 %shl_ln1273_1119"   --->   Operation 3158 'sext' 'sext_ln1273_1871' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3159 [1/1] (0.00ns)   --->   "%sext_ln1273_1872 = sext i17 %shl_ln1273_1119"   --->   Operation 3159 'sext' 'sext_ln1273_1872' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3160 [1/1] (0.79ns)   --->   "%r_V_4345 = sub i18 0, i18 %sext_ln1273_1872"   --->   Operation 3160 'sub' 'r_V_4345' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3161 [1/1] (0.00ns)   --->   "%mult_V_3504 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_4345, i32 5, i32 17"   --->   Operation 3161 'partselect' 'mult_V_3504' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3162 [1/1] (0.00ns)   --->   "%sext_ln17_2415 = sext i13 %mult_V_3504" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3162 'sext' 'sext_ln17_2415' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3163 [1/1] (0.80ns)   --->   "%r_V_4346 = sub i20 %sext_ln1273_1870, i20 %sext_ln1273_1871"   --->   Operation 3163 'sub' 'r_V_4346' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3164 [1/1] (0.00ns)   --->   "%mult_V_3505 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4346, i32 5, i32 19"   --->   Operation 3164 'partselect' 'mult_V_3505' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3165 [1/1] (0.00ns)   --->   "%sext_ln818_1237 = sext i15 %mult_V_3505"   --->   Operation 3165 'sext' 'sext_ln818_1237' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3166 [1/1] (0.00ns)   --->   "%shl_ln1273_1120 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_365, i2 0"   --->   Operation 3166 'bitconcatenate' 'shl_ln1273_1120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3167 [1/1] (0.00ns)   --->   "%sext_ln1273_1873 = sext i18 %shl_ln1273_1120"   --->   Operation 3167 'sext' 'sext_ln1273_1873' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3168 [1/1] (0.79ns)   --->   "%r_V_4347 = sub i19 %sext_ln1273_1869, i19 %sext_ln1273_1873"   --->   Operation 3168 'sub' 'r_V_4347' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3169 [1/1] (0.00ns)   --->   "%mult_V_3506 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4347, i32 5, i32 18"   --->   Operation 3169 'partselect' 'mult_V_3506' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3170 [1/1] (0.00ns)   --->   "%sext_ln17_2416 = sext i14 %mult_V_3506" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3170 'sext' 'sext_ln17_2416' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3171 [1/1] (0.00ns)   --->   "%mult_V_3507 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4348, i32 5, i32 19"   --->   Operation 3171 'partselect' 'mult_V_3507' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3172 [1/1] (0.00ns)   --->   "%sext_ln818_1238 = sext i15 %mult_V_3507"   --->   Operation 3172 'sext' 'sext_ln818_1238' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3173 [1/1] (0.79ns)   --->   "%r_V_4352 = sub i19 0, i19 %sext_ln1273_1873"   --->   Operation 3173 'sub' 'r_V_4352' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3174 [1/1] (0.80ns)   --->   "%r_V_4349 = sub i19 %r_V_4352, i19 %sext_ln1273_1869"   --->   Operation 3174 'sub' 'r_V_4349' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3175 [1/1] (0.00ns)   --->   "%mult_V_3508 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4349, i32 5, i32 18"   --->   Operation 3175 'partselect' 'mult_V_3508' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3176 [1/1] (0.00ns)   --->   "%sext_ln17_2417 = sext i14 %mult_V_3508" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3176 'sext' 'sext_ln17_2417' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3177 [1/1] (0.80ns)   --->   "%r_V_4350 = add i20 %sext_ln1273_1870, i20 %sext_ln1273_1871"   --->   Operation 3177 'add' 'r_V_4350' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3178 [1/1] (0.00ns)   --->   "%mult_V_3509 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4350, i32 5, i32 19"   --->   Operation 3178 'partselect' 'mult_V_3509' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3179 [1/1] (0.00ns)   --->   "%sext_ln818_1239 = sext i15 %mult_V_3509"   --->   Operation 3179 'sext' 'sext_ln818_1239' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3180 [1/1] (0.80ns)   --->   "%r_V_4351 = sub i20 %sext_ln1273_1871, i20 %sext_ln1273_1870"   --->   Operation 3180 'sub' 'r_V_4351' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3181 [1/1] (0.00ns)   --->   "%mult_V_3510 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4351, i32 5, i32 19"   --->   Operation 3181 'partselect' 'mult_V_3510' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3182 [1/1] (0.00ns)   --->   "%sext_ln818_1240 = sext i15 %mult_V_3510"   --->   Operation 3182 'sext' 'sext_ln818_1240' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3183 [1/1] (0.00ns)   --->   "%mult_V_3511 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4352, i32 5, i32 18"   --->   Operation 3183 'partselect' 'mult_V_3511' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3184 [1/1] (0.00ns)   --->   "%sext_ln17_2418 = sext i14 %mult_V_3511" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3184 'sext' 'sext_ln17_2418' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3185 [1/1] (0.79ns)   --->   "%r_V_4353 = add i19 %sext_ln1273_1873, i19 %sext_ln1273_1869"   --->   Operation 3185 'add' 'r_V_4353' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3186 [1/1] (0.00ns)   --->   "%mult_V_3512 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4353, i32 5, i32 18"   --->   Operation 3186 'partselect' 'mult_V_3512' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3187 [1/1] (0.00ns)   --->   "%sext_ln17_2419 = sext i14 %mult_V_3512" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3187 'sext' 'sext_ln17_2419' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3188 [1/1] (0.00ns)   --->   "%a_V_366 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_412"   --->   Operation 3188 'load' 'a_V_366' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3189 [1/1] (0.00ns)   --->   "%sext_ln1273_1874 = sext i16 %a_V_366"   --->   Operation 3189 'sext' 'sext_ln1273_1874' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3190 [1/1] (0.00ns)   --->   "%shl_ln1273_1121 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_366, i2 0"   --->   Operation 3190 'bitconcatenate' 'shl_ln1273_1121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3191 [1/1] (0.00ns)   --->   "%sext_ln1273_1875 = sext i18 %shl_ln1273_1121"   --->   Operation 3191 'sext' 'sext_ln1273_1875' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3192 [1/1] (0.79ns)   --->   "%r_V_4354 = sub i19 %sext_ln1273_1875, i19 %sext_ln1273_1874"   --->   Operation 3192 'sub' 'r_V_4354' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3193 [1/1] (0.00ns)   --->   "%mult_V_3513 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4354, i32 5, i32 18"   --->   Operation 3193 'partselect' 'mult_V_3513' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3194 [1/1] (0.00ns)   --->   "%sext_ln17_2420 = sext i14 %mult_V_3513" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3194 'sext' 'sext_ln17_2420' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3195 [1/1] (0.79ns)   --->   "%r_V_4355 = sub i19 0, i19 %sext_ln1273_1875"   --->   Operation 3195 'sub' 'r_V_4355' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3196 [1/1] (0.00ns)   --->   "%mult_V_3514 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4355, i32 5, i32 18"   --->   Operation 3196 'partselect' 'mult_V_3514' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3197 [1/1] (0.00ns)   --->   "%sext_ln818_1241 = sext i14 %mult_V_3514"   --->   Operation 3197 'sext' 'sext_ln818_1241' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3198 [1/1] (0.00ns)   --->   "%sext_ln17_2421 = sext i14 %mult_V_3514" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3198 'sext' 'sext_ln17_2421' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3199 [1/1] (0.00ns)   --->   "%mult_V_3515 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %a_V_366, i32 5, i32 15"   --->   Operation 3199 'partselect' 'mult_V_3515' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3200 [1/1] (0.00ns)   --->   "%sext_ln17_2422 = sext i11 %mult_V_3515" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3200 'sext' 'sext_ln17_2422' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3201 [1/1] (0.00ns)   --->   "%sext_ln17_2423 = sext i11 %mult_V_3515" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3201 'sext' 'sext_ln17_2423' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3202 [1/1] (0.79ns)   --->   "%r_V_4356 = add i19 %sext_ln1273_1875, i19 %sext_ln1273_1874"   --->   Operation 3202 'add' 'r_V_4356' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3203 [1/1] (0.00ns)   --->   "%mult_V_3516 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4356, i32 5, i32 18"   --->   Operation 3203 'partselect' 'mult_V_3516' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3204 [1/1] (0.00ns)   --->   "%sext_ln818_1242 = sext i14 %mult_V_3516"   --->   Operation 3204 'sext' 'sext_ln818_1242' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3205 [1/1] (0.00ns)   --->   "%mult_V_3517 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %a_V_366, i32 2, i32 15"   --->   Operation 3205 'partselect' 'mult_V_3517' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3206 [1/1] (0.00ns)   --->   "%sext_ln17_2424 = sext i14 %mult_V_3517" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3206 'sext' 'sext_ln17_2424' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3207 [1/1] (0.79ns)   --->   "%r_V_4357 = sub i19 %sext_ln1273_1874, i19 %sext_ln1273_1875"   --->   Operation 3207 'sub' 'r_V_4357' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3208 [1/1] (0.00ns)   --->   "%mult_V_3518 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4357, i32 5, i32 18"   --->   Operation 3208 'partselect' 'mult_V_3518' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3209 [1/1] (0.00ns)   --->   "%sext_ln17_2425 = sext i14 %mult_V_3518" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3209 'sext' 'sext_ln17_2425' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3210 [1/1] (0.00ns)   --->   "%shl_ln1273_1122 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_366, i3 0"   --->   Operation 3210 'bitconcatenate' 'shl_ln1273_1122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3211 [1/1] (0.00ns)   --->   "%sext_ln1273_1876 = sext i19 %shl_ln1273_1122"   --->   Operation 3211 'sext' 'sext_ln1273_1876' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3212 [1/1] (0.00ns)   --->   "%shl_ln1273_1123 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_366, i1 0"   --->   Operation 3212 'bitconcatenate' 'shl_ln1273_1123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3213 [1/1] (0.00ns)   --->   "%sext_ln1273_1877 = sext i17 %shl_ln1273_1123"   --->   Operation 3213 'sext' 'sext_ln1273_1877' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3214 [1/1] (0.80ns)   --->   "%r_V_4358 = sub i20 %sext_ln1273_1876, i20 %sext_ln1273_1877"   --->   Operation 3214 'sub' 'r_V_4358' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3215 [1/1] (0.00ns)   --->   "%mult_V_3519 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4358, i32 5, i32 19"   --->   Operation 3215 'partselect' 'mult_V_3519' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3216 [1/1] (0.00ns)   --->   "%sext_ln818_1243 = sext i15 %mult_V_3519"   --->   Operation 3216 'sext' 'sext_ln818_1243' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3217 [1/1] (0.80ns)   --->   "%r_V_4359 = sub i20 %sext_ln1273_1877, i20 %sext_ln1273_1876"   --->   Operation 3217 'sub' 'r_V_4359' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3218 [1/1] (0.00ns)   --->   "%mult_V_3520 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4359, i32 5, i32 19"   --->   Operation 3218 'partselect' 'mult_V_3520' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3219 [1/1] (0.00ns)   --->   "%sext_ln818_1244 = sext i15 %mult_V_3520"   --->   Operation 3219 'sext' 'sext_ln818_1244' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3220 [1/1] (0.00ns)   --->   "%a_V_367 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_413"   --->   Operation 3220 'load' 'a_V_367' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3221 [1/1] (0.00ns)   --->   "%sext_ln1273_1878 = sext i16 %a_V_367"   --->   Operation 3221 'sext' 'sext_ln1273_1878' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3222 [1/1] (0.00ns)   --->   "%sext_ln1273_1879 = sext i16 %a_V_367"   --->   Operation 3222 'sext' 'sext_ln1273_1879' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3223 [1/1] (0.00ns)   --->   "%sext_ln1273_1880 = sext i16 %a_V_367"   --->   Operation 3223 'sext' 'sext_ln1273_1880' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3224 [1/1] (0.00ns)   --->   "%shl_ln1273_1124 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_367, i3 0"   --->   Operation 3224 'bitconcatenate' 'shl_ln1273_1124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3225 [1/1] (0.00ns)   --->   "%sext_ln1273_1881 = sext i19 %shl_ln1273_1124"   --->   Operation 3225 'sext' 'sext_ln1273_1881' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3226 [1/1] (0.00ns)   --->   "%shl_ln1273_1125 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_367, i1 0"   --->   Operation 3226 'bitconcatenate' 'shl_ln1273_1125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3227 [1/1] (0.00ns)   --->   "%sext_ln1273_1882 = sext i17 %shl_ln1273_1125"   --->   Operation 3227 'sext' 'sext_ln1273_1882' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3228 [1/1] (0.80ns)   --->   "%r_V_4360 = sub i20 %sext_ln1273_1882, i20 %sext_ln1273_1881"   --->   Operation 3228 'sub' 'r_V_4360' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3229 [1/1] (0.00ns)   --->   "%mult_V_3521 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4360, i32 5, i32 19"   --->   Operation 3229 'partselect' 'mult_V_3521' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3230 [1/1] (0.00ns)   --->   "%sext_ln818_1245 = sext i15 %mult_V_3521"   --->   Operation 3230 'sext' 'sext_ln818_1245' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3231 [1/1] (0.00ns)   --->   "%mult_V_3522 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_367, i32 3, i32 15"   --->   Operation 3231 'partselect' 'mult_V_3522' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3232 [1/1] (0.00ns)   --->   "%sext_ln17_2426 = sext i13 %mult_V_3522" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3232 'sext' 'sext_ln17_2426' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3233 [1/1] (0.78ns)   --->   "%r_V_4361 = sub i17 0, i17 %sext_ln1273_1879"   --->   Operation 3233 'sub' 'r_V_4361' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3234 [1/1] (0.00ns)   --->   "%mult_V_3523 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_4361, i32 5, i32 16"   --->   Operation 3234 'partselect' 'mult_V_3523' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3235 [1/1] (0.00ns)   --->   "%sext_ln17_2427 = sext i12 %mult_V_3523" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3235 'sext' 'sext_ln17_2427' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3236 [1/1] (0.00ns)   --->   "%shl_ln1273_1126 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_367, i2 0"   --->   Operation 3236 'bitconcatenate' 'shl_ln1273_1126' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3237 [1/1] (0.00ns)   --->   "%sext_ln1273_1883 = sext i18 %shl_ln1273_1126"   --->   Operation 3237 'sext' 'sext_ln1273_1883' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3238 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_2531 = sub i19 0, i19 %sext_ln1273_1883"   --->   Operation 3238 'sub' 'sub_ln1273_2531' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3239 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_4362 = sub i19 %sub_ln1273_2531, i19 %sext_ln1273_1880"   --->   Operation 3239 'sub' 'r_V_4362' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3240 [1/1] (0.00ns)   --->   "%mult_V_3524 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4362, i32 5, i32 18"   --->   Operation 3240 'partselect' 'mult_V_3524' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3241 [1/1] (0.00ns)   --->   "%sext_ln17_2428 = sext i14 %mult_V_3524" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3241 'sext' 'sext_ln17_2428' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3242 [1/1] (0.00ns)   --->   "%mult_V_3525 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %a_V_367, i32 5, i32 15"   --->   Operation 3242 'partselect' 'mult_V_3525' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3243 [1/1] (0.00ns)   --->   "%sext_ln17_2429 = sext i11 %mult_V_3525" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3243 'sext' 'sext_ln17_2429' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3244 [1/1] (0.79ns)   --->   "%r_V_4363 = sub i19 %sext_ln1273_1883, i19 %sext_ln1273_1880"   --->   Operation 3244 'sub' 'r_V_4363' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3245 [1/1] (0.00ns)   --->   "%mult_V_3526 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4363, i32 5, i32 18"   --->   Operation 3245 'partselect' 'mult_V_3526' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3246 [1/1] (0.79ns)   --->   "%r_V_4364 = sub i19 %sext_ln1273_1880, i19 %sext_ln1273_1883"   --->   Operation 3246 'sub' 'r_V_4364' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3247 [1/1] (0.00ns)   --->   "%mult_V_3527 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4364, i32 5, i32 18"   --->   Operation 3247 'partselect' 'mult_V_3527' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3248 [1/1] (0.00ns)   --->   "%sext_ln17_2431 = sext i14 %mult_V_3527" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3248 'sext' 'sext_ln17_2431' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3249 [1/1] (0.80ns)   --->   "%r_V_4365 = sub i20 %sext_ln1273_1881, i20 %sext_ln1273_1882"   --->   Operation 3249 'sub' 'r_V_4365' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3250 [1/1] (0.00ns)   --->   "%mult_V_3528 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4365, i32 5, i32 19"   --->   Operation 3250 'partselect' 'mult_V_3528' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3251 [1/1] (0.00ns)   --->   "%sext_ln818_1246 = sext i15 %mult_V_3528"   --->   Operation 3251 'sext' 'sext_ln818_1246' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3252 [1/1] (0.80ns)   --->   "%r_V_4366 = sub i20 %sext_ln1273_1878, i20 %sext_ln1273_1881"   --->   Operation 3252 'sub' 'r_V_4366' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3253 [1/1] (0.00ns)   --->   "%mult_V_3529 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4366, i32 5, i32 19"   --->   Operation 3253 'partselect' 'mult_V_3529' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3254 [1/1] (0.00ns)   --->   "%sext_ln818_1247 = sext i15 %mult_V_3529"   --->   Operation 3254 'sext' 'sext_ln818_1247' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3255 [1/1] (0.00ns)   --->   "%mult_V_3530 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %a_V_367, i32 2, i32 15"   --->   Operation 3255 'partselect' 'mult_V_3530' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3256 [1/1] (0.00ns)   --->   "%sext_ln17_2432 = sext i14 %mult_V_3530" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3256 'sext' 'sext_ln17_2432' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3257 [1/1] (0.00ns)   --->   "%a_V_368 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_414"   --->   Operation 3257 'load' 'a_V_368' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3258 [1/1] (0.00ns)   --->   "%sext_ln1273_1884 = sext i16 %a_V_368"   --->   Operation 3258 'sext' 'sext_ln1273_1884' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3259 [1/1] (0.00ns)   --->   "%sext_ln1273_1885 = sext i16 %a_V_368"   --->   Operation 3259 'sext' 'sext_ln1273_1885' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3260 [1/1] (0.00ns)   --->   "%shl_ln1273_1127 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_368, i2 0"   --->   Operation 3260 'bitconcatenate' 'shl_ln1273_1127' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3261 [1/1] (0.00ns)   --->   "%sext_ln1273_1886 = sext i18 %shl_ln1273_1127"   --->   Operation 3261 'sext' 'sext_ln1273_1886' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3262 [1/1] (0.79ns)   --->   "%r_V_4367 = sub i19 0, i19 %sext_ln1273_1886"   --->   Operation 3262 'sub' 'r_V_4367' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3263 [1/1] (0.00ns)   --->   "%mult_V_3531 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4367, i32 5, i32 18"   --->   Operation 3263 'partselect' 'mult_V_3531' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3264 [1/1] (0.00ns)   --->   "%sext_ln17_2433 = sext i14 %mult_V_3531" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3264 'sext' 'sext_ln17_2433' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3265 [1/1] (0.00ns)   --->   "%mult_V_3532 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %a_V_368, i32 5, i32 15"   --->   Operation 3265 'partselect' 'mult_V_3532' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3266 [1/1] (0.00ns)   --->   "%sext_ln17_2434 = sext i11 %mult_V_3532" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3266 'sext' 'sext_ln17_2434' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3267 [1/1] (0.79ns)   --->   "%r_V_4368 = sub i19 %sext_ln1273_1885, i19 %sext_ln1273_1886"   --->   Operation 3267 'sub' 'r_V_4368' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3268 [1/1] (0.00ns)   --->   "%mult_V_3533 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4368, i32 5, i32 18"   --->   Operation 3268 'partselect' 'mult_V_3533' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3269 [1/1] (0.00ns)   --->   "%sext_ln17_2435 = sext i14 %mult_V_3533" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3269 'sext' 'sext_ln17_2435' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3270 [1/1] (0.00ns)   --->   "%shl_ln1273_1128 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_368, i3 0"   --->   Operation 3270 'bitconcatenate' 'shl_ln1273_1128' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3271 [1/1] (0.00ns)   --->   "%sext_ln1273_1887 = sext i19 %shl_ln1273_1128"   --->   Operation 3271 'sext' 'sext_ln1273_1887' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3272 [1/1] (0.80ns)   --->   "%r_V_4369 = sub i20 %sext_ln1273_1884, i20 %sext_ln1273_1887"   --->   Operation 3272 'sub' 'r_V_4369' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3273 [1/1] (0.00ns)   --->   "%mult_V_3534 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4369, i32 5, i32 19"   --->   Operation 3273 'partselect' 'mult_V_3534' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3274 [1/1] (0.79ns)   --->   "%r_V_4370 = add i19 %sext_ln1273_1886, i19 %sext_ln1273_1885"   --->   Operation 3274 'add' 'r_V_4370' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3275 [1/1] (0.00ns)   --->   "%mult_V_3535 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4370, i32 5, i32 18"   --->   Operation 3275 'partselect' 'mult_V_3535' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3276 [1/1] (0.00ns)   --->   "%sext_ln17_2436 = sext i14 %mult_V_3535" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3276 'sext' 'sext_ln17_2436' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3277 [1/1] (0.80ns)   --->   "%r_V_4371 = sub i20 0, i20 %sext_ln1273_1887"   --->   Operation 3277 'sub' 'r_V_4371' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3278 [1/1] (0.00ns)   --->   "%mult_V_3536 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4371, i32 5, i32 19"   --->   Operation 3278 'partselect' 'mult_V_3536' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3279 [1/1] (0.00ns)   --->   "%sext_ln818_1249 = sext i15 %mult_V_3536"   --->   Operation 3279 'sext' 'sext_ln818_1249' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3280 [1/1] (0.00ns)   --->   "%mult_V_3537 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %a_V_368, i32 2, i32 15"   --->   Operation 3280 'partselect' 'mult_V_3537' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3281 [1/1] (0.00ns)   --->   "%sext_ln17_2437 = sext i14 %mult_V_3537" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3281 'sext' 'sext_ln17_2437' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3282 [1/1] (0.80ns)   --->   "%r_V_4372 = sub i19 %r_V_4367, i19 %sext_ln1273_1885"   --->   Operation 3282 'sub' 'r_V_4372' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3283 [1/1] (0.00ns)   --->   "%mult_V_3538 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4372, i32 5, i32 18"   --->   Operation 3283 'partselect' 'mult_V_3538' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3284 [1/1] (0.00ns)   --->   "%sext_ln17_2438 = sext i14 %mult_V_3538" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3284 'sext' 'sext_ln17_2438' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3285 [1/1] (0.00ns)   --->   "%shl_ln1273_1129 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_368, i1 0"   --->   Operation 3285 'bitconcatenate' 'shl_ln1273_1129' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3286 [1/1] (0.00ns)   --->   "%sext_ln1273_1888 = sext i17 %shl_ln1273_1129"   --->   Operation 3286 'sext' 'sext_ln1273_1888' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3287 [1/1] (0.80ns)   --->   "%r_V_4373 = sub i20 %sext_ln1273_1887, i20 %sext_ln1273_1888"   --->   Operation 3287 'sub' 'r_V_4373' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3288 [1/1] (0.00ns)   --->   "%mult_V_3539 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4373, i32 5, i32 19"   --->   Operation 3288 'partselect' 'mult_V_3539' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3289 [1/1] (0.00ns)   --->   "%sext_ln818_1250 = sext i15 %mult_V_3539"   --->   Operation 3289 'sext' 'sext_ln818_1250' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3290 [1/1] (0.00ns)   --->   "%a_V_369 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_415"   --->   Operation 3290 'load' 'a_V_369' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3291 [1/1] (0.00ns)   --->   "%sext_ln1273_1889 = sext i16 %a_V_369"   --->   Operation 3291 'sext' 'sext_ln1273_1889' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3292 [1/1] (0.00ns)   --->   "%sext_ln1273_1890 = sext i16 %a_V_369"   --->   Operation 3292 'sext' 'sext_ln1273_1890' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3293 [1/1] (0.00ns)   --->   "%sext_ln1273_1891 = sext i16 %a_V_369"   --->   Operation 3293 'sext' 'sext_ln1273_1891' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3294 [1/1] (0.00ns)   --->   "%sext_ln1273_1892 = sext i16 %a_V_369"   --->   Operation 3294 'sext' 'sext_ln1273_1892' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3295 [1/1] (0.00ns)   --->   "%shl_ln1273_1130 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_369, i2 0"   --->   Operation 3295 'bitconcatenate' 'shl_ln1273_1130' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3296 [1/1] (0.00ns)   --->   "%sext_ln1273_1893 = sext i18 %shl_ln1273_1130"   --->   Operation 3296 'sext' 'sext_ln1273_1893' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3297 [1/1] (0.79ns)   --->   "%r_V_4374 = add i19 %sext_ln1273_1893, i19 %sext_ln1273_1892"   --->   Operation 3297 'add' 'r_V_4374' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3298 [1/1] (0.00ns)   --->   "%mult_V_3540 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4374, i32 5, i32 18"   --->   Operation 3298 'partselect' 'mult_V_3540' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3299 [1/1] (0.00ns)   --->   "%sext_ln17_2439 = sext i14 %mult_V_3540" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3299 'sext' 'sext_ln17_2439' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3300 [1/1] (0.79ns)   --->   "%r_V_4375 = sub i19 0, i19 %sext_ln1273_1893"   --->   Operation 3300 'sub' 'r_V_4375' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3301 [1/1] (0.00ns)   --->   "%mult_V_3541 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4375, i32 5, i32 18"   --->   Operation 3301 'partselect' 'mult_V_3541' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3302 [1/1] (0.00ns)   --->   "%sext_ln17_2440 = sext i14 %mult_V_3541" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3302 'sext' 'sext_ln17_2440' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3303 [1/1] (0.00ns)   --->   "%shl_ln1273_1131 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_369, i3 0"   --->   Operation 3303 'bitconcatenate' 'shl_ln1273_1131' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3304 [1/1] (0.00ns)   --->   "%sext_ln1273_1894 = sext i19 %shl_ln1273_1131"   --->   Operation 3304 'sext' 'sext_ln1273_1894' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3305 [1/1] (0.80ns)   --->   "%r_V_4376 = sub i20 %sext_ln1273_1894, i20 %sext_ln1273_1891"   --->   Operation 3305 'sub' 'r_V_4376' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3306 [1/1] (0.00ns)   --->   "%mult_V_3542 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4376, i32 5, i32 19"   --->   Operation 3306 'partselect' 'mult_V_3542' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3307 [1/1] (0.00ns)   --->   "%sext_ln818_1251 = sext i15 %mult_V_3542"   --->   Operation 3307 'sext' 'sext_ln818_1251' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3308 [1/1] (0.80ns)   --->   "%r_V_4377 = sub i20 %sext_ln1273_1891, i20 %sext_ln1273_1894"   --->   Operation 3308 'sub' 'r_V_4377' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3309 [1/1] (0.00ns)   --->   "%mult_V_3543 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4377, i32 5, i32 19"   --->   Operation 3309 'partselect' 'mult_V_3543' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3310 [1/1] (0.00ns)   --->   "%sext_ln818_1252 = sext i15 %mult_V_3543"   --->   Operation 3310 'sext' 'sext_ln818_1252' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3311 [1/1] (0.79ns)   --->   "%r_V_4378 = sub i19 %sext_ln1273_1892, i19 %sext_ln1273_1893"   --->   Operation 3311 'sub' 'r_V_4378' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3312 [1/1] (0.00ns)   --->   "%mult_V_3544 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4378, i32 5, i32 18"   --->   Operation 3312 'partselect' 'mult_V_3544' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3313 [1/1] (0.00ns)   --->   "%sext_ln17_2441 = sext i14 %mult_V_3544" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3313 'sext' 'sext_ln17_2441' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3314 [1/1] (0.78ns)   --->   "%r_V_4379 = sub i17 0, i17 %sext_ln1273_1890"   --->   Operation 3314 'sub' 'r_V_4379' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3315 [1/1] (0.00ns)   --->   "%mult_V_3545 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_4379, i32 5, i32 16"   --->   Operation 3315 'partselect' 'mult_V_3545' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3316 [1/1] (0.00ns)   --->   "%sext_ln17_2442 = sext i12 %mult_V_3545" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3316 'sext' 'sext_ln17_2442' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3317 [1/1] (0.00ns)   --->   "%shl_ln1273_1132 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_369, i1 0"   --->   Operation 3317 'bitconcatenate' 'shl_ln1273_1132' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3318 [1/1] (0.00ns)   --->   "%sext_ln1273_1895 = sext i17 %shl_ln1273_1132"   --->   Operation 3318 'sext' 'sext_ln1273_1895' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3319 [1/1] (0.80ns)   --->   "%r_V_4380 = add i20 %sext_ln1273_1894, i20 %sext_ln1273_1895"   --->   Operation 3319 'add' 'r_V_4380' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3320 [1/1] (0.00ns)   --->   "%mult_V_3546 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4380, i32 5, i32 19"   --->   Operation 3320 'partselect' 'mult_V_3546' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3321 [1/1] (0.00ns)   --->   "%sext_ln818_1253 = sext i15 %mult_V_3546"   --->   Operation 3321 'sext' 'sext_ln818_1253' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3322 [1/1] (0.80ns)   --->   "%r_V_4381 = sub i20 %sext_ln1273_1895, i20 %sext_ln1273_1894"   --->   Operation 3322 'sub' 'r_V_4381' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3323 [1/1] (0.00ns)   --->   "%mult_V_3547 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4381, i32 5, i32 19"   --->   Operation 3323 'partselect' 'mult_V_3547' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3324 [1/1] (0.00ns)   --->   "%sext_ln818_1254 = sext i15 %mult_V_3547"   --->   Operation 3324 'sext' 'sext_ln818_1254' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3325 [1/1] (0.80ns)   --->   "%r_V_4382 = sub i19 %r_V_4375, i19 %sext_ln1273_1892"   --->   Operation 3325 'sub' 'r_V_4382' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3326 [1/1] (0.00ns)   --->   "%mult_V_3548 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4382, i32 5, i32 18"   --->   Operation 3326 'partselect' 'mult_V_3548' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3327 [1/1] (0.00ns)   --->   "%sext_ln17_2443 = sext i14 %mult_V_3548" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3327 'sext' 'sext_ln17_2443' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3328 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_2550 = sub i20 0, i20 %sext_ln1273_1894"   --->   Operation 3328 'sub' 'sub_ln1273_2550' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3329 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_4383 = sub i20 %sub_ln1273_2550, i20 %sext_ln1273_1891"   --->   Operation 3329 'sub' 'r_V_4383' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3330 [1/1] (0.00ns)   --->   "%mult_V_3549 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4383, i32 5, i32 19"   --->   Operation 3330 'partselect' 'mult_V_3549' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3331 [1/1] (0.00ns)   --->   "%sext_ln818_1255 = sext i15 %mult_V_3549"   --->   Operation 3331 'sext' 'sext_ln818_1255' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3332 [1/1] (1.94ns)   --->   "%r_V_4384 = mul i21 %sext_ln1273_1889, i21 11"   --->   Operation 3332 'mul' 'r_V_4384' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3333 [1/1] (0.00ns)   --->   "%mult_V_3550 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_4384, i32 5, i32 20"   --->   Operation 3333 'partselect' 'mult_V_3550' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3334 [1/1] (0.79ns)   --->   "%r_V_4385 = sub i19 %sext_ln1273_1893, i19 %sext_ln1273_1892"   --->   Operation 3334 'sub' 'r_V_4385' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3335 [1/1] (0.00ns)   --->   "%mult_V_3551 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4385, i32 5, i32 18"   --->   Operation 3335 'partselect' 'mult_V_3551' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3336 [1/1] (0.00ns)   --->   "%sext_ln17_2444 = sext i14 %mult_V_3551" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3336 'sext' 'sext_ln17_2444' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3337 [1/1] (0.00ns)   --->   "%mult_V_3552 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_369, i32 4, i32 15"   --->   Operation 3337 'partselect' 'mult_V_3552' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3338 [1/1] (0.00ns)   --->   "%sext_ln17_2445 = sext i12 %mult_V_3552" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3338 'sext' 'sext_ln17_2445' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3339 [1/1] (0.00ns)   --->   "%a_V_370 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_416"   --->   Operation 3339 'load' 'a_V_370' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3340 [1/1] (0.00ns)   --->   "%sext_ln1273_1896 = sext i16 %a_V_370"   --->   Operation 3340 'sext' 'sext_ln1273_1896' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3341 [1/1] (0.00ns)   --->   "%sext_ln1273_1897 = sext i16 %a_V_370"   --->   Operation 3341 'sext' 'sext_ln1273_1897' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3342 [1/1] (0.00ns)   --->   "%shl_ln1273_1133 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_370, i1 0"   --->   Operation 3342 'bitconcatenate' 'shl_ln1273_1133' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3343 [1/1] (0.00ns)   --->   "%sext_ln1273_1898 = sext i17 %shl_ln1273_1133"   --->   Operation 3343 'sext' 'sext_ln1273_1898' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3344 [1/1] (0.79ns)   --->   "%r_V_4386 = sub i18 0, i18 %sext_ln1273_1898"   --->   Operation 3344 'sub' 'r_V_4386' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3345 [1/1] (0.00ns)   --->   "%mult_V_3553 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_4386, i32 5, i32 17"   --->   Operation 3345 'partselect' 'mult_V_3553' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3346 [1/1] (0.00ns)   --->   "%sext_ln17_2446 = sext i13 %mult_V_3553" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3346 'sext' 'sext_ln17_2446' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3347 [1/1] (0.00ns)   --->   "%shl_ln1273_1134 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_370, i2 0"   --->   Operation 3347 'bitconcatenate' 'shl_ln1273_1134' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3348 [1/1] (0.00ns)   --->   "%sext_ln1273_1899 = sext i18 %shl_ln1273_1134"   --->   Operation 3348 'sext' 'sext_ln1273_1899' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3349 [1/1] (0.79ns)   --->   "%r_V_4390 = sub i19 0, i19 %sext_ln1273_1899"   --->   Operation 3349 'sub' 'r_V_4390' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3350 [1/1] (0.80ns)   --->   "%r_V_4387 = sub i19 %r_V_4390, i19 %sext_ln1273_1897"   --->   Operation 3350 'sub' 'r_V_4387' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3351 [1/1] (0.00ns)   --->   "%mult_V_3554 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4387, i32 5, i32 18"   --->   Operation 3351 'partselect' 'mult_V_3554' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3352 [1/1] (0.00ns)   --->   "%sext_ln17_2447 = sext i14 %mult_V_3554" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3352 'sext' 'sext_ln17_2447' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3353 [1/1] (0.79ns)   --->   "%r_V_4388 = sub i19 %sext_ln1273_1897, i19 %sext_ln1273_1899"   --->   Operation 3353 'sub' 'r_V_4388' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3354 [1/1] (0.00ns)   --->   "%mult_V_3555 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4388, i32 5, i32 18"   --->   Operation 3354 'partselect' 'mult_V_3555' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3355 [1/1] (0.00ns)   --->   "%shl_ln1273_1135 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_370, i3 0"   --->   Operation 3355 'bitconcatenate' 'shl_ln1273_1135' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3356 [1/1] (0.00ns)   --->   "%sext_ln1273_1900 = sext i19 %shl_ln1273_1135"   --->   Operation 3356 'sext' 'sext_ln1273_1900' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3357 [1/1] (0.80ns)   --->   "%r_V_4389 = sub i20 %sext_ln1273_1896, i20 %sext_ln1273_1900"   --->   Operation 3357 'sub' 'r_V_4389' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3358 [1/1] (0.00ns)   --->   "%mult_V_3556 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4389, i32 5, i32 19"   --->   Operation 3358 'partselect' 'mult_V_3556' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3359 [1/1] (0.00ns)   --->   "%sext_ln818_1257 = sext i15 %mult_V_3556"   --->   Operation 3359 'sext' 'sext_ln818_1257' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3360 [1/1] (0.00ns)   --->   "%mult_V_3557 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4390, i32 5, i32 18"   --->   Operation 3360 'partselect' 'mult_V_3557' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3361 [1/1] (0.00ns)   --->   "%sext_ln17_2448 = sext i14 %mult_V_3557" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3361 'sext' 'sext_ln17_2448' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3362 [1/1] (0.79ns)   --->   "%r_V_4391 = sub i19 %sext_ln1273_1899, i19 %sext_ln1273_1897"   --->   Operation 3362 'sub' 'r_V_4391' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3363 [1/1] (0.00ns)   --->   "%mult_V_3558 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4391, i32 5, i32 18"   --->   Operation 3363 'partselect' 'mult_V_3558' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3364 [1/1] (0.00ns)   --->   "%sext_ln818_1258 = sext i14 %mult_V_3558"   --->   Operation 3364 'sext' 'sext_ln818_1258' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3365 [1/1] (0.00ns)   --->   "%mult_V_3559 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_370, i32 3, i32 15"   --->   Operation 3365 'partselect' 'mult_V_3559' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3366 [1/1] (0.00ns)   --->   "%sext_ln17_2449 = sext i13 %mult_V_3559" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3366 'sext' 'sext_ln17_2449' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3367 [1/1] (0.00ns)   --->   "%a_V_371 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_417"   --->   Operation 3367 'load' 'a_V_371' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3368 [1/1] (0.00ns)   --->   "%sext_ln1273_1901 = sext i16 %a_V_371"   --->   Operation 3368 'sext' 'sext_ln1273_1901' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3369 [1/1] (0.00ns)   --->   "%sext_ln1273_1902 = sext i16 %a_V_371"   --->   Operation 3369 'sext' 'sext_ln1273_1902' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3370 [1/1] (0.00ns)   --->   "%shl_ln1273_1136 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_371, i3 0"   --->   Operation 3370 'bitconcatenate' 'shl_ln1273_1136' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3371 [1/1] (0.00ns)   --->   "%sext_ln1273_1903 = sext i19 %shl_ln1273_1136"   --->   Operation 3371 'sext' 'sext_ln1273_1903' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3372 [1/1] (0.00ns)   --->   "%shl_ln1273_1137 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_371, i1 0"   --->   Operation 3372 'bitconcatenate' 'shl_ln1273_1137' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3373 [1/1] (0.00ns)   --->   "%sext_ln1273_1904 = sext i17 %shl_ln1273_1137"   --->   Operation 3373 'sext' 'sext_ln1273_1904' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3374 [1/1] (0.80ns)   --->   "%r_V_4392 = sub i20 %sext_ln1273_1904, i20 %sext_ln1273_1903"   --->   Operation 3374 'sub' 'r_V_4392' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3375 [1/1] (0.00ns)   --->   "%mult_V_3560 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4392, i32 5, i32 19"   --->   Operation 3375 'partselect' 'mult_V_3560' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3376 [1/1] (0.00ns)   --->   "%sext_ln818_1259 = sext i15 %mult_V_3560"   --->   Operation 3376 'sext' 'sext_ln818_1259' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3377 [1/1] (0.00ns)   --->   "%shl_ln1273_1138 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_371, i2 0"   --->   Operation 3377 'bitconcatenate' 'shl_ln1273_1138' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3378 [1/1] (0.00ns)   --->   "%sext_ln1273_1905 = sext i18 %shl_ln1273_1138"   --->   Operation 3378 'sext' 'sext_ln1273_1905' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3379 [1/1] (0.79ns)   --->   "%r_V_4396 = sub i19 0, i19 %sext_ln1273_1905"   --->   Operation 3379 'sub' 'r_V_4396' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3380 [1/1] (0.80ns)   --->   "%r_V_4393 = sub i19 %r_V_4396, i19 %sext_ln1273_1902"   --->   Operation 3380 'sub' 'r_V_4393' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3381 [1/1] (0.00ns)   --->   "%mult_V_3561 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4393, i32 5, i32 18"   --->   Operation 3381 'partselect' 'mult_V_3561' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3382 [1/1] (0.00ns)   --->   "%sext_ln17_2450 = sext i14 %mult_V_3561" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3382 'sext' 'sext_ln17_2450' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3383 [1/1] (0.80ns)   --->   "%r_V_4394 = sub i20 %sext_ln1273_1901, i20 %sext_ln1273_1903"   --->   Operation 3383 'sub' 'r_V_4394' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3384 [1/1] (0.00ns)   --->   "%mult_V_3562 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4394, i32 5, i32 19"   --->   Operation 3384 'partselect' 'mult_V_3562' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3385 [1/1] (0.00ns)   --->   "%sext_ln818_1260 = sext i15 %mult_V_3562"   --->   Operation 3385 'sext' 'sext_ln818_1260' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3386 [1/1] (0.79ns)   --->   "%r_V_4395 = sub i19 %sext_ln1273_1902, i19 %sext_ln1273_1905"   --->   Operation 3386 'sub' 'r_V_4395' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3387 [1/1] (0.00ns)   --->   "%mult_V_3563 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4395, i32 5, i32 18"   --->   Operation 3387 'partselect' 'mult_V_3563' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3388 [1/1] (0.00ns)   --->   "%sext_ln17_2451 = sext i14 %mult_V_3563" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3388 'sext' 'sext_ln17_2451' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3389 [1/1] (0.00ns)   --->   "%mult_V_3564 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4396, i32 5, i32 18"   --->   Operation 3389 'partselect' 'mult_V_3564' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3390 [1/1] (0.00ns)   --->   "%sext_ln17_2452 = sext i14 %mult_V_3564" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3390 'sext' 'sext_ln17_2452' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3391 [1/1] (0.00ns)   --->   "%a_V_372 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_285"   --->   Operation 3391 'load' 'a_V_372' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3392 [1/1] (0.00ns)   --->   "%sext_ln1273_1906 = sext i16 %a_V_372"   --->   Operation 3392 'sext' 'sext_ln1273_1906' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3393 [1/1] (0.00ns)   --->   "%shl_ln1273_1139 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_372, i2 0"   --->   Operation 3393 'bitconcatenate' 'shl_ln1273_1139' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3394 [1/1] (0.00ns)   --->   "%sext_ln1273_1907 = sext i18 %shl_ln1273_1139"   --->   Operation 3394 'sext' 'sext_ln1273_1907' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3395 [1/1] (0.79ns)   --->   "%r_V_4397 = sub i19 %sext_ln1273_1907, i19 %sext_ln1273_1906"   --->   Operation 3395 'sub' 'r_V_4397' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3396 [1/1] (0.00ns)   --->   "%mult_V_3565 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4397, i32 5, i32 18"   --->   Operation 3396 'partselect' 'mult_V_3565' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3397 [1/1] (0.00ns)   --->   "%sext_ln17_2453 = sext i14 %mult_V_3565" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3397 'sext' 'sext_ln17_2453' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3398 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_2565 = sub i19 0, i19 %sext_ln1273_1907"   --->   Operation 3398 'sub' 'sub_ln1273_2565' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3399 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_4398 = sub i19 %sub_ln1273_2565, i19 %sext_ln1273_1906"   --->   Operation 3399 'sub' 'r_V_4398' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3400 [1/1] (0.00ns)   --->   "%mult_V_3566 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4398, i32 5, i32 18"   --->   Operation 3400 'partselect' 'mult_V_3566' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3401 [1/1] (0.00ns)   --->   "%sext_ln17_2454 = sext i14 %mult_V_3566" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3401 'sext' 'sext_ln17_2454' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3402 [1/1] (0.00ns)   --->   "%shl_ln1273_1140 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_372, i3 0"   --->   Operation 3402 'bitconcatenate' 'shl_ln1273_1140' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3403 [1/1] (0.00ns)   --->   "%sext_ln1273_1908 = sext i19 %shl_ln1273_1140"   --->   Operation 3403 'sext' 'sext_ln1273_1908' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3404 [1/1] (0.00ns)   --->   "%shl_ln1273_1141 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_372, i1 0"   --->   Operation 3404 'bitconcatenate' 'shl_ln1273_1141' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3405 [1/1] (0.00ns)   --->   "%sext_ln1273_1909 = sext i17 %shl_ln1273_1141"   --->   Operation 3405 'sext' 'sext_ln1273_1909' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3406 [1/1] (0.80ns)   --->   "%r_V_4399 = sub i20 %sext_ln1273_1908, i20 %sext_ln1273_1909"   --->   Operation 3406 'sub' 'r_V_4399' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3407 [1/1] (0.00ns)   --->   "%mult_V_3567 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4399, i32 5, i32 19"   --->   Operation 3407 'partselect' 'mult_V_3567' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3408 [1/1] (0.00ns)   --->   "%sext_ln818_1261 = sext i15 %mult_V_3567"   --->   Operation 3408 'sext' 'sext_ln818_1261' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3409 [1/1] (0.00ns)   --->   "%mult_V_3568 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %a_V_372, i32 5, i32 15"   --->   Operation 3409 'partselect' 'mult_V_3568' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3410 [1/1] (0.00ns)   --->   "%sext_ln17_2455 = sext i11 %mult_V_3568" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3410 'sext' 'sext_ln17_2455' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3411 [1/1] (0.00ns)   --->   "%mult_V_3569 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_372, i32 3, i32 15"   --->   Operation 3411 'partselect' 'mult_V_3569' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3412 [1/1] (0.00ns)   --->   "%sext_ln17_2456 = sext i13 %mult_V_3569" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3412 'sext' 'sext_ln17_2456' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3413 [1/1] (0.80ns)   --->   "%r_V_4400 = sub i20 %sext_ln1273_1909, i20 %sext_ln1273_1908"   --->   Operation 3413 'sub' 'r_V_4400' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3414 [1/1] (0.00ns)   --->   "%mult_V_3570 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4400, i32 5, i32 19"   --->   Operation 3414 'partselect' 'mult_V_3570' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3415 [1/1] (0.00ns)   --->   "%sext_ln818_1262 = sext i15 %mult_V_3570"   --->   Operation 3415 'sext' 'sext_ln818_1262' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3416 [1/1] (0.00ns)   --->   "%mult_V_3571 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_372, i32 4, i32 15"   --->   Operation 3416 'partselect' 'mult_V_3571' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3417 [1/1] (0.00ns)   --->   "%sext_ln17_2457 = sext i12 %mult_V_3571" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3417 'sext' 'sext_ln17_2457' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3418 [1/1] (0.00ns)   --->   "%mult_V_3572 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %a_V_372, i32 2, i32 15"   --->   Operation 3418 'partselect' 'mult_V_3572' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3419 [1/1] (0.00ns)   --->   "%sext_ln17_2458 = sext i14 %mult_V_3572" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3419 'sext' 'sext_ln17_2458' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3420 [1/1] (0.79ns)   --->   "%r_V_4401 = add i19 %sext_ln1273_1907, i19 %sext_ln1273_1906"   --->   Operation 3420 'add' 'r_V_4401' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3421 [1/1] (0.00ns)   --->   "%mult_V_3573 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4401, i32 5, i32 18"   --->   Operation 3421 'partselect' 'mult_V_3573' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3422 [1/1] (0.00ns)   --->   "%sext_ln17_2459 = sext i14 %mult_V_3573" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3422 'sext' 'sext_ln17_2459' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3423 [1/1] (0.00ns)   --->   "%a_V_373 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_286"   --->   Operation 3423 'load' 'a_V_373' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3424 [1/1] (0.00ns)   --->   "%sext_ln1273_1910 = sext i16 %a_V_373"   --->   Operation 3424 'sext' 'sext_ln1273_1910' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3425 [1/1] (0.00ns)   --->   "%sext_ln1273_1911 = sext i16 %a_V_373"   --->   Operation 3425 'sext' 'sext_ln1273_1911' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3426 [1/1] (0.00ns)   --->   "%shl_ln1273_1142 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_373, i1 0"   --->   Operation 3426 'bitconcatenate' 'shl_ln1273_1142' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3427 [1/1] (0.00ns)   --->   "%sext_ln1273_1912 = sext i17 %shl_ln1273_1142"   --->   Operation 3427 'sext' 'sext_ln1273_1912' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3428 [1/1] (0.79ns)   --->   "%r_V_4402 = sub i18 0, i18 %sext_ln1273_1912"   --->   Operation 3428 'sub' 'r_V_4402' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3429 [1/1] (0.00ns)   --->   "%mult_V_3574 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_4402, i32 5, i32 17"   --->   Operation 3429 'partselect' 'mult_V_3574' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3430 [1/1] (0.00ns)   --->   "%sext_ln17_2460 = sext i13 %mult_V_3574" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3430 'sext' 'sext_ln17_2460' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3431 [1/1] (0.00ns)   --->   "%shl_ln1273_1143 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_373, i2 0"   --->   Operation 3431 'bitconcatenate' 'shl_ln1273_1143' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3432 [1/1] (0.00ns)   --->   "%sext_ln1273_1913 = sext i18 %shl_ln1273_1143"   --->   Operation 3432 'sext' 'sext_ln1273_1913' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3433 [1/1] (0.79ns)   --->   "%r_V_4403 = sub i19 0, i19 %sext_ln1273_1913"   --->   Operation 3433 'sub' 'r_V_4403' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3434 [1/1] (0.00ns)   --->   "%mult_V_3575 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4403, i32 5, i32 18"   --->   Operation 3434 'partselect' 'mult_V_3575' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3435 [1/1] (0.00ns)   --->   "%sext_ln17_2461 = sext i14 %mult_V_3575" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3435 'sext' 'sext_ln17_2461' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3436 [1/1] (0.00ns)   --->   "%shl_ln1273_1144 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_373, i3 0"   --->   Operation 3436 'bitconcatenate' 'shl_ln1273_1144' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3437 [1/1] (0.00ns)   --->   "%sext_ln1273_1914 = sext i19 %shl_ln1273_1144"   --->   Operation 3437 'sext' 'sext_ln1273_1914' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3438 [1/1] (0.80ns)   --->   "%r_V_4404 = sub i20 %sext_ln1273_1914, i20 %sext_ln1273_1910"   --->   Operation 3438 'sub' 'r_V_4404' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3439 [1/1] (0.00ns)   --->   "%mult_V_3576 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4404, i32 5, i32 19"   --->   Operation 3439 'partselect' 'mult_V_3576' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3440 [1/1] (0.00ns)   --->   "%sext_ln818_1263 = sext i15 %mult_V_3576"   --->   Operation 3440 'sext' 'sext_ln818_1263' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3441 [1/1] (0.79ns)   --->   "%r_V_4405 = sub i19 %sext_ln1273_1913, i19 %sext_ln1273_1911"   --->   Operation 3441 'sub' 'r_V_4405' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3442 [1/1] (0.00ns)   --->   "%mult_V_3577 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4405, i32 5, i32 18"   --->   Operation 3442 'partselect' 'mult_V_3577' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3443 [1/1] (0.00ns)   --->   "%sext_ln17_2462 = sext i14 %mult_V_3577" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3443 'sext' 'sext_ln17_2462' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3444 [1/1] (0.80ns)   --->   "%r_V_4406 = sub i19 %r_V_4403, i19 %sext_ln1273_1911"   --->   Operation 3444 'sub' 'r_V_4406' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3445 [1/1] (0.00ns)   --->   "%mult_V_3578 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4406, i32 5, i32 18"   --->   Operation 3445 'partselect' 'mult_V_3578' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3446 [1/1] (0.00ns)   --->   "%sext_ln818_1264 = sext i14 %mult_V_3578"   --->   Operation 3446 'sext' 'sext_ln818_1264' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3447 [1/1] (0.00ns)   --->   "%mult_V_3579 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %a_V_373, i32 2, i32 15"   --->   Operation 3447 'partselect' 'mult_V_3579' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3448 [1/1] (0.00ns)   --->   "%sext_ln17_2463 = sext i14 %mult_V_3579" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3448 'sext' 'sext_ln17_2463' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3449 [1/1] (0.00ns)   --->   "%mult_V_3580 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_373, i32 3, i32 15"   --->   Operation 3449 'partselect' 'mult_V_3580' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3450 [1/1] (0.00ns)   --->   "%sext_ln17_2464 = sext i13 %mult_V_3580" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3450 'sext' 'sext_ln17_2464' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3451 [1/1] (0.00ns)   --->   "%a_V_374 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_287"   --->   Operation 3451 'load' 'a_V_374' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3452 [1/1] (0.00ns)   --->   "%sext_ln1273_1915 = sext i16 %a_V_374"   --->   Operation 3452 'sext' 'sext_ln1273_1915' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3453 [1/1] (0.00ns)   --->   "%sext_ln1273_1916 = sext i16 %a_V_374"   --->   Operation 3453 'sext' 'sext_ln1273_1916' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3454 [1/1] (0.00ns)   --->   "%shl_ln1273_1145 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_374, i2 0"   --->   Operation 3454 'bitconcatenate' 'shl_ln1273_1145' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3455 [1/1] (0.00ns)   --->   "%sext_ln1273_1917 = sext i18 %shl_ln1273_1145"   --->   Operation 3455 'sext' 'sext_ln1273_1917' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3456 [1/1] (0.79ns)   --->   "%r_V_4407 = add i19 %sext_ln1273_1917, i19 %sext_ln1273_1916"   --->   Operation 3456 'add' 'r_V_4407' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3457 [1/1] (0.00ns)   --->   "%mult_V_3581 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4407, i32 5, i32 18"   --->   Operation 3457 'partselect' 'mult_V_3581' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3458 [1/1] (0.00ns)   --->   "%sext_ln17_2465 = sext i14 %mult_V_3581" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3458 'sext' 'sext_ln17_2465' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3459 [1/1] (0.79ns)   --->   "%r_V_4408 = sub i19 0, i19 %sext_ln1273_1917"   --->   Operation 3459 'sub' 'r_V_4408' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3460 [1/1] (0.00ns)   --->   "%mult_V_3582 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4408, i32 5, i32 18"   --->   Operation 3460 'partselect' 'mult_V_3582' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3461 [1/1] (0.00ns)   --->   "%sext_ln17_2466 = sext i14 %mult_V_3582" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3461 'sext' 'sext_ln17_2466' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3462 [1/1] (0.80ns)   --->   "%r_V_4409 = sub i19 %r_V_4408, i19 %sext_ln1273_1916"   --->   Operation 3462 'sub' 'r_V_4409' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3463 [1/1] (0.00ns)   --->   "%mult_V_3583 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4409, i32 5, i32 18"   --->   Operation 3463 'partselect' 'mult_V_3583' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3464 [1/1] (0.00ns)   --->   "%sext_ln818_1265 = sext i14 %mult_V_3583"   --->   Operation 3464 'sext' 'sext_ln818_1265' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3465 [1/1] (0.00ns)   --->   "%shl_ln1273_1146 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_374, i3 0"   --->   Operation 3465 'bitconcatenate' 'shl_ln1273_1146' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3466 [1/1] (0.00ns)   --->   "%sext_ln1273_1918 = sext i19 %shl_ln1273_1146"   --->   Operation 3466 'sext' 'sext_ln1273_1918' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3467 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_2576 = sub i20 0, i20 %sext_ln1273_1918"   --->   Operation 3467 'sub' 'sub_ln1273_2576' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3468 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_4410 = sub i20 %sub_ln1273_2576, i20 %sext_ln1273_1915"   --->   Operation 3468 'sub' 'r_V_4410' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3469 [1/1] (0.00ns)   --->   "%mult_V_3584 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4410, i32 5, i32 19"   --->   Operation 3469 'partselect' 'mult_V_3584' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3470 [1/1] (0.00ns)   --->   "%sext_ln818_1266 = sext i15 %mult_V_3584"   --->   Operation 3470 'sext' 'sext_ln818_1266' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3471 [1/1] (0.00ns)   --->   "%mult_V_3585 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_374, i32 3, i32 15"   --->   Operation 3471 'partselect' 'mult_V_3585' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3472 [1/1] (0.00ns)   --->   "%sext_ln17_2467 = sext i13 %mult_V_3585" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3472 'sext' 'sext_ln17_2467' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3473 [1/1] (0.79ns)   --->   "%r_V_4411 = sub i19 %sext_ln1273_1916, i19 %sext_ln1273_1917"   --->   Operation 3473 'sub' 'r_V_4411' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3474 [1/1] (0.00ns)   --->   "%mult_V_3586 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4411, i32 5, i32 18"   --->   Operation 3474 'partselect' 'mult_V_3586' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3475 [1/1] (0.00ns)   --->   "%sext_ln818_1267 = sext i14 %mult_V_3586"   --->   Operation 3475 'sext' 'sext_ln818_1267' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3476 [1/1] (0.00ns)   --->   "%a_V_375 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_288"   --->   Operation 3476 'load' 'a_V_375' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3477 [1/1] (0.00ns)   --->   "%sext_ln1273_1919 = sext i16 %a_V_375"   --->   Operation 3477 'sext' 'sext_ln1273_1919' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3478 [1/1] (0.00ns)   --->   "%sext_ln1273_1920 = sext i16 %a_V_375"   --->   Operation 3478 'sext' 'sext_ln1273_1920' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3479 [1/1] (0.00ns)   --->   "%shl_ln1273_1147 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_375, i3 0"   --->   Operation 3479 'bitconcatenate' 'shl_ln1273_1147' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3480 [1/1] (0.00ns)   --->   "%sext_ln1273_1921 = sext i19 %shl_ln1273_1147"   --->   Operation 3480 'sext' 'sext_ln1273_1921' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3481 [1/1] (0.80ns)   --->   "%r_V_4412 = sub i20 %sext_ln1273_1921, i20 %sext_ln1273_1919"   --->   Operation 3481 'sub' 'r_V_4412' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3482 [1/1] (0.00ns)   --->   "%mult_V_3587 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4412, i32 5, i32 19"   --->   Operation 3482 'partselect' 'mult_V_3587' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3483 [1/1] (0.00ns)   --->   "%sext_ln818_1268 = sext i15 %mult_V_3587"   --->   Operation 3483 'sext' 'sext_ln818_1268' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3484 [1/1] (0.00ns)   --->   "%mult_V_3588 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_375, i32 4, i32 15"   --->   Operation 3484 'partselect' 'mult_V_3588' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3485 [1/1] (0.00ns)   --->   "%sext_ln17_2468 = sext i12 %mult_V_3588" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3485 'sext' 'sext_ln17_2468' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3486 [1/1] (0.00ns)   --->   "%shl_ln1273_1148 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_375, i1 0"   --->   Operation 3486 'bitconcatenate' 'shl_ln1273_1148' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3487 [1/1] (0.00ns)   --->   "%sext_ln1273_1922 = sext i17 %shl_ln1273_1148"   --->   Operation 3487 'sext' 'sext_ln1273_1922' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3488 [1/1] (0.00ns)   --->   "%sext_ln1273_1923 = sext i17 %shl_ln1273_1148"   --->   Operation 3488 'sext' 'sext_ln1273_1923' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3489 [1/1] (0.80ns)   --->   "%r_V_4413 = sub i20 %sext_ln1273_1921, i20 %sext_ln1273_1923"   --->   Operation 3489 'sub' 'r_V_4413' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3490 [1/1] (0.00ns)   --->   "%mult_V_3589 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4413, i32 5, i32 19"   --->   Operation 3490 'partselect' 'mult_V_3589' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3491 [1/1] (0.00ns)   --->   "%sext_ln818_1269 = sext i15 %mult_V_3589"   --->   Operation 3491 'sext' 'sext_ln818_1269' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3492 [1/1] (0.80ns)   --->   "%r_V_4414 = sub i20 0, i20 %sext_ln1273_1921"   --->   Operation 3492 'sub' 'r_V_4414' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3493 [1/1] (0.00ns)   --->   "%mult_V_3590 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4414, i32 5, i32 19"   --->   Operation 3493 'partselect' 'mult_V_3590' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3494 [1/1] (0.00ns)   --->   "%mult_V_3591 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_375, i32 3, i32 15"   --->   Operation 3494 'partselect' 'mult_V_3591' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3495 [1/1] (0.00ns)   --->   "%sext_ln17_2469 = sext i13 %mult_V_3591" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3495 'sext' 'sext_ln17_2469' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3496 [1/1] (0.79ns)   --->   "%r_V_4415 = sub i18 0, i18 %sext_ln1273_1922"   --->   Operation 3496 'sub' 'r_V_4415' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3497 [1/1] (0.00ns)   --->   "%mult_V_3592 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_4415, i32 5, i32 17"   --->   Operation 3497 'partselect' 'mult_V_3592' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3498 [1/1] (0.00ns)   --->   "%sext_ln17_2470 = sext i13 %mult_V_3592" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3498 'sext' 'sext_ln17_2470' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3499 [1/1] (0.00ns)   --->   "%shl_ln1273_1149 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_375, i2 0"   --->   Operation 3499 'bitconcatenate' 'shl_ln1273_1149' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3500 [1/1] (0.00ns)   --->   "%sext_ln1273_1924 = sext i18 %shl_ln1273_1149"   --->   Operation 3500 'sext' 'sext_ln1273_1924' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3501 [1/1] (0.79ns)   --->   "%r_V_4416 = sub i19 %sext_ln1273_1924, i19 %sext_ln1273_1920"   --->   Operation 3501 'sub' 'r_V_4416' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3502 [1/1] (0.00ns)   --->   "%mult_V_3593 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4416, i32 5, i32 18"   --->   Operation 3502 'partselect' 'mult_V_3593' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3503 [1/1] (0.00ns)   --->   "%sext_ln17_2471 = sext i14 %mult_V_3593" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3503 'sext' 'sext_ln17_2471' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3504 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_2584 = sub i19 0, i19 %sext_ln1273_1924"   --->   Operation 3504 'sub' 'sub_ln1273_2584' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3505 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_4417 = sub i19 %sub_ln1273_2584, i19 %sext_ln1273_1920"   --->   Operation 3505 'sub' 'r_V_4417' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3506 [1/1] (0.00ns)   --->   "%mult_V_3594 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4417, i32 5, i32 18"   --->   Operation 3506 'partselect' 'mult_V_3594' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3507 [1/1] (0.00ns)   --->   "%sext_ln17_2472 = sext i14 %mult_V_3594" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3507 'sext' 'sext_ln17_2472' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3508 [1/1] (0.79ns)   --->   "%r_V_4418 = add i19 %sext_ln1273_1924, i19 %sext_ln1273_1920"   --->   Operation 3508 'add' 'r_V_4418' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3509 [1/1] (0.00ns)   --->   "%mult_V_3595 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4418, i32 5, i32 18"   --->   Operation 3509 'partselect' 'mult_V_3595' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3510 [1/1] (0.00ns)   --->   "%sext_ln17_2473 = sext i14 %mult_V_3595" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3510 'sext' 'sext_ln17_2473' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3511 [1/1] (0.00ns)   --->   "%a_V_376 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_289"   --->   Operation 3511 'load' 'a_V_376' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3512 [1/1] (0.00ns)   --->   "%sext_ln1273_1925 = sext i16 %a_V_376"   --->   Operation 3512 'sext' 'sext_ln1273_1925' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3513 [1/1] (0.00ns)   --->   "%sext_ln1273_1926 = sext i16 %a_V_376"   --->   Operation 3513 'sext' 'sext_ln1273_1926' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3514 [1/1] (0.00ns)   --->   "%shl_ln1273_1150 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_376, i2 0"   --->   Operation 3514 'bitconcatenate' 'shl_ln1273_1150' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3515 [1/1] (0.00ns)   --->   "%sext_ln1273_1927 = sext i18 %shl_ln1273_1150"   --->   Operation 3515 'sext' 'sext_ln1273_1927' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3516 [1/1] (0.79ns)   --->   "%r_V_4421 = sub i19 0, i19 %sext_ln1273_1927"   --->   Operation 3516 'sub' 'r_V_4421' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3517 [1/1] (0.80ns)   --->   "%r_V_4419 = sub i19 %r_V_4421, i19 %sext_ln1273_1926"   --->   Operation 3517 'sub' 'r_V_4419' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3518 [1/1] (0.00ns)   --->   "%mult_V_3596 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4419, i32 5, i32 18"   --->   Operation 3518 'partselect' 'mult_V_3596' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3519 [1/1] (0.00ns)   --->   "%sext_ln17_2474 = sext i14 %mult_V_3596" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3519 'sext' 'sext_ln17_2474' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3520 [1/1] (0.79ns)   --->   "%r_V_4420 = sub i19 %sext_ln1273_1926, i19 %sext_ln1273_1927"   --->   Operation 3520 'sub' 'r_V_4420' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3521 [1/1] (0.00ns)   --->   "%mult_V_3597 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4420, i32 5, i32 18"   --->   Operation 3521 'partselect' 'mult_V_3597' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3522 [1/1] (0.00ns)   --->   "%sext_ln17_2475 = sext i14 %mult_V_3597" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3522 'sext' 'sext_ln17_2475' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3523 [1/1] (0.00ns)   --->   "%mult_V_3598 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4421, i32 5, i32 18"   --->   Operation 3523 'partselect' 'mult_V_3598' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3524 [1/1] (0.00ns)   --->   "%mult_V_3599 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_376, i32 3, i32 15"   --->   Operation 3524 'partselect' 'mult_V_3599' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3525 [1/1] (0.00ns)   --->   "%sext_ln17_2477 = sext i13 %mult_V_3599" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3525 'sext' 'sext_ln17_2477' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3526 [1/1] (0.00ns)   --->   "%shl_ln1273_1151 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_376, i1 0"   --->   Operation 3526 'bitconcatenate' 'shl_ln1273_1151' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3527 [1/1] (0.00ns)   --->   "%sext_ln1273_1928 = sext i17 %shl_ln1273_1151"   --->   Operation 3527 'sext' 'sext_ln1273_1928' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3528 [1/1] (0.79ns)   --->   "%r_V_4422 = sub i18 0, i18 %sext_ln1273_1928"   --->   Operation 3528 'sub' 'r_V_4422' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3529 [1/1] (0.00ns)   --->   "%mult_V_3600 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_4422, i32 5, i32 17"   --->   Operation 3529 'partselect' 'mult_V_3600' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3530 [1/1] (0.00ns)   --->   "%sext_ln17_2478 = sext i13 %mult_V_3600" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3530 'sext' 'sext_ln17_2478' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3531 [1/1] (0.00ns)   --->   "%shl_ln1273_1152 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_376, i3 0"   --->   Operation 3531 'bitconcatenate' 'shl_ln1273_1152' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3532 [1/1] (0.00ns)   --->   "%sext_ln1273_1929 = sext i19 %shl_ln1273_1152"   --->   Operation 3532 'sext' 'sext_ln1273_1929' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3533 [1/1] (0.80ns)   --->   "%r_V_4423 = sub i20 %sext_ln1273_1929, i20 %sext_ln1273_1925"   --->   Operation 3533 'sub' 'r_V_4423' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3534 [1/1] (0.00ns)   --->   "%mult_V_3601 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4423, i32 5, i32 19"   --->   Operation 3534 'partselect' 'mult_V_3601' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3535 [1/1] (0.00ns)   --->   "%sext_ln818_1272 = sext i15 %mult_V_3601"   --->   Operation 3535 'sext' 'sext_ln818_1272' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3536 [1/1] (0.00ns)   --->   "%mult_V_3602 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %a_V_376, i32 2, i32 15"   --->   Operation 3536 'partselect' 'mult_V_3602' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3537 [1/1] (0.00ns)   --->   "%sext_ln17_2479 = sext i14 %mult_V_3602" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3537 'sext' 'sext_ln17_2479' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3538 [1/1] (0.00ns)   --->   "%a_V_377 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_290"   --->   Operation 3538 'load' 'a_V_377' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3539 [1/1] (0.00ns)   --->   "%sext_ln1273_1930 = sext i16 %a_V_377"   --->   Operation 3539 'sext' 'sext_ln1273_1930' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3540 [1/1] (0.00ns)   --->   "%sext_ln1273_1931 = sext i16 %a_V_377"   --->   Operation 3540 'sext' 'sext_ln1273_1931' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3541 [1/1] (0.00ns)   --->   "%shl_ln1273_1153 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_377, i3 0"   --->   Operation 3541 'bitconcatenate' 'shl_ln1273_1153' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3542 [1/1] (0.00ns)   --->   "%sext_ln1273_1932 = sext i19 %shl_ln1273_1153"   --->   Operation 3542 'sext' 'sext_ln1273_1932' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3543 [1/1] (0.80ns)   --->   "%r_V_4424 = sub i20 %sext_ln1273_1932, i20 %sext_ln1273_1930"   --->   Operation 3543 'sub' 'r_V_4424' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3544 [1/1] (0.00ns)   --->   "%mult_V_3603 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4424, i32 5, i32 19"   --->   Operation 3544 'partselect' 'mult_V_3603' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3545 [1/1] (0.00ns)   --->   "%sext_ln818_1273 = sext i15 %mult_V_3603"   --->   Operation 3545 'sext' 'sext_ln818_1273' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3546 [1/1] (0.00ns)   --->   "%mult_V_3604 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_377, i32 3, i32 15"   --->   Operation 3546 'partselect' 'mult_V_3604' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3547 [1/1] (0.00ns)   --->   "%sext_ln17_2480 = sext i13 %mult_V_3604" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3547 'sext' 'sext_ln17_2480' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3548 [1/1] (0.00ns)   --->   "%sext_ln17_2481 = sext i13 %mult_V_3604" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3548 'sext' 'sext_ln17_2481' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3549 [1/1] (0.00ns)   --->   "%shl_ln1273_1154 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_377, i2 0"   --->   Operation 3549 'bitconcatenate' 'shl_ln1273_1154' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3550 [1/1] (0.00ns)   --->   "%sext_ln1273_1933 = sext i18 %shl_ln1273_1154"   --->   Operation 3550 'sext' 'sext_ln1273_1933' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3551 [1/1] (0.79ns)   --->   "%r_V_4425 = sub i19 %sext_ln1273_1933, i19 %sext_ln1273_1931"   --->   Operation 3551 'sub' 'r_V_4425' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3552 [1/1] (0.00ns)   --->   "%mult_V_3605 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4425, i32 5, i32 18"   --->   Operation 3552 'partselect' 'mult_V_3605' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3553 [1/1] (0.00ns)   --->   "%sext_ln17_2482 = sext i14 %mult_V_3605" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3553 'sext' 'sext_ln17_2482' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3554 [1/1] (0.79ns)   --->   "%r_V_4428 = sub i19 0, i19 %sext_ln1273_1933"   --->   Operation 3554 'sub' 'r_V_4428' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3555 [1/1] (0.80ns)   --->   "%r_V_4426 = sub i19 %r_V_4428, i19 %sext_ln1273_1931"   --->   Operation 3555 'sub' 'r_V_4426' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3556 [1/1] (0.00ns)   --->   "%mult_V_3606 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4426, i32 5, i32 18"   --->   Operation 3556 'partselect' 'mult_V_3606' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3557 [1/1] (0.00ns)   --->   "%sext_ln17_2483 = sext i14 %mult_V_3606" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3557 'sext' 'sext_ln17_2483' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3558 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_2595 = sub i20 0, i20 %sext_ln1273_1932"   --->   Operation 3558 'sub' 'sub_ln1273_2595' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3559 [1/1] (0.00ns)   --->   "%shl_ln1273_1155 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_377, i1 0"   --->   Operation 3559 'bitconcatenate' 'shl_ln1273_1155' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3560 [1/1] (0.00ns)   --->   "%sext_ln1273_1934 = sext i17 %shl_ln1273_1155"   --->   Operation 3560 'sext' 'sext_ln1273_1934' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3561 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_4427 = sub i20 %sub_ln1273_2595, i20 %sext_ln1273_1934"   --->   Operation 3561 'sub' 'r_V_4427' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3562 [1/1] (0.00ns)   --->   "%mult_V_3607 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4427, i32 5, i32 19"   --->   Operation 3562 'partselect' 'mult_V_3607' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3563 [1/1] (0.00ns)   --->   "%sext_ln818_1275 = sext i15 %mult_V_3607"   --->   Operation 3563 'sext' 'sext_ln818_1275' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3564 [1/1] (0.00ns)   --->   "%mult_V_3608 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4428, i32 5, i32 18"   --->   Operation 3564 'partselect' 'mult_V_3608' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3565 [1/1] (0.00ns)   --->   "%sext_ln17_2484 = sext i14 %mult_V_3608" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3565 'sext' 'sext_ln17_2484' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3566 [1/1] (0.79ns)   --->   "%r_V_4429 = sub i19 %sext_ln1273_1931, i19 %sext_ln1273_1933"   --->   Operation 3566 'sub' 'r_V_4429' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3567 [1/1] (0.00ns)   --->   "%mult_V_3609 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4429, i32 5, i32 18"   --->   Operation 3567 'partselect' 'mult_V_3609' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3568 [1/1] (0.00ns)   --->   "%sext_ln17_2485 = sext i14 %mult_V_3609" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3568 'sext' 'sext_ln17_2485' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3569 [1/1] (0.00ns)   --->   "%mult_V_3610 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_377, i32 4, i32 15"   --->   Operation 3569 'partselect' 'mult_V_3610' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3570 [1/1] (0.00ns)   --->   "%sext_ln17_2486 = sext i12 %mult_V_3610" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3570 'sext' 'sext_ln17_2486' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3571 [1/1] (0.00ns)   --->   "%a_V_378 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_291"   --->   Operation 3571 'load' 'a_V_378' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3572 [1/1] (0.00ns)   --->   "%sext_ln818_968 = sext i16 %a_V_378"   --->   Operation 3572 'sext' 'sext_ln818_968' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3573 [1/1] (0.00ns)   --->   "%sext_ln818_969 = sext i16 %a_V_378"   --->   Operation 3573 'sext' 'sext_ln818_969' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3574 [1/1] (0.00ns)   --->   "%mult_V_3611 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_378, i32 3, i32 15"   --->   Operation 3574 'partselect' 'mult_V_3611' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3575 [1/1] (0.00ns)   --->   "%sext_ln17_2487 = sext i13 %mult_V_3611" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3575 'sext' 'sext_ln17_2487' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3576 [1/1] (0.00ns)   --->   "%shl_ln1273_1156 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_378, i2 0"   --->   Operation 3576 'bitconcatenate' 'shl_ln1273_1156' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3577 [1/1] (0.00ns)   --->   "%sext_ln1273_1935 = sext i18 %shl_ln1273_1156"   --->   Operation 3577 'sext' 'sext_ln1273_1935' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3578 [1/1] (0.79ns)   --->   "%r_V_4434 = sub i19 0, i19 %sext_ln1273_1935"   --->   Operation 3578 'sub' 'r_V_4434' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3579 [1/1] (0.80ns)   --->   "%r_V_4430 = sub i19 %r_V_4434, i19 %sext_ln818_969"   --->   Operation 3579 'sub' 'r_V_4430' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3580 [1/1] (0.00ns)   --->   "%mult_V_3612 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4430, i32 5, i32 18"   --->   Operation 3580 'partselect' 'mult_V_3612' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3581 [1/1] (0.00ns)   --->   "%sext_ln17_2488 = sext i14 %mult_V_3612" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3581 'sext' 'sext_ln17_2488' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3582 [1/1] (0.79ns)   --->   "%r_V_4431 = sub i19 %sext_ln1273_1935, i19 %sext_ln818_969"   --->   Operation 3582 'sub' 'r_V_4431' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3583 [1/1] (0.00ns)   --->   "%mult_V_3613 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4431, i32 5, i32 18"   --->   Operation 3583 'partselect' 'mult_V_3613' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3584 [1/1] (0.00ns)   --->   "%sext_ln17_2489 = sext i14 %mult_V_3613" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3584 'sext' 'sext_ln17_2489' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3585 [1/1] (0.79ns)   --->   "%r_V_4432 = sub i19 %sext_ln818_969, i19 %sext_ln1273_1935"   --->   Operation 3585 'sub' 'r_V_4432' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3586 [1/1] (0.00ns)   --->   "%mult_V_3614 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4432, i32 5, i32 18"   --->   Operation 3586 'partselect' 'mult_V_3614' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3587 [1/1] (0.00ns)   --->   "%sext_ln17_2490 = sext i14 %mult_V_3614" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3587 'sext' 'sext_ln17_2490' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3588 [1/1] (0.00ns)   --->   "%mult_V_3615 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %a_V_378, i32 5, i32 15"   --->   Operation 3588 'partselect' 'mult_V_3615' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3589 [1/1] (0.00ns)   --->   "%sext_ln17_2491 = sext i11 %mult_V_3615" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3589 'sext' 'sext_ln17_2491' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3590 [1/1] (0.00ns)   --->   "%shl_ln1273_1157 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_378, i1 0"   --->   Operation 3590 'bitconcatenate' 'shl_ln1273_1157' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3591 [1/1] (0.00ns)   --->   "%sext_ln1273_1936 = sext i17 %shl_ln1273_1157"   --->   Operation 3591 'sext' 'sext_ln1273_1936' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3592 [1/1] (0.00ns)   --->   "%sext_ln1273_1937 = sext i17 %shl_ln1273_1157"   --->   Operation 3592 'sext' 'sext_ln1273_1937' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3593 [1/1] (0.79ns)   --->   "%r_V_4433 = sub i18 0, i18 %sext_ln1273_1937"   --->   Operation 3593 'sub' 'r_V_4433' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3594 [1/1] (0.00ns)   --->   "%mult_V_3616 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_4433, i32 5, i32 17"   --->   Operation 3594 'partselect' 'mult_V_3616' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3595 [1/1] (0.00ns)   --->   "%sext_ln17_2492 = sext i13 %mult_V_3616" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3595 'sext' 'sext_ln17_2492' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3596 [1/1] (0.00ns)   --->   "%mult_V_3617 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4434, i32 5, i32 18"   --->   Operation 3596 'partselect' 'mult_V_3617' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3597 [1/1] (0.00ns)   --->   "%sext_ln17_2493 = sext i14 %mult_V_3617" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3597 'sext' 'sext_ln17_2493' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3598 [1/1] (0.00ns)   --->   "%shl_ln1273_1158 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_378, i3 0"   --->   Operation 3598 'bitconcatenate' 'shl_ln1273_1158' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3599 [1/1] (0.00ns)   --->   "%sext_ln1273_1938 = sext i19 %shl_ln1273_1158"   --->   Operation 3599 'sext' 'sext_ln1273_1938' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3600 [1/1] (0.80ns)   --->   "%r_V_4435 = sub i20 %sext_ln818_968, i20 %sext_ln1273_1938"   --->   Operation 3600 'sub' 'r_V_4435' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3601 [1/1] (0.00ns)   --->   "%mult_V_3618 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4435, i32 5, i32 19"   --->   Operation 3601 'partselect' 'mult_V_3618' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3602 [1/1] (0.00ns)   --->   "%sext_ln818_1276 = sext i15 %mult_V_3618"   --->   Operation 3602 'sext' 'sext_ln818_1276' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3603 [1/1] (0.79ns)   --->   "%r_V_4436 = add i19 %sext_ln1273_1935, i19 %sext_ln818_969"   --->   Operation 3603 'add' 'r_V_4436' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3604 [1/1] (0.00ns)   --->   "%mult_V_3619 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4436, i32 5, i32 18"   --->   Operation 3604 'partselect' 'mult_V_3619' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3605 [1/1] (0.00ns)   --->   "%sext_ln17_2494 = sext i14 %mult_V_3619" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3605 'sext' 'sext_ln17_2494' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3606 [1/1] (0.80ns)   --->   "%r_V_4437 = add i20 %sext_ln1273_1938, i20 %sext_ln1273_1936"   --->   Operation 3606 'add' 'r_V_4437' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3607 [1/1] (0.00ns)   --->   "%mult_V_3620 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4437, i32 5, i32 19"   --->   Operation 3607 'partselect' 'mult_V_3620' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3608 [1/1] (0.00ns)   --->   "%sext_ln818_1277 = sext i15 %mult_V_3620"   --->   Operation 3608 'sext' 'sext_ln818_1277' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3609 [1/1] (0.00ns)   --->   "%a_V_379 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_292"   --->   Operation 3609 'load' 'a_V_379' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3610 [1/1] (0.00ns)   --->   "%sext_ln1273_1939 = sext i16 %a_V_379"   --->   Operation 3610 'sext' 'sext_ln1273_1939' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3611 [1/1] (0.00ns)   --->   "%shl_ln1273_1159 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_379, i2 0"   --->   Operation 3611 'bitconcatenate' 'shl_ln1273_1159' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3612 [1/1] (0.00ns)   --->   "%sext_ln1273_1940 = sext i18 %shl_ln1273_1159"   --->   Operation 3612 'sext' 'sext_ln1273_1940' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3613 [1/1] (0.79ns)   --->   "%r_V_4438 = sub i19 0, i19 %sext_ln1273_1940"   --->   Operation 3613 'sub' 'r_V_4438' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3614 [1/1] (0.00ns)   --->   "%mult_V_3621 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4438, i32 5, i32 18"   --->   Operation 3614 'partselect' 'mult_V_3621' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3615 [1/1] (0.00ns)   --->   "%sext_ln17_2495 = sext i14 %mult_V_3621" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3615 'sext' 'sext_ln17_2495' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3616 [1/1] (0.79ns)   --->   "%r_V_4439 = sub i19 %sext_ln1273_1940, i19 %sext_ln1273_1939"   --->   Operation 3616 'sub' 'r_V_4439' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3617 [1/1] (0.00ns)   --->   "%mult_V_3622 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4439, i32 5, i32 18"   --->   Operation 3617 'partselect' 'mult_V_3622' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3618 [1/1] (0.00ns)   --->   "%sext_ln17_2496 = sext i14 %mult_V_3622" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3618 'sext' 'sext_ln17_2496' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3619 [1/1] (0.00ns)   --->   "%shl_ln1273_1160 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_379, i3 0"   --->   Operation 3619 'bitconcatenate' 'shl_ln1273_1160' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3620 [1/1] (0.00ns)   --->   "%sext_ln1273_1941 = sext i19 %shl_ln1273_1160"   --->   Operation 3620 'sext' 'sext_ln1273_1941' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3621 [1/1] (0.00ns)   --->   "%shl_ln1273_1161 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_379, i1 0"   --->   Operation 3621 'bitconcatenate' 'shl_ln1273_1161' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3622 [1/1] (0.00ns)   --->   "%sext_ln1273_1942 = sext i17 %shl_ln1273_1161"   --->   Operation 3622 'sext' 'sext_ln1273_1942' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3623 [1/1] (0.80ns)   --->   "%r_V_4440 = sub i20 %sext_ln1273_1942, i20 %sext_ln1273_1941"   --->   Operation 3623 'sub' 'r_V_4440' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3624 [1/1] (0.00ns)   --->   "%mult_V_3623 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4440, i32 5, i32 19"   --->   Operation 3624 'partselect' 'mult_V_3623' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3625 [1/1] (0.00ns)   --->   "%sext_ln818_1278 = sext i15 %mult_V_3623"   --->   Operation 3625 'sext' 'sext_ln818_1278' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3626 [1/1] (0.00ns)   --->   "%mult_V_3624 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_379, i32 3, i32 15"   --->   Operation 3626 'partselect' 'mult_V_3624' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3627 [1/1] (0.00ns)   --->   "%sext_ln17_2497 = sext i13 %mult_V_3624" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3627 'sext' 'sext_ln17_2497' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3628 [1/1] (0.00ns)   --->   "%a_V_380 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_293"   --->   Operation 3628 'load' 'a_V_380' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3629 [1/1] (0.00ns)   --->   "%sext_ln1273_1943 = sext i16 %a_V_380"   --->   Operation 3629 'sext' 'sext_ln1273_1943' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3630 [1/1] (0.00ns)   --->   "%sext_ln1273_1944 = sext i16 %a_V_380"   --->   Operation 3630 'sext' 'sext_ln1273_1944' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3631 [1/1] (0.00ns)   --->   "%shl_ln1273_1162 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_380, i3 0"   --->   Operation 3631 'bitconcatenate' 'shl_ln1273_1162' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3632 [1/1] (0.00ns)   --->   "%sext_ln1273_1945 = sext i19 %shl_ln1273_1162"   --->   Operation 3632 'sext' 'sext_ln1273_1945' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3633 [1/1] (0.80ns)   --->   "%r_V_4441 = add i20 %sext_ln1273_1945, i20 %sext_ln1273_1943"   --->   Operation 3633 'add' 'r_V_4441' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3634 [1/1] (0.00ns)   --->   "%mult_V_3625 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4441, i32 5, i32 19"   --->   Operation 3634 'partselect' 'mult_V_3625' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3635 [1/1] (0.00ns)   --->   "%shl_ln1273_1163 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_380, i1 0"   --->   Operation 3635 'bitconcatenate' 'shl_ln1273_1163' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3636 [1/1] (0.00ns)   --->   "%sext_ln1273_1946 = sext i17 %shl_ln1273_1163"   --->   Operation 3636 'sext' 'sext_ln1273_1946' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3637 [1/1] (0.00ns)   --->   "%sext_ln1273_1947 = sext i17 %shl_ln1273_1163"   --->   Operation 3637 'sext' 'sext_ln1273_1947' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3638 [1/1] (0.79ns)   --->   "%r_V_4442 = sub i18 0, i18 %sext_ln1273_1947"   --->   Operation 3638 'sub' 'r_V_4442' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3639 [1/1] (0.00ns)   --->   "%mult_V_3626 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_4442, i32 5, i32 17"   --->   Operation 3639 'partselect' 'mult_V_3626' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3640 [1/1] (0.00ns)   --->   "%sext_ln17_2498 = sext i13 %mult_V_3626" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3640 'sext' 'sext_ln17_2498' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3641 [1/1] (0.00ns)   --->   "%shl_ln1273_1164 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_380, i2 0"   --->   Operation 3641 'bitconcatenate' 'shl_ln1273_1164' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3642 [1/1] (0.00ns)   --->   "%sext_ln1273_1948 = sext i18 %shl_ln1273_1164"   --->   Operation 3642 'sext' 'sext_ln1273_1948' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3643 [1/1] (0.79ns)   --->   "%r_V_4443 = sub i19 0, i19 %sext_ln1273_1948"   --->   Operation 3643 'sub' 'r_V_4443' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3644 [1/1] (0.00ns)   --->   "%mult_V_3627 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4443, i32 5, i32 18"   --->   Operation 3644 'partselect' 'mult_V_3627' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3645 [1/1] (0.00ns)   --->   "%sext_ln17_2499 = sext i14 %mult_V_3627" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3645 'sext' 'sext_ln17_2499' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3646 [1/1] (0.80ns)   --->   "%r_V_4445 = sub i20 0, i20 %sext_ln1273_1945"   --->   Operation 3646 'sub' 'r_V_4445' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3647 [1/1] (0.80ns)   --->   "%r_V_4444 = sub i20 %r_V_4445, i20 %sext_ln1273_1943"   --->   Operation 3647 'sub' 'r_V_4444' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3648 [1/1] (0.00ns)   --->   "%mult_V_3628 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4444, i32 5, i32 19"   --->   Operation 3648 'partselect' 'mult_V_3628' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3649 [1/1] (0.00ns)   --->   "%sext_ln818_1280 = sext i15 %mult_V_3628"   --->   Operation 3649 'sext' 'sext_ln818_1280' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3650 [1/1] (0.00ns)   --->   "%mult_V_3629 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4445, i32 5, i32 19"   --->   Operation 3650 'partselect' 'mult_V_3629' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3651 [1/1] (0.00ns)   --->   "%sext_ln818_1281 = sext i15 %mult_V_3629"   --->   Operation 3651 'sext' 'sext_ln818_1281' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3652 [1/1] (0.79ns)   --->   "%r_V_4446 = sub i19 %sext_ln1273_1948, i19 %sext_ln1273_1944"   --->   Operation 3652 'sub' 'r_V_4446' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3653 [1/1] (0.00ns)   --->   "%mult_V_3630 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4446, i32 5, i32 18"   --->   Operation 3653 'partselect' 'mult_V_3630' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3654 [1/1] (0.00ns)   --->   "%sext_ln17_2500 = sext i14 %mult_V_3630" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3654 'sext' 'sext_ln17_2500' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3655 [1/1] (0.80ns)   --->   "%r_V_4447 = sub i20 %sext_ln1273_1946, i20 %sext_ln1273_1945"   --->   Operation 3655 'sub' 'r_V_4447' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3656 [1/1] (0.00ns)   --->   "%mult_V_3631 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4447, i32 5, i32 19"   --->   Operation 3656 'partselect' 'mult_V_3631' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3657 [1/1] (0.00ns)   --->   "%sext_ln818_1283 = sext i15 %mult_V_3631"   --->   Operation 3657 'sext' 'sext_ln818_1283' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3658 [1/1] (0.79ns)   --->   "%r_V_4448 = add i19 %sext_ln1273_1948, i19 %sext_ln1273_1944"   --->   Operation 3658 'add' 'r_V_4448' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3659 [1/1] (0.00ns)   --->   "%mult_V_3632 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4448, i32 5, i32 18"   --->   Operation 3659 'partselect' 'mult_V_3632' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3660 [1/1] (0.00ns)   --->   "%sext_ln17_2501 = sext i14 %mult_V_3632" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3660 'sext' 'sext_ln17_2501' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3661 [1/1] (0.79ns)   --->   "%r_V_4449 = sub i19 %sext_ln1273_1944, i19 %sext_ln1273_1948"   --->   Operation 3661 'sub' 'r_V_4449' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3662 [1/1] (0.00ns)   --->   "%mult_V_3633 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4449, i32 5, i32 18"   --->   Operation 3662 'partselect' 'mult_V_3633' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3663 [1/1] (0.00ns)   --->   "%sext_ln17_2502 = sext i14 %mult_V_3633" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3663 'sext' 'sext_ln17_2502' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3664 [1/1] (0.80ns)   --->   "%r_V_4450 = sub i20 %sext_ln1273_1945, i20 %sext_ln1273_1943"   --->   Operation 3664 'sub' 'r_V_4450' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3665 [1/1] (0.00ns)   --->   "%mult_V_3634 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4450, i32 5, i32 19"   --->   Operation 3665 'partselect' 'mult_V_3634' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3666 [1/1] (0.00ns)   --->   "%mult_V_3635 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_380, i32 3, i32 15"   --->   Operation 3666 'partselect' 'mult_V_3635' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3667 [1/1] (0.00ns)   --->   "%sext_ln17_2503 = sext i13 %mult_V_3635" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3667 'sext' 'sext_ln17_2503' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3668 [1/1] (0.00ns)   --->   "%a_V_381 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_294"   --->   Operation 3668 'load' 'a_V_381' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3669 [1/1] (0.00ns)   --->   "%sext_ln1273_1949 = sext i16 %a_V_381"   --->   Operation 3669 'sext' 'sext_ln1273_1949' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3670 [1/1] (0.00ns)   --->   "%shl_ln1273_1165 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_381, i2 0"   --->   Operation 3670 'bitconcatenate' 'shl_ln1273_1165' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3671 [1/1] (0.00ns)   --->   "%sext_ln1273_1950 = sext i18 %shl_ln1273_1165"   --->   Operation 3671 'sext' 'sext_ln1273_1950' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3672 [1/1] (0.79ns)   --->   "%r_V_4451 = add i19 %sext_ln1273_1950, i19 %sext_ln1273_1949"   --->   Operation 3672 'add' 'r_V_4451' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3673 [1/1] (0.00ns)   --->   "%mult_V_3636 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4451, i32 5, i32 18"   --->   Operation 3673 'partselect' 'mult_V_3636' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3674 [1/1] (0.00ns)   --->   "%sext_ln17_2504 = sext i14 %mult_V_3636" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3674 'sext' 'sext_ln17_2504' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3675 [1/1] (0.00ns)   --->   "%shl_ln1273_1166 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_381, i3 0"   --->   Operation 3675 'bitconcatenate' 'shl_ln1273_1166' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3676 [1/1] (0.00ns)   --->   "%sext_ln1273_1951 = sext i19 %shl_ln1273_1166"   --->   Operation 3676 'sext' 'sext_ln1273_1951' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3677 [1/1] (0.00ns)   --->   "%shl_ln1273_1167 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_381, i1 0"   --->   Operation 3677 'bitconcatenate' 'shl_ln1273_1167' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3678 [1/1] (0.00ns)   --->   "%sext_ln1273_1952 = sext i17 %shl_ln1273_1167"   --->   Operation 3678 'sext' 'sext_ln1273_1952' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3679 [1/1] (0.80ns)   --->   "%r_V_4452 = sub i20 %sext_ln1273_1952, i20 %sext_ln1273_1951"   --->   Operation 3679 'sub' 'r_V_4452' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3680 [1/1] (0.00ns)   --->   "%mult_V_3637 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4452, i32 5, i32 19"   --->   Operation 3680 'partselect' 'mult_V_3637' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3681 [1/1] (0.00ns)   --->   "%sext_ln818_1286 = sext i15 %mult_V_3637"   --->   Operation 3681 'sext' 'sext_ln818_1286' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3682 [1/1] (0.00ns)   --->   "%mult_V_3638 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_381, i32 4, i32 15"   --->   Operation 3682 'partselect' 'mult_V_3638' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3683 [1/1] (0.00ns)   --->   "%sext_ln17_2505 = sext i12 %mult_V_3638" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3683 'sext' 'sext_ln17_2505' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3684 [1/1] (0.00ns)   --->   "%mult_V_3639 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_381, i32 3, i32 15"   --->   Operation 3684 'partselect' 'mult_V_3639' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3685 [1/1] (0.00ns)   --->   "%sext_ln17_2506 = sext i13 %mult_V_3639" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3685 'sext' 'sext_ln17_2506' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3686 [1/1] (0.00ns)   --->   "%a_V_382 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_296"   --->   Operation 3686 'load' 'a_V_382' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3687 [1/1] (0.00ns)   --->   "%sext_ln1273_1953 = sext i16 %a_V_382"   --->   Operation 3687 'sext' 'sext_ln1273_1953' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3688 [1/1] (0.00ns)   --->   "%sext_ln1273_1954 = sext i16 %a_V_382"   --->   Operation 3688 'sext' 'sext_ln1273_1954' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3689 [1/1] (0.00ns)   --->   "%shl_ln1273_1168 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_382, i2 0"   --->   Operation 3689 'bitconcatenate' 'shl_ln1273_1168' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3690 [1/1] (0.00ns)   --->   "%sext_ln1273_1955 = sext i18 %shl_ln1273_1168"   --->   Operation 3690 'sext' 'sext_ln1273_1955' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3691 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_2616 = sub i19 0, i19 %sext_ln1273_1955"   --->   Operation 3691 'sub' 'sub_ln1273_2616' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3692 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_4453 = sub i19 %sub_ln1273_2616, i19 %sext_ln1273_1954"   --->   Operation 3692 'sub' 'r_V_4453' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3693 [1/1] (0.00ns)   --->   "%mult_V_3640 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4453, i32 5, i32 18"   --->   Operation 3693 'partselect' 'mult_V_3640' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3694 [1/1] (0.00ns)   --->   "%sext_ln17_2507 = sext i14 %mult_V_3640" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3694 'sext' 'sext_ln17_2507' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3695 [1/1] (0.79ns)   --->   "%r_V_4454 = add i19 %sext_ln1273_1955, i19 %sext_ln1273_1954"   --->   Operation 3695 'add' 'r_V_4454' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3696 [1/1] (0.00ns)   --->   "%mult_V_3641 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4454, i32 5, i32 18"   --->   Operation 3696 'partselect' 'mult_V_3641' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3697 [1/1] (0.00ns)   --->   "%sext_ln17_2508 = sext i14 %mult_V_3641" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3697 'sext' 'sext_ln17_2508' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3698 [1/1] (0.00ns)   --->   "%shl_ln1273_1169 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_382, i1 0"   --->   Operation 3698 'bitconcatenate' 'shl_ln1273_1169' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3699 [1/1] (0.00ns)   --->   "%sext_ln1273_1956 = sext i17 %shl_ln1273_1169"   --->   Operation 3699 'sext' 'sext_ln1273_1956' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3700 [1/1] (0.00ns)   --->   "%sext_ln1273_1957 = sext i17 %shl_ln1273_1169"   --->   Operation 3700 'sext' 'sext_ln1273_1957' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3701 [1/1] (0.79ns)   --->   "%r_V_4455 = sub i18 0, i18 %sext_ln1273_1957"   --->   Operation 3701 'sub' 'r_V_4455' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3702 [1/1] (0.00ns)   --->   "%mult_V_3642 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_4455, i32 5, i32 17"   --->   Operation 3702 'partselect' 'mult_V_3642' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3703 [1/1] (0.00ns)   --->   "%sext_ln17_2509 = sext i13 %mult_V_3642" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3703 'sext' 'sext_ln17_2509' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3704 [1/1] (0.00ns)   --->   "%sext_ln17_2510 = sext i13 %mult_V_3642" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3704 'sext' 'sext_ln17_2510' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3705 [1/1] (0.00ns)   --->   "%shl_ln1273_1170 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_382, i3 0"   --->   Operation 3705 'bitconcatenate' 'shl_ln1273_1170' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3706 [1/1] (0.00ns)   --->   "%sext_ln1273_1958 = sext i19 %shl_ln1273_1170"   --->   Operation 3706 'sext' 'sext_ln1273_1958' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3707 [1/1] (0.80ns)   --->   "%r_V_4456 = sub i20 %sext_ln1273_1953, i20 %sext_ln1273_1958"   --->   Operation 3707 'sub' 'r_V_4456' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3708 [1/1] (0.00ns)   --->   "%mult_V_3643 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4456, i32 5, i32 19"   --->   Operation 3708 'partselect' 'mult_V_3643' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3709 [1/1] (0.00ns)   --->   "%sext_ln818_1287 = sext i15 %mult_V_3643"   --->   Operation 3709 'sext' 'sext_ln818_1287' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3710 [1/1] (0.80ns)   --->   "%r_V_4457 = sub i20 %sext_ln1273_1956, i20 %sext_ln1273_1958"   --->   Operation 3710 'sub' 'r_V_4457' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3711 [1/1] (0.00ns)   --->   "%mult_V_3644 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4457, i32 5, i32 19"   --->   Operation 3711 'partselect' 'mult_V_3644' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3712 [1/1] (0.79ns)   --->   "%r_V_4458 = sub i19 %sext_ln1273_1954, i19 %sext_ln1273_1955"   --->   Operation 3712 'sub' 'r_V_4458' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3713 [1/1] (0.00ns)   --->   "%mult_V_3645 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4458, i32 5, i32 18"   --->   Operation 3713 'partselect' 'mult_V_3645' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3714 [1/1] (0.00ns)   --->   "%sext_ln17_2511 = sext i14 %mult_V_3645" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3714 'sext' 'sext_ln17_2511' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3715 [1/1] (0.80ns)   --->   "%r_V_4459 = add i20 %sext_ln1273_1958, i20 %sext_ln1273_1953"   --->   Operation 3715 'add' 'r_V_4459' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3716 [1/1] (0.00ns)   --->   "%mult_V_3646 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4459, i32 5, i32 19"   --->   Operation 3716 'partselect' 'mult_V_3646' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3717 [1/1] (0.00ns)   --->   "%sext_ln818_1289 = sext i15 %mult_V_3646"   --->   Operation 3717 'sext' 'sext_ln818_1289' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3718 [1/1] (0.80ns)   --->   "%r_V_4460 = sub i20 %sext_ln1273_1958, i20 %sext_ln1273_1953"   --->   Operation 3718 'sub' 'r_V_4460' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3719 [1/1] (0.00ns)   --->   "%mult_V_3647 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4460, i32 5, i32 19"   --->   Operation 3719 'partselect' 'mult_V_3647' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3720 [1/1] (0.00ns)   --->   "%sext_ln818_1290 = sext i15 %mult_V_3647"   --->   Operation 3720 'sext' 'sext_ln818_1290' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3721 [1/1] (0.79ns)   --->   "%r_V_4461 = sub i19 %sext_ln1273_1955, i19 %sext_ln1273_1954"   --->   Operation 3721 'sub' 'r_V_4461' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3722 [1/1] (0.00ns)   --->   "%mult_V_3648 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4461, i32 5, i32 18"   --->   Operation 3722 'partselect' 'mult_V_3648' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3723 [1/1] (0.00ns)   --->   "%sext_ln17_2512 = sext i14 %mult_V_3648" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3723 'sext' 'sext_ln17_2512' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3724 [1/1] (0.00ns)   --->   "%a_V_383 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_297"   --->   Operation 3724 'load' 'a_V_383' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3725 [1/1] (0.00ns)   --->   "%sext_ln1273_1959 = sext i16 %a_V_383"   --->   Operation 3725 'sext' 'sext_ln1273_1959' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3726 [1/1] (0.00ns)   --->   "%sext_ln1273_1960 = sext i16 %a_V_383"   --->   Operation 3726 'sext' 'sext_ln1273_1960' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3727 [1/1] (0.00ns)   --->   "%shl_ln1273_1171 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_383, i1 0"   --->   Operation 3727 'bitconcatenate' 'shl_ln1273_1171' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3728 [1/1] (0.00ns)   --->   "%sext_ln1273_1961 = sext i17 %shl_ln1273_1171"   --->   Operation 3728 'sext' 'sext_ln1273_1961' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3729 [1/1] (0.00ns)   --->   "%sext_ln1273_1962 = sext i17 %shl_ln1273_1171"   --->   Operation 3729 'sext' 'sext_ln1273_1962' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3730 [1/1] (0.79ns)   --->   "%r_V_4462 = sub i18 0, i18 %sext_ln1273_1962"   --->   Operation 3730 'sub' 'r_V_4462' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3731 [1/1] (0.00ns)   --->   "%mult_V_3649 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_4462, i32 5, i32 17"   --->   Operation 3731 'partselect' 'mult_V_3649' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3732 [1/1] (0.00ns)   --->   "%sext_ln17_2513 = sext i13 %mult_V_3649" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3732 'sext' 'sext_ln17_2513' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3733 [1/1] (0.00ns)   --->   "%mult_V_3650 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_383, i32 3, i32 15"   --->   Operation 3733 'partselect' 'mult_V_3650' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3734 [1/1] (0.00ns)   --->   "%sext_ln17_2514 = sext i13 %mult_V_3650" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3734 'sext' 'sext_ln17_2514' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3735 [1/1] (0.00ns)   --->   "%shl_ln1273_1172 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_383, i3 0"   --->   Operation 3735 'bitconcatenate' 'shl_ln1273_1172' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3736 [1/1] (0.00ns)   --->   "%sext_ln1273_1963 = sext i19 %shl_ln1273_1172"   --->   Operation 3736 'sext' 'sext_ln1273_1963' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3737 [1/1] (0.80ns)   --->   "%r_V_4463 = sub i20 0, i20 %sext_ln1273_1963"   --->   Operation 3737 'sub' 'r_V_4463' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3738 [1/1] (0.00ns)   --->   "%mult_V_3651 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4463, i32 5, i32 19"   --->   Operation 3738 'partselect' 'mult_V_3651' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3739 [1/1] (0.80ns)   --->   "%r_V_4464 = add i20 %sext_ln1273_1963, i20 %sext_ln1273_1961"   --->   Operation 3739 'add' 'r_V_4464' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3740 [1/1] (0.00ns)   --->   "%mult_V_3652 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4464, i32 5, i32 19"   --->   Operation 3740 'partselect' 'mult_V_3652' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3741 [1/1] (0.00ns)   --->   "%sext_ln818_1292 = sext i15 %mult_V_3652"   --->   Operation 3741 'sext' 'sext_ln818_1292' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3742 [1/1] (0.00ns)   --->   "%shl_ln1273_1173 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_383, i2 0"   --->   Operation 3742 'bitconcatenate' 'shl_ln1273_1173' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3743 [1/1] (0.00ns)   --->   "%sext_ln1273_1964 = sext i18 %shl_ln1273_1173"   --->   Operation 3743 'sext' 'sext_ln1273_1964' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3744 [1/1] (0.79ns)   --->   "%r_V_4465 = sub i19 %sext_ln1273_1964, i19 %sext_ln1273_1960"   --->   Operation 3744 'sub' 'r_V_4465' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3745 [1/1] (0.00ns)   --->   "%mult_V_3653 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4465, i32 5, i32 18"   --->   Operation 3745 'partselect' 'mult_V_3653' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3746 [1/1] (0.00ns)   --->   "%sext_ln17_2515 = sext i14 %mult_V_3653" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3746 'sext' 'sext_ln17_2515' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3747 [1/1] (0.79ns)   --->   "%r_V_4466 = add i19 %sext_ln1273_1964, i19 %sext_ln1273_1960"   --->   Operation 3747 'add' 'r_V_4466' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3748 [1/1] (0.00ns)   --->   "%mult_V_3654 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4466, i32 5, i32 18"   --->   Operation 3748 'partselect' 'mult_V_3654' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3749 [1/1] (0.00ns)   --->   "%sext_ln17_2516 = sext i14 %mult_V_3654" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3749 'sext' 'sext_ln17_2516' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3750 [1/1] (0.00ns)   --->   "%mult_V_3655 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_383, i32 4, i32 15"   --->   Operation 3750 'partselect' 'mult_V_3655' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3751 [1/1] (0.00ns)   --->   "%sext_ln17_2517 = sext i12 %mult_V_3655" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3751 'sext' 'sext_ln17_2517' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3752 [1/1] (0.80ns)   --->   "%r_V_4467 = add i20 %sext_ln1273_1963, i20 %sext_ln1273_1959"   --->   Operation 3752 'add' 'r_V_4467' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3753 [1/1] (0.00ns)   --->   "%mult_V_3656 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4467, i32 5, i32 19"   --->   Operation 3753 'partselect' 'mult_V_3656' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3754 [1/1] (0.00ns)   --->   "%sext_ln818_1293 = sext i15 %mult_V_3656"   --->   Operation 3754 'sext' 'sext_ln818_1293' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3755 [1/1] (0.00ns)   --->   "%a_V_384 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_298"   --->   Operation 3755 'load' 'a_V_384' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3756 [1/1] (0.00ns)   --->   "%sext_ln1273_1965 = sext i16 %a_V_384"   --->   Operation 3756 'sext' 'sext_ln1273_1965' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3757 [1/1] (0.00ns)   --->   "%sext_ln1273_1966 = sext i16 %a_V_384"   --->   Operation 3757 'sext' 'sext_ln1273_1966' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3758 [1/1] (0.00ns)   --->   "%sext_ln1273_1967 = sext i16 %a_V_384"   --->   Operation 3758 'sext' 'sext_ln1273_1967' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3759 [1/1] (0.00ns)   --->   "%shl_ln1273_1174 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_384, i3 0"   --->   Operation 3759 'bitconcatenate' 'shl_ln1273_1174' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3760 [1/1] (0.00ns)   --->   "%sext_ln1273_1968 = sext i19 %shl_ln1273_1174"   --->   Operation 3760 'sext' 'sext_ln1273_1968' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3761 [1/1] (0.80ns)   --->   "%r_V_4468 = add i20 %sext_ln1273_1968, i20 %sext_ln1273_1966"   --->   Operation 3761 'add' 'r_V_4468' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3762 [1/1] (0.00ns)   --->   "%mult_V_3657 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4468, i32 5, i32 19"   --->   Operation 3762 'partselect' 'mult_V_3657' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3763 [1/1] (0.00ns)   --->   "%sext_ln818_1294 = sext i15 %mult_V_3657"   --->   Operation 3763 'sext' 'sext_ln818_1294' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3764 [1/1] (0.00ns)   --->   "%shl_ln1273_1175 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_384, i2 0"   --->   Operation 3764 'bitconcatenate' 'shl_ln1273_1175' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3765 [1/1] (0.00ns)   --->   "%sext_ln1273_1969 = sext i18 %shl_ln1273_1175"   --->   Operation 3765 'sext' 'sext_ln1273_1969' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3766 [1/1] (0.79ns)   --->   "%r_V_4469 = sub i19 %sext_ln1273_1967, i19 %sext_ln1273_1969"   --->   Operation 3766 'sub' 'r_V_4469' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3767 [1/1] (0.00ns)   --->   "%mult_V_3658 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4469, i32 5, i32 18"   --->   Operation 3767 'partselect' 'mult_V_3658' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3768 [1/1] (0.00ns)   --->   "%sext_ln17_2518 = sext i14 %mult_V_3658" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3768 'sext' 'sext_ln17_2518' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3769 [1/1] (0.00ns)   --->   "%sext_ln1273_1970 = sext i18 %shl_ln1273_1175"   --->   Operation 3769 'sext' 'sext_ln1273_1970' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3770 [1/1] (0.79ns)   --->   "%r_V_4470 = sub i19 0, i19 %sext_ln1273_1969"   --->   Operation 3770 'sub' 'r_V_4470' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3771 [1/1] (0.00ns)   --->   "%mult_V_3659 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4470, i32 5, i32 18"   --->   Operation 3771 'partselect' 'mult_V_3659' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3772 [1/1] (0.00ns)   --->   "%sext_ln17_2519 = sext i14 %mult_V_3659" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3772 'sext' 'sext_ln17_2519' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3773 [1/1] (1.94ns)   --->   "%r_V_4471 = mul i21 %sext_ln1273_1965, i21 11"   --->   Operation 3773 'mul' 'r_V_4471' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3774 [1/1] (0.00ns)   --->   "%mult_V_3660 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_4471, i32 5, i32 20"   --->   Operation 3774 'partselect' 'mult_V_3660' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3775 [1/1] (0.00ns)   --->   "%mult_V_3661 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_384, i32 3, i32 15"   --->   Operation 3775 'partselect' 'mult_V_3661' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3776 [1/1] (0.00ns)   --->   "%sext_ln17_2520 = sext i13 %mult_V_3661" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3776 'sext' 'sext_ln17_2520' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3777 [1/1] (0.00ns)   --->   "%mult_V_3662 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %a_V_384, i32 2, i32 15"   --->   Operation 3777 'partselect' 'mult_V_3662' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3778 [1/1] (0.00ns)   --->   "%sext_ln17_2521 = sext i14 %mult_V_3662" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3778 'sext' 'sext_ln17_2521' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3779 [1/1] (0.80ns)   --->   "%r_V_4472 = sub i20 %sext_ln1273_1966, i20 %sext_ln1273_1968"   --->   Operation 3779 'sub' 'r_V_4472' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3780 [1/1] (0.00ns)   --->   "%mult_V_3663 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4472, i32 5, i32 19"   --->   Operation 3780 'partselect' 'mult_V_3663' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3781 [1/1] (0.00ns)   --->   "%sext_ln818_1295 = sext i15 %mult_V_3663"   --->   Operation 3781 'sext' 'sext_ln818_1295' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3782 [1/1] (0.00ns)   --->   "%shl_ln1273_1176 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_384, i4 0"   --->   Operation 3782 'bitconcatenate' 'shl_ln1273_1176' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3783 [1/1] (0.00ns)   --->   "%sext_ln1273_1971 = sext i20 %shl_ln1273_1176"   --->   Operation 3783 'sext' 'sext_ln1273_1971' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3784 [1/1] (0.80ns)   --->   "%r_V_4473 = sub i21 %sext_ln1273_1971, i21 %sext_ln1273_1970"   --->   Operation 3784 'sub' 'r_V_4473' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3785 [1/1] (0.00ns)   --->   "%mult_V_3664 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_4473, i32 5, i32 20"   --->   Operation 3785 'partselect' 'mult_V_3664' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3786 [1/1] (0.00ns)   --->   "%shl_ln1273_1177 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_384, i1 0"   --->   Operation 3786 'bitconcatenate' 'shl_ln1273_1177' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3787 [1/1] (0.00ns)   --->   "%sext_ln1273_1972 = sext i17 %shl_ln1273_1177"   --->   Operation 3787 'sext' 'sext_ln1273_1972' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3788 [1/1] (0.80ns)   --->   "%r_V_4474 = add i20 %sext_ln1273_1968, i20 %sext_ln1273_1972"   --->   Operation 3788 'add' 'r_V_4474' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3789 [1/1] (0.00ns)   --->   "%mult_V_3665 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4474, i32 5, i32 19"   --->   Operation 3789 'partselect' 'mult_V_3665' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3790 [1/1] (0.00ns)   --->   "%a_V_385 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_299"   --->   Operation 3790 'load' 'a_V_385' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3791 [1/1] (0.00ns)   --->   "%sext_ln818_981 = sext i16 %a_V_385"   --->   Operation 3791 'sext' 'sext_ln818_981' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3792 [1/1] (0.00ns)   --->   "%sext_ln818_982 = sext i16 %a_V_385"   --->   Operation 3792 'sext' 'sext_ln818_982' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3793 [1/1] (0.00ns)   --->   "%sext_ln818_983 = sext i16 %a_V_385"   --->   Operation 3793 'sext' 'sext_ln818_983' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3794 [1/1] (0.00ns)   --->   "%mult_V_3666 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_385, i32 3, i32 15"   --->   Operation 3794 'partselect' 'mult_V_3666' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3795 [1/1] (0.00ns)   --->   "%sext_ln17_2522 = sext i13 %mult_V_3666" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3795 'sext' 'sext_ln17_2522' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3796 [1/1] (0.00ns)   --->   "%shl_ln1273_1178 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_385, i2 0"   --->   Operation 3796 'bitconcatenate' 'shl_ln1273_1178' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3797 [1/1] (0.00ns)   --->   "%sext_ln1273_1973 = sext i18 %shl_ln1273_1178"   --->   Operation 3797 'sext' 'sext_ln1273_1973' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3798 [1/1] (0.79ns)   --->   "%r_V_4475 = sub i19 %sext_ln818_983, i19 %sext_ln1273_1973"   --->   Operation 3798 'sub' 'r_V_4475' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3799 [1/1] (0.00ns)   --->   "%mult_V_3667 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4475, i32 5, i32 18"   --->   Operation 3799 'partselect' 'mult_V_3667' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3800 [1/1] (0.00ns)   --->   "%sext_ln17_2523 = sext i14 %mult_V_3667" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3800 'sext' 'sext_ln17_2523' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3801 [1/1] (0.79ns)   --->   "%r_V_4476 = add i19 %sext_ln1273_1973, i19 %sext_ln818_983"   --->   Operation 3801 'add' 'r_V_4476' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3802 [1/1] (0.00ns)   --->   "%mult_V_3668 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4476, i32 5, i32 18"   --->   Operation 3802 'partselect' 'mult_V_3668' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3803 [1/1] (0.00ns)   --->   "%sext_ln17_2524 = sext i14 %mult_V_3668" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3803 'sext' 'sext_ln17_2524' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3804 [1/1] (0.79ns)   --->   "%r_V_4479 = sub i19 0, i19 %sext_ln1273_1973"   --->   Operation 3804 'sub' 'r_V_4479' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3805 [1/1] (0.80ns)   --->   "%r_V_4477 = sub i19 %r_V_4479, i19 %sext_ln818_983"   --->   Operation 3805 'sub' 'r_V_4477' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3806 [1/1] (0.00ns)   --->   "%mult_V_3669 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4477, i32 5, i32 18"   --->   Operation 3806 'partselect' 'mult_V_3669' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3807 [1/1] (0.00ns)   --->   "%sext_ln17_2525 = sext i14 %mult_V_3669" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3807 'sext' 'sext_ln17_2525' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3808 [1/1] (0.78ns)   --->   "%r_V_4478 = sub i17 0, i17 %sext_ln818_982"   --->   Operation 3808 'sub' 'r_V_4478' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3809 [1/1] (0.00ns)   --->   "%mult_V_3670 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_4478, i32 5, i32 16"   --->   Operation 3809 'partselect' 'mult_V_3670' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3810 [1/1] (0.00ns)   --->   "%sext_ln17_2526 = sext i12 %mult_V_3670" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3810 'sext' 'sext_ln17_2526' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3811 [1/1] (0.00ns)   --->   "%mult_V_3671 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4479, i32 5, i32 18"   --->   Operation 3811 'partselect' 'mult_V_3671' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3812 [1/1] (0.00ns)   --->   "%sext_ln17_2527 = sext i14 %mult_V_3671" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3812 'sext' 'sext_ln17_2527' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3813 [1/1] (1.94ns)   --->   "%r_V_4480 = mul i21 %sext_ln818_981, i21 11"   --->   Operation 3813 'mul' 'r_V_4480' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3814 [1/1] (0.00ns)   --->   "%mult_V_3672 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_4480, i32 5, i32 20"   --->   Operation 3814 'partselect' 'mult_V_3672' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3815 [1/1] (0.00ns)   --->   "%shl_ln1273_1179 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_385, i3 0"   --->   Operation 3815 'bitconcatenate' 'shl_ln1273_1179' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3816 [1/1] (0.00ns)   --->   "%sext_ln1273_1974 = sext i19 %shl_ln1273_1179"   --->   Operation 3816 'sext' 'sext_ln1273_1974' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3817 [1/1] (0.00ns)   --->   "%shl_ln1273_1180 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_385, i1 0"   --->   Operation 3817 'bitconcatenate' 'shl_ln1273_1180' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3818 [1/1] (0.00ns)   --->   "%sext_ln1273_1975 = sext i17 %shl_ln1273_1180"   --->   Operation 3818 'sext' 'sext_ln1273_1975' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3819 [1/1] (0.80ns)   --->   "%r_V_4481 = sub i20 %sext_ln1273_1975, i20 %sext_ln1273_1974"   --->   Operation 3819 'sub' 'r_V_4481' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3820 [1/1] (0.00ns)   --->   "%mult_V_3673 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4481, i32 5, i32 19"   --->   Operation 3820 'partselect' 'mult_V_3673' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3821 [1/1] (0.00ns)   --->   "%sext_ln818_1297 = sext i15 %mult_V_3673"   --->   Operation 3821 'sext' 'sext_ln818_1297' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3822 [1/1] (0.80ns)   --->   "%r_V_4482 = sub i20 0, i20 %sext_ln1273_1974"   --->   Operation 3822 'sub' 'r_V_4482' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3823 [1/1] (0.00ns)   --->   "%mult_V_3674 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4482, i32 5, i32 19"   --->   Operation 3823 'partselect' 'mult_V_3674' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3824 [1/1] (0.00ns)   --->   "%sext_ln818_1298 = sext i15 %mult_V_3674"   --->   Operation 3824 'sext' 'sext_ln818_1298' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3825 [1/1] (0.00ns)   --->   "%mult_V_3675 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %a_V_385, i32 1, i32 15"   --->   Operation 3825 'partselect' 'mult_V_3675' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3826 [1/1] (0.00ns)   --->   "%a_V_386 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_300"   --->   Operation 3826 'load' 'a_V_386' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3827 [1/1] (0.00ns)   --->   "%sext_ln818_987 = sext i16 %a_V_386"   --->   Operation 3827 'sext' 'sext_ln818_987' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3828 [1/1] (0.00ns)   --->   "%sext_ln818_988 = sext i16 %a_V_386"   --->   Operation 3828 'sext' 'sext_ln818_988' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3829 [1/1] (0.00ns)   --->   "%mult_V_3676 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_386, i32 4, i32 15"   --->   Operation 3829 'partselect' 'mult_V_3676' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3830 [1/1] (0.00ns)   --->   "%sext_ln17_2528 = sext i12 %mult_V_3676" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3830 'sext' 'sext_ln17_2528' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3831 [1/1] (0.00ns)   --->   "%shl_ln1273_1181 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_386, i3 0"   --->   Operation 3831 'bitconcatenate' 'shl_ln1273_1181' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3832 [1/1] (0.00ns)   --->   "%sext_ln1273_1976 = sext i19 %shl_ln1273_1181"   --->   Operation 3832 'sext' 'sext_ln1273_1976' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3833 [1/1] (0.00ns)   --->   "%shl_ln1273_1182 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_386, i1 0"   --->   Operation 3833 'bitconcatenate' 'shl_ln1273_1182' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3834 [1/1] (0.00ns)   --->   "%sext_ln1273_1977 = sext i17 %shl_ln1273_1182"   --->   Operation 3834 'sext' 'sext_ln1273_1977' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3835 [1/1] (0.00ns)   --->   "%sext_ln1273_1978 = sext i17 %shl_ln1273_1182"   --->   Operation 3835 'sext' 'sext_ln1273_1978' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3836 [1/1] (0.80ns)   --->   "%r_V_4483 = sub i20 %sext_ln1273_1976, i20 %sext_ln1273_1978"   --->   Operation 3836 'sub' 'r_V_4483' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3837 [1/1] (0.00ns)   --->   "%mult_V_3677 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4483, i32 5, i32 19"   --->   Operation 3837 'partselect' 'mult_V_3677' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3838 [1/1] (0.00ns)   --->   "%sext_ln818_1299 = sext i15 %mult_V_3677"   --->   Operation 3838 'sext' 'sext_ln818_1299' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3839 [1/1] (0.00ns)   --->   "%mult_V_3678 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %a_V_386, i32 5, i32 15"   --->   Operation 3839 'partselect' 'mult_V_3678' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3840 [1/1] (0.00ns)   --->   "%sext_ln17_2529 = sext i11 %mult_V_3678" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3840 'sext' 'sext_ln17_2529' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3841 [1/1] (0.80ns)   --->   "%r_V_4484 = sub i20 %sext_ln818_987, i20 %sext_ln1273_1976"   --->   Operation 3841 'sub' 'r_V_4484' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3842 [1/1] (0.00ns)   --->   "%mult_V_3679 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4484, i32 5, i32 19"   --->   Operation 3842 'partselect' 'mult_V_3679' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3843 [1/1] (0.00ns)   --->   "%sext_ln818_1300 = sext i15 %mult_V_3679"   --->   Operation 3843 'sext' 'sext_ln818_1300' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3844 [1/1] (0.79ns)   --->   "%r_V_4485 = sub i18 0, i18 %sext_ln1273_1977"   --->   Operation 3844 'sub' 'r_V_4485' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3845 [1/1] (0.00ns)   --->   "%mult_V_3680 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_4485, i32 5, i32 17"   --->   Operation 3845 'partselect' 'mult_V_3680' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3846 [1/1] (0.00ns)   --->   "%sext_ln17_2530 = sext i13 %mult_V_3680" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3846 'sext' 'sext_ln17_2530' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3847 [1/1] (0.80ns)   --->   "%r_V_4489 = sub i20 0, i20 %sext_ln1273_1976"   --->   Operation 3847 'sub' 'r_V_4489' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3848 [1/1] (0.80ns)   --->   "%r_V_4486 = sub i20 %r_V_4489, i20 %sext_ln1273_1978"   --->   Operation 3848 'sub' 'r_V_4486' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3849 [1/1] (0.00ns)   --->   "%mult_V_3681 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4486, i32 5, i32 19"   --->   Operation 3849 'partselect' 'mult_V_3681' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3850 [1/1] (0.00ns)   --->   "%sext_ln818_1301 = sext i15 %mult_V_3681"   --->   Operation 3850 'sext' 'sext_ln818_1301' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3851 [1/1] (0.00ns)   --->   "%shl_ln1273_1183 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_386, i2 0"   --->   Operation 3851 'bitconcatenate' 'shl_ln1273_1183' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3852 [1/1] (0.00ns)   --->   "%sext_ln1273_1979 = sext i18 %shl_ln1273_1183"   --->   Operation 3852 'sext' 'sext_ln1273_1979' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3853 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_2642 = sub i19 0, i19 %sext_ln1273_1979"   --->   Operation 3853 'sub' 'sub_ln1273_2642' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3854 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_4487 = sub i19 %sub_ln1273_2642, i19 %sext_ln818_988"   --->   Operation 3854 'sub' 'r_V_4487' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3855 [1/1] (0.00ns)   --->   "%mult_V_3682 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4487, i32 5, i32 18"   --->   Operation 3855 'partselect' 'mult_V_3682' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3856 [1/1] (0.00ns)   --->   "%sext_ln17_2531 = sext i14 %mult_V_3682" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3856 'sext' 'sext_ln17_2531' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3857 [1/1] (0.80ns)   --->   "%r_V_4488 = sub i20 %sext_ln1273_1976, i20 %sext_ln818_987"   --->   Operation 3857 'sub' 'r_V_4488' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3858 [1/1] (0.00ns)   --->   "%mult_V_3683 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4488, i32 5, i32 19"   --->   Operation 3858 'partselect' 'mult_V_3683' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3859 [1/1] (0.00ns)   --->   "%sext_ln818_1302 = sext i15 %mult_V_3683"   --->   Operation 3859 'sext' 'sext_ln818_1302' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3860 [1/1] (0.00ns)   --->   "%mult_V_3684 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4489, i32 5, i32 19"   --->   Operation 3860 'partselect' 'mult_V_3684' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3861 [1/1] (0.00ns)   --->   "%sext_ln818_1303 = sext i15 %mult_V_3684"   --->   Operation 3861 'sext' 'sext_ln818_1303' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3862 [1/1] (0.00ns)   --->   "%a_V_387 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_301"   --->   Operation 3862 'load' 'a_V_387' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3863 [1/1] (0.00ns)   --->   "%sext_ln1273_1980 = sext i16 %a_V_387"   --->   Operation 3863 'sext' 'sext_ln1273_1980' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3864 [1/1] (0.00ns)   --->   "%sext_ln1273_1981 = sext i16 %a_V_387"   --->   Operation 3864 'sext' 'sext_ln1273_1981' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3865 [1/1] (0.00ns)   --->   "%shl_ln1273_1184 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_387, i3 0"   --->   Operation 3865 'bitconcatenate' 'shl_ln1273_1184' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3866 [1/1] (0.00ns)   --->   "%sext_ln1273_1982 = sext i19 %shl_ln1273_1184"   --->   Operation 3866 'sext' 'sext_ln1273_1982' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3867 [1/1] (0.00ns)   --->   "%shl_ln1273_1185 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_387, i1 0"   --->   Operation 3867 'bitconcatenate' 'shl_ln1273_1185' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3868 [1/1] (0.00ns)   --->   "%sext_ln1273_1983 = sext i17 %shl_ln1273_1185"   --->   Operation 3868 'sext' 'sext_ln1273_1983' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3869 [1/1] (0.80ns)   --->   "%r_V_4490 = sub i20 %sext_ln1273_1983, i20 %sext_ln1273_1982"   --->   Operation 3869 'sub' 'r_V_4490' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3870 [1/1] (0.00ns)   --->   "%mult_V_3685 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4490, i32 5, i32 19"   --->   Operation 3870 'partselect' 'mult_V_3685' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3871 [1/1] (0.00ns)   --->   "%sext_ln818_1304 = sext i15 %mult_V_3685"   --->   Operation 3871 'sext' 'sext_ln818_1304' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3872 [1/1] (0.80ns)   --->   "%r_V_4491 = sub i20 %sext_ln1273_1982, i20 %sext_ln1273_1983"   --->   Operation 3872 'sub' 'r_V_4491' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3873 [1/1] (0.00ns)   --->   "%mult_V_3686 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4491, i32 5, i32 19"   --->   Operation 3873 'partselect' 'mult_V_3686' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3874 [1/1] (0.00ns)   --->   "%sext_ln818_1305 = sext i15 %mult_V_3686"   --->   Operation 3874 'sext' 'sext_ln818_1305' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3875 [1/1] (0.00ns)   --->   "%shl_ln1273_1186 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_387, i2 0"   --->   Operation 3875 'bitconcatenate' 'shl_ln1273_1186' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3876 [1/1] (0.00ns)   --->   "%sext_ln1273_1984 = sext i18 %shl_ln1273_1186"   --->   Operation 3876 'sext' 'sext_ln1273_1984' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3877 [1/1] (0.79ns)   --->   "%r_V_4492 = sub i19 %sext_ln1273_1984, i19 %sext_ln1273_1981"   --->   Operation 3877 'sub' 'r_V_4492' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3878 [1/1] (0.00ns)   --->   "%mult_V_3687 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4492, i32 5, i32 18"   --->   Operation 3878 'partselect' 'mult_V_3687' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3879 [1/1] (0.00ns)   --->   "%sext_ln17_2532 = sext i14 %mult_V_3687" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3879 'sext' 'sext_ln17_2532' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3880 [1/1] (0.00ns)   --->   "%mult_V_3688 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_387, i32 4, i32 15"   --->   Operation 3880 'partselect' 'mult_V_3688' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3881 [1/1] (0.00ns)   --->   "%sext_ln17_2533 = sext i12 %mult_V_3688" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3881 'sext' 'sext_ln17_2533' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3882 [1/1] (0.00ns)   --->   "%sext_ln17_2534 = sext i12 %mult_V_3688" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3882 'sext' 'sext_ln17_2534' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3883 [1/1] (0.79ns)   --->   "%r_V_4493 = sub i19 0, i19 %sext_ln1273_1984"   --->   Operation 3883 'sub' 'r_V_4493' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3884 [1/1] (0.00ns)   --->   "%mult_V_3689 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4493, i32 5, i32 18"   --->   Operation 3884 'partselect' 'mult_V_3689' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3885 [1/1] (0.00ns)   --->   "%sext_ln17_2535 = sext i14 %mult_V_3689" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3885 'sext' 'sext_ln17_2535' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3886 [1/1] (0.00ns)   --->   "%mult_V_3690 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %a_V_387, i32 2, i32 15"   --->   Operation 3886 'partselect' 'mult_V_3690' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3887 [1/1] (0.00ns)   --->   "%sext_ln17_2536 = sext i14 %mult_V_3690" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3887 'sext' 'sext_ln17_2536' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3888 [1/1] (0.80ns)   --->   "%r_V_4494 = sub i20 %sext_ln1273_1982, i20 %sext_ln1273_1980"   --->   Operation 3888 'sub' 'r_V_4494' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3889 [1/1] (0.00ns)   --->   "%mult_V_3691 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4494, i32 5, i32 19"   --->   Operation 3889 'partselect' 'mult_V_3691' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3890 [1/1] (0.00ns)   --->   "%sext_ln818_1306 = sext i15 %mult_V_3691"   --->   Operation 3890 'sext' 'sext_ln818_1306' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3891 [1/1] (0.80ns)   --->   "%r_V_4495 = sub i20 %sext_ln1273_1980, i20 %sext_ln1273_1982"   --->   Operation 3891 'sub' 'r_V_4495' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3892 [1/1] (0.00ns)   --->   "%mult_V_3692 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4495, i32 5, i32 19"   --->   Operation 3892 'partselect' 'mult_V_3692' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3893 [1/1] (0.00ns)   --->   "%sext_ln818_1307 = sext i15 %mult_V_3692"   --->   Operation 3893 'sext' 'sext_ln818_1307' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3894 [1/1] (0.79ns)   --->   "%r_V_4496 = add i19 %sext_ln1273_1984, i19 %sext_ln1273_1981"   --->   Operation 3894 'add' 'r_V_4496' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3895 [1/1] (0.00ns)   --->   "%mult_V_3693 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4496, i32 5, i32 18"   --->   Operation 3895 'partselect' 'mult_V_3693' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3896 [1/1] (0.00ns)   --->   "%sext_ln17_2537 = sext i14 %mult_V_3693" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3896 'sext' 'sext_ln17_2537' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3897 [1/1] (0.00ns)   --->   "%a_V_388 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_302"   --->   Operation 3897 'load' 'a_V_388' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3898 [1/1] (0.00ns)   --->   "%sext_ln818_993 = sext i16 %a_V_388"   --->   Operation 3898 'sext' 'sext_ln818_993' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3899 [1/1] (0.00ns)   --->   "%sext_ln818_994 = sext i16 %a_V_388"   --->   Operation 3899 'sext' 'sext_ln818_994' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3900 [1/1] (0.00ns)   --->   "%mult_V_3694 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_388, i32 3, i32 15"   --->   Operation 3900 'partselect' 'mult_V_3694' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3901 [1/1] (0.00ns)   --->   "%sext_ln17_2538 = sext i13 %mult_V_3694" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3901 'sext' 'sext_ln17_2538' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3902 [1/1] (0.00ns)   --->   "%sext_ln17_2539 = sext i13 %mult_V_3694" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3902 'sext' 'sext_ln17_2539' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3903 [1/1] (0.00ns)   --->   "%mult_V_3695 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_388, i32 4, i32 15"   --->   Operation 3903 'partselect' 'mult_V_3695' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3904 [1/1] (0.00ns)   --->   "%sext_ln17_2540 = sext i12 %mult_V_3695" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3904 'sext' 'sext_ln17_2540' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3905 [1/1] (0.00ns)   --->   "%shl_ln1273_1187 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_388, i2 0"   --->   Operation 3905 'bitconcatenate' 'shl_ln1273_1187' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3906 [1/1] (0.00ns)   --->   "%sext_ln1273_1985 = sext i18 %shl_ln1273_1187"   --->   Operation 3906 'sext' 'sext_ln1273_1985' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3907 [1/1] (0.79ns)   --->   "%r_V_4497 = sub i19 0, i19 %sext_ln1273_1985"   --->   Operation 3907 'sub' 'r_V_4497' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3908 [1/1] (0.00ns)   --->   "%mult_V_3696 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4497, i32 5, i32 18"   --->   Operation 3908 'partselect' 'mult_V_3696' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3909 [1/1] (0.00ns)   --->   "%sext_ln17_2541 = sext i14 %mult_V_3696" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3909 'sext' 'sext_ln17_2541' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3910 [1/1] (0.79ns)   --->   "%r_V_4498 = sub i19 %sext_ln818_994, i19 %sext_ln1273_1985"   --->   Operation 3910 'sub' 'r_V_4498' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3911 [1/1] (0.00ns)   --->   "%mult_V_3697 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4498, i32 5, i32 18"   --->   Operation 3911 'partselect' 'mult_V_3697' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3912 [1/1] (0.00ns)   --->   "%sext_ln17_2542 = sext i14 %mult_V_3697" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3912 'sext' 'sext_ln17_2542' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3913 [1/1] (0.00ns)   --->   "%shl_ln1273_1188 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_388, i3 0"   --->   Operation 3913 'bitconcatenate' 'shl_ln1273_1188' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3914 [1/1] (0.00ns)   --->   "%sext_ln1273_1986 = sext i19 %shl_ln1273_1188"   --->   Operation 3914 'sext' 'sext_ln1273_1986' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3915 [1/1] (0.00ns)   --->   "%shl_ln1273_1189 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_388, i1 0"   --->   Operation 3915 'bitconcatenate' 'shl_ln1273_1189' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3916 [1/1] (0.00ns)   --->   "%sext_ln1273_1987 = sext i17 %shl_ln1273_1189"   --->   Operation 3916 'sext' 'sext_ln1273_1987' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3917 [1/1] (0.80ns)   --->   "%r_V_4499 = sub i20 %sext_ln1273_1986, i20 %sext_ln1273_1987"   --->   Operation 3917 'sub' 'r_V_4499' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3918 [1/1] (0.00ns)   --->   "%mult_V_3698 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4499, i32 5, i32 19"   --->   Operation 3918 'partselect' 'mult_V_3698' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3919 [1/1] (0.00ns)   --->   "%sext_ln818_1309 = sext i15 %mult_V_3698"   --->   Operation 3919 'sext' 'sext_ln818_1309' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3920 [1/1] (0.79ns)   --->   "%r_V_4500 = sub i19 %sext_ln1273_1985, i19 %sext_ln818_994"   --->   Operation 3920 'sub' 'r_V_4500' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3921 [1/1] (0.00ns)   --->   "%mult_V_3699 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4500, i32 5, i32 18"   --->   Operation 3921 'partselect' 'mult_V_3699' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3922 [1/1] (0.00ns)   --->   "%sext_ln17_2543 = sext i14 %mult_V_3699" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3922 'sext' 'sext_ln17_2543' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3923 [1/1] (0.79ns)   --->   "%r_V_4501 = add i19 %sext_ln1273_1985, i19 %sext_ln818_994"   --->   Operation 3923 'add' 'r_V_4501' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3924 [1/1] (0.00ns)   --->   "%mult_V_3700 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4501, i32 5, i32 18"   --->   Operation 3924 'partselect' 'mult_V_3700' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3925 [1/1] (0.00ns)   --->   "%sext_ln17_2544 = sext i14 %mult_V_3700" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3925 'sext' 'sext_ln17_2544' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3926 [1/1] (1.94ns)   --->   "%r_V_4502 = mul i21 %sext_ln818_993, i21 11"   --->   Operation 3926 'mul' 'r_V_4502' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3927 [1/1] (0.00ns)   --->   "%mult_V_3701 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_4502, i32 5, i32 20"   --->   Operation 3927 'partselect' 'mult_V_3701' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3928 [1/1] (0.00ns)   --->   "%mult_V_3702 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %a_V_388, i32 5, i32 15"   --->   Operation 3928 'partselect' 'mult_V_3702' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3929 [1/1] (0.00ns)   --->   "%sext_ln17_2545 = sext i11 %mult_V_3702" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3929 'sext' 'sext_ln17_2545' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3930 [1/1] (0.00ns)   --->   "%a_V_389 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_303"   --->   Operation 3930 'load' 'a_V_389' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3931 [1/1] (0.00ns)   --->   "%sext_ln1273_1988 = sext i16 %a_V_389"   --->   Operation 3931 'sext' 'sext_ln1273_1988' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3932 [1/1] (0.00ns)   --->   "%sext_ln1273_1989 = sext i16 %a_V_389"   --->   Operation 3932 'sext' 'sext_ln1273_1989' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3933 [1/1] (0.00ns)   --->   "%sext_ln1273_1990 = sext i16 %a_V_389"   --->   Operation 3933 'sext' 'sext_ln1273_1990' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3934 [1/1] (0.00ns)   --->   "%shl_ln1273_1190 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_389, i3 0"   --->   Operation 3934 'bitconcatenate' 'shl_ln1273_1190' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3935 [1/1] (0.00ns)   --->   "%sext_ln1273_1991 = sext i19 %shl_ln1273_1190"   --->   Operation 3935 'sext' 'sext_ln1273_1991' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3936 [1/1] (0.80ns)   --->   "%r_V_4503 = sub i20 0, i20 %sext_ln1273_1991"   --->   Operation 3936 'sub' 'r_V_4503' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3937 [1/1] (0.00ns)   --->   "%mult_V_3703 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4503, i32 5, i32 19"   --->   Operation 3937 'partselect' 'mult_V_3703' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3938 [1/1] (0.00ns)   --->   "%sext_ln818_1310 = sext i15 %mult_V_3703"   --->   Operation 3938 'sext' 'sext_ln818_1310' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3939 [1/1] (0.00ns)   --->   "%shl_ln1273_1191 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_389, i2 0"   --->   Operation 3939 'bitconcatenate' 'shl_ln1273_1191' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3940 [1/1] (0.00ns)   --->   "%sext_ln1273_1992 = sext i18 %shl_ln1273_1191"   --->   Operation 3940 'sext' 'sext_ln1273_1992' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3941 [1/1] (0.79ns)   --->   "%r_V_4504 = sub i19 %sext_ln1273_1992, i19 %sext_ln1273_1990"   --->   Operation 3941 'sub' 'r_V_4504' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3942 [1/1] (0.00ns)   --->   "%mult_V_3704 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4504, i32 5, i32 18"   --->   Operation 3942 'partselect' 'mult_V_3704' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3943 [1/1] (0.00ns)   --->   "%sext_ln17_2546 = sext i14 %mult_V_3704" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3943 'sext' 'sext_ln17_2546' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3944 [1/1] (0.80ns)   --->   "%r_V_4505 = sub i20 %sext_ln1273_1989, i20 %sext_ln1273_1991"   --->   Operation 3944 'sub' 'r_V_4505' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3945 [1/1] (0.00ns)   --->   "%mult_V_3705 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4505, i32 5, i32 19"   --->   Operation 3945 'partselect' 'mult_V_3705' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3946 [1/1] (0.00ns)   --->   "%sext_ln818_1311 = sext i15 %mult_V_3705"   --->   Operation 3946 'sext' 'sext_ln818_1311' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3947 [1/1] (0.80ns)   --->   "%r_V_4506 = add i20 %sext_ln1273_1991, i20 %sext_ln1273_1989"   --->   Operation 3947 'add' 'r_V_4506' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3948 [1/1] (0.00ns)   --->   "%mult_V_3706 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4506, i32 5, i32 19"   --->   Operation 3948 'partselect' 'mult_V_3706' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3949 [1/1] (0.00ns)   --->   "%sext_ln818_1312 = sext i15 %mult_V_3706"   --->   Operation 3949 'sext' 'sext_ln818_1312' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3950 [1/1] (0.00ns)   --->   "%shl_ln1273_1192 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_389, i1 0"   --->   Operation 3950 'bitconcatenate' 'shl_ln1273_1192' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3951 [1/1] (0.00ns)   --->   "%sext_ln1273_1993 = sext i17 %shl_ln1273_1192"   --->   Operation 3951 'sext' 'sext_ln1273_1993' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3952 [1/1] (0.00ns)   --->   "%sext_ln1273_1994 = sext i17 %shl_ln1273_1192"   --->   Operation 3952 'sext' 'sext_ln1273_1994' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3953 [1/1] (0.80ns)   --->   "%r_V_4507 = sub i20 %r_V_4503, i20 %sext_ln1273_1994"   --->   Operation 3953 'sub' 'r_V_4507' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3954 [1/1] (0.00ns)   --->   "%mult_V_3707 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4507, i32 5, i32 19"   --->   Operation 3954 'partselect' 'mult_V_3707' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3955 [1/1] (0.00ns)   --->   "%sext_ln818_1313 = sext i15 %mult_V_3707"   --->   Operation 3955 'sext' 'sext_ln818_1313' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3956 [1/1] (0.78ns)   --->   "%r_V_4508 = sub i17 0, i17 %sext_ln1273_1988"   --->   Operation 3956 'sub' 'r_V_4508' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3957 [1/1] (0.00ns)   --->   "%mult_V_3708 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_4508, i32 5, i32 16"   --->   Operation 3957 'partselect' 'mult_V_3708' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3958 [1/1] (0.00ns)   --->   "%sext_ln17_2547 = sext i12 %mult_V_3708" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3958 'sext' 'sext_ln17_2547' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3959 [1/1] (0.80ns)   --->   "%r_V_4509 = sub i20 %sext_ln1273_1991, i20 %sext_ln1273_1994"   --->   Operation 3959 'sub' 'r_V_4509' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3960 [1/1] (0.00ns)   --->   "%mult_V_3709 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4509, i32 5, i32 19"   --->   Operation 3960 'partselect' 'mult_V_3709' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3961 [1/1] (0.00ns)   --->   "%sext_ln818_1314 = sext i15 %mult_V_3709"   --->   Operation 3961 'sext' 'sext_ln818_1314' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3962 [1/1] (0.79ns)   --->   "%r_V_4510 = sub i18 0, i18 %sext_ln1273_1993"   --->   Operation 3962 'sub' 'r_V_4510' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3963 [1/1] (0.00ns)   --->   "%mult_V_3710 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_4510, i32 5, i32 17"   --->   Operation 3963 'partselect' 'mult_V_3710' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3964 [1/1] (0.00ns)   --->   "%sext_ln17_2548 = sext i13 %mult_V_3710" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3964 'sext' 'sext_ln17_2548' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3965 [1/1] (0.00ns)   --->   "%a_V_390 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_304"   --->   Operation 3965 'load' 'a_V_390' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3966 [1/1] (0.00ns)   --->   "%sext_ln818_999 = sext i16 %a_V_390"   --->   Operation 3966 'sext' 'sext_ln818_999' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3967 [1/1] (0.00ns)   --->   "%sext_ln818_1000 = sext i16 %a_V_390"   --->   Operation 3967 'sext' 'sext_ln818_1000' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3968 [1/1] (0.00ns)   --->   "%sext_ln818_1001 = sext i16 %a_V_390"   --->   Operation 3968 'sext' 'sext_ln818_1001' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3969 [1/1] (0.00ns)   --->   "%mult_V_3711 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_390, i32 4, i32 15"   --->   Operation 3969 'partselect' 'mult_V_3711' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3970 [1/1] (0.00ns)   --->   "%sext_ln17_2549 = sext i12 %mult_V_3711" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3970 'sext' 'sext_ln17_2549' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3971 [1/1] (0.00ns)   --->   "%sext_ln17_2550 = sext i12 %mult_V_3711" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3971 'sext' 'sext_ln17_2550' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3972 [1/1] (0.00ns)   --->   "%mult_V_3712 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_390, i32 3, i32 15"   --->   Operation 3972 'partselect' 'mult_V_3712' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3973 [1/1] (0.00ns)   --->   "%sext_ln17_2551 = sext i13 %mult_V_3712" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3973 'sext' 'sext_ln17_2551' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3974 [1/1] (0.00ns)   --->   "%sext_ln17_2552 = sext i13 %mult_V_3712" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3974 'sext' 'sext_ln17_2552' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3975 [1/1] (0.00ns)   --->   "%shl_ln1273_1193 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_390, i2 0"   --->   Operation 3975 'bitconcatenate' 'shl_ln1273_1193' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3976 [1/1] (0.00ns)   --->   "%sext_ln1273_1995 = sext i18 %shl_ln1273_1193"   --->   Operation 3976 'sext' 'sext_ln1273_1995' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3977 [1/1] (0.79ns)   --->   "%r_V_4511 = sub i19 %sext_ln818_1001, i19 %sext_ln1273_1995"   --->   Operation 3977 'sub' 'r_V_4511' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3978 [1/1] (0.00ns)   --->   "%mult_V_3713 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4511, i32 5, i32 18"   --->   Operation 3978 'partselect' 'mult_V_3713' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3979 [1/1] (0.00ns)   --->   "%sext_ln17_2553 = sext i14 %mult_V_3713" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3979 'sext' 'sext_ln17_2553' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3980 [1/1] (0.00ns)   --->   "%shl_ln1273_1194 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_390, i3 0"   --->   Operation 3980 'bitconcatenate' 'shl_ln1273_1194' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3981 [1/1] (0.00ns)   --->   "%sext_ln1273_1996 = sext i19 %shl_ln1273_1194"   --->   Operation 3981 'sext' 'sext_ln1273_1996' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3982 [1/1] (0.80ns)   --->   "%r_V_4512 = sub i20 %sext_ln1273_1996, i20 %sext_ln818_1000"   --->   Operation 3982 'sub' 'r_V_4512' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3983 [1/1] (0.00ns)   --->   "%mult_V_3714 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4512, i32 5, i32 19"   --->   Operation 3983 'partselect' 'mult_V_3714' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3984 [1/1] (0.00ns)   --->   "%sext_ln818_1315 = sext i15 %mult_V_3714"   --->   Operation 3984 'sext' 'sext_ln818_1315' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3985 [1/1] (0.80ns)   --->   "%r_V_4513 = sub i20 0, i20 %sext_ln1273_1996"   --->   Operation 3985 'sub' 'r_V_4513' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3986 [1/1] (0.00ns)   --->   "%mult_V_3715 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4513, i32 5, i32 19"   --->   Operation 3986 'partselect' 'mult_V_3715' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3987 [1/1] (0.00ns)   --->   "%sext_ln818_1316 = sext i15 %mult_V_3715"   --->   Operation 3987 'sext' 'sext_ln818_1316' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3988 [1/1] (0.00ns)   --->   "%shl_ln1273_1195 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_390, i1 0"   --->   Operation 3988 'bitconcatenate' 'shl_ln1273_1195' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3989 [1/1] (0.00ns)   --->   "%sext_ln1273_1997 = sext i17 %shl_ln1273_1195"   --->   Operation 3989 'sext' 'sext_ln1273_1997' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3990 [1/1] (0.80ns)   --->   "%r_V_4514 = sub i20 %sext_ln1273_1996, i20 %sext_ln1273_1997"   --->   Operation 3990 'sub' 'r_V_4514' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3991 [1/1] (0.00ns)   --->   "%mult_V_3716 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4514, i32 5, i32 19"   --->   Operation 3991 'partselect' 'mult_V_3716' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3992 [1/1] (0.80ns)   --->   "%r_V_4515 = sub i20 %sext_ln818_1000, i20 %sext_ln1273_1996"   --->   Operation 3992 'sub' 'r_V_4515' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3993 [1/1] (0.00ns)   --->   "%mult_V_3717 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4515, i32 5, i32 19"   --->   Operation 3993 'partselect' 'mult_V_3717' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3994 [1/1] (0.00ns)   --->   "%sext_ln818_1318 = sext i15 %mult_V_3717"   --->   Operation 3994 'sext' 'sext_ln818_1318' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3995 [1/1] (1.94ns)   --->   "%r_V_4516 = mul i21 %sext_ln818_999, i21 2097141"   --->   Operation 3995 'mul' 'r_V_4516' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3996 [1/1] (0.00ns)   --->   "%mult_V_3718 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_4516, i32 5, i32 20"   --->   Operation 3996 'partselect' 'mult_V_3718' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3997 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_2667 = sub i19 0, i19 %sext_ln1273_1995"   --->   Operation 3997 'sub' 'sub_ln1273_2667' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3998 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_4517 = sub i19 %sub_ln1273_2667, i19 %sext_ln818_1001"   --->   Operation 3998 'sub' 'r_V_4517' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3999 [1/1] (0.00ns)   --->   "%mult_V_3719 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4517, i32 5, i32 18"   --->   Operation 3999 'partselect' 'mult_V_3719' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4000 [1/1] (0.00ns)   --->   "%sext_ln17_2554 = sext i14 %mult_V_3719" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4000 'sext' 'sext_ln17_2554' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4001 [1/1] (0.00ns)   --->   "%a_V_391 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_305"   --->   Operation 4001 'load' 'a_V_391' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4002 [1/1] (0.00ns)   --->   "%sext_ln1270_115 = sext i16 %a_V_391"   --->   Operation 4002 'sext' 'sext_ln1270_115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4003 [1/1] (0.00ns)   --->   "%sext_ln1273_1998 = sext i16 %a_V_391"   --->   Operation 4003 'sext' 'sext_ln1273_1998' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4004 [1/1] (0.00ns)   --->   "%sext_ln1273_1999 = sext i16 %a_V_391"   --->   Operation 4004 'sext' 'sext_ln1273_1999' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4005 [1/1] (0.00ns)   --->   "%shl_ln1273_1196 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_391, i2 0"   --->   Operation 4005 'bitconcatenate' 'shl_ln1273_1196' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4006 [1/1] (0.00ns)   --->   "%sext_ln1273_2000 = sext i18 %shl_ln1273_1196"   --->   Operation 4006 'sext' 'sext_ln1273_2000' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4007 [1/1] (0.00ns)   --->   "%sext_ln1273_2001 = sext i18 %shl_ln1273_1196"   --->   Operation 4007 'sext' 'sext_ln1273_2001' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4008 [1/1] (0.79ns)   --->   "%r_V_4523 = sub i19 0, i19 %sext_ln1273_2001"   --->   Operation 4008 'sub' 'r_V_4523' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4009 [1/1] (0.80ns)   --->   "%r_V_4518 = sub i19 %r_V_4523, i19 %sext_ln1273_1999"   --->   Operation 4009 'sub' 'r_V_4518' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4010 [1/1] (0.00ns)   --->   "%mult_V_3720 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4518, i32 5, i32 18"   --->   Operation 4010 'partselect' 'mult_V_3720' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4011 [1/1] (0.00ns)   --->   "%sext_ln17_2555 = sext i14 %mult_V_3720" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4011 'sext' 'sext_ln17_2555' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4012 [1/1] (0.00ns)   --->   "%shl_ln1273_1197 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_391, i3 0"   --->   Operation 4012 'bitconcatenate' 'shl_ln1273_1197' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4013 [1/1] (0.00ns)   --->   "%sext_ln1273_2002 = sext i19 %shl_ln1273_1197"   --->   Operation 4013 'sext' 'sext_ln1273_2002' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4014 [1/1] (0.80ns)   --->   "%r_V_4519 = sub i20 0, i20 %sext_ln1273_2002"   --->   Operation 4014 'sub' 'r_V_4519' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4015 [1/1] (0.00ns)   --->   "%mult_V_3721 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4519, i32 5, i32 19"   --->   Operation 4015 'partselect' 'mult_V_3721' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4016 [1/1] (0.00ns)   --->   "%sext_ln818_1319 = sext i15 %mult_V_3721"   --->   Operation 4016 'sext' 'sext_ln818_1319' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4017 [1/1] (0.00ns)   --->   "%mult_V_3722 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %a_V_391, i32 2, i32 15"   --->   Operation 4017 'partselect' 'mult_V_3722' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4018 [1/1] (0.00ns)   --->   "%sext_ln17_2556 = sext i14 %mult_V_3722" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4018 'sext' 'sext_ln17_2556' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4019 [1/1] (0.80ns)   --->   "%r_V_4520 = sub i20 %sext_ln1273_2002, i20 %sext_ln1273_1998"   --->   Operation 4019 'sub' 'r_V_4520' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4020 [1/1] (0.00ns)   --->   "%mult_V_3723 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4520, i32 5, i32 19"   --->   Operation 4020 'partselect' 'mult_V_3723' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4021 [1/1] (0.00ns)   --->   "%sext_ln818_1320 = sext i15 %mult_V_3723"   --->   Operation 4021 'sext' 'sext_ln818_1320' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4022 [1/1] (0.00ns)   --->   "%shl_ln1273_1198 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_391, i4 0"   --->   Operation 4022 'bitconcatenate' 'shl_ln1273_1198' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4023 [1/1] (0.00ns)   --->   "%sext_ln1273_2003 = sext i20 %shl_ln1273_1198"   --->   Operation 4023 'sext' 'sext_ln1273_2003' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4024 [1/1] (0.80ns)   --->   "%r_V_4521 = sub i21 %sext_ln1273_2003, i21 %sext_ln1273_2000"   --->   Operation 4024 'sub' 'r_V_4521' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4025 [1/1] (0.00ns)   --->   "%mult_V_3724 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_4521, i32 5, i32 20"   --->   Operation 4025 'partselect' 'mult_V_3724' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4026 [1/1] (1.94ns)   --->   "%mul_ln1270_61 = mul i21 %sext_ln1270_115, i21 2097131"   --->   Operation 4026 'mul' 'mul_ln1270_61' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4027 [1/1] (0.00ns)   --->   "%mult_V_3725 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_61, i32 5, i32 20"   --->   Operation 4027 'partselect' 'mult_V_3725' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4028 [1/1] (0.00ns)   --->   "%shl_ln1273_1199 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_391, i1 0"   --->   Operation 4028 'bitconcatenate' 'shl_ln1273_1199' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4029 [1/1] (0.00ns)   --->   "%sext_ln1273_2004 = sext i17 %shl_ln1273_1199"   --->   Operation 4029 'sext' 'sext_ln1273_2004' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4030 [1/1] (0.80ns)   --->   "%r_V_4522 = sub i20 %sext_ln1273_2002, i20 %sext_ln1273_2004"   --->   Operation 4030 'sub' 'r_V_4522' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4031 [1/1] (0.00ns)   --->   "%mult_V_3726 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4522, i32 5, i32 19"   --->   Operation 4031 'partselect' 'mult_V_3726' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4032 [1/1] (0.00ns)   --->   "%mult_V_3727 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4523, i32 5, i32 18"   --->   Operation 4032 'partselect' 'mult_V_3727' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4033 [1/1] (0.00ns)   --->   "%sext_ln17_2557 = sext i14 %mult_V_3727" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4033 'sext' 'sext_ln17_2557' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4034 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_2675 = sub i21 0, i21 %sext_ln1273_2003"   --->   Operation 4034 'sub' 'sub_ln1273_2675' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4035 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%r_V_4524 = sub i21 %sub_ln1273_2675, i21 %sext_ln1270_115"   --->   Operation 4035 'sub' 'r_V_4524' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4036 [1/1] (0.00ns)   --->   "%mult_V_3728 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_4524, i32 5, i32 20"   --->   Operation 4036 'partselect' 'mult_V_3728' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4037 [1/1] (0.79ns)   --->   "%r_V_4525 = sub i19 %sext_ln1273_1999, i19 %sext_ln1273_2001"   --->   Operation 4037 'sub' 'r_V_4525' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4038 [1/1] (0.00ns)   --->   "%mult_V_3729 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4525, i32 5, i32 18"   --->   Operation 4038 'partselect' 'mult_V_3729' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4039 [1/1] (0.00ns)   --->   "%sext_ln17_2558 = sext i14 %mult_V_3729" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4039 'sext' 'sext_ln17_2558' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4040 [1/1] (0.00ns)   --->   "%mult_V_3730 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %a_V_391, i32 5, i32 15"   --->   Operation 4040 'partselect' 'mult_V_3730' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4041 [1/1] (0.00ns)   --->   "%sext_ln17_2559 = sext i11 %mult_V_3730" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4041 'sext' 'sext_ln17_2559' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4042 [1/1] (0.00ns)   --->   "%a_V_392 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_307"   --->   Operation 4042 'load' 'a_V_392' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4043 [1/1] (0.00ns)   --->   "%sext_ln818_1007 = sext i16 %a_V_392"   --->   Operation 4043 'sext' 'sext_ln818_1007' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4044 [1/1] (0.00ns)   --->   "%sext_ln818_1008 = sext i16 %a_V_392"   --->   Operation 4044 'sext' 'sext_ln818_1008' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4045 [1/1] (0.00ns)   --->   "%sext_ln818_1009 = sext i16 %a_V_392"   --->   Operation 4045 'sext' 'sext_ln818_1009' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4046 [1/1] (0.00ns)   --->   "%mult_V_3731 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_392, i32 4, i32 15"   --->   Operation 4046 'partselect' 'mult_V_3731' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4047 [1/1] (0.00ns)   --->   "%sext_ln17_2560 = sext i12 %mult_V_3731" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4047 'sext' 'sext_ln17_2560' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4048 [1/1] (0.00ns)   --->   "%shl_ln1273_1200 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_392, i2 0"   --->   Operation 4048 'bitconcatenate' 'shl_ln1273_1200' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4049 [1/1] (0.00ns)   --->   "%sext_ln1273_2005 = sext i18 %shl_ln1273_1200"   --->   Operation 4049 'sext' 'sext_ln1273_2005' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4050 [1/1] (0.79ns)   --->   "%r_V_4526 = sub i19 0, i19 %sext_ln1273_2005"   --->   Operation 4050 'sub' 'r_V_4526' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4051 [1/1] (0.00ns)   --->   "%mult_V_3732 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4526, i32 5, i32 18"   --->   Operation 4051 'partselect' 'mult_V_3732' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4052 [1/1] (0.00ns)   --->   "%sext_ln17_2561 = sext i14 %mult_V_3732" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4052 'sext' 'sext_ln17_2561' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4053 [1/1] (0.00ns)   --->   "%shl_ln1273_1201 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_392, i3 0"   --->   Operation 4053 'bitconcatenate' 'shl_ln1273_1201' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4054 [1/1] (0.00ns)   --->   "%sext_ln1273_2006 = sext i19 %shl_ln1273_1201"   --->   Operation 4054 'sext' 'sext_ln1273_2006' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4055 [1/1] (0.00ns)   --->   "%shl_ln1273_1202 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_392, i1 0"   --->   Operation 4055 'bitconcatenate' 'shl_ln1273_1202' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4056 [1/1] (0.00ns)   --->   "%sext_ln1273_2007 = sext i17 %shl_ln1273_1202"   --->   Operation 4056 'sext' 'sext_ln1273_2007' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4057 [1/1] (0.80ns)   --->   "%r_V_4527 = sub i20 %sext_ln1273_2007, i20 %sext_ln1273_2006"   --->   Operation 4057 'sub' 'r_V_4527' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4058 [1/1] (0.00ns)   --->   "%mult_V_3733 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4527, i32 5, i32 19"   --->   Operation 4058 'partselect' 'mult_V_3733' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4059 [1/1] (0.00ns)   --->   "%sext_ln818_1322 = sext i15 %mult_V_3733"   --->   Operation 4059 'sext' 'sext_ln818_1322' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4060 [1/1] (0.79ns)   --->   "%r_V_4528 = add i19 %sext_ln1273_2005, i19 %sext_ln818_1009"   --->   Operation 4060 'add' 'r_V_4528' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4061 [1/1] (0.00ns)   --->   "%mult_V_3734 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4528, i32 5, i32 18"   --->   Operation 4061 'partselect' 'mult_V_3734' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4062 [1/1] (0.00ns)   --->   "%sext_ln818_1323 = sext i14 %mult_V_3734"   --->   Operation 4062 'sext' 'sext_ln818_1323' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4063 [1/1] (0.00ns)   --->   "%sext_ln17_2562 = sext i14 %mult_V_3734" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4063 'sext' 'sext_ln17_2562' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4064 [1/1] (0.00ns)   --->   "%mult_V_3735 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %a_V_392, i32 5, i32 15"   --->   Operation 4064 'partselect' 'mult_V_3735' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4065 [1/1] (0.00ns)   --->   "%sext_ln17_2563 = sext i11 %mult_V_3735" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4065 'sext' 'sext_ln17_2563' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4066 [1/1] (0.00ns)   --->   "%sext_ln17_2564 = sext i11 %mult_V_3735" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4066 'sext' 'sext_ln17_2564' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4067 [1/1] (0.80ns)   --->   "%r_V_4529 = sub i20 %sext_ln1273_2006, i20 %sext_ln1273_2007"   --->   Operation 4067 'sub' 'r_V_4529' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4068 [1/1] (0.00ns)   --->   "%mult_V_3736 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4529, i32 5, i32 19"   --->   Operation 4068 'partselect' 'mult_V_3736' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4069 [1/1] (0.00ns)   --->   "%sext_ln818_1324 = sext i15 %mult_V_3736"   --->   Operation 4069 'sext' 'sext_ln818_1324' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4070 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_2681 = sub i20 0, i20 %sext_ln1273_2006"   --->   Operation 4070 'sub' 'sub_ln1273_2681' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4071 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_4530 = sub i20 %sub_ln1273_2681, i20 %sext_ln818_1007"   --->   Operation 4071 'sub' 'r_V_4530' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4072 [1/1] (0.00ns)   --->   "%mult_V_3737 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4530, i32 5, i32 19"   --->   Operation 4072 'partselect' 'mult_V_3737' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4073 [1/1] (0.00ns)   --->   "%sext_ln818_1325 = sext i15 %mult_V_3737"   --->   Operation 4073 'sext' 'sext_ln818_1325' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4074 [1/1] (0.78ns)   --->   "%r_V_4531 = sub i17 0, i17 %sext_ln818_1008"   --->   Operation 4074 'sub' 'r_V_4531' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4075 [1/1] (0.00ns)   --->   "%mult_V_3738 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_4531, i32 5, i32 16"   --->   Operation 4075 'partselect' 'mult_V_3738' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4076 [1/1] (0.00ns)   --->   "%sext_ln17_2565 = sext i12 %mult_V_3738" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4076 'sext' 'sext_ln17_2565' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4077 [1/1] (0.80ns)   --->   "%r_V_4532 = add i20 %sext_ln1273_2006, i20 %sext_ln1273_2007"   --->   Operation 4077 'add' 'r_V_4532' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4078 [1/1] (0.00ns)   --->   "%mult_V_3739 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4532, i32 5, i32 19"   --->   Operation 4078 'partselect' 'mult_V_3739' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4079 [1/1] (0.00ns)   --->   "%sext_ln818_1326 = sext i15 %mult_V_3739"   --->   Operation 4079 'sext' 'sext_ln818_1326' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4080 [1/1] (0.00ns)   --->   "%a_V_393 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_308"   --->   Operation 4080 'load' 'a_V_393' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4081 [1/1] (0.00ns)   --->   "%sext_ln818_1012 = sext i16 %a_V_393"   --->   Operation 4081 'sext' 'sext_ln818_1012' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4082 [1/1] (0.00ns)   --->   "%mult_V_3740 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %a_V_393, i32 2, i32 15"   --->   Operation 4082 'partselect' 'mult_V_3740' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4083 [1/1] (0.00ns)   --->   "%sext_ln818_1013 = sext i14 %mult_V_3740"   --->   Operation 4083 'sext' 'sext_ln818_1013' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4084 [1/1] (0.00ns)   --->   "%shl_ln1273_1203 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_393, i2 0"   --->   Operation 4084 'bitconcatenate' 'shl_ln1273_1203' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4085 [1/1] (0.00ns)   --->   "%sext_ln1273_2008 = sext i18 %shl_ln1273_1203"   --->   Operation 4085 'sext' 'sext_ln1273_2008' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4086 [1/1] (0.79ns)   --->   "%r_V_4533 = sub i19 0, i19 %sext_ln1273_2008"   --->   Operation 4086 'sub' 'r_V_4533' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4087 [1/1] (0.00ns)   --->   "%mult_V_3741 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4533, i32 5, i32 18"   --->   Operation 4087 'partselect' 'mult_V_3741' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4088 [1/1] (0.00ns)   --->   "%sext_ln17_2566 = sext i14 %mult_V_3741" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4088 'sext' 'sext_ln17_2566' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4089 [1/1] (0.00ns)   --->   "%shl_ln1273_1204 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_393, i3 0"   --->   Operation 4089 'bitconcatenate' 'shl_ln1273_1204' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4090 [1/1] (0.00ns)   --->   "%sext_ln1273_2009 = sext i19 %shl_ln1273_1204"   --->   Operation 4090 'sext' 'sext_ln1273_2009' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4091 [1/1] (0.00ns)   --->   "%shl_ln1273_1205 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_393, i1 0"   --->   Operation 4091 'bitconcatenate' 'shl_ln1273_1205' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4092 [1/1] (0.00ns)   --->   "%sext_ln1273_2010 = sext i17 %shl_ln1273_1205"   --->   Operation 4092 'sext' 'sext_ln1273_2010' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4093 [1/1] (0.00ns)   --->   "%sext_ln1273_2011 = sext i17 %shl_ln1273_1205"   --->   Operation 4093 'sext' 'sext_ln1273_2011' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4094 [1/1] (0.80ns)   --->   "%r_V_4534 = sub i20 %sext_ln1273_2009, i20 %sext_ln1273_2011"   --->   Operation 4094 'sub' 'r_V_4534' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4095 [1/1] (0.00ns)   --->   "%mult_V_3742 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4534, i32 5, i32 19"   --->   Operation 4095 'partselect' 'mult_V_3742' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4096 [1/1] (0.00ns)   --->   "%sext_ln818_1327 = sext i15 %mult_V_3742"   --->   Operation 4096 'sext' 'sext_ln818_1327' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4097 [1/1] (0.80ns)   --->   "%r_V_4535 = sub i20 0, i20 %sext_ln1273_2009"   --->   Operation 4097 'sub' 'r_V_4535' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4098 [1/1] (0.00ns)   --->   "%mult_V_3743 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4535, i32 5, i32 19"   --->   Operation 4098 'partselect' 'mult_V_3743' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4099 [1/1] (0.00ns)   --->   "%sext_ln818_1328 = sext i15 %mult_V_3743"   --->   Operation 4099 'sext' 'sext_ln818_1328' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4100 [1/1] (0.79ns)   --->   "%r_V_4536 = sub i19 %sext_ln1273_2008, i19 %sext_ln818_1012"   --->   Operation 4100 'sub' 'r_V_4536' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4101 [1/1] (0.00ns)   --->   "%mult_V_3744 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4536, i32 5, i32 18"   --->   Operation 4101 'partselect' 'mult_V_3744' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4102 [1/1] (0.00ns)   --->   "%sext_ln17_2567 = sext i14 %mult_V_3744" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4102 'sext' 'sext_ln17_2567' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4103 [1/1] (0.79ns)   --->   "%r_V_4537 = sub i18 0, i18 %sext_ln1273_2010"   --->   Operation 4103 'sub' 'r_V_4537' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4104 [1/1] (0.00ns)   --->   "%mult_V_3745 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_4537, i32 5, i32 17"   --->   Operation 4104 'partselect' 'mult_V_3745' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4105 [1/1] (0.00ns)   --->   "%sext_ln17_2568 = sext i13 %mult_V_3745" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4105 'sext' 'sext_ln17_2568' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4106 [1/1] (0.00ns)   --->   "%mult_V_3746 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_393, i32 4, i32 15"   --->   Operation 4106 'partselect' 'mult_V_3746' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4107 [1/1] (0.00ns)   --->   "%sext_ln17_2569 = sext i12 %mult_V_3746" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4107 'sext' 'sext_ln17_2569' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4108 [1/1] (0.80ns)   --->   "%r_V_4538 = sub i19 %r_V_4533, i19 %sext_ln818_1012"   --->   Operation 4108 'sub' 'r_V_4538' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4109 [1/1] (0.00ns)   --->   "%mult_V_3747 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4538, i32 5, i32 18"   --->   Operation 4109 'partselect' 'mult_V_3747' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4110 [1/1] (0.00ns)   --->   "%sext_ln17_2570 = sext i14 %mult_V_3747" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4110 'sext' 'sext_ln17_2570' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4111 [1/1] (0.00ns)   --->   "%a_V_394 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_309"   --->   Operation 4111 'load' 'a_V_394' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4112 [1/1] (0.00ns)   --->   "%sext_ln1273_2012 = sext i16 %a_V_394"   --->   Operation 4112 'sext' 'sext_ln1273_2012' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4113 [1/1] (0.00ns)   --->   "%sext_ln1273_2013 = sext i16 %a_V_394"   --->   Operation 4113 'sext' 'sext_ln1273_2013' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4114 [1/1] (0.00ns)   --->   "%shl_ln1273_1206 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_394, i3 0"   --->   Operation 4114 'bitconcatenate' 'shl_ln1273_1206' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4115 [1/1] (0.00ns)   --->   "%sext_ln1273_2014 = sext i19 %shl_ln1273_1206"   --->   Operation 4115 'sext' 'sext_ln1273_2014' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4116 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_2690 = sub i20 0, i20 %sext_ln1273_2014"   --->   Operation 4116 'sub' 'sub_ln1273_2690' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4117 [1/1] (0.00ns)   --->   "%shl_ln1273_1207 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_394, i1 0"   --->   Operation 4117 'bitconcatenate' 'shl_ln1273_1207' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4118 [1/1] (0.00ns)   --->   "%sext_ln1273_2015 = sext i17 %shl_ln1273_1207"   --->   Operation 4118 'sext' 'sext_ln1273_2015' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4119 [1/1] (0.00ns)   --->   "%sext_ln1273_2016 = sext i17 %shl_ln1273_1207"   --->   Operation 4119 'sext' 'sext_ln1273_2016' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4120 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_4539 = sub i20 %sub_ln1273_2690, i20 %sext_ln1273_2016"   --->   Operation 4120 'sub' 'r_V_4539' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4121 [1/1] (0.00ns)   --->   "%mult_V_3748 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4539, i32 5, i32 19"   --->   Operation 4121 'partselect' 'mult_V_3748' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4122 [1/1] (0.00ns)   --->   "%sext_ln818_1329 = sext i15 %mult_V_3748"   --->   Operation 4122 'sext' 'sext_ln818_1329' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4123 [1/1] (0.00ns)   --->   "%shl_ln1273_1208 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_394, i2 0"   --->   Operation 4123 'bitconcatenate' 'shl_ln1273_1208' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4124 [1/1] (0.00ns)   --->   "%sext_ln1273_2017 = sext i18 %shl_ln1273_1208"   --->   Operation 4124 'sext' 'sext_ln1273_2017' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4125 [1/1] (0.79ns)   --->   "%r_V_4540 = sub i19 %sext_ln1273_2013, i19 %sext_ln1273_2017"   --->   Operation 4125 'sub' 'r_V_4540' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4126 [1/1] (0.00ns)   --->   "%mult_V_3749 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4540, i32 5, i32 18"   --->   Operation 4126 'partselect' 'mult_V_3749' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4127 [1/1] (0.00ns)   --->   "%sext_ln17_2571 = sext i14 %mult_V_3749" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4127 'sext' 'sext_ln17_2571' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4128 [1/1] (0.80ns)   --->   "%r_V_4541 = sub i20 %sext_ln1273_2016, i20 %sext_ln1273_2014"   --->   Operation 4128 'sub' 'r_V_4541' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4129 [1/1] (0.00ns)   --->   "%mult_V_3750 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4541, i32 5, i32 19"   --->   Operation 4129 'partselect' 'mult_V_3750' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4130 [1/1] (0.00ns)   --->   "%sext_ln818_1330 = sext i15 %mult_V_3750"   --->   Operation 4130 'sext' 'sext_ln818_1330' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4131 [1/1] (0.80ns)   --->   "%r_V_4542 = sub i20 %sext_ln1273_2014, i20 %sext_ln1273_2016"   --->   Operation 4131 'sub' 'r_V_4542' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4132 [1/1] (0.00ns)   --->   "%mult_V_3751 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4542, i32 5, i32 19"   --->   Operation 4132 'partselect' 'mult_V_3751' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4133 [1/1] (0.00ns)   --->   "%sext_ln818_1331 = sext i15 %mult_V_3751"   --->   Operation 4133 'sext' 'sext_ln818_1331' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4134 [1/1] (0.80ns)   --->   "%r_V_4543 = sub i20 %sext_ln1273_2012, i20 %sext_ln1273_2014"   --->   Operation 4134 'sub' 'r_V_4543' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4135 [1/1] (0.00ns)   --->   "%mult_V_3752 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4543, i32 5, i32 19"   --->   Operation 4135 'partselect' 'mult_V_3752' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4136 [1/1] (0.00ns)   --->   "%sext_ln818_1332 = sext i15 %mult_V_3752"   --->   Operation 4136 'sext' 'sext_ln818_1332' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4137 [1/1] (0.79ns)   --->   "%r_V_4544 = sub i18 0, i18 %sext_ln1273_2015"   --->   Operation 4137 'sub' 'r_V_4544' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4138 [1/1] (0.00ns)   --->   "%mult_V_3753 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_4544, i32 5, i32 17"   --->   Operation 4138 'partselect' 'mult_V_3753' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4139 [1/1] (0.00ns)   --->   "%sext_ln17_2572 = sext i13 %mult_V_3753" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4139 'sext' 'sext_ln17_2572' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4140 [1/1] (0.00ns)   --->   "%mult_V_3754 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %a_V_394, i32 2, i32 15"   --->   Operation 4140 'partselect' 'mult_V_3754' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4141 [1/1] (0.00ns)   --->   "%sext_ln17_2573 = sext i14 %mult_V_3754" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4141 'sext' 'sext_ln17_2573' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4142 [1/1] (0.00ns)   --->   "%a_V_395 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_310"   --->   Operation 4142 'load' 'a_V_395' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4143 [1/1] (0.00ns)   --->   "%mult_V_3755 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %a_V_395, i32 5, i32 15"   --->   Operation 4143 'partselect' 'mult_V_3755' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4144 [1/1] (0.00ns)   --->   "%sext_ln17_2574 = sext i11 %mult_V_3755" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4144 'sext' 'sext_ln17_2574' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4145 [1/1] (0.00ns)   --->   "%sext_ln1273_2018 = sext i16 %a_V_395"   --->   Operation 4145 'sext' 'sext_ln1273_2018' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4146 [1/1] (0.00ns)   --->   "%sext_ln1273_2019 = sext i16 %a_V_395"   --->   Operation 4146 'sext' 'sext_ln1273_2019' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4147 [1/1] (0.00ns)   --->   "%shl_ln1273_1209 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_395, i1 0"   --->   Operation 4147 'bitconcatenate' 'shl_ln1273_1209' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4148 [1/1] (0.00ns)   --->   "%sext_ln1273_2020 = sext i17 %shl_ln1273_1209"   --->   Operation 4148 'sext' 'sext_ln1273_2020' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4149 [1/1] (0.00ns)   --->   "%sext_ln1273_2021 = sext i17 %shl_ln1273_1209"   --->   Operation 4149 'sext' 'sext_ln1273_2021' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4150 [1/1] (0.79ns)   --->   "%r_V_4545 = sub i18 0, i18 %sext_ln1273_2021"   --->   Operation 4150 'sub' 'r_V_4545' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4151 [1/1] (0.00ns)   --->   "%mult_V_3756 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_4545, i32 5, i32 17"   --->   Operation 4151 'partselect' 'mult_V_3756' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4152 [1/1] (0.00ns)   --->   "%sext_ln17_2575 = sext i13 %mult_V_3756" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4152 'sext' 'sext_ln17_2575' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4153 [1/1] (0.00ns)   --->   "%sext_ln17_2576 = sext i13 %mult_V_3756" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4153 'sext' 'sext_ln17_2576' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4154 [1/1] (0.78ns)   --->   "%r_V_4546 = sub i17 0, i17 %sext_ln1273_2019"   --->   Operation 4154 'sub' 'r_V_4546' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4155 [1/1] (0.00ns)   --->   "%mult_V_3757 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_4546, i32 5, i32 16"   --->   Operation 4155 'partselect' 'mult_V_3757' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4156 [1/1] (0.00ns)   --->   "%sext_ln17_2577 = sext i12 %mult_V_3757" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4156 'sext' 'sext_ln17_2577' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4157 [1/1] (0.00ns)   --->   "%shl_ln1273_1210 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_395, i2 0"   --->   Operation 4157 'bitconcatenate' 'shl_ln1273_1210' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4158 [1/1] (0.00ns)   --->   "%sext_ln1273_2022 = sext i18 %shl_ln1273_1210"   --->   Operation 4158 'sext' 'sext_ln1273_2022' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4159 [1/1] (0.79ns)   --->   "%r_V_4547 = sub i19 0, i19 %sext_ln1273_2022"   --->   Operation 4159 'sub' 'r_V_4547' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4160 [1/1] (0.00ns)   --->   "%mult_V_3758 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4547, i32 5, i32 18"   --->   Operation 4160 'partselect' 'mult_V_3758' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4161 [1/1] (0.00ns)   --->   "%sext_ln17_2578 = sext i14 %mult_V_3758" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4161 'sext' 'sext_ln17_2578' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4162 [1/1] (0.00ns)   --->   "%shl_ln1273_1211 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_395, i3 0"   --->   Operation 4162 'bitconcatenate' 'shl_ln1273_1211' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4163 [1/1] (0.00ns)   --->   "%sext_ln1273_2023 = sext i19 %shl_ln1273_1211"   --->   Operation 4163 'sext' 'sext_ln1273_2023' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4164 [1/1] (0.80ns)   --->   "%r_V_4548 = sub i20 %sext_ln1273_2023, i20 %sext_ln1273_2020"   --->   Operation 4164 'sub' 'r_V_4548' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4165 [1/1] (0.00ns)   --->   "%mult_V_3759 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4548, i32 5, i32 19"   --->   Operation 4165 'partselect' 'mult_V_3759' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4166 [1/1] (0.00ns)   --->   "%sext_ln818_1333 = sext i15 %mult_V_3759"   --->   Operation 4166 'sext' 'sext_ln818_1333' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4167 [1/1] (0.80ns)   --->   "%r_V_4549 = sub i20 %sext_ln1273_2020, i20 %sext_ln1273_2023"   --->   Operation 4167 'sub' 'r_V_4549' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4168 [1/1] (0.00ns)   --->   "%mult_V_3760 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4549, i32 5, i32 19"   --->   Operation 4168 'partselect' 'mult_V_3760' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4169 [1/1] (0.00ns)   --->   "%sext_ln818_1334 = sext i15 %mult_V_3760"   --->   Operation 4169 'sext' 'sext_ln818_1334' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4170 [1/1] (0.79ns)   --->   "%r_V_4550 = add i19 %sext_ln1273_2022, i19 %sext_ln1273_2018"   --->   Operation 4170 'add' 'r_V_4550' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4171 [1/1] (0.00ns)   --->   "%mult_V_3761 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4550, i32 5, i32 18"   --->   Operation 4171 'partselect' 'mult_V_3761' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4172 [1/1] (0.00ns)   --->   "%sext_ln17_2579 = sext i14 %mult_V_3761" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4172 'sext' 'sext_ln17_2579' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4173 [1/1] (0.00ns)   --->   "%mult_V_3762 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %a_V_395, i32 2, i32 15"   --->   Operation 4173 'partselect' 'mult_V_3762' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4174 [1/1] (0.00ns)   --->   "%sext_ln17_2580 = sext i14 %mult_V_3762" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4174 'sext' 'sext_ln17_2580' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4175 [1/1] (0.79ns)   --->   "%r_V_4551 = sub i19 %sext_ln1273_2018, i19 %sext_ln1273_2022"   --->   Operation 4175 'sub' 'r_V_4551' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4176 [1/1] (0.00ns)   --->   "%mult_V_3763 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4551, i32 5, i32 18"   --->   Operation 4176 'partselect' 'mult_V_3763' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4177 [1/1] (0.00ns)   --->   "%sext_ln17_2581 = sext i14 %mult_V_3763" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4177 'sext' 'sext_ln17_2581' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4178 [1/1] (0.80ns)   --->   "%r_V_4552 = sub i19 %r_V_4547, i19 %sext_ln1273_2018"   --->   Operation 4178 'sub' 'r_V_4552' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4179 [1/1] (0.00ns)   --->   "%mult_V_3764 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4552, i32 5, i32 18"   --->   Operation 4179 'partselect' 'mult_V_3764' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4180 [1/1] (0.00ns)   --->   "%sext_ln17_2582 = sext i14 %mult_V_3764" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4180 'sext' 'sext_ln17_2582' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4181 [1/1] (0.00ns)   --->   "%a_V_396 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_311"   --->   Operation 4181 'load' 'a_V_396' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4182 [1/1] (0.00ns)   --->   "%sext_ln1273_2024 = sext i16 %a_V_396"   --->   Operation 4182 'sext' 'sext_ln1273_2024' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4183 [1/1] (0.00ns)   --->   "%sext_ln1273_2025 = sext i16 %a_V_396"   --->   Operation 4183 'sext' 'sext_ln1273_2025' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4184 [1/1] (0.00ns)   --->   "%sext_ln1273_2026 = sext i16 %a_V_396"   --->   Operation 4184 'sext' 'sext_ln1273_2026' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4185 [1/1] (0.00ns)   --->   "%sext_ln1273_2027 = sext i16 %a_V_396"   --->   Operation 4185 'sext' 'sext_ln1273_2027' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4186 [1/1] (1.94ns)   --->   "%r_V_4553 = mul i21 %sext_ln1273_2027, i21 2097139"   --->   Operation 4186 'mul' 'r_V_4553' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4187 [1/1] (0.00ns)   --->   "%mult_V_3765 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_4553, i32 5, i32 20"   --->   Operation 4187 'partselect' 'mult_V_3765' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4188 [1/1] (0.00ns)   --->   "%shl_ln1273_1212 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_396, i2 0"   --->   Operation 4188 'bitconcatenate' 'shl_ln1273_1212' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4189 [1/1] (0.00ns)   --->   "%sext_ln1273_2028 = sext i18 %shl_ln1273_1212"   --->   Operation 4189 'sext' 'sext_ln1273_2028' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4190 [1/1] (0.79ns)   --->   "%r_V_4554 = sub i19 %sext_ln1273_2028, i19 %sext_ln1273_2026"   --->   Operation 4190 'sub' 'r_V_4554' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4191 [1/1] (0.00ns)   --->   "%mult_V_3766 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4554, i32 5, i32 18"   --->   Operation 4191 'partselect' 'mult_V_3766' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4192 [1/1] (0.00ns)   --->   "%sext_ln17_2583 = sext i14 %mult_V_3766" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4192 'sext' 'sext_ln17_2583' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4193 [1/1] (0.00ns)   --->   "%shl_ln1273_1213 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_396, i4 0"   --->   Operation 4193 'bitconcatenate' 'shl_ln1273_1213' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4194 [1/1] (0.00ns)   --->   "%sext_ln1273_2029 = sext i20 %shl_ln1273_1213"   --->   Operation 4194 'sext' 'sext_ln1273_2029' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4195 [1/1] (0.80ns)   --->   "%r_V_4555 = sub i21 %sext_ln1273_2029, i21 %sext_ln1273_2027"   --->   Operation 4195 'sub' 'r_V_4555' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4196 [1/1] (0.00ns)   --->   "%mult_V_3767 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_4555, i32 5, i32 20"   --->   Operation 4196 'partselect' 'mult_V_3767' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4197 [1/1] (1.94ns)   --->   "%r_V_4556 = mul i21 %sext_ln1273_2027, i21 2097141"   --->   Operation 4197 'mul' 'r_V_4556' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4198 [1/1] (0.00ns)   --->   "%mult_V_3768 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_4556, i32 5, i32 20"   --->   Operation 4198 'partselect' 'mult_V_3768' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4199 [1/1] (0.00ns)   --->   "%mult_V_3769 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_396, i32 3, i32 15"   --->   Operation 4199 'partselect' 'mult_V_3769' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4200 [1/1] (0.00ns)   --->   "%sext_ln17_2584 = sext i13 %mult_V_3769" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4200 'sext' 'sext_ln17_2584' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4201 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_2706 = sub i19 0, i19 %sext_ln1273_2028"   --->   Operation 4201 'sub' 'sub_ln1273_2706' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4202 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_4557 = sub i19 %sub_ln1273_2706, i19 %sext_ln1273_2026"   --->   Operation 4202 'sub' 'r_V_4557' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4203 [1/1] (0.00ns)   --->   "%mult_V_3770 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4557, i32 5, i32 18"   --->   Operation 4203 'partselect' 'mult_V_3770' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4204 [1/1] (0.00ns)   --->   "%sext_ln17_2585 = sext i14 %mult_V_3770" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4204 'sext' 'sext_ln17_2585' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4205 [1/1] (0.00ns)   --->   "%shl_ln1273_1214 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_396, i3 0"   --->   Operation 4205 'bitconcatenate' 'shl_ln1273_1214' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4206 [1/1] (0.00ns)   --->   "%sext_ln1273_2030 = sext i19 %shl_ln1273_1214"   --->   Operation 4206 'sext' 'sext_ln1273_2030' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4207 [1/1] (0.80ns)   --->   "%r_V_4558 = sub i20 %sext_ln1273_2025, i20 %sext_ln1273_2030"   --->   Operation 4207 'sub' 'r_V_4558' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4208 [1/1] (0.00ns)   --->   "%mult_V_3771 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4558, i32 5, i32 19"   --->   Operation 4208 'partselect' 'mult_V_3771' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4209 [1/1] (0.00ns)   --->   "%sext_ln818_1335 = sext i15 %mult_V_3771"   --->   Operation 4209 'sext' 'sext_ln818_1335' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4210 [1/1] (0.00ns)   --->   "%shl_ln1273_1215 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_396, i1 0"   --->   Operation 4210 'bitconcatenate' 'shl_ln1273_1215' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4211 [1/1] (0.00ns)   --->   "%sext_ln1273_2031 = sext i17 %shl_ln1273_1215"   --->   Operation 4211 'sext' 'sext_ln1273_2031' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4212 [1/1] (0.80ns)   --->   "%r_V_4559 = add i20 %sext_ln1273_2030, i20 %sext_ln1273_2031"   --->   Operation 4212 'add' 'r_V_4559' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4213 [1/1] (0.00ns)   --->   "%mult_V_3772 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4559, i32 5, i32 19"   --->   Operation 4213 'partselect' 'mult_V_3772' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4214 [1/1] (0.00ns)   --->   "%sext_ln818_1336 = sext i15 %mult_V_3772"   --->   Operation 4214 'sext' 'sext_ln818_1336' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4215 [1/1] (0.79ns)   --->   "%r_V_4560 = add i19 %sext_ln1273_2028, i19 %sext_ln1273_2026"   --->   Operation 4215 'add' 'r_V_4560' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4216 [1/1] (0.00ns)   --->   "%mult_V_3773 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4560, i32 5, i32 18"   --->   Operation 4216 'partselect' 'mult_V_3773' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4217 [1/1] (0.00ns)   --->   "%sext_ln818_1337 = sext i14 %mult_V_3773"   --->   Operation 4217 'sext' 'sext_ln818_1337' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4218 [1/1] (0.00ns)   --->   "%sext_ln17_2586 = sext i14 %mult_V_3773" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4218 'sext' 'sext_ln17_2586' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4219 [1/1] (0.78ns)   --->   "%r_V_4561 = sub i17 0, i17 %sext_ln1273_2024"   --->   Operation 4219 'sub' 'r_V_4561' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4220 [1/1] (0.00ns)   --->   "%mult_V_3774 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_4561, i32 5, i32 16"   --->   Operation 4220 'partselect' 'mult_V_3774' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4221 [1/1] (0.00ns)   --->   "%sext_ln17_2587 = sext i12 %mult_V_3774" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4221 'sext' 'sext_ln17_2587' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4222 [1/1] (0.80ns)   --->   "%r_V_4562 = sub i20 %sext_ln1273_2030, i20 %sext_ln1273_2031"   --->   Operation 4222 'sub' 'r_V_4562' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4223 [1/1] (0.00ns)   --->   "%mult_V_3775 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4562, i32 5, i32 19"   --->   Operation 4223 'partselect' 'mult_V_3775' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4224 [1/1] (0.00ns)   --->   "%sext_ln818_1338 = sext i15 %mult_V_3775"   --->   Operation 4224 'sext' 'sext_ln818_1338' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4225 [1/1] (0.80ns)   --->   "%r_V_4563 = sub i20 0, i20 %sext_ln1273_2030"   --->   Operation 4225 'sub' 'r_V_4563' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4226 [1/1] (0.00ns)   --->   "%mult_V_3776 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4563, i32 5, i32 19"   --->   Operation 4226 'partselect' 'mult_V_3776' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4227 [1/1] (0.00ns)   --->   "%sext_ln818_1339 = sext i15 %mult_V_3776"   --->   Operation 4227 'sext' 'sext_ln818_1339' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4228 [1/1] (0.00ns)   --->   "%a_V_397 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_312"   --->   Operation 4228 'load' 'a_V_397' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4229 [1/1] (0.00ns)   --->   "%sext_ln1273_2032 = sext i16 %a_V_397"   --->   Operation 4229 'sext' 'sext_ln1273_2032' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4230 [1/1] (0.00ns)   --->   "%sext_ln1273_2033 = sext i16 %a_V_397"   --->   Operation 4230 'sext' 'sext_ln1273_2033' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4231 [1/1] (0.00ns)   --->   "%shl_ln1273_1216 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_397, i3 0"   --->   Operation 4231 'bitconcatenate' 'shl_ln1273_1216' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4232 [1/1] (0.00ns)   --->   "%sext_ln1273_2034 = sext i19 %shl_ln1273_1216"   --->   Operation 4232 'sext' 'sext_ln1273_2034' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4233 [1/1] (0.80ns)   --->   "%r_V_4564 = sub i20 %sext_ln1273_2032, i20 %sext_ln1273_2034"   --->   Operation 4233 'sub' 'r_V_4564' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4234 [1/1] (0.00ns)   --->   "%mult_V_3777 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4564, i32 5, i32 19"   --->   Operation 4234 'partselect' 'mult_V_3777' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4235 [1/1] (0.00ns)   --->   "%sext_ln818_1340 = sext i15 %mult_V_3777"   --->   Operation 4235 'sext' 'sext_ln818_1340' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4236 [1/1] (0.00ns)   --->   "%shl_ln1273_1217 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_397, i1 0"   --->   Operation 4236 'bitconcatenate' 'shl_ln1273_1217' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4237 [1/1] (0.00ns)   --->   "%sext_ln1273_2035 = sext i17 %shl_ln1273_1217"   --->   Operation 4237 'sext' 'sext_ln1273_2035' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4238 [1/1] (0.00ns)   --->   "%sext_ln1273_2036 = sext i17 %shl_ln1273_1217"   --->   Operation 4238 'sext' 'sext_ln1273_2036' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4239 [1/1] (0.80ns)   --->   "%r_V_4565 = sub i20 %sext_ln1273_2036, i20 %sext_ln1273_2034"   --->   Operation 4239 'sub' 'r_V_4565' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4240 [1/1] (0.00ns)   --->   "%mult_V_3778 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4565, i32 5, i32 19"   --->   Operation 4240 'partselect' 'mult_V_3778' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4241 [1/1] (0.00ns)   --->   "%sext_ln818_1341 = sext i15 %mult_V_3778"   --->   Operation 4241 'sext' 'sext_ln818_1341' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4242 [1/1] (0.00ns)   --->   "%shl_ln1273_1218 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_397, i2 0"   --->   Operation 4242 'bitconcatenate' 'shl_ln1273_1218' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4243 [1/1] (0.00ns)   --->   "%sext_ln1273_2037 = sext i18 %shl_ln1273_1218"   --->   Operation 4243 'sext' 'sext_ln1273_2037' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4244 [1/1] (0.00ns)   --->   "%sext_ln1273_2038 = sext i18 %shl_ln1273_1218"   --->   Operation 4244 'sext' 'sext_ln1273_2038' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4245 [1/1] (0.79ns)   --->   "%r_V_4566 = sub i19 0, i19 %sext_ln1273_2038"   --->   Operation 4245 'sub' 'r_V_4566' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4246 [1/1] (0.00ns)   --->   "%mult_V_3779 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4566, i32 5, i32 18"   --->   Operation 4246 'partselect' 'mult_V_3779' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4247 [1/1] (0.00ns)   --->   "%sext_ln818_1342 = sext i14 %mult_V_3779"   --->   Operation 4247 'sext' 'sext_ln818_1342' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4248 [1/1] (0.00ns)   --->   "%shl_ln1273_1219 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_397, i4 0"   --->   Operation 4248 'bitconcatenate' 'shl_ln1273_1219' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4249 [1/1] (0.00ns)   --->   "%sext_ln1273_2039 = sext i20 %shl_ln1273_1219"   --->   Operation 4249 'sext' 'sext_ln1273_2039' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4250 [1/1] (0.80ns)   --->   "%r_V_4567 = sub i21 %sext_ln1273_2039, i21 %sext_ln1273_2037"   --->   Operation 4250 'sub' 'r_V_4567' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4251 [1/1] (0.00ns)   --->   "%mult_V_3780 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_4567, i32 5, i32 20"   --->   Operation 4251 'partselect' 'mult_V_3780' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4252 [1/1] (0.00ns)   --->   "%mult_V_3781 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_397, i32 3, i32 15"   --->   Operation 4252 'partselect' 'mult_V_3781' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4253 [1/1] (0.00ns)   --->   "%sext_ln17_2588 = sext i13 %mult_V_3781" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4253 'sext' 'sext_ln17_2588' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4254 [1/1] (0.80ns)   --->   "%r_V_4568 = sub i19 %r_V_4566, i19 %sext_ln1273_2033"   --->   Operation 4254 'sub' 'r_V_4568' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4255 [1/1] (0.00ns)   --->   "%mult_V_3782 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4568, i32 5, i32 18"   --->   Operation 4255 'partselect' 'mult_V_3782' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4256 [1/1] (0.00ns)   --->   "%sext_ln17_2589 = sext i14 %mult_V_3782" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4256 'sext' 'sext_ln17_2589' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4257 [1/1] (0.79ns)   --->   "%r_V_4569 = sub i18 0, i18 %sext_ln1273_2035"   --->   Operation 4257 'sub' 'r_V_4569' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4258 [1/1] (0.00ns)   --->   "%mult_V_3783 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_4569, i32 5, i32 17"   --->   Operation 4258 'partselect' 'mult_V_3783' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4259 [1/1] (0.00ns)   --->   "%sext_ln17_2590 = sext i13 %mult_V_3783" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4259 'sext' 'sext_ln17_2590' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4260 [1/1] (0.00ns)   --->   "%mult_V_3784 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %a_V_397, i32 2, i32 15"   --->   Operation 4260 'partselect' 'mult_V_3784' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4261 [1/1] (0.00ns)   --->   "%sext_ln818_1020 = sext i14 %mult_V_3784"   --->   Operation 4261 'sext' 'sext_ln818_1020' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4262 [1/1] (0.79ns)   --->   "%r_V_4570 = add i19 %sext_ln1273_2038, i19 %sext_ln1273_2033"   --->   Operation 4262 'add' 'r_V_4570' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4263 [1/1] (0.00ns)   --->   "%mult_V_3785 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4570, i32 5, i32 18"   --->   Operation 4263 'partselect' 'mult_V_3785' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4264 [1/1] (0.00ns)   --->   "%sext_ln17_2591 = sext i14 %mult_V_3785" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4264 'sext' 'sext_ln17_2591' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4265 [1/1] (0.79ns)   --->   "%r_V_4571 = sub i19 %sext_ln1273_2038, i19 %sext_ln1273_2033"   --->   Operation 4265 'sub' 'r_V_4571' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4266 [1/1] (0.00ns)   --->   "%mult_V_3786 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4571, i32 5, i32 18"   --->   Operation 4266 'partselect' 'mult_V_3786' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4267 [1/1] (0.00ns)   --->   "%sext_ln17_2592 = sext i14 %mult_V_3786" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4267 'sext' 'sext_ln17_2592' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4268 [1/1] (0.80ns)   --->   "%r_V_4572 = sub i20 %sext_ln1273_2034, i20 %sext_ln1273_2036"   --->   Operation 4268 'sub' 'r_V_4572' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4269 [1/1] (0.00ns)   --->   "%mult_V_3787 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4572, i32 5, i32 19"   --->   Operation 4269 'partselect' 'mult_V_3787' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4270 [1/1] (0.00ns)   --->   "%sext_ln818_1343 = sext i15 %mult_V_3787"   --->   Operation 4270 'sext' 'sext_ln818_1343' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4271 [1/1] (0.00ns)   --->   "%a_V_398 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_313"   --->   Operation 4271 'load' 'a_V_398' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4272 [1/1] (0.00ns)   --->   "%sext_ln1273_2040 = sext i16 %a_V_398"   --->   Operation 4272 'sext' 'sext_ln1273_2040' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4273 [1/1] (0.00ns)   --->   "%sext_ln1273_2041 = sext i16 %a_V_398"   --->   Operation 4273 'sext' 'sext_ln1273_2041' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4274 [1/1] (0.00ns)   --->   "%sext_ln1273_2042 = sext i16 %a_V_398"   --->   Operation 4274 'sext' 'sext_ln1273_2042' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4275 [1/1] (0.00ns)   --->   "%shl_ln1273_1220 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_398, i3 0"   --->   Operation 4275 'bitconcatenate' 'shl_ln1273_1220' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4276 [1/1] (0.00ns)   --->   "%sext_ln1273_2043 = sext i19 %shl_ln1273_1220"   --->   Operation 4276 'sext' 'sext_ln1273_2043' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4277 [1/1] (0.80ns)   --->   "%r_V_4573 = sub i20 %sext_ln1273_2041, i20 %sext_ln1273_2043"   --->   Operation 4277 'sub' 'r_V_4573' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4278 [1/1] (0.00ns)   --->   "%mult_V_3788 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4573, i32 5, i32 19"   --->   Operation 4278 'partselect' 'mult_V_3788' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4279 [1/1] (0.00ns)   --->   "%sext_ln818_1344 = sext i15 %mult_V_3788"   --->   Operation 4279 'sext' 'sext_ln818_1344' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4280 [1/1] (0.00ns)   --->   "%shl_ln1273_1221 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_398, i2 0"   --->   Operation 4280 'bitconcatenate' 'shl_ln1273_1221' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4281 [1/1] (0.00ns)   --->   "%sext_ln1273_2044 = sext i18 %shl_ln1273_1221"   --->   Operation 4281 'sext' 'sext_ln1273_2044' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4282 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_2721 = sub i19 0, i19 %sext_ln1273_2044"   --->   Operation 4282 'sub' 'sub_ln1273_2721' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4283 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_4574 = sub i19 %sub_ln1273_2721, i19 %sext_ln1273_2042"   --->   Operation 4283 'sub' 'r_V_4574' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4284 [1/1] (0.00ns)   --->   "%mult_V_3789 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4574, i32 5, i32 18"   --->   Operation 4284 'partselect' 'mult_V_3789' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4285 [1/1] (0.00ns)   --->   "%sext_ln17_2593 = sext i14 %mult_V_3789" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4285 'sext' 'sext_ln17_2593' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4286 [1/1] (0.79ns)   --->   "%r_V_4575 = add i19 %sext_ln1273_2044, i19 %sext_ln1273_2042"   --->   Operation 4286 'add' 'r_V_4575' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4287 [1/1] (0.00ns)   --->   "%mult_V_3790 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4575, i32 5, i32 18"   --->   Operation 4287 'partselect' 'mult_V_3790' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4288 [1/1] (0.00ns)   --->   "%sext_ln17_2594 = sext i14 %mult_V_3790" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4288 'sext' 'sext_ln17_2594' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4289 [1/1] (0.00ns)   --->   "%mult_V_3791 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_398, i32 3, i32 15"   --->   Operation 4289 'partselect' 'mult_V_3791' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4290 [1/1] (0.00ns)   --->   "%sext_ln17_2595 = sext i13 %mult_V_3791" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4290 'sext' 'sext_ln17_2595' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4291 [1/1] (0.79ns)   --->   "%r_V_4576 = sub i19 %sext_ln1273_2042, i19 %sext_ln1273_2044"   --->   Operation 4291 'sub' 'r_V_4576' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4292 [1/1] (0.00ns)   --->   "%mult_V_3792 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4576, i32 5, i32 18"   --->   Operation 4292 'partselect' 'mult_V_3792' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4293 [1/1] (0.00ns)   --->   "%sext_ln17_2596 = sext i14 %mult_V_3792" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4293 'sext' 'sext_ln17_2596' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4294 [1/1] (1.94ns)   --->   "%r_V_4577 = mul i21 %sext_ln1273_2040, i21 2097139"   --->   Operation 4294 'mul' 'r_V_4577' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4295 [1/1] (0.00ns)   --->   "%mult_V_3793 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_4577, i32 5, i32 20"   --->   Operation 4295 'partselect' 'mult_V_3793' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4296 [1/1] (0.80ns)   --->   "%r_V_4578 = sub i20 0, i20 %sext_ln1273_2043"   --->   Operation 4296 'sub' 'r_V_4578' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4297 [1/1] (0.00ns)   --->   "%mult_V_3794 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4578, i32 5, i32 19"   --->   Operation 4297 'partselect' 'mult_V_3794' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4298 [1/1] (0.00ns)   --->   "%sext_ln818_1345 = sext i15 %mult_V_3794"   --->   Operation 4298 'sext' 'sext_ln818_1345' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4299 [1/1] (0.00ns)   --->   "%mult_V_3795 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_398, i32 4, i32 15"   --->   Operation 4299 'partselect' 'mult_V_3795' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4300 [1/1] (0.00ns)   --->   "%sext_ln17_2597 = sext i12 %mult_V_3795" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4300 'sext' 'sext_ln17_2597' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4301 [1/1] (1.94ns)   --->   "%r_V_4579 = mul i21 %sext_ln1273_2040, i21 11"   --->   Operation 4301 'mul' 'r_V_4579' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4302 [1/1] (0.00ns)   --->   "%mult_V_3796 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_4579, i32 5, i32 20"   --->   Operation 4302 'partselect' 'mult_V_3796' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4303 [1/1] (0.79ns)   --->   "%r_V_4580 = sub i19 %sext_ln1273_2044, i19 %sext_ln1273_2042"   --->   Operation 4303 'sub' 'r_V_4580' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4304 [1/1] (0.00ns)   --->   "%mult_V_3797 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4580, i32 5, i32 18"   --->   Operation 4304 'partselect' 'mult_V_3797' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4305 [1/1] (0.00ns)   --->   "%sext_ln17_2598 = sext i14 %mult_V_3797" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4305 'sext' 'sext_ln17_2598' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4306 [1/1] (1.94ns)   --->   "%r_V_4581 = mul i21 %sext_ln1273_2040, i21 13"   --->   Operation 4306 'mul' 'r_V_4581' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4307 [1/1] (0.00ns)   --->   "%mult_V_3798 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_4581, i32 5, i32 20"   --->   Operation 4307 'partselect' 'mult_V_3798' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4308 [1/1] (0.00ns)   --->   "%a_V_399 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_314"   --->   Operation 4308 'load' 'a_V_399' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4309 [1/1] (0.00ns)   --->   "%sext_ln1273_2045 = sext i16 %a_V_399"   --->   Operation 4309 'sext' 'sext_ln1273_2045' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4310 [1/1] (0.00ns)   --->   "%sext_ln1273_2046 = sext i16 %a_V_399"   --->   Operation 4310 'sext' 'sext_ln1273_2046' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4311 [1/1] (0.00ns)   --->   "%shl_ln1273_1222 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_399, i2 0"   --->   Operation 4311 'bitconcatenate' 'shl_ln1273_1222' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4312 [1/1] (0.00ns)   --->   "%sext_ln1273_2047 = sext i18 %shl_ln1273_1222"   --->   Operation 4312 'sext' 'sext_ln1273_2047' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4313 [1/1] (0.79ns)   --->   "%r_V_4586 = sub i19 0, i19 %sext_ln1273_2047"   --->   Operation 4313 'sub' 'r_V_4586' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4314 [1/1] (0.80ns)   --->   "%r_V_4582 = sub i19 %r_V_4586, i19 %sext_ln1273_2046"   --->   Operation 4314 'sub' 'r_V_4582' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4315 [1/1] (0.00ns)   --->   "%mult_V_3799 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4582, i32 5, i32 18"   --->   Operation 4315 'partselect' 'mult_V_3799' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4316 [1/1] (0.00ns)   --->   "%sext_ln17_2599 = sext i14 %mult_V_3799" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4316 'sext' 'sext_ln17_2599' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4317 [1/1] (0.00ns)   --->   "%mult_V_3800 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_399, i32 4, i32 15"   --->   Operation 4317 'partselect' 'mult_V_3800' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4318 [1/1] (0.00ns)   --->   "%sext_ln17_2600 = sext i12 %mult_V_3800" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4318 'sext' 'sext_ln17_2600' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4319 [1/1] (0.79ns)   --->   "%r_V_4583 = sub i19 %sext_ln1273_2046, i19 %sext_ln1273_2047"   --->   Operation 4319 'sub' 'r_V_4583' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4320 [1/1] (0.00ns)   --->   "%mult_V_3801 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4583, i32 5, i32 18"   --->   Operation 4320 'partselect' 'mult_V_3801' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4321 [1/1] (0.00ns)   --->   "%sext_ln17_2601 = sext i14 %mult_V_3801" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4321 'sext' 'sext_ln17_2601' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4322 [1/1] (0.00ns)   --->   "%mult_V_3802 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %a_V_399, i32 2, i32 15"   --->   Operation 4322 'partselect' 'mult_V_3802' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4323 [1/1] (0.00ns)   --->   "%sext_ln818_1024 = sext i14 %mult_V_3802"   --->   Operation 4323 'sext' 'sext_ln818_1024' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4324 [1/1] (0.00ns)   --->   "%sext_ln17_2602 = sext i14 %mult_V_3802" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4324 'sext' 'sext_ln17_2602' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4325 [1/1] (0.00ns)   --->   "%shl_ln1273_1223 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_399, i3 0"   --->   Operation 4325 'bitconcatenate' 'shl_ln1273_1223' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4326 [1/1] (0.00ns)   --->   "%sext_ln1273_2048 = sext i19 %shl_ln1273_1223"   --->   Operation 4326 'sext' 'sext_ln1273_2048' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4327 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_2729 = sub i20 0, i20 %sext_ln1273_2048"   --->   Operation 4327 'sub' 'sub_ln1273_2729' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4328 [1/1] (0.00ns)   --->   "%shl_ln1273_1224 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_399, i1 0"   --->   Operation 4328 'bitconcatenate' 'shl_ln1273_1224' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4329 [1/1] (0.00ns)   --->   "%sext_ln1273_2049 = sext i17 %shl_ln1273_1224"   --->   Operation 4329 'sext' 'sext_ln1273_2049' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4330 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_4584 = sub i20 %sub_ln1273_2729, i20 %sext_ln1273_2049"   --->   Operation 4330 'sub' 'r_V_4584' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4331 [1/1] (0.00ns)   --->   "%mult_V_3803 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4584, i32 5, i32 19"   --->   Operation 4331 'partselect' 'mult_V_3803' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4332 [1/1] (0.00ns)   --->   "%sext_ln818_1346 = sext i15 %mult_V_3803"   --->   Operation 4332 'sext' 'sext_ln818_1346' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4333 [1/1] (0.80ns)   --->   "%r_V_4585 = sub i20 %sext_ln1273_2045, i20 %sext_ln1273_2048"   --->   Operation 4333 'sub' 'r_V_4585' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4334 [1/1] (0.00ns)   --->   "%mult_V_3804 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4585, i32 5, i32 19"   --->   Operation 4334 'partselect' 'mult_V_3804' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4335 [1/1] (0.00ns)   --->   "%sext_ln818_1347 = sext i15 %mult_V_3804"   --->   Operation 4335 'sext' 'sext_ln818_1347' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4336 [1/1] (0.00ns)   --->   "%mult_V_3805 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4586, i32 5, i32 18"   --->   Operation 4336 'partselect' 'mult_V_3805' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4337 [1/1] (0.00ns)   --->   "%sext_ln818_1348 = sext i14 %mult_V_3805"   --->   Operation 4337 'sext' 'sext_ln818_1348' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4338 [1/1] (0.00ns)   --->   "%sext_ln17_2603 = sext i14 %mult_V_3805" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4338 'sext' 'sext_ln17_2603' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4339 [1/1] (0.00ns)   --->   "%a_V_400 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_315"   --->   Operation 4339 'load' 'a_V_400' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4340 [1/1] (0.00ns)   --->   "%sext_ln1273_2050 = sext i16 %a_V_400"   --->   Operation 4340 'sext' 'sext_ln1273_2050' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4341 [1/1] (0.00ns)   --->   "%sext_ln1273_2051 = sext i16 %a_V_400"   --->   Operation 4341 'sext' 'sext_ln1273_2051' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4342 [1/1] (0.00ns)   --->   "%shl_ln1273_1225 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_400, i1 0"   --->   Operation 4342 'bitconcatenate' 'shl_ln1273_1225' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4343 [1/1] (0.00ns)   --->   "%sext_ln1273_2052 = sext i17 %shl_ln1273_1225"   --->   Operation 4343 'sext' 'sext_ln1273_2052' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4344 [1/1] (0.00ns)   --->   "%sext_ln1273_2053 = sext i17 %shl_ln1273_1225"   --->   Operation 4344 'sext' 'sext_ln1273_2053' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4345 [1/1] (0.79ns)   --->   "%r_V_4587 = sub i18 0, i18 %sext_ln1273_2053"   --->   Operation 4345 'sub' 'r_V_4587' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4346 [1/1] (0.00ns)   --->   "%mult_V_3806 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_4587, i32 5, i32 17"   --->   Operation 4346 'partselect' 'mult_V_3806' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4347 [1/1] (0.00ns)   --->   "%sext_ln17_2604 = sext i13 %mult_V_3806" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4347 'sext' 'sext_ln17_2604' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4348 [1/1] (0.00ns)   --->   "%sext_ln17_2605 = sext i13 %mult_V_3806" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4348 'sext' 'sext_ln17_2605' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4349 [1/1] (0.00ns)   --->   "%shl_ln1273_1226 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_400, i2 0"   --->   Operation 4349 'bitconcatenate' 'shl_ln1273_1226' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4350 [1/1] (0.00ns)   --->   "%sext_ln1273_2054 = sext i18 %shl_ln1273_1226"   --->   Operation 4350 'sext' 'sext_ln1273_2054' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4351 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_2733 = sub i19 0, i19 %sext_ln1273_2054"   --->   Operation 4351 'sub' 'sub_ln1273_2733' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4352 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_4588 = sub i19 %sub_ln1273_2733, i19 %sext_ln1273_2051"   --->   Operation 4352 'sub' 'r_V_4588' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4353 [1/1] (0.00ns)   --->   "%mult_V_3807 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4588, i32 5, i32 18"   --->   Operation 4353 'partselect' 'mult_V_3807' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4354 [1/1] (0.00ns)   --->   "%sext_ln818_1349 = sext i14 %mult_V_3807"   --->   Operation 4354 'sext' 'sext_ln818_1349' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4355 [1/1] (0.00ns)   --->   "%shl_ln1273_1227 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_400, i3 0"   --->   Operation 4355 'bitconcatenate' 'shl_ln1273_1227' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4356 [1/1] (0.00ns)   --->   "%sext_ln1273_2055 = sext i19 %shl_ln1273_1227"   --->   Operation 4356 'sext' 'sext_ln1273_2055' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4357 [1/1] (0.80ns)   --->   "%sub_ln1273_2735 = sub i20 0, i20 %sext_ln1273_2055"   --->   Operation 4357 'sub' 'sub_ln1273_2735' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4358 [1/1] (0.80ns)   --->   "%r_V_4589 = sub i20 %sub_ln1273_2735, i20 %sext_ln1273_2052"   --->   Operation 4358 'sub' 'r_V_4589' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4359 [1/1] (0.00ns)   --->   "%mult_V_3808 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4589, i32 5, i32 19"   --->   Operation 4359 'partselect' 'mult_V_3808' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4360 [1/1] (0.00ns)   --->   "%sext_ln818_1350 = sext i15 %mult_V_3808"   --->   Operation 4360 'sext' 'sext_ln818_1350' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4361 [1/1] (0.80ns)   --->   "%r_V_4590 = sub i20 %sext_ln1273_2055, i20 %sext_ln1273_2052"   --->   Operation 4361 'sub' 'r_V_4590' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4362 [1/1] (0.00ns)   --->   "%mult_V_3809 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4590, i32 5, i32 19"   --->   Operation 4362 'partselect' 'mult_V_3809' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4363 [1/1] (0.00ns)   --->   "%sext_ln818_1351 = sext i15 %mult_V_3809"   --->   Operation 4363 'sext' 'sext_ln818_1351' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4364 [1/1] (0.80ns)   --->   "%r_V_4591 = sub i20 %sub_ln1273_2735, i20 %sext_ln1273_2050"   --->   Operation 4364 'sub' 'r_V_4591' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4365 [1/1] (0.00ns)   --->   "%mult_V_3810 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4591, i32 5, i32 19"   --->   Operation 4365 'partselect' 'mult_V_3810' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4366 [1/1] (0.00ns)   --->   "%sext_ln818_1352 = sext i15 %mult_V_3810"   --->   Operation 4366 'sext' 'sext_ln818_1352' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4367 [1/1] (0.00ns)   --->   "%mult_V_3811 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_400, i32 4, i32 15"   --->   Operation 4367 'partselect' 'mult_V_3811' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4368 [1/1] (0.00ns)   --->   "%sext_ln17_2606 = sext i12 %mult_V_3811" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4368 'sext' 'sext_ln17_2606' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4369 [1/1] (0.80ns)   --->   "%r_V_4592 = add i20 %sext_ln1273_2055, i20 %sext_ln1273_2052"   --->   Operation 4369 'add' 'r_V_4592' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4370 [1/1] (0.00ns)   --->   "%mult_V_3812 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4592, i32 5, i32 19"   --->   Operation 4370 'partselect' 'mult_V_3812' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4371 [1/1] (0.00ns)   --->   "%sext_ln818_1353 = sext i15 %mult_V_3812"   --->   Operation 4371 'sext' 'sext_ln818_1353' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4372 [1/1] (0.00ns)   --->   "%a_V_401 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_316"   --->   Operation 4372 'load' 'a_V_401' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4373 [1/1] (0.00ns)   --->   "%sext_ln1273_2056 = sext i16 %a_V_401"   --->   Operation 4373 'sext' 'sext_ln1273_2056' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4374 [1/1] (0.00ns)   --->   "%sext_ln1273_2057 = sext i16 %a_V_401"   --->   Operation 4374 'sext' 'sext_ln1273_2057' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4375 [1/1] (0.00ns)   --->   "%sext_ln1273_2058 = sext i16 %a_V_401"   --->   Operation 4375 'sext' 'sext_ln1273_2058' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4376 [1/1] (0.00ns)   --->   "%shl_ln1273_1228 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_401, i2 0"   --->   Operation 4376 'bitconcatenate' 'shl_ln1273_1228' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4377 [1/1] (0.00ns)   --->   "%sext_ln1273_2059 = sext i18 %shl_ln1273_1228"   --->   Operation 4377 'sext' 'sext_ln1273_2059' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4378 [1/1] (0.79ns)   --->   "%r_V_4593 = add i19 %sext_ln1273_2059, i19 %sext_ln1273_2058"   --->   Operation 4378 'add' 'r_V_4593' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4379 [1/1] (0.00ns)   --->   "%mult_V_3813 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4593, i32 5, i32 18"   --->   Operation 4379 'partselect' 'mult_V_3813' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4380 [1/1] (0.00ns)   --->   "%sext_ln17_2607 = sext i14 %mult_V_3813" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4380 'sext' 'sext_ln17_2607' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4381 [1/1] (0.00ns)   --->   "%mult_V_3814 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_401, i32 4, i32 15"   --->   Operation 4381 'partselect' 'mult_V_3814' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4382 [1/1] (0.00ns)   --->   "%sext_ln17_2608 = sext i12 %mult_V_3814" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4382 'sext' 'sext_ln17_2608' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4383 [1/1] (0.79ns)   --->   "%r_V_4594 = sub i19 %sext_ln1273_2059, i19 %sext_ln1273_2058"   --->   Operation 4383 'sub' 'r_V_4594' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4384 [1/1] (0.00ns)   --->   "%mult_V_3815 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4594, i32 5, i32 18"   --->   Operation 4384 'partselect' 'mult_V_3815' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4385 [1/1] (0.00ns)   --->   "%sext_ln17_2609 = sext i14 %mult_V_3815" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4385 'sext' 'sext_ln17_2609' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4386 [1/1] (0.79ns)   --->   "%r_V_4595 = sub i19 %sext_ln1273_2058, i19 %sext_ln1273_2059"   --->   Operation 4386 'sub' 'r_V_4595' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4387 [1/1] (0.00ns)   --->   "%mult_V_3816 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4595, i32 5, i32 18"   --->   Operation 4387 'partselect' 'mult_V_3816' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4388 [1/1] (0.00ns)   --->   "%sext_ln17_2610 = sext i14 %mult_V_3816" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4388 'sext' 'sext_ln17_2610' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4389 [1/1] (0.00ns)   --->   "%shl_ln1273_1229 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_401, i3 0"   --->   Operation 4389 'bitconcatenate' 'shl_ln1273_1229' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4390 [1/1] (0.00ns)   --->   "%sext_ln1273_2060 = sext i19 %shl_ln1273_1229"   --->   Operation 4390 'sext' 'sext_ln1273_2060' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4391 [1/1] (0.80ns)   --->   "%r_V_4596 = add i20 %sext_ln1273_2060, i20 %sext_ln1273_2057"   --->   Operation 4391 'add' 'r_V_4596' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4392 [1/1] (0.00ns)   --->   "%mult_V_3817 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4596, i32 5, i32 19"   --->   Operation 4392 'partselect' 'mult_V_3817' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4393 [1/1] (0.00ns)   --->   "%sext_ln818_1354 = sext i15 %mult_V_3817"   --->   Operation 4393 'sext' 'sext_ln818_1354' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4394 [1/1] (0.78ns)   --->   "%r_V_4597 = sub i17 0, i17 %sext_ln1273_2056"   --->   Operation 4394 'sub' 'r_V_4597' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4395 [1/1] (0.00ns)   --->   "%mult_V_3818 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_4597, i32 5, i32 16"   --->   Operation 4395 'partselect' 'mult_V_3818' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4396 [1/1] (0.00ns)   --->   "%sext_ln17_2611 = sext i12 %mult_V_3818" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4396 'sext' 'sext_ln17_2611' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4397 [1/1] (0.00ns)   --->   "%shl_ln1273_1230 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_401, i1 0"   --->   Operation 4397 'bitconcatenate' 'shl_ln1273_1230' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4398 [1/1] (0.00ns)   --->   "%sext_ln1273_2061 = sext i17 %shl_ln1273_1230"   --->   Operation 4398 'sext' 'sext_ln1273_2061' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4399 [1/1] (0.00ns)   --->   "%sext_ln1273_2062 = sext i17 %shl_ln1273_1230"   --->   Operation 4399 'sext' 'sext_ln1273_2062' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4400 [1/1] (0.79ns)   --->   "%r_V_4598 = sub i18 0, i18 %sext_ln1273_2062"   --->   Operation 4400 'sub' 'r_V_4598' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4401 [1/1] (0.00ns)   --->   "%mult_V_3819 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_4598, i32 5, i32 17"   --->   Operation 4401 'partselect' 'mult_V_3819' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4402 [1/1] (0.00ns)   --->   "%sext_ln17_2612 = sext i13 %mult_V_3819" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4402 'sext' 'sext_ln17_2612' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4403 [1/1] (0.80ns)   --->   "%r_V_4599 = sub i20 0, i20 %sext_ln1273_2060"   --->   Operation 4403 'sub' 'r_V_4599' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4404 [1/1] (0.00ns)   --->   "%mult_V_3820 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4599, i32 5, i32 19"   --->   Operation 4404 'partselect' 'mult_V_3820' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4405 [1/1] (0.80ns)   --->   "%r_V_4600 = sub i20 %sext_ln1273_2057, i20 %sext_ln1273_2060"   --->   Operation 4405 'sub' 'r_V_4600' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4406 [1/1] (0.00ns)   --->   "%mult_V_3821 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4600, i32 5, i32 19"   --->   Operation 4406 'partselect' 'mult_V_3821' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4407 [1/1] (0.00ns)   --->   "%sext_ln818_1356 = sext i15 %mult_V_3821"   --->   Operation 4407 'sext' 'sext_ln818_1356' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4408 [1/1] (0.79ns)   --->   "%r_V_4601 = sub i19 0, i19 %sext_ln1273_2059"   --->   Operation 4408 'sub' 'r_V_4601' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4409 [1/1] (0.00ns)   --->   "%mult_V_3822 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4601, i32 5, i32 18"   --->   Operation 4409 'partselect' 'mult_V_3822' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4410 [1/1] (0.00ns)   --->   "%sext_ln17_2613 = sext i14 %mult_V_3822" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4410 'sext' 'sext_ln17_2613' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4411 [1/1] (0.80ns)   --->   "%r_V_4602 = sub i20 %sext_ln1273_2060, i20 %sext_ln1273_2061"   --->   Operation 4411 'sub' 'r_V_4602' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4412 [1/1] (0.00ns)   --->   "%mult_V_3823 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4602, i32 5, i32 19"   --->   Operation 4412 'partselect' 'mult_V_3823' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4413 [1/1] (0.00ns)   --->   "%sext_ln818_1357 = sext i15 %mult_V_3823"   --->   Operation 4413 'sext' 'sext_ln818_1357' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4414 [1/1] (0.80ns)   --->   "%r_V_4603 = sub i20 %sext_ln1273_2061, i20 %sext_ln1273_2060"   --->   Operation 4414 'sub' 'r_V_4603' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4415 [1/1] (0.00ns)   --->   "%mult_V_3824 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4603, i32 5, i32 19"   --->   Operation 4415 'partselect' 'mult_V_3824' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4416 [1/1] (0.00ns)   --->   "%sext_ln818_1358 = sext i15 %mult_V_3824"   --->   Operation 4416 'sext' 'sext_ln818_1358' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4417 [1/1] (0.80ns)   --->   "%r_V_4604 = add i20 %sext_ln1273_2060, i20 %sext_ln1273_2061"   --->   Operation 4417 'add' 'r_V_4604' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4418 [1/1] (0.00ns)   --->   "%mult_V_3825 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4604, i32 5, i32 19"   --->   Operation 4418 'partselect' 'mult_V_3825' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4419 [1/1] (0.00ns)   --->   "%sext_ln818_1359 = sext i15 %mult_V_3825"   --->   Operation 4419 'sext' 'sext_ln818_1359' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4420 [1/1] (0.00ns)   --->   "%a_V_402 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_318"   --->   Operation 4420 'load' 'a_V_402' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4421 [1/1] (0.00ns)   --->   "%sext_ln1273_2063 = sext i16 %a_V_402"   --->   Operation 4421 'sext' 'sext_ln1273_2063' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4422 [1/1] (0.00ns)   --->   "%sext_ln1273_2064 = sext i16 %a_V_402"   --->   Operation 4422 'sext' 'sext_ln1273_2064' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4423 [1/1] (0.00ns)   --->   "%shl_ln1273_1231 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_402, i3 0"   --->   Operation 4423 'bitconcatenate' 'shl_ln1273_1231' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4424 [1/1] (0.00ns)   --->   "%sext_ln1273_2065 = sext i19 %shl_ln1273_1231"   --->   Operation 4424 'sext' 'sext_ln1273_2065' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4425 [1/1] (0.00ns)   --->   "%shl_ln1273_1232 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_402, i1 0"   --->   Operation 4425 'bitconcatenate' 'shl_ln1273_1232' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4426 [1/1] (0.00ns)   --->   "%sext_ln1273_2066 = sext i17 %shl_ln1273_1232"   --->   Operation 4426 'sext' 'sext_ln1273_2066' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4427 [1/1] (0.00ns)   --->   "%sext_ln1273_2067 = sext i17 %shl_ln1273_1232"   --->   Operation 4427 'sext' 'sext_ln1273_2067' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4428 [1/1] (0.80ns)   --->   "%r_V_4605 = sub i20 %sext_ln1273_2067, i20 %sext_ln1273_2065"   --->   Operation 4428 'sub' 'r_V_4605' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4429 [1/1] (0.00ns)   --->   "%mult_V_3826 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4605, i32 5, i32 19"   --->   Operation 4429 'partselect' 'mult_V_3826' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4430 [1/1] (0.00ns)   --->   "%sext_ln818_1360 = sext i15 %mult_V_3826"   --->   Operation 4430 'sext' 'sext_ln818_1360' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4431 [1/1] (0.00ns)   --->   "%shl_ln1273_1233 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_402, i2 0"   --->   Operation 4431 'bitconcatenate' 'shl_ln1273_1233' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4432 [1/1] (0.00ns)   --->   "%sext_ln1273_2068 = sext i18 %shl_ln1273_1233"   --->   Operation 4432 'sext' 'sext_ln1273_2068' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4433 [1/1] (0.79ns)   --->   "%r_V_4609 = sub i19 0, i19 %sext_ln1273_2068"   --->   Operation 4433 'sub' 'r_V_4609' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4434 [1/1] (0.80ns)   --->   "%r_V_4606 = sub i19 %r_V_4609, i19 %sext_ln1273_2064"   --->   Operation 4434 'sub' 'r_V_4606' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4435 [1/1] (0.00ns)   --->   "%mult_V_3827 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4606, i32 5, i32 18"   --->   Operation 4435 'partselect' 'mult_V_3827' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4436 [1/1] (0.00ns)   --->   "%sext_ln17_2614 = sext i14 %mult_V_3827" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4436 'sext' 'sext_ln17_2614' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4437 [1/1] (0.80ns)   --->   "%r_V_4607 = add i20 %sext_ln1273_2065, i20 %sext_ln1273_2063"   --->   Operation 4437 'add' 'r_V_4607' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4438 [1/1] (0.00ns)   --->   "%mult_V_3828 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4607, i32 5, i32 19"   --->   Operation 4438 'partselect' 'mult_V_3828' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4439 [1/1] (0.00ns)   --->   "%sext_ln818_1361 = sext i15 %mult_V_3828"   --->   Operation 4439 'sext' 'sext_ln818_1361' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4440 [1/1] (0.79ns)   --->   "%r_V_4608 = sub i18 0, i18 %sext_ln1273_2066"   --->   Operation 4440 'sub' 'r_V_4608' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4441 [1/1] (0.00ns)   --->   "%mult_V_3829 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_4608, i32 5, i32 17"   --->   Operation 4441 'partselect' 'mult_V_3829' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4442 [1/1] (0.00ns)   --->   "%sext_ln17_2615 = sext i13 %mult_V_3829" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4442 'sext' 'sext_ln17_2615' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4443 [1/1] (0.00ns)   --->   "%mult_V_3830 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_402, i32 3, i32 15"   --->   Operation 4443 'partselect' 'mult_V_3830' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4444 [1/1] (0.00ns)   --->   "%sext_ln17_2616 = sext i13 %mult_V_3830" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4444 'sext' 'sext_ln17_2616' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4445 [1/1] (0.00ns)   --->   "%mult_V_3831 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4609, i32 5, i32 18"   --->   Operation 4445 'partselect' 'mult_V_3831' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4446 [1/1] (0.00ns)   --->   "%sext_ln17_2617 = sext i14 %mult_V_3831" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4446 'sext' 'sext_ln17_2617' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4447 [1/1] (0.00ns)   --->   "%a_V_403 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_319"   --->   Operation 4447 'load' 'a_V_403' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4448 [1/1] (0.00ns)   --->   "%sext_ln818_1028 = sext i16 %a_V_403"   --->   Operation 4448 'sext' 'sext_ln818_1028' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4449 [1/1] (0.00ns)   --->   "%mult_V_3832 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_403, i32 3, i32 15"   --->   Operation 4449 'partselect' 'mult_V_3832' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4450 [1/1] (0.00ns)   --->   "%sext_ln17_2618 = sext i13 %mult_V_3832" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4450 'sext' 'sext_ln17_2618' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4451 [1/1] (0.00ns)   --->   "%mult_V_3833 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_403, i32 4, i32 15"   --->   Operation 4451 'partselect' 'mult_V_3833' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4452 [1/1] (0.00ns)   --->   "%sext_ln17_2619 = sext i12 %mult_V_3833" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4452 'sext' 'sext_ln17_2619' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4453 [1/1] (0.00ns)   --->   "%sext_ln17_2620 = sext i12 %mult_V_3833" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4453 'sext' 'sext_ln17_2620' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4454 [1/1] (0.00ns)   --->   "%shl_ln1273_1234 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_403, i1 0"   --->   Operation 4454 'bitconcatenate' 'shl_ln1273_1234' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4455 [1/1] (0.00ns)   --->   "%sext_ln1273_2069 = sext i17 %shl_ln1273_1234"   --->   Operation 4455 'sext' 'sext_ln1273_2069' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4456 [1/1] (0.00ns)   --->   "%sext_ln1273_2070 = sext i17 %shl_ln1273_1234"   --->   Operation 4456 'sext' 'sext_ln1273_2070' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4457 [1/1] (0.79ns)   --->   "%r_V_4610 = sub i18 0, i18 %sext_ln1273_2070"   --->   Operation 4457 'sub' 'r_V_4610' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4458 [1/1] (0.00ns)   --->   "%mult_V_3834 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_4610, i32 5, i32 17"   --->   Operation 4458 'partselect' 'mult_V_3834' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4459 [1/1] (0.00ns)   --->   "%sext_ln17_2621 = sext i13 %mult_V_3834" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4459 'sext' 'sext_ln17_2621' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4460 [1/1] (0.00ns)   --->   "%shl_ln1273_1235 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_403, i2 0"   --->   Operation 4460 'bitconcatenate' 'shl_ln1273_1235' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4461 [1/1] (0.00ns)   --->   "%sext_ln1273_2071 = sext i18 %shl_ln1273_1235"   --->   Operation 4461 'sext' 'sext_ln1273_2071' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4462 [1/1] (0.79ns)   --->   "%r_V_4611 = sub i19 %sext_ln818_1028, i19 %sext_ln1273_2071"   --->   Operation 4462 'sub' 'r_V_4611' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4463 [1/1] (0.00ns)   --->   "%mult_V_3835 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4611, i32 5, i32 18"   --->   Operation 4463 'partselect' 'mult_V_3835' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4464 [1/1] (0.00ns)   --->   "%sext_ln17_2622 = sext i14 %mult_V_3835" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4464 'sext' 'sext_ln17_2622' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4465 [1/1] (0.79ns)   --->   "%r_V_4612 = add i19 %sext_ln1273_2071, i19 %sext_ln818_1028"   --->   Operation 4465 'add' 'r_V_4612' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4466 [1/1] (0.00ns)   --->   "%mult_V_3836 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4612, i32 5, i32 18"   --->   Operation 4466 'partselect' 'mult_V_3836' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4467 [1/1] (0.00ns)   --->   "%sext_ln17_2623 = sext i14 %mult_V_3836" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4467 'sext' 'sext_ln17_2623' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4468 [1/1] (0.00ns)   --->   "%shl_ln1273_1236 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_403, i3 0"   --->   Operation 4468 'bitconcatenate' 'shl_ln1273_1236' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4469 [1/1] (0.00ns)   --->   "%sext_ln1273_2072 = sext i19 %shl_ln1273_1236"   --->   Operation 4469 'sext' 'sext_ln1273_2072' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4470 [1/1] (0.80ns)   --->   "%r_V_4613 = sub i20 %sext_ln1273_2072, i20 %sext_ln1273_2069"   --->   Operation 4470 'sub' 'r_V_4613' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4471 [1/1] (0.00ns)   --->   "%mult_V_3837 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4613, i32 5, i32 19"   --->   Operation 4471 'partselect' 'mult_V_3837' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4472 [1/1] (0.00ns)   --->   "%sext_ln818_1363 = sext i15 %mult_V_3837"   --->   Operation 4472 'sext' 'sext_ln818_1363' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4473 [1/1] (0.00ns)   --->   "%a_V_404 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_320"   --->   Operation 4473 'load' 'a_V_404' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4474 [1/1] (0.00ns)   --->   "%sext_ln1273_2073 = sext i16 %a_V_404"   --->   Operation 4474 'sext' 'sext_ln1273_2073' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4475 [1/1] (0.00ns)   --->   "%sext_ln1273_2074 = sext i16 %a_V_404"   --->   Operation 4475 'sext' 'sext_ln1273_2074' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4476 [1/1] (0.78ns)   --->   "%r_V_4614 = sub i17 0, i17 %sext_ln1273_2074"   --->   Operation 4476 'sub' 'r_V_4614' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4477 [1/1] (0.00ns)   --->   "%mult_V_3838 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_4614, i32 5, i32 16"   --->   Operation 4477 'partselect' 'mult_V_3838' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4478 [1/1] (0.00ns)   --->   "%sext_ln17_2624 = sext i12 %mult_V_3838" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4478 'sext' 'sext_ln17_2624' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4479 [1/1] (0.00ns)   --->   "%mult_V_3839 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_404, i32 4, i32 15"   --->   Operation 4479 'partselect' 'mult_V_3839' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4480 [1/1] (0.00ns)   --->   "%sext_ln17_2625 = sext i12 %mult_V_3839" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4480 'sext' 'sext_ln17_2625' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4481 [1/1] (0.00ns)   --->   "%shl_ln1273_1237 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_404, i2 0"   --->   Operation 4481 'bitconcatenate' 'shl_ln1273_1237' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4482 [1/1] (0.00ns)   --->   "%sext_ln1273_2075 = sext i18 %shl_ln1273_1237"   --->   Operation 4482 'sext' 'sext_ln1273_2075' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4483 [1/1] (0.79ns)   --->   "%r_V_4615 = sub i19 0, i19 %sext_ln1273_2075"   --->   Operation 4483 'sub' 'r_V_4615' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4484 [1/1] (0.00ns)   --->   "%mult_V_3840 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4615, i32 5, i32 18"   --->   Operation 4484 'partselect' 'mult_V_3840' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4485 [1/1] (0.00ns)   --->   "%sext_ln17_2626 = sext i14 %mult_V_3840" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4485 'sext' 'sext_ln17_2626' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4486 [1/1] (0.00ns)   --->   "%mult_V_3841 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %a_V_404, i32 5, i32 15"   --->   Operation 4486 'partselect' 'mult_V_3841' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4487 [1/1] (0.00ns)   --->   "%sext_ln17_2627 = sext i11 %mult_V_3841" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4487 'sext' 'sext_ln17_2627' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4488 [1/1] (0.79ns)   --->   "%r_V_4616 = add i19 %sext_ln1273_2075, i19 %sext_ln1273_2073"   --->   Operation 4488 'add' 'r_V_4616' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4489 [1/1] (0.00ns)   --->   "%mult_V_3842 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4616, i32 5, i32 18"   --->   Operation 4489 'partselect' 'mult_V_3842' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4490 [1/1] (0.00ns)   --->   "%sext_ln17_2628 = sext i14 %mult_V_3842" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4490 'sext' 'sext_ln17_2628' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4491 [1/1] (0.00ns)   --->   "%mult_V_3843 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_404, i32 3, i32 15"   --->   Operation 4491 'partselect' 'mult_V_3843' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4492 [1/1] (0.00ns)   --->   "%sext_ln17_2629 = sext i13 %mult_V_3843" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4492 'sext' 'sext_ln17_2629' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4493 [1/1] (0.00ns)   --->   "%shl_ln1273_1238 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_404, i3 0"   --->   Operation 4493 'bitconcatenate' 'shl_ln1273_1238' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4494 [1/1] (0.00ns)   --->   "%sext_ln1273_2076 = sext i19 %shl_ln1273_1238"   --->   Operation 4494 'sext' 'sext_ln1273_2076' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4495 [1/1] (0.00ns)   --->   "%shl_ln1273_1239 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_404, i1 0"   --->   Operation 4495 'bitconcatenate' 'shl_ln1273_1239' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4496 [1/1] (0.00ns)   --->   "%sext_ln1273_2077 = sext i17 %shl_ln1273_1239"   --->   Operation 4496 'sext' 'sext_ln1273_2077' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4497 [1/1] (0.80ns)   --->   "%r_V_4617 = sub i20 %sext_ln1273_2076, i20 %sext_ln1273_2077"   --->   Operation 4497 'sub' 'r_V_4617' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4498 [1/1] (0.00ns)   --->   "%mult_V_3844 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4617, i32 5, i32 19"   --->   Operation 4498 'partselect' 'mult_V_3844' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4499 [1/1] (0.00ns)   --->   "%sext_ln818_1364 = sext i15 %mult_V_3844"   --->   Operation 4499 'sext' 'sext_ln818_1364' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4500 [1/1] (0.00ns)   --->   "%mult_V_3845 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %a_V_404, i32 2, i32 15"   --->   Operation 4500 'partselect' 'mult_V_3845' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4501 [1/1] (0.00ns)   --->   "%sext_ln17_2630 = sext i14 %mult_V_3845" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4501 'sext' 'sext_ln17_2630' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4502 [1/1] (0.80ns)   --->   "%r_V_4618 = sub i19 %r_V_4615, i19 %sext_ln1273_2073"   --->   Operation 4502 'sub' 'r_V_4618' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4503 [1/1] (0.00ns)   --->   "%mult_V_3846 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4618, i32 5, i32 18"   --->   Operation 4503 'partselect' 'mult_V_3846' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4504 [1/1] (0.00ns)   --->   "%sext_ln17_2631 = sext i14 %mult_V_3846" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4504 'sext' 'sext_ln17_2631' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4505 [1/1] (0.80ns)   --->   "%r_V_4619 = sub i20 0, i20 %sext_ln1273_2076"   --->   Operation 4505 'sub' 'r_V_4619' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4506 [1/1] (0.00ns)   --->   "%mult_V_3847 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4619, i32 5, i32 19"   --->   Operation 4506 'partselect' 'mult_V_3847' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4507 [1/1] (0.00ns)   --->   "%sext_ln818_1365 = sext i15 %mult_V_3847"   --->   Operation 4507 'sext' 'sext_ln818_1365' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4508 [1/1] (0.00ns)   --->   "%a_V_405 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_321"   --->   Operation 4508 'load' 'a_V_405' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4509 [1/1] (0.00ns)   --->   "%sext_ln818_1036 = sext i16 %a_V_405"   --->   Operation 4509 'sext' 'sext_ln818_1036' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4510 [1/1] (0.00ns)   --->   "%sext_ln818_1037 = sext i16 %a_V_405"   --->   Operation 4510 'sext' 'sext_ln818_1037' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4511 [1/1] (0.00ns)   --->   "%mult_V_3848 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_405, i32 4, i32 15"   --->   Operation 4511 'partselect' 'mult_V_3848' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4512 [1/1] (0.00ns)   --->   "%sext_ln17_2632 = sext i12 %mult_V_3848" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4512 'sext' 'sext_ln17_2632' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4513 [1/1] (0.00ns)   --->   "%shl_ln1273_1240 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_405, i1 0"   --->   Operation 4513 'bitconcatenate' 'shl_ln1273_1240' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4514 [1/1] (0.00ns)   --->   "%sext_ln1273_2078 = sext i17 %shl_ln1273_1240"   --->   Operation 4514 'sext' 'sext_ln1273_2078' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4515 [1/1] (0.00ns)   --->   "%sext_ln1273_2079 = sext i17 %shl_ln1273_1240"   --->   Operation 4515 'sext' 'sext_ln1273_2079' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4516 [1/1] (0.79ns)   --->   "%r_V_4620 = sub i18 0, i18 %sext_ln1273_2079"   --->   Operation 4516 'sub' 'r_V_4620' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4517 [1/1] (0.00ns)   --->   "%mult_V_3849 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_4620, i32 5, i32 17"   --->   Operation 4517 'partselect' 'mult_V_3849' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4518 [1/1] (0.00ns)   --->   "%sext_ln17_2633 = sext i13 %mult_V_3849" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4518 'sext' 'sext_ln17_2633' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4519 [1/1] (0.00ns)   --->   "%shl_ln1273_1241 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_405, i3 0"   --->   Operation 4519 'bitconcatenate' 'shl_ln1273_1241' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4520 [1/1] (0.00ns)   --->   "%sext_ln1273_2080 = sext i19 %shl_ln1273_1241"   --->   Operation 4520 'sext' 'sext_ln1273_2080' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4521 [1/1] (0.80ns)   --->   "%r_V_4621 = sub i20 %sext_ln1273_2080, i20 %sext_ln1273_2078"   --->   Operation 4521 'sub' 'r_V_4621' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4522 [1/1] (0.00ns)   --->   "%mult_V_3850 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4621, i32 5, i32 19"   --->   Operation 4522 'partselect' 'mult_V_3850' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4523 [1/1] (0.00ns)   --->   "%sext_ln818_1366 = sext i15 %mult_V_3850"   --->   Operation 4523 'sext' 'sext_ln818_1366' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4524 [1/1] (1.94ns)   --->   "%r_V_4622 = mul i21 %sext_ln818_1036, i21 11"   --->   Operation 4524 'mul' 'r_V_4622' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4525 [1/1] (0.00ns)   --->   "%mult_V_3851 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_4622, i32 5, i32 20"   --->   Operation 4525 'partselect' 'mult_V_3851' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4526 [1/1] (0.00ns)   --->   "%shl_ln1273_1242 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_405, i2 0"   --->   Operation 4526 'bitconcatenate' 'shl_ln1273_1242' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4527 [1/1] (0.00ns)   --->   "%sext_ln1273_2081 = sext i18 %shl_ln1273_1242"   --->   Operation 4527 'sext' 'sext_ln1273_2081' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4528 [1/1] (0.79ns)   --->   "%r_V_4623 = sub i19 %sext_ln1273_2081, i19 %sext_ln818_1037"   --->   Operation 4528 'sub' 'r_V_4623' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4529 [1/1] (0.00ns)   --->   "%mult_V_3852 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4623, i32 5, i32 18"   --->   Operation 4529 'partselect' 'mult_V_3852' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4530 [1/1] (0.00ns)   --->   "%sext_ln818_1367 = sext i14 %mult_V_3852"   --->   Operation 4530 'sext' 'sext_ln818_1367' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4531 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_2763 = sub i20 0, i20 %sext_ln1273_2080"   --->   Operation 4531 'sub' 'sub_ln1273_2763' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4532 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_4624 = sub i20 %sub_ln1273_2763, i20 %sext_ln1273_2078"   --->   Operation 4532 'sub' 'r_V_4624' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4533 [1/1] (0.00ns)   --->   "%mult_V_3853 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4624, i32 5, i32 19"   --->   Operation 4533 'partselect' 'mult_V_3853' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4534 [1/1] (0.00ns)   --->   "%sext_ln818_1368 = sext i15 %mult_V_3853"   --->   Operation 4534 'sext' 'sext_ln818_1368' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4535 [1/1] (0.79ns)   --->   "%r_V_4625 = sub i19 0, i19 %sext_ln1273_2081"   --->   Operation 4535 'sub' 'r_V_4625' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4536 [1/1] (0.00ns)   --->   "%mult_V_3854 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4625, i32 5, i32 18"   --->   Operation 4536 'partselect' 'mult_V_3854' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4537 [1/1] (0.00ns)   --->   "%sext_ln17_2634 = sext i14 %mult_V_3854" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4537 'sext' 'sext_ln17_2634' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4538 [1/1] (0.00ns)   --->   "%a_V_406 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_322"   --->   Operation 4538 'load' 'a_V_406' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4539 [1/1] (0.00ns)   --->   "%sext_ln1273_2082 = sext i16 %a_V_406"   --->   Operation 4539 'sext' 'sext_ln1273_2082' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4540 [1/1] (0.00ns)   --->   "%sext_ln1273_2083 = sext i16 %a_V_406"   --->   Operation 4540 'sext' 'sext_ln1273_2083' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4541 [1/1] (0.00ns)   --->   "%shl_ln1273_1243 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_406, i2 0"   --->   Operation 4541 'bitconcatenate' 'shl_ln1273_1243' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4542 [1/1] (0.00ns)   --->   "%sext_ln1273_2084 = sext i18 %shl_ln1273_1243"   --->   Operation 4542 'sext' 'sext_ln1273_2084' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4543 [1/1] (0.79ns)   --->   "%r_V_4626 = sub i19 0, i19 %sext_ln1273_2084"   --->   Operation 4543 'sub' 'r_V_4626' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4544 [1/1] (0.00ns)   --->   "%mult_V_3855 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4626, i32 5, i32 18"   --->   Operation 4544 'partselect' 'mult_V_3855' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4545 [1/1] (0.00ns)   --->   "%sext_ln17_2635 = sext i14 %mult_V_3855" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4545 'sext' 'sext_ln17_2635' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4546 [1/1] (0.00ns)   --->   "%mult_V_3856 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_406, i32 3, i32 15"   --->   Operation 4546 'partselect' 'mult_V_3856' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4547 [1/1] (0.00ns)   --->   "%sext_ln17_2636 = sext i13 %mult_V_3856" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4547 'sext' 'sext_ln17_2636' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4548 [1/1] (0.00ns)   --->   "%mult_V_3857 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_406, i32 4, i32 15"   --->   Operation 4548 'partselect' 'mult_V_3857' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4549 [1/1] (0.00ns)   --->   "%sext_ln17_2637 = sext i12 %mult_V_3857" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4549 'sext' 'sext_ln17_2637' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4550 [1/1] (0.79ns)   --->   "%r_V_4627 = sub i19 %sext_ln1273_2083, i19 %sext_ln1273_2084"   --->   Operation 4550 'sub' 'r_V_4627' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4551 [1/1] (0.00ns)   --->   "%mult_V_3858 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4627, i32 5, i32 18"   --->   Operation 4551 'partselect' 'mult_V_3858' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4552 [1/1] (0.00ns)   --->   "%sext_ln17_2638 = sext i14 %mult_V_3858" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4552 'sext' 'sext_ln17_2638' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4553 [1/1] (0.00ns)   --->   "%shl_ln1273_1244 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_406, i3 0"   --->   Operation 4553 'bitconcatenate' 'shl_ln1273_1244' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4554 [1/1] (0.00ns)   --->   "%sext_ln1273_2085 = sext i19 %shl_ln1273_1244"   --->   Operation 4554 'sext' 'sext_ln1273_2085' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4555 [1/1] (0.00ns)   --->   "%shl_ln1273_1245 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_406, i1 0"   --->   Operation 4555 'bitconcatenate' 'shl_ln1273_1245' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4556 [1/1] (0.00ns)   --->   "%sext_ln1273_2086 = sext i17 %shl_ln1273_1245"   --->   Operation 4556 'sext' 'sext_ln1273_2086' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4557 [1/1] (0.80ns)   --->   "%r_V_4628 = sub i20 %sext_ln1273_2086, i20 %sext_ln1273_2085"   --->   Operation 4557 'sub' 'r_V_4628' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4558 [1/1] (0.00ns)   --->   "%mult_V_3859 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4628, i32 5, i32 19"   --->   Operation 4558 'partselect' 'mult_V_3859' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4559 [1/1] (0.00ns)   --->   "%sext_ln818_1369 = sext i15 %mult_V_3859"   --->   Operation 4559 'sext' 'sext_ln818_1369' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4560 [1/1] (0.80ns)   --->   "%r_V_4629 = sub i19 %r_V_4626, i19 %sext_ln1273_2083"   --->   Operation 4560 'sub' 'r_V_4629' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4561 [1/1] (0.00ns)   --->   "%mult_V_3860 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4629, i32 5, i32 18"   --->   Operation 4561 'partselect' 'mult_V_3860' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4562 [1/1] (0.00ns)   --->   "%sext_ln17_2639 = sext i14 %mult_V_3860" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4562 'sext' 'sext_ln17_2639' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4563 [1/1] (0.80ns)   --->   "%r_V_4630 = add i20 %sext_ln1273_2085, i20 %sext_ln1273_2082"   --->   Operation 4563 'add' 'r_V_4630' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4564 [1/1] (0.00ns)   --->   "%mult_V_3861 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4630, i32 5, i32 19"   --->   Operation 4564 'partselect' 'mult_V_3861' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4565 [1/1] (0.00ns)   --->   "%sext_ln818_1370 = sext i15 %mult_V_3861"   --->   Operation 4565 'sext' 'sext_ln818_1370' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4566 [1/1] (0.00ns)   --->   "%a_V_407 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_323"   --->   Operation 4566 'load' 'a_V_407' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4567 [1/1] (0.00ns)   --->   "%sext_ln1273_2087 = sext i16 %a_V_407"   --->   Operation 4567 'sext' 'sext_ln1273_2087' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4568 [1/1] (0.00ns)   --->   "%sext_ln1273_2088 = sext i16 %a_V_407"   --->   Operation 4568 'sext' 'sext_ln1273_2088' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4569 [1/1] (0.00ns)   --->   "%shl_ln1273_1246 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_407, i2 0"   --->   Operation 4569 'bitconcatenate' 'shl_ln1273_1246' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4570 [1/1] (0.00ns)   --->   "%sext_ln1273_2089 = sext i18 %shl_ln1273_1246"   --->   Operation 4570 'sext' 'sext_ln1273_2089' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4571 [1/1] (0.00ns)   --->   "%sext_ln1273_2090 = sext i18 %shl_ln1273_1246"   --->   Operation 4571 'sext' 'sext_ln1273_2090' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4572 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_2770 = sub i19 0, i19 %sext_ln1273_2090"   --->   Operation 4572 'sub' 'sub_ln1273_2770' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4573 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_4631 = sub i19 %sub_ln1273_2770, i19 %sext_ln1273_2088"   --->   Operation 4573 'sub' 'r_V_4631' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4574 [1/1] (0.00ns)   --->   "%mult_V_3862 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4631, i32 5, i32 18"   --->   Operation 4574 'partselect' 'mult_V_3862' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4575 [1/1] (0.00ns)   --->   "%sext_ln17_2640 = sext i14 %mult_V_3862" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4575 'sext' 'sext_ln17_2640' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4576 [1/1] (0.00ns)   --->   "%shl_ln1273_1247 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_407, i1 0"   --->   Operation 4576 'bitconcatenate' 'shl_ln1273_1247' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4577 [1/1] (0.00ns)   --->   "%sext_ln1273_2091 = sext i17 %shl_ln1273_1247"   --->   Operation 4577 'sext' 'sext_ln1273_2091' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4578 [1/1] (0.00ns)   --->   "%sext_ln1273_2092 = sext i17 %shl_ln1273_1247"   --->   Operation 4578 'sext' 'sext_ln1273_2092' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4579 [1/1] (0.79ns)   --->   "%r_V_4632 = sub i18 0, i18 %sext_ln1273_2092"   --->   Operation 4579 'sub' 'r_V_4632' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4580 [1/1] (0.00ns)   --->   "%mult_V_3863 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_4632, i32 5, i32 17"   --->   Operation 4580 'partselect' 'mult_V_3863' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4581 [1/1] (0.00ns)   --->   "%sext_ln17_2641 = sext i13 %mult_V_3863" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4581 'sext' 'sext_ln17_2641' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4582 [1/1] (0.00ns)   --->   "%shl_ln1273_1248 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_407, i3 0"   --->   Operation 4582 'bitconcatenate' 'shl_ln1273_1248' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4583 [1/1] (0.00ns)   --->   "%sext_ln1273_2093 = sext i19 %shl_ln1273_1248"   --->   Operation 4583 'sext' 'sext_ln1273_2093' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4584 [1/1] (0.80ns)   --->   "%r_V_4633 = add i20 %sext_ln1273_2093, i20 %sext_ln1273_2091"   --->   Operation 4584 'add' 'r_V_4633' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4585 [1/1] (0.00ns)   --->   "%mult_V_3864 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4633, i32 5, i32 19"   --->   Operation 4585 'partselect' 'mult_V_3864' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4586 [1/1] (0.00ns)   --->   "%sext_ln818_1371 = sext i15 %mult_V_3864"   --->   Operation 4586 'sext' 'sext_ln818_1371' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4587 [1/1] (0.80ns)   --->   "%r_V_4634 = add i20 %sext_ln1273_2093, i20 %sext_ln1273_2087"   --->   Operation 4587 'add' 'r_V_4634' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4588 [1/1] (0.00ns)   --->   "%mult_V_3865 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4634, i32 5, i32 19"   --->   Operation 4588 'partselect' 'mult_V_3865' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4589 [1/1] (0.00ns)   --->   "%sext_ln818_1372 = sext i15 %mult_V_3865"   --->   Operation 4589 'sext' 'sext_ln818_1372' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4590 [1/1] (0.79ns)   --->   "%r_V_4635 = add i19 %sext_ln1273_2090, i19 %sext_ln1273_2088"   --->   Operation 4590 'add' 'r_V_4635' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4591 [1/1] (0.00ns)   --->   "%mult_V_3866 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4635, i32 5, i32 18"   --->   Operation 4591 'partselect' 'mult_V_3866' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4592 [1/1] (0.00ns)   --->   "%sext_ln17_2642 = sext i14 %mult_V_3866" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4592 'sext' 'sext_ln17_2642' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4593 [1/1] (0.00ns)   --->   "%shl_ln1273_1249 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_407, i4 0"   --->   Operation 4593 'bitconcatenate' 'shl_ln1273_1249' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4594 [1/1] (0.00ns)   --->   "%sext_ln1273_2094 = sext i20 %shl_ln1273_1249"   --->   Operation 4594 'sext' 'sext_ln1273_2094' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4595 [1/1] (0.80ns)   --->   "%r_V_4636 = sub i21 %sext_ln1273_2094, i21 %sext_ln1273_2089"   --->   Operation 4595 'sub' 'r_V_4636' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4596 [1/1] (0.00ns)   --->   "%mult_V_3867 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_4636, i32 5, i32 20"   --->   Operation 4596 'partselect' 'mult_V_3867' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4597 [1/1] (0.80ns)   --->   "%r_V_4637 = sub i20 %sext_ln1273_2093, i20 %sext_ln1273_2087"   --->   Operation 4597 'sub' 'r_V_4637' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4598 [1/1] (0.00ns)   --->   "%mult_V_3868 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4637, i32 5, i32 19"   --->   Operation 4598 'partselect' 'mult_V_3868' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4599 [1/1] (0.00ns)   --->   "%sext_ln818_1373 = sext i15 %mult_V_3868"   --->   Operation 4599 'sext' 'sext_ln818_1373' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4600 [1/1] (0.00ns)   --->   "%a_V_408 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_324"   --->   Operation 4600 'load' 'a_V_408' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4601 [1/1] (0.00ns)   --->   "%sext_ln1273_2095 = sext i16 %a_V_408"   --->   Operation 4601 'sext' 'sext_ln1273_2095' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4602 [1/1] (0.00ns)   --->   "%sext_ln1273_2096 = sext i16 %a_V_408"   --->   Operation 4602 'sext' 'sext_ln1273_2096' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4603 [1/1] (0.00ns)   --->   "%shl_ln1273_1250 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_408, i2 0"   --->   Operation 4603 'bitconcatenate' 'shl_ln1273_1250' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4604 [1/1] (0.00ns)   --->   "%sext_ln1273_2097 = sext i18 %shl_ln1273_1250"   --->   Operation 4604 'sext' 'sext_ln1273_2097' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4605 [1/1] (0.79ns)   --->   "%r_V_4641 = sub i19 0, i19 %sext_ln1273_2097"   --->   Operation 4605 'sub' 'r_V_4641' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4606 [1/1] (0.80ns)   --->   "%r_V_4638 = sub i19 %r_V_4641, i19 %sext_ln1273_2096"   --->   Operation 4606 'sub' 'r_V_4638' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4607 [1/1] (0.00ns)   --->   "%mult_V_3869 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4638, i32 5, i32 18"   --->   Operation 4607 'partselect' 'mult_V_3869' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4608 [1/1] (0.00ns)   --->   "%sext_ln17_2643 = sext i14 %mult_V_3869" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4608 'sext' 'sext_ln17_2643' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4609 [1/1] (0.00ns)   --->   "%shl_ln1273_1251 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_408, i3 0"   --->   Operation 4609 'bitconcatenate' 'shl_ln1273_1251' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4610 [1/1] (0.00ns)   --->   "%sext_ln1273_2098 = sext i19 %shl_ln1273_1251"   --->   Operation 4610 'sext' 'sext_ln1273_2098' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4611 [1/1] (0.80ns)   --->   "%r_V_4639 = sub i20 %sext_ln1273_2095, i20 %sext_ln1273_2098"   --->   Operation 4611 'sub' 'r_V_4639' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4612 [1/1] (0.00ns)   --->   "%mult_V_3870 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4639, i32 5, i32 19"   --->   Operation 4612 'partselect' 'mult_V_3870' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4613 [1/1] (0.00ns)   --->   "%shl_ln1273_1252 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_408, i1 0"   --->   Operation 4613 'bitconcatenate' 'shl_ln1273_1252' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4614 [1/1] (0.00ns)   --->   "%sext_ln1273_2099 = sext i17 %shl_ln1273_1252"   --->   Operation 4614 'sext' 'sext_ln1273_2099' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4615 [1/1] (0.79ns)   --->   "%r_V_4640 = sub i18 0, i18 %sext_ln1273_2099"   --->   Operation 4615 'sub' 'r_V_4640' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4616 [1/1] (0.00ns)   --->   "%mult_V_3871 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_4640, i32 5, i32 17"   --->   Operation 4616 'partselect' 'mult_V_3871' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4617 [1/1] (0.00ns)   --->   "%sext_ln17_2644 = sext i13 %mult_V_3871" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4617 'sext' 'sext_ln17_2644' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4618 [1/1] (0.00ns)   --->   "%mult_V_3872 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4641, i32 5, i32 18"   --->   Operation 4618 'partselect' 'mult_V_3872' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4619 [1/1] (0.00ns)   --->   "%sext_ln17_2645 = sext i14 %mult_V_3872" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4619 'sext' 'sext_ln17_2645' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4620 [1/1] (0.00ns)   --->   "%mult_V_3873 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_408, i32 4, i32 15"   --->   Operation 4620 'partselect' 'mult_V_3873' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4621 [1/1] (0.00ns)   --->   "%sext_ln17_2646 = sext i12 %mult_V_3873" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4621 'sext' 'sext_ln17_2646' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4622 [1/1] (0.00ns)   --->   "%mult_V_3874 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %a_V_408, i32 5, i32 15"   --->   Operation 4622 'partselect' 'mult_V_3874' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4623 [1/1] (0.00ns)   --->   "%sext_ln17_2647 = sext i11 %mult_V_3874" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4623 'sext' 'sext_ln17_2647' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4624 [1/1] (0.79ns)   --->   "%r_V_4642 = add i19 %sext_ln1273_2097, i19 %sext_ln1273_2096"   --->   Operation 4624 'add' 'r_V_4642' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4625 [1/1] (0.00ns)   --->   "%mult_V_3875 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4642, i32 5, i32 18"   --->   Operation 4625 'partselect' 'mult_V_3875' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4626 [1/1] (0.00ns)   --->   "%sext_ln17_2648 = sext i14 %mult_V_3875" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4626 'sext' 'sext_ln17_2648' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4627 [1/1] (0.00ns)   --->   "%mult_V_3876 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_408, i32 3, i32 15"   --->   Operation 4627 'partselect' 'mult_V_3876' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4628 [1/1] (0.00ns)   --->   "%sext_ln17_2649 = sext i13 %mult_V_3876" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4628 'sext' 'sext_ln17_2649' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4629 [1/1] (0.79ns)   --->   "%r_V_4643 = sub i19 %sext_ln1273_2096, i19 %sext_ln1273_2097"   --->   Operation 4629 'sub' 'r_V_4643' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4630 [1/1] (0.00ns)   --->   "%mult_V_3877 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4643, i32 5, i32 18"   --->   Operation 4630 'partselect' 'mult_V_3877' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4631 [1/1] (0.00ns)   --->   "%sext_ln17_2650 = sext i14 %mult_V_3877" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4631 'sext' 'sext_ln17_2650' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4632 [1/1] (0.00ns)   --->   "%a_V_409 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_325"   --->   Operation 4632 'load' 'a_V_409' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4633 [1/1] (0.00ns)   --->   "%sext_ln1273_2100 = sext i16 %a_V_409"   --->   Operation 4633 'sext' 'sext_ln1273_2100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4634 [1/1] (0.00ns)   --->   "%sext_ln1273_2101 = sext i16 %a_V_409"   --->   Operation 4634 'sext' 'sext_ln1273_2101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4635 [1/1] (0.00ns)   --->   "%sext_ln1273_2102 = sext i16 %a_V_409"   --->   Operation 4635 'sext' 'sext_ln1273_2102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4636 [1/1] (0.00ns)   --->   "%shl_ln1273_1253 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_409, i3 0"   --->   Operation 4636 'bitconcatenate' 'shl_ln1273_1253' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4637 [1/1] (0.00ns)   --->   "%sext_ln1273_2103 = sext i19 %shl_ln1273_1253"   --->   Operation 4637 'sext' 'sext_ln1273_2103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4638 [1/1] (0.80ns)   --->   "%r_V_4644 = sub i20 %sext_ln1273_2103, i20 %sext_ln1273_2101"   --->   Operation 4638 'sub' 'r_V_4644' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4639 [1/1] (0.00ns)   --->   "%mult_V_3878 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4644, i32 5, i32 19"   --->   Operation 4639 'partselect' 'mult_V_3878' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4640 [1/1] (0.00ns)   --->   "%sext_ln818_1375 = sext i15 %mult_V_3878"   --->   Operation 4640 'sext' 'sext_ln818_1375' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4641 [1/1] (0.00ns)   --->   "%shl_ln1273_1254 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_409, i1 0"   --->   Operation 4641 'bitconcatenate' 'shl_ln1273_1254' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4642 [1/1] (0.00ns)   --->   "%sext_ln1273_2104 = sext i17 %shl_ln1273_1254"   --->   Operation 4642 'sext' 'sext_ln1273_2104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4643 [1/1] (0.00ns)   --->   "%sext_ln1273_2105 = sext i17 %shl_ln1273_1254"   --->   Operation 4643 'sext' 'sext_ln1273_2105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4644 [1/1] (0.79ns)   --->   "%r_V_4645 = sub i18 0, i18 %sext_ln1273_2105"   --->   Operation 4644 'sub' 'r_V_4645' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4645 [1/1] (0.00ns)   --->   "%mult_V_3879 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_4645, i32 5, i32 17"   --->   Operation 4645 'partselect' 'mult_V_3879' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4646 [1/1] (0.00ns)   --->   "%sext_ln17_2651 = sext i13 %mult_V_3879" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4646 'sext' 'sext_ln17_2651' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4647 [1/1] (0.80ns)   --->   "%r_V_4646 = sub i20 %sext_ln1273_2103, i20 %sext_ln1273_2104"   --->   Operation 4647 'sub' 'r_V_4646' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4648 [1/1] (0.00ns)   --->   "%mult_V_3880 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4646, i32 5, i32 19"   --->   Operation 4648 'partselect' 'mult_V_3880' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4649 [1/1] (0.00ns)   --->   "%sext_ln818_1376 = sext i15 %mult_V_3880"   --->   Operation 4649 'sext' 'sext_ln818_1376' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4650 [1/1] (0.00ns)   --->   "%shl_ln1273_1255 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_409, i2 0"   --->   Operation 4650 'bitconcatenate' 'shl_ln1273_1255' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4651 [1/1] (0.00ns)   --->   "%sext_ln1273_2106 = sext i18 %shl_ln1273_1255"   --->   Operation 4651 'sext' 'sext_ln1273_2106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4652 [1/1] (0.79ns)   --->   "%r_V_4647 = sub i19 %sext_ln1273_2106, i19 %sext_ln1273_2102"   --->   Operation 4652 'sub' 'r_V_4647' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4653 [1/1] (0.00ns)   --->   "%mult_V_3881 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4647, i32 5, i32 18"   --->   Operation 4653 'partselect' 'mult_V_3881' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4654 [1/1] (0.00ns)   --->   "%sext_ln17_2652 = sext i14 %mult_V_3881" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4654 'sext' 'sext_ln17_2652' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4655 [1/1] (0.00ns)   --->   "%mult_V_3882 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_409, i32 3, i32 15"   --->   Operation 4655 'partselect' 'mult_V_3882' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4656 [1/1] (0.00ns)   --->   "%sext_ln17_2653 = sext i13 %mult_V_3882" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4656 'sext' 'sext_ln17_2653' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4657 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_2784 = sub i19 0, i19 %sext_ln1273_2106"   --->   Operation 4657 'sub' 'sub_ln1273_2784' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4658 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_4648 = sub i19 %sub_ln1273_2784, i19 %sext_ln1273_2102"   --->   Operation 4658 'sub' 'r_V_4648' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4659 [1/1] (0.00ns)   --->   "%mult_V_3883 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4648, i32 5, i32 18"   --->   Operation 4659 'partselect' 'mult_V_3883' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4660 [1/1] (0.00ns)   --->   "%sext_ln17_2654 = sext i14 %mult_V_3883" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4660 'sext' 'sext_ln17_2654' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4661 [1/1] (0.80ns)   --->   "%r_V_4649 = add i20 %sext_ln1273_2103, i20 %sext_ln1273_2101"   --->   Operation 4661 'add' 'r_V_4649' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4662 [1/1] (0.00ns)   --->   "%mult_V_3884 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4649, i32 5, i32 19"   --->   Operation 4662 'partselect' 'mult_V_3884' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4663 [1/1] (0.00ns)   --->   "%sext_ln818_1377 = sext i15 %mult_V_3884"   --->   Operation 4663 'sext' 'sext_ln818_1377' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4664 [1/1] (0.79ns)   --->   "%r_V_4650 = add i19 %sext_ln1273_2106, i19 %sext_ln1273_2102"   --->   Operation 4664 'add' 'r_V_4650' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4665 [1/1] (0.00ns)   --->   "%mult_V_3885 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4650, i32 5, i32 18"   --->   Operation 4665 'partselect' 'mult_V_3885' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4666 [1/1] (0.00ns)   --->   "%sext_ln17_2655 = sext i14 %mult_V_3885" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4666 'sext' 'sext_ln17_2655' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4667 [1/1] (0.00ns)   --->   "%mult_V_3886 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %a_V_409, i32 5, i32 15"   --->   Operation 4667 'partselect' 'mult_V_3886' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4668 [1/1] (0.00ns)   --->   "%sext_ln17_2656 = sext i11 %mult_V_3886" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4668 'sext' 'sext_ln17_2656' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4669 [1/1] (0.78ns)   --->   "%r_V_4651 = sub i17 0, i17 %sext_ln1273_2100"   --->   Operation 4669 'sub' 'r_V_4651' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4670 [1/1] (0.00ns)   --->   "%mult_V_3887 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_4651, i32 5, i32 16"   --->   Operation 4670 'partselect' 'mult_V_3887' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4671 [1/1] (0.00ns)   --->   "%sext_ln17_2657 = sext i12 %mult_V_3887" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4671 'sext' 'sext_ln17_2657' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4672 [1/1] (0.00ns)   --->   "%a_V_410 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_326"   --->   Operation 4672 'load' 'a_V_410' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4673 [1/1] (0.00ns)   --->   "%sext_ln1273_2107 = sext i16 %a_V_410"   --->   Operation 4673 'sext' 'sext_ln1273_2107' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4674 [1/1] (0.00ns)   --->   "%sext_ln1273_2108 = sext i16 %a_V_410"   --->   Operation 4674 'sext' 'sext_ln1273_2108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4675 [1/1] (0.00ns)   --->   "%sext_ln1273_2109 = sext i16 %a_V_410"   --->   Operation 4675 'sext' 'sext_ln1273_2109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4676 [1/1] (0.78ns)   --->   "%r_V_4652 = sub i17 0, i17 %sext_ln1273_2109"   --->   Operation 4676 'sub' 'r_V_4652' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4677 [1/1] (0.00ns)   --->   "%mult_V_3888 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_4652, i32 5, i32 16"   --->   Operation 4677 'partselect' 'mult_V_3888' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4678 [1/1] (0.00ns)   --->   "%sext_ln17_2658 = sext i12 %mult_V_3888" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4678 'sext' 'sext_ln17_2658' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4679 [1/1] (0.00ns)   --->   "%shl_ln1273_1256 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_410, i2 0"   --->   Operation 4679 'bitconcatenate' 'shl_ln1273_1256' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4680 [1/1] (0.00ns)   --->   "%sext_ln1273_2110 = sext i18 %shl_ln1273_1256"   --->   Operation 4680 'sext' 'sext_ln1273_2110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4681 [1/1] (0.00ns)   --->   "%sext_ln1273_2111 = sext i18 %shl_ln1273_1256"   --->   Operation 4681 'sext' 'sext_ln1273_2111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4682 [1/1] (0.79ns)   --->   "%r_V_4653 = add i19 %sext_ln1273_2111, i19 %sext_ln1273_2108"   --->   Operation 4682 'add' 'r_V_4653' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4683 [1/1] (0.00ns)   --->   "%mult_V_3889 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4653, i32 5, i32 18"   --->   Operation 4683 'partselect' 'mult_V_3889' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4684 [1/1] (0.00ns)   --->   "%sext_ln17_2659 = sext i14 %mult_V_3889" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4684 'sext' 'sext_ln17_2659' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4685 [1/1] (0.00ns)   --->   "%shl_ln1273_1257 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_410, i1 0"   --->   Operation 4685 'bitconcatenate' 'shl_ln1273_1257' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4686 [1/1] (0.00ns)   --->   "%sext_ln1273_2112 = sext i17 %shl_ln1273_1257"   --->   Operation 4686 'sext' 'sext_ln1273_2112' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4687 [1/1] (0.00ns)   --->   "%sext_ln1273_2113 = sext i17 %shl_ln1273_1257"   --->   Operation 4687 'sext' 'sext_ln1273_2113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4688 [1/1] (0.79ns)   --->   "%r_V_4654 = sub i18 0, i18 %sext_ln1273_2113"   --->   Operation 4688 'sub' 'r_V_4654' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4689 [1/1] (0.00ns)   --->   "%mult_V_3890 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_4654, i32 5, i32 17"   --->   Operation 4689 'partselect' 'mult_V_3890' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4690 [1/1] (0.00ns)   --->   "%sext_ln17_2660 = sext i13 %mult_V_3890" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4690 'sext' 'sext_ln17_2660' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4691 [1/1] (0.79ns)   --->   "%r_V_4655 = sub i19 %sext_ln1273_2111, i19 %sext_ln1273_2108"   --->   Operation 4691 'sub' 'r_V_4655' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4692 [1/1] (0.00ns)   --->   "%mult_V_3891 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4655, i32 5, i32 18"   --->   Operation 4692 'partselect' 'mult_V_3891' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4693 [1/1] (0.00ns)   --->   "%sext_ln17_2661 = sext i14 %mult_V_3891" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4693 'sext' 'sext_ln17_2661' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4694 [1/1] (0.00ns)   --->   "%shl_ln1273_1258 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_410, i3 0"   --->   Operation 4694 'bitconcatenate' 'shl_ln1273_1258' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4695 [1/1] (0.00ns)   --->   "%sext_ln1273_2114 = sext i19 %shl_ln1273_1258"   --->   Operation 4695 'sext' 'sext_ln1273_2114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4696 [1/1] (0.80ns)   --->   "%r_V_4656 = sub i20 %sext_ln1273_2107, i20 %sext_ln1273_2114"   --->   Operation 4696 'sub' 'r_V_4656' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4697 [1/1] (0.00ns)   --->   "%mult_V_3892 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4656, i32 5, i32 19"   --->   Operation 4697 'partselect' 'mult_V_3892' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4698 [1/1] (0.00ns)   --->   "%sext_ln818_1378 = sext i15 %mult_V_3892"   --->   Operation 4698 'sext' 'sext_ln818_1378' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4699 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_2791 = sub i19 0, i19 %sext_ln1273_2111"   --->   Operation 4699 'sub' 'sub_ln1273_2791' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4700 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_4657 = sub i19 %sub_ln1273_2791, i19 %sext_ln1273_2108"   --->   Operation 4700 'sub' 'r_V_4657' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4701 [1/1] (0.00ns)   --->   "%mult_V_3893 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4657, i32 5, i32 18"   --->   Operation 4701 'partselect' 'mult_V_3893' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4702 [1/1] (0.00ns)   --->   "%sext_ln17_2662 = sext i14 %mult_V_3893" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4702 'sext' 'sext_ln17_2662' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4703 [1/1] (0.80ns)   --->   "%r_V_4658 = sub i20 %sext_ln1273_2112, i20 %sext_ln1273_2114"   --->   Operation 4703 'sub' 'r_V_4658' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4704 [1/1] (0.00ns)   --->   "%mult_V_3894 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4658, i32 5, i32 19"   --->   Operation 4704 'partselect' 'mult_V_3894' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4705 [1/1] (0.00ns)   --->   "%sext_ln818_1379 = sext i15 %mult_V_3894"   --->   Operation 4705 'sext' 'sext_ln818_1379' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4706 [1/1] (0.00ns)   --->   "%shl_ln1273_1259 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_410, i4 0"   --->   Operation 4706 'bitconcatenate' 'shl_ln1273_1259' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4707 [1/1] (0.00ns)   --->   "%sext_ln1273_2115 = sext i20 %shl_ln1273_1259"   --->   Operation 4707 'sext' 'sext_ln1273_2115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4708 [1/1] (0.80ns)   --->   "%r_V_4659 = sub i21 %sext_ln1273_2110, i21 %sext_ln1273_2115"   --->   Operation 4708 'sub' 'r_V_4659' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4709 [1/1] (0.00ns)   --->   "%mult_V_3895 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_4659, i32 5, i32 20"   --->   Operation 4709 'partselect' 'mult_V_3895' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4710 [1/1] (0.00ns)   --->   "%a_V_411 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_327"   --->   Operation 4710 'load' 'a_V_411' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4711 [1/1] (0.00ns)   --->   "%sext_ln818_1046 = sext i16 %a_V_411"   --->   Operation 4711 'sext' 'sext_ln818_1046' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4712 [1/1] (0.00ns)   --->   "%sext_ln818_1047 = sext i16 %a_V_411"   --->   Operation 4712 'sext' 'sext_ln818_1047' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4713 [1/1] (0.00ns)   --->   "%mult_V_3896 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_411, i32 4, i32 15"   --->   Operation 4713 'partselect' 'mult_V_3896' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4714 [1/1] (0.00ns)   --->   "%sext_ln17_2663 = sext i12 %mult_V_3896" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4714 'sext' 'sext_ln17_2663' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4715 [1/1] (0.00ns)   --->   "%shl_ln1273_1260 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_411, i3 0"   --->   Operation 4715 'bitconcatenate' 'shl_ln1273_1260' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4716 [1/1] (0.00ns)   --->   "%sext_ln1273_2116 = sext i19 %shl_ln1273_1260"   --->   Operation 4716 'sext' 'sext_ln1273_2116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4717 [1/1] (0.80ns)   --->   "%r_V_4660 = add i20 %sext_ln1273_2116, i20 %sext_ln818_1046"   --->   Operation 4717 'add' 'r_V_4660' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4718 [1/1] (0.00ns)   --->   "%mult_V_3897 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4660, i32 5, i32 19"   --->   Operation 4718 'partselect' 'mult_V_3897' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4719 [1/1] (0.00ns)   --->   "%sext_ln818_1380 = sext i15 %mult_V_3897"   --->   Operation 4719 'sext' 'sext_ln818_1380' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4720 [1/1] (0.00ns)   --->   "%shl_ln1273_1261 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_411, i2 0"   --->   Operation 4720 'bitconcatenate' 'shl_ln1273_1261' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4721 [1/1] (0.00ns)   --->   "%sext_ln1273_2117 = sext i18 %shl_ln1273_1261"   --->   Operation 4721 'sext' 'sext_ln1273_2117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4722 [1/1] (0.00ns)   --->   "%sext_ln1273_2118 = sext i18 %shl_ln1273_1261"   --->   Operation 4722 'sext' 'sext_ln1273_2118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4723 [1/1] (0.79ns)   --->   "%r_V_4661 = sub i19 %sext_ln1273_2118, i19 %sext_ln818_1047"   --->   Operation 4723 'sub' 'r_V_4661' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4724 [1/1] (0.00ns)   --->   "%mult_V_3898 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4661, i32 5, i32 18"   --->   Operation 4724 'partselect' 'mult_V_3898' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4725 [1/1] (0.00ns)   --->   "%sext_ln17_2664 = sext i14 %mult_V_3898" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4725 'sext' 'sext_ln17_2664' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4726 [1/1] (0.00ns)   --->   "%shl_ln1273_1262 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_411, i1 0"   --->   Operation 4726 'bitconcatenate' 'shl_ln1273_1262' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4727 [1/1] (0.00ns)   --->   "%sext_ln1273_2119 = sext i17 %shl_ln1273_1262"   --->   Operation 4727 'sext' 'sext_ln1273_2119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4728 [1/1] (0.79ns)   --->   "%r_V_4662 = sub i18 0, i18 %sext_ln1273_2119"   --->   Operation 4728 'sub' 'r_V_4662' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4729 [1/1] (0.00ns)   --->   "%mult_V_3899 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_4662, i32 5, i32 17"   --->   Operation 4729 'partselect' 'mult_V_3899' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4730 [1/1] (0.00ns)   --->   "%sext_ln17_2665 = sext i13 %mult_V_3899" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4730 'sext' 'sext_ln17_2665' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4731 [1/1] (0.00ns)   --->   "%mult_V_3900 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %a_V_411, i32 5, i32 15"   --->   Operation 4731 'partselect' 'mult_V_3900' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4732 [1/1] (0.00ns)   --->   "%sext_ln17_2666 = sext i11 %mult_V_3900" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4732 'sext' 'sext_ln17_2666' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4733 [1/1] (0.80ns)   --->   "%r_V_4663 = sub i20 %sext_ln1273_2116, i20 %sext_ln818_1046"   --->   Operation 4733 'sub' 'r_V_4663' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4734 [1/1] (0.00ns)   --->   "%mult_V_3901 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4663, i32 5, i32 19"   --->   Operation 4734 'partselect' 'mult_V_3901' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4735 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_2798 = sub i19 0, i19 %sext_ln1273_2118"   --->   Operation 4735 'sub' 'sub_ln1273_2798' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4736 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_4664 = sub i19 %sub_ln1273_2798, i19 %sext_ln818_1047"   --->   Operation 4736 'sub' 'r_V_4664' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4737 [1/1] (0.00ns)   --->   "%mult_V_3902 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4664, i32 5, i32 18"   --->   Operation 4737 'partselect' 'mult_V_3902' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4738 [1/1] (0.00ns)   --->   "%sext_ln17_2667 = sext i14 %mult_V_3902" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4738 'sext' 'sext_ln17_2667' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4739 [1/1] (0.00ns)   --->   "%shl_ln1273_1263 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_411, i4 0"   --->   Operation 4739 'bitconcatenate' 'shl_ln1273_1263' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4740 [1/1] (0.00ns)   --->   "%sext_ln1273_2120 = sext i20 %shl_ln1273_1263"   --->   Operation 4740 'sext' 'sext_ln1273_2120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4741 [1/1] (0.80ns)   --->   "%r_V_4665 = sub i21 %sext_ln1273_2120, i21 %sext_ln1273_2117"   --->   Operation 4741 'sub' 'r_V_4665' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4742 [1/1] (0.00ns)   --->   "%mult_V_3903 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_4665, i32 5, i32 20"   --->   Operation 4742 'partselect' 'mult_V_3903' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4743 [1/1] (0.00ns)   --->   "%a_V_412 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_329"   --->   Operation 4743 'load' 'a_V_412' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4744 [1/1] (0.00ns)   --->   "%sext_ln818_1050 = sext i16 %a_V_412"   --->   Operation 4744 'sext' 'sext_ln818_1050' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4745 [1/1] (0.00ns)   --->   "%mult_V_3904 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_412, i32 4, i32 15"   --->   Operation 4745 'partselect' 'mult_V_3904' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4746 [1/1] (0.00ns)   --->   "%sext_ln17_2668 = sext i12 %mult_V_3904" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4746 'sext' 'sext_ln17_2668' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4747 [1/1] (0.00ns)   --->   "%shl_ln1273_1264 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_412, i3 0"   --->   Operation 4747 'bitconcatenate' 'shl_ln1273_1264' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4748 [1/1] (0.00ns)   --->   "%sext_ln1273_2121 = sext i19 %shl_ln1273_1264"   --->   Operation 4748 'sext' 'sext_ln1273_2121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4749 [1/1] (0.00ns)   --->   "%shl_ln1273_1265 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_412, i1 0"   --->   Operation 4749 'bitconcatenate' 'shl_ln1273_1265' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4750 [1/1] (0.00ns)   --->   "%sext_ln1273_2122 = sext i17 %shl_ln1273_1265"   --->   Operation 4750 'sext' 'sext_ln1273_2122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4751 [1/1] (0.00ns)   --->   "%sext_ln1273_2123 = sext i17 %shl_ln1273_1265"   --->   Operation 4751 'sext' 'sext_ln1273_2123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4752 [1/1] (0.80ns)   --->   "%r_V_4666 = sub i20 %sext_ln1273_2121, i20 %sext_ln1273_2123"   --->   Operation 4752 'sub' 'r_V_4666' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4753 [1/1] (0.00ns)   --->   "%mult_V_3905 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4666, i32 5, i32 19"   --->   Operation 4753 'partselect' 'mult_V_3905' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4754 [1/1] (0.00ns)   --->   "%sext_ln818_1382 = sext i15 %mult_V_3905"   --->   Operation 4754 'sext' 'sext_ln818_1382' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4755 [1/1] (0.79ns)   --->   "%r_V_4667 = sub i18 0, i18 %sext_ln1273_2122"   --->   Operation 4755 'sub' 'r_V_4667' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4756 [1/1] (0.00ns)   --->   "%mult_V_3906 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_4667, i32 5, i32 17"   --->   Operation 4756 'partselect' 'mult_V_3906' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4757 [1/1] (0.00ns)   --->   "%sext_ln17_2669 = sext i13 %mult_V_3906" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4757 'sext' 'sext_ln17_2669' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4758 [1/1] (1.94ns)   --->   "%r_V_4668 = mul i21 %sext_ln818_1050, i21 11"   --->   Operation 4758 'mul' 'r_V_4668' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4759 [1/1] (0.00ns)   --->   "%mult_V_3907 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_4668, i32 5, i32 20"   --->   Operation 4759 'partselect' 'mult_V_3907' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4760 [1/1] (0.00ns)   --->   "%mult_V_3908 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_412, i32 3, i32 15"   --->   Operation 4760 'partselect' 'mult_V_3908' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4761 [1/1] (0.00ns)   --->   "%sext_ln17_2670 = sext i13 %mult_V_3908" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4761 'sext' 'sext_ln17_2670' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4762 [1/1] (0.00ns)   --->   "%shl_ln1273_1266 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_412, i2 0"   --->   Operation 4762 'bitconcatenate' 'shl_ln1273_1266' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4763 [1/1] (0.00ns)   --->   "%sext_ln1273_2124 = sext i18 %shl_ln1273_1266"   --->   Operation 4763 'sext' 'sext_ln1273_2124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4764 [1/1] (0.00ns)   --->   "%sext_ln1273_2125 = sext i18 %shl_ln1273_1266"   --->   Operation 4764 'sext' 'sext_ln1273_2125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4765 [1/1] (0.79ns)   --->   "%r_V_4669 = sub i19 0, i19 %sext_ln1273_2125"   --->   Operation 4765 'sub' 'r_V_4669' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4766 [1/1] (0.00ns)   --->   "%mult_V_3909 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4669, i32 5, i32 18"   --->   Operation 4766 'partselect' 'mult_V_3909' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4767 [1/1] (0.00ns)   --->   "%sext_ln17_2671 = sext i14 %mult_V_3909" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4767 'sext' 'sext_ln17_2671' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4768 [1/1] (0.00ns)   --->   "%shl_ln1273_1267 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_412, i4 0"   --->   Operation 4768 'bitconcatenate' 'shl_ln1273_1267' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4769 [1/1] (0.00ns)   --->   "%sext_ln1273_2126 = sext i20 %shl_ln1273_1267"   --->   Operation 4769 'sext' 'sext_ln1273_2126' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4770 [1/1] (0.80ns)   --->   "%r_V_4670 = sub i21 %sext_ln1273_2126, i21 %sext_ln1273_2124"   --->   Operation 4770 'sub' 'r_V_4670' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4771 [1/1] (0.00ns)   --->   "%mult_V_3910 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_4670, i32 5, i32 20"   --->   Operation 4771 'partselect' 'mult_V_3910' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4772 [1/1] (0.00ns)   --->   "%a_V_413 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_330"   --->   Operation 4772 'load' 'a_V_413' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4773 [1/1] (0.00ns)   --->   "%sext_ln1273_2127 = sext i16 %a_V_413"   --->   Operation 4773 'sext' 'sext_ln1273_2127' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4774 [1/1] (0.00ns)   --->   "%sext_ln1273_2128 = sext i16 %a_V_413"   --->   Operation 4774 'sext' 'sext_ln1273_2128' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4775 [1/1] (0.00ns)   --->   "%sext_ln1273_2129 = sext i16 %a_V_413"   --->   Operation 4775 'sext' 'sext_ln1273_2129' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4776 [1/1] (0.00ns)   --->   "%shl_ln1273_1268 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_413, i3 0"   --->   Operation 4776 'bitconcatenate' 'shl_ln1273_1268' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4777 [1/1] (0.00ns)   --->   "%sext_ln1273_2130 = sext i19 %shl_ln1273_1268"   --->   Operation 4777 'sext' 'sext_ln1273_2130' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4778 [1/1] (0.80ns)   --->   "%r_V_4671 = sub i20 %sext_ln1273_2128, i20 %sext_ln1273_2130"   --->   Operation 4778 'sub' 'r_V_4671' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4779 [1/1] (0.00ns)   --->   "%mult_V_3911 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4671, i32 5, i32 19"   --->   Operation 4779 'partselect' 'mult_V_3911' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4780 [1/1] (0.00ns)   --->   "%sext_ln818_1383 = sext i15 %mult_V_3911"   --->   Operation 4780 'sext' 'sext_ln818_1383' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4781 [1/1] (0.00ns)   --->   "%mult_V_3912 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_413, i32 4, i32 15"   --->   Operation 4781 'partselect' 'mult_V_3912' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4782 [1/1] (0.00ns)   --->   "%sext_ln17_2672 = sext i12 %mult_V_3912" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4782 'sext' 'sext_ln17_2672' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4783 [1/1] (0.00ns)   --->   "%shl_ln1273_1269 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_413, i2 0"   --->   Operation 4783 'bitconcatenate' 'shl_ln1273_1269' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4784 [1/1] (0.00ns)   --->   "%sext_ln1273_2131 = sext i18 %shl_ln1273_1269"   --->   Operation 4784 'sext' 'sext_ln1273_2131' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4785 [1/1] (0.00ns)   --->   "%sext_ln1273_2132 = sext i18 %shl_ln1273_1269"   --->   Operation 4785 'sext' 'sext_ln1273_2132' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4786 [1/1] (0.79ns)   --->   "%r_V_4672 = sub i19 0, i19 %sext_ln1273_2132"   --->   Operation 4786 'sub' 'r_V_4672' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4787 [1/1] (0.00ns)   --->   "%mult_V_3913 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4672, i32 5, i32 18"   --->   Operation 4787 'partselect' 'mult_V_3913' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4788 [1/1] (0.00ns)   --->   "%sext_ln17_2673 = sext i14 %mult_V_3913" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4788 'sext' 'sext_ln17_2673' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4789 [1/1] (0.79ns)   --->   "%r_V_4673 = sub i19 %sext_ln1273_2129, i19 %sext_ln1273_2132"   --->   Operation 4789 'sub' 'r_V_4673' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4790 [1/1] (0.00ns)   --->   "%mult_V_3914 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4673, i32 5, i32 18"   --->   Operation 4790 'partselect' 'mult_V_3914' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4791 [1/1] (0.00ns)   --->   "%sext_ln17_2674 = sext i14 %mult_V_3914" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4791 'sext' 'sext_ln17_2674' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4792 [1/1] (0.78ns)   --->   "%r_V_4674 = sub i17 0, i17 %sext_ln1273_2127"   --->   Operation 4792 'sub' 'r_V_4674' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4793 [1/1] (0.00ns)   --->   "%mult_V_3915 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_4674, i32 5, i32 16"   --->   Operation 4793 'partselect' 'mult_V_3915' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4794 [1/1] (0.00ns)   --->   "%sext_ln17_2675 = sext i12 %mult_V_3915" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4794 'sext' 'sext_ln17_2675' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4795 [1/1] (0.80ns)   --->   "%r_V_4675 = sub i20 %sext_ln1273_2130, i20 %sext_ln1273_2128"   --->   Operation 4795 'sub' 'r_V_4675' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4796 [1/1] (0.00ns)   --->   "%mult_V_3916 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4675, i32 5, i32 19"   --->   Operation 4796 'partselect' 'mult_V_3916' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4797 [1/1] (0.79ns)   --->   "%r_V_4676 = sub i19 %sext_ln1273_2132, i19 %sext_ln1273_2129"   --->   Operation 4797 'sub' 'r_V_4676' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4798 [1/1] (0.00ns)   --->   "%mult_V_3917 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4676, i32 5, i32 18"   --->   Operation 4798 'partselect' 'mult_V_3917' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4799 [1/1] (0.00ns)   --->   "%sext_ln17_2676 = sext i14 %mult_V_3917" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4799 'sext' 'sext_ln17_2676' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4800 [1/1] (0.00ns)   --->   "%mult_V_3918 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %a_V_413, i32 2, i32 15"   --->   Operation 4800 'partselect' 'mult_V_3918' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4801 [1/1] (0.00ns)   --->   "%sext_ln17_2677 = sext i14 %mult_V_3918" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4801 'sext' 'sext_ln17_2677' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4802 [1/1] (0.00ns)   --->   "%shl_ln1273_1270 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_413, i1 0"   --->   Operation 4802 'bitconcatenate' 'shl_ln1273_1270' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4803 [1/1] (0.00ns)   --->   "%sext_ln1273_2133 = sext i17 %shl_ln1273_1270"   --->   Operation 4803 'sext' 'sext_ln1273_2133' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4804 [1/1] (0.80ns)   --->   "%r_V_4677 = sub i20 %sext_ln1273_2133, i20 %sext_ln1273_2130"   --->   Operation 4804 'sub' 'r_V_4677' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4805 [1/1] (0.00ns)   --->   "%mult_V_3919 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4677, i32 5, i32 19"   --->   Operation 4805 'partselect' 'mult_V_3919' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4806 [1/1] (0.00ns)   --->   "%sext_ln818_1385 = sext i15 %mult_V_3919"   --->   Operation 4806 'sext' 'sext_ln818_1385' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4807 [1/1] (0.00ns)   --->   "%shl_ln1273_1271 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_413, i4 0"   --->   Operation 4807 'bitconcatenate' 'shl_ln1273_1271' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4808 [1/1] (0.00ns)   --->   "%sext_ln1273_2134 = sext i20 %shl_ln1273_1271"   --->   Operation 4808 'sext' 'sext_ln1273_2134' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4809 [1/1] (0.80ns)   --->   "%r_V_4678 = sub i21 %sext_ln1273_2134, i21 %sext_ln1273_2131"   --->   Operation 4809 'sub' 'r_V_4678' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4810 [1/1] (0.00ns)   --->   "%mult_V_3920 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_4678, i32 5, i32 20"   --->   Operation 4810 'partselect' 'mult_V_3920' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4811 [1/1] (0.00ns)   --->   "%a_V_414 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_331"   --->   Operation 4811 'load' 'a_V_414' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4812 [1/1] (0.00ns)   --->   "%sext_ln1273_2135 = sext i16 %a_V_414"   --->   Operation 4812 'sext' 'sext_ln1273_2135' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4813 [1/1] (0.00ns)   --->   "%sext_ln1273_2136 = sext i16 %a_V_414"   --->   Operation 4813 'sext' 'sext_ln1273_2136' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4814 [1/1] (0.00ns)   --->   "%sext_ln1273_2137 = sext i16 %a_V_414"   --->   Operation 4814 'sext' 'sext_ln1273_2137' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4815 [1/1] (0.00ns)   --->   "%shl_ln1273_1272 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_414, i2 0"   --->   Operation 4815 'bitconcatenate' 'shl_ln1273_1272' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4816 [1/1] (0.00ns)   --->   "%sext_ln1273_2138 = sext i18 %shl_ln1273_1272"   --->   Operation 4816 'sext' 'sext_ln1273_2138' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4817 [1/1] (0.79ns)   --->   "%r_V_4679 = sub i19 %sext_ln1273_2137, i19 %sext_ln1273_2138"   --->   Operation 4817 'sub' 'r_V_4679' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4818 [1/1] (0.00ns)   --->   "%mult_V_3921 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4679, i32 5, i32 18"   --->   Operation 4818 'partselect' 'mult_V_3921' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4819 [1/1] (0.00ns)   --->   "%sext_ln17_2678 = sext i14 %mult_V_3921" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4819 'sext' 'sext_ln17_2678' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4820 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_2814 = sub i19 0, i19 %sext_ln1273_2138"   --->   Operation 4820 'sub' 'sub_ln1273_2814' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4821 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_4680 = sub i19 %sub_ln1273_2814, i19 %sext_ln1273_2137"   --->   Operation 4821 'sub' 'r_V_4680' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4822 [1/1] (0.00ns)   --->   "%mult_V_3922 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4680, i32 5, i32 18"   --->   Operation 4822 'partselect' 'mult_V_3922' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4823 [1/1] (0.00ns)   --->   "%sext_ln17_2679 = sext i14 %mult_V_3922" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4823 'sext' 'sext_ln17_2679' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4824 [1/1] (0.00ns)   --->   "%shl_ln1273_1273 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_414, i3 0"   --->   Operation 4824 'bitconcatenate' 'shl_ln1273_1273' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4825 [1/1] (0.00ns)   --->   "%sext_ln1273_2139 = sext i19 %shl_ln1273_1273"   --->   Operation 4825 'sext' 'sext_ln1273_2139' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4826 [1/1] (0.00ns)   --->   "%shl_ln1273_1274 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_414, i1 0"   --->   Operation 4826 'bitconcatenate' 'shl_ln1273_1274' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4827 [1/1] (0.00ns)   --->   "%sext_ln1273_2140 = sext i17 %shl_ln1273_1274"   --->   Operation 4827 'sext' 'sext_ln1273_2140' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4828 [1/1] (0.00ns)   --->   "%sext_ln1273_2141 = sext i17 %shl_ln1273_1274"   --->   Operation 4828 'sext' 'sext_ln1273_2141' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4829 [1/1] (0.80ns)   --->   "%r_V_4681 = sub i20 %sext_ln1273_2141, i20 %sext_ln1273_2139"   --->   Operation 4829 'sub' 'r_V_4681' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4830 [1/1] (0.00ns)   --->   "%mult_V_3923 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4681, i32 5, i32 19"   --->   Operation 4830 'partselect' 'mult_V_3923' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4831 [1/1] (0.00ns)   --->   "%sext_ln818_1386 = sext i15 %mult_V_3923"   --->   Operation 4831 'sext' 'sext_ln818_1386' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4832 [1/1] (0.79ns)   --->   "%r_V_4682 = sub i19 %sext_ln1273_2138, i19 %sext_ln1273_2137"   --->   Operation 4832 'sub' 'r_V_4682' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4833 [1/1] (0.00ns)   --->   "%mult_V_3924 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4682, i32 5, i32 18"   --->   Operation 4833 'partselect' 'mult_V_3924' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4834 [1/1] (0.00ns)   --->   "%sext_ln17_2680 = sext i14 %mult_V_3924" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4834 'sext' 'sext_ln17_2680' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4835 [1/1] (0.80ns)   --->   "%r_V_4684 = sub i20 0, i20 %sext_ln1273_2139"   --->   Operation 4835 'sub' 'r_V_4684' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4836 [1/1] (0.80ns)   --->   "%r_V_4683 = sub i20 %r_V_4684, i20 %sext_ln1273_2136"   --->   Operation 4836 'sub' 'r_V_4683' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4837 [1/1] (0.00ns)   --->   "%mult_V_3925 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4683, i32 5, i32 19"   --->   Operation 4837 'partselect' 'mult_V_3925' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4838 [1/1] (0.00ns)   --->   "%mult_V_3926 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4684, i32 5, i32 19"   --->   Operation 4838 'partselect' 'mult_V_3926' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4839 [1/1] (0.00ns)   --->   "%sext_ln818_1388 = sext i15 %mult_V_3926"   --->   Operation 4839 'sext' 'sext_ln818_1388' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4840 [1/1] (1.94ns)   --->   "%r_V_4685 = mul i21 %sext_ln1273_2135, i21 11"   --->   Operation 4840 'mul' 'r_V_4685' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4841 [1/1] (0.00ns)   --->   "%mult_V_3927 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_4685, i32 5, i32 20"   --->   Operation 4841 'partselect' 'mult_V_3927' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4842 [1/1] (0.79ns)   --->   "%r_V_4686 = sub i18 0, i18 %sext_ln1273_2140"   --->   Operation 4842 'sub' 'r_V_4686' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4843 [1/1] (0.00ns)   --->   "%mult_V_3928 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_4686, i32 5, i32 17"   --->   Operation 4843 'partselect' 'mult_V_3928' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4844 [1/1] (0.00ns)   --->   "%sext_ln17_2681 = sext i13 %mult_V_3928" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4844 'sext' 'sext_ln17_2681' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4845 [1/1] (0.00ns)   --->   "%mult_V_3929 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_414, i32 4, i32 15"   --->   Operation 4845 'partselect' 'mult_V_3929' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4846 [1/1] (0.00ns)   --->   "%sext_ln17_2682 = sext i12 %mult_V_3929" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4846 'sext' 'sext_ln17_2682' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4847 [1/1] (0.00ns)   --->   "%a_V_415 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_332"   --->   Operation 4847 'load' 'a_V_415' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4848 [1/1] (0.00ns)   --->   "%mult_V_3930 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %a_V_415, i32 5, i32 15"   --->   Operation 4848 'partselect' 'mult_V_3930' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4849 [1/1] (0.00ns)   --->   "%sext_ln17_2683 = sext i11 %mult_V_3930" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4849 'sext' 'sext_ln17_2683' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4850 [1/1] (0.00ns)   --->   "%sext_ln1273_2142 = sext i16 %a_V_415"   --->   Operation 4850 'sext' 'sext_ln1273_2142' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4851 [1/1] (0.00ns)   --->   "%shl_ln1273_1275 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_415, i2 0"   --->   Operation 4851 'bitconcatenate' 'shl_ln1273_1275' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4852 [1/1] (0.00ns)   --->   "%sext_ln1273_2143 = sext i18 %shl_ln1273_1275"   --->   Operation 4852 'sext' 'sext_ln1273_2143' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4853 [1/1] (0.79ns)   --->   "%r_V_4687 = sub i19 %sext_ln1273_2142, i19 %sext_ln1273_2143"   --->   Operation 4853 'sub' 'r_V_4687' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4854 [1/1] (0.00ns)   --->   "%mult_V_3931 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4687, i32 5, i32 18"   --->   Operation 4854 'partselect' 'mult_V_3931' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4855 [1/1] (0.00ns)   --->   "%sext_ln17_2684 = sext i14 %mult_V_3931" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4855 'sext' 'sext_ln17_2684' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4856 [1/1] (0.79ns)   --->   "%r_V_4688 = sub i19 0, i19 %sext_ln1273_2143"   --->   Operation 4856 'sub' 'r_V_4688' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4857 [1/1] (0.00ns)   --->   "%mult_V_3932 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4688, i32 5, i32 18"   --->   Operation 4857 'partselect' 'mult_V_3932' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4858 [1/1] (0.00ns)   --->   "%sext_ln17_2685 = sext i14 %mult_V_3932" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4858 'sext' 'sext_ln17_2685' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4859 [1/1] (0.00ns)   --->   "%shl_ln1273_1276 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_415, i3 0"   --->   Operation 4859 'bitconcatenate' 'shl_ln1273_1276' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4860 [1/1] (0.00ns)   --->   "%sext_ln1273_2144 = sext i19 %shl_ln1273_1276"   --->   Operation 4860 'sext' 'sext_ln1273_2144' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4861 [1/1] (0.00ns)   --->   "%shl_ln1273_1277 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_415, i1 0"   --->   Operation 4861 'bitconcatenate' 'shl_ln1273_1277' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4862 [1/1] (0.00ns)   --->   "%sext_ln1273_2145 = sext i17 %shl_ln1273_1277"   --->   Operation 4862 'sext' 'sext_ln1273_2145' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4863 [1/1] (0.80ns)   --->   "%r_V_4689 = sub i20 %sext_ln1273_2145, i20 %sext_ln1273_2144"   --->   Operation 4863 'sub' 'r_V_4689' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4864 [1/1] (0.00ns)   --->   "%mult_V_3933 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4689, i32 5, i32 19"   --->   Operation 4864 'partselect' 'mult_V_3933' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4865 [1/1] (0.00ns)   --->   "%sext_ln818_1389 = sext i15 %mult_V_3933"   --->   Operation 4865 'sext' 'sext_ln818_1389' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4866 [1/1] (0.79ns)   --->   "%r_V_4690 = sub i19 %sext_ln1273_2143, i19 %sext_ln1273_2142"   --->   Operation 4866 'sub' 'r_V_4690' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4867 [1/1] (0.00ns)   --->   "%mult_V_3934 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4690, i32 5, i32 18"   --->   Operation 4867 'partselect' 'mult_V_3934' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4868 [1/1] (0.00ns)   --->   "%sext_ln17_2686 = sext i14 %mult_V_3934" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4868 'sext' 'sext_ln17_2686' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4869 [1/1] (0.80ns)   --->   "%r_V_4691 = sub i20 0, i20 %sext_ln1273_2144"   --->   Operation 4869 'sub' 'r_V_4691' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4870 [1/1] (0.00ns)   --->   "%mult_V_3935 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4691, i32 5, i32 19"   --->   Operation 4870 'partselect' 'mult_V_3935' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4871 [1/1] (0.00ns)   --->   "%sext_ln818_1390 = sext i15 %mult_V_3935"   --->   Operation 4871 'sext' 'sext_ln818_1390' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4872 [1/1] (0.80ns)   --->   "%r_V_4692 = sub i20 %r_V_4691, i20 %sext_ln1273_2145"   --->   Operation 4872 'sub' 'r_V_4692' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4873 [1/1] (0.00ns)   --->   "%mult_V_3936 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_4692, i32 5, i32 19"   --->   Operation 4873 'partselect' 'mult_V_3936' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4874 [1/1] (0.00ns)   --->   "%sext_ln818_1391 = sext i15 %mult_V_3936"   --->   Operation 4874 'sext' 'sext_ln818_1391' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4875 [1/1] (0.73ns)   --->   "%add_ln813 = add i12 %sext_ln17_320, i12 224"   --->   Operation 4875 'add' 'add_ln813' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4876 [1/1] (0.00ns)   --->   "%sext_ln813 = sext i12 %add_ln813"   --->   Operation 4876 'sext' 'sext_ln813' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4877 [1/1] (0.77ns)   --->   "%add_ln813_5239 = add i16 %sext_ln818_907, i16 %sext_ln818_940"   --->   Operation 4877 'add' 'add_ln813_5239' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4878 [1/1] (0.77ns)   --->   "%add_ln813_5242 = add i16 %sext_ln818_1017, i16 %sext_ln818_1031"   --->   Operation 4878 'add' 'add_ln813_5242' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4879 [1/1] (0.77ns)   --->   "%add_ln813_5243 = add i16 %sext_ln818_1051, i16 %sext_ln818_1122"   --->   Operation 4879 'add' 'add_ln813_5243' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4880 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5245 = add i16 %sext_ln818_1140, i16 %sext_ln818_1145"   --->   Operation 4880 'add' 'add_ln813_5245' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4881 [1/1] (0.77ns)   --->   "%add_ln813_5246 = add i16 %sext_ln818_1157, i16 %sext_ln818_1180"   --->   Operation 4881 'add' 'add_ln813_5246' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4882 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5247 = add i16 %add_ln813_5246, i16 %add_ln813_5245"   --->   Operation 4882 'add' 'add_ln813_5247' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4883 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5250 = add i16 %sext_ln818_1215, i16 %sext_ln818_1249"   --->   Operation 4883 'add' 'add_ln813_5250' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4884 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5251 = add i16 %add_ln813_5250, i16 %sext_ln818_1189"   --->   Operation 4884 'add' 'add_ln813_5251' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4885 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5252 = add i16 %sext_ln818_1300, i16 %sext_ln818_1307"   --->   Operation 4885 'add' 'add_ln813_5252' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4886 [1/1] (0.77ns)   --->   "%add_ln813_5253 = add i16 %sext_ln818_1319, i16 %sext_ln818_1331"   --->   Operation 4886 'add' 'add_ln813_5253' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4887 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5254 = add i16 %add_ln813_5253, i16 %add_ln813_5252"   --->   Operation 4887 'add' 'add_ln813_5254' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4888 [1/1] (0.77ns)   --->   "%add_ln813_5256 = add i16 %sext_ln818_1368, i16 %sext_ln818_1377"   --->   Operation 4888 'add' 'add_ln813_5256' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4889 [1/1] (0.76ns)   --->   "%add_ln813_5257 = add i15 %sext_ln17_1934, i15 %sext_ln17_2029"   --->   Operation 4889 'add' 'add_ln813_5257' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4890 [1/1] (0.76ns)   --->   "%add_ln813_5259 = add i15 %sext_ln17_2040, i15 %sext_ln17_2072"   --->   Operation 4890 'add' 'add_ln813_5259' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4891 [1/1] (0.76ns)   --->   "%add_ln813_5260 = add i15 %sext_ln17_2081, i15 %sext_ln17_2108"   --->   Operation 4891 'add' 'add_ln813_5260' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4892 [1/1] (0.76ns)   --->   "%add_ln813_5265 = add i15 %sext_ln17_2143, i15 %sext_ln17_2166"   --->   Operation 4892 'add' 'add_ln813_5265' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4893 [1/1] (0.76ns)   --->   "%add_ln813_5267 = add i15 %sext_ln17_2193, i15 %sext_ln17_2215"   --->   Operation 4893 'add' 'add_ln813_5267' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4894 [1/1] (0.76ns)   --->   "%add_ln813_5268 = add i15 %sext_ln17_2232, i15 %sext_ln17_2254"   --->   Operation 4894 'add' 'add_ln813_5268' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4895 [1/1] (0.76ns)   --->   "%add_ln813_5271 = add i15 %sext_ln17_2306, i15 %sext_ln17_2341"   --->   Operation 4895 'add' 'add_ln813_5271' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4896 [1/1] (0.76ns)   --->   "%add_ln813_5272 = add i15 %sext_ln17_2377, i15 %sext_ln17_2383"   --->   Operation 4896 'add' 'add_ln813_5272' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4897 [1/1] (0.76ns)   --->   "%add_ln813_5274 = add i15 %sext_ln17_2386, i15 %sext_ln17_2397"   --->   Operation 4897 'add' 'add_ln813_5274' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4898 [1/1] (0.00ns)   --->   "%sext_ln813_2408 = sext i15 %add_ln813_5274"   --->   Operation 4898 'sext' 'sext_ln813_2408' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4899 [1/1] (0.76ns)   --->   "%add_ln813_5275 = add i15 %sext_ln17_2493, i15 %sext_ln17_2499"   --->   Operation 4899 'add' 'add_ln813_5275' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4900 [1/1] (0.00ns)   --->   "%sext_ln813_2409 = sext i15 %add_ln813_5275"   --->   Operation 4900 'sext' 'sext_ln813_2409' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4901 [1/1] (0.77ns)   --->   "%add_ln813_5276 = add i16 %sext_ln813_2409, i16 %sext_ln813_2408"   --->   Operation 4901 'add' 'add_ln813_5276' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4902 [1/1] (0.76ns)   --->   "%add_ln813_5279 = add i15 %sext_ln17_2511, i15 %sext_ln17_2524"   --->   Operation 4902 'add' 'add_ln813_5279' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4903 [1/1] (0.76ns)   --->   "%add_ln813_5280 = add i15 %sext_ln17_2544, i15 %sext_ln17_2589"   --->   Operation 4903 'add' 'add_ln813_5280' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4904 [1/1] (0.76ns)   --->   "%add_ln813_5282 = add i15 %sext_ln17_2602, i15 %sext_ln17_2638"   --->   Operation 4904 'add' 'add_ln813_5282' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4905 [1/1] (0.00ns)   --->   "%sext_ln813_2412 = sext i15 %add_ln813_5282"   --->   Operation 4905 'sext' 'sext_ln813_2412' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4906 [1/1] (0.75ns)   --->   "%add_ln813_5283 = add i14 %sext_ln17_1945, i14 %sext_ln17_1978"   --->   Operation 4906 'add' 'add_ln813_5283' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4907 [1/1] (0.00ns)   --->   "%sext_ln813_2413 = sext i14 %add_ln813_5283"   --->   Operation 4907 'sext' 'sext_ln813_2413' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4908 [1/1] (0.77ns)   --->   "%add_ln813_5284 = add i16 %sext_ln813_2413, i16 %sext_ln813_2412"   --->   Operation 4908 'add' 'add_ln813_5284' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4909 [1/1] (0.75ns)   --->   "%add_ln813_5286 = add i14 %sext_ln17_2129, i14 %sext_ln17_2299"   --->   Operation 4909 'add' 'add_ln813_5286' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4910 [1/1] (0.00ns)   --->   "%sext_ln813_2414 = sext i14 %add_ln813_5286"   --->   Operation 4910 'sext' 'sext_ln813_2414' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4911 [1/1] (0.75ns)   --->   "%add_ln813_5287 = add i14 %sext_ln17_2343, i14 %sext_ln17_2576"   --->   Operation 4911 'add' 'add_ln813_5287' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4912 [1/1] (0.00ns)   --->   "%sext_ln813_2415 = sext i14 %add_ln813_5287"   --->   Operation 4912 'sext' 'sext_ln813_2415' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4913 [1/1] (0.76ns)   --->   "%add_ln813_5288 = add i15 %sext_ln813_2415, i15 %sext_ln813_2414"   --->   Operation 4913 'add' 'add_ln813_5288' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4914 [1/1] (0.75ns)   --->   "%add_ln813_5289 = add i14 %sext_ln17_2629, i14 %sext_ln813"   --->   Operation 4914 'add' 'add_ln813_5289' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4915 [1/1] (0.00ns)   --->   "%sext_ln813_2417 = sext i14 %add_ln813_5289"   --->   Operation 4915 'sext' 'sext_ln813_2417' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4916 [1/1] (0.74ns)   --->   "%add_ln813_5290 = add i13 %sext_ln17_2054, i13 %sext_ln17_2063"   --->   Operation 4916 'add' 'add_ln813_5290' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4917 [1/1] (0.00ns)   --->   "%sext_ln813_2418 = sext i13 %add_ln813_5290"   --->   Operation 4917 'sext' 'sext_ln813_2418' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4918 [1/1] (0.76ns)   --->   "%add_ln813_5291 = add i15 %sext_ln813_2418, i15 %sext_ln813_2417"   --->   Operation 4918 'add' 'add_ln813_5291' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4919 [1/1] (0.77ns)   --->   "%add_ln813_5304 = add i16 %sext_ln818_929, i16 %sext_ln818_990"   --->   Operation 4919 'add' 'add_ln813_5304' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4920 [1/1] (0.77ns)   --->   "%add_ln813_5305 = add i16 %sext_ln818_1043, i16 %sext_ln818_1061"   --->   Operation 4920 'add' 'add_ln813_5305' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4921 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5307 = add i16 %sext_ln818_1065, i16 %sext_ln818_1084"   --->   Operation 4921 'add' 'add_ln813_5307' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4922 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5308 = add i16 %sext_ln818_1147, i16 %sext_ln818_1152"   --->   Operation 4922 'add' 'add_ln813_5308' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4923 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5309 = add i16 %add_ln813_5308, i16 %sext_ln818_1144"   --->   Operation 4923 'add' 'add_ln813_5309' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4924 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5310 = add i16 %add_ln813_5309, i16 %add_ln813_5307"   --->   Operation 4924 'add' 'add_ln813_5310' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4925 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5313 = add i16 %sext_ln818_1154, i16 %sext_ln818_1177"   --->   Operation 4925 'add' 'add_ln813_5313' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4926 [1/1] (0.77ns)   --->   "%add_ln813_5314 = add i16 %sext_ln818_1194, i16 %sext_ln818_1197"   --->   Operation 4926 'add' 'add_ln813_5314' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4927 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5315 = add i16 %add_ln813_5314, i16 %add_ln813_5313"   --->   Operation 4927 'add' 'add_ln813_5315' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4928 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5316 = add i16 %sext_ln818_1211, i16 %sext_ln818_1220"   --->   Operation 4928 'add' 'add_ln813_5316' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4929 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5317 = add i16 %sext_ln818_1243, i16 %sext_ln818_1260"   --->   Operation 4929 'add' 'add_ln813_5317' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4930 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5318 = add i16 %add_ln813_5317, i16 %sext_ln818_1224"   --->   Operation 4930 'add' 'add_ln813_5318' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4931 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5319 = add i16 %add_ln813_5318, i16 %add_ln813_5316"   --->   Operation 4931 'add' 'add_ln813_5319' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4932 [1/1] (0.77ns)   --->   "%add_ln813_5321 = add i16 %sext_ln818_1287, i16 %sext_ln818_1301"   --->   Operation 4932 'add' 'add_ln813_5321' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4933 [1/1] (0.77ns)   --->   "%add_ln813_5322 = add i16 %sext_ln818_1309, i16 %sext_ln818_1316"   --->   Operation 4933 'add' 'add_ln813_5322' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4934 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5324 = add i16 %sext_ln818_1325, i16 %sext_ln818_1336"   --->   Operation 4934 'add' 'add_ln813_5324' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4935 [1/1] (0.76ns)   --->   "%add_ln813_5325 = add i15 %sext_ln17_1909, i15 %sext_ln17_1930"   --->   Operation 4935 'add' 'add_ln813_5325' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4936 [1/1] (0.00ns)   --->   "%sext_ln813_2420 = sext i15 %add_ln813_5325"   --->   Operation 4936 'sext' 'sext_ln813_2420' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4937 [1/1] (0.77ns)   --->   "%add_ln813_5326 = add i16 %sext_ln813_2420, i16 %sext_ln818_894"   --->   Operation 4937 'add' 'add_ln813_5326' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4938 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5327 = add i16 %add_ln813_5326, i16 %add_ln813_5324"   --->   Operation 4938 'add' 'add_ln813_5327' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4939 [1/1] (0.76ns)   --->   "%add_ln813_5334 = add i15 %sext_ln17_2057, i15 %sext_ln17_2137"   --->   Operation 4939 'add' 'add_ln813_5334' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4940 [1/1] (0.00ns)   --->   "%sext_ln813_2423 = sext i15 %add_ln813_5334"   --->   Operation 4940 'sext' 'sext_ln813_2423' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4941 [1/1] (0.76ns)   --->   "%add_ln813_5335 = add i15 %sext_ln17_2158, i15 %sext_ln17_2199"   --->   Operation 4941 'add' 'add_ln813_5335' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4942 [1/1] (0.00ns)   --->   "%sext_ln813_2424 = sext i15 %add_ln813_5335"   --->   Operation 4942 'sext' 'sext_ln813_2424' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4943 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5336 = add i16 %sext_ln813_2424, i16 %sext_ln818_1087"   --->   Operation 4943 'add' 'add_ln813_5336' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4944 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5337 = add i16 %add_ln813_5336, i16 %sext_ln813_2423"   --->   Operation 4944 'add' 'add_ln813_5337' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4945 [1/1] (0.76ns)   --->   "%add_ln813_5339 = add i15 %sext_ln17_2209, i15 %sext_ln17_2241"   --->   Operation 4945 'add' 'add_ln813_5339' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4946 [1/1] (0.76ns)   --->   "%add_ln813_5340 = add i15 %sext_ln17_2298, i15 %sext_ln17_2304"   --->   Operation 4946 'add' 'add_ln813_5340' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4947 [1/1] (0.76ns)   --->   "%add_ln813_5342 = add i15 %sext_ln17_2338, i15 %sext_ln17_2349"   --->   Operation 4947 'add' 'add_ln813_5342' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4948 [1/1] (0.00ns)   --->   "%sext_ln813_2427 = sext i15 %add_ln813_5342"   --->   Operation 4948 'sext' 'sext_ln813_2427' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4949 [1/1] (0.76ns)   --->   "%add_ln813_5343 = add i15 %sext_ln17_2393, i15 %sext_ln17_2521"   --->   Operation 4949 'add' 'add_ln813_5343' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4950 [1/1] (0.00ns)   --->   "%sext_ln813_2428 = sext i15 %add_ln813_5343"   --->   Operation 4950 'sext' 'sext_ln813_2428' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4951 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5344 = add i16 %sext_ln813_2428, i16 %sext_ln818_1209"   --->   Operation 4951 'add' 'add_ln813_5344' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4952 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5345 = add i16 %add_ln813_5344, i16 %sext_ln813_2427"   --->   Operation 4952 'add' 'add_ln813_5345' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4953 [1/1] (0.76ns)   --->   "%add_ln813_5348 = add i15 %sext_ln17_2535, i15 %sext_ln17_2580"   --->   Operation 4953 'add' 'add_ln813_5348' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4954 [1/1] (0.76ns)   --->   "%add_ln813_5349 = add i15 %sext_ln17_2599, i15 %sext_ln17_2635"   --->   Operation 4954 'add' 'add_ln813_5349' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4955 [1/1] (0.75ns)   --->   "%add_ln813_5351 = add i14 %sext_ln17_1993, i14 %sext_ln17_2018"   --->   Operation 4955 'add' 'add_ln813_5351' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4956 [1/1] (0.75ns)   --->   "%add_ln813_5352 = add i14 %sext_ln17_2062, i14 %sext_ln17_2090"   --->   Operation 4956 'add' 'add_ln813_5352' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4957 [1/1] (0.00ns)   --->   "%sext_ln813_2432 = sext i14 %add_ln813_5352"   --->   Operation 4957 'sext' 'sext_ln813_2432' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4958 [1/1] (0.76ns)   --->   "%add_ln813_5353 = add i15 %sext_ln813_2432, i15 %sext_ln17_2050"   --->   Operation 4958 'add' 'add_ln813_5353' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4959 [1/1] (0.75ns)   --->   "%add_ln813_5356 = add i14 %sext_ln17_2404, i14 %sext_ln17_2595"   --->   Operation 4959 'add' 'add_ln813_5356' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4960 [1/1] (0.00ns)   --->   "%sext_ln813_2434 = sext i14 %add_ln813_5356"   --->   Operation 4960 'sext' 'sext_ln813_2434' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4961 [1/1] (0.75ns)   --->   "%add_ln813_5357 = add i14 %sext_ln17_2660, i14 %sext_ln17_1925"   --->   Operation 4961 'add' 'add_ln813_5357' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4962 [1/1] (0.00ns)   --->   "%sext_ln813_2435 = sext i14 %add_ln813_5357"   --->   Operation 4962 'sext' 'sext_ln813_2435' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4963 [1/1] (0.76ns)   --->   "%add_ln813_5358 = add i15 %sext_ln813_2435, i15 %sext_ln813_2434"   --->   Operation 4963 'add' 'add_ln813_5358' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4964 [1/1] (0.74ns)   --->   "%add_ln813_5359 = add i13 %sext_ln17_2023, i13 %sext_ln17_2113"   --->   Operation 4964 'add' 'add_ln813_5359' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4965 [1/1] (0.00ns)   --->   "%sext_ln813_2437 = sext i13 %add_ln813_5359"   --->   Operation 4965 'sext' 'sext_ln813_2437' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4966 [1/1] (0.73ns)   --->   "%add_ln813_5360 = add i12 %sext_ln17_2455, i12 %sext_ln17_2491"   --->   Operation 4966 'add' 'add_ln813_5360' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4967 [1/1] (0.00ns)   --->   "%sext_ln813_2438 = sext i12 %add_ln813_5360"   --->   Operation 4967 'sext' 'sext_ln813_2438' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4968 [1/1] (0.74ns)   --->   "%add_ln813_5361 = add i13 %sext_ln813_2438, i13 7456"   --->   Operation 4968 'add' 'add_ln813_5361' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4969 [1/1] (0.00ns)   --->   "%sext_ln813_2439 = sext i13 %add_ln813_5361"   --->   Operation 4969 'sext' 'sext_ln813_2439' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4970 [1/1] (0.75ns)   --->   "%add_ln813_5362 = add i14 %sext_ln813_2439, i14 %sext_ln813_2437"   --->   Operation 4970 'add' 'add_ln813_5362' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4971 [1/1] (0.73ns)   --->   "%add_ln813_5367 = add i12 %sext_ln17_316, i12 3936"   --->   Operation 4971 'add' 'add_ln813_5367' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4972 [1/1] (0.00ns)   --->   "%sext_ln813_2441 = sext i12 %add_ln813_5367"   --->   Operation 4972 'sext' 'sext_ln813_2441' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4973 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5368 = add i16 %sext_ln818_933, i16 %sext_ln818_959"   --->   Operation 4973 'add' 'add_ln813_5368' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4974 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5369 = add i16 %sext_ln818_991, i16 %sext_ln818_1011"   --->   Operation 4974 'add' 'add_ln813_5369' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4975 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5370 = add i16 %add_ln813_5369, i16 %sext_ln818_978"   --->   Operation 4975 'add' 'add_ln813_5370' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4976 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5371 = add i16 %add_ln813_5370, i16 %add_ln813_5368"   --->   Operation 4976 'add' 'add_ln813_5371' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4977 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5372 = add i16 %sext_ln818_1021, i16 %sext_ln818_1023"   --->   Operation 4977 'add' 'add_ln813_5372' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4978 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5373 = add i16 %sext_ln818_1131, i16 %sext_ln818_1168"   --->   Operation 4978 'add' 'add_ln813_5373' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4979 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5374 = add i16 %add_ln813_5373, i16 %sext_ln818_1103"   --->   Operation 4979 'add' 'add_ln813_5374' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4980 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5375 = add i16 %add_ln813_5374, i16 %add_ln813_5372"   --->   Operation 4980 'add' 'add_ln813_5375' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4981 [1/1] (0.77ns)   --->   "%add_ln813_5377 = add i16 %sext_ln818_1181, i16 %sext_ln818_1191"   --->   Operation 4981 'add' 'add_ln813_5377' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4982 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5378 = add i16 %sext_ln818_1216, i16 %sext_ln818_1240"   --->   Operation 4982 'add' 'add_ln813_5378' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4983 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5379 = add i16 %add_ln813_5378, i16 %sext_ln818_1193"   --->   Operation 4983 'add' 'add_ln813_5379' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4984 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5381 = add i16 %sext_ln818_1246, i16 %sext_ln818_1262"   --->   Operation 4984 'add' 'add_ln813_5381' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4985 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5382 = add i16 %sext_ln818_1298, i16 %sext_ln818_1314"   --->   Operation 4985 'add' 'add_ln813_5382' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4986 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5383 = add i16 %add_ln813_5382, i16 %sext_ln818_1289"   --->   Operation 4986 'add' 'add_ln813_5383' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4987 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5384 = add i16 %add_ln813_5383, i16 %add_ln813_5381"   --->   Operation 4987 'add' 'add_ln813_5384' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4988 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5388 = add i16 %sext_ln818_1350, i16 %sext_ln818_1356"   --->   Operation 4988 'add' 'add_ln813_5388' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4989 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5389 = add i16 %add_ln813_5388, i16 %sext_ln818_1345"   --->   Operation 4989 'add' 'add_ln813_5389' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4990 [1/1] (0.76ns)   --->   "%add_ln813_5392 = add i15 %sext_ln17_1929, i15 %sext_ln17_1949"   --->   Operation 4990 'add' 'add_ln813_5392' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4991 [1/1] (0.00ns)   --->   "%sext_ln813_2442 = sext i15 %add_ln813_5392"   --->   Operation 4991 'sext' 'sext_ln813_2442' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4992 [1/1] (0.77ns)   --->   "%add_ln813_5393 = add i16 %sext_ln813_2442, i16 %sext_ln818_908"   --->   Operation 4992 'add' 'add_ln813_5393' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4993 [1/1] (0.76ns)   --->   "%add_ln813_5396 = add i15 %sext_ln17_1974, i15 %sext_ln17_1987"   --->   Operation 4993 'add' 'add_ln813_5396' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4994 [1/1] (0.76ns)   --->   "%add_ln813_5397 = add i15 %sext_ln17_2073, i15 %sext_ln17_2076"   --->   Operation 4994 'add' 'add_ln813_5397' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4995 [1/1] (0.00ns)   --->   "%sext_ln813_2444 = sext i15 %add_ln813_5397"   --->   Operation 4995 'sext' 'sext_ln813_2444' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4996 [1/1] (0.77ns)   --->   "%add_ln813_5398 = add i16 %sext_ln813_2444, i16 %sext_ln818_956"   --->   Operation 4996 'add' 'add_ln813_5398' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4997 [1/1] (0.76ns)   --->   "%add_ln813_5400 = add i15 %sext_ln17_2082, i15 %sext_ln17_2121"   --->   Operation 4997 'add' 'add_ln813_5400' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4998 [1/1] (0.00ns)   --->   "%sext_ln813_2445 = sext i15 %add_ln813_5400"   --->   Operation 4998 'sext' 'sext_ln813_2445' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4999 [1/1] (0.76ns)   --->   "%add_ln813_5401 = add i15 %sext_ln17_2155, i15 %sext_ln17_2177"   --->   Operation 4999 'add' 'add_ln813_5401' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5000 [1/1] (0.00ns)   --->   "%sext_ln813_2446 = sext i15 %add_ln813_5401"   --->   Operation 5000 'sext' 'sext_ln813_2446' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5001 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5402 = add i16 %sext_ln813_2446, i16 %sext_ln818_1083"   --->   Operation 5001 'add' 'add_ln813_5402' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5002 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5403 = add i16 %add_ln813_5402, i16 %sext_ln813_2445"   --->   Operation 5002 'add' 'add_ln813_5403' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5003 [1/1] (0.76ns)   --->   "%add_ln813_5407 = add i15 %sext_ln17_2190, i15 %sext_ln17_2200"   --->   Operation 5003 'add' 'add_ln813_5407' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5004 [1/1] (0.76ns)   --->   "%add_ln813_5408 = add i15 %sext_ln17_2234, i15 %sext_ln17_2265"   --->   Operation 5004 'add' 'add_ln813_5408' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5005 [1/1] (0.00ns)   --->   "%sext_ln813_2448 = sext i15 %add_ln813_5408"   --->   Operation 5005 'sext' 'sext_ln813_2448' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5006 [1/1] (0.77ns)   --->   "%add_ln813_5409 = add i16 %sext_ln813_2448, i16 %sext_ln818_1116"   --->   Operation 5006 'add' 'add_ln813_5409' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5007 [1/1] (0.76ns)   --->   "%add_ln813_5411 = add i15 %sext_ln17_2279, i15 %sext_ln17_2281"   --->   Operation 5007 'add' 'add_ln813_5411' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5008 [1/1] (0.00ns)   --->   "%sext_ln813_2449 = sext i15 %add_ln813_5411"   --->   Operation 5008 'sext' 'sext_ln813_2449' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5009 [1/1] (0.76ns)   --->   "%add_ln813_5412 = add i15 %sext_ln17_2296, i15 %sext_ln17_2305"   --->   Operation 5009 'add' 'add_ln813_5412' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5010 [1/1] (0.00ns)   --->   "%sext_ln813_2450 = sext i15 %add_ln813_5412"   --->   Operation 5010 'sext' 'sext_ln813_2450' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5011 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5413 = add i16 %sext_ln813_2450, i16 %sext_ln818_896"   --->   Operation 5011 'add' 'add_ln813_5413' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5012 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5414 = add i16 %add_ln813_5413, i16 %sext_ln813_2449"   --->   Operation 5012 'add' 'add_ln813_5414' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5013 [1/1] (0.76ns)   --->   "%add_ln813_5416 = add i15 %sext_ln17_2350, i15 %sext_ln17_2358"   --->   Operation 5013 'add' 'add_ln813_5416' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5014 [1/1] (0.76ns)   --->   "%add_ln813_5417 = add i15 %sext_ln17_2410, i15 %sext_ln17_2436"   --->   Operation 5014 'add' 'add_ln813_5417' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5015 [1/1] (0.00ns)   --->   "%sext_ln813_2452 = sext i15 %add_ln813_5417"   --->   Operation 5015 'sext' 'sext_ln813_2452' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5016 [1/1] (0.77ns)   --->   "%add_ln813_5418 = add i16 %sext_ln813_2452, i16 %sext_ln818_928"   --->   Operation 5016 'add' 'add_ln813_5418' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5017 [1/1] (0.76ns)   --->   "%add_ln813_5420 = add i15 %sext_ln17_2443, i15 %sext_ln17_2471"   --->   Operation 5017 'add' 'add_ln813_5420' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5018 [1/1] (0.76ns)   --->   "%add_ln813_5421 = add i15 %sext_ln17_2488, i15 %sext_ln17_2542"   --->   Operation 5018 'add' 'add_ln813_5421' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5019 [1/1] (0.76ns)   --->   "%add_ln813_5426 = add i15 %sext_ln17_2581, i15 %sext_ln17_2586"   --->   Operation 5019 'add' 'add_ln813_5426' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5020 [1/1] (0.00ns)   --->   "%sext_ln813_2455 = sext i15 %add_ln813_5426"   --->   Operation 5020 'sext' 'sext_ln813_2455' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5021 [1/1] (0.76ns)   --->   "%add_ln813_5427 = add i15 %sext_ln17_2642, i15 %sext_ln17_2655"   --->   Operation 5021 'add' 'add_ln813_5427' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5022 [1/1] (0.00ns)   --->   "%sext_ln813_2456 = sext i15 %add_ln813_5427"   --->   Operation 5022 'sext' 'sext_ln813_2456' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5023 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5428 = add i16 %sext_ln813_2456, i16 %sext_ln818_1342"   --->   Operation 5023 'add' 'add_ln813_5428' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5024 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5429 = add i16 %add_ln813_5428, i16 %sext_ln813_2455"   --->   Operation 5024 'add' 'add_ln813_5429' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5025 [1/1] (0.76ns)   --->   "%add_ln813_5430 = add i15 %sext_ln17_2671, i15 %sext_ln17_1935"   --->   Operation 5025 'add' 'add_ln813_5430' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5026 [1/1] (0.00ns)   --->   "%sext_ln813_2457 = sext i15 %add_ln813_5430"   --->   Operation 5026 'sext' 'sext_ln813_2457' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5027 [1/1] (0.75ns)   --->   "%add_ln813_5431 = add i14 %sext_ln17_2070, i14 %sext_ln17_2149"   --->   Operation 5027 'add' 'add_ln813_5431' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5028 [1/1] (0.00ns)   --->   "%sext_ln813_2458 = sext i14 %add_ln813_5431"   --->   Operation 5028 'sext' 'sext_ln813_2458' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5029 [1/1] (0.76ns)   --->   "%add_ln813_5432 = add i15 %sext_ln813_2458, i15 %sext_ln17_2013"   --->   Operation 5029 'add' 'add_ln813_5432' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5030 [1/1] (0.00ns)   --->   "%sext_ln813_2459 = sext i15 %add_ln813_5432"   --->   Operation 5030 'sext' 'sext_ln813_2459' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5031 [1/1] (0.77ns)   --->   "%add_ln813_5433 = add i16 %sext_ln813_2459, i16 %sext_ln813_2457"   --->   Operation 5031 'add' 'add_ln813_5433' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5032 [1/1] (0.75ns)   --->   "%add_ln813_5435 = add i14 %sext_ln17_2205, i14 %sext_ln17_2270"   --->   Operation 5032 'add' 'add_ln813_5435' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5033 [1/1] (0.75ns)   --->   "%add_ln813_5436 = add i14 %sext_ln17_2406, i14 %sext_ln17_2568"   --->   Operation 5033 'add' 'add_ln813_5436' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5034 [1/1] (0.00ns)   --->   "%sext_ln813_2461 = sext i14 %add_ln813_5436"   --->   Operation 5034 'sext' 'sext_ln813_2461' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5035 [1/1] (0.76ns)   --->   "%add_ln813_5437 = add i15 %sext_ln813_2461, i15 %sext_ln17_2398"   --->   Operation 5035 'add' 'add_ln813_5437' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5036 [1/1] (0.74ns)   --->   "%add_ln813_5439 = add i13 %sext_ln813_2441, i13 %sext_ln17_2534"   --->   Operation 5036 'add' 'add_ln813_5439' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5037 [1/1] (0.00ns)   --->   "%sext_ln813_2463 = sext i13 %add_ln813_5439"   --->   Operation 5037 'sext' 'sext_ln813_2463' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5038 [1/1] (0.75ns)   --->   "%add_ln813_5440 = add i14 %sext_ln813_2463, i14 %sext_ln17_2633"   --->   Operation 5038 'add' 'add_ln813_5440' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5039 [1/1] (0.74ns)   --->   "%add_ln813_5441 = add i13 %sext_ln17_2658, i13 %sext_ln17_2666"   --->   Operation 5039 'add' 'add_ln813_5441' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5040 [1/1] (0.00ns)   --->   "%sext_ln813_2465 = sext i13 %add_ln813_5441"   --->   Operation 5040 'sext' 'sext_ln813_2465' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5041 [1/1] (0.75ns)   --->   "%add_ln813_5442 = add i14 %sext_ln813_2465, i14 %sext_ln17_2620"   --->   Operation 5041 'add' 'add_ln813_5442' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5042 [1/1] (0.77ns)   --->   "%add_ln813_5449 = add i16 %sext_ln818_885, i16 %sext_ln818_919"   --->   Operation 5042 'add' 'add_ln813_5449' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5043 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5451 = add i16 %sext_ln818_920, i16 %sext_ln818_938"   --->   Operation 5043 'add' 'add_ln813_5451' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5044 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5452 = add i16 %sext_ln818_978, i16 %sext_ln818_984"   --->   Operation 5044 'add' 'add_ln813_5452' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5045 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5453 = add i16 %add_ln813_5452, i16 %sext_ln818_975"   --->   Operation 5045 'add' 'add_ln813_5453' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5046 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5454 = add i16 %add_ln813_5453, i16 %add_ln813_5451"   --->   Operation 5046 'add' 'add_ln813_5454' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5047 [1/1] (0.77ns)   --->   "%add_ln813_5456 = add i16 %sext_ln818_1040, i16 %sext_ln818_1057"   --->   Operation 5047 'add' 'add_ln813_5456' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5048 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5457 = add i16 %sext_ln818_1067, i16 %sext_ln818_1082"   --->   Operation 5048 'add' 'add_ln813_5457' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5049 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5458 = add i16 %add_ln813_5457, i16 %sext_ln818_1063"   --->   Operation 5049 'add' 'add_ln813_5458' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5050 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5460 = add i16 %sext_ln818_1140, i16 %sext_ln818_1155"   --->   Operation 5050 'add' 'add_ln813_5460' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5051 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5461 = add i16 %sext_ln818_1208, i16 %sext_ln818_1237"   --->   Operation 5051 'add' 'add_ln813_5461' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5052 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5462 = add i16 %add_ln813_5461, i16 %sext_ln818_1196"   --->   Operation 5052 'add' 'add_ln813_5462' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5053 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5463 = add i16 %add_ln813_5462, i16 %add_ln813_5460"   --->   Operation 5053 'add' 'add_ln813_5463' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5054 [1/1] (0.77ns)   --->   "%add_ln813_5467 = add i16 %sext_ln818_1280, i16 %sext_ln818_1292"   --->   Operation 5054 'add' 'add_ln813_5467' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5055 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5469 = add i16 %sext_ln818_1300, i16 %sext_ln818_1311"   --->   Operation 5055 'add' 'add_ln813_5469' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5056 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5470 = add i16 %sext_ln818_1341, i16 %sext_ln818_1354"   --->   Operation 5056 'add' 'add_ln813_5470' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5057 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5471 = add i16 %add_ln813_5470, i16 %sext_ln818_1327"   --->   Operation 5057 'add' 'add_ln813_5471' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5058 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5472 = add i16 %add_ln813_5471, i16 %add_ln813_5469"   --->   Operation 5058 'add' 'add_ln813_5472' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5059 [1/1] (0.77ns)   --->   "%add_ln813_5474 = add i16 %sext_ln818_1380, i16 %sext_ln818_1382"   --->   Operation 5059 'add' 'add_ln813_5474' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5060 [1/1] (0.76ns)   --->   "%add_ln813_5475 = add i15 %sext_ln17_1923, i15 %sext_ln17_1947"   --->   Operation 5060 'add' 'add_ln813_5475' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5061 [1/1] (0.00ns)   --->   "%sext_ln813_2468 = sext i15 %add_ln813_5475"   --->   Operation 5061 'sext' 'sext_ln813_2468' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5062 [1/1] (0.77ns)   --->   "%add_ln813_5476 = add i16 %sext_ln813_2468, i16 %sext_ln818_905"   --->   Operation 5062 'add' 'add_ln813_5476' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5063 [1/1] (0.76ns)   --->   "%add_ln813_5478 = add i15 %sext_ln17_1959, i15 %sext_ln17_1971"   --->   Operation 5063 'add' 'add_ln813_5478' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5064 [1/1] (0.00ns)   --->   "%sext_ln813_2469 = sext i15 %add_ln813_5478"   --->   Operation 5064 'sext' 'sext_ln813_2469' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5065 [1/1] (0.76ns)   --->   "%add_ln813_5479 = add i15 %sext_ln17_2001, i15 %sext_ln17_2033"   --->   Operation 5065 'add' 'add_ln813_5479' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5066 [1/1] (0.00ns)   --->   "%sext_ln813_2470 = sext i15 %add_ln813_5479"   --->   Operation 5066 'sext' 'sext_ln813_2470' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5067 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5480 = add i16 %sext_ln813_2470, i16 %sext_ln818_946"   --->   Operation 5067 'add' 'add_ln813_5480' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5068 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5481 = add i16 %add_ln813_5480, i16 %sext_ln813_2469"   --->   Operation 5068 'add' 'add_ln813_5481' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5069 [1/1] (0.76ns)   --->   "%add_ln813_5485 = add i15 %sext_ln17_2055, i15 %sext_ln17_2068"   --->   Operation 5069 'add' 'add_ln813_5485' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5070 [1/1] (0.76ns)   --->   "%add_ln813_5486 = add i15 %sext_ln17_2081, i15 %sext_ln17_2118"   --->   Operation 5070 'add' 'add_ln813_5486' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5071 [1/1] (0.76ns)   --->   "%add_ln813_5488 = add i15 %sext_ln17_2121, i15 %sext_ln17_2159"   --->   Operation 5071 'add' 'add_ln813_5488' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5072 [1/1] (0.00ns)   --->   "%sext_ln813_2473 = sext i15 %add_ln813_5488"   --->   Operation 5072 'sext' 'sext_ln813_2473' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5073 [1/1] (0.76ns)   --->   "%add_ln813_5489 = add i15 %sext_ln17_2197, i15 %sext_ln17_2277"   --->   Operation 5073 'add' 'add_ln813_5489' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5074 [1/1] (0.00ns)   --->   "%sext_ln813_2474 = sext i15 %add_ln813_5489"   --->   Operation 5074 'sext' 'sext_ln813_2474' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5075 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5490 = add i16 %sext_ln813_2474, i16 %sext_ln818_1100"   --->   Operation 5075 'add' 'add_ln813_5490' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5076 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5491 = add i16 %add_ln813_5490, i16 %sext_ln813_2473"   --->   Operation 5076 'add' 'add_ln813_5491' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5077 [1/1] (0.76ns)   --->   "%add_ln813_5493 = add i15 %sext_ln17_2311, i15 %sext_ln17_2324"   --->   Operation 5077 'add' 'add_ln813_5493' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5078 [1/1] (0.76ns)   --->   "%add_ln813_5494 = add i15 %sext_ln17_2367, i15 %sext_ln17_2424"   --->   Operation 5078 'add' 'add_ln813_5494' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5079 [1/1] (0.00ns)   --->   "%sext_ln813_2476 = sext i15 %add_ln813_5494"   --->   Operation 5079 'sext' 'sext_ln813_2476' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5080 [1/1] (0.77ns)   --->   "%add_ln813_5495 = add i16 %sext_ln813_2476, i16 %sext_ln818_1190"   --->   Operation 5080 'add' 'add_ln813_5495' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5081 [1/1] (0.76ns)   --->   "%add_ln813_5497 = add i15 %sext_ln17_2441, i15 %sext_ln17_2450"   --->   Operation 5081 'add' 'add_ln813_5497' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5082 [1/1] (0.76ns)   --->   "%add_ln813_5498 = add i15 %sext_ln17_2482, i15 %sext_ln17_2523"   --->   Operation 5082 'add' 'add_ln813_5498' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5083 [1/1] (0.76ns)   --->   "%add_ln813_5503 = add i15 %sext_ln17_2571, i15 %sext_ln17_2614"   --->   Operation 5083 'add' 'add_ln813_5503' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5084 [1/1] (0.76ns)   --->   "%add_ln813_5504 = add i15 %sext_ln17_2622, i15 %sext_ln17_2654"   --->   Operation 5084 'add' 'add_ln813_5504' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5085 [1/1] (0.76ns)   --->   "%add_ln813_5506 = add i15 %sext_ln17_2673, i15 %sext_ln17_2239"   --->   Operation 5085 'add' 'add_ln813_5506' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5086 [1/1] (0.75ns)   --->   "%add_ln813_5507 = add i14 %sext_ln17_2381, i14 %sext_ln17_2394"   --->   Operation 5086 'add' 'add_ln813_5507' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5087 [1/1] (0.00ns)   --->   "%sext_ln813_2482 = sext i14 %add_ln813_5507"   --->   Operation 5087 'sext' 'sext_ln813_2482' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5088 [1/1] (0.76ns)   --->   "%add_ln813_5508 = add i15 %sext_ln813_2482, i15 %sext_ln17_2342"   --->   Operation 5088 'add' 'add_ln813_5508' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5089 [1/1] (0.75ns)   --->   "%add_ln813_5511 = add i14 %sext_ln17_2426, i14 %sext_ln17_2584"   --->   Operation 5089 'add' 'add_ln813_5511' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5090 [1/1] (0.00ns)   --->   "%sext_ln813_2484 = sext i14 %add_ln813_5511"   --->   Operation 5090 'sext' 'sext_ln813_2484' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5091 [1/1] (0.74ns)   --->   "%add_ln813_5512 = add i13 %sext_ln17_2043, i13 %sext_ln17_2134"   --->   Operation 5091 'add' 'add_ln813_5512' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5092 [1/1] (0.00ns)   --->   "%sext_ln813_2485 = sext i13 %add_ln813_5512"   --->   Operation 5092 'sext' 'sext_ln813_2485' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5093 [1/1] (0.75ns)   --->   "%add_ln813_5513 = add i14 %sext_ln813_2485, i14 %sext_ln17_2595"   --->   Operation 5093 'add' 'add_ln813_5513' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5094 [1/1] (0.00ns)   --->   "%sext_ln813_2486 = sext i14 %add_ln813_5513"   --->   Operation 5094 'sext' 'sext_ln813_2486' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5095 [1/1] (0.76ns)   --->   "%add_ln813_5514 = add i15 %sext_ln813_2486, i15 %sext_ln813_2484"   --->   Operation 5095 'add' 'add_ln813_5514' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5096 [1/1] (0.74ns)   --->   "%add_ln813_5515 = add i13 %sext_ln17_2191, i13 %sext_ln17_2402"   --->   Operation 5096 'add' 'add_ln813_5515' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5097 [1/1] (0.00ns)   --->   "%sext_ln813_2488 = sext i13 %add_ln813_5515"   --->   Operation 5097 'sext' 'sext_ln813_2488' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5098 [1/1] (0.73ns)   --->   "%add_ln813_5516 = add i12 %sext_ln17_2100, i12 3328"   --->   Operation 5098 'add' 'add_ln813_5516' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5099 [1/1] (0.00ns)   --->   "%sext_ln813_2489 = sext i12 %add_ln813_5516"   --->   Operation 5099 'sext' 'sext_ln813_2489' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5100 [1/1] (0.74ns)   --->   "%add_ln813_5517 = add i13 %sext_ln813_2489, i13 %sext_ln17_2646"   --->   Operation 5100 'add' 'add_ln813_5517' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5101 [1/1] (0.00ns)   --->   "%sext_ln813_2490 = sext i13 %add_ln813_5517"   --->   Operation 5101 'sext' 'sext_ln813_2490' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5102 [1/1] (0.75ns)   --->   "%add_ln813_5518 = add i14 %sext_ln813_2490, i14 %sext_ln813_2488"   --->   Operation 5102 'add' 'add_ln813_5518' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5103 [1/1] (0.77ns)   --->   "%add_ln813_5524 = add i16 %sext_ln818_953, i16 %sext_ln818_972"   --->   Operation 5103 'add' 'add_ln813_5524' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5104 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5526 = add i16 %sext_ln818_985, i16 %sext_ln818_1015"   --->   Operation 5104 'add' 'add_ln813_5526' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5105 [1/1] (0.77ns)   --->   "%add_ln813_5527 = add i16 %sext_ln818_1035, i16 %sext_ln818_1060"   --->   Operation 5105 'add' 'add_ln813_5527' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5106 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5528 = add i16 %add_ln813_5527, i16 %add_ln813_5526"   --->   Operation 5106 'add' 'add_ln813_5528' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5107 [1/1] (0.77ns)   --->   "%add_ln813_5530 = add i16 %sext_ln818_1219, i16 %sext_ln818_1257"   --->   Operation 5107 'add' 'add_ln813_5530' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5108 [1/1] (0.77ns)   --->   "%add_ln813_5531 = add i16 %sext_ln818_1260, i16 %sext_ln818_1281"   --->   Operation 5108 'add' 'add_ln813_5531' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5109 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5533 = add i16 %sext_ln818_1300, i16 %sext_ln818_1320"   --->   Operation 5109 'add' 'add_ln813_5533' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5110 [1/1] (0.77ns)   --->   "%add_ln813_5534 = add i16 %sext_ln818_1366, i16 %sext_ln818_887"   --->   Operation 5110 'add' 'add_ln813_5534' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5111 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5535 = add i16 %add_ln813_5534, i16 %add_ln813_5533"   --->   Operation 5111 'add' 'add_ln813_5535' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5112 [1/1] (0.76ns)   --->   "%add_ln813_5538 = add i15 %sext_ln17_1900, i15 %sext_ln17_1907"   --->   Operation 5112 'add' 'add_ln813_5538' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5113 [1/1] (0.00ns)   --->   "%sext_ln813_2492 = sext i15 %add_ln813_5538"   --->   Operation 5113 'sext' 'sext_ln813_2492' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5114 [1/1] (0.76ns)   --->   "%add_ln813_5539 = add i15 %sext_ln17_1918, i15 %sext_ln17_1921"   --->   Operation 5114 'add' 'add_ln813_5539' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5115 [1/1] (0.00ns)   --->   "%sext_ln813_2493 = sext i15 %add_ln813_5539"   --->   Operation 5115 'sext' 'sext_ln813_2493' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5116 [1/1] (0.77ns)   --->   "%add_ln813_5540 = add i16 %sext_ln813_2493, i16 %sext_ln813_2492"   --->   Operation 5116 'add' 'add_ln813_5540' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5117 [1/1] (0.76ns)   --->   "%add_ln813_5541 = add i15 %sext_ln17_1953, i15 %sext_ln17_1975"   --->   Operation 5117 'add' 'add_ln813_5541' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5118 [1/1] (0.00ns)   --->   "%sext_ln813_2494 = sext i15 %add_ln813_5541"   --->   Operation 5118 'sext' 'sext_ln813_2494' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5119 [1/1] (0.76ns)   --->   "%add_ln813_5542 = add i15 %sext_ln17_1981, i15 %sext_ln17_2009"   --->   Operation 5119 'add' 'add_ln813_5542' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5120 [1/1] (0.00ns)   --->   "%sext_ln813_2495 = sext i15 %add_ln813_5542"   --->   Operation 5120 'sext' 'sext_ln813_2495' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5121 [1/1] (0.77ns)   --->   "%add_ln813_5543 = add i16 %sext_ln813_2495, i16 %sext_ln813_2494"   --->   Operation 5121 'add' 'add_ln813_5543' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5122 [1/1] (0.76ns)   --->   "%add_ln813_5545 = add i15 %sext_ln17_2128, i15 %sext_ln17_2160"   --->   Operation 5122 'add' 'add_ln813_5545' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5123 [1/1] (0.76ns)   --->   "%add_ln813_5546 = add i15 %sext_ln17_2166, i15 %sext_ln17_2173"   --->   Operation 5123 'add' 'add_ln813_5546' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5124 [1/1] (0.76ns)   --->   "%add_ln813_5548 = add i15 %sext_ln17_2198, i15 %sext_ln17_2253"   --->   Operation 5124 'add' 'add_ln813_5548' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5125 [1/1] (0.76ns)   --->   "%add_ln813_5549 = add i15 %sext_ln17_2302, i15 %sext_ln17_2312"   --->   Operation 5125 'add' 'add_ln813_5549' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5126 [1/1] (0.76ns)   --->   "%add_ln813_5555 = add i15 %sext_ln17_2336, i15 %sext_ln17_2389"   --->   Operation 5126 'add' 'add_ln813_5555' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5127 [1/1] (0.76ns)   --->   "%add_ln813_5558 = add i15 %sext_ln17_2436, i15 %sext_ln17_2441"   --->   Operation 5127 'add' 'add_ln813_5558' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5128 [1/1] (0.00ns)   --->   "%sext_ln813_2502 = sext i15 %add_ln813_5558"   --->   Operation 5128 'sext' 'sext_ln813_2502' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5129 [1/1] (0.76ns)   --->   "%add_ln813_5559 = add i15 %sext_ln17_2465, i15 %sext_ln17_2527"   --->   Operation 5129 'add' 'add_ln813_5559' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5130 [1/1] (0.00ns)   --->   "%sext_ln813_2503 = sext i15 %add_ln813_5559"   --->   Operation 5130 'sext' 'sext_ln813_2503' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5131 [1/1] (0.77ns)   --->   "%add_ln813_5560 = add i16 %sext_ln813_2503, i16 %sext_ln813_2502"   --->   Operation 5131 'add' 'add_ln813_5560' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5132 [1/1] (0.76ns)   --->   "%add_ln813_5562 = add i15 %sext_ln17_2541, i15 %sext_ln17_2553"   --->   Operation 5132 'add' 'add_ln813_5562' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5133 [1/1] (0.76ns)   --->   "%add_ln813_5563 = add i15 %sext_ln17_2601, i15 %sext_ln17_2659"   --->   Operation 5133 'add' 'add_ln813_5563' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5134 [1/1] (0.75ns)   --->   "%add_ln813_5565 = add i14 %sext_ln17_1904, i14 %sext_ln17_1992"   --->   Operation 5134 'add' 'add_ln813_5565' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5135 [1/1] (0.75ns)   --->   "%add_ln813_5566 = add i14 %sext_ln17_2135, i14 %sext_ln17_2187"   --->   Operation 5135 'add' 'add_ln813_5566' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5136 [1/1] (0.00ns)   --->   "%sext_ln813_2507 = sext i14 %add_ln813_5566"   --->   Operation 5136 'sext' 'sext_ln813_2507' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5137 [1/1] (0.76ns)   --->   "%add_ln813_5567 = add i15 %sext_ln813_2507, i15 %sext_ln17_2084"   --->   Operation 5137 'add' 'add_ln813_5567' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5138 [1/1] (0.75ns)   --->   "%add_ln813_5571 = add i14 %sext_ln17_2192, i14 %sext_ln17_2259"   --->   Operation 5138 'add' 'add_ln813_5571' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5139 [1/1] (0.00ns)   --->   "%sext_ln813_2509 = sext i14 %add_ln813_5571"   --->   Operation 5139 'sext' 'sext_ln813_2509' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5140 [1/1] (0.75ns)   --->   "%add_ln813_5572 = add i14 %sext_ln17_2288, i14 %sext_ln17_2318"   --->   Operation 5140 'add' 'add_ln813_5572' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5141 [1/1] (0.00ns)   --->   "%sext_ln813_2510 = sext i14 %add_ln813_5572"   --->   Operation 5141 'sext' 'sext_ln813_2510' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5142 [1/1] (0.76ns)   --->   "%add_ln813_5573 = add i15 %sext_ln813_2510, i15 %sext_ln813_2509"   --->   Operation 5142 'add' 'add_ln813_5573' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5143 [1/1] (0.75ns)   --->   "%add_ln813_5574 = add i14 %sext_ln17_2373, i14 %sext_ln17_2426"   --->   Operation 5143 'add' 'add_ln813_5574' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5144 [1/1] (0.00ns)   --->   "%sext_ln813_2512 = sext i14 %add_ln813_5574"   --->   Operation 5144 'sext' 'sext_ln813_2512' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5145 [1/1] (0.75ns)   --->   "%add_ln813_5575 = add i14 %sext_ln17_2520, i14 %sext_ln17_2669"   --->   Operation 5145 'add' 'add_ln813_5575' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5146 [1/1] (0.00ns)   --->   "%sext_ln813_2513 = sext i14 %add_ln813_5575"   --->   Operation 5146 'sext' 'sext_ln813_2513' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5147 [1/1] (0.76ns)   --->   "%add_ln813_5576 = add i15 %sext_ln813_2513, i15 %sext_ln813_2512"   --->   Operation 5147 'add' 'add_ln813_5576' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5148 [1/1] (0.74ns)   --->   "%add_ln813_5578 = add i13 %sext_ln17_1928, i13 %sext_ln17_1937"   --->   Operation 5148 'add' 'add_ln813_5578' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5149 [1/1] (0.00ns)   --->   "%sext_ln813_2515 = sext i13 %add_ln813_5578"   --->   Operation 5149 'sext' 'sext_ln813_2515' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5150 [1/1] (0.74ns)   --->   "%add_ln813_5579 = add i13 %sext_ln17_2002, i13 %sext_ln17_2122"   --->   Operation 5150 'add' 'add_ln813_5579' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5151 [1/1] (0.00ns)   --->   "%sext_ln813_2516 = sext i13 %add_ln813_5579"   --->   Operation 5151 'sext' 'sext_ln813_2516' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5152 [1/1] (0.75ns)   --->   "%add_ln813_5580 = add i14 %sext_ln813_2516, i14 %sext_ln813_2515"   --->   Operation 5152 'add' 'add_ln813_5580' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5153 [1/1] (0.74ns)   --->   "%add_ln813_5581 = add i13 %sext_ln17_2153, i13 %sext_ln17_2240"   --->   Operation 5153 'add' 'add_ln813_5581' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5154 [1/1] (0.74ns)   --->   "%add_ln813_5582 = add i13 %sext_ln17_2611, i13 %sext_ln17_2675"   --->   Operation 5154 'add' 'add_ln813_5582' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5155 [1/1] (0.00ns)   --->   "%sext_ln813_2519 = sext i13 %add_ln813_5582"   --->   Operation 5155 'sext' 'sext_ln813_2519' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5156 [1/1] (0.75ns)   --->   "%add_ln813_5583 = add i14 %sext_ln813_2519, i14 %sext_ln17_2362"   --->   Operation 5156 'add' 'add_ln813_5583' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5157 [1/1] (0.74ns)   --->   "%add_ln813_5589 = add i13 %sext_ln17, i13 7936"   --->   Operation 5157 'add' 'add_ln813_5589' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5158 [1/1] (0.00ns)   --->   "%sext_ln813_2522 = sext i13 %add_ln813_5589"   --->   Operation 5158 'sext' 'sext_ln813_2522' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5159 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5590 = add i16 %mult_V_3724, i16 %sext_ln818_892"   --->   Operation 5159 'add' 'add_ln813_5590' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5160 [1/1] (0.77ns)   --->   "%add_ln813_5591 = add i16 %sext_ln818_910, i16 %sext_ln818_954"   --->   Operation 5160 'add' 'add_ln813_5591' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5161 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5592 = add i16 %add_ln813_5591, i16 %add_ln813_5590"   --->   Operation 5161 'add' 'add_ln813_5592' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5162 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5593 = add i16 %sext_ln818_962, i16 %sext_ln818_1030"   --->   Operation 5162 'add' 'add_ln813_5593' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5163 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5594 = add i16 %sext_ln818_1101, i16 %sext_ln818_1297"   --->   Operation 5163 'add' 'add_ln813_5594' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5164 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5595 = add i16 %add_ln813_5594, i16 %sext_ln818_1074"   --->   Operation 5164 'add' 'add_ln813_5595' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5165 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5596 = add i16 %add_ln813_5595, i16 %add_ln813_5593"   --->   Operation 5165 'add' 'add_ln813_5596' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5166 [1/1] (0.76ns)   --->   "%add_ln813_5599 = add i15 %sext_ln17_1968, i15 %sext_ln17_1974"   --->   Operation 5166 'add' 'add_ln813_5599' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5167 [1/1] (0.76ns)   --->   "%add_ln813_5601 = add i15 %sext_ln17_1990, i15 %sext_ln17_1999"   --->   Operation 5167 'add' 'add_ln813_5601' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5168 [1/1] (0.76ns)   --->   "%add_ln813_5602 = add i15 %sext_ln17_2019, i15 %sext_ln17_2028"   --->   Operation 5168 'add' 'add_ln813_5602' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5169 [1/1] (0.76ns)   --->   "%add_ln813_5607 = add i15 %sext_ln17_2091, i15 %sext_ln17_2154"   --->   Operation 5169 'add' 'add_ln813_5607' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5170 [1/1] (0.00ns)   --->   "%sext_ln813_2526 = sext i15 %add_ln813_5607"   --->   Operation 5170 'sext' 'sext_ln813_2526' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5171 [1/1] (0.76ns)   --->   "%add_ln813_5608 = add i15 %sext_ln17_2207, i15 %sext_ln17_2246"   --->   Operation 5171 'add' 'add_ln813_5608' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5172 [1/1] (0.00ns)   --->   "%sext_ln813_2527 = sext i15 %add_ln813_5608"   --->   Operation 5172 'sext' 'sext_ln813_2527' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5173 [1/1] (0.77ns)   --->   "%add_ln813_5609 = add i16 %sext_ln813_2527, i16 %sext_ln813_2526"   --->   Operation 5173 'add' 'add_ln813_5609' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5174 [1/1] (0.76ns)   --->   "%add_ln813_5610 = add i15 %sext_ln17_2252, i15 %sext_ln17_2262"   --->   Operation 5174 'add' 'add_ln813_5610' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5175 [1/1] (0.76ns)   --->   "%add_ln813_5611 = add i15 %sext_ln17_2289, i15 %sext_ln17_2305"   --->   Operation 5175 'add' 'add_ln813_5611' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5176 [1/1] (0.76ns)   --->   "%add_ln813_5615 = add i15 %sext_ln17_2314, i15 %sext_ln17_2332"   --->   Operation 5176 'add' 'add_ln813_5615' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5177 [1/1] (0.76ns)   --->   "%add_ln813_5616 = add i15 %sext_ln17_2345, i15 %sext_ln17_2372"   --->   Operation 5177 'add' 'add_ln813_5616' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5178 [1/1] (0.76ns)   --->   "%add_ln813_5618 = add i15 %sext_ln17_2375, i15 %sext_ln17_2391"   --->   Operation 5178 'add' 'add_ln813_5618' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5179 [1/1] (0.76ns)   --->   "%add_ln813_5619 = add i15 %sext_ln17_2417, i15 %sext_ln17_2435"   --->   Operation 5179 'add' 'add_ln813_5619' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5180 [1/1] (0.76ns)   --->   "%add_ln813_5625 = add i15 %sext_ln17_2465, i15 %sext_ln17_2483"   --->   Operation 5180 'add' 'add_ln813_5625' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5181 [1/1] (0.76ns)   --->   "%add_ln813_5626 = add i15 %sext_ln17_2519, i15 %sext_ln17_2536"   --->   Operation 5181 'add' 'add_ln813_5626' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5182 [1/1] (0.76ns)   --->   "%add_ln813_5628 = add i15 %sext_ln17_2567, i15 %sext_ln17_2571"   --->   Operation 5182 'add' 'add_ln813_5628' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5183 [1/1] (0.00ns)   --->   "%sext_ln813_2536 = sext i15 %add_ln813_5628"   --->   Operation 5183 'sext' 'sext_ln813_2536' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5184 [1/1] (0.76ns)   --->   "%add_ln813_5629 = add i15 %sext_ln17_2623, i15 %sext_ln17_2626"   --->   Operation 5184 'add' 'add_ln813_5629' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5185 [1/1] (0.00ns)   --->   "%sext_ln813_2537 = sext i15 %add_ln813_5629"   --->   Operation 5185 'sext' 'sext_ln813_2537' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5186 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5630 = add i16 %sext_ln813_2537, i16 %sext_ln818_1337"   --->   Operation 5186 'add' 'add_ln813_5630' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5187 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5631 = add i16 %add_ln813_5630, i16 %sext_ln813_2536"   --->   Operation 5187 'add' 'add_ln813_5631' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5188 [1/1] (0.76ns)   --->   "%add_ln813_5633 = add i15 %sext_ln17_2661, i15 %sext_ln17_2673"   --->   Operation 5188 'add' 'add_ln813_5633' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5189 [1/1] (0.75ns)   --->   "%add_ln813_5634 = add i14 %sext_ln813_2522, i14 %sext_ln17_1955"   --->   Operation 5189 'add' 'add_ln813_5634' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5190 [1/1] (0.75ns)   --->   "%add_ln813_5636 = add i14 %sext_ln17_2142, i14 %sext_ln17_2149"   --->   Operation 5190 'add' 'add_ln813_5636' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5191 [1/1] (0.75ns)   --->   "%add_ln813_5637 = add i14 %sext_ln17_2274, i14 %sext_ln17_2278"   --->   Operation 5191 'add' 'add_ln813_5637' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5192 [1/1] (0.00ns)   --->   "%sext_ln813_2541 = sext i14 %add_ln813_5637"   --->   Operation 5192 'sext' 'sext_ln813_2541' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5193 [1/1] (0.76ns)   --->   "%add_ln813_5638 = add i15 %sext_ln813_2541, i15 %sext_ln17_2204"   --->   Operation 5193 'add' 'add_ln813_5638' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5194 [1/1] (0.75ns)   --->   "%add_ln813_5642 = add i14 %sext_ln17_2356, i14 %sext_ln17_2382"   --->   Operation 5194 'add' 'add_ln813_5642' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5195 [1/1] (0.00ns)   --->   "%sext_ln813_2543 = sext i14 %add_ln813_5642"   --->   Operation 5195 'sext' 'sext_ln813_2543' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5196 [1/1] (0.75ns)   --->   "%add_ln813_5643 = add i14 %sext_ln17_2492, i14 %sext_ln17_2513"   --->   Operation 5196 'add' 'add_ln813_5643' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5197 [1/1] (0.00ns)   --->   "%sext_ln813_2544 = sext i14 %add_ln813_5643"   --->   Operation 5197 'sext' 'sext_ln813_2544' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5198 [1/1] (0.76ns)   --->   "%add_ln813_5644 = add i15 %sext_ln813_2544, i15 %sext_ln813_2543"   --->   Operation 5198 'add' 'add_ln813_5644' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5199 [1/1] (0.75ns)   --->   "%add_ln813_5645 = add i14 %sext_ln17_2588, i14 %sext_ln17_1932"   --->   Operation 5199 'add' 'add_ln813_5645' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5200 [1/1] (0.00ns)   --->   "%sext_ln813_2546 = sext i14 %add_ln813_5645"   --->   Operation 5200 'sext' 'sext_ln813_2546' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5201 [1/1] (0.74ns)   --->   "%add_ln813_5646 = add i13 %sext_ln17_2049, i13 %sext_ln17_2086"   --->   Operation 5201 'add' 'add_ln813_5646' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5202 [1/1] (0.00ns)   --->   "%sext_ln813_2547 = sext i13 %add_ln813_5646"   --->   Operation 5202 'sext' 'sext_ln813_2547' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5203 [1/1] (0.75ns)   --->   "%add_ln813_5647 = add i14 %sext_ln813_2547, i14 %sext_ln17_1961"   --->   Operation 5203 'add' 'add_ln813_5647' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5204 [1/1] (0.00ns)   --->   "%sext_ln813_2548 = sext i14 %add_ln813_5647"   --->   Operation 5204 'sext' 'sext_ln813_2548' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5205 [1/1] (0.76ns)   --->   "%add_ln813_5648 = add i15 %sext_ln813_2548, i15 %sext_ln813_2546"   --->   Operation 5205 'add' 'add_ln813_5648' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5206 [1/1] (0.74ns)   --->   "%add_ln813_5650 = add i13 %sext_ln17_2107, i13 %sext_ln17_2133"   --->   Operation 5206 'add' 'add_ln813_5650' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5207 [1/1] (0.00ns)   --->   "%sext_ln813_2550 = sext i13 %add_ln813_5650"   --->   Operation 5207 'sext' 'sext_ln813_2550' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5208 [1/1] (0.74ns)   --->   "%add_ln813_5651 = add i13 %sext_ln17_2233, i13 %sext_ln17_2363"   --->   Operation 5208 'add' 'add_ln813_5651' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5209 [1/1] (0.00ns)   --->   "%sext_ln813_2551 = sext i13 %add_ln813_5651"   --->   Operation 5209 'sext' 'sext_ln813_2551' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5210 [1/1] (0.75ns)   --->   "%add_ln813_5652 = add i14 %sext_ln813_2551, i14 %sext_ln17_2220"   --->   Operation 5210 'add' 'add_ln813_5652' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5211 [1/1] (0.00ns)   --->   "%sext_ln813_2552 = sext i14 %add_ln813_5652"   --->   Operation 5211 'sext' 'sext_ln813_2552' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5212 [1/1] (0.76ns)   --->   "%add_ln813_5653 = add i15 %sext_ln813_2552, i15 %sext_ln813_2550"   --->   Operation 5212 'add' 'add_ln813_5653' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5213 [1/1] (0.74ns)   --->   "%add_ln813_5654 = add i13 %sext_ln17_2365, i13 %sext_ln17_2550"   --->   Operation 5213 'add' 'add_ln813_5654' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5214 [1/1] (0.00ns)   --->   "%sext_ln813_2554 = sext i13 %add_ln813_5654"   --->   Operation 5214 'sext' 'sext_ln813_2554' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5215 [1/1] (0.73ns)   --->   "%add_ln813_5655 = add i12 %sext_ln17_2005, i12 %sext_ln17_2077"   --->   Operation 5215 'add' 'add_ln813_5655' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5216 [1/1] (0.00ns)   --->   "%sext_ln813_2555 = sext i12 %add_ln813_5655"   --->   Operation 5216 'sext' 'sext_ln813_2555' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5217 [1/1] (0.74ns)   --->   "%add_ln813_5656 = add i13 %sext_ln813_2555, i13 %sext_ln17_2637"   --->   Operation 5217 'add' 'add_ln813_5656' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5218 [1/1] (0.00ns)   --->   "%sext_ln813_2556 = sext i13 %add_ln813_5656"   --->   Operation 5218 'sext' 'sext_ln813_2556' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5219 [1/1] (0.75ns)   --->   "%add_ln813_5657 = add i14 %sext_ln813_2556, i14 %sext_ln813_2554"   --->   Operation 5219 'add' 'add_ln813_5657' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5220 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5662 = add i16 %mult_V_3020, i16 %sext_ln818_959"   --->   Operation 5220 'add' 'add_ln813_5662' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5221 [1/1] (0.77ns)   --->   "%add_ln813_5663 = add i16 %sext_ln818_963, i16 %sext_ln818_1016"   --->   Operation 5221 'add' 'add_ln813_5663' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5222 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5664 = add i16 %add_ln813_5663, i16 %add_ln813_5662"   --->   Operation 5222 'add' 'add_ln813_5664' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5223 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5665 = add i16 %sext_ln818_1085, i16 %sext_ln818_1106"   --->   Operation 5223 'add' 'add_ln813_5665' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5224 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5666 = add i16 %sext_ln818_1124, i16 %sext_ln818_1126"   --->   Operation 5224 'add' 'add_ln813_5666' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5225 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5667 = add i16 %add_ln813_5666, i16 %sext_ln818_1115"   --->   Operation 5225 'add' 'add_ln813_5667' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5226 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5668 = add i16 %add_ln813_5667, i16 %add_ln813_5665"   --->   Operation 5226 'add' 'add_ln813_5668' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5227 [1/1] (0.77ns)   --->   "%add_ln813_5670 = add i16 %sext_ln818_1152, i16 %sext_ln818_1173"   --->   Operation 5227 'add' 'add_ln813_5670' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5228 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5671 = add i16 %sext_ln818_1253, i16 %sext_ln818_1283"   --->   Operation 5228 'add' 'add_ln813_5671' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5229 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5672 = add i16 %add_ln813_5671, i16 %sext_ln818_1229"   --->   Operation 5229 'add' 'add_ln813_5672' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5230 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5674 = add i16 %sext_ln818_1306, i16 %sext_ln818_1313"   --->   Operation 5230 'add' 'add_ln813_5674' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5231 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5675 = add i16 %sext_ln818_1327, i16 %sext_ln818_1344"   --->   Operation 5231 'add' 'add_ln813_5675' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5232 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5676 = add i16 %add_ln813_5675, i16 %sext_ln818_1320"   --->   Operation 5232 'add' 'add_ln813_5676' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5233 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5677 = add i16 %add_ln813_5676, i16 %add_ln813_5674"   --->   Operation 5233 'add' 'add_ln813_5677' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5234 [1/1] (0.76ns)   --->   "%add_ln813_5681 = add i15 %sext_ln17_1926, i15 %sext_ln17_1965"   --->   Operation 5234 'add' 'add_ln813_5681' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5235 [1/1] (0.00ns)   --->   "%sext_ln813_2558 = sext i15 %add_ln813_5681"   --->   Operation 5235 'sext' 'sext_ln813_2558' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5236 [1/1] (0.77ns)   --->   "%add_ln813_5682 = add i16 %sext_ln813_2558, i16 %sext_ln818_899"   --->   Operation 5236 'add' 'add_ln813_5682' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5237 [1/1] (0.76ns)   --->   "%add_ln813_5684 = add i15 %sext_ln17_1972, i15 %sext_ln17_1982"   --->   Operation 5237 'add' 'add_ln813_5684' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5238 [1/1] (0.76ns)   --->   "%add_ln813_5685 = add i15 %sext_ln17_2078, i15 %sext_ln17_2136"   --->   Operation 5238 'add' 'add_ln813_5685' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5239 [1/1] (0.76ns)   --->   "%add_ln813_5689 = add i15 %sext_ln17_2162, i15 %sext_ln17_2168"   --->   Operation 5239 'add' 'add_ln813_5689' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5240 [1/1] (0.76ns)   --->   "%add_ln813_5690 = add i15 %sext_ln17_2189, i15 %sext_ln17_2247"   --->   Operation 5240 'add' 'add_ln813_5690' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5241 [1/1] (0.76ns)   --->   "%add_ln813_5693 = add i15 %sext_ln17_2254, i15 %sext_ln17_2292"   --->   Operation 5241 'add' 'add_ln813_5693' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5242 [1/1] (0.76ns)   --->   "%add_ln813_5694 = add i15 %sext_ln17_2333, i15 %sext_ln17_2339"   --->   Operation 5242 'add' 'add_ln813_5694' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5243 [1/1] (0.76ns)   --->   "%add_ln813_5700 = add i15 %sext_ln17_2341, i15 %sext_ln17_2386"   --->   Operation 5243 'add' 'add_ln813_5700' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5244 [1/1] (0.76ns)   --->   "%add_ln813_5703 = add i15 %sext_ln17_2436, i15 %sext_ln17_2448"   --->   Operation 5244 'add' 'add_ln813_5703' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5245 [1/1] (0.00ns)   --->   "%sext_ln813_2567 = sext i15 %add_ln813_5703"   --->   Operation 5245 'sext' 'sext_ln813_2567' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5246 [1/1] (0.76ns)   --->   "%add_ln813_5704 = add i15 %sext_ln17_2465, i15 %sext_ln17_2507"   --->   Operation 5246 'add' 'add_ln813_5704' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5247 [1/1] (0.00ns)   --->   "%sext_ln813_2568 = sext i15 %add_ln813_5704"   --->   Operation 5247 'sext' 'sext_ln813_2568' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5248 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5705 = add i16 %sext_ln813_2568, i16 %sext_ln818_1264"   --->   Operation 5248 'add' 'add_ln813_5705' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5249 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5706 = add i16 %add_ln813_5705, i16 %sext_ln813_2567"   --->   Operation 5249 'add' 'add_ln813_5706' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5250 [1/1] (0.76ns)   --->   "%add_ln813_5708 = add i15 %sext_ln17_2519, i15 %sext_ln17_2531"   --->   Operation 5250 'add' 'add_ln813_5708' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5251 [1/1] (0.76ns)   --->   "%add_ln813_5709 = add i15 %sext_ln17_2659, i15 %sext_ln17_2664"   --->   Operation 5251 'add' 'add_ln813_5709' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5252 [1/1] (0.00ns)   --->   "%sext_ln813_2570 = sext i15 %add_ln813_5709"   --->   Operation 5252 'sext' 'sext_ln813_2570' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5253 [1/1] (0.77ns)   --->   "%add_ln813_5710 = add i16 %sext_ln813_2570, i16 %sext_ln818_1349"   --->   Operation 5253 'add' 'add_ln813_5710' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5254 [1/1] (0.75ns)   --->   "%add_ln813_5712 = add i14 %sext_ln17_1939, i14 %sext_ln17_1996"   --->   Operation 5254 'add' 'add_ln813_5712' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5255 [1/1] (0.00ns)   --->   "%sext_ln813_2571 = sext i14 %add_ln813_5712"   --->   Operation 5255 'sext' 'sext_ln813_2571' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5256 [1/1] (0.75ns)   --->   "%add_ln813_5713 = add i14 %sext_ln17_2038, i14 %sext_ln17_2083"   --->   Operation 5256 'add' 'add_ln813_5713' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5257 [1/1] (0.00ns)   --->   "%sext_ln813_2572 = sext i14 %add_ln813_5713"   --->   Operation 5257 'sext' 'sext_ln813_2572' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5258 [1/1] (0.76ns)   --->   "%add_ln813_5714 = add i15 %sext_ln813_2572, i15 %sext_ln17_2020"   --->   Operation 5258 'add' 'add_ln813_5714' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5259 [1/1] (0.00ns)   --->   "%sext_ln813_2573 = sext i15 %add_ln813_5714"   --->   Operation 5259 'sext' 'sext_ln813_2573' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5260 [1/1] (0.77ns)   --->   "%add_ln813_5715 = add i16 %sext_ln813_2573, i16 %sext_ln813_2571"   --->   Operation 5260 'add' 'add_ln813_5715' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5261 [1/1] (0.75ns)   --->   "%add_ln813_5718 = add i14 %sext_ln17_2101, i14 %sext_ln17_2129"   --->   Operation 5261 'add' 'add_ln813_5718' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5262 [1/1] (0.00ns)   --->   "%sext_ln813_2574 = sext i14 %add_ln813_5718"   --->   Operation 5262 'sext' 'sext_ln813_2574' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5263 [1/1] (0.75ns)   --->   "%add_ln813_5719 = add i14 %sext_ln17_2315, i14 %sext_ln17_2364"   --->   Operation 5263 'add' 'add_ln813_5719' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5264 [1/1] (0.00ns)   --->   "%sext_ln813_2575 = sext i14 %add_ln813_5719"   --->   Operation 5264 'sext' 'sext_ln813_2575' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5265 [1/1] (0.76ns)   --->   "%add_ln813_5720 = add i15 %sext_ln813_2575, i15 %sext_ln17_2184"   --->   Operation 5265 'add' 'add_ln813_5720' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5266 [1/1] (0.00ns)   --->   "%sext_ln813_2576 = sext i15 %add_ln813_5720"   --->   Operation 5266 'sext' 'sext_ln813_2576' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5267 [1/1] (0.77ns)   --->   "%add_ln813_5721 = add i16 %sext_ln813_2576, i16 %sext_ln813_2574"   --->   Operation 5267 'add' 'add_ln813_5721' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5268 [1/1] (0.75ns)   --->   "%add_ln813_5722 = add i14 %sext_ln17_2415, i14 %sext_ln17_2478"   --->   Operation 5268 'add' 'add_ln813_5722' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5269 [1/1] (0.75ns)   --->   "%add_ln813_5723 = add i14 %sext_ln17_2487, i14 %sext_ln17_2513"   --->   Operation 5269 'add' 'add_ln813_5723' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5270 [1/1] (0.00ns)   --->   "%sext_ln813_2578 = sext i14 %add_ln813_5723"   --->   Operation 5270 'sext' 'sext_ln813_2578' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5271 [1/1] (0.76ns)   --->   "%add_ln813_5724 = add i15 %sext_ln813_2578, i15 %sext_ln17_2481"   --->   Operation 5271 'add' 'add_ln813_5724' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5272 [1/1] (0.75ns)   --->   "%add_ln813_5727 = add i14 %sext_ln17_2539, i14 %sext_ln17_2615"   --->   Operation 5272 'add' 'add_ln813_5727' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5273 [1/1] (0.00ns)   --->   "%sext_ln813_2580 = sext i14 %add_ln813_5727"   --->   Operation 5273 'sext' 'sext_ln813_2580' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5274 [1/1] (0.74ns)   --->   "%add_ln813_5728 = add i13 %sext_ln17_2219, i13 %sext_ln17_2411"   --->   Operation 5274 'add' 'add_ln813_5728' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5275 [1/1] (0.00ns)   --->   "%sext_ln813_2581 = sext i13 %add_ln813_5728"   --->   Operation 5275 'sext' 'sext_ln813_2581' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5276 [1/1] (0.75ns)   --->   "%add_ln813_5729 = add i14 %sext_ln813_2581, i14 %sext_ln17_2092"   --->   Operation 5276 'add' 'add_ln813_5729' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5277 [1/1] (0.00ns)   --->   "%sext_ln813_2582 = sext i14 %add_ln813_5729"   --->   Operation 5277 'sext' 'sext_ln813_2582' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5278 [1/1] (0.76ns)   --->   "%add_ln813_5730 = add i15 %sext_ln813_2582, i15 %sext_ln813_2580"   --->   Operation 5278 'add' 'add_ln813_5730' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5279 [1/1] (0.74ns)   --->   "%add_ln813_5731 = add i13 %sext_ln17_2565, i13 %sext_ln17_2357"   --->   Operation 5279 'add' 'add_ln813_5731' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5280 [1/1] (0.00ns)   --->   "%sext_ln813_2584 = sext i13 %add_ln813_5731"   --->   Operation 5280 'sext' 'sext_ln813_2584' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5281 [1/1] (0.73ns)   --->   "%add_ln813_5732 = add i12 %sext_ln17_2647, i12 3968"   --->   Operation 5281 'add' 'add_ln813_5732' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5282 [1/1] (0.00ns)   --->   "%sext_ln813_2585 = sext i12 %add_ln813_5732"   --->   Operation 5282 'sext' 'sext_ln813_2585' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5283 [1/1] (0.74ns)   --->   "%add_ln813_5733 = add i13 %sext_ln813_2585, i13 %sext_ln17_2627"   --->   Operation 5283 'add' 'add_ln813_5733' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5284 [1/1] (0.00ns)   --->   "%sext_ln813_2586 = sext i13 %add_ln813_5733"   --->   Operation 5284 'sext' 'sext_ln813_2586' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5285 [1/1] (0.75ns)   --->   "%add_ln813_5734 = add i14 %sext_ln813_2586, i14 %sext_ln813_2584"   --->   Operation 5285 'add' 'add_ln813_5734' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5286 [1/1] (0.74ns)   --->   "%add_ln813_5739 = add i13 %sext_ln17, i13 416"   --->   Operation 5286 'add' 'add_ln813_5739' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5287 [1/1] (0.00ns)   --->   "%sext_ln813_2588 = sext i13 %add_ln813_5739"   --->   Operation 5287 'sext' 'sext_ln813_2588' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5288 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5740 = add i16 %sext_ln818_1097, i16 %sext_ln818_1102"   --->   Operation 5288 'add' 'add_ln813_5740' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5289 [1/1] (0.77ns)   --->   "%add_ln813_5741 = add i16 %sext_ln818_1125, i16 %sext_ln818_1152"   --->   Operation 5289 'add' 'add_ln813_5741' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5290 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5742 = add i16 %add_ln813_5741, i16 %add_ln813_5740"   --->   Operation 5290 'add' 'add_ln813_5742' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5291 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5743 = add i16 %sext_ln818_1156, i16 %sext_ln818_1162"   --->   Operation 5291 'add' 'add_ln813_5743' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5292 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5744 = add i16 %sext_ln818_1179, i16 %sext_ln818_1195"   --->   Operation 5292 'add' 'add_ln813_5744' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5293 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5745 = add i16 %add_ln813_5744, i16 %sext_ln818_1168"   --->   Operation 5293 'add' 'add_ln813_5745' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5294 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5746 = add i16 %add_ln813_5745, i16 %add_ln813_5743"   --->   Operation 5294 'add' 'add_ln813_5746' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5295 [1/1] (0.77ns)   --->   "%add_ln813_5748 = add i16 %sext_ln818_1202, i16 %sext_ln818_1239"   --->   Operation 5295 'add' 'add_ln813_5748' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5296 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5749 = add i16 %sext_ln818_1257, i16 %sext_ln818_1286"   --->   Operation 5296 'add' 'add_ln813_5749' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5297 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5750 = add i16 %add_ln813_5749, i16 %sext_ln818_1254"   --->   Operation 5297 'add' 'add_ln813_5750' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5298 [1/1] (0.76ns)   --->   "%add_ln813_5753 = add i15 %sext_ln17_1977, i15 %sext_ln17_2008"   --->   Operation 5298 'add' 'add_ln813_5753' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5299 [1/1] (0.00ns)   --->   "%sext_ln813_2589 = sext i15 %add_ln813_5753"   --->   Operation 5299 'sext' 'sext_ln813_2589' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5300 [1/1] (0.77ns)   --->   "%add_ln813_5754 = add i16 %sext_ln813_2589, i16 %sext_ln818_935"   --->   Operation 5300 'add' 'add_ln813_5754' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5301 [1/1] (0.76ns)   --->   "%add_ln813_5758 = add i15 %sext_ln17_2014, i15 %sext_ln17_2021"   --->   Operation 5301 'add' 'add_ln813_5758' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5302 [1/1] (0.76ns)   --->   "%add_ln813_5759 = add i15 %sext_ln17_2039, i15 %sext_ln17_2055"   --->   Operation 5302 'add' 'add_ln813_5759' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5303 [1/1] (0.76ns)   --->   "%add_ln813_5761 = add i15 %sext_ln17_2116, i15 %sext_ln17_2128"   --->   Operation 5303 'add' 'add_ln813_5761' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5304 [1/1] (0.00ns)   --->   "%sext_ln813_2592 = sext i15 %add_ln813_5761"   --->   Operation 5304 'sext' 'sext_ln813_2592' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5305 [1/1] (0.76ns)   --->   "%add_ln813_5762 = add i15 %sext_ln17_2154, i15 %sext_ln17_2168"   --->   Operation 5305 'add' 'add_ln813_5762' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5306 [1/1] (0.00ns)   --->   "%sext_ln813_2593 = sext i15 %add_ln813_5762"   --->   Operation 5306 'sext' 'sext_ln813_2593' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5307 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5763 = add i16 %sext_ln813_2593, i16 %sext_ln818_1078"   --->   Operation 5307 'add' 'add_ln813_5763' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5308 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5764 = add i16 %add_ln813_5763, i16 %sext_ln813_2592"   --->   Operation 5308 'add' 'add_ln813_5764' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5309 [1/1] (0.76ns)   --->   "%add_ln813_5766 = add i15 %sext_ln17_2210, i15 %sext_ln17_2268"   --->   Operation 5309 'add' 'add_ln813_5766' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5310 [1/1] (0.76ns)   --->   "%add_ln813_5767 = add i15 %sext_ln17_2302, i15 %sext_ln17_2346"   --->   Operation 5310 'add' 'add_ln813_5767' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5311 [1/1] (0.76ns)   --->   "%add_ln813_5770 = add i15 %sext_ln17_2358, i15 %sext_ln17_2372"   --->   Operation 5311 'add' 'add_ln813_5770' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5312 [1/1] (0.00ns)   --->   "%sext_ln813_2596 = sext i15 %add_ln813_5770"   --->   Operation 5312 'sext' 'sext_ln813_2596' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5313 [1/1] (0.76ns)   --->   "%add_ln813_5771 = add i15 %sext_ln17_2431, i15 %sext_ln17_2451"   --->   Operation 5313 'add' 'add_ln813_5771' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5314 [1/1] (0.00ns)   --->   "%sext_ln813_2597 = sext i15 %add_ln813_5771"   --->   Operation 5314 'sext' 'sext_ln813_2597' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5315 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5772 = add i16 %sext_ln813_2597, i16 %sext_ln818_1226"   --->   Operation 5315 'add' 'add_ln813_5772' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5316 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5773 = add i16 %add_ln813_5772, i16 %sext_ln813_2596"   --->   Operation 5316 'add' 'add_ln813_5773' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5317 [1/1] (0.76ns)   --->   "%add_ln813_5777 = add i15 %sext_ln17_2516, i15 %sext_ln17_2543"   --->   Operation 5317 'add' 'add_ln813_5777' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5318 [1/1] (0.76ns)   --->   "%add_ln813_5778 = add i15 %sext_ln17_2556, i15 %sext_ln17_2596"   --->   Operation 5318 'add' 'add_ln813_5778' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5319 [1/1] (0.76ns)   --->   "%add_ln813_5780 = add i15 %sext_ln17_2623, i15 %sext_ln17_2628"   --->   Operation 5319 'add' 'add_ln813_5780' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5320 [1/1] (0.00ns)   --->   "%sext_ln813_2600 = sext i15 %add_ln813_5780"   --->   Operation 5320 'sext' 'sext_ln813_2600' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5321 [1/1] (0.76ns)   --->   "%add_ln813_5781 = add i15 %sext_ln17_2638, i15 %sext_ln17_2654"   --->   Operation 5321 'add' 'add_ln813_5781' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5322 [1/1] (0.00ns)   --->   "%sext_ln813_2601 = sext i15 %add_ln813_5781"   --->   Operation 5322 'sext' 'sext_ln813_2601' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5323 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5782 = add i16 %sext_ln813_2601, i16 %sext_ln818_1367"   --->   Operation 5323 'add' 'add_ln813_5782' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5324 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5783 = add i16 %add_ln813_5782, i16 %sext_ln813_2600"   --->   Operation 5324 'add' 'add_ln813_5783' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5325 [1/1] (0.76ns)   --->   "%add_ln813_5785 = add i15 %sext_ln17_2661, i15 %sext_ln17_2676"   --->   Operation 5325 'add' 'add_ln813_5785' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5326 [1/1] (0.75ns)   --->   "%add_ln813_5786 = add i14 %sext_ln17_1902, i14 %sext_ln17_1910"   --->   Operation 5326 'add' 'add_ln813_5786' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5327 [1/1] (0.00ns)   --->   "%sext_ln813_2603 = sext i14 %add_ln813_5786"   --->   Operation 5327 'sext' 'sext_ln813_2603' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5328 [1/1] (0.76ns)   --->   "%add_ln813_5787 = add i15 %sext_ln813_2603, i15 %sext_ln813_2588"   --->   Operation 5328 'add' 'add_ln813_5787' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5329 [1/1] (0.75ns)   --->   "%add_ln813_5789 = add i14 %sext_ln17_1945, i14 %sext_ln17_1948"   --->   Operation 5329 'add' 'add_ln813_5789' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5330 [1/1] (0.75ns)   --->   "%add_ln813_5790 = add i14 %sext_ln17_2062, i14 %sext_ln17_2102"   --->   Operation 5330 'add' 'add_ln813_5790' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5331 [1/1] (0.00ns)   --->   "%sext_ln813_2606 = sext i14 %add_ln813_5790"   --->   Operation 5331 'sext' 'sext_ln813_2606' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5332 [1/1] (0.76ns)   --->   "%add_ln813_5791 = add i15 %sext_ln813_2606, i15 %sext_ln17_2046"   --->   Operation 5332 'add' 'add_ln813_5791' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5333 [1/1] (0.75ns)   --->   "%add_ln813_5795 = add i14 %sext_ln17_2120, i14 %sext_ln17_2139"   --->   Operation 5333 'add' 'add_ln813_5795' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5334 [1/1] (0.00ns)   --->   "%sext_ln813_2608 = sext i14 %add_ln813_5795"   --->   Operation 5334 'sext' 'sext_ln813_2608' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5335 [1/1] (0.75ns)   --->   "%add_ln813_5796 = add i14 %sext_ln17_2163, i14 %sext_ln17_2248"   --->   Operation 5335 'add' 'add_ln813_5796' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5336 [1/1] (0.00ns)   --->   "%sext_ln813_2609 = sext i14 %add_ln813_5796"   --->   Operation 5336 'sext' 'sext_ln813_2609' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5337 [1/1] (0.76ns)   --->   "%add_ln813_5797 = add i15 %sext_ln813_2609, i15 %sext_ln813_2608"   --->   Operation 5337 'add' 'add_ln813_5797' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5338 [1/1] (0.75ns)   --->   "%add_ln813_5798 = add i14 %sext_ln17_2376, i14 %sext_ln17_2381"   --->   Operation 5338 'add' 'add_ln813_5798' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5339 [1/1] (0.75ns)   --->   "%add_ln813_5799 = add i14 %sext_ln17_2456, i14 %sext_ln17_2470"   --->   Operation 5339 'add' 'add_ln813_5799' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5340 [1/1] (0.00ns)   --->   "%sext_ln813_2612 = sext i14 %add_ln813_5799"   --->   Operation 5340 'sext' 'sext_ln813_2612' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5341 [1/1] (0.76ns)   --->   "%add_ln813_5800 = add i15 %sext_ln813_2612, i15 %sext_ln17_2413"   --->   Operation 5341 'add' 'add_ln813_5800' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5342 [1/1] (0.75ns)   --->   "%add_ln813_5803 = add i14 %sext_ln17_2480, i14 %sext_ln17_2497"   --->   Operation 5342 'add' 'add_ln813_5803' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5343 [1/1] (0.75ns)   --->   "%add_ln813_5804 = add i14 %sext_ln17_2670, i14 %sext_ln17_1925"   --->   Operation 5343 'add' 'add_ln813_5804' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5344 [1/1] (0.00ns)   --->   "%sext_ln813_2615 = sext i14 %add_ln813_5804"   --->   Operation 5344 'sext' 'sext_ln813_2615' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5345 [1/1] (0.76ns)   --->   "%add_ln813_5805 = add i15 %sext_ln813_2615, i15 %sext_ln17_2665"   --->   Operation 5345 'add' 'add_ln813_5805' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5346 [1/1] (0.74ns)   --->   "%add_ln813_5807 = add i13 %sext_ln17_2219, i13 %sext_ln17_2528"   --->   Operation 5346 'add' 'add_ln813_5807' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5347 [1/1] (0.74ns)   --->   "%add_ln813_5808 = add i13 %sext_ln17_2587, i13 %sext_ln17_2564"   --->   Operation 5347 'add' 'add_ln813_5808' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5348 [1/1] (0.00ns)   --->   "%sext_ln813_2618 = sext i13 %add_ln813_5808"   --->   Operation 5348 'sext' 'sext_ln813_2618' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5349 [1/1] (0.75ns)   --->   "%add_ln813_5809 = add i14 %sext_ln813_2618, i14 %sext_ln17_2547"   --->   Operation 5349 'add' 'add_ln813_5809' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5350 [1/1] (0.75ns)   --->   "%add_ln813_5815 = add i14 %sext_ln17_315, i14 16288"   --->   Operation 5350 'add' 'add_ln813_5815' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5351 [1/1] (0.00ns)   --->   "%sext_ln813_235 = sext i14 %add_ln813_5815"   --->   Operation 5351 'sext' 'sext_ln813_235' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5352 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5819 = add i16 %sext_ln818_897, i16 %sext_ln818_901"   --->   Operation 5352 'add' 'add_ln813_5819' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5353 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5820 = add i16 %sext_ln818_950, i16 %sext_ln818_992"   --->   Operation 5353 'add' 'add_ln813_5820' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5354 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5821 = add i16 %add_ln813_5820, i16 %sext_ln818_942"   --->   Operation 5354 'add' 'add_ln813_5821' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5355 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5822 = add i16 %add_ln813_5821, i16 %add_ln813_5819"   --->   Operation 5355 'add' 'add_ln813_5822' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5356 [1/1] (0.77ns)   --->   "%add_ln813_5824 = add i16 %sext_ln818_1033, i16 %sext_ln818_1044"   --->   Operation 5356 'add' 'add_ln813_5824' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5357 [1/1] (0.77ns)   --->   "%add_ln813_5825 = add i16 %sext_ln818_1049, i16 %sext_ln818_1098"   --->   Operation 5357 'add' 'add_ln813_5825' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5358 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5827 = add i16 %sext_ln818_1121, i16 %sext_ln818_1187"   --->   Operation 5358 'add' 'add_ln813_5827' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5359 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5828 = add i16 %sext_ln818_1244, i16 %sext_ln818_1266"   --->   Operation 5359 'add' 'add_ln813_5828' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5360 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5829 = add i16 %add_ln813_5828, i16 %sext_ln818_1199"   --->   Operation 5360 'add' 'add_ln813_5829' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5361 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5830 = add i16 %add_ln813_5829, i16 %add_ln813_5827"   --->   Operation 5361 'add' 'add_ln813_5830' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5362 [1/1] (0.77ns)   --->   "%add_ln813_5834 = add i16 %sext_ln818_1313, i16 %sext_ln818_1338"   --->   Operation 5362 'add' 'add_ln813_5834' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5363 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5836 = add i16 %sext_ln818_1357, i16 %sext_ln818_1370"   --->   Operation 5363 'add' 'add_ln813_5836' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5364 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5837 = add i16 %sext_ln818_1385, i16 %sext_ln813_235"   --->   Operation 5364 'add' 'add_ln813_5837' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5365 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5838 = add i16 %add_ln813_5837, i16 %sext_ln818_1373"   --->   Operation 5365 'add' 'add_ln813_5838' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5366 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5839 = add i16 %add_ln813_5838, i16 %add_ln813_5836"   --->   Operation 5366 'add' 'add_ln813_5839' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5367 [1/1] (0.76ns)   --->   "%add_ln813_5841 = add i15 %sext_ln17_1912, i15 %sext_ln17_1944"   --->   Operation 5367 'add' 'add_ln813_5841' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5368 [1/1] (0.76ns)   --->   "%add_ln813_5844 = add i15 %sext_ln17_2006, i15 %sext_ln17_2019"   --->   Operation 5368 'add' 'add_ln813_5844' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5369 [1/1] (0.00ns)   --->   "%sext_ln813_2623 = sext i15 %add_ln813_5844"   --->   Operation 5369 'sext' 'sext_ln813_2623' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5370 [1/1] (0.76ns)   --->   "%add_ln813_5845 = add i15 %sext_ln17_2125, i15 %sext_ln17_2145"   --->   Operation 5370 'add' 'add_ln813_5845' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5371 [1/1] (0.00ns)   --->   "%sext_ln813_2624 = sext i15 %add_ln813_5845"   --->   Operation 5371 'sext' 'sext_ln813_2624' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5372 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5846 = add i16 %sext_ln813_2624, i16 %sext_ln818_997"   --->   Operation 5372 'add' 'add_ln813_5846' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5373 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5847 = add i16 %add_ln813_5846, i16 %sext_ln813_2623"   --->   Operation 5373 'add' 'add_ln813_5847' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5374 [1/1] (0.76ns)   --->   "%add_ln813_5851 = add i15 %sext_ln17_2171, i15 %sext_ln17_2181"   --->   Operation 5374 'add' 'add_ln813_5851' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5375 [1/1] (0.76ns)   --->   "%add_ln813_5852 = add i15 %sext_ln17_2212, i15 %sext_ln17_2260"   --->   Operation 5375 'add' 'add_ln813_5852' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5376 [1/1] (0.76ns)   --->   "%add_ln813_5854 = add i15 %sext_ln17_2300, i15 %sext_ln17_2319"   --->   Operation 5376 'add' 'add_ln813_5854' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5377 [1/1] (0.00ns)   --->   "%sext_ln813_2627 = sext i15 %add_ln813_5854"   --->   Operation 5377 'sext' 'sext_ln813_2627' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5378 [1/1] (0.76ns)   --->   "%add_ln813_5855 = add i15 %sext_ln17_2399, i15 %sext_ln17_2444"   --->   Operation 5378 'add' 'add_ln813_5855' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5379 [1/1] (0.00ns)   --->   "%sext_ln813_2628 = sext i15 %add_ln813_5855"   --->   Operation 5379 'sext' 'sext_ln813_2628' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5380 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5856 = add i16 %sext_ln813_2628, i16 %sext_ln818_1217"   --->   Operation 5380 'add' 'add_ln813_5856' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5381 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5857 = add i16 %add_ln813_5856, i16 %sext_ln813_2627"   --->   Operation 5381 'add' 'add_ln813_5857' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5382 [1/1] (0.76ns)   --->   "%add_ln813_5859 = add i15 %sext_ln17_2450, i15 %sext_ln17_2459"   --->   Operation 5382 'add' 'add_ln813_5859' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5383 [1/1] (0.76ns)   --->   "%add_ln813_5860 = add i15 %sext_ln17_2485, i15 %sext_ln17_2494"   --->   Operation 5383 'add' 'add_ln813_5860' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5384 [1/1] (0.76ns)   --->   "%add_ln813_5862 = add i15 %sext_ln17_2500, i15 %sext_ln17_2531"   --->   Operation 5384 'add' 'add_ln813_5862' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5385 [1/1] (0.00ns)   --->   "%sext_ln813_2631 = sext i15 %add_ln813_5862"   --->   Operation 5385 'sext' 'sext_ln813_2631' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5386 [1/1] (0.76ns)   --->   "%add_ln813_5863 = add i15 %sext_ln17_2662, i15 %sext_ln17_1941"   --->   Operation 5386 'add' 'add_ln813_5863' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5387 [1/1] (0.00ns)   --->   "%sext_ln813_2632 = sext i15 %add_ln813_5863"   --->   Operation 5387 'sext' 'sext_ln813_2632' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5388 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5864 = add i16 %sext_ln813_2632, i16 %sext_ln818_1024"   --->   Operation 5388 'add' 'add_ln813_5864' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5389 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5865 = add i16 %add_ln813_5864, i16 %sext_ln813_2631"   --->   Operation 5389 'add' 'add_ln813_5865' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5390 [1/1] (0.75ns)   --->   "%add_ln813_5868 = add i14 %sext_ln17_1948, i14 %sext_ln17_1996"   --->   Operation 5390 'add' 'add_ln813_5868' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5391 [1/1] (0.00ns)   --->   "%sext_ln813_2633 = sext i14 %add_ln813_5868"   --->   Operation 5391 'sext' 'sext_ln813_2633' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5392 [1/1] (0.75ns)   --->   "%add_ln813_5869 = add i14 %sext_ln17_2060, i14 %sext_ln17_2307"   --->   Operation 5392 'add' 'add_ln813_5869' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5393 [1/1] (0.00ns)   --->   "%sext_ln813_2634 = sext i14 %add_ln813_5869"   --->   Operation 5393 'sext' 'sext_ln813_2634' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5394 [1/1] (0.76ns)   --->   "%add_ln813_5870 = add i15 %sext_ln813_2634, i15 %sext_ln813_2633"   --->   Operation 5394 'add' 'add_ln813_5870' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5395 [1/1] (0.75ns)   --->   "%add_ln813_5871 = add i14 %sext_ln17_2315, i14 %sext_ln17_2356"   --->   Operation 5395 'add' 'add_ln813_5871' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5396 [1/1] (0.75ns)   --->   "%add_ln813_5872 = add i14 %sext_ln17_2470, i14 %sext_ln17_2506"   --->   Operation 5396 'add' 'add_ln813_5872' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5397 [1/1] (0.00ns)   --->   "%sext_ln813_2637 = sext i14 %add_ln813_5872"   --->   Operation 5397 'sext' 'sext_ln813_2637' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5398 [1/1] (0.76ns)   --->   "%add_ln813_5873 = add i15 %sext_ln813_2637, i15 %sext_ln17_2405"   --->   Operation 5398 'add' 'add_ln813_5873' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5399 [1/1] (0.75ns)   --->   "%add_ln813_5876 = add i14 %sext_ln17_2588, i14 %sext_ln17_2653"   --->   Operation 5399 'add' 'add_ln813_5876' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5400 [1/1] (0.00ns)   --->   "%sext_ln813_2639 = sext i14 %add_ln813_5876"   --->   Operation 5400 'sext' 'sext_ln813_2639' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5401 [1/1] (0.74ns)   --->   "%add_ln813_5877 = add i13 %sext_ln17_1924, i13 %sext_ln17_2147"   --->   Operation 5401 'add' 'add_ln813_5877' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5402 [1/1] (0.00ns)   --->   "%sext_ln813_2640 = sext i13 %add_ln813_5877"   --->   Operation 5402 'sext' 'sext_ln813_2640' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5403 [1/1] (0.76ns)   --->   "%add_ln813_5878 = add i15 %sext_ln813_2640, i15 %sext_ln813_2639"   --->   Operation 5403 'add' 'add_ln813_5878' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5404 [1/1] (0.74ns)   --->   "%add_ln813_5879 = add i13 %sext_ln17_2217, i13 %sext_ln17_2037"   --->   Operation 5404 'add' 'add_ln813_5879' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5405 [1/1] (0.00ns)   --->   "%sext_ln813_2642 = sext i13 %add_ln813_5879"   --->   Operation 5405 'sext' 'sext_ln813_2642' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5406 [1/1] (0.73ns)   --->   "%add_ln813_5880 = add i12 %sext_ln17_2255, i12 %sext_ln17_2385"   --->   Operation 5406 'add' 'add_ln813_5880' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5407 [1/1] (0.00ns)   --->   "%sext_ln813_2643 = sext i12 %add_ln813_5880"   --->   Operation 5407 'sext' 'sext_ln813_2643' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5408 [1/1] (0.74ns)   --->   "%add_ln813_5881 = add i13 %sext_ln813_2643, i13 %sext_ln17_2229"   --->   Operation 5408 'add' 'add_ln813_5881' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5409 [1/1] (0.00ns)   --->   "%sext_ln813_2644 = sext i13 %add_ln813_5881"   --->   Operation 5409 'sext' 'sext_ln813_2644' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5410 [1/1] (0.75ns)   --->   "%add_ln813_5882 = add i14 %sext_ln813_2644, i14 %sext_ln813_2642"   --->   Operation 5410 'add' 'add_ln813_5882' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5411 [1/1] (0.73ns)   --->   "%add_ln813_5887 = add i12 %sext_ln17_316, i12 448"   --->   Operation 5411 'add' 'add_ln813_5887' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5412 [1/1] (0.00ns)   --->   "%sext_ln813_2646 = sext i12 %add_ln813_5887"   --->   Operation 5412 'sext' 'sext_ln813_2646' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5413 [1/1] (0.74ns)   --->   "%add_ln813_5888 = add i13 %sext_ln813_2646, i13 %sext_ln17_1942"   --->   Operation 5413 'add' 'add_ln813_5888' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5414 [1/1] (0.00ns)   --->   "%sext_ln813_2647 = sext i13 %add_ln813_5888"   --->   Operation 5414 'sext' 'sext_ln813_2647' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5415 [1/1] (0.75ns)   --->   "%add_ln813_5889 = add i14 %sext_ln813_2647, i14 %sext_ln17_1919"   --->   Operation 5415 'add' 'add_ln813_5889' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5416 [1/1] (0.75ns)   --->   "%add_ln813_5890 = add i14 %sext_ln17_1957, i14 %sext_ln17_1951"   --->   Operation 5416 'add' 'add_ln813_5890' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5417 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5894 = add i16 %sext_ln818_1059, i16 %sext_ln818_1076"   --->   Operation 5417 'add' 'add_ln813_5894' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5418 [1/1] (0.77ns)   --->   "%add_ln813_5895 = add i16 %sext_ln818_1128, i16 %sext_ln818_1149"   --->   Operation 5418 'add' 'add_ln813_5895' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5419 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5896 = add i16 %add_ln813_5895, i16 %add_ln813_5894"   --->   Operation 5419 'add' 'add_ln813_5896' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5420 [1/1] (0.77ns)   --->   "%add_ln813_5898 = add i16 %sext_ln818_1153, i16 %sext_ln818_1158"   --->   Operation 5420 'add' 'add_ln813_5898' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5421 [1/1] (0.77ns)   --->   "%add_ln813_5899 = add i16 %sext_ln818_1171, i16 %sext_ln818_1202"   --->   Operation 5421 'add' 'add_ln813_5899' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5422 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5901 = add i16 %sext_ln818_1222, i16 %sext_ln818_1235"   --->   Operation 5422 'add' 'add_ln813_5901' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5423 [1/1] (0.77ns)   --->   "%add_ln813_5902 = add i16 %sext_ln818_1268, i16 %sext_ln818_1273"   --->   Operation 5423 'add' 'add_ln813_5902' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5424 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5903 = add i16 %add_ln813_5902, i16 %add_ln813_5901"   --->   Operation 5424 'add' 'add_ln813_5903' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5425 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5906 = add i16 %sext_ln818_1304, i16 %sext_ln818_1310"   --->   Operation 5425 'add' 'add_ln813_5906' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5426 [1/1] (0.77ns)   --->   "%add_ln813_5907 = add i16 %sext_ln818_1344, i16 %sext_ln818_1375"   --->   Operation 5426 'add' 'add_ln813_5907' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5427 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5908 = add i16 %add_ln813_5907, i16 %add_ln813_5906"   --->   Operation 5427 'add' 'add_ln813_5908' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5428 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5909 = add i16 %sext_ln818_1383, i16 %sext_ln818_761"   --->   Operation 5428 'add' 'add_ln813_5909' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5429 [1/1] (0.76ns)   --->   "%add_ln813_5910 = add i15 %sext_ln17_1983, i15 %sext_ln17_1994"   --->   Operation 5429 'add' 'add_ln813_5910' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5430 [1/1] (0.00ns)   --->   "%sext_ln813_2649 = sext i15 %add_ln813_5910"   --->   Operation 5430 'sext' 'sext_ln813_2649' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5431 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5911 = add i16 %sext_ln813_2649, i16 %add_ln813_5909"   --->   Operation 5431 'add' 'add_ln813_5911' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5432 [1/1] (0.76ns)   --->   "%add_ln813_5913 = add i15 %sext_ln17_2074, i15 %sext_ln17_2094"   --->   Operation 5432 'add' 'add_ln813_5913' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5433 [1/1] (0.76ns)   --->   "%add_ln813_5914 = add i15 %sext_ln17_2114, i15 %sext_ln17_2158"   --->   Operation 5433 'add' 'add_ln813_5914' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5434 [1/1] (0.76ns)   --->   "%add_ln813_5916 = add i15 %sext_ln17_2178, i15 %sext_ln17_2218"   --->   Operation 5434 'add' 'add_ln813_5916' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5435 [1/1] (0.00ns)   --->   "%sext_ln813_2652 = sext i15 %add_ln813_5916"   --->   Operation 5435 'sext' 'sext_ln813_2652' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5436 [1/1] (0.76ns)   --->   "%add_ln813_5917 = add i15 %sext_ln17_2225, i15 %sext_ln17_2269"   --->   Operation 5436 'add' 'add_ln813_5917' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5437 [1/1] (0.00ns)   --->   "%sext_ln813_2653 = sext i15 %add_ln813_5917"   --->   Operation 5437 'sext' 'sext_ln813_2653' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5438 [1/1] (0.77ns)   --->   "%add_ln813_5918 = add i16 %sext_ln813_2653, i16 %sext_ln813_2652"   --->   Operation 5438 'add' 'add_ln813_5918' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5439 [1/1] (0.76ns)   --->   "%add_ln813_5922 = add i15 %sext_ln17_2309, i15 %sext_ln17_2326"   --->   Operation 5439 'add' 'add_ln813_5922' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5440 [1/1] (0.76ns)   --->   "%add_ln813_5924 = add i15 %sext_ln17_2375, i15 %sext_ln17_2386"   --->   Operation 5440 'add' 'add_ln813_5924' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5441 [1/1] (0.00ns)   --->   "%sext_ln813_2655 = sext i15 %add_ln813_5924"   --->   Operation 5441 'sext' 'sext_ln813_2655' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5442 [1/1] (0.76ns)   --->   "%add_ln813_5925 = add i15 %sext_ln17_2439, i15 %sext_ln17_2495"   --->   Operation 5442 'add' 'add_ln813_5925' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5443 [1/1] (0.00ns)   --->   "%sext_ln813_2656 = sext i15 %add_ln813_5925"   --->   Operation 5443 'sext' 'sext_ln813_2656' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5444 [1/1] (0.77ns)   --->   "%add_ln813_5926 = add i16 %sext_ln813_2656, i16 %sext_ln813_2655"   --->   Operation 5444 'add' 'add_ln813_5926' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5445 [1/1] (0.76ns)   --->   "%add_ln813_5928 = add i15 %sext_ln17_2504, i15 %sext_ln17_2555"   --->   Operation 5445 'add' 'add_ln813_5928' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5446 [1/1] (0.76ns)   --->   "%add_ln813_5929 = add i15 %sext_ln17_2607, i15 %sext_ln17_2635"   --->   Operation 5446 'add' 'add_ln813_5929' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5447 [1/1] (0.76ns)   --->   "%add_ln813_5931 = add i15 %sext_ln17_2643, i15 %sext_ln17_2678"   --->   Operation 5447 'add' 'add_ln813_5931' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5448 [1/1] (0.75ns)   --->   "%add_ln813_5932 = add i14 %sext_ln17_2012, i14 %sext_ln17_2052"   --->   Operation 5448 'add' 'add_ln813_5932' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5449 [1/1] (0.75ns)   --->   "%add_ln813_5936 = add i14 %sext_ln17_2111, i14 %sext_ln17_2201"   --->   Operation 5449 'add' 'add_ln813_5936' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5450 [1/1] (0.00ns)   --->   "%sext_ln813_2661 = sext i14 %add_ln813_5936"   --->   Operation 5450 'sext' 'sext_ln813_2661' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5451 [1/1] (0.75ns)   --->   "%add_ln813_5937 = add i14 %sext_ln17_2370, i14 %sext_ln17_2446"   --->   Operation 5451 'add' 'add_ln813_5937' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5452 [1/1] (0.00ns)   --->   "%sext_ln813_2662 = sext i14 %add_ln813_5937"   --->   Operation 5452 'sext' 'sext_ln813_2662' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5453 [1/1] (0.76ns)   --->   "%add_ln813_5938 = add i15 %sext_ln813_2662, i15 %sext_ln813_2661"   --->   Operation 5453 'add' 'add_ln813_5938' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5454 [1/1] (0.75ns)   --->   "%add_ln813_5939 = add i14 %sext_ln17_2460, i14 %sext_ln17_2513"   --->   Operation 5454 'add' 'add_ln813_5939' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5455 [1/1] (0.00ns)   --->   "%sext_ln813_2664 = sext i14 %add_ln813_5939"   --->   Operation 5455 'sext' 'sext_ln813_2664' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5456 [1/1] (0.75ns)   --->   "%add_ln813_5940 = add i14 %sext_ln17_2522, i14 %sext_ln17_1989"   --->   Operation 5456 'add' 'add_ln813_5940' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5457 [1/1] (0.00ns)   --->   "%sext_ln813_2665 = sext i14 %add_ln813_5940"   --->   Operation 5457 'sext' 'sext_ln813_2665' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5458 [1/1] (0.76ns)   --->   "%add_ln813_5941 = add i15 %sext_ln813_2665, i15 %sext_ln813_2664"   --->   Operation 5458 'add' 'add_ln813_5941' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5459 [1/1] (0.74ns)   --->   "%add_ln813_5943 = add i13 %sext_ln17_2017, i13 %sext_ln17_2263"   --->   Operation 5459 'add' 'add_ln813_5943' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5460 [1/1] (0.00ns)   --->   "%sext_ln813_2667 = sext i13 %add_ln813_5943"   --->   Operation 5460 'sext' 'sext_ln813_2667' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5461 [1/1] (0.74ns)   --->   "%add_ln813_5944 = add i13 %sext_ln17_2365, i13 %sext_ln17_2560"   --->   Operation 5461 'add' 'add_ln813_5944' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5462 [1/1] (0.00ns)   --->   "%sext_ln813_2668 = sext i13 %add_ln813_5944"   --->   Operation 5462 'sext' 'sext_ln813_2668' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5463 [1/1] (0.75ns)   --->   "%add_ln813_5945 = add i14 %sext_ln813_2668, i14 %sext_ln813_2667"   --->   Operation 5463 'add' 'add_ln813_5945' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5464 [1/1] (0.74ns)   --->   "%add_ln813_5946 = add i13 %sext_ln17_2624, i13 %sext_ln17_2658"   --->   Operation 5464 'add' 'add_ln813_5946' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5465 [1/1] (0.00ns)   --->   "%sext_ln813_2670 = sext i13 %add_ln813_5946"   --->   Operation 5465 'sext' 'sext_ln813_2670' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5466 [1/1] (0.74ns)   --->   "%add_ln813_5947 = add i13 %sext_ln17_2663, i13 %sext_ln17_2574"   --->   Operation 5466 'add' 'add_ln813_5947' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5467 [1/1] (0.00ns)   --->   "%sext_ln813_2671 = sext i13 %add_ln813_5947"   --->   Operation 5467 'sext' 'sext_ln813_2671' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5468 [1/1] (0.75ns)   --->   "%add_ln813_5948 = add i14 %sext_ln813_2671, i14 %sext_ln813_2670"   --->   Operation 5468 'add' 'add_ln813_5948' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5469 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5953 = add i16 %sext_ln818_892, i16 %sext_ln818_966"   --->   Operation 5469 'add' 'add_ln813_5953' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5470 [1/1] (0.77ns)   --->   "%add_ln813_5954 = add i16 %sext_ln818_1039, i16 %sext_ln818_1054"   --->   Operation 5470 'add' 'add_ln813_5954' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5471 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5955 = add i16 %add_ln813_5954, i16 %add_ln813_5953"   --->   Operation 5471 'add' 'add_ln813_5955' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5472 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5956 = add i16 %sext_ln818_1106, i16 %sext_ln818_1131"   --->   Operation 5472 'add' 'add_ln813_5956' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5473 [1/1] (0.77ns)   --->   "%add_ln813_5957 = add i16 %sext_ln818_1135, i16 %sext_ln818_1196"   --->   Operation 5473 'add' 'add_ln813_5957' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5474 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5958 = add i16 %add_ln813_5957, i16 %add_ln813_5956"   --->   Operation 5474 'add' 'add_ln813_5958' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5475 [1/1] (0.77ns)   --->   "%add_ln813_5960 = add i16 %sext_ln818_1218, i16 %sext_ln818_1245"   --->   Operation 5475 'add' 'add_ln813_5960' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5476 [1/1] (0.77ns)   --->   "%add_ln813_5961 = add i16 %sext_ln818_1294, i16 %sext_ln818_1305"   --->   Operation 5476 'add' 'add_ln813_5961' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5477 [1/1] (0.76ns)   --->   "%add_ln813_5964 = add i15 %sext_ln17_1990, i15 %sext_ln17_2001"   --->   Operation 5477 'add' 'add_ln813_5964' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5478 [1/1] (0.00ns)   --->   "%sext_ln813_2674 = sext i15 %add_ln813_5964"   --->   Operation 5478 'sext' 'sext_ln813_2674' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5479 [1/1] (0.77ns)   --->   "%add_ln813_5965 = add i16 %sext_ln813_2674, i16 %sext_ln818_927"   --->   Operation 5479 'add' 'add_ln813_5965' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5480 [1/1] (0.76ns)   --->   "%add_ln813_5969 = add i15 %sext_ln17_2008, i15 %sext_ln17_2025"   --->   Operation 5480 'add' 'add_ln813_5969' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5481 [1/1] (0.76ns)   --->   "%add_ln813_5970 = add i15 %sext_ln17_2065, i15 %sext_ln17_2080"   --->   Operation 5481 'add' 'add_ln813_5970' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5482 [1/1] (0.76ns)   --->   "%add_ln813_5972 = add i15 %sext_ln17_2088, i15 %sext_ln17_2132"   --->   Operation 5482 'add' 'add_ln813_5972' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5483 [1/1] (0.00ns)   --->   "%sext_ln813_2677 = sext i15 %add_ln813_5972"   --->   Operation 5483 'sext' 'sext_ln813_2677' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5484 [1/1] (0.76ns)   --->   "%add_ln813_5973 = add i15 %sext_ln17_2146, i15 %sext_ln17_2150"   --->   Operation 5484 'add' 'add_ln813_5973' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5485 [1/1] (0.00ns)   --->   "%sext_ln813_2678 = sext i15 %add_ln813_5973"   --->   Operation 5485 'sext' 'sext_ln813_2678' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5486 [1/1] (0.77ns)   --->   "%add_ln813_5974 = add i16 %sext_ln813_2678, i16 %sext_ln813_2677"   --->   Operation 5486 'add' 'add_ln813_5974' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5487 [1/1] (0.76ns)   --->   "%add_ln813_5976 = add i15 %sext_ln17_2185, i15 %sext_ln17_2230"   --->   Operation 5487 'add' 'add_ln813_5976' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5488 [1/1] (0.76ns)   --->   "%add_ln813_5977 = add i15 %sext_ln17_2243, i15 %sext_ln17_2264"   --->   Operation 5488 'add' 'add_ln813_5977' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5489 [1/1] (0.76ns)   --->   "%add_ln813_5979 = add i15 %sext_ln17_2281, i15 %sext_ln17_2309"   --->   Operation 5489 'add' 'add_ln813_5979' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5490 [1/1] (0.00ns)   --->   "%sext_ln813_2681 = sext i15 %add_ln813_5979"   --->   Operation 5490 'sext' 'sext_ln813_2681' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5491 [1/1] (0.76ns)   --->   "%add_ln813_5980 = add i15 %sext_ln17_2359, i15 %sext_ln17_2371"   --->   Operation 5491 'add' 'add_ln813_5980' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5492 [1/1] (0.00ns)   --->   "%sext_ln813_2682 = sext i15 %add_ln813_5980"   --->   Operation 5492 'sext' 'sext_ln813_2682' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5493 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5981 = add i16 %sext_ln813_2682, i16 %sext_ln818_1188"   --->   Operation 5493 'add' 'add_ln813_5981' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5494 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5982 = add i16 %add_ln813_5981, i16 %sext_ln813_2681"   --->   Operation 5494 'add' 'add_ln813_5982' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5495 [1/1] (0.76ns)   --->   "%add_ln813_5987 = add i15 %sext_ln17_2440, i15 %sext_ln17_2447"   --->   Operation 5495 'add' 'add_ln813_5987' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5496 [1/1] (0.76ns)   --->   "%add_ln813_5989 = add i15 %sext_ln17_2453, i15 %sext_ln17_2461"   --->   Operation 5496 'add' 'add_ln813_5989' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5497 [1/1] (0.00ns)   --->   "%sext_ln813_2685 = sext i15 %add_ln813_5989"   --->   Operation 5497 'sext' 'sext_ln813_2685' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5498 [1/1] (0.76ns)   --->   "%add_ln813_5990 = add i15 %sext_ln17_2465, i15 %sext_ln17_2504"   --->   Operation 5498 'add' 'add_ln813_5990' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5499 [1/1] (0.00ns)   --->   "%sext_ln813_2686 = sext i15 %add_ln813_5990"   --->   Operation 5499 'sext' 'sext_ln813_2686' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5500 [1/1] (0.77ns)   --->   "%add_ln813_5991 = add i16 %sext_ln813_2686, i16 %sext_ln813_2685"   --->   Operation 5500 'add' 'add_ln813_5991' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5501 [1/1] (0.76ns)   --->   "%add_ln813_5993 = add i15 %sext_ln17_2523, i15 %sext_ln17_2561"   --->   Operation 5501 'add' 'add_ln813_5993' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5502 [1/1] (0.76ns)   --->   "%add_ln813_5994 = add i15 %sext_ln17_2583, i15 %sext_ln17_2593"   --->   Operation 5502 'add' 'add_ln813_5994' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5503 [1/1] (0.76ns)   --->   "%add_ln813_5996 = add i15 %sext_ln17_2599, i15 %sext_ln17_2640"   --->   Operation 5503 'add' 'add_ln813_5996' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5504 [1/1] (0.75ns)   --->   "%add_ln813_5997 = add i14 %sext_ln17_1927, i14 %sext_ln17_1984"   --->   Operation 5504 'add' 'add_ln813_5997' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5505 [1/1] (0.00ns)   --->   "%sext_ln813_2690 = sext i14 %add_ln813_5997"   --->   Operation 5505 'sext' 'sext_ln813_2690' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5506 [1/1] (0.76ns)   --->   "%add_ln813_5998 = add i15 %sext_ln813_2690, i15 %sext_ln17_2679"   --->   Operation 5506 'add' 'add_ln813_5998' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5507 [1/1] (0.75ns)   --->   "%add_ln813_6002 = add i14 %sext_ln17_2031, i14 %sext_ln17_2104"   --->   Operation 5507 'add' 'add_ln813_6002' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5508 [1/1] (0.00ns)   --->   "%sext_ln813_2692 = sext i14 %add_ln813_6002"   --->   Operation 5508 'sext' 'sext_ln813_2692' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5509 [1/1] (0.75ns)   --->   "%add_ln813_6003 = add i14 %sext_ln17_2115, i14 %sext_ln17_2270"   --->   Operation 5509 'add' 'add_ln813_6003' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5510 [1/1] (0.00ns)   --->   "%sext_ln813_2693 = sext i14 %add_ln813_6003"   --->   Operation 5510 'sext' 'sext_ln813_2693' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5511 [1/1] (0.76ns)   --->   "%add_ln813_6004 = add i15 %sext_ln813_2693, i15 %sext_ln813_2692"   --->   Operation 5511 'add' 'add_ln813_6004' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5512 [1/1] (0.75ns)   --->   "%add_ln813_6005 = add i14 %sext_ln17_2347, i14 %sext_ln17_2514"   --->   Operation 5512 'add' 'add_ln813_6005' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5513 [1/1] (0.75ns)   --->   "%add_ln813_6006 = add i14 %sext_ln17_2618, i14 %sext_ln17_2651"   --->   Operation 5513 'add' 'add_ln813_6006' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5514 [1/1] (0.00ns)   --->   "%sext_ln813_2696 = sext i14 %add_ln813_6006"   --->   Operation 5514 'sext' 'sext_ln813_2696' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5515 [1/1] (0.76ns)   --->   "%add_ln813_6007 = add i15 %sext_ln813_2696, i15 %sext_ln17_2575"   --->   Operation 5515 'add' 'add_ln813_6007' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5516 [1/1] (0.74ns)   --->   "%add_ln813_6010 = add i13 %sext_ln17_2285, i13 %sext_ln17_2316"   --->   Operation 5516 'add' 'add_ln813_6010' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5517 [1/1] (0.00ns)   --->   "%sext_ln813_2698 = sext i13 %add_ln813_6010"   --->   Operation 5517 'sext' 'sext_ln813_2698' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5518 [1/1] (0.74ns)   --->   "%add_ln813_6011 = add i13 %sext_ln17_2353, i13 %sext_ln17_2528"   --->   Operation 5518 'add' 'add_ln813_6011' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5519 [1/1] (0.00ns)   --->   "%sext_ln813_2699 = sext i13 %add_ln813_6011"   --->   Operation 5519 'sext' 'sext_ln813_2699' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5520 [1/1] (0.75ns)   --->   "%add_ln813_6012 = add i14 %sext_ln813_2699, i14 %sext_ln813_2698"   --->   Operation 5520 'add' 'add_ln813_6012' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5521 [1/1] (0.74ns)   --->   "%add_ln813_6013 = add i13 %sext_ln17_2668, i13 %sext_ln17_2672"   --->   Operation 5521 'add' 'add_ln813_6013' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5522 [1/1] (0.00ns)   --->   "%sext_ln813_2701 = sext i13 %add_ln813_6013"   --->   Operation 5522 'sext' 'sext_ln813_2701' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5523 [1/1] (0.73ns)   --->   "%add_ln813_6014 = add i12 %sext_ln17_2036, i12 128"   --->   Operation 5523 'add' 'add_ln813_6014' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5524 [1/1] (0.00ns)   --->   "%sext_ln813_2702 = sext i12 %add_ln813_6014"   --->   Operation 5524 'sext' 'sext_ln813_2702' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5525 [1/1] (0.74ns)   --->   "%add_ln813_6015 = add i13 %sext_ln813_2702, i13 %sext_ln17_1920"   --->   Operation 5525 'add' 'add_ln813_6015' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5526 [1/1] (0.00ns)   --->   "%sext_ln813_2703 = sext i13 %add_ln813_6015"   --->   Operation 5526 'sext' 'sext_ln813_2703' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5527 [1/1] (0.75ns)   --->   "%add_ln813_6016 = add i14 %sext_ln813_2703, i14 %sext_ln813_2701"   --->   Operation 5527 'add' 'add_ln813_6016' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5528 [1/1] (0.75ns)   --->   "%add_ln813_6021 = add i14 %sext_ln17_317, i14 320"   --->   Operation 5528 'add' 'add_ln813_6021' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5529 [1/1] (0.00ns)   --->   "%sext_ln813_2706 = sext i14 %add_ln813_6021"   --->   Operation 5529 'sext' 'sext_ln813_2706' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5530 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6022 = add i16 %mult_V_3767, i16 %sext_ln818_976"   --->   Operation 5530 'add' 'add_ln813_6022' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5531 [1/1] (0.77ns)   --->   "%add_ln813_6023 = add i16 %sext_ln818_1019, i16 %sext_ln818_1055"   --->   Operation 5531 'add' 'add_ln813_6023' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5532 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6024 = add i16 %add_ln813_6023, i16 %add_ln813_6022"   --->   Operation 5532 'add' 'add_ln813_6024' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5533 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6025 = add i16 %sext_ln818_1129, i16 %sext_ln818_1158"   --->   Operation 5533 'add' 'add_ln813_6025' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5534 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6026 = add i16 %sext_ln818_1177, i16 %sext_ln818_1230"   --->   Operation 5534 'add' 'add_ln813_6026' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5535 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6027 = add i16 %add_ln813_6026, i16 %sext_ln818_1164"   --->   Operation 5535 'add' 'add_ln813_6027' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5536 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6028 = add i16 %add_ln813_6027, i16 %add_ln813_6025"   --->   Operation 5536 'add' 'add_ln813_6028' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5537 [1/1] (0.77ns)   --->   "%add_ln813_6030 = add i16 %sext_ln818_1259, i16 %sext_ln818_1263"   --->   Operation 5537 'add' 'add_ln813_6030' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5538 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6033 = add i16 %sext_ln818_1299, i16 %sext_ln818_1319"   --->   Operation 5538 'add' 'add_ln813_6033' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5539 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6034 = add i16 %sext_ln818_1329, i16 %sext_ln818_1360"   --->   Operation 5539 'add' 'add_ln813_6034' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5540 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6035 = add i16 %add_ln813_6034, i16 %sext_ln818_1322"   --->   Operation 5540 'add' 'add_ln813_6035' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5541 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6036 = add i16 %add_ln813_6035, i16 %add_ln813_6033"   --->   Operation 5541 'add' 'add_ln813_6036' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5542 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6039 = add i16 %sext_ln818_1376, i16 %sext_ln818_1386"   --->   Operation 5542 'add' 'add_ln813_6039' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5543 [1/1] (0.76ns)   --->   "%add_ln813_6040 = add i15 %sext_ln813_2706, i15 %sext_ln17_1903"   --->   Operation 5543 'add' 'add_ln813_6040' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5544 [1/1] (0.00ns)   --->   "%sext_ln813_2707 = sext i15 %add_ln813_6040"   --->   Operation 5544 'sext' 'sext_ln813_2707' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5545 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6041 = add i16 %sext_ln813_2707, i16 %add_ln813_6039"   --->   Operation 5545 'add' 'add_ln813_6041' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5546 [1/1] (0.76ns)   --->   "%add_ln813_6042 = add i15 %sext_ln17_1913, i15 %sext_ln17_1921"   --->   Operation 5546 'add' 'add_ln813_6042' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5547 [1/1] (0.00ns)   --->   "%sext_ln813_2708 = sext i15 %add_ln813_6042"   --->   Operation 5547 'sext' 'sext_ln813_2708' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5548 [1/1] (0.76ns)   --->   "%add_ln813_6043 = add i15 %sext_ln17_1936, i15 %sext_ln17_1943"   --->   Operation 5548 'add' 'add_ln813_6043' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5549 [1/1] (0.00ns)   --->   "%sext_ln813_2709 = sext i15 %add_ln813_6043"   --->   Operation 5549 'sext' 'sext_ln813_2709' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5550 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6044 = add i16 %sext_ln813_2709, i16 %sext_ln818_915"   --->   Operation 5550 'add' 'add_ln813_6044' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5551 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6045 = add i16 %add_ln813_6044, i16 %sext_ln813_2708"   --->   Operation 5551 'add' 'add_ln813_6045' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5552 [1/1] (0.76ns)   --->   "%add_ln813_6047 = add i15 %sext_ln17_1964, i15 %sext_ln17_2014"   --->   Operation 5552 'add' 'add_ln813_6047' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5553 [1/1] (0.76ns)   --->   "%add_ln813_6048 = add i15 %sext_ln17_2097, i15 %sext_ln17_2112"   --->   Operation 5553 'add' 'add_ln813_6048' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5554 [1/1] (0.76ns)   --->   "%add_ln813_6051 = add i15 %sext_ln17_2116, i15 %sext_ln17_2166"   --->   Operation 5554 'add' 'add_ln813_6051' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5555 [1/1] (0.00ns)   --->   "%sext_ln813_2712 = sext i15 %add_ln813_6051"   --->   Operation 5555 'sext' 'sext_ln813_2712' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5556 [1/1] (0.76ns)   --->   "%add_ln813_6052 = add i15 %sext_ln17_2202, i15 %sext_ln17_2207"   --->   Operation 5556 'add' 'add_ln813_6052' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5557 [1/1] (0.00ns)   --->   "%sext_ln813_2713 = sext i15 %add_ln813_6052"   --->   Operation 5557 'sext' 'sext_ln813_2713' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5558 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6053 = add i16 %sext_ln813_2713, i16 %sext_ln818_1107"   --->   Operation 5558 'add' 'add_ln813_6053' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5559 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6054 = add i16 %add_ln813_6053, i16 %sext_ln813_2712"   --->   Operation 5559 'add' 'add_ln813_6054' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5560 [1/1] (0.76ns)   --->   "%add_ln813_6058 = add i15 %sext_ln17_2225, i15 %sext_ln17_2257"   --->   Operation 5560 'add' 'add_ln813_6058' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5561 [1/1] (0.76ns)   --->   "%add_ln813_6059 = add i15 %sext_ln17_2265, i15 %sext_ln17_2282"   --->   Operation 5561 'add' 'add_ln813_6059' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5562 [1/1] (0.76ns)   --->   "%add_ln813_6061 = add i15 %sext_ln17_2286, i15 %sext_ln17_2337"   --->   Operation 5562 'add' 'add_ln813_6061' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5563 [1/1] (0.76ns)   --->   "%add_ln813_6062 = add i15 %sext_ln17_2379, i15 %sext_ln17_2414"   --->   Operation 5563 'add' 'add_ln813_6062' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5564 [1/1] (0.76ns)   --->   "%add_ln813_6066 = add i15 %sext_ln17_2433, i15 %sext_ln17_2466"   --->   Operation 5564 'add' 'add_ln813_6066' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5565 [1/1] (0.76ns)   --->   "%add_ln813_6067 = add i15 %sext_ln17_2474, i15 %sext_ln17_2507"   --->   Operation 5565 'add' 'add_ln813_6067' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5566 [1/1] (0.76ns)   --->   "%add_ln813_6069 = add i15 %sext_ln17_2524, i15 %sext_ln17_2594"   --->   Operation 5566 'add' 'add_ln813_6069' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5567 [1/1] (0.00ns)   --->   "%sext_ln813_2720 = sext i15 %add_ln813_6069"   --->   Operation 5567 'sext' 'sext_ln813_2720' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5568 [1/1] (0.75ns)   --->   "%add_ln813_6070 = add i14 %sext_ln17_2018, i14 %sext_ln17_2047"   --->   Operation 5568 'add' 'add_ln813_6070' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5569 [1/1] (0.00ns)   --->   "%sext_ln813_2721 = sext i14 %add_ln813_6070"   --->   Operation 5569 'sext' 'sext_ln813_2721' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5570 [1/1] (0.76ns)   --->   "%add_ln813_6071 = add i15 %sext_ln813_2721, i15 %sext_ln17_1995"   --->   Operation 5570 'add' 'add_ln813_6071' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5571 [1/1] (0.00ns)   --->   "%sext_ln813_2722 = sext i15 %add_ln813_6071"   --->   Operation 5571 'sext' 'sext_ln813_2722' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5572 [1/1] (0.77ns)   --->   "%add_ln813_6072 = add i16 %sext_ln813_2722, i16 %sext_ln813_2720"   --->   Operation 5572 'add' 'add_ln813_6072' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5573 [1/1] (0.75ns)   --->   "%add_ln813_6075 = add i14 %sext_ln17_2075, i14 %sext_ln17_2231"   --->   Operation 5573 'add' 'add_ln813_6075' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5574 [1/1] (0.00ns)   --->   "%sext_ln813_2723 = sext i14 %add_ln813_6075"   --->   Operation 5574 'sext' 'sext_ln813_2723' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5575 [1/1] (0.75ns)   --->   "%add_ln813_6076 = add i14 %sext_ln17_2343, i14 %sext_ln17_2388"   --->   Operation 5575 'add' 'add_ln813_6076' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5576 [1/1] (0.00ns)   --->   "%sext_ln813_2724 = sext i14 %add_ln813_6076"   --->   Operation 5576 'sext' 'sext_ln813_2724' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5577 [1/1] (0.76ns)   --->   "%add_ln813_6077 = add i15 %sext_ln813_2724, i15 %sext_ln813_2723"   --->   Operation 5577 'add' 'add_ln813_6077' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5578 [1/1] (0.75ns)   --->   "%add_ln813_6078 = add i14 %sext_ln17_2426, i14 %sext_ln17_2480"   --->   Operation 5578 'add' 'add_ln813_6078' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5579 [1/1] (0.75ns)   --->   "%add_ln813_6079 = add i14 %sext_ln17_2636, i14 %sext_ln17_2641"   --->   Operation 5579 'add' 'add_ln813_6079' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5580 [1/1] (0.00ns)   --->   "%sext_ln813_2727 = sext i14 %add_ln813_6079"   --->   Operation 5580 'sext' 'sext_ln813_2727' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5581 [1/1] (0.76ns)   --->   "%add_ln813_6080 = add i15 %sext_ln813_2727, i15 %sext_ln17_2538"   --->   Operation 5581 'add' 'add_ln813_6080' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5582 [1/1] (0.74ns)   --->   "%add_ln813_6083 = add i13 %sext_ln17_2002, i13 %sext_ln17_2179"   --->   Operation 5582 'add' 'add_ln813_6083' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5583 [1/1] (0.74ns)   --->   "%add_ln813_6084 = add i13 %sext_ln17_2219, i13 %sext_ln17_2251"   --->   Operation 5583 'add' 'add_ln813_6084' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5584 [1/1] (0.00ns)   --->   "%sext_ln813_2730 = sext i13 %add_ln813_6084"   --->   Operation 5584 'sext' 'sext_ln813_2730' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5585 [1/1] (0.75ns)   --->   "%add_ln813_6085 = add i14 %sext_ln813_2730, i14 %sext_ln17_2195"   --->   Operation 5585 'add' 'add_ln813_6085' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5586 [1/1] (0.74ns)   --->   "%add_ln813_6087 = add i13 %sext_ln17_2320, i13 %sext_ln17_2468"   --->   Operation 5586 'add' 'add_ln813_6087' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5587 [1/1] (0.00ns)   --->   "%sext_ln813_2733 = sext i13 %add_ln813_6087"   --->   Operation 5587 'sext' 'sext_ln813_2733' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5588 [1/1] (0.74ns)   --->   "%add_ln813_6088 = add i13 %sext_ln17_2619, i13 %sext_ln17_2632"   --->   Operation 5588 'add' 'add_ln813_6088' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5589 [1/1] (0.00ns)   --->   "%sext_ln813_2734 = sext i13 %add_ln813_6088"   --->   Operation 5589 'sext' 'sext_ln813_2734' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5590 [1/1] (0.75ns)   --->   "%add_ln813_6089 = add i14 %sext_ln813_2734, i14 %sext_ln17_2577"   --->   Operation 5590 'add' 'add_ln813_6089' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5591 [1/1] (0.00ns)   --->   "%sext_ln813_2735 = sext i14 %add_ln813_6089"   --->   Operation 5591 'sext' 'sext_ln813_2735' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5592 [1/1] (0.76ns)   --->   "%add_ln813_6090 = add i15 %sext_ln813_2735, i15 %sext_ln813_2733"   --->   Operation 5592 'add' 'add_ln813_6090' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5593 [1/1] (0.74ns)   --->   "%add_ln813_6095 = add i13 %sext_ln17, i13 256"   --->   Operation 5593 'add' 'add_ln813_6095' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5594 [1/1] (0.00ns)   --->   "%sext_ln813_240 = sext i13 %add_ln813_6095"   --->   Operation 5594 'sext' 'sext_ln813_240' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5595 [1/1] (0.75ns)   --->   "%add_ln813_6096 = add i14 %sext_ln813_240, i14 %sext_ln17_318"   --->   Operation 5595 'add' 'add_ln813_6096' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5596 [1/1] (0.00ns)   --->   "%sext_ln813_2737 = sext i14 %add_ln813_6096"   --->   Operation 5596 'sext' 'sext_ln813_2737' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5597 [1/1] (0.77ns)   --->   "%add_ln813_6098 = add i16 %sext_ln818_1018, i16 %sext_ln818_1064"   --->   Operation 5597 'add' 'add_ln813_6098' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5598 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6100 = add i16 %sext_ln818_1068, i16 %sext_ln818_1157"   --->   Operation 5598 'add' 'add_ln813_6100' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5599 [1/1] (0.77ns)   --->   "%add_ln813_6101 = add i16 %sext_ln818_1165, i16 %sext_ln818_1175"   --->   Operation 5599 'add' 'add_ln813_6101' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5600 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6102 = add i16 %add_ln813_6101, i16 %add_ln813_6100"   --->   Operation 5600 'add' 'add_ln813_6102' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5601 [1/1] (0.77ns)   --->   "%add_ln813_6105 = add i16 %sext_ln818_1363, i16 %sext_ln818_1378"   --->   Operation 5601 'add' 'add_ln813_6105' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5602 [1/1] (0.76ns)   --->   "%add_ln813_6107 = add i15 %sext_ln813_2737, i15 %sext_ln17_1906"   --->   Operation 5602 'add' 'add_ln813_6107' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5603 [1/1] (0.76ns)   --->   "%add_ln813_6108 = add i15 %sext_ln17_1988, i15 %sext_ln17_2011"   --->   Operation 5603 'add' 'add_ln813_6108' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5604 [1/1] (0.76ns)   --->   "%add_ln813_6113 = add i15 %sext_ln17_2042, i15 %sext_ln17_2065"   --->   Operation 5604 'add' 'add_ln813_6113' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5605 [1/1] (0.00ns)   --->   "%sext_ln813_2740 = sext i15 %add_ln813_6113"   --->   Operation 5605 'sext' 'sext_ln813_2740' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5606 [1/1] (0.76ns)   --->   "%add_ln813_6114 = add i15 %sext_ln17_2087, i15 %sext_ln17_2096"   --->   Operation 5606 'add' 'add_ln813_6114' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5607 [1/1] (0.00ns)   --->   "%sext_ln813_2741 = sext i15 %add_ln813_6114"   --->   Operation 5607 'sext' 'sext_ln813_2741' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5608 [1/1] (0.77ns)   --->   "%add_ln813_6115 = add i16 %sext_ln813_2741, i16 %sext_ln813_2740"   --->   Operation 5608 'add' 'add_ln813_6115' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5609 [1/1] (0.76ns)   --->   "%add_ln813_6116 = add i15 %sext_ln17_2098, i15 %sext_ln17_2138"   --->   Operation 5609 'add' 'add_ln813_6116' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5610 [1/1] (0.00ns)   --->   "%sext_ln813_2742 = sext i15 %add_ln813_6116"   --->   Operation 5610 'sext' 'sext_ln813_2742' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5611 [1/1] (0.76ns)   --->   "%add_ln813_6117 = add i15 %sext_ln17_2176, i15 %sext_ln17_2181"   --->   Operation 5611 'add' 'add_ln813_6117' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5612 [1/1] (0.00ns)   --->   "%sext_ln813_2743 = sext i15 %add_ln813_6117"   --->   Operation 5612 'sext' 'sext_ln813_2743' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5613 [1/1] (0.77ns)   --->   "%add_ln813_6118 = add i16 %sext_ln813_2743, i16 %sext_ln813_2742"   --->   Operation 5613 'add' 'add_ln813_6118' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5614 [1/1] (0.76ns)   --->   "%add_ln813_6120 = add i15 %sext_ln17_2211, i15 %sext_ln17_2225"   --->   Operation 5614 'add' 'add_ln813_6120' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5615 [1/1] (0.76ns)   --->   "%add_ln813_6121 = add i15 %sext_ln17_2234, i15 %sext_ln17_2294"   --->   Operation 5615 'add' 'add_ln813_6121' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5616 [1/1] (0.76ns)   --->   "%add_ln813_6123 = add i15 %sext_ln17_2336, i15 %sext_ln17_2352"   --->   Operation 5616 'add' 'add_ln813_6123' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5617 [1/1] (0.76ns)   --->   "%add_ln813_6124 = add i15 %sext_ln17_2379, i15 %sext_ln17_2391"   --->   Operation 5617 'add' 'add_ln813_6124' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5618 [1/1] (0.76ns)   --->   "%add_ln813_6131 = add i15 %sext_ln17_2451, i15 %sext_ln17_2462"   --->   Operation 5618 'add' 'add_ln813_6131' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5619 [1/1] (0.76ns)   --->   "%add_ln813_6133 = add i15 %sext_ln17_2484, i15 %sext_ln17_2490"   --->   Operation 5619 'add' 'add_ln813_6133' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5620 [1/1] (0.00ns)   --->   "%sext_ln813_2750 = sext i15 %add_ln813_6133"   --->   Operation 5620 'sext' 'sext_ln813_2750' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5621 [1/1] (0.76ns)   --->   "%add_ln813_6134 = add i15 %sext_ln17_2515, i15 %sext_ln17_2523"   --->   Operation 5621 'add' 'add_ln813_6134' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5622 [1/1] (0.00ns)   --->   "%sext_ln813_2751 = sext i15 %add_ln813_6134"   --->   Operation 5622 'sext' 'sext_ln813_2751' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5623 [1/1] (0.77ns)   --->   "%add_ln813_6135 = add i16 %sext_ln813_2751, i16 %sext_ln813_2750"   --->   Operation 5623 'add' 'add_ln813_6135' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5624 [1/1] (0.76ns)   --->   "%add_ln813_6137 = add i15 %sext_ln17_2582, i15 %sext_ln17_2591"   --->   Operation 5624 'add' 'add_ln813_6137' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5625 [1/1] (0.76ns)   --->   "%add_ln813_6138 = add i15 %sext_ln17_2617, i15 %sext_ln17_2626"   --->   Operation 5625 'add' 'add_ln813_6138' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5626 [1/1] (0.76ns)   --->   "%add_ln813_6140 = add i15 %sext_ln17_2634, i15 %sext_ln17_2639"   --->   Operation 5626 'add' 'add_ln813_6140' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5627 [1/1] (0.75ns)   --->   "%add_ln813_6141 = add i14 %sext_ln17_1927, i14 %sext_ln17_1966"   --->   Operation 5627 'add' 'add_ln813_6141' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5628 [1/1] (0.00ns)   --->   "%sext_ln813_2755 = sext i14 %add_ln813_6141"   --->   Operation 5628 'sext' 'sext_ln813_2755' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5629 [1/1] (0.76ns)   --->   "%add_ln813_6142 = add i15 %sext_ln813_2755, i15 %sext_ln17_1916"   --->   Operation 5629 'add' 'add_ln813_6142' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5630 [1/1] (0.75ns)   --->   "%add_ln813_6146 = add i14 %sext_ln17_2030, i14 %sext_ln17_2031"   --->   Operation 5630 'add' 'add_ln813_6146' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5631 [1/1] (0.00ns)   --->   "%sext_ln813_2757 = sext i14 %add_ln813_6146"   --->   Operation 5631 'sext' 'sext_ln813_2757' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5632 [1/1] (0.75ns)   --->   "%add_ln813_6147 = add i14 %sext_ln17_2060, i14 %sext_ln17_2075"   --->   Operation 5632 'add' 'add_ln813_6147' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5633 [1/1] (0.00ns)   --->   "%sext_ln813_2758 = sext i14 %add_ln813_6147"   --->   Operation 5633 'sext' 'sext_ln813_2758' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5634 [1/1] (0.76ns)   --->   "%add_ln813_6148 = add i15 %sext_ln813_2758, i15 %sext_ln813_2757"   --->   Operation 5634 'add' 'add_ln813_6148' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5635 [1/1] (0.75ns)   --->   "%add_ln813_6149 = add i14 %sext_ln17_2205, i14 %sext_ln17_2242"   --->   Operation 5635 'add' 'add_ln813_6149' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5636 [1/1] (0.75ns)   --->   "%add_ln813_6150 = add i14 %sext_ln17_2470, i14 %sext_ln17_2612"   --->   Operation 5636 'add' 'add_ln813_6150' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5637 [1/1] (0.00ns)   --->   "%sext_ln813_2761 = sext i14 %add_ln813_6150"   --->   Operation 5637 'sext' 'sext_ln813_2761' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5638 [1/1] (0.76ns)   --->   "%add_ln813_6151 = add i15 %sext_ln813_2761, i15 %sext_ln17_2467"   --->   Operation 5638 'add' 'add_ln813_6151' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5639 [1/1] (0.75ns)   --->   "%add_ln813_6154 = add i14 %sext_ln17_2644, i14 %sext_ln17_2681"   --->   Operation 5639 'add' 'add_ln813_6154' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5640 [1/1] (0.00ns)   --->   "%sext_ln813_2763 = sext i14 %add_ln813_6154"   --->   Operation 5640 'sext' 'sext_ln813_2763' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5641 [1/1] (0.74ns)   --->   "%add_ln813_6155 = add i13 %sext_ln17_1956, i13 %sext_ln17_2017"   --->   Operation 5641 'add' 'add_ln813_6155' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5642 [1/1] (0.00ns)   --->   "%sext_ln813_2764 = sext i13 %add_ln813_6155"   --->   Operation 5642 'sext' 'sext_ln813_2764' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5643 [1/1] (0.76ns)   --->   "%add_ln813_6156 = add i15 %sext_ln813_2764, i15 %sext_ln813_2763"   --->   Operation 5643 'add' 'add_ln813_6156' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5644 [1/1] (0.74ns)   --->   "%add_ln813_6157 = add i13 %sext_ln17_2170, i13 %sext_ln17_2191"   --->   Operation 5644 'add' 'add_ln813_6157' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5645 [1/1] (0.00ns)   --->   "%sext_ln813_2766 = sext i13 %add_ln813_6157"   --->   Operation 5645 'sext' 'sext_ln813_2766' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5646 [1/1] (0.73ns)   --->   "%add_ln813_6158 = add i12 %sext_ln17_2335, i12 %sext_ln17_2368"   --->   Operation 5646 'add' 'add_ln813_6158' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5647 [1/1] (0.00ns)   --->   "%sext_ln813_2767 = sext i12 %add_ln813_6158"   --->   Operation 5647 'sext' 'sext_ln813_2767' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5648 [1/1] (0.74ns)   --->   "%add_ln813_6159 = add i13 %sext_ln813_2767, i13 %sext_ln17_2550"   --->   Operation 5648 'add' 'add_ln813_6159' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5649 [1/1] (0.00ns)   --->   "%sext_ln813_2768 = sext i13 %add_ln813_6159"   --->   Operation 5649 'sext' 'sext_ln813_2768' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5650 [1/1] (0.75ns)   --->   "%add_ln813_6160 = add i14 %sext_ln813_2768, i14 %sext_ln813_2766"   --->   Operation 5650 'add' 'add_ln813_6160' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5651 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6166 = add i16 %sext_ln818_1005, i16 %sext_ln818_1051"   --->   Operation 5651 'add' 'add_ln813_6166' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5652 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6167 = add i16 %add_ln813_6166, i16 %sext_ln818_960"   --->   Operation 5652 'add' 'add_ln813_6167' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5653 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6169 = add i16 %sext_ln818_1080, i16 %sext_ln818_1127"   --->   Operation 5653 'add' 'add_ln813_6169' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5654 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6170 = add i16 %sext_ln818_1152, i16 %sext_ln818_1158"   --->   Operation 5654 'add' 'add_ln813_6170' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5655 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6171 = add i16 %add_ln813_6170, i16 %sext_ln818_1134"   --->   Operation 5655 'add' 'add_ln813_6171' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5656 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6172 = add i16 %add_ln813_6171, i16 %add_ln813_6169"   --->   Operation 5656 'add' 'add_ln813_6172' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5657 [1/1] (0.77ns)   --->   "%add_ln813_6174 = add i16 %sext_ln818_1183, i16 %sext_ln818_1200"   --->   Operation 5657 'add' 'add_ln813_6174' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5658 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6175 = add i16 %sext_ln818_1227, i16 %sext_ln818_1302"   --->   Operation 5658 'add' 'add_ln813_6175' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5659 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6176 = add i16 %add_ln813_6175, i16 %sext_ln818_1207"   --->   Operation 5659 'add' 'add_ln813_6176' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5660 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6178 = add i16 %sext_ln818_1310, i16 %sext_ln818_1324"   --->   Operation 5660 'add' 'add_ln813_6178' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5661 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6179 = add i16 %sext_ln818_1365, i16 %sext_ln818_1379"   --->   Operation 5661 'add' 'add_ln813_6179' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5662 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6180 = add i16 %add_ln813_6179, i16 %sext_ln818_1358"   --->   Operation 5662 'add' 'add_ln813_6180' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5663 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6181 = add i16 %add_ln813_6180, i16 %add_ln813_6178"   --->   Operation 5663 'add' 'add_ln813_6181' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5664 [1/1] (0.76ns)   --->   "%add_ln813_6184 = add i15 %sext_ln17_1936, i15 %sext_ln17_1963"   --->   Operation 5664 'add' 'add_ln813_6184' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5665 [1/1] (0.00ns)   --->   "%sext_ln813_2770 = sext i15 %add_ln813_6184"   --->   Operation 5665 'sext' 'sext_ln813_2770' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5666 [1/1] (0.76ns)   --->   "%add_ln813_6185 = add i15 %sext_ln17_2015, i15 %sext_ln17_2028"   --->   Operation 5666 'add' 'add_ln813_6185' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5667 [1/1] (0.00ns)   --->   "%sext_ln813_2771 = sext i15 %add_ln813_6185"   --->   Operation 5667 'sext' 'sext_ln813_2771' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5668 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6186 = add i16 %sext_ln813_2771, i16 %sext_ln818_951"   --->   Operation 5668 'add' 'add_ln813_6186' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5669 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6187 = add i16 %add_ln813_6186, i16 %sext_ln813_2770"   --->   Operation 5669 'add' 'add_ln813_6187' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5670 [1/1] (0.76ns)   --->   "%add_ln813_6188 = add i15 %sext_ln17_2032, i15 %sext_ln17_2059"   --->   Operation 5670 'add' 'add_ln813_6188' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5671 [1/1] (0.00ns)   --->   "%sext_ln813_2772 = sext i15 %add_ln813_6188"   --->   Operation 5671 'sext' 'sext_ln813_2772' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5672 [1/1] (0.76ns)   --->   "%add_ln813_6189 = add i15 %sext_ln17_2069, i15 %sext_ln17_2114"   --->   Operation 5672 'add' 'add_ln813_6189' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5673 [1/1] (0.00ns)   --->   "%sext_ln813_2773 = sext i15 %add_ln813_6189"   --->   Operation 5673 'sext' 'sext_ln813_2773' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5674 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6190 = add i16 %sext_ln813_2773, i16 %sext_ln818_1026"   --->   Operation 5674 'add' 'add_ln813_6190' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5675 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6191 = add i16 %add_ln813_6190, i16 %sext_ln813_2772"   --->   Operation 5675 'add' 'add_ln813_6191' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5676 [1/1] (0.76ns)   --->   "%add_ln813_6193 = add i15 %sext_ln17_2167, i15 %sext_ln17_2176"   --->   Operation 5676 'add' 'add_ln813_6193' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5677 [1/1] (0.76ns)   --->   "%add_ln813_6194 = add i15 %sext_ln17_2186, i15 %sext_ln17_2194"   --->   Operation 5677 'add' 'add_ln813_6194' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5678 [1/1] (0.00ns)   --->   "%sext_ln813_2775 = sext i15 %add_ln813_6194"   --->   Operation 5678 'sext' 'sext_ln813_2775' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5679 [1/1] (0.77ns)   --->   "%add_ln813_6195 = add i16 %sext_ln813_2775, i16 %sext_ln818_1100"   --->   Operation 5679 'add' 'add_ln813_6195' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5680 [1/1] (0.76ns)   --->   "%add_ln813_6197 = add i15 %sext_ln17_2249, i15 %sext_ln17_2268"   --->   Operation 5680 'add' 'add_ln813_6197' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5681 [1/1] (0.00ns)   --->   "%sext_ln813_2776 = sext i15 %add_ln813_6197"   --->   Operation 5681 'sext' 'sext_ln813_2776' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5682 [1/1] (0.76ns)   --->   "%add_ln813_6198 = add i15 %sext_ln17_2296, i15 %sext_ln17_2308"   --->   Operation 5682 'add' 'add_ln813_6198' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5683 [1/1] (0.00ns)   --->   "%sext_ln813_2777 = sext i15 %add_ln813_6198"   --->   Operation 5683 'sext' 'sext_ln813_2777' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5684 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6199 = add i16 %sext_ln813_2777, i16 %sext_ln818_1148"   --->   Operation 5684 'add' 'add_ln813_6199' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5685 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6200 = add i16 %add_ln813_6199, i16 %sext_ln813_2776"   --->   Operation 5685 'add' 'add_ln813_6200' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5686 [1/1] (0.76ns)   --->   "%add_ln813_6204 = add i15 %sext_ln17_2311, i15 %sext_ln17_2325"   --->   Operation 5686 'add' 'add_ln813_6204' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5687 [1/1] (0.76ns)   --->   "%add_ln813_6205 = add i15 %sext_ln17_2369, i15 %sext_ln17_2377"   --->   Operation 5687 'add' 'add_ln813_6205' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5688 [1/1] (0.76ns)   --->   "%add_ln813_6208 = add i15 %sext_ln17_2490, i15 %sext_ln17_2515"   --->   Operation 5688 'add' 'add_ln813_6208' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5689 [1/1] (0.76ns)   --->   "%add_ln813_6209 = add i15 %sext_ln17_2558, i15 %sext_ln17_2570"   --->   Operation 5689 'add' 'add_ln813_6209' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5690 [1/1] (0.76ns)   --->   "%add_ln813_6213 = add i15 %sext_ln17_2592, i15 %sext_ln17_2598"   --->   Operation 5690 'add' 'add_ln813_6213' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5691 [1/1] (0.76ns)   --->   "%add_ln813_6214 = add i15 %sext_ln17_2650, i15 %sext_ln17_2680"   --->   Operation 5691 'add' 'add_ln813_6214' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5692 [1/1] (0.00ns)   --->   "%sext_ln813_2783 = sext i15 %add_ln813_6214"   --->   Operation 5692 'sext' 'sext_ln813_2783' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5693 [1/1] (0.77ns)   --->   "%add_ln813_6215 = add i16 %sext_ln813_2783, i16 %sext_ln818_1348"   --->   Operation 5693 'add' 'add_ln813_6215' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5694 [1/1] (0.75ns)   --->   "%add_ln813_6217 = add i14 %sext_ln17_1902, i14 %sext_ln17_1905"   --->   Operation 5694 'add' 'add_ln813_6217' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5695 [1/1] (0.75ns)   --->   "%add_ln813_6218 = add i14 %sext_ln17_1993, i14 %sext_ln17_2047"   --->   Operation 5695 'add' 'add_ln813_6218' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5696 [1/1] (0.00ns)   --->   "%sext_ln813_2785 = sext i14 %add_ln813_6218"   --->   Operation 5696 'sext' 'sext_ln813_2785' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5697 [1/1] (0.76ns)   --->   "%add_ln813_6219 = add i15 %sext_ln813_2785, i15 %sext_ln17_1911"   --->   Operation 5697 'add' 'add_ln813_6219' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5698 [1/1] (0.75ns)   --->   "%add_ln813_6223 = add i14 %sext_ln17_2110, i14 %sext_ln17_2126"   --->   Operation 5698 'add' 'add_ln813_6223' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5699 [1/1] (0.00ns)   --->   "%sext_ln813_2787 = sext i14 %add_ln813_6223"   --->   Operation 5699 'sext' 'sext_ln813_2787' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5700 [1/1] (0.75ns)   --->   "%add_ln813_6224 = add i14 %sext_ln17_2364, i14 %sext_ln17_2464"   --->   Operation 5700 'add' 'add_ln813_6224' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5701 [1/1] (0.00ns)   --->   "%sext_ln813_2788 = sext i14 %add_ln813_6224"   --->   Operation 5701 'sext' 'sext_ln813_2788' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5702 [1/1] (0.76ns)   --->   "%add_ln813_6225 = add i15 %sext_ln813_2788, i15 %sext_ln17_2317"   --->   Operation 5702 'add' 'add_ln813_6225' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5703 [1/1] (0.00ns)   --->   "%sext_ln813_2789 = sext i15 %add_ln813_6225"   --->   Operation 5703 'sext' 'sext_ln813_2789' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5704 [1/1] (0.77ns)   --->   "%add_ln813_6226 = add i16 %sext_ln813_2789, i16 %sext_ln813_2787"   --->   Operation 5704 'add' 'add_ln813_6226' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5705 [1/1] (0.75ns)   --->   "%add_ln813_6227 = add i14 %sext_ln17_2497, i14 %sext_ln17_2503"   --->   Operation 5705 'add' 'add_ln813_6227' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5706 [1/1] (0.75ns)   --->   "%add_ln813_6228 = add i14 %sext_ln17_2616, i14 %sext_ln17_1967"   --->   Operation 5706 'add' 'add_ln813_6228' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5707 [1/1] (0.00ns)   --->   "%sext_ln813_2791 = sext i14 %add_ln813_6228"   --->   Operation 5707 'sext' 'sext_ln813_2791' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5708 [1/1] (0.76ns)   --->   "%add_ln813_6229 = add i15 %sext_ln813_2791, i15 %sext_ln17_2552"   --->   Operation 5708 'add' 'add_ln813_6229' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5709 [1/1] (0.74ns)   --->   "%add_ln813_6232 = add i13 %sext_ln17_1979, i13 %sext_ln17_2079"   --->   Operation 5709 'add' 'add_ln813_6232' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5710 [1/1] (0.00ns)   --->   "%sext_ln813_2793 = sext i13 %add_ln813_6232"   --->   Operation 5710 'sext' 'sext_ln813_2793' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5711 [1/1] (0.74ns)   --->   "%add_ln813_6233 = add i13 %sext_ln17_2340, i13 %sext_ln17_2445"   --->   Operation 5711 'add' 'add_ln813_6233' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5712 [1/1] (0.00ns)   --->   "%sext_ln813_2794 = sext i13 %add_ln813_6233"   --->   Operation 5712 'sext' 'sext_ln813_2794' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5713 [1/1] (0.75ns)   --->   "%add_ln813_6234 = add i14 %sext_ln813_2794, i14 %sext_ln17_2157"   --->   Operation 5713 'add' 'add_ln813_6234' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5714 [1/1] (0.00ns)   --->   "%sext_ln813_2795 = sext i14 %add_ln813_6234"   --->   Operation 5714 'sext' 'sext_ln813_2795' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5715 [1/1] (0.76ns)   --->   "%add_ln813_6235 = add i15 %sext_ln813_2795, i15 %sext_ln813_2793"   --->   Operation 5715 'add' 'add_ln813_6235' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5716 [1/1] (0.74ns)   --->   "%add_ln813_6236 = add i13 %sext_ln17_2606, i13 %sext_ln17_2637"   --->   Operation 5716 'add' 'add_ln813_6236' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5717 [1/1] (0.00ns)   --->   "%sext_ln813_2797 = sext i13 %add_ln813_6236"   --->   Operation 5717 'sext' 'sext_ln813_2797' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5718 [1/1] (0.73ns)   --->   "%add_ln813_6237 = add i12 %sext_ln17_2545, i12 3328"   --->   Operation 5718 'add' 'add_ln813_6237' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5719 [1/1] (0.00ns)   --->   "%sext_ln813_2798 = sext i12 %add_ln813_6237"   --->   Operation 5719 'sext' 'sext_ln813_2798' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5720 [1/1] (0.74ns)   --->   "%add_ln813_6238 = add i13 %sext_ln813_2798, i13 %sext_ln17_2657"   --->   Operation 5720 'add' 'add_ln813_6238' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5721 [1/1] (0.00ns)   --->   "%sext_ln813_2799 = sext i13 %add_ln813_6238"   --->   Operation 5721 'sext' 'sext_ln813_2799' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5722 [1/1] (0.75ns)   --->   "%add_ln813_6239 = add i14 %sext_ln813_2799, i14 %sext_ln813_2797"   --->   Operation 5722 'add' 'add_ln813_6239' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5723 [1/1] (0.74ns)   --->   "%add_ln813_6244 = add i13 %sext_ln17, i13 160"   --->   Operation 5723 'add' 'add_ln813_6244' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5724 [1/1] (0.00ns)   --->   "%sext_ln813_2801 = sext i13 %add_ln813_6244"   --->   Operation 5724 'sext' 'sext_ln813_2801' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5725 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6246 = add i16 %sext_ln818_1010, i16 %sext_ln818_1161"   --->   Operation 5725 'add' 'add_ln813_6246' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5726 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6247 = add i16 %add_ln813_6246, i16 %sext_ln818_998"   --->   Operation 5726 'add' 'add_ln813_6247' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5727 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6249 = add i16 %sext_ln818_1178, i16 %sext_ln818_1185"   --->   Operation 5727 'add' 'add_ln813_6249' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5728 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6250 = add i16 %sext_ln818_1251, i16 %sext_ln818_1340"   --->   Operation 5728 'add' 'add_ln813_6250' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5729 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6251 = add i16 %add_ln813_6250, i16 %sext_ln818_1236"   --->   Operation 5729 'add' 'add_ln813_6251' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5730 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6252 = add i16 %add_ln813_6251, i16 %add_ln813_6249"   --->   Operation 5730 'add' 'add_ln813_6252' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5731 [1/1] (0.76ns)   --->   "%add_ln813_6255 = add i15 %sext_ln17_1997, i15 %sext_ln17_2009"   --->   Operation 5731 'add' 'add_ln813_6255' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5732 [1/1] (0.00ns)   --->   "%sext_ln813_2802 = sext i15 %add_ln813_6255"   --->   Operation 5732 'sext' 'sext_ln813_2802' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5733 [1/1] (0.77ns)   --->   "%add_ln813_6256 = add i16 %sext_ln813_2802, i16 %sext_ln818_943"   --->   Operation 5733 'add' 'add_ln813_6256' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5734 [1/1] (0.76ns)   --->   "%add_ln813_6258 = add i15 %sext_ln17_2026, i15 %sext_ln17_2081"   --->   Operation 5734 'add' 'add_ln813_6258' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5735 [1/1] (0.76ns)   --->   "%add_ln813_6260 = add i15 %sext_ln17_2098, i15 %sext_ln17_2186"   --->   Operation 5735 'add' 'add_ln813_6260' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5736 [1/1] (0.00ns)   --->   "%sext_ln813_2804 = sext i15 %add_ln813_6260"   --->   Operation 5736 'sext' 'sext_ln813_2804' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5737 [1/1] (0.77ns)   --->   "%add_ln813_6261 = add i16 %sext_ln813_2804, i16 %sext_ln818_1048"   --->   Operation 5737 'add' 'add_ln813_6261' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5738 [1/1] (0.76ns)   --->   "%add_ln813_6265 = add i15 %sext_ln17_2208, i15 %sext_ln17_2226"   --->   Operation 5738 'add' 'add_ln813_6265' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5739 [1/1] (0.00ns)   --->   "%sext_ln813_2805 = sext i15 %add_ln813_6265"   --->   Operation 5739 'sext' 'sext_ln813_2805' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5740 [1/1] (0.76ns)   --->   "%add_ln813_6266 = add i15 %sext_ln17_2257, i15 %sext_ln17_2271"   --->   Operation 5740 'add' 'add_ln813_6266' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5741 [1/1] (0.00ns)   --->   "%sext_ln813_2806 = sext i15 %add_ln813_6266"   --->   Operation 5741 'sext' 'sext_ln813_2806' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5742 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6267 = add i16 %sext_ln813_2806, i16 %sext_ln818_1132"   --->   Operation 5742 'add' 'add_ln813_6267' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5743 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6268 = add i16 %add_ln813_6267, i16 %sext_ln813_2805"   --->   Operation 5743 'add' 'add_ln813_6268' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5744 [1/1] (0.76ns)   --->   "%add_ln813_6269 = add i15 %sext_ln17_2283, i15 %sext_ln17_2290"   --->   Operation 5744 'add' 'add_ln813_6269' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5745 [1/1] (0.00ns)   --->   "%sext_ln813_2807 = sext i15 %add_ln813_6269"   --->   Operation 5745 'sext' 'sext_ln813_2807' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5746 [1/1] (0.76ns)   --->   "%add_ln813_6270 = add i15 %sext_ln17_2321, i15 %sext_ln17_2337"   --->   Operation 5746 'add' 'add_ln813_6270' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5747 [1/1] (0.00ns)   --->   "%sext_ln813_2808 = sext i15 %add_ln813_6270"   --->   Operation 5747 'sext' 'sext_ln813_2808' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5748 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6271 = add i16 %sext_ln813_2808, i16 %sext_ln818_1169"   --->   Operation 5748 'add' 'add_ln813_6271' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5749 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6272 = add i16 %add_ln813_6271, i16 %sext_ln813_2807"   --->   Operation 5749 'add' 'add_ln813_6272' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5750 [1/1] (0.76ns)   --->   "%add_ln813_6274 = add i15 %sext_ln17_2354, i15 %sext_ln17_2360"   --->   Operation 5750 'add' 'add_ln813_6274' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5751 [1/1] (0.76ns)   --->   "%add_ln813_6275 = add i15 %sext_ln17_2409, i15 %sext_ln17_2421"   --->   Operation 5751 'add' 'add_ln813_6275' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5752 [1/1] (0.00ns)   --->   "%sext_ln813_2810 = sext i15 %add_ln813_6275"   --->   Operation 5752 'sext' 'sext_ln813_2810' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5753 [1/1] (0.77ns)   --->   "%add_ln813_6276 = add i16 %sext_ln813_2810, i16 %sext_ln818_1223"   --->   Operation 5753 'add' 'add_ln813_6276' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5754 [1/1] (0.76ns)   --->   "%add_ln813_6278 = add i15 %sext_ln17_2453, i15 %sext_ln17_2496"   --->   Operation 5754 'add' 'add_ln813_6278' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5755 [1/1] (0.76ns)   --->   "%add_ln813_6280 = add i15 %sext_ln17_2518, i15 %sext_ln17_2525"   --->   Operation 5755 'add' 'add_ln813_6280' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5756 [1/1] (0.76ns)   --->   "%add_ln813_6286 = add i15 %sext_ln17_2532, i15 %sext_ln17_2561"   --->   Operation 5756 'add' 'add_ln813_6286' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5757 [1/1] (0.76ns)   --->   "%add_ln813_6287 = add i15 %sext_ln17_2571, i15 %sext_ln17_2578"   --->   Operation 5757 'add' 'add_ln813_6287' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5758 [1/1] (0.00ns)   --->   "%sext_ln813_2814 = sext i15 %add_ln813_6287"   --->   Operation 5758 'sext' 'sext_ln813_2814' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5759 [1/1] (0.77ns)   --->   "%add_ln813_6288 = add i16 %sext_ln813_2814, i16 %sext_ln818_1013"   --->   Operation 5759 'add' 'add_ln813_6288' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5760 [1/1] (0.76ns)   --->   "%add_ln813_6290 = add i15 %sext_ln17_2652, i15 %sext_ln17_2673"   --->   Operation 5760 'add' 'add_ln813_6290' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5761 [1/1] (0.75ns)   --->   "%add_ln813_6291 = add i14 %sext_ln813_2801, i14 %sext_ln17_1902"   --->   Operation 5761 'add' 'add_ln813_6291' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5762 [1/1] (0.00ns)   --->   "%sext_ln813_2816 = sext i14 %add_ln813_6291"   --->   Operation 5762 'sext' 'sext_ln813_2816' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5763 [1/1] (0.76ns)   --->   "%add_ln813_6292 = add i15 %sext_ln813_2816, i15 %sext_ln17_2678"   --->   Operation 5763 'add' 'add_ln813_6292' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5764 [1/1] (0.75ns)   --->   "%add_ln813_6295 = add i14 %sext_ln17_1922, i14 %sext_ln17_1984"   --->   Operation 5764 'add' 'add_ln813_6295' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5765 [1/1] (0.75ns)   --->   "%add_ln813_6296 = add i14 %sext_ln17_2120, i14 %sext_ln17_2287"   --->   Operation 5765 'add' 'add_ln813_6296' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5766 [1/1] (0.00ns)   --->   "%sext_ln813_2819 = sext i14 %add_ln813_6296"   --->   Operation 5766 'sext' 'sext_ln813_2819' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5767 [1/1] (0.76ns)   --->   "%add_ln813_6297 = add i15 %sext_ln813_2819, i15 %sext_ln17_2022"   --->   Operation 5767 'add' 'add_ln813_6297' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5768 [1/1] (0.75ns)   --->   "%add_ln813_6299 = add i14 %sext_ln17_2366, i14 %sext_ln17_2487"   --->   Operation 5768 'add' 'add_ln813_6299' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5769 [1/1] (0.00ns)   --->   "%sext_ln813_2821 = sext i14 %add_ln813_6299"   --->   Operation 5769 'sext' 'sext_ln813_2821' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5770 [1/1] (0.76ns)   --->   "%add_ln813_6300 = add i15 %sext_ln813_2821, i15 %sext_ln17_2348"   --->   Operation 5770 'add' 'add_ln813_6300' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5771 [1/1] (0.75ns)   --->   "%add_ln813_6301 = add i14 %sext_ln17_2621, i14 %sext_ln17_2633"   --->   Operation 5771 'add' 'add_ln813_6301' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5772 [1/1] (0.00ns)   --->   "%sext_ln813_2823 = sext i14 %add_ln813_6301"   --->   Operation 5772 'sext' 'sext_ln813_2823' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5773 [1/1] (0.76ns)   --->   "%add_ln813_6302 = add i15 %sext_ln813_2823, i15 %sext_ln17_2605"   --->   Operation 5773 'add' 'add_ln813_6302' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5774 [1/1] (0.75ns)   --->   "%add_ln813_6306 = add i14 %sext_ln17_2636, i14 %sext_ln17_2644"   --->   Operation 5774 'add' 'add_ln813_6306' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5775 [1/1] (0.00ns)   --->   "%sext_ln813_2825 = sext i14 %add_ln813_6306"   --->   Operation 5775 'sext' 'sext_ln813_2825' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5776 [1/1] (0.74ns)   --->   "%add_ln813_6307 = add i13 %sext_ln17_1933, i13 %sext_ln17_1979"   --->   Operation 5776 'add' 'add_ln813_6307' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5777 [1/1] (0.00ns)   --->   "%sext_ln813_2826 = sext i13 %add_ln813_6307"   --->   Operation 5777 'sext' 'sext_ln813_2826' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5778 [1/1] (0.75ns)   --->   "%add_ln813_6308 = add i14 %sext_ln813_2826, i14 %sext_ln17_1914"   --->   Operation 5778 'add' 'add_ln813_6308' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5779 [1/1] (0.00ns)   --->   "%sext_ln813_2827 = sext i14 %add_ln813_6308"   --->   Operation 5779 'sext' 'sext_ln813_2827' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5780 [1/1] (0.76ns)   --->   "%add_ln813_6309 = add i15 %sext_ln813_2827, i15 %sext_ln813_2825"   --->   Operation 5780 'add' 'add_ln813_6309' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5781 [1/1] (0.74ns)   --->   "%add_ln813_6310 = add i13 %sext_ln17_2105, i13 %sext_ln17_2117"   --->   Operation 5781 'add' 'add_ln813_6310' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5782 [1/1] (0.00ns)   --->   "%sext_ln813_2829 = sext i13 %add_ln813_6310"   --->   Operation 5782 'sext' 'sext_ln813_2829' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5783 [1/1] (0.75ns)   --->   "%add_ln813_6311 = add i14 %sext_ln813_2829, i14 %sext_ln17_2053"   --->   Operation 5783 'add' 'add_ln813_6311' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5784 [1/1] (0.74ns)   --->   "%add_ln813_6312 = add i13 %sext_ln17_2133, i13 %sext_ln17_2236"   --->   Operation 5784 'add' 'add_ln813_6312' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5785 [1/1] (0.00ns)   --->   "%sext_ln813_2831 = sext i13 %add_ln813_6312"   --->   Operation 5785 'sext' 'sext_ln813_2831' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5786 [1/1] (0.75ns)   --->   "%add_ln813_6313 = add i14 %sext_ln813_2831, i14 %sext_ln17_2127"   --->   Operation 5786 'add' 'add_ln813_6313' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5787 [1/1] (0.74ns)   --->   "%add_ln813_6316 = add i13 %sext_ln17_2392, i13 %sext_ln17_2540"   --->   Operation 5787 'add' 'add_ln813_6316' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5788 [1/1] (0.00ns)   --->   "%sext_ln813_2834 = sext i13 %add_ln813_6316"   --->   Operation 5788 'sext' 'sext_ln813_2834' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5789 [1/1] (0.74ns)   --->   "%add_ln813_6317 = add i13 %sext_ln17_2600, i13 %sext_ln17_2608"   --->   Operation 5789 'add' 'add_ln813_6317' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5790 [1/1] (0.00ns)   --->   "%sext_ln813_2835 = sext i13 %add_ln813_6317"   --->   Operation 5790 'sext' 'sext_ln813_2835' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5791 [1/1] (0.75ns)   --->   "%add_ln813_6318 = add i14 %sext_ln813_2835, i14 %sext_ln17_2549"   --->   Operation 5791 'add' 'add_ln813_6318' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5792 [1/1] (0.00ns)   --->   "%sext_ln813_2836 = sext i14 %add_ln813_6318"   --->   Operation 5792 'sext' 'sext_ln813_2836' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5793 [1/1] (0.76ns)   --->   "%add_ln813_6319 = add i15 %sext_ln813_2836, i15 %sext_ln813_2834"   --->   Operation 5793 'add' 'add_ln813_6319' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5794 [1/1] (0.73ns)   --->   "%add_ln813_6320 = add i12 %sext_ln17_2213, i12 %sext_ln17_2244"   --->   Operation 5794 'add' 'add_ln813_6320' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5795 [1/1] (0.00ns)   --->   "%sext_ln813_2838 = sext i12 %add_ln813_6320"   --->   Operation 5795 'sext' 'sext_ln813_2838' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5796 [1/1] (0.74ns)   --->   "%add_ln813_6321 = add i13 %sext_ln813_2838, i13 %sext_ln17_2668"   --->   Operation 5796 'add' 'add_ln813_6321' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5797 [1/1] (0.00ns)   --->   "%sext_ln813_2839 = sext i13 %add_ln813_6321"   --->   Operation 5797 'sext' 'sext_ln813_2839' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5798 [1/1] (0.73ns)   --->   "%add_ln813_6322 = add i12 %sext_ln17_2529, i12 %sext_ln17_2683"   --->   Operation 5798 'add' 'add_ln813_6322' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5799 [1/1] (0.00ns)   --->   "%sext_ln813_2840 = sext i12 %add_ln813_6322"   --->   Operation 5799 'sext' 'sext_ln813_2840' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5800 [1/1] (0.74ns)   --->   "%add_ln813_6323 = add i13 %sext_ln813_2840, i13 %sext_ln17_2266"   --->   Operation 5800 'add' 'add_ln813_6323' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5801 [1/1] (0.00ns)   --->   "%sext_ln813_2841 = sext i13 %add_ln813_6323"   --->   Operation 5801 'sext' 'sext_ln813_2841' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5802 [1/1] (0.75ns)   --->   "%add_ln813_6324 = add i14 %sext_ln813_2841, i14 %sext_ln813_2839"   --->   Operation 5802 'add' 'add_ln813_6324' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5803 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6329 = add i16 %sext_ln818_898, i16 %sext_ln818"   --->   Operation 5803 'add' 'add_ln813_6329' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5804 [1/1] (0.77ns)   --->   "%add_ln813_6330 = add i16 %sext_ln818_970, i16 %sext_ln818_974"   --->   Operation 5804 'add' 'add_ln813_6330' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5805 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6331 = add i16 %add_ln813_6330, i16 %add_ln813_6329"   --->   Operation 5805 'add' 'add_ln813_6331' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5806 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6332 = add i16 %sext_ln818_977, i16 %sext_ln818_980"   --->   Operation 5806 'add' 'add_ln813_6332' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5807 [1/1] (0.77ns)   --->   "%add_ln813_6333 = add i16 %sext_ln818_1002, i16 %sext_ln818_1072"   --->   Operation 5807 'add' 'add_ln813_6333' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5808 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6334 = add i16 %add_ln813_6333, i16 %add_ln813_6332"   --->   Operation 5808 'add' 'add_ln813_6334' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5809 [1/1] (0.77ns)   --->   "%add_ln813_6336 = add i16 %sext_ln818_1092, i16 %sext_ln818_1172"   --->   Operation 5809 'add' 'add_ln813_6336' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5810 [1/1] (0.77ns)   --->   "%add_ln813_6337 = add i16 %sext_ln818_1252, i16 %sext_ln818_1269"   --->   Operation 5810 'add' 'add_ln813_6337' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5811 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6339 = add i16 %sext_ln818_1340, i16 %sext_ln818_917"   --->   Operation 5811 'add' 'add_ln813_6339' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5812 [1/1] (0.76ns)   --->   "%add_ln813_6340 = add i15 %sext_ln17_1952, i15 %sext_ln17_2066"   --->   Operation 5812 'add' 'add_ln813_6340' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5813 [1/1] (0.00ns)   --->   "%sext_ln813_2843 = sext i15 %add_ln813_6340"   --->   Operation 5813 'sext' 'sext_ln813_2843' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5814 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6341 = add i16 %sext_ln813_2843, i16 %add_ln813_6339"   --->   Operation 5814 'add' 'add_ln813_6341' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5815 [1/1] (0.76ns)   --->   "%add_ln813_6344 = add i15 %sext_ln17_2076, i15 %sext_ln17_2098"   --->   Operation 5815 'add' 'add_ln813_6344' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5816 [1/1] (0.00ns)   --->   "%sext_ln813_2844 = sext i15 %add_ln813_6344"   --->   Operation 5816 'sext' 'sext_ln813_2844' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5817 [1/1] (0.76ns)   --->   "%add_ln813_6345 = add i15 %sext_ln17_2151, i15 %sext_ln17_2172"   --->   Operation 5817 'add' 'add_ln813_6345' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5818 [1/1] (0.00ns)   --->   "%sext_ln813_2845 = sext i15 %add_ln813_6345"   --->   Operation 5818 'sext' 'sext_ln813_2845' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5819 [1/1] (0.77ns)   --->   "%add_ln813_6346 = add i16 %sext_ln813_2845, i16 %sext_ln813_2844"   --->   Operation 5819 'add' 'add_ln813_6346' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5820 [1/1] (0.76ns)   --->   "%add_ln813_6347 = add i15 %sext_ln17_2214, i15 %sext_ln17_2221"   --->   Operation 5820 'add' 'add_ln813_6347' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5821 [1/1] (0.76ns)   --->   "%add_ln813_6348 = add i15 %sext_ln17_2329, i15 %sext_ln17_2372"   --->   Operation 5821 'add' 'add_ln813_6348' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5822 [1/1] (0.76ns)   --->   "%add_ln813_6352 = add i15 %sext_ln17_2393, i15 %sext_ln17_2410"   --->   Operation 5822 'add' 'add_ln813_6352' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5823 [1/1] (0.76ns)   --->   "%add_ln813_6354 = add i15 %sext_ln17_2462, i15 %sext_ln17_2465"   --->   Operation 5823 'add' 'add_ln813_6354' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5824 [1/1] (0.76ns)   --->   "%add_ln813_6355 = add i15 %sext_ln17_2475, i15 %sext_ln17_2488"   --->   Operation 5824 'add' 'add_ln813_6355' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5825 [1/1] (0.76ns)   --->   "%add_ln813_6360 = add i15 %sext_ln17_2496, i15 %sext_ln17_2508"   --->   Operation 5825 'add' 'add_ln813_6360' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5826 [1/1] (0.76ns)   --->   "%add_ln813_6361 = add i15 %sext_ln17_2519, i15 %sext_ln17_2532"   --->   Operation 5826 'add' 'add_ln813_6361' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5827 [1/1] (0.76ns)   --->   "%add_ln813_6363 = add i15 %sext_ln17_2556, i15 %sext_ln17_2561"   --->   Operation 5827 'add' 'add_ln813_6363' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5828 [1/1] (0.00ns)   --->   "%sext_ln813_2854 = sext i15 %add_ln813_6363"   --->   Operation 5828 'sext' 'sext_ln813_2854' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5829 [1/1] (0.76ns)   --->   "%add_ln813_6364 = add i15 %sext_ln17_2609, i15 %sext_ln17_2645"   --->   Operation 5829 'add' 'add_ln813_6364' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5830 [1/1] (0.00ns)   --->   "%sext_ln813_2855 = sext i15 %add_ln813_6364"   --->   Operation 5830 'sext' 'sext_ln813_2855' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5831 [1/1] (0.77ns)   --->   "%add_ln813_6365 = add i16 %sext_ln813_2855, i16 %sext_ln813_2854"   --->   Operation 5831 'add' 'add_ln813_6365' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5832 [1/1] (0.76ns)   --->   "%add_ln813_6367 = add i15 %sext_ln17_2674, i15 %sext_ln17_2684"   --->   Operation 5832 'add' 'add_ln813_6367' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5833 [1/1] (0.75ns)   --->   "%add_ln813_6368 = add i14 %sext_ln17_1985, i14 %sext_ln17_2047"   --->   Operation 5833 'add' 'add_ln813_6368' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5834 [1/1] (0.75ns)   --->   "%add_ln813_6370 = add i14 %sext_ln17_2060, i14 %sext_ln17_2095"   --->   Operation 5834 'add' 'add_ln813_6370' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5835 [1/1] (0.00ns)   --->   "%sext_ln813_2858 = sext i14 %add_ln813_6370"   --->   Operation 5835 'sext' 'sext_ln813_2858' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5836 [1/1] (0.75ns)   --->   "%add_ln813_6371 = add i14 %sext_ln17_2139, i14 %sext_ln17_2227"   --->   Operation 5836 'add' 'add_ln813_6371' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5837 [1/1] (0.00ns)   --->   "%sext_ln813_2859 = sext i14 %add_ln813_6371"   --->   Operation 5837 'sext' 'sext_ln813_2859' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5838 [1/1] (0.76ns)   --->   "%add_ln813_6372 = add i15 %sext_ln813_2859, i15 %sext_ln813_2858"   --->   Operation 5838 'add' 'add_ln813_6372' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5839 [1/1] (0.75ns)   --->   "%add_ln813_6375 = add i14 %sext_ln17_2291, i14 %sext_ln17_2498"   --->   Operation 5839 'add' 'add_ln813_6375' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5840 [1/1] (0.00ns)   --->   "%sext_ln813_2861 = sext i14 %add_ln813_6375"   --->   Operation 5840 'sext' 'sext_ln813_2861' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5841 [1/1] (0.75ns)   --->   "%add_ln813_6376 = add i14 %sext_ln17_2584, i14 %sext_ln17_2633"   --->   Operation 5841 'add' 'add_ln813_6376' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5842 [1/1] (0.00ns)   --->   "%sext_ln813_2862 = sext i14 %add_ln813_6376"   --->   Operation 5842 'sext' 'sext_ln813_2862' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5843 [1/1] (0.76ns)   --->   "%add_ln813_6377 = add i15 %sext_ln813_2862, i15 %sext_ln813_2861"   --->   Operation 5843 'add' 'add_ln813_6377' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5844 [1/1] (0.74ns)   --->   "%add_ln813_6378 = add i13 %sext_ln17_1970, i13 %sext_ln17_2010"   --->   Operation 5844 'add' 'add_ln813_6378' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5845 [1/1] (0.00ns)   --->   "%sext_ln813_2864 = sext i13 %add_ln813_6378"   --->   Operation 5845 'sext' 'sext_ln813_2864' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5846 [1/1] (0.74ns)   --->   "%add_ln813_6379 = add i13 %sext_ln17_2043, i13 %sext_ln17_2147"   --->   Operation 5846 'add' 'add_ln813_6379' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5847 [1/1] (0.00ns)   --->   "%sext_ln813_2865 = sext i13 %add_ln813_6379"   --->   Operation 5847 'sext' 'sext_ln813_2865' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5848 [1/1] (0.75ns)   --->   "%add_ln813_6380 = add i14 %sext_ln813_2865, i14 %sext_ln813_2864"   --->   Operation 5848 'add' 'add_ln813_6380' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5849 [1/1] (0.74ns)   --->   "%add_ln813_6382 = add i13 %sext_ln17_2258, i13 %sext_ln17_2275"   --->   Operation 5849 'add' 'add_ln813_6382' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5850 [1/1] (0.00ns)   --->   "%sext_ln813_2867 = sext i13 %add_ln813_6382"   --->   Operation 5850 'sext' 'sext_ln813_2867' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5851 [1/1] (0.74ns)   --->   "%add_ln813_6383 = add i13 %sext_ln17_2301, i13 %sext_ln17_2427"   --->   Operation 5851 'add' 'add_ln813_6383' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5852 [1/1] (0.00ns)   --->   "%sext_ln813_2868 = sext i13 %add_ln813_6383"   --->   Operation 5852 'sext' 'sext_ln813_2868' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5853 [1/1] (0.75ns)   --->   "%add_ln813_6384 = add i14 %sext_ln813_2868, i14 %sext_ln813_2867"   --->   Operation 5853 'add' 'add_ln813_6384' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5854 [1/1] (0.74ns)   --->   "%add_ln813_6385 = add i13 %sext_ln17_2526, i13 %sext_ln17_2528"   --->   Operation 5854 'add' 'add_ln813_6385' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5855 [1/1] (0.00ns)   --->   "%sext_ln813_2870 = sext i13 %add_ln813_6385"   --->   Operation 5855 'sext' 'sext_ln813_2870' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5856 [1/1] (0.73ns)   --->   "%add_ln813_6386 = add i12 %sext_ln17_2423, i12 %sext_ln17_2434"   --->   Operation 5856 'add' 'add_ln813_6386' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5857 [1/1] (0.00ns)   --->   "%sext_ln813_2871 = sext i12 %add_ln813_6386"   --->   Operation 5857 'sext' 'sext_ln813_2871' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5858 [1/1] (0.74ns)   --->   "%add_ln813_6387 = add i13 %sext_ln813_2871, i13 %sext_ln17_2196"   --->   Operation 5858 'add' 'add_ln813_6387' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5859 [1/1] (0.00ns)   --->   "%sext_ln813_2872 = sext i13 %add_ln813_6387"   --->   Operation 5859 'sext' 'sext_ln813_2872' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5860 [1/1] (0.75ns)   --->   "%add_ln813_6388 = add i14 %sext_ln813_2872, i14 %sext_ln813_2870"   --->   Operation 5860 'add' 'add_ln813_6388' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5861 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6393 = add i16 %sext_ln818_918, i16 %sext_ln818_925"   --->   Operation 5861 'add' 'add_ln813_6393' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5862 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6394 = add i16 %sext_ln818_957, i16 %sext_ln818_971"   --->   Operation 5862 'add' 'add_ln813_6394' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5863 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6395 = add i16 %add_ln813_6394, i16 %sext_ln818_944"   --->   Operation 5863 'add' 'add_ln813_6395' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5864 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6396 = add i16 %add_ln813_6395, i16 %add_ln813_6393"   --->   Operation 5864 'add' 'add_ln813_6396' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5865 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6397 = add i16 %sext_ln818_1056, i16 %sext_ln818_1066"   --->   Operation 5865 'add' 'add_ln813_6397' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5866 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6398 = add i16 %sext_ln818_1095, i16 %sext_ln818_1108"   --->   Operation 5866 'add' 'add_ln813_6398' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5867 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6399 = add i16 %add_ln813_6398, i16 %sext_ln818_1090"   --->   Operation 5867 'add' 'add_ln813_6399' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5868 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6400 = add i16 %add_ln813_6399, i16 %add_ln813_6397"   --->   Operation 5868 'add' 'add_ln813_6400' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5869 [1/1] (0.77ns)   --->   "%add_ln813_6402 = add i16 %sext_ln818_1110, i16 %sext_ln818_1136"   --->   Operation 5869 'add' 'add_ln813_6402' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5870 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6403 = add i16 %sext_ln818_1189, i16 %sext_ln818_1333"   --->   Operation 5870 'add' 'add_ln813_6403' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5871 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6404 = add i16 %add_ln813_6403, i16 %sext_ln818_1154"   --->   Operation 5871 'add' 'add_ln813_6404' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5872 [1/1] (0.76ns)   --->   "%add_ln813_6406 = add i15 %sext_ln17_1944, i15 %sext_ln17_1947"   --->   Operation 5872 'add' 'add_ln813_6406' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5873 [1/1] (0.00ns)   --->   "%sext_ln813_2875 = sext i15 %add_ln813_6406"   --->   Operation 5873 'sext' 'sext_ln813_2875' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5874 [1/1] (0.76ns)   --->   "%add_ln813_6407 = add i15 %sext_ln17_1980, i15 %sext_ln17_1991"   --->   Operation 5874 'add' 'add_ln813_6407' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5875 [1/1] (0.00ns)   --->   "%sext_ln813_2876 = sext i15 %add_ln813_6407"   --->   Operation 5875 'sext' 'sext_ln813_2876' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5876 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6408 = add i16 %sext_ln813_2876, i16 %sext_ln818_935"   --->   Operation 5876 'add' 'add_ln813_6408' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5877 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6409 = add i16 %add_ln813_6408, i16 %sext_ln813_2875"   --->   Operation 5877 'add' 'add_ln813_6409' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5878 [1/1] (0.76ns)   --->   "%add_ln813_6413 = add i15 %sext_ln17_2044, i15 %sext_ln17_2071"   --->   Operation 5878 'add' 'add_ln813_6413' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5879 [1/1] (0.76ns)   --->   "%add_ln813_6416 = add i15 %sext_ln17_2074, i15 %sext_ln17_2082"   --->   Operation 5879 'add' 'add_ln813_6416' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5880 [1/1] (0.00ns)   --->   "%sext_ln813_2879 = sext i15 %add_ln813_6416"   --->   Operation 5880 'sext' 'sext_ln813_2879' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5881 [1/1] (0.76ns)   --->   "%add_ln813_6417 = add i15 %sext_ln17_2203, i15 %sext_ln17_2225"   --->   Operation 5881 'add' 'add_ln813_6417' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5882 [1/1] (0.00ns)   --->   "%sext_ln813_2880 = sext i15 %add_ln813_6417"   --->   Operation 5882 'sext' 'sext_ln813_2880' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5883 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6418 = add i16 %sext_ln813_2880, i16 %sext_ln818_1062"   --->   Operation 5883 'add' 'add_ln813_6418' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5884 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6419 = add i16 %add_ln813_6418, i16 %sext_ln813_2879"   --->   Operation 5884 'add' 'add_ln813_6419' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5885 [1/1] (0.76ns)   --->   "%add_ln813_6421 = add i15 %sext_ln17_2232, i15 %sext_ln17_2237"   --->   Operation 5885 'add' 'add_ln813_6421' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5886 [1/1] (0.76ns)   --->   "%add_ln813_6422 = add i15 %sext_ln17_2284, i15 %sext_ln17_2310"   --->   Operation 5886 'add' 'add_ln813_6422' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5887 [1/1] (0.76ns)   --->   "%add_ln813_6425 = add i15 %sext_ln17_2341, i15 %sext_ln17_2355"   --->   Operation 5887 'add' 'add_ln813_6425' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5888 [1/1] (0.76ns)   --->   "%add_ln813_6427 = add i15 %sext_ln17_2428, i15 %sext_ln17_2435"   --->   Operation 5888 'add' 'add_ln813_6427' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5889 [1/1] (0.00ns)   --->   "%sext_ln813_2884 = sext i15 %add_ln813_6427"   --->   Operation 5889 'sext' 'sext_ln813_2884' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5890 [1/1] (0.77ns)   --->   "%add_ln813_6428 = add i16 %sext_ln813_2884, i16 %sext_ln818_1242"   --->   Operation 5890 'add' 'add_ln813_6428' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5891 [1/1] (0.76ns)   --->   "%add_ln813_6433 = add i15 %sext_ln17_2441, i15 %sext_ln17_2454"   --->   Operation 5891 'add' 'add_ln813_6433' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5892 [1/1] (0.76ns)   --->   "%add_ln813_6434 = add i15 %sext_ln17_2482, i15 %sext_ln17_2489"   --->   Operation 5892 'add' 'add_ln813_6434' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5893 [1/1] (0.00ns)   --->   "%sext_ln813_2886 = sext i15 %add_ln813_6434"   --->   Operation 5893 'sext' 'sext_ln813_2886' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5894 [1/1] (0.77ns)   --->   "%add_ln813_6435 = add i16 %sext_ln813_2886, i16 %sext_ln818_1265"   --->   Operation 5894 'add' 'add_ln813_6435' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5895 [1/1] (0.76ns)   --->   "%add_ln813_6437 = add i15 %sext_ln17_2499, i15 %sext_ln17_2546"   --->   Operation 5895 'add' 'add_ln813_6437' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5896 [1/1] (0.00ns)   --->   "%sext_ln813_2887 = sext i15 %add_ln813_6437"   --->   Operation 5896 'sext' 'sext_ln813_2887' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5897 [1/1] (0.76ns)   --->   "%add_ln813_6438 = add i15 %sext_ln17_2566, i15 %sext_ln17_2585"   --->   Operation 5897 'add' 'add_ln813_6438' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5898 [1/1] (0.00ns)   --->   "%sext_ln813_2888 = sext i15 %add_ln813_6438"   --->   Operation 5898 'sext' 'sext_ln813_2888' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5899 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6439 = add i16 %sext_ln813_2888, i16 %sext_ln818_1323"   --->   Operation 5899 'add' 'add_ln813_6439' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5900 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6440 = add i16 %add_ln813_6439, i16 %sext_ln813_2887"   --->   Operation 5900 'add' 'add_ln813_6440' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5901 [1/1] (0.76ns)   --->   "%add_ln813_6442 = add i15 %sext_ln17_2610, i15 %sext_ln17_2680"   --->   Operation 5901 'add' 'add_ln813_6442' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5902 [1/1] (0.75ns)   --->   "%add_ln813_6443 = add i14 %sext_ln17_1915, i14 %sext_ln17_1919"   --->   Operation 5902 'add' 'add_ln813_6443' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5903 [1/1] (0.00ns)   --->   "%sext_ln813_2890 = sext i14 %add_ln813_6443"   --->   Operation 5903 'sext' 'sext_ln813_2890' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5904 [1/1] (0.76ns)   --->   "%add_ln813_6444 = add i15 %sext_ln813_2890, i15 %sext_ln17_2685"   --->   Operation 5904 'add' 'add_ln813_6444' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5905 [1/1] (0.75ns)   --->   "%add_ln813_6446 = add i14 %sext_ln17_1958, i14 %sext_ln17_2038"   --->   Operation 5905 'add' 'add_ln813_6446' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5906 [1/1] (0.75ns)   --->   "%add_ln813_6447 = add i14 %sext_ln17_2152, i14 %sext_ln17_2245"   --->   Operation 5906 'add' 'add_ln813_6447' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5907 [1/1] (0.00ns)   --->   "%sext_ln813_2893 = sext i14 %add_ln813_6447"   --->   Operation 5907 'sext' 'sext_ln813_2893' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5908 [1/1] (0.76ns)   --->   "%add_ln813_6448 = add i15 %sext_ln813_2893, i15 %sext_ln17_2089"   --->   Operation 5908 'add' 'add_ln813_6448' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5909 [1/1] (0.75ns)   --->   "%add_ln813_6452 = add i14 %sext_ln17_2276, i14 %sext_ln17_2323"   --->   Operation 5909 'add' 'add_ln813_6452' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5910 [1/1] (0.75ns)   --->   "%add_ln813_6453 = add i14 %sext_ln17_2361, i14 %sext_ln17_2415"   --->   Operation 5910 'add' 'add_ln813_6453' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5911 [1/1] (0.00ns)   --->   "%sext_ln813_2896 = sext i14 %add_ln813_6453"   --->   Operation 5911 'sext' 'sext_ln813_2896' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5912 [1/1] (0.76ns)   --->   "%add_ln813_6454 = add i15 %sext_ln813_2896, i15 %sext_ln17_2344"   --->   Operation 5912 'add' 'add_ln813_6454' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5913 [1/1] (0.75ns)   --->   "%add_ln813_6456 = add i14 %sext_ln17_2460, i14 %sext_ln17_2510"   --->   Operation 5913 'add' 'add_ln813_6456' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5914 [1/1] (0.75ns)   --->   "%add_ln813_6457 = add i14 %sext_ln17_2633, i14 %sext_ln17_2636"   --->   Operation 5914 'add' 'add_ln813_6457' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5915 [1/1] (0.00ns)   --->   "%sext_ln813_2899 = sext i14 %add_ln813_6457"   --->   Operation 5915 'sext' 'sext_ln813_2899' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5916 [1/1] (0.76ns)   --->   "%add_ln813_6458 = add i15 %sext_ln813_2899, i15 %sext_ln17_2552"   --->   Operation 5916 'add' 'add_ln813_6458' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5917 [1/1] (0.75ns)   --->   "%add_ln813_6461 = add i14 %sext_ln17_2653, i14 %sext_ln17_2048"   --->   Operation 5917 'add' 'add_ln813_6461' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5918 [1/1] (0.74ns)   --->   "%add_ln813_6462 = add i13 %sext_ln17_2099, i13 %sext_ln17_2140"   --->   Operation 5918 'add' 'add_ln813_6462' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5919 [1/1] (0.00ns)   --->   "%sext_ln813_2902 = sext i13 %add_ln813_6462"   --->   Operation 5919 'sext' 'sext_ln813_2902' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5920 [1/1] (0.75ns)   --->   "%add_ln813_6463 = add i14 %sext_ln813_2902, i14 %sext_ln17_2067"   --->   Operation 5920 'add' 'add_ln813_6463' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5921 [1/1] (0.74ns)   --->   "%add_ln813_6465 = add i13 %sext_ln17_2401, i13 %sext_ln17_2468"   --->   Operation 5921 'add' 'add_ln813_6465' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5922 [1/1] (0.00ns)   --->   "%sext_ln813_2905 = sext i13 %add_ln813_6465"   --->   Operation 5922 'sext' 'sext_ln813_2905' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5923 [1/1] (0.75ns)   --->   "%add_ln813_6466 = add i14 %sext_ln813_2905, i14 %sext_ln17_2180"   --->   Operation 5923 'add' 'add_ln813_6466' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5924 [1/1] (0.00ns)   --->   "%sext_ln813_2906 = sext i14 %add_ln813_6466"   --->   Operation 5924 'sext' 'sext_ln813_2906' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5925 [1/1] (0.74ns)   --->   "%add_ln813_6467 = add i13 %sext_ln17_2625, i13 8032"   --->   Operation 5925 'add' 'add_ln813_6467' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5926 [1/1] (0.00ns)   --->   "%sext_ln813_2907 = sext i13 %add_ln813_6467"   --->   Operation 5926 'sext' 'sext_ln813_2907' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5927 [1/1] (0.75ns)   --->   "%add_ln813_6468 = add i14 %sext_ln813_2907, i14 %sext_ln17_2533"   --->   Operation 5927 'add' 'add_ln813_6468' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5928 [1/1] (0.00ns)   --->   "%sext_ln813_2908 = sext i14 %add_ln813_6468"   --->   Operation 5928 'sext' 'sext_ln813_2908' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5929 [1/1] (0.76ns)   --->   "%add_ln813_6469 = add i15 %sext_ln813_2908, i15 %sext_ln813_2906"   --->   Operation 5929 'add' 'add_ln813_6469' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5930 [1/1] (0.78ns)   --->   "%add_ln813_6475 = add i16 %mult_V_2898, i16 %mult_V_3030"   --->   Operation 5930 'add' 'add_ln813_6475' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5931 [1/1] (0.77ns)   --->   "%add_ln813_6478 = add i16 %sext_ln818_886, i16 %sext_ln818_906"   --->   Operation 5931 'add' 'add_ln813_6478' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5932 [1/1] (0.77ns)   --->   "%add_ln813_6482 = add i16 %sext_ln818_952, i16 %sext_ln818_989"   --->   Operation 5932 'add' 'add_ln813_6482' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5933 [1/1] (0.77ns)   --->   "%add_ln813_6485 = add i16 %sext_ln818_1027, i16 %sext_ln818_1041"   --->   Operation 5933 'add' 'add_ln813_6485' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5934 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6489 = add i16 %sext_ln818_1056, i16 %sext_ln818_1064"   --->   Operation 5934 'add' 'add_ln813_6489' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5935 [1/1] (0.77ns)   --->   "%add_ln813_6490 = add i16 %sext_ln818_1073, i16 %sext_ln818_1114"   --->   Operation 5935 'add' 'add_ln813_6490' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5936 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6491 = add i16 %add_ln813_6490, i16 %add_ln813_6489"   --->   Operation 5936 'add' 'add_ln813_6491' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5937 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6492 = add i16 %sext_ln818_1117, i16 %sext_ln818_1126"   --->   Operation 5937 'add' 'add_ln813_6492' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5938 [1/1] (0.77ns)   --->   "%add_ln813_6493 = add i16 %sext_ln818_1147, i16 %sext_ln818_1159"   --->   Operation 5938 'add' 'add_ln813_6493' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5939 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6494 = add i16 %add_ln813_6493, i16 %add_ln813_6492"   --->   Operation 5939 'add' 'add_ln813_6494' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5940 [1/1] (0.77ns)   --->   "%add_ln813_6496 = add i16 %sext_ln818_1165, i16 %sext_ln818_1210"   --->   Operation 5940 'add' 'add_ln813_6496' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5941 [1/1] (0.77ns)   --->   "%add_ln813_6497 = add i16 %sext_ln818_1220, i16 %sext_ln818_1232"   --->   Operation 5941 'add' 'add_ln813_6497' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5942 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6499 = add i16 %sext_ln818_1278, i16 %sext_ln818_1315"   --->   Operation 5942 'add' 'add_ln813_6499' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5943 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6500 = add i16 %sext_ln818_1334, i16 %sext_ln818_1371"   --->   Operation 5943 'add' 'add_ln813_6500' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5944 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6501 = add i16 %add_ln813_6500, i16 %sext_ln818_1328"   --->   Operation 5944 'add' 'add_ln813_6501' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5945 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6502 = add i16 %add_ln813_6501, i16 %add_ln813_6499"   --->   Operation 5945 'add' 'add_ln813_6502' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5946 [1/1] (0.77ns)   --->   "%add_ln813_6506 = add i16 %sext_ln818_1389, i16 %sext_ln818_890"   --->   Operation 5946 'add' 'add_ln813_6506' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5947 [1/1] (0.76ns)   --->   "%add_ln813_6507 = add i15 %sext_ln17_1908, i15 %sext_ln17_1972"   --->   Operation 5947 'add' 'add_ln813_6507' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5948 [1/1] (0.76ns)   --->   "%add_ln813_6509 = add i15 %sext_ln17_2033, i15 %sext_ln17_2085"   --->   Operation 5948 'add' 'add_ln813_6509' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5949 [1/1] (0.76ns)   --->   "%add_ln813_6510 = add i15 %sext_ln17_2118, i15 %sext_ln17_2141"   --->   Operation 5949 'add' 'add_ln813_6510' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5950 [1/1] (0.76ns)   --->   "%add_ln813_6513 = add i15 %sext_ln17_2182, i15 %sext_ln17_2260"   --->   Operation 5950 'add' 'add_ln813_6513' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5951 [1/1] (0.76ns)   --->   "%add_ln813_6514 = add i15 %sext_ln17_2264, i15 %sext_ln17_2297"   --->   Operation 5951 'add' 'add_ln813_6514' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5952 [1/1] (0.76ns)   --->   "%add_ln813_6516 = add i15 %sext_ln17_2311, i15 %sext_ln17_2331"   --->   Operation 5952 'add' 'add_ln813_6516' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5953 [1/1] (0.00ns)   --->   "%sext_ln813_2915 = sext i15 %add_ln813_6516"   --->   Operation 5953 'sext' 'sext_ln813_2915' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5954 [1/1] (0.76ns)   --->   "%add_ln813_6517 = add i15 %sext_ln17_2490, i15 %sext_ln17_2521"   --->   Operation 5954 'add' 'add_ln813_6517' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5955 [1/1] (0.00ns)   --->   "%sext_ln813_2916 = sext i15 %add_ln813_6517"   --->   Operation 5955 'sext' 'sext_ln813_2916' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5956 [1/1] (0.77ns)   --->   "%add_ln813_6518 = add i16 %sext_ln813_2916, i16 %sext_ln813_2915"   --->   Operation 5956 'add' 'add_ln813_6518' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5957 [1/1] (0.76ns)   --->   "%add_ln813_6521 = add i15 %sext_ln17_2523, i15 %sext_ln17_2542"   --->   Operation 5957 'add' 'add_ln813_6521' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5958 [1/1] (0.00ns)   --->   "%sext_ln813_2917 = sext i15 %add_ln813_6521"   --->   Operation 5958 'sext' 'sext_ln813_2917' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5959 [1/1] (0.75ns)   --->   "%add_ln813_6522 = add i14 %sext_ln17_1905, i14 %sext_ln17_2390"   --->   Operation 5959 'add' 'add_ln813_6522' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5960 [1/1] (0.00ns)   --->   "%sext_ln813_2918 = sext i14 %add_ln813_6522"   --->   Operation 5960 'sext' 'sext_ln813_2918' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5961 [1/1] (0.77ns)   --->   "%add_ln813_6523 = add i16 %sext_ln813_2918, i16 %sext_ln813_2917"   --->   Operation 5961 'add' 'add_ln813_6523' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5962 [1/1] (0.75ns)   --->   "%add_ln813_6524 = add i14 %sext_ln17_2394, i14 %sext_ln17_2477"   --->   Operation 5962 'add' 'add_ln813_6524' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5963 [1/1] (0.00ns)   --->   "%sext_ln813_2919 = sext i14 %add_ln813_6524"   --->   Operation 5963 'sext' 'sext_ln813_2919' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5964 [1/1] (0.75ns)   --->   "%add_ln813_6525 = add i14 %sext_ln17_2530, i14 %sext_ln17_2604"   --->   Operation 5964 'add' 'add_ln813_6525' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5965 [1/1] (0.00ns)   --->   "%sext_ln813_2920 = sext i14 %add_ln813_6525"   --->   Operation 5965 'sext' 'sext_ln813_2920' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5966 [1/1] (0.76ns)   --->   "%add_ln813_6526 = add i15 %sext_ln813_2920, i15 %sext_ln813_2919"   --->   Operation 5966 'add' 'add_ln813_6526' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5967 [1/1] (0.75ns)   --->   "%add_ln813_6528 = add i14 %sext_ln17_2612, i14 %sext_ln17_2174"   --->   Operation 5967 'add' 'add_ln813_6528' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5968 [1/1] (0.74ns)   --->   "%add_ln813_6529 = add i13 %sext_ln17_2228, i13 %sext_ln17_2233"   --->   Operation 5968 'add' 'add_ln813_6529' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5969 [1/1] (0.73ns)   --->   "%add_ln813_6531 = add i12 %sext_ln17_1960, i12 %sext_ln17_2161"   --->   Operation 5969 'add' 'add_ln813_6531' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5970 [1/1] (0.00ns)   --->   "%sext_ln813_2924 = sext i12 %add_ln813_6531"   --->   Operation 5970 'sext' 'sext_ln813_2924' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5971 [1/1] (0.73ns)   --->   "%add_ln813_6532 = add i12 %sext_ln17_2563, i12 576"   --->   Operation 5971 'add' 'add_ln813_6532' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5972 [1/1] (0.00ns)   --->   "%sext_ln813_2925 = sext i12 %add_ln813_6532"   --->   Operation 5972 'sext' 'sext_ln813_2925' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5973 [1/1] (0.74ns)   --->   "%add_ln813_6533 = add i13 %sext_ln813_2925, i13 %sext_ln17_2429"   --->   Operation 5973 'add' 'add_ln813_6533' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5974 [1/1] (0.00ns)   --->   "%sext_ln813_2926 = sext i13 %add_ln813_6533"   --->   Operation 5974 'sext' 'sext_ln813_2926' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5975 [1/1] (0.75ns)   --->   "%add_ln813_6534 = add i14 %sext_ln813_2926, i14 %sext_ln813_2924"   --->   Operation 5975 'add' 'add_ln813_6534' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5976 [1/1] (0.77ns)   --->   "%add_ln813_6540 = add i16 %sext_ln818_909, i16 %sext_ln818_961"   --->   Operation 5976 'add' 'add_ln813_6540' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5977 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6542 = add i16 %sext_ln818_971, i16 %sext_ln818_1049"   --->   Operation 5977 'add' 'add_ln813_6542' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5978 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6543 = add i16 %sext_ln818_1068, i16 %sext_ln818_1193"   --->   Operation 5978 'add' 'add_ln813_6543' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5979 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6544 = add i16 %add_ln813_6543, i16 %sext_ln818_1060"   --->   Operation 5979 'add' 'add_ln813_6544' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5980 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6545 = add i16 %add_ln813_6544, i16 %add_ln813_6542"   --->   Operation 5980 'add' 'add_ln813_6545' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5981 [1/1] (0.77ns)   --->   "%add_ln813_6547 = add i16 %sext_ln818_1238, i16 %sext_ln818_1261"   --->   Operation 5981 'add' 'add_ln813_6547' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5982 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6548 = add i16 %sext_ln818_1312, i16 %sext_ln818_1320"   --->   Operation 5982 'add' 'add_ln813_6548' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5983 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6549 = add i16 %add_ln813_6548, i16 %sext_ln818_1295"   --->   Operation 5983 'add' 'add_ln813_6549' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5984 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6551 = add i16 %sext_ln818_1324, i16 %sext_ln818_1330"   --->   Operation 5984 'add' 'add_ln813_6551' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5985 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6552 = add i16 %sext_ln818_1361, i16 %sext_ln818_1372"   --->   Operation 5985 'add' 'add_ln813_6552' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5986 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6553 = add i16 %add_ln813_6552, i16 %sext_ln818_1335"   --->   Operation 5986 'add' 'add_ln813_6553' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5987 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6554 = add i16 %add_ln813_6553, i16 %add_ln813_6551"   --->   Operation 5987 'add' 'add_ln813_6554' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5988 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6557 = add i16 %sext_ln818_1389, i16 %sext_ln818_913"   --->   Operation 5988 'add' 'add_ln813_6557' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5989 [1/1] (0.76ns)   --->   "%add_ln813_6558 = add i15 %sext_ln17_1986, i15 %sext_ln17_1998"   --->   Operation 5989 'add' 'add_ln813_6558' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5990 [1/1] (0.00ns)   --->   "%sext_ln813_2929 = sext i15 %add_ln813_6558"   --->   Operation 5990 'sext' 'sext_ln813_2929' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5991 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6559 = add i16 %sext_ln813_2929, i16 %add_ln813_6557"   --->   Operation 5991 'add' 'add_ln813_6559' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5992 [1/1] (0.76ns)   --->   "%add_ln813_6560 = add i15 %sext_ln17_2004, i15 %sext_ln17_2061"   --->   Operation 5992 'add' 'add_ln813_6560' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5993 [1/1] (0.76ns)   --->   "%add_ln813_6561 = add i15 %sext_ln17_2123, i15 %sext_ln17_2136"   --->   Operation 5993 'add' 'add_ln813_6561' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5994 [1/1] (0.76ns)   --->   "%add_ln813_6565 = add i15 %sext_ln17_2148, i15 %sext_ln17_2162"   --->   Operation 5994 'add' 'add_ln813_6565' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5995 [1/1] (0.76ns)   --->   "%add_ln813_6566 = add i15 %sext_ln17_2183, i15 %sext_ln17_2190"   --->   Operation 5995 'add' 'add_ln813_6566' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5996 [1/1] (0.00ns)   --->   "%sext_ln813_2933 = sext i15 %add_ln813_6566"   --->   Operation 5996 'sext' 'sext_ln813_2933' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5997 [1/1] (0.77ns)   --->   "%add_ln813_6567 = add i16 %sext_ln813_2933, i16 %sext_ln818_1093"   --->   Operation 5997 'add' 'add_ln813_6567' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5998 [1/1] (0.76ns)   --->   "%add_ln813_6569 = add i15 %sext_ln17_2202, i15 %sext_ln17_2261"   --->   Operation 5998 'add' 'add_ln813_6569' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5999 [1/1] (0.00ns)   --->   "%sext_ln813_2934 = sext i15 %add_ln813_6569"   --->   Operation 5999 'sext' 'sext_ln813_2934' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6000 [1/1] (0.76ns)   --->   "%add_ln813_6570 = add i15 %sext_ln17_2286, i15 %sext_ln17_2303"   --->   Operation 6000 'add' 'add_ln813_6570' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6001 [1/1] (0.00ns)   --->   "%sext_ln813_2935 = sext i15 %add_ln813_6570"   --->   Operation 6001 'sext' 'sext_ln813_2935' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6002 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6571 = add i16 %sext_ln813_2935, i16 %sext_ln818_1151"   --->   Operation 6002 'add' 'add_ln813_6571' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6003 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6572 = add i16 %add_ln813_6571, i16 %sext_ln813_2934"   --->   Operation 6003 'add' 'add_ln813_6572' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6004 [1/1] (0.76ns)   --->   "%add_ln813_6577 = add i15 %sext_ln17_2403, i15 %sext_ln17_2425"   --->   Operation 6004 'add' 'add_ln813_6577' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6005 [1/1] (0.76ns)   --->   "%add_ln813_6580 = add i15 %sext_ln17_2515, i15 %sext_ln17_2525"   --->   Operation 6005 'add' 'add_ln813_6580' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6006 [1/1] (0.76ns)   --->   "%add_ln813_6584 = add i15 %sext_ln17_2566, i15 %sext_ln17_2579"   --->   Operation 6006 'add' 'add_ln813_6584' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6007 [1/1] (0.76ns)   --->   "%add_ln813_6585 = add i15 %sext_ln17_2674, i15 %sext_ln17_2045"   --->   Operation 6007 'add' 'add_ln813_6585' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6008 [1/1] (0.00ns)   --->   "%sext_ln813_2941 = sext i15 %add_ln813_6585"   --->   Operation 6008 'sext' 'sext_ln813_2941' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6009 [1/1] (0.77ns)   --->   "%add_ln813_6586 = add i16 %sext_ln813_2941, i16 %sext_ln818_1342"   --->   Operation 6009 'add' 'add_ln813_6586' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6010 [1/1] (0.75ns)   --->   "%add_ln813_6588 = add i14 %sext_ln17_2056, i14 %sext_ln17_2104"   --->   Operation 6010 'add' 'add_ln813_6588' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6011 [1/1] (0.75ns)   --->   "%add_ln813_6589 = add i14 %sext_ln17_2188, i14 %sext_ln17_2222"   --->   Operation 6011 'add' 'add_ln813_6589' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6012 [1/1] (0.00ns)   --->   "%sext_ln813_2943 = sext i14 %add_ln813_6589"   --->   Operation 6012 'sext' 'sext_ln813_2943' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6013 [1/1] (0.76ns)   --->   "%add_ln813_6590 = add i15 %sext_ln813_2943, i15 %sext_ln17_2175"   --->   Operation 6013 'add' 'add_ln813_6590' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6014 [1/1] (0.75ns)   --->   "%add_ln813_6594 = add i14 %sext_ln17_2382, i14 %sext_ln17_2469"   --->   Operation 6014 'add' 'add_ln813_6594' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6015 [1/1] (0.75ns)   --->   "%add_ln813_6595 = add i14 %sext_ln17_2618, i14 %sext_ln17_2633"   --->   Operation 6015 'add' 'add_ln813_6595' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6016 [1/1] (0.00ns)   --->   "%sext_ln813_2946 = sext i14 %add_ln813_6595"   --->   Operation 6016 'sext' 'sext_ln813_2946' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6017 [1/1] (0.76ns)   --->   "%add_ln813_6596 = add i15 %sext_ln813_2946, i15 %sext_ln17_2509"   --->   Operation 6017 'add' 'add_ln813_6596' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6018 [1/1] (0.74ns)   --->   "%add_ln813_6598 = add i13 %sext_ln17_1933, i13 %sext_ln17_1976"   --->   Operation 6018 'add' 'add_ln813_6598' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6019 [1/1] (0.74ns)   --->   "%add_ln813_6599 = add i13 %sext_ln17_2267, i13 %sext_ln17_2273"   --->   Operation 6019 'add' 'add_ln813_6599' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6020 [1/1] (0.00ns)   --->   "%sext_ln813_2949 = sext i13 %add_ln813_6599"   --->   Operation 6020 'sext' 'sext_ln813_2949' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6021 [1/1] (0.75ns)   --->   "%add_ln813_6600 = add i14 %sext_ln813_2949, i14 %sext_ln17_2034"   --->   Operation 6021 'add' 'add_ln813_6600' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6022 [1/1] (0.74ns)   --->   "%add_ln813_6603 = add i13 %sext_ln17_2313, i13 %sext_ln17_2327"   --->   Operation 6022 'add' 'add_ln813_6603' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6023 [1/1] (0.74ns)   --->   "%add_ln813_6604 = add i13 %sext_ln17_2442, i13 %sext_ln17_2540"   --->   Operation 6023 'add' 'add_ln813_6604' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6024 [1/1] (0.00ns)   --->   "%sext_ln813_2953 = sext i13 %add_ln813_6604"   --->   Operation 6024 'sext' 'sext_ln813_2953' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6025 [1/1] (0.75ns)   --->   "%add_ln813_6605 = add i14 %sext_ln813_2953, i14 %sext_ln17_2374"   --->   Operation 6025 'add' 'add_ln813_6605' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6026 [1/1] (0.74ns)   --->   "%add_ln813_6607 = add i13 %sext_ln17_2624, i13 %sext_ln17_2637"   --->   Operation 6026 'add' 'add_ln813_6607' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6027 [1/1] (0.00ns)   --->   "%sext_ln813_2956 = sext i13 %add_ln813_6607"   --->   Operation 6027 'sext' 'sext_ln813_2956' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6028 [1/1] (0.73ns)   --->   "%add_ln813_6608 = add i12 %sext_ln17_2213, i12 3968"   --->   Operation 6028 'add' 'add_ln813_6608' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6029 [1/1] (0.00ns)   --->   "%sext_ln813_2957 = sext i12 %add_ln813_6608"   --->   Operation 6029 'sext' 'sext_ln813_2957' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6030 [1/1] (0.74ns)   --->   "%add_ln813_6609 = add i13 %sext_ln813_2957, i13 %sext_ln17_2119"   --->   Operation 6030 'add' 'add_ln813_6609' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6031 [1/1] (0.00ns)   --->   "%sext_ln813_2958 = sext i13 %add_ln813_6609"   --->   Operation 6031 'sext' 'sext_ln813_2958' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6032 [1/1] (0.75ns)   --->   "%add_ln813_6610 = add i14 %sext_ln813_2958, i14 %sext_ln813_2956"   --->   Operation 6032 'add' 'add_ln813_6610' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6033 [1/1] (0.77ns)   --->   "%add_ln813_6616 = add i16 %sext_ln818_914, i16 %sext_ln818_926"   --->   Operation 6033 'add' 'add_ln813_6616' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6034 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6619 = add i16 %sext_ln818_1032, i16 %sext_ln818_1042"   --->   Operation 6034 'add' 'add_ln813_6619' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6035 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6620 = add i16 %add_ln813_6619, i16 %sext_ln818_975"   --->   Operation 6035 'add' 'add_ln813_6620' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6036 [1/1] (0.77ns)   --->   "%add_ln813_6623 = add i16 %sext_ln818_1091, i16 %sext_ln818_1104"   --->   Operation 6036 'add' 'add_ln813_6623' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6037 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6624 = add i16 %sext_ln818_1112, i16 %sext_ln818_1118"   --->   Operation 6037 'add' 'add_ln813_6624' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6038 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6625 = add i16 %add_ln813_6624, i16 %sext_ln818_1109"   --->   Operation 6038 'add' 'add_ln813_6625' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6039 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6627 = add i16 %sext_ln818_1130, i16 %sext_ln818_1133"   --->   Operation 6039 'add' 'add_ln813_6627' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6040 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6628 = add i16 %sext_ln818_1158, i16 %sext_ln818_1170"   --->   Operation 6040 'add' 'add_ln813_6628' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6041 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6629 = add i16 %add_ln813_6628, i16 %sext_ln818_1137"   --->   Operation 6041 'add' 'add_ln813_6629' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6042 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6630 = add i16 %add_ln813_6629, i16 %add_ln813_6627"   --->   Operation 6042 'add' 'add_ln813_6630' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6043 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6633 = add i16 %sext_ln818_1192, i16 %sext_ln818_1198"   --->   Operation 6043 'add' 'add_ln813_6633' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6044 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6634 = add i16 %sext_ln818_1247, i16 %sext_ln818_1255"   --->   Operation 6044 'add' 'add_ln813_6634' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6045 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6635 = add i16 %add_ln813_6634, i16 %sext_ln818_1220"   --->   Operation 6045 'add' 'add_ln813_6635' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6046 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6636 = add i16 %add_ln813_6635, i16 %add_ln813_6633"   --->   Operation 6046 'add' 'add_ln813_6636' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6047 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6637 = add i16 %sext_ln818_1272, i16 %sext_ln818_1275"   --->   Operation 6047 'add' 'add_ln813_6637' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6048 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6638 = add i16 %sext_ln818_1326, i16 %sext_ln818_1332"   --->   Operation 6048 'add' 'add_ln813_6638' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6049 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6639 = add i16 %add_ln813_6638, i16 %sext_ln818_1290"   --->   Operation 6049 'add' 'add_ln813_6639' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6050 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6640 = add i16 %add_ln813_6639, i16 %add_ln813_6637"   --->   Operation 6050 'add' 'add_ln813_6640' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6051 [1/1] (0.77ns)   --->   "%add_ln813_6642 = add i16 %sext_ln818_1338, i16 %sext_ln818_1346"   --->   Operation 6051 'add' 'add_ln813_6642' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6052 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6643 = add i16 %sext_ln818_1366, i16 %sext_ln818_1369"   --->   Operation 6052 'add' 'add_ln813_6643' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6053 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6644 = add i16 %add_ln813_6643, i16 %sext_ln818_1364"   --->   Operation 6053 'add' 'add_ln813_6644' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6054 [1/1] (0.76ns)   --->   "%add_ln813_6647 = add i15 %sext_ln17_1901, i15 %sext_ln17_1926"   --->   Operation 6054 'add' 'add_ln813_6647' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6055 [1/1] (0.00ns)   --->   "%sext_ln813_2960 = sext i15 %add_ln813_6647"   --->   Operation 6055 'sext' 'sext_ln813_2960' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6056 [1/1] (0.77ns)   --->   "%add_ln813_6648 = add i16 %sext_ln813_2960, i16 %sext_ln818_1389"   --->   Operation 6056 'add' 'add_ln813_6648' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6057 [1/1] (0.76ns)   --->   "%add_ln813_6653 = add i15 %sext_ln17_1940, i15 %sext_ln17_1944"   --->   Operation 6057 'add' 'add_ln813_6653' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6058 [1/1] (0.76ns)   --->   "%add_ln813_6654 = add i15 %sext_ln17_2014, i15 %sext_ln17_2024"   --->   Operation 6058 'add' 'add_ln813_6654' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6059 [1/1] (0.76ns)   --->   "%add_ln813_6657 = add i15 %sext_ln17_2035, i15 %sext_ln17_2044"   --->   Operation 6059 'add' 'add_ln813_6657' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6060 [1/1] (0.00ns)   --->   "%sext_ln813_2963 = sext i15 %add_ln813_6657"   --->   Operation 6060 'sext' 'sext_ln813_2963' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6061 [1/1] (0.76ns)   --->   "%add_ln813_6658 = add i15 %sext_ln17_2106, i15 %sext_ln17_2166"   --->   Operation 6061 'add' 'add_ln813_6658' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6062 [1/1] (0.00ns)   --->   "%sext_ln813_2964 = sext i15 %add_ln813_6658"   --->   Operation 6062 'sext' 'sext_ln813_2964' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6063 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6659 = add i16 %sext_ln813_2964, i16 %sext_ln818_1058"   --->   Operation 6063 'add' 'add_ln813_6659' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6064 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6660 = add i16 %add_ln813_6659, i16 %sext_ln813_2963"   --->   Operation 6064 'add' 'add_ln813_6660' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6065 [1/1] (0.76ns)   --->   "%add_ln813_6662 = add i15 %sext_ln17_2198, i15 %sext_ln17_2223"   --->   Operation 6065 'add' 'add_ln813_6662' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6066 [1/1] (0.76ns)   --->   "%add_ln813_6663 = add i15 %sext_ln17_2232, i15 %sext_ln17_2272"   --->   Operation 6066 'add' 'add_ln813_6663' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6067 [1/1] (0.00ns)   --->   "%sext_ln813_2966 = sext i15 %add_ln813_6663"   --->   Operation 6067 'sext' 'sext_ln813_2966' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6068 [1/1] (0.77ns)   --->   "%add_ln813_6664 = add i16 %sext_ln813_2966, i16 %sext_ln818_1123"   --->   Operation 6068 'add' 'add_ln813_6664' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6069 [1/1] (0.76ns)   --->   "%add_ln813_6666 = add i15 %sext_ln17_2282, i15 %sext_ln17_2296"   --->   Operation 6069 'add' 'add_ln813_6666' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6070 [1/1] (0.76ns)   --->   "%add_ln813_6667 = add i15 %sext_ln17_2358, i15 %sext_ln17_2379"   --->   Operation 6070 'add' 'add_ln813_6667' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6071 [1/1] (0.76ns)   --->   "%add_ln813_6672 = add i15 %sext_ln17_2407, i15 %sext_ln17_2437"   --->   Operation 6071 'add' 'add_ln813_6672' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6072 [1/1] (0.00ns)   --->   "%sext_ln813_2969 = sext i15 %add_ln813_6672"   --->   Operation 6072 'sext' 'sext_ln813_2969' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6073 [1/1] (0.76ns)   --->   "%add_ln813_6673 = add i15 %sext_ln17_2461, i15 %sext_ln17_2466"   --->   Operation 6073 'add' 'add_ln813_6673' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6074 [1/1] (0.00ns)   --->   "%sext_ln813_2970 = sext i15 %add_ln813_6673"   --->   Operation 6074 'sext' 'sext_ln813_2970' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6075 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6674 = add i16 %sext_ln813_2970, i16 %sext_ln818_1258"   --->   Operation 6075 'add' 'add_ln813_6674' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6076 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6675 = add i16 %add_ln813_6674, i16 %sext_ln813_2969"   --->   Operation 6076 'add' 'add_ln813_6675' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6077 [1/1] (0.76ns)   --->   "%add_ln813_6676 = add i15 %sext_ln17_2501, i15 %sext_ln17_2556"   --->   Operation 6077 'add' 'add_ln813_6676' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6078 [1/1] (0.00ns)   --->   "%sext_ln813_2971 = sext i15 %add_ln813_6676"   --->   Operation 6078 'sext' 'sext_ln813_2971' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6079 [1/1] (0.76ns)   --->   "%add_ln813_6677 = add i15 %sext_ln17_2648, i15 %sext_ln17_1950"   --->   Operation 6079 'add' 'add_ln813_6677' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6080 [1/1] (0.00ns)   --->   "%sext_ln813_2972 = sext i15 %add_ln813_6677"   --->   Operation 6080 'sext' 'sext_ln813_2972' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6081 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6678 = add i16 %sext_ln813_2972, i16 %sext_ln818_1349"   --->   Operation 6081 'add' 'add_ln813_6678' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6082 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6679 = add i16 %add_ln813_6678, i16 %sext_ln813_2971"   --->   Operation 6082 'add' 'add_ln813_6679' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6083 [1/1] (0.75ns)   --->   "%add_ln813_6681 = add i14 %sext_ln17_1966, i14 %sext_ln17_2130"   --->   Operation 6083 'add' 'add_ln813_6681' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6084 [1/1] (0.75ns)   --->   "%add_ln813_6682 = add i14 %sext_ln17_2373, i14 %sext_ln17_2548"   --->   Operation 6084 'add' 'add_ln813_6682' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6085 [1/1] (0.00ns)   --->   "%sext_ln813_2974 = sext i14 %add_ln813_6682"   --->   Operation 6085 'sext' 'sext_ln813_2974' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6086 [1/1] (0.76ns)   --->   "%add_ln813_6683 = add i15 %sext_ln813_2974, i15 %sext_ln17_2322"   --->   Operation 6086 'add' 'add_ln813_6683' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6087 [1/1] (0.75ns)   --->   "%add_ln813_6685 = add i14 %sext_ln17_2616, i14 %sext_ln17_1969"   --->   Operation 6087 'add' 'add_ln813_6685' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6088 [1/1] (0.00ns)   --->   "%sext_ln813_2976 = sext i14 %add_ln813_6685"   --->   Operation 6088 'sext' 'sext_ln813_2976' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6089 [1/1] (0.73ns)   --->   "%add_ln813_6686 = add i12 %sext_ln17_2656, i12 480"   --->   Operation 6089 'add' 'add_ln813_6686' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6090 [1/1] (0.00ns)   --->   "%sext_ln813_2977 = sext i12 %add_ln813_6686"   --->   Operation 6090 'sext' 'sext_ln813_2977' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6091 [1/1] (0.74ns)   --->   "%add_ln813_6687 = add i13 %sext_ln813_2977, i13 %sext_ln17_2505"   --->   Operation 6091 'add' 'add_ln813_6687' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6092 [1/1] (0.00ns)   --->   "%sext_ln813_2978 = sext i13 %add_ln813_6687"   --->   Operation 6092 'sext' 'sext_ln813_2978' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6093 [1/1] (0.76ns)   --->   "%add_ln813_6688 = add i15 %sext_ln813_2978, i15 %sext_ln813_2976"   --->   Operation 6093 'add' 'add_ln813_6688' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6094 [1/1] (0.77ns)   --->   "%add_ln813_6694 = add i16 %sext_ln818_974, i16 %sext_ln818_976"   --->   Operation 6094 'add' 'add_ln813_6694' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6095 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6696 = add i16 %sext_ln818_1014, i16 %sext_ln818_1018"   --->   Operation 6095 'add' 'add_ln813_6696' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6096 [1/1] (0.77ns)   --->   "%add_ln813_6697 = add i16 %sext_ln818_1025, i16 %sext_ln818_1052"   --->   Operation 6096 'add' 'add_ln813_6697' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6097 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6698 = add i16 %add_ln813_6697, i16 %add_ln813_6696"   --->   Operation 6097 'add' 'add_ln813_6698' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6098 [1/1] (0.77ns)   --->   "%add_ln813_6700 = add i16 %sext_ln818_1054, i16 %sext_ln818_1069"   --->   Operation 6098 'add' 'add_ln813_6700' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6099 [1/1] (0.77ns)   --->   "%add_ln813_6701 = add i16 %sext_ln818_1088, i16 %sext_ln818_1111"   --->   Operation 6099 'add' 'add_ln813_6701' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6100 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6703 = add i16 %sext_ln818_1174, i16 %sext_ln818_1212"   --->   Operation 6100 'add' 'add_ln813_6703' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6101 [1/1] (0.77ns)   --->   "%add_ln813_6704 = add i16 %sext_ln818_1220, i16 %sext_ln818_1388"   --->   Operation 6101 'add' 'add_ln813_6704' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6102 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6705 = add i16 %add_ln813_6704, i16 %add_ln813_6703"   --->   Operation 6102 'add' 'add_ln813_6705' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6103 [1/1] (0.76ns)   --->   "%add_ln813_6708 = add i15 %sext_ln17_1918, i15 %sext_ln17_1947"   --->   Operation 6103 'add' 'add_ln813_6708' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6104 [1/1] (0.00ns)   --->   "%sext_ln813_2980 = sext i15 %add_ln813_6708"   --->   Operation 6104 'sext' 'sext_ln813_2980' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6105 [1/1] (0.76ns)   --->   "%add_ln813_6709 = add i15 %sext_ln17_2016, i15 %sext_ln17_2071"   --->   Operation 6105 'add' 'add_ln813_6709' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6106 [1/1] (0.00ns)   --->   "%sext_ln813_2981 = sext i15 %add_ln813_6709"   --->   Operation 6106 'sext' 'sext_ln813_2981' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6107 [1/1] (0.77ns)   --->   "%add_ln813_6710 = add i16 %sext_ln813_2981, i16 %sext_ln813_2980"   --->   Operation 6107 'add' 'add_ln813_6710' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6108 [1/1] (0.76ns)   --->   "%add_ln813_6711 = add i15 %sext_ln17_2082, i15 %sext_ln17_2103"   --->   Operation 6108 'add' 'add_ln813_6711' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6109 [1/1] (0.00ns)   --->   "%sext_ln813_2982 = sext i15 %add_ln813_6711"   --->   Operation 6109 'sext' 'sext_ln813_2982' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6110 [1/1] (0.76ns)   --->   "%add_ln813_6712 = add i15 %sext_ln17_2109, i15 %sext_ln17_2160"   --->   Operation 6110 'add' 'add_ln813_6712' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6111 [1/1] (0.00ns)   --->   "%sext_ln813_2983 = sext i15 %add_ln813_6712"   --->   Operation 6111 'sext' 'sext_ln813_2983' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6112 [1/1] (0.77ns)   --->   "%add_ln813_6713 = add i16 %sext_ln813_2983, i16 %sext_ln813_2982"   --->   Operation 6112 'add' 'add_ln813_6713' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6113 [1/1] (0.76ns)   --->   "%add_ln813_6715 = add i15 %sext_ln17_2190, i15 %sext_ln17_2202"   --->   Operation 6113 'add' 'add_ln813_6715' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6114 [1/1] (0.76ns)   --->   "%add_ln813_6716 = add i15 %sext_ln17_2210, i15 %sext_ln17_2224"   --->   Operation 6114 'add' 'add_ln813_6716' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6115 [1/1] (0.76ns)   --->   "%add_ln813_6718 = add i15 %sext_ln17_2234, i15 %sext_ln17_2254"   --->   Operation 6115 'add' 'add_ln813_6718' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6116 [1/1] (0.00ns)   --->   "%sext_ln813_2986 = sext i15 %add_ln813_6718"   --->   Operation 6116 'sext' 'sext_ln813_2986' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6117 [1/1] (0.76ns)   --->   "%add_ln813_6719 = add i15 %sext_ln17_2277, i15 %sext_ln17_2283"   --->   Operation 6117 'add' 'add_ln813_6719' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6118 [1/1] (0.00ns)   --->   "%sext_ln813_2987 = sext i15 %add_ln813_6719"   --->   Operation 6118 'sext' 'sext_ln813_2987' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6119 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6720 = add i16 %sext_ln813_2987, i16 %sext_ln818_1142"   --->   Operation 6119 'add' 'add_ln813_6720' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6120 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6721 = add i16 %add_ln813_6720, i16 %sext_ln813_2986"   --->   Operation 6120 'add' 'add_ln813_6721' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6121 [1/1] (0.76ns)   --->   "%add_ln813_6725 = add i15 %sext_ln17_2286, i15 %sext_ln17_2290"   --->   Operation 6121 'add' 'add_ln813_6725' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6122 [1/1] (0.76ns)   --->   "%add_ln813_6726 = add i15 %sext_ln17_2358, i15 %sext_ln17_2418"   --->   Operation 6122 'add' 'add_ln813_6726' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6123 [1/1] (0.76ns)   --->   "%add_ln813_6728 = add i15 %sext_ln17_2438, i15 %sext_ln17_2502"   --->   Operation 6123 'add' 'add_ln813_6728' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6124 [1/1] (0.76ns)   --->   "%add_ln813_6729 = add i15 %sext_ln17_2562, i15 %sext_ln17_2581"   --->   Operation 6124 'add' 'add_ln813_6729' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6125 [1/1] (0.76ns)   --->   "%add_ln813_6732 = add i15 %sext_ln17_2585, i15 %sext_ln17_2613"   --->   Operation 6125 'add' 'add_ln813_6732' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6126 [1/1] (0.76ns)   --->   "%add_ln813_6733 = add i15 %sext_ln17_2642, i15 %sext_ln17_2667"   --->   Operation 6126 'add' 'add_ln813_6733' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6127 [1/1] (0.76ns)   --->   "%add_ln813_6735 = add i15 %sext_ln17_2671, i15 %sext_ln17_2686"   --->   Operation 6127 'add' 'add_ln813_6735' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6128 [1/1] (0.75ns)   --->   "%add_ln813_6736 = add i14 %sext_ln17_2041, i14 %sext_ln17_2142"   --->   Operation 6128 'add' 'add_ln813_6736' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6129 [1/1] (0.00ns)   --->   "%sext_ln813_2995 = sext i14 %add_ln813_6736"   --->   Operation 6129 'sext' 'sext_ln813_2995' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6130 [1/1] (0.76ns)   --->   "%add_ln813_6737 = add i15 %sext_ln813_2995, i15 %sext_ln17_1917"   --->   Operation 6130 'add' 'add_ln813_6737' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6131 [1/1] (0.75ns)   --->   "%add_ln813_6741 = add i14 %sext_ln17_2259, i14 %sext_ln17_2307"   --->   Operation 6131 'add' 'add_ln813_6741' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6132 [1/1] (0.00ns)   --->   "%sext_ln813_2997 = sext i14 %add_ln813_6741"   --->   Operation 6132 'sext' 'sext_ln813_2997' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6133 [1/1] (0.75ns)   --->   "%add_ln813_6742 = add i14 %sext_ln17_2315, i14 %sext_ln17_2328"   --->   Operation 6133 'add' 'add_ln813_6742' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6134 [1/1] (0.00ns)   --->   "%sext_ln813_2998 = sext i14 %add_ln813_6742"   --->   Operation 6134 'sext' 'sext_ln813_2998' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6135 [1/1] (0.76ns)   --->   "%add_ln813_6743 = add i15 %sext_ln813_2998, i15 %sext_ln813_2997"   --->   Operation 6135 'add' 'add_ln813_6743' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6136 [1/1] (0.75ns)   --->   "%add_ln813_6744 = add i14 %sext_ln17_2334, i14 %sext_ln17_2412"   --->   Operation 6136 'add' 'add_ln813_6744' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6137 [1/1] (0.00ns)   --->   "%sext_ln813_3000 = sext i14 %add_ln813_6744"   --->   Operation 6137 'sext' 'sext_ln813_3000' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6138 [1/1] (0.75ns)   --->   "%add_ln813_6745 = add i14 %sext_ln17_2460, i14 %sext_ln17_2572"   --->   Operation 6138 'add' 'add_ln813_6745' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6139 [1/1] (0.00ns)   --->   "%sext_ln813_3001 = sext i14 %add_ln813_6745"   --->   Operation 6139 'sext' 'sext_ln813_3001' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6140 [1/1] (0.76ns)   --->   "%add_ln813_6746 = add i15 %sext_ln813_3001, i15 %sext_ln813_3000"   --->   Operation 6140 'add' 'add_ln813_6746' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6141 [1/1] (0.75ns)   --->   "%add_ln813_6748 = add i14 %sext_ln17_2590, i14 %sext_ln17_2053"   --->   Operation 6141 'add' 'add_ln813_6748' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6142 [1/1] (0.00ns)   --->   "%sext_ln813_3003 = sext i14 %add_ln813_6748"   --->   Operation 6142 'sext' 'sext_ln813_3003' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6143 [1/1] (0.74ns)   --->   "%add_ln813_6749 = add i13 %sext_ln17_2169, i13 %sext_ln17_2457"   --->   Operation 6143 'add' 'add_ln813_6749' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6144 [1/1] (0.00ns)   --->   "%sext_ln813_3004 = sext i13 %add_ln813_6749"   --->   Operation 6144 'sext' 'sext_ln813_3004' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6145 [1/1] (0.76ns)   --->   "%add_ln813_6750 = add i15 %sext_ln813_3004, i15 %sext_ln813_3003"   --->   Operation 6145 'add' 'add_ln813_6750' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6146 [1/1] (0.74ns)   --->   "%add_ln813_6751 = add i13 %sext_ln17_2517, i13 %sext_ln17_2569"   --->   Operation 6146 'add' 'add_ln813_6751' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6147 [1/1] (0.00ns)   --->   "%sext_ln813_3006 = sext i13 %add_ln813_6751"   --->   Operation 6147 'sext' 'sext_ln813_3006' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6148 [1/1] (0.74ns)   --->   "%add_ln813_6752 = add i13 %sext_ln17_2637, i13 %sext_ln17_2384"   --->   Operation 6148 'add' 'add_ln813_6752' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6149 [1/1] (0.00ns)   --->   "%sext_ln813_3007 = sext i13 %add_ln813_6752"   --->   Operation 6149 'sext' 'sext_ln813_3007' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6150 [1/1] (0.75ns)   --->   "%add_ln813_6753 = add i14 %sext_ln813_3007, i14 %sext_ln17_2597"   --->   Operation 6150 'add' 'add_ln813_6753' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6151 [1/1] (0.00ns)   --->   "%sext_ln813_3008 = sext i14 %add_ln813_6753"   --->   Operation 6151 'sext' 'sext_ln813_3008' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6152 [1/1] (0.76ns)   --->   "%add_ln813_6754 = add i15 %sext_ln813_3008, i15 %sext_ln813_3006"   --->   Operation 6152 'add' 'add_ln813_6754' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6153 [1/1] (0.75ns)   --->   "%add_ln813_6759 = add i14 %sext_ln17_1904, i14 15840"   --->   Operation 6153 'add' 'add_ln813_6759' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6154 [1/1] (0.00ns)   --->   "%sext_ln813_243 = sext i14 %add_ln813_6759"   --->   Operation 6154 'sext' 'sext_ln813_243' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6155 [1/1] (0.77ns)   --->   "%add_ln813_6767 = add i16 %sext_ln818_979, i16 %sext_ln818_1038"   --->   Operation 6155 'add' 'add_ln813_6767' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6156 [1/1] (0.77ns)   --->   "%add_ln813_6768 = add i16 %sext_ln818_1070, i16 %sext_ln818_1075"   --->   Operation 6156 'add' 'add_ln813_6768' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6157 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6770 = add i16 %sext_ln818_1089, i16 %sext_ln818_1101"   --->   Operation 6157 'add' 'add_ln813_6770' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6158 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6771 = add i16 %sext_ln818_1138, i16 %sext_ln818_1146"   --->   Operation 6158 'add' 'add_ln813_6771' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6159 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6772 = add i16 %add_ln813_6771, i16 %sext_ln818_1134"   --->   Operation 6159 'add' 'add_ln813_6772' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6160 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6773 = add i16 %add_ln813_6772, i16 %add_ln813_6770"   --->   Operation 6160 'add' 'add_ln813_6773' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6161 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6776 = add i16 %sext_ln818_1205, i16 %sext_ln818_1225"   --->   Operation 6161 'add' 'add_ln813_6776' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6162 [1/1] (0.77ns)   --->   "%add_ln813_6777 = add i16 %sext_ln818_1250, i16 %sext_ln818_1266"   --->   Operation 6162 'add' 'add_ln813_6777' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6163 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6778 = add i16 %add_ln813_6777, i16 %add_ln813_6776"   --->   Operation 6163 'add' 'add_ln813_6778' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6164 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6780 = add i16 %sext_ln818_1318, i16 %sext_ln818_1347"   --->   Operation 6164 'add' 'add_ln813_6780' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6165 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6781 = add i16 %add_ln813_6780, i16 %sext_ln818_1301"   --->   Operation 6165 'add' 'add_ln813_6781' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6166 [1/1] (0.77ns)   --->   "%add_ln813_6784 = add i16 %sext_ln818_1351, i16 %sext_ln813_243"   --->   Operation 6166 'add' 'add_ln813_6784' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6167 [1/1] (0.76ns)   --->   "%add_ln813_6785 = add i15 %sext_ln17_1988, i15 %sext_ln17_2000"   --->   Operation 6167 'add' 'add_ln813_6785' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6168 [1/1] (0.76ns)   --->   "%add_ln813_6787 = add i15 %sext_ln17_2001, i15 %sext_ln17_2011"   --->   Operation 6168 'add' 'add_ln813_6787' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6169 [1/1] (0.00ns)   --->   "%sext_ln813_3011 = sext i15 %add_ln813_6787"   --->   Operation 6169 'sext' 'sext_ln813_3011' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6170 [1/1] (0.76ns)   --->   "%add_ln813_6788 = add i15 %sext_ln17_2051, i15 %sext_ln17_2065"   --->   Operation 6170 'add' 'add_ln813_6788' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6171 [1/1] (0.00ns)   --->   "%sext_ln813_3012 = sext i15 %add_ln813_6788"   --->   Operation 6171 'sext' 'sext_ln813_3012' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6172 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6789 = add i16 %sext_ln813_3012, i16 %sext_ln818_996"   --->   Operation 6172 'add' 'add_ln813_6789' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6173 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6790 = add i16 %add_ln813_6789, i16 %sext_ln813_3011"   --->   Operation 6173 'add' 'add_ln813_6790' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6174 [1/1] (0.76ns)   --->   "%add_ln813_6794 = add i15 %sext_ln17_2121, i15 %sext_ln17_2137"   --->   Operation 6174 'add' 'add_ln813_6794' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6175 [1/1] (0.76ns)   --->   "%add_ln813_6795 = add i15 %sext_ln17_2144, i15 %sext_ln17_2166"   --->   Operation 6175 'add' 'add_ln813_6795' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6176 [1/1] (0.76ns)   --->   "%add_ln813_6797 = add i15 %sext_ln17_2206, i15 %sext_ln17_2216"   --->   Operation 6176 'add' 'add_ln813_6797' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6177 [1/1] (0.00ns)   --->   "%sext_ln813_3015 = sext i15 %add_ln813_6797"   --->   Operation 6177 'sext' 'sext_ln813_3015' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6178 [1/1] (0.76ns)   --->   "%add_ln813_6798 = add i15 %sext_ln17_2235, i15 %sext_ln17_2283"   --->   Operation 6178 'add' 'add_ln813_6798' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6179 [1/1] (0.00ns)   --->   "%sext_ln813_3016 = sext i15 %add_ln813_6798"   --->   Operation 6179 'sext' 'sext_ln813_3016' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6180 [1/1] (0.77ns)   --->   "%add_ln813_6799 = add i16 %sext_ln813_3016, i16 %sext_ln813_3015"   --->   Operation 6180 'add' 'add_ln813_6799' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6181 [1/1] (0.76ns)   --->   "%add_ln813_6801 = add i15 %sext_ln17_2293, i15 %sext_ln17_2300"   --->   Operation 6181 'add' 'add_ln813_6801' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6182 [1/1] (0.76ns)   --->   "%add_ln813_6804 = add i15 %sext_ln17_2378, i15 %sext_ln17_2416"   --->   Operation 6182 'add' 'add_ln813_6804' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6183 [1/1] (0.00ns)   --->   "%sext_ln813_3019 = sext i15 %add_ln813_6804"   --->   Operation 6183 'sext' 'sext_ln813_3019' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6184 [1/1] (0.76ns)   --->   "%add_ln813_6805 = add i15 %sext_ln17_2458, i15 %sext_ln17_2472"   --->   Operation 6184 'add' 'add_ln813_6805' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6185 [1/1] (0.00ns)   --->   "%sext_ln813_3020 = sext i15 %add_ln813_6805"   --->   Operation 6185 'sext' 'sext_ln813_3020' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6186 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6806 = add i16 %sext_ln813_3020, i16 %sext_ln818_1241"   --->   Operation 6186 'add' 'add_ln813_6806' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6187 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6807 = add i16 %add_ln813_6806, i16 %sext_ln813_3019"   --->   Operation 6187 'add' 'add_ln813_6807' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6188 [1/1] (0.76ns)   --->   "%add_ln813_6810 = add i15 %sext_ln17_2483, i15 %sext_ln17_2496"   --->   Operation 6188 'add' 'add_ln813_6810' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6189 [1/1] (0.76ns)   --->   "%add_ln813_6811 = add i15 %sext_ln17_2537, i15 %sext_ln17_2541"   --->   Operation 6189 'add' 'add_ln813_6811' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6190 [1/1] (0.76ns)   --->   "%add_ln813_6813 = add i15 %sext_ln17_2557, i15 %sext_ln17_2578"   --->   Operation 6190 'add' 'add_ln813_6813' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6191 [1/1] (0.00ns)   --->   "%sext_ln813_3023 = sext i15 %add_ln813_6813"   --->   Operation 6191 'sext' 'sext_ln813_3023' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6192 [1/1] (0.76ns)   --->   "%add_ln813_6814 = add i15 %sext_ln17_2607, i15 %sext_ln17_2630"   --->   Operation 6192 'add' 'add_ln813_6814' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6193 [1/1] (0.00ns)   --->   "%sext_ln813_3024 = sext i15 %add_ln813_6814"   --->   Operation 6193 'sext' 'sext_ln813_3024' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6194 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6815 = add i16 %sext_ln813_3024, i16 %sext_ln818_1020"   --->   Operation 6194 'add' 'add_ln813_6815' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6195 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6816 = add i16 %add_ln813_6815, i16 %sext_ln813_3023"   --->   Operation 6195 'add' 'add_ln813_6816' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6196 [1/1] (0.76ns)   --->   "%add_ln813_6818 = add i15 %sext_ln17_2677, i15 %sext_ln17_2686"   --->   Operation 6196 'add' 'add_ln813_6818' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6197 [1/1] (0.75ns)   --->   "%add_ln813_6819 = add i14 %sext_ln17_1946, i14 %sext_ln17_2095"   --->   Operation 6197 'add' 'add_ln813_6819' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6198 [1/1] (0.75ns)   --->   "%add_ln813_6821 = add i14 %sext_ln17_2238, i14 %sext_ln17_2449"   --->   Operation 6198 'add' 'add_ln813_6821' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6199 [1/1] (0.00ns)   --->   "%sext_ln813_3027 = sext i14 %add_ln813_6821"   --->   Operation 6199 'sext' 'sext_ln813_3027' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6200 [1/1] (0.74ns)   --->   "%add_ln813_6822 = add i13 %sext_ln17_2156, i13 %sext_ln17_2164"   --->   Operation 6200 'add' 'add_ln813_6822' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6201 [1/1] (0.00ns)   --->   "%sext_ln813_3028 = sext i13 %add_ln813_6822"   --->   Operation 6201 'sext' 'sext_ln813_3028' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6202 [1/1] (0.75ns)   --->   "%add_ln813_6823 = add i14 %sext_ln813_3028, i14 %sext_ln17_2649"   --->   Operation 6202 'add' 'add_ln813_6823' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6203 [1/1] (0.00ns)   --->   "%sext_ln813_3029 = sext i14 %add_ln813_6823"   --->   Operation 6203 'sext' 'sext_ln813_3029' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6204 [1/1] (0.76ns)   --->   "%add_ln813_6824 = add i15 %sext_ln813_3029, i15 %sext_ln813_3027"   --->   Operation 6204 'add' 'add_ln813_6824' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6205 [1/1] (0.77ns)   --->   "%add_ln813_6832 = add i16 %sext_ln818_923, i16 %sext_ln818_941"   --->   Operation 6205 'add' 'add_ln813_6832' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6206 [1/1] (0.77ns)   --->   "%add_ln813_6835 = add i16 %sext_ln818_955, i16 %sext_ln818_965"   --->   Operation 6206 'add' 'add_ln813_6835' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6207 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6837 = add i16 %sext_ln818_1004, i16 %sext_ln818_1041"   --->   Operation 6207 'add' 'add_ln813_6837' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6208 [1/1] (0.77ns)   --->   "%add_ln813_6838 = add i16 %sext_ln818_1069, i16 %sext_ln818_1079"   --->   Operation 6208 'add' 'add_ln813_6838' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6209 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6839 = add i16 %add_ln813_6838, i16 %add_ln813_6837"   --->   Operation 6209 'add' 'add_ln813_6839' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6210 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6842 = add i16 %sext_ln818_1105, i16 %sext_ln818_1119"   --->   Operation 6210 'add' 'add_ln813_6842' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6211 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6843 = add i16 %add_ln813_6842, i16 %sext_ln818_1086"   --->   Operation 6211 'add' 'add_ln813_6843' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6212 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6844 = add i16 %sext_ln818_1166, i16 %sext_ln818_1199"   --->   Operation 6212 'add' 'add_ln813_6844' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6213 [1/1] (0.77ns)   --->   "%add_ln813_6845 = add i16 %sext_ln818_1206, i16 %sext_ln818_1210"   --->   Operation 6213 'add' 'add_ln813_6845' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6214 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6846 = add i16 %add_ln813_6845, i16 %add_ln813_6844"   --->   Operation 6214 'add' 'add_ln813_6846' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6215 [1/1] (0.77ns)   --->   "%add_ln813_6848 = add i16 %sext_ln818_1262, i16 %sext_ln818_1276"   --->   Operation 6215 'add' 'add_ln813_6848' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6216 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6850 = add i16 %sext_ln818_1352, i16 %sext_ln818_1385"   --->   Operation 6216 'add' 'add_ln813_6850' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6217 [1/1] (0.77ns)   --->   "%add_ln813_6851 = add i16 %sext_ln818_1390, i16 %sext_ln818_895"   --->   Operation 6217 'add' 'add_ln813_6851' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6218 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6852 = add i16 %add_ln813_6851, i16 %add_ln813_6850"   --->   Operation 6218 'add' 'add_ln813_6852' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6219 [1/1] (0.76ns)   --->   "%add_ln813_6856 = add i15 %sext_ln17_2124, i15 %sext_ln17_2171"   --->   Operation 6219 'add' 'add_ln813_6856' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6220 [1/1] (0.76ns)   --->   "%add_ln813_6858 = add i15 %sext_ln17_2203, i15 %sext_ln17_2208"   --->   Operation 6220 'add' 'add_ln813_6858' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6221 [1/1] (0.00ns)   --->   "%sext_ln813_3032 = sext i15 %add_ln813_6858"   --->   Operation 6221 'sext' 'sext_ln813_3032' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6222 [1/1] (0.76ns)   --->   "%add_ln813_6859 = add i15 %sext_ln17_2280, i15 %sext_ln17_2408"   --->   Operation 6222 'add' 'add_ln813_6859' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6223 [1/1] (0.00ns)   --->   "%sext_ln813_3033 = sext i15 %add_ln813_6859"   --->   Operation 6223 'sext' 'sext_ln813_3033' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6224 [1/1] (0.77ns)   --->   "%add_ln813_6860 = add i16 %sext_ln813_3033, i16 %sext_ln813_3032"   --->   Operation 6224 'add' 'add_ln813_6860' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6225 [1/1] (0.76ns)   --->   "%add_ln813_6862 = add i15 %sext_ln17_2432, i15 %sext_ln17_2440"   --->   Operation 6225 'add' 'add_ln813_6862' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6226 [1/1] (0.76ns)   --->   "%add_ln813_6864 = add i15 %sext_ln17_2452, i15 %sext_ln17_2463"   --->   Operation 6226 'add' 'add_ln813_6864' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6227 [1/1] (0.00ns)   --->   "%sext_ln813_3035 = sext i15 %add_ln813_6864"   --->   Operation 6227 'sext' 'sext_ln813_3035' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6228 [1/1] (0.76ns)   --->   "%add_ln813_6865 = add i15 %sext_ln17_2479, i15 %sext_ln17_2573"   --->   Operation 6228 'add' 'add_ln813_6865' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6229 [1/1] (0.00ns)   --->   "%sext_ln813_3036 = sext i15 %add_ln813_6865"   --->   Operation 6229 'sext' 'sext_ln813_3036' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6230 [1/1] (0.77ns)   --->   "%add_ln813_6866 = add i16 %sext_ln813_3036, i16 %sext_ln813_3035"   --->   Operation 6230 'add' 'add_ln813_6866' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6231 [1/1] (0.76ns)   --->   "%add_ln813_6869 = add i15 %sext_ln17_2631, i15 %sext_ln17_1911"   --->   Operation 6231 'add' 'add_ln813_6869' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6232 [1/1] (0.75ns)   --->   "%add_ln813_6871 = add i14 %sext_ln17_2152, i14 %sext_ln17_2248"   --->   Operation 6232 'add' 'add_ln813_6871' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6233 [1/1] (0.00ns)   --->   "%sext_ln813_3038 = sext i14 %add_ln813_6871"   --->   Operation 6233 'sext' 'sext_ln813_3038' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6234 [1/1] (0.75ns)   --->   "%add_ln813_6872 = add i14 %sext_ln17_2328, i14 %sext_ln17_2381"   --->   Operation 6234 'add' 'add_ln813_6872' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6235 [1/1] (0.00ns)   --->   "%sext_ln813_3039 = sext i14 %add_ln813_6872"   --->   Operation 6235 'sext' 'sext_ln813_3039' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6236 [1/1] (0.76ns)   --->   "%add_ln813_6873 = add i15 %sext_ln813_3039, i15 %sext_ln813_3038"   --->   Operation 6236 'add' 'add_ln813_6873' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6237 [1/1] (0.75ns)   --->   "%add_ln813_6875 = add i14 %sext_ln17_2551, i14 %sext_ln17_2616"   --->   Operation 6237 'add' 'add_ln813_6875' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6238 [1/1] (0.00ns)   --->   "%sext_ln813_3041 = sext i14 %add_ln813_6875"   --->   Operation 6238 'sext' 'sext_ln813_3041' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6239 [1/1] (0.74ns)   --->   "%add_ln813_6876 = add i13 %sext_ln17_2093, i13 7168"   --->   Operation 6239 'add' 'add_ln813_6876' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6240 [1/1] (0.00ns)   --->   "%sext_ln813_3042 = sext i13 %add_ln813_6876"   --->   Operation 6240 'sext' 'sext_ln813_3042' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6241 [1/1] (0.76ns)   --->   "%add_ln813_6877 = add i15 %sext_ln813_3042, i15 %sext_ln813_3041"   --->   Operation 6241 'add' 'add_ln813_6877' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6242 [1/1] (0.74ns)   --->   "%add_ln813_6878 = add i13 %sext_ln17_2131, i13 %sext_ln17_2637"   --->   Operation 6242 'add' 'add_ln813_6878' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6243 [1/1] (0.00ns)   --->   "%sext_ln813_3044 = sext i13 %add_ln813_6878"   --->   Operation 6243 'sext' 'sext_ln813_3044' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6244 [1/1] (0.74ns)   --->   "%add_ln813_6879 = add i13 %sext_ln17_2682, i13 %sext_ln17_2422"   --->   Operation 6244 'add' 'add_ln813_6879' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6245 [1/1] (0.00ns)   --->   "%sext_ln813_3045 = sext i13 %add_ln813_6879"   --->   Operation 6245 'sext' 'sext_ln813_3045' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6246 [1/1] (0.75ns)   --->   "%add_ln813_6880 = add i14 %sext_ln813_3045, i14 %sext_ln813_3044"   --->   Operation 6246 'add' 'add_ln813_6880' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6247 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6889 = add i16 %mult_V_3920, i16 %sext_ln818_885"   --->   Operation 6247 'add' 'add_ln813_6889' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6248 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6890 = add i16 %add_ln813_6889, i16 %mult_V_3895"   --->   Operation 6248 'add' 'add_ln813_6890' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6249 [1/1] (0.77ns)   --->   "%add_ln813_6893 = add i16 %sext_ln818_918, i16 %sext_ln818_990"   --->   Operation 6249 'add' 'add_ln813_6893' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6250 [1/1] (0.77ns)   --->   "%add_ln813_6894 = add i16 %sext_ln818_1034, i16 %sext_ln818_1071"   --->   Operation 6250 'add' 'add_ln813_6894' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6251 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6896 = add i16 %sext_ln818_1081, i16 %sext_ln818_1094"   --->   Operation 6251 'add' 'add_ln813_6896' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6252 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6897 = add i16 %sext_ln818_1113, i16 %sext_ln818_1120"   --->   Operation 6252 'add' 'add_ln813_6897' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6253 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6898 = add i16 %add_ln813_6897, i16 %sext_ln818_1099"   --->   Operation 6253 'add' 'add_ln813_6898' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6254 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6899 = add i16 %add_ln813_6898, i16 %add_ln813_6896"   --->   Operation 6254 'add' 'add_ln813_6899' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6255 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6902 = add i16 %sext_ln818_1139, i16 %sext_ln818_1154"   --->   Operation 6255 'add' 'add_ln813_6902' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6256 [1/1] (0.77ns)   --->   "%add_ln813_6903 = add i16 %sext_ln818_1163, i16 %sext_ln818_1167"   --->   Operation 6256 'add' 'add_ln813_6903' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6257 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6904 = add i16 %add_ln813_6903, i16 %add_ln813_6902"   --->   Operation 6257 'add' 'add_ln813_6904' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6258 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6905 = add i16 %sext_ln818_1201, i16 %sext_ln818_1213"   --->   Operation 6258 'add' 'add_ln813_6905' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6259 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6906 = add i16 %sext_ln818_1234, i16 %sext_ln818_1261"   --->   Operation 6259 'add' 'add_ln813_6906' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6260 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6907 = add i16 %add_ln813_6906, i16 %sext_ln818_1228"   --->   Operation 6260 'add' 'add_ln813_6907' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6261 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6908 = add i16 %add_ln813_6907, i16 %add_ln813_6905"   --->   Operation 6261 'add' 'add_ln813_6908' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6262 [1/1] (0.77ns)   --->   "%add_ln813_6910 = add i16 %sext_ln818_1277, i16 %sext_ln818_1278"   --->   Operation 6262 'add' 'add_ln813_6910' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6263 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6911 = add i16 %sext_ln818_1303, i16 %sext_ln818_1305"   --->   Operation 6263 'add' 'add_ln813_6911' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6264 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6912 = add i16 %add_ln813_6911, i16 %sext_ln818_1293"   --->   Operation 6264 'add' 'add_ln813_6912' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6265 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6914 = add i16 %sext_ln818_1339, i16 %sext_ln818_1343"   --->   Operation 6265 'add' 'add_ln813_6914' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6266 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6915 = add i16 %sext_ln818_1359, i16 %sext_ln818_1373"   --->   Operation 6266 'add' 'add_ln813_6915' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6267 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6916 = add i16 %add_ln813_6915, i16 %sext_ln818_1353"   --->   Operation 6267 'add' 'add_ln813_6916' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6268 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6917 = add i16 %add_ln813_6916, i16 %add_ln813_6914"   --->   Operation 6268 'add' 'add_ln813_6917' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6269 [1/1] (0.77ns)   --->   "%add_ln813_6921 = add i16 %sext_ln818_1391, i16 %sext_ln818_899"   --->   Operation 6269 'add' 'add_ln813_6921' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6270 [1/1] (0.76ns)   --->   "%add_ln813_6922 = add i15 %sext_ln17_2007, i15 %sext_ln17_2015"   --->   Operation 6270 'add' 'add_ln813_6922' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6271 [1/1] (0.76ns)   --->   "%add_ln813_6925 = add i15 %sext_ln17_2151, i15 %sext_ln17_2165"   --->   Operation 6271 'add' 'add_ln813_6925' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6272 [1/1] (0.76ns)   --->   "%add_ln813_6929 = add i15 %sext_ln17_2250, i15 %sext_ln17_2272"   --->   Operation 6272 'add' 'add_ln813_6929' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6273 [1/1] (0.76ns)   --->   "%add_ln813_6930 = add i15 %sext_ln17_2349, i15 %sext_ln17_2400"   --->   Operation 6273 'add' 'add_ln813_6930' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6274 [1/1] (0.00ns)   --->   "%sext_ln813_3051 = sext i15 %add_ln813_6930"   --->   Operation 6274 'sext' 'sext_ln813_3051' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6275 [1/1] (0.77ns)   --->   "%add_ln813_6931 = add i16 %sext_ln813_3051, i16 %sext_ln818_1184"   --->   Operation 6275 'add' 'add_ln813_6931' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6276 [1/1] (0.76ns)   --->   "%add_ln813_6933 = add i15 %sext_ln17_2419, i15 %sext_ln17_2420"   --->   Operation 6276 'add' 'add_ln813_6933' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6277 [1/1] (0.00ns)   --->   "%sext_ln813_3052 = sext i15 %add_ln813_6933"   --->   Operation 6277 'sext' 'sext_ln813_3052' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6278 [1/1] (0.76ns)   --->   "%add_ln813_6934 = add i15 %sext_ln17_2473, i15 %sext_ln17_2504"   --->   Operation 6278 'add' 'add_ln813_6934' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6279 [1/1] (0.00ns)   --->   "%sext_ln813_3053 = sext i15 %add_ln813_6934"   --->   Operation 6279 'sext' 'sext_ln813_3053' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6280 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6935 = add i16 %sext_ln813_3053, i16 %sext_ln818_1267"   --->   Operation 6280 'add' 'add_ln813_6935' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6281 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6936 = add i16 %add_ln813_6935, i16 %sext_ln813_3052"   --->   Operation 6281 'add' 'add_ln813_6936' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6282 [1/1] (0.76ns)   --->   "%add_ln813_6939 = add i15 %sext_ln17_2512, i15 %sext_ln17_2541"   --->   Operation 6282 'add' 'add_ln813_6939' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6283 [1/1] (0.76ns)   --->   "%add_ln813_6940 = add i15 %sext_ln17_2554, i15 %sext_ln17_2570"   --->   Operation 6283 'add' 'add_ln813_6940' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6284 [1/1] (0.76ns)   --->   "%add_ln813_6942 = add i15 %sext_ln17_2571, i15 %sext_ln17_2603"   --->   Operation 6284 'add' 'add_ln813_6942' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6285 [1/1] (0.00ns)   --->   "%sext_ln813_3056 = sext i15 %add_ln813_6942"   --->   Operation 6285 'sext' 'sext_ln813_3056' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6286 [1/1] (0.75ns)   --->   "%add_ln813_6943 = add i14 %sext_ln17_1992, i14 %sext_ln17_2323"   --->   Operation 6286 'add' 'add_ln813_6943' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6287 [1/1] (0.00ns)   --->   "%sext_ln813_3057 = sext i14 %add_ln813_6943"   --->   Operation 6287 'sext' 'sext_ln813_3057' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6288 [1/1] (0.76ns)   --->   "%add_ln813_6944 = add i15 %sext_ln813_3057, i15 %sext_ln17_2617"   --->   Operation 6288 'add' 'add_ln813_6944' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6289 [1/1] (0.00ns)   --->   "%sext_ln813_3058 = sext i15 %add_ln813_6944"   --->   Operation 6289 'sext' 'sext_ln813_3058' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6290 [1/1] (0.77ns)   --->   "%add_ln813_6945 = add i16 %sext_ln813_3058, i16 %sext_ln813_3056"   --->   Operation 6290 'add' 'add_ln813_6945' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6291 [1/1] (0.75ns)   --->   "%add_ln813_6947 = add i14 %sext_ln17_2404, i14 %sext_ln17_2426"   --->   Operation 6291 'add' 'add_ln813_6947' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6292 [1/1] (0.74ns)   --->   "%add_ln813_6948 = add i13 %sext_ln17_1931, i13 7168"   --->   Operation 6292 'add' 'add_ln813_6948' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6293 [1/1] (0.00ns)   --->   "%sext_ln813_3060 = sext i13 %add_ln813_6948"   --->   Operation 6293 'sext' 'sext_ln813_3060' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6294 [1/1] (0.75ns)   --->   "%add_ln813_6949 = add i14 %sext_ln813_3060, i14 %sext_ln17_2649"   --->   Operation 6294 'add' 'add_ln813_6949' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6295 [1/1] (0.74ns)   --->   "%add_ln813_6951 = add i13 %sext_ln17_2236, i13 %sext_ln17_2256"   --->   Operation 6295 'add' 'add_ln813_6951' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6296 [1/1] (0.00ns)   --->   "%sext_ln813_3063 = sext i13 %add_ln813_6951"   --->   Operation 6296 'sext' 'sext_ln813_3063' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6297 [1/1] (0.74ns)   --->   "%add_ln813_6952 = add i13 %sext_ln17_2486, i13 %sext_ln17_2559"   --->   Operation 6297 'add' 'add_ln813_6952' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6298 [1/1] (0.00ns)   --->   "%sext_ln813_3064 = sext i13 %add_ln813_6952"   --->   Operation 6298 'sext' 'sext_ln813_3064' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6299 [1/1] (0.75ns)   --->   "%add_ln813_6953 = add i14 %sext_ln813_3064, i14 %sext_ln17_2295"   --->   Operation 6299 'add' 'add_ln813_6953' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6300 [1/1] (0.00ns)   --->   "%sext_ln813_3065 = sext i14 %add_ln813_6953"   --->   Operation 6300 'sext' 'sext_ln813_3065' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6301 [1/1] (0.76ns)   --->   "%add_ln813_6954 = add i15 %sext_ln813_3065, i15 %sext_ln813_3063"   --->   Operation 6301 'add' 'add_ln813_6954' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.21>
ST_2 : Operation 6302 [1/1] (0.00ns)   --->   "%sext_ln818_891 = sext i15 %mult_V_2709"   --->   Operation 6302 'sext' 'sext_ln818_891' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6303 [1/1] (0.00ns)   --->   "%sext_ln818_893 = sext i14 %mult_V_2712"   --->   Operation 6303 'sext' 'sext_ln818_893' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6304 [1/1] (0.00ns)   --->   "%sext_ln818_900 = sext i15 %mult_V_2731"   --->   Operation 6304 'sext' 'sext_ln818_900' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6305 [1/1] (0.00ns)   --->   "%sext_ln818_902 = sext i14 %mult_V_2734"   --->   Operation 6305 'sext' 'sext_ln818_902' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6306 [1/1] (0.00ns)   --->   "%sext_ln818_911 = sext i15 %mult_V_2749"   --->   Operation 6306 'sext' 'sext_ln818_911' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6307 [1/1] (0.00ns)   --->   "%sext_ln818_912 = sext i15 %mult_V_2750"   --->   Operation 6307 'sext' 'sext_ln818_912' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6308 [1/1] (0.00ns)   --->   "%sext_ln818_916 = sext i14 %mult_V_2761"   --->   Operation 6308 'sext' 'sext_ln818_916' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6309 [1/1] (0.00ns)   --->   "%sext_ln17_1938 = sext i14 %mult_V_2766" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 6309 'sext' 'sext_ln17_1938' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6310 [1/1] (0.00ns)   --->   "%sext_ln818_924 = sext i15 %mult_V_2778"   --->   Operation 6310 'sext' 'sext_ln818_924' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6311 [1/1] (0.00ns)   --->   "%sext_ln17_1954 = sext i14 %mult_V_2786" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 6311 'sext' 'sext_ln17_1954' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6312 [1/1] (0.00ns)   --->   "%sext_ln818_930 = sext i14 %mult_V_2798"   --->   Operation 6312 'sext' 'sext_ln818_930' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6313 [1/1] (0.00ns)   --->   "%sext_ln17_1962 = sext i14 %mult_V_2798" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 6313 'sext' 'sext_ln17_1962' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6314 [1/1] (0.00ns)   --->   "%sext_ln818_934 = sext i15 %mult_V_2800"   --->   Operation 6314 'sext' 'sext_ln818_934' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6315 [1/1] (0.00ns)   --->   "%sext_ln818_939 = sext i15 %mult_V_2804"   --->   Operation 6315 'sext' 'sext_ln818_939' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6316 [1/1] (0.00ns)   --->   "%sext_ln818_945 = sext i14 %mult_V_2814"   --->   Operation 6316 'sext' 'sext_ln818_945' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6317 [1/1] (0.00ns)   --->   "%sext_ln17_1973 = sext i14 %mult_V_2816" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 6317 'sext' 'sext_ln17_1973' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6318 [1/1] (0.00ns)   --->   "%sext_ln818_947 = sext i15 %mult_V_2820"   --->   Operation 6318 'sext' 'sext_ln818_947' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6319 [1/1] (0.00ns)   --->   "%sext_ln818_948 = sext i15 %mult_V_2824"   --->   Operation 6319 'sext' 'sext_ln818_948' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6320 [1/1] (0.00ns)   --->   "%sext_ln818_949 = sext i15 %mult_V_2825"   --->   Operation 6320 'sext' 'sext_ln818_949' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6321 [1/1] (0.00ns)   --->   "%sext_ln818_958 = sext i14 %mult_V_2859"   --->   Operation 6321 'sext' 'sext_ln818_958' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6322 [1/1] (0.00ns)   --->   "%sext_ln17_2003 = sext i14 %mult_V_2859" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 6322 'sext' 'sext_ln17_2003' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6323 [1/1] (0.00ns)   --->   "%shl_ln1273_908 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_294, i4 0"   --->   Operation 6323 'bitconcatenate' 'shl_ln1273_908' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6324 [1/1] (0.00ns)   --->   "%sext_ln1273_1495 = sext i20 %shl_ln1273_908"   --->   Operation 6324 'sext' 'sext_ln1273_1495' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6325 [1/1] (0.80ns)   --->   "%r_V_3842 = sub i21 0, i21 %sext_ln1273_1495"   --->   Operation 6325 'sub' 'r_V_3842' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6326 [1/1] (0.00ns)   --->   "%mult_V_2870 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3842, i32 5, i32 20"   --->   Operation 6326 'partselect' 'mult_V_2870' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6327 [1/1] (0.00ns)   --->   "%sext_ln818_964 = sext i15 %mult_V_2874"   --->   Operation 6327 'sext' 'sext_ln818_964' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6328 [1/1] (0.00ns)   --->   "%sext_ln818_967 = sext i14 %mult_V_2880"   --->   Operation 6328 'sext' 'sext_ln818_967' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6329 [1/1] (0.00ns)   --->   "%sext_ln818_973 = sext i14 %mult_V_2885"   --->   Operation 6329 'sext' 'sext_ln818_973' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6330 [1/1] (0.00ns)   --->   "%sext_ln17_2027 = sext i14 %mult_V_2905" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 6330 'sext' 'sext_ln17_2027' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6331 [1/1] (0.00ns)   --->   "%sext_ln818_995 = sext i14 %mult_V_2916"   --->   Operation 6331 'sext' 'sext_ln818_995' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6332 [1/1] (0.00ns)   --->   "%sext_ln818_1003 = sext i15 %mult_V_2925"   --->   Operation 6332 'sext' 'sext_ln818_1003' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6333 [1/1] (0.00ns)   --->   "%sext_ln818_1006 = sext i14 %mult_V_2932"   --->   Operation 6333 'sext' 'sext_ln818_1006' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6334 [1/1] (0.00ns)   --->   "%sext_ln818_1022 = sext i14 %mult_V_2955"   --->   Operation 6334 'sext' 'sext_ln818_1022' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6335 [1/1] (0.00ns)   --->   "%sext_ln17_2058 = sext i14 %mult_V_2955" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 6335 'sext' 'sext_ln17_2058' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6336 [1/1] (0.00ns)   --->   "%sext_ln17_2064 = sext i14 %mult_V_2964" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 6336 'sext' 'sext_ln17_2064' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6337 [1/1] (0.00ns)   --->   "%sext_ln818_1029 = sext i14 %mult_V_2970"   --->   Operation 6337 'sext' 'sext_ln818_1029' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6338 [1/1] (0.00ns)   --->   "%sext_ln818_1045 = sext i15 %mult_V_3002"   --->   Operation 6338 'sext' 'sext_ln818_1045' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6339 [1/1] (0.00ns)   --->   "%sext_ln818_1053 = sext i14 %mult_V_3013"   --->   Operation 6339 'sext' 'sext_ln818_1053' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6340 [1/1] (0.00ns)   --->   "%sext_ln818_1077 = sext i14 %mult_V_3077"   --->   Operation 6340 'sext' 'sext_ln818_1077' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6341 [1/1] (0.00ns)   --->   "%sext_ln818_1096 = sext i14 %mult_V_3136"   --->   Operation 6341 'sext' 'sext_ln818_1096' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6342 [1/1] (0.00ns)   --->   "%sext_ln818_1141 = sext i14 %mult_V_3273"   --->   Operation 6342 'sext' 'sext_ln818_1141' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6343 [1/1] (0.00ns)   --->   "%sext_ln818_1143 = sext i14 %mult_V_3277"   --->   Operation 6343 'sext' 'sext_ln818_1143' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6344 [1/1] (0.00ns)   --->   "%sext_ln818_1150 = sext i14 %mult_V_3293"   --->   Operation 6344 'sext' 'sext_ln818_1150' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6345 [1/1] (0.00ns)   --->   "%sext_ln818_1160 = sext i14 %mult_V_3318"   --->   Operation 6345 'sext' 'sext_ln818_1160' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6346 [1/1] (0.00ns)   --->   "%sext_ln818_1176 = sext i14 %mult_V_3362"   --->   Operation 6346 'sext' 'sext_ln818_1176' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6347 [1/1] (0.00ns)   --->   "%sext_ln818_1182 = sext i14 %mult_V_3369"   --->   Operation 6347 'sext' 'sext_ln818_1182' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6348 [1/1] (0.00ns)   --->   "%sext_ln818_1186 = sext i14 %mult_V_3375"   --->   Operation 6348 'sext' 'sext_ln818_1186' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6349 [1/1] (0.00ns)   --->   "%sext_ln17_2330 = sext i14 %mult_V_3375" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 6349 'sext' 'sext_ln17_2330' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6350 [1/1] (0.00ns)   --->   "%sext_ln818_1203 = sext i14 %mult_V_3409"   --->   Operation 6350 'sext' 'sext_ln818_1203' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6351 [1/1] (0.00ns)   --->   "%sext_ln818_1204 = sext i14 %mult_V_3413"   --->   Operation 6351 'sext' 'sext_ln818_1204' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6352 [1/1] (0.00ns)   --->   "%sext_ln17_2351 = sext i14 %mult_V_3413" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 6352 'sext' 'sext_ln17_2351' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6353 [1/1] (0.00ns)   --->   "%sext_ln818_1214 = sext i14 %mult_V_3445"   --->   Operation 6353 'sext' 'sext_ln818_1214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6354 [1/1] (0.00ns)   --->   "%sext_ln818_1221 = sext i15 %mult_V_3458"   --->   Operation 6354 'sext' 'sext_ln818_1221' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6355 [1/1] (0.00ns)   --->   "%sext_ln17_2380 = sext i14 %mult_V_3461" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 6355 'sext' 'sext_ln17_2380' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6356 [1/1] (0.00ns)   --->   "%sext_ln17_2387 = sext i14 %mult_V_3469" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 6356 'sext' 'sext_ln17_2387' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6357 [1/1] (0.00ns)   --->   "%sext_ln17_2395 = sext i14 %mult_V_3479" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 6357 'sext' 'sext_ln17_2395' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6358 [1/1] (0.00ns)   --->   "%sext_ln17_2396 = sext i14 %mult_V_3480" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 6358 'sext' 'sext_ln17_2396' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6359 [1/1] (0.00ns)   --->   "%sext_ln818_1231 = sext i14 %mult_V_3495"   --->   Operation 6359 'sext' 'sext_ln818_1231' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6360 [1/1] (0.00ns)   --->   "%sext_ln818_1233 = sext i14 %mult_V_3497"   --->   Operation 6360 'sext' 'sext_ln818_1233' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6361 [1/1] (0.00ns)   --->   "%sext_ln17_2430 = sext i14 %mult_V_3526" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 6361 'sext' 'sext_ln17_2430' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6362 [1/1] (0.00ns)   --->   "%sext_ln818_1248 = sext i15 %mult_V_3534"   --->   Operation 6362 'sext' 'sext_ln818_1248' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6363 [1/1] (0.00ns)   --->   "%sext_ln818_1256 = sext i14 %mult_V_3555"   --->   Operation 6363 'sext' 'sext_ln818_1256' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6364 [1/1] (0.00ns)   --->   "%sext_ln818_1270 = sext i15 %mult_V_3590"   --->   Operation 6364 'sext' 'sext_ln818_1270' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6365 [1/1] (0.00ns)   --->   "%sext_ln818_1271 = sext i14 %mult_V_3598"   --->   Operation 6365 'sext' 'sext_ln818_1271' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6366 [1/1] (0.00ns)   --->   "%sext_ln17_2476 = sext i14 %mult_V_3598" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 6366 'sext' 'sext_ln17_2476' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6367 [1/1] (0.00ns)   --->   "%sext_ln818_1274 = sext i14 %mult_V_3606"   --->   Operation 6367 'sext' 'sext_ln818_1274' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6368 [1/1] (0.00ns)   --->   "%sext_ln818_1279 = sext i15 %mult_V_3625"   --->   Operation 6368 'sext' 'sext_ln818_1279' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6369 [1/1] (0.00ns)   --->   "%sext_ln818_1282 = sext i14 %mult_V_3630"   --->   Operation 6369 'sext' 'sext_ln818_1282' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6370 [1/1] (0.00ns)   --->   "%sext_ln818_1284 = sext i15 %mult_V_3634"   --->   Operation 6370 'sext' 'sext_ln818_1284' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6371 [1/1] (0.00ns)   --->   "%sext_ln818_1285 = sext i14 %mult_V_3636"   --->   Operation 6371 'sext' 'sext_ln818_1285' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6372 [1/1] (0.00ns)   --->   "%sext_ln818_1288 = sext i15 %mult_V_3644"   --->   Operation 6372 'sext' 'sext_ln818_1288' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6373 [1/1] (0.00ns)   --->   "%sext_ln818_1291 = sext i15 %mult_V_3651"   --->   Operation 6373 'sext' 'sext_ln818_1291' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6374 [1/1] (0.00ns)   --->   "%sext_ln818_1296 = sext i15 %mult_V_3665"   --->   Operation 6374 'sext' 'sext_ln818_1296' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6375 [1/1] (0.00ns)   --->   "%sext_ln818_986 = sext i15 %mult_V_3675"   --->   Operation 6375 'sext' 'sext_ln818_986' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6376 [1/1] (0.00ns)   --->   "%sext_ln818_1308 = sext i14 %mult_V_3693"   --->   Operation 6376 'sext' 'sext_ln818_1308' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6377 [1/1] (0.00ns)   --->   "%sext_ln818_1317 = sext i15 %mult_V_3716"   --->   Operation 6377 'sext' 'sext_ln818_1317' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6378 [1/1] (0.00ns)   --->   "%sext_ln818_1321 = sext i15 %mult_V_3726"   --->   Operation 6378 'sext' 'sext_ln818_1321' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6379 [1/1] (0.00ns)   --->   "%sext_ln818_1355 = sext i15 %mult_V_3820"   --->   Operation 6379 'sext' 'sext_ln818_1355' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6380 [1/1] (0.00ns)   --->   "%sext_ln818_1362 = sext i14 %mult_V_3836"   --->   Operation 6380 'sext' 'sext_ln818_1362' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6381 [1/1] (0.00ns)   --->   "%sext_ln818_1374 = sext i15 %mult_V_3870"   --->   Operation 6381 'sext' 'sext_ln818_1374' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6382 [1/1] (0.00ns)   --->   "%sext_ln818_1381 = sext i15 %mult_V_3901"   --->   Operation 6382 'sext' 'sext_ln818_1381' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6383 [1/1] (0.00ns)   --->   "%sext_ln818_1384 = sext i15 %mult_V_3916"   --->   Operation 6383 'sext' 'sext_ln818_1384' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6384 [1/1] (0.00ns)   --->   "%sext_ln818_1387 = sext i15 %mult_V_3925"   --->   Operation 6384 'sext' 'sext_ln818_1387' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6385 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5236 = add i16 %mult_V_3379, i16 %mult_V_3438"   --->   Operation 6385 'add' 'add_ln813_5236' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6386 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5237 = add i16 %add_ln813_5236, i16 %mult_V_3021"   --->   Operation 6386 'add' 'add_ln813_5237' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6387 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5238 = add i16 %mult_V_3793, i16 %sext_ln818_900"   --->   Operation 6387 'add' 'add_ln813_5238' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6388 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5240 = add i16 %add_ln813_5239, i16 %add_ln813_5238"   --->   Operation 6388 'add' 'add_ln813_5240' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6389 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5241 = add i16 %add_ln813_5240, i16 %add_ln813_5237"   --->   Operation 6389 'add' 'add_ln813_5241' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6390 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5244 = add i16 %add_ln813_5243, i16 %add_ln813_5242"   --->   Operation 6390 'add' 'add_ln813_5244' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6391 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5248 = add i16 %add_ln813_5247, i16 %add_ln813_5244"   --->   Operation 6391 'add' 'add_ln813_5248' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6392 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5249 = add i16 %add_ln813_5248, i16 %add_ln813_5241"   --->   Operation 6392 'add' 'add_ln813_5249' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6393 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5255 = add i16 %add_ln813_5254, i16 %add_ln813_5251"   --->   Operation 6393 'add' 'add_ln813_5255' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6394 [1/1] (0.00ns)   --->   "%sext_ln813_2400 = sext i15 %add_ln813_5257"   --->   Operation 6394 'sext' 'sext_ln813_2400' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6395 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5258 = add i16 %sext_ln813_2400, i16 %add_ln813_5256"   --->   Operation 6395 'add' 'add_ln813_5258' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6396 [1/1] (0.00ns)   --->   "%sext_ln813_2401 = sext i15 %add_ln813_5259"   --->   Operation 6396 'sext' 'sext_ln813_2401' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6397 [1/1] (0.00ns)   --->   "%sext_ln813_2402 = sext i15 %add_ln813_5260"   --->   Operation 6397 'sext' 'sext_ln813_2402' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6398 [1/1] (0.77ns)   --->   "%add_ln813_5261 = add i16 %sext_ln813_2402, i16 %sext_ln813_2401"   --->   Operation 6398 'add' 'add_ln813_5261' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6399 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5262 = add i16 %add_ln813_5261, i16 %add_ln813_5258"   --->   Operation 6399 'add' 'add_ln813_5262' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6400 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5263 = add i16 %add_ln813_5262, i16 %add_ln813_5255"   --->   Operation 6400 'add' 'add_ln813_5263' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6401 [1/1] (0.00ns)   --->   "%sext_ln813_2403 = sext i15 %add_ln813_5265"   --->   Operation 6401 'sext' 'sext_ln813_2403' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6402 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5266 = add i16 %sext_ln813_2403, i16 %sext_ln818_1077"   --->   Operation 6402 'add' 'add_ln813_5266' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6403 [1/1] (0.00ns)   --->   "%sext_ln813_2404 = sext i15 %add_ln813_5267"   --->   Operation 6403 'sext' 'sext_ln813_2404' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6404 [1/1] (0.00ns)   --->   "%sext_ln813_2405 = sext i15 %add_ln813_5268"   --->   Operation 6404 'sext' 'sext_ln813_2405' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6405 [1/1] (0.77ns)   --->   "%add_ln813_5269 = add i16 %sext_ln813_2405, i16 %sext_ln813_2404"   --->   Operation 6405 'add' 'add_ln813_5269' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6406 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5270 = add i16 %add_ln813_5269, i16 %add_ln813_5266"   --->   Operation 6406 'add' 'add_ln813_5270' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6407 [1/1] (0.00ns)   --->   "%sext_ln813_2406 = sext i15 %add_ln813_5271"   --->   Operation 6407 'sext' 'sext_ln813_2406' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6408 [1/1] (0.00ns)   --->   "%sext_ln813_2407 = sext i15 %add_ln813_5272"   --->   Operation 6408 'sext' 'sext_ln813_2407' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6409 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5273 = add i16 %sext_ln813_2407, i16 %sext_ln813_2406"   --->   Operation 6409 'add' 'add_ln813_5273' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6410 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5277 = add i16 %add_ln813_5276, i16 %add_ln813_5273"   --->   Operation 6410 'add' 'add_ln813_5277' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6411 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5278 = add i16 %add_ln813_5277, i16 %add_ln813_5270"   --->   Operation 6411 'add' 'add_ln813_5278' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6412 [1/1] (0.00ns)   --->   "%sext_ln813_2410 = sext i15 %add_ln813_5279"   --->   Operation 6412 'sext' 'sext_ln813_2410' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6413 [1/1] (0.00ns)   --->   "%sext_ln813_2411 = sext i15 %add_ln813_5280"   --->   Operation 6413 'sext' 'sext_ln813_2411' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6414 [1/1] (0.77ns)   --->   "%add_ln813_5281 = add i16 %sext_ln813_2411, i16 %sext_ln813_2410"   --->   Operation 6414 'add' 'add_ln813_5281' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6415 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5285 = add i16 %add_ln813_5284, i16 %add_ln813_5281"   --->   Operation 6415 'add' 'add_ln813_5285' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6416 [1/1] (0.00ns)   --->   "%sext_ln813_2416 = sext i15 %add_ln813_5288"   --->   Operation 6416 'sext' 'sext_ln813_2416' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6417 [1/1] (0.00ns)   --->   "%sext_ln813_2419 = sext i15 %add_ln813_5291"   --->   Operation 6417 'sext' 'sext_ln813_2419' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6418 [1/1] (0.77ns)   --->   "%add_ln813_5292 = add i16 %sext_ln813_2419, i16 %sext_ln813_2416"   --->   Operation 6418 'add' 'add_ln813_5292' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6419 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5293 = add i16 %add_ln813_5292, i16 %add_ln813_5285"   --->   Operation 6419 'add' 'add_ln813_5293' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6420 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5294 = add i16 %add_ln813_5293, i16 %add_ln813_5278"   --->   Operation 6420 'add' 'add_ln813_5294' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6421 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5296 = add i16 %mult_V_2884, i16 %mult_V_2979"   --->   Operation 6421 'add' 'add_ln813_5296' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6422 [1/1] (0.78ns)   --->   "%add_ln813_5297 = add i16 %mult_V_3221, i16 %mult_V_3672"   --->   Operation 6422 'add' 'add_ln813_5297' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6423 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5298 = add i16 %add_ln813_5297, i16 %add_ln813_5296"   --->   Operation 6423 'add' 'add_ln813_5298' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6424 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5299 = add i16 %mult_V_3725, i16 %mult_V_3780"   --->   Operation 6424 'add' 'add_ln813_5299' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6425 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5300 = add i16 %sext_ln818_891, i16 %sext_ln818_924"   --->   Operation 6425 'add' 'add_ln813_5300' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6426 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5301 = add i16 %add_ln813_5300, i16 %mult_V_3907"   --->   Operation 6426 'add' 'add_ln813_5301' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6427 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5302 = add i16 %add_ln813_5301, i16 %add_ln813_5299"   --->   Operation 6427 'add' 'add_ln813_5302' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6428 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5303 = add i16 %add_ln813_5302, i16 %add_ln813_5298"   --->   Operation 6428 'add' 'add_ln813_5303' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6429 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5306 = add i16 %add_ln813_5305, i16 %add_ln813_5304"   --->   Operation 6429 'add' 'add_ln813_5306' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6430 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5311 = add i16 %add_ln813_5310, i16 %add_ln813_5306"   --->   Operation 6430 'add' 'add_ln813_5311' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6431 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5312 = add i16 %add_ln813_5311, i16 %add_ln813_5303"   --->   Operation 6431 'add' 'add_ln813_5312' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6432 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5320 = add i16 %add_ln813_5319, i16 %add_ln813_5315"   --->   Operation 6432 'add' 'add_ln813_5320' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6433 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5323 = add i16 %add_ln813_5322, i16 %add_ln813_5321"   --->   Operation 6433 'add' 'add_ln813_5323' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6434 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5328 = add i16 %add_ln813_5327, i16 %add_ln813_5323"   --->   Operation 6434 'add' 'add_ln813_5328' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6435 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5329 = add i16 %add_ln813_5328, i16 %add_ln813_5320"   --->   Operation 6435 'add' 'add_ln813_5329' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6436 [1/1] (0.76ns)   --->   "%add_ln813_5331 = add i15 %sext_ln17_1938, i15 %sext_ln17_1954"   --->   Operation 6436 'add' 'add_ln813_5331' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6437 [1/1] (0.00ns)   --->   "%sext_ln813_2421 = sext i15 %add_ln813_5331"   --->   Operation 6437 'sext' 'sext_ln813_2421' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6438 [1/1] (0.76ns)   --->   "%add_ln813_5332 = add i15 %sext_ln17_1973, i15 %sext_ln17_2003"   --->   Operation 6438 'add' 'add_ln813_5332' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6439 [1/1] (0.00ns)   --->   "%sext_ln813_2422 = sext i15 %add_ln813_5332"   --->   Operation 6439 'sext' 'sext_ln813_2422' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6440 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5333 = add i16 %sext_ln813_2422, i16 %sext_ln813_2421"   --->   Operation 6440 'add' 'add_ln813_5333' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6441 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5338 = add i16 %add_ln813_5337, i16 %add_ln813_5333"   --->   Operation 6441 'add' 'add_ln813_5338' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6442 [1/1] (0.00ns)   --->   "%sext_ln813_2425 = sext i15 %add_ln813_5339"   --->   Operation 6442 'sext' 'sext_ln813_2425' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6443 [1/1] (0.00ns)   --->   "%sext_ln813_2426 = sext i15 %add_ln813_5340"   --->   Operation 6443 'sext' 'sext_ln813_2426' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6444 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5341 = add i16 %sext_ln813_2426, i16 %sext_ln813_2425"   --->   Operation 6444 'add' 'add_ln813_5341' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6445 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5346 = add i16 %add_ln813_5345, i16 %add_ln813_5341"   --->   Operation 6445 'add' 'add_ln813_5346' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6446 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5347 = add i16 %add_ln813_5346, i16 %add_ln813_5338"   --->   Operation 6446 'add' 'add_ln813_5347' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6447 [1/1] (0.00ns)   --->   "%sext_ln813_2429 = sext i15 %add_ln813_5348"   --->   Operation 6447 'sext' 'sext_ln813_2429' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6448 [1/1] (0.00ns)   --->   "%sext_ln813_2430 = sext i15 %add_ln813_5349"   --->   Operation 6448 'sext' 'sext_ln813_2430' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6449 [1/1] (0.77ns)   --->   "%add_ln813_5350 = add i16 %sext_ln813_2430, i16 %sext_ln813_2429"   --->   Operation 6449 'add' 'add_ln813_5350' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6450 [1/1] (0.00ns)   --->   "%sext_ln813_2431 = sext i14 %add_ln813_5351"   --->   Operation 6450 'sext' 'sext_ln813_2431' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6451 [1/1] (0.00ns)   --->   "%sext_ln813_2433 = sext i15 %add_ln813_5353"   --->   Operation 6451 'sext' 'sext_ln813_2433' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6452 [1/1] (0.77ns)   --->   "%add_ln813_5354 = add i16 %sext_ln813_2433, i16 %sext_ln813_2431"   --->   Operation 6452 'add' 'add_ln813_5354' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6453 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5355 = add i16 %add_ln813_5354, i16 %add_ln813_5350"   --->   Operation 6453 'add' 'add_ln813_5355' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6454 [1/1] (0.00ns)   --->   "%sext_ln813_2436 = sext i15 %add_ln813_5358"   --->   Operation 6454 'sext' 'sext_ln813_2436' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6455 [1/1] (0.00ns)   --->   "%sext_ln813_2440 = sext i14 %add_ln813_5362"   --->   Operation 6455 'sext' 'sext_ln813_2440' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6456 [1/1] (0.77ns)   --->   "%add_ln813_5363 = add i16 %sext_ln813_2440, i16 %sext_ln813_2436"   --->   Operation 6456 'add' 'add_ln813_5363' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6457 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5364 = add i16 %add_ln813_5363, i16 %add_ln813_5355"   --->   Operation 6457 'add' 'add_ln813_5364' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6458 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5365 = add i16 %add_ln813_5364, i16 %add_ln813_5347"   --->   Operation 6458 'add' 'add_ln813_5365' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6459 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5376 = add i16 %add_ln813_5375, i16 %add_ln813_5371"   --->   Operation 6459 'add' 'add_ln813_5376' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6460 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5380 = add i16 %add_ln813_5379, i16 %add_ln813_5377"   --->   Operation 6460 'add' 'add_ln813_5380' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6461 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5385 = add i16 %add_ln813_5384, i16 %add_ln813_5380"   --->   Operation 6461 'add' 'add_ln813_5385' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6462 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5386 = add i16 %add_ln813_5385, i16 %add_ln813_5376"   --->   Operation 6462 'add' 'add_ln813_5386' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6463 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5387 = add i16 %sext_ln818_1317, i16 %sext_ln818_1321"   --->   Operation 6463 'add' 'add_ln813_5387' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6464 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5390 = add i16 %add_ln813_5389, i16 %add_ln813_5387"   --->   Operation 6464 'add' 'add_ln813_5390' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6465 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5391 = add i16 %sext_ln818_1364, i16 %sext_ln818_893"   --->   Operation 6465 'add' 'add_ln813_5391' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6466 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5394 = add i16 %add_ln813_5393, i16 %add_ln813_5391"   --->   Operation 6466 'add' 'add_ln813_5394' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6467 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5395 = add i16 %add_ln813_5394, i16 %add_ln813_5390"   --->   Operation 6467 'add' 'add_ln813_5395' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6468 [1/1] (0.00ns)   --->   "%sext_ln813_2443 = sext i15 %add_ln813_5396"   --->   Operation 6468 'sext' 'sext_ln813_2443' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6469 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5399 = add i16 %add_ln813_5398, i16 %sext_ln813_2443"   --->   Operation 6469 'add' 'add_ln813_5399' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6470 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5404 = add i16 %add_ln813_5403, i16 %add_ln813_5399"   --->   Operation 6470 'add' 'add_ln813_5404' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6471 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5405 = add i16 %add_ln813_5404, i16 %add_ln813_5395"   --->   Operation 6471 'add' 'add_ln813_5405' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6472 [1/1] (0.00ns)   --->   "%sext_ln813_2447 = sext i15 %add_ln813_5407"   --->   Operation 6472 'sext' 'sext_ln813_2447' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6473 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5410 = add i16 %add_ln813_5409, i16 %sext_ln813_2447"   --->   Operation 6473 'add' 'add_ln813_5410' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6474 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5415 = add i16 %add_ln813_5414, i16 %add_ln813_5410"   --->   Operation 6474 'add' 'add_ln813_5415' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6475 [1/1] (0.00ns)   --->   "%sext_ln813_2451 = sext i15 %add_ln813_5416"   --->   Operation 6475 'sext' 'sext_ln813_2451' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6476 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5419 = add i16 %add_ln813_5418, i16 %sext_ln813_2451"   --->   Operation 6476 'add' 'add_ln813_5419' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6477 [1/1] (0.00ns)   --->   "%sext_ln813_2453 = sext i15 %add_ln813_5420"   --->   Operation 6477 'sext' 'sext_ln813_2453' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6478 [1/1] (0.00ns)   --->   "%sext_ln813_2454 = sext i15 %add_ln813_5421"   --->   Operation 6478 'sext' 'sext_ln813_2454' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6479 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5422 = add i16 %sext_ln813_2454, i16 %sext_ln818_1274"   --->   Operation 6479 'add' 'add_ln813_5422' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6480 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5423 = add i16 %add_ln813_5422, i16 %sext_ln813_2453"   --->   Operation 6480 'add' 'add_ln813_5423' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6481 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5424 = add i16 %add_ln813_5423, i16 %add_ln813_5419"   --->   Operation 6481 'add' 'add_ln813_5424' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6482 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5434 = add i16 %add_ln813_5433, i16 %add_ln813_5429"   --->   Operation 6482 'add' 'add_ln813_5434' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6483 [1/1] (0.00ns)   --->   "%sext_ln813_2460 = sext i14 %add_ln813_5435"   --->   Operation 6483 'sext' 'sext_ln813_2460' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6484 [1/1] (0.00ns)   --->   "%sext_ln813_2462 = sext i15 %add_ln813_5437"   --->   Operation 6484 'sext' 'sext_ln813_2462' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6485 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5438 = add i16 %sext_ln813_2462, i16 %sext_ln813_2460"   --->   Operation 6485 'add' 'add_ln813_5438' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6486 [1/1] (0.00ns)   --->   "%sext_ln813_2464 = sext i14 %add_ln813_5440"   --->   Operation 6486 'sext' 'sext_ln813_2464' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6487 [1/1] (0.00ns)   --->   "%sext_ln813_2466 = sext i14 %add_ln813_5442"   --->   Operation 6487 'sext' 'sext_ln813_2466' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6488 [1/1] (0.76ns)   --->   "%add_ln813_5443 = add i15 %sext_ln813_2466, i15 %sext_ln813_2464"   --->   Operation 6488 'add' 'add_ln813_5443' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6489 [1/1] (0.00ns)   --->   "%sext_ln813_2467 = sext i15 %add_ln813_5443"   --->   Operation 6489 'sext' 'sext_ln813_2467' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6490 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5444 = add i16 %sext_ln813_2467, i16 %add_ln813_5438"   --->   Operation 6490 'add' 'add_ln813_5444' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6491 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5445 = add i16 %add_ln813_5444, i16 %add_ln813_5434"   --->   Operation 6491 'add' 'add_ln813_5445' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6492 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5448 = add i16 %mult_V_3210, i16 %mult_V_3660"   --->   Operation 6492 'add' 'add_ln813_5448' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6493 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5450 = add i16 %add_ln813_5449, i16 %add_ln813_5448"   --->   Operation 6493 'add' 'add_ln813_5450' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6494 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5455 = add i16 %add_ln813_5454, i16 %add_ln813_5450"   --->   Operation 6494 'add' 'add_ln813_5455' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6495 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5459 = add i16 %add_ln813_5458, i16 %add_ln813_5456"   --->   Operation 6495 'add' 'add_ln813_5459' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6496 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5464 = add i16 %add_ln813_5463, i16 %add_ln813_5459"   --->   Operation 6496 'add' 'add_ln813_5464' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6497 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5465 = add i16 %add_ln813_5464, i16 %add_ln813_5455"   --->   Operation 6497 'add' 'add_ln813_5465' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6498 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5466 = add i16 %sext_ln818_1248, i16 %sext_ln818_1270"   --->   Operation 6498 'add' 'add_ln813_5466' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6499 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5468 = add i16 %add_ln813_5467, i16 %add_ln813_5466"   --->   Operation 6499 'add' 'add_ln813_5468' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6500 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5473 = add i16 %add_ln813_5472, i16 %add_ln813_5468"   --->   Operation 6500 'add' 'add_ln813_5473' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6501 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5477 = add i16 %add_ln813_5476, i16 %add_ln813_5474"   --->   Operation 6501 'add' 'add_ln813_5477' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6502 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5482 = add i16 %add_ln813_5481, i16 %add_ln813_5477"   --->   Operation 6502 'add' 'add_ln813_5482' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6503 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5483 = add i16 %add_ln813_5482, i16 %add_ln813_5473"   --->   Operation 6503 'add' 'add_ln813_5483' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6504 [1/1] (0.00ns)   --->   "%sext_ln813_2471 = sext i15 %add_ln813_5485"   --->   Operation 6504 'sext' 'sext_ln813_2471' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6505 [1/1] (0.00ns)   --->   "%sext_ln813_2472 = sext i15 %add_ln813_5486"   --->   Operation 6505 'sext' 'sext_ln813_2472' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6506 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5487 = add i16 %sext_ln813_2472, i16 %sext_ln813_2471"   --->   Operation 6506 'add' 'add_ln813_5487' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6507 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5492 = add i16 %add_ln813_5491, i16 %add_ln813_5487"   --->   Operation 6507 'add' 'add_ln813_5492' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6508 [1/1] (0.00ns)   --->   "%sext_ln813_2475 = sext i15 %add_ln813_5493"   --->   Operation 6508 'sext' 'sext_ln813_2475' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6509 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5496 = add i16 %add_ln813_5495, i16 %sext_ln813_2475"   --->   Operation 6509 'add' 'add_ln813_5496' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6510 [1/1] (0.00ns)   --->   "%sext_ln813_2477 = sext i15 %add_ln813_5497"   --->   Operation 6510 'sext' 'sext_ln813_2477' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6511 [1/1] (0.00ns)   --->   "%sext_ln813_2478 = sext i15 %add_ln813_5498"   --->   Operation 6511 'sext' 'sext_ln813_2478' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6512 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5499 = add i16 %sext_ln813_2478, i16 %sext_ln818_1271"   --->   Operation 6512 'add' 'add_ln813_5499' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6513 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5500 = add i16 %add_ln813_5499, i16 %sext_ln813_2477"   --->   Operation 6513 'add' 'add_ln813_5500' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6514 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5501 = add i16 %add_ln813_5500, i16 %add_ln813_5496"   --->   Operation 6514 'add' 'add_ln813_5501' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6515 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5502 = add i16 %add_ln813_5501, i16 %add_ln813_5492"   --->   Operation 6515 'add' 'add_ln813_5502' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6516 [1/1] (0.00ns)   --->   "%sext_ln813_2479 = sext i15 %add_ln813_5503"   --->   Operation 6516 'sext' 'sext_ln813_2479' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6517 [1/1] (0.00ns)   --->   "%sext_ln813_2480 = sext i15 %add_ln813_5504"   --->   Operation 6517 'sext' 'sext_ln813_2480' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6518 [1/1] (0.77ns)   --->   "%add_ln813_5505 = add i16 %sext_ln813_2480, i16 %sext_ln813_2479"   --->   Operation 6518 'add' 'add_ln813_5505' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6519 [1/1] (0.00ns)   --->   "%sext_ln813_2481 = sext i15 %add_ln813_5506"   --->   Operation 6519 'sext' 'sext_ln813_2481' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6520 [1/1] (0.00ns)   --->   "%sext_ln813_2483 = sext i15 %add_ln813_5508"   --->   Operation 6520 'sext' 'sext_ln813_2483' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6521 [1/1] (0.77ns)   --->   "%add_ln813_5509 = add i16 %sext_ln813_2483, i16 %sext_ln813_2481"   --->   Operation 6521 'add' 'add_ln813_5509' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6522 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5510 = add i16 %add_ln813_5509, i16 %add_ln813_5505"   --->   Operation 6522 'add' 'add_ln813_5510' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6523 [1/1] (0.00ns)   --->   "%sext_ln813_2487 = sext i15 %add_ln813_5514"   --->   Operation 6523 'sext' 'sext_ln813_2487' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6524 [1/1] (0.00ns)   --->   "%sext_ln813_2491 = sext i14 %add_ln813_5518"   --->   Operation 6524 'sext' 'sext_ln813_2491' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6525 [1/1] (0.77ns)   --->   "%add_ln813_5519 = add i16 %sext_ln813_2491, i16 %sext_ln813_2487"   --->   Operation 6525 'add' 'add_ln813_5519' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6526 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5520 = add i16 %add_ln813_5519, i16 %add_ln813_5510"   --->   Operation 6526 'add' 'add_ln813_5520' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6527 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5521 = add i16 %add_ln813_5520, i16 %add_ln813_5502"   --->   Operation 6527 'add' 'add_ln813_5521' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6528 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5523 = add i16 %mult_V_3219, i16 %sext_ln818_944"   --->   Operation 6528 'add' 'add_ln813_5523' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6529 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5525 = add i16 %add_ln813_5524, i16 %add_ln813_5523"   --->   Operation 6529 'add' 'add_ln813_5525' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6530 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5529 = add i16 %add_ln813_5528, i16 %add_ln813_5525"   --->   Operation 6530 'add' 'add_ln813_5529' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6531 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5532 = add i16 %add_ln813_5531, i16 %add_ln813_5530"   --->   Operation 6531 'add' 'add_ln813_5532' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6532 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5536 = add i16 %add_ln813_5535, i16 %add_ln813_5532"   --->   Operation 6532 'add' 'add_ln813_5536' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6533 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5537 = add i16 %add_ln813_5536, i16 %add_ln813_5529"   --->   Operation 6533 'add' 'add_ln813_5537' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6534 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5544 = add i16 %add_ln813_5543, i16 %add_ln813_5540"   --->   Operation 6534 'add' 'add_ln813_5544' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6535 [1/1] (0.00ns)   --->   "%sext_ln813_2496 = sext i15 %add_ln813_5545"   --->   Operation 6535 'sext' 'sext_ln813_2496' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6536 [1/1] (0.00ns)   --->   "%sext_ln813_2497 = sext i15 %add_ln813_5546"   --->   Operation 6536 'sext' 'sext_ln813_2497' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6537 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5547 = add i16 %sext_ln813_2497, i16 %sext_ln813_2496"   --->   Operation 6537 'add' 'add_ln813_5547' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6538 [1/1] (0.00ns)   --->   "%sext_ln813_2498 = sext i15 %add_ln813_5548"   --->   Operation 6538 'sext' 'sext_ln813_2498' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6539 [1/1] (0.00ns)   --->   "%sext_ln813_2499 = sext i15 %add_ln813_5549"   --->   Operation 6539 'sext' 'sext_ln813_2499' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6540 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5550 = add i16 %sext_ln813_2499, i16 %sext_ln818_1143"   --->   Operation 6540 'add' 'add_ln813_5550' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6541 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5551 = add i16 %add_ln813_5550, i16 %sext_ln813_2498"   --->   Operation 6541 'add' 'add_ln813_5551' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6542 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5552 = add i16 %add_ln813_5551, i16 %add_ln813_5547"   --->   Operation 6542 'add' 'add_ln813_5552' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6543 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5553 = add i16 %add_ln813_5552, i16 %add_ln813_5544"   --->   Operation 6543 'add' 'add_ln813_5553' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6544 [1/1] (0.00ns)   --->   "%sext_ln813_2500 = sext i15 %add_ln813_5555"   --->   Operation 6544 'sext' 'sext_ln813_2500' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6545 [1/1] (0.76ns)   --->   "%add_ln813_5556 = add i15 %sext_ln17_2395, i15 %sext_ln17_2416"   --->   Operation 6545 'add' 'add_ln813_5556' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6546 [1/1] (0.00ns)   --->   "%sext_ln813_2501 = sext i15 %add_ln813_5556"   --->   Operation 6546 'sext' 'sext_ln813_2501' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6547 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5557 = add i16 %sext_ln813_2501, i16 %sext_ln813_2500"   --->   Operation 6547 'add' 'add_ln813_5557' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6548 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5561 = add i16 %add_ln813_5560, i16 %add_ln813_5557"   --->   Operation 6548 'add' 'add_ln813_5561' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6549 [1/1] (0.00ns)   --->   "%sext_ln813_2504 = sext i15 %add_ln813_5562"   --->   Operation 6549 'sext' 'sext_ln813_2504' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6550 [1/1] (0.00ns)   --->   "%sext_ln813_2505 = sext i15 %add_ln813_5563"   --->   Operation 6550 'sext' 'sext_ln813_2505' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6551 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5564 = add i16 %sext_ln813_2505, i16 %sext_ln813_2504"   --->   Operation 6551 'add' 'add_ln813_5564' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6552 [1/1] (0.00ns)   --->   "%sext_ln813_2506 = sext i14 %add_ln813_5565"   --->   Operation 6552 'sext' 'sext_ln813_2506' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6553 [1/1] (0.00ns)   --->   "%sext_ln813_2508 = sext i15 %add_ln813_5567"   --->   Operation 6553 'sext' 'sext_ln813_2508' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6554 [1/1] (0.77ns)   --->   "%add_ln813_5568 = add i16 %sext_ln813_2508, i16 %sext_ln813_2506"   --->   Operation 6554 'add' 'add_ln813_5568' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6555 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5569 = add i16 %add_ln813_5568, i16 %add_ln813_5564"   --->   Operation 6555 'add' 'add_ln813_5569' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6556 [1/1] (0.00ns)   --->   "%sext_ln813_2511 = sext i15 %add_ln813_5573"   --->   Operation 6556 'sext' 'sext_ln813_2511' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6557 [1/1] (0.00ns)   --->   "%sext_ln813_2514 = sext i15 %add_ln813_5576"   --->   Operation 6557 'sext' 'sext_ln813_2514' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6558 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5577 = add i16 %sext_ln813_2514, i16 %sext_ln813_2511"   --->   Operation 6558 'add' 'add_ln813_5577' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6559 [1/1] (0.00ns)   --->   "%sext_ln813_2517 = sext i14 %add_ln813_5580"   --->   Operation 6559 'sext' 'sext_ln813_2517' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6560 [1/1] (0.00ns)   --->   "%sext_ln813_2518 = sext i13 %add_ln813_5581"   --->   Operation 6560 'sext' 'sext_ln813_2518' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6561 [1/1] (0.00ns)   --->   "%sext_ln813_2520 = sext i14 %add_ln813_5583"   --->   Operation 6561 'sext' 'sext_ln813_2520' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6562 [1/1] (0.76ns)   --->   "%add_ln813_5584 = add i15 %sext_ln813_2520, i15 %sext_ln813_2518"   --->   Operation 6562 'add' 'add_ln813_5584' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6563 [1/1] (0.00ns)   --->   "%sext_ln813_2521 = sext i15 %add_ln813_5584"   --->   Operation 6563 'sext' 'sext_ln813_2521' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6564 [1/1] (0.77ns)   --->   "%add_ln813_5585 = add i16 %sext_ln813_2521, i16 %sext_ln813_2517"   --->   Operation 6564 'add' 'add_ln813_5585' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6565 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5586 = add i16 %add_ln813_5585, i16 %add_ln813_5577"   --->   Operation 6565 'add' 'add_ln813_5586' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6566 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5597 = add i16 %add_ln813_5596, i16 %add_ln813_5592"   --->   Operation 6566 'add' 'add_ln813_5597' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6567 [1/1] (0.77ns)   --->   "%add_ln813_5598 = add i16 %sext_ln818_1355, i16 %sext_ln818_916"   --->   Operation 6567 'add' 'add_ln813_5598' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6568 [1/1] (0.00ns)   --->   "%sext_ln813_2523 = sext i15 %add_ln813_5599"   --->   Operation 6568 'sext' 'sext_ln813_2523' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6569 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5600 = add i16 %sext_ln813_2523, i16 %add_ln813_5598"   --->   Operation 6569 'add' 'add_ln813_5600' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6570 [1/1] (0.00ns)   --->   "%sext_ln813_2524 = sext i15 %add_ln813_5601"   --->   Operation 6570 'sext' 'sext_ln813_2524' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6571 [1/1] (0.00ns)   --->   "%sext_ln813_2525 = sext i15 %add_ln813_5602"   --->   Operation 6571 'sext' 'sext_ln813_2525' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6572 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5603 = add i16 %sext_ln813_2525, i16 %sext_ln818_973"   --->   Operation 6572 'add' 'add_ln813_5603' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6573 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5604 = add i16 %add_ln813_5603, i16 %sext_ln813_2524"   --->   Operation 6573 'add' 'add_ln813_5604' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6574 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5605 = add i16 %add_ln813_5604, i16 %add_ln813_5600"   --->   Operation 6574 'add' 'add_ln813_5605' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6575 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5606 = add i16 %add_ln813_5605, i16 %add_ln813_5597"   --->   Operation 6575 'add' 'add_ln813_5606' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6576 [1/1] (0.00ns)   --->   "%sext_ln813_2528 = sext i15 %add_ln813_5610"   --->   Operation 6576 'sext' 'sext_ln813_2528' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6577 [1/1] (0.00ns)   --->   "%sext_ln813_2529 = sext i15 %add_ln813_5611"   --->   Operation 6577 'sext' 'sext_ln813_2529' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6578 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5612 = add i16 %sext_ln813_2529, i16 %sext_ln818_1150"   --->   Operation 6578 'add' 'add_ln813_5612' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6579 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5613 = add i16 %add_ln813_5612, i16 %sext_ln813_2528"   --->   Operation 6579 'add' 'add_ln813_5613' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6580 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5614 = add i16 %add_ln813_5613, i16 %add_ln813_5609"   --->   Operation 6580 'add' 'add_ln813_5614' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6581 [1/1] (0.00ns)   --->   "%sext_ln813_2530 = sext i15 %add_ln813_5615"   --->   Operation 6581 'sext' 'sext_ln813_2530' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6582 [1/1] (0.00ns)   --->   "%sext_ln813_2531 = sext i15 %add_ln813_5616"   --->   Operation 6582 'sext' 'sext_ln813_2531' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6583 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5617 = add i16 %sext_ln813_2531, i16 %sext_ln813_2530"   --->   Operation 6583 'add' 'add_ln813_5617' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6584 [1/1] (0.00ns)   --->   "%sext_ln813_2532 = sext i15 %add_ln813_5618"   --->   Operation 6584 'sext' 'sext_ln813_2532' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6585 [1/1] (0.00ns)   --->   "%sext_ln813_2533 = sext i15 %add_ln813_5619"   --->   Operation 6585 'sext' 'sext_ln813_2533' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6586 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5620 = add i16 %sext_ln813_2533, i16 %sext_ln818_1233"   --->   Operation 6586 'add' 'add_ln813_5620' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6587 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5621 = add i16 %add_ln813_5620, i16 %sext_ln813_2532"   --->   Operation 6587 'add' 'add_ln813_5621' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6588 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5622 = add i16 %add_ln813_5621, i16 %add_ln813_5617"   --->   Operation 6588 'add' 'add_ln813_5622' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6589 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5623 = add i16 %add_ln813_5622, i16 %add_ln813_5614"   --->   Operation 6589 'add' 'add_ln813_5623' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6590 [1/1] (0.00ns)   --->   "%sext_ln813_2534 = sext i15 %add_ln813_5625"   --->   Operation 6590 'sext' 'sext_ln813_2534' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6591 [1/1] (0.00ns)   --->   "%sext_ln813_2535 = sext i15 %add_ln813_5626"   --->   Operation 6591 'sext' 'sext_ln813_2535' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6592 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5627 = add i16 %sext_ln813_2535, i16 %sext_ln813_2534"   --->   Operation 6592 'add' 'add_ln813_5627' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6593 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5632 = add i16 %add_ln813_5631, i16 %add_ln813_5627"   --->   Operation 6593 'add' 'add_ln813_5632' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6594 [1/1] (0.00ns)   --->   "%sext_ln813_2538 = sext i15 %add_ln813_5633"   --->   Operation 6594 'sext' 'sext_ln813_2538' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6595 [1/1] (0.00ns)   --->   "%sext_ln813_2539 = sext i14 %add_ln813_5634"   --->   Operation 6595 'sext' 'sext_ln813_2539' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6596 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5635 = add i16 %sext_ln813_2539, i16 %sext_ln813_2538"   --->   Operation 6596 'add' 'add_ln813_5635' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6597 [1/1] (0.00ns)   --->   "%sext_ln813_2540 = sext i14 %add_ln813_5636"   --->   Operation 6597 'sext' 'sext_ln813_2540' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6598 [1/1] (0.00ns)   --->   "%sext_ln813_2542 = sext i15 %add_ln813_5638"   --->   Operation 6598 'sext' 'sext_ln813_2542' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6599 [1/1] (0.77ns)   --->   "%add_ln813_5639 = add i16 %sext_ln813_2542, i16 %sext_ln813_2540"   --->   Operation 6599 'add' 'add_ln813_5639' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6600 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5640 = add i16 %add_ln813_5639, i16 %add_ln813_5635"   --->   Operation 6600 'add' 'add_ln813_5640' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6601 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5641 = add i16 %add_ln813_5640, i16 %add_ln813_5632"   --->   Operation 6601 'add' 'add_ln813_5641' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6602 [1/1] (0.00ns)   --->   "%sext_ln813_2545 = sext i15 %add_ln813_5644"   --->   Operation 6602 'sext' 'sext_ln813_2545' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6603 [1/1] (0.00ns)   --->   "%sext_ln813_2549 = sext i15 %add_ln813_5648"   --->   Operation 6603 'sext' 'sext_ln813_2549' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6604 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5649 = add i16 %sext_ln813_2549, i16 %sext_ln813_2545"   --->   Operation 6604 'add' 'add_ln813_5649' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6605 [1/1] (0.00ns)   --->   "%sext_ln813_2553 = sext i15 %add_ln813_5653"   --->   Operation 6605 'sext' 'sext_ln813_2553' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6606 [1/1] (0.00ns)   --->   "%sext_ln813_2557 = sext i14 %add_ln813_5657"   --->   Operation 6606 'sext' 'sext_ln813_2557' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6607 [1/1] (0.77ns)   --->   "%add_ln813_5658 = add i16 %sext_ln813_2557, i16 %sext_ln813_2553"   --->   Operation 6607 'add' 'add_ln813_5658' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6608 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5659 = add i16 %add_ln813_5658, i16 %add_ln813_5649"   --->   Operation 6608 'add' 'add_ln813_5659' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6609 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5660 = add i16 %add_ln813_5659, i16 %add_ln813_5641"   --->   Operation 6609 'add' 'add_ln813_5660' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6610 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5669 = add i16 %add_ln813_5668, i16 %add_ln813_5664"   --->   Operation 6610 'add' 'add_ln813_5669' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6611 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5673 = add i16 %add_ln813_5672, i16 %add_ln813_5670"   --->   Operation 6611 'add' 'add_ln813_5673' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6612 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5678 = add i16 %add_ln813_5677, i16 %add_ln813_5673"   --->   Operation 6612 'add' 'add_ln813_5678' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6613 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5679 = add i16 %add_ln813_5678, i16 %add_ln813_5669"   --->   Operation 6613 'add' 'add_ln813_5679' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6614 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5680 = add i16 %sext_ln818_1355, i16 %sext_ln818_1384"   --->   Operation 6614 'add' 'add_ln813_5680' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6615 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5683 = add i16 %add_ln813_5682, i16 %add_ln813_5680"   --->   Operation 6615 'add' 'add_ln813_5683' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6616 [1/1] (0.00ns)   --->   "%sext_ln813_2559 = sext i15 %add_ln813_5684"   --->   Operation 6616 'sext' 'sext_ln813_2559' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6617 [1/1] (0.00ns)   --->   "%sext_ln813_2560 = sext i15 %add_ln813_5685"   --->   Operation 6617 'sext' 'sext_ln813_2560' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6618 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5686 = add i16 %sext_ln813_2560, i16 %sext_ln818_1029"   --->   Operation 6618 'add' 'add_ln813_5686' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6619 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5687 = add i16 %add_ln813_5686, i16 %sext_ln813_2559"   --->   Operation 6619 'add' 'add_ln813_5687' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6620 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5688 = add i16 %add_ln813_5687, i16 %add_ln813_5683"   --->   Operation 6620 'add' 'add_ln813_5688' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6621 [1/1] (0.00ns)   --->   "%sext_ln813_2561 = sext i15 %add_ln813_5689"   --->   Operation 6621 'sext' 'sext_ln813_2561' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6622 [1/1] (0.00ns)   --->   "%sext_ln813_2562 = sext i15 %add_ln813_5690"   --->   Operation 6622 'sext' 'sext_ln813_2562' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6623 [1/1] (0.77ns)   --->   "%add_ln813_5691 = add i16 %sext_ln813_2562, i16 %sext_ln818_1096"   --->   Operation 6623 'add' 'add_ln813_5691' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6624 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5692 = add i16 %add_ln813_5691, i16 %sext_ln813_2561"   --->   Operation 6624 'add' 'add_ln813_5692' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6625 [1/1] (0.00ns)   --->   "%sext_ln813_2563 = sext i15 %add_ln813_5693"   --->   Operation 6625 'sext' 'sext_ln813_2563' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6626 [1/1] (0.00ns)   --->   "%sext_ln813_2564 = sext i15 %add_ln813_5694"   --->   Operation 6626 'sext' 'sext_ln813_2564' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6627 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5695 = add i16 %sext_ln813_2564, i16 %sext_ln818_1176"   --->   Operation 6627 'add' 'add_ln813_5695' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6628 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5696 = add i16 %add_ln813_5695, i16 %sext_ln813_2563"   --->   Operation 6628 'add' 'add_ln813_5696' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6629 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5697 = add i16 %add_ln813_5696, i16 %add_ln813_5692"   --->   Operation 6629 'add' 'add_ln813_5697' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6630 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5698 = add i16 %add_ln813_5697, i16 %add_ln813_5688"   --->   Operation 6630 'add' 'add_ln813_5698' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6631 [1/1] (0.00ns)   --->   "%sext_ln813_2565 = sext i15 %add_ln813_5700"   --->   Operation 6631 'sext' 'sext_ln813_2565' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6632 [1/1] (0.76ns)   --->   "%add_ln813_5701 = add i15 %sext_ln17_2420, i15 %sext_ln17_2430"   --->   Operation 6632 'add' 'add_ln813_5701' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6633 [1/1] (0.00ns)   --->   "%sext_ln813_2566 = sext i15 %add_ln813_5701"   --->   Operation 6633 'sext' 'sext_ln813_2566' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6634 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5702 = add i16 %sext_ln813_2566, i16 %sext_ln813_2565"   --->   Operation 6634 'add' 'add_ln813_5702' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6635 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5707 = add i16 %add_ln813_5706, i16 %add_ln813_5702"   --->   Operation 6635 'add' 'add_ln813_5707' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6636 [1/1] (0.00ns)   --->   "%sext_ln813_2569 = sext i15 %add_ln813_5708"   --->   Operation 6636 'sext' 'sext_ln813_2569' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6637 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5711 = add i16 %add_ln813_5710, i16 %sext_ln813_2569"   --->   Operation 6637 'add' 'add_ln813_5711' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6638 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5716 = add i16 %add_ln813_5715, i16 %add_ln813_5711"   --->   Operation 6638 'add' 'add_ln813_5716' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6639 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5717 = add i16 %add_ln813_5716, i16 %add_ln813_5707"   --->   Operation 6639 'add' 'add_ln813_5717' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6640 [1/1] (0.00ns)   --->   "%sext_ln813_2577 = sext i14 %add_ln813_5722"   --->   Operation 6640 'sext' 'sext_ln813_2577' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6641 [1/1] (0.00ns)   --->   "%sext_ln813_2579 = sext i15 %add_ln813_5724"   --->   Operation 6641 'sext' 'sext_ln813_2579' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6642 [1/1] (0.77ns)   --->   "%add_ln813_5725 = add i16 %sext_ln813_2579, i16 %sext_ln813_2577"   --->   Operation 6642 'add' 'add_ln813_5725' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6643 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5726 = add i16 %add_ln813_5725, i16 %add_ln813_5721"   --->   Operation 6643 'add' 'add_ln813_5726' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6644 [1/1] (0.00ns)   --->   "%sext_ln813_2583 = sext i15 %add_ln813_5730"   --->   Operation 6644 'sext' 'sext_ln813_2583' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6645 [1/1] (0.00ns)   --->   "%sext_ln813_2587 = sext i14 %add_ln813_5734"   --->   Operation 6645 'sext' 'sext_ln813_2587' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6646 [1/1] (0.77ns)   --->   "%add_ln813_5735 = add i16 %sext_ln813_2587, i16 %sext_ln813_2583"   --->   Operation 6646 'add' 'add_ln813_5735' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6647 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5736 = add i16 %add_ln813_5735, i16 %add_ln813_5726"   --->   Operation 6647 'add' 'add_ln813_5736' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6648 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5737 = add i16 %add_ln813_5736, i16 %add_ln813_5717"   --->   Operation 6648 'add' 'add_ln813_5737' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6649 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5747 = add i16 %add_ln813_5746, i16 %add_ln813_5742"   --->   Operation 6649 'add' 'add_ln813_5747' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6650 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5751 = add i16 %add_ln813_5750, i16 %add_ln813_5748"   --->   Operation 6650 'add' 'add_ln813_5751' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6651 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5752 = add i16 %sext_ln818_1288, i16 %sext_ln818_930"   --->   Operation 6651 'add' 'add_ln813_5752' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6652 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5755 = add i16 %add_ln813_5754, i16 %add_ln813_5752"   --->   Operation 6652 'add' 'add_ln813_5755' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6653 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5756 = add i16 %add_ln813_5755, i16 %add_ln813_5751"   --->   Operation 6653 'add' 'add_ln813_5756' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6654 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5757 = add i16 %add_ln813_5756, i16 %add_ln813_5747"   --->   Operation 6654 'add' 'add_ln813_5757' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6655 [1/1] (0.00ns)   --->   "%sext_ln813_2590 = sext i15 %add_ln813_5758"   --->   Operation 6655 'sext' 'sext_ln813_2590' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6656 [1/1] (0.00ns)   --->   "%sext_ln813_2591 = sext i15 %add_ln813_5759"   --->   Operation 6656 'sext' 'sext_ln813_2591' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6657 [1/1] (0.77ns)   --->   "%add_ln813_5760 = add i16 %sext_ln813_2591, i16 %sext_ln813_2590"   --->   Operation 6657 'add' 'add_ln813_5760' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6658 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5765 = add i16 %add_ln813_5764, i16 %add_ln813_5760"   --->   Operation 6658 'add' 'add_ln813_5765' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6659 [1/1] (0.00ns)   --->   "%sext_ln813_2594 = sext i15 %add_ln813_5766"   --->   Operation 6659 'sext' 'sext_ln813_2594' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6660 [1/1] (0.00ns)   --->   "%sext_ln813_2595 = sext i15 %add_ln813_5767"   --->   Operation 6660 'sext' 'sext_ln813_2595' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6661 [1/1] (0.77ns)   --->   "%add_ln813_5768 = add i16 %sext_ln813_2595, i16 %sext_ln818_1141"   --->   Operation 6661 'add' 'add_ln813_5768' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6662 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5769 = add i16 %add_ln813_5768, i16 %sext_ln813_2594"   --->   Operation 6662 'add' 'add_ln813_5769' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6663 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5774 = add i16 %add_ln813_5773, i16 %add_ln813_5769"   --->   Operation 6663 'add' 'add_ln813_5774' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6664 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5775 = add i16 %add_ln813_5774, i16 %add_ln813_5765"   --->   Operation 6664 'add' 'add_ln813_5775' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6665 [1/1] (0.00ns)   --->   "%sext_ln813_2598 = sext i15 %add_ln813_5777"   --->   Operation 6665 'sext' 'sext_ln813_2598' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6666 [1/1] (0.00ns)   --->   "%sext_ln813_2599 = sext i15 %add_ln813_5778"   --->   Operation 6666 'sext' 'sext_ln813_2599' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6667 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5779 = add i16 %sext_ln813_2599, i16 %sext_ln813_2598"   --->   Operation 6667 'add' 'add_ln813_5779' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6668 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5784 = add i16 %add_ln813_5783, i16 %add_ln813_5779"   --->   Operation 6668 'add' 'add_ln813_5784' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6669 [1/1] (0.00ns)   --->   "%sext_ln813_2602 = sext i15 %add_ln813_5785"   --->   Operation 6669 'sext' 'sext_ln813_2602' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6670 [1/1] (0.00ns)   --->   "%sext_ln813_2604 = sext i15 %add_ln813_5787"   --->   Operation 6670 'sext' 'sext_ln813_2604' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6671 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5788 = add i16 %sext_ln813_2604, i16 %sext_ln813_2602"   --->   Operation 6671 'add' 'add_ln813_5788' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6672 [1/1] (0.00ns)   --->   "%sext_ln813_2605 = sext i14 %add_ln813_5789"   --->   Operation 6672 'sext' 'sext_ln813_2605' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6673 [1/1] (0.00ns)   --->   "%sext_ln813_2607 = sext i15 %add_ln813_5791"   --->   Operation 6673 'sext' 'sext_ln813_2607' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6674 [1/1] (0.77ns)   --->   "%add_ln813_5792 = add i16 %sext_ln813_2607, i16 %sext_ln813_2605"   --->   Operation 6674 'add' 'add_ln813_5792' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6675 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5793 = add i16 %add_ln813_5792, i16 %add_ln813_5788"   --->   Operation 6675 'add' 'add_ln813_5793' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6676 [1/1] (0.00ns)   --->   "%sext_ln813_2610 = sext i15 %add_ln813_5797"   --->   Operation 6676 'sext' 'sext_ln813_2610' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6677 [1/1] (0.00ns)   --->   "%sext_ln813_2611 = sext i14 %add_ln813_5798"   --->   Operation 6677 'sext' 'sext_ln813_2611' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6678 [1/1] (0.00ns)   --->   "%sext_ln813_2613 = sext i15 %add_ln813_5800"   --->   Operation 6678 'sext' 'sext_ln813_2613' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6679 [1/1] (0.77ns)   --->   "%add_ln813_5801 = add i16 %sext_ln813_2613, i16 %sext_ln813_2611"   --->   Operation 6679 'add' 'add_ln813_5801' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6680 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5802 = add i16 %add_ln813_5801, i16 %sext_ln813_2610"   --->   Operation 6680 'add' 'add_ln813_5802' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6681 [1/1] (0.00ns)   --->   "%sext_ln813_2614 = sext i14 %add_ln813_5803"   --->   Operation 6681 'sext' 'sext_ln813_2614' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6682 [1/1] (0.00ns)   --->   "%sext_ln813_2616 = sext i15 %add_ln813_5805"   --->   Operation 6682 'sext' 'sext_ln813_2616' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6683 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5806 = add i16 %sext_ln813_2616, i16 %sext_ln813_2614"   --->   Operation 6683 'add' 'add_ln813_5806' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6684 [1/1] (0.00ns)   --->   "%sext_ln813_2617 = sext i13 %add_ln813_5807"   --->   Operation 6684 'sext' 'sext_ln813_2617' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6685 [1/1] (0.00ns)   --->   "%sext_ln813_2619 = sext i14 %add_ln813_5809"   --->   Operation 6685 'sext' 'sext_ln813_2619' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6686 [1/1] (0.76ns)   --->   "%add_ln813_5810 = add i15 %sext_ln813_2619, i15 %sext_ln813_2617"   --->   Operation 6686 'add' 'add_ln813_5810' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6687 [1/1] (0.00ns)   --->   "%sext_ln813_2620 = sext i15 %add_ln813_5810"   --->   Operation 6687 'sext' 'sext_ln813_2620' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6688 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5811 = add i16 %sext_ln813_2620, i16 %add_ln813_5806"   --->   Operation 6688 'add' 'add_ln813_5811' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6689 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5812 = add i16 %add_ln813_5811, i16 %add_ln813_5802"   --->   Operation 6689 'add' 'add_ln813_5812' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6690 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5816 = add i16 %mult_V_2834, i16 %mult_V_2886"   --->   Operation 6690 'add' 'add_ln813_5816' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6691 [1/1] (0.78ns)   --->   "%add_ln813_5817 = add i16 %mult_V_3718, i16 %mult_V_3728"   --->   Operation 6691 'add' 'add_ln813_5817' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6692 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5818 = add i16 %add_ln813_5817, i16 %add_ln813_5816"   --->   Operation 6692 'add' 'add_ln813_5818' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6693 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5823 = add i16 %add_ln813_5822, i16 %add_ln813_5818"   --->   Operation 6693 'add' 'add_ln813_5823' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6694 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5826 = add i16 %add_ln813_5825, i16 %add_ln813_5824"   --->   Operation 6694 'add' 'add_ln813_5826' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6695 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5831 = add i16 %add_ln813_5830, i16 %add_ln813_5826"   --->   Operation 6695 'add' 'add_ln813_5831' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6696 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5832 = add i16 %add_ln813_5831, i16 %add_ln813_5823"   --->   Operation 6696 'add' 'add_ln813_5832' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6697 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5833 = add i16 %sext_ln818_1296, i16 %sext_ln818_986"   --->   Operation 6697 'add' 'add_ln813_5833' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6698 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5835 = add i16 %add_ln813_5834, i16 %add_ln813_5833"   --->   Operation 6698 'add' 'add_ln813_5835' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6699 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5840 = add i16 %add_ln813_5839, i16 %add_ln813_5835"   --->   Operation 6699 'add' 'add_ln813_5840' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6700 [1/1] (0.00ns)   --->   "%sext_ln813_2621 = sext i15 %add_ln813_5841"   --->   Operation 6700 'sext' 'sext_ln813_2621' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6701 [1/1] (0.76ns)   --->   "%add_ln813_5842 = add i15 %sext_ln17_1954, i15 %sext_ln17_1962"   --->   Operation 6701 'add' 'add_ln813_5842' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6702 [1/1] (0.00ns)   --->   "%sext_ln813_2622 = sext i15 %add_ln813_5842"   --->   Operation 6702 'sext' 'sext_ln813_2622' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6703 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5843 = add i16 %sext_ln813_2622, i16 %sext_ln813_2621"   --->   Operation 6703 'add' 'add_ln813_5843' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6704 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5848 = add i16 %add_ln813_5847, i16 %add_ln813_5843"   --->   Operation 6704 'add' 'add_ln813_5848' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6705 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5849 = add i16 %add_ln813_5848, i16 %add_ln813_5840"   --->   Operation 6705 'add' 'add_ln813_5849' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6706 [1/1] (0.00ns)   --->   "%sext_ln813_2625 = sext i15 %add_ln813_5851"   --->   Operation 6706 'sext' 'sext_ln813_2625' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6707 [1/1] (0.00ns)   --->   "%sext_ln813_2626 = sext i15 %add_ln813_5852"   --->   Operation 6707 'sext' 'sext_ln813_2626' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6708 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5853 = add i16 %sext_ln813_2626, i16 %sext_ln813_2625"   --->   Operation 6708 'add' 'add_ln813_5853' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6709 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5858 = add i16 %add_ln813_5857, i16 %add_ln813_5853"   --->   Operation 6709 'add' 'add_ln813_5858' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6710 [1/1] (0.00ns)   --->   "%sext_ln813_2629 = sext i15 %add_ln813_5859"   --->   Operation 6710 'sext' 'sext_ln813_2629' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6711 [1/1] (0.00ns)   --->   "%sext_ln813_2630 = sext i15 %add_ln813_5860"   --->   Operation 6711 'sext' 'sext_ln813_2630' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6712 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5861 = add i16 %sext_ln813_2630, i16 %sext_ln813_2629"   --->   Operation 6712 'add' 'add_ln813_5861' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6713 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5866 = add i16 %add_ln813_5865, i16 %add_ln813_5861"   --->   Operation 6713 'add' 'add_ln813_5866' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6714 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5867 = add i16 %add_ln813_5866, i16 %add_ln813_5858"   --->   Operation 6714 'add' 'add_ln813_5867' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6715 [1/1] (0.00ns)   --->   "%sext_ln813_2635 = sext i15 %add_ln813_5870"   --->   Operation 6715 'sext' 'sext_ln813_2635' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6716 [1/1] (0.00ns)   --->   "%sext_ln813_2636 = sext i14 %add_ln813_5871"   --->   Operation 6716 'sext' 'sext_ln813_2636' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6717 [1/1] (0.00ns)   --->   "%sext_ln813_2638 = sext i15 %add_ln813_5873"   --->   Operation 6717 'sext' 'sext_ln813_2638' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6718 [1/1] (0.77ns)   --->   "%add_ln813_5874 = add i16 %sext_ln813_2638, i16 %sext_ln813_2636"   --->   Operation 6718 'add' 'add_ln813_5874' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6719 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5875 = add i16 %add_ln813_5874, i16 %sext_ln813_2635"   --->   Operation 6719 'add' 'add_ln813_5875' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6720 [1/1] (0.00ns)   --->   "%sext_ln813_2641 = sext i15 %add_ln813_5878"   --->   Operation 6720 'sext' 'sext_ln813_2641' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6721 [1/1] (0.00ns)   --->   "%sext_ln813_2645 = sext i14 %add_ln813_5882"   --->   Operation 6721 'sext' 'sext_ln813_2645' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6722 [1/1] (0.77ns)   --->   "%add_ln813_5883 = add i16 %sext_ln813_2645, i16 %sext_ln813_2641"   --->   Operation 6722 'add' 'add_ln813_5883' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6723 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5884 = add i16 %add_ln813_5883, i16 %add_ln813_5875"   --->   Operation 6723 'add' 'add_ln813_5884' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6724 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5885 = add i16 %add_ln813_5884, i16 %add_ln813_5867"   --->   Operation 6724 'add' 'add_ln813_5885' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6725 [1/1] (0.00ns)   --->   "%sext_ln813_237 = sext i14 %add_ln813_5889"   --->   Operation 6725 'sext' 'sext_ln813_237' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6726 [1/1] (0.00ns)   --->   "%sext_ln813_2648 = sext i14 %add_ln813_5890"   --->   Operation 6726 'sext' 'sext_ln813_2648' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6727 [1/1] (0.76ns)   --->   "%add_ln813_5891 = add i15 %sext_ln813_2648, i15 %sext_ln813_237"   --->   Operation 6727 'add' 'add_ln813_5891' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6728 [1/1] (0.00ns)   --->   "%sext_ln813_238 = sext i15 %add_ln813_5891"   --->   Operation 6728 'sext' 'sext_ln813_238' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6729 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5892 = add i16 %sext_ln813_238, i16 %sext_ln818_1045"   --->   Operation 6729 'add' 'add_ln813_5892' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6730 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5893 = add i16 %add_ln813_5892, i16 %mult_V_3765"   --->   Operation 6730 'add' 'add_ln813_5893' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6731 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5897 = add i16 %add_ln813_5896, i16 %add_ln813_5893"   --->   Operation 6731 'add' 'add_ln813_5897' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6732 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5900 = add i16 %add_ln813_5899, i16 %add_ln813_5898"   --->   Operation 6732 'add' 'add_ln813_5900' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6733 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5904 = add i16 %add_ln813_5903, i16 %add_ln813_5900"   --->   Operation 6733 'add' 'add_ln813_5904' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6734 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5905 = add i16 %add_ln813_5904, i16 %add_ln813_5897"   --->   Operation 6734 'add' 'add_ln813_5905' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6735 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5912 = add i16 %add_ln813_5911, i16 %add_ln813_5908"   --->   Operation 6735 'add' 'add_ln813_5912' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6736 [1/1] (0.00ns)   --->   "%sext_ln813_2650 = sext i15 %add_ln813_5913"   --->   Operation 6736 'sext' 'sext_ln813_2650' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6737 [1/1] (0.00ns)   --->   "%sext_ln813_2651 = sext i15 %add_ln813_5914"   --->   Operation 6737 'sext' 'sext_ln813_2651' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6738 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5915 = add i16 %sext_ln813_2651, i16 %sext_ln813_2650"   --->   Operation 6738 'add' 'add_ln813_5915' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6739 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5919 = add i16 %add_ln813_5918, i16 %add_ln813_5915"   --->   Operation 6739 'add' 'add_ln813_5919' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6740 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5920 = add i16 %add_ln813_5919, i16 %add_ln813_5912"   --->   Operation 6740 'add' 'add_ln813_5920' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6741 [1/1] (0.00ns)   --->   "%sext_ln813_2654 = sext i15 %add_ln813_5922"   --->   Operation 6741 'sext' 'sext_ln813_2654' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6742 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5923 = add i16 %sext_ln813_2654, i16 %sext_ln818_1160"   --->   Operation 6742 'add' 'add_ln813_5923' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6743 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5927 = add i16 %add_ln813_5926, i16 %add_ln813_5923"   --->   Operation 6743 'add' 'add_ln813_5927' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6744 [1/1] (0.00ns)   --->   "%sext_ln813_2657 = sext i15 %add_ln813_5928"   --->   Operation 6744 'sext' 'sext_ln813_2657' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6745 [1/1] (0.00ns)   --->   "%sext_ln813_2658 = sext i15 %add_ln813_5929"   --->   Operation 6745 'sext' 'sext_ln813_2658' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6746 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5930 = add i16 %sext_ln813_2658, i16 %sext_ln813_2657"   --->   Operation 6746 'add' 'add_ln813_5930' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6747 [1/1] (0.00ns)   --->   "%sext_ln813_2659 = sext i15 %add_ln813_5931"   --->   Operation 6747 'sext' 'sext_ln813_2659' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6748 [1/1] (0.00ns)   --->   "%sext_ln813_2660 = sext i14 %add_ln813_5932"   --->   Operation 6748 'sext' 'sext_ln813_2660' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6749 [1/1] (0.77ns)   --->   "%add_ln813_5933 = add i16 %sext_ln813_2660, i16 %sext_ln813_2659"   --->   Operation 6749 'add' 'add_ln813_5933' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6750 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5934 = add i16 %add_ln813_5933, i16 %add_ln813_5930"   --->   Operation 6750 'add' 'add_ln813_5934' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6751 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5935 = add i16 %add_ln813_5934, i16 %add_ln813_5927"   --->   Operation 6751 'add' 'add_ln813_5935' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6752 [1/1] (0.00ns)   --->   "%sext_ln813_2663 = sext i15 %add_ln813_5938"   --->   Operation 6752 'sext' 'sext_ln813_2663' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6753 [1/1] (0.00ns)   --->   "%sext_ln813_2666 = sext i15 %add_ln813_5941"   --->   Operation 6753 'sext' 'sext_ln813_2666' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6754 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5942 = add i16 %sext_ln813_2666, i16 %sext_ln813_2663"   --->   Operation 6754 'add' 'add_ln813_5942' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6755 [1/1] (0.00ns)   --->   "%sext_ln813_2669 = sext i14 %add_ln813_5945"   --->   Operation 6755 'sext' 'sext_ln813_2669' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6756 [1/1] (0.00ns)   --->   "%sext_ln813_2672 = sext i14 %add_ln813_5948"   --->   Operation 6756 'sext' 'sext_ln813_2672' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6757 [1/1] (0.76ns)   --->   "%add_ln813_5949 = add i15 %sext_ln813_2672, i15 %sext_ln813_2669"   --->   Operation 6757 'add' 'add_ln813_5949' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6758 [1/1] (0.00ns)   --->   "%sext_ln813_2673 = sext i15 %add_ln813_5949"   --->   Operation 6758 'sext' 'sext_ln813_2673' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6759 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5950 = add i16 %sext_ln813_2673, i16 %add_ln813_5942"   --->   Operation 6759 'add' 'add_ln813_5950' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6760 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5951 = add i16 %add_ln813_5950, i16 %add_ln813_5935"   --->   Operation 6760 'add' 'add_ln813_5951' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6761 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5959 = add i16 %add_ln813_5958, i16 %add_ln813_5955"   --->   Operation 6761 'add' 'add_ln813_5959' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6762 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5962 = add i16 %add_ln813_5961, i16 %add_ln813_5960"   --->   Operation 6762 'add' 'add_ln813_5962' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6763 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5963 = add i16 %sext_ln818_1374, i16 %sext_ln818_902"   --->   Operation 6763 'add' 'add_ln813_5963' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6764 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5966 = add i16 %add_ln813_5965, i16 %add_ln813_5963"   --->   Operation 6764 'add' 'add_ln813_5966' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6765 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5967 = add i16 %add_ln813_5966, i16 %add_ln813_5962"   --->   Operation 6765 'add' 'add_ln813_5967' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6766 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5968 = add i16 %add_ln813_5967, i16 %add_ln813_5959"   --->   Operation 6766 'add' 'add_ln813_5968' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6767 [1/1] (0.00ns)   --->   "%sext_ln813_2675 = sext i15 %add_ln813_5969"   --->   Operation 6767 'sext' 'sext_ln813_2675' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6768 [1/1] (0.00ns)   --->   "%sext_ln813_2676 = sext i15 %add_ln813_5970"   --->   Operation 6768 'sext' 'sext_ln813_2676' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6769 [1/1] (0.77ns)   --->   "%add_ln813_5971 = add i16 %sext_ln813_2676, i16 %sext_ln813_2675"   --->   Operation 6769 'add' 'add_ln813_5971' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6770 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5975 = add i16 %add_ln813_5974, i16 %add_ln813_5971"   --->   Operation 6770 'add' 'add_ln813_5975' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6771 [1/1] (0.00ns)   --->   "%sext_ln813_2679 = sext i15 %add_ln813_5976"   --->   Operation 6771 'sext' 'sext_ln813_2679' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6772 [1/1] (0.00ns)   --->   "%sext_ln813_2680 = sext i15 %add_ln813_5977"   --->   Operation 6772 'sext' 'sext_ln813_2680' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6773 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5978 = add i16 %sext_ln813_2680, i16 %sext_ln813_2679"   --->   Operation 6773 'add' 'add_ln813_5978' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6774 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5983 = add i16 %add_ln813_5982, i16 %add_ln813_5978"   --->   Operation 6774 'add' 'add_ln813_5983' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6775 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5984 = add i16 %add_ln813_5983, i16 %add_ln813_5975"   --->   Operation 6775 'add' 'add_ln813_5984' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6776 [1/1] (0.76ns)   --->   "%add_ln813_5986 = add i15 %sext_ln17_2387, i15 %sext_ln17_2420"   --->   Operation 6776 'add' 'add_ln813_5986' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6777 [1/1] (0.00ns)   --->   "%sext_ln813_2683 = sext i15 %add_ln813_5986"   --->   Operation 6777 'sext' 'sext_ln813_2683' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6778 [1/1] (0.00ns)   --->   "%sext_ln813_2684 = sext i15 %add_ln813_5987"   --->   Operation 6778 'sext' 'sext_ln813_2684' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6779 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5988 = add i16 %sext_ln813_2684, i16 %sext_ln813_2683"   --->   Operation 6779 'add' 'add_ln813_5988' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6780 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5992 = add i16 %add_ln813_5991, i16 %add_ln813_5988"   --->   Operation 6780 'add' 'add_ln813_5992' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6781 [1/1] (0.00ns)   --->   "%sext_ln813_2687 = sext i15 %add_ln813_5993"   --->   Operation 6781 'sext' 'sext_ln813_2687' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6782 [1/1] (0.00ns)   --->   "%sext_ln813_2688 = sext i15 %add_ln813_5994"   --->   Operation 6782 'sext' 'sext_ln813_2688' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6783 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5995 = add i16 %sext_ln813_2688, i16 %sext_ln813_2687"   --->   Operation 6783 'add' 'add_ln813_5995' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6784 [1/1] (0.00ns)   --->   "%sext_ln813_2689 = sext i15 %add_ln813_5996"   --->   Operation 6784 'sext' 'sext_ln813_2689' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6785 [1/1] (0.00ns)   --->   "%sext_ln813_2691 = sext i15 %add_ln813_5998"   --->   Operation 6785 'sext' 'sext_ln813_2691' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6786 [1/1] (0.77ns)   --->   "%add_ln813_5999 = add i16 %sext_ln813_2691, i16 %sext_ln813_2689"   --->   Operation 6786 'add' 'add_ln813_5999' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6787 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6000 = add i16 %add_ln813_5999, i16 %add_ln813_5995"   --->   Operation 6787 'add' 'add_ln813_6000' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6788 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6001 = add i16 %add_ln813_6000, i16 %add_ln813_5992"   --->   Operation 6788 'add' 'add_ln813_6001' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6789 [1/1] (0.00ns)   --->   "%sext_ln813_2694 = sext i15 %add_ln813_6004"   --->   Operation 6789 'sext' 'sext_ln813_2694' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6790 [1/1] (0.00ns)   --->   "%sext_ln813_2695 = sext i14 %add_ln813_6005"   --->   Operation 6790 'sext' 'sext_ln813_2695' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6791 [1/1] (0.00ns)   --->   "%sext_ln813_2697 = sext i15 %add_ln813_6007"   --->   Operation 6791 'sext' 'sext_ln813_2697' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6792 [1/1] (0.77ns)   --->   "%add_ln813_6008 = add i16 %sext_ln813_2697, i16 %sext_ln813_2695"   --->   Operation 6792 'add' 'add_ln813_6008' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6793 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6009 = add i16 %add_ln813_6008, i16 %sext_ln813_2694"   --->   Operation 6793 'add' 'add_ln813_6009' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6794 [1/1] (0.00ns)   --->   "%sext_ln813_2700 = sext i14 %add_ln813_6012"   --->   Operation 6794 'sext' 'sext_ln813_2700' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6795 [1/1] (0.00ns)   --->   "%sext_ln813_2704 = sext i14 %add_ln813_6016"   --->   Operation 6795 'sext' 'sext_ln813_2704' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6796 [1/1] (0.76ns)   --->   "%add_ln813_6017 = add i15 %sext_ln813_2704, i15 %sext_ln813_2700"   --->   Operation 6796 'add' 'add_ln813_6017' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6797 [1/1] (0.00ns)   --->   "%sext_ln813_2705 = sext i15 %add_ln813_6017"   --->   Operation 6797 'sext' 'sext_ln813_2705' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6798 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6018 = add i16 %sext_ln813_2705, i16 %add_ln813_6009"   --->   Operation 6798 'add' 'add_ln813_6018' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6799 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6019 = add i16 %add_ln813_6018, i16 %add_ln813_6001"   --->   Operation 6799 'add' 'add_ln813_6019' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6800 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6029 = add i16 %add_ln813_6028, i16 %add_ln813_6024"   --->   Operation 6800 'add' 'add_ln813_6029' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6801 [1/1] (0.77ns)   --->   "%add_ln813_6031 = add i16 %sext_ln818_1279, i16 %sext_ln818_1291"   --->   Operation 6801 'add' 'add_ln813_6031' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6802 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6032 = add i16 %add_ln813_6031, i16 %add_ln813_6030"   --->   Operation 6802 'add' 'add_ln813_6032' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6803 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6037 = add i16 %add_ln813_6036, i16 %add_ln813_6032"   --->   Operation 6803 'add' 'add_ln813_6037' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6804 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6038 = add i16 %add_ln813_6037, i16 %add_ln813_6029"   --->   Operation 6804 'add' 'add_ln813_6038' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6805 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6046 = add i16 %add_ln813_6045, i16 %add_ln813_6041"   --->   Operation 6805 'add' 'add_ln813_6046' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6806 [1/1] (0.00ns)   --->   "%sext_ln813_2710 = sext i15 %add_ln813_6047"   --->   Operation 6806 'sext' 'sext_ln813_2710' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6807 [1/1] (0.00ns)   --->   "%sext_ln813_2711 = sext i15 %add_ln813_6048"   --->   Operation 6807 'sext' 'sext_ln813_2711' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6808 [1/1] (0.77ns)   --->   "%add_ln813_6049 = add i16 %sext_ln813_2711, i16 %sext_ln818_1006"   --->   Operation 6808 'add' 'add_ln813_6049' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6809 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6050 = add i16 %add_ln813_6049, i16 %sext_ln813_2710"   --->   Operation 6809 'add' 'add_ln813_6050' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6810 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6055 = add i16 %add_ln813_6054, i16 %add_ln813_6050"   --->   Operation 6810 'add' 'add_ln813_6055' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6811 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6056 = add i16 %add_ln813_6055, i16 %add_ln813_6046"   --->   Operation 6811 'add' 'add_ln813_6056' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6812 [1/1] (0.00ns)   --->   "%sext_ln813_2714 = sext i15 %add_ln813_6058"   --->   Operation 6812 'sext' 'sext_ln813_2714' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6813 [1/1] (0.00ns)   --->   "%sext_ln813_2715 = sext i15 %add_ln813_6059"   --->   Operation 6813 'sext' 'sext_ln813_2715' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6814 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6060 = add i16 %sext_ln813_2715, i16 %sext_ln813_2714"   --->   Operation 6814 'add' 'add_ln813_6060' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6815 [1/1] (0.00ns)   --->   "%sext_ln813_2716 = sext i15 %add_ln813_6061"   --->   Operation 6815 'sext' 'sext_ln813_2716' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6816 [1/1] (0.00ns)   --->   "%sext_ln813_2717 = sext i15 %add_ln813_6062"   --->   Operation 6816 'sext' 'sext_ln813_2717' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6817 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6063 = add i16 %sext_ln813_2717, i16 %sext_ln818_1203"   --->   Operation 6817 'add' 'add_ln813_6063' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6818 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6064 = add i16 %add_ln813_6063, i16 %sext_ln813_2716"   --->   Operation 6818 'add' 'add_ln813_6064' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6819 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6065 = add i16 %add_ln813_6064, i16 %add_ln813_6060"   --->   Operation 6819 'add' 'add_ln813_6065' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6820 [1/1] (0.00ns)   --->   "%sext_ln813_2718 = sext i15 %add_ln813_6066"   --->   Operation 6820 'sext' 'sext_ln813_2718' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6821 [1/1] (0.00ns)   --->   "%sext_ln813_2719 = sext i15 %add_ln813_6067"   --->   Operation 6821 'sext' 'sext_ln813_2719' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6822 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6068 = add i16 %sext_ln813_2719, i16 %sext_ln813_2718"   --->   Operation 6822 'add' 'add_ln813_6068' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6823 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6073 = add i16 %add_ln813_6072, i16 %add_ln813_6068"   --->   Operation 6823 'add' 'add_ln813_6073' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6824 [1/1] (0.00ns)   --->   "%sext_ln813_2725 = sext i15 %add_ln813_6077"   --->   Operation 6824 'sext' 'sext_ln813_2725' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6825 [1/1] (0.00ns)   --->   "%sext_ln813_2726 = sext i14 %add_ln813_6078"   --->   Operation 6825 'sext' 'sext_ln813_2726' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6826 [1/1] (0.00ns)   --->   "%sext_ln813_2728 = sext i15 %add_ln813_6080"   --->   Operation 6826 'sext' 'sext_ln813_2728' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6827 [1/1] (0.77ns)   --->   "%add_ln813_6081 = add i16 %sext_ln813_2728, i16 %sext_ln813_2726"   --->   Operation 6827 'add' 'add_ln813_6081' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6828 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6082 = add i16 %add_ln813_6081, i16 %sext_ln813_2725"   --->   Operation 6828 'add' 'add_ln813_6082' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6829 [1/1] (0.00ns)   --->   "%sext_ln813_2729 = sext i13 %add_ln813_6083"   --->   Operation 6829 'sext' 'sext_ln813_2729' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6830 [1/1] (0.00ns)   --->   "%sext_ln813_2731 = sext i14 %add_ln813_6085"   --->   Operation 6830 'sext' 'sext_ln813_2731' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6831 [1/1] (0.76ns)   --->   "%add_ln813_6086 = add i15 %sext_ln813_2731, i15 %sext_ln813_2729"   --->   Operation 6831 'add' 'add_ln813_6086' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6832 [1/1] (0.00ns)   --->   "%sext_ln813_2732 = sext i15 %add_ln813_6086"   --->   Operation 6832 'sext' 'sext_ln813_2732' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6833 [1/1] (0.00ns)   --->   "%sext_ln813_2736 = sext i15 %add_ln813_6090"   --->   Operation 6833 'sext' 'sext_ln813_2736' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6834 [1/1] (0.77ns)   --->   "%add_ln813_6091 = add i16 %sext_ln813_2736, i16 %sext_ln813_2732"   --->   Operation 6834 'add' 'add_ln813_6091' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6835 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6092 = add i16 %add_ln813_6091, i16 %add_ln813_6082"   --->   Operation 6835 'add' 'add_ln813_6092' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6836 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6097 = add i16 %mult_V_3422, i16 %sext_ln818_911"   --->   Operation 6836 'add' 'add_ln813_6097' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6837 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6099 = add i16 %add_ln813_6098, i16 %add_ln813_6097"   --->   Operation 6837 'add' 'add_ln813_6099' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6838 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6103 = add i16 %add_ln813_6102, i16 %add_ln813_6099"   --->   Operation 6838 'add' 'add_ln813_6103' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6839 [1/1] (0.77ns)   --->   "%add_ln813_6104 = add i16 %sext_ln818_1198, i16 %sext_ln818_1221"   --->   Operation 6839 'add' 'add_ln813_6104' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6840 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6106 = add i16 %add_ln813_6105, i16 %add_ln813_6104"   --->   Operation 6840 'add' 'add_ln813_6106' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6841 [1/1] (0.00ns)   --->   "%sext_ln813_2738 = sext i15 %add_ln813_6107"   --->   Operation 6841 'sext' 'sext_ln813_2738' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6842 [1/1] (0.00ns)   --->   "%sext_ln813_2739 = sext i15 %add_ln813_6108"   --->   Operation 6842 'sext' 'sext_ln813_2739' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6843 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6109 = add i16 %sext_ln813_2739, i16 %sext_ln818_945"   --->   Operation 6843 'add' 'add_ln813_6109' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6844 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6110 = add i16 %add_ln813_6109, i16 %sext_ln813_2738"   --->   Operation 6844 'add' 'add_ln813_6110' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6845 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6111 = add i16 %add_ln813_6110, i16 %add_ln813_6106"   --->   Operation 6845 'add' 'add_ln813_6111' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6846 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6112 = add i16 %add_ln813_6111, i16 %add_ln813_6103"   --->   Operation 6846 'add' 'add_ln813_6112' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6847 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6119 = add i16 %add_ln813_6118, i16 %add_ln813_6115"   --->   Operation 6847 'add' 'add_ln813_6119' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6848 [1/1] (0.00ns)   --->   "%sext_ln813_2744 = sext i15 %add_ln813_6120"   --->   Operation 6848 'sext' 'sext_ln813_2744' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6849 [1/1] (0.00ns)   --->   "%sext_ln813_2745 = sext i15 %add_ln813_6121"   --->   Operation 6849 'sext' 'sext_ln813_2745' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6850 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6122 = add i16 %sext_ln813_2745, i16 %sext_ln813_2744"   --->   Operation 6850 'add' 'add_ln813_6122' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6851 [1/1] (0.00ns)   --->   "%sext_ln813_2746 = sext i15 %add_ln813_6123"   --->   Operation 6851 'sext' 'sext_ln813_2746' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6852 [1/1] (0.00ns)   --->   "%sext_ln813_2747 = sext i15 %add_ln813_6124"   --->   Operation 6852 'sext' 'sext_ln813_2747' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6853 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6125 = add i16 %sext_ln813_2747, i16 %sext_ln818_1214"   --->   Operation 6853 'add' 'add_ln813_6125' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6854 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6126 = add i16 %add_ln813_6125, i16 %sext_ln813_2746"   --->   Operation 6854 'add' 'add_ln813_6126' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6855 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6127 = add i16 %add_ln813_6126, i16 %add_ln813_6122"   --->   Operation 6855 'add' 'add_ln813_6127' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6856 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6128 = add i16 %add_ln813_6127, i16 %add_ln813_6119"   --->   Operation 6856 'add' 'add_ln813_6128' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6857 [1/1] (0.76ns)   --->   "%add_ln813_6130 = add i15 %sext_ln17_2396, i15 %sext_ln17_2416"   --->   Operation 6857 'add' 'add_ln813_6130' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6858 [1/1] (0.00ns)   --->   "%sext_ln813_2748 = sext i15 %add_ln813_6130"   --->   Operation 6858 'sext' 'sext_ln813_2748' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6859 [1/1] (0.00ns)   --->   "%sext_ln813_2749 = sext i15 %add_ln813_6131"   --->   Operation 6859 'sext' 'sext_ln813_2749' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6860 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6132 = add i16 %sext_ln813_2749, i16 %sext_ln813_2748"   --->   Operation 6860 'add' 'add_ln813_6132' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6861 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6136 = add i16 %add_ln813_6135, i16 %add_ln813_6132"   --->   Operation 6861 'add' 'add_ln813_6136' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6862 [1/1] (0.00ns)   --->   "%sext_ln813_2752 = sext i15 %add_ln813_6137"   --->   Operation 6862 'sext' 'sext_ln813_2752' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6863 [1/1] (0.00ns)   --->   "%sext_ln813_2753 = sext i15 %add_ln813_6138"   --->   Operation 6863 'sext' 'sext_ln813_2753' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6864 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6139 = add i16 %sext_ln813_2753, i16 %sext_ln813_2752"   --->   Operation 6864 'add' 'add_ln813_6139' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6865 [1/1] (0.00ns)   --->   "%sext_ln813_2754 = sext i15 %add_ln813_6140"   --->   Operation 6865 'sext' 'sext_ln813_2754' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6866 [1/1] (0.00ns)   --->   "%sext_ln813_2756 = sext i15 %add_ln813_6142"   --->   Operation 6866 'sext' 'sext_ln813_2756' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6867 [1/1] (0.77ns)   --->   "%add_ln813_6143 = add i16 %sext_ln813_2756, i16 %sext_ln813_2754"   --->   Operation 6867 'add' 'add_ln813_6143' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6868 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6144 = add i16 %add_ln813_6143, i16 %add_ln813_6139"   --->   Operation 6868 'add' 'add_ln813_6144' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6869 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6145 = add i16 %add_ln813_6144, i16 %add_ln813_6136"   --->   Operation 6869 'add' 'add_ln813_6145' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6870 [1/1] (0.00ns)   --->   "%sext_ln813_2759 = sext i15 %add_ln813_6148"   --->   Operation 6870 'sext' 'sext_ln813_2759' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6871 [1/1] (0.00ns)   --->   "%sext_ln813_2760 = sext i14 %add_ln813_6149"   --->   Operation 6871 'sext' 'sext_ln813_2760' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6872 [1/1] (0.00ns)   --->   "%sext_ln813_2762 = sext i15 %add_ln813_6151"   --->   Operation 6872 'sext' 'sext_ln813_2762' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6873 [1/1] (0.77ns)   --->   "%add_ln813_6152 = add i16 %sext_ln813_2762, i16 %sext_ln813_2760"   --->   Operation 6873 'add' 'add_ln813_6152' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6874 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6153 = add i16 %add_ln813_6152, i16 %sext_ln813_2759"   --->   Operation 6874 'add' 'add_ln813_6153' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6875 [1/1] (0.00ns)   --->   "%sext_ln813_2765 = sext i15 %add_ln813_6156"   --->   Operation 6875 'sext' 'sext_ln813_2765' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6876 [1/1] (0.00ns)   --->   "%sext_ln813_2769 = sext i14 %add_ln813_6160"   --->   Operation 6876 'sext' 'sext_ln813_2769' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6877 [1/1] (0.77ns)   --->   "%add_ln813_6161 = add i16 %sext_ln813_2769, i16 %sext_ln813_2765"   --->   Operation 6877 'add' 'add_ln813_6161' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6878 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6162 = add i16 %add_ln813_6161, i16 %add_ln813_6153"   --->   Operation 6878 'add' 'add_ln813_6162' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6879 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6163 = add i16 %add_ln813_6162, i16 %add_ln813_6145"   --->   Operation 6879 'add' 'add_ln813_6163' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6880 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6165 = add i16 %mult_V_3383, i16 %sext_ln818_912"   --->   Operation 6880 'add' 'add_ln813_6165' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6881 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6168 = add i16 %add_ln813_6167, i16 %add_ln813_6165"   --->   Operation 6881 'add' 'add_ln813_6168' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6882 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6173 = add i16 %add_ln813_6172, i16 %add_ln813_6168"   --->   Operation 6882 'add' 'add_ln813_6173' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6883 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6177 = add i16 %add_ln813_6176, i16 %add_ln813_6174"   --->   Operation 6883 'add' 'add_ln813_6177' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6884 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6182 = add i16 %add_ln813_6181, i16 %add_ln813_6177"   --->   Operation 6884 'add' 'add_ln813_6182' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6885 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6183 = add i16 %add_ln813_6182, i16 %add_ln813_6173"   --->   Operation 6885 'add' 'add_ln813_6183' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6886 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6192 = add i16 %add_ln813_6191, i16 %add_ln813_6187"   --->   Operation 6886 'add' 'add_ln813_6192' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6887 [1/1] (0.00ns)   --->   "%sext_ln813_2774 = sext i15 %add_ln813_6193"   --->   Operation 6887 'sext' 'sext_ln813_2774' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6888 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6196 = add i16 %add_ln813_6195, i16 %sext_ln813_2774"   --->   Operation 6888 'add' 'add_ln813_6196' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6889 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6201 = add i16 %add_ln813_6200, i16 %add_ln813_6196"   --->   Operation 6889 'add' 'add_ln813_6201' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6890 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6202 = add i16 %add_ln813_6201, i16 %add_ln813_6192"   --->   Operation 6890 'add' 'add_ln813_6202' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6891 [1/1] (0.00ns)   --->   "%sext_ln813_2778 = sext i15 %add_ln813_6204"   --->   Operation 6891 'sext' 'sext_ln813_2778' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6892 [1/1] (0.00ns)   --->   "%sext_ln813_2779 = sext i15 %add_ln813_6205"   --->   Operation 6892 'sext' 'sext_ln813_2779' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6893 [1/1] (0.77ns)   --->   "%add_ln813_6206 = add i16 %sext_ln813_2779, i16 %sext_ln818_1204"   --->   Operation 6893 'add' 'add_ln813_6206' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6894 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6207 = add i16 %add_ln813_6206, i16 %sext_ln813_2778"   --->   Operation 6894 'add' 'add_ln813_6207' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6895 [1/1] (0.00ns)   --->   "%sext_ln813_2780 = sext i15 %add_ln813_6208"   --->   Operation 6895 'sext' 'sext_ln813_2780' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6896 [1/1] (0.00ns)   --->   "%sext_ln813_2781 = sext i15 %add_ln813_6209"   --->   Operation 6896 'sext' 'sext_ln813_2781' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6897 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6210 = add i16 %sext_ln813_2781, i16 %sext_ln818_1308"   --->   Operation 6897 'add' 'add_ln813_6210' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6898 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6211 = add i16 %add_ln813_6210, i16 %sext_ln813_2780"   --->   Operation 6898 'add' 'add_ln813_6211' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6899 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6212 = add i16 %add_ln813_6211, i16 %add_ln813_6207"   --->   Operation 6899 'add' 'add_ln813_6212' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6900 [1/1] (0.00ns)   --->   "%sext_ln813_2782 = sext i15 %add_ln813_6213"   --->   Operation 6900 'sext' 'sext_ln813_2782' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6901 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6216 = add i16 %add_ln813_6215, i16 %sext_ln813_2782"   --->   Operation 6901 'add' 'add_ln813_6216' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6902 [1/1] (0.00ns)   --->   "%sext_ln813_2784 = sext i14 %add_ln813_6217"   --->   Operation 6902 'sext' 'sext_ln813_2784' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6903 [1/1] (0.00ns)   --->   "%sext_ln813_2786 = sext i15 %add_ln813_6219"   --->   Operation 6903 'sext' 'sext_ln813_2786' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6904 [1/1] (0.77ns)   --->   "%add_ln813_6220 = add i16 %sext_ln813_2786, i16 %sext_ln813_2784"   --->   Operation 6904 'add' 'add_ln813_6220' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6905 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6221 = add i16 %add_ln813_6220, i16 %add_ln813_6216"   --->   Operation 6905 'add' 'add_ln813_6221' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6906 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6222 = add i16 %add_ln813_6221, i16 %add_ln813_6212"   --->   Operation 6906 'add' 'add_ln813_6222' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6907 [1/1] (0.00ns)   --->   "%sext_ln813_2790 = sext i14 %add_ln813_6227"   --->   Operation 6907 'sext' 'sext_ln813_2790' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6908 [1/1] (0.00ns)   --->   "%sext_ln813_2792 = sext i15 %add_ln813_6229"   --->   Operation 6908 'sext' 'sext_ln813_2792' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6909 [1/1] (0.77ns)   --->   "%add_ln813_6230 = add i16 %sext_ln813_2792, i16 %sext_ln813_2790"   --->   Operation 6909 'add' 'add_ln813_6230' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6910 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6231 = add i16 %add_ln813_6230, i16 %add_ln813_6226"   --->   Operation 6910 'add' 'add_ln813_6231' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6911 [1/1] (0.00ns)   --->   "%sext_ln813_2796 = sext i15 %add_ln813_6235"   --->   Operation 6911 'sext' 'sext_ln813_2796' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6912 [1/1] (0.00ns)   --->   "%sext_ln813_2800 = sext i14 %add_ln813_6239"   --->   Operation 6912 'sext' 'sext_ln813_2800' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6913 [1/1] (0.77ns)   --->   "%add_ln813_6240 = add i16 %sext_ln813_2800, i16 %sext_ln813_2796"   --->   Operation 6913 'add' 'add_ln813_6240' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6914 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6241 = add i16 %add_ln813_6240, i16 %add_ln813_6231"   --->   Operation 6914 'add' 'add_ln813_6241' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6915 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6242 = add i16 %add_ln813_6241, i16 %add_ln813_6222"   --->   Operation 6915 'add' 'add_ln813_6242' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6916 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6245 = add i16 %mult_V_3327, i16 %mult_V_3768"   --->   Operation 6916 'add' 'add_ln813_6245' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6917 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6248 = add i16 %add_ln813_6247, i16 %add_ln813_6245"   --->   Operation 6917 'add' 'add_ln813_6248' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6918 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6253 = add i16 %add_ln813_6252, i16 %add_ln813_6248"   --->   Operation 6918 'add' 'add_ln813_6253' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6919 [1/1] (0.77ns)   --->   "%add_ln813_6254 = add i16 %sext_ln818_1344, i16 %sext_ln818_893"   --->   Operation 6919 'add' 'add_ln813_6254' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6920 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6257 = add i16 %add_ln813_6256, i16 %add_ln813_6254"   --->   Operation 6920 'add' 'add_ln813_6257' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6921 [1/1] (0.00ns)   --->   "%sext_ln813_2803 = sext i15 %add_ln813_6258"   --->   Operation 6921 'sext' 'sext_ln813_2803' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6922 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6259 = add i16 %sext_ln813_2803, i16 %sext_ln818_967"   --->   Operation 6922 'add' 'add_ln813_6259' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6923 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6262 = add i16 %add_ln813_6261, i16 %add_ln813_6259"   --->   Operation 6923 'add' 'add_ln813_6262' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6924 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6263 = add i16 %add_ln813_6262, i16 %add_ln813_6257"   --->   Operation 6924 'add' 'add_ln813_6263' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6925 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6264 = add i16 %add_ln813_6263, i16 %add_ln813_6253"   --->   Operation 6925 'add' 'add_ln813_6264' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6926 [1/1] (0.00ns)   --->   "%sext_ln813_2809 = sext i15 %add_ln813_6274"   --->   Operation 6926 'sext' 'sext_ln813_2809' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6927 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6277 = add i16 %add_ln813_6276, i16 %sext_ln813_2809"   --->   Operation 6927 'add' 'add_ln813_6277' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6928 [1/1] (0.00ns)   --->   "%sext_ln813_2811 = sext i15 %add_ln813_6278"   --->   Operation 6928 'sext' 'sext_ln813_2811' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6929 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6279 = add i16 %sext_ln813_2811, i16 %sext_ln818_1256"   --->   Operation 6929 'add' 'add_ln813_6279' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6930 [1/1] (0.00ns)   --->   "%sext_ln813_2812 = sext i15 %add_ln813_6280"   --->   Operation 6930 'sext' 'sext_ln813_2812' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6931 [1/1] (0.77ns)   --->   "%add_ln813_6281 = add i16 %sext_ln813_2812, i16 %sext_ln818_1285"   --->   Operation 6931 'add' 'add_ln813_6281' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6932 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6282 = add i16 %add_ln813_6281, i16 %add_ln813_6279"   --->   Operation 6932 'add' 'add_ln813_6282' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6933 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6283 = add i16 %add_ln813_6282, i16 %add_ln813_6277"   --->   Operation 6933 'add' 'add_ln813_6283' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6934 [1/1] (0.00ns)   --->   "%sext_ln813_2813 = sext i15 %add_ln813_6286"   --->   Operation 6934 'sext' 'sext_ln813_2813' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6935 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6289 = add i16 %add_ln813_6288, i16 %sext_ln813_2813"   --->   Operation 6935 'add' 'add_ln813_6289' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6936 [1/1] (0.00ns)   --->   "%sext_ln813_2815 = sext i15 %add_ln813_6290"   --->   Operation 6936 'sext' 'sext_ln813_2815' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6937 [1/1] (0.00ns)   --->   "%sext_ln813_2817 = sext i15 %add_ln813_6292"   --->   Operation 6937 'sext' 'sext_ln813_2817' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6938 [1/1] (0.77ns)   --->   "%add_ln813_6293 = add i16 %sext_ln813_2817, i16 %sext_ln813_2815"   --->   Operation 6938 'add' 'add_ln813_6293' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6939 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6294 = add i16 %add_ln813_6293, i16 %add_ln813_6289"   --->   Operation 6939 'add' 'add_ln813_6294' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6940 [1/1] (0.00ns)   --->   "%sext_ln813_2818 = sext i14 %add_ln813_6295"   --->   Operation 6940 'sext' 'sext_ln813_2818' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6941 [1/1] (0.00ns)   --->   "%sext_ln813_2820 = sext i15 %add_ln813_6297"   --->   Operation 6941 'sext' 'sext_ln813_2820' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6942 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6298 = add i16 %sext_ln813_2820, i16 %sext_ln813_2818"   --->   Operation 6942 'add' 'add_ln813_6298' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6943 [1/1] (0.00ns)   --->   "%sext_ln813_2822 = sext i15 %add_ln813_6300"   --->   Operation 6943 'sext' 'sext_ln813_2822' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6944 [1/1] (0.00ns)   --->   "%sext_ln813_2824 = sext i15 %add_ln813_6302"   --->   Operation 6944 'sext' 'sext_ln813_2824' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6945 [1/1] (0.77ns)   --->   "%add_ln813_6303 = add i16 %sext_ln813_2824, i16 %sext_ln813_2822"   --->   Operation 6945 'add' 'add_ln813_6303' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6946 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6304 = add i16 %add_ln813_6303, i16 %add_ln813_6298"   --->   Operation 6946 'add' 'add_ln813_6304' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6947 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6305 = add i16 %add_ln813_6304, i16 %add_ln813_6294"   --->   Operation 6947 'add' 'add_ln813_6305' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6948 [1/1] (0.00ns)   --->   "%sext_ln813_2828 = sext i15 %add_ln813_6309"   --->   Operation 6948 'sext' 'sext_ln813_2828' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6949 [1/1] (0.00ns)   --->   "%sext_ln813_2830 = sext i14 %add_ln813_6311"   --->   Operation 6949 'sext' 'sext_ln813_2830' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6950 [1/1] (0.00ns)   --->   "%sext_ln813_2832 = sext i14 %add_ln813_6313"   --->   Operation 6950 'sext' 'sext_ln813_2832' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6951 [1/1] (0.76ns)   --->   "%add_ln813_6314 = add i15 %sext_ln813_2832, i15 %sext_ln813_2830"   --->   Operation 6951 'add' 'add_ln813_6314' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6952 [1/1] (0.00ns)   --->   "%sext_ln813_2833 = sext i15 %add_ln813_6314"   --->   Operation 6952 'sext' 'sext_ln813_2833' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6953 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6315 = add i16 %sext_ln813_2833, i16 %sext_ln813_2828"   --->   Operation 6953 'add' 'add_ln813_6315' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6954 [1/1] (0.00ns)   --->   "%sext_ln813_2837 = sext i15 %add_ln813_6319"   --->   Operation 6954 'sext' 'sext_ln813_2837' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6955 [1/1] (0.00ns)   --->   "%sext_ln813_2842 = sext i14 %add_ln813_6324"   --->   Operation 6955 'sext' 'sext_ln813_2842' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6956 [1/1] (0.77ns)   --->   "%add_ln813_6325 = add i16 %sext_ln813_2842, i16 %sext_ln813_2837"   --->   Operation 6956 'add' 'add_ln813_6325' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6957 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6326 = add i16 %add_ln813_6325, i16 %add_ln813_6315"   --->   Operation 6957 'add' 'add_ln813_6326' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6958 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6327 = add i16 %add_ln813_6326, i16 %add_ln813_6305"   --->   Operation 6958 'add' 'add_ln813_6327' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6959 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6335 = add i16 %add_ln813_6334, i16 %add_ln813_6331"   --->   Operation 6959 'add' 'add_ln813_6335' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6960 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6338 = add i16 %add_ln813_6337, i16 %add_ln813_6336"   --->   Operation 6960 'add' 'add_ln813_6338' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6961 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6342 = add i16 %add_ln813_6341, i16 %add_ln813_6338"   --->   Operation 6961 'add' 'add_ln813_6342' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6962 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6343 = add i16 %add_ln813_6342, i16 %add_ln813_6335"   --->   Operation 6962 'add' 'add_ln813_6343' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6963 [1/1] (0.00ns)   --->   "%sext_ln813_2846 = sext i15 %add_ln813_6347"   --->   Operation 6963 'sext' 'sext_ln813_2846' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6964 [1/1] (0.00ns)   --->   "%sext_ln813_2847 = sext i15 %add_ln813_6348"   --->   Operation 6964 'sext' 'sext_ln813_2847' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6965 [1/1] (0.77ns)   --->   "%add_ln813_6349 = add i16 %sext_ln813_2847, i16 %sext_ln813_2846"   --->   Operation 6965 'add' 'add_ln813_6349' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6966 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6350 = add i16 %add_ln813_6349, i16 %add_ln813_6346"   --->   Operation 6966 'add' 'add_ln813_6350' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6967 [1/1] (0.76ns)   --->   "%add_ln813_6351 = add i15 %sext_ln17_2380, i15 %sext_ln17_2387"   --->   Operation 6967 'add' 'add_ln813_6351' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6968 [1/1] (0.00ns)   --->   "%sext_ln813_2848 = sext i15 %add_ln813_6351"   --->   Operation 6968 'sext' 'sext_ln813_2848' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6969 [1/1] (0.00ns)   --->   "%sext_ln813_2849 = sext i15 %add_ln813_6352"   --->   Operation 6969 'sext' 'sext_ln813_2849' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6970 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6353 = add i16 %sext_ln813_2849, i16 %sext_ln813_2848"   --->   Operation 6970 'add' 'add_ln813_6353' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6971 [1/1] (0.00ns)   --->   "%sext_ln813_2850 = sext i15 %add_ln813_6354"   --->   Operation 6971 'sext' 'sext_ln813_2850' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6972 [1/1] (0.00ns)   --->   "%sext_ln813_2851 = sext i15 %add_ln813_6355"   --->   Operation 6972 'sext' 'sext_ln813_2851' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6973 [1/1] (0.77ns)   --->   "%add_ln813_6356 = add i16 %sext_ln813_2851, i16 %sext_ln813_2850"   --->   Operation 6973 'add' 'add_ln813_6356' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6974 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6357 = add i16 %add_ln813_6356, i16 %add_ln813_6353"   --->   Operation 6974 'add' 'add_ln813_6357' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6975 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6358 = add i16 %add_ln813_6357, i16 %add_ln813_6350"   --->   Operation 6975 'add' 'add_ln813_6358' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6976 [1/1] (0.00ns)   --->   "%sext_ln813_2852 = sext i15 %add_ln813_6360"   --->   Operation 6976 'sext' 'sext_ln813_2852' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6977 [1/1] (0.00ns)   --->   "%sext_ln813_2853 = sext i15 %add_ln813_6361"   --->   Operation 6977 'sext' 'sext_ln813_2853' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6978 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6362 = add i16 %sext_ln813_2853, i16 %sext_ln813_2852"   --->   Operation 6978 'add' 'add_ln813_6362' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6979 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6366 = add i16 %add_ln813_6365, i16 %add_ln813_6362"   --->   Operation 6979 'add' 'add_ln813_6366' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6980 [1/1] (0.00ns)   --->   "%sext_ln813_2856 = sext i15 %add_ln813_6367"   --->   Operation 6980 'sext' 'sext_ln813_2856' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6981 [1/1] (0.00ns)   --->   "%sext_ln813_2857 = sext i14 %add_ln813_6368"   --->   Operation 6981 'sext' 'sext_ln813_2857' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6982 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6369 = add i16 %sext_ln813_2857, i16 %sext_ln813_2856"   --->   Operation 6982 'add' 'add_ln813_6369' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6983 [1/1] (0.00ns)   --->   "%sext_ln813_2860 = sext i15 %add_ln813_6372"   --->   Operation 6983 'sext' 'sext_ln813_2860' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6984 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6373 = add i16 %sext_ln813_2860, i16 %add_ln813_6369"   --->   Operation 6984 'add' 'add_ln813_6373' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6985 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6374 = add i16 %add_ln813_6373, i16 %add_ln813_6366"   --->   Operation 6985 'add' 'add_ln813_6374' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6986 [1/1] (0.00ns)   --->   "%sext_ln813_2863 = sext i15 %add_ln813_6377"   --->   Operation 6986 'sext' 'sext_ln813_2863' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6987 [1/1] (0.00ns)   --->   "%sext_ln813_2866 = sext i14 %add_ln813_6380"   --->   Operation 6987 'sext' 'sext_ln813_2866' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6988 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6381 = add i16 %sext_ln813_2866, i16 %sext_ln813_2863"   --->   Operation 6988 'add' 'add_ln813_6381' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6989 [1/1] (0.00ns)   --->   "%sext_ln813_2869 = sext i14 %add_ln813_6384"   --->   Operation 6989 'sext' 'sext_ln813_2869' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6990 [1/1] (0.00ns)   --->   "%sext_ln813_2873 = sext i14 %add_ln813_6388"   --->   Operation 6990 'sext' 'sext_ln813_2873' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6991 [1/1] (0.76ns)   --->   "%add_ln813_6389 = add i15 %sext_ln813_2873, i15 %sext_ln813_2869"   --->   Operation 6991 'add' 'add_ln813_6389' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6992 [1/1] (0.00ns)   --->   "%sext_ln813_2874 = sext i15 %add_ln813_6389"   --->   Operation 6992 'sext' 'sext_ln813_2874' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6993 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6390 = add i16 %sext_ln813_2874, i16 %add_ln813_6381"   --->   Operation 6993 'add' 'add_ln813_6390' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6994 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6391 = add i16 %add_ln813_6390, i16 %add_ln813_6374"   --->   Operation 6994 'add' 'add_ln813_6391' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6995 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6401 = add i16 %add_ln813_6400, i16 %add_ln813_6396"   --->   Operation 6995 'add' 'add_ln813_6401' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6996 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6405 = add i16 %add_ln813_6404, i16 %add_ln813_6402"   --->   Operation 6996 'add' 'add_ln813_6405' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6997 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6410 = add i16 %add_ln813_6409, i16 %add_ln813_6405"   --->   Operation 6997 'add' 'add_ln813_6410' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6998 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6411 = add i16 %add_ln813_6410, i16 %add_ln813_6401"   --->   Operation 6998 'add' 'add_ln813_6411' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6999 [1/1] (0.76ns)   --->   "%add_ln813_6412 = add i15 %sext_ln17_2003, i15 %sext_ln17_2027"   --->   Operation 6999 'add' 'add_ln813_6412' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 7000 [1/1] (0.00ns)   --->   "%sext_ln813_2877 = sext i15 %add_ln813_6412"   --->   Operation 7000 'sext' 'sext_ln813_2877' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7001 [1/1] (0.00ns)   --->   "%sext_ln813_2878 = sext i15 %add_ln813_6413"   --->   Operation 7001 'sext' 'sext_ln813_2878' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7002 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6414 = add i16 %sext_ln813_2878, i16 %sext_ln818_995"   --->   Operation 7002 'add' 'add_ln813_6414' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7003 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6415 = add i16 %add_ln813_6414, i16 %sext_ln813_2877"   --->   Operation 7003 'add' 'add_ln813_6415' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7004 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6420 = add i16 %add_ln813_6419, i16 %add_ln813_6415"   --->   Operation 7004 'add' 'add_ln813_6420' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7005 [1/1] (0.00ns)   --->   "%sext_ln813_2881 = sext i15 %add_ln813_6421"   --->   Operation 7005 'sext' 'sext_ln813_2881' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7006 [1/1] (0.00ns)   --->   "%sext_ln813_2882 = sext i15 %add_ln813_6422"   --->   Operation 7006 'sext' 'sext_ln813_2882' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7007 [1/1] (0.77ns)   --->   "%add_ln813_6423 = add i16 %sext_ln813_2882, i16 %sext_ln818_1142"   --->   Operation 7007 'add' 'add_ln813_6423' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 7008 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6424 = add i16 %add_ln813_6423, i16 %sext_ln813_2881"   --->   Operation 7008 'add' 'add_ln813_6424' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7009 [1/1] (0.00ns)   --->   "%sext_ln813_2883 = sext i15 %add_ln813_6425"   --->   Operation 7009 'sext' 'sext_ln813_2883' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7010 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6426 = add i16 %sext_ln813_2883, i16 %sext_ln818_1186"   --->   Operation 7010 'add' 'add_ln813_6426' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7011 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6429 = add i16 %add_ln813_6428, i16 %add_ln813_6426"   --->   Operation 7011 'add' 'add_ln813_6429' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7012 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6430 = add i16 %add_ln813_6429, i16 %add_ln813_6424"   --->   Operation 7012 'add' 'add_ln813_6430' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7013 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6431 = add i16 %add_ln813_6430, i16 %add_ln813_6420"   --->   Operation 7013 'add' 'add_ln813_6431' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7014 [1/1] (0.00ns)   --->   "%sext_ln813_2885 = sext i15 %add_ln813_6433"   --->   Operation 7014 'sext' 'sext_ln813_2885' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7015 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6436 = add i16 %add_ln813_6435, i16 %sext_ln813_2885"   --->   Operation 7015 'add' 'add_ln813_6436' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7016 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6441 = add i16 %add_ln813_6440, i16 %add_ln813_6436"   --->   Operation 7016 'add' 'add_ln813_6441' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7017 [1/1] (0.00ns)   --->   "%sext_ln813_2889 = sext i15 %add_ln813_6442"   --->   Operation 7017 'sext' 'sext_ln813_2889' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7018 [1/1] (0.00ns)   --->   "%sext_ln813_2891 = sext i15 %add_ln813_6444"   --->   Operation 7018 'sext' 'sext_ln813_2891' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7019 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6445 = add i16 %sext_ln813_2891, i16 %sext_ln813_2889"   --->   Operation 7019 'add' 'add_ln813_6445' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7020 [1/1] (0.00ns)   --->   "%sext_ln813_2892 = sext i14 %add_ln813_6446"   --->   Operation 7020 'sext' 'sext_ln813_2892' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7021 [1/1] (0.00ns)   --->   "%sext_ln813_2894 = sext i15 %add_ln813_6448"   --->   Operation 7021 'sext' 'sext_ln813_2894' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7022 [1/1] (0.77ns)   --->   "%add_ln813_6449 = add i16 %sext_ln813_2894, i16 %sext_ln813_2892"   --->   Operation 7022 'add' 'add_ln813_6449' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 7023 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6450 = add i16 %add_ln813_6449, i16 %add_ln813_6445"   --->   Operation 7023 'add' 'add_ln813_6450' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7024 [1/1] (0.00ns)   --->   "%sext_ln813_2895 = sext i14 %add_ln813_6452"   --->   Operation 7024 'sext' 'sext_ln813_2895' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7025 [1/1] (0.00ns)   --->   "%sext_ln813_2897 = sext i15 %add_ln813_6454"   --->   Operation 7025 'sext' 'sext_ln813_2897' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7026 [1/1] (0.77ns)   --->   "%add_ln813_6455 = add i16 %sext_ln813_2897, i16 %sext_ln813_2895"   --->   Operation 7026 'add' 'add_ln813_6455' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 7027 [1/1] (0.00ns)   --->   "%sext_ln813_2898 = sext i14 %add_ln813_6456"   --->   Operation 7027 'sext' 'sext_ln813_2898' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7028 [1/1] (0.00ns)   --->   "%sext_ln813_2900 = sext i15 %add_ln813_6458"   --->   Operation 7028 'sext' 'sext_ln813_2900' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7029 [1/1] (0.77ns)   --->   "%add_ln813_6459 = add i16 %sext_ln813_2900, i16 %sext_ln813_2898"   --->   Operation 7029 'add' 'add_ln813_6459' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 7030 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6460 = add i16 %add_ln813_6459, i16 %add_ln813_6455"   --->   Operation 7030 'add' 'add_ln813_6460' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7031 [1/1] (0.00ns)   --->   "%sext_ln813_2901 = sext i14 %add_ln813_6461"   --->   Operation 7031 'sext' 'sext_ln813_2901' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7032 [1/1] (0.00ns)   --->   "%sext_ln813_2903 = sext i14 %add_ln813_6463"   --->   Operation 7032 'sext' 'sext_ln813_2903' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7033 [1/1] (0.76ns)   --->   "%add_ln813_6464 = add i15 %sext_ln813_2903, i15 %sext_ln813_2901"   --->   Operation 7033 'add' 'add_ln813_6464' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 7034 [1/1] (0.00ns)   --->   "%sext_ln813_2904 = sext i15 %add_ln813_6464"   --->   Operation 7034 'sext' 'sext_ln813_2904' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7035 [1/1] (0.00ns)   --->   "%sext_ln813_2909 = sext i15 %add_ln813_6469"   --->   Operation 7035 'sext' 'sext_ln813_2909' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7036 [1/1] (0.77ns)   --->   "%add_ln813_6470 = add i16 %sext_ln813_2909, i16 %sext_ln813_2904"   --->   Operation 7036 'add' 'add_ln813_6470' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 7037 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6471 = add i16 %add_ln813_6470, i16 %add_ln813_6460"   --->   Operation 7037 'add' 'add_ln813_6471' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7038 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6474 = add i16 %mult_V_2860, i16 %mult_V_2870"   --->   Operation 7038 'add' 'add_ln813_6474' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7039 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6476 = add i16 %add_ln813_6475, i16 %add_ln813_6474"   --->   Operation 7039 'add' 'add_ln813_6476' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7040 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6477 = add i16 %mult_V_3724, i16 %mult_V_3851"   --->   Operation 7040 'add' 'add_ln813_6477' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7041 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6479 = add i16 %add_ln813_6478, i16 %add_ln813_6477"   --->   Operation 7041 'add' 'add_ln813_6479' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7042 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6480 = add i16 %add_ln813_6479, i16 %add_ln813_6476"   --->   Operation 7042 'add' 'add_ln813_6480' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7043 [1/1] (0.77ns)   --->   "%add_ln813_6481 = add i16 %sext_ln818_939, i16 %sext_ln818_947"   --->   Operation 7043 'add' 'add_ln813_6481' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 7044 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6483 = add i16 %add_ln813_6482, i16 %add_ln813_6481"   --->   Operation 7044 'add' 'add_ln813_6483' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7045 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6484 = add i16 %sext_ln818_1003, i16 %sext_ln818_1016"   --->   Operation 7045 'add' 'add_ln813_6484' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7046 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6486 = add i16 %add_ln813_6485, i16 %add_ln813_6484"   --->   Operation 7046 'add' 'add_ln813_6486' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7047 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6487 = add i16 %add_ln813_6486, i16 %add_ln813_6483"   --->   Operation 7047 'add' 'add_ln813_6487' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7048 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6488 = add i16 %add_ln813_6487, i16 %add_ln813_6480"   --->   Operation 7048 'add' 'add_ln813_6488' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7049 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6495 = add i16 %add_ln813_6494, i16 %add_ln813_6491"   --->   Operation 7049 'add' 'add_ln813_6495' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7050 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6498 = add i16 %add_ln813_6497, i16 %add_ln813_6496"   --->   Operation 7050 'add' 'add_ln813_6498' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7051 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6503 = add i16 %add_ln813_6502, i16 %add_ln813_6498"   --->   Operation 7051 'add' 'add_ln813_6503' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7052 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6504 = add i16 %add_ln813_6503, i16 %add_ln813_6495"   --->   Operation 7052 'add' 'add_ln813_6504' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7053 [1/1] (0.00ns)   --->   "%sext_ln813_2910 = sext i15 %add_ln813_6507"   --->   Operation 7053 'sext' 'sext_ln813_2910' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7054 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6508 = add i16 %sext_ln813_2910, i16 %add_ln813_6506"   --->   Operation 7054 'add' 'add_ln813_6508' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7055 [1/1] (0.00ns)   --->   "%sext_ln813_2911 = sext i15 %add_ln813_6509"   --->   Operation 7055 'sext' 'sext_ln813_2911' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7056 [1/1] (0.00ns)   --->   "%sext_ln813_2912 = sext i15 %add_ln813_6510"   --->   Operation 7056 'sext' 'sext_ln813_2912' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7057 [1/1] (0.77ns)   --->   "%add_ln813_6511 = add i16 %sext_ln813_2912, i16 %sext_ln813_2911"   --->   Operation 7057 'add' 'add_ln813_6511' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 7058 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6512 = add i16 %add_ln813_6511, i16 %add_ln813_6508"   --->   Operation 7058 'add' 'add_ln813_6512' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7059 [1/1] (0.00ns)   --->   "%sext_ln813_2913 = sext i15 %add_ln813_6513"   --->   Operation 7059 'sext' 'sext_ln813_2913' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7060 [1/1] (0.00ns)   --->   "%sext_ln813_2914 = sext i15 %add_ln813_6514"   --->   Operation 7060 'sext' 'sext_ln813_2914' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7061 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6515 = add i16 %sext_ln813_2914, i16 %sext_ln813_2913"   --->   Operation 7061 'add' 'add_ln813_6515' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7062 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6519 = add i16 %add_ln813_6518, i16 %add_ln813_6515"   --->   Operation 7062 'add' 'add_ln813_6519' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7063 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6520 = add i16 %add_ln813_6519, i16 %add_ln813_6512"   --->   Operation 7063 'add' 'add_ln813_6520' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7064 [1/1] (0.00ns)   --->   "%sext_ln813_2921 = sext i15 %add_ln813_6526"   --->   Operation 7064 'sext' 'sext_ln813_2921' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7065 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6527 = add i16 %sext_ln813_2921, i16 %add_ln813_6523"   --->   Operation 7065 'add' 'add_ln813_6527' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7066 [1/1] (0.00ns)   --->   "%sext_ln813_2922 = sext i14 %add_ln813_6528"   --->   Operation 7066 'sext' 'sext_ln813_2922' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7067 [1/1] (0.00ns)   --->   "%sext_ln813_2923 = sext i13 %add_ln813_6529"   --->   Operation 7067 'sext' 'sext_ln813_2923' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7068 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6530 = add i15 %sext_ln813_2923, i15 %sext_ln813_2922"   --->   Operation 7068 'add' 'add_ln813_6530' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7069 [1/1] (0.00ns)   --->   "%sext_ln813_2927 = sext i14 %add_ln813_6534"   --->   Operation 7069 'sext' 'sext_ln813_2927' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7070 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_6535 = add i15 %sext_ln813_2927, i15 %add_ln813_6530"   --->   Operation 7070 'add' 'add_ln813_6535' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7071 [1/1] (0.00ns)   --->   "%sext_ln813_2928 = sext i15 %add_ln813_6535"   --->   Operation 7071 'sext' 'sext_ln813_2928' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7072 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6536 = add i16 %sext_ln813_2928, i16 %add_ln813_6527"   --->   Operation 7072 'add' 'add_ln813_6536' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7073 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6537 = add i16 %add_ln813_6536, i16 %add_ln813_6520"   --->   Operation 7073 'add' 'add_ln813_6537' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7074 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6539 = add i16 %mult_V_2832, i16 %sext_ln818_898"   --->   Operation 7074 'add' 'add_ln813_6539' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7075 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6541 = add i16 %add_ln813_6540, i16 %add_ln813_6539"   --->   Operation 7075 'add' 'add_ln813_6541' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7076 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6546 = add i16 %add_ln813_6545, i16 %add_ln813_6541"   --->   Operation 7076 'add' 'add_ln813_6546' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7077 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6550 = add i16 %add_ln813_6549, i16 %add_ln813_6547"   --->   Operation 7077 'add' 'add_ln813_6550' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7078 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6555 = add i16 %add_ln813_6554, i16 %add_ln813_6550"   --->   Operation 7078 'add' 'add_ln813_6555' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7079 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6556 = add i16 %add_ln813_6555, i16 %add_ln813_6546"   --->   Operation 7079 'add' 'add_ln813_6556' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7080 [1/1] (0.00ns)   --->   "%sext_ln813_2930 = sext i15 %add_ln813_6560"   --->   Operation 7080 'sext' 'sext_ln813_2930' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7081 [1/1] (0.00ns)   --->   "%sext_ln813_2931 = sext i15 %add_ln813_6561"   --->   Operation 7081 'sext' 'sext_ln813_2931' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7082 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6562 = add i16 %sext_ln813_2931, i16 %sext_ln818_1029"   --->   Operation 7082 'add' 'add_ln813_6562' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7083 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6563 = add i16 %add_ln813_6562, i16 %sext_ln813_2930"   --->   Operation 7083 'add' 'add_ln813_6563' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7084 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6564 = add i16 %add_ln813_6563, i16 %add_ln813_6559"   --->   Operation 7084 'add' 'add_ln813_6564' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7085 [1/1] (0.00ns)   --->   "%sext_ln813_2932 = sext i15 %add_ln813_6565"   --->   Operation 7085 'sext' 'sext_ln813_2932' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7086 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6568 = add i16 %add_ln813_6567, i16 %sext_ln813_2932"   --->   Operation 7086 'add' 'add_ln813_6568' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7087 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6573 = add i16 %add_ln813_6572, i16 %add_ln813_6568"   --->   Operation 7087 'add' 'add_ln813_6573' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7088 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6574 = add i16 %add_ln813_6573, i16 %add_ln813_6564"   --->   Operation 7088 'add' 'add_ln813_6574' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7089 [1/1] (0.76ns)   --->   "%add_ln813_6576 = add i15 %sext_ln17_2330, i15 %sext_ln17_2396"   --->   Operation 7089 'add' 'add_ln813_6576' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 7090 [1/1] (0.00ns)   --->   "%sext_ln813_2936 = sext i15 %add_ln813_6576"   --->   Operation 7090 'sext' 'sext_ln813_2936' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7091 [1/1] (0.00ns)   --->   "%sext_ln813_2937 = sext i15 %add_ln813_6577"   --->   Operation 7091 'sext' 'sext_ln813_2937' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7092 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6578 = add i16 %sext_ln813_2937, i16 %sext_ln813_2936"   --->   Operation 7092 'add' 'add_ln813_6578' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7093 [1/1] (0.76ns)   --->   "%add_ln813_6579 = add i15 %sext_ln17_2430, i15 %sext_ln17_2476"   --->   Operation 7093 'add' 'add_ln813_6579' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 7094 [1/1] (0.00ns)   --->   "%sext_ln813_2938 = sext i15 %add_ln813_6579"   --->   Operation 7094 'sext' 'sext_ln813_2938' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7095 [1/1] (0.00ns)   --->   "%sext_ln813_2939 = sext i15 %add_ln813_6580"   --->   Operation 7095 'sext' 'sext_ln813_2939' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7096 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6581 = add i16 %sext_ln813_2939, i16 %sext_ln818_1282"   --->   Operation 7096 'add' 'add_ln813_6581' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7097 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6582 = add i16 %add_ln813_6581, i16 %sext_ln813_2938"   --->   Operation 7097 'add' 'add_ln813_6582' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7098 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6583 = add i16 %add_ln813_6582, i16 %add_ln813_6578"   --->   Operation 7098 'add' 'add_ln813_6583' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7099 [1/1] (0.00ns)   --->   "%sext_ln813_2940 = sext i15 %add_ln813_6584"   --->   Operation 7099 'sext' 'sext_ln813_2940' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7100 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6587 = add i16 %add_ln813_6586, i16 %sext_ln813_2940"   --->   Operation 7100 'add' 'add_ln813_6587' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7101 [1/1] (0.00ns)   --->   "%sext_ln813_2942 = sext i14 %add_ln813_6588"   --->   Operation 7101 'sext' 'sext_ln813_2942' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7102 [1/1] (0.00ns)   --->   "%sext_ln813_2944 = sext i15 %add_ln813_6590"   --->   Operation 7102 'sext' 'sext_ln813_2944' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7103 [1/1] (0.77ns)   --->   "%add_ln813_6591 = add i16 %sext_ln813_2944, i16 %sext_ln813_2942"   --->   Operation 7103 'add' 'add_ln813_6591' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 7104 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6592 = add i16 %add_ln813_6591, i16 %add_ln813_6587"   --->   Operation 7104 'add' 'add_ln813_6592' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7105 [1/1] (0.00ns)   --->   "%sext_ln813_2945 = sext i14 %add_ln813_6594"   --->   Operation 7105 'sext' 'sext_ln813_2945' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7106 [1/1] (0.00ns)   --->   "%sext_ln813_2947 = sext i15 %add_ln813_6596"   --->   Operation 7106 'sext' 'sext_ln813_2947' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7107 [1/1] (0.77ns)   --->   "%add_ln813_6597 = add i16 %sext_ln813_2947, i16 %sext_ln813_2945"   --->   Operation 7107 'add' 'add_ln813_6597' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 7108 [1/1] (0.00ns)   --->   "%sext_ln813_2948 = sext i13 %add_ln813_6598"   --->   Operation 7108 'sext' 'sext_ln813_2948' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7109 [1/1] (0.00ns)   --->   "%sext_ln813_2950 = sext i14 %add_ln813_6600"   --->   Operation 7109 'sext' 'sext_ln813_2950' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7110 [1/1] (0.76ns)   --->   "%add_ln813_6601 = add i15 %sext_ln813_2950, i15 %sext_ln813_2948"   --->   Operation 7110 'add' 'add_ln813_6601' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 7111 [1/1] (0.00ns)   --->   "%sext_ln813_2951 = sext i15 %add_ln813_6601"   --->   Operation 7111 'sext' 'sext_ln813_2951' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7112 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6602 = add i16 %sext_ln813_2951, i16 %add_ln813_6597"   --->   Operation 7112 'add' 'add_ln813_6602' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7113 [1/1] (0.00ns)   --->   "%sext_ln813_2952 = sext i13 %add_ln813_6603"   --->   Operation 7113 'sext' 'sext_ln813_2952' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7114 [1/1] (0.00ns)   --->   "%sext_ln813_2954 = sext i14 %add_ln813_6605"   --->   Operation 7114 'sext' 'sext_ln813_2954' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7115 [1/1] (0.76ns)   --->   "%add_ln813_6606 = add i15 %sext_ln813_2954, i15 %sext_ln813_2952"   --->   Operation 7115 'add' 'add_ln813_6606' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 7116 [1/1] (0.00ns)   --->   "%sext_ln813_2955 = sext i15 %add_ln813_6606"   --->   Operation 7116 'sext' 'sext_ln813_2955' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7117 [1/1] (0.00ns)   --->   "%sext_ln813_2959 = sext i14 %add_ln813_6610"   --->   Operation 7117 'sext' 'sext_ln813_2959' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7118 [1/1] (0.77ns)   --->   "%add_ln813_6611 = add i16 %sext_ln813_2959, i16 %sext_ln813_2955"   --->   Operation 7118 'add' 'add_ln813_6611' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 7119 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6612 = add i16 %add_ln813_6611, i16 %add_ln813_6602"   --->   Operation 7119 'add' 'add_ln813_6612' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7120 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6615 = add i16 %mult_V_3188, i16 %mult_V_3664"   --->   Operation 7120 'add' 'add_ln813_6615' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7121 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6617 = add i16 %add_ln813_6616, i16 %add_ln813_6615"   --->   Operation 7121 'add' 'add_ln813_6617' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7122 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6618 = add i16 %sext_ln818_934, i16 %sext_ln818_964"   --->   Operation 7122 'add' 'add_ln813_6618' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7123 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6621 = add i16 %add_ln813_6620, i16 %add_ln813_6618"   --->   Operation 7123 'add' 'add_ln813_6621' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7124 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6622 = add i16 %add_ln813_6621, i16 %add_ln813_6617"   --->   Operation 7124 'add' 'add_ln813_6622' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7125 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6626 = add i16 %add_ln813_6625, i16 %add_ln813_6623"   --->   Operation 7125 'add' 'add_ln813_6626' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7126 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6631 = add i16 %add_ln813_6630, i16 %add_ln813_6626"   --->   Operation 7126 'add' 'add_ln813_6631' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7127 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6632 = add i16 %add_ln813_6631, i16 %add_ln813_6622"   --->   Operation 7127 'add' 'add_ln813_6632' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7128 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6641 = add i16 %add_ln813_6640, i16 %add_ln813_6636"   --->   Operation 7128 'add' 'add_ln813_6641' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7129 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6645 = add i16 %add_ln813_6644, i16 %add_ln813_6642"   --->   Operation 7129 'add' 'add_ln813_6645' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7130 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6646 = add i16 %sext_ln818_1381, i16 %sext_ln818_1387"   --->   Operation 7130 'add' 'add_ln813_6646' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7131 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6649 = add i16 %add_ln813_6648, i16 %add_ln813_6646"   --->   Operation 7131 'add' 'add_ln813_6649' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7132 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6650 = add i16 %add_ln813_6649, i16 %add_ln813_6645"   --->   Operation 7132 'add' 'add_ln813_6650' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7133 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6651 = add i16 %add_ln813_6650, i16 %add_ln813_6641"   --->   Operation 7133 'add' 'add_ln813_6651' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7134 [1/1] (0.00ns)   --->   "%sext_ln813_2961 = sext i15 %add_ln813_6653"   --->   Operation 7134 'sext' 'sext_ln813_2961' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7135 [1/1] (0.00ns)   --->   "%sext_ln813_2962 = sext i15 %add_ln813_6654"   --->   Operation 7135 'sext' 'sext_ln813_2962' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7136 [1/1] (0.77ns)   --->   "%add_ln813_6655 = add i16 %sext_ln813_2962, i16 %sext_ln818_958"   --->   Operation 7136 'add' 'add_ln813_6655' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 7137 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6656 = add i16 %add_ln813_6655, i16 %sext_ln813_2961"   --->   Operation 7137 'add' 'add_ln813_6656' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7138 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6661 = add i16 %add_ln813_6660, i16 %add_ln813_6656"   --->   Operation 7138 'add' 'add_ln813_6661' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7139 [1/1] (0.00ns)   --->   "%sext_ln813_2965 = sext i15 %add_ln813_6662"   --->   Operation 7139 'sext' 'sext_ln813_2965' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7140 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6665 = add i16 %add_ln813_6664, i16 %sext_ln813_2965"   --->   Operation 7140 'add' 'add_ln813_6665' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7141 [1/1] (0.00ns)   --->   "%sext_ln813_2967 = sext i15 %add_ln813_6666"   --->   Operation 7141 'sext' 'sext_ln813_2967' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7142 [1/1] (0.00ns)   --->   "%sext_ln813_2968 = sext i15 %add_ln813_6667"   --->   Operation 7142 'sext' 'sext_ln813_2968' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7143 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6668 = add i16 %sext_ln813_2968, i16 %sext_ln818_1182"   --->   Operation 7143 'add' 'add_ln813_6668' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7144 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6669 = add i16 %add_ln813_6668, i16 %sext_ln813_2967"   --->   Operation 7144 'add' 'add_ln813_6669' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7145 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6670 = add i16 %add_ln813_6669, i16 %add_ln813_6665"   --->   Operation 7145 'add' 'add_ln813_6670' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7146 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6671 = add i16 %add_ln813_6670, i16 %add_ln813_6661"   --->   Operation 7146 'add' 'add_ln813_6671' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7147 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6680 = add i16 %add_ln813_6679, i16 %add_ln813_6675"   --->   Operation 7147 'add' 'add_ln813_6680' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7148 [1/1] (0.00ns)   --->   "%sext_ln813_2973 = sext i14 %add_ln813_6681"   --->   Operation 7148 'sext' 'sext_ln813_2973' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7149 [1/1] (0.00ns)   --->   "%sext_ln813_2975 = sext i15 %add_ln813_6683"   --->   Operation 7149 'sext' 'sext_ln813_2975' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7150 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6684 = add i16 %sext_ln813_2975, i16 %sext_ln813_2973"   --->   Operation 7150 'add' 'add_ln813_6684' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7151 [1/1] (0.00ns)   --->   "%sext_ln813_2979 = sext i15 %add_ln813_6688"   --->   Operation 7151 'sext' 'sext_ln813_2979' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7152 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6689 = add i16 %sext_ln813_2979, i16 %add_ln813_6684"   --->   Operation 7152 'add' 'add_ln813_6689' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7153 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6690 = add i16 %add_ln813_6689, i16 %add_ln813_6680"   --->   Operation 7153 'add' 'add_ln813_6690' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7154 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6691 = add i16 %add_ln813_6690, i16 %add_ln813_6671"   --->   Operation 7154 'add' 'add_ln813_6691' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7155 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6693 = add i16 %sext_ln818_947, i16 %sext_ln818_962"   --->   Operation 7155 'add' 'add_ln813_6693' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7156 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6695 = add i16 %add_ln813_6694, i16 %add_ln813_6693"   --->   Operation 7156 'add' 'add_ln813_6695' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7157 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6699 = add i16 %add_ln813_6698, i16 %add_ln813_6695"   --->   Operation 7157 'add' 'add_ln813_6699' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7158 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6702 = add i16 %add_ln813_6701, i16 %add_ln813_6700"   --->   Operation 7158 'add' 'add_ln813_6702' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7159 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6706 = add i16 %add_ln813_6705, i16 %add_ln813_6702"   --->   Operation 7159 'add' 'add_ln813_6706' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7160 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6707 = add i16 %add_ln813_6706, i16 %add_ln813_6699"   --->   Operation 7160 'add' 'add_ln813_6707' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7161 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6714 = add i16 %add_ln813_6713, i16 %add_ln813_6710"   --->   Operation 7161 'add' 'add_ln813_6714' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7162 [1/1] (0.00ns)   --->   "%sext_ln813_2984 = sext i15 %add_ln813_6715"   --->   Operation 7162 'sext' 'sext_ln813_2984' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7163 [1/1] (0.00ns)   --->   "%sext_ln813_2985 = sext i15 %add_ln813_6716"   --->   Operation 7163 'sext' 'sext_ln813_2985' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7164 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6717 = add i16 %sext_ln813_2985, i16 %sext_ln813_2984"   --->   Operation 7164 'add' 'add_ln813_6717' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7165 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6722 = add i16 %add_ln813_6721, i16 %add_ln813_6717"   --->   Operation 7165 'add' 'add_ln813_6722' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7166 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6723 = add i16 %add_ln813_6722, i16 %add_ln813_6714"   --->   Operation 7166 'add' 'add_ln813_6723' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7167 [1/1] (0.00ns)   --->   "%sext_ln813_2988 = sext i15 %add_ln813_6725"   --->   Operation 7167 'sext' 'sext_ln813_2988' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7168 [1/1] (0.00ns)   --->   "%sext_ln813_2989 = sext i15 %add_ln813_6726"   --->   Operation 7168 'sext' 'sext_ln813_2989' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7169 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6727 = add i16 %sext_ln813_2989, i16 %sext_ln813_2988"   --->   Operation 7169 'add' 'add_ln813_6727' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7170 [1/1] (0.00ns)   --->   "%sext_ln813_2990 = sext i15 %add_ln813_6728"   --->   Operation 7170 'sext' 'sext_ln813_2990' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7171 [1/1] (0.00ns)   --->   "%sext_ln813_2991 = sext i15 %add_ln813_6729"   --->   Operation 7171 'sext' 'sext_ln813_2991' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7172 [1/1] (0.77ns)   --->   "%add_ln813_6730 = add i16 %sext_ln813_2991, i16 %sext_ln813_2990"   --->   Operation 7172 'add' 'add_ln813_6730' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 7173 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6731 = add i16 %add_ln813_6730, i16 %add_ln813_6727"   --->   Operation 7173 'add' 'add_ln813_6731' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7174 [1/1] (0.00ns)   --->   "%sext_ln813_2992 = sext i15 %add_ln813_6732"   --->   Operation 7174 'sext' 'sext_ln813_2992' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7175 [1/1] (0.00ns)   --->   "%sext_ln813_2993 = sext i15 %add_ln813_6733"   --->   Operation 7175 'sext' 'sext_ln813_2993' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7176 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6734 = add i16 %sext_ln813_2993, i16 %sext_ln813_2992"   --->   Operation 7176 'add' 'add_ln813_6734' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7177 [1/1] (0.00ns)   --->   "%sext_ln813_2994 = sext i15 %add_ln813_6735"   --->   Operation 7177 'sext' 'sext_ln813_2994' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7178 [1/1] (0.00ns)   --->   "%sext_ln813_2996 = sext i15 %add_ln813_6737"   --->   Operation 7178 'sext' 'sext_ln813_2996' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7179 [1/1] (0.77ns)   --->   "%add_ln813_6738 = add i16 %sext_ln813_2996, i16 %sext_ln813_2994"   --->   Operation 7179 'add' 'add_ln813_6738' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 7180 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6739 = add i16 %add_ln813_6738, i16 %add_ln813_6734"   --->   Operation 7180 'add' 'add_ln813_6739' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7181 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6740 = add i16 %add_ln813_6739, i16 %add_ln813_6731"   --->   Operation 7181 'add' 'add_ln813_6740' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7182 [1/1] (0.00ns)   --->   "%sext_ln813_2999 = sext i15 %add_ln813_6743"   --->   Operation 7182 'sext' 'sext_ln813_2999' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7183 [1/1] (0.00ns)   --->   "%sext_ln813_3002 = sext i15 %add_ln813_6746"   --->   Operation 7183 'sext' 'sext_ln813_3002' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7184 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6747 = add i16 %sext_ln813_3002, i16 %sext_ln813_2999"   --->   Operation 7184 'add' 'add_ln813_6747' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7185 [1/1] (0.00ns)   --->   "%sext_ln813_3005 = sext i15 %add_ln813_6750"   --->   Operation 7185 'sext' 'sext_ln813_3005' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7186 [1/1] (0.00ns)   --->   "%sext_ln813_3009 = sext i15 %add_ln813_6754"   --->   Operation 7186 'sext' 'sext_ln813_3009' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7187 [1/1] (0.77ns)   --->   "%add_ln813_6755 = add i16 %sext_ln813_3009, i16 %sext_ln813_3005"   --->   Operation 7187 'add' 'add_ln813_6755' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 7188 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6756 = add i16 %add_ln813_6755, i16 %add_ln813_6747"   --->   Operation 7188 'add' 'add_ln813_6756' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7189 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6757 = add i16 %add_ln813_6756, i16 %add_ln813_6740"   --->   Operation 7189 'add' 'add_ln813_6757' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7190 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6760 = add i16 %mult_V_2789, i16 %mult_V_3550"   --->   Operation 7190 'add' 'add_ln813_6760' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7191 [1/1] (0.78ns)   --->   "%add_ln813_6761 = add i16 %mult_V_3796, i16 %mult_V_3903"   --->   Operation 7191 'add' 'add_ln813_6761' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 7192 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6762 = add i16 %add_ln813_6761, i16 %add_ln813_6760"   --->   Operation 7192 'add' 'add_ln813_6762' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7193 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6763 = add i16 %mult_V_3910, i16 %mult_V_3927"   --->   Operation 7193 'add' 'add_ln813_6763' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7194 [1/1] (0.78ns)   --->   "%add_ln813_6764 = add i16 %mult_V_2748, i16 %sext_ln818_948"   --->   Operation 7194 'add' 'add_ln813_6764' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 7195 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6765 = add i16 %add_ln813_6764, i16 %add_ln813_6763"   --->   Operation 7195 'add' 'add_ln813_6765' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7196 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6766 = add i16 %add_ln813_6765, i16 %add_ln813_6762"   --->   Operation 7196 'add' 'add_ln813_6766' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7197 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6769 = add i16 %add_ln813_6768, i16 %add_ln813_6767"   --->   Operation 7197 'add' 'add_ln813_6769' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7198 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6774 = add i16 %add_ln813_6773, i16 %add_ln813_6769"   --->   Operation 7198 'add' 'add_ln813_6774' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7199 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6775 = add i16 %add_ln813_6774, i16 %add_ln813_6766"   --->   Operation 7199 'add' 'add_ln813_6775' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7200 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6779 = add i16 %sext_ln818_1284, i16 %sext_ln818_1291"   --->   Operation 7200 'add' 'add_ln813_6779' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7201 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6782 = add i16 %add_ln813_6781, i16 %add_ln813_6779"   --->   Operation 7201 'add' 'add_ln813_6782' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7202 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6783 = add i16 %add_ln813_6782, i16 %add_ln813_6778"   --->   Operation 7202 'add' 'add_ln813_6783' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7203 [1/1] (0.00ns)   --->   "%sext_ln813_3010 = sext i15 %add_ln813_6785"   --->   Operation 7203 'sext' 'sext_ln813_3010' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7204 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6786 = add i16 %sext_ln813_3010, i16 %add_ln813_6784"   --->   Operation 7204 'add' 'add_ln813_6786' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7205 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6791 = add i16 %add_ln813_6790, i16 %add_ln813_6786"   --->   Operation 7205 'add' 'add_ln813_6791' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7206 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6792 = add i16 %add_ln813_6791, i16 %add_ln813_6783"   --->   Operation 7206 'add' 'add_ln813_6792' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7207 [1/1] (0.00ns)   --->   "%sext_ln813_3013 = sext i15 %add_ln813_6794"   --->   Operation 7207 'sext' 'sext_ln813_3013' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7208 [1/1] (0.00ns)   --->   "%sext_ln813_3014 = sext i15 %add_ln813_6795"   --->   Operation 7208 'sext' 'sext_ln813_3014' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7209 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6796 = add i16 %sext_ln813_3014, i16 %sext_ln813_3013"   --->   Operation 7209 'add' 'add_ln813_6796' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7210 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6800 = add i16 %add_ln813_6799, i16 %add_ln813_6796"   --->   Operation 7210 'add' 'add_ln813_6800' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7211 [1/1] (0.00ns)   --->   "%sext_ln813_3017 = sext i15 %add_ln813_6801"   --->   Operation 7211 'sext' 'sext_ln813_3017' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7212 [1/1] (0.76ns)   --->   "%add_ln813_6802 = add i15 %sext_ln17_2330, i15 %sext_ln17_2351"   --->   Operation 7212 'add' 'add_ln813_6802' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 7213 [1/1] (0.00ns)   --->   "%sext_ln813_3018 = sext i15 %add_ln813_6802"   --->   Operation 7213 'sext' 'sext_ln813_3018' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7214 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6803 = add i16 %sext_ln813_3018, i16 %sext_ln813_3017"   --->   Operation 7214 'add' 'add_ln813_6803' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7215 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6808 = add i16 %add_ln813_6807, i16 %add_ln813_6803"   --->   Operation 7215 'add' 'add_ln813_6808' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7216 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6809 = add i16 %add_ln813_6808, i16 %add_ln813_6800"   --->   Operation 7216 'add' 'add_ln813_6809' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7217 [1/1] (0.00ns)   --->   "%sext_ln813_3021 = sext i15 %add_ln813_6810"   --->   Operation 7217 'sext' 'sext_ln813_3021' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7218 [1/1] (0.00ns)   --->   "%sext_ln813_3022 = sext i15 %add_ln813_6811"   --->   Operation 7218 'sext' 'sext_ln813_3022' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7219 [1/1] (0.77ns)   --->   "%add_ln813_6812 = add i16 %sext_ln813_3022, i16 %sext_ln813_3021"   --->   Operation 7219 'add' 'add_ln813_6812' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 7220 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6817 = add i16 %add_ln813_6816, i16 %add_ln813_6812"   --->   Operation 7220 'add' 'add_ln813_6817' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7221 [1/1] (0.00ns)   --->   "%sext_ln813_3025 = sext i15 %add_ln813_6818"   --->   Operation 7221 'sext' 'sext_ln813_3025' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7222 [1/1] (0.00ns)   --->   "%sext_ln813_3026 = sext i14 %add_ln813_6819"   --->   Operation 7222 'sext' 'sext_ln813_3026' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7223 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6820 = add i16 %sext_ln813_3026, i16 %sext_ln813_3025"   --->   Operation 7223 'add' 'add_ln813_6820' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7224 [1/1] (0.00ns)   --->   "%sext_ln813_3030 = sext i15 %add_ln813_6824"   --->   Operation 7224 'sext' 'sext_ln813_3030' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7225 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6825 = add i16 %sext_ln813_3030, i16 %add_ln813_6820"   --->   Operation 7225 'add' 'add_ln813_6825' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7226 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6826 = add i16 %add_ln813_6825, i16 %add_ln813_6817"   --->   Operation 7226 'add' 'add_ln813_6826' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7227 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6827 = add i16 %add_ln813_6826, i16 %add_ln813_6809"   --->   Operation 7227 'add' 'add_ln813_6827' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7228 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6829 = add i16 %mult_V_3264, i16 %mult_V_3309"   --->   Operation 7228 'add' 'add_ln813_6829' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7229 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6830 = add i16 %add_ln813_6829, i16 %mult_V_2856"   --->   Operation 7229 'add' 'add_ln813_6830' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7230 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6831 = add i16 %mult_V_3701, i16 %mult_V_3867"   --->   Operation 7230 'add' 'add_ln813_6831' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7231 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6833 = add i16 %add_ln813_6832, i16 %add_ln813_6831"   --->   Operation 7231 'add' 'add_ln813_6833' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7232 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6834 = add i16 %add_ln813_6833, i16 %add_ln813_6830"   --->   Operation 7232 'add' 'add_ln813_6834' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7233 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6836 = add i16 %add_ln813_6835, i16 %sext_ln818_949"   --->   Operation 7233 'add' 'add_ln813_6836' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7234 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6840 = add i16 %add_ln813_6839, i16 %add_ln813_6836"   --->   Operation 7234 'add' 'add_ln813_6840' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7235 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6841 = add i16 %add_ln813_6840, i16 %add_ln813_6834"   --->   Operation 7235 'add' 'add_ln813_6841' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7236 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6847 = add i16 %add_ln813_6846, i16 %add_ln813_6843"   --->   Operation 7236 'add' 'add_ln813_6847' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7237 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6849 = add i16 %add_ln813_6848, i16 %sext_ln818_1221"   --->   Operation 7237 'add' 'add_ln813_6849' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7238 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6853 = add i16 %add_ln813_6852, i16 %add_ln813_6849"   --->   Operation 7238 'add' 'add_ln813_6853' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7239 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6854 = add i16 %add_ln813_6853, i16 %add_ln813_6847"   --->   Operation 7239 'add' 'add_ln813_6854' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7240 [1/1] (0.00ns)   --->   "%sext_ln813_3031 = sext i15 %add_ln813_6856"   --->   Operation 7240 'sext' 'sext_ln813_3031' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7241 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6857 = add i16 %sext_ln813_3031, i16 %sext_ln818_1022"   --->   Operation 7241 'add' 'add_ln813_6857' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7242 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6861 = add i16 %add_ln813_6860, i16 %add_ln813_6857"   --->   Operation 7242 'add' 'add_ln813_6861' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7243 [1/1] (0.00ns)   --->   "%sext_ln813_3034 = sext i15 %add_ln813_6862"   --->   Operation 7243 'sext' 'sext_ln813_3034' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7244 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6863 = add i16 %sext_ln813_3034, i16 %sext_ln818_1231"   --->   Operation 7244 'add' 'add_ln813_6863' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7245 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6867 = add i16 %add_ln813_6866, i16 %add_ln813_6863"   --->   Operation 7245 'add' 'add_ln813_6867' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7246 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6868 = add i16 %add_ln813_6867, i16 %add_ln813_6861"   --->   Operation 7246 'add' 'add_ln813_6868' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7247 [1/1] (0.00ns)   --->   "%sext_ln813_3037 = sext i15 %add_ln813_6869"   --->   Operation 7247 'sext' 'sext_ln813_3037' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7248 [1/1] (0.77ns)   --->   "%add_ln813_6870 = add i16 %sext_ln813_3037, i16 %sext_ln818_1362"   --->   Operation 7248 'add' 'add_ln813_6870' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 7249 [1/1] (0.00ns)   --->   "%sext_ln813_3040 = sext i15 %add_ln813_6873"   --->   Operation 7249 'sext' 'sext_ln813_3040' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7250 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6874 = add i16 %sext_ln813_3040, i16 %add_ln813_6870"   --->   Operation 7250 'add' 'add_ln813_6874' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7251 [1/1] (0.00ns)   --->   "%sext_ln813_3043 = sext i15 %add_ln813_6877"   --->   Operation 7251 'sext' 'sext_ln813_3043' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7252 [1/1] (0.00ns)   --->   "%sext_ln813_3046 = sext i14 %add_ln813_6880"   --->   Operation 7252 'sext' 'sext_ln813_3046' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7253 [1/1] (0.77ns)   --->   "%add_ln813_6881 = add i16 %sext_ln813_3046, i16 %sext_ln813_3043"   --->   Operation 7253 'add' 'add_ln813_6881' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 7254 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6882 = add i16 %add_ln813_6881, i16 %add_ln813_6874"   --->   Operation 7254 'add' 'add_ln813_6882' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7255 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6883 = add i16 %add_ln813_6882, i16 %add_ln813_6868"   --->   Operation 7255 'add' 'add_ln813_6883' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7256 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6885 = add i16 %mult_V_3023, i16 %mult_V_3099"   --->   Operation 7256 'add' 'add_ln813_6885' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7257 [1/1] (0.78ns)   --->   "%add_ln813_6886 = add i16 %mult_V_3166, i16 %mult_V_3215"   --->   Operation 7257 'add' 'add_ln813_6886' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 7258 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6887 = add i16 %add_ln813_6886, i16 %add_ln813_6885"   --->   Operation 7258 'add' 'add_ln813_6887' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7259 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6888 = add i16 %mult_V_3297, i16 %mult_V_3798"   --->   Operation 7259 'add' 'add_ln813_6888' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7260 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6891 = add i16 %add_ln813_6890, i16 %add_ln813_6888"   --->   Operation 7260 'add' 'add_ln813_6891' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7261 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6892 = add i16 %add_ln813_6891, i16 %add_ln813_6887"   --->   Operation 7261 'add' 'add_ln813_6892' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7262 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6895 = add i16 %add_ln813_6894, i16 %add_ln813_6893"   --->   Operation 7262 'add' 'add_ln813_6895' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7263 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6900 = add i16 %add_ln813_6899, i16 %add_ln813_6895"   --->   Operation 7263 'add' 'add_ln813_6900' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7264 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6901 = add i16 %add_ln813_6900, i16 %add_ln813_6892"   --->   Operation 7264 'add' 'add_ln813_6901' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7265 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6909 = add i16 %add_ln813_6908, i16 %add_ln813_6904"   --->   Operation 7265 'add' 'add_ln813_6909' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7266 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6913 = add i16 %add_ln813_6912, i16 %add_ln813_6910"   --->   Operation 7266 'add' 'add_ln813_6913' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7267 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6918 = add i16 %add_ln813_6917, i16 %add_ln813_6913"   --->   Operation 7267 'add' 'add_ln813_6918' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7268 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6919 = add i16 %add_ln813_6918, i16 %add_ln813_6909"   --->   Operation 7268 'add' 'add_ln813_6919' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7269 [1/1] (0.00ns)   --->   "%sext_ln813_3047 = sext i15 %add_ln813_6922"   --->   Operation 7269 'sext' 'sext_ln813_3047' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7270 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6923 = add i16 %sext_ln813_3047, i16 %add_ln813_6921"   --->   Operation 7270 'add' 'add_ln813_6923' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7271 [1/1] (0.76ns)   --->   "%add_ln813_6924 = add i15 %sext_ln17_2058, i15 %sext_ln17_2064"   --->   Operation 7271 'add' 'add_ln813_6924' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 7272 [1/1] (0.00ns)   --->   "%sext_ln813_3048 = sext i15 %add_ln813_6924"   --->   Operation 7272 'sext' 'sext_ln813_3048' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7273 [1/1] (0.00ns)   --->   "%sext_ln813_3049 = sext i15 %add_ln813_6925"   --->   Operation 7273 'sext' 'sext_ln813_3049' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7274 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6926 = add i16 %sext_ln813_3049, i16 %sext_ln818_1053"   --->   Operation 7274 'add' 'add_ln813_6926' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7275 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6927 = add i16 %add_ln813_6926, i16 %sext_ln813_3048"   --->   Operation 7275 'add' 'add_ln813_6927' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7276 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6928 = add i16 %add_ln813_6927, i16 %add_ln813_6923"   --->   Operation 7276 'add' 'add_ln813_6928' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7277 [1/1] (0.00ns)   --->   "%sext_ln813_3050 = sext i15 %add_ln813_6929"   --->   Operation 7277 'sext' 'sext_ln813_3050' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7278 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6932 = add i16 %add_ln813_6931, i16 %sext_ln813_3050"   --->   Operation 7278 'add' 'add_ln813_6932' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7279 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6937 = add i16 %add_ln813_6936, i16 %add_ln813_6932"   --->   Operation 7279 'add' 'add_ln813_6937' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7280 [1/1] (0.00ns)   --->   "%sext_ln813_3054 = sext i15 %add_ln813_6939"   --->   Operation 7280 'sext' 'sext_ln813_3054' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7281 [1/1] (0.00ns)   --->   "%sext_ln813_3055 = sext i15 %add_ln813_6940"   --->   Operation 7281 'sext' 'sext_ln813_3055' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7282 [1/1] (0.77ns)   --->   "%add_ln813_6941 = add i16 %sext_ln813_3055, i16 %sext_ln813_3054"   --->   Operation 7282 'add' 'add_ln813_6941' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 7283 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6946 = add i16 %add_ln813_6945, i16 %add_ln813_6941"   --->   Operation 7283 'add' 'add_ln813_6946' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7284 [1/1] (0.00ns)   --->   "%sext_ln813_3059 = sext i14 %add_ln813_6947"   --->   Operation 7284 'sext' 'sext_ln813_3059' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7285 [1/1] (0.00ns)   --->   "%sext_ln813_3061 = sext i14 %add_ln813_6949"   --->   Operation 7285 'sext' 'sext_ln813_3061' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7286 [1/1] (0.76ns)   --->   "%add_ln813_6950 = add i15 %sext_ln813_3061, i15 %sext_ln813_3059"   --->   Operation 7286 'add' 'add_ln813_6950' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 7287 [1/1] (0.00ns)   --->   "%sext_ln813_3062 = sext i15 %add_ln813_6950"   --->   Operation 7287 'sext' 'sext_ln813_3062' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7288 [1/1] (0.00ns)   --->   "%sext_ln813_3066 = sext i15 %add_ln813_6954"   --->   Operation 7288 'sext' 'sext_ln813_3066' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7289 [1/1] (0.77ns)   --->   "%add_ln813_6955 = add i16 %sext_ln813_3066, i16 %sext_ln813_3062"   --->   Operation 7289 'add' 'add_ln813_6955' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 7290 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6956 = add i16 %add_ln813_6955, i16 %add_ln813_6946"   --->   Operation 7290 'add' 'add_ln813_6956' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 1.35>
ST_3 : Operation 7291 [1/1] (0.00ns)   --->   "%specpipeline_ln33 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_7" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 7291 'specpipeline' 'specpipeline_ln33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7292 [1/1] (0.00ns)   --->   "%specresourcelimit_ln33 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1724, void @empty_11, void @empty_7, void @empty_7, void @empty_7" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 7292 'specresourcelimit' 'specresourcelimit_ln33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7293 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5264 = add i16 %add_ln813_5263, i16 %add_ln813_5249"   --->   Operation 7293 'add' 'add_ln813_5264' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 7294 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5295 = add i16 %add_ln813_5294, i16 %add_ln813_5264"   --->   Operation 7294 'add' 'add_ln813_5295' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 7295 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5330 = add i16 %add_ln813_5329, i16 %add_ln813_5312"   --->   Operation 7295 'add' 'add_ln813_5330' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 7296 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5366 = add i16 %add_ln813_5365, i16 %add_ln813_5330"   --->   Operation 7296 'add' 'add_ln813_5366' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 7297 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5406 = add i16 %add_ln813_5405, i16 %add_ln813_5386"   --->   Operation 7297 'add' 'add_ln813_5406' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 7298 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5425 = add i16 %add_ln813_5424, i16 %add_ln813_5415"   --->   Operation 7298 'add' 'add_ln813_5425' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 7299 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5446 = add i16 %add_ln813_5445, i16 %add_ln813_5425"   --->   Operation 7299 'add' 'add_ln813_5446' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 7300 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5447 = add i16 %add_ln813_5446, i16 %add_ln813_5406"   --->   Operation 7300 'add' 'add_ln813_5447' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 7301 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5484 = add i16 %add_ln813_5483, i16 %add_ln813_5465"   --->   Operation 7301 'add' 'add_ln813_5484' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 7302 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5522 = add i16 %add_ln813_5521, i16 %add_ln813_5484"   --->   Operation 7302 'add' 'add_ln813_5522' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 7303 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5554 = add i16 %add_ln813_5553, i16 %add_ln813_5537"   --->   Operation 7303 'add' 'add_ln813_5554' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 7304 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5570 = add i16 %add_ln813_5569, i16 %add_ln813_5561"   --->   Operation 7304 'add' 'add_ln813_5570' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 7305 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5587 = add i16 %add_ln813_5586, i16 %add_ln813_5570"   --->   Operation 7305 'add' 'add_ln813_5587' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 7306 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5588 = add i16 %add_ln813_5587, i16 %add_ln813_5554"   --->   Operation 7306 'add' 'add_ln813_5588' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 7307 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5624 = add i16 %add_ln813_5623, i16 %add_ln813_5606"   --->   Operation 7307 'add' 'add_ln813_5624' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 7308 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5661 = add i16 %add_ln813_5660, i16 %add_ln813_5624"   --->   Operation 7308 'add' 'add_ln813_5661' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 7309 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5699 = add i16 %add_ln813_5698, i16 %add_ln813_5679"   --->   Operation 7309 'add' 'add_ln813_5699' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 7310 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5738 = add i16 %add_ln813_5737, i16 %add_ln813_5699"   --->   Operation 7310 'add' 'add_ln813_5738' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 7311 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5776 = add i16 %add_ln813_5775, i16 %add_ln813_5757"   --->   Operation 7311 'add' 'add_ln813_5776' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 7312 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5794 = add i16 %add_ln813_5793, i16 %add_ln813_5784"   --->   Operation 7312 'add' 'add_ln813_5794' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 7313 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5813 = add i16 %add_ln813_5812, i16 %add_ln813_5794"   --->   Operation 7313 'add' 'add_ln813_5813' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 7314 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5814 = add i16 %add_ln813_5813, i16 %add_ln813_5776"   --->   Operation 7314 'add' 'add_ln813_5814' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 7315 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5850 = add i16 %add_ln813_5849, i16 %add_ln813_5832"   --->   Operation 7315 'add' 'add_ln813_5850' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 7316 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5886 = add i16 %add_ln813_5885, i16 %add_ln813_5850"   --->   Operation 7316 'add' 'add_ln813_5886' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 7317 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5921 = add i16 %add_ln813_5920, i16 %add_ln813_5905"   --->   Operation 7317 'add' 'add_ln813_5921' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 7318 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5952 = add i16 %add_ln813_5951, i16 %add_ln813_5921"   --->   Operation 7318 'add' 'add_ln813_5952' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 7319 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5985 = add i16 %add_ln813_5984, i16 %add_ln813_5968"   --->   Operation 7319 'add' 'add_ln813_5985' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 7320 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6020 = add i16 %add_ln813_6019, i16 %add_ln813_5985"   --->   Operation 7320 'add' 'add_ln813_6020' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 7321 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6057 = add i16 %add_ln813_6056, i16 %add_ln813_6038"   --->   Operation 7321 'add' 'add_ln813_6057' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 7322 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6074 = add i16 %add_ln813_6073, i16 %add_ln813_6065"   --->   Operation 7322 'add' 'add_ln813_6074' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 7323 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6093 = add i16 %add_ln813_6092, i16 %add_ln813_6074"   --->   Operation 7323 'add' 'add_ln813_6093' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 7324 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6094 = add i16 %add_ln813_6093, i16 %add_ln813_6057"   --->   Operation 7324 'add' 'add_ln813_6094' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 7325 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6129 = add i16 %add_ln813_6128, i16 %add_ln813_6112"   --->   Operation 7325 'add' 'add_ln813_6129' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 7326 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6164 = add i16 %add_ln813_6163, i16 %add_ln813_6129"   --->   Operation 7326 'add' 'add_ln813_6164' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 7327 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6203 = add i16 %add_ln813_6202, i16 %add_ln813_6183"   --->   Operation 7327 'add' 'add_ln813_6203' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 7328 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6243 = add i16 %add_ln813_6242, i16 %add_ln813_6203"   --->   Operation 7328 'add' 'add_ln813_6243' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 7329 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6273 = add i16 %add_ln813_6272, i16 %add_ln813_6268"   --->   Operation 7329 'add' 'add_ln813_6273' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 7330 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6284 = add i16 %add_ln813_6283, i16 %add_ln813_6273"   --->   Operation 7330 'add' 'add_ln813_6284' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 7331 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6285 = add i16 %add_ln813_6284, i16 %add_ln813_6264"   --->   Operation 7331 'add' 'add_ln813_6285' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 7332 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6328 = add i16 %add_ln813_6327, i16 %add_ln813_6285"   --->   Operation 7332 'add' 'add_ln813_6328' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 7333 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6359 = add i16 %add_ln813_6358, i16 %add_ln813_6343"   --->   Operation 7333 'add' 'add_ln813_6359' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 7334 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6392 = add i16 %add_ln813_6391, i16 %add_ln813_6359"   --->   Operation 7334 'add' 'add_ln813_6392' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 7335 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6432 = add i16 %add_ln813_6431, i16 %add_ln813_6411"   --->   Operation 7335 'add' 'add_ln813_6432' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 7336 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6451 = add i16 %add_ln813_6450, i16 %add_ln813_6441"   --->   Operation 7336 'add' 'add_ln813_6451' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 7337 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6472 = add i16 %add_ln813_6471, i16 %add_ln813_6451"   --->   Operation 7337 'add' 'add_ln813_6472' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 7338 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6473 = add i16 %add_ln813_6472, i16 %add_ln813_6432"   --->   Operation 7338 'add' 'add_ln813_6473' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 7339 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6505 = add i16 %add_ln813_6504, i16 %add_ln813_6488"   --->   Operation 7339 'add' 'add_ln813_6505' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 7340 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6538 = add i16 %add_ln813_6537, i16 %add_ln813_6505"   --->   Operation 7340 'add' 'add_ln813_6538' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 7341 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6575 = add i16 %add_ln813_6574, i16 %add_ln813_6556"   --->   Operation 7341 'add' 'add_ln813_6575' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 7342 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6593 = add i16 %add_ln813_6592, i16 %add_ln813_6583"   --->   Operation 7342 'add' 'add_ln813_6593' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 7343 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6613 = add i16 %add_ln813_6612, i16 %add_ln813_6593"   --->   Operation 7343 'add' 'add_ln813_6613' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 7344 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6614 = add i16 %add_ln813_6613, i16 %add_ln813_6575"   --->   Operation 7344 'add' 'add_ln813_6614' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 7345 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6652 = add i16 %add_ln813_6651, i16 %add_ln813_6632"   --->   Operation 7345 'add' 'add_ln813_6652' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 7346 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6692 = add i16 %add_ln813_6691, i16 %add_ln813_6652"   --->   Operation 7346 'add' 'add_ln813_6692' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 7347 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6724 = add i16 %add_ln813_6723, i16 %add_ln813_6707"   --->   Operation 7347 'add' 'add_ln813_6724' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 7348 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6758 = add i16 %add_ln813_6757, i16 %add_ln813_6724"   --->   Operation 7348 'add' 'add_ln813_6758' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 7349 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6793 = add i16 %add_ln813_6792, i16 %add_ln813_6775"   --->   Operation 7349 'add' 'add_ln813_6793' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 7350 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6828 = add i16 %add_ln813_6827, i16 %add_ln813_6793"   --->   Operation 7350 'add' 'add_ln813_6828' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 7351 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6855 = add i16 %add_ln813_6854, i16 %add_ln813_6841"   --->   Operation 7351 'add' 'add_ln813_6855' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 7352 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6884 = add i16 %add_ln813_6883, i16 %add_ln813_6855"   --->   Operation 7352 'add' 'add_ln813_6884' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 7353 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6920 = add i16 %add_ln813_6919, i16 %add_ln813_6901"   --->   Operation 7353 'add' 'add_ln813_6920' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 7354 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6938 = add i16 %add_ln813_6937, i16 %add_ln813_6928"   --->   Operation 7354 'add' 'add_ln813_6938' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 7355 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6957 = add i16 %add_ln813_6956, i16 %add_ln813_6938"   --->   Operation 7355 'add' 'add_ln813_6957' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 7356 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_6958 = add i16 %add_ln813_6957, i16 %add_ln813_6920"   --->   Operation 7356 'add' 'add_ln813_6958' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 7357 [1/1] (0.00ns)   --->   "%mrv_i = insertvalue i384 <undef>, i16 %add_ln813_5952" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 7357 'insertvalue' 'mrv_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7358 [1/1] (0.00ns)   --->   "%mrv_1_i = insertvalue i384 %mrv_i, i16 %add_ln813_6020" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 7358 'insertvalue' 'mrv_1_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7359 [1/1] (0.00ns)   --->   "%mrv_2_i = insertvalue i384 %mrv_1_i, i16 %add_ln813_6094" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 7359 'insertvalue' 'mrv_2_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7360 [1/1] (0.00ns)   --->   "%mrv_3_i = insertvalue i384 %mrv_2_i, i16 %add_ln813_6328" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 7360 'insertvalue' 'mrv_3_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7361 [1/1] (0.00ns)   --->   "%mrv_4_i = insertvalue i384 %mrv_3_i, i16 %add_ln813_6392" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 7361 'insertvalue' 'mrv_4_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7362 [1/1] (0.00ns)   --->   "%mrv_5_i = insertvalue i384 %mrv_4_i, i16 %add_ln813_6473" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 7362 'insertvalue' 'mrv_5_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7363 [1/1] (0.00ns)   --->   "%mrv_6_i = insertvalue i384 %mrv_5_i, i16 %add_ln813_5522" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 7363 'insertvalue' 'mrv_6_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7364 [1/1] (0.00ns)   --->   "%mrv_7_i = insertvalue i384 %mrv_6_i, i16 %add_ln813_5588" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 7364 'insertvalue' 'mrv_7_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7365 [1/1] (0.00ns)   --->   "%mrv_8_i = insertvalue i384 %mrv_7_i, i16 %add_ln813_6538" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 7365 'insertvalue' 'mrv_8_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7366 [1/1] (0.00ns)   --->   "%mrv_9_i = insertvalue i384 %mrv_8_i, i16 %add_ln813_6614" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 7366 'insertvalue' 'mrv_9_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7367 [1/1] (0.00ns)   --->   "%mrv_10_i = insertvalue i384 %mrv_9_i, i16 %add_ln813_5366" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 7367 'insertvalue' 'mrv_10_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7368 [1/1] (0.00ns)   --->   "%mrv_11_i = insertvalue i384 %mrv_10_i, i16 %add_ln813_5661" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 7368 'insertvalue' 'mrv_11_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7369 [1/1] (0.00ns)   --->   "%mrv_12_i = insertvalue i384 %mrv_11_i, i16 %add_ln813_5738" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 7369 'insertvalue' 'mrv_12_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7370 [1/1] (0.00ns)   --->   "%mrv_13_i = insertvalue i384 %mrv_12_i, i16 %add_ln813_5814" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 7370 'insertvalue' 'mrv_13_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7371 [1/1] (0.00ns)   --->   "%mrv_14_i = insertvalue i384 %mrv_13_i, i16 %add_ln813_5295" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 7371 'insertvalue' 'mrv_14_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7372 [1/1] (0.00ns)   --->   "%mrv_15_i = insertvalue i384 %mrv_14_i, i16 %add_ln813_5447" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 7372 'insertvalue' 'mrv_15_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7373 [1/1] (0.00ns)   --->   "%mrv_16_i = insertvalue i384 %mrv_15_i, i16 %add_ln813_6692" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 7373 'insertvalue' 'mrv_16_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7374 [1/1] (0.00ns)   --->   "%mrv_17_i = insertvalue i384 %mrv_16_i, i16 %add_ln813_6758" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 7374 'insertvalue' 'mrv_17_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7375 [1/1] (0.00ns)   --->   "%mrv_18_i = insertvalue i384 %mrv_17_i, i16 %add_ln813_6828" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 7375 'insertvalue' 'mrv_18_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7376 [1/1] (0.00ns)   --->   "%mrv_19_i = insertvalue i384 %mrv_18_i, i16 %add_ln813_6164" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 7376 'insertvalue' 'mrv_19_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7377 [1/1] (0.00ns)   --->   "%mrv_20_i = insertvalue i384 %mrv_19_i, i16 %add_ln813_6884" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 7377 'insertvalue' 'mrv_20_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7378 [1/1] (0.00ns)   --->   "%mrv_21_i = insertvalue i384 %mrv_20_i, i16 %add_ln813_5886" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 7378 'insertvalue' 'mrv_21_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7379 [1/1] (0.00ns)   --->   "%mrv_22_i = insertvalue i384 %mrv_21_i, i16 %add_ln813_6243" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 7379 'insertvalue' 'mrv_22_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7380 [1/1] (0.00ns)   --->   "%mrv_23_i = insertvalue i384 %mrv_22_i, i16 %add_ln813_6958" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 7380 'insertvalue' 'mrv_23_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7381 [1/1] (0.00ns)   --->   "%ret_ln33 = ret i384 %mrv_23_i" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 7381 'ret' 'ret_ln33' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 2.39ns
The critical path consists of the following:
	'load' operation ('a.V') on static variable 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_317' [527]  (0 ns)
	'sub' operation ('r.V') [549]  (0.803 ns)
	'sub' operation ('r.V') [550]  (0.809 ns)
	'add' operation ('add_ln813_5304') [5191]  (0.775 ns)

 <State 2>: 2.21ns
The critical path consists of the following:
	'add' operation ('add_ln813_5584') [5572]  (0.765 ns)
	'add' operation ('add_ln813_5585') [5574]  (0.775 ns)
	'add' operation ('add_ln813_5586') [5575]  (0.675 ns)

 <State 3>: 1.35ns
The critical path consists of the following:
	'add' operation ('add_ln813_5425') [5347]  (0 ns)
	'add' operation ('add_ln813_5446') [5381]  (0.675 ns)
	'add' operation ('add_ln813_5447') [5382]  (0.675 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
