#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice_trm.h"

/* TX */
#define TX__0__DR CYREG_GPIO_PRT0_DR
#define TX__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define TX__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define TX__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define TX__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define TX__0__HSIOM_MASK 0x000000F0u
#define TX__0__HSIOM_SHIFT 4u
#define TX__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define TX__0__INTR CYREG_GPIO_PRT0_INTR
#define TX__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define TX__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define TX__0__MASK 0x02u
#define TX__0__OUT_SEL CYREG_UDB_PA0_CFG10
#define TX__0__OUT_SEL_SHIFT 2u
#define TX__0__OUT_SEL_VAL 0u
#define TX__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define TX__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define TX__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define TX__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define TX__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define TX__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define TX__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define TX__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define TX__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define TX__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define TX__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define TX__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define TX__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define TX__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define TX__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define TX__0__PC CYREG_GPIO_PRT0_PC
#define TX__0__PC2 CYREG_GPIO_PRT0_PC2
#define TX__0__PORT 0u
#define TX__0__PS CYREG_GPIO_PRT0_PS
#define TX__0__SHIFT 1
#define TX__DR CYREG_GPIO_PRT0_DR
#define TX__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define TX__DR_INV CYREG_GPIO_PRT0_DR_INV
#define TX__DR_SET CYREG_GPIO_PRT0_DR_SET
#define TX__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define TX__INTR CYREG_GPIO_PRT0_INTR
#define TX__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define TX__INTSTAT CYREG_GPIO_PRT0_INTR
#define TX__MASK 0x02u
#define TX__PA__CFG0 CYREG_UDB_PA0_CFG0
#define TX__PA__CFG1 CYREG_UDB_PA0_CFG1
#define TX__PA__CFG10 CYREG_UDB_PA0_CFG10
#define TX__PA__CFG11 CYREG_UDB_PA0_CFG11
#define TX__PA__CFG12 CYREG_UDB_PA0_CFG12
#define TX__PA__CFG13 CYREG_UDB_PA0_CFG13
#define TX__PA__CFG14 CYREG_UDB_PA0_CFG14
#define TX__PA__CFG2 CYREG_UDB_PA0_CFG2
#define TX__PA__CFG3 CYREG_UDB_PA0_CFG3
#define TX__PA__CFG4 CYREG_UDB_PA0_CFG4
#define TX__PA__CFG5 CYREG_UDB_PA0_CFG5
#define TX__PA__CFG6 CYREG_UDB_PA0_CFG6
#define TX__PA__CFG7 CYREG_UDB_PA0_CFG7
#define TX__PA__CFG8 CYREG_UDB_PA0_CFG8
#define TX__PA__CFG9 CYREG_UDB_PA0_CFG9
#define TX__PC CYREG_GPIO_PRT0_PC
#define TX__PC2 CYREG_GPIO_PRT0_PC2
#define TX__PORT 0u
#define TX__PS CYREG_GPIO_PRT0_PS
#define TX__SHIFT 1

/* isr_1 */
#define isr_1__INTC_CLR_EN_REG CYREG_CM0_ICER
#define isr_1__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define isr_1__INTC_MASK 0x02u
#define isr_1__INTC_NUMBER 1u
#define isr_1__INTC_PRIOR_MASK 0xC000u
#define isr_1__INTC_PRIOR_NUM 3u
#define isr_1__INTC_PRIOR_REG CYREG_CM0_IPR0
#define isr_1__INTC_SET_EN_REG CYREG_CM0_ISER
#define isr_1__INTC_SET_PD_REG CYREG_CM0_ISPR

/* UART_1_BUART */
#define UART_1_BUART_sTX_sCLOCK_TxBitCounter__CONTROL_AUX_CTL_REG CYREG_UDB_W8_ACTL3
#define UART_1_BUART_sTX_sCLOCK_TxBitCounter__CONTROL_REG CYREG_UDB_W8_CTL3
#define UART_1_BUART_sTX_sCLOCK_TxBitCounter__CONTROL_ST_REG CYREG_UDB_CAT16_CTL_ST3
#define UART_1_BUART_sTX_sCLOCK_TxBitCounter__COUNT_REG CYREG_UDB_W8_CTL3
#define UART_1_BUART_sTX_sCLOCK_TxBitCounter__COUNT_ST_REG CYREG_UDB_CAT16_CTL_ST3
#define UART_1_BUART_sTX_sCLOCK_TxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK3
#define UART_1_BUART_sTX_sCLOCK_TxBitCounter__PER_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK3
#define UART_1_BUART_sTX_sCLOCK_TxBitCounter__PERIOD_REG CYREG_UDB_W8_MSK3
#define UART_1_BUART_sTX_sCLOCK_TxBitCounter_ST__MASK_REG CYREG_UDB_W8_MSK3
#define UART_1_BUART_sTX_sCLOCK_TxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK3
#define UART_1_BUART_sTX_sCLOCK_TxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK3
#define UART_1_BUART_sTX_sCLOCK_TxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_UDB_W8_ACTL3
#define UART_1_BUART_sTX_sCLOCK_TxBitCounter_ST__STATUS_CNT_REG CYREG_UDB_CAT16_CTL_ST3
#define UART_1_BUART_sTX_sCLOCK_TxBitCounter_ST__STATUS_CONTROL_REG CYREG_UDB_CAT16_CTL_ST3
#define UART_1_BUART_sTX_sCLOCK_TxBitCounter_ST__STATUS_REG CYREG_UDB_W8_ST3
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_UDB_W16_A02
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_UDB_W16_A12
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_UDB_W16_D02
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_UDB_W16_D12
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_UDB_W16_ACTL2
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_UDB_W16_F02
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_UDB_W16_F12
#define UART_1_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_UDB_CAT16_A2
#define UART_1_BUART_sTX_TxShifter_u0__A0_REG CYREG_UDB_W8_A02
#define UART_1_BUART_sTX_TxShifter_u0__A1_REG CYREG_UDB_W8_A12
#define UART_1_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_UDB_CAT16_D2
#define UART_1_BUART_sTX_TxShifter_u0__D0_REG CYREG_UDB_W8_D02
#define UART_1_BUART_sTX_TxShifter_u0__D1_REG CYREG_UDB_W8_D12
#define UART_1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_UDB_W8_ACTL2
#define UART_1_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_UDB_CAT16_F2
#define UART_1_BUART_sTX_TxShifter_u0__F0_REG CYREG_UDB_W8_F02
#define UART_1_BUART_sTX_TxShifter_u0__F1_REG CYREG_UDB_W8_F12
#define UART_1_BUART_sTX_TxSts__0__MASK 0x01u
#define UART_1_BUART_sTX_TxSts__0__POS 0
#define UART_1_BUART_sTX_TxSts__1__MASK 0x02u
#define UART_1_BUART_sTX_TxSts__1__POS 1
#define UART_1_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_UDB_W16_ACTL2
#define UART_1_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_UDB_W16_ST2
#define UART_1_BUART_sTX_TxSts__2__MASK 0x04u
#define UART_1_BUART_sTX_TxSts__2__POS 2
#define UART_1_BUART_sTX_TxSts__3__MASK 0x08u
#define UART_1_BUART_sTX_TxSts__3__POS 3
#define UART_1_BUART_sTX_TxSts__MASK 0x0Fu
#define UART_1_BUART_sTX_TxSts__MASK_REG CYREG_UDB_W8_MSK2
#define UART_1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_UDB_W8_ACTL2
#define UART_1_BUART_sTX_TxSts__STATUS_REG CYREG_UDB_W8_ST2

/* Clock_1 */
#define Clock_1__CTRL_REGISTER CYREG_PERI_PCLK_CTL11
#define Clock_1__DIV_ID 0x00000040u
#define Clock_1__DIV_REGISTER CYREG_PERI_DIV_16_CTL0
#define Clock_1__PA_DIV_ID 0x000000FFu

/* LCD_Char_1_LCDPort */
#define LCD_Char_1_LCDPort__0__DR CYREG_GPIO_PRT2_DR
#define LCD_Char_1_LCDPort__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define LCD_Char_1_LCDPort__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define LCD_Char_1_LCDPort__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define LCD_Char_1_LCDPort__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define LCD_Char_1_LCDPort__0__HSIOM_MASK 0x0000000Fu
#define LCD_Char_1_LCDPort__0__HSIOM_SHIFT 0u
#define LCD_Char_1_LCDPort__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define LCD_Char_1_LCDPort__0__INTR CYREG_GPIO_PRT2_INTR
#define LCD_Char_1_LCDPort__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define LCD_Char_1_LCDPort__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define LCD_Char_1_LCDPort__0__MASK 0x01u
#define LCD_Char_1_LCDPort__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define LCD_Char_1_LCDPort__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define LCD_Char_1_LCDPort__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define LCD_Char_1_LCDPort__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define LCD_Char_1_LCDPort__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define LCD_Char_1_LCDPort__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define LCD_Char_1_LCDPort__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define LCD_Char_1_LCDPort__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define LCD_Char_1_LCDPort__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define LCD_Char_1_LCDPort__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define LCD_Char_1_LCDPort__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define LCD_Char_1_LCDPort__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define LCD_Char_1_LCDPort__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define LCD_Char_1_LCDPort__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define LCD_Char_1_LCDPort__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define LCD_Char_1_LCDPort__0__PC CYREG_GPIO_PRT2_PC
#define LCD_Char_1_LCDPort__0__PC2 CYREG_GPIO_PRT2_PC2
#define LCD_Char_1_LCDPort__0__PORT 2u
#define LCD_Char_1_LCDPort__0__PS CYREG_GPIO_PRT2_PS
#define LCD_Char_1_LCDPort__0__SHIFT 0
#define LCD_Char_1_LCDPort__1__DR CYREG_GPIO_PRT2_DR
#define LCD_Char_1_LCDPort__1__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define LCD_Char_1_LCDPort__1__DR_INV CYREG_GPIO_PRT2_DR_INV
#define LCD_Char_1_LCDPort__1__DR_SET CYREG_GPIO_PRT2_DR_SET
#define LCD_Char_1_LCDPort__1__HSIOM CYREG_HSIOM_PORT_SEL2
#define LCD_Char_1_LCDPort__1__HSIOM_MASK 0x000000F0u
#define LCD_Char_1_LCDPort__1__HSIOM_SHIFT 4u
#define LCD_Char_1_LCDPort__1__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define LCD_Char_1_LCDPort__1__INTR CYREG_GPIO_PRT2_INTR
#define LCD_Char_1_LCDPort__1__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define LCD_Char_1_LCDPort__1__INTSTAT CYREG_GPIO_PRT2_INTR
#define LCD_Char_1_LCDPort__1__MASK 0x02u
#define LCD_Char_1_LCDPort__1__PA__CFG0 CYREG_UDB_PA2_CFG0
#define LCD_Char_1_LCDPort__1__PA__CFG1 CYREG_UDB_PA2_CFG1
#define LCD_Char_1_LCDPort__1__PA__CFG10 CYREG_UDB_PA2_CFG10
#define LCD_Char_1_LCDPort__1__PA__CFG11 CYREG_UDB_PA2_CFG11
#define LCD_Char_1_LCDPort__1__PA__CFG12 CYREG_UDB_PA2_CFG12
#define LCD_Char_1_LCDPort__1__PA__CFG13 CYREG_UDB_PA2_CFG13
#define LCD_Char_1_LCDPort__1__PA__CFG14 CYREG_UDB_PA2_CFG14
#define LCD_Char_1_LCDPort__1__PA__CFG2 CYREG_UDB_PA2_CFG2
#define LCD_Char_1_LCDPort__1__PA__CFG3 CYREG_UDB_PA2_CFG3
#define LCD_Char_1_LCDPort__1__PA__CFG4 CYREG_UDB_PA2_CFG4
#define LCD_Char_1_LCDPort__1__PA__CFG5 CYREG_UDB_PA2_CFG5
#define LCD_Char_1_LCDPort__1__PA__CFG6 CYREG_UDB_PA2_CFG6
#define LCD_Char_1_LCDPort__1__PA__CFG7 CYREG_UDB_PA2_CFG7
#define LCD_Char_1_LCDPort__1__PA__CFG8 CYREG_UDB_PA2_CFG8
#define LCD_Char_1_LCDPort__1__PA__CFG9 CYREG_UDB_PA2_CFG9
#define LCD_Char_1_LCDPort__1__PC CYREG_GPIO_PRT2_PC
#define LCD_Char_1_LCDPort__1__PC2 CYREG_GPIO_PRT2_PC2
#define LCD_Char_1_LCDPort__1__PORT 2u
#define LCD_Char_1_LCDPort__1__PS CYREG_GPIO_PRT2_PS
#define LCD_Char_1_LCDPort__1__SHIFT 1
#define LCD_Char_1_LCDPort__2__DR CYREG_GPIO_PRT2_DR
#define LCD_Char_1_LCDPort__2__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define LCD_Char_1_LCDPort__2__DR_INV CYREG_GPIO_PRT2_DR_INV
#define LCD_Char_1_LCDPort__2__DR_SET CYREG_GPIO_PRT2_DR_SET
#define LCD_Char_1_LCDPort__2__HSIOM CYREG_HSIOM_PORT_SEL2
#define LCD_Char_1_LCDPort__2__HSIOM_MASK 0x00000F00u
#define LCD_Char_1_LCDPort__2__HSIOM_SHIFT 8u
#define LCD_Char_1_LCDPort__2__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define LCD_Char_1_LCDPort__2__INTR CYREG_GPIO_PRT2_INTR
#define LCD_Char_1_LCDPort__2__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define LCD_Char_1_LCDPort__2__INTSTAT CYREG_GPIO_PRT2_INTR
#define LCD_Char_1_LCDPort__2__MASK 0x04u
#define LCD_Char_1_LCDPort__2__PA__CFG0 CYREG_UDB_PA2_CFG0
#define LCD_Char_1_LCDPort__2__PA__CFG1 CYREG_UDB_PA2_CFG1
#define LCD_Char_1_LCDPort__2__PA__CFG10 CYREG_UDB_PA2_CFG10
#define LCD_Char_1_LCDPort__2__PA__CFG11 CYREG_UDB_PA2_CFG11
#define LCD_Char_1_LCDPort__2__PA__CFG12 CYREG_UDB_PA2_CFG12
#define LCD_Char_1_LCDPort__2__PA__CFG13 CYREG_UDB_PA2_CFG13
#define LCD_Char_1_LCDPort__2__PA__CFG14 CYREG_UDB_PA2_CFG14
#define LCD_Char_1_LCDPort__2__PA__CFG2 CYREG_UDB_PA2_CFG2
#define LCD_Char_1_LCDPort__2__PA__CFG3 CYREG_UDB_PA2_CFG3
#define LCD_Char_1_LCDPort__2__PA__CFG4 CYREG_UDB_PA2_CFG4
#define LCD_Char_1_LCDPort__2__PA__CFG5 CYREG_UDB_PA2_CFG5
#define LCD_Char_1_LCDPort__2__PA__CFG6 CYREG_UDB_PA2_CFG6
#define LCD_Char_1_LCDPort__2__PA__CFG7 CYREG_UDB_PA2_CFG7
#define LCD_Char_1_LCDPort__2__PA__CFG8 CYREG_UDB_PA2_CFG8
#define LCD_Char_1_LCDPort__2__PA__CFG9 CYREG_UDB_PA2_CFG9
#define LCD_Char_1_LCDPort__2__PC CYREG_GPIO_PRT2_PC
#define LCD_Char_1_LCDPort__2__PC2 CYREG_GPIO_PRT2_PC2
#define LCD_Char_1_LCDPort__2__PORT 2u
#define LCD_Char_1_LCDPort__2__PS CYREG_GPIO_PRT2_PS
#define LCD_Char_1_LCDPort__2__SHIFT 2
#define LCD_Char_1_LCDPort__3__DR CYREG_GPIO_PRT2_DR
#define LCD_Char_1_LCDPort__3__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define LCD_Char_1_LCDPort__3__DR_INV CYREG_GPIO_PRT2_DR_INV
#define LCD_Char_1_LCDPort__3__DR_SET CYREG_GPIO_PRT2_DR_SET
#define LCD_Char_1_LCDPort__3__HSIOM CYREG_HSIOM_PORT_SEL2
#define LCD_Char_1_LCDPort__3__HSIOM_MASK 0x0000F000u
#define LCD_Char_1_LCDPort__3__HSIOM_SHIFT 12u
#define LCD_Char_1_LCDPort__3__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define LCD_Char_1_LCDPort__3__INTR CYREG_GPIO_PRT2_INTR
#define LCD_Char_1_LCDPort__3__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define LCD_Char_1_LCDPort__3__INTSTAT CYREG_GPIO_PRT2_INTR
#define LCD_Char_1_LCDPort__3__MASK 0x08u
#define LCD_Char_1_LCDPort__3__PA__CFG0 CYREG_UDB_PA2_CFG0
#define LCD_Char_1_LCDPort__3__PA__CFG1 CYREG_UDB_PA2_CFG1
#define LCD_Char_1_LCDPort__3__PA__CFG10 CYREG_UDB_PA2_CFG10
#define LCD_Char_1_LCDPort__3__PA__CFG11 CYREG_UDB_PA2_CFG11
#define LCD_Char_1_LCDPort__3__PA__CFG12 CYREG_UDB_PA2_CFG12
#define LCD_Char_1_LCDPort__3__PA__CFG13 CYREG_UDB_PA2_CFG13
#define LCD_Char_1_LCDPort__3__PA__CFG14 CYREG_UDB_PA2_CFG14
#define LCD_Char_1_LCDPort__3__PA__CFG2 CYREG_UDB_PA2_CFG2
#define LCD_Char_1_LCDPort__3__PA__CFG3 CYREG_UDB_PA2_CFG3
#define LCD_Char_1_LCDPort__3__PA__CFG4 CYREG_UDB_PA2_CFG4
#define LCD_Char_1_LCDPort__3__PA__CFG5 CYREG_UDB_PA2_CFG5
#define LCD_Char_1_LCDPort__3__PA__CFG6 CYREG_UDB_PA2_CFG6
#define LCD_Char_1_LCDPort__3__PA__CFG7 CYREG_UDB_PA2_CFG7
#define LCD_Char_1_LCDPort__3__PA__CFG8 CYREG_UDB_PA2_CFG8
#define LCD_Char_1_LCDPort__3__PA__CFG9 CYREG_UDB_PA2_CFG9
#define LCD_Char_1_LCDPort__3__PC CYREG_GPIO_PRT2_PC
#define LCD_Char_1_LCDPort__3__PC2 CYREG_GPIO_PRT2_PC2
#define LCD_Char_1_LCDPort__3__PORT 2u
#define LCD_Char_1_LCDPort__3__PS CYREG_GPIO_PRT2_PS
#define LCD_Char_1_LCDPort__3__SHIFT 3
#define LCD_Char_1_LCDPort__4__DR CYREG_GPIO_PRT2_DR
#define LCD_Char_1_LCDPort__4__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define LCD_Char_1_LCDPort__4__DR_INV CYREG_GPIO_PRT2_DR_INV
#define LCD_Char_1_LCDPort__4__DR_SET CYREG_GPIO_PRT2_DR_SET
#define LCD_Char_1_LCDPort__4__HSIOM CYREG_HSIOM_PORT_SEL2
#define LCD_Char_1_LCDPort__4__HSIOM_MASK 0x000F0000u
#define LCD_Char_1_LCDPort__4__HSIOM_SHIFT 16u
#define LCD_Char_1_LCDPort__4__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define LCD_Char_1_LCDPort__4__INTR CYREG_GPIO_PRT2_INTR
#define LCD_Char_1_LCDPort__4__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define LCD_Char_1_LCDPort__4__INTSTAT CYREG_GPIO_PRT2_INTR
#define LCD_Char_1_LCDPort__4__MASK 0x10u
#define LCD_Char_1_LCDPort__4__PA__CFG0 CYREG_UDB_PA2_CFG0
#define LCD_Char_1_LCDPort__4__PA__CFG1 CYREG_UDB_PA2_CFG1
#define LCD_Char_1_LCDPort__4__PA__CFG10 CYREG_UDB_PA2_CFG10
#define LCD_Char_1_LCDPort__4__PA__CFG11 CYREG_UDB_PA2_CFG11
#define LCD_Char_1_LCDPort__4__PA__CFG12 CYREG_UDB_PA2_CFG12
#define LCD_Char_1_LCDPort__4__PA__CFG13 CYREG_UDB_PA2_CFG13
#define LCD_Char_1_LCDPort__4__PA__CFG14 CYREG_UDB_PA2_CFG14
#define LCD_Char_1_LCDPort__4__PA__CFG2 CYREG_UDB_PA2_CFG2
#define LCD_Char_1_LCDPort__4__PA__CFG3 CYREG_UDB_PA2_CFG3
#define LCD_Char_1_LCDPort__4__PA__CFG4 CYREG_UDB_PA2_CFG4
#define LCD_Char_1_LCDPort__4__PA__CFG5 CYREG_UDB_PA2_CFG5
#define LCD_Char_1_LCDPort__4__PA__CFG6 CYREG_UDB_PA2_CFG6
#define LCD_Char_1_LCDPort__4__PA__CFG7 CYREG_UDB_PA2_CFG7
#define LCD_Char_1_LCDPort__4__PA__CFG8 CYREG_UDB_PA2_CFG8
#define LCD_Char_1_LCDPort__4__PA__CFG9 CYREG_UDB_PA2_CFG9
#define LCD_Char_1_LCDPort__4__PC CYREG_GPIO_PRT2_PC
#define LCD_Char_1_LCDPort__4__PC2 CYREG_GPIO_PRT2_PC2
#define LCD_Char_1_LCDPort__4__PORT 2u
#define LCD_Char_1_LCDPort__4__PS CYREG_GPIO_PRT2_PS
#define LCD_Char_1_LCDPort__4__SHIFT 4
#define LCD_Char_1_LCDPort__5__DR CYREG_GPIO_PRT2_DR
#define LCD_Char_1_LCDPort__5__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define LCD_Char_1_LCDPort__5__DR_INV CYREG_GPIO_PRT2_DR_INV
#define LCD_Char_1_LCDPort__5__DR_SET CYREG_GPIO_PRT2_DR_SET
#define LCD_Char_1_LCDPort__5__HSIOM CYREG_HSIOM_PORT_SEL2
#define LCD_Char_1_LCDPort__5__HSIOM_MASK 0x00F00000u
#define LCD_Char_1_LCDPort__5__HSIOM_SHIFT 20u
#define LCD_Char_1_LCDPort__5__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define LCD_Char_1_LCDPort__5__INTR CYREG_GPIO_PRT2_INTR
#define LCD_Char_1_LCDPort__5__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define LCD_Char_1_LCDPort__5__INTSTAT CYREG_GPIO_PRT2_INTR
#define LCD_Char_1_LCDPort__5__MASK 0x20u
#define LCD_Char_1_LCDPort__5__PA__CFG0 CYREG_UDB_PA2_CFG0
#define LCD_Char_1_LCDPort__5__PA__CFG1 CYREG_UDB_PA2_CFG1
#define LCD_Char_1_LCDPort__5__PA__CFG10 CYREG_UDB_PA2_CFG10
#define LCD_Char_1_LCDPort__5__PA__CFG11 CYREG_UDB_PA2_CFG11
#define LCD_Char_1_LCDPort__5__PA__CFG12 CYREG_UDB_PA2_CFG12
#define LCD_Char_1_LCDPort__5__PA__CFG13 CYREG_UDB_PA2_CFG13
#define LCD_Char_1_LCDPort__5__PA__CFG14 CYREG_UDB_PA2_CFG14
#define LCD_Char_1_LCDPort__5__PA__CFG2 CYREG_UDB_PA2_CFG2
#define LCD_Char_1_LCDPort__5__PA__CFG3 CYREG_UDB_PA2_CFG3
#define LCD_Char_1_LCDPort__5__PA__CFG4 CYREG_UDB_PA2_CFG4
#define LCD_Char_1_LCDPort__5__PA__CFG5 CYREG_UDB_PA2_CFG5
#define LCD_Char_1_LCDPort__5__PA__CFG6 CYREG_UDB_PA2_CFG6
#define LCD_Char_1_LCDPort__5__PA__CFG7 CYREG_UDB_PA2_CFG7
#define LCD_Char_1_LCDPort__5__PA__CFG8 CYREG_UDB_PA2_CFG8
#define LCD_Char_1_LCDPort__5__PA__CFG9 CYREG_UDB_PA2_CFG9
#define LCD_Char_1_LCDPort__5__PC CYREG_GPIO_PRT2_PC
#define LCD_Char_1_LCDPort__5__PC2 CYREG_GPIO_PRT2_PC2
#define LCD_Char_1_LCDPort__5__PORT 2u
#define LCD_Char_1_LCDPort__5__PS CYREG_GPIO_PRT2_PS
#define LCD_Char_1_LCDPort__5__SHIFT 5
#define LCD_Char_1_LCDPort__6__DR CYREG_GPIO_PRT2_DR
#define LCD_Char_1_LCDPort__6__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define LCD_Char_1_LCDPort__6__DR_INV CYREG_GPIO_PRT2_DR_INV
#define LCD_Char_1_LCDPort__6__DR_SET CYREG_GPIO_PRT2_DR_SET
#define LCD_Char_1_LCDPort__6__HSIOM CYREG_HSIOM_PORT_SEL2
#define LCD_Char_1_LCDPort__6__HSIOM_MASK 0x0F000000u
#define LCD_Char_1_LCDPort__6__HSIOM_SHIFT 24u
#define LCD_Char_1_LCDPort__6__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define LCD_Char_1_LCDPort__6__INTR CYREG_GPIO_PRT2_INTR
#define LCD_Char_1_LCDPort__6__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define LCD_Char_1_LCDPort__6__INTSTAT CYREG_GPIO_PRT2_INTR
#define LCD_Char_1_LCDPort__6__MASK 0x40u
#define LCD_Char_1_LCDPort__6__PA__CFG0 CYREG_UDB_PA2_CFG0
#define LCD_Char_1_LCDPort__6__PA__CFG1 CYREG_UDB_PA2_CFG1
#define LCD_Char_1_LCDPort__6__PA__CFG10 CYREG_UDB_PA2_CFG10
#define LCD_Char_1_LCDPort__6__PA__CFG11 CYREG_UDB_PA2_CFG11
#define LCD_Char_1_LCDPort__6__PA__CFG12 CYREG_UDB_PA2_CFG12
#define LCD_Char_1_LCDPort__6__PA__CFG13 CYREG_UDB_PA2_CFG13
#define LCD_Char_1_LCDPort__6__PA__CFG14 CYREG_UDB_PA2_CFG14
#define LCD_Char_1_LCDPort__6__PA__CFG2 CYREG_UDB_PA2_CFG2
#define LCD_Char_1_LCDPort__6__PA__CFG3 CYREG_UDB_PA2_CFG3
#define LCD_Char_1_LCDPort__6__PA__CFG4 CYREG_UDB_PA2_CFG4
#define LCD_Char_1_LCDPort__6__PA__CFG5 CYREG_UDB_PA2_CFG5
#define LCD_Char_1_LCDPort__6__PA__CFG6 CYREG_UDB_PA2_CFG6
#define LCD_Char_1_LCDPort__6__PA__CFG7 CYREG_UDB_PA2_CFG7
#define LCD_Char_1_LCDPort__6__PA__CFG8 CYREG_UDB_PA2_CFG8
#define LCD_Char_1_LCDPort__6__PA__CFG9 CYREG_UDB_PA2_CFG9
#define LCD_Char_1_LCDPort__6__PC CYREG_GPIO_PRT2_PC
#define LCD_Char_1_LCDPort__6__PC2 CYREG_GPIO_PRT2_PC2
#define LCD_Char_1_LCDPort__6__PORT 2u
#define LCD_Char_1_LCDPort__6__PS CYREG_GPIO_PRT2_PS
#define LCD_Char_1_LCDPort__6__SHIFT 6
#define LCD_Char_1_LCDPort__DR CYREG_GPIO_PRT2_DR
#define LCD_Char_1_LCDPort__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define LCD_Char_1_LCDPort__DR_INV CYREG_GPIO_PRT2_DR_INV
#define LCD_Char_1_LCDPort__DR_SET CYREG_GPIO_PRT2_DR_SET
#define LCD_Char_1_LCDPort__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define LCD_Char_1_LCDPort__INTR CYREG_GPIO_PRT2_INTR
#define LCD_Char_1_LCDPort__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define LCD_Char_1_LCDPort__INTSTAT CYREG_GPIO_PRT2_INTR
#define LCD_Char_1_LCDPort__MASK 0x7Fu
#define LCD_Char_1_LCDPort__PA__CFG0 CYREG_UDB_PA2_CFG0
#define LCD_Char_1_LCDPort__PA__CFG1 CYREG_UDB_PA2_CFG1
#define LCD_Char_1_LCDPort__PA__CFG10 CYREG_UDB_PA2_CFG10
#define LCD_Char_1_LCDPort__PA__CFG11 CYREG_UDB_PA2_CFG11
#define LCD_Char_1_LCDPort__PA__CFG12 CYREG_UDB_PA2_CFG12
#define LCD_Char_1_LCDPort__PA__CFG13 CYREG_UDB_PA2_CFG13
#define LCD_Char_1_LCDPort__PA__CFG14 CYREG_UDB_PA2_CFG14
#define LCD_Char_1_LCDPort__PA__CFG2 CYREG_UDB_PA2_CFG2
#define LCD_Char_1_LCDPort__PA__CFG3 CYREG_UDB_PA2_CFG3
#define LCD_Char_1_LCDPort__PA__CFG4 CYREG_UDB_PA2_CFG4
#define LCD_Char_1_LCDPort__PA__CFG5 CYREG_UDB_PA2_CFG5
#define LCD_Char_1_LCDPort__PA__CFG6 CYREG_UDB_PA2_CFG6
#define LCD_Char_1_LCDPort__PA__CFG7 CYREG_UDB_PA2_CFG7
#define LCD_Char_1_LCDPort__PA__CFG8 CYREG_UDB_PA2_CFG8
#define LCD_Char_1_LCDPort__PA__CFG9 CYREG_UDB_PA2_CFG9
#define LCD_Char_1_LCDPort__PC CYREG_GPIO_PRT2_PC
#define LCD_Char_1_LCDPort__PC2 CYREG_GPIO_PRT2_PC2
#define LCD_Char_1_LCDPort__PORT 2u
#define LCD_Char_1_LCDPort__PS CYREG_GPIO_PRT2_PS
#define LCD_Char_1_LCDPort__SHIFT 0

/* Miscellaneous */
#define CY_PROJECT_NAME "UART_Tx01"
#define CY_VERSION "PSoC Creator  3.3 SP1"
#define CYDEV_BCLK__HFCLK__HZ 48000000U
#define CYDEV_BCLK__HFCLK__KHZ 48000U
#define CYDEV_BCLK__HFCLK__MHZ 48U
#define CYDEV_BCLK__SYSCLK__HZ 48000000U
#define CYDEV_BCLK__SYSCLK__KHZ 48000U
#define CYDEV_BCLK__SYSCLK__MHZ 48U
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PANTHER 18u
#define CYDEV_CHIP_DIE_PSOC4A 10u
#define CYDEV_CHIP_DIE_PSOC5LP 17u
#define CYDEV_CHIP_DIE_TMA4 2u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC4
#define CYDEV_CHIP_JTAG_ID 0x0E34119Eu
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 10u
#define CYDEV_CHIP_MEMBER_4C 15u
#define CYDEV_CHIP_MEMBER_4D 6u
#define CYDEV_CHIP_MEMBER_4E 4u
#define CYDEV_CHIP_MEMBER_4F 11u
#define CYDEV_CHIP_MEMBER_4G 2u
#define CYDEV_CHIP_MEMBER_4H 9u
#define CYDEV_CHIP_MEMBER_4I 14u
#define CYDEV_CHIP_MEMBER_4J 7u
#define CYDEV_CHIP_MEMBER_4K 8u
#define CYDEV_CHIP_MEMBER_4L 13u
#define CYDEV_CHIP_MEMBER_4M 12u
#define CYDEV_CHIP_MEMBER_4N 5u
#define CYDEV_CHIP_MEMBER_4U 3u
#define CYDEV_CHIP_MEMBER_5A 17u
#define CYDEV_CHIP_MEMBER_5B 16u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_4F
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PANTHER_ES0 0u
#define CYDEV_CHIP_REV_PANTHER_ES1 1u
#define CYDEV_CHIP_REV_PANTHER_PRODUCTION 1u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4C_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_4F_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_READ_ACCELERATOR 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_PROTECT_KILL 4
#define CYDEV_DEBUG_PROTECT_OPEN 1
#define CYDEV_DEBUG_PROTECT CYDEV_DEBUG_PROTECT_OPEN
#define CYDEV_DEBUG_PROTECT_PROTECTED 2
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DFT_SELECT_CLK0 10u
#define CYDEV_DFT_SELECT_CLK1 11u
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_IMO_TRIMMED_BY_USB 0u
#define CYDEV_IMO_TRIMMED_BY_WCO 0u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.5
#define CYDEV_VDDA_MV 5500
#define CYDEV_VDDD 5.5
#define CYDEV_VDDD_MV 5500
#define CYDEV_VDDR 3.3
#define CYDEV_VDDR_MV 3300
#define CYDEV_WDT_GENERATE_ISR 0u
#define CYIPBLOCK_m0s8bless_VERSION 1
#define CYIPBLOCK_m0s8cpussv2_VERSION 1
#define CYIPBLOCK_m0s8csd_VERSION 1
#define CYIPBLOCK_m0s8ioss_VERSION 1
#define CYIPBLOCK_m0s8lcd_VERSION 2
#define CYIPBLOCK_m0s8lpcomp_VERSION 2
#define CYIPBLOCK_m0s8peri_VERSION 1
#define CYIPBLOCK_m0s8scb_VERSION 2
#define CYIPBLOCK_m0s8srssv2_VERSION 1
#define CYIPBLOCK_m0s8tcpwm_VERSION 2
#define CYIPBLOCK_m0s8udbif_VERSION 1
#define CYIPBLOCK_s8pass4al_VERSION 1
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
