Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Oct 18 14:12:27 2023
| Host         : RuchchaPc running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file RISCV32I_control_sets_placed.rpt
| Design       : RISCV32I
| Device       : xc7z010
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    11 |
|    Minimum number of control sets                        |    11 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |     9 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    11 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     9 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              10 |            4 |
| No           | No                    | Yes                    |              30 |            8 |
| No           | Yes                   | No                     |               7 |            5 |
| Yes          | No                    | No                     |             544 |          524 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             192 |           82 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------+--------------------------------+----------------------+------------------+----------------+--------------+
|    Clock Signal    |          Enable Signal         |   Set/Reset Signal   | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------+--------------------------------+----------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG     |                                | rst_IBUF             |                5 |              7 |         1.40 |
|  clk_IBUF_BUFG     |                                |                      |                4 |             10 |         2.50 |
|  nc/increment_BUFG |                                | nc/microOp_reg[6]_10 |                8 |             30 |         3.75 |
| ~clk_IBUF_BUFG     | d/reg_mem/regs[16][31]_i_1_n_0 | rst_IBUF             |               15 |             32 |         2.13 |
| ~clk_IBUF_BUFG     | d/reg_mem/regs[17][31]_i_1_n_0 | rst_IBUF             |               10 |             32 |         3.20 |
| ~clk_IBUF_BUFG     | d/reg_mem/regs[1][31]_i_1_n_0  | rst_IBUF             |               19 |             32 |         1.68 |
| ~clk_IBUF_BUFG     | d/reg_mem/regs[8][31]_i_1_n_0  | rst_IBUF             |               16 |             32 |         2.00 |
| ~clk_IBUF_BUFG     | d/reg_mem/regs[0][31]_i_1_n_0  | rst_IBUF             |               12 |             32 |         2.67 |
| ~clk_IBUF_BUFG     | nc/bSel[1]                     |                      |               12 |             32 |         2.67 |
| ~clk_IBUF_BUFG     | nc/microOp_reg[5]_2[0]         | rst_IBUF             |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG     | nc/E[0]                        |                      |              512 |            512 |         1.00 |
+--------------------+--------------------------------+----------------------+------------------+----------------+--------------+


