#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sat Jan  4 18:21:55 2025
# Process ID: 96168
# Current directory: C:/Dev/Madgwick_Quaternion_Filter_Unit/MQFU_MicroBlaze_SoC/MQFU_MicroBlaze_SoC.runs/MQFU_MicroBlaze_MQFU_AXI4_Lite_IP_0_0_synth_1
# Command line: vivado.exe -log MQFU_MicroBlaze_MQFU_AXI4_Lite_IP_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source MQFU_MicroBlaze_MQFU_AXI4_Lite_IP_0_0.tcl
# Log file: C:/Dev/Madgwick_Quaternion_Filter_Unit/MQFU_MicroBlaze_SoC/MQFU_MicroBlaze_SoC.runs/MQFU_MicroBlaze_MQFU_AXI4_Lite_IP_0_0_synth_1/MQFU_MicroBlaze_MQFU_AXI4_Lite_IP_0_0.vds
# Journal file: C:/Dev/Madgwick_Quaternion_Filter_Unit/MQFU_MicroBlaze_SoC/MQFU_MicroBlaze_SoC.runs/MQFU_MicroBlaze_MQFU_AXI4_Lite_IP_0_0_synth_1\vivado.jou
# Running On: DESKTOP-U3T2UJ9, OS: Windows, CPU Frequency: 2918 MHz, CPU Physical cores: 14, Host memory: 34014 MB
#-----------------------------------------------------------
source MQFU_MicroBlaze_MQFU_AXI4_Lite_IP_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 382.117 ; gain = 62.461
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Dev/Madgwick_Quaternion_Filter_Unit/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Dev/Madgwick_Quaternion_Filter_Unit/MQFU_MicroBlaze_SoC/MQFU_MicroBlaze_SoC.cache/ip 
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: MQFU_MicroBlaze_MQFU_AXI4_Lite_IP_0_0
Command: synth_design -top MQFU_MicroBlaze_MQFU_AXI4_Lite_IP_0_0 -part xc7a100tcsg324-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 129476
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'q_w_half_debug', assumed default net type 'wire' [c:/Dev/Madgwick_Quaternion_Filter_Unit/MQFU_MicroBlaze_SoC/MQFU_MicroBlaze_SoC.gen/sources_1/bd/MQFU_MicroBlaze/ipshared/e720/src/madgwick.sv:1203]
INFO: [Synth 8-11241] undeclared symbol 'q_x_half_debug', assumed default net type 'wire' [c:/Dev/Madgwick_Quaternion_Filter_Unit/MQFU_MicroBlaze_SoC/MQFU_MicroBlaze_SoC.gen/sources_1/bd/MQFU_MicroBlaze/ipshared/e720/src/madgwick.sv:1204]
INFO: [Synth 8-11241] undeclared symbol 'q_y_half_debug', assumed default net type 'wire' [c:/Dev/Madgwick_Quaternion_Filter_Unit/MQFU_MicroBlaze_SoC/MQFU_MicroBlaze_SoC.gen/sources_1/bd/MQFU_MicroBlaze/ipshared/e720/src/madgwick.sv:1205]
INFO: [Synth 8-11241] undeclared symbol 'q_z_half_debug', assumed default net type 'wire' [c:/Dev/Madgwick_Quaternion_Filter_Unit/MQFU_MicroBlaze_SoC/MQFU_MicroBlaze_SoC.gen/sources_1/bd/MQFU_MicroBlaze/ipshared/e720/src/madgwick.sv:1206]
INFO: [Synth 8-11241] undeclared symbol 'q_w_two_debug', assumed default net type 'wire' [c:/Dev/Madgwick_Quaternion_Filter_Unit/MQFU_MicroBlaze_SoC/MQFU_MicroBlaze_SoC.gen/sources_1/bd/MQFU_MicroBlaze/ipshared/e720/src/madgwick.sv:1207]
INFO: [Synth 8-11241] undeclared symbol 'q_x_two_debug', assumed default net type 'wire' [c:/Dev/Madgwick_Quaternion_Filter_Unit/MQFU_MicroBlaze_SoC/MQFU_MicroBlaze_SoC.gen/sources_1/bd/MQFU_MicroBlaze/ipshared/e720/src/madgwick.sv:1208]
INFO: [Synth 8-11241] undeclared symbol 'q_y_two_debug', assumed default net type 'wire' [c:/Dev/Madgwick_Quaternion_Filter_Unit/MQFU_MicroBlaze_SoC/MQFU_MicroBlaze_SoC.gen/sources_1/bd/MQFU_MicroBlaze/ipshared/e720/src/madgwick.sv:1209]
INFO: [Synth 8-11241] undeclared symbol 'q_z_two_debug', assumed default net type 'wire' [c:/Dev/Madgwick_Quaternion_Filter_Unit/MQFU_MicroBlaze_SoC/MQFU_MicroBlaze_SoC.gen/sources_1/bd/MQFU_MicroBlaze/ipshared/e720/src/madgwick.sv:1210]
INFO: [Synth 8-11241] undeclared symbol 'j_11_24_debug', assumed default net type 'wire' [c:/Dev/Madgwick_Quaternion_Filter_Unit/MQFU_MicroBlaze_SoC/MQFU_MicroBlaze_SoC.gen/sources_1/bd/MQFU_MicroBlaze/ipshared/e720/src/madgwick.sv:1212]
INFO: [Synth 8-11241] undeclared symbol 'j_12_23_debug', assumed default net type 'wire' [c:/Dev/Madgwick_Quaternion_Filter_Unit/MQFU_MicroBlaze_SoC/MQFU_MicroBlaze_SoC.gen/sources_1/bd/MQFU_MicroBlaze/ipshared/e720/src/madgwick.sv:1213]
INFO: [Synth 8-11241] undeclared symbol 'j_13_22_debug', assumed default net type 'wire' [c:/Dev/Madgwick_Quaternion_Filter_Unit/MQFU_MicroBlaze_SoC/MQFU_MicroBlaze_SoC.gen/sources_1/bd/MQFU_MicroBlaze/ipshared/e720/src/madgwick.sv:1214]
INFO: [Synth 8-11241] undeclared symbol 'j_14_21_debug', assumed default net type 'wire' [c:/Dev/Madgwick_Quaternion_Filter_Unit/MQFU_MicroBlaze_SoC/MQFU_MicroBlaze_SoC.gen/sources_1/bd/MQFU_MicroBlaze/ipshared/e720/src/madgwick.sv:1215]
INFO: [Synth 8-11241] undeclared symbol 'j_32_debug', assumed default net type 'wire' [c:/Dev/Madgwick_Quaternion_Filter_Unit/MQFU_MicroBlaze_SoC/MQFU_MicroBlaze_SoC.gen/sources_1/bd/MQFU_MicroBlaze/ipshared/e720/src/madgwick.sv:1216]
INFO: [Synth 8-11241] undeclared symbol 'j_33_debug', assumed default net type 'wire' [c:/Dev/Madgwick_Quaternion_Filter_Unit/MQFU_MicroBlaze_SoC/MQFU_MicroBlaze_SoC.gen/sources_1/bd/MQFU_MicroBlaze/ipshared/e720/src/madgwick.sv:1217]
INFO: [Synth 8-11241] undeclared symbol 'a_x_norm_debug', assumed default net type 'wire' [c:/Dev/Madgwick_Quaternion_Filter_Unit/MQFU_MicroBlaze_SoC/MQFU_MicroBlaze_SoC.gen/sources_1/bd/MQFU_MicroBlaze/ipshared/e720/src/madgwick.sv:1219]
INFO: [Synth 8-11241] undeclared symbol 'a_y_norm_debug', assumed default net type 'wire' [c:/Dev/Madgwick_Quaternion_Filter_Unit/MQFU_MicroBlaze_SoC/MQFU_MicroBlaze_SoC.gen/sources_1/bd/MQFU_MicroBlaze/ipshared/e720/src/madgwick.sv:1220]
INFO: [Synth 8-11241] undeclared symbol 'a_z_norm_debug', assumed default net type 'wire' [c:/Dev/Madgwick_Quaternion_Filter_Unit/MQFU_MicroBlaze_SoC/MQFU_MicroBlaze_SoC.gen/sources_1/bd/MQFU_MicroBlaze/ipshared/e720/src/madgwick.sv:1221]
INFO: [Synth 8-11241] undeclared symbol 'a_x_norm_temp_debug', assumed default net type 'wire' [c:/Dev/Madgwick_Quaternion_Filter_Unit/MQFU_MicroBlaze_SoC/MQFU_MicroBlaze_SoC.gen/sources_1/bd/MQFU_MicroBlaze/ipshared/e720/src/madgwick.sv:1222]
INFO: [Synth 8-11241] undeclared symbol 'a_y_norm_temp_debug', assumed default net type 'wire' [c:/Dev/Madgwick_Quaternion_Filter_Unit/MQFU_MicroBlaze_SoC/MQFU_MicroBlaze_SoC.gen/sources_1/bd/MQFU_MicroBlaze/ipshared/e720/src/madgwick.sv:1223]
INFO: [Synth 8-11241] undeclared symbol 'a_z_norm_temp_debug', assumed default net type 'wire' [c:/Dev/Madgwick_Quaternion_Filter_Unit/MQFU_MicroBlaze_SoC/MQFU_MicroBlaze_SoC.gen/sources_1/bd/MQFU_MicroBlaze/ipshared/e720/src/madgwick.sv:1224]
INFO: [Synth 8-11241] undeclared symbol 'data_in_invSqrtAccNorm_debug', assumed default net type 'wire' [c:/Dev/Madgwick_Quaternion_Filter_Unit/MQFU_MicroBlaze_SoC/MQFU_MicroBlaze_SoC.gen/sources_1/bd/MQFU_MicroBlaze/ipshared/e720/src/madgwick.sv:1225]
INFO: [Synth 8-11241] undeclared symbol 'valid_in_invSqrtAccNorm_debug', assumed default net type 'wire' [c:/Dev/Madgwick_Quaternion_Filter_Unit/MQFU_MicroBlaze_SoC/MQFU_MicroBlaze_SoC.gen/sources_1/bd/MQFU_MicroBlaze/ipshared/e720/src/madgwick.sv:1226]
INFO: [Synth 8-11241] undeclared symbol 'ready_in_invSqrtAccNorm_debug', assumed default net type 'wire' [c:/Dev/Madgwick_Quaternion_Filter_Unit/MQFU_MicroBlaze_SoC/MQFU_MicroBlaze_SoC.gen/sources_1/bd/MQFU_MicroBlaze/ipshared/e720/src/madgwick.sv:1227]
INFO: [Synth 8-11241] undeclared symbol 'data_out_invSqrtAccNorm_debug', assumed default net type 'wire' [c:/Dev/Madgwick_Quaternion_Filter_Unit/MQFU_MicroBlaze_SoC/MQFU_MicroBlaze_SoC.gen/sources_1/bd/MQFU_MicroBlaze/ipshared/e720/src/madgwick.sv:1228]
INFO: [Synth 8-11241] undeclared symbol 'valid_out_invSqrtAccNorm_debug', assumed default net type 'wire' [c:/Dev/Madgwick_Quaternion_Filter_Unit/MQFU_MicroBlaze_SoC/MQFU_MicroBlaze_SoC.gen/sources_1/bd/MQFU_MicroBlaze/ipshared/e720/src/madgwick.sv:1229]
INFO: [Synth 8-11241] undeclared symbol 'ready_out_invSqrtAccNorm_debug', assumed default net type 'wire' [c:/Dev/Madgwick_Quaternion_Filter_Unit/MQFU_MicroBlaze_SoC/MQFU_MicroBlaze_SoC.gen/sources_1/bd/MQFU_MicroBlaze/ipshared/e720/src/madgwick.sv:1230]
INFO: [Synth 8-11241] undeclared symbol 'start_acc_vec_norm_debug', assumed default net type 'wire' [c:/Dev/Madgwick_Quaternion_Filter_Unit/MQFU_MicroBlaze_SoC/MQFU_MicroBlaze_SoC.gen/sources_1/bd/MQFU_MicroBlaze/ipshared/e720/src/madgwick.sv:1231]
INFO: [Synth 8-11241] undeclared symbol 'done_acc_vec_norm_debug', assumed default net type 'wire' [c:/Dev/Madgwick_Quaternion_Filter_Unit/MQFU_MicroBlaze_SoC/MQFU_MicroBlaze_SoC.gen/sources_1/bd/MQFU_MicroBlaze/ipshared/e720/src/madgwick.sv:1232]
INFO: [Synth 8-11241] undeclared symbol 'q_dot_w_debug', assumed default net type 'wire' [c:/Dev/Madgwick_Quaternion_Filter_Unit/MQFU_MicroBlaze_SoC/MQFU_MicroBlaze_SoC.gen/sources_1/bd/MQFU_MicroBlaze/ipshared/e720/src/madgwick.sv:1234]
INFO: [Synth 8-11241] undeclared symbol 'q_dot_x_debug', assumed default net type 'wire' [c:/Dev/Madgwick_Quaternion_Filter_Unit/MQFU_MicroBlaze_SoC/MQFU_MicroBlaze_SoC.gen/sources_1/bd/MQFU_MicroBlaze/ipshared/e720/src/madgwick.sv:1235]
INFO: [Synth 8-11241] undeclared symbol 'q_dot_y_debug', assumed default net type 'wire' [c:/Dev/Madgwick_Quaternion_Filter_Unit/MQFU_MicroBlaze_SoC/MQFU_MicroBlaze_SoC.gen/sources_1/bd/MQFU_MicroBlaze/ipshared/e720/src/madgwick.sv:1236]
INFO: [Synth 8-11241] undeclared symbol 'q_dot_z_debug', assumed default net type 'wire' [c:/Dev/Madgwick_Quaternion_Filter_Unit/MQFU_MicroBlaze_SoC/MQFU_MicroBlaze_SoC.gen/sources_1/bd/MQFU_MicroBlaze/ipshared/e720/src/madgwick.sv:1237]
INFO: [Synth 8-11241] undeclared symbol 'q_w_half_q_dot_debug', assumed default net type 'wire' [c:/Dev/Madgwick_Quaternion_Filter_Unit/MQFU_MicroBlaze_SoC/MQFU_MicroBlaze_SoC.gen/sources_1/bd/MQFU_MicroBlaze/ipshared/e720/src/madgwick.sv:1238]
INFO: [Synth 8-11241] undeclared symbol 'q_x_half_q_dot_debug', assumed default net type 'wire' [c:/Dev/Madgwick_Quaternion_Filter_Unit/MQFU_MicroBlaze_SoC/MQFU_MicroBlaze_SoC.gen/sources_1/bd/MQFU_MicroBlaze/ipshared/e720/src/madgwick.sv:1239]
INFO: [Synth 8-11241] undeclared symbol 'q_y_half_q_dot_debug', assumed default net type 'wire' [c:/Dev/Madgwick_Quaternion_Filter_Unit/MQFU_MicroBlaze_SoC/MQFU_MicroBlaze_SoC.gen/sources_1/bd/MQFU_MicroBlaze/ipshared/e720/src/madgwick.sv:1240]
INFO: [Synth 8-11241] undeclared symbol 'q_z_half_q_dot_debug', assumed default net type 'wire' [c:/Dev/Madgwick_Quaternion_Filter_Unit/MQFU_MicroBlaze_SoC/MQFU_MicroBlaze_SoC.gen/sources_1/bd/MQFU_MicroBlaze/ipshared/e720/src/madgwick.sv:1241]
INFO: [Synth 8-11241] undeclared symbol 'q_w_half_q_dot_rounded_debug', assumed default net type 'wire' [c:/Dev/Madgwick_Quaternion_Filter_Unit/MQFU_MicroBlaze_SoC/MQFU_MicroBlaze_SoC.gen/sources_1/bd/MQFU_MicroBlaze/ipshared/e720/src/madgwick.sv:1242]
INFO: [Synth 8-11241] undeclared symbol 'q_x_half_q_dot_rounded_debug', assumed default net type 'wire' [c:/Dev/Madgwick_Quaternion_Filter_Unit/MQFU_MicroBlaze_SoC/MQFU_MicroBlaze_SoC.gen/sources_1/bd/MQFU_MicroBlaze/ipshared/e720/src/madgwick.sv:1243]
INFO: [Synth 8-11241] undeclared symbol 'q_y_half_q_dot_rounded_debug', assumed default net type 'wire' [c:/Dev/Madgwick_Quaternion_Filter_Unit/MQFU_MicroBlaze_SoC/MQFU_MicroBlaze_SoC.gen/sources_1/bd/MQFU_MicroBlaze/ipshared/e720/src/madgwick.sv:1244]
INFO: [Synth 8-11241] undeclared symbol 'q_z_half_q_dot_rounded_debug', assumed default net type 'wire' [c:/Dev/Madgwick_Quaternion_Filter_Unit/MQFU_MicroBlaze_SoC/MQFU_MicroBlaze_SoC.gen/sources_1/bd/MQFU_MicroBlaze/ipshared/e720/src/madgwick.sv:1245]
INFO: [Synth 8-11241] undeclared symbol 'start_q_dot_debug', assumed default net type 'wire' [c:/Dev/Madgwick_Quaternion_Filter_Unit/MQFU_MicroBlaze_SoC/MQFU_MicroBlaze_SoC.gen/sources_1/bd/MQFU_MicroBlaze/ipshared/e720/src/madgwick.sv:1246]
INFO: [Synth 8-11241] undeclared symbol 'done_q_dot_debug', assumed default net type 'wire' [c:/Dev/Madgwick_Quaternion_Filter_Unit/MQFU_MicroBlaze_SoC/MQFU_MicroBlaze_SoC.gen/sources_1/bd/MQFU_MicroBlaze/ipshared/e720/src/madgwick.sv:1247]
INFO: [Synth 8-11241] undeclared symbol 'f1_debug', assumed default net type 'wire' [c:/Dev/Madgwick_Quaternion_Filter_Unit/MQFU_MicroBlaze_SoC/MQFU_MicroBlaze_SoC.gen/sources_1/bd/MQFU_MicroBlaze/ipshared/e720/src/madgwick.sv:1249]
INFO: [Synth 8-11241] undeclared symbol 'f2_debug', assumed default net type 'wire' [c:/Dev/Madgwick_Quaternion_Filter_Unit/MQFU_MicroBlaze_SoC/MQFU_MicroBlaze_SoC.gen/sources_1/bd/MQFU_MicroBlaze/ipshared/e720/src/madgwick.sv:1250]
INFO: [Synth 8-11241] undeclared symbol 'f3_debug', assumed default net type 'wire' [c:/Dev/Madgwick_Quaternion_Filter_Unit/MQFU_MicroBlaze_SoC/MQFU_MicroBlaze_SoC.gen/sources_1/bd/MQFU_MicroBlaze/ipshared/e720/src/madgwick.sv:1251]
INFO: [Synth 8-11241] undeclared symbol 'q_w_two_obj_func_debug', assumed default net type 'wire' [c:/Dev/Madgwick_Quaternion_Filter_Unit/MQFU_MicroBlaze_SoC/MQFU_MicroBlaze_SoC.gen/sources_1/bd/MQFU_MicroBlaze/ipshared/e720/src/madgwick.sv:1252]
INFO: [Synth 8-11241] undeclared symbol 'q_x_two_obj_func_debug', assumed default net type 'wire' [c:/Dev/Madgwick_Quaternion_Filter_Unit/MQFU_MicroBlaze_SoC/MQFU_MicroBlaze_SoC.gen/sources_1/bd/MQFU_MicroBlaze/ipshared/e720/src/madgwick.sv:1253]
INFO: [Synth 8-11241] undeclared symbol 'q_y_two_obj_func_debug', assumed default net type 'wire' [c:/Dev/Madgwick_Quaternion_Filter_Unit/MQFU_MicroBlaze_SoC/MQFU_MicroBlaze_SoC.gen/sources_1/bd/MQFU_MicroBlaze/ipshared/e720/src/madgwick.sv:1254]
INFO: [Synth 8-11241] undeclared symbol 'a_x_norm_obj_func_debug', assumed default net type 'wire' [c:/Dev/Madgwick_Quaternion_Filter_Unit/MQFU_MicroBlaze_SoC/MQFU_MicroBlaze_SoC.gen/sources_1/bd/MQFU_MicroBlaze/ipshared/e720/src/madgwick.sv:1255]
INFO: [Synth 8-11241] undeclared symbol 'a_y_norm_obj_func_debug', assumed default net type 'wire' [c:/Dev/Madgwick_Quaternion_Filter_Unit/MQFU_MicroBlaze_SoC/MQFU_MicroBlaze_SoC.gen/sources_1/bd/MQFU_MicroBlaze/ipshared/e720/src/madgwick.sv:1256]
INFO: [Synth 8-11241] undeclared symbol 'a_z_norm_obj_func_debug', assumed default net type 'wire' [c:/Dev/Madgwick_Quaternion_Filter_Unit/MQFU_MicroBlaze_SoC/MQFU_MicroBlaze_SoC.gen/sources_1/bd/MQFU_MicroBlaze/ipshared/e720/src/madgwick.sv:1257]
INFO: [Synth 8-11241] undeclared symbol 'one_obj_func_debug', assumed default net type 'wire' [c:/Dev/Madgwick_Quaternion_Filter_Unit/MQFU_MicroBlaze_SoC/MQFU_MicroBlaze_SoC.gen/sources_1/bd/MQFU_MicroBlaze/ipshared/e720/src/madgwick.sv:1258]
INFO: [Synth 8-11241] undeclared symbol 'start_obj_func_debug', assumed default net type 'wire' [c:/Dev/Madgwick_Quaternion_Filter_Unit/MQFU_MicroBlaze_SoC/MQFU_MicroBlaze_SoC.gen/sources_1/bd/MQFU_MicroBlaze/ipshared/e720/src/madgwick.sv:1259]
INFO: [Synth 8-11241] undeclared symbol 'done_obj_func_debug', assumed default net type 'wire' [c:/Dev/Madgwick_Quaternion_Filter_Unit/MQFU_MicroBlaze_SoC/MQFU_MicroBlaze_SoC.gen/sources_1/bd/MQFU_MicroBlaze/ipshared/e720/src/madgwick.sv:1260]
INFO: [Synth 8-11241] undeclared symbol 'q_hat_dot_w_debug', assumed default net type 'wire' [c:/Dev/Madgwick_Quaternion_Filter_Unit/MQFU_MicroBlaze_SoC/MQFU_MicroBlaze_SoC.gen/sources_1/bd/MQFU_MicroBlaze/ipshared/e720/src/madgwick.sv:1262]
INFO: [Synth 8-11241] undeclared symbol 'q_hat_dot_x_debug', assumed default net type 'wire' [c:/Dev/Madgwick_Quaternion_Filter_Unit/MQFU_MicroBlaze_SoC/MQFU_MicroBlaze_SoC.gen/sources_1/bd/MQFU_MicroBlaze/ipshared/e720/src/madgwick.sv:1263]
INFO: [Synth 8-11241] undeclared symbol 'q_hat_dot_y_debug', assumed default net type 'wire' [c:/Dev/Madgwick_Quaternion_Filter_Unit/MQFU_MicroBlaze_SoC/MQFU_MicroBlaze_SoC.gen/sources_1/bd/MQFU_MicroBlaze/ipshared/e720/src/madgwick.sv:1264]
INFO: [Synth 8-11241] undeclared symbol 'q_hat_dot_z_debug', assumed default net type 'wire' [c:/Dev/Madgwick_Quaternion_Filter_Unit/MQFU_MicroBlaze_SoC/MQFU_MicroBlaze_SoC.gen/sources_1/bd/MQFU_MicroBlaze/ipshared/e720/src/madgwick.sv:1265]
INFO: [Synth 8-11241] undeclared symbol 'q_hat_dot_w_temp_debug', assumed default net type 'wire' [c:/Dev/Madgwick_Quaternion_Filter_Unit/MQFU_MicroBlaze_SoC/MQFU_MicroBlaze_SoC.gen/sources_1/bd/MQFU_MicroBlaze/ipshared/e720/src/madgwick.sv:1266]
INFO: [Synth 8-11241] undeclared symbol 'q_hat_dot_x_temp_debug', assumed default net type 'wire' [c:/Dev/Madgwick_Quaternion_Filter_Unit/MQFU_MicroBlaze_SoC/MQFU_MicroBlaze_SoC.gen/sources_1/bd/MQFU_MicroBlaze/ipshared/e720/src/madgwick.sv:1267]
INFO: [Synth 8-11241] undeclared symbol 'q_hat_dot_y_temp_debug', assumed default net type 'wire' [c:/Dev/Madgwick_Quaternion_Filter_Unit/MQFU_MicroBlaze_SoC/MQFU_MicroBlaze_SoC.gen/sources_1/bd/MQFU_MicroBlaze/ipshared/e720/src/madgwick.sv:1268]
INFO: [Synth 8-11241] undeclared symbol 'q_hat_dot_z_temp_debug', assumed default net type 'wire' [c:/Dev/Madgwick_Quaternion_Filter_Unit/MQFU_MicroBlaze_SoC/MQFU_MicroBlaze_SoC.gen/sources_1/bd/MQFU_MicroBlaze/ipshared/e720/src/madgwick.sv:1269]
INFO: [Synth 8-11241] undeclared symbol 'start_err_grad_debug', assumed default net type 'wire' [c:/Dev/Madgwick_Quaternion_Filter_Unit/MQFU_MicroBlaze_SoC/MQFU_MicroBlaze_SoC.gen/sources_1/bd/MQFU_MicroBlaze/ipshared/e720/src/madgwick.sv:1270]
INFO: [Synth 8-11241] undeclared symbol 'done_err_grad_debug', assumed default net type 'wire' [c:/Dev/Madgwick_Quaternion_Filter_Unit/MQFU_MicroBlaze_SoC/MQFU_MicroBlaze_SoC.gen/sources_1/bd/MQFU_MicroBlaze/ipshared/e720/src/madgwick.sv:1271]
INFO: [Synth 8-11241] undeclared symbol 'q_hat_dot_w_norm_debug', assumed default net type 'wire' [c:/Dev/Madgwick_Quaternion_Filter_Unit/MQFU_MicroBlaze_SoC/MQFU_MicroBlaze_SoC.gen/sources_1/bd/MQFU_MicroBlaze/ipshared/e720/src/madgwick.sv:1273]
INFO: [Synth 8-11241] undeclared symbol 'q_hat_dot_x_norm_debug', assumed default net type 'wire' [c:/Dev/Madgwick_Quaternion_Filter_Unit/MQFU_MicroBlaze_SoC/MQFU_MicroBlaze_SoC.gen/sources_1/bd/MQFU_MicroBlaze/ipshared/e720/src/madgwick.sv:1274]
INFO: [Synth 8-11241] undeclared symbol 'q_hat_dot_y_norm_debug', assumed default net type 'wire' [c:/Dev/Madgwick_Quaternion_Filter_Unit/MQFU_MicroBlaze_SoC/MQFU_MicroBlaze_SoC.gen/sources_1/bd/MQFU_MicroBlaze/ipshared/e720/src/madgwick.sv:1275]
INFO: [Synth 8-11241] undeclared symbol 'q_hat_dot_z_norm_debug', assumed default net type 'wire' [c:/Dev/Madgwick_Quaternion_Filter_Unit/MQFU_MicroBlaze_SoC/MQFU_MicroBlaze_SoC.gen/sources_1/bd/MQFU_MicroBlaze/ipshared/e720/src/madgwick.sv:1276]
INFO: [Synth 8-11241] undeclared symbol 'q_hat_dot_w_norm_temp_debug', assumed default net type 'wire' [c:/Dev/Madgwick_Quaternion_Filter_Unit/MQFU_MicroBlaze_SoC/MQFU_MicroBlaze_SoC.gen/sources_1/bd/MQFU_MicroBlaze/ipshared/e720/src/madgwick.sv:1277]
INFO: [Synth 8-11241] undeclared symbol 'q_hat_dot_x_norm_temp_debug', assumed default net type 'wire' [c:/Dev/Madgwick_Quaternion_Filter_Unit/MQFU_MicroBlaze_SoC/MQFU_MicroBlaze_SoC.gen/sources_1/bd/MQFU_MicroBlaze/ipshared/e720/src/madgwick.sv:1278]
INFO: [Synth 8-11241] undeclared symbol 'q_hat_dot_y_norm_temp_debug', assumed default net type 'wire' [c:/Dev/Madgwick_Quaternion_Filter_Unit/MQFU_MicroBlaze_SoC/MQFU_MicroBlaze_SoC.gen/sources_1/bd/MQFU_MicroBlaze/ipshared/e720/src/madgwick.sv:1279]
INFO: [Synth 8-11241] undeclared symbol 'q_hat_dot_z_norm_temp_debug', assumed default net type 'wire' [c:/Dev/Madgwick_Quaternion_Filter_Unit/MQFU_MicroBlaze_SoC/MQFU_MicroBlaze_SoC.gen/sources_1/bd/MQFU_MicroBlaze/ipshared/e720/src/madgwick.sv:1280]
INFO: [Synth 8-11241] undeclared symbol 'q_hat_dot_mag_sqr_debug', assumed default net type 'wire' [c:/Dev/Madgwick_Quaternion_Filter_Unit/MQFU_MicroBlaze_SoC/MQFU_MicroBlaze_SoC.gen/sources_1/bd/MQFU_MicroBlaze/ipshared/e720/src/madgwick.sv:1281]
INFO: [Synth 8-11241] undeclared symbol 'start_err_grad_norm_debug', assumed default net type 'wire' [c:/Dev/Madgwick_Quaternion_Filter_Unit/MQFU_MicroBlaze_SoC/MQFU_MicroBlaze_SoC.gen/sources_1/bd/MQFU_MicroBlaze/ipshared/e720/src/madgwick.sv:1282]
INFO: [Synth 8-11241] undeclared symbol 'done_err_grad_norm_debug', assumed default net type 'wire' [c:/Dev/Madgwick_Quaternion_Filter_Unit/MQFU_MicroBlaze_SoC/MQFU_MicroBlaze_SoC.gen/sources_1/bd/MQFU_MicroBlaze/ipshared/e720/src/madgwick.sv:1283]
INFO: [Synth 8-11241] undeclared symbol 'beta_debug', assumed default net type 'wire' [c:/Dev/Madgwick_Quaternion_Filter_Unit/MQFU_MicroBlaze_SoC/MQFU_MicroBlaze_SoC.gen/sources_1/bd/MQFU_MicroBlaze/ipshared/e720/src/madgwick.sv:1285]
INFO: [Synth 8-11241] undeclared symbol 'delta_t_debug', assumed default net type 'wire' [c:/Dev/Madgwick_Quaternion_Filter_Unit/MQFU_MicroBlaze_SoC/MQFU_MicroBlaze_SoC.gen/sources_1/bd/MQFU_MicroBlaze/ipshared/e720/src/madgwick.sv:1286]
INFO: [Synth 8-11241] undeclared symbol 'q_dot_w_quat_int_debug', assumed default net type 'wire' [c:/Dev/Madgwick_Quaternion_Filter_Unit/MQFU_MicroBlaze_SoC/MQFU_MicroBlaze_SoC.gen/sources_1/bd/MQFU_MicroBlaze/ipshared/e720/src/madgwick.sv:1287]
INFO: [Synth 8-11241] undeclared symbol 'q_dot_x_quat_int_debug', assumed default net type 'wire' [c:/Dev/Madgwick_Quaternion_Filter_Unit/MQFU_MicroBlaze_SoC/MQFU_MicroBlaze_SoC.gen/sources_1/bd/MQFU_MicroBlaze/ipshared/e720/src/madgwick.sv:1288]
INFO: [Synth 8-11241] undeclared symbol 'q_dot_y_quat_int_debug', assumed default net type 'wire' [c:/Dev/Madgwick_Quaternion_Filter_Unit/MQFU_MicroBlaze_SoC/MQFU_MicroBlaze_SoC.gen/sources_1/bd/MQFU_MicroBlaze/ipshared/e720/src/madgwick.sv:1289]
INFO: [Synth 8-11241] undeclared symbol 'q_dot_z_quat_int_debug', assumed default net type 'wire' [c:/Dev/Madgwick_Quaternion_Filter_Unit/MQFU_MicroBlaze_SoC/MQFU_MicroBlaze_SoC.gen/sources_1/bd/MQFU_MicroBlaze/ipshared/e720/src/madgwick.sv:1290]
INFO: [Synth 8-11241] undeclared symbol 'q_w_quat_int_debug', assumed default net type 'wire' [c:/Dev/Madgwick_Quaternion_Filter_Unit/MQFU_MicroBlaze_SoC/MQFU_MicroBlaze_SoC.gen/sources_1/bd/MQFU_MicroBlaze/ipshared/e720/src/madgwick.sv:1291]
INFO: [Synth 8-11241] undeclared symbol 'q_x_quat_int_debug', assumed default net type 'wire' [c:/Dev/Madgwick_Quaternion_Filter_Unit/MQFU_MicroBlaze_SoC/MQFU_MicroBlaze_SoC.gen/sources_1/bd/MQFU_MicroBlaze/ipshared/e720/src/madgwick.sv:1292]
INFO: [Synth 8-11241] undeclared symbol 'q_y_quat_int_debug', assumed default net type 'wire' [c:/Dev/Madgwick_Quaternion_Filter_Unit/MQFU_MicroBlaze_SoC/MQFU_MicroBlaze_SoC.gen/sources_1/bd/MQFU_MicroBlaze/ipshared/e720/src/madgwick.sv:1293]
INFO: [Synth 8-11241] undeclared symbol 'q_z_quat_int_debug', assumed default net type 'wire' [c:/Dev/Madgwick_Quaternion_Filter_Unit/MQFU_MicroBlaze_SoC/MQFU_MicroBlaze_SoC.gen/sources_1/bd/MQFU_MicroBlaze/ipshared/e720/src/madgwick.sv:1294]
INFO: [Synth 8-11241] undeclared symbol 'q_w_temp_debug', assumed default net type 'wire' [c:/Dev/Madgwick_Quaternion_Filter_Unit/MQFU_MicroBlaze_SoC/MQFU_MicroBlaze_SoC.gen/sources_1/bd/MQFU_MicroBlaze/ipshared/e720/src/madgwick.sv:1295]
INFO: [Synth 8-11241] undeclared symbol 'q_x_temp_debug', assumed default net type 'wire' [c:/Dev/Madgwick_Quaternion_Filter_Unit/MQFU_MicroBlaze_SoC/MQFU_MicroBlaze_SoC.gen/sources_1/bd/MQFU_MicroBlaze/ipshared/e720/src/madgwick.sv:1296]
INFO: [Synth 8-11241] undeclared symbol 'q_y_temp_debug', assumed default net type 'wire' [c:/Dev/Madgwick_Quaternion_Filter_Unit/MQFU_MicroBlaze_SoC/MQFU_MicroBlaze_SoC.gen/sources_1/bd/MQFU_MicroBlaze/ipshared/e720/src/madgwick.sv:1297]
INFO: [Synth 8-11241] undeclared symbol 'q_z_temp_debug', assumed default net type 'wire' [c:/Dev/Madgwick_Quaternion_Filter_Unit/MQFU_MicroBlaze_SoC/MQFU_MicroBlaze_SoC.gen/sources_1/bd/MQFU_MicroBlaze/ipshared/e720/src/madgwick.sv:1298]
INFO: [Synth 8-11241] undeclared symbol 'q_round_const_debug', assumed default net type 'wire' [c:/Dev/Madgwick_Quaternion_Filter_Unit/MQFU_MicroBlaze_SoC/MQFU_MicroBlaze_SoC.gen/sources_1/bd/MQFU_MicroBlaze/ipshared/e720/src/madgwick.sv:1299]
INFO: [Synth 8-11241] undeclared symbol 'q_w_rounded_debug', assumed default net type 'wire' [c:/Dev/Madgwick_Quaternion_Filter_Unit/MQFU_MicroBlaze_SoC/MQFU_MicroBlaze_SoC.gen/sources_1/bd/MQFU_MicroBlaze/ipshared/e720/src/madgwick.sv:1300]
INFO: [Synth 8-11241] undeclared symbol 'q_x_rounded_debug', assumed default net type 'wire' [c:/Dev/Madgwick_Quaternion_Filter_Unit/MQFU_MicroBlaze_SoC/MQFU_MicroBlaze_SoC.gen/sources_1/bd/MQFU_MicroBlaze/ipshared/e720/src/madgwick.sv:1301]
INFO: [Synth 8-11241] undeclared symbol 'q_y_rounded_debug', assumed default net type 'wire' [c:/Dev/Madgwick_Quaternion_Filter_Unit/MQFU_MicroBlaze_SoC/MQFU_MicroBlaze_SoC.gen/sources_1/bd/MQFU_MicroBlaze/ipshared/e720/src/madgwick.sv:1302]
INFO: [Synth 8-11241] undeclared symbol 'q_z_rounded_debug', assumed default net type 'wire' [c:/Dev/Madgwick_Quaternion_Filter_Unit/MQFU_MicroBlaze_SoC/MQFU_MicroBlaze_SoC.gen/sources_1/bd/MQFU_MicroBlaze/ipshared/e720/src/madgwick.sv:1303]
INFO: [Synth 8-11241] undeclared symbol 'q_w_debug', assumed default net type 'wire' [c:/Dev/Madgwick_Quaternion_Filter_Unit/MQFU_MicroBlaze_SoC/MQFU_MicroBlaze_SoC.gen/sources_1/bd/MQFU_MicroBlaze/ipshared/e720/src/madgwick.sv:1304]
INFO: [Synth 8-11241] undeclared symbol 'q_x_debug', assumed default net type 'wire' [c:/Dev/Madgwick_Quaternion_Filter_Unit/MQFU_MicroBlaze_SoC/MQFU_MicroBlaze_SoC.gen/sources_1/bd/MQFU_MicroBlaze/ipshared/e720/src/madgwick.sv:1305]
INFO: [Synth 8-11241] undeclared symbol 'q_y_debug', assumed default net type 'wire' [c:/Dev/Madgwick_Quaternion_Filter_Unit/MQFU_MicroBlaze_SoC/MQFU_MicroBlaze_SoC.gen/sources_1/bd/MQFU_MicroBlaze/ipshared/e720/src/madgwick.sv:1306]
INFO: [Synth 8-11241] undeclared symbol 'q_z_debug', assumed default net type 'wire' [c:/Dev/Madgwick_Quaternion_Filter_Unit/MQFU_MicroBlaze_SoC/MQFU_MicroBlaze_SoC.gen/sources_1/bd/MQFU_MicroBlaze/ipshared/e720/src/madgwick.sv:1307]
INFO: [Synth 8-11241] undeclared symbol 'start_quat_int_debug', assumed default net type 'wire' [c:/Dev/Madgwick_Quaternion_Filter_Unit/MQFU_MicroBlaze_SoC/MQFU_MicroBlaze_SoC.gen/sources_1/bd/MQFU_MicroBlaze/ipshared/e720/src/madgwick.sv:1308]
INFO: [Common 17-14] Message 'Synth 8-11241' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1222.398 ; gain = 407.426
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'MQFU_MicroBlaze_MQFU_AXI4_Lite_IP_0_0' [c:/Dev/Madgwick_Quaternion_Filter_Unit/MQFU_MicroBlaze_SoC/MQFU_MicroBlaze_SoC.gen/sources_1/bd/MQFU_MicroBlaze/ip/MQFU_MicroBlaze_MQFU_AXI4_Lite_IP_0_0/synth/MQFU_MicroBlaze_MQFU_AXI4_Lite_IP_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'MQFU_AXI4_Lite_IP_v1_0' [c:/Dev/Madgwick_Quaternion_Filter_Unit/MQFU_MicroBlaze_SoC/MQFU_MicroBlaze_SoC.gen/sources_1/bd/MQFU_MicroBlaze/ipshared/e720/hdl/MQFU_AXI4_Lite_IP_v1_0.v:6]
INFO: [Synth 8-6157] synthesizing module 'MPU6050' [c:/Dev/Madgwick_Quaternion_Filter_Unit/MQFU_MicroBlaze_SoC/MQFU_MicroBlaze_SoC.gen/sources_1/bd/MQFU_MicroBlaze/ipshared/e720/src/MPU6050.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'MPU6050' (0#1) [c:/Dev/Madgwick_Quaternion_Filter_Unit/MQFU_MicroBlaze_SoC/MQFU_MicroBlaze_SoC.gen/sources_1/bd/MQFU_MicroBlaze/ipshared/e720/src/MPU6050.sv:23]
WARNING: [Synth 8-7071] port 'a_x_temp_debug' of module 'MPU6050' is unconnected for instance 'imu' [c:/Dev/Madgwick_Quaternion_Filter_Unit/MQFU_MicroBlaze_SoC/MQFU_MicroBlaze_SoC.gen/sources_1/bd/MQFU_MicroBlaze/ipshared/e720/hdl/MQFU_AXI4_Lite_IP_v1_0.v:134]
WARNING: [Synth 8-7071] port 'a_y_temp_debug' of module 'MPU6050' is unconnected for instance 'imu' [c:/Dev/Madgwick_Quaternion_Filter_Unit/MQFU_MicroBlaze_SoC/MQFU_MicroBlaze_SoC.gen/sources_1/bd/MQFU_MicroBlaze/ipshared/e720/hdl/MQFU_AXI4_Lite_IP_v1_0.v:134]
WARNING: [Synth 8-7071] port 'a_z_temp_debug' of module 'MPU6050' is unconnected for instance 'imu' [c:/Dev/Madgwick_Quaternion_Filter_Unit/MQFU_MicroBlaze_SoC/MQFU_MicroBlaze_SoC.gen/sources_1/bd/MQFU_MicroBlaze/ipshared/e720/hdl/MQFU_AXI4_Lite_IP_v1_0.v:134]
WARNING: [Synth 8-7071] port 'a_x_rounded_debug' of module 'MPU6050' is unconnected for instance 'imu' [c:/Dev/Madgwick_Quaternion_Filter_Unit/MQFU_MicroBlaze_SoC/MQFU_MicroBlaze_SoC.gen/sources_1/bd/MQFU_MicroBlaze/ipshared/e720/hdl/MQFU_AXI4_Lite_IP_v1_0.v:134]
WARNING: [Synth 8-7071] port 'a_y_rounded_debug' of module 'MPU6050' is unconnected for instance 'imu' [c:/Dev/Madgwick_Quaternion_Filter_Unit/MQFU_MicroBlaze_SoC/MQFU_MicroBlaze_SoC.gen/sources_1/bd/MQFU_MicroBlaze/ipshared/e720/hdl/MQFU_AXI4_Lite_IP_v1_0.v:134]
WARNING: [Synth 8-7071] port 'a_z_rounded_debug' of module 'MPU6050' is unconnected for instance 'imu' [c:/Dev/Madgwick_Quaternion_Filter_Unit/MQFU_MicroBlaze_SoC/MQFU_MicroBlaze_SoC.gen/sources_1/bd/MQFU_MicroBlaze/ipshared/e720/hdl/MQFU_AXI4_Lite_IP_v1_0.v:134]
WARNING: [Synth 8-7071] port 'w_x_temp_debug' of module 'MPU6050' is unconnected for instance 'imu' [c:/Dev/Madgwick_Quaternion_Filter_Unit/MQFU_MicroBlaze_SoC/MQFU_MicroBlaze_SoC.gen/sources_1/bd/MQFU_MicroBlaze/ipshared/e720/hdl/MQFU_AXI4_Lite_IP_v1_0.v:134]
WARNING: [Synth 8-7071] port 'w_y_temp_debug' of module 'MPU6050' is unconnected for instance 'imu' [c:/Dev/Madgwick_Quaternion_Filter_Unit/MQFU_MicroBlaze_SoC/MQFU_MicroBlaze_SoC.gen/sources_1/bd/MQFU_MicroBlaze/ipshared/e720/hdl/MQFU_AXI4_Lite_IP_v1_0.v:134]
WARNING: [Synth 8-7071] port 'w_z_temp_debug' of module 'MPU6050' is unconnected for instance 'imu' [c:/Dev/Madgwick_Quaternion_Filter_Unit/MQFU_MicroBlaze_SoC/MQFU_MicroBlaze_SoC.gen/sources_1/bd/MQFU_MicroBlaze/ipshared/e720/hdl/MQFU_AXI4_Lite_IP_v1_0.v:134]
WARNING: [Synth 8-7071] port 'w_x_rounded_debug' of module 'MPU6050' is unconnected for instance 'imu' [c:/Dev/Madgwick_Quaternion_Filter_Unit/MQFU_MicroBlaze_SoC/MQFU_MicroBlaze_SoC.gen/sources_1/bd/MQFU_MicroBlaze/ipshared/e720/hdl/MQFU_AXI4_Lite_IP_v1_0.v:134]
WARNING: [Synth 8-7071] port 'w_y_rounded_debug' of module 'MPU6050' is unconnected for instance 'imu' [c:/Dev/Madgwick_Quaternion_Filter_Unit/MQFU_MicroBlaze_SoC/MQFU_MicroBlaze_SoC.gen/sources_1/bd/MQFU_MicroBlaze/ipshared/e720/hdl/MQFU_AXI4_Lite_IP_v1_0.v:134]
WARNING: [Synth 8-7071] port 'w_z_rounded_debug' of module 'MPU6050' is unconnected for instance 'imu' [c:/Dev/Madgwick_Quaternion_Filter_Unit/MQFU_MicroBlaze_SoC/MQFU_MicroBlaze_SoC.gen/sources_1/bd/MQFU_MicroBlaze/ipshared/e720/hdl/MQFU_AXI4_Lite_IP_v1_0.v:134]
WARNING: [Synth 8-7023] instance 'imu' of module 'MPU6050' has 24 connections declared, but only 12 given [c:/Dev/Madgwick_Quaternion_Filter_Unit/MQFU_MicroBlaze_SoC/MQFU_MicroBlaze_SoC.gen/sources_1/bd/MQFU_MicroBlaze/ipshared/e720/hdl/MQFU_AXI4_Lite_IP_v1_0.v:134]
INFO: [Synth 8-6157] synthesizing module 'MQFU_AXI4_Lite_IP_v1_0_S_AXI' [c:/Dev/Madgwick_Quaternion_Filter_Unit/MQFU_MicroBlaze_SoC/MQFU_MicroBlaze_SoC.gen/sources_1/bd/MQFU_MicroBlaze/ipshared/e720/hdl/MQFU_AXI4_Lite_IP_v1_0_S_AXI.v:3]
INFO: [Synth 8-6155] done synthesizing module 'MQFU_AXI4_Lite_IP_v1_0_S_AXI' (0#1) [c:/Dev/Madgwick_Quaternion_Filter_Unit/MQFU_MicroBlaze_SoC/MQFU_MicroBlaze_SoC.gen/sources_1/bd/MQFU_MicroBlaze/ipshared/e720/hdl/MQFU_AXI4_Lite_IP_v1_0_S_AXI.v:3]
INFO: [Synth 8-6157] synthesizing module 'madgwick' [c:/Dev/Madgwick_Quaternion_Filter_Unit/MQFU_MicroBlaze_SoC/MQFU_MicroBlaze_SoC.gen/sources_1/bd/MQFU_MicroBlaze/ipshared/e720/src/madgwick.sv:4]
INFO: [Synth 8-6157] synthesizing module 'fastInvSqrt' [c:/Dev/Madgwick_Quaternion_Filter_Unit/MQFU_MicroBlaze_SoC/MQFU_MicroBlaze_SoC.gen/sources_1/bd/MQFU_MicroBlaze/ipshared/e720/src/fastInvSqrt.sv:22]
INFO: [Synth 8-6157] synthesizing module 'fixToSingle' [c:/Dev/Madgwick_Quaternion_Filter_Unit/MQFU_MicroBlaze_SoC/MQFU_MicroBlaze_SoC.gen/sources_1/bd/MQFU_MicroBlaze/ipshared/e720/src/fixToSingle.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'fixToSingle' (0#1) [c:/Dev/Madgwick_Quaternion_Filter_Unit/MQFU_MicroBlaze_SoC/MQFU_MicroBlaze_SoC.gen/sources_1/bd/MQFU_MicroBlaze/ipshared/e720/src/fixToSingle.sv:22]
INFO: [Synth 8-6157] synthesizing module 'singleToFix' [c:/Dev/Madgwick_Quaternion_Filter_Unit/MQFU_MicroBlaze_SoC/MQFU_MicroBlaze_SoC.gen/sources_1/bd/MQFU_MicroBlaze/ipshared/e720/src/singleToFix.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'singleToFix' (0#1) [c:/Dev/Madgwick_Quaternion_Filter_Unit/MQFU_MicroBlaze_SoC/MQFU_MicroBlaze_SoC.gen/sources_1/bd/MQFU_MicroBlaze/ipshared/e720/src/singleToFix.sv:22]
INFO: [Synth 8-6157] synthesizing module 'newtonRaphson' [c:/Dev/Madgwick_Quaternion_Filter_Unit/MQFU_MicroBlaze_SoC/MQFU_MicroBlaze_SoC.gen/sources_1/bd/MQFU_MicroBlaze/ipshared/e720/src/newtonRaphson.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'newtonRaphson' (0#1) [c:/Dev/Madgwick_Quaternion_Filter_Unit/MQFU_MicroBlaze_SoC/MQFU_MicroBlaze_SoC.gen/sources_1/bd/MQFU_MicroBlaze/ipshared/e720/src/newtonRaphson.sv:22]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Dev/Madgwick_Quaternion_Filter_Unit/MQFU_MicroBlaze_SoC/MQFU_MicroBlaze_SoC.gen/sources_1/bd/MQFU_MicroBlaze/ipshared/e720/src/fastInvSqrt.sv:140]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Dev/Madgwick_Quaternion_Filter_Unit/MQFU_MicroBlaze_SoC/MQFU_MicroBlaze_SoC.gen/sources_1/bd/MQFU_MicroBlaze/ipshared/e720/src/fastInvSqrt.sv:177]
INFO: [Synth 8-6155] done synthesizing module 'fastInvSqrt' (0#1) [c:/Dev/Madgwick_Quaternion_Filter_Unit/MQFU_MicroBlaze_SoC/MQFU_MicroBlaze_SoC.gen/sources_1/bd/MQFU_MicroBlaze/ipshared/e720/src/fastInvSqrt.sv:22]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Dev/Madgwick_Quaternion_Filter_Unit/MQFU_MicroBlaze_SoC/MQFU_MicroBlaze_SoC.gen/sources_1/bd/MQFU_MicroBlaze/ipshared/e720/src/madgwick.sv:303]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Dev/Madgwick_Quaternion_Filter_Unit/MQFU_MicroBlaze_SoC/MQFU_MicroBlaze_SoC.gen/sources_1/bd/MQFU_MicroBlaze/ipshared/e720/src/madgwick.sv:338]
WARNING: [Synth 8-451] negative shift count is treated as unsigned [c:/Dev/Madgwick_Quaternion_Filter_Unit/MQFU_MicroBlaze_SoC/MQFU_MicroBlaze_SoC.gen/sources_1/bd/MQFU_MicroBlaze/ipshared/e720/src/madgwick.sv:396]
WARNING: [Synth 8-451] negative shift count is treated as unsigned [c:/Dev/Madgwick_Quaternion_Filter_Unit/MQFU_MicroBlaze_SoC/MQFU_MicroBlaze_SoC.gen/sources_1/bd/MQFU_MicroBlaze/ipshared/e720/src/madgwick.sv:403]
WARNING: [Synth 8-451] negative shift count is treated as unsigned [c:/Dev/Madgwick_Quaternion_Filter_Unit/MQFU_MicroBlaze_SoC/MQFU_MicroBlaze_SoC.gen/sources_1/bd/MQFU_MicroBlaze/ipshared/e720/src/madgwick.sv:404]
WARNING: [Synth 8-451] negative shift count is treated as unsigned [c:/Dev/Madgwick_Quaternion_Filter_Unit/MQFU_MicroBlaze_SoC/MQFU_MicroBlaze_SoC.gen/sources_1/bd/MQFU_MicroBlaze/ipshared/e720/src/madgwick.sv:405]
WARNING: [Synth 8-451] negative shift count is treated as unsigned [c:/Dev/Madgwick_Quaternion_Filter_Unit/MQFU_MicroBlaze_SoC/MQFU_MicroBlaze_SoC.gen/sources_1/bd/MQFU_MicroBlaze/ipshared/e720/src/madgwick.sv:406]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Dev/Madgwick_Quaternion_Filter_Unit/MQFU_MicroBlaze_SoC/MQFU_MicroBlaze_SoC.gen/sources_1/bd/MQFU_MicroBlaze/ipshared/e720/src/madgwick.sv:428]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Dev/Madgwick_Quaternion_Filter_Unit/MQFU_MicroBlaze_SoC/MQFU_MicroBlaze_SoC.gen/sources_1/bd/MQFU_MicroBlaze/ipshared/e720/src/madgwick.sv:459]
INFO: [Synth 8-6157] synthesizing module 'fastInvSqrt__parameterized0' [c:/Dev/Madgwick_Quaternion_Filter_Unit/MQFU_MicroBlaze_SoC/MQFU_MicroBlaze_SoC.gen/sources_1/bd/MQFU_MicroBlaze/ipshared/e720/src/fastInvSqrt.sv:22]
INFO: [Synth 8-6157] synthesizing module 'fixToSingle__parameterized0' [c:/Dev/Madgwick_Quaternion_Filter_Unit/MQFU_MicroBlaze_SoC/MQFU_MicroBlaze_SoC.gen/sources_1/bd/MQFU_MicroBlaze/ipshared/e720/src/fixToSingle.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'fixToSingle__parameterized0' (0#1) [c:/Dev/Madgwick_Quaternion_Filter_Unit/MQFU_MicroBlaze_SoC/MQFU_MicroBlaze_SoC.gen/sources_1/bd/MQFU_MicroBlaze/ipshared/e720/src/fixToSingle.sv:22]
INFO: [Synth 8-6157] synthesizing module 'singleToFix__parameterized0' [c:/Dev/Madgwick_Quaternion_Filter_Unit/MQFU_MicroBlaze_SoC/MQFU_MicroBlaze_SoC.gen/sources_1/bd/MQFU_MicroBlaze/ipshared/e720/src/singleToFix.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'singleToFix__parameterized0' (0#1) [c:/Dev/Madgwick_Quaternion_Filter_Unit/MQFU_MicroBlaze_SoC/MQFU_MicroBlaze_SoC.gen/sources_1/bd/MQFU_MicroBlaze/ipshared/e720/src/singleToFix.sv:22]
INFO: [Synth 8-6157] synthesizing module 'newtonRaphson__parameterized0' [c:/Dev/Madgwick_Quaternion_Filter_Unit/MQFU_MicroBlaze_SoC/MQFU_MicroBlaze_SoC.gen/sources_1/bd/MQFU_MicroBlaze/ipshared/e720/src/newtonRaphson.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'newtonRaphson__parameterized0' (0#1) [c:/Dev/Madgwick_Quaternion_Filter_Unit/MQFU_MicroBlaze_SoC/MQFU_MicroBlaze_SoC.gen/sources_1/bd/MQFU_MicroBlaze/ipshared/e720/src/newtonRaphson.sv:22]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Dev/Madgwick_Quaternion_Filter_Unit/MQFU_MicroBlaze_SoC/MQFU_MicroBlaze_SoC.gen/sources_1/bd/MQFU_MicroBlaze/ipshared/e720/src/fastInvSqrt.sv:140]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Dev/Madgwick_Quaternion_Filter_Unit/MQFU_MicroBlaze_SoC/MQFU_MicroBlaze_SoC.gen/sources_1/bd/MQFU_MicroBlaze/ipshared/e720/src/fastInvSqrt.sv:177]
INFO: [Synth 8-6155] done synthesizing module 'fastInvSqrt__parameterized0' (0#1) [c:/Dev/Madgwick_Quaternion_Filter_Unit/MQFU_MicroBlaze_SoC/MQFU_MicroBlaze_SoC.gen/sources_1/bd/MQFU_MicroBlaze/ipshared/e720/src/fastInvSqrt.sv:22]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Dev/Madgwick_Quaternion_Filter_Unit/MQFU_MicroBlaze_SoC/MQFU_MicroBlaze_SoC.gen/sources_1/bd/MQFU_MicroBlaze/ipshared/e720/src/madgwick.sv:702]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Dev/Madgwick_Quaternion_Filter_Unit/MQFU_MicroBlaze_SoC/MQFU_MicroBlaze_SoC.gen/sources_1/bd/MQFU_MicroBlaze/ipshared/e720/src/madgwick.sv:738]
WARNING: [Synth 8-451] negative shift count is treated as unsigned [c:/Dev/Madgwick_Quaternion_Filter_Unit/MQFU_MicroBlaze_SoC/MQFU_MicroBlaze_SoC.gen/sources_1/bd/MQFU_MicroBlaze/ipshared/e720/src/madgwick.sv:793]
WARNING: [Synth 8-451] negative shift count is treated as unsigned [c:/Dev/Madgwick_Quaternion_Filter_Unit/MQFU_MicroBlaze_SoC/MQFU_MicroBlaze_SoC.gen/sources_1/bd/MQFU_MicroBlaze/ipshared/e720/src/madgwick.sv:794]
WARNING: [Synth 8-451] negative shift count is treated as unsigned [c:/Dev/Madgwick_Quaternion_Filter_Unit/MQFU_MicroBlaze_SoC/MQFU_MicroBlaze_SoC.gen/sources_1/bd/MQFU_MicroBlaze/ipshared/e720/src/madgwick.sv:795]
WARNING: [Synth 8-451] negative shift count is treated as unsigned [c:/Dev/Madgwick_Quaternion_Filter_Unit/MQFU_MicroBlaze_SoC/MQFU_MicroBlaze_SoC.gen/sources_1/bd/MQFU_MicroBlaze/ipshared/e720/src/madgwick.sv:796]
INFO: [Synth 8-6157] synthesizing module 'fastInvSqrt__parameterized1' [c:/Dev/Madgwick_Quaternion_Filter_Unit/MQFU_MicroBlaze_SoC/MQFU_MicroBlaze_SoC.gen/sources_1/bd/MQFU_MicroBlaze/ipshared/e720/src/fastInvSqrt.sv:22]
INFO: [Synth 8-6157] synthesizing module 'fixToSingle__parameterized1' [c:/Dev/Madgwick_Quaternion_Filter_Unit/MQFU_MicroBlaze_SoC/MQFU_MicroBlaze_SoC.gen/sources_1/bd/MQFU_MicroBlaze/ipshared/e720/src/fixToSingle.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'fixToSingle__parameterized1' (0#1) [c:/Dev/Madgwick_Quaternion_Filter_Unit/MQFU_MicroBlaze_SoC/MQFU_MicroBlaze_SoC.gen/sources_1/bd/MQFU_MicroBlaze/ipshared/e720/src/fixToSingle.sv:22]
INFO: [Synth 8-6157] synthesizing module 'singleToFix__parameterized1' [c:/Dev/Madgwick_Quaternion_Filter_Unit/MQFU_MicroBlaze_SoC/MQFU_MicroBlaze_SoC.gen/sources_1/bd/MQFU_MicroBlaze/ipshared/e720/src/singleToFix.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'singleToFix__parameterized1' (0#1) [c:/Dev/Madgwick_Quaternion_Filter_Unit/MQFU_MicroBlaze_SoC/MQFU_MicroBlaze_SoC.gen/sources_1/bd/MQFU_MicroBlaze/ipshared/e720/src/singleToFix.sv:22]
INFO: [Synth 8-6157] synthesizing module 'newtonRaphson__parameterized1' [c:/Dev/Madgwick_Quaternion_Filter_Unit/MQFU_MicroBlaze_SoC/MQFU_MicroBlaze_SoC.gen/sources_1/bd/MQFU_MicroBlaze/ipshared/e720/src/newtonRaphson.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'newtonRaphson__parameterized1' (0#1) [c:/Dev/Madgwick_Quaternion_Filter_Unit/MQFU_MicroBlaze_SoC/MQFU_MicroBlaze_SoC.gen/sources_1/bd/MQFU_MicroBlaze/ipshared/e720/src/newtonRaphson.sv:22]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Dev/Madgwick_Quaternion_Filter_Unit/MQFU_MicroBlaze_SoC/MQFU_MicroBlaze_SoC.gen/sources_1/bd/MQFU_MicroBlaze/ipshared/e720/src/fastInvSqrt.sv:140]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Dev/Madgwick_Quaternion_Filter_Unit/MQFU_MicroBlaze_SoC/MQFU_MicroBlaze_SoC.gen/sources_1/bd/MQFU_MicroBlaze/ipshared/e720/src/fastInvSqrt.sv:177]
INFO: [Synth 8-6155] done synthesizing module 'fastInvSqrt__parameterized1' (0#1) [c:/Dev/Madgwick_Quaternion_Filter_Unit/MQFU_MicroBlaze_SoC/MQFU_MicroBlaze_SoC.gen/sources_1/bd/MQFU_MicroBlaze/ipshared/e720/src/fastInvSqrt.sv:22]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Dev/Madgwick_Quaternion_Filter_Unit/MQFU_MicroBlaze_SoC/MQFU_MicroBlaze_SoC.gen/sources_1/bd/MQFU_MicroBlaze/ipshared/e720/src/madgwick.sv:955]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Dev/Madgwick_Quaternion_Filter_Unit/MQFU_MicroBlaze_SoC/MQFU_MicroBlaze_SoC.gen/sources_1/bd/MQFU_MicroBlaze/ipshared/e720/src/madgwick.sv:991]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Dev/Madgwick_Quaternion_Filter_Unit/MQFU_MicroBlaze_SoC/MQFU_MicroBlaze_SoC.gen/sources_1/bd/MQFU_MicroBlaze/ipshared/e720/src/madgwick.sv:1075]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Dev/Madgwick_Quaternion_Filter_Unit/MQFU_MicroBlaze_SoC/MQFU_MicroBlaze_SoC.gen/sources_1/bd/MQFU_MicroBlaze/ipshared/e720/src/madgwick.sv:1141]
INFO: [Synth 8-6155] done synthesizing module 'madgwick' (0#1) [c:/Dev/Madgwick_Quaternion_Filter_Unit/MQFU_MicroBlaze_SoC/MQFU_MicroBlaze_SoC.gen/sources_1/bd/MQFU_MicroBlaze/ipshared/e720/src/madgwick.sv:4]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Dev/Madgwick_Quaternion_Filter_Unit/MQFU_MicroBlaze_SoC/MQFU_MicroBlaze_SoC.gen/sources_1/bd/MQFU_MicroBlaze/ipshared/e720/hdl/MQFU_AXI4_Lite_IP_v1_0.v:203]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Dev/Madgwick_Quaternion_Filter_Unit/MQFU_MicroBlaze_SoC/MQFU_MicroBlaze_SoC.gen/sources_1/bd/MQFU_MicroBlaze/ipshared/e720/hdl/MQFU_AXI4_Lite_IP_v1_0.v:238]
INFO: [Synth 8-6155] done synthesizing module 'MQFU_AXI4_Lite_IP_v1_0' (0#1) [c:/Dev/Madgwick_Quaternion_Filter_Unit/MQFU_MicroBlaze_SoC/MQFU_MicroBlaze_SoC.gen/sources_1/bd/MQFU_MicroBlaze/ipshared/e720/hdl/MQFU_AXI4_Lite_IP_v1_0.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MQFU_MicroBlaze_MQFU_AXI4_Lite_IP_0_0' (0#1) [c:/Dev/Madgwick_Quaternion_Filter_Unit/MQFU_MicroBlaze_SoC/MQFU_MicroBlaze_SoC.gen/sources_1/bd/MQFU_MicroBlaze/ip/MQFU_MicroBlaze_MQFU_AXI4_Lite_IP_0_0/synth/MQFU_MicroBlaze_MQFU_AXI4_Lite_IP_0_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element rst_n_madgwick_reg was removed.  [c:/Dev/Madgwick_Quaternion_Filter_Unit/MQFU_MicroBlaze_SoC/MQFU_MicroBlaze_SoC.gen/sources_1/bd/MQFU_MicroBlaze/ipshared/e720/hdl/MQFU_AXI4_Lite_IP_v1_0.v:232]
WARNING: [Synth 8-3848] Net int_enable in module/entity MQFU_AXI4_Lite_IP_v1_0 does not have driver. [c:/Dev/Madgwick_Quaternion_Filter_Unit/MQFU_MicroBlaze_SoC/MQFU_MicroBlaze_SoC.gen/sources_1/bd/MQFU_MicroBlaze/ipshared/e720/hdl/MQFU_AXI4_Lite_IP_v1_0.v:268]
WARNING: [Synth 8-7129] Port single[31] in module singleToFix__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port single[31] in module singleToFix__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port single[31] in module singleToFix is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[2] in module MQFU_AXI4_Lite_IP_v1_0_S_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[1] in module MQFU_AXI4_Lite_IP_v1_0_S_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[0] in module MQFU_AXI4_Lite_IP_v1_0_S_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[2] in module MQFU_AXI4_Lite_IP_v1_0_S_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[1] in module MQFU_AXI4_Lite_IP_v1_0_S_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[0] in module MQFU_AXI4_Lite_IP_v1_0_S_AXI is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 1338.016 ; gain = 523.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 1338.016 ; gain = 523.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 1338.016 ; gain = 523.043
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.112 . Memory (MB): peak = 1338.016 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1446.395 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.084 . Memory (MB): peak = 1446.395 ; gain = 0.000
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:27 . Memory (MB): peak = 1446.395 ; gain = 631.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:27 . Memory (MB): peak = 1446.395 ; gain = 631.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:27 . Memory (MB): peak = 1446.395 ; gain = 631.422
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'newtonRaphson'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'fastInvSqrt'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'newtonRaphson__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'fastInvSqrt__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'newtonRaphson__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'fastInvSqrt__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'acc_norm_state_reg' in module 'madgwick'
INFO: [Synth 8-802] inferred FSM for state register 'q_dot_state_reg' in module 'madgwick'
INFO: [Synth 8-802] inferred FSM for state register 'err_grad_norm_state_reg' in module 'madgwick'
INFO: [Synth 8-802] inferred FSM for state register 'q_norm_state_reg' in module 'madgwick'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'MQFU_AXI4_Lite_IP_v1_0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0001 |                               00
                 STATE_1 |                             0010 |                               01
                 STATE_2 |                             0100 |                               10
                    DONE |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'newtonRaphson'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
           FIX_TO_SINGLE |                              001 |                              001
                BIT_HACK |                              010 |                              010
           SINGLE_TO_FIX |                              011 |                              011
    NEWTON_RAPHSON_START |                              100 |                              100
     NEWTON_RAPHSON_DONE |                              101 |                              101
                    DONE |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'fastInvSqrt'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0001 |                               00
                 STATE_1 |                             0010 |                               01
                 STATE_2 |                             0100 |                               10
                    DONE |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'newtonRaphson__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
           FIX_TO_SINGLE |                              001 |                              001
                BIT_HACK |                              010 |                              010
           SINGLE_TO_FIX |                              011 |                              011
    NEWTON_RAPHSON_START |                              100 |                              100
     NEWTON_RAPHSON_DONE |                              101 |                              101
                    DONE |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'fastInvSqrt__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0001 |                               00
                 STATE_1 |                             0010 |                               01
                 STATE_2 |                             0100 |                               10
                    DONE |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'newtonRaphson__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
           FIX_TO_SINGLE |                              001 |                              001
                BIT_HACK |                              010 |                              010
           SINGLE_TO_FIX |                              011 |                              011
    NEWTON_RAPHSON_START |                              100 |                              100
     NEWTON_RAPHSON_DONE |                              101 |                              101
                    DONE |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'fastInvSqrt__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           ACC_NORM_IDLE |                          0000001 |                              000
        ACC_NORM_MAG_SQR |                          0000010 |                              001
  ACC_NORM_INV_SQRT_INIT |                          0000100 |                              010
  ACC_NORM_INV_SQRT_DONE |                          0001000 |                              011
           ACC_NORM_MULT |                          0010000 |                              100
           ACC_NORM_DONE |                          0100000 |                              101
                  iSTATE |                          1000000 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'acc_norm_state_reg' using encoding 'one-hot' in module 'madgwick'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
      ERR_GRAD_NORM_IDLE |                          0000001 |                              000
   ERR_GRAD_NORM_MAG_SQR |                          0000010 |                              001
ERR_GRAD_NORM_INV_SQRT_INIT |                          0000100 |                              010
ERR_GRAD_NORM_INV_SQRT_DONE |                          0001000 |                              011
      ERR_GRAD_NORM_MULT |                          0010000 |                              100
      ERR_GRAD_NORM_DONE |                          0100000 |                              101
                  iSTATE |                          1000000 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'err_grad_norm_state_reg' using encoding 'one-hot' in module 'madgwick'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              Q_DOT_IDLE |                              000 |                              000
                 Q_DOT_W |                              001 |                              001
                 Q_DOT_X |                              010 |                              010
                 Q_DOT_Y |                              011 |                              011
                 Q_DOT_Z |                              100 |                              100
              Q_DOT_DONE |                              101 |                              101
                  iSTATE |                              110 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'q_dot_state_reg' using encoding 'sequential' in module 'madgwick'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             Q_NORM_IDLE |                          0000001 |                              000
          Q_NORM_MAG_SQR |                          0000010 |                              001
    Q_NORM_INV_SQRT_INIT |                          0000100 |                              010
    Q_NORM_INV_SQRT_DONE |                          0001000 |                              011
             Q_NORM_MULT |                          0010000 |                              100
             Q_NORM_DONE |                          0100000 |                              101
                  iSTATE |                          1000000 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'q_norm_state_reg' using encoding 'one-hot' in module 'madgwick'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
          PROC_SENS_DATA |                              001 |                              001
                   START |                              010 |                              010
         WAIT_FOR_RESULT |                              011 |                              011
                    DONE |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'MQFU_AXI4_Lite_IP_v1_0'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:30 . Memory (MB): peak = 1446.395 ; gain = 631.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   65 Bit       Adders := 2     
	   4 Input   56 Bit       Adders := 1     
	   4 Input   55 Bit       Adders := 1     
	   2 Input   53 Bit       Adders := 1     
	   3 Input   52 Bit       Adders := 1     
	   2 Input   47 Bit       Adders := 3     
	   2 Input   40 Bit       Adders := 1     
	   4 Input   40 Bit       Adders := 1     
	   2 Input   39 Bit       Adders := 3     
	   4 Input   36 Bit       Adders := 1     
	   2 Input   36 Bit       Adders := 1     
	   2 Input   34 Bit       Adders := 5     
	   2 Input   32 Bit       Adders := 12    
	   2 Input   28 Bit       Adders := 1     
	   2 Input   24 Bit       Adders := 1     
	   2 Input   22 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 6     
+---Registers : 
	               65 Bit    Registers := 2     
	               48 Bit    Registers := 2     
	               41 Bit    Registers := 1     
	               40 Bit    Registers := 4     
	               37 Bit    Registers := 1     
	               36 Bit    Registers := 1     
	               35 Bit    Registers := 3     
	               34 Bit    Registers := 3     
	               33 Bit    Registers := 3     
	               32 Bit    Registers := 13    
	               30 Bit    Registers := 1     
	               20 Bit    Registers := 4     
	               17 Bit    Registers := 8     
	               16 Bit    Registers := 36    
	               10 Bit    Registers := 5     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 49    
+---Multipliers : 
	              16x65  Multipliers := 2     
	              18x36  Multipliers := 2     
	              17x35  Multipliers := 8     
	              16x32  Multipliers := 5     
	              10x41  Multipliers := 1     
	              12x28  Multipliers := 3     
	              22x40  Multipliers := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 30    
	   8 Input   32 Bit        Muxes := 6     
	   2 Input   24 Bit        Muxes := 3     
	   2 Input   16 Bit        Muxes := 2     
	   2 Input   15 Bit        Muxes := 32    
	   2 Input   10 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 10    
	   6 Input    7 Bit        Muxes := 3     
	   2 Input    7 Bit        Muxes := 3     
	   2 Input    5 Bit        Muxes := 24    
	   5 Input    5 Bit        Muxes := 2     
	   4 Input    4 Bit        Muxes := 3     
	   2 Input    4 Bit        Muxes := 9     
	   5 Input    4 Bit        Muxes := 1     
	   7 Input    3 Bit        Muxes := 6     
	   6 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 6     
	   8 Input    1 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 6     
	   7 Input    1 Bit        Muxes := 55    
	  15 Input    1 Bit        Muxes := 18    
	   5 Input    1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'data_in_singleToFix_reg' and it is trimmed from '32' to '31' bits. [c:/Dev/Madgwick_Quaternion_Filter_Unit/MQFU_MicroBlaze_SoC/MQFU_MicroBlaze_SoC.gen/sources_1/bd/MQFU_MicroBlaze/ipshared/e720/src/fastInvSqrt.sv:95]
DSP Report: Generating DSP newt_raph_inst/A1, operation Mode is: A2*B2.
DSP Report: register y0_newt_raph_reg is absorbed into DSP newt_raph_inst/A1.
DSP Report: register x_half_reg is absorbed into DSP newt_raph_inst/A1.
DSP Report: operator newt_raph_inst/A1 is absorbed into DSP newt_raph_inst/A1.
DSP Report: Generating DSP newt_raph_inst/A0, operation Mode is: A*B2.
DSP Report: register newt_raph_inst/A0 is absorbed into DSP newt_raph_inst/A0.
DSP Report: operator newt_raph_inst/A0 is absorbed into DSP newt_raph_inst/A0.
DSP Report: operator newt_raph_inst/A0 is absorbed into DSP newt_raph_inst/A0.
DSP Report: Generating DSP newt_raph_inst/A_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register newt_raph_inst/A_reg is absorbed into DSP newt_raph_inst/A_reg.
DSP Report: register newt_raph_inst/A_reg is absorbed into DSP newt_raph_inst/A_reg.
DSP Report: operator newt_raph_inst/A0 is absorbed into DSP newt_raph_inst/A_reg.
DSP Report: operator newt_raph_inst/A0 is absorbed into DSP newt_raph_inst/A_reg.
DSP Report: Generating DSP newt_raph_inst/y_temp0, operation Mode is: A*B2.
DSP Report: register newt_raph_inst/y_temp0 is absorbed into DSP newt_raph_inst/y_temp0.
DSP Report: operator newt_raph_inst/y_temp0 is absorbed into DSP newt_raph_inst/y_temp0.
DSP Report: operator newt_raph_inst/y_temp0 is absorbed into DSP newt_raph_inst/y_temp0.
DSP Report: Generating DSP newt_raph_inst/y_temp_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register newt_raph_inst/y_temp_reg is absorbed into DSP newt_raph_inst/y_temp_reg.
DSP Report: register newt_raph_inst/y_temp_reg is absorbed into DSP newt_raph_inst/y_temp_reg.
DSP Report: operator newt_raph_inst/y_temp0 is absorbed into DSP newt_raph_inst/y_temp_reg.
DSP Report: operator newt_raph_inst/y_temp0 is absorbed into DSP newt_raph_inst/y_temp_reg.
DSP Report: Generating DSP newt_raph_inst/y_temp0, operation Mode is: A*B2.
DSP Report: register newt_raph_inst/y_temp0 is absorbed into DSP newt_raph_inst/y_temp0.
DSP Report: operator newt_raph_inst/y_temp0 is absorbed into DSP newt_raph_inst/y_temp0.
DSP Report: operator newt_raph_inst/y_temp0 is absorbed into DSP newt_raph_inst/y_temp0.
DSP Report: Generating DSP newt_raph_inst/y_temp_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register newt_raph_inst/y_temp_reg is absorbed into DSP newt_raph_inst/y_temp_reg.
DSP Report: register newt_raph_inst/y_temp_reg is absorbed into DSP newt_raph_inst/y_temp_reg.
DSP Report: operator newt_raph_inst/y_temp0 is absorbed into DSP newt_raph_inst/y_temp_reg.
DSP Report: operator newt_raph_inst/y_temp0 is absorbed into DSP newt_raph_inst/y_temp_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'data_in_singleToFix_reg' and it is trimmed from '32' to '31' bits. [c:/Dev/Madgwick_Quaternion_Filter_Unit/MQFU_MicroBlaze_SoC/MQFU_MicroBlaze_SoC.gen/sources_1/bd/MQFU_MicroBlaze/ipshared/e720/src/fastInvSqrt.sv:95]
DSP Report: Generating DSP newt_raph_inst/A1, operation Mode is: A2*B2.
DSP Report: register y0_newt_raph_reg is absorbed into DSP newt_raph_inst/A1.
DSP Report: register x_half_reg is absorbed into DSP newt_raph_inst/A1.
DSP Report: operator newt_raph_inst/A1 is absorbed into DSP newt_raph_inst/A1.
DSP Report: Generating DSP newt_raph_inst/A0, operation Mode is: A*B2.
DSP Report: register newt_raph_inst/A0 is absorbed into DSP newt_raph_inst/A0.
DSP Report: operator newt_raph_inst/A0 is absorbed into DSP newt_raph_inst/A0.
DSP Report: operator newt_raph_inst/A0 is absorbed into DSP newt_raph_inst/A0.
DSP Report: Generating DSP newt_raph_inst/A_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register newt_raph_inst/A_reg is absorbed into DSP newt_raph_inst/A_reg.
DSP Report: register newt_raph_inst/A_reg is absorbed into DSP newt_raph_inst/A_reg.
DSP Report: operator newt_raph_inst/A0 is absorbed into DSP newt_raph_inst/A_reg.
DSP Report: operator newt_raph_inst/A0 is absorbed into DSP newt_raph_inst/A_reg.
DSP Report: Generating DSP newt_raph_inst/y_temp0, operation Mode is: A*B2.
DSP Report: register newt_raph_inst/y_temp0 is absorbed into DSP newt_raph_inst/y_temp0.
DSP Report: operator newt_raph_inst/y_temp0 is absorbed into DSP newt_raph_inst/y_temp0.
DSP Report: operator newt_raph_inst/y_temp0 is absorbed into DSP newt_raph_inst/y_temp0.
DSP Report: Generating DSP newt_raph_inst/y_temp_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register newt_raph_inst/y_temp_reg is absorbed into DSP newt_raph_inst/y_temp_reg.
DSP Report: register newt_raph_inst/y_temp_reg is absorbed into DSP newt_raph_inst/y_temp_reg.
DSP Report: operator newt_raph_inst/y_temp0 is absorbed into DSP newt_raph_inst/y_temp_reg.
DSP Report: operator newt_raph_inst/y_temp0 is absorbed into DSP newt_raph_inst/y_temp_reg.
DSP Report: Generating DSP newt_raph_inst/y_temp0, operation Mode is: A*B2.
DSP Report: register newt_raph_inst/y_temp0 is absorbed into DSP newt_raph_inst/y_temp0.
DSP Report: operator newt_raph_inst/y_temp0 is absorbed into DSP newt_raph_inst/y_temp0.
DSP Report: operator newt_raph_inst/y_temp0 is absorbed into DSP newt_raph_inst/y_temp0.
DSP Report: Generating DSP newt_raph_inst/y_temp_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register newt_raph_inst/y_temp_reg is absorbed into DSP newt_raph_inst/y_temp_reg.
DSP Report: register newt_raph_inst/y_temp_reg is absorbed into DSP newt_raph_inst/y_temp_reg.
DSP Report: operator newt_raph_inst/y_temp0 is absorbed into DSP newt_raph_inst/y_temp_reg.
DSP Report: operator newt_raph_inst/y_temp0 is absorbed into DSP newt_raph_inst/y_temp_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'data_in_singleToFix_reg' and it is trimmed from '32' to '31' bits. [c:/Dev/Madgwick_Quaternion_Filter_Unit/MQFU_MicroBlaze_SoC/MQFU_MicroBlaze_SoC.gen/sources_1/bd/MQFU_MicroBlaze/ipshared/e720/src/fastInvSqrt.sv:95]
DSP Report: Generating DSP newt_raph_inst/A1, operation Mode is: A2*B2.
DSP Report: register y0_newt_raph_reg is absorbed into DSP newt_raph_inst/A1.
DSP Report: register x_half_reg is absorbed into DSP newt_raph_inst/A1.
DSP Report: operator newt_raph_inst/A1 is absorbed into DSP newt_raph_inst/A1.
DSP Report: Generating DSP newt_raph_inst/y_temp1, operation Mode is: (C:0x1800)-(A*B2)'.
DSP Report: register y0_newt_raph_reg is absorbed into DSP newt_raph_inst/y_temp1.
DSP Report: register newt_raph_inst/A_reg is absorbed into DSP newt_raph_inst/y_temp1.
DSP Report: operator newt_raph_inst/A0 is absorbed into DSP newt_raph_inst/y_temp1.
DSP Report: operator newt_raph_inst/y_temp1 is absorbed into DSP newt_raph_inst/y_temp1.
DSP Report: Generating DSP newt_raph_inst/y_temp0, operation Mode is: A*B2.
DSP Report: register newt_raph_inst/y_temp0 is absorbed into DSP newt_raph_inst/y_temp0.
DSP Report: operator newt_raph_inst/y_temp0 is absorbed into DSP newt_raph_inst/y_temp0.
DSP Report: operator newt_raph_inst/y_temp0 is absorbed into DSP newt_raph_inst/y_temp0.
DSP Report: Generating DSP newt_raph_inst/y_temp_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register newt_raph_inst/y_temp_reg is absorbed into DSP newt_raph_inst/y_temp_reg.
DSP Report: register newt_raph_inst/y_temp_reg is absorbed into DSP newt_raph_inst/y_temp_reg.
DSP Report: operator newt_raph_inst/y_temp0 is absorbed into DSP newt_raph_inst/y_temp_reg.
DSP Report: operator newt_raph_inst/y_temp0 is absorbed into DSP newt_raph_inst/y_temp_reg.
DSP Report: Generating DSP q_dot_z2, operation Mode is: A*B''.
DSP Report: register q_x_norm_output_reg is absorbed into DSP q_dot_z2.
DSP Report: register q_x_norm_reg is absorbed into DSP q_dot_z2.
DSP Report: operator q_dot_z2 is absorbed into DSP q_dot_z2.
DSP Report: Generating DSP q_dot_z0, operation Mode is: PCIN+A*B.
DSP Report: operator q_dot_z0 is absorbed into DSP q_dot_z0.
DSP Report: operator q_dot_z2 is absorbed into DSP q_dot_z0.
DSP Report: Generating DSP q_dot_z_reg, operation Mode is: (PCIN-A*B'')'.
DSP Report: register q_y_norm_output_reg is absorbed into DSP q_dot_z_reg.
DSP Report: register q_y_norm_reg is absorbed into DSP q_dot_z_reg.
DSP Report: register q_dot_z_reg is absorbed into DSP q_dot_z_reg.
DSP Report: operator q_dot_z0 is absorbed into DSP q_dot_z_reg.
DSP Report: operator q_dot_z1 is absorbed into DSP q_dot_z_reg.
DSP Report: Generating DSP q_hat_dot_z_temp1, operation Mode is: A*B''.
DSP Report: register q_hat_dot_z_temp1 is absorbed into DSP q_hat_dot_z_temp1.
DSP Report: register q_hat_dot_z_temp1 is absorbed into DSP q_hat_dot_z_temp1.
DSP Report: operator q_hat_dot_z_temp1 is absorbed into DSP q_hat_dot_z_temp1.
DSP Report: Generating DSP f22, operation Mode is: A''*B''.
DSP Report: register q_z_norm_output_reg is absorbed into DSP f22.
DSP Report: register q_y_norm_output_reg is absorbed into DSP f22.
DSP Report: register q_z_norm_reg is absorbed into DSP f22.
DSP Report: register q_y_norm_reg is absorbed into DSP f22.
DSP Report: operator f22 is absorbed into DSP f22.
DSP Report: Generating DSP f20, operation Mode is: PCIN+A*B''.
DSP Report: register q_x_norm_output_reg is absorbed into DSP f20.
DSP Report: register q_x_norm_reg is absorbed into DSP f20.
DSP Report: operator f20 is absorbed into DSP f20.
DSP Report: operator f22 is absorbed into DSP f20.
DSP Report: Generating DSP a_y_norm_rounded, operation Mode is: (C:0x8)+(A*B)'.
DSP Report: register a_y_norm_temp_reg is absorbed into DSP a_y_norm_rounded.
DSP Report: operator a_y_norm_temp0 is absorbed into DSP a_y_norm_rounded.
DSP Report: operator a_y_norm_rounded is absorbed into DSP a_y_norm_rounded.
DSP Report: Generating DSP q_hat_dot_z_temp0, operation Mode is: C+A2*B''.
DSP Report: register q_hat_dot_z_temp0 is absorbed into DSP q_hat_dot_z_temp0.
DSP Report: register q_hat_dot_z_temp0 is absorbed into DSP q_hat_dot_z_temp0.
DSP Report: register q_hat_dot_z_temp0 is absorbed into DSP q_hat_dot_z_temp0.
DSP Report: operator q_hat_dot_z_temp0 is absorbed into DSP q_hat_dot_z_temp0.
DSP Report: operator q_hat_dot_z_temp1 is absorbed into DSP q_hat_dot_z_temp0.
DSP Report: Generating DSP q_hat_dot_z_norm_rounded, operation Mode is: (C:0x80)+(A2*B)'.
DSP Report: register q_hat_dot_z_norm_rounded is absorbed into DSP q_hat_dot_z_norm_rounded.
DSP Report: register q_hat_dot_z_norm_temp_reg is absorbed into DSP q_hat_dot_z_norm_rounded.
DSP Report: operator q_hat_dot_z_norm_temp0 is absorbed into DSP q_hat_dot_z_norm_rounded.
DSP Report: operator q_hat_dot_z_norm_rounded is absorbed into DSP q_hat_dot_z_norm_rounded.
DSP Report: Generating DSP q_z_temp2, operation Mode is: C-A*(B:0x13).
DSP Report: operator q_z_temp2 is absorbed into DSP q_z_temp2.
DSP Report: operator q_z_temp3 is absorbed into DSP q_z_temp2.
DSP Report: Generating DSP q_z_temp_reg, operation Mode is: C'+A*(B:0xc5).
DSP Report: register q_z_norm_reg is absorbed into DSP q_z_temp_reg.
DSP Report: register q_z_temp_reg is absorbed into DSP q_z_temp_reg.
DSP Report: operator q_z_temp0 is absorbed into DSP q_z_temp_reg.
DSP Report: operator q_z_temp1 is absorbed into DSP q_z_temp_reg.
DSP Report: Generating DSP q_z_norm_rounded, operation Mode is: (C:0x8)+(A*B)'.
DSP Report: register q_z_norm_temp_reg is absorbed into DSP q_z_norm_rounded.
DSP Report: operator q_z_norm_temp0 is absorbed into DSP q_z_norm_rounded.
DSP Report: operator q_z_norm_rounded is absorbed into DSP q_z_norm_rounded.
DSP Report: Generating DSP q_dot_y1, operation Mode is: A*B''.
DSP Report: register q_z_norm_output_reg is absorbed into DSP q_dot_y1.
DSP Report: register q_z_norm_reg is absorbed into DSP q_dot_y1.
DSP Report: operator q_dot_y1 is absorbed into DSP q_dot_y1.
DSP Report: Generating DSP q_dot_y0, operation Mode is: PCIN+A*B.
DSP Report: operator q_dot_y0 is absorbed into DSP q_dot_y0.
DSP Report: operator q_dot_y2 is absorbed into DSP q_dot_y0.
DSP Report: Generating DSP q_dot_y_reg, operation Mode is: (PCIN-A*B'')'.
DSP Report: register q_x_norm_output_reg is absorbed into DSP q_dot_y_reg.
DSP Report: register q_x_norm_reg is absorbed into DSP q_dot_y_reg.
DSP Report: register q_dot_y_reg is absorbed into DSP q_dot_y_reg.
DSP Report: operator q_dot_y0 is absorbed into DSP q_dot_y_reg.
DSP Report: operator q_dot_y2 is absorbed into DSP q_dot_y_reg.
DSP Report: Generating DSP q_hat_dot_y_temp2, operation Mode is: A2*B''.
DSP Report: register q_hat_dot_y_temp2 is absorbed into DSP q_hat_dot_y_temp2.
DSP Report: register q_hat_dot_y_temp2 is absorbed into DSP q_hat_dot_y_temp2.
DSP Report: register q_hat_dot_y_temp2 is absorbed into DSP q_hat_dot_y_temp2.
DSP Report: operator q_hat_dot_y_temp2 is absorbed into DSP q_hat_dot_y_temp2.
DSP Report: Generating DSP q_hat_dot_y_temp1, operation Mode is: A*B.
DSP Report: operator q_hat_dot_y_temp1 is absorbed into DSP q_hat_dot_y_temp1.
DSP Report: Generating DSP f32, operation Mode is: A''*B''.
DSP Report: register q_y_norm_output_reg is absorbed into DSP f32.
DSP Report: register q_y_norm_reg is absorbed into DSP f32.
DSP Report: register q_y_norm_output_reg is absorbed into DSP f32.
DSP Report: register q_y_norm_reg is absorbed into DSP f32.
DSP Report: operator f32 is absorbed into DSP f32.
DSP Report: Generating DSP a_z_norm_rounded, operation Mode is: (C:0x8)+(A*B)'.
DSP Report: register a_z_norm_temp_reg is absorbed into DSP a_z_norm_rounded.
DSP Report: operator a_z_norm_temp0 is absorbed into DSP a_z_norm_rounded.
DSP Report: operator a_z_norm_rounded is absorbed into DSP a_z_norm_rounded.
DSP Report: Generating DSP f33, operation Mode is: A''*B''.
DSP Report: register q_x_norm_output_reg is absorbed into DSP f33.
DSP Report: register q_x_norm_output_reg is absorbed into DSP f33.
DSP Report: register q_x_norm_reg is absorbed into DSP f33.
DSP Report: register q_x_norm_reg is absorbed into DSP f33.
DSP Report: operator f33 is absorbed into DSP f33.
DSP Report: Generating DSP q_hat_dot_y_temp2, operation Mode is: A2*B''.
DSP Report: register q_hat_dot_y_temp2 is absorbed into DSP q_hat_dot_y_temp2.
DSP Report: register q_hat_dot_y_temp2 is absorbed into DSP q_hat_dot_y_temp2.
DSP Report: register q_hat_dot_y_temp2 is absorbed into DSP q_hat_dot_y_temp2.
DSP Report: operator q_hat_dot_y_temp2 is absorbed into DSP q_hat_dot_y_temp2.
DSP Report: Generating DSP q_hat_dot_y_temp0, operation Mode is: PCIN-A:B-C.
DSP Report: operator q_hat_dot_y_temp0 is absorbed into DSP q_hat_dot_y_temp0.
DSP Report: Generating DSP q_hat_dot_y_norm_rounded, operation Mode is: (C:0x80)+(A2*B)'.
DSP Report: register q_hat_dot_y_norm_rounded is absorbed into DSP q_hat_dot_y_norm_rounded.
DSP Report: register q_hat_dot_y_norm_temp_reg is absorbed into DSP q_hat_dot_y_norm_rounded.
DSP Report: operator q_hat_dot_y_norm_temp0 is absorbed into DSP q_hat_dot_y_norm_rounded.
DSP Report: operator q_hat_dot_y_norm_rounded is absorbed into DSP q_hat_dot_y_norm_rounded.
DSP Report: Generating DSP q_y_temp2, operation Mode is: C-A*(B:0x13).
DSP Report: operator q_y_temp2 is absorbed into DSP q_y_temp2.
DSP Report: operator q_y_temp3 is absorbed into DSP q_y_temp2.
DSP Report: Generating DSP q_y_temp_reg, operation Mode is: C'+A*(B:0xc5).
DSP Report: register q_y_norm_reg is absorbed into DSP q_y_temp_reg.
DSP Report: register q_y_temp_reg is absorbed into DSP q_y_temp_reg.
DSP Report: operator q_y_temp0 is absorbed into DSP q_y_temp_reg.
DSP Report: operator q_y_temp1 is absorbed into DSP q_y_temp_reg.
DSP Report: Generating DSP q_y_norm_rounded, operation Mode is: (C:0x8)+(A*B)'.
DSP Report: register q_y_norm_temp_reg is absorbed into DSP q_y_norm_rounded.
DSP Report: operator q_y_norm_temp0 is absorbed into DSP q_y_norm_rounded.
DSP Report: operator q_y_norm_rounded is absorbed into DSP q_y_norm_rounded.
DSP Report: Generating DSP q_dot_x2, operation Mode is: A*B''.
DSP Report: register q_y_norm_output_reg is absorbed into DSP q_dot_x2.
DSP Report: register q_y_norm_reg is absorbed into DSP q_dot_x2.
DSP Report: operator q_dot_x2 is absorbed into DSP q_dot_x2.
DSP Report: Generating DSP q_dot_x0, operation Mode is: PCIN+A*B.
DSP Report: operator q_dot_x0 is absorbed into DSP q_dot_x0.
DSP Report: operator q_dot_x2 is absorbed into DSP q_dot_x0.
DSP Report: Generating DSP q_dot_x_reg, operation Mode is: (PCIN-A*B'')'.
DSP Report: register q_z_norm_output_reg is absorbed into DSP q_dot_x_reg.
DSP Report: register q_z_norm_reg is absorbed into DSP q_dot_x_reg.
DSP Report: register q_dot_x_reg is absorbed into DSP q_dot_x_reg.
DSP Report: operator q_dot_x0 is absorbed into DSP q_dot_x_reg.
DSP Report: operator q_dot_x1 is absorbed into DSP q_dot_x_reg.
DSP Report: Generating DSP q_hat_dot_x_temp2, operation Mode is: A*B''.
DSP Report: register q_hat_dot_x_temp2 is absorbed into DSP q_hat_dot_x_temp2.
DSP Report: register q_hat_dot_x_temp2 is absorbed into DSP q_hat_dot_x_temp2.
DSP Report: operator q_hat_dot_x_temp2 is absorbed into DSP q_hat_dot_x_temp2.
DSP Report: Generating DSP q_hat_dot_x_temp0, operation Mode is: C+A2*B.
DSP Report: register q_hat_dot_x_temp0 is absorbed into DSP q_hat_dot_x_temp0.
DSP Report: operator q_hat_dot_x_temp0 is absorbed into DSP q_hat_dot_x_temp0.
DSP Report: operator q_hat_dot_x_temp2 is absorbed into DSP q_hat_dot_x_temp0.
DSP Report: Generating DSP q_hat_dot_x_temp1, operation Mode is: A2*B''.
DSP Report: register q_hat_dot_x_temp1 is absorbed into DSP q_hat_dot_x_temp1.
DSP Report: register q_hat_dot_x_temp1 is absorbed into DSP q_hat_dot_x_temp1.
DSP Report: register q_hat_dot_x_temp1 is absorbed into DSP q_hat_dot_x_temp1.
DSP Report: operator q_hat_dot_x_temp1 is absorbed into DSP q_hat_dot_x_temp1.
DSP Report: Generating DSP q_hat_dot_x_temp0, operation Mode is: PCIN-A:B.
DSP Report: operator q_hat_dot_x_temp0 is absorbed into DSP q_hat_dot_x_temp0.
DSP Report: Generating DSP q_hat_dot_x_norm_rounded, operation Mode is: (C:0x80)+(A2*B)'.
DSP Report: register q_hat_dot_x_norm_rounded is absorbed into DSP q_hat_dot_x_norm_rounded.
DSP Report: register q_hat_dot_x_norm_temp_reg is absorbed into DSP q_hat_dot_x_norm_rounded.
DSP Report: operator q_hat_dot_x_norm_temp0 is absorbed into DSP q_hat_dot_x_norm_rounded.
DSP Report: operator q_hat_dot_x_norm_rounded is absorbed into DSP q_hat_dot_x_norm_rounded.
DSP Report: Generating DSP q_x_temp2, operation Mode is: C-A*(B:0x13).
DSP Report: operator q_x_temp2 is absorbed into DSP q_x_temp2.
DSP Report: operator q_x_temp3 is absorbed into DSP q_x_temp2.
DSP Report: Generating DSP q_x_temp_reg, operation Mode is: C'+A*(B:0xc5).
DSP Report: register q_x_norm_reg is absorbed into DSP q_x_temp_reg.
DSP Report: register q_x_temp_reg is absorbed into DSP q_x_temp_reg.
DSP Report: operator q_x_temp0 is absorbed into DSP q_x_temp_reg.
DSP Report: operator q_x_temp1 is absorbed into DSP q_x_temp_reg.
DSP Report: Generating DSP q_x_norm_rounded, operation Mode is: (C:0x8)+(A*B)'.
DSP Report: register q_x_norm_temp_reg is absorbed into DSP q_x_norm_rounded.
DSP Report: operator q_x_norm_temp0 is absorbed into DSP q_x_norm_rounded.
DSP Report: operator q_x_norm_rounded is absorbed into DSP q_x_norm_rounded.
DSP Report: Generating DSP f12, operation Mode is: A''*B''.
DSP Report: register q_z_norm_output_reg is absorbed into DSP f12.
DSP Report: register q_z_norm_reg is absorbed into DSP f12.
DSP Report: register q_x_norm_output_reg is absorbed into DSP f12.
DSP Report: register q_x_norm_reg is absorbed into DSP f12.
DSP Report: operator f12 is absorbed into DSP f12.
DSP Report: Generating DSP a_x_norm_rounded, operation Mode is: (C:0x8)+(A*B)'.
DSP Report: register a_x_norm_temp_reg is absorbed into DSP a_x_norm_rounded.
DSP Report: operator a_x_norm_temp0 is absorbed into DSP a_x_norm_rounded.
DSP Report: operator a_x_norm_rounded is absorbed into DSP a_x_norm_rounded.
DSP Report: Generating DSP f12, operation Mode is: A*B''.
DSP Report: register q_y_norm_output_reg is absorbed into DSP f12.
DSP Report: register q_y_norm_reg is absorbed into DSP f12.
DSP Report: operator f12 is absorbed into DSP f12.
DSP Report: Generating DSP f1_reg, operation Mode is: (PCIN-A:B-C)'.
DSP Report: register f1_reg is absorbed into DSP f1_reg.
DSP Report: operator f10 is absorbed into DSP f1_reg.
DSP Report: Generating DSP q_hat_dot_w_temp1, operation Mode is: A*B''.
DSP Report: register q_hat_dot_w_temp1 is absorbed into DSP q_hat_dot_w_temp1.
DSP Report: register q_hat_dot_w_temp1 is absorbed into DSP q_hat_dot_w_temp1.
DSP Report: operator q_hat_dot_w_temp1 is absorbed into DSP q_hat_dot_w_temp1.
DSP Report: Generating DSP q_hat_dot_w_temp0, operation Mode is: C+A2*B''+1.
DSP Report: register q_hat_dot_w_temp0 is absorbed into DSP q_hat_dot_w_temp0.
DSP Report: register q_hat_dot_w_temp0 is absorbed into DSP q_hat_dot_w_temp0.
DSP Report: register q_hat_dot_w_temp0 is absorbed into DSP q_hat_dot_w_temp0.
DSP Report: operator q_hat_dot_w_temp0 is absorbed into DSP q_hat_dot_w_temp0.
DSP Report: operator q_hat_dot_w_temp1 is absorbed into DSP q_hat_dot_w_temp0.
DSP Report: Generating DSP q_hat_dot_w_norm_rounded, operation Mode is: (C:0x80)+(A2*B)'.
DSP Report: register q_hat_dot_w_norm_rounded is absorbed into DSP q_hat_dot_w_norm_rounded.
DSP Report: register q_hat_dot_w_norm_temp_reg is absorbed into DSP q_hat_dot_w_norm_rounded.
DSP Report: operator q_hat_dot_w_norm_temp0 is absorbed into DSP q_hat_dot_w_norm_rounded.
DSP Report: operator q_hat_dot_w_norm_rounded is absorbed into DSP q_hat_dot_w_norm_rounded.
DSP Report: Generating DSP q_dot_w2, operation Mode is: A*B''.
DSP Report: register q_y_norm_output_reg is absorbed into DSP q_dot_w2.
DSP Report: register q_y_norm_reg is absorbed into DSP q_dot_w2.
DSP Report: operator q_dot_w2 is absorbed into DSP q_dot_w2.
DSP Report: Generating DSP q_dot_w1, operation Mode is: A*B''.
DSP Report: register q_z_norm_output_reg is absorbed into DSP q_dot_w1.
DSP Report: register q_z_norm_reg is absorbed into DSP q_dot_w1.
DSP Report: operator q_dot_w1 is absorbed into DSP q_dot_w1.
DSP Report: Generating DSP q_w_temp2, operation Mode is: C'-A*(B:0x13).
DSP Report: register q_dot_w_reg is absorbed into DSP q_w_temp2.
DSP Report: operator q_w_temp2 is absorbed into DSP q_w_temp2.
DSP Report: operator q_w_temp3 is absorbed into DSP q_w_temp2.
DSP Report: Generating DSP q_w_temp_reg, operation Mode is: C+A*(B:0xc5).
DSP Report: register q_w_temp_reg is absorbed into DSP q_w_temp_reg.
DSP Report: operator q_w_temp0 is absorbed into DSP q_w_temp_reg.
DSP Report: operator q_w_temp1 is absorbed into DSP q_w_temp_reg.
DSP Report: Generating DSP q_w_norm_rounded, operation Mode is: (C:0x8)+(A*B)'.
DSP Report: register q_w_norm_temp_reg is absorbed into DSP q_w_norm_rounded.
DSP Report: operator q_w_norm_temp0 is absorbed into DSP q_w_norm_rounded.
DSP Report: operator q_w_norm_rounded is absorbed into DSP q_w_norm_rounded.
DSP Report: Generating DSP acc_norm_mag_sqr1, operation Mode is: A*B.
DSP Report: operator acc_norm_mag_sqr1 is absorbed into DSP acc_norm_mag_sqr1.
DSP Report: Generating DSP acc_norm_mag_sqr0, operation Mode is: PCIN+A*B.
DSP Report: operator acc_norm_mag_sqr0 is absorbed into DSP acc_norm_mag_sqr0.
DSP Report: operator acc_norm_mag_sqr2 is absorbed into DSP acc_norm_mag_sqr0.
DSP Report: Generating DSP acc_norm_mag_sqr0, operation Mode is: PCIN+A*B.
DSP Report: operator acc_norm_mag_sqr0 is absorbed into DSP acc_norm_mag_sqr0.
DSP Report: operator acc_norm_mag_sqr2 is absorbed into DSP acc_norm_mag_sqr0.
DSP Report: Generating DSP q_hat_dot_mag_sqr1, operation Mode is: A2*B2.
DSP Report: register q_hat_dot_z_norm_rounded is absorbed into DSP q_hat_dot_mag_sqr1.
DSP Report: register q_hat_dot_z_norm_rounded is absorbed into DSP q_hat_dot_mag_sqr1.
DSP Report: operator q_hat_dot_mag_sqr1 is absorbed into DSP q_hat_dot_mag_sqr1.
DSP Report: Generating DSP q_hat_dot_mag_sqr0, operation Mode is: PCIN+A2*B2.
DSP Report: register q_hat_dot_w_norm_rounded is absorbed into DSP q_hat_dot_mag_sqr0.
DSP Report: register q_hat_dot_w_norm_rounded is absorbed into DSP q_hat_dot_mag_sqr0.
DSP Report: operator q_hat_dot_mag_sqr0 is absorbed into DSP q_hat_dot_mag_sqr0.
DSP Report: operator q_hat_dot_mag_sqr3 is absorbed into DSP q_hat_dot_mag_sqr0.
DSP Report: Generating DSP q_hat_dot_mag_sqr0, operation Mode is: PCIN+A2*B2.
DSP Report: register q_hat_dot_y_norm_rounded is absorbed into DSP q_hat_dot_mag_sqr0.
DSP Report: register q_hat_dot_y_norm_rounded is absorbed into DSP q_hat_dot_mag_sqr0.
DSP Report: operator q_hat_dot_mag_sqr0 is absorbed into DSP q_hat_dot_mag_sqr0.
DSP Report: operator q_hat_dot_mag_sqr2 is absorbed into DSP q_hat_dot_mag_sqr0.
DSP Report: Generating DSP q_hat_dot_mag_sqr_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register q_hat_dot_x_norm_rounded is absorbed into DSP q_hat_dot_mag_sqr_reg.
DSP Report: register q_hat_dot_x_norm_rounded is absorbed into DSP q_hat_dot_mag_sqr_reg.
DSP Report: register q_hat_dot_mag_sqr_reg is absorbed into DSP q_hat_dot_mag_sqr_reg.
DSP Report: operator q_hat_dot_mag_sqr0 is absorbed into DSP q_hat_dot_mag_sqr_reg.
DSP Report: operator q_hat_dot_mag_sqr3 is absorbed into DSP q_hat_dot_mag_sqr_reg.
DSP Report: Generating DSP q_mag_sqr1, operation Mode is: A*B.
DSP Report: operator q_mag_sqr1 is absorbed into DSP q_mag_sqr1.
DSP Report: Generating DSP q_mag_sqr0, operation Mode is: PCIN+A*B.
DSP Report: operator q_mag_sqr0 is absorbed into DSP q_mag_sqr0.
DSP Report: operator q_mag_sqr3 is absorbed into DSP q_mag_sqr0.
DSP Report: Generating DSP q_mag_sqr0, operation Mode is: PCIN+A*B.
DSP Report: operator q_mag_sqr0 is absorbed into DSP q_mag_sqr0.
DSP Report: operator q_mag_sqr2 is absorbed into DSP q_mag_sqr0.
DSP Report: Generating DSP q_mag_sqr0, operation Mode is: PCIN+A*B.
DSP Report: operator q_mag_sqr0 is absorbed into DSP q_mag_sqr0.
DSP Report: operator q_mag_sqr3 is absorbed into DSP q_mag_sqr0.
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[2] in module MQFU_AXI4_Lite_IP_v1_0_S_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[1] in module MQFU_AXI4_Lite_IP_v1_0_S_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[0] in module MQFU_AXI4_Lite_IP_v1_0_S_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[2] in module MQFU_AXI4_Lite_IP_v1_0_S_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[1] in module MQFU_AXI4_Lite_IP_v1_0_S_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[0] in module MQFU_AXI4_Lite_IP_v1_0_S_AXI is either unconnected or has no load
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/A_reg[47]) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/A_reg[46]) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/A_reg[45]) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/A_reg[44]) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/A_reg[43]) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/A_reg[42]) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/A_reg[41]) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/A_reg[40]) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/A_reg[39]) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/A_reg[38]) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/A_reg[37]) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/A_reg[36]) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/A_reg[35]) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/A_reg[34]) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/A_reg[33]) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/A_reg[32]) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/A_reg[31]) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/A_reg[30]) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/A_reg[29]) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/A_reg[28]) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/A_reg[27]) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/A_reg[26]) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/A_reg[25]) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/A_reg[24]) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/A_reg[23]) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/A_reg[22]) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/A_reg[21]) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/A_reg[20]) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/A_reg[19]) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/A_reg[18]) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/A_reg[17]) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/y_temp_reg[47]) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/y_temp_reg[46]) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/y_temp_reg[45]) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/y_temp_reg[44]) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/y_temp_reg[43]) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/y_temp_reg[42]) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/y_temp_reg[41]) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/y_temp_reg[40]) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/y_temp_reg[39]) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/y_temp_reg[38]) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/y_temp_reg[37]) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/y_temp_reg[36]) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/y_temp_reg[35]) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/y_temp_reg[34]) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/y_temp_reg[33]) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/y_temp_reg[32]) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/y_temp_reg[31]) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/y_temp_reg[30]) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/y_temp_reg[29]) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/y_temp_reg[28]) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/y_temp_reg[27]) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/y_temp_reg[26]) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/y_temp_reg[25]) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/y_temp_reg[24]) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/y_temp_reg[23]) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/y_temp_reg[22]) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/y_temp_reg[21]) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/y_temp_reg[20]) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/y_temp_reg[19]) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/y_temp_reg[18]) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/y_temp_reg[17]) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/y_temp_reg[16]) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/y_temp_reg[15]) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/y_temp_reg[14]) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/y_temp_reg[13]) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/y_temp_reg[12]) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/y_temp_reg[11]) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/y_temp_reg[10]) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/y_temp_reg[9]) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/y_temp_reg[8]) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/y_temp_reg[7]) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/y_temp_reg[6]) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/y_temp_reg[5]) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/y_temp_reg[4]) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/y_temp_reg[3]) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/y_temp_reg[2]) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/y_temp_reg[1]) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/y_temp_reg[0]) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/y_temp_reg[47]__0) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/y_temp_reg[46]__0) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/y_temp_reg[45]__0) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/y_temp_reg[44]__0) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/y_temp_reg[43]__0) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/y_temp_reg[42]__0) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/y_temp_reg[41]__0) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/y_temp_reg[40]__0) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/y_temp_reg[39]__0) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/y_temp_reg[38]__0) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/y_temp_reg[37]__0) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/y_temp_reg[36]__0) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/y_temp_reg[35]__0) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/y_temp_reg[34]__0) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/y_temp_reg[33]__0) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/y_temp_reg[32]__0) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/y_temp_reg[31]__0) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/y_temp_reg[30]__0) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/y_temp_reg[29]__0) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/y_temp_reg[28]__0) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/y_temp_reg[27]__0) is unused and will be removed from module madgwick.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:57 . Memory (MB): peak = 1446.395 ; gain = 631.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping        | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|fastInvSqrt | A2*B2              | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|fastInvSqrt | A*B2               | 18     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|fastInvSqrt | (PCIN>>17)+A2*B    | 17     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|fastInvSqrt | A*B2               | 18     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|fastInvSqrt | (PCIN>>17)+A2*B    | 17     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|fastInvSqrt | A*B2               | 18     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|fastInvSqrt | (PCIN>>17)+A*B2    | 18     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fastInvSqrt | A2*B2              | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|fastInvSqrt | A*B2               | 18     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|fastInvSqrt | (PCIN>>17)+A2*B    | 17     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|fastInvSqrt | A*B2               | 18     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|fastInvSqrt | (PCIN>>17)+A2*B    | 17     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|fastInvSqrt | A*B2               | 18     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|fastInvSqrt | (PCIN>>17)+A*B2    | 18     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fastInvSqrt | A2*B2              | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|fastInvSqrt | (C:0x1800)-(A*B2)' | 20     | 10     | 13     | -      | 41     | 0    | 1    | 0    | -    | -     | 1    | 0    | 
|fastInvSqrt | A*B2               | 18     | 11     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|fastInvSqrt | (PCIN>>17)+A*B2    | 25     | 11     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|madgwick    | A*B''              | 22     | 16     | -      | -      | 38     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|madgwick    | PCIN+A*B           | 22     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|madgwick    | (PCIN-A*B'')'      | 22     | 16     | -      | -      | 40     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|madgwick    | A*B''              | 21     | 17     | -      | -      | 38     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|madgwick    | A''*B''            | 17     | 16     | -      | -      | 33     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|madgwick    | PCIN+A*B''         | 17     | 16     | -      | -      | 35     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|madgwick    | (C:0x8)+(A*B)'     | 17     | 16     | 5      | -      | 21     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|madgwick    | C+A2*B''           | 21     | 17     | 36     | -      | 36     | 1    | 2    | 0    | -    | -     | 0    | 0    | 
|madgwick    | (C:0x80)+(A2*B)'   | 16     | 16     | 9      | -      | 24     | 1    | 0    | 0    | -    | -     | 1    | 0    | 
|madgwick    | C-A*(B:0x13)       | 16     | 6      | 2      | -      | 25     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|madgwick    | C'+A*(B:0xc5)      | 25     | 9      | 34     | -      | 35     | 0    | 0    | 1    | -    | -     | 0    | 1    | 
|madgwick    | (C:0x8)+(A*B)'     | 16     | 10     | 5      | -      | 20     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|madgwick    | A*B''              | 22     | 16     | -      | -      | 38     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|madgwick    | PCIN+A*B           | 22     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|madgwick    | (PCIN-A*B'')'      | 22     | 16     | -      | -      | 40     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|madgwick    | A2*B''             | 21     | 17     | -      | -      | 38     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|madgwick    | A*B                | 21     | 17     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|madgwick    | A''*B''            | 17     | 16     | -      | -      | 33     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|madgwick    | (C:0x8)+(A*B)'     | 17     | 16     | 5      | -      | 33     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|madgwick    | A''*B''            | 17     | 16     | -      | -      | 33     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|madgwick    | A2*B''             | 22     | 18     | -      | -      | 40     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|madgwick    | PCIN-A:B-C         | 18     | 18     | 36     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|madgwick    | (C:0x80)+(A2*B)'   | 16     | 16     | 9      | -      | 24     | 1    | 0    | 0    | -    | -     | 1    | 0    | 
|madgwick    | C-A*(B:0x13)       | 16     | 6      | 2      | -      | 25     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|madgwick    | C'+A*(B:0xc5)      | 25     | 9      | 34     | -      | 35     | 0    | 0    | 1    | -    | -     | 0    | 1    | 
|madgwick    | (C:0x8)+(A*B)'     | 16     | 10     | 5      | -      | 20     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|madgwick    | A*B''              | 22     | 16     | -      | -      | 38     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|madgwick    | PCIN+A*B           | 22     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|madgwick    | (PCIN-A*B'')'      | 22     | 16     | -      | -      | 40     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|madgwick    | A*B''              | 21     | 17     | -      | -      | 38     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|madgwick    | C+A2*B             | 21     | 17     | 36     | -      | 36     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|madgwick    | A2*B''             | 22     | 18     | -      | -      | 40     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|madgwick    | PCIN-A:B           | 18     | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|madgwick    | (C:0x80)+(A2*B)'   | 16     | 16     | 9      | -      | 24     | 1    | 0    | 0    | -    | -     | 1    | 0    | 
|madgwick    | C-A*(B:0x13)       | 16     | 6      | 2      | -      | 25     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|madgwick    | C'+A*(B:0xc5)      | 25     | 9      | 34     | -      | 35     | 0    | 0    | 1    | -    | -     | 0    | 1    | 
|madgwick    | (C:0x8)+(A*B)'     | 16     | 10     | 5      | -      | 20     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|madgwick    | A''*B''            | 17     | 16     | -      | -      | 33     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|madgwick    | (C:0x8)+(A*B)'     | 17     | 16     | 5      | -      | 21     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|madgwick    | A*B''              | 17     | 16     | -      | -      | 33     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|madgwick    | (PCIN-A:B-C)'      | 16     | 18     | 34     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|madgwick    | A*B''              | 21     | 17     | -      | -      | 38     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|madgwick    | C+A2*B''+1         | 21     | 17     | 36     | -      | 36     | 1    | 2    | 0    | -    | -     | 0    | 0    | 
|madgwick    | (C:0x80)+(A2*B)'   | 16     | 16     | 9      | -      | 24     | 1    | 0    | 0    | -    | -     | 1    | 0    | 
|madgwick    | A*B''              | 22     | 16     | -      | -      | 38     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|madgwick    | A*B''              | 22     | 16     | -      | -      | 38     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|madgwick    | C'-A*(B:0x13)      | 16     | 6      | 24     | -      | 25     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|madgwick    | C+A*(B:0xc5)       | 25     | 9      | 34     | -      | 35     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|madgwick    | (C:0x8)+(A*B)'     | 16     | 10     | 5      | -      | 20     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|madgwick    | A*B                | 17     | 17     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|madgwick    | PCIN+A*B           | 17     | 17     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|madgwick    | PCIN+A*B           | 17     | 17     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|madgwick    | A2*B2              | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|madgwick    | PCIN+A2*B2         | 16     | 16     | -      | -      | 35     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|madgwick    | PCIN+A2*B2         | 16     | 16     | -      | -      | 35     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|madgwick    | (PCIN+A2*B2)'      | 16     | 16     | -      | -      | 35     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|madgwick    | A*B                | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|madgwick    | PCIN+A*B           | 16     | 16     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|madgwick    | PCIN+A*B           | 16     | 16     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|madgwick    | PCIN+A*B           | 16     | 16     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:01:06 . Memory (MB): peak = 1477.746 ; gain = 662.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:01:07 . Memory (MB): peak = 1481.547 ; gain = 666.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:01:07 . Memory (MB): peak = 1534.562 ; gain = 719.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:34 ; elapsed = 00:01:11 . Memory (MB): peak = 1550.867 ; gain = 735.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:34 ; elapsed = 00:01:11 . Memory (MB): peak = 1550.867 ; gain = 735.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:34 ; elapsed = 00:01:11 . Memory (MB): peak = 1550.867 ; gain = 735.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:34 ; elapsed = 00:01:11 . Memory (MB): peak = 1550.867 ; gain = 735.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:01:11 . Memory (MB): peak = 1550.867 ; gain = 735.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:34 ; elapsed = 00:01:11 . Memory (MB): peak = 1550.867 ; gain = 735.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping        | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|madgwick    | A*B''              | 30     | 18     | -      | -      | 0      | 0    | 2    | -    | -    | -     | 0    | 0    | 
|madgwick    | PCIN+A*B''         | 30     | 18     | -      | -      | 40     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|madgwick    | (not(PCIN+A*B''))' | 30     | 18     | -      | -      | 40     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|madgwick    | A*B''              | 30     | 18     | -      | -      | 38     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|madgwick    | A''*B''            | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 0    | 0    | 
|madgwick    | PCIN+A*B''         | 30     | 18     | -      | -      | 35     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|madgwick    | (C+A*B')'          | 30     | 18     | 4      | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|madgwick    | C+A'*B''           | 30     | 18     | 48     | -      | 36     | 1    | 2    | 2    | -    | -     | 0    | 0    | 
|madgwick    | (C+A'*B')'         | 30     | 18     | 8      | -      | 24     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|madgwick    | not(C+A*B)         | 30     | 5      | 48     | -      | 25     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|madgwick    | (C'+A*B)'          | 30     | 8      | 48     | -      | 35     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|madgwick    | (C+A*B')'          | 30     | 18     | 4      | -      | 20     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|madgwick    | A*B''              | 30     | 18     | -      | -      | 0      | 0    | 2    | -    | -    | -     | 0    | 0    | 
|madgwick    | PCIN+A*B''         | 30     | 18     | -      | -      | 40     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|madgwick    | (not(PCIN+A*B''))' | 30     | 18     | -      | -      | 40     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|madgwick    | A'*B''             | 30     | 18     | -      | -      | 0      | 1    | 2    | -    | -    | -     | 0    | 0    | 
|madgwick    | A*B                | 30     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|madgwick    | A''*B''            | 30     | 18     | -      | -      | 33     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|madgwick    | (C+A*B')'          | 30     | 18     | 4      | -      | 33     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|madgwick    | A''*B''            | 30     | 18     | -      | -      | 33     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|madgwick    | A'*B''             | 30     | 18     | -      | -      | 40     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|madgwick    | not(PCIN+A:B+C)    | 30     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|madgwick    | (C+A'*B')'         | 30     | 18     | 8      | -      | 24     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|madgwick    | not(C+A*B)         | 30     | 5      | 48     | -      | 25     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|madgwick    | (C'+A*B)'          | 30     | 8      | 48     | -      | 35     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|madgwick    | (C+A*B')'          | 30     | 18     | 4      | -      | 20     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|madgwick    | A*B''              | 30     | 18     | -      | -      | 0      | 0    | 2    | -    | -    | -     | 0    | 0    | 
|madgwick    | PCIN+A*B''         | 30     | 18     | -      | -      | 40     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|madgwick    | (not(PCIN+A*B''))' | 30     | 18     | -      | -      | 40     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|madgwick    | A*B''              | 30     | 18     | -      | -      | 38     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|madgwick    | C+A'*B             | 30     | 18     | 48     | -      | 0      | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|madgwick    | A'*B''             | 30     | 18     | -      | -      | 40     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|madgwick    | not(PCIN+A:B)      | 30     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|madgwick    | (C+A'*B')'         | 30     | 18     | 8      | -      | 24     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|madgwick    | not(C+A*B)         | 30     | 5      | 48     | -      | 25     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|madgwick    | (C'+A*B)'          | 30     | 8      | 48     | -      | 35     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|madgwick    | (C+A*B')'          | 30     | 18     | 4      | -      | 20     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|madgwick    | A''*B''            | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 0    | 0    | 
|madgwick    | (C+A*B')'          | 30     | 18     | 4      | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|madgwick    | A*B''              | 30     | 18     | -      | -      | 33     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|madgwick    | (not(PCIN+A:B+C))' | 30     | 18     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|madgwick    | A*B''              | 30     | 18     | -      | -      | 38     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|madgwick    | C-(A'*B''+1)       | 30     | 18     | 48     | -      | 36     | 1    | 2    | 2    | -    | -     | 0    | 0    | 
|madgwick    | (C+A'*B')'         | 30     | 18     | 8      | -      | 24     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|madgwick    | A*B''              | 30     | 18     | -      | -      | 38     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|madgwick    | A*B''              | 30     | 18     | -      | -      | 38     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|madgwick    | not(C'+A*B)        | 30     | 5      | 48     | -      | 25     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|madgwick    | (C+A*B)'           | 30     | 8      | 48     | -      | 35     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|madgwick    | (C+A*B')'          | 30     | 18     | 4      | -      | 20     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|madgwick    | A*B                | 30     | 18     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|madgwick    | PCIN+A*B           | 30     | 18     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|madgwick    | (PCIN+A*B)'        | 30     | 18     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|madgwick    | A'*B'              | 30     | 18     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 0    | 
|madgwick    | PCIN+A'*B'         | 30     | 18     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 0    | 
|madgwick    | PCIN+A'*B'         | 30     | 18     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 0    | 
|madgwick    | (PCIN+A'*B')'      | 30     | 18     | -      | -      | 35     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|madgwick    | A*B                | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|madgwick    | PCIN+A*B           | 30     | 18     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|madgwick    | PCIN+A*B           | 30     | 18     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|madgwick    | (PCIN+A*B)'        | 30     | 18     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fastInvSqrt | A''*B'             | 15     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|fastInvSqrt | A*B'               | 17     | 16     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|fastInvSqrt | (PCIN>>17+A'*B)'   | 16     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|fastInvSqrt | A*B'               | 17     | 16     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|fastInvSqrt | (PCIN>>17+A*B')'   | 17     | 16     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fastInvSqrt | A''*B'             | 15     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|fastInvSqrt | A*B'               | 17     | 16     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|fastInvSqrt | (PCIN>>17+A'*B)'   | 16     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|fastInvSqrt | (A*B')'            | 17     | 16     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fastInvSqrt | A*B'               | 17     | 16     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|fastInvSqrt | (PCIN>>17+A*B')'   | 17     | 16     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fastInvSqrt | A''*B'             | 9      | 10     | -      | -      | 20     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|fastInvSqrt | (not(C+A*B'))'     | 20     | 10     | 13     | -      | 41     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|fastInvSqrt | A*B'               | 17     | 10     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|fastInvSqrt | (PCIN>>17+A*B')'   | 24     | 10     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
+------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |   204|
|2     |DSP48E1 |    75|
|23    |LUT1    |   310|
|24    |LUT2    |   155|
|25    |LUT3    |   215|
|26    |LUT4    |   304|
|27    |LUT5    |   354|
|28    |LUT6    |   714|
|29    |MUXF7   |     2|
|30    |FDRE    |   784|
|31    |FDSE    |     9|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:34 ; elapsed = 00:01:11 . Memory (MB): peak = 1550.867 ; gain = 735.895
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 292 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:01:07 . Memory (MB): peak = 1550.867 ; gain = 627.516
Synthesis Optimization Complete : Time (s): cpu = 00:00:34 ; elapsed = 00:01:11 . Memory (MB): peak = 1550.867 ; gain = 735.895
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 1562.918 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 281 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1566.586 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: f017dac9
INFO: [Common 17-83] Releasing license: Synthesis
195 Infos, 144 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:01:19 . Memory (MB): peak = 1566.586 ; gain = 1143.801
INFO: [Common 17-1381] The checkpoint 'C:/Dev/Madgwick_Quaternion_Filter_Unit/MQFU_MicroBlaze_SoC/MQFU_MicroBlaze_SoC.runs/MQFU_MicroBlaze_MQFU_AXI4_Lite_IP_0_0_synth_1/MQFU_MicroBlaze_MQFU_AXI4_Lite_IP_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP MQFU_MicroBlaze_MQFU_AXI4_Lite_IP_0_0, cache-ID = 36b203b31f82b692
INFO: [Coretcl 2-1174] Renamed 13 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Dev/Madgwick_Quaternion_Filter_Unit/MQFU_MicroBlaze_SoC/MQFU_MicroBlaze_SoC.runs/MQFU_MicroBlaze_MQFU_AXI4_Lite_IP_0_0_synth_1/MQFU_MicroBlaze_MQFU_AXI4_Lite_IP_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file MQFU_MicroBlaze_MQFU_AXI4_Lite_IP_0_0_utilization_synth.rpt -pb MQFU_MicroBlaze_MQFU_AXI4_Lite_IP_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Jan  4 18:23:33 2025...
