Time resolution is 1 ps
Test load...
Test load (2)...
Test hold...
Test (async) reset...
Note: SIMULATION ENDED
Time: 111 ns  Iteration: 0  Process: /basic_register_tb/STIM_PROC  File: /home/student/DO-2122/Labo_3/Labo_3/Labo_3.srcs/sim_1/imports/sources/basic_register_tb.vhd
