Analysis & Synthesis report for ARM
Tue May 31 02:09:47 2022
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. User-Specified and Inferred Latches
 10. Logic Cells Representing Combinational Loops
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Registers Added for RAM Pass-Through Logic
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for Memory:memory|altsyncram:mem_rtl_0|altsyncram_g8c1:auto_generated
 18. Parameter Settings for User Entity Instance: IF_Stage:if_stage|Register:PC_reg
 19. Parameter Settings for User Entity Instance: IF_Stage:if_stage|Mux2to1:mux32b
 20. Parameter Settings for User Entity Instance: ID_Stage:id_stage|Mux2to1:mux4b
 21. Parameter Settings for User Entity Instance: ID_Stage:id_stage|Mux2to1:mux9b
 22. Parameter Settings for User Entity Instance: EXE_Stage:exe_stage|Mux4to1:mux_rn
 23. Parameter Settings for User Entity Instance: EXE_Stage:exe_stage|Mux4to1:mux_rm
 24. Parameter Settings for User Entity Instance: WB_Stage:wb_stage|Mux2to1:mux32b
 25. Parameter Settings for Inferred Entity Instance: Memory:memory|altsyncram:mem_rtl_0
 26. altsyncram Parameter Settings by Entity Instance
 27. Port Connectivity Checks: "EXE_Stage:exe_stage|Mux4to1:mux_rm"
 28. Port Connectivity Checks: "EXE_Stage:exe_stage|Mux4to1:mux_rn"
 29. Port Connectivity Checks: "ID_Stage:id_stage|Mux2to1:mux9b"
 30. Elapsed Time Per Partition
 31. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue May 31 02:09:47 2022           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; ARM                                             ;
; Top-level Entity Name              ; ARM_cpu                                         ;
; Family                             ; Cyclone II                                      ;
; Total logic elements               ; 2,881                                           ;
;     Total combinational functions  ; 2,311                                           ;
;     Dedicated logic registers      ; 943                                             ;
; Total registers                    ; 943                                             ;
; Total pins                         ; 67                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 2,048                                           ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; ARM_cpu            ; ARM                ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-12        ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                 ;
+-----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path  ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                            ; Library ;
+-----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------+---------+
; ../Codes/Mux4to1.v                ; yes             ; User Verilog HDL File        ; D:/term8/Computer Architecture Lab/WORK/Arm-Architecture/Codes/Mux4to1.v                ;         ;
; ../Codes/Hazard_Detection_Unit2.v ; yes             ; User Verilog HDL File        ; D:/term8/Computer Architecture Lab/WORK/Arm-Architecture/Codes/Hazard_Detection_Unit2.v ;         ;
; ../Codes/Fowarding_Unit.v         ; yes             ; User Verilog HDL File        ; D:/term8/Computer Architecture Lab/WORK/Arm-Architecture/Codes/Fowarding_Unit.v         ;         ;
; ../Codes/Status_Reg.v             ; yes             ; User Verilog HDL File        ; D:/term8/Computer Architecture Lab/WORK/Arm-Architecture/Codes/Status_Reg.v             ;         ;
; ../Codes/ARM_cpu.v                ; yes             ; User Verilog HDL File        ; D:/term8/Computer Architecture Lab/WORK/Arm-Architecture/Codes/ARM_cpu.v                ;         ;
; ../Codes/WB_Stage.v               ; yes             ; User Verilog HDL File        ; D:/term8/Computer Architecture Lab/WORK/Arm-Architecture/Codes/WB_Stage.v               ;         ;
; ../Codes/Val2_Ganerator.v         ; yes             ; User Verilog HDL File        ; D:/term8/Computer Architecture Lab/WORK/Arm-Architecture/Codes/Val2_Ganerator.v         ;         ;
; ../Codes/RegisterFile.v           ; yes             ; User Verilog HDL File        ; D:/term8/Computer Architecture Lab/WORK/Arm-Architecture/Codes/RegisterFile.v           ;         ;
; ../Codes/Register.v               ; yes             ; User Verilog HDL File        ; D:/term8/Computer Architecture Lab/WORK/Arm-Architecture/Codes/Register.v               ;         ;
; ../Codes/Mux2to1.v                ; yes             ; User Verilog HDL File        ; D:/term8/Computer Architecture Lab/WORK/Arm-Architecture/Codes/Mux2to1.v                ;         ;
; ../Codes/Memory.v                 ; yes             ; User Verilog HDL File        ; D:/term8/Computer Architecture Lab/WORK/Arm-Architecture/Codes/Memory.v                 ;         ;
; ../Codes/MEM_Stage_Reg.v          ; yes             ; User Verilog HDL File        ; D:/term8/Computer Architecture Lab/WORK/Arm-Architecture/Codes/MEM_Stage_Reg.v          ;         ;
; ../Codes/InstMemory.v             ; yes             ; User Verilog HDL File        ; D:/term8/Computer Architecture Lab/WORK/Arm-Architecture/Codes/InstMemory.v             ;         ;
; ../Codes/IF_Stage_Reg.v           ; yes             ; User Verilog HDL File        ; D:/term8/Computer Architecture Lab/WORK/Arm-Architecture/Codes/IF_Stage_Reg.v           ;         ;
; ../Codes/IF_Stage.v               ; yes             ; User Verilog HDL File        ; D:/term8/Computer Architecture Lab/WORK/Arm-Architecture/Codes/IF_Stage.v               ;         ;
; ../Codes/ID_Stage_Reg.v           ; yes             ; User Verilog HDL File        ; D:/term8/Computer Architecture Lab/WORK/Arm-Architecture/Codes/ID_Stage_Reg.v           ;         ;
; ../Codes/ID_Stage.v               ; yes             ; User Verilog HDL File        ; D:/term8/Computer Architecture Lab/WORK/Arm-Architecture/Codes/ID_Stage.v               ;         ;
; ../Codes/Hazard_Detection_Unit.v  ; yes             ; User Verilog HDL File        ; D:/term8/Computer Architecture Lab/WORK/Arm-Architecture/Codes/Hazard_Detection_Unit.v  ;         ;
; ../Codes/EXE_Stage_Reg.v          ; yes             ; User Verilog HDL File        ; D:/term8/Computer Architecture Lab/WORK/Arm-Architecture/Codes/EXE_Stage_Reg.v          ;         ;
; ../Codes/EXE_Stage.v              ; yes             ; User Verilog HDL File        ; D:/term8/Computer Architecture Lab/WORK/Arm-Architecture/Codes/EXE_Stage.v              ;         ;
; ../Codes/ControlUnit.v            ; yes             ; User Verilog HDL File        ; D:/term8/Computer Architecture Lab/WORK/Arm-Architecture/Codes/ControlUnit.v            ;         ;
; ../Codes/ConditionCheck.v         ; yes             ; User Verilog HDL File        ; D:/term8/Computer Architecture Lab/WORK/Arm-Architecture/Codes/ConditionCheck.v         ;         ;
; ../Codes/ALU.v                    ; yes             ; User Verilog HDL File        ; D:/term8/Computer Architecture Lab/WORK/Arm-Architecture/Codes/ALU.v                    ;         ;
; altsyncram.tdf                    ; yes             ; Megafunction                 ; e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf                        ;         ;
; stratix_ram_block.inc             ; yes             ; Megafunction                 ; e:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc                 ;         ;
; lpm_mux.inc                       ; yes             ; Megafunction                 ; e:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc                           ;         ;
; lpm_decode.inc                    ; yes             ; Megafunction                 ; e:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc                        ;         ;
; aglobal130.inc                    ; yes             ; Megafunction                 ; e:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc                        ;         ;
; a_rdenreg.inc                     ; yes             ; Megafunction                 ; e:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc                         ;         ;
; altrom.inc                        ; yes             ; Megafunction                 ; e:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc                            ;         ;
; altram.inc                        ; yes             ; Megafunction                 ; e:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc                            ;         ;
; altdpram.inc                      ; yes             ; Megafunction                 ; e:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc                          ;         ;
; db/altsyncram_g8c1.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/term8/Computer Architecture Lab/WORK/Arm-Architecture/Quartus/db/altsyncram_g8c1.tdf ;         ;
+-----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimated Total logic elements              ; 2,881 ;
;                                             ;       ;
; Total combinational functions               ; 2311  ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 1475  ;
;     -- 3 input functions                    ; 575   ;
;     -- <=2 input functions                  ; 261   ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 2212  ;
;     -- arithmetic mode                      ; 99    ;
;                                             ;       ;
; Total registers                             ; 943   ;
;     -- Dedicated logic registers            ; 943   ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 67    ;
; Total memory bits                           ; 2048  ;
; Embedded Multiplier 9-bit elements          ; 0     ;
; Maximum fan-out node                        ; clk   ;
; Maximum fan-out                             ; 975   ;
; Total fan-out                               ; 12183 ;
; Average fan-out                             ; 3.63  ;
+---------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                               ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                        ; Library Name ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------+--------------+
; |ARM_cpu                                  ; 2311 (8)          ; 943 (0)      ; 2048        ; 0            ; 0       ; 0         ; 67   ; 0            ; |ARM_cpu                                                                   ; work         ;
;    |EXE_Stage:exe_stage|                  ; 1225 (70)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM_cpu|EXE_Stage:exe_stage                                               ; work         ;
;       |ALU:alu_unit|                      ; 460 (460)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM_cpu|EXE_Stage:exe_stage|ALU:alu_unit                                  ; work         ;
;       |Mux4to1:mux_rm|                    ; 103 (103)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM_cpu|EXE_Stage:exe_stage|Mux4to1:mux_rm                                ; work         ;
;       |Mux4to1:mux_rn|                    ; 70 (70)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM_cpu|EXE_Stage:exe_stage|Mux4to1:mux_rn                                ; work         ;
;       |Val2_Generator:val2_gen|           ; 522 (522)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM_cpu|EXE_Stage:exe_stage|Val2_Generator:val2_gen                       ; work         ;
;    |EXE_Stage_Reg:exe_stage_reg|          ; 0 (0)             ; 71 (71)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM_cpu|EXE_Stage_Reg:exe_stage_reg                                       ; work         ;
;    |Hazard_Detection_Unit:hazard_unit1|   ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM_cpu|Hazard_Detection_Unit:hazard_unit1                                ; work         ;
;    |ID_Stage:id_stage|                    ; 83 (1)            ; 512 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM_cpu|ID_Stage:id_stage                                                 ; work         ;
;       |ConditionCheck:condition_check|    ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM_cpu|ID_Stage:id_stage|ConditionCheck:condition_check                  ; work         ;
;       |ControlUnit:control_unit|          ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM_cpu|ID_Stage:id_stage|ControlUnit:control_unit                        ; work         ;
;       |Mux2to1:mux4b|                     ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM_cpu|ID_Stage:id_stage|Mux2to1:mux4b                                   ; work         ;
;       |Mux2to1:mux9b|                     ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM_cpu|ID_Stage:id_stage|Mux2to1:mux9b                                   ; work         ;
;       |RegisterFile:reg_file|             ; 60 (60)           ; 512 (512)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM_cpu|ID_Stage:id_stage|RegisterFile:reg_file                           ; work         ;
;    |ID_Stage_Reg:id_stage_reg|            ; 701 (701)         ; 126 (126)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM_cpu|ID_Stage_Reg:id_stage_reg                                         ; work         ;
;    |IF_Stage:if_stage|                    ; 158 (0)           ; 30 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM_cpu|IF_Stage:if_stage                                                 ; work         ;
;       |InstMemory:InstMem|                ; 128 (128)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM_cpu|IF_Stage:if_stage|InstMemory:InstMem                              ; work         ;
;       |Register:PC_reg|                   ; 30 (30)           ; 30 (30)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM_cpu|IF_Stage:if_stage|Register:PC_reg                                 ; work         ;
;    |IF_Stage_Reg:if_stage_reg|            ; 60 (60)           ; 59 (59)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM_cpu|IF_Stage_Reg:if_stage_reg                                         ; work         ;
;    |MEM_Stage_Reg:memory_stage_reg|       ; 32 (32)           ; 70 (70)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM_cpu|MEM_Stage_Reg:memory_stage_reg                                    ; work         ;
;    |Memory:memory|                        ; 6 (6)             ; 72 (72)      ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM_cpu|Memory:memory                                                     ; work         ;
;       |altsyncram:mem_rtl_0|              ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM_cpu|Memory:memory|altsyncram:mem_rtl_0                                ; work         ;
;          |altsyncram_g8c1:auto_generated| ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM_cpu|Memory:memory|altsyncram:mem_rtl_0|altsyncram_g8c1:auto_generated ; work         ;
;    |Status_Reg:st_reg|                    ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM_cpu|Status_Reg:st_reg                                                 ; work         ;
;    |WB_Stage:wb_stage|                    ; 32 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM_cpu|WB_Stage:wb_stage                                                 ; work         ;
;       |Mux2to1:mux32b|                    ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM_cpu|WB_Stage:wb_stage|Mux2to1:mux32b                                  ; work         ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                 ;
+------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                         ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Memory:memory|altsyncram:mem_rtl_0|altsyncram_g8c1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; 2048 ; None ;
+------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                  ;
+------------------------------------------------------+------------------------------------------------------+------------------------+
; Latch Name                                           ; Latch Enable Signal                                  ; Free of Timing Hazards ;
+------------------------------------------------------+------------------------------------------------------+------------------------+
; EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[31] ; EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[31] ; yes                    ;
; EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[30] ; EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[31] ; yes                    ;
; EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[29] ; EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[31] ; yes                    ;
; EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[28] ; EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[31] ; yes                    ;
; EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[27] ; EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[31] ; yes                    ;
; EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[26] ; EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[31] ; yes                    ;
; EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[25] ; EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[31] ; yes                    ;
; EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[24] ; EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[31] ; yes                    ;
; EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[23] ; EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[31] ; yes                    ;
; EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[22] ; EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[31] ; yes                    ;
; EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[21] ; EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[31] ; yes                    ;
; EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[20] ; EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[31] ; yes                    ;
; EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[19] ; EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[31] ; yes                    ;
; EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[18] ; EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[31] ; yes                    ;
; EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[17] ; EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[31] ; yes                    ;
; EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[16] ; EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[31] ; yes                    ;
; EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[15] ; EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[31] ; yes                    ;
; EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[14] ; EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[31] ; yes                    ;
; EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[13] ; EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[31] ; yes                    ;
; EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[12] ; EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[31] ; yes                    ;
; EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[11] ; EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[31] ; yes                    ;
; EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[10] ; EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[31] ; yes                    ;
; EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[9]  ; EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[31] ; yes                    ;
; EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[8]  ; EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[31] ; yes                    ;
; EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[7]  ; EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[31] ; yes                    ;
; EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[6]  ; EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[31] ; yes                    ;
; EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[5]  ; EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[31] ; yes                    ;
; EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[4]  ; EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[31] ; yes                    ;
; EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[3]  ; EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[31] ; yes                    ;
; EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[2]  ; EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[31] ; yes                    ;
; EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[1]  ; EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[31] ; yes                    ;
; EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[0]  ; EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[31] ; yes                    ;
; Number of user-specified and inferred latches = 32   ;                                                      ;                        ;
+------------------------------------------------------+------------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------------+
; Logic Cells Representing Combinational Loops               ;
+--------------------------------------------------------+---+
; Logic Cell Name                                        ;   ;
+--------------------------------------------------------+---+
; hazard~0                                               ;   ;
; Number of logic cells representing combinational loops ; 1 ;
+--------------------------------------------------------+---+
Note: All cells listed above may not be present at the end of synthesis due to various synthesis optimizations.


+----------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                       ;
+------------------------------------------------+---------------------------------------------------------+
; Register name                                  ; Reason for Removal                                      ;
+------------------------------------------------+---------------------------------------------------------+
; Status_Reg:st_reg|d_out[1]                     ; Stuck at GND due to stuck port data_in                  ;
; ID_Stage_Reg:id_stage_reg|status_reg[1]        ; Stuck at GND due to stuck port data_in                  ;
; ID_Stage_Reg:id_stage_reg|signed_imm_24[7..23] ; Merged with ID_Stage_Reg:id_stage_reg|shift_operand[7]  ;
; ID_Stage_Reg:id_stage_reg|signed_imm_24[6]     ; Merged with ID_Stage_Reg:id_stage_reg|shift_operand[6]  ;
; ID_Stage_Reg:id_stage_reg|signed_imm_24[5]     ; Merged with ID_Stage_Reg:id_stage_reg|shift_operand[5]  ;
; ID_Stage_Reg:id_stage_reg|signed_imm_24[4]     ; Merged with ID_Stage_Reg:id_stage_reg|shift_operand[4]  ;
; ID_Stage_Reg:id_stage_reg|signed_imm_24[3]     ; Merged with ID_Stage_Reg:id_stage_reg|shift_operand[3]  ;
; ID_Stage_Reg:id_stage_reg|signed_imm_24[2]     ; Merged with ID_Stage_Reg:id_stage_reg|shift_operand[2]  ;
; ID_Stage_Reg:id_stage_reg|signed_imm_24[1]     ; Merged with ID_Stage_Reg:id_stage_reg|shift_operand[1]  ;
; ID_Stage_Reg:id_stage_reg|signed_imm_24[0]     ; Merged with ID_Stage_Reg:id_stage_reg|shift_operand[0]  ;
; ID_Stage_Reg:id_stage_reg|pc[1]                ; Merged with ID_Stage_Reg:id_stage_reg|pc[0]             ;
; IF_Stage_Reg:if_stage_reg|PC[1]                ; Merged with IF_Stage_Reg:if_stage_reg|PC[0]             ;
; IF_Stage:if_stage|Register:PC_reg|d_out[1]     ; Merged with IF_Stage:if_stage|Register:PC_reg|d_out[0]  ;
; IF_Stage_Reg:if_stage_reg|PC[0]                ; Stuck at GND due to stuck port data_in                  ;
; ID_Stage_Reg:id_stage_reg|pc[0]                ; Stuck at GND due to stuck port data_in                  ;
; IF_Stage:if_stage|Register:PC_reg|d_out[0]     ; Stuck at GND due to stuck port data_in                  ;
; Memory:memory|mem_rtl_0_bypass[2]              ; Merged with EXE_Stage_Reg:exe_stage_reg|alu_res[2]      ;
; Memory:memory|mem_rtl_0_bypass[4]              ; Merged with EXE_Stage_Reg:exe_stage_reg|alu_res[3]      ;
; Memory:memory|mem_rtl_0_bypass[6]              ; Merged with EXE_Stage_Reg:exe_stage_reg|alu_res[4]      ;
; Memory:memory|mem_rtl_0_bypass[8]              ; Merged with EXE_Stage_Reg:exe_stage_reg|alu_res[5]      ;
; Memory:memory|mem_rtl_0_bypass[10]             ; Merged with EXE_Stage_Reg:exe_stage_reg|alu_res[6]      ;
; Memory:memory|mem_rtl_0_bypass[12]             ; Merged with EXE_Stage_Reg:exe_stage_reg|alu_res[7]      ;
; IF_Stage_Reg:if_stage_reg|Inst[10]             ; Merged with IF_Stage_Reg:if_stage_reg|Inst[27]          ;
; IF_Stage_Reg:if_stage_reg|Inst[7]              ; Merged with IF_Stage_Reg:if_stage_reg|Inst[5]           ;
; IF_Stage_Reg:if_stage_reg|Inst[9]              ; Merged with IF_Stage_Reg:if_stage_reg|Inst[11]          ;
; ID_Stage_Reg:id_stage_reg|shift_operand[7]     ; Merged with ID_Stage_Reg:id_stage_reg|shift_operand[5]  ;
; ID_Stage_Reg:id_stage_reg|shift_operand[9]     ; Merged with ID_Stage_Reg:id_stage_reg|shift_operand[11] ;
; Total Number of Removed Registers = 43         ;                                                         ;
+------------------------------------------------+---------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                              ;
+---------------------------------+---------------------------+--------------------------------------------+
; Register name                   ; Reason for Removal        ; Registers Removed due to This Register     ;
+---------------------------------+---------------------------+--------------------------------------------+
; Status_Reg:st_reg|d_out[1]      ; Stuck at GND              ; ID_Stage_Reg:id_stage_reg|status_reg[1],   ;
;                                 ; due to stuck port data_in ; IF_Stage:if_stage|Register:PC_reg|d_out[0] ;
; IF_Stage_Reg:if_stage_reg|PC[0] ; Stuck at GND              ; ID_Stage_Reg:id_stage_reg|pc[0]            ;
;                                 ; due to stuck port data_in ;                                            ;
+---------------------------------+---------------------------+--------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 943   ;
; Number of registers using Synchronous Clear  ; 98    ;
; Number of registers using Synchronous Load   ; 32    ;
; Number of registers using Asynchronous Clear ; 840   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 636   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------+
; Inverted Register Statistics                                           ;
+--------------------------------------------------------------+---------+
; Inverted Register                                            ; Fan out ;
+--------------------------------------------------------------+---------+
; ID_Stage:id_stage|RegisterFile:reg_file|register_file[9][3]  ; 2       ;
; ID_Stage:id_stage|RegisterFile:reg_file|register_file[10][3] ; 2       ;
; ID_Stage:id_stage|RegisterFile:reg_file|register_file[8][3]  ; 2       ;
; ID_Stage:id_stage|RegisterFile:reg_file|register_file[11][3] ; 2       ;
; ID_Stage:id_stage|RegisterFile:reg_file|register_file[14][3] ; 2       ;
; ID_Stage:id_stage|RegisterFile:reg_file|register_file[13][3] ; 2       ;
; ID_Stage:id_stage|RegisterFile:reg_file|register_file[12][3] ; 2       ;
; ID_Stage:id_stage|RegisterFile:reg_file|register_file[5][2]  ; 2       ;
; ID_Stage:id_stage|RegisterFile:reg_file|register_file[6][2]  ; 2       ;
; ID_Stage:id_stage|RegisterFile:reg_file|register_file[4][2]  ; 2       ;
; ID_Stage:id_stage|RegisterFile:reg_file|register_file[7][2]  ; 2       ;
; ID_Stage:id_stage|RegisterFile:reg_file|register_file[13][2] ; 2       ;
; ID_Stage:id_stage|RegisterFile:reg_file|register_file[14][2] ; 2       ;
; ID_Stage:id_stage|RegisterFile:reg_file|register_file[12][2] ; 2       ;
; ID_Stage:id_stage|RegisterFile:reg_file|register_file[10][1] ; 2       ;
; ID_Stage:id_stage|RegisterFile:reg_file|register_file[6][1]  ; 2       ;
; ID_Stage:id_stage|RegisterFile:reg_file|register_file[2][1]  ; 2       ;
; ID_Stage:id_stage|RegisterFile:reg_file|register_file[14][1] ; 2       ;
; ID_Stage:id_stage|RegisterFile:reg_file|register_file[7][1]  ; 2       ;
; ID_Stage:id_stage|RegisterFile:reg_file|register_file[11][1] ; 2       ;
; ID_Stage:id_stage|RegisterFile:reg_file|register_file[3][1]  ; 2       ;
; ID_Stage:id_stage|RegisterFile:reg_file|register_file[9][0]  ; 2       ;
; ID_Stage:id_stage|RegisterFile:reg_file|register_file[5][0]  ; 2       ;
; ID_Stage:id_stage|RegisterFile:reg_file|register_file[1][0]  ; 2       ;
; ID_Stage:id_stage|RegisterFile:reg_file|register_file[13][0] ; 2       ;
; ID_Stage:id_stage|RegisterFile:reg_file|register_file[11][0] ; 2       ;
; ID_Stage:id_stage|RegisterFile:reg_file|register_file[7][0]  ; 2       ;
; ID_Stage:id_stage|RegisterFile:reg_file|register_file[3][0]  ; 2       ;
; Total number of inverted registers = 28                      ;         ;
+--------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                   ;
+------------------------------------+-------------------------+
; Register Name                      ; RAM Name                ;
+------------------------------------+-------------------------+
; Memory:memory|mem_rtl_0_bypass[0]  ; Memory:memory|mem_rtl_0 ;
; Memory:memory|mem_rtl_0_bypass[1]  ; Memory:memory|mem_rtl_0 ;
; Memory:memory|mem_rtl_0_bypass[2]  ; Memory:memory|mem_rtl_0 ;
; Memory:memory|mem_rtl_0_bypass[3]  ; Memory:memory|mem_rtl_0 ;
; Memory:memory|mem_rtl_0_bypass[4]  ; Memory:memory|mem_rtl_0 ;
; Memory:memory|mem_rtl_0_bypass[5]  ; Memory:memory|mem_rtl_0 ;
; Memory:memory|mem_rtl_0_bypass[6]  ; Memory:memory|mem_rtl_0 ;
; Memory:memory|mem_rtl_0_bypass[7]  ; Memory:memory|mem_rtl_0 ;
; Memory:memory|mem_rtl_0_bypass[8]  ; Memory:memory|mem_rtl_0 ;
; Memory:memory|mem_rtl_0_bypass[9]  ; Memory:memory|mem_rtl_0 ;
; Memory:memory|mem_rtl_0_bypass[10] ; Memory:memory|mem_rtl_0 ;
; Memory:memory|mem_rtl_0_bypass[11] ; Memory:memory|mem_rtl_0 ;
; Memory:memory|mem_rtl_0_bypass[12] ; Memory:memory|mem_rtl_0 ;
; Memory:memory|mem_rtl_0_bypass[13] ; Memory:memory|mem_rtl_0 ;
; Memory:memory|mem_rtl_0_bypass[14] ; Memory:memory|mem_rtl_0 ;
; Memory:memory|mem_rtl_0_bypass[15] ; Memory:memory|mem_rtl_0 ;
; Memory:memory|mem_rtl_0_bypass[16] ; Memory:memory|mem_rtl_0 ;
; Memory:memory|mem_rtl_0_bypass[17] ; Memory:memory|mem_rtl_0 ;
; Memory:memory|mem_rtl_0_bypass[18] ; Memory:memory|mem_rtl_0 ;
; Memory:memory|mem_rtl_0_bypass[19] ; Memory:memory|mem_rtl_0 ;
; Memory:memory|mem_rtl_0_bypass[20] ; Memory:memory|mem_rtl_0 ;
; Memory:memory|mem_rtl_0_bypass[21] ; Memory:memory|mem_rtl_0 ;
; Memory:memory|mem_rtl_0_bypass[22] ; Memory:memory|mem_rtl_0 ;
; Memory:memory|mem_rtl_0_bypass[23] ; Memory:memory|mem_rtl_0 ;
; Memory:memory|mem_rtl_0_bypass[24] ; Memory:memory|mem_rtl_0 ;
; Memory:memory|mem_rtl_0_bypass[25] ; Memory:memory|mem_rtl_0 ;
; Memory:memory|mem_rtl_0_bypass[26] ; Memory:memory|mem_rtl_0 ;
; Memory:memory|mem_rtl_0_bypass[27] ; Memory:memory|mem_rtl_0 ;
; Memory:memory|mem_rtl_0_bypass[28] ; Memory:memory|mem_rtl_0 ;
; Memory:memory|mem_rtl_0_bypass[29] ; Memory:memory|mem_rtl_0 ;
; Memory:memory|mem_rtl_0_bypass[30] ; Memory:memory|mem_rtl_0 ;
; Memory:memory|mem_rtl_0_bypass[31] ; Memory:memory|mem_rtl_0 ;
; Memory:memory|mem_rtl_0_bypass[32] ; Memory:memory|mem_rtl_0 ;
; Memory:memory|mem_rtl_0_bypass[33] ; Memory:memory|mem_rtl_0 ;
; Memory:memory|mem_rtl_0_bypass[34] ; Memory:memory|mem_rtl_0 ;
; Memory:memory|mem_rtl_0_bypass[35] ; Memory:memory|mem_rtl_0 ;
; Memory:memory|mem_rtl_0_bypass[36] ; Memory:memory|mem_rtl_0 ;
; Memory:memory|mem_rtl_0_bypass[37] ; Memory:memory|mem_rtl_0 ;
; Memory:memory|mem_rtl_0_bypass[38] ; Memory:memory|mem_rtl_0 ;
; Memory:memory|mem_rtl_0_bypass[39] ; Memory:memory|mem_rtl_0 ;
; Memory:memory|mem_rtl_0_bypass[40] ; Memory:memory|mem_rtl_0 ;
; Memory:memory|mem_rtl_0_bypass[41] ; Memory:memory|mem_rtl_0 ;
; Memory:memory|mem_rtl_0_bypass[42] ; Memory:memory|mem_rtl_0 ;
; Memory:memory|mem_rtl_0_bypass[43] ; Memory:memory|mem_rtl_0 ;
; Memory:memory|mem_rtl_0_bypass[44] ; Memory:memory|mem_rtl_0 ;
+------------------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------+
; 3:1                ; 63 bits   ; 126 LEs       ; 63 LEs               ; 63 LEs                 ; Yes        ; |ARM_cpu|IF_Stage_Reg:if_stage_reg|Inst[8]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |ARM_cpu|ID_Stage_Reg:id_stage_reg|mem_r_en                   ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |ARM_cpu|MEM_Stage_Reg:memory_stage_reg|mem_val_out[22]       ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ARM_cpu|ID_Stage_Reg:id_stage_reg|exe_cmd[3]                 ;
; 17:1               ; 32 bits   ; 352 LEs       ; 352 LEs              ; 0 LEs                  ; Yes        ; |ARM_cpu|ID_Stage_Reg:id_stage_reg|val_rn[24]                 ;
; 17:1               ; 32 bits   ; 352 LEs       ; 352 LEs              ; 0 LEs                  ; Yes        ; |ARM_cpu|ID_Stage_Reg:id_stage_reg|val_rm[7]                  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |ARM_cpu|EXE_Stage:exe_stage|Mux4to1:mux_rn|y[25]             ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |ARM_cpu|EXE_Stage:exe_stage|Mux4to1:mux_rm|y[21]             ;
; 9:1                ; 14 bits   ; 84 LEs        ; 56 LEs               ; 28 LEs                 ; No         ; |ARM_cpu|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[1]  ;
; 12:1               ; 31 bits   ; 248 LEs       ; 186 LEs              ; 62 LEs                 ; No         ; |ARM_cpu|EXE_Stage:exe_stage|ALU:alu_unit|Mux6                ;
; 10:1               ; 7 bits    ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; No         ; |ARM_cpu|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[23] ;
; 11:1               ; 4 bits    ; 28 LEs        ; 24 LEs               ; 4 LEs                  ; No         ; |ARM_cpu|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[24] ;
; 3:1                ; 31 bits   ; 62 LEs        ; 31 LEs               ; 31 LEs                 ; No         ; |ARM_cpu|EXE_Stage:exe_stage|ALU:alu_unit|Add2                ;
; 3:1                ; 31 bits   ; 62 LEs        ; 31 LEs               ; 31 LEs                 ; No         ; |ARM_cpu|EXE_Stage:exe_stage|ALU:alu_unit|Add2                ;
; 12:1               ; 2 bits    ; 16 LEs        ; 14 LEs               ; 2 LEs                  ; No         ; |ARM_cpu|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[29] ;
; 13:1               ; 2 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |ARM_cpu|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[31] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Source assignments for Memory:memory|altsyncram:mem_rtl_0|altsyncram_g8c1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------+
; Assignment                      ; Value              ; From ; To                         ;
+---------------------------------+--------------------+------+----------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                          ;
+---------------------------------+--------------------+------+----------------------------+


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IF_Stage:if_stage|Register:PC_reg ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; N              ; 32    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IF_Stage:if_stage|Mux2to1:mux32b ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; N              ; 32    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ID_Stage:id_stage|Mux2to1:mux4b ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; N              ; 4     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ID_Stage:id_stage|Mux2to1:mux9b ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; N              ; 9     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: EXE_Stage:exe_stage|Mux4to1:mux_rn ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; N              ; 32    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: EXE_Stage:exe_stage|Mux4to1:mux_rm ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; N              ; 32    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: WB_Stage:wb_stage|Mux2to1:mux32b ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; N              ; 32    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Memory:memory|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+-------------------------+
; Parameter Name                     ; Value                ; Type                    ;
+------------------------------------+----------------------+-------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                 ;
; WIDTH_A                            ; 32                   ; Untyped                 ;
; WIDTHAD_A                          ; 6                    ; Untyped                 ;
; NUMWORDS_A                         ; 64                   ; Untyped                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WIDTH_B                            ; 32                   ; Untyped                 ;
; WIDTHAD_B                          ; 6                    ; Untyped                 ;
; NUMWORDS_B                         ; 64                   ; Untyped                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                 ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                 ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                 ;
; CBXI_PARAMETER                     ; altsyncram_g8c1      ; Untyped                 ;
+------------------------------------+----------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                               ;
+-------------------------------------------+------------------------------------+
; Name                                      ; Value                              ;
+-------------------------------------------+------------------------------------+
; Number of entity instances                ; 1                                  ;
; Entity Instance                           ; Memory:memory|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                          ;
;     -- WIDTH_A                            ; 32                                 ;
;     -- NUMWORDS_A                         ; 64                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                       ;
;     -- WIDTH_B                            ; 32                                 ;
;     -- NUMWORDS_B                         ; 64                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                          ;
+-------------------------------------------+------------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "EXE_Stage:exe_stage|Mux4to1:mux_rm" ;
+------+-------+----------+--------------------------------------+
; Port ; Type  ; Severity ; Details                              ;
+------+-------+----------+--------------------------------------+
; i3   ; Input ; Info     ; Explicitly unconnected               ;
+------+-------+----------+--------------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "EXE_Stage:exe_stage|Mux4to1:mux_rn" ;
+------+-------+----------+--------------------------------------+
; Port ; Type  ; Severity ; Details                              ;
+------+-------+----------+--------------------------------------+
; i3   ; Input ; Info     ; Explicitly unconnected               ;
+------+-------+----------+--------------------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "ID_Stage:id_stage|Mux2to1:mux9b" ;
+------+-------+----------+-----------------------------------+
; Port ; Type  ; Severity ; Details                           ;
+------+-------+----------+-----------------------------------+
; i1   ; Input ; Info     ; Stuck at GND                      ;
+------+-------+----------+-----------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:57     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue May 31 02:06:01 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ARM -c ARM
Info (11104): Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file /term8/computer architecture lab/work/arm-architecture/codes/mux4to1.v
    Info (12023): Found entity 1: Mux4to1
Info (12021): Found 1 design units, including 1 entities, in source file /term8/computer architecture lab/work/arm-architecture/codes/hazard_detection_unit2.v
    Info (12023): Found entity 1: Hazard_Detection_Unit2
Info (12021): Found 1 design units, including 1 entities, in source file /term8/computer architecture lab/work/arm-architecture/codes/fowarding_unit.v
    Info (12023): Found entity 1: Forwarding_Unit
Info (12021): Found 1 design units, including 1 entities, in source file /term8/computer architecture lab/work/arm-architecture/codes/status_reg.v
    Info (12023): Found entity 1: Status_Reg
Info (12021): Found 1 design units, including 1 entities, in source file /term8/computer architecture lab/work/arm-architecture/codes/arm_cpu.v
    Info (12023): Found entity 1: ARM_cpu
Info (12021): Found 1 design units, including 1 entities, in source file /term8/computer architecture lab/work/arm-architecture/codes/wb_stage.v
    Info (12023): Found entity 1: WB_Stage
Info (12021): Found 1 design units, including 1 entities, in source file /term8/computer architecture lab/work/arm-architecture/codes/val2_ganerator.v
    Info (12023): Found entity 1: Val2_Generator
Warning (12019): Can't analyze file -- file ../Codes/Test_Bench.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file /term8/computer architecture lab/work/arm-architecture/codes/registerfile.v
    Info (12023): Found entity 1: RegisterFile
Info (12021): Found 1 design units, including 1 entities, in source file /term8/computer architecture lab/work/arm-architecture/codes/register.v
    Info (12023): Found entity 1: Register
Info (12021): Found 1 design units, including 1 entities, in source file /term8/computer architecture lab/work/arm-architecture/codes/mux2to1.v
    Info (12023): Found entity 1: Mux2to1
Info (12021): Found 1 design units, including 1 entities, in source file /term8/computer architecture lab/work/arm-architecture/codes/memory.v
    Info (12023): Found entity 1: Memory
Info (12021): Found 1 design units, including 1 entities, in source file /term8/computer architecture lab/work/arm-architecture/codes/mem_stage_reg.v
    Info (12023): Found entity 1: MEM_Stage_Reg
Info (12021): Found 1 design units, including 1 entities, in source file /term8/computer architecture lab/work/arm-architecture/codes/instmemory.v
    Info (12023): Found entity 1: InstMemory
Info (12021): Found 1 design units, including 1 entities, in source file /term8/computer architecture lab/work/arm-architecture/codes/if_stage_reg.v
    Info (12023): Found entity 1: IF_Stage_Reg
Info (12021): Found 1 design units, including 1 entities, in source file /term8/computer architecture lab/work/arm-architecture/codes/if_stage.v
    Info (12023): Found entity 1: IF_Stage
Info (12021): Found 1 design units, including 1 entities, in source file /term8/computer architecture lab/work/arm-architecture/codes/id_stage_reg.v
    Info (12023): Found entity 1: ID_Stage_Reg
Info (12021): Found 1 design units, including 1 entities, in source file /term8/computer architecture lab/work/arm-architecture/codes/id_stage.v
    Info (12023): Found entity 1: ID_Stage
Info (12021): Found 1 design units, including 1 entities, in source file /term8/computer architecture lab/work/arm-architecture/codes/hazard_detection_unit.v
    Info (12023): Found entity 1: Hazard_Detection_Unit
Info (12021): Found 1 design units, including 1 entities, in source file /term8/computer architecture lab/work/arm-architecture/codes/exe_stage_reg.v
    Info (12023): Found entity 1: EXE_Stage_Reg
Info (12021): Found 1 design units, including 1 entities, in source file /term8/computer architecture lab/work/arm-architecture/codes/exe_stage.v
    Info (12023): Found entity 1: EXE_Stage
Info (12021): Found 1 design units, including 1 entities, in source file /term8/computer architecture lab/work/arm-architecture/codes/controlunit.v
    Info (12023): Found entity 1: ControlUnit
Info (12021): Found 1 design units, including 1 entities, in source file /term8/computer architecture lab/work/arm-architecture/codes/conditioncheck.v
    Info (12023): Found entity 1: ConditionCheck
Info (12021): Found 1 design units, including 1 entities, in source file /term8/computer architecture lab/work/arm-architecture/codes/alu.v
    Info (12023): Found entity 1: ALU
Info (12127): Elaborating entity "ARM_cpu" for the top level hierarchy
Info (12128): Elaborating entity "IF_Stage" for hierarchy "IF_Stage:if_stage"
Info (12128): Elaborating entity "Register" for hierarchy "IF_Stage:if_stage|Register:PC_reg"
Info (12128): Elaborating entity "Mux2to1" for hierarchy "IF_Stage:if_stage|Mux2to1:mux32b"
Info (12128): Elaborating entity "InstMemory" for hierarchy "IF_Stage:if_stage|InstMemory:InstMem"
Warning (10030): Net "mem.data_a" at InstMemory.v(8) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "mem.waddr_a" at InstMemory.v(8) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "mem.we_a" at InstMemory.v(8) has no driver or initial value, using a default initial value '0'
Info (12128): Elaborating entity "IF_Stage_Reg" for hierarchy "IF_Stage_Reg:if_stage_reg"
Info (12128): Elaborating entity "ID_Stage" for hierarchy "ID_Stage:id_stage"
Info (12128): Elaborating entity "Mux2to1" for hierarchy "ID_Stage:id_stage|Mux2to1:mux4b"
Info (12128): Elaborating entity "Mux2to1" for hierarchy "ID_Stage:id_stage|Mux2to1:mux9b"
Info (12128): Elaborating entity "ControlUnit" for hierarchy "ID_Stage:id_stage|ControlUnit:control_unit"
Info (12128): Elaborating entity "ConditionCheck" for hierarchy "ID_Stage:id_stage|ConditionCheck:condition_check"
Info (12128): Elaborating entity "RegisterFile" for hierarchy "ID_Stage:id_stage|RegisterFile:reg_file"
Warning (10240): Verilog HDL Always Construct warning at RegisterFile.v(20): inferring latch(es) for variable "i", which holds its previous value in one or more paths through the always construct
Info (12128): Elaborating entity "Hazard_Detection_Unit" for hierarchy "Hazard_Detection_Unit:hazard_unit1"
Info (12128): Elaborating entity "Hazard_Detection_Unit2" for hierarchy "Hazard_Detection_Unit2:hazard_unit2"
Info (12128): Elaborating entity "ID_Stage_Reg" for hierarchy "ID_Stage_Reg:id_stage_reg"
Info (12128): Elaborating entity "EXE_Stage" for hierarchy "EXE_Stage:exe_stage"
Info (12128): Elaborating entity "ALU" for hierarchy "EXE_Stage:exe_stage|ALU:alu_unit"
Warning (10235): Verilog HDL Always Construct warning at ALU.v(20): variable "x1" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at ALU.v(21): variable "x2" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at ALU.v(22): variable "x3" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at ALU.v(23): variable "x4" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at ALU.v(24): variable "x5" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at ALU.v(25): variable "x6" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at ALU.v(26): variable "x7" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at ALU.v(27): variable "x8" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at ALU.v(28): variable "x9" is read inside the Always Construct but isn't in the Always Construct's Event Control
Info (12128): Elaborating entity "Val2_Generator" for hierarchy "EXE_Stage:exe_stage|Val2_Generator:val2_gen"
Warning (10235): Verilog HDL Always Construct warning at Val2_Ganerator.v(32): variable "rotate_wire" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at Val2_Ganerator.v(32): variable "shift_im" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10230): Verilog HDL assignment warning at Val2_Ganerator.v(32): truncated value with size 64 to match size of target (32)
Warning (10235): Verilog HDL Always Construct warning at Val2_Ganerator.v(36): variable "immd" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at Val2_Ganerator.v(36): variable "rotate_im" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10230): Verilog HDL assignment warning at Val2_Ganerator.v(36): truncated value with size 64 to match size of target (32)
Warning (10240): Verilog HDL Always Construct warning at Val2_Ganerator.v(23): inferring latch(es) for variable "val2", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "val2[0]" at Val2_Ganerator.v(23)
Info (10041): Inferred latch for "val2[1]" at Val2_Ganerator.v(23)
Info (10041): Inferred latch for "val2[2]" at Val2_Ganerator.v(23)
Info (10041): Inferred latch for "val2[3]" at Val2_Ganerator.v(23)
Info (10041): Inferred latch for "val2[4]" at Val2_Ganerator.v(23)
Info (10041): Inferred latch for "val2[5]" at Val2_Ganerator.v(23)
Info (10041): Inferred latch for "val2[6]" at Val2_Ganerator.v(23)
Info (10041): Inferred latch for "val2[7]" at Val2_Ganerator.v(23)
Info (10041): Inferred latch for "val2[8]" at Val2_Ganerator.v(23)
Info (10041): Inferred latch for "val2[9]" at Val2_Ganerator.v(23)
Info (10041): Inferred latch for "val2[10]" at Val2_Ganerator.v(23)
Info (10041): Inferred latch for "val2[11]" at Val2_Ganerator.v(23)
Info (10041): Inferred latch for "val2[12]" at Val2_Ganerator.v(23)
Info (10041): Inferred latch for "val2[13]" at Val2_Ganerator.v(23)
Info (10041): Inferred latch for "val2[14]" at Val2_Ganerator.v(23)
Info (10041): Inferred latch for "val2[15]" at Val2_Ganerator.v(23)
Info (10041): Inferred latch for "val2[16]" at Val2_Ganerator.v(23)
Info (10041): Inferred latch for "val2[17]" at Val2_Ganerator.v(23)
Info (10041): Inferred latch for "val2[18]" at Val2_Ganerator.v(23)
Info (10041): Inferred latch for "val2[19]" at Val2_Ganerator.v(23)
Info (10041): Inferred latch for "val2[20]" at Val2_Ganerator.v(23)
Info (10041): Inferred latch for "val2[21]" at Val2_Ganerator.v(23)
Info (10041): Inferred latch for "val2[22]" at Val2_Ganerator.v(23)
Info (10041): Inferred latch for "val2[23]" at Val2_Ganerator.v(23)
Info (10041): Inferred latch for "val2[24]" at Val2_Ganerator.v(23)
Info (10041): Inferred latch for "val2[25]" at Val2_Ganerator.v(23)
Info (10041): Inferred latch for "val2[26]" at Val2_Ganerator.v(23)
Info (10041): Inferred latch for "val2[27]" at Val2_Ganerator.v(23)
Info (10041): Inferred latch for "val2[28]" at Val2_Ganerator.v(23)
Info (10041): Inferred latch for "val2[29]" at Val2_Ganerator.v(23)
Info (10041): Inferred latch for "val2[30]" at Val2_Ganerator.v(23)
Info (10041): Inferred latch for "val2[31]" at Val2_Ganerator.v(23)
Info (12128): Elaborating entity "Mux4to1" for hierarchy "EXE_Stage:exe_stage|Mux4to1:mux_rn"
Info (12128): Elaborating entity "EXE_Stage_Reg" for hierarchy "EXE_Stage_Reg:exe_stage_reg"
Info (12128): Elaborating entity "Status_Reg" for hierarchy "Status_Reg:st_reg"
Info (12128): Elaborating entity "Forwarding_Unit" for hierarchy "Forwarding_Unit:forwarding_unit"
Info (12128): Elaborating entity "Memory" for hierarchy "Memory:memory"
Info (12128): Elaborating entity "MEM_Stage_Reg" for hierarchy "MEM_Stage_Reg:memory_stage_reg"
Info (12128): Elaborating entity "WB_Stage" for hierarchy "WB_Stage:wb_stage"
Warning (276020): Inferred RAM node "Memory:memory|mem_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "D:/term8/Computer Architecture Lab/WORK/Arm-Architecture/Quartus/db/ARM.ram0_InstMemory_9a284327.hdl.mif" contains "don't care" values -- overwriting them with 0s
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "Memory:memory|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (12130): Elaborated megafunction instantiation "Memory:memory|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "Memory:memory|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "64"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "6"
    Info (12134): Parameter "NUMWORDS_B" = "64"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_g8c1.tdf
    Info (12023): Found entity 1: altsyncram_g8c1
Warning (13012): Latch EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[31] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EXE_Stage:exe_stage|control_input
Warning (13012): Latch EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[30] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EXE_Stage:exe_stage|control_input
Warning (13012): Latch EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[29] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EXE_Stage:exe_stage|control_input
Warning (13012): Latch EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[28] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EXE_Stage:exe_stage|control_input
Warning (13012): Latch EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[27] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EXE_Stage:exe_stage|control_input
Warning (13012): Latch EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[26] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EXE_Stage:exe_stage|control_input
Warning (13012): Latch EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[25] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EXE_Stage:exe_stage|control_input
Warning (13012): Latch EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[24] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EXE_Stage:exe_stage|control_input
Warning (13012): Latch EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[23] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EXE_Stage:exe_stage|control_input
Warning (13012): Latch EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[22] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EXE_Stage:exe_stage|control_input
Warning (13012): Latch EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[21] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EXE_Stage:exe_stage|control_input
Warning (13012): Latch EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[20] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EXE_Stage:exe_stage|control_input
Warning (13012): Latch EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[19] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EXE_Stage:exe_stage|control_input
Warning (13012): Latch EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[18] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EXE_Stage:exe_stage|control_input
Warning (13012): Latch EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[17] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EXE_Stage:exe_stage|control_input
Warning (13012): Latch EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[16] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EXE_Stage:exe_stage|control_input
Warning (13012): Latch EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[15] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EXE_Stage:exe_stage|control_input
Warning (13012): Latch EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[14] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EXE_Stage:exe_stage|control_input
Warning (13012): Latch EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[13] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EXE_Stage:exe_stage|control_input
Warning (13012): Latch EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[12] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EXE_Stage:exe_stage|control_input
Warning (13012): Latch EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[11] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EXE_Stage:exe_stage|control_input
Warning (13012): Latch EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[10] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EXE_Stage:exe_stage|control_input
Warning (13012): Latch EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[9] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EXE_Stage:exe_stage|control_input
Warning (13012): Latch EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[8] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EXE_Stage:exe_stage|control_input
Warning (13012): Latch EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EXE_Stage:exe_stage|control_input
Warning (13012): Latch EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EXE_Stage:exe_stage|control_input
Warning (13012): Latch EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EXE_Stage:exe_stage|control_input
Warning (13012): Latch EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EXE_Stage:exe_stage|control_input
Warning (13012): Latch EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EXE_Stage:exe_stage|control_input
Warning (13012): Latch EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EXE_Stage:exe_stage|control_input
Warning (13012): Latch EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EXE_Stage:exe_stage|control_input
Warning (13012): Latch EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EXE_Stage:exe_stage|control_input
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "pc_if[0]" is stuck at GND
    Warning (13410): Pin "pc_if[1]" is stuck at GND
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 3076 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 3 input pins
    Info (21059): Implemented 64 output pins
    Info (21061): Implemented 2977 logic cells
    Info (21064): Implemented 32 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 91 warnings
    Info: Peak virtual memory: 4928 megabytes
    Info: Processing ended: Tue May 31 02:09:47 2022
    Info: Elapsed time: 00:03:46
    Info: Total CPU time (on all processors): 00:03:44


