Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Jul 26 17:24:34 2019
| Host         : DESKTOP-DN5PDL0 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_module_timing_summary_routed.rpt -pb top_module_timing_summary_routed.pb -rpx top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : top_module
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: nolabel_line36/nolabel_line36/clk_out_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 6 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.660        0.000                      0                   32        0.206        0.000                      0                   32        4.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.660        0.000                      0                   32        0.206        0.000                      0                   32        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.660ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.206ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.660ns  (required time - arrival time)
  Source:                 nolabel_line36/nolabel_line36/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line36/nolabel_line36/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.312ns  (logic 1.695ns (51.184%)  route 1.617ns (48.816%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.724     5.327    nolabel_line36/nolabel_line36/counter_reg[16]_0
    SLICE_X3Y92          FDRE                                         r  nolabel_line36/nolabel_line36/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  nolabel_line36/nolabel_line36/counter_reg[4]/Q
                         net (fo=2, routed)           0.758     6.541    nolabel_line36/nolabel_line36/counter[4]
    SLICE_X2Y92          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     7.041 r  nolabel_line36/nolabel_line36/counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.041    nolabel_line36/nolabel_line36/counter_reg[4]_i_2_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.158 r  nolabel_line36/nolabel_line36/counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.158    nolabel_line36/nolabel_line36/counter_reg[8]_i_2_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.473 r  nolabel_line36/nolabel_line36/counter_reg[12]_i_2/O[3]
                         net (fo=1, routed)           0.859     8.331    nolabel_line36/nolabel_line36/data0[12]
    SLICE_X3Y94          LUT6 (Prop_lut6_I5_O)        0.307     8.638 r  nolabel_line36/nolabel_line36/counter[12]_i_1/O
                         net (fo=1, routed)           0.000     8.638    nolabel_line36/nolabel_line36/counter_0[12]
    SLICE_X3Y94          FDRE                                         r  nolabel_line36/nolabel_line36/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.605    15.028    nolabel_line36/nolabel_line36/counter_reg[16]_0
    SLICE_X3Y94          FDRE                                         r  nolabel_line36/nolabel_line36/counter_reg[12]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X3Y94          FDRE (Setup_fdre_C_D)        0.031    15.298    nolabel_line36/nolabel_line36/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         15.298    
                         arrival time                          -8.638    
  -------------------------------------------------------------------
                         slack                                  6.660    

Slack (MET) :             6.715ns  (required time - arrival time)
  Source:                 nolabel_line36/nolabel_line36/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line36/nolabel_line36/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.258ns  (logic 1.812ns (55.624%)  route 1.446ns (44.376%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.724     5.327    nolabel_line36/nolabel_line36/counter_reg[16]_0
    SLICE_X3Y92          FDRE                                         r  nolabel_line36/nolabel_line36/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  nolabel_line36/nolabel_line36/counter_reg[4]/Q
                         net (fo=2, routed)           0.758     6.541    nolabel_line36/nolabel_line36/counter[4]
    SLICE_X2Y92          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     7.041 r  nolabel_line36/nolabel_line36/counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.041    nolabel_line36/nolabel_line36/counter_reg[4]_i_2_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.158 r  nolabel_line36/nolabel_line36/counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.158    nolabel_line36/nolabel_line36/counter_reg[8]_i_2_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.275 r  nolabel_line36/nolabel_line36/counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.275    nolabel_line36/nolabel_line36/counter_reg[12]_i_2_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.590 r  nolabel_line36/nolabel_line36/counter_reg[16]_i_6/O[3]
                         net (fo=1, routed)           0.688     8.277    nolabel_line36/nolabel_line36/data0[16]
    SLICE_X3Y95          LUT6 (Prop_lut6_I5_O)        0.307     8.584 r  nolabel_line36/nolabel_line36/counter[16]_i_1/O
                         net (fo=1, routed)           0.000     8.584    nolabel_line36/nolabel_line36/counter_0[16]
    SLICE_X3Y95          FDRE                                         r  nolabel_line36/nolabel_line36/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.605    15.028    nolabel_line36/nolabel_line36/counter_reg[16]_0
    SLICE_X3Y95          FDRE                                         r  nolabel_line36/nolabel_line36/counter_reg[16]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X3Y95          FDRE (Setup_fdre_C_D)        0.032    15.299    nolabel_line36/nolabel_line36/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         15.299    
                         arrival time                          -8.584    
  -------------------------------------------------------------------
                         slack                                  6.715    

Slack (MET) :             6.789ns  (required time - arrival time)
  Source:                 nolabel_line36/nolabel_line36/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line36/nolabel_line36/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.181ns  (logic 0.704ns (22.132%)  route 2.477ns (77.868%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.725     5.328    nolabel_line36/nolabel_line36/counter_reg[16]_0
    SLICE_X3Y94          FDRE                                         r  nolabel_line36/nolabel_line36/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.456     5.784 f  nolabel_line36/nolabel_line36/counter_reg[12]/Q
                         net (fo=2, routed)           0.814     6.598    nolabel_line36/nolabel_line36/counter[12]
    SLICE_X4Y94          LUT4 (Prop_lut4_I2_O)        0.124     6.722 r  nolabel_line36/nolabel_line36/counter[16]_i_2/O
                         net (fo=18, routed)          1.663     8.385    nolabel_line36/nolabel_line36/counter[16]_i_2_n_0
    SLICE_X3Y92          LUT6 (Prop_lut6_I0_O)        0.124     8.509 r  nolabel_line36/nolabel_line36/counter[4]_i_1/O
                         net (fo=1, routed)           0.000     8.509    nolabel_line36/nolabel_line36/counter_0[4]
    SLICE_X3Y92          FDRE                                         r  nolabel_line36/nolabel_line36/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.604    15.027    nolabel_line36/nolabel_line36/counter_reg[16]_0
    SLICE_X3Y92          FDRE                                         r  nolabel_line36/nolabel_line36/counter_reg[4]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X3Y92          FDRE (Setup_fdre_C_D)        0.031    15.297    nolabel_line36/nolabel_line36/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         15.297    
                         arrival time                          -8.509    
  -------------------------------------------------------------------
                         slack                                  6.789    

Slack (MET) :             6.861ns  (required time - arrival time)
  Source:                 nolabel_line36/nolabel_line36/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line36/nolabel_line36/counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.109ns  (logic 1.704ns (54.817%)  route 1.405ns (45.183%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.724     5.327    nolabel_line36/nolabel_line36/counter_reg[16]_0
    SLICE_X3Y92          FDRE                                         r  nolabel_line36/nolabel_line36/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  nolabel_line36/nolabel_line36/counter_reg[4]/Q
                         net (fo=2, routed)           0.758     6.541    nolabel_line36/nolabel_line36/counter[4]
    SLICE_X2Y92          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     7.041 r  nolabel_line36/nolabel_line36/counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.041    nolabel_line36/nolabel_line36/counter_reg[4]_i_2_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.158 r  nolabel_line36/nolabel_line36/counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.158    nolabel_line36/nolabel_line36/counter_reg[8]_i_2_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.275 r  nolabel_line36/nolabel_line36/counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.275    nolabel_line36/nolabel_line36/counter_reg[12]_i_2_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.494 r  nolabel_line36/nolabel_line36/counter_reg[16]_i_6/O[0]
                         net (fo=1, routed)           0.647     8.140    nolabel_line36/nolabel_line36/data0[13]
    SLICE_X3Y95          LUT6 (Prop_lut6_I5_O)        0.295     8.435 r  nolabel_line36/nolabel_line36/counter[13]_i_1/O
                         net (fo=1, routed)           0.000     8.435    nolabel_line36/nolabel_line36/counter_0[13]
    SLICE_X3Y95          FDRE                                         r  nolabel_line36/nolabel_line36/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.605    15.028    nolabel_line36/nolabel_line36/counter_reg[16]_0
    SLICE_X3Y95          FDRE                                         r  nolabel_line36/nolabel_line36/counter_reg[13]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X3Y95          FDRE (Setup_fdre_C_D)        0.029    15.296    nolabel_line36/nolabel_line36/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.296    
                         arrival time                          -8.435    
  -------------------------------------------------------------------
                         slack                                  6.861    

Slack (MET) :             6.926ns  (required time - arrival time)
  Source:                 nolabel_line36/nolabel_line36/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line36/nolabel_line36/clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.043ns  (logic 0.704ns (23.137%)  route 2.339ns (76.863%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.725     5.328    nolabel_line36/nolabel_line36/counter_reg[16]_0
    SLICE_X3Y94          FDRE                                         r  nolabel_line36/nolabel_line36/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.456     5.784 f  nolabel_line36/nolabel_line36/counter_reg[12]/Q
                         net (fo=2, routed)           0.814     6.598    nolabel_line36/nolabel_line36/counter[12]
    SLICE_X4Y94          LUT4 (Prop_lut4_I2_O)        0.124     6.722 r  nolabel_line36/nolabel_line36/counter[16]_i_2/O
                         net (fo=18, routed)          1.524     8.246    nolabel_line36/nolabel_line36/counter[16]_i_2_n_0
    SLICE_X1Y93          LUT6 (Prop_lut6_I0_O)        0.124     8.370 r  nolabel_line36/nolabel_line36/clk_out_i_1/O
                         net (fo=1, routed)           0.000     8.370    nolabel_line36/nolabel_line36/clk_out_i_1_n_0
    SLICE_X1Y93          FDRE                                         r  nolabel_line36/nolabel_line36/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.605    15.028    nolabel_line36/nolabel_line36/counter_reg[16]_0
    SLICE_X1Y93          FDRE                                         r  nolabel_line36/nolabel_line36/clk_out_reg/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X1Y93          FDRE (Setup_fdre_C_D)        0.029    15.296    nolabel_line36/nolabel_line36/clk_out_reg
  -------------------------------------------------------------------
                         required time                         15.296    
                         arrival time                          -8.370    
  -------------------------------------------------------------------
                         slack                                  6.926    

Slack (MET) :             6.940ns  (required time - arrival time)
  Source:                 nolabel_line36/nolabel_line36/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line36/nolabel_line36/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.032ns  (logic 1.470ns (48.490%)  route 1.562ns (51.510%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.724     5.327    nolabel_line36/nolabel_line36/counter_reg[16]_0
    SLICE_X3Y92          FDRE                                         r  nolabel_line36/nolabel_line36/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  nolabel_line36/nolabel_line36/counter_reg[4]/Q
                         net (fo=2, routed)           0.758     6.541    nolabel_line36/nolabel_line36/counter[4]
    SLICE_X2Y92          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     7.041 r  nolabel_line36/nolabel_line36/counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.041    nolabel_line36/nolabel_line36/counter_reg[4]_i_2_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.260 r  nolabel_line36/nolabel_line36/counter_reg[8]_i_2/O[0]
                         net (fo=1, routed)           0.804     8.063    nolabel_line36/nolabel_line36/data0[5]
    SLICE_X1Y93          LUT6 (Prop_lut6_I5_O)        0.295     8.358 r  nolabel_line36/nolabel_line36/counter[5]_i_1/O
                         net (fo=1, routed)           0.000     8.358    nolabel_line36/nolabel_line36/counter_0[5]
    SLICE_X1Y93          FDRE                                         r  nolabel_line36/nolabel_line36/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.605    15.028    nolabel_line36/nolabel_line36/counter_reg[16]_0
    SLICE_X1Y93          FDRE                                         r  nolabel_line36/nolabel_line36/counter_reg[5]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X1Y93          FDRE (Setup_fdre_C_D)        0.031    15.298    nolabel_line36/nolabel_line36/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         15.298    
                         arrival time                          -8.358    
  -------------------------------------------------------------------
                         slack                                  6.940    

Slack (MET) :             6.966ns  (required time - arrival time)
  Source:                 nolabel_line36/nolabel_line36/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line36/nolabel_line36/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.006ns  (logic 1.587ns (52.791%)  route 1.419ns (47.209%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.724     5.327    nolabel_line36/nolabel_line36/counter_reg[16]_0
    SLICE_X3Y92          FDRE                                         r  nolabel_line36/nolabel_line36/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  nolabel_line36/nolabel_line36/counter_reg[4]/Q
                         net (fo=2, routed)           0.758     6.541    nolabel_line36/nolabel_line36/counter[4]
    SLICE_X2Y92          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     7.041 r  nolabel_line36/nolabel_line36/counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.041    nolabel_line36/nolabel_line36/counter_reg[4]_i_2_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.158 r  nolabel_line36/nolabel_line36/counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.158    nolabel_line36/nolabel_line36/counter_reg[8]_i_2_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.377 r  nolabel_line36/nolabel_line36/counter_reg[12]_i_2/O[0]
                         net (fo=1, routed)           0.661     8.038    nolabel_line36/nolabel_line36/data0[9]
    SLICE_X3Y94          LUT6 (Prop_lut6_I5_O)        0.295     8.333 r  nolabel_line36/nolabel_line36/counter[9]_i_1/O
                         net (fo=1, routed)           0.000     8.333    nolabel_line36/nolabel_line36/counter_0[9]
    SLICE_X3Y94          FDRE                                         r  nolabel_line36/nolabel_line36/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.605    15.028    nolabel_line36/nolabel_line36/counter_reg[16]_0
    SLICE_X3Y94          FDRE                                         r  nolabel_line36/nolabel_line36/counter_reg[9]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X3Y94          FDRE (Setup_fdre_C_D)        0.032    15.299    nolabel_line36/nolabel_line36/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         15.299    
                         arrival time                          -8.333    
  -------------------------------------------------------------------
                         slack                                  6.966    

Slack (MET) :             6.984ns  (required time - arrival time)
  Source:                 nolabel_line36/nolabel_line36/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line36/nolabel_line36/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.988ns  (logic 1.819ns (60.875%)  route 1.169ns (39.125%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.724     5.327    nolabel_line36/nolabel_line36/counter_reg[16]_0
    SLICE_X3Y92          FDRE                                         r  nolabel_line36/nolabel_line36/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  nolabel_line36/nolabel_line36/counter_reg[4]/Q
                         net (fo=2, routed)           0.758     6.541    nolabel_line36/nolabel_line36/counter[4]
    SLICE_X2Y92          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     7.041 r  nolabel_line36/nolabel_line36/counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.041    nolabel_line36/nolabel_line36/counter_reg[4]_i_2_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.158 r  nolabel_line36/nolabel_line36/counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.158    nolabel_line36/nolabel_line36/counter_reg[8]_i_2_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.275 r  nolabel_line36/nolabel_line36/counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.275    nolabel_line36/nolabel_line36/counter_reg[12]_i_2_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.598 r  nolabel_line36/nolabel_line36/counter_reg[16]_i_6/O[1]
                         net (fo=1, routed)           0.411     8.009    nolabel_line36/nolabel_line36/data0[14]
    SLICE_X3Y95          LUT6 (Prop_lut6_I5_O)        0.306     8.315 r  nolabel_line36/nolabel_line36/counter[14]_i_1/O
                         net (fo=1, routed)           0.000     8.315    nolabel_line36/nolabel_line36/counter_0[14]
    SLICE_X3Y95          FDRE                                         r  nolabel_line36/nolabel_line36/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.605    15.028    nolabel_line36/nolabel_line36/counter_reg[16]_0
    SLICE_X3Y95          FDRE                                         r  nolabel_line36/nolabel_line36/counter_reg[14]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X3Y95          FDRE (Setup_fdre_C_D)        0.031    15.298    nolabel_line36/nolabel_line36/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.298    
                         arrival time                          -8.315    
  -------------------------------------------------------------------
                         slack                                  6.984    

Slack (MET) :             6.992ns  (required time - arrival time)
  Source:                 nolabel_line36/nolabel_line36/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line36/nolabel_line36/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.980ns  (logic 1.578ns (52.957%)  route 1.402ns (47.043%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.724     5.327    nolabel_line36/nolabel_line36/counter_reg[16]_0
    SLICE_X3Y92          FDRE                                         r  nolabel_line36/nolabel_line36/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  nolabel_line36/nolabel_line36/counter_reg[4]/Q
                         net (fo=2, routed)           0.758     6.541    nolabel_line36/nolabel_line36/counter[4]
    SLICE_X2Y92          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     7.041 r  nolabel_line36/nolabel_line36/counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.041    nolabel_line36/nolabel_line36/counter_reg[4]_i_2_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.356 r  nolabel_line36/nolabel_line36/counter_reg[8]_i_2/O[3]
                         net (fo=1, routed)           0.644     7.999    nolabel_line36/nolabel_line36/data0[8]
    SLICE_X3Y93          LUT6 (Prop_lut6_I5_O)        0.307     8.306 r  nolabel_line36/nolabel_line36/counter[8]_i_1/O
                         net (fo=1, routed)           0.000     8.306    nolabel_line36/nolabel_line36/counter_0[8]
    SLICE_X3Y93          FDRE                                         r  nolabel_line36/nolabel_line36/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.605    15.028    nolabel_line36/nolabel_line36/counter_reg[16]_0
    SLICE_X3Y93          FDRE                                         r  nolabel_line36/nolabel_line36/counter_reg[8]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X3Y93          FDRE (Setup_fdre_C_D)        0.031    15.298    nolabel_line36/nolabel_line36/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         15.298    
                         arrival time                          -8.306    
  -------------------------------------------------------------------
                         slack                                  6.992    

Slack (MET) :             7.073ns  (required time - arrival time)
  Source:                 nolabel_line36/nolabel_line36/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line36/nolabel_line36/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.898ns  (logic 1.585ns (54.688%)  route 1.313ns (45.312%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.724     5.327    nolabel_line36/nolabel_line36/counter_reg[16]_0
    SLICE_X3Y92          FDRE                                         r  nolabel_line36/nolabel_line36/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  nolabel_line36/nolabel_line36/counter_reg[4]/Q
                         net (fo=2, routed)           0.758     6.541    nolabel_line36/nolabel_line36/counter[4]
    SLICE_X2Y92          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     7.041 r  nolabel_line36/nolabel_line36/counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.041    nolabel_line36/nolabel_line36/counter_reg[4]_i_2_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.364 r  nolabel_line36/nolabel_line36/counter_reg[8]_i_2/O[1]
                         net (fo=1, routed)           0.555     7.919    nolabel_line36/nolabel_line36/data0[6]
    SLICE_X1Y93          LUT6 (Prop_lut6_I5_O)        0.306     8.225 r  nolabel_line36/nolabel_line36/counter[6]_i_1/O
                         net (fo=1, routed)           0.000     8.225    nolabel_line36/nolabel_line36/counter_0[6]
    SLICE_X1Y93          FDRE                                         r  nolabel_line36/nolabel_line36/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.605    15.028    nolabel_line36/nolabel_line36/counter_reg[16]_0
    SLICE_X1Y93          FDRE                                         r  nolabel_line36/nolabel_line36/counter_reg[6]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X1Y93          FDRE (Setup_fdre_C_D)        0.031    15.298    nolabel_line36/nolabel_line36/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         15.298    
                         arrival time                          -8.225    
  -------------------------------------------------------------------
                         slack                                  7.073    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 nolabel_line34/PB_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line34/PB_pressed_status_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.186ns (59.519%)  route 0.127ns (40.481%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.604     1.523    nolabel_line34/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y94          FDRE                                         r  nolabel_line34/PB_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  nolabel_line34/PB_cnt_reg[3]/Q
                         net (fo=2, routed)           0.127     1.791    nolabel_line34/PB_cnt_reg__0[3]
    SLICE_X0Y93          LUT6 (Prop_lut6_I3_O)        0.045     1.836 r  nolabel_line34/PB_pressed_status_i_1/O
                         net (fo=1, routed)           0.000     1.836    nolabel_line34/PB_pressed_status_i_1_n_0
    SLICE_X0Y93          FDCE                                         r  nolabel_line34/PB_pressed_status_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.877     2.042    nolabel_line34/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y93          FDCE                                         r  nolabel_line34/PB_pressed_status_reg/C
                         clock pessimism             -0.502     1.539    
    SLICE_X0Y93          FDCE (Hold_fdce_C_D)         0.091     1.630    nolabel_line34/PB_pressed_status_reg
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 nolabel_line34/PB_sync_aux_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line34/PB_sync_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.604     1.523    nolabel_line34/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y93          FDCE                                         r  nolabel_line34/PB_sync_aux_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.128     1.651 r  nolabel_line34/PB_sync_aux_reg/Q
                         net (fo=1, routed)           0.119     1.771    nolabel_line34/PB_sync_aux
    SLICE_X0Y93          FDCE                                         r  nolabel_line34/PB_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.877     2.042    nolabel_line34/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y93          FDCE                                         r  nolabel_line34/PB_sync_reg/C
                         clock pessimism             -0.518     1.523    
    SLICE_X0Y93          FDCE (Hold_fdce_C_D)         0.012     1.535    nolabel_line34/PB_sync_reg
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 nolabel_line34/PB_sync_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line34/PB_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.189ns (50.952%)  route 0.182ns (49.048%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.604     1.523    nolabel_line34/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y93          FDCE                                         r  nolabel_line34/PB_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  nolabel_line34/PB_sync_reg/Q
                         net (fo=5, routed)           0.182     1.846    nolabel_line34/PB_sync
    SLICE_X0Y94          LUT5 (Prop_lut5_I1_O)        0.048     1.894 r  nolabel_line34/PB_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.894    nolabel_line34/PB_cnt[2]_i_1_n_0
    SLICE_X0Y94          FDRE                                         r  nolabel_line34/PB_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.877     2.042    nolabel_line34/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y94          FDRE                                         r  nolabel_line34/PB_cnt_reg[2]/C
                         clock pessimism             -0.502     1.539    
    SLICE_X0Y94          FDRE (Hold_fdre_C_D)         0.107     1.646    nolabel_line34/PB_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 nolabel_line36/nolabel_line36/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line36/nolabel_line36/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.962%)  route 0.159ns (46.038%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.604     1.523    nolabel_line36/nolabel_line36/counter_reg[16]_0
    SLICE_X1Y93          FDRE                                         r  nolabel_line36/nolabel_line36/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  nolabel_line36/nolabel_line36/counter_reg[0]/Q
                         net (fo=19, routed)          0.159     1.823    nolabel_line36/nolabel_line36/counter[0]
    SLICE_X1Y93          LUT6 (Prop_lut6_I4_O)        0.045     1.868 r  nolabel_line36/nolabel_line36/counter[6]_i_1/O
                         net (fo=1, routed)           0.000     1.868    nolabel_line36/nolabel_line36/counter_0[6]
    SLICE_X1Y93          FDRE                                         r  nolabel_line36/nolabel_line36/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.877     2.042    nolabel_line36/nolabel_line36/counter_reg[16]_0
    SLICE_X1Y93          FDRE                                         r  nolabel_line36/nolabel_line36/counter_reg[6]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X1Y93          FDRE (Hold_fdre_C_D)         0.092     1.615    nolabel_line36/nolabel_line36/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 nolabel_line34/PB_sync_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line34/PB_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.552%)  route 0.182ns (49.448%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.604     1.523    nolabel_line34/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y93          FDCE                                         r  nolabel_line34/PB_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  nolabel_line34/PB_sync_reg/Q
                         net (fo=5, routed)           0.182     1.846    nolabel_line34/PB_sync
    SLICE_X0Y94          LUT4 (Prop_lut4_I1_O)        0.045     1.891 r  nolabel_line34/PB_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.891    nolabel_line34/PB_cnt[1]_i_1_n_0
    SLICE_X0Y94          FDRE                                         r  nolabel_line34/PB_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.877     2.042    nolabel_line34/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y94          FDRE                                         r  nolabel_line34/PB_cnt_reg[1]/C
                         clock pessimism             -0.502     1.539    
    SLICE_X0Y94          FDRE (Hold_fdre_C_D)         0.091     1.630    nolabel_line34/PB_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 nolabel_line34/PB_sync_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line34/PB_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.415%)  route 0.183ns (49.585%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.604     1.523    nolabel_line34/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y93          FDCE                                         r  nolabel_line34/PB_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  nolabel_line34/PB_sync_reg/Q
                         net (fo=5, routed)           0.183     1.847    nolabel_line34/PB_sync
    SLICE_X0Y94          LUT3 (Prop_lut3_I1_O)        0.045     1.892 r  nolabel_line34/PB_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.892    nolabel_line34/PB_cnt[0]_i_1_n_0
    SLICE_X0Y94          FDRE                                         r  nolabel_line34/PB_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.877     2.042    nolabel_line34/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y94          FDRE                                         r  nolabel_line34/PB_cnt_reg[0]/C
                         clock pessimism             -0.502     1.539    
    SLICE_X0Y94          FDRE (Hold_fdre_C_D)         0.092     1.631    nolabel_line34/PB_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 nolabel_line36/nolabel_line36/clk_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line36/nolabel_line36/clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.604     1.523    nolabel_line36/nolabel_line36/counter_reg[16]_0
    SLICE_X1Y93          FDRE                                         r  nolabel_line36/nolabel_line36/clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  nolabel_line36/nolabel_line36/clk_out_reg/Q
                         net (fo=4, routed)           0.168     1.833    nolabel_line36/nolabel_line36/CLK
    SLICE_X1Y93          LUT6 (Prop_lut6_I5_O)        0.045     1.878 r  nolabel_line36/nolabel_line36/clk_out_i_1/O
                         net (fo=1, routed)           0.000     1.878    nolabel_line36/nolabel_line36/clk_out_i_1_n_0
    SLICE_X1Y93          FDRE                                         r  nolabel_line36/nolabel_line36/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.877     2.042    nolabel_line36/nolabel_line36/counter_reg[16]_0
    SLICE_X1Y93          FDRE                                         r  nolabel_line36/nolabel_line36/clk_out_reg/C
                         clock pessimism             -0.518     1.523    
    SLICE_X1Y93          FDRE (Hold_fdre_C_D)         0.091     1.614    nolabel_line36/nolabel_line36/clk_out_reg
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 nolabel_line34/PB_pressed_status_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line34/PB_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.186ns (47.326%)  route 0.207ns (52.674%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.604     1.523    nolabel_line34/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y93          FDCE                                         r  nolabel_line34/PB_pressed_status_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  nolabel_line34/PB_pressed_status_reg/Q
                         net (fo=13, routed)          0.207     1.871    nolabel_line34/btn
    SLICE_X0Y94          LUT6 (Prop_lut6_I0_O)        0.045     1.916 r  nolabel_line34/PB_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     1.916    nolabel_line34/PB_cnt[3]_i_1_n_0
    SLICE_X0Y94          FDRE                                         r  nolabel_line34/PB_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.877     2.042    nolabel_line34/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y94          FDRE                                         r  nolabel_line34/PB_cnt_reg[3]/C
                         clock pessimism             -0.502     1.539    
    SLICE_X0Y94          FDRE (Hold_fdre_C_D)         0.092     1.631    nolabel_line34/PB_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 nolabel_line36/nolabel_line36/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line36/nolabel_line36/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.874%)  route 0.195ns (51.126%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.604     1.523    nolabel_line36/nolabel_line36/counter_reg[16]_0
    SLICE_X1Y93          FDRE                                         r  nolabel_line36/nolabel_line36/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDRE (Prop_fdre_C_Q)         0.141     1.664 f  nolabel_line36/nolabel_line36/counter_reg[0]/Q
                         net (fo=19, routed)          0.195     1.859    nolabel_line36/nolabel_line36/counter[0]
    SLICE_X1Y93          LUT5 (Prop_lut5_I4_O)        0.045     1.904 r  nolabel_line36/nolabel_line36/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.904    nolabel_line36/nolabel_line36/counter_0[0]
    SLICE_X1Y93          FDRE                                         r  nolabel_line36/nolabel_line36/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.877     2.042    nolabel_line36/nolabel_line36/counter_reg[16]_0
    SLICE_X1Y93          FDRE                                         r  nolabel_line36/nolabel_line36/counter_reg[0]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X1Y93          FDRE (Hold_fdre_C_D)         0.092     1.615    nolabel_line36/nolabel_line36/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 nolabel_line34/PB_pressed_status_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line35/Q_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.861%)  route 0.160ns (53.139%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.604     1.523    nolabel_line34/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y93          FDCE                                         r  nolabel_line34/PB_pressed_status_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  nolabel_line34/PB_pressed_status_reg/Q
                         net (fo=13, routed)          0.160     1.824    nolabel_line35/E[0]
    SLICE_X1Y92          FDCE                                         r  nolabel_line35/Q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.876     2.041    nolabel_line35/CLK
    SLICE_X1Y92          FDCE                                         r  nolabel_line35/Q_reg[2]/C
                         clock pessimism             -0.502     1.538    
    SLICE_X1Y92          FDCE (Hold_fdce_C_CE)       -0.039     1.499    nolabel_line35/Q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.499    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.325    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y94     nolabel_line34/PB_cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y94     nolabel_line34/PB_cnt_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y94     nolabel_line34/PB_cnt_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y94     nolabel_line34/PB_cnt_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y93     nolabel_line34/PB_pressed_status_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y93     nolabel_line34/PB_sync_aux_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y93     nolabel_line34/PB_sync_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y95     nolabel_line35/Q_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y95     nolabel_line35/Q_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y94     nolabel_line34/PB_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y94     nolabel_line34/PB_cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y94     nolabel_line34/PB_cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y94     nolabel_line34/PB_cnt_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y93     nolabel_line34/PB_pressed_status_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y93     nolabel_line34/PB_sync_aux_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y93     nolabel_line34/PB_sync_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y95     nolabel_line35/Q_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y95     nolabel_line35/Q_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y93     nolabel_line36/nolabel_line36/clk_out_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y94     nolabel_line34/PB_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y94     nolabel_line34/PB_cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y94     nolabel_line34/PB_cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y94     nolabel_line34/PB_cnt_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y93     nolabel_line34/PB_pressed_status_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y93     nolabel_line34/PB_sync_aux_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y93     nolabel_line34/PB_sync_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y95     nolabel_line35/Q_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y95     nolabel_line35/Q_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y92     nolabel_line35/Q_reg[2]/C



