
****** PlanAhead v14.7 (64-bit)
  **** Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Common 17-86] Your PlanAhead license expires in -1054 day(s)
INFO: [Device 21-36] Loading parts and site information from D:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [D:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [D:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source {C:/Users/Ziyang Guo/Desktop/computer-composition-lab/CO_Lab2/pa.fromNetlist.tcl}
# create_project -name CO_Lab2 -dir "C:/Users/Ziyang Guo/Desktop/computer-composition-lab/CO_Lab2/planAhead_run_3" -part xc6slx16csg324-3
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "C:/Users/Ziyang Guo/Desktop/computer-composition-lab/CO_Lab2/cpu_cs.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {C:/Users/Ziyang Guo/Desktop/computer-composition-lab/CO_Lab2} }
# set_param project.pinAheadLayout  yes
# set_property target_constrs_file "cpu.ucf" [current_fileset -constrset]
Adding file 'C:/Users/Ziyang Guo/Desktop/computer-composition-lab/CO_Lab2/cpu.ucf' to fileset 'constrs_1'
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'source' was cancelled
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Wed Nov 20 18:55:33 2019...
INFO: [Common 17-83] Releasing license: PlanAhead
