{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus II " "Info: Running Quartus II Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 5.1 Build 216 03/06/2006 Service Pack 2.01 SJ Full Version " "Info: Version 5.1 Build 216 03/06/2006 Service Pack 2.01 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 10 14:12:35 2006 " "Info: Processing started: Wed May 10 14:12:35 2006" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off quad_decoder -c quad_decoder " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off quad_decoder -c quad_decoder" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "clk register TMPBB register QUADRATURE_ERROR 26.095 ns " "Info: Slack time is 26.095 ns for clock \"clk\" between source register \"TMPBB\" and destination register \"QUADRATURE_ERROR\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "255.89 MHz 3.908 ns " "Info: Fmax is 255.89 MHz (period= 3.908 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "29.544 ns + Largest register register " "Info: + Largest register to register requirement is 29.544 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "30.003 ns + " "Info: + Setup relationship between source and destination is 30.003 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 30.003 ns " "Info: + Latch edge is 30.003 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination clk 30.003 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"clk\" is 30.003 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source clk 30.003 ns 0.000 ns  50 " "Info: Clock period of Source clock \"clk\" is 30.003 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Largest " "Info: + Largest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.427 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.427 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.290 ns) 1.290 ns clk 1 CLK PIN_N4 19 " "Info: 1: + IC(0.000 ns) + CELL(1.290 ns) = 1.290 ns; Loc. = PIN_N4; Fanout = 19; CLK Node = 'clk'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "quad_decoder" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/quadrature_decoder/db/quad_decoder.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/quadrature_decoder/" "" "" { clk } "NODE_NAME" } "" } } { "quad_decoder.vhd" "" { Text "D:/qdesigns_5_1/sub_designs/quadrature_decoder/quad_decoder.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.137 ns) + CELL(0.000 ns) 2.427 ns QUADRATURE_ERROR 2 REG LC2_7_N1 3 " "Info: 2: + IC(1.137 ns) + CELL(0.000 ns) = 2.427 ns; Loc. = LC2_7_N1; Fanout = 3; REG Node = 'QUADRATURE_ERROR'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "quad_decoder" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/quadrature_decoder/db/quad_decoder.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/quadrature_decoder/" "" "1.137 ns" { clk QUADRATURE_ERROR } "NODE_NAME" } "" } } { "quad_decoder.vhd" "" { Text "D:/qdesigns_5_1/sub_designs/quadrature_decoder/quad_decoder.vhd" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.290 ns ( 53.15 % ) " "Info: Total cell delay = 1.290 ns ( 53.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.137 ns ( 46.85 % ) " "Info: Total interconnect delay = 1.137 ns ( 46.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "quad_decoder" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/quadrature_decoder/db/quad_decoder.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/quadrature_decoder/" "" "2.427 ns" { clk QUADRATURE_ERROR } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.427 ns" { clk clk~out0 QUADRATURE_ERROR } { 0.000ns 0.000ns 1.137ns } { 0.000ns 1.290ns 0.000ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.427 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.427 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.290 ns) 1.290 ns clk 1 CLK PIN_N4 19 " "Info: 1: + IC(0.000 ns) + CELL(1.290 ns) = 1.290 ns; Loc. = PIN_N4; Fanout = 19; CLK Node = 'clk'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "quad_decoder" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/quadrature_decoder/db/quad_decoder.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/quadrature_decoder/" "" "" { clk } "NODE_NAME" } "" } } { "quad_decoder.vhd" "" { Text "D:/qdesigns_5_1/sub_designs/quadrature_decoder/quad_decoder.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.137 ns) + CELL(0.000 ns) 2.427 ns TMPBB 2 REG LC7_8_N1 13 " "Info: 2: + IC(1.137 ns) + CELL(0.000 ns) = 2.427 ns; Loc. = LC7_8_N1; Fanout = 13; REG Node = 'TMPBB'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "quad_decoder" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/quadrature_decoder/db/quad_decoder.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/quadrature_decoder/" "" "1.137 ns" { clk TMPBB } "NODE_NAME" } "" } } { "quad_decoder.vhd" "" { Text "D:/qdesigns_5_1/sub_designs/quadrature_decoder/quad_decoder.vhd" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.290 ns ( 53.15 % ) " "Info: Total cell delay = 1.290 ns ( 53.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.137 ns ( 46.85 % ) " "Info: Total interconnect delay = 1.137 ns ( 46.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "quad_decoder" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/quadrature_decoder/db/quad_decoder.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/quadrature_decoder/" "" "2.427 ns" { clk TMPBB } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.427 ns" { clk clk~out0 TMPBB } { 0.000ns 0.000ns 1.137ns } { 0.000ns 1.290ns 0.000ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "quad_decoder" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/quadrature_decoder/db/quad_decoder.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/quadrature_decoder/" "" "2.427 ns" { clk QUADRATURE_ERROR } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.427 ns" { clk clk~out0 QUADRATURE_ERROR } { 0.000ns 0.000ns 1.137ns } { 0.000ns 1.290ns 0.000ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "quad_decoder" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/quadrature_decoder/db/quad_decoder.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/quadrature_decoder/" "" "2.427 ns" { clk TMPBB } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.427 ns" { clk clk~out0 TMPBB } { 0.000ns 0.000ns 1.137ns } { 0.000ns 1.290ns 0.000ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.299 ns - " "Info: - Micro clock to output delay of source is 0.299 ns" {  } { { "quad_decoder.vhd" "" { Text "D:/qdesigns_5_1/sub_designs/quadrature_decoder/quad_decoder.vhd" 136 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.160 ns - " "Info: - Micro setup delay of destination is 0.160 ns" {  } { { "quad_decoder.vhd" "" { Text "D:/qdesigns_5_1/sub_designs/quadrature_decoder/quad_decoder.vhd" 61 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "quad_decoder" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/quadrature_decoder/db/quad_decoder.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/quadrature_decoder/" "" "2.427 ns" { clk QUADRATURE_ERROR } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.427 ns" { clk clk~out0 QUADRATURE_ERROR } { 0.000ns 0.000ns 1.137ns } { 0.000ns 1.290ns 0.000ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "quad_decoder" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/quadrature_decoder/db/quad_decoder.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/quadrature_decoder/" "" "2.427 ns" { clk TMPBB } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.427 ns" { clk clk~out0 TMPBB } { 0.000ns 0.000ns 1.137ns } { 0.000ns 1.290ns 0.000ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.449 ns - Longest register register " "Info: - Longest register to register delay is 3.449 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.144 ns) 0.144 ns TMPBB 1 REG LC7_8_N1 13 " "Info: 1: + IC(0.000 ns) + CELL(0.144 ns) = 0.144 ns; Loc. = LC7_8_N1; Fanout = 13; REG Node = 'TMPBB'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "quad_decoder" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/quadrature_decoder/db/quad_decoder.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/quadrature_decoder/" "" "" { TMPBB } "NODE_NAME" } "" } } { "quad_decoder.vhd" "" { Text "D:/qdesigns_5_1/sub_designs/quadrature_decoder/quad_decoder.vhd" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.179 ns) + CELL(0.713 ns) 2.036 ns Mux~649 2 COMB LC6_7_N1 1 " "Info: 2: + IC(1.179 ns) + CELL(0.713 ns) = 2.036 ns; Loc. = LC6_7_N1; Fanout = 1; COMB Node = 'Mux~649'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "quad_decoder" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/quadrature_decoder/db/quad_decoder.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/quadrature_decoder/" "" "1.892 ns" { TMPBB Mux~649 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.310 ns) + CELL(0.713 ns) 3.059 ns Mux~651 3 COMB LC3_7_N1 1 " "Info: 3: + IC(0.310 ns) + CELL(0.713 ns) = 3.059 ns; Loc. = LC3_7_N1; Fanout = 1; COMB Node = 'Mux~651'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "quad_decoder" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/quadrature_decoder/db/quad_decoder.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/quadrature_decoder/" "" "1.023 ns" { Mux~649 Mux~651 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.303 ns) + CELL(0.087 ns) 3.449 ns QUADRATURE_ERROR 4 REG LC2_7_N1 3 " "Info: 4: + IC(0.303 ns) + CELL(0.087 ns) = 3.449 ns; Loc. = LC2_7_N1; Fanout = 3; REG Node = 'QUADRATURE_ERROR'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "quad_decoder" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/quadrature_decoder/db/quad_decoder.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/quadrature_decoder/" "" "0.390 ns" { Mux~651 QUADRATURE_ERROR } "NODE_NAME" } "" } } { "quad_decoder.vhd" "" { Text "D:/qdesigns_5_1/sub_designs/quadrature_decoder/quad_decoder.vhd" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.657 ns ( 48.04 % ) " "Info: Total cell delay = 1.657 ns ( 48.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.792 ns ( 51.96 % ) " "Info: Total interconnect delay = 1.792 ns ( 51.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "quad_decoder" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/quadrature_decoder/db/quad_decoder.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/quadrature_decoder/" "" "3.449 ns" { TMPBB Mux~649 Mux~651 QUADRATURE_ERROR } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "3.449 ns" { TMPBB Mux~649 Mux~651 QUADRATURE_ERROR } { 0.000ns 1.179ns 0.310ns 0.303ns } { 0.144ns 0.713ns 0.713ns 0.087ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "quad_decoder" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/quadrature_decoder/db/quad_decoder.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/quadrature_decoder/" "" "2.427 ns" { clk QUADRATURE_ERROR } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.427 ns" { clk clk~out0 QUADRATURE_ERROR } { 0.000ns 0.000ns 1.137ns } { 0.000ns 1.290ns 0.000ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "quad_decoder" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/quadrature_decoder/db/quad_decoder.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/quadrature_decoder/" "" "2.427 ns" { clk TMPBB } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.427 ns" { clk clk~out0 TMPBB } { 0.000ns 0.000ns 1.137ns } { 0.000ns 1.290ns 0.000ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "quad_decoder" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/quadrature_decoder/db/quad_decoder.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/quadrature_decoder/" "" "3.449 ns" { TMPBB Mux~649 Mux~651 QUADRATURE_ERROR } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "3.449 ns" { TMPBB Mux~649 Mux~651 QUADRATURE_ERROR } { 0.000ns 1.179ns 0.310ns 0.303ns } { 0.144ns 0.713ns 0.713ns 0.087ns } } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "clk register TMPAA register AAA 498 ps " "Info: Minimum slack time is 498 ps for clock \"clk\" between source register \"TMPAA\" and destination register \"AAA\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.502 ns + Shortest register register " "Info: + Shortest register to register delay is 0.502 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.144 ns) 0.144 ns TMPAA 1 REG LC4_8_N1 12 " "Info: 1: + IC(0.000 ns) + CELL(0.144 ns) = 0.144 ns; Loc. = LC4_8_N1; Fanout = 12; REG Node = 'TMPAA'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "quad_decoder" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/quadrature_decoder/db/quad_decoder.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/quadrature_decoder/" "" "" { TMPAA } "NODE_NAME" } "" } } { "quad_decoder.vhd" "" { Text "D:/qdesigns_5_1/sub_designs/quadrature_decoder/quad_decoder.vhd" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.271 ns) + CELL(0.087 ns) 0.502 ns AAA 2 REG LC10_8_N1 7 " "Info: 2: + IC(0.271 ns) + CELL(0.087 ns) = 0.502 ns; Loc. = LC10_8_N1; Fanout = 7; REG Node = 'AAA'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "quad_decoder" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/quadrature_decoder/db/quad_decoder.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/quadrature_decoder/" "" "0.358 ns" { TMPAA AAA } "NODE_NAME" } "" } } { "quad_decoder.vhd" "" { Text "D:/qdesigns_5_1/sub_designs/quadrature_decoder/quad_decoder.vhd" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.231 ns ( 46.02 % ) " "Info: Total cell delay = 0.231 ns ( 46.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.271 ns ( 53.98 % ) " "Info: Total interconnect delay = 0.271 ns ( 53.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "quad_decoder" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/quadrature_decoder/db/quad_decoder.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/quadrature_decoder/" "" "0.502 ns" { TMPAA AAA } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "0.502 ns" { TMPAA AAA } { 0.000ns 0.271ns } { 0.144ns 0.087ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.004 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.004 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination clk 30.003 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"clk\" is 30.003 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source clk 30.003 ns 0.000 ns  50 " "Info: Clock period of Source clock \"clk\" is 30.003 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.427 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.427 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.290 ns) 1.290 ns clk 1 CLK PIN_N4 19 " "Info: 1: + IC(0.000 ns) + CELL(1.290 ns) = 1.290 ns; Loc. = PIN_N4; Fanout = 19; CLK Node = 'clk'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "quad_decoder" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/quadrature_decoder/db/quad_decoder.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/quadrature_decoder/" "" "" { clk } "NODE_NAME" } "" } } { "quad_decoder.vhd" "" { Text "D:/qdesigns_5_1/sub_designs/quadrature_decoder/quad_decoder.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.137 ns) + CELL(0.000 ns) 2.427 ns AAA 2 REG LC10_8_N1 7 " "Info: 2: + IC(1.137 ns) + CELL(0.000 ns) = 2.427 ns; Loc. = LC10_8_N1; Fanout = 7; REG Node = 'AAA'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "quad_decoder" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/quadrature_decoder/db/quad_decoder.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/quadrature_decoder/" "" "1.137 ns" { clk AAA } "NODE_NAME" } "" } } { "quad_decoder.vhd" "" { Text "D:/qdesigns_5_1/sub_designs/quadrature_decoder/quad_decoder.vhd" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.290 ns ( 53.15 % ) " "Info: Total cell delay = 1.290 ns ( 53.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.137 ns ( 46.85 % ) " "Info: Total interconnect delay = 1.137 ns ( 46.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "quad_decoder" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/quadrature_decoder/db/quad_decoder.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/quadrature_decoder/" "" "2.427 ns" { clk AAA } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.427 ns" { clk clk~out0 AAA } { 0.000ns 0.000ns 1.137ns } { 0.000ns 1.290ns 0.000ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.427 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 2.427 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.290 ns) 1.290 ns clk 1 CLK PIN_N4 19 " "Info: 1: + IC(0.000 ns) + CELL(1.290 ns) = 1.290 ns; Loc. = PIN_N4; Fanout = 19; CLK Node = 'clk'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "quad_decoder" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/quadrature_decoder/db/quad_decoder.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/quadrature_decoder/" "" "" { clk } "NODE_NAME" } "" } } { "quad_decoder.vhd" "" { Text "D:/qdesigns_5_1/sub_designs/quadrature_decoder/quad_decoder.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.137 ns) + CELL(0.000 ns) 2.427 ns TMPAA 2 REG LC4_8_N1 12 " "Info: 2: + IC(1.137 ns) + CELL(0.000 ns) = 2.427 ns; Loc. = LC4_8_N1; Fanout = 12; REG Node = 'TMPAA'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "quad_decoder" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/quadrature_decoder/db/quad_decoder.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/quadrature_decoder/" "" "1.137 ns" { clk TMPAA } "NODE_NAME" } "" } } { "quad_decoder.vhd" "" { Text "D:/qdesigns_5_1/sub_designs/quadrature_decoder/quad_decoder.vhd" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.290 ns ( 53.15 % ) " "Info: Total cell delay = 1.290 ns ( 53.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.137 ns ( 46.85 % ) " "Info: Total interconnect delay = 1.137 ns ( 46.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "quad_decoder" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/quadrature_decoder/db/quad_decoder.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/quadrature_decoder/" "" "2.427 ns" { clk TMPAA } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.427 ns" { clk clk~out0 TMPAA } { 0.000ns 0.000ns 1.137ns } { 0.000ns 1.290ns 0.000ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "quad_decoder" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/quadrature_decoder/db/quad_decoder.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/quadrature_decoder/" "" "2.427 ns" { clk AAA } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.427 ns" { clk clk~out0 AAA } { 0.000ns 0.000ns 1.137ns } { 0.000ns 1.290ns 0.000ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "quad_decoder" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/quadrature_decoder/db/quad_decoder.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/quadrature_decoder/" "" "2.427 ns" { clk TMPAA } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.427 ns" { clk clk~out0 TMPAA } { 0.000ns 0.000ns 1.137ns } { 0.000ns 1.290ns 0.000ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.299 ns - " "Info: - Micro clock to output delay of source is 0.299 ns" {  } { { "quad_decoder.vhd" "" { Text "D:/qdesigns_5_1/sub_designs/quadrature_decoder/quad_decoder.vhd" 136 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.303 ns + " "Info: + Micro hold delay of destination is 0.303 ns" {  } { { "quad_decoder.vhd" "" { Text "D:/qdesigns_5_1/sub_designs/quadrature_decoder/quad_decoder.vhd" 60 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "quad_decoder" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/quadrature_decoder/db/quad_decoder.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/quadrature_decoder/" "" "2.427 ns" { clk AAA } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.427 ns" { clk clk~out0 AAA } { 0.000ns 0.000ns 1.137ns } { 0.000ns 1.290ns 0.000ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "quad_decoder" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/quadrature_decoder/db/quad_decoder.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/quadrature_decoder/" "" "2.427 ns" { clk TMPAA } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.427 ns" { clk clk~out0 TMPAA } { 0.000ns 0.000ns 1.137ns } { 0.000ns 1.290ns 0.000ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "quad_decoder" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/quadrature_decoder/db/quad_decoder.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/quadrature_decoder/" "" "0.502 ns" { TMPAA AAA } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "0.502 ns" { TMPAA AAA } { 0.000ns 0.271ns } { 0.144ns 0.087ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "quad_decoder" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/quadrature_decoder/db/quad_decoder.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/quadrature_decoder/" "" "2.427 ns" { clk AAA } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.427 ns" { clk clk~out0 AAA } { 0.000ns 0.000ns 1.137ns } { 0.000ns 1.290ns 0.000ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "quad_decoder" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/quadrature_decoder/db/quad_decoder.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/quadrature_decoder/" "" "2.427 ns" { clk TMPAA } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.427 ns" { clk clk~out0 TMPAA } { 0.000ns 0.000ns 1.137ns } { 0.000ns 1.290ns 0.000ns } } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0}
{ "Info" "ITDB_TSU_RESULT" "TMPAA ch_a clk 3.824 ns register " "Info: tsu for register \"TMPAA\" (data pin = \"ch_a\", clock pin = \"clk\") is 3.824 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.091 ns + Longest pin register " "Info: + Longest pin to register delay is 6.091 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.640 ns) 1.640 ns ch_a 1 PIN PIN_K18 1 " "Info: 1: + IC(0.000 ns) + CELL(1.640 ns) = 1.640 ns; Loc. = PIN_K18; Fanout = 1; PIN Node = 'ch_a'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "quad_decoder" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/quadrature_decoder/db/quad_decoder.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/quadrature_decoder/" "" "" { ch_a } "NODE_NAME" } "" } } { "quad_decoder.vhd" "" { Text "D:/qdesigns_5_1/sub_designs/quadrature_decoder/quad_decoder.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.364 ns) + CELL(0.087 ns) 6.091 ns TMPAA 2 REG LC4_8_N1 12 " "Info: 2: + IC(4.364 ns) + CELL(0.087 ns) = 6.091 ns; Loc. = LC4_8_N1; Fanout = 12; REG Node = 'TMPAA'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "quad_decoder" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/quadrature_decoder/db/quad_decoder.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/quadrature_decoder/" "" "4.451 ns" { ch_a TMPAA } "NODE_NAME" } "" } } { "quad_decoder.vhd" "" { Text "D:/qdesigns_5_1/sub_designs/quadrature_decoder/quad_decoder.vhd" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.727 ns ( 28.35 % ) " "Info: Total cell delay = 1.727 ns ( 28.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.364 ns ( 71.65 % ) " "Info: Total interconnect delay = 4.364 ns ( 71.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "quad_decoder" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/quadrature_decoder/db/quad_decoder.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/quadrature_decoder/" "" "6.091 ns" { ch_a TMPAA } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "6.091 ns" { ch_a ch_a~out0 TMPAA } { 0.000ns 0.000ns 4.364ns } { 0.000ns 1.640ns 0.087ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.160 ns + " "Info: + Micro setup delay of destination is 0.160 ns" {  } { { "quad_decoder.vhd" "" { Text "D:/qdesigns_5_1/sub_designs/quadrature_decoder/quad_decoder.vhd" 136 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.427 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.427 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.290 ns) 1.290 ns clk 1 CLK PIN_N4 19 " "Info: 1: + IC(0.000 ns) + CELL(1.290 ns) = 1.290 ns; Loc. = PIN_N4; Fanout = 19; CLK Node = 'clk'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "quad_decoder" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/quadrature_decoder/db/quad_decoder.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/quadrature_decoder/" "" "" { clk } "NODE_NAME" } "" } } { "quad_decoder.vhd" "" { Text "D:/qdesigns_5_1/sub_designs/quadrature_decoder/quad_decoder.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.137 ns) + CELL(0.000 ns) 2.427 ns TMPAA 2 REG LC4_8_N1 12 " "Info: 2: + IC(1.137 ns) + CELL(0.000 ns) = 2.427 ns; Loc. = LC4_8_N1; Fanout = 12; REG Node = 'TMPAA'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "quad_decoder" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/quadrature_decoder/db/quad_decoder.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/quadrature_decoder/" "" "1.137 ns" { clk TMPAA } "NODE_NAME" } "" } } { "quad_decoder.vhd" "" { Text "D:/qdesigns_5_1/sub_designs/quadrature_decoder/quad_decoder.vhd" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.290 ns ( 53.15 % ) " "Info: Total cell delay = 1.290 ns ( 53.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.137 ns ( 46.85 % ) " "Info: Total interconnect delay = 1.137 ns ( 46.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "quad_decoder" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/quadrature_decoder/db/quad_decoder.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/quadrature_decoder/" "" "2.427 ns" { clk TMPAA } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.427 ns" { clk clk~out0 TMPAA } { 0.000ns 0.000ns 1.137ns } { 0.000ns 1.290ns 0.000ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "quad_decoder" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/quadrature_decoder/db/quad_decoder.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/quadrature_decoder/" "" "6.091 ns" { ch_a TMPAA } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "6.091 ns" { ch_a ch_a~out0 TMPAA } { 0.000ns 0.000ns 4.364ns } { 0.000ns 1.640ns 0.087ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "quad_decoder" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/quadrature_decoder/db/quad_decoder.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/quadrature_decoder/" "" "2.427 ns" { clk TMPAA } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.427 ns" { clk clk~out0 TMPAA } { 0.000ns 0.000ns 1.137ns } { 0.000ns 1.290ns 0.000ns } } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk err LATCHED_QUADRATURE_ERROR 8.095 ns register " "Info: tco from clock \"clk\" to destination pin \"err\" through register \"LATCHED_QUADRATURE_ERROR\" is 8.095 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.427 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.427 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.290 ns) 1.290 ns clk 1 CLK PIN_N4 19 " "Info: 1: + IC(0.000 ns) + CELL(1.290 ns) = 1.290 ns; Loc. = PIN_N4; Fanout = 19; CLK Node = 'clk'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "quad_decoder" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/quadrature_decoder/db/quad_decoder.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/quadrature_decoder/" "" "" { clk } "NODE_NAME" } "" } } { "quad_decoder.vhd" "" { Text "D:/qdesigns_5_1/sub_designs/quadrature_decoder/quad_decoder.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.137 ns) + CELL(0.000 ns) 2.427 ns LATCHED_QUADRATURE_ERROR 2 REG LC8_6_N1 4 " "Info: 2: + IC(1.137 ns) + CELL(0.000 ns) = 2.427 ns; Loc. = LC8_6_N1; Fanout = 4; REG Node = 'LATCHED_QUADRATURE_ERROR'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "quad_decoder" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/quadrature_decoder/db/quad_decoder.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/quadrature_decoder/" "" "1.137 ns" { clk LATCHED_QUADRATURE_ERROR } "NODE_NAME" } "" } } { "quad_decoder.vhd" "" { Text "D:/qdesigns_5_1/sub_designs/quadrature_decoder/quad_decoder.vhd" 103 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.290 ns ( 53.15 % ) " "Info: Total cell delay = 1.290 ns ( 53.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.137 ns ( 46.85 % ) " "Info: Total interconnect delay = 1.137 ns ( 46.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "quad_decoder" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/quadrature_decoder/db/quad_decoder.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/quadrature_decoder/" "" "2.427 ns" { clk LATCHED_QUADRATURE_ERROR } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.427 ns" { clk clk~out0 LATCHED_QUADRATURE_ERROR } { 0.000ns 0.000ns 1.137ns } { 0.000ns 1.290ns 0.000ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.299 ns + " "Info: + Micro clock to output delay of source is 0.299 ns" {  } { { "quad_decoder.vhd" "" { Text "D:/qdesigns_5_1/sub_designs/quadrature_decoder/quad_decoder.vhd" 103 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.369 ns + Longest register pin " "Info: + Longest register to pin delay is 5.369 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.144 ns) 0.144 ns LATCHED_QUADRATURE_ERROR 1 REG LC8_6_N1 4 " "Info: 1: + IC(0.000 ns) + CELL(0.144 ns) = 0.144 ns; Loc. = LC8_6_N1; Fanout = 4; REG Node = 'LATCHED_QUADRATURE_ERROR'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "quad_decoder" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/quadrature_decoder/db/quad_decoder.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/quadrature_decoder/" "" "" { LATCHED_QUADRATURE_ERROR } "NODE_NAME" } "" } } { "quad_decoder.vhd" "" { Text "D:/qdesigns_5_1/sub_designs/quadrature_decoder/quad_decoder.vhd" 103 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.815 ns) + CELL(2.410 ns) 5.369 ns err 2 PIN PIN_L20 0 " "Info: 2: + IC(2.815 ns) + CELL(2.410 ns) = 5.369 ns; Loc. = PIN_L20; Fanout = 0; PIN Node = 'err'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "quad_decoder" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/quadrature_decoder/db/quad_decoder.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/quadrature_decoder/" "" "5.225 ns" { LATCHED_QUADRATURE_ERROR err } "NODE_NAME" } "" } } { "quad_decoder.vhd" "" { Text "D:/qdesigns_5_1/sub_designs/quadrature_decoder/quad_decoder.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.554 ns ( 47.57 % ) " "Info: Total cell delay = 2.554 ns ( 47.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.815 ns ( 52.43 % ) " "Info: Total interconnect delay = 2.815 ns ( 52.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "quad_decoder" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/quadrature_decoder/db/quad_decoder.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/quadrature_decoder/" "" "5.369 ns" { LATCHED_QUADRATURE_ERROR err } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "5.369 ns" { LATCHED_QUADRATURE_ERROR err } { 0.000ns 2.815ns } { 0.144ns 2.410ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "quad_decoder" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/quadrature_decoder/db/quad_decoder.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/quadrature_decoder/" "" "2.427 ns" { clk LATCHED_QUADRATURE_ERROR } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.427 ns" { clk clk~out0 LATCHED_QUADRATURE_ERROR } { 0.000ns 0.000ns 1.137ns } { 0.000ns 1.290ns 0.000ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "quad_decoder" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/quadrature_decoder/db/quad_decoder.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/quadrature_decoder/" "" "5.369 ns" { LATCHED_QUADRATURE_ERROR err } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "5.369 ns" { LATCHED_QUADRATURE_ERROR err } { 0.000ns 2.815ns } { 0.144ns 2.410ns } } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0}
{ "Info" "ITDB_TH_RESULT" "TMPBB ch_b clk -3.134 ns register " "Info: th for register \"TMPBB\" (data pin = \"ch_b\", clock pin = \"clk\") is -3.134 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.427 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.427 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.290 ns) 1.290 ns clk 1 CLK PIN_N4 19 " "Info: 1: + IC(0.000 ns) + CELL(1.290 ns) = 1.290 ns; Loc. = PIN_N4; Fanout = 19; CLK Node = 'clk'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "quad_decoder" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/quadrature_decoder/db/quad_decoder.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/quadrature_decoder/" "" "" { clk } "NODE_NAME" } "" } } { "quad_decoder.vhd" "" { Text "D:/qdesigns_5_1/sub_designs/quadrature_decoder/quad_decoder.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.137 ns) + CELL(0.000 ns) 2.427 ns TMPBB 2 REG LC7_8_N1 13 " "Info: 2: + IC(1.137 ns) + CELL(0.000 ns) = 2.427 ns; Loc. = LC7_8_N1; Fanout = 13; REG Node = 'TMPBB'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "quad_decoder" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/quadrature_decoder/db/quad_decoder.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/quadrature_decoder/" "" "1.137 ns" { clk TMPBB } "NODE_NAME" } "" } } { "quad_decoder.vhd" "" { Text "D:/qdesigns_5_1/sub_designs/quadrature_decoder/quad_decoder.vhd" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.290 ns ( 53.15 % ) " "Info: Total cell delay = 1.290 ns ( 53.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.137 ns ( 46.85 % ) " "Info: Total interconnect delay = 1.137 ns ( 46.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "quad_decoder" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/quadrature_decoder/db/quad_decoder.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/quadrature_decoder/" "" "2.427 ns" { clk TMPBB } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.427 ns" { clk clk~out0 TMPBB } { 0.000ns 0.000ns 1.137ns } { 0.000ns 1.290ns 0.000ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.303 ns + " "Info: + Micro hold delay of destination is 0.303 ns" {  } { { "quad_decoder.vhd" "" { Text "D:/qdesigns_5_1/sub_designs/quadrature_decoder/quad_decoder.vhd" 136 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.864 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.864 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.710 ns) 1.710 ns ch_b 1 PIN PIN_V5 1 " "Info: 1: + IC(0.000 ns) + CELL(1.710 ns) = 1.710 ns; Loc. = PIN_V5; Fanout = 1; PIN Node = 'ch_b'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "quad_decoder" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/quadrature_decoder/db/quad_decoder.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/quadrature_decoder/" "" "" { ch_b } "NODE_NAME" } "" } } { "quad_decoder.vhd" "" { Text "D:/qdesigns_5_1/sub_designs/quadrature_decoder/quad_decoder.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.067 ns) + CELL(0.087 ns) 5.864 ns TMPBB 2 REG LC7_8_N1 13 " "Info: 2: + IC(4.067 ns) + CELL(0.087 ns) = 5.864 ns; Loc. = LC7_8_N1; Fanout = 13; REG Node = 'TMPBB'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "quad_decoder" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/quadrature_decoder/db/quad_decoder.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/quadrature_decoder/" "" "4.154 ns" { ch_b TMPBB } "NODE_NAME" } "" } } { "quad_decoder.vhd" "" { Text "D:/qdesigns_5_1/sub_designs/quadrature_decoder/quad_decoder.vhd" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.797 ns ( 30.64 % ) " "Info: Total cell delay = 1.797 ns ( 30.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.067 ns ( 69.36 % ) " "Info: Total interconnect delay = 4.067 ns ( 69.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "quad_decoder" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/quadrature_decoder/db/quad_decoder.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/quadrature_decoder/" "" "5.864 ns" { ch_b TMPBB } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "5.864 ns" { ch_b ch_b~out0 TMPBB } { 0.000ns 0.000ns 4.067ns } { 0.000ns 1.710ns 0.087ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "quad_decoder" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/quadrature_decoder/db/quad_decoder.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/quadrature_decoder/" "" "2.427 ns" { clk TMPBB } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.427 ns" { clk clk~out0 TMPBB } { 0.000ns 0.000ns 1.137ns } { 0.000ns 1.290ns 0.000ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "quad_decoder" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/quadrature_decoder/db/quad_decoder.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/quadrature_decoder/" "" "5.864 ns" { ch_b TMPBB } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "5.864 ns" { ch_b ch_b~out0 TMPBB } { 0.000ns 0.000ns 4.067ns } { 0.000ns 1.710ns 0.087ns } } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "ITAN_REQUIREMENTS_MET" "" "Info: All timing requirements were met. See Report window for more details." {  } {  } 0 0 "All timing requirements were met. See Report window for more details." 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Wed May 10 14:12:37 2006 " "Info: Processing ended: Wed May 10 14:12:37 2006" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
