# Digital-System-Design
Digital System Design Lab verilog codes


### Basic Gates

  - [OR GATE](https://github.com/Zannatul-Naim/Digital-System-Design/blob/main/Basic_Gates/or_gate.v)
  - [AND GATE](https://github.com/Zannatul-Naim/Digital-System-Design/blob/main/Basic_Gates/and_gate.v)
  - [NOT GATE](https://github.com/Zannatul-Naim/Digital-System-Design/blob/main/Basic_Gates/not_gate.v)
  - [NAND GATE](https://github.com/Zannatul-Naim/Digital-System-Design/blob/main/Basic_Gates/nand_gate.v)
  - [NOR GATE](https://github.com/Zannatul-Naim/Digital-System-Design/blob/main/Basic_Gates/nor_gate.v)
  - [X-OR GATE](https://github.com/Zannatul-Naim/Digital-System-Design/blob/main/Basic_Gates/xor_gate.v)
  - [X-NOR GATE](https://github.com/Zannatul-Naim/Digital-System-Design/blob/main/Basic_Gates/xnor_gate.v)
