set tool_name "ModelSim-Altera (VHDL)"
set corner_file_list {
	{{"Slow Model"} {D_clock.vho D_clock_vhd.sdo}}
}
