/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [28:0] _01_;
  wire [14:0] _02_;
  wire [4:0] _03_;
  wire [8:0] _04_;
  wire [5:0] celloutsig_0_0z;
  wire [2:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [9:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [6:0] celloutsig_0_15z;
  wire [4:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_22z;
  wire [6:0] celloutsig_0_23z;
  wire [14:0] celloutsig_0_24z;
  wire [18:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [12:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [9:0] celloutsig_0_29z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire [3:0] celloutsig_0_34z;
  wire [17:0] celloutsig_0_35z;
  wire [5:0] celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire [10:0] celloutsig_0_44z;
  wire [7:0] celloutsig_0_49z;
  wire [28:0] celloutsig_0_4z;
  wire [3:0] celloutsig_0_51z;
  wire [2:0] celloutsig_0_54z;
  wire celloutsig_0_55z;
  wire [6:0] celloutsig_0_57z;
  wire celloutsig_0_5z;
  wire [2:0] celloutsig_0_64z;
  wire celloutsig_0_65z;
  wire [11:0] celloutsig_0_69z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [12:0] celloutsig_0_80z;
  wire celloutsig_0_81z;
  wire [5:0] celloutsig_0_8z;
  wire [6:0] celloutsig_0_9z;
  wire [14:0] celloutsig_1_0z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [12:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [4:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [6:0] celloutsig_1_19z;
  wire [7:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [4:0] celloutsig_1_3z;
  wire [2:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [4:0] celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_37z = !(celloutsig_0_9z[6] ? celloutsig_0_4z[12] : celloutsig_0_13z[4]);
  assign celloutsig_1_13z = !(celloutsig_1_2z ? in_data[182] : celloutsig_1_7z);
  assign celloutsig_0_38z = ~((in_data[14] | celloutsig_0_16z[2]) & (celloutsig_0_9z[1] | celloutsig_0_18z));
  assign celloutsig_0_55z = ~((celloutsig_0_7z | celloutsig_0_8z[4]) & (celloutsig_0_29z[7] | celloutsig_0_51z[2]));
  assign celloutsig_0_1z = in_data[52] | ~(in_data[62]);
  assign celloutsig_1_14z = celloutsig_1_8z[1] | celloutsig_1_0z[9];
  assign celloutsig_1_16z = celloutsig_1_2z | celloutsig_1_13z;
  assign celloutsig_0_30z = ~(celloutsig_0_3z ^ celloutsig_0_19z);
  assign celloutsig_0_32z = ~(celloutsig_0_18z ^ celloutsig_0_30z);
  assign celloutsig_0_14z = ~(celloutsig_0_4z[12] ^ _00_);
  assign celloutsig_0_17z = ~(celloutsig_0_8z[2] ^ celloutsig_0_15z[2]);
  assign celloutsig_0_20z = ~(celloutsig_0_11z[2] ^ celloutsig_0_19z);
  assign celloutsig_0_26z = ~(celloutsig_0_13z[2] ^ celloutsig_0_15z[1]);
  assign celloutsig_0_4z = { in_data[40:18], celloutsig_0_0z } + { in_data[74:55], _01_[8:7], _00_, celloutsig_0_0z };
  assign celloutsig_0_80z = { celloutsig_0_35z[13:4], celloutsig_0_38z, celloutsig_0_20z, celloutsig_0_30z } + { celloutsig_0_33z, celloutsig_0_19z, celloutsig_0_20z, celloutsig_0_40z, celloutsig_0_57z, celloutsig_0_5z, celloutsig_0_5z };
  assign celloutsig_1_8z = celloutsig_1_3z + celloutsig_1_1z[4:0];
  assign celloutsig_1_15z = { in_data[125:120], celloutsig_1_14z, celloutsig_1_5z, celloutsig_1_13z, celloutsig_1_7z, celloutsig_1_13z } + { celloutsig_1_0z[8:4], celloutsig_1_1z };
  assign celloutsig_0_24z = { celloutsig_0_15z[4], celloutsig_0_15z, celloutsig_0_14z, celloutsig_0_3z, celloutsig_0_16z } + { celloutsig_0_8z[5:2], celloutsig_0_5z, celloutsig_0_17z, celloutsig_0_20z, _02_[7:3], celloutsig_0_11z };
  reg [8:0] _23_;
  always_ff @(negedge clkin_data[32], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _23_ <= 9'h000;
    else _23_ <= celloutsig_0_4z[14:6];
  assign { _04_[8:5], _03_ } = _23_;
  reg [2:0] _24_;
  always_ff @(negedge clkin_data[32], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _24_ <= 3'h0;
    else _24_ <= celloutsig_0_0z[3:1];
  assign { _01_[8:7], _00_ } = _24_;
  reg [4:0] _25_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _25_ <= 5'h00;
    else _25_ <= { celloutsig_0_16z[4:1], celloutsig_0_7z };
  assign _02_[7:3] = _25_;
  assign celloutsig_0_34z = celloutsig_0_0z[4:1] / { 1'h1, celloutsig_0_27z[10:8] };
  assign celloutsig_0_25z = { _04_[7:5], _03_, _04_[8:5], _03_, celloutsig_0_1z, celloutsig_0_19z } / { 1'h1, celloutsig_0_4z[19:2] };
  assign celloutsig_1_18z = in_data[104:100] > { celloutsig_1_15z[9:7], celloutsig_1_16z, celloutsig_1_6z };
  assign celloutsig_0_42z = { celloutsig_0_13z[9], celloutsig_0_11z, celloutsig_0_34z, celloutsig_0_12z } && celloutsig_0_25z[18:10];
  assign celloutsig_1_6z = { celloutsig_1_0z[4], celloutsig_1_2z, celloutsig_1_2z } && celloutsig_1_1z[2:0];
  assign celloutsig_0_28z = celloutsig_0_13z[7:1] && { celloutsig_0_8z, celloutsig_0_1z };
  assign celloutsig_0_31z = ! { celloutsig_0_16z[2], _04_[8:5], _03_ };
  assign celloutsig_0_65z = ! celloutsig_0_16z[3:1];
  assign celloutsig_0_41z = { celloutsig_0_16z[3:2], celloutsig_0_11z, celloutsig_0_18z } || celloutsig_0_15z[5:0];
  assign celloutsig_1_2z = { in_data[171], celloutsig_1_1z } || celloutsig_1_0z[9:1];
  assign celloutsig_0_19z = { _04_[7:5], _03_[4:2], celloutsig_0_14z, celloutsig_0_18z, celloutsig_0_7z, celloutsig_0_11z, celloutsig_0_16z } || { celloutsig_0_4z[24:13], celloutsig_0_16z };
  assign celloutsig_0_22z = { celloutsig_0_8z[3:0], celloutsig_0_19z, celloutsig_0_19z } || { _04_[6:5], _03_[4:2], celloutsig_0_6z };
  assign celloutsig_0_40z = celloutsig_0_14z & ~(celloutsig_0_16z[0]);
  assign celloutsig_0_18z = celloutsig_0_4z[5] & ~(celloutsig_0_8z[2]);
  assign celloutsig_0_0z = in_data[78:73] * in_data[49:44];
  assign celloutsig_0_35z = { celloutsig_0_4z[21:11], celloutsig_0_0z, celloutsig_0_22z } * { _04_[6:5], _03_, celloutsig_0_6z, celloutsig_0_31z, _04_[8:5], _03_ };
  assign celloutsig_0_49z = { celloutsig_0_8z, celloutsig_0_40z, celloutsig_0_1z } * { celloutsig_0_26z, celloutsig_0_37z, celloutsig_0_17z, _02_[7:3] };
  assign celloutsig_1_1z = celloutsig_1_0z[10:3] * in_data[177:170];
  assign celloutsig_0_9z = celloutsig_0_4z[27] ? { celloutsig_0_0z[4:3], celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_1z } : { in_data[51:49], celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_7z };
  assign celloutsig_0_15z = celloutsig_0_11z[2] ? celloutsig_0_13z[9:3] : { celloutsig_0_4z[18:13], celloutsig_0_1z };
  assign celloutsig_1_19z = - { celloutsig_1_13z, celloutsig_1_17z, celloutsig_1_16z };
  assign celloutsig_0_33z = { celloutsig_0_11z, celloutsig_0_28z } !== _03_[4:1];
  assign celloutsig_0_3z = in_data[50:36] !== { in_data[68:67], _01_[8:7], _00_, _01_[8:7], _00_, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_81z = { celloutsig_0_69z[9:5], celloutsig_0_12z, celloutsig_0_40z, celloutsig_0_30z, celloutsig_0_33z } !== { celloutsig_0_34z[2:1], celloutsig_0_65z, celloutsig_0_36z };
  assign celloutsig_1_7z = { celloutsig_1_6z, celloutsig_1_5z } !== { celloutsig_1_1z[2:1], celloutsig_1_2z, celloutsig_1_6z };
  assign celloutsig_0_12z = { in_data[46:37], celloutsig_0_3z } !== { celloutsig_0_4z[15:11], celloutsig_0_0z };
  assign celloutsig_0_44z = ~ celloutsig_0_4z[22:12];
  assign celloutsig_0_51z = ~ { celloutsig_0_24z[7:6], celloutsig_0_32z, celloutsig_0_14z };
  assign celloutsig_1_5z = ~ in_data[174:172];
  assign celloutsig_1_17z = ~ { celloutsig_1_15z[1:0], celloutsig_1_14z, celloutsig_1_16z, celloutsig_1_7z };
  assign celloutsig_0_13z = ~ { celloutsig_0_4z[26:20], celloutsig_0_12z, celloutsig_0_5z, celloutsig_0_6z };
  assign celloutsig_0_54z = { celloutsig_0_49z[7:6], celloutsig_0_1z } >> { celloutsig_0_14z, celloutsig_0_31z, celloutsig_0_1z };
  assign celloutsig_0_57z = { celloutsig_0_40z, celloutsig_0_41z, celloutsig_0_34z, celloutsig_0_55z } >> { celloutsig_0_27z[6:1], celloutsig_0_31z };
  assign celloutsig_0_8z = { in_data[46:42], celloutsig_0_5z } >> celloutsig_0_4z[16:11];
  assign celloutsig_0_11z = { celloutsig_0_4z[16:15], celloutsig_0_1z } >> { celloutsig_0_4z[18:17], celloutsig_0_1z };
  assign celloutsig_0_36z = { celloutsig_0_9z[5:1], celloutsig_0_33z } <<< { _04_[5], _03_[4], celloutsig_0_17z, celloutsig_0_6z, celloutsig_0_14z, celloutsig_0_22z };
  assign celloutsig_0_69z = { celloutsig_0_16z[3:0], celloutsig_0_23z, celloutsig_0_18z } <<< { celloutsig_0_54z[2:1], celloutsig_0_64z, celloutsig_0_18z, celloutsig_0_17z, celloutsig_0_64z, celloutsig_0_42z, celloutsig_0_31z };
  assign celloutsig_1_0z = in_data[110:96] <<< in_data[153:139];
  assign celloutsig_1_3z = celloutsig_1_0z[7:3] <<< { celloutsig_1_1z[4:1], celloutsig_1_2z };
  assign celloutsig_0_16z = celloutsig_0_13z[9:5] <<< { _04_[8:5], celloutsig_0_7z };
  assign celloutsig_0_27z = { _02_[3], celloutsig_0_17z, celloutsig_0_19z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_18z, celloutsig_0_20z, celloutsig_0_6z } <<< { celloutsig_0_4z[7:3], celloutsig_0_3z, celloutsig_0_15z };
  assign celloutsig_0_29z = { celloutsig_0_8z[4], _01_[8:7], _00_, celloutsig_0_18z, celloutsig_0_26z, celloutsig_0_6z, celloutsig_0_11z } ~^ { celloutsig_0_27z[11:3], celloutsig_0_17z };
  assign celloutsig_0_64z = celloutsig_0_36z[3:1] ~^ { celloutsig_0_44z[3:2], celloutsig_0_1z };
  assign celloutsig_0_23z = celloutsig_0_15z ~^ celloutsig_0_13z[7:1];
  assign celloutsig_0_5z = ~((celloutsig_0_4z[16] & celloutsig_0_4z[5]) | (celloutsig_0_3z & celloutsig_0_4z[0]));
  assign celloutsig_0_6z = ~((celloutsig_0_3z & in_data[77]) | (_01_[8] & celloutsig_0_5z));
  assign celloutsig_0_7z = ~((in_data[67] & celloutsig_0_3z) | (_00_ & in_data[0]));
  assign { _01_[28:9], _01_[6:0] } = { in_data[74:55], _00_, celloutsig_0_0z };
  assign { _02_[14:8], _02_[2:0] } = { celloutsig_0_8z[5:2], celloutsig_0_5z, celloutsig_0_17z, celloutsig_0_20z, celloutsig_0_11z };
  assign _04_[4:0] = _03_;
  assign { out_data[128], out_data[102:96], out_data[44:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_80z, celloutsig_0_81z };
endmodule
