{
  "name": "vyges/spi-controller",
  "version": "1.0.0",
  "description": "Configurable SPI master controller with APB interface, FIFO support, and interrupt capabilities. Supports all 4 SPI modes with configurable clock polarity and phase.",
  "license": "Apache-2.0",
  "template": "vyges-ip-template@1.0.0",
  "target": ["asic", "fpga"],
  "design_type": "digital",
  "maturity": "production",
  "maintainers": [
    {
      "name": "Shivaram Mysore",
      "email": "shivaram@vyges.com",
      "github": "vyges"
    }
  ],
  "provider": {
    "name": "Vyges Inc.",
    "logo": "https://vyges.com/images/logo.svg",
    "website": "https://vyges.com",
    "usage": "attribution"
  },
  "branding": {
    "provider": "Vyges",
    "logo": "https://vyges.com/images/logo.svg",
    "website": "https://vyges.com/catalog",
    "usage": "Use of the logo is permitted for attribution or compatibility references only."
  },
  "interfaces": {
    "apb": {
      "type": "bus",
      "protocol": "APB v2.0",
      "role": "slave",
      "signals": {
        "pclk_i": {"direction": "input", "type": "clock", "description": "APB clock input"},
        "presetn_i": {"direction": "input", "type": "reset", "description": "APB reset input (active low)"},
        "psel_i": {"direction": "input", "type": "control", "description": "APB select input"},
        "penable_i": {"direction": "input", "type": "control", "description": "APB enable input"},
        "pwrite_i": {"direction": "input", "type": "control", "description": "APB write input"},
        "paddr_i": {"direction": "input", "type": "address", "width": 8, "description": "APB address input"},
        "pwdata_i": {"direction": "input", "type": "data", "width": 32, "description": "APB write data input"},
        "prdata_o": {"direction": "output", "type": "data", "width": 32, "description": "APB read data output"},
        "pready_o": {"direction": "output", "type": "status", "description": "APB ready output"},
        "pslverr_o": {"direction": "output", "type": "status", "description": "APB slave error output"}
      }
    },
    "spi": {
      "type": "communication",
      "protocol": "SPI",
      "role": "master",
      "signals": {
        "spi_clk_o": {"direction": "output", "type": "clock", "description": "SPI clock output"},
        "spi_mosi_o": {"direction": "output", "type": "data", "description": "SPI master out, slave in"},
        "spi_miso_i": {"direction": "input", "type": "data", "description": "SPI master in, slave out"},
        "spi_csn_o": {"direction": "output", "type": "control", "description": "SPI chip select (active low)"}
      }
    },
    "interrupt": {
      "type": "interrupt",
      "signals": {
        "spi_irq_o": {"direction": "output", "type": "interrupt", "description": "SPI interrupt output"}
      }
    }
  },
  "parameters": {
    "FIFO_DEPTH": {"type": "integer", "default": 16, "range": [4, 64], "description": "FIFO depth for transmit and receive"},
    "DATA_WIDTH": {"type": "integer", "default": 8, "range": [8, 32], "description": "SPI data width"},
    "MAX_BAUD_DIV": {"type": "integer", "default": 256, "range": [2, 1024], "description": "Maximum baud rate divider"}
  },
  "registers": {
    "CTRL": {"address": "0x00", "access": "R/W", "description": "Control Register"},
    "STAT": {"address": "0x04", "access": "R", "description": "Status Register"},
    "TXDATA": {"address": "0x08", "access": "W", "description": "TX Data Register"},
    "RXDATA": {"address": "0x0C", "access": "R", "description": "RX Data Register"},
    "BAUD": {"address": "0x10", "access": "R/W", "description": "Baud Rate Configuration"},
    "FIFO": {"address": "0x14", "access": "R/W", "description": "FIFO Configuration"},
    "INT": {"address": "0x18", "access": "R/W", "description": "Interrupt Configuration"},
    "MODE": {"address": "0x1C", "access": "R/W", "description": "SPI Mode Configuration"}
  },
  "features": [
    "APB v2.0 compliant interface",
    "Support for all 4 SPI modes (CPOL/CPHA combinations)",
    "Configurable FIFO buffering for transmit and receive",
    "Interrupt generation capabilities",
    "Configurable baud rate divider",
    "8-bit data transfers",
    "Power management with clock gating"
  ],
  "performance": {
    "max_frequency": "100 MHz",
    "spi_clock_range": "1 MHz to 50 MHz",
    "latency": "< 10 clock cycles for APB access",
    "throughput": "Full SPI clock rate support"
  },
  "toolchain_support": {
    "synthesis": ["yosys", "design_compiler"],
    "simulation": ["verilator", "icarus", "vcs", "questa"],
    "formal": ["yosys-smtbmc", "japser"],
    "physical": ["openlane", "innovus"]
  },
  "flows": {
    "asic": {
      "pdk": "sky130b",
      "platform": "sky130bhd",
      "target_frequency": "100 MHz",
      "area_target": "0.15 mmÂ²"
    },
    "fpga": {
      "toolchains": ["vivado", "quartus"],
      "families": ["artix7", "kintex7", "cyclone", "stratix"]
    }
  },
  "test": {
    "testbenches": [
      {
        "name": "SystemVerilog Testbench",
        "file": "tb/sv_tb/tb_spi_controller.sv",
        "language": "systemverilog",
        "simulator": ["verilator", "vcs", "questa"]
      },
      {
        "name": "Cocotb Testbench",
        "file": "tb/cocotb/test_spi_controller.py",
        "language": "python",
        "framework": "cocotb",
        "simulator": ["verilator", "icarus", "vcs"]
      }
    ],
    "coverage_goals": {
      "functional": "95%",
      "code": "90%",
      "toggle": "100%",
      "fsm": "100%"
    }
  },
  "documentation": {
    "design_spec": "docs/SPI_Controller_design.md",
    "user_guide": "docs/User_Guide.md",
    "api_reference": "docs/API_Reference.md",
    "integration_guide": "docs/Integration_Guide.md"
  },
  "tags": ["spi", "communication", "apb", "master", "fifo", "interrupt", "configurable"],
  "keywords": ["SPI", "Serial Peripheral Interface", "APB", "FIFO", "interrupt", "communication"],
  "categories": ["communication", "interface", "controller"],
  "trust_profile": {
    "security_level": "standard",
    "verification_level": "comprehensive",
    "maturity_level": "production"
  },
  "chiplet_ready": false,
  "integration_level": "rtl",
  "packaging_considerations": "Standard digital IP packaging",
  "die_to_die_interfaces": [],
  "interposer_constraints": null,
  "bump_constraints": null,
  "thermal_constraints": null,
  "multi_die_testing": null,
  "signal_conformance": {
    "apb": "AMBA APB v2.0 compliant",
    "spi": "SPI protocol compliant"
  },
  "power_domains": {
    "primary": {"voltage": "1.8V", "current_limit": "10mA"}
  },
  "lifecycle": {
    "origin": "vyges/spi-controller",
    "trusted_fabricator": false,
    "certifications": [],
    "supply_chain_tracking": false
  }
} 