// Mem file initialization records.
//
// SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
// Vivado v2016.4 (64-bit)
// Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
// Created on Wednesday November 07, 2018 - 11:01:56 am, from:
//
//     Map file     - D:\WORKSPACE\FPGA\Final_Project_RTES\Final_Project_RTES.srcs\sources_1\bd\system\system.bmm
//     Data file(s) - d:/WORKSPACE/FPGA/Final_Project_RTES/Final_Project_RTES.srcs/sources_1/bd/system/ip/system_sys_mb_0/data/mb_bootloop_le.elf, d:/WORKSPACE/FPGA/Final_Project_RTES/Final_Project_RTES.srcs/sources_1/bd/system/ip/system_sys_mb_1/data/mb_bootloop_le.elf
//
// Address space 'i_system_wrapper_system_i_mb1.i_system_wrapper_system_i_sys_mb1_local_memory_lmb_bram_ADDR_SPACE', bit lane [31:0].
//
// Bus width = 32 bits, number of bus blocks = 1.

@00000000
    B8000000
