/*                                                                  */
/* Licensed Materials - Property of IBM                             */
/*                                                                  */
/* Blue Gene/Q                                                      */
/*                                                                  */
/* (c) Copyright IBM Corp. 2011, 2012 All Rights Reserved           */
/*                                                                  */
/* US Government Users Restricted Rights - Use, duplication or      */
/* disclosure restricted by GSA ADP Schedule Contract with IBM      */
/* Corporation.                                                     */
/*                                                                  */
/* This software is available to you under either the GNU General   */
/* Public License (GPL) version 2 or the Eclipse Public License     */
/* (EPL) at your discretion.                                        */
/*                                                                  */

#ifndef   _GEA_DCR__H_ // Prevent multiple inclusion
#define   _GEA_DCR__H_
  
__BEGIN_DECLS
  
#include <hwi/include/common/bgq_bitnumbers.h>
#include <hwi/include/bqc/dcr_support.h>
  
#define GEA_DCR_base    (0x0)  // Base address for all instances
#define GEA_DCR_size    (0x0063)    // Size of instance (largest offset + 1 )
  
#define GEA_DCR(reg) _DCR_REG(GEA_DCR, reg)
  
// Register:
//   Name:        gea_interrupt_map0
//   Type:        Read/Write Internal
//   Permission:  Read: All; Write: Privileged Only
//   Reset:       0000000000000000
//   Description: GEA Interrupt Mapping Register 0
#define GEA_DCR__GEA_INTERRUPT_MAP0_offset  (0x0000) // Offset of register in instance 
#define GEA_DCR__GEA_INTERRUPT_MAP0_reset  UNSIGNED64(0x0000000000000000)

//   Field:       l2s0_map
//   Description: Interrupt Mapping for L2 Instance 0
#define GEA_DCR__GEA_INTERRUPT_MAP0__L2S0_MAP_width        4
#define GEA_DCR__GEA_INTERRUPT_MAP0__L2S0_MAP_position     3
#define GEA_DCR__GEA_INTERRUPT_MAP0__L2S0_MAP_get(x)       _BGQ_GET(4,3,x)
#define GEA_DCR__GEA_INTERRUPT_MAP0__L2S0_MAP_set(v)       _BGQ_SET(4,3,v)
#define GEA_DCR__GEA_INTERRUPT_MAP0__L2S0_MAP_insert(x,v)  _BGQ_INSERT(4,3,x,v)

//   Field:       l2s1_map
//   Description: Interrupt Mapping for L2 Instance 1
#define GEA_DCR__GEA_INTERRUPT_MAP0__L2S1_MAP_width        4
#define GEA_DCR__GEA_INTERRUPT_MAP0__L2S1_MAP_position     7
#define GEA_DCR__GEA_INTERRUPT_MAP0__L2S1_MAP_get(x)       _BGQ_GET(4,7,x)
#define GEA_DCR__GEA_INTERRUPT_MAP0__L2S1_MAP_set(v)       _BGQ_SET(4,7,v)
#define GEA_DCR__GEA_INTERRUPT_MAP0__L2S1_MAP_insert(x,v)  _BGQ_INSERT(4,7,x,v)

//   Field:       l2s2_map
//   Description: Interrupt Mapping for L2 Instance 2
#define GEA_DCR__GEA_INTERRUPT_MAP0__L2S2_MAP_width        4
#define GEA_DCR__GEA_INTERRUPT_MAP0__L2S2_MAP_position     11
#define GEA_DCR__GEA_INTERRUPT_MAP0__L2S2_MAP_get(x)       _BGQ_GET(4,11,x)
#define GEA_DCR__GEA_INTERRUPT_MAP0__L2S2_MAP_set(v)       _BGQ_SET(4,11,v)
#define GEA_DCR__GEA_INTERRUPT_MAP0__L2S2_MAP_insert(x,v)  _BGQ_INSERT(4,11,x,v)

//   Field:       l2s3_map
//   Description: Interrupt Mapping for L2 Instance 3
#define GEA_DCR__GEA_INTERRUPT_MAP0__L2S3_MAP_width        4
#define GEA_DCR__GEA_INTERRUPT_MAP0__L2S3_MAP_position     15
#define GEA_DCR__GEA_INTERRUPT_MAP0__L2S3_MAP_get(x)       _BGQ_GET(4,15,x)
#define GEA_DCR__GEA_INTERRUPT_MAP0__L2S3_MAP_set(v)       _BGQ_SET(4,15,v)
#define GEA_DCR__GEA_INTERRUPT_MAP0__L2S3_MAP_insert(x,v)  _BGQ_INSERT(4,15,x,v)

//   Field:       l2s4_map
//   Description: Interrupt Mapping for L2 Instance 4
#define GEA_DCR__GEA_INTERRUPT_MAP0__L2S4_MAP_width        4
#define GEA_DCR__GEA_INTERRUPT_MAP0__L2S4_MAP_position     19
#define GEA_DCR__GEA_INTERRUPT_MAP0__L2S4_MAP_get(x)       _BGQ_GET(4,19,x)
#define GEA_DCR__GEA_INTERRUPT_MAP0__L2S4_MAP_set(v)       _BGQ_SET(4,19,v)
#define GEA_DCR__GEA_INTERRUPT_MAP0__L2S4_MAP_insert(x,v)  _BGQ_INSERT(4,19,x,v)

//   Field:       l2s5_map
//   Description: Interrupt Mapping for L2 Instance 5
#define GEA_DCR__GEA_INTERRUPT_MAP0__L2S5_MAP_width        4
#define GEA_DCR__GEA_INTERRUPT_MAP0__L2S5_MAP_position     23
#define GEA_DCR__GEA_INTERRUPT_MAP0__L2S5_MAP_get(x)       _BGQ_GET(4,23,x)
#define GEA_DCR__GEA_INTERRUPT_MAP0__L2S5_MAP_set(v)       _BGQ_SET(4,23,v)
#define GEA_DCR__GEA_INTERRUPT_MAP0__L2S5_MAP_insert(x,v)  _BGQ_INSERT(4,23,x,v)

//   Field:       l2s6_map
//   Description: Interrupt Mapping for L2 Instance 6
#define GEA_DCR__GEA_INTERRUPT_MAP0__L2S6_MAP_width        4
#define GEA_DCR__GEA_INTERRUPT_MAP0__L2S6_MAP_position     27
#define GEA_DCR__GEA_INTERRUPT_MAP0__L2S6_MAP_get(x)       _BGQ_GET(4,27,x)
#define GEA_DCR__GEA_INTERRUPT_MAP0__L2S6_MAP_set(v)       _BGQ_SET(4,27,v)
#define GEA_DCR__GEA_INTERRUPT_MAP0__L2S6_MAP_insert(x,v)  _BGQ_INSERT(4,27,x,v)

//   Field:       l2s7_map
//   Description: Interrupt Mapping for L2 Instance 7
#define GEA_DCR__GEA_INTERRUPT_MAP0__L2S7_MAP_width        4
#define GEA_DCR__GEA_INTERRUPT_MAP0__L2S7_MAP_position     31
#define GEA_DCR__GEA_INTERRUPT_MAP0__L2S7_MAP_get(x)       _BGQ_GET(4,31,x)
#define GEA_DCR__GEA_INTERRUPT_MAP0__L2S7_MAP_set(v)       _BGQ_SET(4,31,v)
#define GEA_DCR__GEA_INTERRUPT_MAP0__L2S7_MAP_insert(x,v)  _BGQ_INSERT(4,31,x,v)

//   Field:       l2s8_map
//   Description: Interrupt Mapping for L2 Instance 8
#define GEA_DCR__GEA_INTERRUPT_MAP0__L2S8_MAP_width        4
#define GEA_DCR__GEA_INTERRUPT_MAP0__L2S8_MAP_position     35
#define GEA_DCR__GEA_INTERRUPT_MAP0__L2S8_MAP_get(x)       _BGQ_GET(4,35,x)
#define GEA_DCR__GEA_INTERRUPT_MAP0__L2S8_MAP_set(v)       _BGQ_SET(4,35,v)
#define GEA_DCR__GEA_INTERRUPT_MAP0__L2S8_MAP_insert(x,v)  _BGQ_INSERT(4,35,x,v)

//   Field:       l2s9_map
//   Description: Interrupt Mapping for L2 Instance 9
#define GEA_DCR__GEA_INTERRUPT_MAP0__L2S9_MAP_width        4
#define GEA_DCR__GEA_INTERRUPT_MAP0__L2S9_MAP_position     39
#define GEA_DCR__GEA_INTERRUPT_MAP0__L2S9_MAP_get(x)       _BGQ_GET(4,39,x)
#define GEA_DCR__GEA_INTERRUPT_MAP0__L2S9_MAP_set(v)       _BGQ_SET(4,39,v)
#define GEA_DCR__GEA_INTERRUPT_MAP0__L2S9_MAP_insert(x,v)  _BGQ_INSERT(4,39,x,v)

//   Field:       l2s10_map
//   Description: Interrupt Mapping for L2 Instance 10
#define GEA_DCR__GEA_INTERRUPT_MAP0__L2S10_MAP_width        4
#define GEA_DCR__GEA_INTERRUPT_MAP0__L2S10_MAP_position     43
#define GEA_DCR__GEA_INTERRUPT_MAP0__L2S10_MAP_get(x)       _BGQ_GET(4,43,x)
#define GEA_DCR__GEA_INTERRUPT_MAP0__L2S10_MAP_set(v)       _BGQ_SET(4,43,v)
#define GEA_DCR__GEA_INTERRUPT_MAP0__L2S10_MAP_insert(x,v)  _BGQ_INSERT(4,43,x,v)

//   Field:       l2s11_map
//   Description: Interrupt Mapping for L2 Instance 11
#define GEA_DCR__GEA_INTERRUPT_MAP0__L2S11_MAP_width        4
#define GEA_DCR__GEA_INTERRUPT_MAP0__L2S11_MAP_position     47
#define GEA_DCR__GEA_INTERRUPT_MAP0__L2S11_MAP_get(x)       _BGQ_GET(4,47,x)
#define GEA_DCR__GEA_INTERRUPT_MAP0__L2S11_MAP_set(v)       _BGQ_SET(4,47,v)
#define GEA_DCR__GEA_INTERRUPT_MAP0__L2S11_MAP_insert(x,v)  _BGQ_INSERT(4,47,x,v)

//   Field:       l2s12_map
//   Description: Interrupt Mapping for L2 Instance 12
#define GEA_DCR__GEA_INTERRUPT_MAP0__L2S12_MAP_width        4
#define GEA_DCR__GEA_INTERRUPT_MAP0__L2S12_MAP_position     51
#define GEA_DCR__GEA_INTERRUPT_MAP0__L2S12_MAP_get(x)       _BGQ_GET(4,51,x)
#define GEA_DCR__GEA_INTERRUPT_MAP0__L2S12_MAP_set(v)       _BGQ_SET(4,51,v)
#define GEA_DCR__GEA_INTERRUPT_MAP0__L2S12_MAP_insert(x,v)  _BGQ_INSERT(4,51,x,v)

//   Field:       l2s13_map
//   Description: Interrupt Mapping for L2 Instance 13
#define GEA_DCR__GEA_INTERRUPT_MAP0__L2S13_MAP_width        4
#define GEA_DCR__GEA_INTERRUPT_MAP0__L2S13_MAP_position     55
#define GEA_DCR__GEA_INTERRUPT_MAP0__L2S13_MAP_get(x)       _BGQ_GET(4,55,x)
#define GEA_DCR__GEA_INTERRUPT_MAP0__L2S13_MAP_set(v)       _BGQ_SET(4,55,v)
#define GEA_DCR__GEA_INTERRUPT_MAP0__L2S13_MAP_insert(x,v)  _BGQ_INSERT(4,55,x,v)

//   Field:       l2s14_map
//   Description: Interrupt Mapping for L2 Instance 14
#define GEA_DCR__GEA_INTERRUPT_MAP0__L2S14_MAP_width        4
#define GEA_DCR__GEA_INTERRUPT_MAP0__L2S14_MAP_position     59
#define GEA_DCR__GEA_INTERRUPT_MAP0__L2S14_MAP_get(x)       _BGQ_GET(4,59,x)
#define GEA_DCR__GEA_INTERRUPT_MAP0__L2S14_MAP_set(v)       _BGQ_SET(4,59,v)
#define GEA_DCR__GEA_INTERRUPT_MAP0__L2S14_MAP_insert(x,v)  _BGQ_INSERT(4,59,x,v)

//   Field:       l2s15_map
//   Description: Interrupt Mapping for L2 Instance 15
#define GEA_DCR__GEA_INTERRUPT_MAP0__L2S15_MAP_width        4
#define GEA_DCR__GEA_INTERRUPT_MAP0__L2S15_MAP_position     63
#define GEA_DCR__GEA_INTERRUPT_MAP0__L2S15_MAP_get(x)       _BGQ_GET(4,63,x)
#define GEA_DCR__GEA_INTERRUPT_MAP0__L2S15_MAP_set(v)       _BGQ_SET(4,63,v)
#define GEA_DCR__GEA_INTERRUPT_MAP0__L2S15_MAP_insert(x,v)  _BGQ_INSERT(4,63,x,v)

  
// Register:
//   Name:        gea_interrupt_map1
//   Type:        Read/Write Internal
//   Permission:  Read: All; Write: Privileged Only
//   Reset:       0000000000000000
//   Description: GEA Interrupt Mapping Register 1
#define GEA_DCR__GEA_INTERRUPT_MAP1_offset  (0x0001) // Offset of register in instance 
#define GEA_DCR__GEA_INTERRUPT_MAP1_reset  UNSIGNED64(0x0000000000000000)

//   Field:       l2c_map0
//   Description: Interrupt Mapping for L2 Central, bit 0
#define GEA_DCR__GEA_INTERRUPT_MAP1__L2C_MAP0_width        4
#define GEA_DCR__GEA_INTERRUPT_MAP1__L2C_MAP0_position     3
#define GEA_DCR__GEA_INTERRUPT_MAP1__L2C_MAP0_get(x)       _BGQ_GET(4,3,x)
#define GEA_DCR__GEA_INTERRUPT_MAP1__L2C_MAP0_set(v)       _BGQ_SET(4,3,v)
#define GEA_DCR__GEA_INTERRUPT_MAP1__L2C_MAP0_insert(x,v)  _BGQ_INSERT(4,3,x,v)

//   Field:       l2c_map1
//   Description: Interrupt Mapping for L2 Central, bit 1
#define GEA_DCR__GEA_INTERRUPT_MAP1__L2C_MAP1_width        4
#define GEA_DCR__GEA_INTERRUPT_MAP1__L2C_MAP1_position     7
#define GEA_DCR__GEA_INTERRUPT_MAP1__L2C_MAP1_get(x)       _BGQ_GET(4,7,x)
#define GEA_DCR__GEA_INTERRUPT_MAP1__L2C_MAP1_set(v)       _BGQ_SET(4,7,v)
#define GEA_DCR__GEA_INTERRUPT_MAP1__L2C_MAP1_insert(x,v)  _BGQ_INSERT(4,7,x,v)

//   Field:       pcie_map0
//   Description: Interrupt Mapping for PCIE, bit 0
#define GEA_DCR__GEA_INTERRUPT_MAP1__PCIE_MAP0_width        4
#define GEA_DCR__GEA_INTERRUPT_MAP1__PCIE_MAP0_position     11
#define GEA_DCR__GEA_INTERRUPT_MAP1__PCIE_MAP0_get(x)       _BGQ_GET(4,11,x)
#define GEA_DCR__GEA_INTERRUPT_MAP1__PCIE_MAP0_set(v)       _BGQ_SET(4,11,v)
#define GEA_DCR__GEA_INTERRUPT_MAP1__PCIE_MAP0_insert(x,v)  _BGQ_INSERT(4,11,x,v)

//   Field:       pcie_map1
//   Description: Interrupt Mapping for PCIE, bit 1
#define GEA_DCR__GEA_INTERRUPT_MAP1__PCIE_MAP1_width        4
#define GEA_DCR__GEA_INTERRUPT_MAP1__PCIE_MAP1_position     15
#define GEA_DCR__GEA_INTERRUPT_MAP1__PCIE_MAP1_get(x)       _BGQ_GET(4,15,x)
#define GEA_DCR__GEA_INTERRUPT_MAP1__PCIE_MAP1_set(v)       _BGQ_SET(4,15,v)
#define GEA_DCR__GEA_INTERRUPT_MAP1__PCIE_MAP1_insert(x,v)  _BGQ_INSERT(4,15,x,v)

//   Field:       pcie_map2
//   Description: Interrupt Mapping for PCIE, bit 2
#define GEA_DCR__GEA_INTERRUPT_MAP1__PCIE_MAP2_width        4
#define GEA_DCR__GEA_INTERRUPT_MAP1__PCIE_MAP2_position     19
#define GEA_DCR__GEA_INTERRUPT_MAP1__PCIE_MAP2_get(x)       _BGQ_GET(4,19,x)
#define GEA_DCR__GEA_INTERRUPT_MAP1__PCIE_MAP2_set(v)       _BGQ_SET(4,19,v)
#define GEA_DCR__GEA_INTERRUPT_MAP1__PCIE_MAP2_insert(x,v)  _BGQ_INSERT(4,19,x,v)

//   Field:       nd_map0
//   Description: Interrupt Mapping for Network, bit 0
#define GEA_DCR__GEA_INTERRUPT_MAP1__ND_MAP0_width        4
#define GEA_DCR__GEA_INTERRUPT_MAP1__ND_MAP0_position     23
#define GEA_DCR__GEA_INTERRUPT_MAP1__ND_MAP0_get(x)       _BGQ_GET(4,23,x)
#define GEA_DCR__GEA_INTERRUPT_MAP1__ND_MAP0_set(v)       _BGQ_SET(4,23,v)
#define GEA_DCR__GEA_INTERRUPT_MAP1__ND_MAP0_insert(x,v)  _BGQ_INSERT(4,23,x,v)

//   Field:       nd_map1
//   Description: Interrupt Mapping for Network, bit 1
#define GEA_DCR__GEA_INTERRUPT_MAP1__ND_MAP1_width        4
#define GEA_DCR__GEA_INTERRUPT_MAP1__ND_MAP1_position     27
#define GEA_DCR__GEA_INTERRUPT_MAP1__ND_MAP1_get(x)       _BGQ_GET(4,27,x)
#define GEA_DCR__GEA_INTERRUPT_MAP1__ND_MAP1_set(v)       _BGQ_SET(4,27,v)
#define GEA_DCR__GEA_INTERRUPT_MAP1__ND_MAP1_insert(x,v)  _BGQ_INSERT(4,27,x,v)

//   Field:       mu_map6
//   Description: Interrupt Mapping for MU, bit 6
#define GEA_DCR__GEA_INTERRUPT_MAP1__MU_MAP6_width        4
#define GEA_DCR__GEA_INTERRUPT_MAP1__MU_MAP6_position     31
#define GEA_DCR__GEA_INTERRUPT_MAP1__MU_MAP6_get(x)       _BGQ_GET(4,31,x)
#define GEA_DCR__GEA_INTERRUPT_MAP1__MU_MAP6_set(v)       _BGQ_SET(4,31,v)
#define GEA_DCR__GEA_INTERRUPT_MAP1__MU_MAP6_insert(x,v)  _BGQ_INSERT(4,31,x,v)

//   Field:       sd0_map0
//   Description: Interrupt Mapping for Serdes0, bit 0
#define GEA_DCR__GEA_INTERRUPT_MAP1__SD0_MAP0_width        4
#define GEA_DCR__GEA_INTERRUPT_MAP1__SD0_MAP0_position     35
#define GEA_DCR__GEA_INTERRUPT_MAP1__SD0_MAP0_get(x)       _BGQ_GET(4,35,x)
#define GEA_DCR__GEA_INTERRUPT_MAP1__SD0_MAP0_set(v)       _BGQ_SET(4,35,v)
#define GEA_DCR__GEA_INTERRUPT_MAP1__SD0_MAP0_insert(x,v)  _BGQ_INSERT(4,35,x,v)

//   Field:       sd0_map1
//   Description: Interrupt Mapping for Serdes0, bit 1
#define GEA_DCR__GEA_INTERRUPT_MAP1__SD0_MAP1_width        4
#define GEA_DCR__GEA_INTERRUPT_MAP1__SD0_MAP1_position     39
#define GEA_DCR__GEA_INTERRUPT_MAP1__SD0_MAP1_get(x)       _BGQ_GET(4,39,x)
#define GEA_DCR__GEA_INTERRUPT_MAP1__SD0_MAP1_set(v)       _BGQ_SET(4,39,v)
#define GEA_DCR__GEA_INTERRUPT_MAP1__SD0_MAP1_insert(x,v)  _BGQ_INSERT(4,39,x,v)

//   Field:       sd0_map2
//   Description: Interrupt Mapping for Serdes0, bit 2
#define GEA_DCR__GEA_INTERRUPT_MAP1__SD0_MAP2_width        4
#define GEA_DCR__GEA_INTERRUPT_MAP1__SD0_MAP2_position     43
#define GEA_DCR__GEA_INTERRUPT_MAP1__SD0_MAP2_get(x)       _BGQ_GET(4,43,x)
#define GEA_DCR__GEA_INTERRUPT_MAP1__SD0_MAP2_set(v)       _BGQ_SET(4,43,v)
#define GEA_DCR__GEA_INTERRUPT_MAP1__SD0_MAP2_insert(x,v)  _BGQ_INSERT(4,43,x,v)

//   Field:       sd1_map0
//   Description: Interrupt Mapping for Serdes1, bit 0
#define GEA_DCR__GEA_INTERRUPT_MAP1__SD1_MAP0_width        4
#define GEA_DCR__GEA_INTERRUPT_MAP1__SD1_MAP0_position     47
#define GEA_DCR__GEA_INTERRUPT_MAP1__SD1_MAP0_get(x)       _BGQ_GET(4,47,x)
#define GEA_DCR__GEA_INTERRUPT_MAP1__SD1_MAP0_set(v)       _BGQ_SET(4,47,v)
#define GEA_DCR__GEA_INTERRUPT_MAP1__SD1_MAP0_insert(x,v)  _BGQ_INSERT(4,47,x,v)

//   Field:       sd1_map1
//   Description: Interrupt Mapping for Serdes1, bit 1
#define GEA_DCR__GEA_INTERRUPT_MAP1__SD1_MAP1_width        4
#define GEA_DCR__GEA_INTERRUPT_MAP1__SD1_MAP1_position     51
#define GEA_DCR__GEA_INTERRUPT_MAP1__SD1_MAP1_get(x)       _BGQ_GET(4,51,x)
#define GEA_DCR__GEA_INTERRUPT_MAP1__SD1_MAP1_set(v)       _BGQ_SET(4,51,v)
#define GEA_DCR__GEA_INTERRUPT_MAP1__SD1_MAP1_insert(x,v)  _BGQ_INSERT(4,51,x,v)

//   Field:       sd1_map2
//   Description: Interrupt Mapping for Serdes1, bit 2
#define GEA_DCR__GEA_INTERRUPT_MAP1__SD1_MAP2_width        4
#define GEA_DCR__GEA_INTERRUPT_MAP1__SD1_MAP2_position     55
#define GEA_DCR__GEA_INTERRUPT_MAP1__SD1_MAP2_get(x)       _BGQ_GET(4,55,x)
#define GEA_DCR__GEA_INTERRUPT_MAP1__SD1_MAP2_set(v)       _BGQ_SET(4,55,v)
#define GEA_DCR__GEA_INTERRUPT_MAP1__SD1_MAP2_insert(x,v)  _BGQ_INSERT(4,55,x,v)

  
// Register:
//   Name:        gea_interrupt_map2
//   Type:        Read/Write Internal
//   Permission:  Read: All; Write: Privileged Only
//   Reset:       0000000000000000
//   Description: GEA Interrupt Mapping Register 2
#define GEA_DCR__GEA_INTERRUPT_MAP2_offset  (0x0002) // Offset of register in instance 
#define GEA_DCR__GEA_INTERRUPT_MAP2_reset  UNSIGNED64(0x0000000000000000)

//   Field:       cs_map0
//   Description: Interrupt Mapping for Clockstop, bit 0
#define GEA_DCR__GEA_INTERRUPT_MAP2__CS_MAP0_width        4
#define GEA_DCR__GEA_INTERRUPT_MAP2__CS_MAP0_position     3
#define GEA_DCR__GEA_INTERRUPT_MAP2__CS_MAP0_get(x)       _BGQ_GET(4,3,x)
#define GEA_DCR__GEA_INTERRUPT_MAP2__CS_MAP0_set(v)       _BGQ_SET(4,3,v)
#define GEA_DCR__GEA_INTERRUPT_MAP2__CS_MAP0_insert(x,v)  _BGQ_INSERT(4,3,x,v)

//   Field:       cs_map1
//   Description: Interrupt Mapping for Clockstop, bit 1
#define GEA_DCR__GEA_INTERRUPT_MAP2__CS_MAP1_width        4
#define GEA_DCR__GEA_INTERRUPT_MAP2__CS_MAP1_position     7
#define GEA_DCR__GEA_INTERRUPT_MAP2__CS_MAP1_get(x)       _BGQ_GET(4,7,x)
#define GEA_DCR__GEA_INTERRUPT_MAP2__CS_MAP1_set(v)       _BGQ_SET(4,7,v)
#define GEA_DCR__GEA_INTERRUPT_MAP2__CS_MAP1_insert(x,v)  _BGQ_INSERT(4,7,x,v)

//   Field:       cs_map2
//   Description: Interrupt Mapping for Clockstop, bit 2
#define GEA_DCR__GEA_INTERRUPT_MAP2__CS_MAP2_width        4
#define GEA_DCR__GEA_INTERRUPT_MAP2__CS_MAP2_position     11
#define GEA_DCR__GEA_INTERRUPT_MAP2__CS_MAP2_get(x)       _BGQ_GET(4,11,x)
#define GEA_DCR__GEA_INTERRUPT_MAP2__CS_MAP2_set(v)       _BGQ_SET(4,11,v)
#define GEA_DCR__GEA_INTERRUPT_MAP2__CS_MAP2_insert(x,v)  _BGQ_INSERT(4,11,x,v)

//   Field:       en_map0
//   Description: Interrupt Mapping for Envmon, bit 0
#define GEA_DCR__GEA_INTERRUPT_MAP2__EN_MAP0_width        4
#define GEA_DCR__GEA_INTERRUPT_MAP2__EN_MAP0_position     15
#define GEA_DCR__GEA_INTERRUPT_MAP2__EN_MAP0_get(x)       _BGQ_GET(4,15,x)
#define GEA_DCR__GEA_INTERRUPT_MAP2__EN_MAP0_set(v)       _BGQ_SET(4,15,v)
#define GEA_DCR__GEA_INTERRUPT_MAP2__EN_MAP0_insert(x,v)  _BGQ_INSERT(4,15,x,v)

//   Field:       en_map1
//   Description: Interrupt Mapping for Envmon, bit 1
#define GEA_DCR__GEA_INTERRUPT_MAP2__EN_MAP1_width        4
#define GEA_DCR__GEA_INTERRUPT_MAP2__EN_MAP1_position     19
#define GEA_DCR__GEA_INTERRUPT_MAP2__EN_MAP1_get(x)       _BGQ_GET(4,19,x)
#define GEA_DCR__GEA_INTERRUPT_MAP2__EN_MAP1_set(v)       _BGQ_SET(4,19,v)
#define GEA_DCR__GEA_INTERRUPT_MAP2__EN_MAP1_insert(x,v)  _BGQ_INSERT(4,19,x,v)

//   Field:       en_map2
//   Description: Interrupt Mapping for Envmon, bit 2
#define GEA_DCR__GEA_INTERRUPT_MAP2__EN_MAP2_width        4
#define GEA_DCR__GEA_INTERRUPT_MAP2__EN_MAP2_position     23
#define GEA_DCR__GEA_INTERRUPT_MAP2__EN_MAP2_get(x)       _BGQ_GET(4,23,x)
#define GEA_DCR__GEA_INTERRUPT_MAP2__EN_MAP2_set(v)       _BGQ_SET(4,23,v)
#define GEA_DCR__GEA_INTERRUPT_MAP2__EN_MAP2_insert(x,v)  _BGQ_INSERT(4,23,x,v)

  
// Register:
//   Name:        gea_interrupt_map3
//   Type:        Read/Write Internal
//   Permission:  Read: All; Write: Privileged Only
//   Reset:       0000000000000000
//   Description: GEA Interrupt Mapping Register 3
#define GEA_DCR__GEA_INTERRUPT_MAP3_offset  (0x0003) // Offset of register in instance 
#define GEA_DCR__GEA_INTERRUPT_MAP3_reset  UNSIGNED64(0x0000000000000000)

//   Field:       db_pcie_map0
//   Description: Interrupt Mapping for Devbus PCIE Interrupt, bit 0
#define GEA_DCR__GEA_INTERRUPT_MAP3__DB_PCIE_MAP0_width        4
#define GEA_DCR__GEA_INTERRUPT_MAP3__DB_PCIE_MAP0_position     3
#define GEA_DCR__GEA_INTERRUPT_MAP3__DB_PCIE_MAP0_get(x)       _BGQ_GET(4,3,x)
#define GEA_DCR__GEA_INTERRUPT_MAP3__DB_PCIE_MAP0_set(v)       _BGQ_SET(4,3,v)
#define GEA_DCR__GEA_INTERRUPT_MAP3__DB_PCIE_MAP0_insert(x,v)  _BGQ_INSERT(4,3,x,v)

//   Field:       db_pcie_map1
//   Description: Interrupt Mapping for Devbus PCIE Interrupt, bit 1
#define GEA_DCR__GEA_INTERRUPT_MAP3__DB_PCIE_MAP1_width        4
#define GEA_DCR__GEA_INTERRUPT_MAP3__DB_PCIE_MAP1_position     7
#define GEA_DCR__GEA_INTERRUPT_MAP3__DB_PCIE_MAP1_get(x)       _BGQ_GET(4,7,x)
#define GEA_DCR__GEA_INTERRUPT_MAP3__DB_PCIE_MAP1_set(v)       _BGQ_SET(4,7,v)
#define GEA_DCR__GEA_INTERRUPT_MAP3__DB_PCIE_MAP1_insert(x,v)  _BGQ_INSERT(4,7,x,v)

//   Field:       db_pcie_map2
//   Description: Interrupt Mapping for Devbus PCIE Interrput, bit 2
#define GEA_DCR__GEA_INTERRUPT_MAP3__DB_PCIE_MAP2_width        4
#define GEA_DCR__GEA_INTERRUPT_MAP3__DB_PCIE_MAP2_position     11
#define GEA_DCR__GEA_INTERRUPT_MAP3__DB_PCIE_MAP2_get(x)       _BGQ_GET(4,11,x)
#define GEA_DCR__GEA_INTERRUPT_MAP3__DB_PCIE_MAP2_set(v)       _BGQ_SET(4,11,v)
#define GEA_DCR__GEA_INTERRUPT_MAP3__DB_PCIE_MAP2_insert(x,v)  _BGQ_INSERT(4,11,x,v)

//   Field:       db_pcie_map3
//   Description: Interrupt Mapping for Devbus PCIE Interrput, bit 3
#define GEA_DCR__GEA_INTERRUPT_MAP3__DB_PCIE_MAP3_width        4
#define GEA_DCR__GEA_INTERRUPT_MAP3__DB_PCIE_MAP3_position     15
#define GEA_DCR__GEA_INTERRUPT_MAP3__DB_PCIE_MAP3_get(x)       _BGQ_GET(4,15,x)
#define GEA_DCR__GEA_INTERRUPT_MAP3__DB_PCIE_MAP3_set(v)       _BGQ_SET(4,15,v)
#define GEA_DCR__GEA_INTERRUPT_MAP3__DB_PCIE_MAP3_insert(x,v)  _BGQ_INSERT(4,15,x,v)

//   Field:       l2cntr0_map
//   Description: Interrupt Mapping for L2 Counter 0
#define GEA_DCR__GEA_INTERRUPT_MAP3__L2CNTR0_MAP_width        4
#define GEA_DCR__GEA_INTERRUPT_MAP3__L2CNTR0_MAP_position     19
#define GEA_DCR__GEA_INTERRUPT_MAP3__L2CNTR0_MAP_get(x)       _BGQ_GET(4,19,x)
#define GEA_DCR__GEA_INTERRUPT_MAP3__L2CNTR0_MAP_set(v)       _BGQ_SET(4,19,v)
#define GEA_DCR__GEA_INTERRUPT_MAP3__L2CNTR0_MAP_insert(x,v)  _BGQ_INSERT(4,19,x,v)

//   Field:       l2cntr1_map
//   Description: Interrupt Mapping for L2 Counter 1
#define GEA_DCR__GEA_INTERRUPT_MAP3__L2CNTR1_MAP_width        4
#define GEA_DCR__GEA_INTERRUPT_MAP3__L2CNTR1_MAP_position     23
#define GEA_DCR__GEA_INTERRUPT_MAP3__L2CNTR1_MAP_get(x)       _BGQ_GET(4,23,x)
#define GEA_DCR__GEA_INTERRUPT_MAP3__L2CNTR1_MAP_set(v)       _BGQ_SET(4,23,v)
#define GEA_DCR__GEA_INTERRUPT_MAP3__L2CNTR1_MAP_insert(x,v)  _BGQ_INSERT(4,23,x,v)

//   Field:       l2cntr2_map
//   Description: Interrupt Mapping for L2 Counter 2
#define GEA_DCR__GEA_INTERRUPT_MAP3__L2CNTR2_MAP_width        4
#define GEA_DCR__GEA_INTERRUPT_MAP3__L2CNTR2_MAP_position     27
#define GEA_DCR__GEA_INTERRUPT_MAP3__L2CNTR2_MAP_get(x)       _BGQ_GET(4,27,x)
#define GEA_DCR__GEA_INTERRUPT_MAP3__L2CNTR2_MAP_set(v)       _BGQ_SET(4,27,v)
#define GEA_DCR__GEA_INTERRUPT_MAP3__L2CNTR2_MAP_insert(x,v)  _BGQ_INSERT(4,27,x,v)

//   Field:       l2cntr3_map
//   Description: Interrupt Mapping for L2 Counter 3
#define GEA_DCR__GEA_INTERRUPT_MAP3__L2CNTR3_MAP_width        4
#define GEA_DCR__GEA_INTERRUPT_MAP3__L2CNTR3_MAP_position     31
#define GEA_DCR__GEA_INTERRUPT_MAP3__L2CNTR3_MAP_get(x)       _BGQ_GET(4,31,x)
#define GEA_DCR__GEA_INTERRUPT_MAP3__L2CNTR3_MAP_set(v)       _BGQ_SET(4,31,v)
#define GEA_DCR__GEA_INTERRUPT_MAP3__L2CNTR3_MAP_insert(x,v)  _BGQ_INSERT(4,31,x,v)

//   Field:       msgc_map0
//   Description: Interrupt Mapping for MSGC
#define GEA_DCR__GEA_INTERRUPT_MAP3__MSGC_MAP0_width        4
#define GEA_DCR__GEA_INTERRUPT_MAP3__MSGC_MAP0_position     35
#define GEA_DCR__GEA_INTERRUPT_MAP3__MSGC_MAP0_get(x)       _BGQ_GET(4,35,x)
#define GEA_DCR__GEA_INTERRUPT_MAP3__MSGC_MAP0_set(v)       _BGQ_SET(4,35,v)
#define GEA_DCR__GEA_INTERRUPT_MAP3__MSGC_MAP0_insert(x,v)  _BGQ_INSERT(4,35,x,v)

//   Field:       upc_map0
//   Description: Interrupt Mapping for UPC, bit 0
#define GEA_DCR__GEA_INTERRUPT_MAP3__UPC_MAP0_width        4
#define GEA_DCR__GEA_INTERRUPT_MAP3__UPC_MAP0_position     39
#define GEA_DCR__GEA_INTERRUPT_MAP3__UPC_MAP0_get(x)       _BGQ_GET(4,39,x)
#define GEA_DCR__GEA_INTERRUPT_MAP3__UPC_MAP0_set(v)       _BGQ_SET(4,39,v)
#define GEA_DCR__GEA_INTERRUPT_MAP3__UPC_MAP0_insert(x,v)  _BGQ_INSERT(4,39,x,v)

//   Field:       upc_map1
//   Description: Interrupt Mapping for UPC, bit 1
#define GEA_DCR__GEA_INTERRUPT_MAP3__UPC_MAP1_width        4
#define GEA_DCR__GEA_INTERRUPT_MAP3__UPC_MAP1_position     43
#define GEA_DCR__GEA_INTERRUPT_MAP3__UPC_MAP1_get(x)       _BGQ_GET(4,43,x)
#define GEA_DCR__GEA_INTERRUPT_MAP3__UPC_MAP1_set(v)       _BGQ_SET(4,43,v)
#define GEA_DCR__GEA_INTERRUPT_MAP3__UPC_MAP1_insert(x,v)  _BGQ_INSERT(4,43,x,v)

//   Field:       upc_map2
//   Description: Interrupt Mapping for UPC, bit 2
#define GEA_DCR__GEA_INTERRUPT_MAP3__UPC_MAP2_width        4
#define GEA_DCR__GEA_INTERRUPT_MAP3__UPC_MAP2_position     47
#define GEA_DCR__GEA_INTERRUPT_MAP3__UPC_MAP2_get(x)       _BGQ_GET(4,47,x)
#define GEA_DCR__GEA_INTERRUPT_MAP3__UPC_MAP2_set(v)       _BGQ_SET(4,47,v)
#define GEA_DCR__GEA_INTERRUPT_MAP3__UPC_MAP2_insert(x,v)  _BGQ_INSERT(4,47,x,v)

//   Field:       db_map0
//   Description: Interrupt Mapping for DevBus, bit 0
#define GEA_DCR__GEA_INTERRUPT_MAP3__DB_MAP0_width        4
#define GEA_DCR__GEA_INTERRUPT_MAP3__DB_MAP0_position     51
#define GEA_DCR__GEA_INTERRUPT_MAP3__DB_MAP0_get(x)       _BGQ_GET(4,51,x)
#define GEA_DCR__GEA_INTERRUPT_MAP3__DB_MAP0_set(v)       _BGQ_SET(4,51,v)
#define GEA_DCR__GEA_INTERRUPT_MAP3__DB_MAP0_insert(x,v)  _BGQ_INSERT(4,51,x,v)

//   Field:       db_map1
//   Description: Interrupt Mapping for DevBus, bit 1
#define GEA_DCR__GEA_INTERRUPT_MAP3__DB_MAP1_width        4
#define GEA_DCR__GEA_INTERRUPT_MAP3__DB_MAP1_position     55
#define GEA_DCR__GEA_INTERRUPT_MAP3__DB_MAP1_get(x)       _BGQ_GET(4,55,x)
#define GEA_DCR__GEA_INTERRUPT_MAP3__DB_MAP1_set(v)       _BGQ_SET(4,55,v)
#define GEA_DCR__GEA_INTERRUPT_MAP3__DB_MAP1_insert(x,v)  _BGQ_INSERT(4,55,x,v)

//   Field:       gea_map0
//   Description: Interrupt Mapping for GEA, bit 0
#define GEA_DCR__GEA_INTERRUPT_MAP3__GEA_MAP0_width        4
#define GEA_DCR__GEA_INTERRUPT_MAP3__GEA_MAP0_position     59
#define GEA_DCR__GEA_INTERRUPT_MAP3__GEA_MAP0_get(x)       _BGQ_GET(4,59,x)
#define GEA_DCR__GEA_INTERRUPT_MAP3__GEA_MAP0_set(v)       _BGQ_SET(4,59,v)
#define GEA_DCR__GEA_INTERRUPT_MAP3__GEA_MAP0_insert(x,v)  _BGQ_INSERT(4,59,x,v)

//   Field:       mu_map7
//   Description: Interrupt Mapping for MU, bit 7
#define GEA_DCR__GEA_INTERRUPT_MAP3__MU_MAP7_width        4
#define GEA_DCR__GEA_INTERRUPT_MAP3__MU_MAP7_position     63
#define GEA_DCR__GEA_INTERRUPT_MAP3__MU_MAP7_get(x)       _BGQ_GET(4,63,x)
#define GEA_DCR__GEA_INTERRUPT_MAP3__MU_MAP7_set(v)       _BGQ_SET(4,63,v)
#define GEA_DCR__GEA_INTERRUPT_MAP3__MU_MAP7_insert(x,v)  _BGQ_INSERT(4,63,x,v)

  
// Register:
//   Name:        gea_interrupt_map4
//   Type:        Read/Write Internal
//   Permission:  Read: All; Write: Privileged Only
//   Reset:       0000000000000000
//   Description: GEA Interrupt Mapping Register 4
#define GEA_DCR__GEA_INTERRUPT_MAP4_offset  (0x0004) // Offset of register in instance 
#define GEA_DCR__GEA_INTERRUPT_MAP4_reset  UNSIGNED64(0x0000000000000000)

//   Field:       l1p0_map0
//   Description: Interrupt Mapping for L1P0, bit 0
#define GEA_DCR__GEA_INTERRUPT_MAP4__L1P0_MAP0_width        4
#define GEA_DCR__GEA_INTERRUPT_MAP4__L1P0_MAP0_position     3
#define GEA_DCR__GEA_INTERRUPT_MAP4__L1P0_MAP0_get(x)       _BGQ_GET(4,3,x)
#define GEA_DCR__GEA_INTERRUPT_MAP4__L1P0_MAP0_set(v)       _BGQ_SET(4,3,v)
#define GEA_DCR__GEA_INTERRUPT_MAP4__L1P0_MAP0_insert(x,v)  _BGQ_INSERT(4,3,x,v)

//   Field:       l1p0_map1
//   Description: Interrupt Mapping for L1P0, bit 1
#define GEA_DCR__GEA_INTERRUPT_MAP4__L1P0_MAP1_width        4
#define GEA_DCR__GEA_INTERRUPT_MAP4__L1P0_MAP1_position     7
#define GEA_DCR__GEA_INTERRUPT_MAP4__L1P0_MAP1_get(x)       _BGQ_GET(4,7,x)
#define GEA_DCR__GEA_INTERRUPT_MAP4__L1P0_MAP1_set(v)       _BGQ_SET(4,7,v)
#define GEA_DCR__GEA_INTERRUPT_MAP4__L1P0_MAP1_insert(x,v)  _BGQ_INSERT(4,7,x,v)

//   Field:       l1p0_map2
//   Description: Interrupt Mapping for L1P0, bit 2
#define GEA_DCR__GEA_INTERRUPT_MAP4__L1P0_MAP2_width        4
#define GEA_DCR__GEA_INTERRUPT_MAP4__L1P0_MAP2_position     11
#define GEA_DCR__GEA_INTERRUPT_MAP4__L1P0_MAP2_get(x)       _BGQ_GET(4,11,x)
#define GEA_DCR__GEA_INTERRUPT_MAP4__L1P0_MAP2_set(v)       _BGQ_SET(4,11,v)
#define GEA_DCR__GEA_INTERRUPT_MAP4__L1P0_MAP2_insert(x,v)  _BGQ_INSERT(4,11,x,v)

//   Field:       l1p0_map3
//   Description: Interrupt Mapping for L1P0, bit 3
#define GEA_DCR__GEA_INTERRUPT_MAP4__L1P0_MAP3_width        4
#define GEA_DCR__GEA_INTERRUPT_MAP4__L1P0_MAP3_position     15
#define GEA_DCR__GEA_INTERRUPT_MAP4__L1P0_MAP3_get(x)       _BGQ_GET(4,15,x)
#define GEA_DCR__GEA_INTERRUPT_MAP4__L1P0_MAP3_set(v)       _BGQ_SET(4,15,v)
#define GEA_DCR__GEA_INTERRUPT_MAP4__L1P0_MAP3_insert(x,v)  _BGQ_INSERT(4,15,x,v)

//   Field:       l1p1_map0
//   Description: Interrupt Mapping for L1P1, bit 0
#define GEA_DCR__GEA_INTERRUPT_MAP4__L1P1_MAP0_width        4
#define GEA_DCR__GEA_INTERRUPT_MAP4__L1P1_MAP0_position     19
#define GEA_DCR__GEA_INTERRUPT_MAP4__L1P1_MAP0_get(x)       _BGQ_GET(4,19,x)
#define GEA_DCR__GEA_INTERRUPT_MAP4__L1P1_MAP0_set(v)       _BGQ_SET(4,19,v)
#define GEA_DCR__GEA_INTERRUPT_MAP4__L1P1_MAP0_insert(x,v)  _BGQ_INSERT(4,19,x,v)

//   Field:       l1p1_map1
//   Description: Interrupt Mapping for L1P1, bit 1
#define GEA_DCR__GEA_INTERRUPT_MAP4__L1P1_MAP1_width        4
#define GEA_DCR__GEA_INTERRUPT_MAP4__L1P1_MAP1_position     23
#define GEA_DCR__GEA_INTERRUPT_MAP4__L1P1_MAP1_get(x)       _BGQ_GET(4,23,x)
#define GEA_DCR__GEA_INTERRUPT_MAP4__L1P1_MAP1_set(v)       _BGQ_SET(4,23,v)
#define GEA_DCR__GEA_INTERRUPT_MAP4__L1P1_MAP1_insert(x,v)  _BGQ_INSERT(4,23,x,v)

//   Field:       l1p1_map2
//   Description: Interrupt Mapping for L1P1, bit 2
#define GEA_DCR__GEA_INTERRUPT_MAP4__L1P1_MAP2_width        4
#define GEA_DCR__GEA_INTERRUPT_MAP4__L1P1_MAP2_position     27
#define GEA_DCR__GEA_INTERRUPT_MAP4__L1P1_MAP2_get(x)       _BGQ_GET(4,27,x)
#define GEA_DCR__GEA_INTERRUPT_MAP4__L1P1_MAP2_set(v)       _BGQ_SET(4,27,v)
#define GEA_DCR__GEA_INTERRUPT_MAP4__L1P1_MAP2_insert(x,v)  _BGQ_INSERT(4,27,x,v)

//   Field:       l1p1_map3
//   Description: Interrupt Mapping for L1P1, bit 3
#define GEA_DCR__GEA_INTERRUPT_MAP4__L1P1_MAP3_width        4
#define GEA_DCR__GEA_INTERRUPT_MAP4__L1P1_MAP3_position     31
#define GEA_DCR__GEA_INTERRUPT_MAP4__L1P1_MAP3_get(x)       _BGQ_GET(4,31,x)
#define GEA_DCR__GEA_INTERRUPT_MAP4__L1P1_MAP3_set(v)       _BGQ_SET(4,31,v)
#define GEA_DCR__GEA_INTERRUPT_MAP4__L1P1_MAP3_insert(x,v)  _BGQ_INSERT(4,31,x,v)

//   Field:       l1p2_map0
//   Description: Interrupt Mapping for L1P2, bit 0
#define GEA_DCR__GEA_INTERRUPT_MAP4__L1P2_MAP0_width        4
#define GEA_DCR__GEA_INTERRUPT_MAP4__L1P2_MAP0_position     35
#define GEA_DCR__GEA_INTERRUPT_MAP4__L1P2_MAP0_get(x)       _BGQ_GET(4,35,x)
#define GEA_DCR__GEA_INTERRUPT_MAP4__L1P2_MAP0_set(v)       _BGQ_SET(4,35,v)
#define GEA_DCR__GEA_INTERRUPT_MAP4__L1P2_MAP0_insert(x,v)  _BGQ_INSERT(4,35,x,v)

//   Field:       l1p2_map1
//   Description: Interrupt Mapping for L1P2, bit 1
#define GEA_DCR__GEA_INTERRUPT_MAP4__L1P2_MAP1_width        4
#define GEA_DCR__GEA_INTERRUPT_MAP4__L1P2_MAP1_position     39
#define GEA_DCR__GEA_INTERRUPT_MAP4__L1P2_MAP1_get(x)       _BGQ_GET(4,39,x)
#define GEA_DCR__GEA_INTERRUPT_MAP4__L1P2_MAP1_set(v)       _BGQ_SET(4,39,v)
#define GEA_DCR__GEA_INTERRUPT_MAP4__L1P2_MAP1_insert(x,v)  _BGQ_INSERT(4,39,x,v)

//   Field:       l1p2_map2
//   Description: Interrupt Mapping for L1P2, bit 2
#define GEA_DCR__GEA_INTERRUPT_MAP4__L1P2_MAP2_width        4
#define GEA_DCR__GEA_INTERRUPT_MAP4__L1P2_MAP2_position     43
#define GEA_DCR__GEA_INTERRUPT_MAP4__L1P2_MAP2_get(x)       _BGQ_GET(4,43,x)
#define GEA_DCR__GEA_INTERRUPT_MAP4__L1P2_MAP2_set(v)       _BGQ_SET(4,43,v)
#define GEA_DCR__GEA_INTERRUPT_MAP4__L1P2_MAP2_insert(x,v)  _BGQ_INSERT(4,43,x,v)

//   Field:       l1p2_map3
//   Description: Interrupt Mapping for L1P2, bit 3
#define GEA_DCR__GEA_INTERRUPT_MAP4__L1P2_MAP3_width        4
#define GEA_DCR__GEA_INTERRUPT_MAP4__L1P2_MAP3_position     47
#define GEA_DCR__GEA_INTERRUPT_MAP4__L1P2_MAP3_get(x)       _BGQ_GET(4,47,x)
#define GEA_DCR__GEA_INTERRUPT_MAP4__L1P2_MAP3_set(v)       _BGQ_SET(4,47,v)
#define GEA_DCR__GEA_INTERRUPT_MAP4__L1P2_MAP3_insert(x,v)  _BGQ_INSERT(4,47,x,v)

//   Field:       l1p3_map0
//   Description: Interrupt Mapping for L1P3, bit 0
#define GEA_DCR__GEA_INTERRUPT_MAP4__L1P3_MAP0_width        4
#define GEA_DCR__GEA_INTERRUPT_MAP4__L1P3_MAP0_position     51
#define GEA_DCR__GEA_INTERRUPT_MAP4__L1P3_MAP0_get(x)       _BGQ_GET(4,51,x)
#define GEA_DCR__GEA_INTERRUPT_MAP4__L1P3_MAP0_set(v)       _BGQ_SET(4,51,v)
#define GEA_DCR__GEA_INTERRUPT_MAP4__L1P3_MAP0_insert(x,v)  _BGQ_INSERT(4,51,x,v)

//   Field:       l1p3_map1
//   Description: Interrupt Mapping for L1P3, bit 1
#define GEA_DCR__GEA_INTERRUPT_MAP4__L1P3_MAP1_width        4
#define GEA_DCR__GEA_INTERRUPT_MAP4__L1P3_MAP1_position     55
#define GEA_DCR__GEA_INTERRUPT_MAP4__L1P3_MAP1_get(x)       _BGQ_GET(4,55,x)
#define GEA_DCR__GEA_INTERRUPT_MAP4__L1P3_MAP1_set(v)       _BGQ_SET(4,55,v)
#define GEA_DCR__GEA_INTERRUPT_MAP4__L1P3_MAP1_insert(x,v)  _BGQ_INSERT(4,55,x,v)

//   Field:       l1p3_map2
//   Description: Interrupt Mapping for L1P3, bit 2
#define GEA_DCR__GEA_INTERRUPT_MAP4__L1P3_MAP2_width        4
#define GEA_DCR__GEA_INTERRUPT_MAP4__L1P3_MAP2_position     59
#define GEA_DCR__GEA_INTERRUPT_MAP4__L1P3_MAP2_get(x)       _BGQ_GET(4,59,x)
#define GEA_DCR__GEA_INTERRUPT_MAP4__L1P3_MAP2_set(v)       _BGQ_SET(4,59,v)
#define GEA_DCR__GEA_INTERRUPT_MAP4__L1P3_MAP2_insert(x,v)  _BGQ_INSERT(4,59,x,v)

//   Field:       l1p3_map3
//   Description: Interrupt Mapping for L1P3, bit 3
#define GEA_DCR__GEA_INTERRUPT_MAP4__L1P3_MAP3_width        4
#define GEA_DCR__GEA_INTERRUPT_MAP4__L1P3_MAP3_position     63
#define GEA_DCR__GEA_INTERRUPT_MAP4__L1P3_MAP3_get(x)       _BGQ_GET(4,63,x)
#define GEA_DCR__GEA_INTERRUPT_MAP4__L1P3_MAP3_set(v)       _BGQ_SET(4,63,v)
#define GEA_DCR__GEA_INTERRUPT_MAP4__L1P3_MAP3_insert(x,v)  _BGQ_INSERT(4,63,x,v)

  
// Register:
//   Name:        gea_interrupt_map5
//   Type:        Read/Write Internal
//   Permission:  Read: All; Write: Privileged Only
//   Reset:       0000000000000000
//   Description: GEA Interrupt Mapping Register 5
#define GEA_DCR__GEA_INTERRUPT_MAP5_offset  (0x0005) // Offset of register in instance 
#define GEA_DCR__GEA_INTERRUPT_MAP5_reset  UNSIGNED64(0x0000000000000000)

//   Field:       l1p4_map0
//   Description: Interrupt Mapping for L1P4, bit 0
#define GEA_DCR__GEA_INTERRUPT_MAP5__L1P4_MAP0_width        4
#define GEA_DCR__GEA_INTERRUPT_MAP5__L1P4_MAP0_position     3
#define GEA_DCR__GEA_INTERRUPT_MAP5__L1P4_MAP0_get(x)       _BGQ_GET(4,3,x)
#define GEA_DCR__GEA_INTERRUPT_MAP5__L1P4_MAP0_set(v)       _BGQ_SET(4,3,v)
#define GEA_DCR__GEA_INTERRUPT_MAP5__L1P4_MAP0_insert(x,v)  _BGQ_INSERT(4,3,x,v)

//   Field:       l1p4_map1
//   Description: Interrupt Mapping for L1P4, bit 1
#define GEA_DCR__GEA_INTERRUPT_MAP5__L1P4_MAP1_width        4
#define GEA_DCR__GEA_INTERRUPT_MAP5__L1P4_MAP1_position     7
#define GEA_DCR__GEA_INTERRUPT_MAP5__L1P4_MAP1_get(x)       _BGQ_GET(4,7,x)
#define GEA_DCR__GEA_INTERRUPT_MAP5__L1P4_MAP1_set(v)       _BGQ_SET(4,7,v)
#define GEA_DCR__GEA_INTERRUPT_MAP5__L1P4_MAP1_insert(x,v)  _BGQ_INSERT(4,7,x,v)

//   Field:       l1p4_map2
//   Description: Interrupt Mapping for L1P4, bit 2
#define GEA_DCR__GEA_INTERRUPT_MAP5__L1P4_MAP2_width        4
#define GEA_DCR__GEA_INTERRUPT_MAP5__L1P4_MAP2_position     11
#define GEA_DCR__GEA_INTERRUPT_MAP5__L1P4_MAP2_get(x)       _BGQ_GET(4,11,x)
#define GEA_DCR__GEA_INTERRUPT_MAP5__L1P4_MAP2_set(v)       _BGQ_SET(4,11,v)
#define GEA_DCR__GEA_INTERRUPT_MAP5__L1P4_MAP2_insert(x,v)  _BGQ_INSERT(4,11,x,v)

//   Field:       l1p4_map3
//   Description: Interrupt Mapping for L1P4, bit 3
#define GEA_DCR__GEA_INTERRUPT_MAP5__L1P4_MAP3_width        4
#define GEA_DCR__GEA_INTERRUPT_MAP5__L1P4_MAP3_position     15
#define GEA_DCR__GEA_INTERRUPT_MAP5__L1P4_MAP3_get(x)       _BGQ_GET(4,15,x)
#define GEA_DCR__GEA_INTERRUPT_MAP5__L1P4_MAP3_set(v)       _BGQ_SET(4,15,v)
#define GEA_DCR__GEA_INTERRUPT_MAP5__L1P4_MAP3_insert(x,v)  _BGQ_INSERT(4,15,x,v)

//   Field:       l1p5_map0
//   Description: Interrupt Mapping for L1P5, bit 0
#define GEA_DCR__GEA_INTERRUPT_MAP5__L1P5_MAP0_width        4
#define GEA_DCR__GEA_INTERRUPT_MAP5__L1P5_MAP0_position     19
#define GEA_DCR__GEA_INTERRUPT_MAP5__L1P5_MAP0_get(x)       _BGQ_GET(4,19,x)
#define GEA_DCR__GEA_INTERRUPT_MAP5__L1P5_MAP0_set(v)       _BGQ_SET(4,19,v)
#define GEA_DCR__GEA_INTERRUPT_MAP5__L1P5_MAP0_insert(x,v)  _BGQ_INSERT(4,19,x,v)

//   Field:       l1p5_map1
//   Description: Interrupt Mapping for L1P5, bit 1
#define GEA_DCR__GEA_INTERRUPT_MAP5__L1P5_MAP1_width        4
#define GEA_DCR__GEA_INTERRUPT_MAP5__L1P5_MAP1_position     23
#define GEA_DCR__GEA_INTERRUPT_MAP5__L1P5_MAP1_get(x)       _BGQ_GET(4,23,x)
#define GEA_DCR__GEA_INTERRUPT_MAP5__L1P5_MAP1_set(v)       _BGQ_SET(4,23,v)
#define GEA_DCR__GEA_INTERRUPT_MAP5__L1P5_MAP1_insert(x,v)  _BGQ_INSERT(4,23,x,v)

//   Field:       l1p5_map2
//   Description: Interrupt Mapping for L1P5, bit 2
#define GEA_DCR__GEA_INTERRUPT_MAP5__L1P5_MAP2_width        4
#define GEA_DCR__GEA_INTERRUPT_MAP5__L1P5_MAP2_position     27
#define GEA_DCR__GEA_INTERRUPT_MAP5__L1P5_MAP2_get(x)       _BGQ_GET(4,27,x)
#define GEA_DCR__GEA_INTERRUPT_MAP5__L1P5_MAP2_set(v)       _BGQ_SET(4,27,v)
#define GEA_DCR__GEA_INTERRUPT_MAP5__L1P5_MAP2_insert(x,v)  _BGQ_INSERT(4,27,x,v)

//   Field:       l1p5_map3
//   Description: Interrupt Mapping for L1P5, bit 3
#define GEA_DCR__GEA_INTERRUPT_MAP5__L1P5_MAP3_width        4
#define GEA_DCR__GEA_INTERRUPT_MAP5__L1P5_MAP3_position     31
#define GEA_DCR__GEA_INTERRUPT_MAP5__L1P5_MAP3_get(x)       _BGQ_GET(4,31,x)
#define GEA_DCR__GEA_INTERRUPT_MAP5__L1P5_MAP3_set(v)       _BGQ_SET(4,31,v)
#define GEA_DCR__GEA_INTERRUPT_MAP5__L1P5_MAP3_insert(x,v)  _BGQ_INSERT(4,31,x,v)

//   Field:       l1p6_map0
//   Description: Interrupt Mapping for L1P6, bit 0
#define GEA_DCR__GEA_INTERRUPT_MAP5__L1P6_MAP0_width        4
#define GEA_DCR__GEA_INTERRUPT_MAP5__L1P6_MAP0_position     35
#define GEA_DCR__GEA_INTERRUPT_MAP5__L1P6_MAP0_get(x)       _BGQ_GET(4,35,x)
#define GEA_DCR__GEA_INTERRUPT_MAP5__L1P6_MAP0_set(v)       _BGQ_SET(4,35,v)
#define GEA_DCR__GEA_INTERRUPT_MAP5__L1P6_MAP0_insert(x,v)  _BGQ_INSERT(4,35,x,v)

//   Field:       l1p6_map1
//   Description: Interrupt Mapping for L1P6, bit 1
#define GEA_DCR__GEA_INTERRUPT_MAP5__L1P6_MAP1_width        4
#define GEA_DCR__GEA_INTERRUPT_MAP5__L1P6_MAP1_position     39
#define GEA_DCR__GEA_INTERRUPT_MAP5__L1P6_MAP1_get(x)       _BGQ_GET(4,39,x)
#define GEA_DCR__GEA_INTERRUPT_MAP5__L1P6_MAP1_set(v)       _BGQ_SET(4,39,v)
#define GEA_DCR__GEA_INTERRUPT_MAP5__L1P6_MAP1_insert(x,v)  _BGQ_INSERT(4,39,x,v)

//   Field:       l1p6_map2
//   Description: Interrupt Mapping for L1P6, bit 2
#define GEA_DCR__GEA_INTERRUPT_MAP5__L1P6_MAP2_width        4
#define GEA_DCR__GEA_INTERRUPT_MAP5__L1P6_MAP2_position     43
#define GEA_DCR__GEA_INTERRUPT_MAP5__L1P6_MAP2_get(x)       _BGQ_GET(4,43,x)
#define GEA_DCR__GEA_INTERRUPT_MAP5__L1P6_MAP2_set(v)       _BGQ_SET(4,43,v)
#define GEA_DCR__GEA_INTERRUPT_MAP5__L1P6_MAP2_insert(x,v)  _BGQ_INSERT(4,43,x,v)

//   Field:       l1p6_map3
//   Description: Interrupt Mapping for L1P6, bit 3
#define GEA_DCR__GEA_INTERRUPT_MAP5__L1P6_MAP3_width        4
#define GEA_DCR__GEA_INTERRUPT_MAP5__L1P6_MAP3_position     47
#define GEA_DCR__GEA_INTERRUPT_MAP5__L1P6_MAP3_get(x)       _BGQ_GET(4,47,x)
#define GEA_DCR__GEA_INTERRUPT_MAP5__L1P6_MAP3_set(v)       _BGQ_SET(4,47,v)
#define GEA_DCR__GEA_INTERRUPT_MAP5__L1P6_MAP3_insert(x,v)  _BGQ_INSERT(4,47,x,v)

//   Field:       l1p7_map0
//   Description: Interrupt Mapping for L1P7, bit 0
#define GEA_DCR__GEA_INTERRUPT_MAP5__L1P7_MAP0_width        4
#define GEA_DCR__GEA_INTERRUPT_MAP5__L1P7_MAP0_position     51
#define GEA_DCR__GEA_INTERRUPT_MAP5__L1P7_MAP0_get(x)       _BGQ_GET(4,51,x)
#define GEA_DCR__GEA_INTERRUPT_MAP5__L1P7_MAP0_set(v)       _BGQ_SET(4,51,v)
#define GEA_DCR__GEA_INTERRUPT_MAP5__L1P7_MAP0_insert(x,v)  _BGQ_INSERT(4,51,x,v)

//   Field:       l1p7_map1
//   Description: Interrupt Mapping for L1P7, bit 1
#define GEA_DCR__GEA_INTERRUPT_MAP5__L1P7_MAP1_width        4
#define GEA_DCR__GEA_INTERRUPT_MAP5__L1P7_MAP1_position     55
#define GEA_DCR__GEA_INTERRUPT_MAP5__L1P7_MAP1_get(x)       _BGQ_GET(4,55,x)
#define GEA_DCR__GEA_INTERRUPT_MAP5__L1P7_MAP1_set(v)       _BGQ_SET(4,55,v)
#define GEA_DCR__GEA_INTERRUPT_MAP5__L1P7_MAP1_insert(x,v)  _BGQ_INSERT(4,55,x,v)

//   Field:       l1p7_map2
//   Description: Interrupt Mapping for L1P7, bit 2
#define GEA_DCR__GEA_INTERRUPT_MAP5__L1P7_MAP2_width        4
#define GEA_DCR__GEA_INTERRUPT_MAP5__L1P7_MAP2_position     59
#define GEA_DCR__GEA_INTERRUPT_MAP5__L1P7_MAP2_get(x)       _BGQ_GET(4,59,x)
#define GEA_DCR__GEA_INTERRUPT_MAP5__L1P7_MAP2_set(v)       _BGQ_SET(4,59,v)
#define GEA_DCR__GEA_INTERRUPT_MAP5__L1P7_MAP2_insert(x,v)  _BGQ_INSERT(4,59,x,v)

//   Field:       l1p7_map3
//   Description: Interrupt Mapping for L1P7, bit 3
#define GEA_DCR__GEA_INTERRUPT_MAP5__L1P7_MAP3_width        4
#define GEA_DCR__GEA_INTERRUPT_MAP5__L1P7_MAP3_position     63
#define GEA_DCR__GEA_INTERRUPT_MAP5__L1P7_MAP3_get(x)       _BGQ_GET(4,63,x)
#define GEA_DCR__GEA_INTERRUPT_MAP5__L1P7_MAP3_set(v)       _BGQ_SET(4,63,v)
#define GEA_DCR__GEA_INTERRUPT_MAP5__L1P7_MAP3_insert(x,v)  _BGQ_INSERT(4,63,x,v)

  
// Register:
//   Name:        gea_interrupt_map6
//   Type:        Read/Write Internal
//   Permission:  Read: All; Write: Privileged Only
//   Reset:       0000000000000000
//   Description: GEA Interrupt Mapping Register 6
#define GEA_DCR__GEA_INTERRUPT_MAP6_offset  (0x0006) // Offset of register in instance 
#define GEA_DCR__GEA_INTERRUPT_MAP6_reset  UNSIGNED64(0x0000000000000000)

//   Field:       l1p8_map0
//   Description: Interrupt Mapping for L1P8, bit 0
#define GEA_DCR__GEA_INTERRUPT_MAP6__L1P8_MAP0_width        4
#define GEA_DCR__GEA_INTERRUPT_MAP6__L1P8_MAP0_position     3
#define GEA_DCR__GEA_INTERRUPT_MAP6__L1P8_MAP0_get(x)       _BGQ_GET(4,3,x)
#define GEA_DCR__GEA_INTERRUPT_MAP6__L1P8_MAP0_set(v)       _BGQ_SET(4,3,v)
#define GEA_DCR__GEA_INTERRUPT_MAP6__L1P8_MAP0_insert(x,v)  _BGQ_INSERT(4,3,x,v)

//   Field:       l1p8_map1
//   Description: Interrupt Mapping for L1P8, bit 1
#define GEA_DCR__GEA_INTERRUPT_MAP6__L1P8_MAP1_width        4
#define GEA_DCR__GEA_INTERRUPT_MAP6__L1P8_MAP1_position     7
#define GEA_DCR__GEA_INTERRUPT_MAP6__L1P8_MAP1_get(x)       _BGQ_GET(4,7,x)
#define GEA_DCR__GEA_INTERRUPT_MAP6__L1P8_MAP1_set(v)       _BGQ_SET(4,7,v)
#define GEA_DCR__GEA_INTERRUPT_MAP6__L1P8_MAP1_insert(x,v)  _BGQ_INSERT(4,7,x,v)

//   Field:       l1p8_map2
//   Description: Interrupt Mapping for L1P8, bit 2
#define GEA_DCR__GEA_INTERRUPT_MAP6__L1P8_MAP2_width        4
#define GEA_DCR__GEA_INTERRUPT_MAP6__L1P8_MAP2_position     11
#define GEA_DCR__GEA_INTERRUPT_MAP6__L1P8_MAP2_get(x)       _BGQ_GET(4,11,x)
#define GEA_DCR__GEA_INTERRUPT_MAP6__L1P8_MAP2_set(v)       _BGQ_SET(4,11,v)
#define GEA_DCR__GEA_INTERRUPT_MAP6__L1P8_MAP2_insert(x,v)  _BGQ_INSERT(4,11,x,v)

//   Field:       l1p8_map3
//   Description: Interrupt Mapping for L1P8, bit 3
#define GEA_DCR__GEA_INTERRUPT_MAP6__L1P8_MAP3_width        4
#define GEA_DCR__GEA_INTERRUPT_MAP6__L1P8_MAP3_position     15
#define GEA_DCR__GEA_INTERRUPT_MAP6__L1P8_MAP3_get(x)       _BGQ_GET(4,15,x)
#define GEA_DCR__GEA_INTERRUPT_MAP6__L1P8_MAP3_set(v)       _BGQ_SET(4,15,v)
#define GEA_DCR__GEA_INTERRUPT_MAP6__L1P8_MAP3_insert(x,v)  _BGQ_INSERT(4,15,x,v)

//   Field:       l1p9_map0
//   Description: Interrupt Mapping for L1P9, bit 0
#define GEA_DCR__GEA_INTERRUPT_MAP6__L1P9_MAP0_width        4
#define GEA_DCR__GEA_INTERRUPT_MAP6__L1P9_MAP0_position     19
#define GEA_DCR__GEA_INTERRUPT_MAP6__L1P9_MAP0_get(x)       _BGQ_GET(4,19,x)
#define GEA_DCR__GEA_INTERRUPT_MAP6__L1P9_MAP0_set(v)       _BGQ_SET(4,19,v)
#define GEA_DCR__GEA_INTERRUPT_MAP6__L1P9_MAP0_insert(x,v)  _BGQ_INSERT(4,19,x,v)

//   Field:       l1p9_map1
//   Description: Interrupt Mapping for L1P9, bit 1
#define GEA_DCR__GEA_INTERRUPT_MAP6__L1P9_MAP1_width        4
#define GEA_DCR__GEA_INTERRUPT_MAP6__L1P9_MAP1_position     23
#define GEA_DCR__GEA_INTERRUPT_MAP6__L1P9_MAP1_get(x)       _BGQ_GET(4,23,x)
#define GEA_DCR__GEA_INTERRUPT_MAP6__L1P9_MAP1_set(v)       _BGQ_SET(4,23,v)
#define GEA_DCR__GEA_INTERRUPT_MAP6__L1P9_MAP1_insert(x,v)  _BGQ_INSERT(4,23,x,v)

//   Field:       l1p9_map2
//   Description: Interrupt Mapping for L1P9, bit 2
#define GEA_DCR__GEA_INTERRUPT_MAP6__L1P9_MAP2_width        4
#define GEA_DCR__GEA_INTERRUPT_MAP6__L1P9_MAP2_position     27
#define GEA_DCR__GEA_INTERRUPT_MAP6__L1P9_MAP2_get(x)       _BGQ_GET(4,27,x)
#define GEA_DCR__GEA_INTERRUPT_MAP6__L1P9_MAP2_set(v)       _BGQ_SET(4,27,v)
#define GEA_DCR__GEA_INTERRUPT_MAP6__L1P9_MAP2_insert(x,v)  _BGQ_INSERT(4,27,x,v)

//   Field:       l1p9_map3
//   Description: Interrupt Mapping for L1P9, bit 3
#define GEA_DCR__GEA_INTERRUPT_MAP6__L1P9_MAP3_width        4
#define GEA_DCR__GEA_INTERRUPT_MAP6__L1P9_MAP3_position     31
#define GEA_DCR__GEA_INTERRUPT_MAP6__L1P9_MAP3_get(x)       _BGQ_GET(4,31,x)
#define GEA_DCR__GEA_INTERRUPT_MAP6__L1P9_MAP3_set(v)       _BGQ_SET(4,31,v)
#define GEA_DCR__GEA_INTERRUPT_MAP6__L1P9_MAP3_insert(x,v)  _BGQ_INSERT(4,31,x,v)

//   Field:       l1p10_map0
//   Description: Interrupt Mapping for L1P10, bit 0
#define GEA_DCR__GEA_INTERRUPT_MAP6__L1P10_MAP0_width        4
#define GEA_DCR__GEA_INTERRUPT_MAP6__L1P10_MAP0_position     35
#define GEA_DCR__GEA_INTERRUPT_MAP6__L1P10_MAP0_get(x)       _BGQ_GET(4,35,x)
#define GEA_DCR__GEA_INTERRUPT_MAP6__L1P10_MAP0_set(v)       _BGQ_SET(4,35,v)
#define GEA_DCR__GEA_INTERRUPT_MAP6__L1P10_MAP0_insert(x,v)  _BGQ_INSERT(4,35,x,v)

//   Field:       l1p10_map1
//   Description: Interrupt Mapping for L1P10, bit 1
#define GEA_DCR__GEA_INTERRUPT_MAP6__L1P10_MAP1_width        4
#define GEA_DCR__GEA_INTERRUPT_MAP6__L1P10_MAP1_position     39
#define GEA_DCR__GEA_INTERRUPT_MAP6__L1P10_MAP1_get(x)       _BGQ_GET(4,39,x)
#define GEA_DCR__GEA_INTERRUPT_MAP6__L1P10_MAP1_set(v)       _BGQ_SET(4,39,v)
#define GEA_DCR__GEA_INTERRUPT_MAP6__L1P10_MAP1_insert(x,v)  _BGQ_INSERT(4,39,x,v)

//   Field:       l1p10_map2
//   Description: Interrupt Mapping for L1P10, bit 2
#define GEA_DCR__GEA_INTERRUPT_MAP6__L1P10_MAP2_width        4
#define GEA_DCR__GEA_INTERRUPT_MAP6__L1P10_MAP2_position     43
#define GEA_DCR__GEA_INTERRUPT_MAP6__L1P10_MAP2_get(x)       _BGQ_GET(4,43,x)
#define GEA_DCR__GEA_INTERRUPT_MAP6__L1P10_MAP2_set(v)       _BGQ_SET(4,43,v)
#define GEA_DCR__GEA_INTERRUPT_MAP6__L1P10_MAP2_insert(x,v)  _BGQ_INSERT(4,43,x,v)

//   Field:       l1p10_map3
//   Description: Interrupt Mapping for L1P10, bit 3
#define GEA_DCR__GEA_INTERRUPT_MAP6__L1P10_MAP3_width        4
#define GEA_DCR__GEA_INTERRUPT_MAP6__L1P10_MAP3_position     47
#define GEA_DCR__GEA_INTERRUPT_MAP6__L1P10_MAP3_get(x)       _BGQ_GET(4,47,x)
#define GEA_DCR__GEA_INTERRUPT_MAP6__L1P10_MAP3_set(v)       _BGQ_SET(4,47,v)
#define GEA_DCR__GEA_INTERRUPT_MAP6__L1P10_MAP3_insert(x,v)  _BGQ_INSERT(4,47,x,v)

//   Field:       l1p11_map0
//   Description: Interrupt Mapping for L1P11, bit 0
#define GEA_DCR__GEA_INTERRUPT_MAP6__L1P11_MAP0_width        4
#define GEA_DCR__GEA_INTERRUPT_MAP6__L1P11_MAP0_position     51
#define GEA_DCR__GEA_INTERRUPT_MAP6__L1P11_MAP0_get(x)       _BGQ_GET(4,51,x)
#define GEA_DCR__GEA_INTERRUPT_MAP6__L1P11_MAP0_set(v)       _BGQ_SET(4,51,v)
#define GEA_DCR__GEA_INTERRUPT_MAP6__L1P11_MAP0_insert(x,v)  _BGQ_INSERT(4,51,x,v)

//   Field:       l1p11_map1
//   Description: Interrupt Mapping for L1P11, bit 1
#define GEA_DCR__GEA_INTERRUPT_MAP6__L1P11_MAP1_width        4
#define GEA_DCR__GEA_INTERRUPT_MAP6__L1P11_MAP1_position     55
#define GEA_DCR__GEA_INTERRUPT_MAP6__L1P11_MAP1_get(x)       _BGQ_GET(4,55,x)
#define GEA_DCR__GEA_INTERRUPT_MAP6__L1P11_MAP1_set(v)       _BGQ_SET(4,55,v)
#define GEA_DCR__GEA_INTERRUPT_MAP6__L1P11_MAP1_insert(x,v)  _BGQ_INSERT(4,55,x,v)

//   Field:       l1p11_map2
//   Description: Interrupt Mapping for L1P11, bit 2
#define GEA_DCR__GEA_INTERRUPT_MAP6__L1P11_MAP2_width        4
#define GEA_DCR__GEA_INTERRUPT_MAP6__L1P11_MAP2_position     59
#define GEA_DCR__GEA_INTERRUPT_MAP6__L1P11_MAP2_get(x)       _BGQ_GET(4,59,x)
#define GEA_DCR__GEA_INTERRUPT_MAP6__L1P11_MAP2_set(v)       _BGQ_SET(4,59,v)
#define GEA_DCR__GEA_INTERRUPT_MAP6__L1P11_MAP2_insert(x,v)  _BGQ_INSERT(4,59,x,v)

//   Field:       l1p11_map3
//   Description: Interrupt Mapping for L1P11, bit 3
#define GEA_DCR__GEA_INTERRUPT_MAP6__L1P11_MAP3_width        4
#define GEA_DCR__GEA_INTERRUPT_MAP6__L1P11_MAP3_position     63
#define GEA_DCR__GEA_INTERRUPT_MAP6__L1P11_MAP3_get(x)       _BGQ_GET(4,63,x)
#define GEA_DCR__GEA_INTERRUPT_MAP6__L1P11_MAP3_set(v)       _BGQ_SET(4,63,v)
#define GEA_DCR__GEA_INTERRUPT_MAP6__L1P11_MAP3_insert(x,v)  _BGQ_INSERT(4,63,x,v)

  
// Register:
//   Name:        gea_interrupt_map7
//   Type:        Read/Write Internal
//   Permission:  Read: All; Write: Privileged Only
//   Reset:       0000000000000000
//   Description: GEA Interrupt Mapping Register 7
#define GEA_DCR__GEA_INTERRUPT_MAP7_offset  (0x0007) // Offset of register in instance 
#define GEA_DCR__GEA_INTERRUPT_MAP7_reset  UNSIGNED64(0x0000000000000000)

//   Field:       l1p12_map0
//   Description: Interrupt Mapping for L1P12, bit 0
#define GEA_DCR__GEA_INTERRUPT_MAP7__L1P12_MAP0_width        4
#define GEA_DCR__GEA_INTERRUPT_MAP7__L1P12_MAP0_position     3
#define GEA_DCR__GEA_INTERRUPT_MAP7__L1P12_MAP0_get(x)       _BGQ_GET(4,3,x)
#define GEA_DCR__GEA_INTERRUPT_MAP7__L1P12_MAP0_set(v)       _BGQ_SET(4,3,v)
#define GEA_DCR__GEA_INTERRUPT_MAP7__L1P12_MAP0_insert(x,v)  _BGQ_INSERT(4,3,x,v)

//   Field:       l1p12_map1
//   Description: Interrupt Mapping for L1P12, bit 1
#define GEA_DCR__GEA_INTERRUPT_MAP7__L1P12_MAP1_width        4
#define GEA_DCR__GEA_INTERRUPT_MAP7__L1P12_MAP1_position     7
#define GEA_DCR__GEA_INTERRUPT_MAP7__L1P12_MAP1_get(x)       _BGQ_GET(4,7,x)
#define GEA_DCR__GEA_INTERRUPT_MAP7__L1P12_MAP1_set(v)       _BGQ_SET(4,7,v)
#define GEA_DCR__GEA_INTERRUPT_MAP7__L1P12_MAP1_insert(x,v)  _BGQ_INSERT(4,7,x,v)

//   Field:       l1p12_map2
//   Description: Interrupt Mapping for L1P12, bit 2
#define GEA_DCR__GEA_INTERRUPT_MAP7__L1P12_MAP2_width        4
#define GEA_DCR__GEA_INTERRUPT_MAP7__L1P12_MAP2_position     11
#define GEA_DCR__GEA_INTERRUPT_MAP7__L1P12_MAP2_get(x)       _BGQ_GET(4,11,x)
#define GEA_DCR__GEA_INTERRUPT_MAP7__L1P12_MAP2_set(v)       _BGQ_SET(4,11,v)
#define GEA_DCR__GEA_INTERRUPT_MAP7__L1P12_MAP2_insert(x,v)  _BGQ_INSERT(4,11,x,v)

//   Field:       l1p12_map3
//   Description: Interrupt Mapping for L1P12, bit 3
#define GEA_DCR__GEA_INTERRUPT_MAP7__L1P12_MAP3_width        4
#define GEA_DCR__GEA_INTERRUPT_MAP7__L1P12_MAP3_position     15
#define GEA_DCR__GEA_INTERRUPT_MAP7__L1P12_MAP3_get(x)       _BGQ_GET(4,15,x)
#define GEA_DCR__GEA_INTERRUPT_MAP7__L1P12_MAP3_set(v)       _BGQ_SET(4,15,v)
#define GEA_DCR__GEA_INTERRUPT_MAP7__L1P12_MAP3_insert(x,v)  _BGQ_INSERT(4,15,x,v)

//   Field:       l1p13_map0
//   Description: Interrupt Mapping for L1P13, bit 0
#define GEA_DCR__GEA_INTERRUPT_MAP7__L1P13_MAP0_width        4
#define GEA_DCR__GEA_INTERRUPT_MAP7__L1P13_MAP0_position     19
#define GEA_DCR__GEA_INTERRUPT_MAP7__L1P13_MAP0_get(x)       _BGQ_GET(4,19,x)
#define GEA_DCR__GEA_INTERRUPT_MAP7__L1P13_MAP0_set(v)       _BGQ_SET(4,19,v)
#define GEA_DCR__GEA_INTERRUPT_MAP7__L1P13_MAP0_insert(x,v)  _BGQ_INSERT(4,19,x,v)

//   Field:       l1p13_map1
//   Description: Interrupt Mapping for L1P13, bit 1
#define GEA_DCR__GEA_INTERRUPT_MAP7__L1P13_MAP1_width        4
#define GEA_DCR__GEA_INTERRUPT_MAP7__L1P13_MAP1_position     23
#define GEA_DCR__GEA_INTERRUPT_MAP7__L1P13_MAP1_get(x)       _BGQ_GET(4,23,x)
#define GEA_DCR__GEA_INTERRUPT_MAP7__L1P13_MAP1_set(v)       _BGQ_SET(4,23,v)
#define GEA_DCR__GEA_INTERRUPT_MAP7__L1P13_MAP1_insert(x,v)  _BGQ_INSERT(4,23,x,v)

//   Field:       l1p13_map2
//   Description: Interrupt Mapping for L1P13, bit 2
#define GEA_DCR__GEA_INTERRUPT_MAP7__L1P13_MAP2_width        4
#define GEA_DCR__GEA_INTERRUPT_MAP7__L1P13_MAP2_position     27
#define GEA_DCR__GEA_INTERRUPT_MAP7__L1P13_MAP2_get(x)       _BGQ_GET(4,27,x)
#define GEA_DCR__GEA_INTERRUPT_MAP7__L1P13_MAP2_set(v)       _BGQ_SET(4,27,v)
#define GEA_DCR__GEA_INTERRUPT_MAP7__L1P13_MAP2_insert(x,v)  _BGQ_INSERT(4,27,x,v)

//   Field:       l1p13_map3
//   Description: Interrupt Mapping for L1P13, bit 3
#define GEA_DCR__GEA_INTERRUPT_MAP7__L1P13_MAP3_width        4
#define GEA_DCR__GEA_INTERRUPT_MAP7__L1P13_MAP3_position     31
#define GEA_DCR__GEA_INTERRUPT_MAP7__L1P13_MAP3_get(x)       _BGQ_GET(4,31,x)
#define GEA_DCR__GEA_INTERRUPT_MAP7__L1P13_MAP3_set(v)       _BGQ_SET(4,31,v)
#define GEA_DCR__GEA_INTERRUPT_MAP7__L1P13_MAP3_insert(x,v)  _BGQ_INSERT(4,31,x,v)

//   Field:       l1p14_map0
//   Description: Interrupt Mapping for L1P14, bit 0
#define GEA_DCR__GEA_INTERRUPT_MAP7__L1P14_MAP0_width        4
#define GEA_DCR__GEA_INTERRUPT_MAP7__L1P14_MAP0_position     35
#define GEA_DCR__GEA_INTERRUPT_MAP7__L1P14_MAP0_get(x)       _BGQ_GET(4,35,x)
#define GEA_DCR__GEA_INTERRUPT_MAP7__L1P14_MAP0_set(v)       _BGQ_SET(4,35,v)
#define GEA_DCR__GEA_INTERRUPT_MAP7__L1P14_MAP0_insert(x,v)  _BGQ_INSERT(4,35,x,v)

//   Field:       l1p14_map1
//   Description: Interrupt Mapping for L1P14, bit 1
#define GEA_DCR__GEA_INTERRUPT_MAP7__L1P14_MAP1_width        4
#define GEA_DCR__GEA_INTERRUPT_MAP7__L1P14_MAP1_position     39
#define GEA_DCR__GEA_INTERRUPT_MAP7__L1P14_MAP1_get(x)       _BGQ_GET(4,39,x)
#define GEA_DCR__GEA_INTERRUPT_MAP7__L1P14_MAP1_set(v)       _BGQ_SET(4,39,v)
#define GEA_DCR__GEA_INTERRUPT_MAP7__L1P14_MAP1_insert(x,v)  _BGQ_INSERT(4,39,x,v)

//   Field:       l1p14_map2
//   Description: Interrupt Mapping for L1P14, bit 2
#define GEA_DCR__GEA_INTERRUPT_MAP7__L1P14_MAP2_width        4
#define GEA_DCR__GEA_INTERRUPT_MAP7__L1P14_MAP2_position     43
#define GEA_DCR__GEA_INTERRUPT_MAP7__L1P14_MAP2_get(x)       _BGQ_GET(4,43,x)
#define GEA_DCR__GEA_INTERRUPT_MAP7__L1P14_MAP2_set(v)       _BGQ_SET(4,43,v)
#define GEA_DCR__GEA_INTERRUPT_MAP7__L1P14_MAP2_insert(x,v)  _BGQ_INSERT(4,43,x,v)

//   Field:       l1p14_map3
//   Description: Interrupt Mapping for L1P14, bit 3
#define GEA_DCR__GEA_INTERRUPT_MAP7__L1P14_MAP3_width        4
#define GEA_DCR__GEA_INTERRUPT_MAP7__L1P14_MAP3_position     47
#define GEA_DCR__GEA_INTERRUPT_MAP7__L1P14_MAP3_get(x)       _BGQ_GET(4,47,x)
#define GEA_DCR__GEA_INTERRUPT_MAP7__L1P14_MAP3_set(v)       _BGQ_SET(4,47,v)
#define GEA_DCR__GEA_INTERRUPT_MAP7__L1P14_MAP3_insert(x,v)  _BGQ_INSERT(4,47,x,v)

//   Field:       l1p15_map0
//   Description: Interrupt Mapping for L1P15, bit 0
#define GEA_DCR__GEA_INTERRUPT_MAP7__L1P15_MAP0_width        4
#define GEA_DCR__GEA_INTERRUPT_MAP7__L1P15_MAP0_position     51
#define GEA_DCR__GEA_INTERRUPT_MAP7__L1P15_MAP0_get(x)       _BGQ_GET(4,51,x)
#define GEA_DCR__GEA_INTERRUPT_MAP7__L1P15_MAP0_set(v)       _BGQ_SET(4,51,v)
#define GEA_DCR__GEA_INTERRUPT_MAP7__L1P15_MAP0_insert(x,v)  _BGQ_INSERT(4,51,x,v)

//   Field:       l1p15_map1
//   Description: Interrupt Mapping for L1P15, bit 1
#define GEA_DCR__GEA_INTERRUPT_MAP7__L1P15_MAP1_width        4
#define GEA_DCR__GEA_INTERRUPT_MAP7__L1P15_MAP1_position     55
#define GEA_DCR__GEA_INTERRUPT_MAP7__L1P15_MAP1_get(x)       _BGQ_GET(4,55,x)
#define GEA_DCR__GEA_INTERRUPT_MAP7__L1P15_MAP1_set(v)       _BGQ_SET(4,55,v)
#define GEA_DCR__GEA_INTERRUPT_MAP7__L1P15_MAP1_insert(x,v)  _BGQ_INSERT(4,55,x,v)

//   Field:       l1p15_map2
//   Description: Interrupt Mapping for L1P15, bit 2
#define GEA_DCR__GEA_INTERRUPT_MAP7__L1P15_MAP2_width        4
#define GEA_DCR__GEA_INTERRUPT_MAP7__L1P15_MAP2_position     59
#define GEA_DCR__GEA_INTERRUPT_MAP7__L1P15_MAP2_get(x)       _BGQ_GET(4,59,x)
#define GEA_DCR__GEA_INTERRUPT_MAP7__L1P15_MAP2_set(v)       _BGQ_SET(4,59,v)
#define GEA_DCR__GEA_INTERRUPT_MAP7__L1P15_MAP2_insert(x,v)  _BGQ_INSERT(4,59,x,v)

//   Field:       l1p15_map3
//   Description: Interrupt Mapping for L1P15, bit 3
#define GEA_DCR__GEA_INTERRUPT_MAP7__L1P15_MAP3_width        4
#define GEA_DCR__GEA_INTERRUPT_MAP7__L1P15_MAP3_position     63
#define GEA_DCR__GEA_INTERRUPT_MAP7__L1P15_MAP3_get(x)       _BGQ_GET(4,63,x)
#define GEA_DCR__GEA_INTERRUPT_MAP7__L1P15_MAP3_set(v)       _BGQ_SET(4,63,v)
#define GEA_DCR__GEA_INTERRUPT_MAP7__L1P15_MAP3_insert(x,v)  _BGQ_INSERT(4,63,x,v)

  
// Register:
//   Name:        gea_interrupt_map8
//   Type:        Read/Write Internal
//   Permission:  Read: All; Write: Privileged Only
//   Reset:       0000000000000000
//   Description: GEA Interrupt Mapping Register 8
#define GEA_DCR__GEA_INTERRUPT_MAP8_offset  (0x0008) // Offset of register in instance 
#define GEA_DCR__GEA_INTERRUPT_MAP8_reset  UNSIGNED64(0x0000000000000000)

//   Field:       l1p16_map0
//   Description: Interrupt Mapping for L1P16, bit 0
#define GEA_DCR__GEA_INTERRUPT_MAP8__L1P16_MAP0_width        4
#define GEA_DCR__GEA_INTERRUPT_MAP8__L1P16_MAP0_position     3
#define GEA_DCR__GEA_INTERRUPT_MAP8__L1P16_MAP0_get(x)       _BGQ_GET(4,3,x)
#define GEA_DCR__GEA_INTERRUPT_MAP8__L1P16_MAP0_set(v)       _BGQ_SET(4,3,v)
#define GEA_DCR__GEA_INTERRUPT_MAP8__L1P16_MAP0_insert(x,v)  _BGQ_INSERT(4,3,x,v)

//   Field:       l1p16_map1
//   Description: Interrupt Mapping for L1P16, bit 1
#define GEA_DCR__GEA_INTERRUPT_MAP8__L1P16_MAP1_width        4
#define GEA_DCR__GEA_INTERRUPT_MAP8__L1P16_MAP1_position     7
#define GEA_DCR__GEA_INTERRUPT_MAP8__L1P16_MAP1_get(x)       _BGQ_GET(4,7,x)
#define GEA_DCR__GEA_INTERRUPT_MAP8__L1P16_MAP1_set(v)       _BGQ_SET(4,7,v)
#define GEA_DCR__GEA_INTERRUPT_MAP8__L1P16_MAP1_insert(x,v)  _BGQ_INSERT(4,7,x,v)

//   Field:       l1p16_map2
//   Description: Interrupt Mapping for L1P16, bit 2
#define GEA_DCR__GEA_INTERRUPT_MAP8__L1P16_MAP2_width        4
#define GEA_DCR__GEA_INTERRUPT_MAP8__L1P16_MAP2_position     11
#define GEA_DCR__GEA_INTERRUPT_MAP8__L1P16_MAP2_get(x)       _BGQ_GET(4,11,x)
#define GEA_DCR__GEA_INTERRUPT_MAP8__L1P16_MAP2_set(v)       _BGQ_SET(4,11,v)
#define GEA_DCR__GEA_INTERRUPT_MAP8__L1P16_MAP2_insert(x,v)  _BGQ_INSERT(4,11,x,v)

//   Field:       l1p16_map3
//   Description: Interrupt Mapping for L1P16 bit 3
#define GEA_DCR__GEA_INTERRUPT_MAP8__L1P16_MAP3_width        4
#define GEA_DCR__GEA_INTERRUPT_MAP8__L1P16_MAP3_position     15
#define GEA_DCR__GEA_INTERRUPT_MAP8__L1P16_MAP3_get(x)       _BGQ_GET(4,15,x)
#define GEA_DCR__GEA_INTERRUPT_MAP8__L1P16_MAP3_set(v)       _BGQ_SET(4,15,v)
#define GEA_DCR__GEA_INTERRUPT_MAP8__L1P16_MAP3_insert(x,v)  _BGQ_INSERT(4,15,x,v)

//   Field:       testint_map0
//   Description: Interrupt Mapping for Test Interface, bit 0
#define GEA_DCR__GEA_INTERRUPT_MAP8__TESTINT_MAP0_width        4
#define GEA_DCR__GEA_INTERRUPT_MAP8__TESTINT_MAP0_position     19
#define GEA_DCR__GEA_INTERRUPT_MAP8__TESTINT_MAP0_get(x)       _BGQ_GET(4,19,x)
#define GEA_DCR__GEA_INTERRUPT_MAP8__TESTINT_MAP0_set(v)       _BGQ_SET(4,19,v)
#define GEA_DCR__GEA_INTERRUPT_MAP8__TESTINT_MAP0_insert(x,v)  _BGQ_INSERT(4,19,x,v)

//   Field:       testint_map1
//   Description: Interrupt Mapping for Test Interface, bit 1
#define GEA_DCR__GEA_INTERRUPT_MAP8__TESTINT_MAP1_width        4
#define GEA_DCR__GEA_INTERRUPT_MAP8__TESTINT_MAP1_position     23
#define GEA_DCR__GEA_INTERRUPT_MAP8__TESTINT_MAP1_get(x)       _BGQ_GET(4,23,x)
#define GEA_DCR__GEA_INTERRUPT_MAP8__TESTINT_MAP1_set(v)       _BGQ_SET(4,23,v)
#define GEA_DCR__GEA_INTERRUPT_MAP8__TESTINT_MAP1_insert(x,v)  _BGQ_INSERT(4,23,x,v)

//   Field:       testint_map2
//   Description: Interrupt Mapping for Test Interface, bit 2
#define GEA_DCR__GEA_INTERRUPT_MAP8__TESTINT_MAP2_width        4
#define GEA_DCR__GEA_INTERRUPT_MAP8__TESTINT_MAP2_position     27
#define GEA_DCR__GEA_INTERRUPT_MAP8__TESTINT_MAP2_get(x)       _BGQ_GET(4,27,x)
#define GEA_DCR__GEA_INTERRUPT_MAP8__TESTINT_MAP2_set(v)       _BGQ_SET(4,27,v)
#define GEA_DCR__GEA_INTERRUPT_MAP8__TESTINT_MAP2_insert(x,v)  _BGQ_INSERT(4,27,x,v)

//   Field:       dcr_arb_map0
//   Description: Interrupt Mapping for DCR Arbiter, bit 0
#define GEA_DCR__GEA_INTERRUPT_MAP8__DCR_ARB_MAP0_width        4
#define GEA_DCR__GEA_INTERRUPT_MAP8__DCR_ARB_MAP0_position     35
#define GEA_DCR__GEA_INTERRUPT_MAP8__DCR_ARB_MAP0_get(x)       _BGQ_GET(4,35,x)
#define GEA_DCR__GEA_INTERRUPT_MAP8__DCR_ARB_MAP0_set(v)       _BGQ_SET(4,35,v)
#define GEA_DCR__GEA_INTERRUPT_MAP8__DCR_ARB_MAP0_insert(x,v)  _BGQ_INSERT(4,35,x,v)

//   Field:       dcr_arb_map1
//   Description: Interrupt Mapping for DCR Arbiter, bit 1
#define GEA_DCR__GEA_INTERRUPT_MAP8__DCR_ARB_MAP1_width        4
#define GEA_DCR__GEA_INTERRUPT_MAP8__DCR_ARB_MAP1_position     39
#define GEA_DCR__GEA_INTERRUPT_MAP8__DCR_ARB_MAP1_get(x)       _BGQ_GET(4,39,x)
#define GEA_DCR__GEA_INTERRUPT_MAP8__DCR_ARB_MAP1_set(v)       _BGQ_SET(4,39,v)
#define GEA_DCR__GEA_INTERRUPT_MAP8__DCR_ARB_MAP1_insert(x,v)  _BGQ_INSERT(4,39,x,v)

//   Field:       dcr_arb_map2
//   Description: Interrupt Mapping for DCR Arbiter, bit 2
#define GEA_DCR__GEA_INTERRUPT_MAP8__DCR_ARB_MAP2_width        4
#define GEA_DCR__GEA_INTERRUPT_MAP8__DCR_ARB_MAP2_position     43
#define GEA_DCR__GEA_INTERRUPT_MAP8__DCR_ARB_MAP2_get(x)       _BGQ_GET(4,43,x)
#define GEA_DCR__GEA_INTERRUPT_MAP8__DCR_ARB_MAP2_set(v)       _BGQ_SET(4,43,v)
#define GEA_DCR__GEA_INTERRUPT_MAP8__DCR_ARB_MAP2_insert(x,v)  _BGQ_INSERT(4,43,x,v)

//   Field:       mu_map0
//   Description: Interrupt Mapping for Message Unit, bit 0
#define GEA_DCR__GEA_INTERRUPT_MAP8__MU_MAP0_width        4
#define GEA_DCR__GEA_INTERRUPT_MAP8__MU_MAP0_position     47
#define GEA_DCR__GEA_INTERRUPT_MAP8__MU_MAP0_get(x)       _BGQ_GET(4,47,x)
#define GEA_DCR__GEA_INTERRUPT_MAP8__MU_MAP0_set(v)       _BGQ_SET(4,47,v)
#define GEA_DCR__GEA_INTERRUPT_MAP8__MU_MAP0_insert(x,v)  _BGQ_INSERT(4,47,x,v)

//   Field:       mu_map1
//   Description: Interrupt Mapping for Message Unit, bit 1
#define GEA_DCR__GEA_INTERRUPT_MAP8__MU_MAP1_width        4
#define GEA_DCR__GEA_INTERRUPT_MAP8__MU_MAP1_position     51
#define GEA_DCR__GEA_INTERRUPT_MAP8__MU_MAP1_get(x)       _BGQ_GET(4,51,x)
#define GEA_DCR__GEA_INTERRUPT_MAP8__MU_MAP1_set(v)       _BGQ_SET(4,51,v)
#define GEA_DCR__GEA_INTERRUPT_MAP8__MU_MAP1_insert(x,v)  _BGQ_INSERT(4,51,x,v)

//   Field:       mu_map2
//   Description: Interrupt Mapping for Message Unit, bit 2
#define GEA_DCR__GEA_INTERRUPT_MAP8__MU_MAP2_width        4
#define GEA_DCR__GEA_INTERRUPT_MAP8__MU_MAP2_position     55
#define GEA_DCR__GEA_INTERRUPT_MAP8__MU_MAP2_get(x)       _BGQ_GET(4,55,x)
#define GEA_DCR__GEA_INTERRUPT_MAP8__MU_MAP2_set(v)       _BGQ_SET(4,55,v)
#define GEA_DCR__GEA_INTERRUPT_MAP8__MU_MAP2_insert(x,v)  _BGQ_INSERT(4,55,x,v)

//   Field:       mu_map3
//   Description: Interrupt Mapping for Message Unit, bit 3
#define GEA_DCR__GEA_INTERRUPT_MAP8__MU_MAP3_width        4
#define GEA_DCR__GEA_INTERRUPT_MAP8__MU_MAP3_position     59
#define GEA_DCR__GEA_INTERRUPT_MAP8__MU_MAP3_get(x)       _BGQ_GET(4,59,x)
#define GEA_DCR__GEA_INTERRUPT_MAP8__MU_MAP3_set(v)       _BGQ_SET(4,59,v)
#define GEA_DCR__GEA_INTERRUPT_MAP8__MU_MAP3_insert(x,v)  _BGQ_INSERT(4,59,x,v)

//   Field:       mu_map4
//   Description: Interrupt Mapping for Message Unit, bit 4
#define GEA_DCR__GEA_INTERRUPT_MAP8__MU_MAP4_width        4
#define GEA_DCR__GEA_INTERRUPT_MAP8__MU_MAP4_position     63
#define GEA_DCR__GEA_INTERRUPT_MAP8__MU_MAP4_get(x)       _BGQ_GET(4,63,x)
#define GEA_DCR__GEA_INTERRUPT_MAP8__MU_MAP4_set(v)       _BGQ_SET(4,63,v)
#define GEA_DCR__GEA_INTERRUPT_MAP8__MU_MAP4_insert(x,v)  _BGQ_INSERT(4,63,x,v)

  
// Register:
//   Name:        gea_interrupt_map9
//   Type:        Read/Write Internal
//   Permission:  Read: All; Write: Privileged Only
//   Reset:       0000000000000000
//   Description: GEA Interrupt Mapping Register 9
#define GEA_DCR__GEA_INTERRUPT_MAP9_offset  (0x0009) // Offset of register in instance 
#define GEA_DCR__GEA_INTERRUPT_MAP9_reset  UNSIGNED64(0x0000000000000000)

//   Field:       mu_map5
//   Description: Interrupt Mapping for Message Unit, bit 5
#define GEA_DCR__GEA_INTERRUPT_MAP9__MU_MAP5_width        4
#define GEA_DCR__GEA_INTERRUPT_MAP9__MU_MAP5_position     3
#define GEA_DCR__GEA_INTERRUPT_MAP9__MU_MAP5_get(x)       _BGQ_GET(4,3,x)
#define GEA_DCR__GEA_INTERRUPT_MAP9__MU_MAP5_set(v)       _BGQ_SET(4,3,v)
#define GEA_DCR__GEA_INTERRUPT_MAP9__MU_MAP5_insert(x,v)  _BGQ_INSERT(4,3,x,v)

//   Field:       ddr0_map0
//   Description: Interrupt Mapping for DDR0, bit 0
#define GEA_DCR__GEA_INTERRUPT_MAP9__DDR0_MAP0_width        4
#define GEA_DCR__GEA_INTERRUPT_MAP9__DDR0_MAP0_position     7
#define GEA_DCR__GEA_INTERRUPT_MAP9__DDR0_MAP0_get(x)       _BGQ_GET(4,7,x)
#define GEA_DCR__GEA_INTERRUPT_MAP9__DDR0_MAP0_set(v)       _BGQ_SET(4,7,v)
#define GEA_DCR__GEA_INTERRUPT_MAP9__DDR0_MAP0_insert(x,v)  _BGQ_INSERT(4,7,x,v)

//   Field:       ddr0_map1
//   Description: Interrupt Mapping for DDR0, bit 1
#define GEA_DCR__GEA_INTERRUPT_MAP9__DDR0_MAP1_width        4
#define GEA_DCR__GEA_INTERRUPT_MAP9__DDR0_MAP1_position     11
#define GEA_DCR__GEA_INTERRUPT_MAP9__DDR0_MAP1_get(x)       _BGQ_GET(4,11,x)
#define GEA_DCR__GEA_INTERRUPT_MAP9__DDR0_MAP1_set(v)       _BGQ_SET(4,11,v)
#define GEA_DCR__GEA_INTERRUPT_MAP9__DDR0_MAP1_insert(x,v)  _BGQ_INSERT(4,11,x,v)

//   Field:       ddr0_map2
//   Description: Interrupt Mapping for DDR0, bit 2
#define GEA_DCR__GEA_INTERRUPT_MAP9__DDR0_MAP2_width        4
#define GEA_DCR__GEA_INTERRUPT_MAP9__DDR0_MAP2_position     15
#define GEA_DCR__GEA_INTERRUPT_MAP9__DDR0_MAP2_get(x)       _BGQ_GET(4,15,x)
#define GEA_DCR__GEA_INTERRUPT_MAP9__DDR0_MAP2_set(v)       _BGQ_SET(4,15,v)
#define GEA_DCR__GEA_INTERRUPT_MAP9__DDR0_MAP2_insert(x,v)  _BGQ_INSERT(4,15,x,v)

//   Field:       ddr1_map0
//   Description: Interrupt Mapping for DDR1, bit 0
#define GEA_DCR__GEA_INTERRUPT_MAP9__DDR1_MAP0_width        4
#define GEA_DCR__GEA_INTERRUPT_MAP9__DDR1_MAP0_position     19
#define GEA_DCR__GEA_INTERRUPT_MAP9__DDR1_MAP0_get(x)       _BGQ_GET(4,19,x)
#define GEA_DCR__GEA_INTERRUPT_MAP9__DDR1_MAP0_set(v)       _BGQ_SET(4,19,v)
#define GEA_DCR__GEA_INTERRUPT_MAP9__DDR1_MAP0_insert(x,v)  _BGQ_INSERT(4,19,x,v)

//   Field:       ddr1_map1
//   Description: Interrupt Mapping for DDR1, bit 1
#define GEA_DCR__GEA_INTERRUPT_MAP9__DDR1_MAP1_width        4
#define GEA_DCR__GEA_INTERRUPT_MAP9__DDR1_MAP1_position     23
#define GEA_DCR__GEA_INTERRUPT_MAP9__DDR1_MAP1_get(x)       _BGQ_GET(4,23,x)
#define GEA_DCR__GEA_INTERRUPT_MAP9__DDR1_MAP1_set(v)       _BGQ_SET(4,23,v)
#define GEA_DCR__GEA_INTERRUPT_MAP9__DDR1_MAP1_insert(x,v)  _BGQ_INSERT(4,23,x,v)

//   Field:       ddr1_map2
//   Description: Interrupt Mapping for DDR1, bit 2
#define GEA_DCR__GEA_INTERRUPT_MAP9__DDR1_MAP2_width        4
#define GEA_DCR__GEA_INTERRUPT_MAP9__DDR1_MAP2_position     27
#define GEA_DCR__GEA_INTERRUPT_MAP9__DDR1_MAP2_get(x)       _BGQ_GET(4,27,x)
#define GEA_DCR__GEA_INTERRUPT_MAP9__DDR1_MAP2_set(v)       _BGQ_SET(4,27,v)
#define GEA_DCR__GEA_INTERRUPT_MAP9__DDR1_MAP2_insert(x,v)  _BGQ_INSERT(4,27,x,v)

//   Field:       db_map2
//   Description: Interrupt Mapping for DevBus, bit 2
#define GEA_DCR__GEA_INTERRUPT_MAP9__DB_MAP2_width        4
#define GEA_DCR__GEA_INTERRUPT_MAP9__DB_MAP2_position     31
#define GEA_DCR__GEA_INTERRUPT_MAP9__DB_MAP2_get(x)       _BGQ_GET(4,31,x)
#define GEA_DCR__GEA_INTERRUPT_MAP9__DB_MAP2_set(v)       _BGQ_SET(4,31,v)
#define GEA_DCR__GEA_INTERRUPT_MAP9__DB_MAP2_insert(x,v)  _BGQ_INSERT(4,31,x,v)

//   Field:       sw_map0
//   Description: Interrupt Mapping for Switch, bit 0
#define GEA_DCR__GEA_INTERRUPT_MAP9__SW_MAP0_width        4
#define GEA_DCR__GEA_INTERRUPT_MAP9__SW_MAP0_position     35
#define GEA_DCR__GEA_INTERRUPT_MAP9__SW_MAP0_get(x)       _BGQ_GET(4,35,x)
#define GEA_DCR__GEA_INTERRUPT_MAP9__SW_MAP0_set(v)       _BGQ_SET(4,35,v)
#define GEA_DCR__GEA_INTERRUPT_MAP9__SW_MAP0_insert(x,v)  _BGQ_INSERT(4,35,x,v)

//   Field:       sw_map1
//   Description: Interrupt Mapping for Switch, bit 1
#define GEA_DCR__GEA_INTERRUPT_MAP9__SW_MAP1_width        4
#define GEA_DCR__GEA_INTERRUPT_MAP9__SW_MAP1_position     39
#define GEA_DCR__GEA_INTERRUPT_MAP9__SW_MAP1_get(x)       _BGQ_GET(4,39,x)
#define GEA_DCR__GEA_INTERRUPT_MAP9__SW_MAP1_set(v)       _BGQ_SET(4,39,v)
#define GEA_DCR__GEA_INTERRUPT_MAP9__SW_MAP1_insert(x,v)  _BGQ_INSERT(4,39,x,v)

//   Field:       sw_map2
//   Description: Interrupt Mapping for Switch, bit 2
#define GEA_DCR__GEA_INTERRUPT_MAP9__SW_MAP2_width        4
#define GEA_DCR__GEA_INTERRUPT_MAP9__SW_MAP2_position     43
#define GEA_DCR__GEA_INTERRUPT_MAP9__SW_MAP2_get(x)       _BGQ_GET(4,43,x)
#define GEA_DCR__GEA_INTERRUPT_MAP9__SW_MAP2_set(v)       _BGQ_SET(4,43,v)
#define GEA_DCR__GEA_INTERRUPT_MAP9__SW_MAP2_insert(x,v)  _BGQ_INSERT(4,43,x,v)

//   Field:       edram_map0
//   Description: Interrupt Mapping for Boot EDRAM bit 0
#define GEA_DCR__GEA_INTERRUPT_MAP9__EDRAM_MAP0_width        4
#define GEA_DCR__GEA_INTERRUPT_MAP9__EDRAM_MAP0_position     47
#define GEA_DCR__GEA_INTERRUPT_MAP9__EDRAM_MAP0_get(x)       _BGQ_GET(4,47,x)
#define GEA_DCR__GEA_INTERRUPT_MAP9__EDRAM_MAP0_set(v)       _BGQ_SET(4,47,v)
#define GEA_DCR__GEA_INTERRUPT_MAP9__EDRAM_MAP0_insert(x,v)  _BGQ_INSERT(4,47,x,v)

//   Field:       edram_map1
//   Description: Interrupt Mapping for Boot EDRAM, bit 1
#define GEA_DCR__GEA_INTERRUPT_MAP9__EDRAM_MAP1_width        4
#define GEA_DCR__GEA_INTERRUPT_MAP9__EDRAM_MAP1_position     51
#define GEA_DCR__GEA_INTERRUPT_MAP9__EDRAM_MAP1_get(x)       _BGQ_GET(4,51,x)
#define GEA_DCR__GEA_INTERRUPT_MAP9__EDRAM_MAP1_set(v)       _BGQ_SET(4,51,v)
#define GEA_DCR__GEA_INTERRUPT_MAP9__EDRAM_MAP1_insert(x,v)  _BGQ_INSERT(4,51,x,v)

//   Field:       edram_map2
//   Description: Interrupt Mapping for Boot EDRAM, bit 2
#define GEA_DCR__GEA_INTERRUPT_MAP9__EDRAM_MAP2_width        4
#define GEA_DCR__GEA_INTERRUPT_MAP9__EDRAM_MAP2_position     55
#define GEA_DCR__GEA_INTERRUPT_MAP9__EDRAM_MAP2_get(x)       _BGQ_GET(4,55,x)
#define GEA_DCR__GEA_INTERRUPT_MAP9__EDRAM_MAP2_set(v)       _BGQ_SET(4,55,v)
#define GEA_DCR__GEA_INTERRUPT_MAP9__EDRAM_MAP2_insert(x,v)  _BGQ_INSERT(4,55,x,v)

//   Field:       gea_map1
//   Description: Interrupt Mapping for GEA, bit 1
#define GEA_DCR__GEA_INTERRUPT_MAP9__GEA_MAP1_width        4
#define GEA_DCR__GEA_INTERRUPT_MAP9__GEA_MAP1_position     59
#define GEA_DCR__GEA_INTERRUPT_MAP9__GEA_MAP1_get(x)       _BGQ_GET(4,59,x)
#define GEA_DCR__GEA_INTERRUPT_MAP9__GEA_MAP1_set(v)       _BGQ_SET(4,59,v)
#define GEA_DCR__GEA_INTERRUPT_MAP9__GEA_MAP1_insert(x,v)  _BGQ_INSERT(4,59,x,v)

//   Field:       gea_map2
//   Description: Interrupt Mapping for GEA, bit 2
#define GEA_DCR__GEA_INTERRUPT_MAP9__GEA_MAP2_width        4
#define GEA_DCR__GEA_INTERRUPT_MAP9__GEA_MAP2_position     63
#define GEA_DCR__GEA_INTERRUPT_MAP9__GEA_MAP2_get(x)       _BGQ_GET(4,63,x)
#define GEA_DCR__GEA_INTERRUPT_MAP9__GEA_MAP2_set(v)       _BGQ_SET(4,63,v)
#define GEA_DCR__GEA_INTERRUPT_MAP9__GEA_MAP2_insert(x,v)  _BGQ_INSERT(4,63,x,v)

  
// Register:
//   Name:        gea_interrupt_status0
//   Type:        Read Only
//   Permission:  All
//   Reset:       0000000000000000
//   Description: GEA Interrupt Status0 register, Handles real-time interrupts
#define GEA_DCR__GEA_INTERRUPT_STATUS0_offset  (0x000A) // Offset of register in instance 
#define GEA_DCR__GEA_INTERRUPT_STATUS0_reset  UNSIGNED64(0x0000000000000000)

//   Field:       upc_rt_int
//   Description: UPC interrupt bit 0 is asserted
#define GEA_DCR__GEA_INTERRUPT_STATUS0__UPC_RT_INT_width        1
#define GEA_DCR__GEA_INTERRUPT_STATUS0__UPC_RT_INT_position     0
#define GEA_DCR__GEA_INTERRUPT_STATUS0__UPC_RT_INT_get(x)       _BGQ_GET(1,0,x)
#define GEA_DCR__GEA_INTERRUPT_STATUS0__UPC_RT_INT_set(v)       _BGQ_SET(1,0,v)
#define GEA_DCR__GEA_INTERRUPT_STATUS0__UPC_RT_INT_insert(x,v)  _BGQ_INSERT(1,0,x,v)

//   Field:       db_rt_int
//   Description: Devbus interrupt bit 0 is asserted
#define GEA_DCR__GEA_INTERRUPT_STATUS0__DB_RT_INT_width        1
#define GEA_DCR__GEA_INTERRUPT_STATUS0__DB_RT_INT_position     1
#define GEA_DCR__GEA_INTERRUPT_STATUS0__DB_RT_INT_get(x)       _BGQ_GET(1,1,x)
#define GEA_DCR__GEA_INTERRUPT_STATUS0__DB_RT_INT_set(v)       _BGQ_SET(1,1,v)
#define GEA_DCR__GEA_INTERRUPT_STATUS0__DB_RT_INT_insert(x,v)  _BGQ_INSERT(1,1,x,v)

//   Field:       l1p0_rt_int
//   Description: L1P0 interrupt bit 0 is asserted
#define GEA_DCR__GEA_INTERRUPT_STATUS0__L1P0_RT_INT_width        1
#define GEA_DCR__GEA_INTERRUPT_STATUS0__L1P0_RT_INT_position     2
#define GEA_DCR__GEA_INTERRUPT_STATUS0__L1P0_RT_INT_get(x)       _BGQ_GET(1,2,x)
#define GEA_DCR__GEA_INTERRUPT_STATUS0__L1P0_RT_INT_set(v)       _BGQ_SET(1,2,v)
#define GEA_DCR__GEA_INTERRUPT_STATUS0__L1P0_RT_INT_insert(x,v)  _BGQ_INSERT(1,2,x,v)

//   Field:       l1p1_rt_int
//   Description: L1P1 interrupt bit 0 is asserted
#define GEA_DCR__GEA_INTERRUPT_STATUS0__L1P1_RT_INT_width        1
#define GEA_DCR__GEA_INTERRUPT_STATUS0__L1P1_RT_INT_position     3
#define GEA_DCR__GEA_INTERRUPT_STATUS0__L1P1_RT_INT_get(x)       _BGQ_GET(1,3,x)
#define GEA_DCR__GEA_INTERRUPT_STATUS0__L1P1_RT_INT_set(v)       _BGQ_SET(1,3,v)
#define GEA_DCR__GEA_INTERRUPT_STATUS0__L1P1_RT_INT_insert(x,v)  _BGQ_INSERT(1,3,x,v)

//   Field:       l1p2_rt_int
//   Description: L1P2 interrupt bit 0 is asserted
#define GEA_DCR__GEA_INTERRUPT_STATUS0__L1P2_RT_INT_width        1
#define GEA_DCR__GEA_INTERRUPT_STATUS0__L1P2_RT_INT_position     4
#define GEA_DCR__GEA_INTERRUPT_STATUS0__L1P2_RT_INT_get(x)       _BGQ_GET(1,4,x)
#define GEA_DCR__GEA_INTERRUPT_STATUS0__L1P2_RT_INT_set(v)       _BGQ_SET(1,4,v)
#define GEA_DCR__GEA_INTERRUPT_STATUS0__L1P2_RT_INT_insert(x,v)  _BGQ_INSERT(1,4,x,v)

//   Field:       l1p3_rt_int
//   Description: L1P3 interrupt bit 0 is asserted
#define GEA_DCR__GEA_INTERRUPT_STATUS0__L1P3_RT_INT_width        1
#define GEA_DCR__GEA_INTERRUPT_STATUS0__L1P3_RT_INT_position     5
#define GEA_DCR__GEA_INTERRUPT_STATUS0__L1P3_RT_INT_get(x)       _BGQ_GET(1,5,x)
#define GEA_DCR__GEA_INTERRUPT_STATUS0__L1P3_RT_INT_set(v)       _BGQ_SET(1,5,v)
#define GEA_DCR__GEA_INTERRUPT_STATUS0__L1P3_RT_INT_insert(x,v)  _BGQ_INSERT(1,5,x,v)

//   Field:       l1p4_rt_int
//   Description: L1P4 interrupt bit 0 is asserted
#define GEA_DCR__GEA_INTERRUPT_STATUS0__L1P4_RT_INT_width        1
#define GEA_DCR__GEA_INTERRUPT_STATUS0__L1P4_RT_INT_position     6
#define GEA_DCR__GEA_INTERRUPT_STATUS0__L1P4_RT_INT_get(x)       _BGQ_GET(1,6,x)
#define GEA_DCR__GEA_INTERRUPT_STATUS0__L1P4_RT_INT_set(v)       _BGQ_SET(1,6,v)
#define GEA_DCR__GEA_INTERRUPT_STATUS0__L1P4_RT_INT_insert(x,v)  _BGQ_INSERT(1,6,x,v)

//   Field:       l1p5_rt_int
//   Description: L1P5 interrupt bit 0 is asserted
#define GEA_DCR__GEA_INTERRUPT_STATUS0__L1P5_RT_INT_width        1
#define GEA_DCR__GEA_INTERRUPT_STATUS0__L1P5_RT_INT_position     7
#define GEA_DCR__GEA_INTERRUPT_STATUS0__L1P5_RT_INT_get(x)       _BGQ_GET(1,7,x)
#define GEA_DCR__GEA_INTERRUPT_STATUS0__L1P5_RT_INT_set(v)       _BGQ_SET(1,7,v)
#define GEA_DCR__GEA_INTERRUPT_STATUS0__L1P5_RT_INT_insert(x,v)  _BGQ_INSERT(1,7,x,v)

//   Field:       l1p6_rt_int
//   Description: L1P6 interrupt bit 0 is asserted
#define GEA_DCR__GEA_INTERRUPT_STATUS0__L1P6_RT_INT_width        1
#define GEA_DCR__GEA_INTERRUPT_STATUS0__L1P6_RT_INT_position     8
#define GEA_DCR__GEA_INTERRUPT_STATUS0__L1P6_RT_INT_get(x)       _BGQ_GET(1,8,x)
#define GEA_DCR__GEA_INTERRUPT_STATUS0__L1P6_RT_INT_set(v)       _BGQ_SET(1,8,v)
#define GEA_DCR__GEA_INTERRUPT_STATUS0__L1P6_RT_INT_insert(x,v)  _BGQ_INSERT(1,8,x,v)

//   Field:       l1p7_rt_int
//   Description: L1P7 interrupt bit 0 is asserted
#define GEA_DCR__GEA_INTERRUPT_STATUS0__L1P7_RT_INT_width        1
#define GEA_DCR__GEA_INTERRUPT_STATUS0__L1P7_RT_INT_position     9
#define GEA_DCR__GEA_INTERRUPT_STATUS0__L1P7_RT_INT_get(x)       _BGQ_GET(1,9,x)
#define GEA_DCR__GEA_INTERRUPT_STATUS0__L1P7_RT_INT_set(v)       _BGQ_SET(1,9,v)
#define GEA_DCR__GEA_INTERRUPT_STATUS0__L1P7_RT_INT_insert(x,v)  _BGQ_INSERT(1,9,x,v)

//   Field:       l1p8_rt_int
//   Description: L1P8 interrupt bit 0 is asserted
#define GEA_DCR__GEA_INTERRUPT_STATUS0__L1P8_RT_INT_width        1
#define GEA_DCR__GEA_INTERRUPT_STATUS0__L1P8_RT_INT_position     10
#define GEA_DCR__GEA_INTERRUPT_STATUS0__L1P8_RT_INT_get(x)       _BGQ_GET(1,10,x)
#define GEA_DCR__GEA_INTERRUPT_STATUS0__L1P8_RT_INT_set(v)       _BGQ_SET(1,10,v)
#define GEA_DCR__GEA_INTERRUPT_STATUS0__L1P8_RT_INT_insert(x,v)  _BGQ_INSERT(1,10,x,v)

//   Field:       l1p9_rt_int
//   Description: L1P9 interrupt bit 0 is asserted
#define GEA_DCR__GEA_INTERRUPT_STATUS0__L1P9_RT_INT_width        1
#define GEA_DCR__GEA_INTERRUPT_STATUS0__L1P9_RT_INT_position     11
#define GEA_DCR__GEA_INTERRUPT_STATUS0__L1P9_RT_INT_get(x)       _BGQ_GET(1,11,x)
#define GEA_DCR__GEA_INTERRUPT_STATUS0__L1P9_RT_INT_set(v)       _BGQ_SET(1,11,v)
#define GEA_DCR__GEA_INTERRUPT_STATUS0__L1P9_RT_INT_insert(x,v)  _BGQ_INSERT(1,11,x,v)

//   Field:       l1p10_rt_int
//   Description: L1P10 interrupt bit 0 is asserted
#define GEA_DCR__GEA_INTERRUPT_STATUS0__L1P10_RT_INT_width        1
#define GEA_DCR__GEA_INTERRUPT_STATUS0__L1P10_RT_INT_position     12
#define GEA_DCR__GEA_INTERRUPT_STATUS0__L1P10_RT_INT_get(x)       _BGQ_GET(1,12,x)
#define GEA_DCR__GEA_INTERRUPT_STATUS0__L1P10_RT_INT_set(v)       _BGQ_SET(1,12,v)
#define GEA_DCR__GEA_INTERRUPT_STATUS0__L1P10_RT_INT_insert(x,v)  _BGQ_INSERT(1,12,x,v)

//   Field:       l1p11_rt_int
//   Description: L1P11 interrupt bit 0 is asserted
#define GEA_DCR__GEA_INTERRUPT_STATUS0__L1P11_RT_INT_width        1
#define GEA_DCR__GEA_INTERRUPT_STATUS0__L1P11_RT_INT_position     13
#define GEA_DCR__GEA_INTERRUPT_STATUS0__L1P11_RT_INT_get(x)       _BGQ_GET(1,13,x)
#define GEA_DCR__GEA_INTERRUPT_STATUS0__L1P11_RT_INT_set(v)       _BGQ_SET(1,13,v)
#define GEA_DCR__GEA_INTERRUPT_STATUS0__L1P11_RT_INT_insert(x,v)  _BGQ_INSERT(1,13,x,v)

//   Field:       l1p12_rt_int
//   Description: L1P12 interrupt bit 0 is asserted
#define GEA_DCR__GEA_INTERRUPT_STATUS0__L1P12_RT_INT_width        1
#define GEA_DCR__GEA_INTERRUPT_STATUS0__L1P12_RT_INT_position     14
#define GEA_DCR__GEA_INTERRUPT_STATUS0__L1P12_RT_INT_get(x)       _BGQ_GET(1,14,x)
#define GEA_DCR__GEA_INTERRUPT_STATUS0__L1P12_RT_INT_set(v)       _BGQ_SET(1,14,v)
#define GEA_DCR__GEA_INTERRUPT_STATUS0__L1P12_RT_INT_insert(x,v)  _BGQ_INSERT(1,14,x,v)

//   Field:       l1p13_rt_int
//   Description: L1P13 interrupt bit 0 is asserted
#define GEA_DCR__GEA_INTERRUPT_STATUS0__L1P13_RT_INT_width        1
#define GEA_DCR__GEA_INTERRUPT_STATUS0__L1P13_RT_INT_position     15
#define GEA_DCR__GEA_INTERRUPT_STATUS0__L1P13_RT_INT_get(x)       _BGQ_GET(1,15,x)
#define GEA_DCR__GEA_INTERRUPT_STATUS0__L1P13_RT_INT_set(v)       _BGQ_SET(1,15,v)
#define GEA_DCR__GEA_INTERRUPT_STATUS0__L1P13_RT_INT_insert(x,v)  _BGQ_INSERT(1,15,x,v)

//   Field:       l1p14_rt_int
//   Description: L1P14 interrupt bit 0 is asserted
#define GEA_DCR__GEA_INTERRUPT_STATUS0__L1P14_RT_INT_width        1
#define GEA_DCR__GEA_INTERRUPT_STATUS0__L1P14_RT_INT_position     16
#define GEA_DCR__GEA_INTERRUPT_STATUS0__L1P14_RT_INT_get(x)       _BGQ_GET(1,16,x)
#define GEA_DCR__GEA_INTERRUPT_STATUS0__L1P14_RT_INT_set(v)       _BGQ_SET(1,16,v)
#define GEA_DCR__GEA_INTERRUPT_STATUS0__L1P14_RT_INT_insert(x,v)  _BGQ_INSERT(1,16,x,v)

//   Field:       l1p15_rt_int
//   Description: L1P15 interrupt bit 0 is asserted
#define GEA_DCR__GEA_INTERRUPT_STATUS0__L1P15_RT_INT_width        1
#define GEA_DCR__GEA_INTERRUPT_STATUS0__L1P15_RT_INT_position     17
#define GEA_DCR__GEA_INTERRUPT_STATUS0__L1P15_RT_INT_get(x)       _BGQ_GET(1,17,x)
#define GEA_DCR__GEA_INTERRUPT_STATUS0__L1P15_RT_INT_set(v)       _BGQ_SET(1,17,v)
#define GEA_DCR__GEA_INTERRUPT_STATUS0__L1P15_RT_INT_insert(x,v)  _BGQ_INSERT(1,17,x,v)

//   Field:       l1p16_rt_int
//   Description: L1P16 interrupt bit 0 is asserted
#define GEA_DCR__GEA_INTERRUPT_STATUS0__L1P16_RT_INT_width        1
#define GEA_DCR__GEA_INTERRUPT_STATUS0__L1P16_RT_INT_position     18
#define GEA_DCR__GEA_INTERRUPT_STATUS0__L1P16_RT_INT_get(x)       _BGQ_GET(1,18,x)
#define GEA_DCR__GEA_INTERRUPT_STATUS0__L1P16_RT_INT_set(v)       _BGQ_SET(1,18,v)
#define GEA_DCR__GEA_INTERRUPT_STATUS0__L1P16_RT_INT_insert(x,v)  _BGQ_INSERT(1,18,x,v)

//   Field:       pcie_rt_int
//   Description: PCIE interrupt bit 0 is asserted
#define GEA_DCR__GEA_INTERRUPT_STATUS0__PCIE_RT_INT_width        1
#define GEA_DCR__GEA_INTERRUPT_STATUS0__PCIE_RT_INT_position     19
#define GEA_DCR__GEA_INTERRUPT_STATUS0__PCIE_RT_INT_get(x)       _BGQ_GET(1,19,x)
#define GEA_DCR__GEA_INTERRUPT_STATUS0__PCIE_RT_INT_set(v)       _BGQ_SET(1,19,v)
#define GEA_DCR__GEA_INTERRUPT_STATUS0__PCIE_RT_INT_insert(x,v)  _BGQ_INSERT(1,19,x,v)

//   Field:       sd0_rt_int
//   Description: Serdes0 interrupt bit 0 is asserted
#define GEA_DCR__GEA_INTERRUPT_STATUS0__SD0_RT_INT_width        1
#define GEA_DCR__GEA_INTERRUPT_STATUS0__SD0_RT_INT_position     20
#define GEA_DCR__GEA_INTERRUPT_STATUS0__SD0_RT_INT_get(x)       _BGQ_GET(1,20,x)
#define GEA_DCR__GEA_INTERRUPT_STATUS0__SD0_RT_INT_set(v)       _BGQ_SET(1,20,v)
#define GEA_DCR__GEA_INTERRUPT_STATUS0__SD0_RT_INT_insert(x,v)  _BGQ_INSERT(1,20,x,v)

//   Field:       sd1_rt_int
//   Description: Serdes1 interrupt bit 0 is asserted
#define GEA_DCR__GEA_INTERRUPT_STATUS0__SD1_RT_INT_width        1
#define GEA_DCR__GEA_INTERRUPT_STATUS0__SD1_RT_INT_position     21
#define GEA_DCR__GEA_INTERRUPT_STATUS0__SD1_RT_INT_get(x)       _BGQ_GET(1,21,x)
#define GEA_DCR__GEA_INTERRUPT_STATUS0__SD1_RT_INT_set(v)       _BGQ_SET(1,21,v)
#define GEA_DCR__GEA_INTERRUPT_STATUS0__SD1_RT_INT_insert(x,v)  _BGQ_INSERT(1,21,x,v)

//   Field:       db_pcie_rt_int
//   Description: Devbus PCIE interrupt bit 0:3 is asserted
#define GEA_DCR__GEA_INTERRUPT_STATUS0__DB_PCIE_RT_INT_width        4
#define GEA_DCR__GEA_INTERRUPT_STATUS0__DB_PCIE_RT_INT_position     25
#define GEA_DCR__GEA_INTERRUPT_STATUS0__DB_PCIE_RT_INT_get(x)       _BGQ_GET(4,25,x)
#define GEA_DCR__GEA_INTERRUPT_STATUS0__DB_PCIE_RT_INT_set(v)       _BGQ_SET(4,25,v)
#define GEA_DCR__GEA_INTERRUPT_STATUS0__DB_PCIE_RT_INT_insert(x,v)  _BGQ_INSERT(4,25,x,v)

//   Field:       cs_rt_int
//   Description: Clockstop interrupt bit 0 is asserted
#define GEA_DCR__GEA_INTERRUPT_STATUS0__CS_RT_INT_width        1
#define GEA_DCR__GEA_INTERRUPT_STATUS0__CS_RT_INT_position     26
#define GEA_DCR__GEA_INTERRUPT_STATUS0__CS_RT_INT_get(x)       _BGQ_GET(1,26,x)
#define GEA_DCR__GEA_INTERRUPT_STATUS0__CS_RT_INT_set(v)       _BGQ_SET(1,26,v)
#define GEA_DCR__GEA_INTERRUPT_STATUS0__CS_RT_INT_insert(x,v)  _BGQ_INSERT(1,26,x,v)

//   Field:       en_rt_int
//   Description: Envmon interrupt bit 0 is asserted
#define GEA_DCR__GEA_INTERRUPT_STATUS0__EN_RT_INT_width        1
#define GEA_DCR__GEA_INTERRUPT_STATUS0__EN_RT_INT_position     27
#define GEA_DCR__GEA_INTERRUPT_STATUS0__EN_RT_INT_get(x)       _BGQ_GET(1,27,x)
#define GEA_DCR__GEA_INTERRUPT_STATUS0__EN_RT_INT_set(v)       _BGQ_SET(1,27,v)
#define GEA_DCR__GEA_INTERRUPT_STATUS0__EN_RT_INT_insert(x,v)  _BGQ_INSERT(1,27,x,v)

//   Field:       dcr_arb_rt_int
//   Description: DCR Arbiter interrupt bit 0 is asserted
#define GEA_DCR__GEA_INTERRUPT_STATUS0__DCR_ARB_RT_INT_width        1
#define GEA_DCR__GEA_INTERRUPT_STATUS0__DCR_ARB_RT_INT_position     31
#define GEA_DCR__GEA_INTERRUPT_STATUS0__DCR_ARB_RT_INT_get(x)       _BGQ_GET(1,31,x)
#define GEA_DCR__GEA_INTERRUPT_STATUS0__DCR_ARB_RT_INT_set(v)       _BGQ_SET(1,31,v)
#define GEA_DCR__GEA_INTERRUPT_STATUS0__DCR_ARB_RT_INT_insert(x,v)  _BGQ_INSERT(1,31,x,v)

//   Field:       testint_rt_int
//   Description: Testint interrupt bit 0 is asserted
#define GEA_DCR__GEA_INTERRUPT_STATUS0__TESTINT_RT_INT_width        1
#define GEA_DCR__GEA_INTERRUPT_STATUS0__TESTINT_RT_INT_position     32
#define GEA_DCR__GEA_INTERRUPT_STATUS0__TESTINT_RT_INT_get(x)       _BGQ_GET(1,32,x)
#define GEA_DCR__GEA_INTERRUPT_STATUS0__TESTINT_RT_INT_set(v)       _BGQ_SET(1,32,v)
#define GEA_DCR__GEA_INTERRUPT_STATUS0__TESTINT_RT_INT_insert(x,v)  _BGQ_INSERT(1,32,x,v)

//   Field:       mu_rt_int
//   Description: Message Unit interrupt bit 0:5 is asserted
#define GEA_DCR__GEA_INTERRUPT_STATUS0__MU_RT_INT_width        6
#define GEA_DCR__GEA_INTERRUPT_STATUS0__MU_RT_INT_position     38
#define GEA_DCR__GEA_INTERRUPT_STATUS0__MU_RT_INT_get(x)       _BGQ_GET(6,38,x)
#define GEA_DCR__GEA_INTERRUPT_STATUS0__MU_RT_INT_set(v)       _BGQ_SET(6,38,v)
#define GEA_DCR__GEA_INTERRUPT_STATUS0__MU_RT_INT_insert(x,v)  _BGQ_INSERT(6,38,x,v)

//   Field:       ddr0_rt_int
//   Description: DDR Controller0 interrupt bit 0 is asserted
#define GEA_DCR__GEA_INTERRUPT_STATUS0__DDR0_RT_INT_width        1
#define GEA_DCR__GEA_INTERRUPT_STATUS0__DDR0_RT_INT_position     39
#define GEA_DCR__GEA_INTERRUPT_STATUS0__DDR0_RT_INT_get(x)       _BGQ_GET(1,39,x)
#define GEA_DCR__GEA_INTERRUPT_STATUS0__DDR0_RT_INT_set(v)       _BGQ_SET(1,39,v)
#define GEA_DCR__GEA_INTERRUPT_STATUS0__DDR0_RT_INT_insert(x,v)  _BGQ_INSERT(1,39,x,v)

//   Field:       ddr1_rt_int
//   Description: DDR Controller1 interrupt bit 0 is asserted
#define GEA_DCR__GEA_INTERRUPT_STATUS0__DDR1_RT_INT_width        1
#define GEA_DCR__GEA_INTERRUPT_STATUS0__DDR1_RT_INT_position     40
#define GEA_DCR__GEA_INTERRUPT_STATUS0__DDR1_RT_INT_get(x)       _BGQ_GET(1,40,x)
#define GEA_DCR__GEA_INTERRUPT_STATUS0__DDR1_RT_INT_set(v)       _BGQ_SET(1,40,v)
#define GEA_DCR__GEA_INTERRUPT_STATUS0__DDR1_RT_INT_insert(x,v)  _BGQ_INSERT(1,40,x,v)

//   Field:       sw_rt_int
//   Description: Switch interrupt bit 0 is asserted
#define GEA_DCR__GEA_INTERRUPT_STATUS0__SW_RT_INT_width        1
#define GEA_DCR__GEA_INTERRUPT_STATUS0__SW_RT_INT_position     41
#define GEA_DCR__GEA_INTERRUPT_STATUS0__SW_RT_INT_get(x)       _BGQ_GET(1,41,x)
#define GEA_DCR__GEA_INTERRUPT_STATUS0__SW_RT_INT_set(v)       _BGQ_SET(1,41,v)
#define GEA_DCR__GEA_INTERRUPT_STATUS0__SW_RT_INT_insert(x,v)  _BGQ_INSERT(1,41,x,v)

//   Field:       edram_rt_int
//   Description: EDRAM interrupt bit 0 is asserted
#define GEA_DCR__GEA_INTERRUPT_STATUS0__EDRAM_RT_INT_width        1
#define GEA_DCR__GEA_INTERRUPT_STATUS0__EDRAM_RT_INT_position     42
#define GEA_DCR__GEA_INTERRUPT_STATUS0__EDRAM_RT_INT_get(x)       _BGQ_GET(1,42,x)
#define GEA_DCR__GEA_INTERRUPT_STATUS0__EDRAM_RT_INT_set(v)       _BGQ_SET(1,42,v)
#define GEA_DCR__GEA_INTERRUPT_STATUS0__EDRAM_RT_INT_insert(x,v)  _BGQ_INSERT(1,42,x,v)

//   Field:       l1p0_rt_int2
//   Description: L1P0 interrupt bit 1 is asserted
#define GEA_DCR__GEA_INTERRUPT_STATUS0__L1P0_RT_INT2_width        1
#define GEA_DCR__GEA_INTERRUPT_STATUS0__L1P0_RT_INT2_position     43
#define GEA_DCR__GEA_INTERRUPT_STATUS0__L1P0_RT_INT2_get(x)       _BGQ_GET(1,43,x)
#define GEA_DCR__GEA_INTERRUPT_STATUS0__L1P0_RT_INT2_set(v)       _BGQ_SET(1,43,v)
#define GEA_DCR__GEA_INTERRUPT_STATUS0__L1P0_RT_INT2_insert(x,v)  _BGQ_INSERT(1,43,x,v)

//   Field:       l1p1_rt_int2
//   Description: L1P1 interrupt bit 1 is asserted
#define GEA_DCR__GEA_INTERRUPT_STATUS0__L1P1_RT_INT2_width        1
#define GEA_DCR__GEA_INTERRUPT_STATUS0__L1P1_RT_INT2_position     44
#define GEA_DCR__GEA_INTERRUPT_STATUS0__L1P1_RT_INT2_get(x)       _BGQ_GET(1,44,x)
#define GEA_DCR__GEA_INTERRUPT_STATUS0__L1P1_RT_INT2_set(v)       _BGQ_SET(1,44,v)
#define GEA_DCR__GEA_INTERRUPT_STATUS0__L1P1_RT_INT2_insert(x,v)  _BGQ_INSERT(1,44,x,v)

//   Field:       l1p2_rt_int2
//   Description: L1P2 interrupt bit 1 is asserted
#define GEA_DCR__GEA_INTERRUPT_STATUS0__L1P2_RT_INT2_width        1
#define GEA_DCR__GEA_INTERRUPT_STATUS0__L1P2_RT_INT2_position     45
#define GEA_DCR__GEA_INTERRUPT_STATUS0__L1P2_RT_INT2_get(x)       _BGQ_GET(1,45,x)
#define GEA_DCR__GEA_INTERRUPT_STATUS0__L1P2_RT_INT2_set(v)       _BGQ_SET(1,45,v)
#define GEA_DCR__GEA_INTERRUPT_STATUS0__L1P2_RT_INT2_insert(x,v)  _BGQ_INSERT(1,45,x,v)

//   Field:       l1p3_rt_int2
//   Description: L1P3 interrupt bit 1 is asserted
#define GEA_DCR__GEA_INTERRUPT_STATUS0__L1P3_RT_INT2_width        1
#define GEA_DCR__GEA_INTERRUPT_STATUS0__L1P3_RT_INT2_position     46
#define GEA_DCR__GEA_INTERRUPT_STATUS0__L1P3_RT_INT2_get(x)       _BGQ_GET(1,46,x)
#define GEA_DCR__GEA_INTERRUPT_STATUS0__L1P3_RT_INT2_set(v)       _BGQ_SET(1,46,v)
#define GEA_DCR__GEA_INTERRUPT_STATUS0__L1P3_RT_INT2_insert(x,v)  _BGQ_INSERT(1,46,x,v)

//   Field:       l1p4_rt_int2
//   Description: L1P4 interrupt bit 1 is asserted
#define GEA_DCR__GEA_INTERRUPT_STATUS0__L1P4_RT_INT2_width        1
#define GEA_DCR__GEA_INTERRUPT_STATUS0__L1P4_RT_INT2_position     47
#define GEA_DCR__GEA_INTERRUPT_STATUS0__L1P4_RT_INT2_get(x)       _BGQ_GET(1,47,x)
#define GEA_DCR__GEA_INTERRUPT_STATUS0__L1P4_RT_INT2_set(v)       _BGQ_SET(1,47,v)
#define GEA_DCR__GEA_INTERRUPT_STATUS0__L1P4_RT_INT2_insert(x,v)  _BGQ_INSERT(1,47,x,v)

//   Field:       l1p5_rt_int2
//   Description: L1P5 interrupt bit 1 is asserted
#define GEA_DCR__GEA_INTERRUPT_STATUS0__L1P5_RT_INT2_width        1
#define GEA_DCR__GEA_INTERRUPT_STATUS0__L1P5_RT_INT2_position     48
#define GEA_DCR__GEA_INTERRUPT_STATUS0__L1P5_RT_INT2_get(x)       _BGQ_GET(1,48,x)
#define GEA_DCR__GEA_INTERRUPT_STATUS0__L1P5_RT_INT2_set(v)       _BGQ_SET(1,48,v)
#define GEA_DCR__GEA_INTERRUPT_STATUS0__L1P5_RT_INT2_insert(x,v)  _BGQ_INSERT(1,48,x,v)

//   Field:       l1p6_rt_int2
//   Description: L1P6 interrupt bit 1 is asserted
#define GEA_DCR__GEA_INTERRUPT_STATUS0__L1P6_RT_INT2_width        1
#define GEA_DCR__GEA_INTERRUPT_STATUS0__L1P6_RT_INT2_position     49
#define GEA_DCR__GEA_INTERRUPT_STATUS0__L1P6_RT_INT2_get(x)       _BGQ_GET(1,49,x)
#define GEA_DCR__GEA_INTERRUPT_STATUS0__L1P6_RT_INT2_set(v)       _BGQ_SET(1,49,v)
#define GEA_DCR__GEA_INTERRUPT_STATUS0__L1P6_RT_INT2_insert(x,v)  _BGQ_INSERT(1,49,x,v)

//   Field:       l1p7_rt_int2
//   Description: L1P7 interrupt bit 1 is asserted
#define GEA_DCR__GEA_INTERRUPT_STATUS0__L1P7_RT_INT2_width        1
#define GEA_DCR__GEA_INTERRUPT_STATUS0__L1P7_RT_INT2_position     50
#define GEA_DCR__GEA_INTERRUPT_STATUS0__L1P7_RT_INT2_get(x)       _BGQ_GET(1,50,x)
#define GEA_DCR__GEA_INTERRUPT_STATUS0__L1P7_RT_INT2_set(v)       _BGQ_SET(1,50,v)
#define GEA_DCR__GEA_INTERRUPT_STATUS0__L1P7_RT_INT2_insert(x,v)  _BGQ_INSERT(1,50,x,v)

//   Field:       l1p8_rt_int2
//   Description: L1P8 interrupt bit 1 is asserted
#define GEA_DCR__GEA_INTERRUPT_STATUS0__L1P8_RT_INT2_width        1
#define GEA_DCR__GEA_INTERRUPT_STATUS0__L1P8_RT_INT2_position     51
#define GEA_DCR__GEA_INTERRUPT_STATUS0__L1P8_RT_INT2_get(x)       _BGQ_GET(1,51,x)
#define GEA_DCR__GEA_INTERRUPT_STATUS0__L1P8_RT_INT2_set(v)       _BGQ_SET(1,51,v)
#define GEA_DCR__GEA_INTERRUPT_STATUS0__L1P8_RT_INT2_insert(x,v)  _BGQ_INSERT(1,51,x,v)

//   Field:       l1p9_rt_int2
//   Description: L1P9 interrupt bit 1 is asserted
#define GEA_DCR__GEA_INTERRUPT_STATUS0__L1P9_RT_INT2_width        1
#define GEA_DCR__GEA_INTERRUPT_STATUS0__L1P9_RT_INT2_position     52
#define GEA_DCR__GEA_INTERRUPT_STATUS0__L1P9_RT_INT2_get(x)       _BGQ_GET(1,52,x)
#define GEA_DCR__GEA_INTERRUPT_STATUS0__L1P9_RT_INT2_set(v)       _BGQ_SET(1,52,v)
#define GEA_DCR__GEA_INTERRUPT_STATUS0__L1P9_RT_INT2_insert(x,v)  _BGQ_INSERT(1,52,x,v)

//   Field:       l1p10_rt_int2
//   Description: L1P10 interrupt bit 1 is asserted
#define GEA_DCR__GEA_INTERRUPT_STATUS0__L1P10_RT_INT2_width        1
#define GEA_DCR__GEA_INTERRUPT_STATUS0__L1P10_RT_INT2_position     53
#define GEA_DCR__GEA_INTERRUPT_STATUS0__L1P10_RT_INT2_get(x)       _BGQ_GET(1,53,x)
#define GEA_DCR__GEA_INTERRUPT_STATUS0__L1P10_RT_INT2_set(v)       _BGQ_SET(1,53,v)
#define GEA_DCR__GEA_INTERRUPT_STATUS0__L1P10_RT_INT2_insert(x,v)  _BGQ_INSERT(1,53,x,v)

//   Field:       l1p11_rt_int2
//   Description: L1P11 interrupt bit 1 is asserted
#define GEA_DCR__GEA_INTERRUPT_STATUS0__L1P11_RT_INT2_width        1
#define GEA_DCR__GEA_INTERRUPT_STATUS0__L1P11_RT_INT2_position     54
#define GEA_DCR__GEA_INTERRUPT_STATUS0__L1P11_RT_INT2_get(x)       _BGQ_GET(1,54,x)
#define GEA_DCR__GEA_INTERRUPT_STATUS0__L1P11_RT_INT2_set(v)       _BGQ_SET(1,54,v)
#define GEA_DCR__GEA_INTERRUPT_STATUS0__L1P11_RT_INT2_insert(x,v)  _BGQ_INSERT(1,54,x,v)

//   Field:       l1p12_rt_int2
//   Description: L1P12 interrupt bit 1 is asserted
#define GEA_DCR__GEA_INTERRUPT_STATUS0__L1P12_RT_INT2_width        1
#define GEA_DCR__GEA_INTERRUPT_STATUS0__L1P12_RT_INT2_position     55
#define GEA_DCR__GEA_INTERRUPT_STATUS0__L1P12_RT_INT2_get(x)       _BGQ_GET(1,55,x)
#define GEA_DCR__GEA_INTERRUPT_STATUS0__L1P12_RT_INT2_set(v)       _BGQ_SET(1,55,v)
#define GEA_DCR__GEA_INTERRUPT_STATUS0__L1P12_RT_INT2_insert(x,v)  _BGQ_INSERT(1,55,x,v)

//   Field:       l1p13_rt_int2
//   Description: L1P13 interrupt bit 1 is asserted
#define GEA_DCR__GEA_INTERRUPT_STATUS0__L1P13_RT_INT2_width        1
#define GEA_DCR__GEA_INTERRUPT_STATUS0__L1P13_RT_INT2_position     56
#define GEA_DCR__GEA_INTERRUPT_STATUS0__L1P13_RT_INT2_get(x)       _BGQ_GET(1,56,x)
#define GEA_DCR__GEA_INTERRUPT_STATUS0__L1P13_RT_INT2_set(v)       _BGQ_SET(1,56,v)
#define GEA_DCR__GEA_INTERRUPT_STATUS0__L1P13_RT_INT2_insert(x,v)  _BGQ_INSERT(1,56,x,v)

//   Field:       l1p14_rt_int2
//   Description: L1P14 interrupt bit 1 is asserted
#define GEA_DCR__GEA_INTERRUPT_STATUS0__L1P14_RT_INT2_width        1
#define GEA_DCR__GEA_INTERRUPT_STATUS0__L1P14_RT_INT2_position     57
#define GEA_DCR__GEA_INTERRUPT_STATUS0__L1P14_RT_INT2_get(x)       _BGQ_GET(1,57,x)
#define GEA_DCR__GEA_INTERRUPT_STATUS0__L1P14_RT_INT2_set(v)       _BGQ_SET(1,57,v)
#define GEA_DCR__GEA_INTERRUPT_STATUS0__L1P14_RT_INT2_insert(x,v)  _BGQ_INSERT(1,57,x,v)

//   Field:       l1p15_rt_int2
//   Description: L1P15 interrupt bit 1 is asserted
#define GEA_DCR__GEA_INTERRUPT_STATUS0__L1P15_RT_INT2_width        1
#define GEA_DCR__GEA_INTERRUPT_STATUS0__L1P15_RT_INT2_position     58
#define GEA_DCR__GEA_INTERRUPT_STATUS0__L1P15_RT_INT2_get(x)       _BGQ_GET(1,58,x)
#define GEA_DCR__GEA_INTERRUPT_STATUS0__L1P15_RT_INT2_set(v)       _BGQ_SET(1,58,v)
#define GEA_DCR__GEA_INTERRUPT_STATUS0__L1P15_RT_INT2_insert(x,v)  _BGQ_INSERT(1,58,x,v)

//   Field:       l1p16_rt_int2
//   Description: L1P16 interrupt bit 1 is asserted
#define GEA_DCR__GEA_INTERRUPT_STATUS0__L1P16_RT_INT2_width        1
#define GEA_DCR__GEA_INTERRUPT_STATUS0__L1P16_RT_INT2_position     59
#define GEA_DCR__GEA_INTERRUPT_STATUS0__L1P16_RT_INT2_get(x)       _BGQ_GET(1,59,x)
#define GEA_DCR__GEA_INTERRUPT_STATUS0__L1P16_RT_INT2_set(v)       _BGQ_SET(1,59,v)
#define GEA_DCR__GEA_INTERRUPT_STATUS0__L1P16_RT_INT2_insert(x,v)  _BGQ_INSERT(1,59,x,v)

//   Field:       gea_rt_int
//   Description: GEA interrupt bit 0 is asserted
#define GEA_DCR__GEA_INTERRUPT_STATUS0__GEA_RT_INT_width        1
#define GEA_DCR__GEA_INTERRUPT_STATUS0__GEA_RT_INT_position     61
#define GEA_DCR__GEA_INTERRUPT_STATUS0__GEA_RT_INT_get(x)       _BGQ_GET(1,61,x)
#define GEA_DCR__GEA_INTERRUPT_STATUS0__GEA_RT_INT_set(v)       _BGQ_SET(1,61,v)
#define GEA_DCR__GEA_INTERRUPT_STATUS0__GEA_RT_INT_insert(x,v)  _BGQ_INSERT(1,61,x,v)

  
// Register:
//   Name:        gea_interrupt_status1
//   Type:        Read Only
//   Permission:  All
//   Reset:       0000000000000000
//   Description: GEA Interrupt Status1 register
#define GEA_DCR__GEA_INTERRUPT_STATUS1_offset  (0x000B) // Offset of register in instance 
#define GEA_DCR__GEA_INTERRUPT_STATUS1_reset  UNSIGNED64(0x0000000000000000)

//   Field:       upc_int
//   Description: UPC interrupt bit 1 is asserted
#define GEA_DCR__GEA_INTERRUPT_STATUS1__UPC_INT_width        1
#define GEA_DCR__GEA_INTERRUPT_STATUS1__UPC_INT_position     0
#define GEA_DCR__GEA_INTERRUPT_STATUS1__UPC_INT_get(x)       _BGQ_GET(1,0,x)
#define GEA_DCR__GEA_INTERRUPT_STATUS1__UPC_INT_set(v)       _BGQ_SET(1,0,v)
#define GEA_DCR__GEA_INTERRUPT_STATUS1__UPC_INT_insert(x,v)  _BGQ_INSERT(1,0,x,v)

//   Field:       db_int
//   Description: Devbus interrupt bit 1 is asserted
#define GEA_DCR__GEA_INTERRUPT_STATUS1__DB_INT_width        1
#define GEA_DCR__GEA_INTERRUPT_STATUS1__DB_INT_position     1
#define GEA_DCR__GEA_INTERRUPT_STATUS1__DB_INT_get(x)       _BGQ_GET(1,1,x)
#define GEA_DCR__GEA_INTERRUPT_STATUS1__DB_INT_set(v)       _BGQ_SET(1,1,v)
#define GEA_DCR__GEA_INTERRUPT_STATUS1__DB_INT_insert(x,v)  _BGQ_INSERT(1,1,x,v)

//   Field:       l1p0_int
//   Description: L1P0 interrupt bit 2 is asserted
#define GEA_DCR__GEA_INTERRUPT_STATUS1__L1P0_INT_width        1
#define GEA_DCR__GEA_INTERRUPT_STATUS1__L1P0_INT_position     2
#define GEA_DCR__GEA_INTERRUPT_STATUS1__L1P0_INT_get(x)       _BGQ_GET(1,2,x)
#define GEA_DCR__GEA_INTERRUPT_STATUS1__L1P0_INT_set(v)       _BGQ_SET(1,2,v)
#define GEA_DCR__GEA_INTERRUPT_STATUS1__L1P0_INT_insert(x,v)  _BGQ_INSERT(1,2,x,v)

//   Field:       l1p1_int
//   Description: L1P1 interrupt bit 2 is asserted
#define GEA_DCR__GEA_INTERRUPT_STATUS1__L1P1_INT_width        1
#define GEA_DCR__GEA_INTERRUPT_STATUS1__L1P1_INT_position     3
#define GEA_DCR__GEA_INTERRUPT_STATUS1__L1P1_INT_get(x)       _BGQ_GET(1,3,x)
#define GEA_DCR__GEA_INTERRUPT_STATUS1__L1P1_INT_set(v)       _BGQ_SET(1,3,v)
#define GEA_DCR__GEA_INTERRUPT_STATUS1__L1P1_INT_insert(x,v)  _BGQ_INSERT(1,3,x,v)

//   Field:       l1p2_int
//   Description: L1P2 interrupt bit 2 is asserted
#define GEA_DCR__GEA_INTERRUPT_STATUS1__L1P2_INT_width        1
#define GEA_DCR__GEA_INTERRUPT_STATUS1__L1P2_INT_position     4
#define GEA_DCR__GEA_INTERRUPT_STATUS1__L1P2_INT_get(x)       _BGQ_GET(1,4,x)
#define GEA_DCR__GEA_INTERRUPT_STATUS1__L1P2_INT_set(v)       _BGQ_SET(1,4,v)
#define GEA_DCR__GEA_INTERRUPT_STATUS1__L1P2_INT_insert(x,v)  _BGQ_INSERT(1,4,x,v)

//   Field:       l1p3_int
//   Description: L1P3 interrupt bit 2 is asserted
#define GEA_DCR__GEA_INTERRUPT_STATUS1__L1P3_INT_width        1
#define GEA_DCR__GEA_INTERRUPT_STATUS1__L1P3_INT_position     5
#define GEA_DCR__GEA_INTERRUPT_STATUS1__L1P3_INT_get(x)       _BGQ_GET(1,5,x)
#define GEA_DCR__GEA_INTERRUPT_STATUS1__L1P3_INT_set(v)       _BGQ_SET(1,5,v)
#define GEA_DCR__GEA_INTERRUPT_STATUS1__L1P3_INT_insert(x,v)  _BGQ_INSERT(1,5,x,v)

//   Field:       l1p4_int
//   Description: L1P4 interrupt bit 2 is asserted
#define GEA_DCR__GEA_INTERRUPT_STATUS1__L1P4_INT_width        1
#define GEA_DCR__GEA_INTERRUPT_STATUS1__L1P4_INT_position     6
#define GEA_DCR__GEA_INTERRUPT_STATUS1__L1P4_INT_get(x)       _BGQ_GET(1,6,x)
#define GEA_DCR__GEA_INTERRUPT_STATUS1__L1P4_INT_set(v)       _BGQ_SET(1,6,v)
#define GEA_DCR__GEA_INTERRUPT_STATUS1__L1P4_INT_insert(x,v)  _BGQ_INSERT(1,6,x,v)

//   Field:       l1p5_int
//   Description: L1P5 interrupt bit 2 is asserted
#define GEA_DCR__GEA_INTERRUPT_STATUS1__L1P5_INT_width        1
#define GEA_DCR__GEA_INTERRUPT_STATUS1__L1P5_INT_position     7
#define GEA_DCR__GEA_INTERRUPT_STATUS1__L1P5_INT_get(x)       _BGQ_GET(1,7,x)
#define GEA_DCR__GEA_INTERRUPT_STATUS1__L1P5_INT_set(v)       _BGQ_SET(1,7,v)
#define GEA_DCR__GEA_INTERRUPT_STATUS1__L1P5_INT_insert(x,v)  _BGQ_INSERT(1,7,x,v)

//   Field:       l1p6_int
//   Description: L1P6 interrupt bit 2 is asserted
#define GEA_DCR__GEA_INTERRUPT_STATUS1__L1P6_INT_width        1
#define GEA_DCR__GEA_INTERRUPT_STATUS1__L1P6_INT_position     8
#define GEA_DCR__GEA_INTERRUPT_STATUS1__L1P6_INT_get(x)       _BGQ_GET(1,8,x)
#define GEA_DCR__GEA_INTERRUPT_STATUS1__L1P6_INT_set(v)       _BGQ_SET(1,8,v)
#define GEA_DCR__GEA_INTERRUPT_STATUS1__L1P6_INT_insert(x,v)  _BGQ_INSERT(1,8,x,v)

//   Field:       l1p7_int
//   Description: L1P7 interrupt bit 2 is asserted
#define GEA_DCR__GEA_INTERRUPT_STATUS1__L1P7_INT_width        1
#define GEA_DCR__GEA_INTERRUPT_STATUS1__L1P7_INT_position     9
#define GEA_DCR__GEA_INTERRUPT_STATUS1__L1P7_INT_get(x)       _BGQ_GET(1,9,x)
#define GEA_DCR__GEA_INTERRUPT_STATUS1__L1P7_INT_set(v)       _BGQ_SET(1,9,v)
#define GEA_DCR__GEA_INTERRUPT_STATUS1__L1P7_INT_insert(x,v)  _BGQ_INSERT(1,9,x,v)

//   Field:       l1p8_int
//   Description: L1P8 interrupt bit 2 is asserted
#define GEA_DCR__GEA_INTERRUPT_STATUS1__L1P8_INT_width        1
#define GEA_DCR__GEA_INTERRUPT_STATUS1__L1P8_INT_position     10
#define GEA_DCR__GEA_INTERRUPT_STATUS1__L1P8_INT_get(x)       _BGQ_GET(1,10,x)
#define GEA_DCR__GEA_INTERRUPT_STATUS1__L1P8_INT_set(v)       _BGQ_SET(1,10,v)
#define GEA_DCR__GEA_INTERRUPT_STATUS1__L1P8_INT_insert(x,v)  _BGQ_INSERT(1,10,x,v)

//   Field:       l1p9_int
//   Description: L1P9 interrupt bit 2 is asserted
#define GEA_DCR__GEA_INTERRUPT_STATUS1__L1P9_INT_width        1
#define GEA_DCR__GEA_INTERRUPT_STATUS1__L1P9_INT_position     11
#define GEA_DCR__GEA_INTERRUPT_STATUS1__L1P9_INT_get(x)       _BGQ_GET(1,11,x)
#define GEA_DCR__GEA_INTERRUPT_STATUS1__L1P9_INT_set(v)       _BGQ_SET(1,11,v)
#define GEA_DCR__GEA_INTERRUPT_STATUS1__L1P9_INT_insert(x,v)  _BGQ_INSERT(1,11,x,v)

//   Field:       l1p10_int
//   Description: L1P10 interrupt bit 2 is asserted
#define GEA_DCR__GEA_INTERRUPT_STATUS1__L1P10_INT_width        1
#define GEA_DCR__GEA_INTERRUPT_STATUS1__L1P10_INT_position     12
#define GEA_DCR__GEA_INTERRUPT_STATUS1__L1P10_INT_get(x)       _BGQ_GET(1,12,x)
#define GEA_DCR__GEA_INTERRUPT_STATUS1__L1P10_INT_set(v)       _BGQ_SET(1,12,v)
#define GEA_DCR__GEA_INTERRUPT_STATUS1__L1P10_INT_insert(x,v)  _BGQ_INSERT(1,12,x,v)

//   Field:       l1p11_int
//   Description: L1P11 interrupt bit 2 is asserted
#define GEA_DCR__GEA_INTERRUPT_STATUS1__L1P11_INT_width        1
#define GEA_DCR__GEA_INTERRUPT_STATUS1__L1P11_INT_position     13
#define GEA_DCR__GEA_INTERRUPT_STATUS1__L1P11_INT_get(x)       _BGQ_GET(1,13,x)
#define GEA_DCR__GEA_INTERRUPT_STATUS1__L1P11_INT_set(v)       _BGQ_SET(1,13,v)
#define GEA_DCR__GEA_INTERRUPT_STATUS1__L1P11_INT_insert(x,v)  _BGQ_INSERT(1,13,x,v)

//   Field:       l1p12_int
//   Description: L1P12 interrupt bit 2 is asserted
#define GEA_DCR__GEA_INTERRUPT_STATUS1__L1P12_INT_width        1
#define GEA_DCR__GEA_INTERRUPT_STATUS1__L1P12_INT_position     14
#define GEA_DCR__GEA_INTERRUPT_STATUS1__L1P12_INT_get(x)       _BGQ_GET(1,14,x)
#define GEA_DCR__GEA_INTERRUPT_STATUS1__L1P12_INT_set(v)       _BGQ_SET(1,14,v)
#define GEA_DCR__GEA_INTERRUPT_STATUS1__L1P12_INT_insert(x,v)  _BGQ_INSERT(1,14,x,v)

//   Field:       l1p13_int
//   Description: L1P13 interrupt bit 2 is asserted
#define GEA_DCR__GEA_INTERRUPT_STATUS1__L1P13_INT_width        1
#define GEA_DCR__GEA_INTERRUPT_STATUS1__L1P13_INT_position     15
#define GEA_DCR__GEA_INTERRUPT_STATUS1__L1P13_INT_get(x)       _BGQ_GET(1,15,x)
#define GEA_DCR__GEA_INTERRUPT_STATUS1__L1P13_INT_set(v)       _BGQ_SET(1,15,v)
#define GEA_DCR__GEA_INTERRUPT_STATUS1__L1P13_INT_insert(x,v)  _BGQ_INSERT(1,15,x,v)

//   Field:       l1p14_int
//   Description: L1P14 interrupt bit 2 is asserted
#define GEA_DCR__GEA_INTERRUPT_STATUS1__L1P14_INT_width        1
#define GEA_DCR__GEA_INTERRUPT_STATUS1__L1P14_INT_position     16
#define GEA_DCR__GEA_INTERRUPT_STATUS1__L1P14_INT_get(x)       _BGQ_GET(1,16,x)
#define GEA_DCR__GEA_INTERRUPT_STATUS1__L1P14_INT_set(v)       _BGQ_SET(1,16,v)
#define GEA_DCR__GEA_INTERRUPT_STATUS1__L1P14_INT_insert(x,v)  _BGQ_INSERT(1,16,x,v)

//   Field:       l1p15_int
//   Description: L1P15 interrupt bit 2 is asserted
#define GEA_DCR__GEA_INTERRUPT_STATUS1__L1P15_INT_width        1
#define GEA_DCR__GEA_INTERRUPT_STATUS1__L1P15_INT_position     17
#define GEA_DCR__GEA_INTERRUPT_STATUS1__L1P15_INT_get(x)       _BGQ_GET(1,17,x)
#define GEA_DCR__GEA_INTERRUPT_STATUS1__L1P15_INT_set(v)       _BGQ_SET(1,17,v)
#define GEA_DCR__GEA_INTERRUPT_STATUS1__L1P15_INT_insert(x,v)  _BGQ_INSERT(1,17,x,v)

//   Field:       l1p16_int
//   Description: L1P16 interrupt bit 2 is asserted
#define GEA_DCR__GEA_INTERRUPT_STATUS1__L1P16_INT_width        1
#define GEA_DCR__GEA_INTERRUPT_STATUS1__L1P16_INT_position     18
#define GEA_DCR__GEA_INTERRUPT_STATUS1__L1P16_INT_get(x)       _BGQ_GET(1,18,x)
#define GEA_DCR__GEA_INTERRUPT_STATUS1__L1P16_INT_set(v)       _BGQ_SET(1,18,v)
#define GEA_DCR__GEA_INTERRUPT_STATUS1__L1P16_INT_insert(x,v)  _BGQ_INSERT(1,18,x,v)

//   Field:       pcie_int
//   Description: PCIE interrupt bit 1 is asserted
#define GEA_DCR__GEA_INTERRUPT_STATUS1__PCIE_INT_width        1
#define GEA_DCR__GEA_INTERRUPT_STATUS1__PCIE_INT_position     19
#define GEA_DCR__GEA_INTERRUPT_STATUS1__PCIE_INT_get(x)       _BGQ_GET(1,19,x)
#define GEA_DCR__GEA_INTERRUPT_STATUS1__PCIE_INT_set(v)       _BGQ_SET(1,19,v)
#define GEA_DCR__GEA_INTERRUPT_STATUS1__PCIE_INT_insert(x,v)  _BGQ_INSERT(1,19,x,v)

//   Field:       sd0_int
//   Description: Serdes0 interrupt bit 1 is asserted
#define GEA_DCR__GEA_INTERRUPT_STATUS1__SD0_INT_width        1
#define GEA_DCR__GEA_INTERRUPT_STATUS1__SD0_INT_position     20
#define GEA_DCR__GEA_INTERRUPT_STATUS1__SD0_INT_get(x)       _BGQ_GET(1,20,x)
#define GEA_DCR__GEA_INTERRUPT_STATUS1__SD0_INT_set(v)       _BGQ_SET(1,20,v)
#define GEA_DCR__GEA_INTERRUPT_STATUS1__SD0_INT_insert(x,v)  _BGQ_INSERT(1,20,x,v)

//   Field:       sd1_int
//   Description: Serdes1 interrupt bit 1 is asserted
#define GEA_DCR__GEA_INTERRUPT_STATUS1__SD1_INT_width        1
#define GEA_DCR__GEA_INTERRUPT_STATUS1__SD1_INT_position     21
#define GEA_DCR__GEA_INTERRUPT_STATUS1__SD1_INT_get(x)       _BGQ_GET(1,21,x)
#define GEA_DCR__GEA_INTERRUPT_STATUS1__SD1_INT_set(v)       _BGQ_SET(1,21,v)
#define GEA_DCR__GEA_INTERRUPT_STATUS1__SD1_INT_insert(x,v)  _BGQ_INSERT(1,21,x,v)

//   Field:       cs_int
//   Description: Clockstop interrupt bit 1 is asserted
#define GEA_DCR__GEA_INTERRUPT_STATUS1__CS_INT_width        1
#define GEA_DCR__GEA_INTERRUPT_STATUS1__CS_INT_position     26
#define GEA_DCR__GEA_INTERRUPT_STATUS1__CS_INT_get(x)       _BGQ_GET(1,26,x)
#define GEA_DCR__GEA_INTERRUPT_STATUS1__CS_INT_set(v)       _BGQ_SET(1,26,v)
#define GEA_DCR__GEA_INTERRUPT_STATUS1__CS_INT_insert(x,v)  _BGQ_INSERT(1,26,x,v)

//   Field:       en_int
//   Description: Envmon interrupt bit 1 is asserted
#define GEA_DCR__GEA_INTERRUPT_STATUS1__EN_INT_width        1
#define GEA_DCR__GEA_INTERRUPT_STATUS1__EN_INT_position     27
#define GEA_DCR__GEA_INTERRUPT_STATUS1__EN_INT_get(x)       _BGQ_GET(1,27,x)
#define GEA_DCR__GEA_INTERRUPT_STATUS1__EN_INT_set(v)       _BGQ_SET(1,27,v)
#define GEA_DCR__GEA_INTERRUPT_STATUS1__EN_INT_insert(x,v)  _BGQ_INSERT(1,27,x,v)

//   Field:       dcr_arb_int
//   Description: DCR Arbiter interrupt bit 1 is asserted
#define GEA_DCR__GEA_INTERRUPT_STATUS1__DCR_ARB_INT_width        1
#define GEA_DCR__GEA_INTERRUPT_STATUS1__DCR_ARB_INT_position     31
#define GEA_DCR__GEA_INTERRUPT_STATUS1__DCR_ARB_INT_get(x)       _BGQ_GET(1,31,x)
#define GEA_DCR__GEA_INTERRUPT_STATUS1__DCR_ARB_INT_set(v)       _BGQ_SET(1,31,v)
#define GEA_DCR__GEA_INTERRUPT_STATUS1__DCR_ARB_INT_insert(x,v)  _BGQ_INSERT(1,31,x,v)

//   Field:       testint_int
//   Description: Testint interrupt bit 1 is asserted
#define GEA_DCR__GEA_INTERRUPT_STATUS1__TESTINT_INT_width        1
#define GEA_DCR__GEA_INTERRUPT_STATUS1__TESTINT_INT_position     32
#define GEA_DCR__GEA_INTERRUPT_STATUS1__TESTINT_INT_get(x)       _BGQ_GET(1,32,x)
#define GEA_DCR__GEA_INTERRUPT_STATUS1__TESTINT_INT_set(v)       _BGQ_SET(1,32,v)
#define GEA_DCR__GEA_INTERRUPT_STATUS1__TESTINT_INT_insert(x,v)  _BGQ_INSERT(1,32,x,v)

//   Field:       mu_int
//   Description: Message Unit interrupt bit 6 is asserted
#define GEA_DCR__GEA_INTERRUPT_STATUS1__MU_INT_width        1
#define GEA_DCR__GEA_INTERRUPT_STATUS1__MU_INT_position     33
#define GEA_DCR__GEA_INTERRUPT_STATUS1__MU_INT_get(x)       _BGQ_GET(1,33,x)
#define GEA_DCR__GEA_INTERRUPT_STATUS1__MU_INT_set(v)       _BGQ_SET(1,33,v)
#define GEA_DCR__GEA_INTERRUPT_STATUS1__MU_INT_insert(x,v)  _BGQ_INSERT(1,33,x,v)

//   Field:       ddr0_int
//   Description: DDR Controller0 interrupt bit 1 is asserted
#define GEA_DCR__GEA_INTERRUPT_STATUS1__DDR0_INT_width        1
#define GEA_DCR__GEA_INTERRUPT_STATUS1__DDR0_INT_position     39
#define GEA_DCR__GEA_INTERRUPT_STATUS1__DDR0_INT_get(x)       _BGQ_GET(1,39,x)
#define GEA_DCR__GEA_INTERRUPT_STATUS1__DDR0_INT_set(v)       _BGQ_SET(1,39,v)
#define GEA_DCR__GEA_INTERRUPT_STATUS1__DDR0_INT_insert(x,v)  _BGQ_INSERT(1,39,x,v)

//   Field:       ddr1_int
//   Description: DDR Controller1 interrupt bit 1 is asserted
#define GEA_DCR__GEA_INTERRUPT_STATUS1__DDR1_INT_width        1
#define GEA_DCR__GEA_INTERRUPT_STATUS1__DDR1_INT_position     40
#define GEA_DCR__GEA_INTERRUPT_STATUS1__DDR1_INT_get(x)       _BGQ_GET(1,40,x)
#define GEA_DCR__GEA_INTERRUPT_STATUS1__DDR1_INT_set(v)       _BGQ_SET(1,40,v)
#define GEA_DCR__GEA_INTERRUPT_STATUS1__DDR1_INT_insert(x,v)  _BGQ_INSERT(1,40,x,v)

//   Field:       sw_int
//   Description: Switch interrupt bit 1 is asserted
#define GEA_DCR__GEA_INTERRUPT_STATUS1__SW_INT_width        1
#define GEA_DCR__GEA_INTERRUPT_STATUS1__SW_INT_position     41
#define GEA_DCR__GEA_INTERRUPT_STATUS1__SW_INT_get(x)       _BGQ_GET(1,41,x)
#define GEA_DCR__GEA_INTERRUPT_STATUS1__SW_INT_set(v)       _BGQ_SET(1,41,v)
#define GEA_DCR__GEA_INTERRUPT_STATUS1__SW_INT_insert(x,v)  _BGQ_INSERT(1,41,x,v)

//   Field:       edram_int
//   Description: EDRAM interrupt bit 1 is asserted
#define GEA_DCR__GEA_INTERRUPT_STATUS1__EDRAM_INT_width        1
#define GEA_DCR__GEA_INTERRUPT_STATUS1__EDRAM_INT_position     42
#define GEA_DCR__GEA_INTERRUPT_STATUS1__EDRAM_INT_get(x)       _BGQ_GET(1,42,x)
#define GEA_DCR__GEA_INTERRUPT_STATUS1__EDRAM_INT_set(v)       _BGQ_SET(1,42,v)
#define GEA_DCR__GEA_INTERRUPT_STATUS1__EDRAM_INT_insert(x,v)  _BGQ_INSERT(1,42,x,v)

//   Field:       l2s_int
//   Description: L2 slice 0-15 interrupt bit is asserted
#define GEA_DCR__GEA_INTERRUPT_STATUS1__L2S_INT_width        16
#define GEA_DCR__GEA_INTERRUPT_STATUS1__L2S_INT_position     58
#define GEA_DCR__GEA_INTERRUPT_STATUS1__L2S_INT_get(x)       _BGQ_GET(16,58,x)
#define GEA_DCR__GEA_INTERRUPT_STATUS1__L2S_INT_set(v)       _BGQ_SET(16,58,v)
#define GEA_DCR__GEA_INTERRUPT_STATUS1__L2S_INT_insert(x,v)  _BGQ_INSERT(16,58,x,v)

//   Field:       l2c_int
//   Description: L2 Central interrupt bit 0 is asserted
#define GEA_DCR__GEA_INTERRUPT_STATUS1__L2C_INT_width        1
#define GEA_DCR__GEA_INTERRUPT_STATUS1__L2C_INT_position     60
#define GEA_DCR__GEA_INTERRUPT_STATUS1__L2C_INT_get(x)       _BGQ_GET(1,60,x)
#define GEA_DCR__GEA_INTERRUPT_STATUS1__L2C_INT_set(v)       _BGQ_SET(1,60,v)
#define GEA_DCR__GEA_INTERRUPT_STATUS1__L2C_INT_insert(x,v)  _BGQ_INSERT(1,60,x,v)

//   Field:       gea_int
//   Description: GEA interrupt bit 1 is asserted
#define GEA_DCR__GEA_INTERRUPT_STATUS1__GEA_INT_width        1
#define GEA_DCR__GEA_INTERRUPT_STATUS1__GEA_INT_position     61
#define GEA_DCR__GEA_INTERRUPT_STATUS1__GEA_INT_get(x)       _BGQ_GET(1,61,x)
#define GEA_DCR__GEA_INTERRUPT_STATUS1__GEA_INT_set(v)       _BGQ_SET(1,61,v)
#define GEA_DCR__GEA_INTERRUPT_STATUS1__GEA_INT_insert(x,v)  _BGQ_INSERT(1,61,x,v)

//   Field:       nd_int
//   Description: Network interrupt bit 0 is asserted
#define GEA_DCR__GEA_INTERRUPT_STATUS1__ND_INT_width        1
#define GEA_DCR__GEA_INTERRUPT_STATUS1__ND_INT_position     62
#define GEA_DCR__GEA_INTERRUPT_STATUS1__ND_INT_get(x)       _BGQ_GET(1,62,x)
#define GEA_DCR__GEA_INTERRUPT_STATUS1__ND_INT_set(v)       _BGQ_SET(1,62,v)
#define GEA_DCR__GEA_INTERRUPT_STATUS1__ND_INT_insert(x,v)  _BGQ_INSERT(1,62,x,v)

  
// Register:
//   Name:        gea_interrupt_status2
//   Type:        Read Only
//   Permission:  All
//   Reset:       0000000000000000
//   Description: GEA Interrupt Status2 register
#define GEA_DCR__GEA_INTERRUPT_STATUS2_offset  (0x000C) // Offset of register in instance 
#define GEA_DCR__GEA_INTERRUPT_STATUS2_reset  UNSIGNED64(0x0000000000000000)

//   Field:       upc_int
//   Description: UPC interrupt bit 2 is asserted
#define GEA_DCR__GEA_INTERRUPT_STATUS2__UPC_INT_width        1
#define GEA_DCR__GEA_INTERRUPT_STATUS2__UPC_INT_position     0
#define GEA_DCR__GEA_INTERRUPT_STATUS2__UPC_INT_get(x)       _BGQ_GET(1,0,x)
#define GEA_DCR__GEA_INTERRUPT_STATUS2__UPC_INT_set(v)       _BGQ_SET(1,0,v)
#define GEA_DCR__GEA_INTERRUPT_STATUS2__UPC_INT_insert(x,v)  _BGQ_INSERT(1,0,x,v)

//   Field:       db_int
//   Description: Devbus interrupt bit 2 is asserted
#define GEA_DCR__GEA_INTERRUPT_STATUS2__DB_INT_width        1
#define GEA_DCR__GEA_INTERRUPT_STATUS2__DB_INT_position     1
#define GEA_DCR__GEA_INTERRUPT_STATUS2__DB_INT_get(x)       _BGQ_GET(1,1,x)
#define GEA_DCR__GEA_INTERRUPT_STATUS2__DB_INT_set(v)       _BGQ_SET(1,1,v)
#define GEA_DCR__GEA_INTERRUPT_STATUS2__DB_INT_insert(x,v)  _BGQ_INSERT(1,1,x,v)

//   Field:       l1p0_int
//   Description: L1P0 interrupt bit 3 is asserted
#define GEA_DCR__GEA_INTERRUPT_STATUS2__L1P0_INT_width        1
#define GEA_DCR__GEA_INTERRUPT_STATUS2__L1P0_INT_position     2
#define GEA_DCR__GEA_INTERRUPT_STATUS2__L1P0_INT_get(x)       _BGQ_GET(1,2,x)
#define GEA_DCR__GEA_INTERRUPT_STATUS2__L1P0_INT_set(v)       _BGQ_SET(1,2,v)
#define GEA_DCR__GEA_INTERRUPT_STATUS2__L1P0_INT_insert(x,v)  _BGQ_INSERT(1,2,x,v)

//   Field:       l1p1_int
//   Description: L1P1 interrupt bit 3 is asserted
#define GEA_DCR__GEA_INTERRUPT_STATUS2__L1P1_INT_width        1
#define GEA_DCR__GEA_INTERRUPT_STATUS2__L1P1_INT_position     3
#define GEA_DCR__GEA_INTERRUPT_STATUS2__L1P1_INT_get(x)       _BGQ_GET(1,3,x)
#define GEA_DCR__GEA_INTERRUPT_STATUS2__L1P1_INT_set(v)       _BGQ_SET(1,3,v)
#define GEA_DCR__GEA_INTERRUPT_STATUS2__L1P1_INT_insert(x,v)  _BGQ_INSERT(1,3,x,v)

//   Field:       l1p2_int
//   Description: L1P2 interrupt bit 3 is asserted
#define GEA_DCR__GEA_INTERRUPT_STATUS2__L1P2_INT_width        1
#define GEA_DCR__GEA_INTERRUPT_STATUS2__L1P2_INT_position     4
#define GEA_DCR__GEA_INTERRUPT_STATUS2__L1P2_INT_get(x)       _BGQ_GET(1,4,x)
#define GEA_DCR__GEA_INTERRUPT_STATUS2__L1P2_INT_set(v)       _BGQ_SET(1,4,v)
#define GEA_DCR__GEA_INTERRUPT_STATUS2__L1P2_INT_insert(x,v)  _BGQ_INSERT(1,4,x,v)

//   Field:       l1p3_int
//   Description: L1P3 interrupt bit 3 is asserted
#define GEA_DCR__GEA_INTERRUPT_STATUS2__L1P3_INT_width        1
#define GEA_DCR__GEA_INTERRUPT_STATUS2__L1P3_INT_position     5
#define GEA_DCR__GEA_INTERRUPT_STATUS2__L1P3_INT_get(x)       _BGQ_GET(1,5,x)
#define GEA_DCR__GEA_INTERRUPT_STATUS2__L1P3_INT_set(v)       _BGQ_SET(1,5,v)
#define GEA_DCR__GEA_INTERRUPT_STATUS2__L1P3_INT_insert(x,v)  _BGQ_INSERT(1,5,x,v)

//   Field:       l1p4_int
//   Description: L1P4 interrupt bit 3 is asserted
#define GEA_DCR__GEA_INTERRUPT_STATUS2__L1P4_INT_width        1
#define GEA_DCR__GEA_INTERRUPT_STATUS2__L1P4_INT_position     6
#define GEA_DCR__GEA_INTERRUPT_STATUS2__L1P4_INT_get(x)       _BGQ_GET(1,6,x)
#define GEA_DCR__GEA_INTERRUPT_STATUS2__L1P4_INT_set(v)       _BGQ_SET(1,6,v)
#define GEA_DCR__GEA_INTERRUPT_STATUS2__L1P4_INT_insert(x,v)  _BGQ_INSERT(1,6,x,v)

//   Field:       l1p5_int
//   Description: L1P5 interrupt bit 3 is asserted
#define GEA_DCR__GEA_INTERRUPT_STATUS2__L1P5_INT_width        1
#define GEA_DCR__GEA_INTERRUPT_STATUS2__L1P5_INT_position     7
#define GEA_DCR__GEA_INTERRUPT_STATUS2__L1P5_INT_get(x)       _BGQ_GET(1,7,x)
#define GEA_DCR__GEA_INTERRUPT_STATUS2__L1P5_INT_set(v)       _BGQ_SET(1,7,v)
#define GEA_DCR__GEA_INTERRUPT_STATUS2__L1P5_INT_insert(x,v)  _BGQ_INSERT(1,7,x,v)

//   Field:       l1p6_int
//   Description: L1P6 interrupt bit 3 is asserted
#define GEA_DCR__GEA_INTERRUPT_STATUS2__L1P6_INT_width        1
#define GEA_DCR__GEA_INTERRUPT_STATUS2__L1P6_INT_position     8
#define GEA_DCR__GEA_INTERRUPT_STATUS2__L1P6_INT_get(x)       _BGQ_GET(1,8,x)
#define GEA_DCR__GEA_INTERRUPT_STATUS2__L1P6_INT_set(v)       _BGQ_SET(1,8,v)
#define GEA_DCR__GEA_INTERRUPT_STATUS2__L1P6_INT_insert(x,v)  _BGQ_INSERT(1,8,x,v)

//   Field:       l1p7_int
//   Description: L1P7 interrupt bit 3 is asserted
#define GEA_DCR__GEA_INTERRUPT_STATUS2__L1P7_INT_width        1
#define GEA_DCR__GEA_INTERRUPT_STATUS2__L1P7_INT_position     9
#define GEA_DCR__GEA_INTERRUPT_STATUS2__L1P7_INT_get(x)       _BGQ_GET(1,9,x)
#define GEA_DCR__GEA_INTERRUPT_STATUS2__L1P7_INT_set(v)       _BGQ_SET(1,9,v)
#define GEA_DCR__GEA_INTERRUPT_STATUS2__L1P7_INT_insert(x,v)  _BGQ_INSERT(1,9,x,v)

//   Field:       l1p8_int
//   Description: L1P8 interrupt bit 3 is asserted
#define GEA_DCR__GEA_INTERRUPT_STATUS2__L1P8_INT_width        1
#define GEA_DCR__GEA_INTERRUPT_STATUS2__L1P8_INT_position     10
#define GEA_DCR__GEA_INTERRUPT_STATUS2__L1P8_INT_get(x)       _BGQ_GET(1,10,x)
#define GEA_DCR__GEA_INTERRUPT_STATUS2__L1P8_INT_set(v)       _BGQ_SET(1,10,v)
#define GEA_DCR__GEA_INTERRUPT_STATUS2__L1P8_INT_insert(x,v)  _BGQ_INSERT(1,10,x,v)

//   Field:       l1p9_int
//   Description: L1P9 interrupt bit 3 is asserted
#define GEA_DCR__GEA_INTERRUPT_STATUS2__L1P9_INT_width        1
#define GEA_DCR__GEA_INTERRUPT_STATUS2__L1P9_INT_position     11
#define GEA_DCR__GEA_INTERRUPT_STATUS2__L1P9_INT_get(x)       _BGQ_GET(1,11,x)
#define GEA_DCR__GEA_INTERRUPT_STATUS2__L1P9_INT_set(v)       _BGQ_SET(1,11,v)
#define GEA_DCR__GEA_INTERRUPT_STATUS2__L1P9_INT_insert(x,v)  _BGQ_INSERT(1,11,x,v)

//   Field:       l1p10_int
//   Description: L1P10 interrupt bit 3 is asserted
#define GEA_DCR__GEA_INTERRUPT_STATUS2__L1P10_INT_width        1
#define GEA_DCR__GEA_INTERRUPT_STATUS2__L1P10_INT_position     12
#define GEA_DCR__GEA_INTERRUPT_STATUS2__L1P10_INT_get(x)       _BGQ_GET(1,12,x)
#define GEA_DCR__GEA_INTERRUPT_STATUS2__L1P10_INT_set(v)       _BGQ_SET(1,12,v)
#define GEA_DCR__GEA_INTERRUPT_STATUS2__L1P10_INT_insert(x,v)  _BGQ_INSERT(1,12,x,v)

//   Field:       l1p11_int
//   Description: L1P11 interrupt bit 3 is asserted
#define GEA_DCR__GEA_INTERRUPT_STATUS2__L1P11_INT_width        1
#define GEA_DCR__GEA_INTERRUPT_STATUS2__L1P11_INT_position     13
#define GEA_DCR__GEA_INTERRUPT_STATUS2__L1P11_INT_get(x)       _BGQ_GET(1,13,x)
#define GEA_DCR__GEA_INTERRUPT_STATUS2__L1P11_INT_set(v)       _BGQ_SET(1,13,v)
#define GEA_DCR__GEA_INTERRUPT_STATUS2__L1P11_INT_insert(x,v)  _BGQ_INSERT(1,13,x,v)

//   Field:       l1p12_int
//   Description: L1P12 interrupt bit 3 is asserted
#define GEA_DCR__GEA_INTERRUPT_STATUS2__L1P12_INT_width        1
#define GEA_DCR__GEA_INTERRUPT_STATUS2__L1P12_INT_position     14
#define GEA_DCR__GEA_INTERRUPT_STATUS2__L1P12_INT_get(x)       _BGQ_GET(1,14,x)
#define GEA_DCR__GEA_INTERRUPT_STATUS2__L1P12_INT_set(v)       _BGQ_SET(1,14,v)
#define GEA_DCR__GEA_INTERRUPT_STATUS2__L1P12_INT_insert(x,v)  _BGQ_INSERT(1,14,x,v)

//   Field:       l1p13_int
//   Description: L1P13 interrupt bit 3 is asserted
#define GEA_DCR__GEA_INTERRUPT_STATUS2__L1P13_INT_width        1
#define GEA_DCR__GEA_INTERRUPT_STATUS2__L1P13_INT_position     15
#define GEA_DCR__GEA_INTERRUPT_STATUS2__L1P13_INT_get(x)       _BGQ_GET(1,15,x)
#define GEA_DCR__GEA_INTERRUPT_STATUS2__L1P13_INT_set(v)       _BGQ_SET(1,15,v)
#define GEA_DCR__GEA_INTERRUPT_STATUS2__L1P13_INT_insert(x,v)  _BGQ_INSERT(1,15,x,v)

//   Field:       l1p14_int
//   Description: L1P14 interrupt bit 3 is asserted
#define GEA_DCR__GEA_INTERRUPT_STATUS2__L1P14_INT_width        1
#define GEA_DCR__GEA_INTERRUPT_STATUS2__L1P14_INT_position     16
#define GEA_DCR__GEA_INTERRUPT_STATUS2__L1P14_INT_get(x)       _BGQ_GET(1,16,x)
#define GEA_DCR__GEA_INTERRUPT_STATUS2__L1P14_INT_set(v)       _BGQ_SET(1,16,v)
#define GEA_DCR__GEA_INTERRUPT_STATUS2__L1P14_INT_insert(x,v)  _BGQ_INSERT(1,16,x,v)

//   Field:       l1p15_int
//   Description: L1P15 interrupt bit 3 is asserted
#define GEA_DCR__GEA_INTERRUPT_STATUS2__L1P15_INT_width        1
#define GEA_DCR__GEA_INTERRUPT_STATUS2__L1P15_INT_position     17
#define GEA_DCR__GEA_INTERRUPT_STATUS2__L1P15_INT_get(x)       _BGQ_GET(1,17,x)
#define GEA_DCR__GEA_INTERRUPT_STATUS2__L1P15_INT_set(v)       _BGQ_SET(1,17,v)
#define GEA_DCR__GEA_INTERRUPT_STATUS2__L1P15_INT_insert(x,v)  _BGQ_INSERT(1,17,x,v)

//   Field:       l1p16_int
//   Description: L1P16 interrupt bit 3 is asserted
#define GEA_DCR__GEA_INTERRUPT_STATUS2__L1P16_INT_width        1
#define GEA_DCR__GEA_INTERRUPT_STATUS2__L1P16_INT_position     18
#define GEA_DCR__GEA_INTERRUPT_STATUS2__L1P16_INT_get(x)       _BGQ_GET(1,18,x)
#define GEA_DCR__GEA_INTERRUPT_STATUS2__L1P16_INT_set(v)       _BGQ_SET(1,18,v)
#define GEA_DCR__GEA_INTERRUPT_STATUS2__L1P16_INT_insert(x,v)  _BGQ_INSERT(1,18,x,v)

//   Field:       pcie_int
//   Description: PCIE interrupt bit 2 is asserted
#define GEA_DCR__GEA_INTERRUPT_STATUS2__PCIE_INT_width        1
#define GEA_DCR__GEA_INTERRUPT_STATUS2__PCIE_INT_position     19
#define GEA_DCR__GEA_INTERRUPT_STATUS2__PCIE_INT_get(x)       _BGQ_GET(1,19,x)
#define GEA_DCR__GEA_INTERRUPT_STATUS2__PCIE_INT_set(v)       _BGQ_SET(1,19,v)
#define GEA_DCR__GEA_INTERRUPT_STATUS2__PCIE_INT_insert(x,v)  _BGQ_INSERT(1,19,x,v)

//   Field:       sd0_int
//   Description: Serdes0 interrupt bit 2 is asserted
#define GEA_DCR__GEA_INTERRUPT_STATUS2__SD0_INT_width        1
#define GEA_DCR__GEA_INTERRUPT_STATUS2__SD0_INT_position     20
#define GEA_DCR__GEA_INTERRUPT_STATUS2__SD0_INT_get(x)       _BGQ_GET(1,20,x)
#define GEA_DCR__GEA_INTERRUPT_STATUS2__SD0_INT_set(v)       _BGQ_SET(1,20,v)
#define GEA_DCR__GEA_INTERRUPT_STATUS2__SD0_INT_insert(x,v)  _BGQ_INSERT(1,20,x,v)

//   Field:       sd1_int
//   Description: Serdes1 interrupt bit 2 is asserted
#define GEA_DCR__GEA_INTERRUPT_STATUS2__SD1_INT_width        1
#define GEA_DCR__GEA_INTERRUPT_STATUS2__SD1_INT_position     21
#define GEA_DCR__GEA_INTERRUPT_STATUS2__SD1_INT_get(x)       _BGQ_GET(1,21,x)
#define GEA_DCR__GEA_INTERRUPT_STATUS2__SD1_INT_set(v)       _BGQ_SET(1,21,v)
#define GEA_DCR__GEA_INTERRUPT_STATUS2__SD1_INT_insert(x,v)  _BGQ_INSERT(1,21,x,v)

//   Field:       cs_int
//   Description: Clockstop interrupt bit 2 is asserted
#define GEA_DCR__GEA_INTERRUPT_STATUS2__CS_INT_width        1
#define GEA_DCR__GEA_INTERRUPT_STATUS2__CS_INT_position     26
#define GEA_DCR__GEA_INTERRUPT_STATUS2__CS_INT_get(x)       _BGQ_GET(1,26,x)
#define GEA_DCR__GEA_INTERRUPT_STATUS2__CS_INT_set(v)       _BGQ_SET(1,26,v)
#define GEA_DCR__GEA_INTERRUPT_STATUS2__CS_INT_insert(x,v)  _BGQ_INSERT(1,26,x,v)

//   Field:       en_int
//   Description: Envmon interrupt bit 2 is asserted
#define GEA_DCR__GEA_INTERRUPT_STATUS2__EN_INT_width        1
#define GEA_DCR__GEA_INTERRUPT_STATUS2__EN_INT_position     27
#define GEA_DCR__GEA_INTERRUPT_STATUS2__EN_INT_get(x)       _BGQ_GET(1,27,x)
#define GEA_DCR__GEA_INTERRUPT_STATUS2__EN_INT_set(v)       _BGQ_SET(1,27,v)
#define GEA_DCR__GEA_INTERRUPT_STATUS2__EN_INT_insert(x,v)  _BGQ_INSERT(1,27,x,v)

//   Field:       dcr_arb_int
//   Description: DCR Arbiter interrupt bit 2 is asserted
#define GEA_DCR__GEA_INTERRUPT_STATUS2__DCR_ARB_INT_width        1
#define GEA_DCR__GEA_INTERRUPT_STATUS2__DCR_ARB_INT_position     31
#define GEA_DCR__GEA_INTERRUPT_STATUS2__DCR_ARB_INT_get(x)       _BGQ_GET(1,31,x)
#define GEA_DCR__GEA_INTERRUPT_STATUS2__DCR_ARB_INT_set(v)       _BGQ_SET(1,31,v)
#define GEA_DCR__GEA_INTERRUPT_STATUS2__DCR_ARB_INT_insert(x,v)  _BGQ_INSERT(1,31,x,v)

//   Field:       testint_int
//   Description: Testint interrupt bit 2 is asserted
#define GEA_DCR__GEA_INTERRUPT_STATUS2__TESTINT_INT_width        1
#define GEA_DCR__GEA_INTERRUPT_STATUS2__TESTINT_INT_position     32
#define GEA_DCR__GEA_INTERRUPT_STATUS2__TESTINT_INT_get(x)       _BGQ_GET(1,32,x)
#define GEA_DCR__GEA_INTERRUPT_STATUS2__TESTINT_INT_set(v)       _BGQ_SET(1,32,v)
#define GEA_DCR__GEA_INTERRUPT_STATUS2__TESTINT_INT_insert(x,v)  _BGQ_INSERT(1,32,x,v)

//   Field:       mu_int
//   Description: Message Unit interrupt bit 7 is asserted
#define GEA_DCR__GEA_INTERRUPT_STATUS2__MU_INT_width        1
#define GEA_DCR__GEA_INTERRUPT_STATUS2__MU_INT_position     33
#define GEA_DCR__GEA_INTERRUPT_STATUS2__MU_INT_get(x)       _BGQ_GET(1,33,x)
#define GEA_DCR__GEA_INTERRUPT_STATUS2__MU_INT_set(v)       _BGQ_SET(1,33,v)
#define GEA_DCR__GEA_INTERRUPT_STATUS2__MU_INT_insert(x,v)  _BGQ_INSERT(1,33,x,v)

//   Field:       ddr0_int
//   Description: DDR Controller0 interrupt bit 2 is asserted
#define GEA_DCR__GEA_INTERRUPT_STATUS2__DDR0_INT_width        1
#define GEA_DCR__GEA_INTERRUPT_STATUS2__DDR0_INT_position     39
#define GEA_DCR__GEA_INTERRUPT_STATUS2__DDR0_INT_get(x)       _BGQ_GET(1,39,x)
#define GEA_DCR__GEA_INTERRUPT_STATUS2__DDR0_INT_set(v)       _BGQ_SET(1,39,v)
#define GEA_DCR__GEA_INTERRUPT_STATUS2__DDR0_INT_insert(x,v)  _BGQ_INSERT(1,39,x,v)

//   Field:       ddr1_int
//   Description: DDR Controller1 interrupt bit 2 is asserted
#define GEA_DCR__GEA_INTERRUPT_STATUS2__DDR1_INT_width        1
#define GEA_DCR__GEA_INTERRUPT_STATUS2__DDR1_INT_position     40
#define GEA_DCR__GEA_INTERRUPT_STATUS2__DDR1_INT_get(x)       _BGQ_GET(1,40,x)
#define GEA_DCR__GEA_INTERRUPT_STATUS2__DDR1_INT_set(v)       _BGQ_SET(1,40,v)
#define GEA_DCR__GEA_INTERRUPT_STATUS2__DDR1_INT_insert(x,v)  _BGQ_INSERT(1,40,x,v)

//   Field:       sw_int
//   Description: Switch interrupt bit 2 is asserted
#define GEA_DCR__GEA_INTERRUPT_STATUS2__SW_INT_width        1
#define GEA_DCR__GEA_INTERRUPT_STATUS2__SW_INT_position     41
#define GEA_DCR__GEA_INTERRUPT_STATUS2__SW_INT_get(x)       _BGQ_GET(1,41,x)
#define GEA_DCR__GEA_INTERRUPT_STATUS2__SW_INT_set(v)       _BGQ_SET(1,41,v)
#define GEA_DCR__GEA_INTERRUPT_STATUS2__SW_INT_insert(x,v)  _BGQ_INSERT(1,41,x,v)

//   Field:       edram_int
//   Description: EDRAM interrupt bit 2 is asserted
#define GEA_DCR__GEA_INTERRUPT_STATUS2__EDRAM_INT_width        1
#define GEA_DCR__GEA_INTERRUPT_STATUS2__EDRAM_INT_position     42
#define GEA_DCR__GEA_INTERRUPT_STATUS2__EDRAM_INT_get(x)       _BGQ_GET(1,42,x)
#define GEA_DCR__GEA_INTERRUPT_STATUS2__EDRAM_INT_set(v)       _BGQ_SET(1,42,v)
#define GEA_DCR__GEA_INTERRUPT_STATUS2__EDRAM_INT_insert(x,v)  _BGQ_INSERT(1,42,x,v)

//   Field:       l2cntr0_int
//   Description: L2 counter 0 interrupt is asserted
#define GEA_DCR__GEA_INTERRUPT_STATUS2__L2CNTR0_INT_width        1
#define GEA_DCR__GEA_INTERRUPT_STATUS2__L2CNTR0_INT_position     43
#define GEA_DCR__GEA_INTERRUPT_STATUS2__L2CNTR0_INT_get(x)       _BGQ_GET(1,43,x)
#define GEA_DCR__GEA_INTERRUPT_STATUS2__L2CNTR0_INT_set(v)       _BGQ_SET(1,43,v)
#define GEA_DCR__GEA_INTERRUPT_STATUS2__L2CNTR0_INT_insert(x,v)  _BGQ_INSERT(1,43,x,v)

//   Field:       l2cntr1_int
//   Description: L2 counter 1 interrupt is asserted
#define GEA_DCR__GEA_INTERRUPT_STATUS2__L2CNTR1_INT_width        1
#define GEA_DCR__GEA_INTERRUPT_STATUS2__L2CNTR1_INT_position     44
#define GEA_DCR__GEA_INTERRUPT_STATUS2__L2CNTR1_INT_get(x)       _BGQ_GET(1,44,x)
#define GEA_DCR__GEA_INTERRUPT_STATUS2__L2CNTR1_INT_set(v)       _BGQ_SET(1,44,v)
#define GEA_DCR__GEA_INTERRUPT_STATUS2__L2CNTR1_INT_insert(x,v)  _BGQ_INSERT(1,44,x,v)

//   Field:       l2cntr2_int
//   Description: L2 counter 2 interrupt is asserted
#define GEA_DCR__GEA_INTERRUPT_STATUS2__L2CNTR2_INT_width        1
#define GEA_DCR__GEA_INTERRUPT_STATUS2__L2CNTR2_INT_position     45
#define GEA_DCR__GEA_INTERRUPT_STATUS2__L2CNTR2_INT_get(x)       _BGQ_GET(1,45,x)
#define GEA_DCR__GEA_INTERRUPT_STATUS2__L2CNTR2_INT_set(v)       _BGQ_SET(1,45,v)
#define GEA_DCR__GEA_INTERRUPT_STATUS2__L2CNTR2_INT_insert(x,v)  _BGQ_INSERT(1,45,x,v)

//   Field:       l2cntr3_int
//   Description: L2 counter 3 interrupt is asserted
#define GEA_DCR__GEA_INTERRUPT_STATUS2__L2CNTR3_INT_width        1
#define GEA_DCR__GEA_INTERRUPT_STATUS2__L2CNTR3_INT_position     46
#define GEA_DCR__GEA_INTERRUPT_STATUS2__L2CNTR3_INT_get(x)       _BGQ_GET(1,46,x)
#define GEA_DCR__GEA_INTERRUPT_STATUS2__L2CNTR3_INT_set(v)       _BGQ_SET(1,46,v)
#define GEA_DCR__GEA_INTERRUPT_STATUS2__L2CNTR3_INT_insert(x,v)  _BGQ_INSERT(1,46,x,v)

//   Field:       msgc_int
//   Description: Msync generation counter interrupt is asserted
#define GEA_DCR__GEA_INTERRUPT_STATUS2__MSGC_INT_width        1
#define GEA_DCR__GEA_INTERRUPT_STATUS2__MSGC_INT_position     47
#define GEA_DCR__GEA_INTERRUPT_STATUS2__MSGC_INT_get(x)       _BGQ_GET(1,47,x)
#define GEA_DCR__GEA_INTERRUPT_STATUS2__MSGC_INT_set(v)       _BGQ_SET(1,47,v)
#define GEA_DCR__GEA_INTERRUPT_STATUS2__MSGC_INT_insert(x,v)  _BGQ_INSERT(1,47,x,v)

//   Field:       l2c_int
//   Description: L2 Central interrupt bit 1 is asserted
#define GEA_DCR__GEA_INTERRUPT_STATUS2__L2C_INT_width        1
#define GEA_DCR__GEA_INTERRUPT_STATUS2__L2C_INT_position     60
#define GEA_DCR__GEA_INTERRUPT_STATUS2__L2C_INT_get(x)       _BGQ_GET(1,60,x)
#define GEA_DCR__GEA_INTERRUPT_STATUS2__L2C_INT_set(v)       _BGQ_SET(1,60,v)
#define GEA_DCR__GEA_INTERRUPT_STATUS2__L2C_INT_insert(x,v)  _BGQ_INSERT(1,60,x,v)

//   Field:       gea_int
//   Description: GEA interrupt bit 2 is asserted
#define GEA_DCR__GEA_INTERRUPT_STATUS2__GEA_INT_width        1
#define GEA_DCR__GEA_INTERRUPT_STATUS2__GEA_INT_position     61
#define GEA_DCR__GEA_INTERRUPT_STATUS2__GEA_INT_get(x)       _BGQ_GET(1,61,x)
#define GEA_DCR__GEA_INTERRUPT_STATUS2__GEA_INT_set(v)       _BGQ_SET(1,61,v)
#define GEA_DCR__GEA_INTERRUPT_STATUS2__GEA_INT_insert(x,v)  _BGQ_INSERT(1,61,x,v)

//   Field:       nd_int
//   Description: Network interrupt bit 1 is asserted
#define GEA_DCR__GEA_INTERRUPT_STATUS2__ND_INT_width        1
#define GEA_DCR__GEA_INTERRUPT_STATUS2__ND_INT_position     62
#define GEA_DCR__GEA_INTERRUPT_STATUS2__ND_INT_get(x)       _BGQ_GET(1,62,x)
#define GEA_DCR__GEA_INTERRUPT_STATUS2__ND_INT_set(v)       _BGQ_SET(1,62,v)
#define GEA_DCR__GEA_INTERRUPT_STATUS2__ND_INT_insert(x,v)  _BGQ_INSERT(1,62,x,v)

  
// Register:
//   Name:        gea_mapped_interrupt_status0_0
//   Type:        Read Only
//   Permission:  All
//   Reset:       0000000000000000
//   Description: GEA Interrupt Status0 register for gea interrupt bit 0
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0_offset  (0x000D) // Offset of register in instance 
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0_reset  UNSIGNED64(0x0000000000000000)

//   Field:       upc_rt_int
//   Description: UPC interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__UPC_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__UPC_RT_INT_position     0
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__UPC_RT_INT_get(x)       _BGQ_GET(1,0,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__UPC_RT_INT_set(v)       _BGQ_SET(1,0,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__UPC_RT_INT_insert(x,v)  _BGQ_INSERT(1,0,x,v)

//   Field:       db_rt_int
//   Description: Devbus interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__DB_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__DB_RT_INT_position     1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__DB_RT_INT_get(x)       _BGQ_GET(1,1,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__DB_RT_INT_set(v)       _BGQ_SET(1,1,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__DB_RT_INT_insert(x,v)  _BGQ_INSERT(1,1,x,v)

//   Field:       l1p0_rt_int
//   Description: L1P0 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__L1P0_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__L1P0_RT_INT_position     2
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__L1P0_RT_INT_get(x)       _BGQ_GET(1,2,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__L1P0_RT_INT_set(v)       _BGQ_SET(1,2,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__L1P0_RT_INT_insert(x,v)  _BGQ_INSERT(1,2,x,v)

//   Field:       l1p1_rt_int
//   Description: L1P1 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__L1P1_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__L1P1_RT_INT_position     3
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__L1P1_RT_INT_get(x)       _BGQ_GET(1,3,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__L1P1_RT_INT_set(v)       _BGQ_SET(1,3,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__L1P1_RT_INT_insert(x,v)  _BGQ_INSERT(1,3,x,v)

//   Field:       l1p2_rt_int
//   Description: L1P2 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__L1P2_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__L1P2_RT_INT_position     4
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__L1P2_RT_INT_get(x)       _BGQ_GET(1,4,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__L1P2_RT_INT_set(v)       _BGQ_SET(1,4,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__L1P2_RT_INT_insert(x,v)  _BGQ_INSERT(1,4,x,v)

//   Field:       l1p3_rt_int
//   Description: L1P3 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__L1P3_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__L1P3_RT_INT_position     5
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__L1P3_RT_INT_get(x)       _BGQ_GET(1,5,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__L1P3_RT_INT_set(v)       _BGQ_SET(1,5,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__L1P3_RT_INT_insert(x,v)  _BGQ_INSERT(1,5,x,v)

//   Field:       l1p4_rt_int
//   Description: L1P4 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__L1P4_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__L1P4_RT_INT_position     6
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__L1P4_RT_INT_get(x)       _BGQ_GET(1,6,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__L1P4_RT_INT_set(v)       _BGQ_SET(1,6,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__L1P4_RT_INT_insert(x,v)  _BGQ_INSERT(1,6,x,v)

//   Field:       l1p5_rt_int
//   Description: L1P5 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__L1P5_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__L1P5_RT_INT_position     7
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__L1P5_RT_INT_get(x)       _BGQ_GET(1,7,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__L1P5_RT_INT_set(v)       _BGQ_SET(1,7,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__L1P5_RT_INT_insert(x,v)  _BGQ_INSERT(1,7,x,v)

//   Field:       l1p6_rt_int
//   Description: L1P6 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__L1P6_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__L1P6_RT_INT_position     8
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__L1P6_RT_INT_get(x)       _BGQ_GET(1,8,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__L1P6_RT_INT_set(v)       _BGQ_SET(1,8,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__L1P6_RT_INT_insert(x,v)  _BGQ_INSERT(1,8,x,v)

//   Field:       l1p7_rt_int
//   Description: L1P7 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__L1P7_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__L1P7_RT_INT_position     9
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__L1P7_RT_INT_get(x)       _BGQ_GET(1,9,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__L1P7_RT_INT_set(v)       _BGQ_SET(1,9,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__L1P7_RT_INT_insert(x,v)  _BGQ_INSERT(1,9,x,v)

//   Field:       l1p8_rt_int
//   Description: L1P8 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__L1P8_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__L1P8_RT_INT_position     10
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__L1P8_RT_INT_get(x)       _BGQ_GET(1,10,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__L1P8_RT_INT_set(v)       _BGQ_SET(1,10,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__L1P8_RT_INT_insert(x,v)  _BGQ_INSERT(1,10,x,v)

//   Field:       l1p9_rt_int
//   Description: L1P9 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__L1P9_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__L1P9_RT_INT_position     11
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__L1P9_RT_INT_get(x)       _BGQ_GET(1,11,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__L1P9_RT_INT_set(v)       _BGQ_SET(1,11,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__L1P9_RT_INT_insert(x,v)  _BGQ_INSERT(1,11,x,v)

//   Field:       l1p10_rt_int
//   Description: L1P10 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__L1P10_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__L1P10_RT_INT_position     12
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__L1P10_RT_INT_get(x)       _BGQ_GET(1,12,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__L1P10_RT_INT_set(v)       _BGQ_SET(1,12,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__L1P10_RT_INT_insert(x,v)  _BGQ_INSERT(1,12,x,v)

//   Field:       l1p11_rt_int
//   Description: L1P11 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__L1P11_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__L1P11_RT_INT_position     13
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__L1P11_RT_INT_get(x)       _BGQ_GET(1,13,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__L1P11_RT_INT_set(v)       _BGQ_SET(1,13,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__L1P11_RT_INT_insert(x,v)  _BGQ_INSERT(1,13,x,v)

//   Field:       l1p12_rt_int
//   Description: L1P12 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__L1P12_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__L1P12_RT_INT_position     14
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__L1P12_RT_INT_get(x)       _BGQ_GET(1,14,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__L1P12_RT_INT_set(v)       _BGQ_SET(1,14,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__L1P12_RT_INT_insert(x,v)  _BGQ_INSERT(1,14,x,v)

//   Field:       l1p13_rt_int
//   Description: L1P13 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__L1P13_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__L1P13_RT_INT_position     15
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__L1P13_RT_INT_get(x)       _BGQ_GET(1,15,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__L1P13_RT_INT_set(v)       _BGQ_SET(1,15,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__L1P13_RT_INT_insert(x,v)  _BGQ_INSERT(1,15,x,v)

//   Field:       l1p14_rt_int
//   Description: L1P14 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__L1P14_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__L1P14_RT_INT_position     16
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__L1P14_RT_INT_get(x)       _BGQ_GET(1,16,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__L1P14_RT_INT_set(v)       _BGQ_SET(1,16,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__L1P14_RT_INT_insert(x,v)  _BGQ_INSERT(1,16,x,v)

//   Field:       l1p15_rt_int
//   Description: L1P15 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__L1P15_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__L1P15_RT_INT_position     17
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__L1P15_RT_INT_get(x)       _BGQ_GET(1,17,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__L1P15_RT_INT_set(v)       _BGQ_SET(1,17,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__L1P15_RT_INT_insert(x,v)  _BGQ_INSERT(1,17,x,v)

//   Field:       l1p16_rt_int
//   Description: L1P16 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__L1P16_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__L1P16_RT_INT_position     18
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__L1P16_RT_INT_get(x)       _BGQ_GET(1,18,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__L1P16_RT_INT_set(v)       _BGQ_SET(1,18,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__L1P16_RT_INT_insert(x,v)  _BGQ_INSERT(1,18,x,v)

//   Field:       pcie_rt_int
//   Description: PCIE interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__PCIE_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__PCIE_RT_INT_position     19
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__PCIE_RT_INT_get(x)       _BGQ_GET(1,19,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__PCIE_RT_INT_set(v)       _BGQ_SET(1,19,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__PCIE_RT_INT_insert(x,v)  _BGQ_INSERT(1,19,x,v)

//   Field:       sd0_rt_int
//   Description: Serdes0 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__SD0_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__SD0_RT_INT_position     20
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__SD0_RT_INT_get(x)       _BGQ_GET(1,20,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__SD0_RT_INT_set(v)       _BGQ_SET(1,20,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__SD0_RT_INT_insert(x,v)  _BGQ_INSERT(1,20,x,v)

//   Field:       sd1_rt_int
//   Description: Serdes1 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__SD1_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__SD1_RT_INT_position     21
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__SD1_RT_INT_get(x)       _BGQ_GET(1,21,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__SD1_RT_INT_set(v)       _BGQ_SET(1,21,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__SD1_RT_INT_insert(x,v)  _BGQ_INSERT(1,21,x,v)

//   Field:       db_pcie_rt_int
//   Description: Devbus PCIE interrupt bit 0:3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__DB_PCIE_RT_INT_width        4
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__DB_PCIE_RT_INT_position     25
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__DB_PCIE_RT_INT_get(x)       _BGQ_GET(4,25,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__DB_PCIE_RT_INT_set(v)       _BGQ_SET(4,25,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__DB_PCIE_RT_INT_insert(x,v)  _BGQ_INSERT(4,25,x,v)

//   Field:       cs_rt_int
//   Description: Clockstop interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__CS_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__CS_RT_INT_position     26
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__CS_RT_INT_get(x)       _BGQ_GET(1,26,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__CS_RT_INT_set(v)       _BGQ_SET(1,26,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__CS_RT_INT_insert(x,v)  _BGQ_INSERT(1,26,x,v)

//   Field:       en_rt_int
//   Description: Envmon interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__EN_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__EN_RT_INT_position     27
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__EN_RT_INT_get(x)       _BGQ_GET(1,27,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__EN_RT_INT_set(v)       _BGQ_SET(1,27,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__EN_RT_INT_insert(x,v)  _BGQ_INSERT(1,27,x,v)

//   Field:       dcr_arb_rt_int
//   Description: DCR Arbiter interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__DCR_ARB_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__DCR_ARB_RT_INT_position     31
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__DCR_ARB_RT_INT_get(x)       _BGQ_GET(1,31,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__DCR_ARB_RT_INT_set(v)       _BGQ_SET(1,31,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__DCR_ARB_RT_INT_insert(x,v)  _BGQ_INSERT(1,31,x,v)

//   Field:       testint_rt_int
//   Description: Testint interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__TESTINT_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__TESTINT_RT_INT_position     32
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__TESTINT_RT_INT_get(x)       _BGQ_GET(1,32,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__TESTINT_RT_INT_set(v)       _BGQ_SET(1,32,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__TESTINT_RT_INT_insert(x,v)  _BGQ_INSERT(1,32,x,v)

//   Field:       mu_rt_int
//   Description: Message Unit interrupt bit 0:5 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__MU_RT_INT_width        6
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__MU_RT_INT_position     38
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__MU_RT_INT_get(x)       _BGQ_GET(6,38,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__MU_RT_INT_set(v)       _BGQ_SET(6,38,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__MU_RT_INT_insert(x,v)  _BGQ_INSERT(6,38,x,v)

//   Field:       ddr0_rt_int
//   Description: DDR Controller0 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__DDR0_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__DDR0_RT_INT_position     39
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__DDR0_RT_INT_get(x)       _BGQ_GET(1,39,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__DDR0_RT_INT_set(v)       _BGQ_SET(1,39,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__DDR0_RT_INT_insert(x,v)  _BGQ_INSERT(1,39,x,v)

//   Field:       ddr1_rt_int
//   Description: DDR Controller1 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__DDR1_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__DDR1_RT_INT_position     40
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__DDR1_RT_INT_get(x)       _BGQ_GET(1,40,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__DDR1_RT_INT_set(v)       _BGQ_SET(1,40,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__DDR1_RT_INT_insert(x,v)  _BGQ_INSERT(1,40,x,v)

//   Field:       sw_rt_int
//   Description: Switch interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__SW_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__SW_RT_INT_position     41
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__SW_RT_INT_get(x)       _BGQ_GET(1,41,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__SW_RT_INT_set(v)       _BGQ_SET(1,41,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__SW_RT_INT_insert(x,v)  _BGQ_INSERT(1,41,x,v)

//   Field:       edram_rt_int
//   Description: EDRAM interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__EDRAM_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__EDRAM_RT_INT_position     42
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__EDRAM_RT_INT_get(x)       _BGQ_GET(1,42,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__EDRAM_RT_INT_set(v)       _BGQ_SET(1,42,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__EDRAM_RT_INT_insert(x,v)  _BGQ_INSERT(1,42,x,v)

//   Field:       l1p0_rt_int2
//   Description: L1P0 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__L1P0_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__L1P0_RT_INT2_position     43
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__L1P0_RT_INT2_get(x)       _BGQ_GET(1,43,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__L1P0_RT_INT2_set(v)       _BGQ_SET(1,43,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__L1P0_RT_INT2_insert(x,v)  _BGQ_INSERT(1,43,x,v)

//   Field:       l1p1_rt_int2
//   Description: L1P1 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__L1P1_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__L1P1_RT_INT2_position     44
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__L1P1_RT_INT2_get(x)       _BGQ_GET(1,44,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__L1P1_RT_INT2_set(v)       _BGQ_SET(1,44,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__L1P1_RT_INT2_insert(x,v)  _BGQ_INSERT(1,44,x,v)

//   Field:       l1p2_rt_int2
//   Description: L1P2 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__L1P2_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__L1P2_RT_INT2_position     45
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__L1P2_RT_INT2_get(x)       _BGQ_GET(1,45,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__L1P2_RT_INT2_set(v)       _BGQ_SET(1,45,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__L1P2_RT_INT2_insert(x,v)  _BGQ_INSERT(1,45,x,v)

//   Field:       l1p3_rt_int2
//   Description: L1P3 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__L1P3_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__L1P3_RT_INT2_position     46
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__L1P3_RT_INT2_get(x)       _BGQ_GET(1,46,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__L1P3_RT_INT2_set(v)       _BGQ_SET(1,46,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__L1P3_RT_INT2_insert(x,v)  _BGQ_INSERT(1,46,x,v)

//   Field:       l1p4_rt_int2
//   Description: L1P4 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__L1P4_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__L1P4_RT_INT2_position     47
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__L1P4_RT_INT2_get(x)       _BGQ_GET(1,47,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__L1P4_RT_INT2_set(v)       _BGQ_SET(1,47,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__L1P4_RT_INT2_insert(x,v)  _BGQ_INSERT(1,47,x,v)

//   Field:       l1p5_rt_int2
//   Description: L1P5 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__L1P5_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__L1P5_RT_INT2_position     48
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__L1P5_RT_INT2_get(x)       _BGQ_GET(1,48,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__L1P5_RT_INT2_set(v)       _BGQ_SET(1,48,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__L1P5_RT_INT2_insert(x,v)  _BGQ_INSERT(1,48,x,v)

//   Field:       l1p6_rt_int2
//   Description: L1P6 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__L1P6_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__L1P6_RT_INT2_position     49
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__L1P6_RT_INT2_get(x)       _BGQ_GET(1,49,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__L1P6_RT_INT2_set(v)       _BGQ_SET(1,49,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__L1P6_RT_INT2_insert(x,v)  _BGQ_INSERT(1,49,x,v)

//   Field:       l1p7_rt_int2
//   Description: L1P7 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__L1P7_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__L1P7_RT_INT2_position     50
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__L1P7_RT_INT2_get(x)       _BGQ_GET(1,50,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__L1P7_RT_INT2_set(v)       _BGQ_SET(1,50,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__L1P7_RT_INT2_insert(x,v)  _BGQ_INSERT(1,50,x,v)

//   Field:       l1p8_rt_int2
//   Description: L1P8 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__L1P8_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__L1P8_RT_INT2_position     51
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__L1P8_RT_INT2_get(x)       _BGQ_GET(1,51,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__L1P8_RT_INT2_set(v)       _BGQ_SET(1,51,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__L1P8_RT_INT2_insert(x,v)  _BGQ_INSERT(1,51,x,v)

//   Field:       l1p9_rt_int2
//   Description: L1P9 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__L1P9_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__L1P9_RT_INT2_position     52
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__L1P9_RT_INT2_get(x)       _BGQ_GET(1,52,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__L1P9_RT_INT2_set(v)       _BGQ_SET(1,52,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__L1P9_RT_INT2_insert(x,v)  _BGQ_INSERT(1,52,x,v)

//   Field:       l1p10_rt_int2
//   Description: L1P10 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__L1P10_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__L1P10_RT_INT2_position     53
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__L1P10_RT_INT2_get(x)       _BGQ_GET(1,53,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__L1P10_RT_INT2_set(v)       _BGQ_SET(1,53,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__L1P10_RT_INT2_insert(x,v)  _BGQ_INSERT(1,53,x,v)

//   Field:       l1p11_rt_int2
//   Description: L1P11 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__L1P11_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__L1P11_RT_INT2_position     54
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__L1P11_RT_INT2_get(x)       _BGQ_GET(1,54,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__L1P11_RT_INT2_set(v)       _BGQ_SET(1,54,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__L1P11_RT_INT2_insert(x,v)  _BGQ_INSERT(1,54,x,v)

//   Field:       l1p12_rt_int2
//   Description: L1P12 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__L1P12_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__L1P12_RT_INT2_position     55
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__L1P12_RT_INT2_get(x)       _BGQ_GET(1,55,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__L1P12_RT_INT2_set(v)       _BGQ_SET(1,55,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__L1P12_RT_INT2_insert(x,v)  _BGQ_INSERT(1,55,x,v)

//   Field:       l1p13_rt_int2
//   Description: L1P13 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__L1P13_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__L1P13_RT_INT2_position     56
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__L1P13_RT_INT2_get(x)       _BGQ_GET(1,56,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__L1P13_RT_INT2_set(v)       _BGQ_SET(1,56,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__L1P13_RT_INT2_insert(x,v)  _BGQ_INSERT(1,56,x,v)

//   Field:       l1p14_rt_int2
//   Description: L1P14 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__L1P14_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__L1P14_RT_INT2_position     57
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__L1P14_RT_INT2_get(x)       _BGQ_GET(1,57,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__L1P14_RT_INT2_set(v)       _BGQ_SET(1,57,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__L1P14_RT_INT2_insert(x,v)  _BGQ_INSERT(1,57,x,v)

//   Field:       l1p15_rt_int2
//   Description: L1P15 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__L1P15_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__L1P15_RT_INT2_position     58
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__L1P15_RT_INT2_get(x)       _BGQ_GET(1,58,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__L1P15_RT_INT2_set(v)       _BGQ_SET(1,58,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__L1P15_RT_INT2_insert(x,v)  _BGQ_INSERT(1,58,x,v)

//   Field:       l1p16_rt_int2
//   Description: L1P16 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__L1P16_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__L1P16_RT_INT2_position     59
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__L1P16_RT_INT2_get(x)       _BGQ_GET(1,59,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__L1P16_RT_INT2_set(v)       _BGQ_SET(1,59,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__L1P16_RT_INT2_insert(x,v)  _BGQ_INSERT(1,59,x,v)

//   Field:       gea_rt_int
//   Description: GEA interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__GEA_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__GEA_RT_INT_position     61
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__GEA_RT_INT_get(x)       _BGQ_GET(1,61,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__GEA_RT_INT_set(v)       _BGQ_SET(1,61,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_0__GEA_RT_INT_insert(x,v)  _BGQ_INSERT(1,61,x,v)

  
// Register:
//   Name:        gea_mapped_interrupt_status0_1
//   Type:        Read Only
//   Permission:  All
//   Reset:       0000000000000000
//   Description: GEA Interrupt Status1 register for gea interrupt bit 0
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_1_offset  (0x000E) // Offset of register in instance 
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_1_reset  UNSIGNED64(0x0000000000000000)

//   Field:       upc_int
//   Description: UPC interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_1__UPC_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_1__UPC_INT_position     0
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_1__UPC_INT_get(x)       _BGQ_GET(1,0,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_1__UPC_INT_set(v)       _BGQ_SET(1,0,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_1__UPC_INT_insert(x,v)  _BGQ_INSERT(1,0,x,v)

//   Field:       db_int
//   Description: Devbus interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_1__DB_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_1__DB_INT_position     1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_1__DB_INT_get(x)       _BGQ_GET(1,1,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_1__DB_INT_set(v)       _BGQ_SET(1,1,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_1__DB_INT_insert(x,v)  _BGQ_INSERT(1,1,x,v)

//   Field:       l1p0_int
//   Description: L1P0 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_1__L1P0_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_1__L1P0_INT_position     2
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_1__L1P0_INT_get(x)       _BGQ_GET(1,2,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_1__L1P0_INT_set(v)       _BGQ_SET(1,2,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_1__L1P0_INT_insert(x,v)  _BGQ_INSERT(1,2,x,v)

//   Field:       l1p1_int
//   Description: L1P1 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_1__L1P1_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_1__L1P1_INT_position     3
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_1__L1P1_INT_get(x)       _BGQ_GET(1,3,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_1__L1P1_INT_set(v)       _BGQ_SET(1,3,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_1__L1P1_INT_insert(x,v)  _BGQ_INSERT(1,3,x,v)

//   Field:       l1p2_int
//   Description: L1P2 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_1__L1P2_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_1__L1P2_INT_position     4
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_1__L1P2_INT_get(x)       _BGQ_GET(1,4,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_1__L1P2_INT_set(v)       _BGQ_SET(1,4,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_1__L1P2_INT_insert(x,v)  _BGQ_INSERT(1,4,x,v)

//   Field:       l1p3_int
//   Description: L1P3 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_1__L1P3_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_1__L1P3_INT_position     5
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_1__L1P3_INT_get(x)       _BGQ_GET(1,5,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_1__L1P3_INT_set(v)       _BGQ_SET(1,5,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_1__L1P3_INT_insert(x,v)  _BGQ_INSERT(1,5,x,v)

//   Field:       l1p4_int
//   Description: L1P4 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_1__L1P4_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_1__L1P4_INT_position     6
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_1__L1P4_INT_get(x)       _BGQ_GET(1,6,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_1__L1P4_INT_set(v)       _BGQ_SET(1,6,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_1__L1P4_INT_insert(x,v)  _BGQ_INSERT(1,6,x,v)

//   Field:       l1p5_int
//   Description: L1P5 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_1__L1P5_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_1__L1P5_INT_position     7
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_1__L1P5_INT_get(x)       _BGQ_GET(1,7,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_1__L1P5_INT_set(v)       _BGQ_SET(1,7,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_1__L1P5_INT_insert(x,v)  _BGQ_INSERT(1,7,x,v)

//   Field:       l1p6_int
//   Description: L1P6 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_1__L1P6_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_1__L1P6_INT_position     8
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_1__L1P6_INT_get(x)       _BGQ_GET(1,8,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_1__L1P6_INT_set(v)       _BGQ_SET(1,8,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_1__L1P6_INT_insert(x,v)  _BGQ_INSERT(1,8,x,v)

//   Field:       l1p7_int
//   Description: L1P7 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_1__L1P7_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_1__L1P7_INT_position     9
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_1__L1P7_INT_get(x)       _BGQ_GET(1,9,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_1__L1P7_INT_set(v)       _BGQ_SET(1,9,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_1__L1P7_INT_insert(x,v)  _BGQ_INSERT(1,9,x,v)

//   Field:       l1p8_int
//   Description: L1P8 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_1__L1P8_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_1__L1P8_INT_position     10
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_1__L1P8_INT_get(x)       _BGQ_GET(1,10,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_1__L1P8_INT_set(v)       _BGQ_SET(1,10,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_1__L1P8_INT_insert(x,v)  _BGQ_INSERT(1,10,x,v)

//   Field:       l1p9_int
//   Description: L1P9 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_1__L1P9_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_1__L1P9_INT_position     11
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_1__L1P9_INT_get(x)       _BGQ_GET(1,11,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_1__L1P9_INT_set(v)       _BGQ_SET(1,11,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_1__L1P9_INT_insert(x,v)  _BGQ_INSERT(1,11,x,v)

//   Field:       l1p10_int
//   Description: L1P10 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_1__L1P10_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_1__L1P10_INT_position     12
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_1__L1P10_INT_get(x)       _BGQ_GET(1,12,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_1__L1P10_INT_set(v)       _BGQ_SET(1,12,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_1__L1P10_INT_insert(x,v)  _BGQ_INSERT(1,12,x,v)

//   Field:       l1p11_int
//   Description: L1P11 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_1__L1P11_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_1__L1P11_INT_position     13
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_1__L1P11_INT_get(x)       _BGQ_GET(1,13,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_1__L1P11_INT_set(v)       _BGQ_SET(1,13,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_1__L1P11_INT_insert(x,v)  _BGQ_INSERT(1,13,x,v)

//   Field:       l1p12_int
//   Description: L1P12 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_1__L1P12_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_1__L1P12_INT_position     14
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_1__L1P12_INT_get(x)       _BGQ_GET(1,14,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_1__L1P12_INT_set(v)       _BGQ_SET(1,14,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_1__L1P12_INT_insert(x,v)  _BGQ_INSERT(1,14,x,v)

//   Field:       l1p13_int
//   Description: L1P13 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_1__L1P13_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_1__L1P13_INT_position     15
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_1__L1P13_INT_get(x)       _BGQ_GET(1,15,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_1__L1P13_INT_set(v)       _BGQ_SET(1,15,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_1__L1P13_INT_insert(x,v)  _BGQ_INSERT(1,15,x,v)

//   Field:       l1p14_int
//   Description: L1P14 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_1__L1P14_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_1__L1P14_INT_position     16
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_1__L1P14_INT_get(x)       _BGQ_GET(1,16,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_1__L1P14_INT_set(v)       _BGQ_SET(1,16,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_1__L1P14_INT_insert(x,v)  _BGQ_INSERT(1,16,x,v)

//   Field:       l1p15_int
//   Description: L1P15 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_1__L1P15_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_1__L1P15_INT_position     17
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_1__L1P15_INT_get(x)       _BGQ_GET(1,17,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_1__L1P15_INT_set(v)       _BGQ_SET(1,17,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_1__L1P15_INT_insert(x,v)  _BGQ_INSERT(1,17,x,v)

//   Field:       l1p16_int
//   Description: L1P16 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_1__L1P16_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_1__L1P16_INT_position     18
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_1__L1P16_INT_get(x)       _BGQ_GET(1,18,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_1__L1P16_INT_set(v)       _BGQ_SET(1,18,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_1__L1P16_INT_insert(x,v)  _BGQ_INSERT(1,18,x,v)

//   Field:       pcie_int
//   Description: PCIE interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_1__PCIE_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_1__PCIE_INT_position     19
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_1__PCIE_INT_get(x)       _BGQ_GET(1,19,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_1__PCIE_INT_set(v)       _BGQ_SET(1,19,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_1__PCIE_INT_insert(x,v)  _BGQ_INSERT(1,19,x,v)

//   Field:       sd0_int
//   Description: Serdes0 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_1__SD0_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_1__SD0_INT_position     20
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_1__SD0_INT_get(x)       _BGQ_GET(1,20,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_1__SD0_INT_set(v)       _BGQ_SET(1,20,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_1__SD0_INT_insert(x,v)  _BGQ_INSERT(1,20,x,v)

//   Field:       sd1_int
//   Description: Serdes1 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_1__SD1_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_1__SD1_INT_position     21
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_1__SD1_INT_get(x)       _BGQ_GET(1,21,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_1__SD1_INT_set(v)       _BGQ_SET(1,21,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_1__SD1_INT_insert(x,v)  _BGQ_INSERT(1,21,x,v)

//   Field:       cs_int
//   Description: Clockstop interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_1__CS_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_1__CS_INT_position     26
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_1__CS_INT_get(x)       _BGQ_GET(1,26,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_1__CS_INT_set(v)       _BGQ_SET(1,26,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_1__CS_INT_insert(x,v)  _BGQ_INSERT(1,26,x,v)

//   Field:       en_int
//   Description: Envmon interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_1__EN_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_1__EN_INT_position     27
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_1__EN_INT_get(x)       _BGQ_GET(1,27,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_1__EN_INT_set(v)       _BGQ_SET(1,27,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_1__EN_INT_insert(x,v)  _BGQ_INSERT(1,27,x,v)

//   Field:       dcr_arb_int
//   Description: DCR Arbiter interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_1__DCR_ARB_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_1__DCR_ARB_INT_position     31
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_1__DCR_ARB_INT_get(x)       _BGQ_GET(1,31,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_1__DCR_ARB_INT_set(v)       _BGQ_SET(1,31,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_1__DCR_ARB_INT_insert(x,v)  _BGQ_INSERT(1,31,x,v)

//   Field:       testint_int
//   Description: Testint interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_1__TESTINT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_1__TESTINT_INT_position     32
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_1__TESTINT_INT_get(x)       _BGQ_GET(1,32,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_1__TESTINT_INT_set(v)       _BGQ_SET(1,32,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_1__TESTINT_INT_insert(x,v)  _BGQ_INSERT(1,32,x,v)

//   Field:       mu_int
//   Description: Message Unit interrupt bit 6 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_1__MU_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_1__MU_INT_position     33
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_1__MU_INT_get(x)       _BGQ_GET(1,33,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_1__MU_INT_set(v)       _BGQ_SET(1,33,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_1__MU_INT_insert(x,v)  _BGQ_INSERT(1,33,x,v)

//   Field:       ddr0_int
//   Description: DDR Controller0 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_1__DDR0_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_1__DDR0_INT_position     39
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_1__DDR0_INT_get(x)       _BGQ_GET(1,39,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_1__DDR0_INT_set(v)       _BGQ_SET(1,39,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_1__DDR0_INT_insert(x,v)  _BGQ_INSERT(1,39,x,v)

//   Field:       ddr1_int
//   Description: DDR Controller1 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_1__DDR1_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_1__DDR1_INT_position     40
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_1__DDR1_INT_get(x)       _BGQ_GET(1,40,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_1__DDR1_INT_set(v)       _BGQ_SET(1,40,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_1__DDR1_INT_insert(x,v)  _BGQ_INSERT(1,40,x,v)

//   Field:       sw_int
//   Description: Switch interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_1__SW_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_1__SW_INT_position     41
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_1__SW_INT_get(x)       _BGQ_GET(1,41,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_1__SW_INT_set(v)       _BGQ_SET(1,41,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_1__SW_INT_insert(x,v)  _BGQ_INSERT(1,41,x,v)

//   Field:       edram_int
//   Description: EDRAM interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_1__EDRAM_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_1__EDRAM_INT_position     42
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_1__EDRAM_INT_get(x)       _BGQ_GET(1,42,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_1__EDRAM_INT_set(v)       _BGQ_SET(1,42,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_1__EDRAM_INT_insert(x,v)  _BGQ_INSERT(1,42,x,v)

//   Field:       l2s_int
//   Description: L2 slice 0-15 interrupt bit is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_1__L2S_INT_width        16
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_1__L2S_INT_position     58
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_1__L2S_INT_get(x)       _BGQ_GET(16,58,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_1__L2S_INT_set(v)       _BGQ_SET(16,58,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_1__L2S_INT_insert(x,v)  _BGQ_INSERT(16,58,x,v)

//   Field:       l2c_int
//   Description: L2 Central interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_1__L2C_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_1__L2C_INT_position     60
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_1__L2C_INT_get(x)       _BGQ_GET(1,60,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_1__L2C_INT_set(v)       _BGQ_SET(1,60,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_1__L2C_INT_insert(x,v)  _BGQ_INSERT(1,60,x,v)

//   Field:       gea_int
//   Description: GEA interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_1__GEA_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_1__GEA_INT_position     61
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_1__GEA_INT_get(x)       _BGQ_GET(1,61,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_1__GEA_INT_set(v)       _BGQ_SET(1,61,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_1__GEA_INT_insert(x,v)  _BGQ_INSERT(1,61,x,v)

//   Field:       nd_int
//   Description: Network interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_1__ND_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_1__ND_INT_position     62
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_1__ND_INT_get(x)       _BGQ_GET(1,62,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_1__ND_INT_set(v)       _BGQ_SET(1,62,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_1__ND_INT_insert(x,v)  _BGQ_INSERT(1,62,x,v)

  
// Register:
//   Name:        gea_mapped_interrupt_status0_2
//   Type:        Read Only
//   Permission:  All
//   Reset:       0000000000000000
//   Description: GEA Interrupt Status2 register for gea interrupt bit 0
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2_offset  (0x000F) // Offset of register in instance 
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2_reset  UNSIGNED64(0x0000000000000000)

//   Field:       upc_int
//   Description: UPC interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__UPC_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__UPC_INT_position     0
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__UPC_INT_get(x)       _BGQ_GET(1,0,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__UPC_INT_set(v)       _BGQ_SET(1,0,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__UPC_INT_insert(x,v)  _BGQ_INSERT(1,0,x,v)

//   Field:       db_int
//   Description: Devbus interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__DB_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__DB_INT_position     1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__DB_INT_get(x)       _BGQ_GET(1,1,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__DB_INT_set(v)       _BGQ_SET(1,1,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__DB_INT_insert(x,v)  _BGQ_INSERT(1,1,x,v)

//   Field:       l1p0_int
//   Description: L1P0 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__L1P0_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__L1P0_INT_position     2
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__L1P0_INT_get(x)       _BGQ_GET(1,2,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__L1P0_INT_set(v)       _BGQ_SET(1,2,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__L1P0_INT_insert(x,v)  _BGQ_INSERT(1,2,x,v)

//   Field:       l1p1_int
//   Description: L1P1 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__L1P1_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__L1P1_INT_position     3
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__L1P1_INT_get(x)       _BGQ_GET(1,3,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__L1P1_INT_set(v)       _BGQ_SET(1,3,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__L1P1_INT_insert(x,v)  _BGQ_INSERT(1,3,x,v)

//   Field:       l1p2_int
//   Description: L1P2 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__L1P2_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__L1P2_INT_position     4
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__L1P2_INT_get(x)       _BGQ_GET(1,4,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__L1P2_INT_set(v)       _BGQ_SET(1,4,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__L1P2_INT_insert(x,v)  _BGQ_INSERT(1,4,x,v)

//   Field:       l1p3_int
//   Description: L1P3 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__L1P3_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__L1P3_INT_position     5
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__L1P3_INT_get(x)       _BGQ_GET(1,5,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__L1P3_INT_set(v)       _BGQ_SET(1,5,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__L1P3_INT_insert(x,v)  _BGQ_INSERT(1,5,x,v)

//   Field:       l1p4_int
//   Description: L1P4 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__L1P4_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__L1P4_INT_position     6
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__L1P4_INT_get(x)       _BGQ_GET(1,6,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__L1P4_INT_set(v)       _BGQ_SET(1,6,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__L1P4_INT_insert(x,v)  _BGQ_INSERT(1,6,x,v)

//   Field:       l1p5_int
//   Description: L1P5 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__L1P5_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__L1P5_INT_position     7
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__L1P5_INT_get(x)       _BGQ_GET(1,7,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__L1P5_INT_set(v)       _BGQ_SET(1,7,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__L1P5_INT_insert(x,v)  _BGQ_INSERT(1,7,x,v)

//   Field:       l1p6_int
//   Description: L1P6 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__L1P6_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__L1P6_INT_position     8
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__L1P6_INT_get(x)       _BGQ_GET(1,8,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__L1P6_INT_set(v)       _BGQ_SET(1,8,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__L1P6_INT_insert(x,v)  _BGQ_INSERT(1,8,x,v)

//   Field:       l1p7_int
//   Description: L1P7 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__L1P7_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__L1P7_INT_position     9
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__L1P7_INT_get(x)       _BGQ_GET(1,9,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__L1P7_INT_set(v)       _BGQ_SET(1,9,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__L1P7_INT_insert(x,v)  _BGQ_INSERT(1,9,x,v)

//   Field:       l1p8_int
//   Description: L1P8 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__L1P8_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__L1P8_INT_position     10
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__L1P8_INT_get(x)       _BGQ_GET(1,10,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__L1P8_INT_set(v)       _BGQ_SET(1,10,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__L1P8_INT_insert(x,v)  _BGQ_INSERT(1,10,x,v)

//   Field:       l1p9_int
//   Description: L1P9 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__L1P9_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__L1P9_INT_position     11
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__L1P9_INT_get(x)       _BGQ_GET(1,11,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__L1P9_INT_set(v)       _BGQ_SET(1,11,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__L1P9_INT_insert(x,v)  _BGQ_INSERT(1,11,x,v)

//   Field:       l1p10_int
//   Description: L1P10 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__L1P10_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__L1P10_INT_position     12
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__L1P10_INT_get(x)       _BGQ_GET(1,12,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__L1P10_INT_set(v)       _BGQ_SET(1,12,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__L1P10_INT_insert(x,v)  _BGQ_INSERT(1,12,x,v)

//   Field:       l1p11_int
//   Description: L1P11 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__L1P11_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__L1P11_INT_position     13
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__L1P11_INT_get(x)       _BGQ_GET(1,13,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__L1P11_INT_set(v)       _BGQ_SET(1,13,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__L1P11_INT_insert(x,v)  _BGQ_INSERT(1,13,x,v)

//   Field:       l1p12_int
//   Description: L1P12 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__L1P12_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__L1P12_INT_position     14
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__L1P12_INT_get(x)       _BGQ_GET(1,14,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__L1P12_INT_set(v)       _BGQ_SET(1,14,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__L1P12_INT_insert(x,v)  _BGQ_INSERT(1,14,x,v)

//   Field:       l1p13_int
//   Description: L1P13 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__L1P13_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__L1P13_INT_position     15
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__L1P13_INT_get(x)       _BGQ_GET(1,15,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__L1P13_INT_set(v)       _BGQ_SET(1,15,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__L1P13_INT_insert(x,v)  _BGQ_INSERT(1,15,x,v)

//   Field:       l1p14_int
//   Description: L1P14 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__L1P14_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__L1P14_INT_position     16
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__L1P14_INT_get(x)       _BGQ_GET(1,16,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__L1P14_INT_set(v)       _BGQ_SET(1,16,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__L1P14_INT_insert(x,v)  _BGQ_INSERT(1,16,x,v)

//   Field:       l1p15_int
//   Description: L1P15 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__L1P15_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__L1P15_INT_position     17
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__L1P15_INT_get(x)       _BGQ_GET(1,17,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__L1P15_INT_set(v)       _BGQ_SET(1,17,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__L1P15_INT_insert(x,v)  _BGQ_INSERT(1,17,x,v)

//   Field:       l1p16_int
//   Description: L1P16 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__L1P16_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__L1P16_INT_position     18
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__L1P16_INT_get(x)       _BGQ_GET(1,18,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__L1P16_INT_set(v)       _BGQ_SET(1,18,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__L1P16_INT_insert(x,v)  _BGQ_INSERT(1,18,x,v)

//   Field:       pcie_int
//   Description: PCIE interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__PCIE_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__PCIE_INT_position     19
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__PCIE_INT_get(x)       _BGQ_GET(1,19,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__PCIE_INT_set(v)       _BGQ_SET(1,19,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__PCIE_INT_insert(x,v)  _BGQ_INSERT(1,19,x,v)

//   Field:       sd0_int
//   Description: Serdes0 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__SD0_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__SD0_INT_position     20
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__SD0_INT_get(x)       _BGQ_GET(1,20,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__SD0_INT_set(v)       _BGQ_SET(1,20,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__SD0_INT_insert(x,v)  _BGQ_INSERT(1,20,x,v)

//   Field:       sd1_int
//   Description: Serdes1 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__SD1_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__SD1_INT_position     21
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__SD1_INT_get(x)       _BGQ_GET(1,21,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__SD1_INT_set(v)       _BGQ_SET(1,21,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__SD1_INT_insert(x,v)  _BGQ_INSERT(1,21,x,v)

//   Field:       cs_int
//   Description: Clockstop interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__CS_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__CS_INT_position     26
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__CS_INT_get(x)       _BGQ_GET(1,26,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__CS_INT_set(v)       _BGQ_SET(1,26,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__CS_INT_insert(x,v)  _BGQ_INSERT(1,26,x,v)

//   Field:       en_int
//   Description: Envmon interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__EN_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__EN_INT_position     27
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__EN_INT_get(x)       _BGQ_GET(1,27,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__EN_INT_set(v)       _BGQ_SET(1,27,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__EN_INT_insert(x,v)  _BGQ_INSERT(1,27,x,v)

//   Field:       dcr_arb_int
//   Description: DCR Arbiter interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__DCR_ARB_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__DCR_ARB_INT_position     31
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__DCR_ARB_INT_get(x)       _BGQ_GET(1,31,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__DCR_ARB_INT_set(v)       _BGQ_SET(1,31,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__DCR_ARB_INT_insert(x,v)  _BGQ_INSERT(1,31,x,v)

//   Field:       testint_int
//   Description: Testint interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__TESTINT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__TESTINT_INT_position     32
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__TESTINT_INT_get(x)       _BGQ_GET(1,32,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__TESTINT_INT_set(v)       _BGQ_SET(1,32,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__TESTINT_INT_insert(x,v)  _BGQ_INSERT(1,32,x,v)

//   Field:       mu_int
//   Description: Message Unit interrupt bit 7 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__MU_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__MU_INT_position     33
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__MU_INT_get(x)       _BGQ_GET(1,33,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__MU_INT_set(v)       _BGQ_SET(1,33,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__MU_INT_insert(x,v)  _BGQ_INSERT(1,33,x,v)

//   Field:       ddr0_int
//   Description: DDR Controller0 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__DDR0_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__DDR0_INT_position     39
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__DDR0_INT_get(x)       _BGQ_GET(1,39,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__DDR0_INT_set(v)       _BGQ_SET(1,39,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__DDR0_INT_insert(x,v)  _BGQ_INSERT(1,39,x,v)

//   Field:       ddr1_int
//   Description: DDR Controller1 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__DDR1_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__DDR1_INT_position     40
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__DDR1_INT_get(x)       _BGQ_GET(1,40,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__DDR1_INT_set(v)       _BGQ_SET(1,40,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__DDR1_INT_insert(x,v)  _BGQ_INSERT(1,40,x,v)

//   Field:       sw_int
//   Description: Switch interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__SW_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__SW_INT_position     41
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__SW_INT_get(x)       _BGQ_GET(1,41,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__SW_INT_set(v)       _BGQ_SET(1,41,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__SW_INT_insert(x,v)  _BGQ_INSERT(1,41,x,v)

//   Field:       edram_int
//   Description: EDRAM interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__EDRAM_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__EDRAM_INT_position     42
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__EDRAM_INT_get(x)       _BGQ_GET(1,42,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__EDRAM_INT_set(v)       _BGQ_SET(1,42,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__EDRAM_INT_insert(x,v)  _BGQ_INSERT(1,42,x,v)

//   Field:       l2cntr0_int
//   Description: L2 counter 0 interrupt is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__L2CNTR0_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__L2CNTR0_INT_position     43
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__L2CNTR0_INT_get(x)       _BGQ_GET(1,43,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__L2CNTR0_INT_set(v)       _BGQ_SET(1,43,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__L2CNTR0_INT_insert(x,v)  _BGQ_INSERT(1,43,x,v)

//   Field:       l2cntr1_int
//   Description: L2 counter 1 interrupt is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__L2CNTR1_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__L2CNTR1_INT_position     44
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__L2CNTR1_INT_get(x)       _BGQ_GET(1,44,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__L2CNTR1_INT_set(v)       _BGQ_SET(1,44,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__L2CNTR1_INT_insert(x,v)  _BGQ_INSERT(1,44,x,v)

//   Field:       l2cntr2_int
//   Description: L2 counter 2 interrupt is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__L2CNTR2_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__L2CNTR2_INT_position     45
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__L2CNTR2_INT_get(x)       _BGQ_GET(1,45,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__L2CNTR2_INT_set(v)       _BGQ_SET(1,45,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__L2CNTR2_INT_insert(x,v)  _BGQ_INSERT(1,45,x,v)

//   Field:       l2cntr3_int
//   Description: L2 counter 3 interrupt is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__L2CNTR3_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__L2CNTR3_INT_position     46
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__L2CNTR3_INT_get(x)       _BGQ_GET(1,46,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__L2CNTR3_INT_set(v)       _BGQ_SET(1,46,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__L2CNTR3_INT_insert(x,v)  _BGQ_INSERT(1,46,x,v)

//   Field:       msgc_int
//   Description: Msync generation counter interrupt is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__MSGC_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__MSGC_INT_position     47
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__MSGC_INT_get(x)       _BGQ_GET(1,47,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__MSGC_INT_set(v)       _BGQ_SET(1,47,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__MSGC_INT_insert(x,v)  _BGQ_INSERT(1,47,x,v)

//   Field:       l2c_int
//   Description: L2 Central interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__L2C_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__L2C_INT_position     60
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__L2C_INT_get(x)       _BGQ_GET(1,60,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__L2C_INT_set(v)       _BGQ_SET(1,60,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__L2C_INT_insert(x,v)  _BGQ_INSERT(1,60,x,v)

//   Field:       gea_int
//   Description: GEA interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__GEA_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__GEA_INT_position     61
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__GEA_INT_get(x)       _BGQ_GET(1,61,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__GEA_INT_set(v)       _BGQ_SET(1,61,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__GEA_INT_insert(x,v)  _BGQ_INSERT(1,61,x,v)

//   Field:       nd_int
//   Description: Network interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__ND_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__ND_INT_position     62
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__ND_INT_get(x)       _BGQ_GET(1,62,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__ND_INT_set(v)       _BGQ_SET(1,62,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS0_2__ND_INT_insert(x,v)  _BGQ_INSERT(1,62,x,v)

  
// Register:
//   Name:        gea_mapped_interrupt_status1_0
//   Type:        Read Only
//   Permission:  All
//   Reset:       0000000000000000
//   Description: GEA Interrupt Status0 register for gea interrupt bit 1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0_offset  (0x0010) // Offset of register in instance 
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0_reset  UNSIGNED64(0x0000000000000000)

//   Field:       upc_rt_int
//   Description: UPC interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__UPC_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__UPC_RT_INT_position     0
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__UPC_RT_INT_get(x)       _BGQ_GET(1,0,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__UPC_RT_INT_set(v)       _BGQ_SET(1,0,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__UPC_RT_INT_insert(x,v)  _BGQ_INSERT(1,0,x,v)

//   Field:       db_rt_int
//   Description: Devbus interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__DB_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__DB_RT_INT_position     1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__DB_RT_INT_get(x)       _BGQ_GET(1,1,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__DB_RT_INT_set(v)       _BGQ_SET(1,1,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__DB_RT_INT_insert(x,v)  _BGQ_INSERT(1,1,x,v)

//   Field:       l1p0_rt_int
//   Description: L1P0 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__L1P0_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__L1P0_RT_INT_position     2
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__L1P0_RT_INT_get(x)       _BGQ_GET(1,2,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__L1P0_RT_INT_set(v)       _BGQ_SET(1,2,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__L1P0_RT_INT_insert(x,v)  _BGQ_INSERT(1,2,x,v)

//   Field:       l1p1_rt_int
//   Description: L1P1 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__L1P1_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__L1P1_RT_INT_position     3
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__L1P1_RT_INT_get(x)       _BGQ_GET(1,3,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__L1P1_RT_INT_set(v)       _BGQ_SET(1,3,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__L1P1_RT_INT_insert(x,v)  _BGQ_INSERT(1,3,x,v)

//   Field:       l1p2_rt_int
//   Description: L1P2 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__L1P2_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__L1P2_RT_INT_position     4
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__L1P2_RT_INT_get(x)       _BGQ_GET(1,4,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__L1P2_RT_INT_set(v)       _BGQ_SET(1,4,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__L1P2_RT_INT_insert(x,v)  _BGQ_INSERT(1,4,x,v)

//   Field:       l1p3_rt_int
//   Description: L1P3 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__L1P3_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__L1P3_RT_INT_position     5
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__L1P3_RT_INT_get(x)       _BGQ_GET(1,5,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__L1P3_RT_INT_set(v)       _BGQ_SET(1,5,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__L1P3_RT_INT_insert(x,v)  _BGQ_INSERT(1,5,x,v)

//   Field:       l1p4_rt_int
//   Description: L1P4 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__L1P4_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__L1P4_RT_INT_position     6
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__L1P4_RT_INT_get(x)       _BGQ_GET(1,6,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__L1P4_RT_INT_set(v)       _BGQ_SET(1,6,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__L1P4_RT_INT_insert(x,v)  _BGQ_INSERT(1,6,x,v)

//   Field:       l1p5_rt_int
//   Description: L1P5 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__L1P5_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__L1P5_RT_INT_position     7
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__L1P5_RT_INT_get(x)       _BGQ_GET(1,7,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__L1P5_RT_INT_set(v)       _BGQ_SET(1,7,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__L1P5_RT_INT_insert(x,v)  _BGQ_INSERT(1,7,x,v)

//   Field:       l1p6_rt_int
//   Description: L1P6 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__L1P6_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__L1P6_RT_INT_position     8
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__L1P6_RT_INT_get(x)       _BGQ_GET(1,8,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__L1P6_RT_INT_set(v)       _BGQ_SET(1,8,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__L1P6_RT_INT_insert(x,v)  _BGQ_INSERT(1,8,x,v)

//   Field:       l1p7_rt_int
//   Description: L1P7 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__L1P7_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__L1P7_RT_INT_position     9
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__L1P7_RT_INT_get(x)       _BGQ_GET(1,9,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__L1P7_RT_INT_set(v)       _BGQ_SET(1,9,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__L1P7_RT_INT_insert(x,v)  _BGQ_INSERT(1,9,x,v)

//   Field:       l1p8_rt_int
//   Description: L1P8 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__L1P8_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__L1P8_RT_INT_position     10
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__L1P8_RT_INT_get(x)       _BGQ_GET(1,10,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__L1P8_RT_INT_set(v)       _BGQ_SET(1,10,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__L1P8_RT_INT_insert(x,v)  _BGQ_INSERT(1,10,x,v)

//   Field:       l1p9_rt_int
//   Description: L1P9 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__L1P9_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__L1P9_RT_INT_position     11
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__L1P9_RT_INT_get(x)       _BGQ_GET(1,11,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__L1P9_RT_INT_set(v)       _BGQ_SET(1,11,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__L1P9_RT_INT_insert(x,v)  _BGQ_INSERT(1,11,x,v)

//   Field:       l1p10_rt_int
//   Description: L1P10 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__L1P10_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__L1P10_RT_INT_position     12
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__L1P10_RT_INT_get(x)       _BGQ_GET(1,12,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__L1P10_RT_INT_set(v)       _BGQ_SET(1,12,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__L1P10_RT_INT_insert(x,v)  _BGQ_INSERT(1,12,x,v)

//   Field:       l1p11_rt_int
//   Description: L1P11 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__L1P11_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__L1P11_RT_INT_position     13
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__L1P11_RT_INT_get(x)       _BGQ_GET(1,13,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__L1P11_RT_INT_set(v)       _BGQ_SET(1,13,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__L1P11_RT_INT_insert(x,v)  _BGQ_INSERT(1,13,x,v)

//   Field:       l1p12_rt_int
//   Description: L1P12 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__L1P12_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__L1P12_RT_INT_position     14
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__L1P12_RT_INT_get(x)       _BGQ_GET(1,14,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__L1P12_RT_INT_set(v)       _BGQ_SET(1,14,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__L1P12_RT_INT_insert(x,v)  _BGQ_INSERT(1,14,x,v)

//   Field:       l1p13_rt_int
//   Description: L1P13 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__L1P13_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__L1P13_RT_INT_position     15
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__L1P13_RT_INT_get(x)       _BGQ_GET(1,15,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__L1P13_RT_INT_set(v)       _BGQ_SET(1,15,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__L1P13_RT_INT_insert(x,v)  _BGQ_INSERT(1,15,x,v)

//   Field:       l1p14_rt_int
//   Description: L1P14 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__L1P14_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__L1P14_RT_INT_position     16
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__L1P14_RT_INT_get(x)       _BGQ_GET(1,16,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__L1P14_RT_INT_set(v)       _BGQ_SET(1,16,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__L1P14_RT_INT_insert(x,v)  _BGQ_INSERT(1,16,x,v)

//   Field:       l1p15_rt_int
//   Description: L1P15 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__L1P15_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__L1P15_RT_INT_position     17
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__L1P15_RT_INT_get(x)       _BGQ_GET(1,17,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__L1P15_RT_INT_set(v)       _BGQ_SET(1,17,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__L1P15_RT_INT_insert(x,v)  _BGQ_INSERT(1,17,x,v)

//   Field:       l1p16_rt_int
//   Description: L1P16 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__L1P16_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__L1P16_RT_INT_position     18
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__L1P16_RT_INT_get(x)       _BGQ_GET(1,18,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__L1P16_RT_INT_set(v)       _BGQ_SET(1,18,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__L1P16_RT_INT_insert(x,v)  _BGQ_INSERT(1,18,x,v)

//   Field:       pcie_rt_int
//   Description: PCIE interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__PCIE_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__PCIE_RT_INT_position     19
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__PCIE_RT_INT_get(x)       _BGQ_GET(1,19,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__PCIE_RT_INT_set(v)       _BGQ_SET(1,19,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__PCIE_RT_INT_insert(x,v)  _BGQ_INSERT(1,19,x,v)

//   Field:       sd0_rt_int
//   Description: Serdes0 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__SD0_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__SD0_RT_INT_position     20
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__SD0_RT_INT_get(x)       _BGQ_GET(1,20,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__SD0_RT_INT_set(v)       _BGQ_SET(1,20,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__SD0_RT_INT_insert(x,v)  _BGQ_INSERT(1,20,x,v)

//   Field:       sd1_rt_int
//   Description: Serdes1 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__SD1_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__SD1_RT_INT_position     21
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__SD1_RT_INT_get(x)       _BGQ_GET(1,21,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__SD1_RT_INT_set(v)       _BGQ_SET(1,21,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__SD1_RT_INT_insert(x,v)  _BGQ_INSERT(1,21,x,v)

//   Field:       db_pcie_rt_int
//   Description: Devbus PCIE interrupt bit 0:3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__DB_PCIE_RT_INT_width        4
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__DB_PCIE_RT_INT_position     25
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__DB_PCIE_RT_INT_get(x)       _BGQ_GET(4,25,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__DB_PCIE_RT_INT_set(v)       _BGQ_SET(4,25,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__DB_PCIE_RT_INT_insert(x,v)  _BGQ_INSERT(4,25,x,v)

//   Field:       cs_rt_int
//   Description: Clockstop interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__CS_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__CS_RT_INT_position     26
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__CS_RT_INT_get(x)       _BGQ_GET(1,26,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__CS_RT_INT_set(v)       _BGQ_SET(1,26,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__CS_RT_INT_insert(x,v)  _BGQ_INSERT(1,26,x,v)

//   Field:       en_rt_int
//   Description: Envmon interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__EN_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__EN_RT_INT_position     27
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__EN_RT_INT_get(x)       _BGQ_GET(1,27,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__EN_RT_INT_set(v)       _BGQ_SET(1,27,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__EN_RT_INT_insert(x,v)  _BGQ_INSERT(1,27,x,v)

//   Field:       dcr_arb_rt_int
//   Description: DCR Arbiter interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__DCR_ARB_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__DCR_ARB_RT_INT_position     31
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__DCR_ARB_RT_INT_get(x)       _BGQ_GET(1,31,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__DCR_ARB_RT_INT_set(v)       _BGQ_SET(1,31,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__DCR_ARB_RT_INT_insert(x,v)  _BGQ_INSERT(1,31,x,v)

//   Field:       testint_rt_int
//   Description: Testint interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__TESTINT_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__TESTINT_RT_INT_position     32
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__TESTINT_RT_INT_get(x)       _BGQ_GET(1,32,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__TESTINT_RT_INT_set(v)       _BGQ_SET(1,32,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__TESTINT_RT_INT_insert(x,v)  _BGQ_INSERT(1,32,x,v)

//   Field:       mu_rt_int
//   Description: Message Unit interrupt bit 0:5 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__MU_RT_INT_width        6
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__MU_RT_INT_position     38
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__MU_RT_INT_get(x)       _BGQ_GET(6,38,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__MU_RT_INT_set(v)       _BGQ_SET(6,38,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__MU_RT_INT_insert(x,v)  _BGQ_INSERT(6,38,x,v)

//   Field:       ddr0_rt_int
//   Description: DDR Controller0 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__DDR0_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__DDR0_RT_INT_position     39
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__DDR0_RT_INT_get(x)       _BGQ_GET(1,39,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__DDR0_RT_INT_set(v)       _BGQ_SET(1,39,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__DDR0_RT_INT_insert(x,v)  _BGQ_INSERT(1,39,x,v)

//   Field:       ddr1_rt_int
//   Description: DDR Controller1 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__DDR1_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__DDR1_RT_INT_position     40
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__DDR1_RT_INT_get(x)       _BGQ_GET(1,40,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__DDR1_RT_INT_set(v)       _BGQ_SET(1,40,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__DDR1_RT_INT_insert(x,v)  _BGQ_INSERT(1,40,x,v)

//   Field:       sw_rt_int
//   Description: Switch interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__SW_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__SW_RT_INT_position     41
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__SW_RT_INT_get(x)       _BGQ_GET(1,41,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__SW_RT_INT_set(v)       _BGQ_SET(1,41,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__SW_RT_INT_insert(x,v)  _BGQ_INSERT(1,41,x,v)

//   Field:       edram_rt_int
//   Description: EDRAM interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__EDRAM_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__EDRAM_RT_INT_position     42
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__EDRAM_RT_INT_get(x)       _BGQ_GET(1,42,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__EDRAM_RT_INT_set(v)       _BGQ_SET(1,42,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__EDRAM_RT_INT_insert(x,v)  _BGQ_INSERT(1,42,x,v)

//   Field:       l1p0_rt_int2
//   Description: L1P0 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__L1P0_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__L1P0_RT_INT2_position     43
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__L1P0_RT_INT2_get(x)       _BGQ_GET(1,43,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__L1P0_RT_INT2_set(v)       _BGQ_SET(1,43,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__L1P0_RT_INT2_insert(x,v)  _BGQ_INSERT(1,43,x,v)

//   Field:       l1p1_rt_int2
//   Description: L1P1 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__L1P1_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__L1P1_RT_INT2_position     44
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__L1P1_RT_INT2_get(x)       _BGQ_GET(1,44,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__L1P1_RT_INT2_set(v)       _BGQ_SET(1,44,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__L1P1_RT_INT2_insert(x,v)  _BGQ_INSERT(1,44,x,v)

//   Field:       l1p2_rt_int2
//   Description: L1P2 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__L1P2_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__L1P2_RT_INT2_position     45
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__L1P2_RT_INT2_get(x)       _BGQ_GET(1,45,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__L1P2_RT_INT2_set(v)       _BGQ_SET(1,45,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__L1P2_RT_INT2_insert(x,v)  _BGQ_INSERT(1,45,x,v)

//   Field:       l1p3_rt_int2
//   Description: L1P3 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__L1P3_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__L1P3_RT_INT2_position     46
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__L1P3_RT_INT2_get(x)       _BGQ_GET(1,46,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__L1P3_RT_INT2_set(v)       _BGQ_SET(1,46,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__L1P3_RT_INT2_insert(x,v)  _BGQ_INSERT(1,46,x,v)

//   Field:       l1p4_rt_int2
//   Description: L1P4 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__L1P4_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__L1P4_RT_INT2_position     47
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__L1P4_RT_INT2_get(x)       _BGQ_GET(1,47,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__L1P4_RT_INT2_set(v)       _BGQ_SET(1,47,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__L1P4_RT_INT2_insert(x,v)  _BGQ_INSERT(1,47,x,v)

//   Field:       l1p5_rt_int2
//   Description: L1P5 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__L1P5_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__L1P5_RT_INT2_position     48
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__L1P5_RT_INT2_get(x)       _BGQ_GET(1,48,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__L1P5_RT_INT2_set(v)       _BGQ_SET(1,48,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__L1P5_RT_INT2_insert(x,v)  _BGQ_INSERT(1,48,x,v)

//   Field:       l1p6_rt_int2
//   Description: L1P6 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__L1P6_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__L1P6_RT_INT2_position     49
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__L1P6_RT_INT2_get(x)       _BGQ_GET(1,49,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__L1P6_RT_INT2_set(v)       _BGQ_SET(1,49,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__L1P6_RT_INT2_insert(x,v)  _BGQ_INSERT(1,49,x,v)

//   Field:       l1p7_rt_int2
//   Description: L1P7 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__L1P7_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__L1P7_RT_INT2_position     50
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__L1P7_RT_INT2_get(x)       _BGQ_GET(1,50,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__L1P7_RT_INT2_set(v)       _BGQ_SET(1,50,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__L1P7_RT_INT2_insert(x,v)  _BGQ_INSERT(1,50,x,v)

//   Field:       l1p8_rt_int2
//   Description: L1P8 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__L1P8_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__L1P8_RT_INT2_position     51
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__L1P8_RT_INT2_get(x)       _BGQ_GET(1,51,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__L1P8_RT_INT2_set(v)       _BGQ_SET(1,51,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__L1P8_RT_INT2_insert(x,v)  _BGQ_INSERT(1,51,x,v)

//   Field:       l1p9_rt_int2
//   Description: L1P9 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__L1P9_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__L1P9_RT_INT2_position     52
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__L1P9_RT_INT2_get(x)       _BGQ_GET(1,52,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__L1P9_RT_INT2_set(v)       _BGQ_SET(1,52,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__L1P9_RT_INT2_insert(x,v)  _BGQ_INSERT(1,52,x,v)

//   Field:       l1p10_rt_int2
//   Description: L1P10 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__L1P10_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__L1P10_RT_INT2_position     53
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__L1P10_RT_INT2_get(x)       _BGQ_GET(1,53,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__L1P10_RT_INT2_set(v)       _BGQ_SET(1,53,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__L1P10_RT_INT2_insert(x,v)  _BGQ_INSERT(1,53,x,v)

//   Field:       l1p11_rt_int2
//   Description: L1P11 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__L1P11_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__L1P11_RT_INT2_position     54
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__L1P11_RT_INT2_get(x)       _BGQ_GET(1,54,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__L1P11_RT_INT2_set(v)       _BGQ_SET(1,54,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__L1P11_RT_INT2_insert(x,v)  _BGQ_INSERT(1,54,x,v)

//   Field:       l1p12_rt_int2
//   Description: L1P12 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__L1P12_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__L1P12_RT_INT2_position     55
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__L1P12_RT_INT2_get(x)       _BGQ_GET(1,55,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__L1P12_RT_INT2_set(v)       _BGQ_SET(1,55,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__L1P12_RT_INT2_insert(x,v)  _BGQ_INSERT(1,55,x,v)

//   Field:       l1p13_rt_int2
//   Description: L1P13 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__L1P13_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__L1P13_RT_INT2_position     56
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__L1P13_RT_INT2_get(x)       _BGQ_GET(1,56,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__L1P13_RT_INT2_set(v)       _BGQ_SET(1,56,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__L1P13_RT_INT2_insert(x,v)  _BGQ_INSERT(1,56,x,v)

//   Field:       l1p14_rt_int2
//   Description: L1P14 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__L1P14_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__L1P14_RT_INT2_position     57
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__L1P14_RT_INT2_get(x)       _BGQ_GET(1,57,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__L1P14_RT_INT2_set(v)       _BGQ_SET(1,57,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__L1P14_RT_INT2_insert(x,v)  _BGQ_INSERT(1,57,x,v)

//   Field:       l1p15_rt_int2
//   Description: L1P15 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__L1P15_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__L1P15_RT_INT2_position     58
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__L1P15_RT_INT2_get(x)       _BGQ_GET(1,58,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__L1P15_RT_INT2_set(v)       _BGQ_SET(1,58,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__L1P15_RT_INT2_insert(x,v)  _BGQ_INSERT(1,58,x,v)

//   Field:       l1p16_rt_int2
//   Description: L1P16 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__L1P16_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__L1P16_RT_INT2_position     59
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__L1P16_RT_INT2_get(x)       _BGQ_GET(1,59,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__L1P16_RT_INT2_set(v)       _BGQ_SET(1,59,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__L1P16_RT_INT2_insert(x,v)  _BGQ_INSERT(1,59,x,v)

//   Field:       gea_rt_int
//   Description: GEA interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__GEA_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__GEA_RT_INT_position     61
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__GEA_RT_INT_get(x)       _BGQ_GET(1,61,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__GEA_RT_INT_set(v)       _BGQ_SET(1,61,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_0__GEA_RT_INT_insert(x,v)  _BGQ_INSERT(1,61,x,v)

  
// Register:
//   Name:        gea_mapped_interrupt_status1_1
//   Type:        Read Only
//   Permission:  All
//   Reset:       0000000000000000
//   Description: GEA Interrupt Status1 register for gea interrupt bit 1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_1_offset  (0x0011) // Offset of register in instance 
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_1_reset  UNSIGNED64(0x0000000000000000)

//   Field:       upc_int
//   Description: UPC interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_1__UPC_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_1__UPC_INT_position     0
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_1__UPC_INT_get(x)       _BGQ_GET(1,0,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_1__UPC_INT_set(v)       _BGQ_SET(1,0,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_1__UPC_INT_insert(x,v)  _BGQ_INSERT(1,0,x,v)

//   Field:       db_int
//   Description: Devbus interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_1__DB_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_1__DB_INT_position     1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_1__DB_INT_get(x)       _BGQ_GET(1,1,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_1__DB_INT_set(v)       _BGQ_SET(1,1,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_1__DB_INT_insert(x,v)  _BGQ_INSERT(1,1,x,v)

//   Field:       l1p0_int
//   Description: L1P0 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_1__L1P0_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_1__L1P0_INT_position     2
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_1__L1P0_INT_get(x)       _BGQ_GET(1,2,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_1__L1P0_INT_set(v)       _BGQ_SET(1,2,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_1__L1P0_INT_insert(x,v)  _BGQ_INSERT(1,2,x,v)

//   Field:       l1p1_int
//   Description: L1P1 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_1__L1P1_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_1__L1P1_INT_position     3
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_1__L1P1_INT_get(x)       _BGQ_GET(1,3,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_1__L1P1_INT_set(v)       _BGQ_SET(1,3,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_1__L1P1_INT_insert(x,v)  _BGQ_INSERT(1,3,x,v)

//   Field:       l1p2_int
//   Description: L1P2 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_1__L1P2_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_1__L1P2_INT_position     4
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_1__L1P2_INT_get(x)       _BGQ_GET(1,4,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_1__L1P2_INT_set(v)       _BGQ_SET(1,4,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_1__L1P2_INT_insert(x,v)  _BGQ_INSERT(1,4,x,v)

//   Field:       l1p3_int
//   Description: L1P3 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_1__L1P3_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_1__L1P3_INT_position     5
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_1__L1P3_INT_get(x)       _BGQ_GET(1,5,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_1__L1P3_INT_set(v)       _BGQ_SET(1,5,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_1__L1P3_INT_insert(x,v)  _BGQ_INSERT(1,5,x,v)

//   Field:       l1p4_int
//   Description: L1P4 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_1__L1P4_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_1__L1P4_INT_position     6
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_1__L1P4_INT_get(x)       _BGQ_GET(1,6,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_1__L1P4_INT_set(v)       _BGQ_SET(1,6,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_1__L1P4_INT_insert(x,v)  _BGQ_INSERT(1,6,x,v)

//   Field:       l1p5_int
//   Description: L1P5 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_1__L1P5_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_1__L1P5_INT_position     7
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_1__L1P5_INT_get(x)       _BGQ_GET(1,7,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_1__L1P5_INT_set(v)       _BGQ_SET(1,7,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_1__L1P5_INT_insert(x,v)  _BGQ_INSERT(1,7,x,v)

//   Field:       l1p6_int
//   Description: L1P6 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_1__L1P6_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_1__L1P6_INT_position     8
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_1__L1P6_INT_get(x)       _BGQ_GET(1,8,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_1__L1P6_INT_set(v)       _BGQ_SET(1,8,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_1__L1P6_INT_insert(x,v)  _BGQ_INSERT(1,8,x,v)

//   Field:       l1p7_int
//   Description: L1P7 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_1__L1P7_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_1__L1P7_INT_position     9
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_1__L1P7_INT_get(x)       _BGQ_GET(1,9,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_1__L1P7_INT_set(v)       _BGQ_SET(1,9,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_1__L1P7_INT_insert(x,v)  _BGQ_INSERT(1,9,x,v)

//   Field:       l1p8_int
//   Description: L1P8 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_1__L1P8_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_1__L1P8_INT_position     10
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_1__L1P8_INT_get(x)       _BGQ_GET(1,10,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_1__L1P8_INT_set(v)       _BGQ_SET(1,10,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_1__L1P8_INT_insert(x,v)  _BGQ_INSERT(1,10,x,v)

//   Field:       l1p9_int
//   Description: L1P9 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_1__L1P9_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_1__L1P9_INT_position     11
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_1__L1P9_INT_get(x)       _BGQ_GET(1,11,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_1__L1P9_INT_set(v)       _BGQ_SET(1,11,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_1__L1P9_INT_insert(x,v)  _BGQ_INSERT(1,11,x,v)

//   Field:       l1p10_int
//   Description: L1P10 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_1__L1P10_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_1__L1P10_INT_position     12
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_1__L1P10_INT_get(x)       _BGQ_GET(1,12,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_1__L1P10_INT_set(v)       _BGQ_SET(1,12,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_1__L1P10_INT_insert(x,v)  _BGQ_INSERT(1,12,x,v)

//   Field:       l1p11_int
//   Description: L1P11 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_1__L1P11_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_1__L1P11_INT_position     13
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_1__L1P11_INT_get(x)       _BGQ_GET(1,13,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_1__L1P11_INT_set(v)       _BGQ_SET(1,13,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_1__L1P11_INT_insert(x,v)  _BGQ_INSERT(1,13,x,v)

//   Field:       l1p12_int
//   Description: L1P12 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_1__L1P12_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_1__L1P12_INT_position     14
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_1__L1P12_INT_get(x)       _BGQ_GET(1,14,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_1__L1P12_INT_set(v)       _BGQ_SET(1,14,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_1__L1P12_INT_insert(x,v)  _BGQ_INSERT(1,14,x,v)

//   Field:       l1p13_int
//   Description: L1P13 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_1__L1P13_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_1__L1P13_INT_position     15
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_1__L1P13_INT_get(x)       _BGQ_GET(1,15,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_1__L1P13_INT_set(v)       _BGQ_SET(1,15,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_1__L1P13_INT_insert(x,v)  _BGQ_INSERT(1,15,x,v)

//   Field:       l1p14_int
//   Description: L1P14 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_1__L1P14_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_1__L1P14_INT_position     16
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_1__L1P14_INT_get(x)       _BGQ_GET(1,16,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_1__L1P14_INT_set(v)       _BGQ_SET(1,16,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_1__L1P14_INT_insert(x,v)  _BGQ_INSERT(1,16,x,v)

//   Field:       l1p15_int
//   Description: L1P15 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_1__L1P15_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_1__L1P15_INT_position     17
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_1__L1P15_INT_get(x)       _BGQ_GET(1,17,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_1__L1P15_INT_set(v)       _BGQ_SET(1,17,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_1__L1P15_INT_insert(x,v)  _BGQ_INSERT(1,17,x,v)

//   Field:       l1p16_int
//   Description: L1P16 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_1__L1P16_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_1__L1P16_INT_position     18
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_1__L1P16_INT_get(x)       _BGQ_GET(1,18,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_1__L1P16_INT_set(v)       _BGQ_SET(1,18,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_1__L1P16_INT_insert(x,v)  _BGQ_INSERT(1,18,x,v)

//   Field:       pcie_int
//   Description: PCIE interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_1__PCIE_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_1__PCIE_INT_position     19
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_1__PCIE_INT_get(x)       _BGQ_GET(1,19,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_1__PCIE_INT_set(v)       _BGQ_SET(1,19,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_1__PCIE_INT_insert(x,v)  _BGQ_INSERT(1,19,x,v)

//   Field:       sd0_int
//   Description: Serdes0 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_1__SD0_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_1__SD0_INT_position     20
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_1__SD0_INT_get(x)       _BGQ_GET(1,20,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_1__SD0_INT_set(v)       _BGQ_SET(1,20,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_1__SD0_INT_insert(x,v)  _BGQ_INSERT(1,20,x,v)

//   Field:       sd1_int
//   Description: Serdes1 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_1__SD1_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_1__SD1_INT_position     21
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_1__SD1_INT_get(x)       _BGQ_GET(1,21,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_1__SD1_INT_set(v)       _BGQ_SET(1,21,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_1__SD1_INT_insert(x,v)  _BGQ_INSERT(1,21,x,v)

//   Field:       cs_int
//   Description: Clockstop interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_1__CS_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_1__CS_INT_position     26
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_1__CS_INT_get(x)       _BGQ_GET(1,26,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_1__CS_INT_set(v)       _BGQ_SET(1,26,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_1__CS_INT_insert(x,v)  _BGQ_INSERT(1,26,x,v)

//   Field:       en_int
//   Description: Envmon interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_1__EN_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_1__EN_INT_position     27
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_1__EN_INT_get(x)       _BGQ_GET(1,27,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_1__EN_INT_set(v)       _BGQ_SET(1,27,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_1__EN_INT_insert(x,v)  _BGQ_INSERT(1,27,x,v)

//   Field:       dcr_arb_int
//   Description: DCR Arbiter interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_1__DCR_ARB_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_1__DCR_ARB_INT_position     31
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_1__DCR_ARB_INT_get(x)       _BGQ_GET(1,31,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_1__DCR_ARB_INT_set(v)       _BGQ_SET(1,31,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_1__DCR_ARB_INT_insert(x,v)  _BGQ_INSERT(1,31,x,v)

//   Field:       testint_int
//   Description: Testint interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_1__TESTINT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_1__TESTINT_INT_position     32
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_1__TESTINT_INT_get(x)       _BGQ_GET(1,32,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_1__TESTINT_INT_set(v)       _BGQ_SET(1,32,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_1__TESTINT_INT_insert(x,v)  _BGQ_INSERT(1,32,x,v)

//   Field:       mu_int
//   Description: Message Unit interrupt bit 6 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_1__MU_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_1__MU_INT_position     33
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_1__MU_INT_get(x)       _BGQ_GET(1,33,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_1__MU_INT_set(v)       _BGQ_SET(1,33,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_1__MU_INT_insert(x,v)  _BGQ_INSERT(1,33,x,v)

//   Field:       ddr0_int
//   Description: DDR Controller0 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_1__DDR0_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_1__DDR0_INT_position     39
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_1__DDR0_INT_get(x)       _BGQ_GET(1,39,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_1__DDR0_INT_set(v)       _BGQ_SET(1,39,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_1__DDR0_INT_insert(x,v)  _BGQ_INSERT(1,39,x,v)

//   Field:       ddr1_int
//   Description: DDR Controller1 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_1__DDR1_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_1__DDR1_INT_position     40
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_1__DDR1_INT_get(x)       _BGQ_GET(1,40,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_1__DDR1_INT_set(v)       _BGQ_SET(1,40,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_1__DDR1_INT_insert(x,v)  _BGQ_INSERT(1,40,x,v)

//   Field:       sw_int
//   Description: Switch interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_1__SW_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_1__SW_INT_position     41
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_1__SW_INT_get(x)       _BGQ_GET(1,41,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_1__SW_INT_set(v)       _BGQ_SET(1,41,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_1__SW_INT_insert(x,v)  _BGQ_INSERT(1,41,x,v)

//   Field:       edram_int
//   Description: EDRAM interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_1__EDRAM_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_1__EDRAM_INT_position     42
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_1__EDRAM_INT_get(x)       _BGQ_GET(1,42,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_1__EDRAM_INT_set(v)       _BGQ_SET(1,42,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_1__EDRAM_INT_insert(x,v)  _BGQ_INSERT(1,42,x,v)

//   Field:       l2s_int
//   Description: L2 slice 0-15 interrupt bit is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_1__L2S_INT_width        16
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_1__L2S_INT_position     58
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_1__L2S_INT_get(x)       _BGQ_GET(16,58,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_1__L2S_INT_set(v)       _BGQ_SET(16,58,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_1__L2S_INT_insert(x,v)  _BGQ_INSERT(16,58,x,v)

//   Field:       l2c_int
//   Description: L2 Central interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_1__L2C_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_1__L2C_INT_position     60
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_1__L2C_INT_get(x)       _BGQ_GET(1,60,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_1__L2C_INT_set(v)       _BGQ_SET(1,60,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_1__L2C_INT_insert(x,v)  _BGQ_INSERT(1,60,x,v)

//   Field:       gea_int
//   Description: GEA interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_1__GEA_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_1__GEA_INT_position     61
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_1__GEA_INT_get(x)       _BGQ_GET(1,61,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_1__GEA_INT_set(v)       _BGQ_SET(1,61,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_1__GEA_INT_insert(x,v)  _BGQ_INSERT(1,61,x,v)

//   Field:       nd_int
//   Description: Network interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_1__ND_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_1__ND_INT_position     62
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_1__ND_INT_get(x)       _BGQ_GET(1,62,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_1__ND_INT_set(v)       _BGQ_SET(1,62,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_1__ND_INT_insert(x,v)  _BGQ_INSERT(1,62,x,v)

  
// Register:
//   Name:        gea_mapped_interrupt_status1_2
//   Type:        Read Only
//   Permission:  All
//   Reset:       0000000000000000
//   Description: GEA Interrupt Status2 register for gea interrupt bit 1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2_offset  (0x0012) // Offset of register in instance 
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2_reset  UNSIGNED64(0x0000000000000000)

//   Field:       upc_int
//   Description: UPC interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__UPC_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__UPC_INT_position     0
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__UPC_INT_get(x)       _BGQ_GET(1,0,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__UPC_INT_set(v)       _BGQ_SET(1,0,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__UPC_INT_insert(x,v)  _BGQ_INSERT(1,0,x,v)

//   Field:       db_int
//   Description: Devbus interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__DB_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__DB_INT_position     1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__DB_INT_get(x)       _BGQ_GET(1,1,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__DB_INT_set(v)       _BGQ_SET(1,1,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__DB_INT_insert(x,v)  _BGQ_INSERT(1,1,x,v)

//   Field:       l1p0_int
//   Description: L1P0 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__L1P0_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__L1P0_INT_position     2
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__L1P0_INT_get(x)       _BGQ_GET(1,2,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__L1P0_INT_set(v)       _BGQ_SET(1,2,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__L1P0_INT_insert(x,v)  _BGQ_INSERT(1,2,x,v)

//   Field:       l1p1_int
//   Description: L1P1 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__L1P1_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__L1P1_INT_position     3
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__L1P1_INT_get(x)       _BGQ_GET(1,3,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__L1P1_INT_set(v)       _BGQ_SET(1,3,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__L1P1_INT_insert(x,v)  _BGQ_INSERT(1,3,x,v)

//   Field:       l1p2_int
//   Description: L1P2 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__L1P2_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__L1P2_INT_position     4
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__L1P2_INT_get(x)       _BGQ_GET(1,4,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__L1P2_INT_set(v)       _BGQ_SET(1,4,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__L1P2_INT_insert(x,v)  _BGQ_INSERT(1,4,x,v)

//   Field:       l1p3_int
//   Description: L1P3 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__L1P3_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__L1P3_INT_position     5
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__L1P3_INT_get(x)       _BGQ_GET(1,5,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__L1P3_INT_set(v)       _BGQ_SET(1,5,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__L1P3_INT_insert(x,v)  _BGQ_INSERT(1,5,x,v)

//   Field:       l1p4_int
//   Description: L1P4 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__L1P4_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__L1P4_INT_position     6
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__L1P4_INT_get(x)       _BGQ_GET(1,6,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__L1P4_INT_set(v)       _BGQ_SET(1,6,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__L1P4_INT_insert(x,v)  _BGQ_INSERT(1,6,x,v)

//   Field:       l1p5_int
//   Description: L1P5 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__L1P5_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__L1P5_INT_position     7
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__L1P5_INT_get(x)       _BGQ_GET(1,7,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__L1P5_INT_set(v)       _BGQ_SET(1,7,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__L1P5_INT_insert(x,v)  _BGQ_INSERT(1,7,x,v)

//   Field:       l1p6_int
//   Description: L1P6 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__L1P6_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__L1P6_INT_position     8
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__L1P6_INT_get(x)       _BGQ_GET(1,8,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__L1P6_INT_set(v)       _BGQ_SET(1,8,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__L1P6_INT_insert(x,v)  _BGQ_INSERT(1,8,x,v)

//   Field:       l1p7_int
//   Description: L1P7 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__L1P7_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__L1P7_INT_position     9
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__L1P7_INT_get(x)       _BGQ_GET(1,9,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__L1P7_INT_set(v)       _BGQ_SET(1,9,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__L1P7_INT_insert(x,v)  _BGQ_INSERT(1,9,x,v)

//   Field:       l1p8_int
//   Description: L1P8 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__L1P8_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__L1P8_INT_position     10
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__L1P8_INT_get(x)       _BGQ_GET(1,10,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__L1P8_INT_set(v)       _BGQ_SET(1,10,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__L1P8_INT_insert(x,v)  _BGQ_INSERT(1,10,x,v)

//   Field:       l1p9_int
//   Description: L1P9 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__L1P9_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__L1P9_INT_position     11
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__L1P9_INT_get(x)       _BGQ_GET(1,11,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__L1P9_INT_set(v)       _BGQ_SET(1,11,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__L1P9_INT_insert(x,v)  _BGQ_INSERT(1,11,x,v)

//   Field:       l1p10_int
//   Description: L1P10 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__L1P10_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__L1P10_INT_position     12
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__L1P10_INT_get(x)       _BGQ_GET(1,12,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__L1P10_INT_set(v)       _BGQ_SET(1,12,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__L1P10_INT_insert(x,v)  _BGQ_INSERT(1,12,x,v)

//   Field:       l1p11_int
//   Description: L1P11 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__L1P11_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__L1P11_INT_position     13
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__L1P11_INT_get(x)       _BGQ_GET(1,13,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__L1P11_INT_set(v)       _BGQ_SET(1,13,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__L1P11_INT_insert(x,v)  _BGQ_INSERT(1,13,x,v)

//   Field:       l1p12_int
//   Description: L1P12 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__L1P12_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__L1P12_INT_position     14
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__L1P12_INT_get(x)       _BGQ_GET(1,14,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__L1P12_INT_set(v)       _BGQ_SET(1,14,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__L1P12_INT_insert(x,v)  _BGQ_INSERT(1,14,x,v)

//   Field:       l1p13_int
//   Description: L1P13 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__L1P13_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__L1P13_INT_position     15
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__L1P13_INT_get(x)       _BGQ_GET(1,15,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__L1P13_INT_set(v)       _BGQ_SET(1,15,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__L1P13_INT_insert(x,v)  _BGQ_INSERT(1,15,x,v)

//   Field:       l1p14_int
//   Description: L1P14 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__L1P14_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__L1P14_INT_position     16
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__L1P14_INT_get(x)       _BGQ_GET(1,16,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__L1P14_INT_set(v)       _BGQ_SET(1,16,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__L1P14_INT_insert(x,v)  _BGQ_INSERT(1,16,x,v)

//   Field:       l1p15_int
//   Description: L1P15 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__L1P15_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__L1P15_INT_position     17
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__L1P15_INT_get(x)       _BGQ_GET(1,17,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__L1P15_INT_set(v)       _BGQ_SET(1,17,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__L1P15_INT_insert(x,v)  _BGQ_INSERT(1,17,x,v)

//   Field:       l1p16_int
//   Description: L1P16 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__L1P16_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__L1P16_INT_position     18
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__L1P16_INT_get(x)       _BGQ_GET(1,18,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__L1P16_INT_set(v)       _BGQ_SET(1,18,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__L1P16_INT_insert(x,v)  _BGQ_INSERT(1,18,x,v)

//   Field:       pcie_int
//   Description: PCIE interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__PCIE_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__PCIE_INT_position     19
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__PCIE_INT_get(x)       _BGQ_GET(1,19,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__PCIE_INT_set(v)       _BGQ_SET(1,19,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__PCIE_INT_insert(x,v)  _BGQ_INSERT(1,19,x,v)

//   Field:       sd0_int
//   Description: Serdes0 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__SD0_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__SD0_INT_position     20
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__SD0_INT_get(x)       _BGQ_GET(1,20,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__SD0_INT_set(v)       _BGQ_SET(1,20,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__SD0_INT_insert(x,v)  _BGQ_INSERT(1,20,x,v)

//   Field:       sd1_int
//   Description: Serdes1 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__SD1_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__SD1_INT_position     21
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__SD1_INT_get(x)       _BGQ_GET(1,21,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__SD1_INT_set(v)       _BGQ_SET(1,21,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__SD1_INT_insert(x,v)  _BGQ_INSERT(1,21,x,v)

//   Field:       cs_int
//   Description: Clockstop interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__CS_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__CS_INT_position     26
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__CS_INT_get(x)       _BGQ_GET(1,26,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__CS_INT_set(v)       _BGQ_SET(1,26,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__CS_INT_insert(x,v)  _BGQ_INSERT(1,26,x,v)

//   Field:       en_int
//   Description: Envmon interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__EN_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__EN_INT_position     27
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__EN_INT_get(x)       _BGQ_GET(1,27,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__EN_INT_set(v)       _BGQ_SET(1,27,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__EN_INT_insert(x,v)  _BGQ_INSERT(1,27,x,v)

//   Field:       dcr_arb_int
//   Description: DCR Arbiter interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__DCR_ARB_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__DCR_ARB_INT_position     31
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__DCR_ARB_INT_get(x)       _BGQ_GET(1,31,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__DCR_ARB_INT_set(v)       _BGQ_SET(1,31,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__DCR_ARB_INT_insert(x,v)  _BGQ_INSERT(1,31,x,v)

//   Field:       testint_int
//   Description: Testint interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__TESTINT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__TESTINT_INT_position     32
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__TESTINT_INT_get(x)       _BGQ_GET(1,32,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__TESTINT_INT_set(v)       _BGQ_SET(1,32,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__TESTINT_INT_insert(x,v)  _BGQ_INSERT(1,32,x,v)

//   Field:       mu_int
//   Description: Message Unit interrupt bit 7 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__MU_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__MU_INT_position     33
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__MU_INT_get(x)       _BGQ_GET(1,33,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__MU_INT_set(v)       _BGQ_SET(1,33,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__MU_INT_insert(x,v)  _BGQ_INSERT(1,33,x,v)

//   Field:       ddr0_int
//   Description: DDR Controller0 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__DDR0_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__DDR0_INT_position     39
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__DDR0_INT_get(x)       _BGQ_GET(1,39,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__DDR0_INT_set(v)       _BGQ_SET(1,39,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__DDR0_INT_insert(x,v)  _BGQ_INSERT(1,39,x,v)

//   Field:       ddr1_int
//   Description: DDR Controller1 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__DDR1_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__DDR1_INT_position     40
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__DDR1_INT_get(x)       _BGQ_GET(1,40,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__DDR1_INT_set(v)       _BGQ_SET(1,40,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__DDR1_INT_insert(x,v)  _BGQ_INSERT(1,40,x,v)

//   Field:       sw_int
//   Description: Switch interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__SW_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__SW_INT_position     41
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__SW_INT_get(x)       _BGQ_GET(1,41,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__SW_INT_set(v)       _BGQ_SET(1,41,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__SW_INT_insert(x,v)  _BGQ_INSERT(1,41,x,v)

//   Field:       edram_int
//   Description: EDRAM interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__EDRAM_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__EDRAM_INT_position     42
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__EDRAM_INT_get(x)       _BGQ_GET(1,42,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__EDRAM_INT_set(v)       _BGQ_SET(1,42,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__EDRAM_INT_insert(x,v)  _BGQ_INSERT(1,42,x,v)

//   Field:       l2cntr0_int
//   Description: L2 counter 0 interrupt is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__L2CNTR0_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__L2CNTR0_INT_position     43
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__L2CNTR0_INT_get(x)       _BGQ_GET(1,43,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__L2CNTR0_INT_set(v)       _BGQ_SET(1,43,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__L2CNTR0_INT_insert(x,v)  _BGQ_INSERT(1,43,x,v)

//   Field:       l2cntr1_int
//   Description: L2 counter 1 interrupt is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__L2CNTR1_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__L2CNTR1_INT_position     44
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__L2CNTR1_INT_get(x)       _BGQ_GET(1,44,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__L2CNTR1_INT_set(v)       _BGQ_SET(1,44,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__L2CNTR1_INT_insert(x,v)  _BGQ_INSERT(1,44,x,v)

//   Field:       l2cntr2_int
//   Description: L2 counter 2 interrupt is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__L2CNTR2_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__L2CNTR2_INT_position     45
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__L2CNTR2_INT_get(x)       _BGQ_GET(1,45,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__L2CNTR2_INT_set(v)       _BGQ_SET(1,45,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__L2CNTR2_INT_insert(x,v)  _BGQ_INSERT(1,45,x,v)

//   Field:       l2cntr3_int
//   Description: L2 counter 3 interrupt is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__L2CNTR3_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__L2CNTR3_INT_position     46
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__L2CNTR3_INT_get(x)       _BGQ_GET(1,46,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__L2CNTR3_INT_set(v)       _BGQ_SET(1,46,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__L2CNTR3_INT_insert(x,v)  _BGQ_INSERT(1,46,x,v)

//   Field:       msgc_int
//   Description: Msync generation counter interrupt is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__MSGC_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__MSGC_INT_position     47
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__MSGC_INT_get(x)       _BGQ_GET(1,47,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__MSGC_INT_set(v)       _BGQ_SET(1,47,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__MSGC_INT_insert(x,v)  _BGQ_INSERT(1,47,x,v)

//   Field:       l2c_int
//   Description: L2 Central interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__L2C_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__L2C_INT_position     60
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__L2C_INT_get(x)       _BGQ_GET(1,60,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__L2C_INT_set(v)       _BGQ_SET(1,60,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__L2C_INT_insert(x,v)  _BGQ_INSERT(1,60,x,v)

//   Field:       gea_int
//   Description: GEA interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__GEA_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__GEA_INT_position     61
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__GEA_INT_get(x)       _BGQ_GET(1,61,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__GEA_INT_set(v)       _BGQ_SET(1,61,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__GEA_INT_insert(x,v)  _BGQ_INSERT(1,61,x,v)

//   Field:       nd_int
//   Description: Network interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__ND_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__ND_INT_position     62
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__ND_INT_get(x)       _BGQ_GET(1,62,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__ND_INT_set(v)       _BGQ_SET(1,62,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS1_2__ND_INT_insert(x,v)  _BGQ_INSERT(1,62,x,v)

  
// Register:
//   Name:        gea_mapped_interrupt_status2_0
//   Type:        Read Only
//   Permission:  All
//   Reset:       0000000000000000
//   Description: GEA Interrupt Status0 register for gea interrupt bit 2
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0_offset  (0x0013) // Offset of register in instance 
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0_reset  UNSIGNED64(0x0000000000000000)

//   Field:       upc_rt_int
//   Description: UPC interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__UPC_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__UPC_RT_INT_position     0
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__UPC_RT_INT_get(x)       _BGQ_GET(1,0,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__UPC_RT_INT_set(v)       _BGQ_SET(1,0,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__UPC_RT_INT_insert(x,v)  _BGQ_INSERT(1,0,x,v)

//   Field:       db_rt_int
//   Description: Devbus interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__DB_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__DB_RT_INT_position     1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__DB_RT_INT_get(x)       _BGQ_GET(1,1,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__DB_RT_INT_set(v)       _BGQ_SET(1,1,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__DB_RT_INT_insert(x,v)  _BGQ_INSERT(1,1,x,v)

//   Field:       l1p0_rt_int
//   Description: L1P0 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__L1P0_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__L1P0_RT_INT_position     2
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__L1P0_RT_INT_get(x)       _BGQ_GET(1,2,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__L1P0_RT_INT_set(v)       _BGQ_SET(1,2,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__L1P0_RT_INT_insert(x,v)  _BGQ_INSERT(1,2,x,v)

//   Field:       l1p1_rt_int
//   Description: L1P1 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__L1P1_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__L1P1_RT_INT_position     3
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__L1P1_RT_INT_get(x)       _BGQ_GET(1,3,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__L1P1_RT_INT_set(v)       _BGQ_SET(1,3,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__L1P1_RT_INT_insert(x,v)  _BGQ_INSERT(1,3,x,v)

//   Field:       l1p2_rt_int
//   Description: L1P2 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__L1P2_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__L1P2_RT_INT_position     4
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__L1P2_RT_INT_get(x)       _BGQ_GET(1,4,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__L1P2_RT_INT_set(v)       _BGQ_SET(1,4,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__L1P2_RT_INT_insert(x,v)  _BGQ_INSERT(1,4,x,v)

//   Field:       l1p3_rt_int
//   Description: L1P3 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__L1P3_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__L1P3_RT_INT_position     5
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__L1P3_RT_INT_get(x)       _BGQ_GET(1,5,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__L1P3_RT_INT_set(v)       _BGQ_SET(1,5,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__L1P3_RT_INT_insert(x,v)  _BGQ_INSERT(1,5,x,v)

//   Field:       l1p4_rt_int
//   Description: L1P4 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__L1P4_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__L1P4_RT_INT_position     6
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__L1P4_RT_INT_get(x)       _BGQ_GET(1,6,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__L1P4_RT_INT_set(v)       _BGQ_SET(1,6,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__L1P4_RT_INT_insert(x,v)  _BGQ_INSERT(1,6,x,v)

//   Field:       l1p5_rt_int
//   Description: L1P5 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__L1P5_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__L1P5_RT_INT_position     7
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__L1P5_RT_INT_get(x)       _BGQ_GET(1,7,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__L1P5_RT_INT_set(v)       _BGQ_SET(1,7,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__L1P5_RT_INT_insert(x,v)  _BGQ_INSERT(1,7,x,v)

//   Field:       l1p6_rt_int
//   Description: L1P6 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__L1P6_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__L1P6_RT_INT_position     8
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__L1P6_RT_INT_get(x)       _BGQ_GET(1,8,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__L1P6_RT_INT_set(v)       _BGQ_SET(1,8,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__L1P6_RT_INT_insert(x,v)  _BGQ_INSERT(1,8,x,v)

//   Field:       l1p7_rt_int
//   Description: L1P7 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__L1P7_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__L1P7_RT_INT_position     9
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__L1P7_RT_INT_get(x)       _BGQ_GET(1,9,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__L1P7_RT_INT_set(v)       _BGQ_SET(1,9,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__L1P7_RT_INT_insert(x,v)  _BGQ_INSERT(1,9,x,v)

//   Field:       l1p8_rt_int
//   Description: L1P8 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__L1P8_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__L1P8_RT_INT_position     10
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__L1P8_RT_INT_get(x)       _BGQ_GET(1,10,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__L1P8_RT_INT_set(v)       _BGQ_SET(1,10,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__L1P8_RT_INT_insert(x,v)  _BGQ_INSERT(1,10,x,v)

//   Field:       l1p9_rt_int
//   Description: L1P9 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__L1P9_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__L1P9_RT_INT_position     11
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__L1P9_RT_INT_get(x)       _BGQ_GET(1,11,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__L1P9_RT_INT_set(v)       _BGQ_SET(1,11,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__L1P9_RT_INT_insert(x,v)  _BGQ_INSERT(1,11,x,v)

//   Field:       l1p10_rt_int
//   Description: L1P10 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__L1P10_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__L1P10_RT_INT_position     12
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__L1P10_RT_INT_get(x)       _BGQ_GET(1,12,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__L1P10_RT_INT_set(v)       _BGQ_SET(1,12,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__L1P10_RT_INT_insert(x,v)  _BGQ_INSERT(1,12,x,v)

//   Field:       l1p11_rt_int
//   Description: L1P11 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__L1P11_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__L1P11_RT_INT_position     13
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__L1P11_RT_INT_get(x)       _BGQ_GET(1,13,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__L1P11_RT_INT_set(v)       _BGQ_SET(1,13,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__L1P11_RT_INT_insert(x,v)  _BGQ_INSERT(1,13,x,v)

//   Field:       l1p12_rt_int
//   Description: L1P12 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__L1P12_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__L1P12_RT_INT_position     14
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__L1P12_RT_INT_get(x)       _BGQ_GET(1,14,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__L1P12_RT_INT_set(v)       _BGQ_SET(1,14,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__L1P12_RT_INT_insert(x,v)  _BGQ_INSERT(1,14,x,v)

//   Field:       l1p13_rt_int
//   Description: L1P13 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__L1P13_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__L1P13_RT_INT_position     15
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__L1P13_RT_INT_get(x)       _BGQ_GET(1,15,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__L1P13_RT_INT_set(v)       _BGQ_SET(1,15,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__L1P13_RT_INT_insert(x,v)  _BGQ_INSERT(1,15,x,v)

//   Field:       l1p14_rt_int
//   Description: L1P14 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__L1P14_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__L1P14_RT_INT_position     16
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__L1P14_RT_INT_get(x)       _BGQ_GET(1,16,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__L1P14_RT_INT_set(v)       _BGQ_SET(1,16,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__L1P14_RT_INT_insert(x,v)  _BGQ_INSERT(1,16,x,v)

//   Field:       l1p15_rt_int
//   Description: L1P15 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__L1P15_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__L1P15_RT_INT_position     17
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__L1P15_RT_INT_get(x)       _BGQ_GET(1,17,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__L1P15_RT_INT_set(v)       _BGQ_SET(1,17,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__L1P15_RT_INT_insert(x,v)  _BGQ_INSERT(1,17,x,v)

//   Field:       l1p16_rt_int
//   Description: L1P16 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__L1P16_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__L1P16_RT_INT_position     18
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__L1P16_RT_INT_get(x)       _BGQ_GET(1,18,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__L1P16_RT_INT_set(v)       _BGQ_SET(1,18,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__L1P16_RT_INT_insert(x,v)  _BGQ_INSERT(1,18,x,v)

//   Field:       pcie_rt_int
//   Description: PCIE interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__PCIE_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__PCIE_RT_INT_position     19
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__PCIE_RT_INT_get(x)       _BGQ_GET(1,19,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__PCIE_RT_INT_set(v)       _BGQ_SET(1,19,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__PCIE_RT_INT_insert(x,v)  _BGQ_INSERT(1,19,x,v)

//   Field:       sd0_rt_int
//   Description: Serdes0 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__SD0_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__SD0_RT_INT_position     20
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__SD0_RT_INT_get(x)       _BGQ_GET(1,20,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__SD0_RT_INT_set(v)       _BGQ_SET(1,20,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__SD0_RT_INT_insert(x,v)  _BGQ_INSERT(1,20,x,v)

//   Field:       sd1_rt_int
//   Description: Serdes1 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__SD1_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__SD1_RT_INT_position     21
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__SD1_RT_INT_get(x)       _BGQ_GET(1,21,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__SD1_RT_INT_set(v)       _BGQ_SET(1,21,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__SD1_RT_INT_insert(x,v)  _BGQ_INSERT(1,21,x,v)

//   Field:       db_pcie_rt_int
//   Description: Devbus PCIE interrupt bit 0:3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__DB_PCIE_RT_INT_width        4
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__DB_PCIE_RT_INT_position     25
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__DB_PCIE_RT_INT_get(x)       _BGQ_GET(4,25,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__DB_PCIE_RT_INT_set(v)       _BGQ_SET(4,25,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__DB_PCIE_RT_INT_insert(x,v)  _BGQ_INSERT(4,25,x,v)

//   Field:       cs_rt_int
//   Description: Clockstop interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__CS_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__CS_RT_INT_position     26
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__CS_RT_INT_get(x)       _BGQ_GET(1,26,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__CS_RT_INT_set(v)       _BGQ_SET(1,26,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__CS_RT_INT_insert(x,v)  _BGQ_INSERT(1,26,x,v)

//   Field:       en_rt_int
//   Description: Envmon interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__EN_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__EN_RT_INT_position     27
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__EN_RT_INT_get(x)       _BGQ_GET(1,27,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__EN_RT_INT_set(v)       _BGQ_SET(1,27,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__EN_RT_INT_insert(x,v)  _BGQ_INSERT(1,27,x,v)

//   Field:       dcr_arb_rt_int
//   Description: DCR Arbiter interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__DCR_ARB_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__DCR_ARB_RT_INT_position     31
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__DCR_ARB_RT_INT_get(x)       _BGQ_GET(1,31,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__DCR_ARB_RT_INT_set(v)       _BGQ_SET(1,31,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__DCR_ARB_RT_INT_insert(x,v)  _BGQ_INSERT(1,31,x,v)

//   Field:       testint_rt_int
//   Description: Testint interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__TESTINT_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__TESTINT_RT_INT_position     32
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__TESTINT_RT_INT_get(x)       _BGQ_GET(1,32,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__TESTINT_RT_INT_set(v)       _BGQ_SET(1,32,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__TESTINT_RT_INT_insert(x,v)  _BGQ_INSERT(1,32,x,v)

//   Field:       mu_rt_int
//   Description: Message Unit interrupt bit 0:5 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__MU_RT_INT_width        6
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__MU_RT_INT_position     38
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__MU_RT_INT_get(x)       _BGQ_GET(6,38,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__MU_RT_INT_set(v)       _BGQ_SET(6,38,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__MU_RT_INT_insert(x,v)  _BGQ_INSERT(6,38,x,v)

//   Field:       ddr0_rt_int
//   Description: DDR Controller0 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__DDR0_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__DDR0_RT_INT_position     39
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__DDR0_RT_INT_get(x)       _BGQ_GET(1,39,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__DDR0_RT_INT_set(v)       _BGQ_SET(1,39,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__DDR0_RT_INT_insert(x,v)  _BGQ_INSERT(1,39,x,v)

//   Field:       ddr1_rt_int
//   Description: DDR Controller1 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__DDR1_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__DDR1_RT_INT_position     40
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__DDR1_RT_INT_get(x)       _BGQ_GET(1,40,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__DDR1_RT_INT_set(v)       _BGQ_SET(1,40,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__DDR1_RT_INT_insert(x,v)  _BGQ_INSERT(1,40,x,v)

//   Field:       sw_rt_int
//   Description: Switch interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__SW_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__SW_RT_INT_position     41
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__SW_RT_INT_get(x)       _BGQ_GET(1,41,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__SW_RT_INT_set(v)       _BGQ_SET(1,41,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__SW_RT_INT_insert(x,v)  _BGQ_INSERT(1,41,x,v)

//   Field:       edram_rt_int
//   Description: EDRAM interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__EDRAM_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__EDRAM_RT_INT_position     42
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__EDRAM_RT_INT_get(x)       _BGQ_GET(1,42,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__EDRAM_RT_INT_set(v)       _BGQ_SET(1,42,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__EDRAM_RT_INT_insert(x,v)  _BGQ_INSERT(1,42,x,v)

//   Field:       l1p0_rt_int2
//   Description: L1P0 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__L1P0_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__L1P0_RT_INT2_position     43
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__L1P0_RT_INT2_get(x)       _BGQ_GET(1,43,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__L1P0_RT_INT2_set(v)       _BGQ_SET(1,43,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__L1P0_RT_INT2_insert(x,v)  _BGQ_INSERT(1,43,x,v)

//   Field:       l1p1_rt_int2
//   Description: L1P1 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__L1P1_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__L1P1_RT_INT2_position     44
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__L1P1_RT_INT2_get(x)       _BGQ_GET(1,44,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__L1P1_RT_INT2_set(v)       _BGQ_SET(1,44,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__L1P1_RT_INT2_insert(x,v)  _BGQ_INSERT(1,44,x,v)

//   Field:       l1p2_rt_int2
//   Description: L1P2 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__L1P2_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__L1P2_RT_INT2_position     45
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__L1P2_RT_INT2_get(x)       _BGQ_GET(1,45,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__L1P2_RT_INT2_set(v)       _BGQ_SET(1,45,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__L1P2_RT_INT2_insert(x,v)  _BGQ_INSERT(1,45,x,v)

//   Field:       l1p3_rt_int2
//   Description: L1P3 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__L1P3_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__L1P3_RT_INT2_position     46
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__L1P3_RT_INT2_get(x)       _BGQ_GET(1,46,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__L1P3_RT_INT2_set(v)       _BGQ_SET(1,46,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__L1P3_RT_INT2_insert(x,v)  _BGQ_INSERT(1,46,x,v)

//   Field:       l1p4_rt_int2
//   Description: L1P4 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__L1P4_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__L1P4_RT_INT2_position     47
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__L1P4_RT_INT2_get(x)       _BGQ_GET(1,47,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__L1P4_RT_INT2_set(v)       _BGQ_SET(1,47,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__L1P4_RT_INT2_insert(x,v)  _BGQ_INSERT(1,47,x,v)

//   Field:       l1p5_rt_int2
//   Description: L1P5 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__L1P5_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__L1P5_RT_INT2_position     48
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__L1P5_RT_INT2_get(x)       _BGQ_GET(1,48,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__L1P5_RT_INT2_set(v)       _BGQ_SET(1,48,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__L1P5_RT_INT2_insert(x,v)  _BGQ_INSERT(1,48,x,v)

//   Field:       l1p6_rt_int2
//   Description: L1P6 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__L1P6_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__L1P6_RT_INT2_position     49
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__L1P6_RT_INT2_get(x)       _BGQ_GET(1,49,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__L1P6_RT_INT2_set(v)       _BGQ_SET(1,49,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__L1P6_RT_INT2_insert(x,v)  _BGQ_INSERT(1,49,x,v)

//   Field:       l1p7_rt_int2
//   Description: L1P7 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__L1P7_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__L1P7_RT_INT2_position     50
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__L1P7_RT_INT2_get(x)       _BGQ_GET(1,50,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__L1P7_RT_INT2_set(v)       _BGQ_SET(1,50,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__L1P7_RT_INT2_insert(x,v)  _BGQ_INSERT(1,50,x,v)

//   Field:       l1p8_rt_int2
//   Description: L1P8 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__L1P8_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__L1P8_RT_INT2_position     51
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__L1P8_RT_INT2_get(x)       _BGQ_GET(1,51,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__L1P8_RT_INT2_set(v)       _BGQ_SET(1,51,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__L1P8_RT_INT2_insert(x,v)  _BGQ_INSERT(1,51,x,v)

//   Field:       l1p9_rt_int2
//   Description: L1P9 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__L1P9_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__L1P9_RT_INT2_position     52
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__L1P9_RT_INT2_get(x)       _BGQ_GET(1,52,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__L1P9_RT_INT2_set(v)       _BGQ_SET(1,52,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__L1P9_RT_INT2_insert(x,v)  _BGQ_INSERT(1,52,x,v)

//   Field:       l1p10_rt_int2
//   Description: L1P10 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__L1P10_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__L1P10_RT_INT2_position     53
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__L1P10_RT_INT2_get(x)       _BGQ_GET(1,53,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__L1P10_RT_INT2_set(v)       _BGQ_SET(1,53,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__L1P10_RT_INT2_insert(x,v)  _BGQ_INSERT(1,53,x,v)

//   Field:       l1p11_rt_int2
//   Description: L1P11 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__L1P11_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__L1P11_RT_INT2_position     54
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__L1P11_RT_INT2_get(x)       _BGQ_GET(1,54,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__L1P11_RT_INT2_set(v)       _BGQ_SET(1,54,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__L1P11_RT_INT2_insert(x,v)  _BGQ_INSERT(1,54,x,v)

//   Field:       l1p12_rt_int2
//   Description: L1P12 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__L1P12_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__L1P12_RT_INT2_position     55
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__L1P12_RT_INT2_get(x)       _BGQ_GET(1,55,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__L1P12_RT_INT2_set(v)       _BGQ_SET(1,55,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__L1P12_RT_INT2_insert(x,v)  _BGQ_INSERT(1,55,x,v)

//   Field:       l1p13_rt_int2
//   Description: L1P13 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__L1P13_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__L1P13_RT_INT2_position     56
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__L1P13_RT_INT2_get(x)       _BGQ_GET(1,56,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__L1P13_RT_INT2_set(v)       _BGQ_SET(1,56,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__L1P13_RT_INT2_insert(x,v)  _BGQ_INSERT(1,56,x,v)

//   Field:       l1p14_rt_int2
//   Description: L1P14 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__L1P14_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__L1P14_RT_INT2_position     57
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__L1P14_RT_INT2_get(x)       _BGQ_GET(1,57,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__L1P14_RT_INT2_set(v)       _BGQ_SET(1,57,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__L1P14_RT_INT2_insert(x,v)  _BGQ_INSERT(1,57,x,v)

//   Field:       l1p15_rt_int2
//   Description: L1P15 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__L1P15_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__L1P15_RT_INT2_position     58
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__L1P15_RT_INT2_get(x)       _BGQ_GET(1,58,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__L1P15_RT_INT2_set(v)       _BGQ_SET(1,58,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__L1P15_RT_INT2_insert(x,v)  _BGQ_INSERT(1,58,x,v)

//   Field:       l1p16_rt_int2
//   Description: L1P16 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__L1P16_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__L1P16_RT_INT2_position     59
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__L1P16_RT_INT2_get(x)       _BGQ_GET(1,59,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__L1P16_RT_INT2_set(v)       _BGQ_SET(1,59,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__L1P16_RT_INT2_insert(x,v)  _BGQ_INSERT(1,59,x,v)

//   Field:       gea_rt_int
//   Description: GEA interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__GEA_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__GEA_RT_INT_position     61
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__GEA_RT_INT_get(x)       _BGQ_GET(1,61,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__GEA_RT_INT_set(v)       _BGQ_SET(1,61,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_0__GEA_RT_INT_insert(x,v)  _BGQ_INSERT(1,61,x,v)

  
// Register:
//   Name:        gea_mapped_interrupt_status2_1
//   Type:        Read Only
//   Permission:  All
//   Reset:       0000000000000000
//   Description: GEA Interrupt Status1 register for gea interrupt bit 2
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_1_offset  (0x0014) // Offset of register in instance 
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_1_reset  UNSIGNED64(0x0000000000000000)

//   Field:       upc_int
//   Description: UPC interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_1__UPC_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_1__UPC_INT_position     0
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_1__UPC_INT_get(x)       _BGQ_GET(1,0,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_1__UPC_INT_set(v)       _BGQ_SET(1,0,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_1__UPC_INT_insert(x,v)  _BGQ_INSERT(1,0,x,v)

//   Field:       db_int
//   Description: Devbus interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_1__DB_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_1__DB_INT_position     1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_1__DB_INT_get(x)       _BGQ_GET(1,1,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_1__DB_INT_set(v)       _BGQ_SET(1,1,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_1__DB_INT_insert(x,v)  _BGQ_INSERT(1,1,x,v)

//   Field:       l1p0_int
//   Description: L1P0 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_1__L1P0_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_1__L1P0_INT_position     2
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_1__L1P0_INT_get(x)       _BGQ_GET(1,2,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_1__L1P0_INT_set(v)       _BGQ_SET(1,2,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_1__L1P0_INT_insert(x,v)  _BGQ_INSERT(1,2,x,v)

//   Field:       l1p1_int
//   Description: L1P1 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_1__L1P1_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_1__L1P1_INT_position     3
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_1__L1P1_INT_get(x)       _BGQ_GET(1,3,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_1__L1P1_INT_set(v)       _BGQ_SET(1,3,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_1__L1P1_INT_insert(x,v)  _BGQ_INSERT(1,3,x,v)

//   Field:       l1p2_int
//   Description: L1P2 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_1__L1P2_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_1__L1P2_INT_position     4
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_1__L1P2_INT_get(x)       _BGQ_GET(1,4,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_1__L1P2_INT_set(v)       _BGQ_SET(1,4,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_1__L1P2_INT_insert(x,v)  _BGQ_INSERT(1,4,x,v)

//   Field:       l1p3_int
//   Description: L1P3 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_1__L1P3_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_1__L1P3_INT_position     5
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_1__L1P3_INT_get(x)       _BGQ_GET(1,5,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_1__L1P3_INT_set(v)       _BGQ_SET(1,5,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_1__L1P3_INT_insert(x,v)  _BGQ_INSERT(1,5,x,v)

//   Field:       l1p4_int
//   Description: L1P4 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_1__L1P4_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_1__L1P4_INT_position     6
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_1__L1P4_INT_get(x)       _BGQ_GET(1,6,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_1__L1P4_INT_set(v)       _BGQ_SET(1,6,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_1__L1P4_INT_insert(x,v)  _BGQ_INSERT(1,6,x,v)

//   Field:       l1p5_int
//   Description: L1P5 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_1__L1P5_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_1__L1P5_INT_position     7
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_1__L1P5_INT_get(x)       _BGQ_GET(1,7,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_1__L1P5_INT_set(v)       _BGQ_SET(1,7,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_1__L1P5_INT_insert(x,v)  _BGQ_INSERT(1,7,x,v)

//   Field:       l1p6_int
//   Description: L1P6 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_1__L1P6_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_1__L1P6_INT_position     8
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_1__L1P6_INT_get(x)       _BGQ_GET(1,8,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_1__L1P6_INT_set(v)       _BGQ_SET(1,8,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_1__L1P6_INT_insert(x,v)  _BGQ_INSERT(1,8,x,v)

//   Field:       l1p7_int
//   Description: L1P7 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_1__L1P7_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_1__L1P7_INT_position     9
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_1__L1P7_INT_get(x)       _BGQ_GET(1,9,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_1__L1P7_INT_set(v)       _BGQ_SET(1,9,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_1__L1P7_INT_insert(x,v)  _BGQ_INSERT(1,9,x,v)

//   Field:       l1p8_int
//   Description: L1P8 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_1__L1P8_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_1__L1P8_INT_position     10
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_1__L1P8_INT_get(x)       _BGQ_GET(1,10,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_1__L1P8_INT_set(v)       _BGQ_SET(1,10,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_1__L1P8_INT_insert(x,v)  _BGQ_INSERT(1,10,x,v)

//   Field:       l1p9_int
//   Description: L1P9 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_1__L1P9_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_1__L1P9_INT_position     11
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_1__L1P9_INT_get(x)       _BGQ_GET(1,11,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_1__L1P9_INT_set(v)       _BGQ_SET(1,11,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_1__L1P9_INT_insert(x,v)  _BGQ_INSERT(1,11,x,v)

//   Field:       l1p10_int
//   Description: L1P10 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_1__L1P10_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_1__L1P10_INT_position     12
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_1__L1P10_INT_get(x)       _BGQ_GET(1,12,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_1__L1P10_INT_set(v)       _BGQ_SET(1,12,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_1__L1P10_INT_insert(x,v)  _BGQ_INSERT(1,12,x,v)

//   Field:       l1p11_int
//   Description: L1P11 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_1__L1P11_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_1__L1P11_INT_position     13
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_1__L1P11_INT_get(x)       _BGQ_GET(1,13,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_1__L1P11_INT_set(v)       _BGQ_SET(1,13,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_1__L1P11_INT_insert(x,v)  _BGQ_INSERT(1,13,x,v)

//   Field:       l1p12_int
//   Description: L1P12 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_1__L1P12_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_1__L1P12_INT_position     14
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_1__L1P12_INT_get(x)       _BGQ_GET(1,14,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_1__L1P12_INT_set(v)       _BGQ_SET(1,14,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_1__L1P12_INT_insert(x,v)  _BGQ_INSERT(1,14,x,v)

//   Field:       l1p13_int
//   Description: L1P13 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_1__L1P13_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_1__L1P13_INT_position     15
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_1__L1P13_INT_get(x)       _BGQ_GET(1,15,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_1__L1P13_INT_set(v)       _BGQ_SET(1,15,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_1__L1P13_INT_insert(x,v)  _BGQ_INSERT(1,15,x,v)

//   Field:       l1p14_int
//   Description: L1P14 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_1__L1P14_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_1__L1P14_INT_position     16
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_1__L1P14_INT_get(x)       _BGQ_GET(1,16,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_1__L1P14_INT_set(v)       _BGQ_SET(1,16,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_1__L1P14_INT_insert(x,v)  _BGQ_INSERT(1,16,x,v)

//   Field:       l1p15_int
//   Description: L1P15 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_1__L1P15_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_1__L1P15_INT_position     17
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_1__L1P15_INT_get(x)       _BGQ_GET(1,17,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_1__L1P15_INT_set(v)       _BGQ_SET(1,17,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_1__L1P15_INT_insert(x,v)  _BGQ_INSERT(1,17,x,v)

//   Field:       l1p16_int
//   Description: L1P16 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_1__L1P16_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_1__L1P16_INT_position     18
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_1__L1P16_INT_get(x)       _BGQ_GET(1,18,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_1__L1P16_INT_set(v)       _BGQ_SET(1,18,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_1__L1P16_INT_insert(x,v)  _BGQ_INSERT(1,18,x,v)

//   Field:       pcie_int
//   Description: PCIE interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_1__PCIE_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_1__PCIE_INT_position     19
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_1__PCIE_INT_get(x)       _BGQ_GET(1,19,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_1__PCIE_INT_set(v)       _BGQ_SET(1,19,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_1__PCIE_INT_insert(x,v)  _BGQ_INSERT(1,19,x,v)

//   Field:       sd0_int
//   Description: Serdes0 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_1__SD0_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_1__SD0_INT_position     20
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_1__SD0_INT_get(x)       _BGQ_GET(1,20,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_1__SD0_INT_set(v)       _BGQ_SET(1,20,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_1__SD0_INT_insert(x,v)  _BGQ_INSERT(1,20,x,v)

//   Field:       sd1_int
//   Description: Serdes1 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_1__SD1_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_1__SD1_INT_position     21
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_1__SD1_INT_get(x)       _BGQ_GET(1,21,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_1__SD1_INT_set(v)       _BGQ_SET(1,21,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_1__SD1_INT_insert(x,v)  _BGQ_INSERT(1,21,x,v)

//   Field:       cs_int
//   Description: Clockstop interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_1__CS_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_1__CS_INT_position     26
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_1__CS_INT_get(x)       _BGQ_GET(1,26,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_1__CS_INT_set(v)       _BGQ_SET(1,26,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_1__CS_INT_insert(x,v)  _BGQ_INSERT(1,26,x,v)

//   Field:       en_int
//   Description: Envmon interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_1__EN_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_1__EN_INT_position     27
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_1__EN_INT_get(x)       _BGQ_GET(1,27,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_1__EN_INT_set(v)       _BGQ_SET(1,27,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_1__EN_INT_insert(x,v)  _BGQ_INSERT(1,27,x,v)

//   Field:       dcr_arb_int
//   Description: DCR Arbiter interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_1__DCR_ARB_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_1__DCR_ARB_INT_position     31
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_1__DCR_ARB_INT_get(x)       _BGQ_GET(1,31,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_1__DCR_ARB_INT_set(v)       _BGQ_SET(1,31,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_1__DCR_ARB_INT_insert(x,v)  _BGQ_INSERT(1,31,x,v)

//   Field:       testint_int
//   Description: Testint interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_1__TESTINT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_1__TESTINT_INT_position     32
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_1__TESTINT_INT_get(x)       _BGQ_GET(1,32,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_1__TESTINT_INT_set(v)       _BGQ_SET(1,32,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_1__TESTINT_INT_insert(x,v)  _BGQ_INSERT(1,32,x,v)

//   Field:       mu_int
//   Description: Message Unit interrupt bit 6 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_1__MU_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_1__MU_INT_position     33
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_1__MU_INT_get(x)       _BGQ_GET(1,33,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_1__MU_INT_set(v)       _BGQ_SET(1,33,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_1__MU_INT_insert(x,v)  _BGQ_INSERT(1,33,x,v)

//   Field:       ddr0_int
//   Description: DDR Controller0 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_1__DDR0_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_1__DDR0_INT_position     39
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_1__DDR0_INT_get(x)       _BGQ_GET(1,39,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_1__DDR0_INT_set(v)       _BGQ_SET(1,39,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_1__DDR0_INT_insert(x,v)  _BGQ_INSERT(1,39,x,v)

//   Field:       ddr1_int
//   Description: DDR Controller1 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_1__DDR1_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_1__DDR1_INT_position     40
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_1__DDR1_INT_get(x)       _BGQ_GET(1,40,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_1__DDR1_INT_set(v)       _BGQ_SET(1,40,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_1__DDR1_INT_insert(x,v)  _BGQ_INSERT(1,40,x,v)

//   Field:       sw_int
//   Description: Switch interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_1__SW_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_1__SW_INT_position     41
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_1__SW_INT_get(x)       _BGQ_GET(1,41,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_1__SW_INT_set(v)       _BGQ_SET(1,41,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_1__SW_INT_insert(x,v)  _BGQ_INSERT(1,41,x,v)

//   Field:       edram_int
//   Description: EDRAM interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_1__EDRAM_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_1__EDRAM_INT_position     42
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_1__EDRAM_INT_get(x)       _BGQ_GET(1,42,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_1__EDRAM_INT_set(v)       _BGQ_SET(1,42,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_1__EDRAM_INT_insert(x,v)  _BGQ_INSERT(1,42,x,v)

//   Field:       l2s_int
//   Description: L2 slice 0-15 interrupt bit is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_1__L2S_INT_width        16
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_1__L2S_INT_position     58
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_1__L2S_INT_get(x)       _BGQ_GET(16,58,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_1__L2S_INT_set(v)       _BGQ_SET(16,58,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_1__L2S_INT_insert(x,v)  _BGQ_INSERT(16,58,x,v)

//   Field:       l2c_int
//   Description: L2 Central interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_1__L2C_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_1__L2C_INT_position     60
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_1__L2C_INT_get(x)       _BGQ_GET(1,60,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_1__L2C_INT_set(v)       _BGQ_SET(1,60,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_1__L2C_INT_insert(x,v)  _BGQ_INSERT(1,60,x,v)

//   Field:       gea_int
//   Description: GEA interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_1__GEA_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_1__GEA_INT_position     61
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_1__GEA_INT_get(x)       _BGQ_GET(1,61,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_1__GEA_INT_set(v)       _BGQ_SET(1,61,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_1__GEA_INT_insert(x,v)  _BGQ_INSERT(1,61,x,v)

//   Field:       nd_int
//   Description: Network interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_1__ND_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_1__ND_INT_position     62
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_1__ND_INT_get(x)       _BGQ_GET(1,62,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_1__ND_INT_set(v)       _BGQ_SET(1,62,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_1__ND_INT_insert(x,v)  _BGQ_INSERT(1,62,x,v)

  
// Register:
//   Name:        gea_mapped_interrupt_status2_2
//   Type:        Read Only
//   Permission:  All
//   Reset:       0000000000000000
//   Description: GEA Interrupt Status2 register for gea interrupt bit 2
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2_offset  (0x0015) // Offset of register in instance 
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2_reset  UNSIGNED64(0x0000000000000000)

//   Field:       upc_int
//   Description: UPC interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__UPC_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__UPC_INT_position     0
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__UPC_INT_get(x)       _BGQ_GET(1,0,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__UPC_INT_set(v)       _BGQ_SET(1,0,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__UPC_INT_insert(x,v)  _BGQ_INSERT(1,0,x,v)

//   Field:       db_int
//   Description: Devbus interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__DB_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__DB_INT_position     1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__DB_INT_get(x)       _BGQ_GET(1,1,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__DB_INT_set(v)       _BGQ_SET(1,1,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__DB_INT_insert(x,v)  _BGQ_INSERT(1,1,x,v)

//   Field:       l1p0_int
//   Description: L1P0 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__L1P0_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__L1P0_INT_position     2
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__L1P0_INT_get(x)       _BGQ_GET(1,2,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__L1P0_INT_set(v)       _BGQ_SET(1,2,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__L1P0_INT_insert(x,v)  _BGQ_INSERT(1,2,x,v)

//   Field:       l1p1_int
//   Description: L1P1 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__L1P1_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__L1P1_INT_position     3
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__L1P1_INT_get(x)       _BGQ_GET(1,3,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__L1P1_INT_set(v)       _BGQ_SET(1,3,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__L1P1_INT_insert(x,v)  _BGQ_INSERT(1,3,x,v)

//   Field:       l1p2_int
//   Description: L1P2 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__L1P2_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__L1P2_INT_position     4
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__L1P2_INT_get(x)       _BGQ_GET(1,4,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__L1P2_INT_set(v)       _BGQ_SET(1,4,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__L1P2_INT_insert(x,v)  _BGQ_INSERT(1,4,x,v)

//   Field:       l1p3_int
//   Description: L1P3 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__L1P3_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__L1P3_INT_position     5
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__L1P3_INT_get(x)       _BGQ_GET(1,5,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__L1P3_INT_set(v)       _BGQ_SET(1,5,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__L1P3_INT_insert(x,v)  _BGQ_INSERT(1,5,x,v)

//   Field:       l1p4_int
//   Description: L1P4 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__L1P4_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__L1P4_INT_position     6
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__L1P4_INT_get(x)       _BGQ_GET(1,6,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__L1P4_INT_set(v)       _BGQ_SET(1,6,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__L1P4_INT_insert(x,v)  _BGQ_INSERT(1,6,x,v)

//   Field:       l1p5_int
//   Description: L1P5 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__L1P5_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__L1P5_INT_position     7
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__L1P5_INT_get(x)       _BGQ_GET(1,7,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__L1P5_INT_set(v)       _BGQ_SET(1,7,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__L1P5_INT_insert(x,v)  _BGQ_INSERT(1,7,x,v)

//   Field:       l1p6_int
//   Description: L1P6 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__L1P6_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__L1P6_INT_position     8
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__L1P6_INT_get(x)       _BGQ_GET(1,8,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__L1P6_INT_set(v)       _BGQ_SET(1,8,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__L1P6_INT_insert(x,v)  _BGQ_INSERT(1,8,x,v)

//   Field:       l1p7_int
//   Description: L1P7 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__L1P7_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__L1P7_INT_position     9
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__L1P7_INT_get(x)       _BGQ_GET(1,9,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__L1P7_INT_set(v)       _BGQ_SET(1,9,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__L1P7_INT_insert(x,v)  _BGQ_INSERT(1,9,x,v)

//   Field:       l1p8_int
//   Description: L1P8 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__L1P8_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__L1P8_INT_position     10
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__L1P8_INT_get(x)       _BGQ_GET(1,10,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__L1P8_INT_set(v)       _BGQ_SET(1,10,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__L1P8_INT_insert(x,v)  _BGQ_INSERT(1,10,x,v)

//   Field:       l1p9_int
//   Description: L1P9 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__L1P9_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__L1P9_INT_position     11
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__L1P9_INT_get(x)       _BGQ_GET(1,11,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__L1P9_INT_set(v)       _BGQ_SET(1,11,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__L1P9_INT_insert(x,v)  _BGQ_INSERT(1,11,x,v)

//   Field:       l1p10_int
//   Description: L1P10 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__L1P10_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__L1P10_INT_position     12
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__L1P10_INT_get(x)       _BGQ_GET(1,12,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__L1P10_INT_set(v)       _BGQ_SET(1,12,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__L1P10_INT_insert(x,v)  _BGQ_INSERT(1,12,x,v)

//   Field:       l1p11_int
//   Description: L1P11 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__L1P11_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__L1P11_INT_position     13
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__L1P11_INT_get(x)       _BGQ_GET(1,13,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__L1P11_INT_set(v)       _BGQ_SET(1,13,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__L1P11_INT_insert(x,v)  _BGQ_INSERT(1,13,x,v)

//   Field:       l1p12_int
//   Description: L1P12 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__L1P12_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__L1P12_INT_position     14
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__L1P12_INT_get(x)       _BGQ_GET(1,14,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__L1P12_INT_set(v)       _BGQ_SET(1,14,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__L1P12_INT_insert(x,v)  _BGQ_INSERT(1,14,x,v)

//   Field:       l1p13_int
//   Description: L1P13 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__L1P13_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__L1P13_INT_position     15
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__L1P13_INT_get(x)       _BGQ_GET(1,15,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__L1P13_INT_set(v)       _BGQ_SET(1,15,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__L1P13_INT_insert(x,v)  _BGQ_INSERT(1,15,x,v)

//   Field:       l1p14_int
//   Description: L1P14 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__L1P14_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__L1P14_INT_position     16
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__L1P14_INT_get(x)       _BGQ_GET(1,16,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__L1P14_INT_set(v)       _BGQ_SET(1,16,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__L1P14_INT_insert(x,v)  _BGQ_INSERT(1,16,x,v)

//   Field:       l1p15_int
//   Description: L1P15 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__L1P15_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__L1P15_INT_position     17
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__L1P15_INT_get(x)       _BGQ_GET(1,17,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__L1P15_INT_set(v)       _BGQ_SET(1,17,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__L1P15_INT_insert(x,v)  _BGQ_INSERT(1,17,x,v)

//   Field:       l1p16_int
//   Description: L1P16 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__L1P16_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__L1P16_INT_position     18
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__L1P16_INT_get(x)       _BGQ_GET(1,18,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__L1P16_INT_set(v)       _BGQ_SET(1,18,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__L1P16_INT_insert(x,v)  _BGQ_INSERT(1,18,x,v)

//   Field:       pcie_int
//   Description: PCIE interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__PCIE_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__PCIE_INT_position     19
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__PCIE_INT_get(x)       _BGQ_GET(1,19,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__PCIE_INT_set(v)       _BGQ_SET(1,19,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__PCIE_INT_insert(x,v)  _BGQ_INSERT(1,19,x,v)

//   Field:       sd0_int
//   Description: Serdes0 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__SD0_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__SD0_INT_position     20
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__SD0_INT_get(x)       _BGQ_GET(1,20,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__SD0_INT_set(v)       _BGQ_SET(1,20,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__SD0_INT_insert(x,v)  _BGQ_INSERT(1,20,x,v)

//   Field:       sd1_int
//   Description: Serdes1 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__SD1_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__SD1_INT_position     21
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__SD1_INT_get(x)       _BGQ_GET(1,21,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__SD1_INT_set(v)       _BGQ_SET(1,21,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__SD1_INT_insert(x,v)  _BGQ_INSERT(1,21,x,v)

//   Field:       cs_int
//   Description: Clockstop interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__CS_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__CS_INT_position     26
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__CS_INT_get(x)       _BGQ_GET(1,26,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__CS_INT_set(v)       _BGQ_SET(1,26,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__CS_INT_insert(x,v)  _BGQ_INSERT(1,26,x,v)

//   Field:       en_int
//   Description: Envmon interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__EN_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__EN_INT_position     27
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__EN_INT_get(x)       _BGQ_GET(1,27,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__EN_INT_set(v)       _BGQ_SET(1,27,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__EN_INT_insert(x,v)  _BGQ_INSERT(1,27,x,v)

//   Field:       dcr_arb_int
//   Description: DCR Arbiter interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__DCR_ARB_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__DCR_ARB_INT_position     31
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__DCR_ARB_INT_get(x)       _BGQ_GET(1,31,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__DCR_ARB_INT_set(v)       _BGQ_SET(1,31,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__DCR_ARB_INT_insert(x,v)  _BGQ_INSERT(1,31,x,v)

//   Field:       testint_int
//   Description: Testint interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__TESTINT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__TESTINT_INT_position     32
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__TESTINT_INT_get(x)       _BGQ_GET(1,32,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__TESTINT_INT_set(v)       _BGQ_SET(1,32,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__TESTINT_INT_insert(x,v)  _BGQ_INSERT(1,32,x,v)

//   Field:       mu_int
//   Description: Message Unit interrupt bit 7 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__MU_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__MU_INT_position     33
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__MU_INT_get(x)       _BGQ_GET(1,33,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__MU_INT_set(v)       _BGQ_SET(1,33,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__MU_INT_insert(x,v)  _BGQ_INSERT(1,33,x,v)

//   Field:       ddr0_int
//   Description: DDR Controller0 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__DDR0_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__DDR0_INT_position     39
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__DDR0_INT_get(x)       _BGQ_GET(1,39,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__DDR0_INT_set(v)       _BGQ_SET(1,39,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__DDR0_INT_insert(x,v)  _BGQ_INSERT(1,39,x,v)

//   Field:       ddr1_int
//   Description: DDR Controller1 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__DDR1_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__DDR1_INT_position     40
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__DDR1_INT_get(x)       _BGQ_GET(1,40,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__DDR1_INT_set(v)       _BGQ_SET(1,40,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__DDR1_INT_insert(x,v)  _BGQ_INSERT(1,40,x,v)

//   Field:       sw_int
//   Description: Switch interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__SW_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__SW_INT_position     41
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__SW_INT_get(x)       _BGQ_GET(1,41,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__SW_INT_set(v)       _BGQ_SET(1,41,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__SW_INT_insert(x,v)  _BGQ_INSERT(1,41,x,v)

//   Field:       edram_int
//   Description: EDRAM interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__EDRAM_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__EDRAM_INT_position     42
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__EDRAM_INT_get(x)       _BGQ_GET(1,42,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__EDRAM_INT_set(v)       _BGQ_SET(1,42,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__EDRAM_INT_insert(x,v)  _BGQ_INSERT(1,42,x,v)

//   Field:       l2cntr0_int
//   Description: L2 counter 0 interrupt is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__L2CNTR0_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__L2CNTR0_INT_position     43
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__L2CNTR0_INT_get(x)       _BGQ_GET(1,43,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__L2CNTR0_INT_set(v)       _BGQ_SET(1,43,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__L2CNTR0_INT_insert(x,v)  _BGQ_INSERT(1,43,x,v)

//   Field:       l2cntr1_int
//   Description: L2 counter 1 interrupt is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__L2CNTR1_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__L2CNTR1_INT_position     44
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__L2CNTR1_INT_get(x)       _BGQ_GET(1,44,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__L2CNTR1_INT_set(v)       _BGQ_SET(1,44,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__L2CNTR1_INT_insert(x,v)  _BGQ_INSERT(1,44,x,v)

//   Field:       l2cntr2_int
//   Description: L2 counter 2 interrupt is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__L2CNTR2_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__L2CNTR2_INT_position     45
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__L2CNTR2_INT_get(x)       _BGQ_GET(1,45,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__L2CNTR2_INT_set(v)       _BGQ_SET(1,45,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__L2CNTR2_INT_insert(x,v)  _BGQ_INSERT(1,45,x,v)

//   Field:       l2cntr3_int
//   Description: L2 counter 3 interrupt is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__L2CNTR3_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__L2CNTR3_INT_position     46
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__L2CNTR3_INT_get(x)       _BGQ_GET(1,46,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__L2CNTR3_INT_set(v)       _BGQ_SET(1,46,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__L2CNTR3_INT_insert(x,v)  _BGQ_INSERT(1,46,x,v)

//   Field:       msgc_int
//   Description: Msync generation counter interrupt is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__MSGC_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__MSGC_INT_position     47
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__MSGC_INT_get(x)       _BGQ_GET(1,47,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__MSGC_INT_set(v)       _BGQ_SET(1,47,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__MSGC_INT_insert(x,v)  _BGQ_INSERT(1,47,x,v)

//   Field:       l2c_int
//   Description: L2 Central interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__L2C_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__L2C_INT_position     60
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__L2C_INT_get(x)       _BGQ_GET(1,60,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__L2C_INT_set(v)       _BGQ_SET(1,60,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__L2C_INT_insert(x,v)  _BGQ_INSERT(1,60,x,v)

//   Field:       gea_int
//   Description: GEA interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__GEA_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__GEA_INT_position     61
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__GEA_INT_get(x)       _BGQ_GET(1,61,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__GEA_INT_set(v)       _BGQ_SET(1,61,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__GEA_INT_insert(x,v)  _BGQ_INSERT(1,61,x,v)

//   Field:       nd_int
//   Description: Network interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__ND_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__ND_INT_position     62
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__ND_INT_get(x)       _BGQ_GET(1,62,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__ND_INT_set(v)       _BGQ_SET(1,62,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS2_2__ND_INT_insert(x,v)  _BGQ_INSERT(1,62,x,v)

  
// Register:
//   Name:        gea_mapped_interrupt_status3_0
//   Type:        Read Only
//   Permission:  All
//   Reset:       0000000000000000
//   Description: GEA Interrupt Status0 register for gea interrupt bit 3
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0_offset  (0x0016) // Offset of register in instance 
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0_reset  UNSIGNED64(0x0000000000000000)

//   Field:       upc_rt_int
//   Description: UPC interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__UPC_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__UPC_RT_INT_position     0
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__UPC_RT_INT_get(x)       _BGQ_GET(1,0,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__UPC_RT_INT_set(v)       _BGQ_SET(1,0,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__UPC_RT_INT_insert(x,v)  _BGQ_INSERT(1,0,x,v)

//   Field:       db_rt_int
//   Description: Devbus interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__DB_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__DB_RT_INT_position     1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__DB_RT_INT_get(x)       _BGQ_GET(1,1,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__DB_RT_INT_set(v)       _BGQ_SET(1,1,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__DB_RT_INT_insert(x,v)  _BGQ_INSERT(1,1,x,v)

//   Field:       l1p0_rt_int
//   Description: L1P0 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__L1P0_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__L1P0_RT_INT_position     2
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__L1P0_RT_INT_get(x)       _BGQ_GET(1,2,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__L1P0_RT_INT_set(v)       _BGQ_SET(1,2,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__L1P0_RT_INT_insert(x,v)  _BGQ_INSERT(1,2,x,v)

//   Field:       l1p1_rt_int
//   Description: L1P1 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__L1P1_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__L1P1_RT_INT_position     3
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__L1P1_RT_INT_get(x)       _BGQ_GET(1,3,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__L1P1_RT_INT_set(v)       _BGQ_SET(1,3,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__L1P1_RT_INT_insert(x,v)  _BGQ_INSERT(1,3,x,v)

//   Field:       l1p2_rt_int
//   Description: L1P2 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__L1P2_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__L1P2_RT_INT_position     4
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__L1P2_RT_INT_get(x)       _BGQ_GET(1,4,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__L1P2_RT_INT_set(v)       _BGQ_SET(1,4,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__L1P2_RT_INT_insert(x,v)  _BGQ_INSERT(1,4,x,v)

//   Field:       l1p3_rt_int
//   Description: L1P3 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__L1P3_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__L1P3_RT_INT_position     5
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__L1P3_RT_INT_get(x)       _BGQ_GET(1,5,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__L1P3_RT_INT_set(v)       _BGQ_SET(1,5,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__L1P3_RT_INT_insert(x,v)  _BGQ_INSERT(1,5,x,v)

//   Field:       l1p4_rt_int
//   Description: L1P4 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__L1P4_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__L1P4_RT_INT_position     6
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__L1P4_RT_INT_get(x)       _BGQ_GET(1,6,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__L1P4_RT_INT_set(v)       _BGQ_SET(1,6,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__L1P4_RT_INT_insert(x,v)  _BGQ_INSERT(1,6,x,v)

//   Field:       l1p5_rt_int
//   Description: L1P5 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__L1P5_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__L1P5_RT_INT_position     7
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__L1P5_RT_INT_get(x)       _BGQ_GET(1,7,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__L1P5_RT_INT_set(v)       _BGQ_SET(1,7,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__L1P5_RT_INT_insert(x,v)  _BGQ_INSERT(1,7,x,v)

//   Field:       l1p6_rt_int
//   Description: L1P6 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__L1P6_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__L1P6_RT_INT_position     8
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__L1P6_RT_INT_get(x)       _BGQ_GET(1,8,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__L1P6_RT_INT_set(v)       _BGQ_SET(1,8,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__L1P6_RT_INT_insert(x,v)  _BGQ_INSERT(1,8,x,v)

//   Field:       l1p7_rt_int
//   Description: L1P7 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__L1P7_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__L1P7_RT_INT_position     9
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__L1P7_RT_INT_get(x)       _BGQ_GET(1,9,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__L1P7_RT_INT_set(v)       _BGQ_SET(1,9,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__L1P7_RT_INT_insert(x,v)  _BGQ_INSERT(1,9,x,v)

//   Field:       l1p8_rt_int
//   Description: L1P8 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__L1P8_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__L1P8_RT_INT_position     10
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__L1P8_RT_INT_get(x)       _BGQ_GET(1,10,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__L1P8_RT_INT_set(v)       _BGQ_SET(1,10,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__L1P8_RT_INT_insert(x,v)  _BGQ_INSERT(1,10,x,v)

//   Field:       l1p9_rt_int
//   Description: L1P9 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__L1P9_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__L1P9_RT_INT_position     11
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__L1P9_RT_INT_get(x)       _BGQ_GET(1,11,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__L1P9_RT_INT_set(v)       _BGQ_SET(1,11,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__L1P9_RT_INT_insert(x,v)  _BGQ_INSERT(1,11,x,v)

//   Field:       l1p10_rt_int
//   Description: L1P10 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__L1P10_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__L1P10_RT_INT_position     12
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__L1P10_RT_INT_get(x)       _BGQ_GET(1,12,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__L1P10_RT_INT_set(v)       _BGQ_SET(1,12,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__L1P10_RT_INT_insert(x,v)  _BGQ_INSERT(1,12,x,v)

//   Field:       l1p11_rt_int
//   Description: L1P11 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__L1P11_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__L1P11_RT_INT_position     13
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__L1P11_RT_INT_get(x)       _BGQ_GET(1,13,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__L1P11_RT_INT_set(v)       _BGQ_SET(1,13,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__L1P11_RT_INT_insert(x,v)  _BGQ_INSERT(1,13,x,v)

//   Field:       l1p12_rt_int
//   Description: L1P12 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__L1P12_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__L1P12_RT_INT_position     14
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__L1P12_RT_INT_get(x)       _BGQ_GET(1,14,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__L1P12_RT_INT_set(v)       _BGQ_SET(1,14,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__L1P12_RT_INT_insert(x,v)  _BGQ_INSERT(1,14,x,v)

//   Field:       l1p13_rt_int
//   Description: L1P13 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__L1P13_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__L1P13_RT_INT_position     15
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__L1P13_RT_INT_get(x)       _BGQ_GET(1,15,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__L1P13_RT_INT_set(v)       _BGQ_SET(1,15,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__L1P13_RT_INT_insert(x,v)  _BGQ_INSERT(1,15,x,v)

//   Field:       l1p14_rt_int
//   Description: L1P14 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__L1P14_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__L1P14_RT_INT_position     16
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__L1P14_RT_INT_get(x)       _BGQ_GET(1,16,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__L1P14_RT_INT_set(v)       _BGQ_SET(1,16,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__L1P14_RT_INT_insert(x,v)  _BGQ_INSERT(1,16,x,v)

//   Field:       l1p15_rt_int
//   Description: L1P15 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__L1P15_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__L1P15_RT_INT_position     17
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__L1P15_RT_INT_get(x)       _BGQ_GET(1,17,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__L1P15_RT_INT_set(v)       _BGQ_SET(1,17,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__L1P15_RT_INT_insert(x,v)  _BGQ_INSERT(1,17,x,v)

//   Field:       l1p16_rt_int
//   Description: L1P16 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__L1P16_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__L1P16_RT_INT_position     18
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__L1P16_RT_INT_get(x)       _BGQ_GET(1,18,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__L1P16_RT_INT_set(v)       _BGQ_SET(1,18,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__L1P16_RT_INT_insert(x,v)  _BGQ_INSERT(1,18,x,v)

//   Field:       pcie_rt_int
//   Description: PCIE interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__PCIE_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__PCIE_RT_INT_position     19
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__PCIE_RT_INT_get(x)       _BGQ_GET(1,19,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__PCIE_RT_INT_set(v)       _BGQ_SET(1,19,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__PCIE_RT_INT_insert(x,v)  _BGQ_INSERT(1,19,x,v)

//   Field:       sd0_rt_int
//   Description: Serdes0 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__SD0_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__SD0_RT_INT_position     20
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__SD0_RT_INT_get(x)       _BGQ_GET(1,20,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__SD0_RT_INT_set(v)       _BGQ_SET(1,20,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__SD0_RT_INT_insert(x,v)  _BGQ_INSERT(1,20,x,v)

//   Field:       sd1_rt_int
//   Description: Serdes1 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__SD1_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__SD1_RT_INT_position     21
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__SD1_RT_INT_get(x)       _BGQ_GET(1,21,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__SD1_RT_INT_set(v)       _BGQ_SET(1,21,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__SD1_RT_INT_insert(x,v)  _BGQ_INSERT(1,21,x,v)

//   Field:       db_pcie_rt_int
//   Description: Devbus PCIE interrupt bit 0:3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__DB_PCIE_RT_INT_width        4
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__DB_PCIE_RT_INT_position     25
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__DB_PCIE_RT_INT_get(x)       _BGQ_GET(4,25,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__DB_PCIE_RT_INT_set(v)       _BGQ_SET(4,25,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__DB_PCIE_RT_INT_insert(x,v)  _BGQ_INSERT(4,25,x,v)

//   Field:       cs_rt_int
//   Description: Clockstop interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__CS_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__CS_RT_INT_position     26
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__CS_RT_INT_get(x)       _BGQ_GET(1,26,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__CS_RT_INT_set(v)       _BGQ_SET(1,26,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__CS_RT_INT_insert(x,v)  _BGQ_INSERT(1,26,x,v)

//   Field:       en_rt_int
//   Description: Envmon interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__EN_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__EN_RT_INT_position     27
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__EN_RT_INT_get(x)       _BGQ_GET(1,27,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__EN_RT_INT_set(v)       _BGQ_SET(1,27,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__EN_RT_INT_insert(x,v)  _BGQ_INSERT(1,27,x,v)

//   Field:       dcr_arb_rt_int
//   Description: DCR Arbiter interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__DCR_ARB_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__DCR_ARB_RT_INT_position     31
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__DCR_ARB_RT_INT_get(x)       _BGQ_GET(1,31,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__DCR_ARB_RT_INT_set(v)       _BGQ_SET(1,31,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__DCR_ARB_RT_INT_insert(x,v)  _BGQ_INSERT(1,31,x,v)

//   Field:       testint_rt_int
//   Description: Testint interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__TESTINT_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__TESTINT_RT_INT_position     32
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__TESTINT_RT_INT_get(x)       _BGQ_GET(1,32,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__TESTINT_RT_INT_set(v)       _BGQ_SET(1,32,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__TESTINT_RT_INT_insert(x,v)  _BGQ_INSERT(1,32,x,v)

//   Field:       mu_rt_int
//   Description: Message Unit interrupt bit 0:5 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__MU_RT_INT_width        6
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__MU_RT_INT_position     38
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__MU_RT_INT_get(x)       _BGQ_GET(6,38,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__MU_RT_INT_set(v)       _BGQ_SET(6,38,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__MU_RT_INT_insert(x,v)  _BGQ_INSERT(6,38,x,v)

//   Field:       ddr0_rt_int
//   Description: DDR Controller0 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__DDR0_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__DDR0_RT_INT_position     39
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__DDR0_RT_INT_get(x)       _BGQ_GET(1,39,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__DDR0_RT_INT_set(v)       _BGQ_SET(1,39,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__DDR0_RT_INT_insert(x,v)  _BGQ_INSERT(1,39,x,v)

//   Field:       ddr1_rt_int
//   Description: DDR Controller1 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__DDR1_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__DDR1_RT_INT_position     40
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__DDR1_RT_INT_get(x)       _BGQ_GET(1,40,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__DDR1_RT_INT_set(v)       _BGQ_SET(1,40,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__DDR1_RT_INT_insert(x,v)  _BGQ_INSERT(1,40,x,v)

//   Field:       sw_rt_int
//   Description: Switch interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__SW_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__SW_RT_INT_position     41
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__SW_RT_INT_get(x)       _BGQ_GET(1,41,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__SW_RT_INT_set(v)       _BGQ_SET(1,41,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__SW_RT_INT_insert(x,v)  _BGQ_INSERT(1,41,x,v)

//   Field:       edram_rt_int
//   Description: EDRAM interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__EDRAM_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__EDRAM_RT_INT_position     42
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__EDRAM_RT_INT_get(x)       _BGQ_GET(1,42,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__EDRAM_RT_INT_set(v)       _BGQ_SET(1,42,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__EDRAM_RT_INT_insert(x,v)  _BGQ_INSERT(1,42,x,v)

//   Field:       l1p0_rt_int2
//   Description: L1P0 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__L1P0_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__L1P0_RT_INT2_position     43
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__L1P0_RT_INT2_get(x)       _BGQ_GET(1,43,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__L1P0_RT_INT2_set(v)       _BGQ_SET(1,43,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__L1P0_RT_INT2_insert(x,v)  _BGQ_INSERT(1,43,x,v)

//   Field:       l1p1_rt_int2
//   Description: L1P1 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__L1P1_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__L1P1_RT_INT2_position     44
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__L1P1_RT_INT2_get(x)       _BGQ_GET(1,44,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__L1P1_RT_INT2_set(v)       _BGQ_SET(1,44,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__L1P1_RT_INT2_insert(x,v)  _BGQ_INSERT(1,44,x,v)

//   Field:       l1p2_rt_int2
//   Description: L1P2 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__L1P2_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__L1P2_RT_INT2_position     45
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__L1P2_RT_INT2_get(x)       _BGQ_GET(1,45,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__L1P2_RT_INT2_set(v)       _BGQ_SET(1,45,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__L1P2_RT_INT2_insert(x,v)  _BGQ_INSERT(1,45,x,v)

//   Field:       l1p3_rt_int2
//   Description: L1P3 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__L1P3_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__L1P3_RT_INT2_position     46
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__L1P3_RT_INT2_get(x)       _BGQ_GET(1,46,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__L1P3_RT_INT2_set(v)       _BGQ_SET(1,46,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__L1P3_RT_INT2_insert(x,v)  _BGQ_INSERT(1,46,x,v)

//   Field:       l1p4_rt_int2
//   Description: L1P4 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__L1P4_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__L1P4_RT_INT2_position     47
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__L1P4_RT_INT2_get(x)       _BGQ_GET(1,47,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__L1P4_RT_INT2_set(v)       _BGQ_SET(1,47,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__L1P4_RT_INT2_insert(x,v)  _BGQ_INSERT(1,47,x,v)

//   Field:       l1p5_rt_int2
//   Description: L1P5 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__L1P5_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__L1P5_RT_INT2_position     48
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__L1P5_RT_INT2_get(x)       _BGQ_GET(1,48,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__L1P5_RT_INT2_set(v)       _BGQ_SET(1,48,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__L1P5_RT_INT2_insert(x,v)  _BGQ_INSERT(1,48,x,v)

//   Field:       l1p6_rt_int2
//   Description: L1P6 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__L1P6_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__L1P6_RT_INT2_position     49
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__L1P6_RT_INT2_get(x)       _BGQ_GET(1,49,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__L1P6_RT_INT2_set(v)       _BGQ_SET(1,49,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__L1P6_RT_INT2_insert(x,v)  _BGQ_INSERT(1,49,x,v)

//   Field:       l1p7_rt_int2
//   Description: L1P7 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__L1P7_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__L1P7_RT_INT2_position     50
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__L1P7_RT_INT2_get(x)       _BGQ_GET(1,50,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__L1P7_RT_INT2_set(v)       _BGQ_SET(1,50,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__L1P7_RT_INT2_insert(x,v)  _BGQ_INSERT(1,50,x,v)

//   Field:       l1p8_rt_int2
//   Description: L1P8 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__L1P8_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__L1P8_RT_INT2_position     51
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__L1P8_RT_INT2_get(x)       _BGQ_GET(1,51,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__L1P8_RT_INT2_set(v)       _BGQ_SET(1,51,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__L1P8_RT_INT2_insert(x,v)  _BGQ_INSERT(1,51,x,v)

//   Field:       l1p9_rt_int2
//   Description: L1P9 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__L1P9_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__L1P9_RT_INT2_position     52
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__L1P9_RT_INT2_get(x)       _BGQ_GET(1,52,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__L1P9_RT_INT2_set(v)       _BGQ_SET(1,52,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__L1P9_RT_INT2_insert(x,v)  _BGQ_INSERT(1,52,x,v)

//   Field:       l1p10_rt_int2
//   Description: L1P10 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__L1P10_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__L1P10_RT_INT2_position     53
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__L1P10_RT_INT2_get(x)       _BGQ_GET(1,53,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__L1P10_RT_INT2_set(v)       _BGQ_SET(1,53,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__L1P10_RT_INT2_insert(x,v)  _BGQ_INSERT(1,53,x,v)

//   Field:       l1p11_rt_int2
//   Description: L1P11 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__L1P11_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__L1P11_RT_INT2_position     54
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__L1P11_RT_INT2_get(x)       _BGQ_GET(1,54,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__L1P11_RT_INT2_set(v)       _BGQ_SET(1,54,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__L1P11_RT_INT2_insert(x,v)  _BGQ_INSERT(1,54,x,v)

//   Field:       l1p12_rt_int2
//   Description: L1P12 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__L1P12_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__L1P12_RT_INT2_position     55
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__L1P12_RT_INT2_get(x)       _BGQ_GET(1,55,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__L1P12_RT_INT2_set(v)       _BGQ_SET(1,55,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__L1P12_RT_INT2_insert(x,v)  _BGQ_INSERT(1,55,x,v)

//   Field:       l1p13_rt_int2
//   Description: L1P13 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__L1P13_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__L1P13_RT_INT2_position     56
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__L1P13_RT_INT2_get(x)       _BGQ_GET(1,56,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__L1P13_RT_INT2_set(v)       _BGQ_SET(1,56,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__L1P13_RT_INT2_insert(x,v)  _BGQ_INSERT(1,56,x,v)

//   Field:       l1p14_rt_int2
//   Description: L1P14 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__L1P14_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__L1P14_RT_INT2_position     57
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__L1P14_RT_INT2_get(x)       _BGQ_GET(1,57,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__L1P14_RT_INT2_set(v)       _BGQ_SET(1,57,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__L1P14_RT_INT2_insert(x,v)  _BGQ_INSERT(1,57,x,v)

//   Field:       l1p15_rt_int2
//   Description: L1P15 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__L1P15_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__L1P15_RT_INT2_position     58
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__L1P15_RT_INT2_get(x)       _BGQ_GET(1,58,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__L1P15_RT_INT2_set(v)       _BGQ_SET(1,58,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__L1P15_RT_INT2_insert(x,v)  _BGQ_INSERT(1,58,x,v)

//   Field:       l1p16_rt_int2
//   Description: L1P16 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__L1P16_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__L1P16_RT_INT2_position     59
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__L1P16_RT_INT2_get(x)       _BGQ_GET(1,59,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__L1P16_RT_INT2_set(v)       _BGQ_SET(1,59,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__L1P16_RT_INT2_insert(x,v)  _BGQ_INSERT(1,59,x,v)

//   Field:       gea_rt_int
//   Description: GEA interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__GEA_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__GEA_RT_INT_position     61
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__GEA_RT_INT_get(x)       _BGQ_GET(1,61,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__GEA_RT_INT_set(v)       _BGQ_SET(1,61,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_0__GEA_RT_INT_insert(x,v)  _BGQ_INSERT(1,61,x,v)

  
// Register:
//   Name:        gea_mapped_interrupt_status3_1
//   Type:        Read Only
//   Permission:  All
//   Reset:       0000000000000000
//   Description: GEA Interrupt Status1 register for gea interrupt bit 3
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_1_offset  (0x0017) // Offset of register in instance 
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_1_reset  UNSIGNED64(0x0000000000000000)

//   Field:       upc_int
//   Description: UPC interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_1__UPC_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_1__UPC_INT_position     0
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_1__UPC_INT_get(x)       _BGQ_GET(1,0,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_1__UPC_INT_set(v)       _BGQ_SET(1,0,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_1__UPC_INT_insert(x,v)  _BGQ_INSERT(1,0,x,v)

//   Field:       db_int
//   Description: Devbus interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_1__DB_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_1__DB_INT_position     1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_1__DB_INT_get(x)       _BGQ_GET(1,1,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_1__DB_INT_set(v)       _BGQ_SET(1,1,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_1__DB_INT_insert(x,v)  _BGQ_INSERT(1,1,x,v)

//   Field:       l1p0_int
//   Description: L1P0 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_1__L1P0_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_1__L1P0_INT_position     2
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_1__L1P0_INT_get(x)       _BGQ_GET(1,2,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_1__L1P0_INT_set(v)       _BGQ_SET(1,2,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_1__L1P0_INT_insert(x,v)  _BGQ_INSERT(1,2,x,v)

//   Field:       l1p1_int
//   Description: L1P1 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_1__L1P1_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_1__L1P1_INT_position     3
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_1__L1P1_INT_get(x)       _BGQ_GET(1,3,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_1__L1P1_INT_set(v)       _BGQ_SET(1,3,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_1__L1P1_INT_insert(x,v)  _BGQ_INSERT(1,3,x,v)

//   Field:       l1p2_int
//   Description: L1P2 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_1__L1P2_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_1__L1P2_INT_position     4
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_1__L1P2_INT_get(x)       _BGQ_GET(1,4,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_1__L1P2_INT_set(v)       _BGQ_SET(1,4,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_1__L1P2_INT_insert(x,v)  _BGQ_INSERT(1,4,x,v)

//   Field:       l1p3_int
//   Description: L1P3 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_1__L1P3_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_1__L1P3_INT_position     5
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_1__L1P3_INT_get(x)       _BGQ_GET(1,5,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_1__L1P3_INT_set(v)       _BGQ_SET(1,5,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_1__L1P3_INT_insert(x,v)  _BGQ_INSERT(1,5,x,v)

//   Field:       l1p4_int
//   Description: L1P4 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_1__L1P4_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_1__L1P4_INT_position     6
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_1__L1P4_INT_get(x)       _BGQ_GET(1,6,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_1__L1P4_INT_set(v)       _BGQ_SET(1,6,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_1__L1P4_INT_insert(x,v)  _BGQ_INSERT(1,6,x,v)

//   Field:       l1p5_int
//   Description: L1P5 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_1__L1P5_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_1__L1P5_INT_position     7
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_1__L1P5_INT_get(x)       _BGQ_GET(1,7,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_1__L1P5_INT_set(v)       _BGQ_SET(1,7,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_1__L1P5_INT_insert(x,v)  _BGQ_INSERT(1,7,x,v)

//   Field:       l1p6_int
//   Description: L1P6 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_1__L1P6_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_1__L1P6_INT_position     8
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_1__L1P6_INT_get(x)       _BGQ_GET(1,8,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_1__L1P6_INT_set(v)       _BGQ_SET(1,8,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_1__L1P6_INT_insert(x,v)  _BGQ_INSERT(1,8,x,v)

//   Field:       l1p7_int
//   Description: L1P7 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_1__L1P7_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_1__L1P7_INT_position     9
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_1__L1P7_INT_get(x)       _BGQ_GET(1,9,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_1__L1P7_INT_set(v)       _BGQ_SET(1,9,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_1__L1P7_INT_insert(x,v)  _BGQ_INSERT(1,9,x,v)

//   Field:       l1p8_int
//   Description: L1P8 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_1__L1P8_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_1__L1P8_INT_position     10
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_1__L1P8_INT_get(x)       _BGQ_GET(1,10,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_1__L1P8_INT_set(v)       _BGQ_SET(1,10,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_1__L1P8_INT_insert(x,v)  _BGQ_INSERT(1,10,x,v)

//   Field:       l1p9_int
//   Description: L1P9 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_1__L1P9_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_1__L1P9_INT_position     11
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_1__L1P9_INT_get(x)       _BGQ_GET(1,11,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_1__L1P9_INT_set(v)       _BGQ_SET(1,11,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_1__L1P9_INT_insert(x,v)  _BGQ_INSERT(1,11,x,v)

//   Field:       l1p10_int
//   Description: L1P10 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_1__L1P10_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_1__L1P10_INT_position     12
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_1__L1P10_INT_get(x)       _BGQ_GET(1,12,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_1__L1P10_INT_set(v)       _BGQ_SET(1,12,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_1__L1P10_INT_insert(x,v)  _BGQ_INSERT(1,12,x,v)

//   Field:       l1p11_int
//   Description: L1P11 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_1__L1P11_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_1__L1P11_INT_position     13
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_1__L1P11_INT_get(x)       _BGQ_GET(1,13,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_1__L1P11_INT_set(v)       _BGQ_SET(1,13,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_1__L1P11_INT_insert(x,v)  _BGQ_INSERT(1,13,x,v)

//   Field:       l1p12_int
//   Description: L1P12 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_1__L1P12_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_1__L1P12_INT_position     14
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_1__L1P12_INT_get(x)       _BGQ_GET(1,14,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_1__L1P12_INT_set(v)       _BGQ_SET(1,14,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_1__L1P12_INT_insert(x,v)  _BGQ_INSERT(1,14,x,v)

//   Field:       l1p13_int
//   Description: L1P13 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_1__L1P13_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_1__L1P13_INT_position     15
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_1__L1P13_INT_get(x)       _BGQ_GET(1,15,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_1__L1P13_INT_set(v)       _BGQ_SET(1,15,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_1__L1P13_INT_insert(x,v)  _BGQ_INSERT(1,15,x,v)

//   Field:       l1p14_int
//   Description: L1P14 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_1__L1P14_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_1__L1P14_INT_position     16
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_1__L1P14_INT_get(x)       _BGQ_GET(1,16,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_1__L1P14_INT_set(v)       _BGQ_SET(1,16,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_1__L1P14_INT_insert(x,v)  _BGQ_INSERT(1,16,x,v)

//   Field:       l1p15_int
//   Description: L1P15 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_1__L1P15_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_1__L1P15_INT_position     17
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_1__L1P15_INT_get(x)       _BGQ_GET(1,17,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_1__L1P15_INT_set(v)       _BGQ_SET(1,17,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_1__L1P15_INT_insert(x,v)  _BGQ_INSERT(1,17,x,v)

//   Field:       l1p16_int
//   Description: L1P16 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_1__L1P16_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_1__L1P16_INT_position     18
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_1__L1P16_INT_get(x)       _BGQ_GET(1,18,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_1__L1P16_INT_set(v)       _BGQ_SET(1,18,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_1__L1P16_INT_insert(x,v)  _BGQ_INSERT(1,18,x,v)

//   Field:       pcie_int
//   Description: PCIE interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_1__PCIE_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_1__PCIE_INT_position     19
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_1__PCIE_INT_get(x)       _BGQ_GET(1,19,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_1__PCIE_INT_set(v)       _BGQ_SET(1,19,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_1__PCIE_INT_insert(x,v)  _BGQ_INSERT(1,19,x,v)

//   Field:       sd0_int
//   Description: Serdes0 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_1__SD0_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_1__SD0_INT_position     20
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_1__SD0_INT_get(x)       _BGQ_GET(1,20,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_1__SD0_INT_set(v)       _BGQ_SET(1,20,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_1__SD0_INT_insert(x,v)  _BGQ_INSERT(1,20,x,v)

//   Field:       sd1_int
//   Description: Serdes1 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_1__SD1_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_1__SD1_INT_position     21
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_1__SD1_INT_get(x)       _BGQ_GET(1,21,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_1__SD1_INT_set(v)       _BGQ_SET(1,21,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_1__SD1_INT_insert(x,v)  _BGQ_INSERT(1,21,x,v)

//   Field:       cs_int
//   Description: Clockstop interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_1__CS_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_1__CS_INT_position     26
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_1__CS_INT_get(x)       _BGQ_GET(1,26,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_1__CS_INT_set(v)       _BGQ_SET(1,26,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_1__CS_INT_insert(x,v)  _BGQ_INSERT(1,26,x,v)

//   Field:       en_int
//   Description: Envmon interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_1__EN_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_1__EN_INT_position     27
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_1__EN_INT_get(x)       _BGQ_GET(1,27,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_1__EN_INT_set(v)       _BGQ_SET(1,27,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_1__EN_INT_insert(x,v)  _BGQ_INSERT(1,27,x,v)

//   Field:       dcr_arb_int
//   Description: DCR Arbiter interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_1__DCR_ARB_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_1__DCR_ARB_INT_position     31
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_1__DCR_ARB_INT_get(x)       _BGQ_GET(1,31,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_1__DCR_ARB_INT_set(v)       _BGQ_SET(1,31,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_1__DCR_ARB_INT_insert(x,v)  _BGQ_INSERT(1,31,x,v)

//   Field:       testint_int
//   Description: Testint interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_1__TESTINT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_1__TESTINT_INT_position     32
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_1__TESTINT_INT_get(x)       _BGQ_GET(1,32,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_1__TESTINT_INT_set(v)       _BGQ_SET(1,32,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_1__TESTINT_INT_insert(x,v)  _BGQ_INSERT(1,32,x,v)

//   Field:       mu_int
//   Description: Message Unit interrupt bit 6 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_1__MU_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_1__MU_INT_position     33
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_1__MU_INT_get(x)       _BGQ_GET(1,33,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_1__MU_INT_set(v)       _BGQ_SET(1,33,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_1__MU_INT_insert(x,v)  _BGQ_INSERT(1,33,x,v)

//   Field:       ddr0_int
//   Description: DDR Controller0 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_1__DDR0_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_1__DDR0_INT_position     39
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_1__DDR0_INT_get(x)       _BGQ_GET(1,39,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_1__DDR0_INT_set(v)       _BGQ_SET(1,39,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_1__DDR0_INT_insert(x,v)  _BGQ_INSERT(1,39,x,v)

//   Field:       ddr1_int
//   Description: DDR Controller1 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_1__DDR1_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_1__DDR1_INT_position     40
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_1__DDR1_INT_get(x)       _BGQ_GET(1,40,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_1__DDR1_INT_set(v)       _BGQ_SET(1,40,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_1__DDR1_INT_insert(x,v)  _BGQ_INSERT(1,40,x,v)

//   Field:       sw_int
//   Description: Switch interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_1__SW_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_1__SW_INT_position     41
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_1__SW_INT_get(x)       _BGQ_GET(1,41,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_1__SW_INT_set(v)       _BGQ_SET(1,41,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_1__SW_INT_insert(x,v)  _BGQ_INSERT(1,41,x,v)

//   Field:       edram_int
//   Description: EDRAM interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_1__EDRAM_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_1__EDRAM_INT_position     42
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_1__EDRAM_INT_get(x)       _BGQ_GET(1,42,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_1__EDRAM_INT_set(v)       _BGQ_SET(1,42,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_1__EDRAM_INT_insert(x,v)  _BGQ_INSERT(1,42,x,v)

//   Field:       l2s_int
//   Description: L2 slice 0-15 interrupt bit is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_1__L2S_INT_width        16
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_1__L2S_INT_position     58
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_1__L2S_INT_get(x)       _BGQ_GET(16,58,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_1__L2S_INT_set(v)       _BGQ_SET(16,58,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_1__L2S_INT_insert(x,v)  _BGQ_INSERT(16,58,x,v)

//   Field:       l2c_int
//   Description: L2 Central interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_1__L2C_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_1__L2C_INT_position     60
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_1__L2C_INT_get(x)       _BGQ_GET(1,60,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_1__L2C_INT_set(v)       _BGQ_SET(1,60,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_1__L2C_INT_insert(x,v)  _BGQ_INSERT(1,60,x,v)

//   Field:       gea_int
//   Description: GEA interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_1__GEA_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_1__GEA_INT_position     61
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_1__GEA_INT_get(x)       _BGQ_GET(1,61,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_1__GEA_INT_set(v)       _BGQ_SET(1,61,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_1__GEA_INT_insert(x,v)  _BGQ_INSERT(1,61,x,v)

//   Field:       nd_int
//   Description: Network interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_1__ND_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_1__ND_INT_position     62
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_1__ND_INT_get(x)       _BGQ_GET(1,62,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_1__ND_INT_set(v)       _BGQ_SET(1,62,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_1__ND_INT_insert(x,v)  _BGQ_INSERT(1,62,x,v)

  
// Register:
//   Name:        gea_mapped_interrupt_status3_2
//   Type:        Read Only
//   Permission:  All
//   Reset:       0000000000000000
//   Description: GEA Interrupt Status2 register for gea interrupt bit 3
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2_offset  (0x0018) // Offset of register in instance 
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2_reset  UNSIGNED64(0x0000000000000000)

//   Field:       upc_int
//   Description: UPC interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__UPC_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__UPC_INT_position     0
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__UPC_INT_get(x)       _BGQ_GET(1,0,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__UPC_INT_set(v)       _BGQ_SET(1,0,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__UPC_INT_insert(x,v)  _BGQ_INSERT(1,0,x,v)

//   Field:       db_int
//   Description: Devbus interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__DB_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__DB_INT_position     1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__DB_INT_get(x)       _BGQ_GET(1,1,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__DB_INT_set(v)       _BGQ_SET(1,1,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__DB_INT_insert(x,v)  _BGQ_INSERT(1,1,x,v)

//   Field:       l1p0_int
//   Description: L1P0 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__L1P0_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__L1P0_INT_position     2
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__L1P0_INT_get(x)       _BGQ_GET(1,2,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__L1P0_INT_set(v)       _BGQ_SET(1,2,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__L1P0_INT_insert(x,v)  _BGQ_INSERT(1,2,x,v)

//   Field:       l1p1_int
//   Description: L1P1 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__L1P1_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__L1P1_INT_position     3
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__L1P1_INT_get(x)       _BGQ_GET(1,3,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__L1P1_INT_set(v)       _BGQ_SET(1,3,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__L1P1_INT_insert(x,v)  _BGQ_INSERT(1,3,x,v)

//   Field:       l1p2_int
//   Description: L1P2 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__L1P2_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__L1P2_INT_position     4
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__L1P2_INT_get(x)       _BGQ_GET(1,4,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__L1P2_INT_set(v)       _BGQ_SET(1,4,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__L1P2_INT_insert(x,v)  _BGQ_INSERT(1,4,x,v)

//   Field:       l1p3_int
//   Description: L1P3 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__L1P3_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__L1P3_INT_position     5
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__L1P3_INT_get(x)       _BGQ_GET(1,5,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__L1P3_INT_set(v)       _BGQ_SET(1,5,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__L1P3_INT_insert(x,v)  _BGQ_INSERT(1,5,x,v)

//   Field:       l1p4_int
//   Description: L1P4 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__L1P4_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__L1P4_INT_position     6
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__L1P4_INT_get(x)       _BGQ_GET(1,6,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__L1P4_INT_set(v)       _BGQ_SET(1,6,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__L1P4_INT_insert(x,v)  _BGQ_INSERT(1,6,x,v)

//   Field:       l1p5_int
//   Description: L1P5 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__L1P5_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__L1P5_INT_position     7
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__L1P5_INT_get(x)       _BGQ_GET(1,7,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__L1P5_INT_set(v)       _BGQ_SET(1,7,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__L1P5_INT_insert(x,v)  _BGQ_INSERT(1,7,x,v)

//   Field:       l1p6_int
//   Description: L1P6 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__L1P6_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__L1P6_INT_position     8
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__L1P6_INT_get(x)       _BGQ_GET(1,8,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__L1P6_INT_set(v)       _BGQ_SET(1,8,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__L1P6_INT_insert(x,v)  _BGQ_INSERT(1,8,x,v)

//   Field:       l1p7_int
//   Description: L1P7 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__L1P7_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__L1P7_INT_position     9
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__L1P7_INT_get(x)       _BGQ_GET(1,9,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__L1P7_INT_set(v)       _BGQ_SET(1,9,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__L1P7_INT_insert(x,v)  _BGQ_INSERT(1,9,x,v)

//   Field:       l1p8_int
//   Description: L1P8 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__L1P8_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__L1P8_INT_position     10
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__L1P8_INT_get(x)       _BGQ_GET(1,10,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__L1P8_INT_set(v)       _BGQ_SET(1,10,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__L1P8_INT_insert(x,v)  _BGQ_INSERT(1,10,x,v)

//   Field:       l1p9_int
//   Description: L1P9 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__L1P9_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__L1P9_INT_position     11
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__L1P9_INT_get(x)       _BGQ_GET(1,11,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__L1P9_INT_set(v)       _BGQ_SET(1,11,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__L1P9_INT_insert(x,v)  _BGQ_INSERT(1,11,x,v)

//   Field:       l1p10_int
//   Description: L1P10 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__L1P10_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__L1P10_INT_position     12
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__L1P10_INT_get(x)       _BGQ_GET(1,12,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__L1P10_INT_set(v)       _BGQ_SET(1,12,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__L1P10_INT_insert(x,v)  _BGQ_INSERT(1,12,x,v)

//   Field:       l1p11_int
//   Description: L1P11 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__L1P11_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__L1P11_INT_position     13
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__L1P11_INT_get(x)       _BGQ_GET(1,13,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__L1P11_INT_set(v)       _BGQ_SET(1,13,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__L1P11_INT_insert(x,v)  _BGQ_INSERT(1,13,x,v)

//   Field:       l1p12_int
//   Description: L1P12 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__L1P12_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__L1P12_INT_position     14
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__L1P12_INT_get(x)       _BGQ_GET(1,14,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__L1P12_INT_set(v)       _BGQ_SET(1,14,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__L1P12_INT_insert(x,v)  _BGQ_INSERT(1,14,x,v)

//   Field:       l1p13_int
//   Description: L1P13 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__L1P13_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__L1P13_INT_position     15
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__L1P13_INT_get(x)       _BGQ_GET(1,15,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__L1P13_INT_set(v)       _BGQ_SET(1,15,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__L1P13_INT_insert(x,v)  _BGQ_INSERT(1,15,x,v)

//   Field:       l1p14_int
//   Description: L1P14 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__L1P14_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__L1P14_INT_position     16
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__L1P14_INT_get(x)       _BGQ_GET(1,16,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__L1P14_INT_set(v)       _BGQ_SET(1,16,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__L1P14_INT_insert(x,v)  _BGQ_INSERT(1,16,x,v)

//   Field:       l1p15_int
//   Description: L1P15 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__L1P15_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__L1P15_INT_position     17
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__L1P15_INT_get(x)       _BGQ_GET(1,17,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__L1P15_INT_set(v)       _BGQ_SET(1,17,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__L1P15_INT_insert(x,v)  _BGQ_INSERT(1,17,x,v)

//   Field:       l1p16_int
//   Description: L1P16 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__L1P16_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__L1P16_INT_position     18
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__L1P16_INT_get(x)       _BGQ_GET(1,18,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__L1P16_INT_set(v)       _BGQ_SET(1,18,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__L1P16_INT_insert(x,v)  _BGQ_INSERT(1,18,x,v)

//   Field:       pcie_int
//   Description: PCIE interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__PCIE_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__PCIE_INT_position     19
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__PCIE_INT_get(x)       _BGQ_GET(1,19,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__PCIE_INT_set(v)       _BGQ_SET(1,19,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__PCIE_INT_insert(x,v)  _BGQ_INSERT(1,19,x,v)

//   Field:       sd0_int
//   Description: Serdes0 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__SD0_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__SD0_INT_position     20
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__SD0_INT_get(x)       _BGQ_GET(1,20,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__SD0_INT_set(v)       _BGQ_SET(1,20,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__SD0_INT_insert(x,v)  _BGQ_INSERT(1,20,x,v)

//   Field:       sd1_int
//   Description: Serdes1 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__SD1_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__SD1_INT_position     21
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__SD1_INT_get(x)       _BGQ_GET(1,21,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__SD1_INT_set(v)       _BGQ_SET(1,21,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__SD1_INT_insert(x,v)  _BGQ_INSERT(1,21,x,v)

//   Field:       cs_int
//   Description: Clockstop interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__CS_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__CS_INT_position     26
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__CS_INT_get(x)       _BGQ_GET(1,26,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__CS_INT_set(v)       _BGQ_SET(1,26,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__CS_INT_insert(x,v)  _BGQ_INSERT(1,26,x,v)

//   Field:       en_int
//   Description: Envmon interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__EN_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__EN_INT_position     27
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__EN_INT_get(x)       _BGQ_GET(1,27,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__EN_INT_set(v)       _BGQ_SET(1,27,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__EN_INT_insert(x,v)  _BGQ_INSERT(1,27,x,v)

//   Field:       dcr_arb_int
//   Description: DCR Arbiter interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__DCR_ARB_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__DCR_ARB_INT_position     31
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__DCR_ARB_INT_get(x)       _BGQ_GET(1,31,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__DCR_ARB_INT_set(v)       _BGQ_SET(1,31,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__DCR_ARB_INT_insert(x,v)  _BGQ_INSERT(1,31,x,v)

//   Field:       testint_int
//   Description: Testint interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__TESTINT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__TESTINT_INT_position     32
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__TESTINT_INT_get(x)       _BGQ_GET(1,32,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__TESTINT_INT_set(v)       _BGQ_SET(1,32,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__TESTINT_INT_insert(x,v)  _BGQ_INSERT(1,32,x,v)

//   Field:       mu_int
//   Description: Message Unit interrupt bit 7 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__MU_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__MU_INT_position     33
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__MU_INT_get(x)       _BGQ_GET(1,33,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__MU_INT_set(v)       _BGQ_SET(1,33,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__MU_INT_insert(x,v)  _BGQ_INSERT(1,33,x,v)

//   Field:       ddr0_int
//   Description: DDR Controller0 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__DDR0_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__DDR0_INT_position     39
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__DDR0_INT_get(x)       _BGQ_GET(1,39,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__DDR0_INT_set(v)       _BGQ_SET(1,39,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__DDR0_INT_insert(x,v)  _BGQ_INSERT(1,39,x,v)

//   Field:       ddr1_int
//   Description: DDR Controller1 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__DDR1_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__DDR1_INT_position     40
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__DDR1_INT_get(x)       _BGQ_GET(1,40,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__DDR1_INT_set(v)       _BGQ_SET(1,40,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__DDR1_INT_insert(x,v)  _BGQ_INSERT(1,40,x,v)

//   Field:       sw_int
//   Description: Switch interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__SW_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__SW_INT_position     41
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__SW_INT_get(x)       _BGQ_GET(1,41,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__SW_INT_set(v)       _BGQ_SET(1,41,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__SW_INT_insert(x,v)  _BGQ_INSERT(1,41,x,v)

//   Field:       edram_int
//   Description: EDRAM interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__EDRAM_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__EDRAM_INT_position     42
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__EDRAM_INT_get(x)       _BGQ_GET(1,42,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__EDRAM_INT_set(v)       _BGQ_SET(1,42,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__EDRAM_INT_insert(x,v)  _BGQ_INSERT(1,42,x,v)

//   Field:       l2cntr0_int
//   Description: L2 counter 0 interrupt is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__L2CNTR0_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__L2CNTR0_INT_position     43
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__L2CNTR0_INT_get(x)       _BGQ_GET(1,43,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__L2CNTR0_INT_set(v)       _BGQ_SET(1,43,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__L2CNTR0_INT_insert(x,v)  _BGQ_INSERT(1,43,x,v)

//   Field:       l2cntr1_int
//   Description: L2 counter 1 interrupt is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__L2CNTR1_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__L2CNTR1_INT_position     44
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__L2CNTR1_INT_get(x)       _BGQ_GET(1,44,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__L2CNTR1_INT_set(v)       _BGQ_SET(1,44,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__L2CNTR1_INT_insert(x,v)  _BGQ_INSERT(1,44,x,v)

//   Field:       l2cntr2_int
//   Description: L2 counter 2 interrupt is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__L2CNTR2_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__L2CNTR2_INT_position     45
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__L2CNTR2_INT_get(x)       _BGQ_GET(1,45,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__L2CNTR2_INT_set(v)       _BGQ_SET(1,45,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__L2CNTR2_INT_insert(x,v)  _BGQ_INSERT(1,45,x,v)

//   Field:       l2cntr3_int
//   Description: L2 counter 3 interrupt is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__L2CNTR3_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__L2CNTR3_INT_position     46
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__L2CNTR3_INT_get(x)       _BGQ_GET(1,46,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__L2CNTR3_INT_set(v)       _BGQ_SET(1,46,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__L2CNTR3_INT_insert(x,v)  _BGQ_INSERT(1,46,x,v)

//   Field:       msgc_int
//   Description: Msync generation counter interrupt is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__MSGC_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__MSGC_INT_position     47
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__MSGC_INT_get(x)       _BGQ_GET(1,47,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__MSGC_INT_set(v)       _BGQ_SET(1,47,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__MSGC_INT_insert(x,v)  _BGQ_INSERT(1,47,x,v)

//   Field:       l2c_int
//   Description: L2 Central interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__L2C_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__L2C_INT_position     60
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__L2C_INT_get(x)       _BGQ_GET(1,60,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__L2C_INT_set(v)       _BGQ_SET(1,60,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__L2C_INT_insert(x,v)  _BGQ_INSERT(1,60,x,v)

//   Field:       gea_int
//   Description: GEA interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__GEA_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__GEA_INT_position     61
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__GEA_INT_get(x)       _BGQ_GET(1,61,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__GEA_INT_set(v)       _BGQ_SET(1,61,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__GEA_INT_insert(x,v)  _BGQ_INSERT(1,61,x,v)

//   Field:       nd_int
//   Description: Network interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__ND_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__ND_INT_position     62
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__ND_INT_get(x)       _BGQ_GET(1,62,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__ND_INT_set(v)       _BGQ_SET(1,62,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS3_2__ND_INT_insert(x,v)  _BGQ_INSERT(1,62,x,v)

  
// Register:
//   Name:        gea_mapped_interrupt_status4_0
//   Type:        Read Only
//   Permission:  All
//   Reset:       0000000000000000
//   Description: GEA Interrupt Status0 register for gea interrupt bit 4
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0_offset  (0x0019) // Offset of register in instance 
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0_reset  UNSIGNED64(0x0000000000000000)

//   Field:       upc_rt_int
//   Description: UPC interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__UPC_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__UPC_RT_INT_position     0
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__UPC_RT_INT_get(x)       _BGQ_GET(1,0,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__UPC_RT_INT_set(v)       _BGQ_SET(1,0,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__UPC_RT_INT_insert(x,v)  _BGQ_INSERT(1,0,x,v)

//   Field:       db_rt_int
//   Description: Devbus interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__DB_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__DB_RT_INT_position     1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__DB_RT_INT_get(x)       _BGQ_GET(1,1,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__DB_RT_INT_set(v)       _BGQ_SET(1,1,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__DB_RT_INT_insert(x,v)  _BGQ_INSERT(1,1,x,v)

//   Field:       l1p0_rt_int
//   Description: L1P0 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__L1P0_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__L1P0_RT_INT_position     2
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__L1P0_RT_INT_get(x)       _BGQ_GET(1,2,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__L1P0_RT_INT_set(v)       _BGQ_SET(1,2,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__L1P0_RT_INT_insert(x,v)  _BGQ_INSERT(1,2,x,v)

//   Field:       l1p1_rt_int
//   Description: L1P1 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__L1P1_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__L1P1_RT_INT_position     3
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__L1P1_RT_INT_get(x)       _BGQ_GET(1,3,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__L1P1_RT_INT_set(v)       _BGQ_SET(1,3,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__L1P1_RT_INT_insert(x,v)  _BGQ_INSERT(1,3,x,v)

//   Field:       l1p2_rt_int
//   Description: L1P2 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__L1P2_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__L1P2_RT_INT_position     4
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__L1P2_RT_INT_get(x)       _BGQ_GET(1,4,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__L1P2_RT_INT_set(v)       _BGQ_SET(1,4,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__L1P2_RT_INT_insert(x,v)  _BGQ_INSERT(1,4,x,v)

//   Field:       l1p3_rt_int
//   Description: L1P3 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__L1P3_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__L1P3_RT_INT_position     5
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__L1P3_RT_INT_get(x)       _BGQ_GET(1,5,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__L1P3_RT_INT_set(v)       _BGQ_SET(1,5,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__L1P3_RT_INT_insert(x,v)  _BGQ_INSERT(1,5,x,v)

//   Field:       l1p4_rt_int
//   Description: L1P4 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__L1P4_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__L1P4_RT_INT_position     6
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__L1P4_RT_INT_get(x)       _BGQ_GET(1,6,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__L1P4_RT_INT_set(v)       _BGQ_SET(1,6,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__L1P4_RT_INT_insert(x,v)  _BGQ_INSERT(1,6,x,v)

//   Field:       l1p5_rt_int
//   Description: L1P5 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__L1P5_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__L1P5_RT_INT_position     7
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__L1P5_RT_INT_get(x)       _BGQ_GET(1,7,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__L1P5_RT_INT_set(v)       _BGQ_SET(1,7,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__L1P5_RT_INT_insert(x,v)  _BGQ_INSERT(1,7,x,v)

//   Field:       l1p6_rt_int
//   Description: L1P6 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__L1P6_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__L1P6_RT_INT_position     8
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__L1P6_RT_INT_get(x)       _BGQ_GET(1,8,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__L1P6_RT_INT_set(v)       _BGQ_SET(1,8,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__L1P6_RT_INT_insert(x,v)  _BGQ_INSERT(1,8,x,v)

//   Field:       l1p7_rt_int
//   Description: L1P7 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__L1P7_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__L1P7_RT_INT_position     9
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__L1P7_RT_INT_get(x)       _BGQ_GET(1,9,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__L1P7_RT_INT_set(v)       _BGQ_SET(1,9,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__L1P7_RT_INT_insert(x,v)  _BGQ_INSERT(1,9,x,v)

//   Field:       l1p8_rt_int
//   Description: L1P8 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__L1P8_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__L1P8_RT_INT_position     10
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__L1P8_RT_INT_get(x)       _BGQ_GET(1,10,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__L1P8_RT_INT_set(v)       _BGQ_SET(1,10,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__L1P8_RT_INT_insert(x,v)  _BGQ_INSERT(1,10,x,v)

//   Field:       l1p9_rt_int
//   Description: L1P9 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__L1P9_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__L1P9_RT_INT_position     11
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__L1P9_RT_INT_get(x)       _BGQ_GET(1,11,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__L1P9_RT_INT_set(v)       _BGQ_SET(1,11,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__L1P9_RT_INT_insert(x,v)  _BGQ_INSERT(1,11,x,v)

//   Field:       l1p10_rt_int
//   Description: L1P10 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__L1P10_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__L1P10_RT_INT_position     12
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__L1P10_RT_INT_get(x)       _BGQ_GET(1,12,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__L1P10_RT_INT_set(v)       _BGQ_SET(1,12,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__L1P10_RT_INT_insert(x,v)  _BGQ_INSERT(1,12,x,v)

//   Field:       l1p11_rt_int
//   Description: L1P11 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__L1P11_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__L1P11_RT_INT_position     13
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__L1P11_RT_INT_get(x)       _BGQ_GET(1,13,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__L1P11_RT_INT_set(v)       _BGQ_SET(1,13,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__L1P11_RT_INT_insert(x,v)  _BGQ_INSERT(1,13,x,v)

//   Field:       l1p12_rt_int
//   Description: L1P12 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__L1P12_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__L1P12_RT_INT_position     14
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__L1P12_RT_INT_get(x)       _BGQ_GET(1,14,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__L1P12_RT_INT_set(v)       _BGQ_SET(1,14,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__L1P12_RT_INT_insert(x,v)  _BGQ_INSERT(1,14,x,v)

//   Field:       l1p13_rt_int
//   Description: L1P13 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__L1P13_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__L1P13_RT_INT_position     15
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__L1P13_RT_INT_get(x)       _BGQ_GET(1,15,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__L1P13_RT_INT_set(v)       _BGQ_SET(1,15,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__L1P13_RT_INT_insert(x,v)  _BGQ_INSERT(1,15,x,v)

//   Field:       l1p14_rt_int
//   Description: L1P14 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__L1P14_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__L1P14_RT_INT_position     16
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__L1P14_RT_INT_get(x)       _BGQ_GET(1,16,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__L1P14_RT_INT_set(v)       _BGQ_SET(1,16,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__L1P14_RT_INT_insert(x,v)  _BGQ_INSERT(1,16,x,v)

//   Field:       l1p15_rt_int
//   Description: L1P15 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__L1P15_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__L1P15_RT_INT_position     17
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__L1P15_RT_INT_get(x)       _BGQ_GET(1,17,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__L1P15_RT_INT_set(v)       _BGQ_SET(1,17,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__L1P15_RT_INT_insert(x,v)  _BGQ_INSERT(1,17,x,v)

//   Field:       l1p16_rt_int
//   Description: L1P16 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__L1P16_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__L1P16_RT_INT_position     18
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__L1P16_RT_INT_get(x)       _BGQ_GET(1,18,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__L1P16_RT_INT_set(v)       _BGQ_SET(1,18,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__L1P16_RT_INT_insert(x,v)  _BGQ_INSERT(1,18,x,v)

//   Field:       pcie_rt_int
//   Description: PCIE interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__PCIE_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__PCIE_RT_INT_position     19
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__PCIE_RT_INT_get(x)       _BGQ_GET(1,19,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__PCIE_RT_INT_set(v)       _BGQ_SET(1,19,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__PCIE_RT_INT_insert(x,v)  _BGQ_INSERT(1,19,x,v)

//   Field:       sd0_rt_int
//   Description: Serdes0 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__SD0_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__SD0_RT_INT_position     20
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__SD0_RT_INT_get(x)       _BGQ_GET(1,20,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__SD0_RT_INT_set(v)       _BGQ_SET(1,20,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__SD0_RT_INT_insert(x,v)  _BGQ_INSERT(1,20,x,v)

//   Field:       sd1_rt_int
//   Description: Serdes1 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__SD1_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__SD1_RT_INT_position     21
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__SD1_RT_INT_get(x)       _BGQ_GET(1,21,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__SD1_RT_INT_set(v)       _BGQ_SET(1,21,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__SD1_RT_INT_insert(x,v)  _BGQ_INSERT(1,21,x,v)

//   Field:       db_pcie_rt_int
//   Description: Devbus PCIE interrupt bit 0:3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__DB_PCIE_RT_INT_width        4
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__DB_PCIE_RT_INT_position     25
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__DB_PCIE_RT_INT_get(x)       _BGQ_GET(4,25,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__DB_PCIE_RT_INT_set(v)       _BGQ_SET(4,25,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__DB_PCIE_RT_INT_insert(x,v)  _BGQ_INSERT(4,25,x,v)

//   Field:       cs_rt_int
//   Description: Clockstop interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__CS_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__CS_RT_INT_position     26
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__CS_RT_INT_get(x)       _BGQ_GET(1,26,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__CS_RT_INT_set(v)       _BGQ_SET(1,26,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__CS_RT_INT_insert(x,v)  _BGQ_INSERT(1,26,x,v)

//   Field:       en_rt_int
//   Description: Envmon interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__EN_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__EN_RT_INT_position     27
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__EN_RT_INT_get(x)       _BGQ_GET(1,27,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__EN_RT_INT_set(v)       _BGQ_SET(1,27,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__EN_RT_INT_insert(x,v)  _BGQ_INSERT(1,27,x,v)

//   Field:       dcr_arb_rt_int
//   Description: DCR Arbiter interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__DCR_ARB_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__DCR_ARB_RT_INT_position     31
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__DCR_ARB_RT_INT_get(x)       _BGQ_GET(1,31,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__DCR_ARB_RT_INT_set(v)       _BGQ_SET(1,31,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__DCR_ARB_RT_INT_insert(x,v)  _BGQ_INSERT(1,31,x,v)

//   Field:       testint_rt_int
//   Description: Testint interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__TESTINT_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__TESTINT_RT_INT_position     32
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__TESTINT_RT_INT_get(x)       _BGQ_GET(1,32,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__TESTINT_RT_INT_set(v)       _BGQ_SET(1,32,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__TESTINT_RT_INT_insert(x,v)  _BGQ_INSERT(1,32,x,v)

//   Field:       mu_rt_int
//   Description: Message Unit interrupt bit 0:5 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__MU_RT_INT_width        6
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__MU_RT_INT_position     38
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__MU_RT_INT_get(x)       _BGQ_GET(6,38,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__MU_RT_INT_set(v)       _BGQ_SET(6,38,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__MU_RT_INT_insert(x,v)  _BGQ_INSERT(6,38,x,v)

//   Field:       ddr0_rt_int
//   Description: DDR Controller0 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__DDR0_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__DDR0_RT_INT_position     39
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__DDR0_RT_INT_get(x)       _BGQ_GET(1,39,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__DDR0_RT_INT_set(v)       _BGQ_SET(1,39,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__DDR0_RT_INT_insert(x,v)  _BGQ_INSERT(1,39,x,v)

//   Field:       ddr1_rt_int
//   Description: DDR Controller1 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__DDR1_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__DDR1_RT_INT_position     40
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__DDR1_RT_INT_get(x)       _BGQ_GET(1,40,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__DDR1_RT_INT_set(v)       _BGQ_SET(1,40,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__DDR1_RT_INT_insert(x,v)  _BGQ_INSERT(1,40,x,v)

//   Field:       sw_rt_int
//   Description: Switch interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__SW_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__SW_RT_INT_position     41
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__SW_RT_INT_get(x)       _BGQ_GET(1,41,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__SW_RT_INT_set(v)       _BGQ_SET(1,41,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__SW_RT_INT_insert(x,v)  _BGQ_INSERT(1,41,x,v)

//   Field:       edram_rt_int
//   Description: EDRAM interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__EDRAM_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__EDRAM_RT_INT_position     42
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__EDRAM_RT_INT_get(x)       _BGQ_GET(1,42,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__EDRAM_RT_INT_set(v)       _BGQ_SET(1,42,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__EDRAM_RT_INT_insert(x,v)  _BGQ_INSERT(1,42,x,v)

//   Field:       l1p0_rt_int2
//   Description: L1P0 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__L1P0_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__L1P0_RT_INT2_position     43
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__L1P0_RT_INT2_get(x)       _BGQ_GET(1,43,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__L1P0_RT_INT2_set(v)       _BGQ_SET(1,43,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__L1P0_RT_INT2_insert(x,v)  _BGQ_INSERT(1,43,x,v)

//   Field:       l1p1_rt_int2
//   Description: L1P1 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__L1P1_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__L1P1_RT_INT2_position     44
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__L1P1_RT_INT2_get(x)       _BGQ_GET(1,44,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__L1P1_RT_INT2_set(v)       _BGQ_SET(1,44,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__L1P1_RT_INT2_insert(x,v)  _BGQ_INSERT(1,44,x,v)

//   Field:       l1p2_rt_int2
//   Description: L1P2 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__L1P2_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__L1P2_RT_INT2_position     45
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__L1P2_RT_INT2_get(x)       _BGQ_GET(1,45,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__L1P2_RT_INT2_set(v)       _BGQ_SET(1,45,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__L1P2_RT_INT2_insert(x,v)  _BGQ_INSERT(1,45,x,v)

//   Field:       l1p3_rt_int2
//   Description: L1P3 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__L1P3_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__L1P3_RT_INT2_position     46
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__L1P3_RT_INT2_get(x)       _BGQ_GET(1,46,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__L1P3_RT_INT2_set(v)       _BGQ_SET(1,46,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__L1P3_RT_INT2_insert(x,v)  _BGQ_INSERT(1,46,x,v)

//   Field:       l1p4_rt_int2
//   Description: L1P4 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__L1P4_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__L1P4_RT_INT2_position     47
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__L1P4_RT_INT2_get(x)       _BGQ_GET(1,47,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__L1P4_RT_INT2_set(v)       _BGQ_SET(1,47,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__L1P4_RT_INT2_insert(x,v)  _BGQ_INSERT(1,47,x,v)

//   Field:       l1p5_rt_int2
//   Description: L1P5 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__L1P5_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__L1P5_RT_INT2_position     48
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__L1P5_RT_INT2_get(x)       _BGQ_GET(1,48,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__L1P5_RT_INT2_set(v)       _BGQ_SET(1,48,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__L1P5_RT_INT2_insert(x,v)  _BGQ_INSERT(1,48,x,v)

//   Field:       l1p6_rt_int2
//   Description: L1P6 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__L1P6_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__L1P6_RT_INT2_position     49
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__L1P6_RT_INT2_get(x)       _BGQ_GET(1,49,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__L1P6_RT_INT2_set(v)       _BGQ_SET(1,49,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__L1P6_RT_INT2_insert(x,v)  _BGQ_INSERT(1,49,x,v)

//   Field:       l1p7_rt_int2
//   Description: L1P7 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__L1P7_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__L1P7_RT_INT2_position     50
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__L1P7_RT_INT2_get(x)       _BGQ_GET(1,50,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__L1P7_RT_INT2_set(v)       _BGQ_SET(1,50,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__L1P7_RT_INT2_insert(x,v)  _BGQ_INSERT(1,50,x,v)

//   Field:       l1p8_rt_int2
//   Description: L1P8 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__L1P8_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__L1P8_RT_INT2_position     51
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__L1P8_RT_INT2_get(x)       _BGQ_GET(1,51,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__L1P8_RT_INT2_set(v)       _BGQ_SET(1,51,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__L1P8_RT_INT2_insert(x,v)  _BGQ_INSERT(1,51,x,v)

//   Field:       l1p9_rt_int2
//   Description: L1P9 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__L1P9_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__L1P9_RT_INT2_position     52
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__L1P9_RT_INT2_get(x)       _BGQ_GET(1,52,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__L1P9_RT_INT2_set(v)       _BGQ_SET(1,52,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__L1P9_RT_INT2_insert(x,v)  _BGQ_INSERT(1,52,x,v)

//   Field:       l1p10_rt_int2
//   Description: L1P10 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__L1P10_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__L1P10_RT_INT2_position     53
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__L1P10_RT_INT2_get(x)       _BGQ_GET(1,53,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__L1P10_RT_INT2_set(v)       _BGQ_SET(1,53,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__L1P10_RT_INT2_insert(x,v)  _BGQ_INSERT(1,53,x,v)

//   Field:       l1p11_rt_int2
//   Description: L1P11 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__L1P11_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__L1P11_RT_INT2_position     54
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__L1P11_RT_INT2_get(x)       _BGQ_GET(1,54,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__L1P11_RT_INT2_set(v)       _BGQ_SET(1,54,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__L1P11_RT_INT2_insert(x,v)  _BGQ_INSERT(1,54,x,v)

//   Field:       l1p12_rt_int2
//   Description: L1P12 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__L1P12_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__L1P12_RT_INT2_position     55
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__L1P12_RT_INT2_get(x)       _BGQ_GET(1,55,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__L1P12_RT_INT2_set(v)       _BGQ_SET(1,55,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__L1P12_RT_INT2_insert(x,v)  _BGQ_INSERT(1,55,x,v)

//   Field:       l1p13_rt_int2
//   Description: L1P13 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__L1P13_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__L1P13_RT_INT2_position     56
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__L1P13_RT_INT2_get(x)       _BGQ_GET(1,56,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__L1P13_RT_INT2_set(v)       _BGQ_SET(1,56,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__L1P13_RT_INT2_insert(x,v)  _BGQ_INSERT(1,56,x,v)

//   Field:       l1p14_rt_int2
//   Description: L1P14 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__L1P14_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__L1P14_RT_INT2_position     57
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__L1P14_RT_INT2_get(x)       _BGQ_GET(1,57,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__L1P14_RT_INT2_set(v)       _BGQ_SET(1,57,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__L1P14_RT_INT2_insert(x,v)  _BGQ_INSERT(1,57,x,v)

//   Field:       l1p15_rt_int2
//   Description: L1P15 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__L1P15_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__L1P15_RT_INT2_position     58
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__L1P15_RT_INT2_get(x)       _BGQ_GET(1,58,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__L1P15_RT_INT2_set(v)       _BGQ_SET(1,58,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__L1P15_RT_INT2_insert(x,v)  _BGQ_INSERT(1,58,x,v)

//   Field:       l1p16_rt_int2
//   Description: L1P16 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__L1P16_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__L1P16_RT_INT2_position     59
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__L1P16_RT_INT2_get(x)       _BGQ_GET(1,59,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__L1P16_RT_INT2_set(v)       _BGQ_SET(1,59,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__L1P16_RT_INT2_insert(x,v)  _BGQ_INSERT(1,59,x,v)

//   Field:       gea_rt_int
//   Description: GEA interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__GEA_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__GEA_RT_INT_position     61
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__GEA_RT_INT_get(x)       _BGQ_GET(1,61,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__GEA_RT_INT_set(v)       _BGQ_SET(1,61,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_0__GEA_RT_INT_insert(x,v)  _BGQ_INSERT(1,61,x,v)

  
// Register:
//   Name:        gea_mapped_interrupt_status4_1
//   Type:        Read Only
//   Permission:  All
//   Reset:       0000000000000000
//   Description: GEA Interrupt Status1 register for gea interrupt bit 4
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_1_offset  (0x001A) // Offset of register in instance 
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_1_reset  UNSIGNED64(0x0000000000000000)

//   Field:       upc_int
//   Description: UPC interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_1__UPC_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_1__UPC_INT_position     0
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_1__UPC_INT_get(x)       _BGQ_GET(1,0,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_1__UPC_INT_set(v)       _BGQ_SET(1,0,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_1__UPC_INT_insert(x,v)  _BGQ_INSERT(1,0,x,v)

//   Field:       db_int
//   Description: Devbus interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_1__DB_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_1__DB_INT_position     1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_1__DB_INT_get(x)       _BGQ_GET(1,1,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_1__DB_INT_set(v)       _BGQ_SET(1,1,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_1__DB_INT_insert(x,v)  _BGQ_INSERT(1,1,x,v)

//   Field:       l1p0_int
//   Description: L1P0 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_1__L1P0_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_1__L1P0_INT_position     2
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_1__L1P0_INT_get(x)       _BGQ_GET(1,2,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_1__L1P0_INT_set(v)       _BGQ_SET(1,2,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_1__L1P0_INT_insert(x,v)  _BGQ_INSERT(1,2,x,v)

//   Field:       l1p1_int
//   Description: L1P1 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_1__L1P1_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_1__L1P1_INT_position     3
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_1__L1P1_INT_get(x)       _BGQ_GET(1,3,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_1__L1P1_INT_set(v)       _BGQ_SET(1,3,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_1__L1P1_INT_insert(x,v)  _BGQ_INSERT(1,3,x,v)

//   Field:       l1p2_int
//   Description: L1P2 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_1__L1P2_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_1__L1P2_INT_position     4
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_1__L1P2_INT_get(x)       _BGQ_GET(1,4,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_1__L1P2_INT_set(v)       _BGQ_SET(1,4,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_1__L1P2_INT_insert(x,v)  _BGQ_INSERT(1,4,x,v)

//   Field:       l1p3_int
//   Description: L1P3 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_1__L1P3_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_1__L1P3_INT_position     5
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_1__L1P3_INT_get(x)       _BGQ_GET(1,5,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_1__L1P3_INT_set(v)       _BGQ_SET(1,5,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_1__L1P3_INT_insert(x,v)  _BGQ_INSERT(1,5,x,v)

//   Field:       l1p4_int
//   Description: L1P4 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_1__L1P4_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_1__L1P4_INT_position     6
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_1__L1P4_INT_get(x)       _BGQ_GET(1,6,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_1__L1P4_INT_set(v)       _BGQ_SET(1,6,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_1__L1P4_INT_insert(x,v)  _BGQ_INSERT(1,6,x,v)

//   Field:       l1p5_int
//   Description: L1P5 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_1__L1P5_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_1__L1P5_INT_position     7
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_1__L1P5_INT_get(x)       _BGQ_GET(1,7,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_1__L1P5_INT_set(v)       _BGQ_SET(1,7,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_1__L1P5_INT_insert(x,v)  _BGQ_INSERT(1,7,x,v)

//   Field:       l1p6_int
//   Description: L1P6 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_1__L1P6_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_1__L1P6_INT_position     8
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_1__L1P6_INT_get(x)       _BGQ_GET(1,8,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_1__L1P6_INT_set(v)       _BGQ_SET(1,8,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_1__L1P6_INT_insert(x,v)  _BGQ_INSERT(1,8,x,v)

//   Field:       l1p7_int
//   Description: L1P7 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_1__L1P7_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_1__L1P7_INT_position     9
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_1__L1P7_INT_get(x)       _BGQ_GET(1,9,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_1__L1P7_INT_set(v)       _BGQ_SET(1,9,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_1__L1P7_INT_insert(x,v)  _BGQ_INSERT(1,9,x,v)

//   Field:       l1p8_int
//   Description: L1P8 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_1__L1P8_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_1__L1P8_INT_position     10
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_1__L1P8_INT_get(x)       _BGQ_GET(1,10,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_1__L1P8_INT_set(v)       _BGQ_SET(1,10,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_1__L1P8_INT_insert(x,v)  _BGQ_INSERT(1,10,x,v)

//   Field:       l1p9_int
//   Description: L1P9 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_1__L1P9_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_1__L1P9_INT_position     11
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_1__L1P9_INT_get(x)       _BGQ_GET(1,11,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_1__L1P9_INT_set(v)       _BGQ_SET(1,11,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_1__L1P9_INT_insert(x,v)  _BGQ_INSERT(1,11,x,v)

//   Field:       l1p10_int
//   Description: L1P10 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_1__L1P10_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_1__L1P10_INT_position     12
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_1__L1P10_INT_get(x)       _BGQ_GET(1,12,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_1__L1P10_INT_set(v)       _BGQ_SET(1,12,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_1__L1P10_INT_insert(x,v)  _BGQ_INSERT(1,12,x,v)

//   Field:       l1p11_int
//   Description: L1P11 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_1__L1P11_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_1__L1P11_INT_position     13
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_1__L1P11_INT_get(x)       _BGQ_GET(1,13,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_1__L1P11_INT_set(v)       _BGQ_SET(1,13,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_1__L1P11_INT_insert(x,v)  _BGQ_INSERT(1,13,x,v)

//   Field:       l1p12_int
//   Description: L1P12 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_1__L1P12_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_1__L1P12_INT_position     14
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_1__L1P12_INT_get(x)       _BGQ_GET(1,14,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_1__L1P12_INT_set(v)       _BGQ_SET(1,14,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_1__L1P12_INT_insert(x,v)  _BGQ_INSERT(1,14,x,v)

//   Field:       l1p13_int
//   Description: L1P13 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_1__L1P13_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_1__L1P13_INT_position     15
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_1__L1P13_INT_get(x)       _BGQ_GET(1,15,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_1__L1P13_INT_set(v)       _BGQ_SET(1,15,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_1__L1P13_INT_insert(x,v)  _BGQ_INSERT(1,15,x,v)

//   Field:       l1p14_int
//   Description: L1P14 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_1__L1P14_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_1__L1P14_INT_position     16
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_1__L1P14_INT_get(x)       _BGQ_GET(1,16,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_1__L1P14_INT_set(v)       _BGQ_SET(1,16,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_1__L1P14_INT_insert(x,v)  _BGQ_INSERT(1,16,x,v)

//   Field:       l1p15_int
//   Description: L1P15 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_1__L1P15_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_1__L1P15_INT_position     17
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_1__L1P15_INT_get(x)       _BGQ_GET(1,17,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_1__L1P15_INT_set(v)       _BGQ_SET(1,17,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_1__L1P15_INT_insert(x,v)  _BGQ_INSERT(1,17,x,v)

//   Field:       l1p16_int
//   Description: L1P16 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_1__L1P16_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_1__L1P16_INT_position     18
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_1__L1P16_INT_get(x)       _BGQ_GET(1,18,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_1__L1P16_INT_set(v)       _BGQ_SET(1,18,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_1__L1P16_INT_insert(x,v)  _BGQ_INSERT(1,18,x,v)

//   Field:       pcie_int
//   Description: PCIE interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_1__PCIE_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_1__PCIE_INT_position     19
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_1__PCIE_INT_get(x)       _BGQ_GET(1,19,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_1__PCIE_INT_set(v)       _BGQ_SET(1,19,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_1__PCIE_INT_insert(x,v)  _BGQ_INSERT(1,19,x,v)

//   Field:       sd0_int
//   Description: Serdes0 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_1__SD0_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_1__SD0_INT_position     20
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_1__SD0_INT_get(x)       _BGQ_GET(1,20,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_1__SD0_INT_set(v)       _BGQ_SET(1,20,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_1__SD0_INT_insert(x,v)  _BGQ_INSERT(1,20,x,v)

//   Field:       sd1_int
//   Description: Serdes1 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_1__SD1_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_1__SD1_INT_position     21
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_1__SD1_INT_get(x)       _BGQ_GET(1,21,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_1__SD1_INT_set(v)       _BGQ_SET(1,21,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_1__SD1_INT_insert(x,v)  _BGQ_INSERT(1,21,x,v)

//   Field:       cs_int
//   Description: Clockstop interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_1__CS_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_1__CS_INT_position     26
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_1__CS_INT_get(x)       _BGQ_GET(1,26,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_1__CS_INT_set(v)       _BGQ_SET(1,26,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_1__CS_INT_insert(x,v)  _BGQ_INSERT(1,26,x,v)

//   Field:       en_int
//   Description: Envmon interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_1__EN_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_1__EN_INT_position     27
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_1__EN_INT_get(x)       _BGQ_GET(1,27,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_1__EN_INT_set(v)       _BGQ_SET(1,27,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_1__EN_INT_insert(x,v)  _BGQ_INSERT(1,27,x,v)

//   Field:       dcr_arb_int
//   Description: DCR Arbiter interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_1__DCR_ARB_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_1__DCR_ARB_INT_position     31
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_1__DCR_ARB_INT_get(x)       _BGQ_GET(1,31,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_1__DCR_ARB_INT_set(v)       _BGQ_SET(1,31,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_1__DCR_ARB_INT_insert(x,v)  _BGQ_INSERT(1,31,x,v)

//   Field:       testint_int
//   Description: Testint interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_1__TESTINT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_1__TESTINT_INT_position     32
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_1__TESTINT_INT_get(x)       _BGQ_GET(1,32,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_1__TESTINT_INT_set(v)       _BGQ_SET(1,32,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_1__TESTINT_INT_insert(x,v)  _BGQ_INSERT(1,32,x,v)

//   Field:       mu_int
//   Description: Message Unit interrupt bit 6 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_1__MU_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_1__MU_INT_position     33
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_1__MU_INT_get(x)       _BGQ_GET(1,33,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_1__MU_INT_set(v)       _BGQ_SET(1,33,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_1__MU_INT_insert(x,v)  _BGQ_INSERT(1,33,x,v)

//   Field:       ddr0_int
//   Description: DDR Controller0 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_1__DDR0_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_1__DDR0_INT_position     39
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_1__DDR0_INT_get(x)       _BGQ_GET(1,39,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_1__DDR0_INT_set(v)       _BGQ_SET(1,39,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_1__DDR0_INT_insert(x,v)  _BGQ_INSERT(1,39,x,v)

//   Field:       ddr1_int
//   Description: DDR Controller1 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_1__DDR1_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_1__DDR1_INT_position     40
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_1__DDR1_INT_get(x)       _BGQ_GET(1,40,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_1__DDR1_INT_set(v)       _BGQ_SET(1,40,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_1__DDR1_INT_insert(x,v)  _BGQ_INSERT(1,40,x,v)

//   Field:       sw_int
//   Description: Switch interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_1__SW_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_1__SW_INT_position     41
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_1__SW_INT_get(x)       _BGQ_GET(1,41,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_1__SW_INT_set(v)       _BGQ_SET(1,41,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_1__SW_INT_insert(x,v)  _BGQ_INSERT(1,41,x,v)

//   Field:       edram_int
//   Description: EDRAM interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_1__EDRAM_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_1__EDRAM_INT_position     42
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_1__EDRAM_INT_get(x)       _BGQ_GET(1,42,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_1__EDRAM_INT_set(v)       _BGQ_SET(1,42,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_1__EDRAM_INT_insert(x,v)  _BGQ_INSERT(1,42,x,v)

//   Field:       l2s_int
//   Description: L2 slice 0-15 interrupt bit is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_1__L2S_INT_width        16
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_1__L2S_INT_position     58
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_1__L2S_INT_get(x)       _BGQ_GET(16,58,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_1__L2S_INT_set(v)       _BGQ_SET(16,58,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_1__L2S_INT_insert(x,v)  _BGQ_INSERT(16,58,x,v)

//   Field:       l2c_int
//   Description: L2 Central interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_1__L2C_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_1__L2C_INT_position     60
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_1__L2C_INT_get(x)       _BGQ_GET(1,60,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_1__L2C_INT_set(v)       _BGQ_SET(1,60,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_1__L2C_INT_insert(x,v)  _BGQ_INSERT(1,60,x,v)

//   Field:       gea_int
//   Description: GEA interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_1__GEA_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_1__GEA_INT_position     61
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_1__GEA_INT_get(x)       _BGQ_GET(1,61,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_1__GEA_INT_set(v)       _BGQ_SET(1,61,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_1__GEA_INT_insert(x,v)  _BGQ_INSERT(1,61,x,v)

//   Field:       nd_int
//   Description: Network interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_1__ND_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_1__ND_INT_position     62
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_1__ND_INT_get(x)       _BGQ_GET(1,62,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_1__ND_INT_set(v)       _BGQ_SET(1,62,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_1__ND_INT_insert(x,v)  _BGQ_INSERT(1,62,x,v)

  
// Register:
//   Name:        gea_mapped_interrupt_status4_2
//   Type:        Read Only
//   Permission:  All
//   Reset:       0000000000000000
//   Description: GEA Interrupt Status2 register for gea interrupt bit 4
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2_offset  (0x001B) // Offset of register in instance 
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2_reset  UNSIGNED64(0x0000000000000000)

//   Field:       upc_int
//   Description: UPC interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__UPC_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__UPC_INT_position     0
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__UPC_INT_get(x)       _BGQ_GET(1,0,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__UPC_INT_set(v)       _BGQ_SET(1,0,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__UPC_INT_insert(x,v)  _BGQ_INSERT(1,0,x,v)

//   Field:       db_int
//   Description: Devbus interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__DB_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__DB_INT_position     1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__DB_INT_get(x)       _BGQ_GET(1,1,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__DB_INT_set(v)       _BGQ_SET(1,1,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__DB_INT_insert(x,v)  _BGQ_INSERT(1,1,x,v)

//   Field:       l1p0_int
//   Description: L1P0 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__L1P0_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__L1P0_INT_position     2
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__L1P0_INT_get(x)       _BGQ_GET(1,2,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__L1P0_INT_set(v)       _BGQ_SET(1,2,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__L1P0_INT_insert(x,v)  _BGQ_INSERT(1,2,x,v)

//   Field:       l1p1_int
//   Description: L1P1 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__L1P1_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__L1P1_INT_position     3
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__L1P1_INT_get(x)       _BGQ_GET(1,3,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__L1P1_INT_set(v)       _BGQ_SET(1,3,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__L1P1_INT_insert(x,v)  _BGQ_INSERT(1,3,x,v)

//   Field:       l1p2_int
//   Description: L1P2 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__L1P2_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__L1P2_INT_position     4
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__L1P2_INT_get(x)       _BGQ_GET(1,4,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__L1P2_INT_set(v)       _BGQ_SET(1,4,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__L1P2_INT_insert(x,v)  _BGQ_INSERT(1,4,x,v)

//   Field:       l1p3_int
//   Description: L1P3 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__L1P3_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__L1P3_INT_position     5
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__L1P3_INT_get(x)       _BGQ_GET(1,5,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__L1P3_INT_set(v)       _BGQ_SET(1,5,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__L1P3_INT_insert(x,v)  _BGQ_INSERT(1,5,x,v)

//   Field:       l1p4_int
//   Description: L1P4 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__L1P4_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__L1P4_INT_position     6
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__L1P4_INT_get(x)       _BGQ_GET(1,6,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__L1P4_INT_set(v)       _BGQ_SET(1,6,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__L1P4_INT_insert(x,v)  _BGQ_INSERT(1,6,x,v)

//   Field:       l1p5_int
//   Description: L1P5 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__L1P5_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__L1P5_INT_position     7
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__L1P5_INT_get(x)       _BGQ_GET(1,7,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__L1P5_INT_set(v)       _BGQ_SET(1,7,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__L1P5_INT_insert(x,v)  _BGQ_INSERT(1,7,x,v)

//   Field:       l1p6_int
//   Description: L1P6 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__L1P6_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__L1P6_INT_position     8
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__L1P6_INT_get(x)       _BGQ_GET(1,8,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__L1P6_INT_set(v)       _BGQ_SET(1,8,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__L1P6_INT_insert(x,v)  _BGQ_INSERT(1,8,x,v)

//   Field:       l1p7_int
//   Description: L1P7 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__L1P7_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__L1P7_INT_position     9
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__L1P7_INT_get(x)       _BGQ_GET(1,9,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__L1P7_INT_set(v)       _BGQ_SET(1,9,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__L1P7_INT_insert(x,v)  _BGQ_INSERT(1,9,x,v)

//   Field:       l1p8_int
//   Description: L1P8 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__L1P8_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__L1P8_INT_position     10
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__L1P8_INT_get(x)       _BGQ_GET(1,10,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__L1P8_INT_set(v)       _BGQ_SET(1,10,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__L1P8_INT_insert(x,v)  _BGQ_INSERT(1,10,x,v)

//   Field:       l1p9_int
//   Description: L1P9 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__L1P9_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__L1P9_INT_position     11
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__L1P9_INT_get(x)       _BGQ_GET(1,11,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__L1P9_INT_set(v)       _BGQ_SET(1,11,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__L1P9_INT_insert(x,v)  _BGQ_INSERT(1,11,x,v)

//   Field:       l1p10_int
//   Description: L1P10 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__L1P10_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__L1P10_INT_position     12
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__L1P10_INT_get(x)       _BGQ_GET(1,12,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__L1P10_INT_set(v)       _BGQ_SET(1,12,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__L1P10_INT_insert(x,v)  _BGQ_INSERT(1,12,x,v)

//   Field:       l1p11_int
//   Description: L1P11 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__L1P11_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__L1P11_INT_position     13
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__L1P11_INT_get(x)       _BGQ_GET(1,13,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__L1P11_INT_set(v)       _BGQ_SET(1,13,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__L1P11_INT_insert(x,v)  _BGQ_INSERT(1,13,x,v)

//   Field:       l1p12_int
//   Description: L1P12 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__L1P12_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__L1P12_INT_position     14
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__L1P12_INT_get(x)       _BGQ_GET(1,14,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__L1P12_INT_set(v)       _BGQ_SET(1,14,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__L1P12_INT_insert(x,v)  _BGQ_INSERT(1,14,x,v)

//   Field:       l1p13_int
//   Description: L1P13 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__L1P13_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__L1P13_INT_position     15
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__L1P13_INT_get(x)       _BGQ_GET(1,15,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__L1P13_INT_set(v)       _BGQ_SET(1,15,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__L1P13_INT_insert(x,v)  _BGQ_INSERT(1,15,x,v)

//   Field:       l1p14_int
//   Description: L1P14 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__L1P14_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__L1P14_INT_position     16
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__L1P14_INT_get(x)       _BGQ_GET(1,16,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__L1P14_INT_set(v)       _BGQ_SET(1,16,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__L1P14_INT_insert(x,v)  _BGQ_INSERT(1,16,x,v)

//   Field:       l1p15_int
//   Description: L1P15 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__L1P15_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__L1P15_INT_position     17
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__L1P15_INT_get(x)       _BGQ_GET(1,17,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__L1P15_INT_set(v)       _BGQ_SET(1,17,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__L1P15_INT_insert(x,v)  _BGQ_INSERT(1,17,x,v)

//   Field:       l1p16_int
//   Description: L1P16 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__L1P16_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__L1P16_INT_position     18
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__L1P16_INT_get(x)       _BGQ_GET(1,18,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__L1P16_INT_set(v)       _BGQ_SET(1,18,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__L1P16_INT_insert(x,v)  _BGQ_INSERT(1,18,x,v)

//   Field:       pcie_int
//   Description: PCIE interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__PCIE_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__PCIE_INT_position     19
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__PCIE_INT_get(x)       _BGQ_GET(1,19,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__PCIE_INT_set(v)       _BGQ_SET(1,19,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__PCIE_INT_insert(x,v)  _BGQ_INSERT(1,19,x,v)

//   Field:       sd0_int
//   Description: Serdes0 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__SD0_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__SD0_INT_position     20
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__SD0_INT_get(x)       _BGQ_GET(1,20,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__SD0_INT_set(v)       _BGQ_SET(1,20,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__SD0_INT_insert(x,v)  _BGQ_INSERT(1,20,x,v)

//   Field:       sd1_int
//   Description: Serdes1 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__SD1_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__SD1_INT_position     21
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__SD1_INT_get(x)       _BGQ_GET(1,21,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__SD1_INT_set(v)       _BGQ_SET(1,21,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__SD1_INT_insert(x,v)  _BGQ_INSERT(1,21,x,v)

//   Field:       cs_int
//   Description: Clockstop interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__CS_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__CS_INT_position     26
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__CS_INT_get(x)       _BGQ_GET(1,26,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__CS_INT_set(v)       _BGQ_SET(1,26,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__CS_INT_insert(x,v)  _BGQ_INSERT(1,26,x,v)

//   Field:       en_int
//   Description: Envmon interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__EN_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__EN_INT_position     27
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__EN_INT_get(x)       _BGQ_GET(1,27,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__EN_INT_set(v)       _BGQ_SET(1,27,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__EN_INT_insert(x,v)  _BGQ_INSERT(1,27,x,v)

//   Field:       dcr_arb_int
//   Description: DCR Arbiter interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__DCR_ARB_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__DCR_ARB_INT_position     31
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__DCR_ARB_INT_get(x)       _BGQ_GET(1,31,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__DCR_ARB_INT_set(v)       _BGQ_SET(1,31,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__DCR_ARB_INT_insert(x,v)  _BGQ_INSERT(1,31,x,v)

//   Field:       testint_int
//   Description: Testint interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__TESTINT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__TESTINT_INT_position     32
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__TESTINT_INT_get(x)       _BGQ_GET(1,32,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__TESTINT_INT_set(v)       _BGQ_SET(1,32,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__TESTINT_INT_insert(x,v)  _BGQ_INSERT(1,32,x,v)

//   Field:       mu_int
//   Description: Message Unit interrupt bit 7 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__MU_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__MU_INT_position     33
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__MU_INT_get(x)       _BGQ_GET(1,33,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__MU_INT_set(v)       _BGQ_SET(1,33,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__MU_INT_insert(x,v)  _BGQ_INSERT(1,33,x,v)

//   Field:       ddr0_int
//   Description: DDR Controller0 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__DDR0_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__DDR0_INT_position     39
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__DDR0_INT_get(x)       _BGQ_GET(1,39,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__DDR0_INT_set(v)       _BGQ_SET(1,39,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__DDR0_INT_insert(x,v)  _BGQ_INSERT(1,39,x,v)

//   Field:       ddr1_int
//   Description: DDR Controller1 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__DDR1_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__DDR1_INT_position     40
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__DDR1_INT_get(x)       _BGQ_GET(1,40,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__DDR1_INT_set(v)       _BGQ_SET(1,40,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__DDR1_INT_insert(x,v)  _BGQ_INSERT(1,40,x,v)

//   Field:       sw_int
//   Description: Switch interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__SW_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__SW_INT_position     41
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__SW_INT_get(x)       _BGQ_GET(1,41,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__SW_INT_set(v)       _BGQ_SET(1,41,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__SW_INT_insert(x,v)  _BGQ_INSERT(1,41,x,v)

//   Field:       edram_int
//   Description: EDRAM interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__EDRAM_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__EDRAM_INT_position     42
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__EDRAM_INT_get(x)       _BGQ_GET(1,42,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__EDRAM_INT_set(v)       _BGQ_SET(1,42,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__EDRAM_INT_insert(x,v)  _BGQ_INSERT(1,42,x,v)

//   Field:       l2cntr0_int
//   Description: L2 counter 0 interrupt is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__L2CNTR0_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__L2CNTR0_INT_position     43
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__L2CNTR0_INT_get(x)       _BGQ_GET(1,43,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__L2CNTR0_INT_set(v)       _BGQ_SET(1,43,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__L2CNTR0_INT_insert(x,v)  _BGQ_INSERT(1,43,x,v)

//   Field:       l2cntr1_int
//   Description: L2 counter 1 interrupt is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__L2CNTR1_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__L2CNTR1_INT_position     44
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__L2CNTR1_INT_get(x)       _BGQ_GET(1,44,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__L2CNTR1_INT_set(v)       _BGQ_SET(1,44,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__L2CNTR1_INT_insert(x,v)  _BGQ_INSERT(1,44,x,v)

//   Field:       l2cntr2_int
//   Description: L2 counter 2 interrupt is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__L2CNTR2_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__L2CNTR2_INT_position     45
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__L2CNTR2_INT_get(x)       _BGQ_GET(1,45,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__L2CNTR2_INT_set(v)       _BGQ_SET(1,45,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__L2CNTR2_INT_insert(x,v)  _BGQ_INSERT(1,45,x,v)

//   Field:       l2cntr3_int
//   Description: L2 counter 3 interrupt is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__L2CNTR3_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__L2CNTR3_INT_position     46
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__L2CNTR3_INT_get(x)       _BGQ_GET(1,46,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__L2CNTR3_INT_set(v)       _BGQ_SET(1,46,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__L2CNTR3_INT_insert(x,v)  _BGQ_INSERT(1,46,x,v)

//   Field:       msgc_int
//   Description: Msync generation counter interrupt is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__MSGC_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__MSGC_INT_position     47
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__MSGC_INT_get(x)       _BGQ_GET(1,47,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__MSGC_INT_set(v)       _BGQ_SET(1,47,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__MSGC_INT_insert(x,v)  _BGQ_INSERT(1,47,x,v)

//   Field:       l2c_int
//   Description: L2 Central interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__L2C_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__L2C_INT_position     60
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__L2C_INT_get(x)       _BGQ_GET(1,60,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__L2C_INT_set(v)       _BGQ_SET(1,60,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__L2C_INT_insert(x,v)  _BGQ_INSERT(1,60,x,v)

//   Field:       gea_int
//   Description: GEA interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__GEA_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__GEA_INT_position     61
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__GEA_INT_get(x)       _BGQ_GET(1,61,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__GEA_INT_set(v)       _BGQ_SET(1,61,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__GEA_INT_insert(x,v)  _BGQ_INSERT(1,61,x,v)

//   Field:       nd_int
//   Description: Network interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__ND_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__ND_INT_position     62
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__ND_INT_get(x)       _BGQ_GET(1,62,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__ND_INT_set(v)       _BGQ_SET(1,62,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS4_2__ND_INT_insert(x,v)  _BGQ_INSERT(1,62,x,v)

  
// Register:
//   Name:        gea_mapped_interrupt_status5_0
//   Type:        Read Only
//   Permission:  All
//   Reset:       0000000000000000
//   Description: GEA Interrupt Status0 register for gea interrupt bit 5
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0_offset  (0x001C) // Offset of register in instance 
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0_reset  UNSIGNED64(0x0000000000000000)

//   Field:       upc_rt_int
//   Description: UPC interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__UPC_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__UPC_RT_INT_position     0
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__UPC_RT_INT_get(x)       _BGQ_GET(1,0,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__UPC_RT_INT_set(v)       _BGQ_SET(1,0,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__UPC_RT_INT_insert(x,v)  _BGQ_INSERT(1,0,x,v)

//   Field:       db_rt_int
//   Description: Devbus interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__DB_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__DB_RT_INT_position     1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__DB_RT_INT_get(x)       _BGQ_GET(1,1,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__DB_RT_INT_set(v)       _BGQ_SET(1,1,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__DB_RT_INT_insert(x,v)  _BGQ_INSERT(1,1,x,v)

//   Field:       l1p0_rt_int
//   Description: L1P0 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__L1P0_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__L1P0_RT_INT_position     2
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__L1P0_RT_INT_get(x)       _BGQ_GET(1,2,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__L1P0_RT_INT_set(v)       _BGQ_SET(1,2,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__L1P0_RT_INT_insert(x,v)  _BGQ_INSERT(1,2,x,v)

//   Field:       l1p1_rt_int
//   Description: L1P1 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__L1P1_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__L1P1_RT_INT_position     3
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__L1P1_RT_INT_get(x)       _BGQ_GET(1,3,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__L1P1_RT_INT_set(v)       _BGQ_SET(1,3,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__L1P1_RT_INT_insert(x,v)  _BGQ_INSERT(1,3,x,v)

//   Field:       l1p2_rt_int
//   Description: L1P2 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__L1P2_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__L1P2_RT_INT_position     4
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__L1P2_RT_INT_get(x)       _BGQ_GET(1,4,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__L1P2_RT_INT_set(v)       _BGQ_SET(1,4,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__L1P2_RT_INT_insert(x,v)  _BGQ_INSERT(1,4,x,v)

//   Field:       l1p3_rt_int
//   Description: L1P3 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__L1P3_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__L1P3_RT_INT_position     5
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__L1P3_RT_INT_get(x)       _BGQ_GET(1,5,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__L1P3_RT_INT_set(v)       _BGQ_SET(1,5,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__L1P3_RT_INT_insert(x,v)  _BGQ_INSERT(1,5,x,v)

//   Field:       l1p4_rt_int
//   Description: L1P4 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__L1P4_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__L1P4_RT_INT_position     6
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__L1P4_RT_INT_get(x)       _BGQ_GET(1,6,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__L1P4_RT_INT_set(v)       _BGQ_SET(1,6,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__L1P4_RT_INT_insert(x,v)  _BGQ_INSERT(1,6,x,v)

//   Field:       l1p5_rt_int
//   Description: L1P5 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__L1P5_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__L1P5_RT_INT_position     7
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__L1P5_RT_INT_get(x)       _BGQ_GET(1,7,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__L1P5_RT_INT_set(v)       _BGQ_SET(1,7,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__L1P5_RT_INT_insert(x,v)  _BGQ_INSERT(1,7,x,v)

//   Field:       l1p6_rt_int
//   Description: L1P6 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__L1P6_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__L1P6_RT_INT_position     8
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__L1P6_RT_INT_get(x)       _BGQ_GET(1,8,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__L1P6_RT_INT_set(v)       _BGQ_SET(1,8,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__L1P6_RT_INT_insert(x,v)  _BGQ_INSERT(1,8,x,v)

//   Field:       l1p7_rt_int
//   Description: L1P7 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__L1P7_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__L1P7_RT_INT_position     9
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__L1P7_RT_INT_get(x)       _BGQ_GET(1,9,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__L1P7_RT_INT_set(v)       _BGQ_SET(1,9,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__L1P7_RT_INT_insert(x,v)  _BGQ_INSERT(1,9,x,v)

//   Field:       l1p8_rt_int
//   Description: L1P8 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__L1P8_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__L1P8_RT_INT_position     10
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__L1P8_RT_INT_get(x)       _BGQ_GET(1,10,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__L1P8_RT_INT_set(v)       _BGQ_SET(1,10,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__L1P8_RT_INT_insert(x,v)  _BGQ_INSERT(1,10,x,v)

//   Field:       l1p9_rt_int
//   Description: L1P9 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__L1P9_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__L1P9_RT_INT_position     11
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__L1P9_RT_INT_get(x)       _BGQ_GET(1,11,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__L1P9_RT_INT_set(v)       _BGQ_SET(1,11,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__L1P9_RT_INT_insert(x,v)  _BGQ_INSERT(1,11,x,v)

//   Field:       l1p10_rt_int
//   Description: L1P10 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__L1P10_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__L1P10_RT_INT_position     12
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__L1P10_RT_INT_get(x)       _BGQ_GET(1,12,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__L1P10_RT_INT_set(v)       _BGQ_SET(1,12,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__L1P10_RT_INT_insert(x,v)  _BGQ_INSERT(1,12,x,v)

//   Field:       l1p11_rt_int
//   Description: L1P11 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__L1P11_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__L1P11_RT_INT_position     13
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__L1P11_RT_INT_get(x)       _BGQ_GET(1,13,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__L1P11_RT_INT_set(v)       _BGQ_SET(1,13,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__L1P11_RT_INT_insert(x,v)  _BGQ_INSERT(1,13,x,v)

//   Field:       l1p12_rt_int
//   Description: L1P12 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__L1P12_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__L1P12_RT_INT_position     14
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__L1P12_RT_INT_get(x)       _BGQ_GET(1,14,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__L1P12_RT_INT_set(v)       _BGQ_SET(1,14,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__L1P12_RT_INT_insert(x,v)  _BGQ_INSERT(1,14,x,v)

//   Field:       l1p13_rt_int
//   Description: L1P13 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__L1P13_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__L1P13_RT_INT_position     15
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__L1P13_RT_INT_get(x)       _BGQ_GET(1,15,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__L1P13_RT_INT_set(v)       _BGQ_SET(1,15,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__L1P13_RT_INT_insert(x,v)  _BGQ_INSERT(1,15,x,v)

//   Field:       l1p14_rt_int
//   Description: L1P14 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__L1P14_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__L1P14_RT_INT_position     16
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__L1P14_RT_INT_get(x)       _BGQ_GET(1,16,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__L1P14_RT_INT_set(v)       _BGQ_SET(1,16,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__L1P14_RT_INT_insert(x,v)  _BGQ_INSERT(1,16,x,v)

//   Field:       l1p15_rt_int
//   Description: L1P15 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__L1P15_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__L1P15_RT_INT_position     17
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__L1P15_RT_INT_get(x)       _BGQ_GET(1,17,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__L1P15_RT_INT_set(v)       _BGQ_SET(1,17,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__L1P15_RT_INT_insert(x,v)  _BGQ_INSERT(1,17,x,v)

//   Field:       l1p16_rt_int
//   Description: L1P16 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__L1P16_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__L1P16_RT_INT_position     18
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__L1P16_RT_INT_get(x)       _BGQ_GET(1,18,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__L1P16_RT_INT_set(v)       _BGQ_SET(1,18,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__L1P16_RT_INT_insert(x,v)  _BGQ_INSERT(1,18,x,v)

//   Field:       pcie_rt_int
//   Description: PCIE interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__PCIE_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__PCIE_RT_INT_position     19
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__PCIE_RT_INT_get(x)       _BGQ_GET(1,19,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__PCIE_RT_INT_set(v)       _BGQ_SET(1,19,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__PCIE_RT_INT_insert(x,v)  _BGQ_INSERT(1,19,x,v)

//   Field:       sd0_rt_int
//   Description: Serdes0 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__SD0_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__SD0_RT_INT_position     20
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__SD0_RT_INT_get(x)       _BGQ_GET(1,20,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__SD0_RT_INT_set(v)       _BGQ_SET(1,20,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__SD0_RT_INT_insert(x,v)  _BGQ_INSERT(1,20,x,v)

//   Field:       sd1_rt_int
//   Description: Serdes1 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__SD1_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__SD1_RT_INT_position     21
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__SD1_RT_INT_get(x)       _BGQ_GET(1,21,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__SD1_RT_INT_set(v)       _BGQ_SET(1,21,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__SD1_RT_INT_insert(x,v)  _BGQ_INSERT(1,21,x,v)

//   Field:       db_pcie_rt_int
//   Description: Devbus PCIE interrupt bit 0:3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__DB_PCIE_RT_INT_width        4
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__DB_PCIE_RT_INT_position     25
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__DB_PCIE_RT_INT_get(x)       _BGQ_GET(4,25,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__DB_PCIE_RT_INT_set(v)       _BGQ_SET(4,25,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__DB_PCIE_RT_INT_insert(x,v)  _BGQ_INSERT(4,25,x,v)

//   Field:       cs_rt_int
//   Description: Clockstop interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__CS_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__CS_RT_INT_position     26
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__CS_RT_INT_get(x)       _BGQ_GET(1,26,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__CS_RT_INT_set(v)       _BGQ_SET(1,26,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__CS_RT_INT_insert(x,v)  _BGQ_INSERT(1,26,x,v)

//   Field:       en_rt_int
//   Description: Envmon interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__EN_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__EN_RT_INT_position     27
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__EN_RT_INT_get(x)       _BGQ_GET(1,27,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__EN_RT_INT_set(v)       _BGQ_SET(1,27,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__EN_RT_INT_insert(x,v)  _BGQ_INSERT(1,27,x,v)

//   Field:       dcr_arb_rt_int
//   Description: DCR Arbiter interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__DCR_ARB_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__DCR_ARB_RT_INT_position     31
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__DCR_ARB_RT_INT_get(x)       _BGQ_GET(1,31,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__DCR_ARB_RT_INT_set(v)       _BGQ_SET(1,31,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__DCR_ARB_RT_INT_insert(x,v)  _BGQ_INSERT(1,31,x,v)

//   Field:       testint_rt_int
//   Description: Testint interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__TESTINT_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__TESTINT_RT_INT_position     32
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__TESTINT_RT_INT_get(x)       _BGQ_GET(1,32,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__TESTINT_RT_INT_set(v)       _BGQ_SET(1,32,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__TESTINT_RT_INT_insert(x,v)  _BGQ_INSERT(1,32,x,v)

//   Field:       mu_rt_int
//   Description: Message Unit interrupt bit 0:5 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__MU_RT_INT_width        6
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__MU_RT_INT_position     38
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__MU_RT_INT_get(x)       _BGQ_GET(6,38,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__MU_RT_INT_set(v)       _BGQ_SET(6,38,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__MU_RT_INT_insert(x,v)  _BGQ_INSERT(6,38,x,v)

//   Field:       ddr0_rt_int
//   Description: DDR Controller0 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__DDR0_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__DDR0_RT_INT_position     39
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__DDR0_RT_INT_get(x)       _BGQ_GET(1,39,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__DDR0_RT_INT_set(v)       _BGQ_SET(1,39,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__DDR0_RT_INT_insert(x,v)  _BGQ_INSERT(1,39,x,v)

//   Field:       ddr1_rt_int
//   Description: DDR Controller1 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__DDR1_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__DDR1_RT_INT_position     40
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__DDR1_RT_INT_get(x)       _BGQ_GET(1,40,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__DDR1_RT_INT_set(v)       _BGQ_SET(1,40,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__DDR1_RT_INT_insert(x,v)  _BGQ_INSERT(1,40,x,v)

//   Field:       sw_rt_int
//   Description: Switch interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__SW_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__SW_RT_INT_position     41
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__SW_RT_INT_get(x)       _BGQ_GET(1,41,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__SW_RT_INT_set(v)       _BGQ_SET(1,41,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__SW_RT_INT_insert(x,v)  _BGQ_INSERT(1,41,x,v)

//   Field:       edram_rt_int
//   Description: EDRAM interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__EDRAM_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__EDRAM_RT_INT_position     42
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__EDRAM_RT_INT_get(x)       _BGQ_GET(1,42,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__EDRAM_RT_INT_set(v)       _BGQ_SET(1,42,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__EDRAM_RT_INT_insert(x,v)  _BGQ_INSERT(1,42,x,v)

//   Field:       l1p0_rt_int2
//   Description: L1P0 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__L1P0_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__L1P0_RT_INT2_position     43
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__L1P0_RT_INT2_get(x)       _BGQ_GET(1,43,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__L1P0_RT_INT2_set(v)       _BGQ_SET(1,43,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__L1P0_RT_INT2_insert(x,v)  _BGQ_INSERT(1,43,x,v)

//   Field:       l1p1_rt_int2
//   Description: L1P1 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__L1P1_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__L1P1_RT_INT2_position     44
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__L1P1_RT_INT2_get(x)       _BGQ_GET(1,44,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__L1P1_RT_INT2_set(v)       _BGQ_SET(1,44,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__L1P1_RT_INT2_insert(x,v)  _BGQ_INSERT(1,44,x,v)

//   Field:       l1p2_rt_int2
//   Description: L1P2 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__L1P2_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__L1P2_RT_INT2_position     45
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__L1P2_RT_INT2_get(x)       _BGQ_GET(1,45,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__L1P2_RT_INT2_set(v)       _BGQ_SET(1,45,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__L1P2_RT_INT2_insert(x,v)  _BGQ_INSERT(1,45,x,v)

//   Field:       l1p3_rt_int2
//   Description: L1P3 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__L1P3_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__L1P3_RT_INT2_position     46
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__L1P3_RT_INT2_get(x)       _BGQ_GET(1,46,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__L1P3_RT_INT2_set(v)       _BGQ_SET(1,46,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__L1P3_RT_INT2_insert(x,v)  _BGQ_INSERT(1,46,x,v)

//   Field:       l1p4_rt_int2
//   Description: L1P4 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__L1P4_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__L1P4_RT_INT2_position     47
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__L1P4_RT_INT2_get(x)       _BGQ_GET(1,47,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__L1P4_RT_INT2_set(v)       _BGQ_SET(1,47,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__L1P4_RT_INT2_insert(x,v)  _BGQ_INSERT(1,47,x,v)

//   Field:       l1p5_rt_int2
//   Description: L1P5 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__L1P5_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__L1P5_RT_INT2_position     48
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__L1P5_RT_INT2_get(x)       _BGQ_GET(1,48,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__L1P5_RT_INT2_set(v)       _BGQ_SET(1,48,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__L1P5_RT_INT2_insert(x,v)  _BGQ_INSERT(1,48,x,v)

//   Field:       l1p6_rt_int2
//   Description: L1P6 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__L1P6_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__L1P6_RT_INT2_position     49
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__L1P6_RT_INT2_get(x)       _BGQ_GET(1,49,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__L1P6_RT_INT2_set(v)       _BGQ_SET(1,49,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__L1P6_RT_INT2_insert(x,v)  _BGQ_INSERT(1,49,x,v)

//   Field:       l1p7_rt_int2
//   Description: L1P7 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__L1P7_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__L1P7_RT_INT2_position     50
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__L1P7_RT_INT2_get(x)       _BGQ_GET(1,50,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__L1P7_RT_INT2_set(v)       _BGQ_SET(1,50,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__L1P7_RT_INT2_insert(x,v)  _BGQ_INSERT(1,50,x,v)

//   Field:       l1p8_rt_int2
//   Description: L1P8 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__L1P8_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__L1P8_RT_INT2_position     51
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__L1P8_RT_INT2_get(x)       _BGQ_GET(1,51,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__L1P8_RT_INT2_set(v)       _BGQ_SET(1,51,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__L1P8_RT_INT2_insert(x,v)  _BGQ_INSERT(1,51,x,v)

//   Field:       l1p9_rt_int2
//   Description: L1P9 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__L1P9_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__L1P9_RT_INT2_position     52
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__L1P9_RT_INT2_get(x)       _BGQ_GET(1,52,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__L1P9_RT_INT2_set(v)       _BGQ_SET(1,52,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__L1P9_RT_INT2_insert(x,v)  _BGQ_INSERT(1,52,x,v)

//   Field:       l1p10_rt_int2
//   Description: L1P10 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__L1P10_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__L1P10_RT_INT2_position     53
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__L1P10_RT_INT2_get(x)       _BGQ_GET(1,53,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__L1P10_RT_INT2_set(v)       _BGQ_SET(1,53,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__L1P10_RT_INT2_insert(x,v)  _BGQ_INSERT(1,53,x,v)

//   Field:       l1p11_rt_int2
//   Description: L1P11 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__L1P11_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__L1P11_RT_INT2_position     54
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__L1P11_RT_INT2_get(x)       _BGQ_GET(1,54,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__L1P11_RT_INT2_set(v)       _BGQ_SET(1,54,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__L1P11_RT_INT2_insert(x,v)  _BGQ_INSERT(1,54,x,v)

//   Field:       l1p12_rt_int2
//   Description: L1P12 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__L1P12_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__L1P12_RT_INT2_position     55
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__L1P12_RT_INT2_get(x)       _BGQ_GET(1,55,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__L1P12_RT_INT2_set(v)       _BGQ_SET(1,55,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__L1P12_RT_INT2_insert(x,v)  _BGQ_INSERT(1,55,x,v)

//   Field:       l1p13_rt_int2
//   Description: L1P13 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__L1P13_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__L1P13_RT_INT2_position     56
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__L1P13_RT_INT2_get(x)       _BGQ_GET(1,56,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__L1P13_RT_INT2_set(v)       _BGQ_SET(1,56,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__L1P13_RT_INT2_insert(x,v)  _BGQ_INSERT(1,56,x,v)

//   Field:       l1p14_rt_int2
//   Description: L1P14 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__L1P14_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__L1P14_RT_INT2_position     57
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__L1P14_RT_INT2_get(x)       _BGQ_GET(1,57,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__L1P14_RT_INT2_set(v)       _BGQ_SET(1,57,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__L1P14_RT_INT2_insert(x,v)  _BGQ_INSERT(1,57,x,v)

//   Field:       l1p15_rt_int2
//   Description: L1P15 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__L1P15_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__L1P15_RT_INT2_position     58
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__L1P15_RT_INT2_get(x)       _BGQ_GET(1,58,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__L1P15_RT_INT2_set(v)       _BGQ_SET(1,58,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__L1P15_RT_INT2_insert(x,v)  _BGQ_INSERT(1,58,x,v)

//   Field:       l1p16_rt_int2
//   Description: L1P16 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__L1P16_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__L1P16_RT_INT2_position     59
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__L1P16_RT_INT2_get(x)       _BGQ_GET(1,59,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__L1P16_RT_INT2_set(v)       _BGQ_SET(1,59,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__L1P16_RT_INT2_insert(x,v)  _BGQ_INSERT(1,59,x,v)

//   Field:       gea_rt_int
//   Description: GEA interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__GEA_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__GEA_RT_INT_position     61
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__GEA_RT_INT_get(x)       _BGQ_GET(1,61,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__GEA_RT_INT_set(v)       _BGQ_SET(1,61,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_0__GEA_RT_INT_insert(x,v)  _BGQ_INSERT(1,61,x,v)

  
// Register:
//   Name:        gea_mapped_interrupt_status5_1
//   Type:        Read Only
//   Permission:  All
//   Reset:       0000000000000000
//   Description: GEA Interrupt Status1 register for gea interrupt bit 5
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_1_offset  (0x001D) // Offset of register in instance 
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_1_reset  UNSIGNED64(0x0000000000000000)

//   Field:       upc_int
//   Description: UPC interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_1__UPC_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_1__UPC_INT_position     0
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_1__UPC_INT_get(x)       _BGQ_GET(1,0,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_1__UPC_INT_set(v)       _BGQ_SET(1,0,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_1__UPC_INT_insert(x,v)  _BGQ_INSERT(1,0,x,v)

//   Field:       db_int
//   Description: Devbus interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_1__DB_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_1__DB_INT_position     1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_1__DB_INT_get(x)       _BGQ_GET(1,1,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_1__DB_INT_set(v)       _BGQ_SET(1,1,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_1__DB_INT_insert(x,v)  _BGQ_INSERT(1,1,x,v)

//   Field:       l1p0_int
//   Description: L1P0 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_1__L1P0_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_1__L1P0_INT_position     2
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_1__L1P0_INT_get(x)       _BGQ_GET(1,2,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_1__L1P0_INT_set(v)       _BGQ_SET(1,2,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_1__L1P0_INT_insert(x,v)  _BGQ_INSERT(1,2,x,v)

//   Field:       l1p1_int
//   Description: L1P1 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_1__L1P1_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_1__L1P1_INT_position     3
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_1__L1P1_INT_get(x)       _BGQ_GET(1,3,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_1__L1P1_INT_set(v)       _BGQ_SET(1,3,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_1__L1P1_INT_insert(x,v)  _BGQ_INSERT(1,3,x,v)

//   Field:       l1p2_int
//   Description: L1P2 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_1__L1P2_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_1__L1P2_INT_position     4
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_1__L1P2_INT_get(x)       _BGQ_GET(1,4,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_1__L1P2_INT_set(v)       _BGQ_SET(1,4,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_1__L1P2_INT_insert(x,v)  _BGQ_INSERT(1,4,x,v)

//   Field:       l1p3_int
//   Description: L1P3 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_1__L1P3_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_1__L1P3_INT_position     5
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_1__L1P3_INT_get(x)       _BGQ_GET(1,5,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_1__L1P3_INT_set(v)       _BGQ_SET(1,5,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_1__L1P3_INT_insert(x,v)  _BGQ_INSERT(1,5,x,v)

//   Field:       l1p4_int
//   Description: L1P4 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_1__L1P4_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_1__L1P4_INT_position     6
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_1__L1P4_INT_get(x)       _BGQ_GET(1,6,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_1__L1P4_INT_set(v)       _BGQ_SET(1,6,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_1__L1P4_INT_insert(x,v)  _BGQ_INSERT(1,6,x,v)

//   Field:       l1p5_int
//   Description: L1P5 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_1__L1P5_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_1__L1P5_INT_position     7
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_1__L1P5_INT_get(x)       _BGQ_GET(1,7,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_1__L1P5_INT_set(v)       _BGQ_SET(1,7,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_1__L1P5_INT_insert(x,v)  _BGQ_INSERT(1,7,x,v)

//   Field:       l1p6_int
//   Description: L1P6 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_1__L1P6_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_1__L1P6_INT_position     8
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_1__L1P6_INT_get(x)       _BGQ_GET(1,8,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_1__L1P6_INT_set(v)       _BGQ_SET(1,8,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_1__L1P6_INT_insert(x,v)  _BGQ_INSERT(1,8,x,v)

//   Field:       l1p7_int
//   Description: L1P7 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_1__L1P7_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_1__L1P7_INT_position     9
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_1__L1P7_INT_get(x)       _BGQ_GET(1,9,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_1__L1P7_INT_set(v)       _BGQ_SET(1,9,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_1__L1P7_INT_insert(x,v)  _BGQ_INSERT(1,9,x,v)

//   Field:       l1p8_int
//   Description: L1P8 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_1__L1P8_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_1__L1P8_INT_position     10
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_1__L1P8_INT_get(x)       _BGQ_GET(1,10,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_1__L1P8_INT_set(v)       _BGQ_SET(1,10,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_1__L1P8_INT_insert(x,v)  _BGQ_INSERT(1,10,x,v)

//   Field:       l1p9_int
//   Description: L1P9 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_1__L1P9_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_1__L1P9_INT_position     11
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_1__L1P9_INT_get(x)       _BGQ_GET(1,11,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_1__L1P9_INT_set(v)       _BGQ_SET(1,11,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_1__L1P9_INT_insert(x,v)  _BGQ_INSERT(1,11,x,v)

//   Field:       l1p10_int
//   Description: L1P10 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_1__L1P10_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_1__L1P10_INT_position     12
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_1__L1P10_INT_get(x)       _BGQ_GET(1,12,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_1__L1P10_INT_set(v)       _BGQ_SET(1,12,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_1__L1P10_INT_insert(x,v)  _BGQ_INSERT(1,12,x,v)

//   Field:       l1p11_int
//   Description: L1P11 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_1__L1P11_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_1__L1P11_INT_position     13
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_1__L1P11_INT_get(x)       _BGQ_GET(1,13,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_1__L1P11_INT_set(v)       _BGQ_SET(1,13,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_1__L1P11_INT_insert(x,v)  _BGQ_INSERT(1,13,x,v)

//   Field:       l1p12_int
//   Description: L1P12 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_1__L1P12_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_1__L1P12_INT_position     14
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_1__L1P12_INT_get(x)       _BGQ_GET(1,14,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_1__L1P12_INT_set(v)       _BGQ_SET(1,14,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_1__L1P12_INT_insert(x,v)  _BGQ_INSERT(1,14,x,v)

//   Field:       l1p13_int
//   Description: L1P13 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_1__L1P13_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_1__L1P13_INT_position     15
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_1__L1P13_INT_get(x)       _BGQ_GET(1,15,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_1__L1P13_INT_set(v)       _BGQ_SET(1,15,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_1__L1P13_INT_insert(x,v)  _BGQ_INSERT(1,15,x,v)

//   Field:       l1p14_int
//   Description: L1P14 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_1__L1P14_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_1__L1P14_INT_position     16
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_1__L1P14_INT_get(x)       _BGQ_GET(1,16,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_1__L1P14_INT_set(v)       _BGQ_SET(1,16,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_1__L1P14_INT_insert(x,v)  _BGQ_INSERT(1,16,x,v)

//   Field:       l1p15_int
//   Description: L1P15 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_1__L1P15_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_1__L1P15_INT_position     17
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_1__L1P15_INT_get(x)       _BGQ_GET(1,17,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_1__L1P15_INT_set(v)       _BGQ_SET(1,17,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_1__L1P15_INT_insert(x,v)  _BGQ_INSERT(1,17,x,v)

//   Field:       l1p16_int
//   Description: L1P16 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_1__L1P16_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_1__L1P16_INT_position     18
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_1__L1P16_INT_get(x)       _BGQ_GET(1,18,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_1__L1P16_INT_set(v)       _BGQ_SET(1,18,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_1__L1P16_INT_insert(x,v)  _BGQ_INSERT(1,18,x,v)

//   Field:       pcie_int
//   Description: PCIE interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_1__PCIE_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_1__PCIE_INT_position     19
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_1__PCIE_INT_get(x)       _BGQ_GET(1,19,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_1__PCIE_INT_set(v)       _BGQ_SET(1,19,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_1__PCIE_INT_insert(x,v)  _BGQ_INSERT(1,19,x,v)

//   Field:       sd0_int
//   Description: Serdes0 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_1__SD0_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_1__SD0_INT_position     20
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_1__SD0_INT_get(x)       _BGQ_GET(1,20,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_1__SD0_INT_set(v)       _BGQ_SET(1,20,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_1__SD0_INT_insert(x,v)  _BGQ_INSERT(1,20,x,v)

//   Field:       sd1_int
//   Description: Serdes1 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_1__SD1_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_1__SD1_INT_position     21
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_1__SD1_INT_get(x)       _BGQ_GET(1,21,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_1__SD1_INT_set(v)       _BGQ_SET(1,21,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_1__SD1_INT_insert(x,v)  _BGQ_INSERT(1,21,x,v)

//   Field:       cs_int
//   Description: Clockstop interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_1__CS_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_1__CS_INT_position     26
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_1__CS_INT_get(x)       _BGQ_GET(1,26,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_1__CS_INT_set(v)       _BGQ_SET(1,26,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_1__CS_INT_insert(x,v)  _BGQ_INSERT(1,26,x,v)

//   Field:       en_int
//   Description: Envmon interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_1__EN_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_1__EN_INT_position     27
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_1__EN_INT_get(x)       _BGQ_GET(1,27,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_1__EN_INT_set(v)       _BGQ_SET(1,27,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_1__EN_INT_insert(x,v)  _BGQ_INSERT(1,27,x,v)

//   Field:       dcr_arb_int
//   Description: DCR Arbiter interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_1__DCR_ARB_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_1__DCR_ARB_INT_position     31
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_1__DCR_ARB_INT_get(x)       _BGQ_GET(1,31,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_1__DCR_ARB_INT_set(v)       _BGQ_SET(1,31,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_1__DCR_ARB_INT_insert(x,v)  _BGQ_INSERT(1,31,x,v)

//   Field:       testint_int
//   Description: Testint interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_1__TESTINT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_1__TESTINT_INT_position     32
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_1__TESTINT_INT_get(x)       _BGQ_GET(1,32,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_1__TESTINT_INT_set(v)       _BGQ_SET(1,32,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_1__TESTINT_INT_insert(x,v)  _BGQ_INSERT(1,32,x,v)

//   Field:       mu_int
//   Description: Message Unit interrupt bit 6 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_1__MU_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_1__MU_INT_position     33
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_1__MU_INT_get(x)       _BGQ_GET(1,33,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_1__MU_INT_set(v)       _BGQ_SET(1,33,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_1__MU_INT_insert(x,v)  _BGQ_INSERT(1,33,x,v)

//   Field:       ddr0_int
//   Description: DDR Controller0 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_1__DDR0_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_1__DDR0_INT_position     39
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_1__DDR0_INT_get(x)       _BGQ_GET(1,39,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_1__DDR0_INT_set(v)       _BGQ_SET(1,39,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_1__DDR0_INT_insert(x,v)  _BGQ_INSERT(1,39,x,v)

//   Field:       ddr1_int
//   Description: DDR Controller1 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_1__DDR1_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_1__DDR1_INT_position     40
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_1__DDR1_INT_get(x)       _BGQ_GET(1,40,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_1__DDR1_INT_set(v)       _BGQ_SET(1,40,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_1__DDR1_INT_insert(x,v)  _BGQ_INSERT(1,40,x,v)

//   Field:       sw_int
//   Description: Switch interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_1__SW_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_1__SW_INT_position     41
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_1__SW_INT_get(x)       _BGQ_GET(1,41,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_1__SW_INT_set(v)       _BGQ_SET(1,41,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_1__SW_INT_insert(x,v)  _BGQ_INSERT(1,41,x,v)

//   Field:       edram_int
//   Description: EDRAM interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_1__EDRAM_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_1__EDRAM_INT_position     42
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_1__EDRAM_INT_get(x)       _BGQ_GET(1,42,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_1__EDRAM_INT_set(v)       _BGQ_SET(1,42,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_1__EDRAM_INT_insert(x,v)  _BGQ_INSERT(1,42,x,v)

//   Field:       l2s_int
//   Description: L2 slice 0-15 interrupt bit is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_1__L2S_INT_width        16
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_1__L2S_INT_position     58
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_1__L2S_INT_get(x)       _BGQ_GET(16,58,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_1__L2S_INT_set(v)       _BGQ_SET(16,58,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_1__L2S_INT_insert(x,v)  _BGQ_INSERT(16,58,x,v)

//   Field:       l2c_int
//   Description: L2 Central interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_1__L2C_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_1__L2C_INT_position     60
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_1__L2C_INT_get(x)       _BGQ_GET(1,60,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_1__L2C_INT_set(v)       _BGQ_SET(1,60,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_1__L2C_INT_insert(x,v)  _BGQ_INSERT(1,60,x,v)

//   Field:       gea_int
//   Description: GEA interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_1__GEA_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_1__GEA_INT_position     61
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_1__GEA_INT_get(x)       _BGQ_GET(1,61,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_1__GEA_INT_set(v)       _BGQ_SET(1,61,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_1__GEA_INT_insert(x,v)  _BGQ_INSERT(1,61,x,v)

//   Field:       nd_int
//   Description: Network interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_1__ND_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_1__ND_INT_position     62
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_1__ND_INT_get(x)       _BGQ_GET(1,62,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_1__ND_INT_set(v)       _BGQ_SET(1,62,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_1__ND_INT_insert(x,v)  _BGQ_INSERT(1,62,x,v)

  
// Register:
//   Name:        gea_mapped_interrupt_status5_2
//   Type:        Read Only
//   Permission:  All
//   Reset:       0000000000000000
//   Description: GEA Interrupt Status2 register for gea interrupt bit 5
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2_offset  (0x001E) // Offset of register in instance 
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2_reset  UNSIGNED64(0x0000000000000000)

//   Field:       upc_int
//   Description: UPC interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__UPC_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__UPC_INT_position     0
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__UPC_INT_get(x)       _BGQ_GET(1,0,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__UPC_INT_set(v)       _BGQ_SET(1,0,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__UPC_INT_insert(x,v)  _BGQ_INSERT(1,0,x,v)

//   Field:       db_int
//   Description: Devbus interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__DB_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__DB_INT_position     1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__DB_INT_get(x)       _BGQ_GET(1,1,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__DB_INT_set(v)       _BGQ_SET(1,1,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__DB_INT_insert(x,v)  _BGQ_INSERT(1,1,x,v)

//   Field:       l1p0_int
//   Description: L1P0 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__L1P0_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__L1P0_INT_position     2
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__L1P0_INT_get(x)       _BGQ_GET(1,2,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__L1P0_INT_set(v)       _BGQ_SET(1,2,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__L1P0_INT_insert(x,v)  _BGQ_INSERT(1,2,x,v)

//   Field:       l1p1_int
//   Description: L1P1 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__L1P1_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__L1P1_INT_position     3
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__L1P1_INT_get(x)       _BGQ_GET(1,3,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__L1P1_INT_set(v)       _BGQ_SET(1,3,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__L1P1_INT_insert(x,v)  _BGQ_INSERT(1,3,x,v)

//   Field:       l1p2_int
//   Description: L1P2 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__L1P2_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__L1P2_INT_position     4
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__L1P2_INT_get(x)       _BGQ_GET(1,4,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__L1P2_INT_set(v)       _BGQ_SET(1,4,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__L1P2_INT_insert(x,v)  _BGQ_INSERT(1,4,x,v)

//   Field:       l1p3_int
//   Description: L1P3 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__L1P3_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__L1P3_INT_position     5
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__L1P3_INT_get(x)       _BGQ_GET(1,5,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__L1P3_INT_set(v)       _BGQ_SET(1,5,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__L1P3_INT_insert(x,v)  _BGQ_INSERT(1,5,x,v)

//   Field:       l1p4_int
//   Description: L1P4 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__L1P4_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__L1P4_INT_position     6
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__L1P4_INT_get(x)       _BGQ_GET(1,6,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__L1P4_INT_set(v)       _BGQ_SET(1,6,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__L1P4_INT_insert(x,v)  _BGQ_INSERT(1,6,x,v)

//   Field:       l1p5_int
//   Description: L1P5 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__L1P5_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__L1P5_INT_position     7
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__L1P5_INT_get(x)       _BGQ_GET(1,7,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__L1P5_INT_set(v)       _BGQ_SET(1,7,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__L1P5_INT_insert(x,v)  _BGQ_INSERT(1,7,x,v)

//   Field:       l1p6_int
//   Description: L1P6 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__L1P6_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__L1P6_INT_position     8
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__L1P6_INT_get(x)       _BGQ_GET(1,8,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__L1P6_INT_set(v)       _BGQ_SET(1,8,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__L1P6_INT_insert(x,v)  _BGQ_INSERT(1,8,x,v)

//   Field:       l1p7_int
//   Description: L1P7 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__L1P7_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__L1P7_INT_position     9
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__L1P7_INT_get(x)       _BGQ_GET(1,9,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__L1P7_INT_set(v)       _BGQ_SET(1,9,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__L1P7_INT_insert(x,v)  _BGQ_INSERT(1,9,x,v)

//   Field:       l1p8_int
//   Description: L1P8 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__L1P8_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__L1P8_INT_position     10
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__L1P8_INT_get(x)       _BGQ_GET(1,10,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__L1P8_INT_set(v)       _BGQ_SET(1,10,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__L1P8_INT_insert(x,v)  _BGQ_INSERT(1,10,x,v)

//   Field:       l1p9_int
//   Description: L1P9 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__L1P9_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__L1P9_INT_position     11
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__L1P9_INT_get(x)       _BGQ_GET(1,11,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__L1P9_INT_set(v)       _BGQ_SET(1,11,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__L1P9_INT_insert(x,v)  _BGQ_INSERT(1,11,x,v)

//   Field:       l1p10_int
//   Description: L1P10 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__L1P10_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__L1P10_INT_position     12
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__L1P10_INT_get(x)       _BGQ_GET(1,12,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__L1P10_INT_set(v)       _BGQ_SET(1,12,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__L1P10_INT_insert(x,v)  _BGQ_INSERT(1,12,x,v)

//   Field:       l1p11_int
//   Description: L1P11 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__L1P11_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__L1P11_INT_position     13
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__L1P11_INT_get(x)       _BGQ_GET(1,13,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__L1P11_INT_set(v)       _BGQ_SET(1,13,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__L1P11_INT_insert(x,v)  _BGQ_INSERT(1,13,x,v)

//   Field:       l1p12_int
//   Description: L1P12 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__L1P12_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__L1P12_INT_position     14
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__L1P12_INT_get(x)       _BGQ_GET(1,14,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__L1P12_INT_set(v)       _BGQ_SET(1,14,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__L1P12_INT_insert(x,v)  _BGQ_INSERT(1,14,x,v)

//   Field:       l1p13_int
//   Description: L1P13 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__L1P13_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__L1P13_INT_position     15
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__L1P13_INT_get(x)       _BGQ_GET(1,15,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__L1P13_INT_set(v)       _BGQ_SET(1,15,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__L1P13_INT_insert(x,v)  _BGQ_INSERT(1,15,x,v)

//   Field:       l1p14_int
//   Description: L1P14 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__L1P14_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__L1P14_INT_position     16
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__L1P14_INT_get(x)       _BGQ_GET(1,16,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__L1P14_INT_set(v)       _BGQ_SET(1,16,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__L1P14_INT_insert(x,v)  _BGQ_INSERT(1,16,x,v)

//   Field:       l1p15_int
//   Description: L1P15 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__L1P15_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__L1P15_INT_position     17
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__L1P15_INT_get(x)       _BGQ_GET(1,17,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__L1P15_INT_set(v)       _BGQ_SET(1,17,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__L1P15_INT_insert(x,v)  _BGQ_INSERT(1,17,x,v)

//   Field:       l1p16_int
//   Description: L1P16 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__L1P16_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__L1P16_INT_position     18
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__L1P16_INT_get(x)       _BGQ_GET(1,18,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__L1P16_INT_set(v)       _BGQ_SET(1,18,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__L1P16_INT_insert(x,v)  _BGQ_INSERT(1,18,x,v)

//   Field:       pcie_int
//   Description: PCIE interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__PCIE_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__PCIE_INT_position     19
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__PCIE_INT_get(x)       _BGQ_GET(1,19,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__PCIE_INT_set(v)       _BGQ_SET(1,19,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__PCIE_INT_insert(x,v)  _BGQ_INSERT(1,19,x,v)

//   Field:       sd0_int
//   Description: Serdes0 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__SD0_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__SD0_INT_position     20
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__SD0_INT_get(x)       _BGQ_GET(1,20,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__SD0_INT_set(v)       _BGQ_SET(1,20,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__SD0_INT_insert(x,v)  _BGQ_INSERT(1,20,x,v)

//   Field:       sd1_int
//   Description: Serdes1 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__SD1_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__SD1_INT_position     21
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__SD1_INT_get(x)       _BGQ_GET(1,21,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__SD1_INT_set(v)       _BGQ_SET(1,21,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__SD1_INT_insert(x,v)  _BGQ_INSERT(1,21,x,v)

//   Field:       cs_int
//   Description: Clockstop interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__CS_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__CS_INT_position     26
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__CS_INT_get(x)       _BGQ_GET(1,26,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__CS_INT_set(v)       _BGQ_SET(1,26,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__CS_INT_insert(x,v)  _BGQ_INSERT(1,26,x,v)

//   Field:       en_int
//   Description: Envmon interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__EN_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__EN_INT_position     27
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__EN_INT_get(x)       _BGQ_GET(1,27,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__EN_INT_set(v)       _BGQ_SET(1,27,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__EN_INT_insert(x,v)  _BGQ_INSERT(1,27,x,v)

//   Field:       dcr_arb_int
//   Description: DCR Arbiter interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__DCR_ARB_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__DCR_ARB_INT_position     31
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__DCR_ARB_INT_get(x)       _BGQ_GET(1,31,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__DCR_ARB_INT_set(v)       _BGQ_SET(1,31,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__DCR_ARB_INT_insert(x,v)  _BGQ_INSERT(1,31,x,v)

//   Field:       testint_int
//   Description: Testint interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__TESTINT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__TESTINT_INT_position     32
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__TESTINT_INT_get(x)       _BGQ_GET(1,32,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__TESTINT_INT_set(v)       _BGQ_SET(1,32,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__TESTINT_INT_insert(x,v)  _BGQ_INSERT(1,32,x,v)

//   Field:       mu_int
//   Description: Message Unit interrupt bit 7 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__MU_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__MU_INT_position     33
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__MU_INT_get(x)       _BGQ_GET(1,33,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__MU_INT_set(v)       _BGQ_SET(1,33,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__MU_INT_insert(x,v)  _BGQ_INSERT(1,33,x,v)

//   Field:       ddr0_int
//   Description: DDR Controller0 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__DDR0_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__DDR0_INT_position     39
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__DDR0_INT_get(x)       _BGQ_GET(1,39,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__DDR0_INT_set(v)       _BGQ_SET(1,39,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__DDR0_INT_insert(x,v)  _BGQ_INSERT(1,39,x,v)

//   Field:       ddr1_int
//   Description: DDR Controller1 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__DDR1_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__DDR1_INT_position     40
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__DDR1_INT_get(x)       _BGQ_GET(1,40,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__DDR1_INT_set(v)       _BGQ_SET(1,40,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__DDR1_INT_insert(x,v)  _BGQ_INSERT(1,40,x,v)

//   Field:       sw_int
//   Description: Switch interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__SW_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__SW_INT_position     41
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__SW_INT_get(x)       _BGQ_GET(1,41,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__SW_INT_set(v)       _BGQ_SET(1,41,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__SW_INT_insert(x,v)  _BGQ_INSERT(1,41,x,v)

//   Field:       edram_int
//   Description: EDRAM interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__EDRAM_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__EDRAM_INT_position     42
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__EDRAM_INT_get(x)       _BGQ_GET(1,42,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__EDRAM_INT_set(v)       _BGQ_SET(1,42,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__EDRAM_INT_insert(x,v)  _BGQ_INSERT(1,42,x,v)

//   Field:       l2cntr0_int
//   Description: L2 counter 0 interrupt is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__L2CNTR0_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__L2CNTR0_INT_position     43
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__L2CNTR0_INT_get(x)       _BGQ_GET(1,43,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__L2CNTR0_INT_set(v)       _BGQ_SET(1,43,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__L2CNTR0_INT_insert(x,v)  _BGQ_INSERT(1,43,x,v)

//   Field:       l2cntr1_int
//   Description: L2 counter 1 interrupt is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__L2CNTR1_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__L2CNTR1_INT_position     44
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__L2CNTR1_INT_get(x)       _BGQ_GET(1,44,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__L2CNTR1_INT_set(v)       _BGQ_SET(1,44,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__L2CNTR1_INT_insert(x,v)  _BGQ_INSERT(1,44,x,v)

//   Field:       l2cntr2_int
//   Description: L2 counter 2 interrupt is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__L2CNTR2_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__L2CNTR2_INT_position     45
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__L2CNTR2_INT_get(x)       _BGQ_GET(1,45,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__L2CNTR2_INT_set(v)       _BGQ_SET(1,45,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__L2CNTR2_INT_insert(x,v)  _BGQ_INSERT(1,45,x,v)

//   Field:       l2cntr3_int
//   Description: L2 counter 3 interrupt is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__L2CNTR3_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__L2CNTR3_INT_position     46
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__L2CNTR3_INT_get(x)       _BGQ_GET(1,46,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__L2CNTR3_INT_set(v)       _BGQ_SET(1,46,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__L2CNTR3_INT_insert(x,v)  _BGQ_INSERT(1,46,x,v)

//   Field:       msgc_int
//   Description: Msync generation counter interrupt is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__MSGC_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__MSGC_INT_position     47
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__MSGC_INT_get(x)       _BGQ_GET(1,47,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__MSGC_INT_set(v)       _BGQ_SET(1,47,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__MSGC_INT_insert(x,v)  _BGQ_INSERT(1,47,x,v)

//   Field:       l2c_int
//   Description: L2 Central interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__L2C_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__L2C_INT_position     60
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__L2C_INT_get(x)       _BGQ_GET(1,60,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__L2C_INT_set(v)       _BGQ_SET(1,60,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__L2C_INT_insert(x,v)  _BGQ_INSERT(1,60,x,v)

//   Field:       gea_int
//   Description: GEA interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__GEA_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__GEA_INT_position     61
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__GEA_INT_get(x)       _BGQ_GET(1,61,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__GEA_INT_set(v)       _BGQ_SET(1,61,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__GEA_INT_insert(x,v)  _BGQ_INSERT(1,61,x,v)

//   Field:       nd_int
//   Description: Network interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__ND_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__ND_INT_position     62
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__ND_INT_get(x)       _BGQ_GET(1,62,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__ND_INT_set(v)       _BGQ_SET(1,62,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS5_2__ND_INT_insert(x,v)  _BGQ_INSERT(1,62,x,v)

  
// Register:
//   Name:        gea_mapped_interrupt_status6_0
//   Type:        Read Only
//   Permission:  All
//   Reset:       0000000000000000
//   Description: GEA Interrupt Status0 register for gea interrupt bit 6
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0_offset  (0x001F) // Offset of register in instance 
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0_reset  UNSIGNED64(0x0000000000000000)

//   Field:       upc_rt_int
//   Description: UPC interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__UPC_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__UPC_RT_INT_position     0
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__UPC_RT_INT_get(x)       _BGQ_GET(1,0,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__UPC_RT_INT_set(v)       _BGQ_SET(1,0,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__UPC_RT_INT_insert(x,v)  _BGQ_INSERT(1,0,x,v)

//   Field:       db_rt_int
//   Description: Devbus interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__DB_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__DB_RT_INT_position     1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__DB_RT_INT_get(x)       _BGQ_GET(1,1,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__DB_RT_INT_set(v)       _BGQ_SET(1,1,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__DB_RT_INT_insert(x,v)  _BGQ_INSERT(1,1,x,v)

//   Field:       l1p0_rt_int
//   Description: L1P0 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__L1P0_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__L1P0_RT_INT_position     2
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__L1P0_RT_INT_get(x)       _BGQ_GET(1,2,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__L1P0_RT_INT_set(v)       _BGQ_SET(1,2,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__L1P0_RT_INT_insert(x,v)  _BGQ_INSERT(1,2,x,v)

//   Field:       l1p1_rt_int
//   Description: L1P1 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__L1P1_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__L1P1_RT_INT_position     3
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__L1P1_RT_INT_get(x)       _BGQ_GET(1,3,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__L1P1_RT_INT_set(v)       _BGQ_SET(1,3,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__L1P1_RT_INT_insert(x,v)  _BGQ_INSERT(1,3,x,v)

//   Field:       l1p2_rt_int
//   Description: L1P2 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__L1P2_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__L1P2_RT_INT_position     4
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__L1P2_RT_INT_get(x)       _BGQ_GET(1,4,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__L1P2_RT_INT_set(v)       _BGQ_SET(1,4,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__L1P2_RT_INT_insert(x,v)  _BGQ_INSERT(1,4,x,v)

//   Field:       l1p3_rt_int
//   Description: L1P3 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__L1P3_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__L1P3_RT_INT_position     5
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__L1P3_RT_INT_get(x)       _BGQ_GET(1,5,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__L1P3_RT_INT_set(v)       _BGQ_SET(1,5,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__L1P3_RT_INT_insert(x,v)  _BGQ_INSERT(1,5,x,v)

//   Field:       l1p4_rt_int
//   Description: L1P4 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__L1P4_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__L1P4_RT_INT_position     6
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__L1P4_RT_INT_get(x)       _BGQ_GET(1,6,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__L1P4_RT_INT_set(v)       _BGQ_SET(1,6,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__L1P4_RT_INT_insert(x,v)  _BGQ_INSERT(1,6,x,v)

//   Field:       l1p5_rt_int
//   Description: L1P5 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__L1P5_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__L1P5_RT_INT_position     7
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__L1P5_RT_INT_get(x)       _BGQ_GET(1,7,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__L1P5_RT_INT_set(v)       _BGQ_SET(1,7,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__L1P5_RT_INT_insert(x,v)  _BGQ_INSERT(1,7,x,v)

//   Field:       l1p6_rt_int
//   Description: L1P6 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__L1P6_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__L1P6_RT_INT_position     8
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__L1P6_RT_INT_get(x)       _BGQ_GET(1,8,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__L1P6_RT_INT_set(v)       _BGQ_SET(1,8,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__L1P6_RT_INT_insert(x,v)  _BGQ_INSERT(1,8,x,v)

//   Field:       l1p7_rt_int
//   Description: L1P7 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__L1P7_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__L1P7_RT_INT_position     9
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__L1P7_RT_INT_get(x)       _BGQ_GET(1,9,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__L1P7_RT_INT_set(v)       _BGQ_SET(1,9,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__L1P7_RT_INT_insert(x,v)  _BGQ_INSERT(1,9,x,v)

//   Field:       l1p8_rt_int
//   Description: L1P8 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__L1P8_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__L1P8_RT_INT_position     10
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__L1P8_RT_INT_get(x)       _BGQ_GET(1,10,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__L1P8_RT_INT_set(v)       _BGQ_SET(1,10,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__L1P8_RT_INT_insert(x,v)  _BGQ_INSERT(1,10,x,v)

//   Field:       l1p9_rt_int
//   Description: L1P9 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__L1P9_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__L1P9_RT_INT_position     11
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__L1P9_RT_INT_get(x)       _BGQ_GET(1,11,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__L1P9_RT_INT_set(v)       _BGQ_SET(1,11,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__L1P9_RT_INT_insert(x,v)  _BGQ_INSERT(1,11,x,v)

//   Field:       l1p10_rt_int
//   Description: L1P10 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__L1P10_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__L1P10_RT_INT_position     12
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__L1P10_RT_INT_get(x)       _BGQ_GET(1,12,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__L1P10_RT_INT_set(v)       _BGQ_SET(1,12,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__L1P10_RT_INT_insert(x,v)  _BGQ_INSERT(1,12,x,v)

//   Field:       l1p11_rt_int
//   Description: L1P11 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__L1P11_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__L1P11_RT_INT_position     13
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__L1P11_RT_INT_get(x)       _BGQ_GET(1,13,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__L1P11_RT_INT_set(v)       _BGQ_SET(1,13,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__L1P11_RT_INT_insert(x,v)  _BGQ_INSERT(1,13,x,v)

//   Field:       l1p12_rt_int
//   Description: L1P12 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__L1P12_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__L1P12_RT_INT_position     14
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__L1P12_RT_INT_get(x)       _BGQ_GET(1,14,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__L1P12_RT_INT_set(v)       _BGQ_SET(1,14,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__L1P12_RT_INT_insert(x,v)  _BGQ_INSERT(1,14,x,v)

//   Field:       l1p13_rt_int
//   Description: L1P13 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__L1P13_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__L1P13_RT_INT_position     15
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__L1P13_RT_INT_get(x)       _BGQ_GET(1,15,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__L1P13_RT_INT_set(v)       _BGQ_SET(1,15,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__L1P13_RT_INT_insert(x,v)  _BGQ_INSERT(1,15,x,v)

//   Field:       l1p14_rt_int
//   Description: L1P14 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__L1P14_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__L1P14_RT_INT_position     16
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__L1P14_RT_INT_get(x)       _BGQ_GET(1,16,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__L1P14_RT_INT_set(v)       _BGQ_SET(1,16,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__L1P14_RT_INT_insert(x,v)  _BGQ_INSERT(1,16,x,v)

//   Field:       l1p15_rt_int
//   Description: L1P15 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__L1P15_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__L1P15_RT_INT_position     17
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__L1P15_RT_INT_get(x)       _BGQ_GET(1,17,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__L1P15_RT_INT_set(v)       _BGQ_SET(1,17,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__L1P15_RT_INT_insert(x,v)  _BGQ_INSERT(1,17,x,v)

//   Field:       l1p16_rt_int
//   Description: L1P16 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__L1P16_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__L1P16_RT_INT_position     18
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__L1P16_RT_INT_get(x)       _BGQ_GET(1,18,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__L1P16_RT_INT_set(v)       _BGQ_SET(1,18,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__L1P16_RT_INT_insert(x,v)  _BGQ_INSERT(1,18,x,v)

//   Field:       pcie_rt_int
//   Description: PCIE interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__PCIE_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__PCIE_RT_INT_position     19
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__PCIE_RT_INT_get(x)       _BGQ_GET(1,19,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__PCIE_RT_INT_set(v)       _BGQ_SET(1,19,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__PCIE_RT_INT_insert(x,v)  _BGQ_INSERT(1,19,x,v)

//   Field:       sd0_rt_int
//   Description: Serdes0 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__SD0_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__SD0_RT_INT_position     20
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__SD0_RT_INT_get(x)       _BGQ_GET(1,20,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__SD0_RT_INT_set(v)       _BGQ_SET(1,20,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__SD0_RT_INT_insert(x,v)  _BGQ_INSERT(1,20,x,v)

//   Field:       sd1_rt_int
//   Description: Serdes1 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__SD1_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__SD1_RT_INT_position     21
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__SD1_RT_INT_get(x)       _BGQ_GET(1,21,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__SD1_RT_INT_set(v)       _BGQ_SET(1,21,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__SD1_RT_INT_insert(x,v)  _BGQ_INSERT(1,21,x,v)

//   Field:       db_pcie_rt_int
//   Description: Devbus PCIE interrupt bit 0:3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__DB_PCIE_RT_INT_width        4
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__DB_PCIE_RT_INT_position     25
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__DB_PCIE_RT_INT_get(x)       _BGQ_GET(4,25,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__DB_PCIE_RT_INT_set(v)       _BGQ_SET(4,25,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__DB_PCIE_RT_INT_insert(x,v)  _BGQ_INSERT(4,25,x,v)

//   Field:       cs_rt_int
//   Description: Clockstop interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__CS_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__CS_RT_INT_position     26
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__CS_RT_INT_get(x)       _BGQ_GET(1,26,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__CS_RT_INT_set(v)       _BGQ_SET(1,26,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__CS_RT_INT_insert(x,v)  _BGQ_INSERT(1,26,x,v)

//   Field:       en_rt_int
//   Description: Envmon interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__EN_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__EN_RT_INT_position     27
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__EN_RT_INT_get(x)       _BGQ_GET(1,27,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__EN_RT_INT_set(v)       _BGQ_SET(1,27,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__EN_RT_INT_insert(x,v)  _BGQ_INSERT(1,27,x,v)

//   Field:       dcr_arb_rt_int
//   Description: DCR Arbiter interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__DCR_ARB_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__DCR_ARB_RT_INT_position     31
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__DCR_ARB_RT_INT_get(x)       _BGQ_GET(1,31,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__DCR_ARB_RT_INT_set(v)       _BGQ_SET(1,31,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__DCR_ARB_RT_INT_insert(x,v)  _BGQ_INSERT(1,31,x,v)

//   Field:       testint_rt_int
//   Description: Testint interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__TESTINT_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__TESTINT_RT_INT_position     32
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__TESTINT_RT_INT_get(x)       _BGQ_GET(1,32,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__TESTINT_RT_INT_set(v)       _BGQ_SET(1,32,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__TESTINT_RT_INT_insert(x,v)  _BGQ_INSERT(1,32,x,v)

//   Field:       mu_rt_int
//   Description: Message Unit interrupt bit 0:5 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__MU_RT_INT_width        6
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__MU_RT_INT_position     38
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__MU_RT_INT_get(x)       _BGQ_GET(6,38,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__MU_RT_INT_set(v)       _BGQ_SET(6,38,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__MU_RT_INT_insert(x,v)  _BGQ_INSERT(6,38,x,v)

//   Field:       ddr0_rt_int
//   Description: DDR Controller0 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__DDR0_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__DDR0_RT_INT_position     39
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__DDR0_RT_INT_get(x)       _BGQ_GET(1,39,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__DDR0_RT_INT_set(v)       _BGQ_SET(1,39,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__DDR0_RT_INT_insert(x,v)  _BGQ_INSERT(1,39,x,v)

//   Field:       ddr1_rt_int
//   Description: DDR Controller1 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__DDR1_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__DDR1_RT_INT_position     40
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__DDR1_RT_INT_get(x)       _BGQ_GET(1,40,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__DDR1_RT_INT_set(v)       _BGQ_SET(1,40,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__DDR1_RT_INT_insert(x,v)  _BGQ_INSERT(1,40,x,v)

//   Field:       sw_rt_int
//   Description: Switch interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__SW_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__SW_RT_INT_position     41
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__SW_RT_INT_get(x)       _BGQ_GET(1,41,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__SW_RT_INT_set(v)       _BGQ_SET(1,41,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__SW_RT_INT_insert(x,v)  _BGQ_INSERT(1,41,x,v)

//   Field:       edram_rt_int
//   Description: EDRAM interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__EDRAM_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__EDRAM_RT_INT_position     42
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__EDRAM_RT_INT_get(x)       _BGQ_GET(1,42,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__EDRAM_RT_INT_set(v)       _BGQ_SET(1,42,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__EDRAM_RT_INT_insert(x,v)  _BGQ_INSERT(1,42,x,v)

//   Field:       l1p0_rt_int2
//   Description: L1P0 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__L1P0_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__L1P0_RT_INT2_position     43
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__L1P0_RT_INT2_get(x)       _BGQ_GET(1,43,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__L1P0_RT_INT2_set(v)       _BGQ_SET(1,43,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__L1P0_RT_INT2_insert(x,v)  _BGQ_INSERT(1,43,x,v)

//   Field:       l1p1_rt_int2
//   Description: L1P1 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__L1P1_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__L1P1_RT_INT2_position     44
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__L1P1_RT_INT2_get(x)       _BGQ_GET(1,44,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__L1P1_RT_INT2_set(v)       _BGQ_SET(1,44,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__L1P1_RT_INT2_insert(x,v)  _BGQ_INSERT(1,44,x,v)

//   Field:       l1p2_rt_int2
//   Description: L1P2 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__L1P2_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__L1P2_RT_INT2_position     45
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__L1P2_RT_INT2_get(x)       _BGQ_GET(1,45,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__L1P2_RT_INT2_set(v)       _BGQ_SET(1,45,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__L1P2_RT_INT2_insert(x,v)  _BGQ_INSERT(1,45,x,v)

//   Field:       l1p3_rt_int2
//   Description: L1P3 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__L1P3_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__L1P3_RT_INT2_position     46
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__L1P3_RT_INT2_get(x)       _BGQ_GET(1,46,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__L1P3_RT_INT2_set(v)       _BGQ_SET(1,46,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__L1P3_RT_INT2_insert(x,v)  _BGQ_INSERT(1,46,x,v)

//   Field:       l1p4_rt_int2
//   Description: L1P4 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__L1P4_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__L1P4_RT_INT2_position     47
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__L1P4_RT_INT2_get(x)       _BGQ_GET(1,47,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__L1P4_RT_INT2_set(v)       _BGQ_SET(1,47,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__L1P4_RT_INT2_insert(x,v)  _BGQ_INSERT(1,47,x,v)

//   Field:       l1p5_rt_int2
//   Description: L1P5 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__L1P5_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__L1P5_RT_INT2_position     48
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__L1P5_RT_INT2_get(x)       _BGQ_GET(1,48,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__L1P5_RT_INT2_set(v)       _BGQ_SET(1,48,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__L1P5_RT_INT2_insert(x,v)  _BGQ_INSERT(1,48,x,v)

//   Field:       l1p6_rt_int2
//   Description: L1P6 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__L1P6_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__L1P6_RT_INT2_position     49
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__L1P6_RT_INT2_get(x)       _BGQ_GET(1,49,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__L1P6_RT_INT2_set(v)       _BGQ_SET(1,49,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__L1P6_RT_INT2_insert(x,v)  _BGQ_INSERT(1,49,x,v)

//   Field:       l1p7_rt_int2
//   Description: L1P7 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__L1P7_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__L1P7_RT_INT2_position     50
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__L1P7_RT_INT2_get(x)       _BGQ_GET(1,50,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__L1P7_RT_INT2_set(v)       _BGQ_SET(1,50,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__L1P7_RT_INT2_insert(x,v)  _BGQ_INSERT(1,50,x,v)

//   Field:       l1p8_rt_int2
//   Description: L1P8 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__L1P8_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__L1P8_RT_INT2_position     51
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__L1P8_RT_INT2_get(x)       _BGQ_GET(1,51,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__L1P8_RT_INT2_set(v)       _BGQ_SET(1,51,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__L1P8_RT_INT2_insert(x,v)  _BGQ_INSERT(1,51,x,v)

//   Field:       l1p9_rt_int2
//   Description: L1P9 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__L1P9_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__L1P9_RT_INT2_position     52
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__L1P9_RT_INT2_get(x)       _BGQ_GET(1,52,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__L1P9_RT_INT2_set(v)       _BGQ_SET(1,52,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__L1P9_RT_INT2_insert(x,v)  _BGQ_INSERT(1,52,x,v)

//   Field:       l1p10_rt_int2
//   Description: L1P10 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__L1P10_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__L1P10_RT_INT2_position     53
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__L1P10_RT_INT2_get(x)       _BGQ_GET(1,53,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__L1P10_RT_INT2_set(v)       _BGQ_SET(1,53,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__L1P10_RT_INT2_insert(x,v)  _BGQ_INSERT(1,53,x,v)

//   Field:       l1p11_rt_int2
//   Description: L1P11 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__L1P11_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__L1P11_RT_INT2_position     54
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__L1P11_RT_INT2_get(x)       _BGQ_GET(1,54,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__L1P11_RT_INT2_set(v)       _BGQ_SET(1,54,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__L1P11_RT_INT2_insert(x,v)  _BGQ_INSERT(1,54,x,v)

//   Field:       l1p12_rt_int2
//   Description: L1P12 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__L1P12_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__L1P12_RT_INT2_position     55
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__L1P12_RT_INT2_get(x)       _BGQ_GET(1,55,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__L1P12_RT_INT2_set(v)       _BGQ_SET(1,55,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__L1P12_RT_INT2_insert(x,v)  _BGQ_INSERT(1,55,x,v)

//   Field:       l1p13_rt_int2
//   Description: L1P13 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__L1P13_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__L1P13_RT_INT2_position     56
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__L1P13_RT_INT2_get(x)       _BGQ_GET(1,56,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__L1P13_RT_INT2_set(v)       _BGQ_SET(1,56,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__L1P13_RT_INT2_insert(x,v)  _BGQ_INSERT(1,56,x,v)

//   Field:       l1p14_rt_int2
//   Description: L1P14 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__L1P14_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__L1P14_RT_INT2_position     57
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__L1P14_RT_INT2_get(x)       _BGQ_GET(1,57,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__L1P14_RT_INT2_set(v)       _BGQ_SET(1,57,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__L1P14_RT_INT2_insert(x,v)  _BGQ_INSERT(1,57,x,v)

//   Field:       l1p15_rt_int2
//   Description: L1P15 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__L1P15_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__L1P15_RT_INT2_position     58
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__L1P15_RT_INT2_get(x)       _BGQ_GET(1,58,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__L1P15_RT_INT2_set(v)       _BGQ_SET(1,58,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__L1P15_RT_INT2_insert(x,v)  _BGQ_INSERT(1,58,x,v)

//   Field:       l1p16_rt_int2
//   Description: L1P16 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__L1P16_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__L1P16_RT_INT2_position     59
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__L1P16_RT_INT2_get(x)       _BGQ_GET(1,59,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__L1P16_RT_INT2_set(v)       _BGQ_SET(1,59,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__L1P16_RT_INT2_insert(x,v)  _BGQ_INSERT(1,59,x,v)

//   Field:       gea_rt_int
//   Description: GEA interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__GEA_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__GEA_RT_INT_position     61
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__GEA_RT_INT_get(x)       _BGQ_GET(1,61,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__GEA_RT_INT_set(v)       _BGQ_SET(1,61,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_0__GEA_RT_INT_insert(x,v)  _BGQ_INSERT(1,61,x,v)

  
// Register:
//   Name:        gea_mapped_interrupt_status6_1
//   Type:        Read Only
//   Permission:  All
//   Reset:       0000000000000000
//   Description: GEA Interrupt Status1 register for gea interrupt bit 6
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_1_offset  (0x0020) // Offset of register in instance 
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_1_reset  UNSIGNED64(0x0000000000000000)

//   Field:       upc_int
//   Description: UPC interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_1__UPC_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_1__UPC_INT_position     0
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_1__UPC_INT_get(x)       _BGQ_GET(1,0,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_1__UPC_INT_set(v)       _BGQ_SET(1,0,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_1__UPC_INT_insert(x,v)  _BGQ_INSERT(1,0,x,v)

//   Field:       db_int
//   Description: Devbus interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_1__DB_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_1__DB_INT_position     1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_1__DB_INT_get(x)       _BGQ_GET(1,1,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_1__DB_INT_set(v)       _BGQ_SET(1,1,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_1__DB_INT_insert(x,v)  _BGQ_INSERT(1,1,x,v)

//   Field:       l1p0_int
//   Description: L1P0 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_1__L1P0_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_1__L1P0_INT_position     2
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_1__L1P0_INT_get(x)       _BGQ_GET(1,2,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_1__L1P0_INT_set(v)       _BGQ_SET(1,2,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_1__L1P0_INT_insert(x,v)  _BGQ_INSERT(1,2,x,v)

//   Field:       l1p1_int
//   Description: L1P1 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_1__L1P1_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_1__L1P1_INT_position     3
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_1__L1P1_INT_get(x)       _BGQ_GET(1,3,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_1__L1P1_INT_set(v)       _BGQ_SET(1,3,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_1__L1P1_INT_insert(x,v)  _BGQ_INSERT(1,3,x,v)

//   Field:       l1p2_int
//   Description: L1P2 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_1__L1P2_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_1__L1P2_INT_position     4
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_1__L1P2_INT_get(x)       _BGQ_GET(1,4,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_1__L1P2_INT_set(v)       _BGQ_SET(1,4,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_1__L1P2_INT_insert(x,v)  _BGQ_INSERT(1,4,x,v)

//   Field:       l1p3_int
//   Description: L1P3 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_1__L1P3_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_1__L1P3_INT_position     5
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_1__L1P3_INT_get(x)       _BGQ_GET(1,5,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_1__L1P3_INT_set(v)       _BGQ_SET(1,5,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_1__L1P3_INT_insert(x,v)  _BGQ_INSERT(1,5,x,v)

//   Field:       l1p4_int
//   Description: L1P4 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_1__L1P4_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_1__L1P4_INT_position     6
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_1__L1P4_INT_get(x)       _BGQ_GET(1,6,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_1__L1P4_INT_set(v)       _BGQ_SET(1,6,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_1__L1P4_INT_insert(x,v)  _BGQ_INSERT(1,6,x,v)

//   Field:       l1p5_int
//   Description: L1P5 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_1__L1P5_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_1__L1P5_INT_position     7
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_1__L1P5_INT_get(x)       _BGQ_GET(1,7,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_1__L1P5_INT_set(v)       _BGQ_SET(1,7,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_1__L1P5_INT_insert(x,v)  _BGQ_INSERT(1,7,x,v)

//   Field:       l1p6_int
//   Description: L1P6 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_1__L1P6_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_1__L1P6_INT_position     8
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_1__L1P6_INT_get(x)       _BGQ_GET(1,8,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_1__L1P6_INT_set(v)       _BGQ_SET(1,8,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_1__L1P6_INT_insert(x,v)  _BGQ_INSERT(1,8,x,v)

//   Field:       l1p7_int
//   Description: L1P7 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_1__L1P7_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_1__L1P7_INT_position     9
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_1__L1P7_INT_get(x)       _BGQ_GET(1,9,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_1__L1P7_INT_set(v)       _BGQ_SET(1,9,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_1__L1P7_INT_insert(x,v)  _BGQ_INSERT(1,9,x,v)

//   Field:       l1p8_int
//   Description: L1P8 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_1__L1P8_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_1__L1P8_INT_position     10
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_1__L1P8_INT_get(x)       _BGQ_GET(1,10,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_1__L1P8_INT_set(v)       _BGQ_SET(1,10,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_1__L1P8_INT_insert(x,v)  _BGQ_INSERT(1,10,x,v)

//   Field:       l1p9_int
//   Description: L1P9 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_1__L1P9_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_1__L1P9_INT_position     11
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_1__L1P9_INT_get(x)       _BGQ_GET(1,11,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_1__L1P9_INT_set(v)       _BGQ_SET(1,11,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_1__L1P9_INT_insert(x,v)  _BGQ_INSERT(1,11,x,v)

//   Field:       l1p10_int
//   Description: L1P10 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_1__L1P10_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_1__L1P10_INT_position     12
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_1__L1P10_INT_get(x)       _BGQ_GET(1,12,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_1__L1P10_INT_set(v)       _BGQ_SET(1,12,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_1__L1P10_INT_insert(x,v)  _BGQ_INSERT(1,12,x,v)

//   Field:       l1p11_int
//   Description: L1P11 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_1__L1P11_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_1__L1P11_INT_position     13
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_1__L1P11_INT_get(x)       _BGQ_GET(1,13,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_1__L1P11_INT_set(v)       _BGQ_SET(1,13,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_1__L1P11_INT_insert(x,v)  _BGQ_INSERT(1,13,x,v)

//   Field:       l1p12_int
//   Description: L1P12 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_1__L1P12_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_1__L1P12_INT_position     14
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_1__L1P12_INT_get(x)       _BGQ_GET(1,14,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_1__L1P12_INT_set(v)       _BGQ_SET(1,14,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_1__L1P12_INT_insert(x,v)  _BGQ_INSERT(1,14,x,v)

//   Field:       l1p13_int
//   Description: L1P13 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_1__L1P13_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_1__L1P13_INT_position     15
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_1__L1P13_INT_get(x)       _BGQ_GET(1,15,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_1__L1P13_INT_set(v)       _BGQ_SET(1,15,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_1__L1P13_INT_insert(x,v)  _BGQ_INSERT(1,15,x,v)

//   Field:       l1p14_int
//   Description: L1P14 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_1__L1P14_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_1__L1P14_INT_position     16
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_1__L1P14_INT_get(x)       _BGQ_GET(1,16,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_1__L1P14_INT_set(v)       _BGQ_SET(1,16,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_1__L1P14_INT_insert(x,v)  _BGQ_INSERT(1,16,x,v)

//   Field:       l1p15_int
//   Description: L1P15 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_1__L1P15_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_1__L1P15_INT_position     17
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_1__L1P15_INT_get(x)       _BGQ_GET(1,17,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_1__L1P15_INT_set(v)       _BGQ_SET(1,17,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_1__L1P15_INT_insert(x,v)  _BGQ_INSERT(1,17,x,v)

//   Field:       l1p16_int
//   Description: L1P16 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_1__L1P16_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_1__L1P16_INT_position     18
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_1__L1P16_INT_get(x)       _BGQ_GET(1,18,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_1__L1P16_INT_set(v)       _BGQ_SET(1,18,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_1__L1P16_INT_insert(x,v)  _BGQ_INSERT(1,18,x,v)

//   Field:       pcie_int
//   Description: PCIE interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_1__PCIE_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_1__PCIE_INT_position     19
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_1__PCIE_INT_get(x)       _BGQ_GET(1,19,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_1__PCIE_INT_set(v)       _BGQ_SET(1,19,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_1__PCIE_INT_insert(x,v)  _BGQ_INSERT(1,19,x,v)

//   Field:       sd0_int
//   Description: Serdes0 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_1__SD0_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_1__SD0_INT_position     20
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_1__SD0_INT_get(x)       _BGQ_GET(1,20,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_1__SD0_INT_set(v)       _BGQ_SET(1,20,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_1__SD0_INT_insert(x,v)  _BGQ_INSERT(1,20,x,v)

//   Field:       sd1_int
//   Description: Serdes1 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_1__SD1_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_1__SD1_INT_position     21
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_1__SD1_INT_get(x)       _BGQ_GET(1,21,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_1__SD1_INT_set(v)       _BGQ_SET(1,21,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_1__SD1_INT_insert(x,v)  _BGQ_INSERT(1,21,x,v)

//   Field:       cs_int
//   Description: Clockstop interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_1__CS_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_1__CS_INT_position     26
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_1__CS_INT_get(x)       _BGQ_GET(1,26,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_1__CS_INT_set(v)       _BGQ_SET(1,26,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_1__CS_INT_insert(x,v)  _BGQ_INSERT(1,26,x,v)

//   Field:       en_int
//   Description: Envmon interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_1__EN_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_1__EN_INT_position     27
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_1__EN_INT_get(x)       _BGQ_GET(1,27,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_1__EN_INT_set(v)       _BGQ_SET(1,27,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_1__EN_INT_insert(x,v)  _BGQ_INSERT(1,27,x,v)

//   Field:       dcr_arb_int
//   Description: DCR Arbiter interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_1__DCR_ARB_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_1__DCR_ARB_INT_position     31
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_1__DCR_ARB_INT_get(x)       _BGQ_GET(1,31,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_1__DCR_ARB_INT_set(v)       _BGQ_SET(1,31,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_1__DCR_ARB_INT_insert(x,v)  _BGQ_INSERT(1,31,x,v)

//   Field:       testint_int
//   Description: Testint interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_1__TESTINT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_1__TESTINT_INT_position     32
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_1__TESTINT_INT_get(x)       _BGQ_GET(1,32,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_1__TESTINT_INT_set(v)       _BGQ_SET(1,32,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_1__TESTINT_INT_insert(x,v)  _BGQ_INSERT(1,32,x,v)

//   Field:       mu_int
//   Description: Message Unit interrupt bit 6 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_1__MU_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_1__MU_INT_position     33
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_1__MU_INT_get(x)       _BGQ_GET(1,33,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_1__MU_INT_set(v)       _BGQ_SET(1,33,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_1__MU_INT_insert(x,v)  _BGQ_INSERT(1,33,x,v)

//   Field:       ddr0_int
//   Description: DDR Controller0 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_1__DDR0_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_1__DDR0_INT_position     39
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_1__DDR0_INT_get(x)       _BGQ_GET(1,39,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_1__DDR0_INT_set(v)       _BGQ_SET(1,39,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_1__DDR0_INT_insert(x,v)  _BGQ_INSERT(1,39,x,v)

//   Field:       ddr1_int
//   Description: DDR Controller1 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_1__DDR1_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_1__DDR1_INT_position     40
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_1__DDR1_INT_get(x)       _BGQ_GET(1,40,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_1__DDR1_INT_set(v)       _BGQ_SET(1,40,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_1__DDR1_INT_insert(x,v)  _BGQ_INSERT(1,40,x,v)

//   Field:       sw_int
//   Description: Switch interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_1__SW_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_1__SW_INT_position     41
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_1__SW_INT_get(x)       _BGQ_GET(1,41,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_1__SW_INT_set(v)       _BGQ_SET(1,41,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_1__SW_INT_insert(x,v)  _BGQ_INSERT(1,41,x,v)

//   Field:       edram_int
//   Description: EDRAM interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_1__EDRAM_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_1__EDRAM_INT_position     42
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_1__EDRAM_INT_get(x)       _BGQ_GET(1,42,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_1__EDRAM_INT_set(v)       _BGQ_SET(1,42,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_1__EDRAM_INT_insert(x,v)  _BGQ_INSERT(1,42,x,v)

//   Field:       l2s_int
//   Description: L2 slice 0-15 interrupt bit is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_1__L2S_INT_width        16
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_1__L2S_INT_position     58
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_1__L2S_INT_get(x)       _BGQ_GET(16,58,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_1__L2S_INT_set(v)       _BGQ_SET(16,58,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_1__L2S_INT_insert(x,v)  _BGQ_INSERT(16,58,x,v)

//   Field:       l2c_int
//   Description: L2 Central interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_1__L2C_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_1__L2C_INT_position     60
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_1__L2C_INT_get(x)       _BGQ_GET(1,60,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_1__L2C_INT_set(v)       _BGQ_SET(1,60,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_1__L2C_INT_insert(x,v)  _BGQ_INSERT(1,60,x,v)

//   Field:       gea_int
//   Description: GEA interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_1__GEA_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_1__GEA_INT_position     61
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_1__GEA_INT_get(x)       _BGQ_GET(1,61,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_1__GEA_INT_set(v)       _BGQ_SET(1,61,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_1__GEA_INT_insert(x,v)  _BGQ_INSERT(1,61,x,v)

//   Field:       nd_int
//   Description: Network interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_1__ND_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_1__ND_INT_position     62
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_1__ND_INT_get(x)       _BGQ_GET(1,62,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_1__ND_INT_set(v)       _BGQ_SET(1,62,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_1__ND_INT_insert(x,v)  _BGQ_INSERT(1,62,x,v)

  
// Register:
//   Name:        gea_mapped_interrupt_status6_2
//   Type:        Read Only
//   Permission:  All
//   Reset:       0000000000000000
//   Description: GEA Interrupt Status2 register for gea interrupt bit 6
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2_offset  (0x0021) // Offset of register in instance 
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2_reset  UNSIGNED64(0x0000000000000000)

//   Field:       upc_int
//   Description: UPC interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__UPC_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__UPC_INT_position     0
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__UPC_INT_get(x)       _BGQ_GET(1,0,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__UPC_INT_set(v)       _BGQ_SET(1,0,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__UPC_INT_insert(x,v)  _BGQ_INSERT(1,0,x,v)

//   Field:       db_int
//   Description: Devbus interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__DB_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__DB_INT_position     1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__DB_INT_get(x)       _BGQ_GET(1,1,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__DB_INT_set(v)       _BGQ_SET(1,1,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__DB_INT_insert(x,v)  _BGQ_INSERT(1,1,x,v)

//   Field:       l1p0_int
//   Description: L1P0 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__L1P0_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__L1P0_INT_position     2
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__L1P0_INT_get(x)       _BGQ_GET(1,2,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__L1P0_INT_set(v)       _BGQ_SET(1,2,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__L1P0_INT_insert(x,v)  _BGQ_INSERT(1,2,x,v)

//   Field:       l1p1_int
//   Description: L1P1 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__L1P1_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__L1P1_INT_position     3
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__L1P1_INT_get(x)       _BGQ_GET(1,3,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__L1P1_INT_set(v)       _BGQ_SET(1,3,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__L1P1_INT_insert(x,v)  _BGQ_INSERT(1,3,x,v)

//   Field:       l1p2_int
//   Description: L1P2 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__L1P2_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__L1P2_INT_position     4
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__L1P2_INT_get(x)       _BGQ_GET(1,4,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__L1P2_INT_set(v)       _BGQ_SET(1,4,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__L1P2_INT_insert(x,v)  _BGQ_INSERT(1,4,x,v)

//   Field:       l1p3_int
//   Description: L1P3 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__L1P3_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__L1P3_INT_position     5
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__L1P3_INT_get(x)       _BGQ_GET(1,5,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__L1P3_INT_set(v)       _BGQ_SET(1,5,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__L1P3_INT_insert(x,v)  _BGQ_INSERT(1,5,x,v)

//   Field:       l1p4_int
//   Description: L1P4 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__L1P4_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__L1P4_INT_position     6
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__L1P4_INT_get(x)       _BGQ_GET(1,6,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__L1P4_INT_set(v)       _BGQ_SET(1,6,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__L1P4_INT_insert(x,v)  _BGQ_INSERT(1,6,x,v)

//   Field:       l1p5_int
//   Description: L1P5 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__L1P5_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__L1P5_INT_position     7
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__L1P5_INT_get(x)       _BGQ_GET(1,7,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__L1P5_INT_set(v)       _BGQ_SET(1,7,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__L1P5_INT_insert(x,v)  _BGQ_INSERT(1,7,x,v)

//   Field:       l1p6_int
//   Description: L1P6 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__L1P6_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__L1P6_INT_position     8
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__L1P6_INT_get(x)       _BGQ_GET(1,8,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__L1P6_INT_set(v)       _BGQ_SET(1,8,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__L1P6_INT_insert(x,v)  _BGQ_INSERT(1,8,x,v)

//   Field:       l1p7_int
//   Description: L1P7 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__L1P7_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__L1P7_INT_position     9
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__L1P7_INT_get(x)       _BGQ_GET(1,9,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__L1P7_INT_set(v)       _BGQ_SET(1,9,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__L1P7_INT_insert(x,v)  _BGQ_INSERT(1,9,x,v)

//   Field:       l1p8_int
//   Description: L1P8 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__L1P8_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__L1P8_INT_position     10
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__L1P8_INT_get(x)       _BGQ_GET(1,10,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__L1P8_INT_set(v)       _BGQ_SET(1,10,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__L1P8_INT_insert(x,v)  _BGQ_INSERT(1,10,x,v)

//   Field:       l1p9_int
//   Description: L1P9 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__L1P9_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__L1P9_INT_position     11
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__L1P9_INT_get(x)       _BGQ_GET(1,11,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__L1P9_INT_set(v)       _BGQ_SET(1,11,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__L1P9_INT_insert(x,v)  _BGQ_INSERT(1,11,x,v)

//   Field:       l1p10_int
//   Description: L1P10 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__L1P10_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__L1P10_INT_position     12
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__L1P10_INT_get(x)       _BGQ_GET(1,12,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__L1P10_INT_set(v)       _BGQ_SET(1,12,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__L1P10_INT_insert(x,v)  _BGQ_INSERT(1,12,x,v)

//   Field:       l1p11_int
//   Description: L1P11 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__L1P11_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__L1P11_INT_position     13
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__L1P11_INT_get(x)       _BGQ_GET(1,13,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__L1P11_INT_set(v)       _BGQ_SET(1,13,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__L1P11_INT_insert(x,v)  _BGQ_INSERT(1,13,x,v)

//   Field:       l1p12_int
//   Description: L1P12 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__L1P12_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__L1P12_INT_position     14
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__L1P12_INT_get(x)       _BGQ_GET(1,14,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__L1P12_INT_set(v)       _BGQ_SET(1,14,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__L1P12_INT_insert(x,v)  _BGQ_INSERT(1,14,x,v)

//   Field:       l1p13_int
//   Description: L1P13 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__L1P13_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__L1P13_INT_position     15
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__L1P13_INT_get(x)       _BGQ_GET(1,15,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__L1P13_INT_set(v)       _BGQ_SET(1,15,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__L1P13_INT_insert(x,v)  _BGQ_INSERT(1,15,x,v)

//   Field:       l1p14_int
//   Description: L1P14 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__L1P14_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__L1P14_INT_position     16
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__L1P14_INT_get(x)       _BGQ_GET(1,16,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__L1P14_INT_set(v)       _BGQ_SET(1,16,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__L1P14_INT_insert(x,v)  _BGQ_INSERT(1,16,x,v)

//   Field:       l1p15_int
//   Description: L1P15 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__L1P15_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__L1P15_INT_position     17
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__L1P15_INT_get(x)       _BGQ_GET(1,17,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__L1P15_INT_set(v)       _BGQ_SET(1,17,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__L1P15_INT_insert(x,v)  _BGQ_INSERT(1,17,x,v)

//   Field:       l1p16_int
//   Description: L1P16 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__L1P16_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__L1P16_INT_position     18
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__L1P16_INT_get(x)       _BGQ_GET(1,18,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__L1P16_INT_set(v)       _BGQ_SET(1,18,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__L1P16_INT_insert(x,v)  _BGQ_INSERT(1,18,x,v)

//   Field:       pcie_int
//   Description: PCIE interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__PCIE_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__PCIE_INT_position     19
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__PCIE_INT_get(x)       _BGQ_GET(1,19,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__PCIE_INT_set(v)       _BGQ_SET(1,19,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__PCIE_INT_insert(x,v)  _BGQ_INSERT(1,19,x,v)

//   Field:       sd0_int
//   Description: Serdes0 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__SD0_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__SD0_INT_position     20
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__SD0_INT_get(x)       _BGQ_GET(1,20,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__SD0_INT_set(v)       _BGQ_SET(1,20,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__SD0_INT_insert(x,v)  _BGQ_INSERT(1,20,x,v)

//   Field:       sd1_int
//   Description: Serdes1 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__SD1_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__SD1_INT_position     21
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__SD1_INT_get(x)       _BGQ_GET(1,21,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__SD1_INT_set(v)       _BGQ_SET(1,21,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__SD1_INT_insert(x,v)  _BGQ_INSERT(1,21,x,v)

//   Field:       cs_int
//   Description: Clockstop interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__CS_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__CS_INT_position     26
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__CS_INT_get(x)       _BGQ_GET(1,26,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__CS_INT_set(v)       _BGQ_SET(1,26,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__CS_INT_insert(x,v)  _BGQ_INSERT(1,26,x,v)

//   Field:       en_int
//   Description: Envmon interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__EN_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__EN_INT_position     27
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__EN_INT_get(x)       _BGQ_GET(1,27,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__EN_INT_set(v)       _BGQ_SET(1,27,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__EN_INT_insert(x,v)  _BGQ_INSERT(1,27,x,v)

//   Field:       dcr_arb_int
//   Description: DCR Arbiter interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__DCR_ARB_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__DCR_ARB_INT_position     31
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__DCR_ARB_INT_get(x)       _BGQ_GET(1,31,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__DCR_ARB_INT_set(v)       _BGQ_SET(1,31,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__DCR_ARB_INT_insert(x,v)  _BGQ_INSERT(1,31,x,v)

//   Field:       testint_int
//   Description: Testint interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__TESTINT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__TESTINT_INT_position     32
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__TESTINT_INT_get(x)       _BGQ_GET(1,32,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__TESTINT_INT_set(v)       _BGQ_SET(1,32,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__TESTINT_INT_insert(x,v)  _BGQ_INSERT(1,32,x,v)

//   Field:       mu_int
//   Description: Message Unit interrupt bit 7 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__MU_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__MU_INT_position     33
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__MU_INT_get(x)       _BGQ_GET(1,33,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__MU_INT_set(v)       _BGQ_SET(1,33,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__MU_INT_insert(x,v)  _BGQ_INSERT(1,33,x,v)

//   Field:       ddr0_int
//   Description: DDR Controller0 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__DDR0_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__DDR0_INT_position     39
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__DDR0_INT_get(x)       _BGQ_GET(1,39,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__DDR0_INT_set(v)       _BGQ_SET(1,39,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__DDR0_INT_insert(x,v)  _BGQ_INSERT(1,39,x,v)

//   Field:       ddr1_int
//   Description: DDR Controller1 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__DDR1_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__DDR1_INT_position     40
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__DDR1_INT_get(x)       _BGQ_GET(1,40,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__DDR1_INT_set(v)       _BGQ_SET(1,40,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__DDR1_INT_insert(x,v)  _BGQ_INSERT(1,40,x,v)

//   Field:       sw_int
//   Description: Switch interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__SW_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__SW_INT_position     41
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__SW_INT_get(x)       _BGQ_GET(1,41,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__SW_INT_set(v)       _BGQ_SET(1,41,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__SW_INT_insert(x,v)  _BGQ_INSERT(1,41,x,v)

//   Field:       edram_int
//   Description: EDRAM interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__EDRAM_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__EDRAM_INT_position     42
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__EDRAM_INT_get(x)       _BGQ_GET(1,42,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__EDRAM_INT_set(v)       _BGQ_SET(1,42,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__EDRAM_INT_insert(x,v)  _BGQ_INSERT(1,42,x,v)

//   Field:       l2cntr0_int
//   Description: L2 counter 0 interrupt is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__L2CNTR0_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__L2CNTR0_INT_position     43
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__L2CNTR0_INT_get(x)       _BGQ_GET(1,43,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__L2CNTR0_INT_set(v)       _BGQ_SET(1,43,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__L2CNTR0_INT_insert(x,v)  _BGQ_INSERT(1,43,x,v)

//   Field:       l2cntr1_int
//   Description: L2 counter 1 interrupt is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__L2CNTR1_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__L2CNTR1_INT_position     44
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__L2CNTR1_INT_get(x)       _BGQ_GET(1,44,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__L2CNTR1_INT_set(v)       _BGQ_SET(1,44,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__L2CNTR1_INT_insert(x,v)  _BGQ_INSERT(1,44,x,v)

//   Field:       l2cntr2_int
//   Description: L2 counter 2 interrupt is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__L2CNTR2_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__L2CNTR2_INT_position     45
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__L2CNTR2_INT_get(x)       _BGQ_GET(1,45,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__L2CNTR2_INT_set(v)       _BGQ_SET(1,45,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__L2CNTR2_INT_insert(x,v)  _BGQ_INSERT(1,45,x,v)

//   Field:       l2cntr3_int
//   Description: L2 counter 3 interrupt is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__L2CNTR3_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__L2CNTR3_INT_position     46
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__L2CNTR3_INT_get(x)       _BGQ_GET(1,46,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__L2CNTR3_INT_set(v)       _BGQ_SET(1,46,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__L2CNTR3_INT_insert(x,v)  _BGQ_INSERT(1,46,x,v)

//   Field:       msgc_int
//   Description: Msync generation counter interrupt is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__MSGC_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__MSGC_INT_position     47
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__MSGC_INT_get(x)       _BGQ_GET(1,47,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__MSGC_INT_set(v)       _BGQ_SET(1,47,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__MSGC_INT_insert(x,v)  _BGQ_INSERT(1,47,x,v)

//   Field:       l2c_int
//   Description: L2 Central interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__L2C_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__L2C_INT_position     60
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__L2C_INT_get(x)       _BGQ_GET(1,60,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__L2C_INT_set(v)       _BGQ_SET(1,60,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__L2C_INT_insert(x,v)  _BGQ_INSERT(1,60,x,v)

//   Field:       gea_int
//   Description: GEA interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__GEA_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__GEA_INT_position     61
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__GEA_INT_get(x)       _BGQ_GET(1,61,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__GEA_INT_set(v)       _BGQ_SET(1,61,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__GEA_INT_insert(x,v)  _BGQ_INSERT(1,61,x,v)

//   Field:       nd_int
//   Description: Network interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__ND_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__ND_INT_position     62
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__ND_INT_get(x)       _BGQ_GET(1,62,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__ND_INT_set(v)       _BGQ_SET(1,62,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS6_2__ND_INT_insert(x,v)  _BGQ_INSERT(1,62,x,v)

  
// Register:
//   Name:        gea_mapped_interrupt_status7_0
//   Type:        Read Only
//   Permission:  All
//   Reset:       0000000000000000
//   Description: GEA Interrupt Status0 register for gea interrupt bit 7
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0_offset  (0x0022) // Offset of register in instance 
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0_reset  UNSIGNED64(0x0000000000000000)

//   Field:       upc_rt_int
//   Description: UPC interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__UPC_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__UPC_RT_INT_position     0
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__UPC_RT_INT_get(x)       _BGQ_GET(1,0,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__UPC_RT_INT_set(v)       _BGQ_SET(1,0,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__UPC_RT_INT_insert(x,v)  _BGQ_INSERT(1,0,x,v)

//   Field:       db_rt_int
//   Description: Devbus interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__DB_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__DB_RT_INT_position     1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__DB_RT_INT_get(x)       _BGQ_GET(1,1,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__DB_RT_INT_set(v)       _BGQ_SET(1,1,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__DB_RT_INT_insert(x,v)  _BGQ_INSERT(1,1,x,v)

//   Field:       l1p0_rt_int
//   Description: L1P0 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__L1P0_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__L1P0_RT_INT_position     2
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__L1P0_RT_INT_get(x)       _BGQ_GET(1,2,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__L1P0_RT_INT_set(v)       _BGQ_SET(1,2,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__L1P0_RT_INT_insert(x,v)  _BGQ_INSERT(1,2,x,v)

//   Field:       l1p1_rt_int
//   Description: L1P1 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__L1P1_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__L1P1_RT_INT_position     3
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__L1P1_RT_INT_get(x)       _BGQ_GET(1,3,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__L1P1_RT_INT_set(v)       _BGQ_SET(1,3,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__L1P1_RT_INT_insert(x,v)  _BGQ_INSERT(1,3,x,v)

//   Field:       l1p2_rt_int
//   Description: L1P2 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__L1P2_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__L1P2_RT_INT_position     4
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__L1P2_RT_INT_get(x)       _BGQ_GET(1,4,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__L1P2_RT_INT_set(v)       _BGQ_SET(1,4,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__L1P2_RT_INT_insert(x,v)  _BGQ_INSERT(1,4,x,v)

//   Field:       l1p3_rt_int
//   Description: L1P3 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__L1P3_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__L1P3_RT_INT_position     5
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__L1P3_RT_INT_get(x)       _BGQ_GET(1,5,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__L1P3_RT_INT_set(v)       _BGQ_SET(1,5,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__L1P3_RT_INT_insert(x,v)  _BGQ_INSERT(1,5,x,v)

//   Field:       l1p4_rt_int
//   Description: L1P4 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__L1P4_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__L1P4_RT_INT_position     6
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__L1P4_RT_INT_get(x)       _BGQ_GET(1,6,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__L1P4_RT_INT_set(v)       _BGQ_SET(1,6,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__L1P4_RT_INT_insert(x,v)  _BGQ_INSERT(1,6,x,v)

//   Field:       l1p5_rt_int
//   Description: L1P5 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__L1P5_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__L1P5_RT_INT_position     7
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__L1P5_RT_INT_get(x)       _BGQ_GET(1,7,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__L1P5_RT_INT_set(v)       _BGQ_SET(1,7,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__L1P5_RT_INT_insert(x,v)  _BGQ_INSERT(1,7,x,v)

//   Field:       l1p6_rt_int
//   Description: L1P6 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__L1P6_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__L1P6_RT_INT_position     8
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__L1P6_RT_INT_get(x)       _BGQ_GET(1,8,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__L1P6_RT_INT_set(v)       _BGQ_SET(1,8,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__L1P6_RT_INT_insert(x,v)  _BGQ_INSERT(1,8,x,v)

//   Field:       l1p7_rt_int
//   Description: L1P7 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__L1P7_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__L1P7_RT_INT_position     9
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__L1P7_RT_INT_get(x)       _BGQ_GET(1,9,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__L1P7_RT_INT_set(v)       _BGQ_SET(1,9,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__L1P7_RT_INT_insert(x,v)  _BGQ_INSERT(1,9,x,v)

//   Field:       l1p8_rt_int
//   Description: L1P8 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__L1P8_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__L1P8_RT_INT_position     10
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__L1P8_RT_INT_get(x)       _BGQ_GET(1,10,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__L1P8_RT_INT_set(v)       _BGQ_SET(1,10,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__L1P8_RT_INT_insert(x,v)  _BGQ_INSERT(1,10,x,v)

//   Field:       l1p9_rt_int
//   Description: L1P9 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__L1P9_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__L1P9_RT_INT_position     11
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__L1P9_RT_INT_get(x)       _BGQ_GET(1,11,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__L1P9_RT_INT_set(v)       _BGQ_SET(1,11,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__L1P9_RT_INT_insert(x,v)  _BGQ_INSERT(1,11,x,v)

//   Field:       l1p10_rt_int
//   Description: L1P10 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__L1P10_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__L1P10_RT_INT_position     12
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__L1P10_RT_INT_get(x)       _BGQ_GET(1,12,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__L1P10_RT_INT_set(v)       _BGQ_SET(1,12,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__L1P10_RT_INT_insert(x,v)  _BGQ_INSERT(1,12,x,v)

//   Field:       l1p11_rt_int
//   Description: L1P11 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__L1P11_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__L1P11_RT_INT_position     13
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__L1P11_RT_INT_get(x)       _BGQ_GET(1,13,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__L1P11_RT_INT_set(v)       _BGQ_SET(1,13,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__L1P11_RT_INT_insert(x,v)  _BGQ_INSERT(1,13,x,v)

//   Field:       l1p12_rt_int
//   Description: L1P12 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__L1P12_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__L1P12_RT_INT_position     14
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__L1P12_RT_INT_get(x)       _BGQ_GET(1,14,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__L1P12_RT_INT_set(v)       _BGQ_SET(1,14,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__L1P12_RT_INT_insert(x,v)  _BGQ_INSERT(1,14,x,v)

//   Field:       l1p13_rt_int
//   Description: L1P13 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__L1P13_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__L1P13_RT_INT_position     15
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__L1P13_RT_INT_get(x)       _BGQ_GET(1,15,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__L1P13_RT_INT_set(v)       _BGQ_SET(1,15,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__L1P13_RT_INT_insert(x,v)  _BGQ_INSERT(1,15,x,v)

//   Field:       l1p14_rt_int
//   Description: L1P14 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__L1P14_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__L1P14_RT_INT_position     16
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__L1P14_RT_INT_get(x)       _BGQ_GET(1,16,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__L1P14_RT_INT_set(v)       _BGQ_SET(1,16,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__L1P14_RT_INT_insert(x,v)  _BGQ_INSERT(1,16,x,v)

//   Field:       l1p15_rt_int
//   Description: L1P15 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__L1P15_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__L1P15_RT_INT_position     17
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__L1P15_RT_INT_get(x)       _BGQ_GET(1,17,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__L1P15_RT_INT_set(v)       _BGQ_SET(1,17,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__L1P15_RT_INT_insert(x,v)  _BGQ_INSERT(1,17,x,v)

//   Field:       l1p16_rt_int
//   Description: L1P16 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__L1P16_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__L1P16_RT_INT_position     18
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__L1P16_RT_INT_get(x)       _BGQ_GET(1,18,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__L1P16_RT_INT_set(v)       _BGQ_SET(1,18,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__L1P16_RT_INT_insert(x,v)  _BGQ_INSERT(1,18,x,v)

//   Field:       pcie_rt_int
//   Description: PCIE interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__PCIE_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__PCIE_RT_INT_position     19
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__PCIE_RT_INT_get(x)       _BGQ_GET(1,19,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__PCIE_RT_INT_set(v)       _BGQ_SET(1,19,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__PCIE_RT_INT_insert(x,v)  _BGQ_INSERT(1,19,x,v)

//   Field:       sd0_rt_int
//   Description: Serdes0 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__SD0_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__SD0_RT_INT_position     20
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__SD0_RT_INT_get(x)       _BGQ_GET(1,20,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__SD0_RT_INT_set(v)       _BGQ_SET(1,20,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__SD0_RT_INT_insert(x,v)  _BGQ_INSERT(1,20,x,v)

//   Field:       sd1_rt_int
//   Description: Serdes1 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__SD1_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__SD1_RT_INT_position     21
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__SD1_RT_INT_get(x)       _BGQ_GET(1,21,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__SD1_RT_INT_set(v)       _BGQ_SET(1,21,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__SD1_RT_INT_insert(x,v)  _BGQ_INSERT(1,21,x,v)

//   Field:       db_pcie_rt_int
//   Description: Devbus PCIE interrupt bit 0:3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__DB_PCIE_RT_INT_width        4
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__DB_PCIE_RT_INT_position     25
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__DB_PCIE_RT_INT_get(x)       _BGQ_GET(4,25,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__DB_PCIE_RT_INT_set(v)       _BGQ_SET(4,25,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__DB_PCIE_RT_INT_insert(x,v)  _BGQ_INSERT(4,25,x,v)

//   Field:       cs_rt_int
//   Description: Clockstop interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__CS_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__CS_RT_INT_position     26
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__CS_RT_INT_get(x)       _BGQ_GET(1,26,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__CS_RT_INT_set(v)       _BGQ_SET(1,26,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__CS_RT_INT_insert(x,v)  _BGQ_INSERT(1,26,x,v)

//   Field:       en_rt_int
//   Description: Envmon interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__EN_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__EN_RT_INT_position     27
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__EN_RT_INT_get(x)       _BGQ_GET(1,27,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__EN_RT_INT_set(v)       _BGQ_SET(1,27,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__EN_RT_INT_insert(x,v)  _BGQ_INSERT(1,27,x,v)

//   Field:       dcr_arb_rt_int
//   Description: DCR Arbiter interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__DCR_ARB_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__DCR_ARB_RT_INT_position     31
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__DCR_ARB_RT_INT_get(x)       _BGQ_GET(1,31,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__DCR_ARB_RT_INT_set(v)       _BGQ_SET(1,31,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__DCR_ARB_RT_INT_insert(x,v)  _BGQ_INSERT(1,31,x,v)

//   Field:       testint_rt_int
//   Description: Testint interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__TESTINT_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__TESTINT_RT_INT_position     32
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__TESTINT_RT_INT_get(x)       _BGQ_GET(1,32,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__TESTINT_RT_INT_set(v)       _BGQ_SET(1,32,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__TESTINT_RT_INT_insert(x,v)  _BGQ_INSERT(1,32,x,v)

//   Field:       mu_rt_int
//   Description: Message Unit interrupt bit 0:5 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__MU_RT_INT_width        6
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__MU_RT_INT_position     38
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__MU_RT_INT_get(x)       _BGQ_GET(6,38,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__MU_RT_INT_set(v)       _BGQ_SET(6,38,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__MU_RT_INT_insert(x,v)  _BGQ_INSERT(6,38,x,v)

//   Field:       ddr0_rt_int
//   Description: DDR Controller0 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__DDR0_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__DDR0_RT_INT_position     39
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__DDR0_RT_INT_get(x)       _BGQ_GET(1,39,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__DDR0_RT_INT_set(v)       _BGQ_SET(1,39,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__DDR0_RT_INT_insert(x,v)  _BGQ_INSERT(1,39,x,v)

//   Field:       ddr1_rt_int
//   Description: DDR Controller1 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__DDR1_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__DDR1_RT_INT_position     40
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__DDR1_RT_INT_get(x)       _BGQ_GET(1,40,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__DDR1_RT_INT_set(v)       _BGQ_SET(1,40,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__DDR1_RT_INT_insert(x,v)  _BGQ_INSERT(1,40,x,v)

//   Field:       sw_rt_int
//   Description: Switch interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__SW_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__SW_RT_INT_position     41
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__SW_RT_INT_get(x)       _BGQ_GET(1,41,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__SW_RT_INT_set(v)       _BGQ_SET(1,41,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__SW_RT_INT_insert(x,v)  _BGQ_INSERT(1,41,x,v)

//   Field:       edram_rt_int
//   Description: EDRAM interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__EDRAM_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__EDRAM_RT_INT_position     42
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__EDRAM_RT_INT_get(x)       _BGQ_GET(1,42,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__EDRAM_RT_INT_set(v)       _BGQ_SET(1,42,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__EDRAM_RT_INT_insert(x,v)  _BGQ_INSERT(1,42,x,v)

//   Field:       l1p0_rt_int2
//   Description: L1P0 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__L1P0_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__L1P0_RT_INT2_position     43
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__L1P0_RT_INT2_get(x)       _BGQ_GET(1,43,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__L1P0_RT_INT2_set(v)       _BGQ_SET(1,43,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__L1P0_RT_INT2_insert(x,v)  _BGQ_INSERT(1,43,x,v)

//   Field:       l1p1_rt_int2
//   Description: L1P1 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__L1P1_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__L1P1_RT_INT2_position     44
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__L1P1_RT_INT2_get(x)       _BGQ_GET(1,44,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__L1P1_RT_INT2_set(v)       _BGQ_SET(1,44,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__L1P1_RT_INT2_insert(x,v)  _BGQ_INSERT(1,44,x,v)

//   Field:       l1p2_rt_int2
//   Description: L1P2 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__L1P2_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__L1P2_RT_INT2_position     45
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__L1P2_RT_INT2_get(x)       _BGQ_GET(1,45,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__L1P2_RT_INT2_set(v)       _BGQ_SET(1,45,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__L1P2_RT_INT2_insert(x,v)  _BGQ_INSERT(1,45,x,v)

//   Field:       l1p3_rt_int2
//   Description: L1P3 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__L1P3_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__L1P3_RT_INT2_position     46
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__L1P3_RT_INT2_get(x)       _BGQ_GET(1,46,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__L1P3_RT_INT2_set(v)       _BGQ_SET(1,46,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__L1P3_RT_INT2_insert(x,v)  _BGQ_INSERT(1,46,x,v)

//   Field:       l1p4_rt_int2
//   Description: L1P4 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__L1P4_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__L1P4_RT_INT2_position     47
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__L1P4_RT_INT2_get(x)       _BGQ_GET(1,47,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__L1P4_RT_INT2_set(v)       _BGQ_SET(1,47,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__L1P4_RT_INT2_insert(x,v)  _BGQ_INSERT(1,47,x,v)

//   Field:       l1p5_rt_int2
//   Description: L1P5 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__L1P5_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__L1P5_RT_INT2_position     48
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__L1P5_RT_INT2_get(x)       _BGQ_GET(1,48,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__L1P5_RT_INT2_set(v)       _BGQ_SET(1,48,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__L1P5_RT_INT2_insert(x,v)  _BGQ_INSERT(1,48,x,v)

//   Field:       l1p6_rt_int2
//   Description: L1P6 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__L1P6_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__L1P6_RT_INT2_position     49
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__L1P6_RT_INT2_get(x)       _BGQ_GET(1,49,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__L1P6_RT_INT2_set(v)       _BGQ_SET(1,49,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__L1P6_RT_INT2_insert(x,v)  _BGQ_INSERT(1,49,x,v)

//   Field:       l1p7_rt_int2
//   Description: L1P7 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__L1P7_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__L1P7_RT_INT2_position     50
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__L1P7_RT_INT2_get(x)       _BGQ_GET(1,50,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__L1P7_RT_INT2_set(v)       _BGQ_SET(1,50,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__L1P7_RT_INT2_insert(x,v)  _BGQ_INSERT(1,50,x,v)

//   Field:       l1p8_rt_int2
//   Description: L1P8 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__L1P8_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__L1P8_RT_INT2_position     51
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__L1P8_RT_INT2_get(x)       _BGQ_GET(1,51,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__L1P8_RT_INT2_set(v)       _BGQ_SET(1,51,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__L1P8_RT_INT2_insert(x,v)  _BGQ_INSERT(1,51,x,v)

//   Field:       l1p9_rt_int2
//   Description: L1P9 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__L1P9_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__L1P9_RT_INT2_position     52
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__L1P9_RT_INT2_get(x)       _BGQ_GET(1,52,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__L1P9_RT_INT2_set(v)       _BGQ_SET(1,52,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__L1P9_RT_INT2_insert(x,v)  _BGQ_INSERT(1,52,x,v)

//   Field:       l1p10_rt_int2
//   Description: L1P10 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__L1P10_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__L1P10_RT_INT2_position     53
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__L1P10_RT_INT2_get(x)       _BGQ_GET(1,53,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__L1P10_RT_INT2_set(v)       _BGQ_SET(1,53,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__L1P10_RT_INT2_insert(x,v)  _BGQ_INSERT(1,53,x,v)

//   Field:       l1p11_rt_int2
//   Description: L1P11 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__L1P11_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__L1P11_RT_INT2_position     54
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__L1P11_RT_INT2_get(x)       _BGQ_GET(1,54,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__L1P11_RT_INT2_set(v)       _BGQ_SET(1,54,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__L1P11_RT_INT2_insert(x,v)  _BGQ_INSERT(1,54,x,v)

//   Field:       l1p12_rt_int2
//   Description: L1P12 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__L1P12_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__L1P12_RT_INT2_position     55
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__L1P12_RT_INT2_get(x)       _BGQ_GET(1,55,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__L1P12_RT_INT2_set(v)       _BGQ_SET(1,55,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__L1P12_RT_INT2_insert(x,v)  _BGQ_INSERT(1,55,x,v)

//   Field:       l1p13_rt_int2
//   Description: L1P13 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__L1P13_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__L1P13_RT_INT2_position     56
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__L1P13_RT_INT2_get(x)       _BGQ_GET(1,56,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__L1P13_RT_INT2_set(v)       _BGQ_SET(1,56,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__L1P13_RT_INT2_insert(x,v)  _BGQ_INSERT(1,56,x,v)

//   Field:       l1p14_rt_int2
//   Description: L1P14 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__L1P14_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__L1P14_RT_INT2_position     57
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__L1P14_RT_INT2_get(x)       _BGQ_GET(1,57,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__L1P14_RT_INT2_set(v)       _BGQ_SET(1,57,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__L1P14_RT_INT2_insert(x,v)  _BGQ_INSERT(1,57,x,v)

//   Field:       l1p15_rt_int2
//   Description: L1P15 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__L1P15_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__L1P15_RT_INT2_position     58
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__L1P15_RT_INT2_get(x)       _BGQ_GET(1,58,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__L1P15_RT_INT2_set(v)       _BGQ_SET(1,58,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__L1P15_RT_INT2_insert(x,v)  _BGQ_INSERT(1,58,x,v)

//   Field:       l1p16_rt_int2
//   Description: L1P16 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__L1P16_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__L1P16_RT_INT2_position     59
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__L1P16_RT_INT2_get(x)       _BGQ_GET(1,59,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__L1P16_RT_INT2_set(v)       _BGQ_SET(1,59,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__L1P16_RT_INT2_insert(x,v)  _BGQ_INSERT(1,59,x,v)

//   Field:       gea_rt_int
//   Description: GEA interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__GEA_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__GEA_RT_INT_position     61
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__GEA_RT_INT_get(x)       _BGQ_GET(1,61,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__GEA_RT_INT_set(v)       _BGQ_SET(1,61,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_0__GEA_RT_INT_insert(x,v)  _BGQ_INSERT(1,61,x,v)

  
// Register:
//   Name:        gea_mapped_interrupt_status7_1
//   Type:        Read Only
//   Permission:  All
//   Reset:       0000000000000000
//   Description: GEA Interrupt Status1 register for gea interrupt bit 7
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_1_offset  (0x0023) // Offset of register in instance 
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_1_reset  UNSIGNED64(0x0000000000000000)

//   Field:       upc_int
//   Description: UPC interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_1__UPC_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_1__UPC_INT_position     0
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_1__UPC_INT_get(x)       _BGQ_GET(1,0,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_1__UPC_INT_set(v)       _BGQ_SET(1,0,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_1__UPC_INT_insert(x,v)  _BGQ_INSERT(1,0,x,v)

//   Field:       db_int
//   Description: Devbus interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_1__DB_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_1__DB_INT_position     1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_1__DB_INT_get(x)       _BGQ_GET(1,1,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_1__DB_INT_set(v)       _BGQ_SET(1,1,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_1__DB_INT_insert(x,v)  _BGQ_INSERT(1,1,x,v)

//   Field:       l1p0_int
//   Description: L1P0 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_1__L1P0_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_1__L1P0_INT_position     2
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_1__L1P0_INT_get(x)       _BGQ_GET(1,2,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_1__L1P0_INT_set(v)       _BGQ_SET(1,2,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_1__L1P0_INT_insert(x,v)  _BGQ_INSERT(1,2,x,v)

//   Field:       l1p1_int
//   Description: L1P1 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_1__L1P1_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_1__L1P1_INT_position     3
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_1__L1P1_INT_get(x)       _BGQ_GET(1,3,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_1__L1P1_INT_set(v)       _BGQ_SET(1,3,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_1__L1P1_INT_insert(x,v)  _BGQ_INSERT(1,3,x,v)

//   Field:       l1p2_int
//   Description: L1P2 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_1__L1P2_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_1__L1P2_INT_position     4
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_1__L1P2_INT_get(x)       _BGQ_GET(1,4,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_1__L1P2_INT_set(v)       _BGQ_SET(1,4,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_1__L1P2_INT_insert(x,v)  _BGQ_INSERT(1,4,x,v)

//   Field:       l1p3_int
//   Description: L1P3 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_1__L1P3_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_1__L1P3_INT_position     5
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_1__L1P3_INT_get(x)       _BGQ_GET(1,5,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_1__L1P3_INT_set(v)       _BGQ_SET(1,5,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_1__L1P3_INT_insert(x,v)  _BGQ_INSERT(1,5,x,v)

//   Field:       l1p4_int
//   Description: L1P4 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_1__L1P4_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_1__L1P4_INT_position     6
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_1__L1P4_INT_get(x)       _BGQ_GET(1,6,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_1__L1P4_INT_set(v)       _BGQ_SET(1,6,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_1__L1P4_INT_insert(x,v)  _BGQ_INSERT(1,6,x,v)

//   Field:       l1p5_int
//   Description: L1P5 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_1__L1P5_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_1__L1P5_INT_position     7
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_1__L1P5_INT_get(x)       _BGQ_GET(1,7,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_1__L1P5_INT_set(v)       _BGQ_SET(1,7,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_1__L1P5_INT_insert(x,v)  _BGQ_INSERT(1,7,x,v)

//   Field:       l1p6_int
//   Description: L1P6 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_1__L1P6_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_1__L1P6_INT_position     8
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_1__L1P6_INT_get(x)       _BGQ_GET(1,8,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_1__L1P6_INT_set(v)       _BGQ_SET(1,8,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_1__L1P6_INT_insert(x,v)  _BGQ_INSERT(1,8,x,v)

//   Field:       l1p7_int
//   Description: L1P7 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_1__L1P7_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_1__L1P7_INT_position     9
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_1__L1P7_INT_get(x)       _BGQ_GET(1,9,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_1__L1P7_INT_set(v)       _BGQ_SET(1,9,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_1__L1P7_INT_insert(x,v)  _BGQ_INSERT(1,9,x,v)

//   Field:       l1p8_int
//   Description: L1P8 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_1__L1P8_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_1__L1P8_INT_position     10
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_1__L1P8_INT_get(x)       _BGQ_GET(1,10,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_1__L1P8_INT_set(v)       _BGQ_SET(1,10,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_1__L1P8_INT_insert(x,v)  _BGQ_INSERT(1,10,x,v)

//   Field:       l1p9_int
//   Description: L1P9 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_1__L1P9_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_1__L1P9_INT_position     11
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_1__L1P9_INT_get(x)       _BGQ_GET(1,11,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_1__L1P9_INT_set(v)       _BGQ_SET(1,11,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_1__L1P9_INT_insert(x,v)  _BGQ_INSERT(1,11,x,v)

//   Field:       l1p10_int
//   Description: L1P10 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_1__L1P10_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_1__L1P10_INT_position     12
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_1__L1P10_INT_get(x)       _BGQ_GET(1,12,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_1__L1P10_INT_set(v)       _BGQ_SET(1,12,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_1__L1P10_INT_insert(x,v)  _BGQ_INSERT(1,12,x,v)

//   Field:       l1p11_int
//   Description: L1P11 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_1__L1P11_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_1__L1P11_INT_position     13
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_1__L1P11_INT_get(x)       _BGQ_GET(1,13,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_1__L1P11_INT_set(v)       _BGQ_SET(1,13,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_1__L1P11_INT_insert(x,v)  _BGQ_INSERT(1,13,x,v)

//   Field:       l1p12_int
//   Description: L1P12 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_1__L1P12_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_1__L1P12_INT_position     14
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_1__L1P12_INT_get(x)       _BGQ_GET(1,14,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_1__L1P12_INT_set(v)       _BGQ_SET(1,14,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_1__L1P12_INT_insert(x,v)  _BGQ_INSERT(1,14,x,v)

//   Field:       l1p13_int
//   Description: L1P13 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_1__L1P13_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_1__L1P13_INT_position     15
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_1__L1P13_INT_get(x)       _BGQ_GET(1,15,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_1__L1P13_INT_set(v)       _BGQ_SET(1,15,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_1__L1P13_INT_insert(x,v)  _BGQ_INSERT(1,15,x,v)

//   Field:       l1p14_int
//   Description: L1P14 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_1__L1P14_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_1__L1P14_INT_position     16
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_1__L1P14_INT_get(x)       _BGQ_GET(1,16,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_1__L1P14_INT_set(v)       _BGQ_SET(1,16,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_1__L1P14_INT_insert(x,v)  _BGQ_INSERT(1,16,x,v)

//   Field:       l1p15_int
//   Description: L1P15 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_1__L1P15_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_1__L1P15_INT_position     17
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_1__L1P15_INT_get(x)       _BGQ_GET(1,17,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_1__L1P15_INT_set(v)       _BGQ_SET(1,17,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_1__L1P15_INT_insert(x,v)  _BGQ_INSERT(1,17,x,v)

//   Field:       l1p16_int
//   Description: L1P16 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_1__L1P16_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_1__L1P16_INT_position     18
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_1__L1P16_INT_get(x)       _BGQ_GET(1,18,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_1__L1P16_INT_set(v)       _BGQ_SET(1,18,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_1__L1P16_INT_insert(x,v)  _BGQ_INSERT(1,18,x,v)

//   Field:       pcie_int
//   Description: PCIE interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_1__PCIE_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_1__PCIE_INT_position     19
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_1__PCIE_INT_get(x)       _BGQ_GET(1,19,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_1__PCIE_INT_set(v)       _BGQ_SET(1,19,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_1__PCIE_INT_insert(x,v)  _BGQ_INSERT(1,19,x,v)

//   Field:       sd0_int
//   Description: Serdes0 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_1__SD0_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_1__SD0_INT_position     20
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_1__SD0_INT_get(x)       _BGQ_GET(1,20,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_1__SD0_INT_set(v)       _BGQ_SET(1,20,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_1__SD0_INT_insert(x,v)  _BGQ_INSERT(1,20,x,v)

//   Field:       sd1_int
//   Description: Serdes1 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_1__SD1_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_1__SD1_INT_position     21
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_1__SD1_INT_get(x)       _BGQ_GET(1,21,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_1__SD1_INT_set(v)       _BGQ_SET(1,21,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_1__SD1_INT_insert(x,v)  _BGQ_INSERT(1,21,x,v)

//   Field:       cs_int
//   Description: Clockstop interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_1__CS_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_1__CS_INT_position     26
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_1__CS_INT_get(x)       _BGQ_GET(1,26,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_1__CS_INT_set(v)       _BGQ_SET(1,26,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_1__CS_INT_insert(x,v)  _BGQ_INSERT(1,26,x,v)

//   Field:       en_int
//   Description: Envmon interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_1__EN_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_1__EN_INT_position     27
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_1__EN_INT_get(x)       _BGQ_GET(1,27,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_1__EN_INT_set(v)       _BGQ_SET(1,27,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_1__EN_INT_insert(x,v)  _BGQ_INSERT(1,27,x,v)

//   Field:       dcr_arb_int
//   Description: DCR Arbiter interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_1__DCR_ARB_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_1__DCR_ARB_INT_position     31
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_1__DCR_ARB_INT_get(x)       _BGQ_GET(1,31,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_1__DCR_ARB_INT_set(v)       _BGQ_SET(1,31,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_1__DCR_ARB_INT_insert(x,v)  _BGQ_INSERT(1,31,x,v)

//   Field:       testint_int
//   Description: Testint interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_1__TESTINT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_1__TESTINT_INT_position     32
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_1__TESTINT_INT_get(x)       _BGQ_GET(1,32,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_1__TESTINT_INT_set(v)       _BGQ_SET(1,32,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_1__TESTINT_INT_insert(x,v)  _BGQ_INSERT(1,32,x,v)

//   Field:       mu_int
//   Description: Message Unit interrupt bit 6 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_1__MU_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_1__MU_INT_position     33
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_1__MU_INT_get(x)       _BGQ_GET(1,33,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_1__MU_INT_set(v)       _BGQ_SET(1,33,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_1__MU_INT_insert(x,v)  _BGQ_INSERT(1,33,x,v)

//   Field:       ddr0_int
//   Description: DDR Controller0 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_1__DDR0_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_1__DDR0_INT_position     39
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_1__DDR0_INT_get(x)       _BGQ_GET(1,39,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_1__DDR0_INT_set(v)       _BGQ_SET(1,39,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_1__DDR0_INT_insert(x,v)  _BGQ_INSERT(1,39,x,v)

//   Field:       ddr1_int
//   Description: DDR Controller1 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_1__DDR1_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_1__DDR1_INT_position     40
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_1__DDR1_INT_get(x)       _BGQ_GET(1,40,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_1__DDR1_INT_set(v)       _BGQ_SET(1,40,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_1__DDR1_INT_insert(x,v)  _BGQ_INSERT(1,40,x,v)

//   Field:       sw_int
//   Description: Switch interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_1__SW_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_1__SW_INT_position     41
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_1__SW_INT_get(x)       _BGQ_GET(1,41,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_1__SW_INT_set(v)       _BGQ_SET(1,41,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_1__SW_INT_insert(x,v)  _BGQ_INSERT(1,41,x,v)

//   Field:       edram_int
//   Description: EDRAM interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_1__EDRAM_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_1__EDRAM_INT_position     42
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_1__EDRAM_INT_get(x)       _BGQ_GET(1,42,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_1__EDRAM_INT_set(v)       _BGQ_SET(1,42,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_1__EDRAM_INT_insert(x,v)  _BGQ_INSERT(1,42,x,v)

//   Field:       l2s_int
//   Description: L2 slice 0-15 interrupt bit is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_1__L2S_INT_width        16
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_1__L2S_INT_position     58
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_1__L2S_INT_get(x)       _BGQ_GET(16,58,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_1__L2S_INT_set(v)       _BGQ_SET(16,58,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_1__L2S_INT_insert(x,v)  _BGQ_INSERT(16,58,x,v)

//   Field:       l2c_int
//   Description: L2 Central interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_1__L2C_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_1__L2C_INT_position     60
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_1__L2C_INT_get(x)       _BGQ_GET(1,60,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_1__L2C_INT_set(v)       _BGQ_SET(1,60,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_1__L2C_INT_insert(x,v)  _BGQ_INSERT(1,60,x,v)

//   Field:       gea_int
//   Description: GEA interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_1__GEA_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_1__GEA_INT_position     61
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_1__GEA_INT_get(x)       _BGQ_GET(1,61,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_1__GEA_INT_set(v)       _BGQ_SET(1,61,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_1__GEA_INT_insert(x,v)  _BGQ_INSERT(1,61,x,v)

//   Field:       nd_int
//   Description: Network interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_1__ND_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_1__ND_INT_position     62
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_1__ND_INT_get(x)       _BGQ_GET(1,62,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_1__ND_INT_set(v)       _BGQ_SET(1,62,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_1__ND_INT_insert(x,v)  _BGQ_INSERT(1,62,x,v)

  
// Register:
//   Name:        gea_mapped_interrupt_status7_2
//   Type:        Read Only
//   Permission:  All
//   Reset:       0000000000000000
//   Description: GEA Interrupt Status2 register for gea interrupt bit 7
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2_offset  (0x0024) // Offset of register in instance 
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2_reset  UNSIGNED64(0x0000000000000000)

//   Field:       upc_int
//   Description: UPC interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__UPC_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__UPC_INT_position     0
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__UPC_INT_get(x)       _BGQ_GET(1,0,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__UPC_INT_set(v)       _BGQ_SET(1,0,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__UPC_INT_insert(x,v)  _BGQ_INSERT(1,0,x,v)

//   Field:       db_int
//   Description: Devbus interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__DB_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__DB_INT_position     1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__DB_INT_get(x)       _BGQ_GET(1,1,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__DB_INT_set(v)       _BGQ_SET(1,1,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__DB_INT_insert(x,v)  _BGQ_INSERT(1,1,x,v)

//   Field:       l1p0_int
//   Description: L1P0 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__L1P0_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__L1P0_INT_position     2
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__L1P0_INT_get(x)       _BGQ_GET(1,2,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__L1P0_INT_set(v)       _BGQ_SET(1,2,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__L1P0_INT_insert(x,v)  _BGQ_INSERT(1,2,x,v)

//   Field:       l1p1_int
//   Description: L1P1 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__L1P1_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__L1P1_INT_position     3
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__L1P1_INT_get(x)       _BGQ_GET(1,3,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__L1P1_INT_set(v)       _BGQ_SET(1,3,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__L1P1_INT_insert(x,v)  _BGQ_INSERT(1,3,x,v)

//   Field:       l1p2_int
//   Description: L1P2 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__L1P2_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__L1P2_INT_position     4
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__L1P2_INT_get(x)       _BGQ_GET(1,4,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__L1P2_INT_set(v)       _BGQ_SET(1,4,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__L1P2_INT_insert(x,v)  _BGQ_INSERT(1,4,x,v)

//   Field:       l1p3_int
//   Description: L1P3 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__L1P3_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__L1P3_INT_position     5
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__L1P3_INT_get(x)       _BGQ_GET(1,5,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__L1P3_INT_set(v)       _BGQ_SET(1,5,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__L1P3_INT_insert(x,v)  _BGQ_INSERT(1,5,x,v)

//   Field:       l1p4_int
//   Description: L1P4 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__L1P4_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__L1P4_INT_position     6
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__L1P4_INT_get(x)       _BGQ_GET(1,6,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__L1P4_INT_set(v)       _BGQ_SET(1,6,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__L1P4_INT_insert(x,v)  _BGQ_INSERT(1,6,x,v)

//   Field:       l1p5_int
//   Description: L1P5 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__L1P5_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__L1P5_INT_position     7
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__L1P5_INT_get(x)       _BGQ_GET(1,7,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__L1P5_INT_set(v)       _BGQ_SET(1,7,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__L1P5_INT_insert(x,v)  _BGQ_INSERT(1,7,x,v)

//   Field:       l1p6_int
//   Description: L1P6 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__L1P6_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__L1P6_INT_position     8
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__L1P6_INT_get(x)       _BGQ_GET(1,8,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__L1P6_INT_set(v)       _BGQ_SET(1,8,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__L1P6_INT_insert(x,v)  _BGQ_INSERT(1,8,x,v)

//   Field:       l1p7_int
//   Description: L1P7 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__L1P7_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__L1P7_INT_position     9
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__L1P7_INT_get(x)       _BGQ_GET(1,9,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__L1P7_INT_set(v)       _BGQ_SET(1,9,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__L1P7_INT_insert(x,v)  _BGQ_INSERT(1,9,x,v)

//   Field:       l1p8_int
//   Description: L1P8 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__L1P8_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__L1P8_INT_position     10
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__L1P8_INT_get(x)       _BGQ_GET(1,10,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__L1P8_INT_set(v)       _BGQ_SET(1,10,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__L1P8_INT_insert(x,v)  _BGQ_INSERT(1,10,x,v)

//   Field:       l1p9_int
//   Description: L1P9 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__L1P9_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__L1P9_INT_position     11
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__L1P9_INT_get(x)       _BGQ_GET(1,11,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__L1P9_INT_set(v)       _BGQ_SET(1,11,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__L1P9_INT_insert(x,v)  _BGQ_INSERT(1,11,x,v)

//   Field:       l1p10_int
//   Description: L1P10 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__L1P10_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__L1P10_INT_position     12
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__L1P10_INT_get(x)       _BGQ_GET(1,12,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__L1P10_INT_set(v)       _BGQ_SET(1,12,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__L1P10_INT_insert(x,v)  _BGQ_INSERT(1,12,x,v)

//   Field:       l1p11_int
//   Description: L1P11 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__L1P11_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__L1P11_INT_position     13
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__L1P11_INT_get(x)       _BGQ_GET(1,13,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__L1P11_INT_set(v)       _BGQ_SET(1,13,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__L1P11_INT_insert(x,v)  _BGQ_INSERT(1,13,x,v)

//   Field:       l1p12_int
//   Description: L1P12 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__L1P12_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__L1P12_INT_position     14
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__L1P12_INT_get(x)       _BGQ_GET(1,14,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__L1P12_INT_set(v)       _BGQ_SET(1,14,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__L1P12_INT_insert(x,v)  _BGQ_INSERT(1,14,x,v)

//   Field:       l1p13_int
//   Description: L1P13 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__L1P13_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__L1P13_INT_position     15
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__L1P13_INT_get(x)       _BGQ_GET(1,15,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__L1P13_INT_set(v)       _BGQ_SET(1,15,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__L1P13_INT_insert(x,v)  _BGQ_INSERT(1,15,x,v)

//   Field:       l1p14_int
//   Description: L1P14 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__L1P14_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__L1P14_INT_position     16
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__L1P14_INT_get(x)       _BGQ_GET(1,16,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__L1P14_INT_set(v)       _BGQ_SET(1,16,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__L1P14_INT_insert(x,v)  _BGQ_INSERT(1,16,x,v)

//   Field:       l1p15_int
//   Description: L1P15 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__L1P15_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__L1P15_INT_position     17
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__L1P15_INT_get(x)       _BGQ_GET(1,17,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__L1P15_INT_set(v)       _BGQ_SET(1,17,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__L1P15_INT_insert(x,v)  _BGQ_INSERT(1,17,x,v)

//   Field:       l1p16_int
//   Description: L1P16 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__L1P16_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__L1P16_INT_position     18
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__L1P16_INT_get(x)       _BGQ_GET(1,18,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__L1P16_INT_set(v)       _BGQ_SET(1,18,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__L1P16_INT_insert(x,v)  _BGQ_INSERT(1,18,x,v)

//   Field:       pcie_int
//   Description: PCIE interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__PCIE_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__PCIE_INT_position     19
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__PCIE_INT_get(x)       _BGQ_GET(1,19,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__PCIE_INT_set(v)       _BGQ_SET(1,19,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__PCIE_INT_insert(x,v)  _BGQ_INSERT(1,19,x,v)

//   Field:       sd0_int
//   Description: Serdes0 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__SD0_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__SD0_INT_position     20
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__SD0_INT_get(x)       _BGQ_GET(1,20,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__SD0_INT_set(v)       _BGQ_SET(1,20,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__SD0_INT_insert(x,v)  _BGQ_INSERT(1,20,x,v)

//   Field:       sd1_int
//   Description: Serdes1 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__SD1_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__SD1_INT_position     21
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__SD1_INT_get(x)       _BGQ_GET(1,21,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__SD1_INT_set(v)       _BGQ_SET(1,21,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__SD1_INT_insert(x,v)  _BGQ_INSERT(1,21,x,v)

//   Field:       cs_int
//   Description: Clockstop interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__CS_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__CS_INT_position     26
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__CS_INT_get(x)       _BGQ_GET(1,26,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__CS_INT_set(v)       _BGQ_SET(1,26,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__CS_INT_insert(x,v)  _BGQ_INSERT(1,26,x,v)

//   Field:       en_int
//   Description: Envmon interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__EN_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__EN_INT_position     27
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__EN_INT_get(x)       _BGQ_GET(1,27,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__EN_INT_set(v)       _BGQ_SET(1,27,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__EN_INT_insert(x,v)  _BGQ_INSERT(1,27,x,v)

//   Field:       dcr_arb_int
//   Description: DCR Arbiter interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__DCR_ARB_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__DCR_ARB_INT_position     31
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__DCR_ARB_INT_get(x)       _BGQ_GET(1,31,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__DCR_ARB_INT_set(v)       _BGQ_SET(1,31,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__DCR_ARB_INT_insert(x,v)  _BGQ_INSERT(1,31,x,v)

//   Field:       testint_int
//   Description: Testint interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__TESTINT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__TESTINT_INT_position     32
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__TESTINT_INT_get(x)       _BGQ_GET(1,32,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__TESTINT_INT_set(v)       _BGQ_SET(1,32,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__TESTINT_INT_insert(x,v)  _BGQ_INSERT(1,32,x,v)

//   Field:       mu_int
//   Description: Message Unit interrupt bit 7 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__MU_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__MU_INT_position     33
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__MU_INT_get(x)       _BGQ_GET(1,33,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__MU_INT_set(v)       _BGQ_SET(1,33,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__MU_INT_insert(x,v)  _BGQ_INSERT(1,33,x,v)

//   Field:       ddr0_int
//   Description: DDR Controller0 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__DDR0_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__DDR0_INT_position     39
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__DDR0_INT_get(x)       _BGQ_GET(1,39,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__DDR0_INT_set(v)       _BGQ_SET(1,39,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__DDR0_INT_insert(x,v)  _BGQ_INSERT(1,39,x,v)

//   Field:       ddr1_int
//   Description: DDR Controller1 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__DDR1_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__DDR1_INT_position     40
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__DDR1_INT_get(x)       _BGQ_GET(1,40,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__DDR1_INT_set(v)       _BGQ_SET(1,40,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__DDR1_INT_insert(x,v)  _BGQ_INSERT(1,40,x,v)

//   Field:       sw_int
//   Description: Switch interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__SW_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__SW_INT_position     41
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__SW_INT_get(x)       _BGQ_GET(1,41,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__SW_INT_set(v)       _BGQ_SET(1,41,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__SW_INT_insert(x,v)  _BGQ_INSERT(1,41,x,v)

//   Field:       edram_int
//   Description: EDRAM interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__EDRAM_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__EDRAM_INT_position     42
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__EDRAM_INT_get(x)       _BGQ_GET(1,42,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__EDRAM_INT_set(v)       _BGQ_SET(1,42,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__EDRAM_INT_insert(x,v)  _BGQ_INSERT(1,42,x,v)

//   Field:       l2cntr0_int
//   Description: L2 counter 0 interrupt is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__L2CNTR0_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__L2CNTR0_INT_position     43
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__L2CNTR0_INT_get(x)       _BGQ_GET(1,43,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__L2CNTR0_INT_set(v)       _BGQ_SET(1,43,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__L2CNTR0_INT_insert(x,v)  _BGQ_INSERT(1,43,x,v)

//   Field:       l2cntr1_int
//   Description: L2 counter 1 interrupt is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__L2CNTR1_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__L2CNTR1_INT_position     44
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__L2CNTR1_INT_get(x)       _BGQ_GET(1,44,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__L2CNTR1_INT_set(v)       _BGQ_SET(1,44,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__L2CNTR1_INT_insert(x,v)  _BGQ_INSERT(1,44,x,v)

//   Field:       l2cntr2_int
//   Description: L2 counter 2 interrupt is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__L2CNTR2_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__L2CNTR2_INT_position     45
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__L2CNTR2_INT_get(x)       _BGQ_GET(1,45,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__L2CNTR2_INT_set(v)       _BGQ_SET(1,45,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__L2CNTR2_INT_insert(x,v)  _BGQ_INSERT(1,45,x,v)

//   Field:       l2cntr3_int
//   Description: L2 counter 3 interrupt is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__L2CNTR3_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__L2CNTR3_INT_position     46
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__L2CNTR3_INT_get(x)       _BGQ_GET(1,46,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__L2CNTR3_INT_set(v)       _BGQ_SET(1,46,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__L2CNTR3_INT_insert(x,v)  _BGQ_INSERT(1,46,x,v)

//   Field:       msgc_int
//   Description: Msync generation counter interrupt is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__MSGC_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__MSGC_INT_position     47
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__MSGC_INT_get(x)       _BGQ_GET(1,47,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__MSGC_INT_set(v)       _BGQ_SET(1,47,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__MSGC_INT_insert(x,v)  _BGQ_INSERT(1,47,x,v)

//   Field:       l2c_int
//   Description: L2 Central interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__L2C_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__L2C_INT_position     60
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__L2C_INT_get(x)       _BGQ_GET(1,60,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__L2C_INT_set(v)       _BGQ_SET(1,60,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__L2C_INT_insert(x,v)  _BGQ_INSERT(1,60,x,v)

//   Field:       gea_int
//   Description: GEA interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__GEA_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__GEA_INT_position     61
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__GEA_INT_get(x)       _BGQ_GET(1,61,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__GEA_INT_set(v)       _BGQ_SET(1,61,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__GEA_INT_insert(x,v)  _BGQ_INSERT(1,61,x,v)

//   Field:       nd_int
//   Description: Network interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__ND_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__ND_INT_position     62
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__ND_INT_get(x)       _BGQ_GET(1,62,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__ND_INT_set(v)       _BGQ_SET(1,62,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS7_2__ND_INT_insert(x,v)  _BGQ_INSERT(1,62,x,v)

  
// Register:
//   Name:        gea_mapped_interrupt_status8_0
//   Type:        Read Only
//   Permission:  All
//   Reset:       0000000000000000
//   Description: GEA Interrupt Status0 register for gea interrupt bit 8
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0_offset  (0x0025) // Offset of register in instance 
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0_reset  UNSIGNED64(0x0000000000000000)

//   Field:       upc_rt_int
//   Description: UPC interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__UPC_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__UPC_RT_INT_position     0
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__UPC_RT_INT_get(x)       _BGQ_GET(1,0,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__UPC_RT_INT_set(v)       _BGQ_SET(1,0,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__UPC_RT_INT_insert(x,v)  _BGQ_INSERT(1,0,x,v)

//   Field:       db_rt_int
//   Description: Devbus interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__DB_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__DB_RT_INT_position     1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__DB_RT_INT_get(x)       _BGQ_GET(1,1,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__DB_RT_INT_set(v)       _BGQ_SET(1,1,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__DB_RT_INT_insert(x,v)  _BGQ_INSERT(1,1,x,v)

//   Field:       l1p0_rt_int
//   Description: L1P0 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__L1P0_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__L1P0_RT_INT_position     2
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__L1P0_RT_INT_get(x)       _BGQ_GET(1,2,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__L1P0_RT_INT_set(v)       _BGQ_SET(1,2,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__L1P0_RT_INT_insert(x,v)  _BGQ_INSERT(1,2,x,v)

//   Field:       l1p1_rt_int
//   Description: L1P1 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__L1P1_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__L1P1_RT_INT_position     3
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__L1P1_RT_INT_get(x)       _BGQ_GET(1,3,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__L1P1_RT_INT_set(v)       _BGQ_SET(1,3,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__L1P1_RT_INT_insert(x,v)  _BGQ_INSERT(1,3,x,v)

//   Field:       l1p2_rt_int
//   Description: L1P2 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__L1P2_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__L1P2_RT_INT_position     4
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__L1P2_RT_INT_get(x)       _BGQ_GET(1,4,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__L1P2_RT_INT_set(v)       _BGQ_SET(1,4,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__L1P2_RT_INT_insert(x,v)  _BGQ_INSERT(1,4,x,v)

//   Field:       l1p3_rt_int
//   Description: L1P3 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__L1P3_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__L1P3_RT_INT_position     5
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__L1P3_RT_INT_get(x)       _BGQ_GET(1,5,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__L1P3_RT_INT_set(v)       _BGQ_SET(1,5,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__L1P3_RT_INT_insert(x,v)  _BGQ_INSERT(1,5,x,v)

//   Field:       l1p4_rt_int
//   Description: L1P4 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__L1P4_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__L1P4_RT_INT_position     6
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__L1P4_RT_INT_get(x)       _BGQ_GET(1,6,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__L1P4_RT_INT_set(v)       _BGQ_SET(1,6,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__L1P4_RT_INT_insert(x,v)  _BGQ_INSERT(1,6,x,v)

//   Field:       l1p5_rt_int
//   Description: L1P5 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__L1P5_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__L1P5_RT_INT_position     7
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__L1P5_RT_INT_get(x)       _BGQ_GET(1,7,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__L1P5_RT_INT_set(v)       _BGQ_SET(1,7,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__L1P5_RT_INT_insert(x,v)  _BGQ_INSERT(1,7,x,v)

//   Field:       l1p6_rt_int
//   Description: L1P6 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__L1P6_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__L1P6_RT_INT_position     8
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__L1P6_RT_INT_get(x)       _BGQ_GET(1,8,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__L1P6_RT_INT_set(v)       _BGQ_SET(1,8,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__L1P6_RT_INT_insert(x,v)  _BGQ_INSERT(1,8,x,v)

//   Field:       l1p7_rt_int
//   Description: L1P7 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__L1P7_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__L1P7_RT_INT_position     9
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__L1P7_RT_INT_get(x)       _BGQ_GET(1,9,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__L1P7_RT_INT_set(v)       _BGQ_SET(1,9,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__L1P7_RT_INT_insert(x,v)  _BGQ_INSERT(1,9,x,v)

//   Field:       l1p8_rt_int
//   Description: L1P8 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__L1P8_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__L1P8_RT_INT_position     10
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__L1P8_RT_INT_get(x)       _BGQ_GET(1,10,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__L1P8_RT_INT_set(v)       _BGQ_SET(1,10,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__L1P8_RT_INT_insert(x,v)  _BGQ_INSERT(1,10,x,v)

//   Field:       l1p9_rt_int
//   Description: L1P9 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__L1P9_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__L1P9_RT_INT_position     11
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__L1P9_RT_INT_get(x)       _BGQ_GET(1,11,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__L1P9_RT_INT_set(v)       _BGQ_SET(1,11,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__L1P9_RT_INT_insert(x,v)  _BGQ_INSERT(1,11,x,v)

//   Field:       l1p10_rt_int
//   Description: L1P10 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__L1P10_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__L1P10_RT_INT_position     12
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__L1P10_RT_INT_get(x)       _BGQ_GET(1,12,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__L1P10_RT_INT_set(v)       _BGQ_SET(1,12,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__L1P10_RT_INT_insert(x,v)  _BGQ_INSERT(1,12,x,v)

//   Field:       l1p11_rt_int
//   Description: L1P11 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__L1P11_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__L1P11_RT_INT_position     13
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__L1P11_RT_INT_get(x)       _BGQ_GET(1,13,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__L1P11_RT_INT_set(v)       _BGQ_SET(1,13,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__L1P11_RT_INT_insert(x,v)  _BGQ_INSERT(1,13,x,v)

//   Field:       l1p12_rt_int
//   Description: L1P12 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__L1P12_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__L1P12_RT_INT_position     14
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__L1P12_RT_INT_get(x)       _BGQ_GET(1,14,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__L1P12_RT_INT_set(v)       _BGQ_SET(1,14,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__L1P12_RT_INT_insert(x,v)  _BGQ_INSERT(1,14,x,v)

//   Field:       l1p13_rt_int
//   Description: L1P13 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__L1P13_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__L1P13_RT_INT_position     15
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__L1P13_RT_INT_get(x)       _BGQ_GET(1,15,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__L1P13_RT_INT_set(v)       _BGQ_SET(1,15,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__L1P13_RT_INT_insert(x,v)  _BGQ_INSERT(1,15,x,v)

//   Field:       l1p14_rt_int
//   Description: L1P14 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__L1P14_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__L1P14_RT_INT_position     16
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__L1P14_RT_INT_get(x)       _BGQ_GET(1,16,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__L1P14_RT_INT_set(v)       _BGQ_SET(1,16,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__L1P14_RT_INT_insert(x,v)  _BGQ_INSERT(1,16,x,v)

//   Field:       l1p15_rt_int
//   Description: L1P15 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__L1P15_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__L1P15_RT_INT_position     17
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__L1P15_RT_INT_get(x)       _BGQ_GET(1,17,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__L1P15_RT_INT_set(v)       _BGQ_SET(1,17,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__L1P15_RT_INT_insert(x,v)  _BGQ_INSERT(1,17,x,v)

//   Field:       l1p16_rt_int
//   Description: L1P16 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__L1P16_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__L1P16_RT_INT_position     18
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__L1P16_RT_INT_get(x)       _BGQ_GET(1,18,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__L1P16_RT_INT_set(v)       _BGQ_SET(1,18,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__L1P16_RT_INT_insert(x,v)  _BGQ_INSERT(1,18,x,v)

//   Field:       pcie_rt_int
//   Description: PCIE interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__PCIE_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__PCIE_RT_INT_position     19
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__PCIE_RT_INT_get(x)       _BGQ_GET(1,19,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__PCIE_RT_INT_set(v)       _BGQ_SET(1,19,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__PCIE_RT_INT_insert(x,v)  _BGQ_INSERT(1,19,x,v)

//   Field:       sd0_rt_int
//   Description: Serdes0 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__SD0_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__SD0_RT_INT_position     20
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__SD0_RT_INT_get(x)       _BGQ_GET(1,20,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__SD0_RT_INT_set(v)       _BGQ_SET(1,20,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__SD0_RT_INT_insert(x,v)  _BGQ_INSERT(1,20,x,v)

//   Field:       sd1_rt_int
//   Description: Serdes1 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__SD1_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__SD1_RT_INT_position     21
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__SD1_RT_INT_get(x)       _BGQ_GET(1,21,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__SD1_RT_INT_set(v)       _BGQ_SET(1,21,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__SD1_RT_INT_insert(x,v)  _BGQ_INSERT(1,21,x,v)

//   Field:       db_pcie_rt_int
//   Description: Devbus PCIE interrupt bit 0:3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__DB_PCIE_RT_INT_width        4
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__DB_PCIE_RT_INT_position     25
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__DB_PCIE_RT_INT_get(x)       _BGQ_GET(4,25,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__DB_PCIE_RT_INT_set(v)       _BGQ_SET(4,25,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__DB_PCIE_RT_INT_insert(x,v)  _BGQ_INSERT(4,25,x,v)

//   Field:       cs_rt_int
//   Description: Clockstop interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__CS_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__CS_RT_INT_position     26
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__CS_RT_INT_get(x)       _BGQ_GET(1,26,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__CS_RT_INT_set(v)       _BGQ_SET(1,26,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__CS_RT_INT_insert(x,v)  _BGQ_INSERT(1,26,x,v)

//   Field:       en_rt_int
//   Description: Envmon interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__EN_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__EN_RT_INT_position     27
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__EN_RT_INT_get(x)       _BGQ_GET(1,27,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__EN_RT_INT_set(v)       _BGQ_SET(1,27,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__EN_RT_INT_insert(x,v)  _BGQ_INSERT(1,27,x,v)

//   Field:       dcr_arb_rt_int
//   Description: DCR Arbiter interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__DCR_ARB_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__DCR_ARB_RT_INT_position     31
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__DCR_ARB_RT_INT_get(x)       _BGQ_GET(1,31,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__DCR_ARB_RT_INT_set(v)       _BGQ_SET(1,31,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__DCR_ARB_RT_INT_insert(x,v)  _BGQ_INSERT(1,31,x,v)

//   Field:       testint_rt_int
//   Description: Testint interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__TESTINT_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__TESTINT_RT_INT_position     32
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__TESTINT_RT_INT_get(x)       _BGQ_GET(1,32,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__TESTINT_RT_INT_set(v)       _BGQ_SET(1,32,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__TESTINT_RT_INT_insert(x,v)  _BGQ_INSERT(1,32,x,v)

//   Field:       mu_rt_int
//   Description: Message Unit interrupt bit 0:5 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__MU_RT_INT_width        6
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__MU_RT_INT_position     38
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__MU_RT_INT_get(x)       _BGQ_GET(6,38,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__MU_RT_INT_set(v)       _BGQ_SET(6,38,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__MU_RT_INT_insert(x,v)  _BGQ_INSERT(6,38,x,v)

//   Field:       ddr0_rt_int
//   Description: DDR Controller0 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__DDR0_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__DDR0_RT_INT_position     39
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__DDR0_RT_INT_get(x)       _BGQ_GET(1,39,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__DDR0_RT_INT_set(v)       _BGQ_SET(1,39,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__DDR0_RT_INT_insert(x,v)  _BGQ_INSERT(1,39,x,v)

//   Field:       ddr1_rt_int
//   Description: DDR Controller1 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__DDR1_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__DDR1_RT_INT_position     40
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__DDR1_RT_INT_get(x)       _BGQ_GET(1,40,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__DDR1_RT_INT_set(v)       _BGQ_SET(1,40,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__DDR1_RT_INT_insert(x,v)  _BGQ_INSERT(1,40,x,v)

//   Field:       sw_rt_int
//   Description: Switch interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__SW_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__SW_RT_INT_position     41
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__SW_RT_INT_get(x)       _BGQ_GET(1,41,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__SW_RT_INT_set(v)       _BGQ_SET(1,41,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__SW_RT_INT_insert(x,v)  _BGQ_INSERT(1,41,x,v)

//   Field:       edram_rt_int
//   Description: EDRAM interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__EDRAM_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__EDRAM_RT_INT_position     42
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__EDRAM_RT_INT_get(x)       _BGQ_GET(1,42,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__EDRAM_RT_INT_set(v)       _BGQ_SET(1,42,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__EDRAM_RT_INT_insert(x,v)  _BGQ_INSERT(1,42,x,v)

//   Field:       l1p0_rt_int2
//   Description: L1P0 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__L1P0_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__L1P0_RT_INT2_position     43
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__L1P0_RT_INT2_get(x)       _BGQ_GET(1,43,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__L1P0_RT_INT2_set(v)       _BGQ_SET(1,43,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__L1P0_RT_INT2_insert(x,v)  _BGQ_INSERT(1,43,x,v)

//   Field:       l1p1_rt_int2
//   Description: L1P1 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__L1P1_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__L1P1_RT_INT2_position     44
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__L1P1_RT_INT2_get(x)       _BGQ_GET(1,44,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__L1P1_RT_INT2_set(v)       _BGQ_SET(1,44,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__L1P1_RT_INT2_insert(x,v)  _BGQ_INSERT(1,44,x,v)

//   Field:       l1p2_rt_int2
//   Description: L1P2 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__L1P2_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__L1P2_RT_INT2_position     45
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__L1P2_RT_INT2_get(x)       _BGQ_GET(1,45,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__L1P2_RT_INT2_set(v)       _BGQ_SET(1,45,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__L1P2_RT_INT2_insert(x,v)  _BGQ_INSERT(1,45,x,v)

//   Field:       l1p3_rt_int2
//   Description: L1P3 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__L1P3_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__L1P3_RT_INT2_position     46
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__L1P3_RT_INT2_get(x)       _BGQ_GET(1,46,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__L1P3_RT_INT2_set(v)       _BGQ_SET(1,46,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__L1P3_RT_INT2_insert(x,v)  _BGQ_INSERT(1,46,x,v)

//   Field:       l1p4_rt_int2
//   Description: L1P4 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__L1P4_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__L1P4_RT_INT2_position     47
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__L1P4_RT_INT2_get(x)       _BGQ_GET(1,47,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__L1P4_RT_INT2_set(v)       _BGQ_SET(1,47,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__L1P4_RT_INT2_insert(x,v)  _BGQ_INSERT(1,47,x,v)

//   Field:       l1p5_rt_int2
//   Description: L1P5 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__L1P5_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__L1P5_RT_INT2_position     48
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__L1P5_RT_INT2_get(x)       _BGQ_GET(1,48,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__L1P5_RT_INT2_set(v)       _BGQ_SET(1,48,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__L1P5_RT_INT2_insert(x,v)  _BGQ_INSERT(1,48,x,v)

//   Field:       l1p6_rt_int2
//   Description: L1P6 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__L1P6_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__L1P6_RT_INT2_position     49
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__L1P6_RT_INT2_get(x)       _BGQ_GET(1,49,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__L1P6_RT_INT2_set(v)       _BGQ_SET(1,49,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__L1P6_RT_INT2_insert(x,v)  _BGQ_INSERT(1,49,x,v)

//   Field:       l1p7_rt_int2
//   Description: L1P7 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__L1P7_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__L1P7_RT_INT2_position     50
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__L1P7_RT_INT2_get(x)       _BGQ_GET(1,50,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__L1P7_RT_INT2_set(v)       _BGQ_SET(1,50,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__L1P7_RT_INT2_insert(x,v)  _BGQ_INSERT(1,50,x,v)

//   Field:       l1p8_rt_int2
//   Description: L1P8 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__L1P8_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__L1P8_RT_INT2_position     51
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__L1P8_RT_INT2_get(x)       _BGQ_GET(1,51,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__L1P8_RT_INT2_set(v)       _BGQ_SET(1,51,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__L1P8_RT_INT2_insert(x,v)  _BGQ_INSERT(1,51,x,v)

//   Field:       l1p9_rt_int2
//   Description: L1P9 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__L1P9_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__L1P9_RT_INT2_position     52
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__L1P9_RT_INT2_get(x)       _BGQ_GET(1,52,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__L1P9_RT_INT2_set(v)       _BGQ_SET(1,52,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__L1P9_RT_INT2_insert(x,v)  _BGQ_INSERT(1,52,x,v)

//   Field:       l1p10_rt_int2
//   Description: L1P10 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__L1P10_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__L1P10_RT_INT2_position     53
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__L1P10_RT_INT2_get(x)       _BGQ_GET(1,53,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__L1P10_RT_INT2_set(v)       _BGQ_SET(1,53,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__L1P10_RT_INT2_insert(x,v)  _BGQ_INSERT(1,53,x,v)

//   Field:       l1p11_rt_int2
//   Description: L1P11 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__L1P11_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__L1P11_RT_INT2_position     54
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__L1P11_RT_INT2_get(x)       _BGQ_GET(1,54,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__L1P11_RT_INT2_set(v)       _BGQ_SET(1,54,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__L1P11_RT_INT2_insert(x,v)  _BGQ_INSERT(1,54,x,v)

//   Field:       l1p12_rt_int2
//   Description: L1P12 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__L1P12_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__L1P12_RT_INT2_position     55
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__L1P12_RT_INT2_get(x)       _BGQ_GET(1,55,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__L1P12_RT_INT2_set(v)       _BGQ_SET(1,55,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__L1P12_RT_INT2_insert(x,v)  _BGQ_INSERT(1,55,x,v)

//   Field:       l1p13_rt_int2
//   Description: L1P13 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__L1P13_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__L1P13_RT_INT2_position     56
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__L1P13_RT_INT2_get(x)       _BGQ_GET(1,56,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__L1P13_RT_INT2_set(v)       _BGQ_SET(1,56,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__L1P13_RT_INT2_insert(x,v)  _BGQ_INSERT(1,56,x,v)

//   Field:       l1p14_rt_int2
//   Description: L1P14 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__L1P14_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__L1P14_RT_INT2_position     57
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__L1P14_RT_INT2_get(x)       _BGQ_GET(1,57,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__L1P14_RT_INT2_set(v)       _BGQ_SET(1,57,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__L1P14_RT_INT2_insert(x,v)  _BGQ_INSERT(1,57,x,v)

//   Field:       l1p15_rt_int2
//   Description: L1P15 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__L1P15_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__L1P15_RT_INT2_position     58
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__L1P15_RT_INT2_get(x)       _BGQ_GET(1,58,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__L1P15_RT_INT2_set(v)       _BGQ_SET(1,58,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__L1P15_RT_INT2_insert(x,v)  _BGQ_INSERT(1,58,x,v)

//   Field:       l1p16_rt_int2
//   Description: L1P16 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__L1P16_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__L1P16_RT_INT2_position     59
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__L1P16_RT_INT2_get(x)       _BGQ_GET(1,59,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__L1P16_RT_INT2_set(v)       _BGQ_SET(1,59,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__L1P16_RT_INT2_insert(x,v)  _BGQ_INSERT(1,59,x,v)

//   Field:       gea_rt_int
//   Description: GEA interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__GEA_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__GEA_RT_INT_position     61
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__GEA_RT_INT_get(x)       _BGQ_GET(1,61,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__GEA_RT_INT_set(v)       _BGQ_SET(1,61,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_0__GEA_RT_INT_insert(x,v)  _BGQ_INSERT(1,61,x,v)

  
// Register:
//   Name:        gea_mapped_interrupt_status8_1
//   Type:        Read Only
//   Permission:  All
//   Reset:       0000000000000000
//   Description: GEA Interrupt Status1 register for gea interrupt bit 8
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_1_offset  (0x0026) // Offset of register in instance 
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_1_reset  UNSIGNED64(0x0000000000000000)

//   Field:       upc_int
//   Description: UPC interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_1__UPC_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_1__UPC_INT_position     0
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_1__UPC_INT_get(x)       _BGQ_GET(1,0,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_1__UPC_INT_set(v)       _BGQ_SET(1,0,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_1__UPC_INT_insert(x,v)  _BGQ_INSERT(1,0,x,v)

//   Field:       db_int
//   Description: Devbus interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_1__DB_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_1__DB_INT_position     1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_1__DB_INT_get(x)       _BGQ_GET(1,1,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_1__DB_INT_set(v)       _BGQ_SET(1,1,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_1__DB_INT_insert(x,v)  _BGQ_INSERT(1,1,x,v)

//   Field:       l1p0_int
//   Description: L1P0 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_1__L1P0_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_1__L1P0_INT_position     2
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_1__L1P0_INT_get(x)       _BGQ_GET(1,2,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_1__L1P0_INT_set(v)       _BGQ_SET(1,2,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_1__L1P0_INT_insert(x,v)  _BGQ_INSERT(1,2,x,v)

//   Field:       l1p1_int
//   Description: L1P1 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_1__L1P1_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_1__L1P1_INT_position     3
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_1__L1P1_INT_get(x)       _BGQ_GET(1,3,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_1__L1P1_INT_set(v)       _BGQ_SET(1,3,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_1__L1P1_INT_insert(x,v)  _BGQ_INSERT(1,3,x,v)

//   Field:       l1p2_int
//   Description: L1P2 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_1__L1P2_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_1__L1P2_INT_position     4
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_1__L1P2_INT_get(x)       _BGQ_GET(1,4,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_1__L1P2_INT_set(v)       _BGQ_SET(1,4,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_1__L1P2_INT_insert(x,v)  _BGQ_INSERT(1,4,x,v)

//   Field:       l1p3_int
//   Description: L1P3 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_1__L1P3_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_1__L1P3_INT_position     5
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_1__L1P3_INT_get(x)       _BGQ_GET(1,5,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_1__L1P3_INT_set(v)       _BGQ_SET(1,5,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_1__L1P3_INT_insert(x,v)  _BGQ_INSERT(1,5,x,v)

//   Field:       l1p4_int
//   Description: L1P4 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_1__L1P4_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_1__L1P4_INT_position     6
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_1__L1P4_INT_get(x)       _BGQ_GET(1,6,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_1__L1P4_INT_set(v)       _BGQ_SET(1,6,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_1__L1P4_INT_insert(x,v)  _BGQ_INSERT(1,6,x,v)

//   Field:       l1p5_int
//   Description: L1P5 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_1__L1P5_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_1__L1P5_INT_position     7
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_1__L1P5_INT_get(x)       _BGQ_GET(1,7,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_1__L1P5_INT_set(v)       _BGQ_SET(1,7,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_1__L1P5_INT_insert(x,v)  _BGQ_INSERT(1,7,x,v)

//   Field:       l1p6_int
//   Description: L1P6 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_1__L1P6_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_1__L1P6_INT_position     8
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_1__L1P6_INT_get(x)       _BGQ_GET(1,8,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_1__L1P6_INT_set(v)       _BGQ_SET(1,8,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_1__L1P6_INT_insert(x,v)  _BGQ_INSERT(1,8,x,v)

//   Field:       l1p7_int
//   Description: L1P7 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_1__L1P7_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_1__L1P7_INT_position     9
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_1__L1P7_INT_get(x)       _BGQ_GET(1,9,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_1__L1P7_INT_set(v)       _BGQ_SET(1,9,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_1__L1P7_INT_insert(x,v)  _BGQ_INSERT(1,9,x,v)

//   Field:       l1p8_int
//   Description: L1P8 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_1__L1P8_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_1__L1P8_INT_position     10
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_1__L1P8_INT_get(x)       _BGQ_GET(1,10,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_1__L1P8_INT_set(v)       _BGQ_SET(1,10,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_1__L1P8_INT_insert(x,v)  _BGQ_INSERT(1,10,x,v)

//   Field:       l1p9_int
//   Description: L1P9 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_1__L1P9_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_1__L1P9_INT_position     11
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_1__L1P9_INT_get(x)       _BGQ_GET(1,11,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_1__L1P9_INT_set(v)       _BGQ_SET(1,11,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_1__L1P9_INT_insert(x,v)  _BGQ_INSERT(1,11,x,v)

//   Field:       l1p10_int
//   Description: L1P10 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_1__L1P10_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_1__L1P10_INT_position     12
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_1__L1P10_INT_get(x)       _BGQ_GET(1,12,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_1__L1P10_INT_set(v)       _BGQ_SET(1,12,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_1__L1P10_INT_insert(x,v)  _BGQ_INSERT(1,12,x,v)

//   Field:       l1p11_int
//   Description: L1P11 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_1__L1P11_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_1__L1P11_INT_position     13
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_1__L1P11_INT_get(x)       _BGQ_GET(1,13,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_1__L1P11_INT_set(v)       _BGQ_SET(1,13,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_1__L1P11_INT_insert(x,v)  _BGQ_INSERT(1,13,x,v)

//   Field:       l1p12_int
//   Description: L1P12 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_1__L1P12_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_1__L1P12_INT_position     14
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_1__L1P12_INT_get(x)       _BGQ_GET(1,14,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_1__L1P12_INT_set(v)       _BGQ_SET(1,14,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_1__L1P12_INT_insert(x,v)  _BGQ_INSERT(1,14,x,v)

//   Field:       l1p13_int
//   Description: L1P13 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_1__L1P13_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_1__L1P13_INT_position     15
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_1__L1P13_INT_get(x)       _BGQ_GET(1,15,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_1__L1P13_INT_set(v)       _BGQ_SET(1,15,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_1__L1P13_INT_insert(x,v)  _BGQ_INSERT(1,15,x,v)

//   Field:       l1p14_int
//   Description: L1P14 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_1__L1P14_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_1__L1P14_INT_position     16
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_1__L1P14_INT_get(x)       _BGQ_GET(1,16,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_1__L1P14_INT_set(v)       _BGQ_SET(1,16,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_1__L1P14_INT_insert(x,v)  _BGQ_INSERT(1,16,x,v)

//   Field:       l1p15_int
//   Description: L1P15 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_1__L1P15_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_1__L1P15_INT_position     17
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_1__L1P15_INT_get(x)       _BGQ_GET(1,17,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_1__L1P15_INT_set(v)       _BGQ_SET(1,17,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_1__L1P15_INT_insert(x,v)  _BGQ_INSERT(1,17,x,v)

//   Field:       l1p16_int
//   Description: L1P16 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_1__L1P16_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_1__L1P16_INT_position     18
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_1__L1P16_INT_get(x)       _BGQ_GET(1,18,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_1__L1P16_INT_set(v)       _BGQ_SET(1,18,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_1__L1P16_INT_insert(x,v)  _BGQ_INSERT(1,18,x,v)

//   Field:       pcie_int
//   Description: PCIE interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_1__PCIE_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_1__PCIE_INT_position     19
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_1__PCIE_INT_get(x)       _BGQ_GET(1,19,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_1__PCIE_INT_set(v)       _BGQ_SET(1,19,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_1__PCIE_INT_insert(x,v)  _BGQ_INSERT(1,19,x,v)

//   Field:       sd0_int
//   Description: Serdes0 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_1__SD0_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_1__SD0_INT_position     20
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_1__SD0_INT_get(x)       _BGQ_GET(1,20,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_1__SD0_INT_set(v)       _BGQ_SET(1,20,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_1__SD0_INT_insert(x,v)  _BGQ_INSERT(1,20,x,v)

//   Field:       sd1_int
//   Description: Serdes1 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_1__SD1_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_1__SD1_INT_position     21
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_1__SD1_INT_get(x)       _BGQ_GET(1,21,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_1__SD1_INT_set(v)       _BGQ_SET(1,21,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_1__SD1_INT_insert(x,v)  _BGQ_INSERT(1,21,x,v)

//   Field:       cs_int
//   Description: Clockstop interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_1__CS_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_1__CS_INT_position     26
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_1__CS_INT_get(x)       _BGQ_GET(1,26,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_1__CS_INT_set(v)       _BGQ_SET(1,26,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_1__CS_INT_insert(x,v)  _BGQ_INSERT(1,26,x,v)

//   Field:       en_int
//   Description: Envmon interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_1__EN_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_1__EN_INT_position     27
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_1__EN_INT_get(x)       _BGQ_GET(1,27,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_1__EN_INT_set(v)       _BGQ_SET(1,27,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_1__EN_INT_insert(x,v)  _BGQ_INSERT(1,27,x,v)

//   Field:       dcr_arb_int
//   Description: DCR Arbiter interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_1__DCR_ARB_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_1__DCR_ARB_INT_position     31
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_1__DCR_ARB_INT_get(x)       _BGQ_GET(1,31,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_1__DCR_ARB_INT_set(v)       _BGQ_SET(1,31,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_1__DCR_ARB_INT_insert(x,v)  _BGQ_INSERT(1,31,x,v)

//   Field:       testint_int
//   Description: Testint interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_1__TESTINT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_1__TESTINT_INT_position     32
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_1__TESTINT_INT_get(x)       _BGQ_GET(1,32,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_1__TESTINT_INT_set(v)       _BGQ_SET(1,32,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_1__TESTINT_INT_insert(x,v)  _BGQ_INSERT(1,32,x,v)

//   Field:       mu_int
//   Description: Message Unit interrupt bit 6 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_1__MU_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_1__MU_INT_position     33
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_1__MU_INT_get(x)       _BGQ_GET(1,33,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_1__MU_INT_set(v)       _BGQ_SET(1,33,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_1__MU_INT_insert(x,v)  _BGQ_INSERT(1,33,x,v)

//   Field:       ddr0_int
//   Description: DDR Controller0 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_1__DDR0_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_1__DDR0_INT_position     39
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_1__DDR0_INT_get(x)       _BGQ_GET(1,39,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_1__DDR0_INT_set(v)       _BGQ_SET(1,39,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_1__DDR0_INT_insert(x,v)  _BGQ_INSERT(1,39,x,v)

//   Field:       ddr1_int
//   Description: DDR Controller1 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_1__DDR1_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_1__DDR1_INT_position     40
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_1__DDR1_INT_get(x)       _BGQ_GET(1,40,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_1__DDR1_INT_set(v)       _BGQ_SET(1,40,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_1__DDR1_INT_insert(x,v)  _BGQ_INSERT(1,40,x,v)

//   Field:       sw_int
//   Description: Switch interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_1__SW_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_1__SW_INT_position     41
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_1__SW_INT_get(x)       _BGQ_GET(1,41,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_1__SW_INT_set(v)       _BGQ_SET(1,41,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_1__SW_INT_insert(x,v)  _BGQ_INSERT(1,41,x,v)

//   Field:       edram_int
//   Description: EDRAM interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_1__EDRAM_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_1__EDRAM_INT_position     42
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_1__EDRAM_INT_get(x)       _BGQ_GET(1,42,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_1__EDRAM_INT_set(v)       _BGQ_SET(1,42,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_1__EDRAM_INT_insert(x,v)  _BGQ_INSERT(1,42,x,v)

//   Field:       l2s_int
//   Description: L2 slice 0-15 interrupt bit is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_1__L2S_INT_width        16
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_1__L2S_INT_position     58
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_1__L2S_INT_get(x)       _BGQ_GET(16,58,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_1__L2S_INT_set(v)       _BGQ_SET(16,58,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_1__L2S_INT_insert(x,v)  _BGQ_INSERT(16,58,x,v)

//   Field:       l2c_int
//   Description: L2 Central interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_1__L2C_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_1__L2C_INT_position     60
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_1__L2C_INT_get(x)       _BGQ_GET(1,60,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_1__L2C_INT_set(v)       _BGQ_SET(1,60,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_1__L2C_INT_insert(x,v)  _BGQ_INSERT(1,60,x,v)

//   Field:       gea_int
//   Description: GEA interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_1__GEA_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_1__GEA_INT_position     61
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_1__GEA_INT_get(x)       _BGQ_GET(1,61,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_1__GEA_INT_set(v)       _BGQ_SET(1,61,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_1__GEA_INT_insert(x,v)  _BGQ_INSERT(1,61,x,v)

//   Field:       nd_int
//   Description: Network interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_1__ND_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_1__ND_INT_position     62
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_1__ND_INT_get(x)       _BGQ_GET(1,62,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_1__ND_INT_set(v)       _BGQ_SET(1,62,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_1__ND_INT_insert(x,v)  _BGQ_INSERT(1,62,x,v)

  
// Register:
//   Name:        gea_mapped_interrupt_status8_2
//   Type:        Read Only
//   Permission:  All
//   Reset:       0000000000000000
//   Description: GEA Interrupt Status2 register for gea interrupt bit 8
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2_offset  (0x0027) // Offset of register in instance 
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2_reset  UNSIGNED64(0x0000000000000000)

//   Field:       upc_int
//   Description: UPC interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__UPC_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__UPC_INT_position     0
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__UPC_INT_get(x)       _BGQ_GET(1,0,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__UPC_INT_set(v)       _BGQ_SET(1,0,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__UPC_INT_insert(x,v)  _BGQ_INSERT(1,0,x,v)

//   Field:       db_int
//   Description: Devbus interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__DB_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__DB_INT_position     1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__DB_INT_get(x)       _BGQ_GET(1,1,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__DB_INT_set(v)       _BGQ_SET(1,1,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__DB_INT_insert(x,v)  _BGQ_INSERT(1,1,x,v)

//   Field:       l1p0_int
//   Description: L1P0 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__L1P0_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__L1P0_INT_position     2
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__L1P0_INT_get(x)       _BGQ_GET(1,2,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__L1P0_INT_set(v)       _BGQ_SET(1,2,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__L1P0_INT_insert(x,v)  _BGQ_INSERT(1,2,x,v)

//   Field:       l1p1_int
//   Description: L1P1 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__L1P1_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__L1P1_INT_position     3
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__L1P1_INT_get(x)       _BGQ_GET(1,3,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__L1P1_INT_set(v)       _BGQ_SET(1,3,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__L1P1_INT_insert(x,v)  _BGQ_INSERT(1,3,x,v)

//   Field:       l1p2_int
//   Description: L1P2 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__L1P2_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__L1P2_INT_position     4
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__L1P2_INT_get(x)       _BGQ_GET(1,4,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__L1P2_INT_set(v)       _BGQ_SET(1,4,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__L1P2_INT_insert(x,v)  _BGQ_INSERT(1,4,x,v)

//   Field:       l1p3_int
//   Description: L1P3 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__L1P3_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__L1P3_INT_position     5
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__L1P3_INT_get(x)       _BGQ_GET(1,5,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__L1P3_INT_set(v)       _BGQ_SET(1,5,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__L1P3_INT_insert(x,v)  _BGQ_INSERT(1,5,x,v)

//   Field:       l1p4_int
//   Description: L1P4 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__L1P4_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__L1P4_INT_position     6
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__L1P4_INT_get(x)       _BGQ_GET(1,6,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__L1P4_INT_set(v)       _BGQ_SET(1,6,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__L1P4_INT_insert(x,v)  _BGQ_INSERT(1,6,x,v)

//   Field:       l1p5_int
//   Description: L1P5 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__L1P5_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__L1P5_INT_position     7
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__L1P5_INT_get(x)       _BGQ_GET(1,7,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__L1P5_INT_set(v)       _BGQ_SET(1,7,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__L1P5_INT_insert(x,v)  _BGQ_INSERT(1,7,x,v)

//   Field:       l1p6_int
//   Description: L1P6 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__L1P6_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__L1P6_INT_position     8
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__L1P6_INT_get(x)       _BGQ_GET(1,8,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__L1P6_INT_set(v)       _BGQ_SET(1,8,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__L1P6_INT_insert(x,v)  _BGQ_INSERT(1,8,x,v)

//   Field:       l1p7_int
//   Description: L1P7 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__L1P7_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__L1P7_INT_position     9
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__L1P7_INT_get(x)       _BGQ_GET(1,9,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__L1P7_INT_set(v)       _BGQ_SET(1,9,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__L1P7_INT_insert(x,v)  _BGQ_INSERT(1,9,x,v)

//   Field:       l1p8_int
//   Description: L1P8 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__L1P8_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__L1P8_INT_position     10
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__L1P8_INT_get(x)       _BGQ_GET(1,10,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__L1P8_INT_set(v)       _BGQ_SET(1,10,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__L1P8_INT_insert(x,v)  _BGQ_INSERT(1,10,x,v)

//   Field:       l1p9_int
//   Description: L1P9 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__L1P9_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__L1P9_INT_position     11
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__L1P9_INT_get(x)       _BGQ_GET(1,11,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__L1P9_INT_set(v)       _BGQ_SET(1,11,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__L1P9_INT_insert(x,v)  _BGQ_INSERT(1,11,x,v)

//   Field:       l1p10_int
//   Description: L1P10 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__L1P10_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__L1P10_INT_position     12
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__L1P10_INT_get(x)       _BGQ_GET(1,12,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__L1P10_INT_set(v)       _BGQ_SET(1,12,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__L1P10_INT_insert(x,v)  _BGQ_INSERT(1,12,x,v)

//   Field:       l1p11_int
//   Description: L1P11 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__L1P11_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__L1P11_INT_position     13
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__L1P11_INT_get(x)       _BGQ_GET(1,13,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__L1P11_INT_set(v)       _BGQ_SET(1,13,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__L1P11_INT_insert(x,v)  _BGQ_INSERT(1,13,x,v)

//   Field:       l1p12_int
//   Description: L1P12 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__L1P12_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__L1P12_INT_position     14
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__L1P12_INT_get(x)       _BGQ_GET(1,14,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__L1P12_INT_set(v)       _BGQ_SET(1,14,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__L1P12_INT_insert(x,v)  _BGQ_INSERT(1,14,x,v)

//   Field:       l1p13_int
//   Description: L1P13 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__L1P13_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__L1P13_INT_position     15
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__L1P13_INT_get(x)       _BGQ_GET(1,15,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__L1P13_INT_set(v)       _BGQ_SET(1,15,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__L1P13_INT_insert(x,v)  _BGQ_INSERT(1,15,x,v)

//   Field:       l1p14_int
//   Description: L1P14 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__L1P14_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__L1P14_INT_position     16
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__L1P14_INT_get(x)       _BGQ_GET(1,16,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__L1P14_INT_set(v)       _BGQ_SET(1,16,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__L1P14_INT_insert(x,v)  _BGQ_INSERT(1,16,x,v)

//   Field:       l1p15_int
//   Description: L1P15 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__L1P15_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__L1P15_INT_position     17
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__L1P15_INT_get(x)       _BGQ_GET(1,17,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__L1P15_INT_set(v)       _BGQ_SET(1,17,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__L1P15_INT_insert(x,v)  _BGQ_INSERT(1,17,x,v)

//   Field:       l1p16_int
//   Description: L1P16 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__L1P16_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__L1P16_INT_position     18
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__L1P16_INT_get(x)       _BGQ_GET(1,18,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__L1P16_INT_set(v)       _BGQ_SET(1,18,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__L1P16_INT_insert(x,v)  _BGQ_INSERT(1,18,x,v)

//   Field:       pcie_int
//   Description: PCIE interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__PCIE_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__PCIE_INT_position     19
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__PCIE_INT_get(x)       _BGQ_GET(1,19,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__PCIE_INT_set(v)       _BGQ_SET(1,19,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__PCIE_INT_insert(x,v)  _BGQ_INSERT(1,19,x,v)

//   Field:       sd0_int
//   Description: Serdes0 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__SD0_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__SD0_INT_position     20
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__SD0_INT_get(x)       _BGQ_GET(1,20,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__SD0_INT_set(v)       _BGQ_SET(1,20,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__SD0_INT_insert(x,v)  _BGQ_INSERT(1,20,x,v)

//   Field:       sd1_int
//   Description: Serdes1 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__SD1_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__SD1_INT_position     21
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__SD1_INT_get(x)       _BGQ_GET(1,21,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__SD1_INT_set(v)       _BGQ_SET(1,21,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__SD1_INT_insert(x,v)  _BGQ_INSERT(1,21,x,v)

//   Field:       cs_int
//   Description: Clockstop interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__CS_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__CS_INT_position     26
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__CS_INT_get(x)       _BGQ_GET(1,26,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__CS_INT_set(v)       _BGQ_SET(1,26,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__CS_INT_insert(x,v)  _BGQ_INSERT(1,26,x,v)

//   Field:       en_int
//   Description: Envmon interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__EN_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__EN_INT_position     27
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__EN_INT_get(x)       _BGQ_GET(1,27,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__EN_INT_set(v)       _BGQ_SET(1,27,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__EN_INT_insert(x,v)  _BGQ_INSERT(1,27,x,v)

//   Field:       dcr_arb_int
//   Description: DCR Arbiter interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__DCR_ARB_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__DCR_ARB_INT_position     31
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__DCR_ARB_INT_get(x)       _BGQ_GET(1,31,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__DCR_ARB_INT_set(v)       _BGQ_SET(1,31,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__DCR_ARB_INT_insert(x,v)  _BGQ_INSERT(1,31,x,v)

//   Field:       testint_int
//   Description: Testint interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__TESTINT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__TESTINT_INT_position     32
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__TESTINT_INT_get(x)       _BGQ_GET(1,32,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__TESTINT_INT_set(v)       _BGQ_SET(1,32,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__TESTINT_INT_insert(x,v)  _BGQ_INSERT(1,32,x,v)

//   Field:       mu_int
//   Description: Message Unit interrupt bit 7 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__MU_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__MU_INT_position     33
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__MU_INT_get(x)       _BGQ_GET(1,33,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__MU_INT_set(v)       _BGQ_SET(1,33,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__MU_INT_insert(x,v)  _BGQ_INSERT(1,33,x,v)

//   Field:       ddr0_int
//   Description: DDR Controller0 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__DDR0_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__DDR0_INT_position     39
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__DDR0_INT_get(x)       _BGQ_GET(1,39,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__DDR0_INT_set(v)       _BGQ_SET(1,39,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__DDR0_INT_insert(x,v)  _BGQ_INSERT(1,39,x,v)

//   Field:       ddr1_int
//   Description: DDR Controller1 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__DDR1_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__DDR1_INT_position     40
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__DDR1_INT_get(x)       _BGQ_GET(1,40,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__DDR1_INT_set(v)       _BGQ_SET(1,40,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__DDR1_INT_insert(x,v)  _BGQ_INSERT(1,40,x,v)

//   Field:       sw_int
//   Description: Switch interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__SW_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__SW_INT_position     41
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__SW_INT_get(x)       _BGQ_GET(1,41,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__SW_INT_set(v)       _BGQ_SET(1,41,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__SW_INT_insert(x,v)  _BGQ_INSERT(1,41,x,v)

//   Field:       edram_int
//   Description: EDRAM interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__EDRAM_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__EDRAM_INT_position     42
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__EDRAM_INT_get(x)       _BGQ_GET(1,42,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__EDRAM_INT_set(v)       _BGQ_SET(1,42,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__EDRAM_INT_insert(x,v)  _BGQ_INSERT(1,42,x,v)

//   Field:       l2cntr0_int
//   Description: L2 counter 0 interrupt is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__L2CNTR0_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__L2CNTR0_INT_position     43
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__L2CNTR0_INT_get(x)       _BGQ_GET(1,43,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__L2CNTR0_INT_set(v)       _BGQ_SET(1,43,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__L2CNTR0_INT_insert(x,v)  _BGQ_INSERT(1,43,x,v)

//   Field:       l2cntr1_int
//   Description: L2 counter 1 interrupt is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__L2CNTR1_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__L2CNTR1_INT_position     44
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__L2CNTR1_INT_get(x)       _BGQ_GET(1,44,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__L2CNTR1_INT_set(v)       _BGQ_SET(1,44,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__L2CNTR1_INT_insert(x,v)  _BGQ_INSERT(1,44,x,v)

//   Field:       l2cntr2_int
//   Description: L2 counter 2 interrupt is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__L2CNTR2_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__L2CNTR2_INT_position     45
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__L2CNTR2_INT_get(x)       _BGQ_GET(1,45,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__L2CNTR2_INT_set(v)       _BGQ_SET(1,45,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__L2CNTR2_INT_insert(x,v)  _BGQ_INSERT(1,45,x,v)

//   Field:       l2cntr3_int
//   Description: L2 counter 3 interrupt is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__L2CNTR3_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__L2CNTR3_INT_position     46
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__L2CNTR3_INT_get(x)       _BGQ_GET(1,46,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__L2CNTR3_INT_set(v)       _BGQ_SET(1,46,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__L2CNTR3_INT_insert(x,v)  _BGQ_INSERT(1,46,x,v)

//   Field:       msgc_int
//   Description: Msync generation counter interrupt is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__MSGC_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__MSGC_INT_position     47
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__MSGC_INT_get(x)       _BGQ_GET(1,47,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__MSGC_INT_set(v)       _BGQ_SET(1,47,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__MSGC_INT_insert(x,v)  _BGQ_INSERT(1,47,x,v)

//   Field:       l2c_int
//   Description: L2 Central interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__L2C_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__L2C_INT_position     60
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__L2C_INT_get(x)       _BGQ_GET(1,60,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__L2C_INT_set(v)       _BGQ_SET(1,60,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__L2C_INT_insert(x,v)  _BGQ_INSERT(1,60,x,v)

//   Field:       gea_int
//   Description: GEA interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__GEA_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__GEA_INT_position     61
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__GEA_INT_get(x)       _BGQ_GET(1,61,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__GEA_INT_set(v)       _BGQ_SET(1,61,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__GEA_INT_insert(x,v)  _BGQ_INSERT(1,61,x,v)

//   Field:       nd_int
//   Description: Network interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__ND_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__ND_INT_position     62
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__ND_INT_get(x)       _BGQ_GET(1,62,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__ND_INT_set(v)       _BGQ_SET(1,62,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS8_2__ND_INT_insert(x,v)  _BGQ_INSERT(1,62,x,v)

  
// Register:
//   Name:        gea_mapped_interrupt_status9_0
//   Type:        Read Only
//   Permission:  All
//   Reset:       0000000000000000
//   Description: GEA Interrupt Status0 register for gea interrupt bit 9
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0_offset  (0x0028) // Offset of register in instance 
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0_reset  UNSIGNED64(0x0000000000000000)

//   Field:       upc_rt_int
//   Description: UPC interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__UPC_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__UPC_RT_INT_position     0
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__UPC_RT_INT_get(x)       _BGQ_GET(1,0,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__UPC_RT_INT_set(v)       _BGQ_SET(1,0,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__UPC_RT_INT_insert(x,v)  _BGQ_INSERT(1,0,x,v)

//   Field:       db_rt_int
//   Description: Devbus interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__DB_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__DB_RT_INT_position     1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__DB_RT_INT_get(x)       _BGQ_GET(1,1,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__DB_RT_INT_set(v)       _BGQ_SET(1,1,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__DB_RT_INT_insert(x,v)  _BGQ_INSERT(1,1,x,v)

//   Field:       l1p0_rt_int
//   Description: L1P0 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__L1P0_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__L1P0_RT_INT_position     2
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__L1P0_RT_INT_get(x)       _BGQ_GET(1,2,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__L1P0_RT_INT_set(v)       _BGQ_SET(1,2,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__L1P0_RT_INT_insert(x,v)  _BGQ_INSERT(1,2,x,v)

//   Field:       l1p1_rt_int
//   Description: L1P1 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__L1P1_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__L1P1_RT_INT_position     3
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__L1P1_RT_INT_get(x)       _BGQ_GET(1,3,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__L1P1_RT_INT_set(v)       _BGQ_SET(1,3,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__L1P1_RT_INT_insert(x,v)  _BGQ_INSERT(1,3,x,v)

//   Field:       l1p2_rt_int
//   Description: L1P2 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__L1P2_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__L1P2_RT_INT_position     4
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__L1P2_RT_INT_get(x)       _BGQ_GET(1,4,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__L1P2_RT_INT_set(v)       _BGQ_SET(1,4,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__L1P2_RT_INT_insert(x,v)  _BGQ_INSERT(1,4,x,v)

//   Field:       l1p3_rt_int
//   Description: L1P3 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__L1P3_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__L1P3_RT_INT_position     5
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__L1P3_RT_INT_get(x)       _BGQ_GET(1,5,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__L1P3_RT_INT_set(v)       _BGQ_SET(1,5,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__L1P3_RT_INT_insert(x,v)  _BGQ_INSERT(1,5,x,v)

//   Field:       l1p4_rt_int
//   Description: L1P4 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__L1P4_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__L1P4_RT_INT_position     6
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__L1P4_RT_INT_get(x)       _BGQ_GET(1,6,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__L1P4_RT_INT_set(v)       _BGQ_SET(1,6,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__L1P4_RT_INT_insert(x,v)  _BGQ_INSERT(1,6,x,v)

//   Field:       l1p5_rt_int
//   Description: L1P5 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__L1P5_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__L1P5_RT_INT_position     7
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__L1P5_RT_INT_get(x)       _BGQ_GET(1,7,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__L1P5_RT_INT_set(v)       _BGQ_SET(1,7,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__L1P5_RT_INT_insert(x,v)  _BGQ_INSERT(1,7,x,v)

//   Field:       l1p6_rt_int
//   Description: L1P6 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__L1P6_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__L1P6_RT_INT_position     8
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__L1P6_RT_INT_get(x)       _BGQ_GET(1,8,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__L1P6_RT_INT_set(v)       _BGQ_SET(1,8,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__L1P6_RT_INT_insert(x,v)  _BGQ_INSERT(1,8,x,v)

//   Field:       l1p7_rt_int
//   Description: L1P7 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__L1P7_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__L1P7_RT_INT_position     9
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__L1P7_RT_INT_get(x)       _BGQ_GET(1,9,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__L1P7_RT_INT_set(v)       _BGQ_SET(1,9,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__L1P7_RT_INT_insert(x,v)  _BGQ_INSERT(1,9,x,v)

//   Field:       l1p8_rt_int
//   Description: L1P8 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__L1P8_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__L1P8_RT_INT_position     10
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__L1P8_RT_INT_get(x)       _BGQ_GET(1,10,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__L1P8_RT_INT_set(v)       _BGQ_SET(1,10,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__L1P8_RT_INT_insert(x,v)  _BGQ_INSERT(1,10,x,v)

//   Field:       l1p9_rt_int
//   Description: L1P9 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__L1P9_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__L1P9_RT_INT_position     11
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__L1P9_RT_INT_get(x)       _BGQ_GET(1,11,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__L1P9_RT_INT_set(v)       _BGQ_SET(1,11,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__L1P9_RT_INT_insert(x,v)  _BGQ_INSERT(1,11,x,v)

//   Field:       l1p10_rt_int
//   Description: L1P10 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__L1P10_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__L1P10_RT_INT_position     12
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__L1P10_RT_INT_get(x)       _BGQ_GET(1,12,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__L1P10_RT_INT_set(v)       _BGQ_SET(1,12,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__L1P10_RT_INT_insert(x,v)  _BGQ_INSERT(1,12,x,v)

//   Field:       l1p11_rt_int
//   Description: L1P11 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__L1P11_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__L1P11_RT_INT_position     13
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__L1P11_RT_INT_get(x)       _BGQ_GET(1,13,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__L1P11_RT_INT_set(v)       _BGQ_SET(1,13,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__L1P11_RT_INT_insert(x,v)  _BGQ_INSERT(1,13,x,v)

//   Field:       l1p12_rt_int
//   Description: L1P12 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__L1P12_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__L1P12_RT_INT_position     14
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__L1P12_RT_INT_get(x)       _BGQ_GET(1,14,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__L1P12_RT_INT_set(v)       _BGQ_SET(1,14,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__L1P12_RT_INT_insert(x,v)  _BGQ_INSERT(1,14,x,v)

//   Field:       l1p13_rt_int
//   Description: L1P13 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__L1P13_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__L1P13_RT_INT_position     15
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__L1P13_RT_INT_get(x)       _BGQ_GET(1,15,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__L1P13_RT_INT_set(v)       _BGQ_SET(1,15,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__L1P13_RT_INT_insert(x,v)  _BGQ_INSERT(1,15,x,v)

//   Field:       l1p14_rt_int
//   Description: L1P14 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__L1P14_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__L1P14_RT_INT_position     16
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__L1P14_RT_INT_get(x)       _BGQ_GET(1,16,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__L1P14_RT_INT_set(v)       _BGQ_SET(1,16,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__L1P14_RT_INT_insert(x,v)  _BGQ_INSERT(1,16,x,v)

//   Field:       l1p15_rt_int
//   Description: L1P15 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__L1P15_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__L1P15_RT_INT_position     17
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__L1P15_RT_INT_get(x)       _BGQ_GET(1,17,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__L1P15_RT_INT_set(v)       _BGQ_SET(1,17,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__L1P15_RT_INT_insert(x,v)  _BGQ_INSERT(1,17,x,v)

//   Field:       l1p16_rt_int
//   Description: L1P16 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__L1P16_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__L1P16_RT_INT_position     18
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__L1P16_RT_INT_get(x)       _BGQ_GET(1,18,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__L1P16_RT_INT_set(v)       _BGQ_SET(1,18,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__L1P16_RT_INT_insert(x,v)  _BGQ_INSERT(1,18,x,v)

//   Field:       pcie_rt_int
//   Description: PCIE interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__PCIE_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__PCIE_RT_INT_position     19
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__PCIE_RT_INT_get(x)       _BGQ_GET(1,19,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__PCIE_RT_INT_set(v)       _BGQ_SET(1,19,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__PCIE_RT_INT_insert(x,v)  _BGQ_INSERT(1,19,x,v)

//   Field:       sd0_rt_int
//   Description: Serdes0 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__SD0_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__SD0_RT_INT_position     20
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__SD0_RT_INT_get(x)       _BGQ_GET(1,20,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__SD0_RT_INT_set(v)       _BGQ_SET(1,20,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__SD0_RT_INT_insert(x,v)  _BGQ_INSERT(1,20,x,v)

//   Field:       sd1_rt_int
//   Description: Serdes1 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__SD1_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__SD1_RT_INT_position     21
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__SD1_RT_INT_get(x)       _BGQ_GET(1,21,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__SD1_RT_INT_set(v)       _BGQ_SET(1,21,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__SD1_RT_INT_insert(x,v)  _BGQ_INSERT(1,21,x,v)

//   Field:       db_pcie_rt_int
//   Description: Devbus PCIE interrupt bit 0:3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__DB_PCIE_RT_INT_width        4
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__DB_PCIE_RT_INT_position     25
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__DB_PCIE_RT_INT_get(x)       _BGQ_GET(4,25,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__DB_PCIE_RT_INT_set(v)       _BGQ_SET(4,25,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__DB_PCIE_RT_INT_insert(x,v)  _BGQ_INSERT(4,25,x,v)

//   Field:       cs_rt_int
//   Description: Clockstop interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__CS_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__CS_RT_INT_position     26
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__CS_RT_INT_get(x)       _BGQ_GET(1,26,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__CS_RT_INT_set(v)       _BGQ_SET(1,26,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__CS_RT_INT_insert(x,v)  _BGQ_INSERT(1,26,x,v)

//   Field:       en_rt_int
//   Description: Envmon interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__EN_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__EN_RT_INT_position     27
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__EN_RT_INT_get(x)       _BGQ_GET(1,27,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__EN_RT_INT_set(v)       _BGQ_SET(1,27,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__EN_RT_INT_insert(x,v)  _BGQ_INSERT(1,27,x,v)

//   Field:       dcr_arb_rt_int
//   Description: DCR Arbiter interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__DCR_ARB_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__DCR_ARB_RT_INT_position     31
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__DCR_ARB_RT_INT_get(x)       _BGQ_GET(1,31,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__DCR_ARB_RT_INT_set(v)       _BGQ_SET(1,31,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__DCR_ARB_RT_INT_insert(x,v)  _BGQ_INSERT(1,31,x,v)

//   Field:       testint_rt_int
//   Description: Testint interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__TESTINT_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__TESTINT_RT_INT_position     32
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__TESTINT_RT_INT_get(x)       _BGQ_GET(1,32,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__TESTINT_RT_INT_set(v)       _BGQ_SET(1,32,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__TESTINT_RT_INT_insert(x,v)  _BGQ_INSERT(1,32,x,v)

//   Field:       mu_rt_int
//   Description: Message Unit interrupt bit 0:5 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__MU_RT_INT_width        6
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__MU_RT_INT_position     38
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__MU_RT_INT_get(x)       _BGQ_GET(6,38,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__MU_RT_INT_set(v)       _BGQ_SET(6,38,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__MU_RT_INT_insert(x,v)  _BGQ_INSERT(6,38,x,v)

//   Field:       ddr0_rt_int
//   Description: DDR Controller0 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__DDR0_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__DDR0_RT_INT_position     39
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__DDR0_RT_INT_get(x)       _BGQ_GET(1,39,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__DDR0_RT_INT_set(v)       _BGQ_SET(1,39,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__DDR0_RT_INT_insert(x,v)  _BGQ_INSERT(1,39,x,v)

//   Field:       ddr1_rt_int
//   Description: DDR Controller1 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__DDR1_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__DDR1_RT_INT_position     40
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__DDR1_RT_INT_get(x)       _BGQ_GET(1,40,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__DDR1_RT_INT_set(v)       _BGQ_SET(1,40,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__DDR1_RT_INT_insert(x,v)  _BGQ_INSERT(1,40,x,v)

//   Field:       sw_rt_int
//   Description: Switch interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__SW_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__SW_RT_INT_position     41
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__SW_RT_INT_get(x)       _BGQ_GET(1,41,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__SW_RT_INT_set(v)       _BGQ_SET(1,41,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__SW_RT_INT_insert(x,v)  _BGQ_INSERT(1,41,x,v)

//   Field:       edram_rt_int
//   Description: EDRAM interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__EDRAM_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__EDRAM_RT_INT_position     42
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__EDRAM_RT_INT_get(x)       _BGQ_GET(1,42,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__EDRAM_RT_INT_set(v)       _BGQ_SET(1,42,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__EDRAM_RT_INT_insert(x,v)  _BGQ_INSERT(1,42,x,v)

//   Field:       l1p0_rt_int2
//   Description: L1P0 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__L1P0_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__L1P0_RT_INT2_position     43
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__L1P0_RT_INT2_get(x)       _BGQ_GET(1,43,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__L1P0_RT_INT2_set(v)       _BGQ_SET(1,43,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__L1P0_RT_INT2_insert(x,v)  _BGQ_INSERT(1,43,x,v)

//   Field:       l1p1_rt_int2
//   Description: L1P1 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__L1P1_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__L1P1_RT_INT2_position     44
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__L1P1_RT_INT2_get(x)       _BGQ_GET(1,44,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__L1P1_RT_INT2_set(v)       _BGQ_SET(1,44,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__L1P1_RT_INT2_insert(x,v)  _BGQ_INSERT(1,44,x,v)

//   Field:       l1p2_rt_int2
//   Description: L1P2 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__L1P2_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__L1P2_RT_INT2_position     45
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__L1P2_RT_INT2_get(x)       _BGQ_GET(1,45,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__L1P2_RT_INT2_set(v)       _BGQ_SET(1,45,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__L1P2_RT_INT2_insert(x,v)  _BGQ_INSERT(1,45,x,v)

//   Field:       l1p3_rt_int2
//   Description: L1P3 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__L1P3_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__L1P3_RT_INT2_position     46
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__L1P3_RT_INT2_get(x)       _BGQ_GET(1,46,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__L1P3_RT_INT2_set(v)       _BGQ_SET(1,46,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__L1P3_RT_INT2_insert(x,v)  _BGQ_INSERT(1,46,x,v)

//   Field:       l1p4_rt_int2
//   Description: L1P4 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__L1P4_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__L1P4_RT_INT2_position     47
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__L1P4_RT_INT2_get(x)       _BGQ_GET(1,47,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__L1P4_RT_INT2_set(v)       _BGQ_SET(1,47,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__L1P4_RT_INT2_insert(x,v)  _BGQ_INSERT(1,47,x,v)

//   Field:       l1p5_rt_int2
//   Description: L1P5 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__L1P5_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__L1P5_RT_INT2_position     48
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__L1P5_RT_INT2_get(x)       _BGQ_GET(1,48,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__L1P5_RT_INT2_set(v)       _BGQ_SET(1,48,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__L1P5_RT_INT2_insert(x,v)  _BGQ_INSERT(1,48,x,v)

//   Field:       l1p6_rt_int2
//   Description: L1P6 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__L1P6_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__L1P6_RT_INT2_position     49
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__L1P6_RT_INT2_get(x)       _BGQ_GET(1,49,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__L1P6_RT_INT2_set(v)       _BGQ_SET(1,49,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__L1P6_RT_INT2_insert(x,v)  _BGQ_INSERT(1,49,x,v)

//   Field:       l1p7_rt_int2
//   Description: L1P7 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__L1P7_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__L1P7_RT_INT2_position     50
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__L1P7_RT_INT2_get(x)       _BGQ_GET(1,50,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__L1P7_RT_INT2_set(v)       _BGQ_SET(1,50,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__L1P7_RT_INT2_insert(x,v)  _BGQ_INSERT(1,50,x,v)

//   Field:       l1p8_rt_int2
//   Description: L1P8 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__L1P8_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__L1P8_RT_INT2_position     51
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__L1P8_RT_INT2_get(x)       _BGQ_GET(1,51,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__L1P8_RT_INT2_set(v)       _BGQ_SET(1,51,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__L1P8_RT_INT2_insert(x,v)  _BGQ_INSERT(1,51,x,v)

//   Field:       l1p9_rt_int2
//   Description: L1P9 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__L1P9_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__L1P9_RT_INT2_position     52
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__L1P9_RT_INT2_get(x)       _BGQ_GET(1,52,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__L1P9_RT_INT2_set(v)       _BGQ_SET(1,52,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__L1P9_RT_INT2_insert(x,v)  _BGQ_INSERT(1,52,x,v)

//   Field:       l1p10_rt_int2
//   Description: L1P10 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__L1P10_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__L1P10_RT_INT2_position     53
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__L1P10_RT_INT2_get(x)       _BGQ_GET(1,53,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__L1P10_RT_INT2_set(v)       _BGQ_SET(1,53,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__L1P10_RT_INT2_insert(x,v)  _BGQ_INSERT(1,53,x,v)

//   Field:       l1p11_rt_int2
//   Description: L1P11 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__L1P11_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__L1P11_RT_INT2_position     54
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__L1P11_RT_INT2_get(x)       _BGQ_GET(1,54,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__L1P11_RT_INT2_set(v)       _BGQ_SET(1,54,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__L1P11_RT_INT2_insert(x,v)  _BGQ_INSERT(1,54,x,v)

//   Field:       l1p12_rt_int2
//   Description: L1P12 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__L1P12_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__L1P12_RT_INT2_position     55
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__L1P12_RT_INT2_get(x)       _BGQ_GET(1,55,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__L1P12_RT_INT2_set(v)       _BGQ_SET(1,55,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__L1P12_RT_INT2_insert(x,v)  _BGQ_INSERT(1,55,x,v)

//   Field:       l1p13_rt_int2
//   Description: L1P13 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__L1P13_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__L1P13_RT_INT2_position     56
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__L1P13_RT_INT2_get(x)       _BGQ_GET(1,56,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__L1P13_RT_INT2_set(v)       _BGQ_SET(1,56,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__L1P13_RT_INT2_insert(x,v)  _BGQ_INSERT(1,56,x,v)

//   Field:       l1p14_rt_int2
//   Description: L1P14 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__L1P14_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__L1P14_RT_INT2_position     57
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__L1P14_RT_INT2_get(x)       _BGQ_GET(1,57,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__L1P14_RT_INT2_set(v)       _BGQ_SET(1,57,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__L1P14_RT_INT2_insert(x,v)  _BGQ_INSERT(1,57,x,v)

//   Field:       l1p15_rt_int2
//   Description: L1P15 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__L1P15_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__L1P15_RT_INT2_position     58
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__L1P15_RT_INT2_get(x)       _BGQ_GET(1,58,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__L1P15_RT_INT2_set(v)       _BGQ_SET(1,58,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__L1P15_RT_INT2_insert(x,v)  _BGQ_INSERT(1,58,x,v)

//   Field:       l1p16_rt_int2
//   Description: L1P16 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__L1P16_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__L1P16_RT_INT2_position     59
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__L1P16_RT_INT2_get(x)       _BGQ_GET(1,59,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__L1P16_RT_INT2_set(v)       _BGQ_SET(1,59,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__L1P16_RT_INT2_insert(x,v)  _BGQ_INSERT(1,59,x,v)

//   Field:       gea_rt_int
//   Description: GEA interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__GEA_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__GEA_RT_INT_position     61
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__GEA_RT_INT_get(x)       _BGQ_GET(1,61,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__GEA_RT_INT_set(v)       _BGQ_SET(1,61,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_0__GEA_RT_INT_insert(x,v)  _BGQ_INSERT(1,61,x,v)

  
// Register:
//   Name:        gea_mapped_interrupt_status9_1
//   Type:        Read Only
//   Permission:  All
//   Reset:       0000000000000000
//   Description: GEA Interrupt Status1 register for gea interrupt bit 9
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_1_offset  (0x0029) // Offset of register in instance 
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_1_reset  UNSIGNED64(0x0000000000000000)

//   Field:       upc_int
//   Description: UPC interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_1__UPC_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_1__UPC_INT_position     0
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_1__UPC_INT_get(x)       _BGQ_GET(1,0,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_1__UPC_INT_set(v)       _BGQ_SET(1,0,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_1__UPC_INT_insert(x,v)  _BGQ_INSERT(1,0,x,v)

//   Field:       db_int
//   Description: Devbus interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_1__DB_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_1__DB_INT_position     1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_1__DB_INT_get(x)       _BGQ_GET(1,1,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_1__DB_INT_set(v)       _BGQ_SET(1,1,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_1__DB_INT_insert(x,v)  _BGQ_INSERT(1,1,x,v)

//   Field:       l1p0_int
//   Description: L1P0 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_1__L1P0_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_1__L1P0_INT_position     2
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_1__L1P0_INT_get(x)       _BGQ_GET(1,2,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_1__L1P0_INT_set(v)       _BGQ_SET(1,2,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_1__L1P0_INT_insert(x,v)  _BGQ_INSERT(1,2,x,v)

//   Field:       l1p1_int
//   Description: L1P1 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_1__L1P1_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_1__L1P1_INT_position     3
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_1__L1P1_INT_get(x)       _BGQ_GET(1,3,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_1__L1P1_INT_set(v)       _BGQ_SET(1,3,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_1__L1P1_INT_insert(x,v)  _BGQ_INSERT(1,3,x,v)

//   Field:       l1p2_int
//   Description: L1P2 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_1__L1P2_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_1__L1P2_INT_position     4
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_1__L1P2_INT_get(x)       _BGQ_GET(1,4,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_1__L1P2_INT_set(v)       _BGQ_SET(1,4,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_1__L1P2_INT_insert(x,v)  _BGQ_INSERT(1,4,x,v)

//   Field:       l1p3_int
//   Description: L1P3 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_1__L1P3_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_1__L1P3_INT_position     5
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_1__L1P3_INT_get(x)       _BGQ_GET(1,5,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_1__L1P3_INT_set(v)       _BGQ_SET(1,5,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_1__L1P3_INT_insert(x,v)  _BGQ_INSERT(1,5,x,v)

//   Field:       l1p4_int
//   Description: L1P4 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_1__L1P4_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_1__L1P4_INT_position     6
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_1__L1P4_INT_get(x)       _BGQ_GET(1,6,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_1__L1P4_INT_set(v)       _BGQ_SET(1,6,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_1__L1P4_INT_insert(x,v)  _BGQ_INSERT(1,6,x,v)

//   Field:       l1p5_int
//   Description: L1P5 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_1__L1P5_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_1__L1P5_INT_position     7
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_1__L1P5_INT_get(x)       _BGQ_GET(1,7,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_1__L1P5_INT_set(v)       _BGQ_SET(1,7,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_1__L1P5_INT_insert(x,v)  _BGQ_INSERT(1,7,x,v)

//   Field:       l1p6_int
//   Description: L1P6 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_1__L1P6_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_1__L1P6_INT_position     8
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_1__L1P6_INT_get(x)       _BGQ_GET(1,8,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_1__L1P6_INT_set(v)       _BGQ_SET(1,8,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_1__L1P6_INT_insert(x,v)  _BGQ_INSERT(1,8,x,v)

//   Field:       l1p7_int
//   Description: L1P7 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_1__L1P7_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_1__L1P7_INT_position     9
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_1__L1P7_INT_get(x)       _BGQ_GET(1,9,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_1__L1P7_INT_set(v)       _BGQ_SET(1,9,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_1__L1P7_INT_insert(x,v)  _BGQ_INSERT(1,9,x,v)

//   Field:       l1p8_int
//   Description: L1P8 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_1__L1P8_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_1__L1P8_INT_position     10
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_1__L1P8_INT_get(x)       _BGQ_GET(1,10,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_1__L1P8_INT_set(v)       _BGQ_SET(1,10,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_1__L1P8_INT_insert(x,v)  _BGQ_INSERT(1,10,x,v)

//   Field:       l1p9_int
//   Description: L1P9 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_1__L1P9_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_1__L1P9_INT_position     11
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_1__L1P9_INT_get(x)       _BGQ_GET(1,11,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_1__L1P9_INT_set(v)       _BGQ_SET(1,11,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_1__L1P9_INT_insert(x,v)  _BGQ_INSERT(1,11,x,v)

//   Field:       l1p10_int
//   Description: L1P10 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_1__L1P10_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_1__L1P10_INT_position     12
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_1__L1P10_INT_get(x)       _BGQ_GET(1,12,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_1__L1P10_INT_set(v)       _BGQ_SET(1,12,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_1__L1P10_INT_insert(x,v)  _BGQ_INSERT(1,12,x,v)

//   Field:       l1p11_int
//   Description: L1P11 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_1__L1P11_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_1__L1P11_INT_position     13
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_1__L1P11_INT_get(x)       _BGQ_GET(1,13,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_1__L1P11_INT_set(v)       _BGQ_SET(1,13,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_1__L1P11_INT_insert(x,v)  _BGQ_INSERT(1,13,x,v)

//   Field:       l1p12_int
//   Description: L1P12 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_1__L1P12_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_1__L1P12_INT_position     14
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_1__L1P12_INT_get(x)       _BGQ_GET(1,14,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_1__L1P12_INT_set(v)       _BGQ_SET(1,14,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_1__L1P12_INT_insert(x,v)  _BGQ_INSERT(1,14,x,v)

//   Field:       l1p13_int
//   Description: L1P13 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_1__L1P13_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_1__L1P13_INT_position     15
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_1__L1P13_INT_get(x)       _BGQ_GET(1,15,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_1__L1P13_INT_set(v)       _BGQ_SET(1,15,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_1__L1P13_INT_insert(x,v)  _BGQ_INSERT(1,15,x,v)

//   Field:       l1p14_int
//   Description: L1P14 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_1__L1P14_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_1__L1P14_INT_position     16
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_1__L1P14_INT_get(x)       _BGQ_GET(1,16,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_1__L1P14_INT_set(v)       _BGQ_SET(1,16,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_1__L1P14_INT_insert(x,v)  _BGQ_INSERT(1,16,x,v)

//   Field:       l1p15_int
//   Description: L1P15 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_1__L1P15_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_1__L1P15_INT_position     17
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_1__L1P15_INT_get(x)       _BGQ_GET(1,17,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_1__L1P15_INT_set(v)       _BGQ_SET(1,17,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_1__L1P15_INT_insert(x,v)  _BGQ_INSERT(1,17,x,v)

//   Field:       l1p16_int
//   Description: L1P16 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_1__L1P16_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_1__L1P16_INT_position     18
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_1__L1P16_INT_get(x)       _BGQ_GET(1,18,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_1__L1P16_INT_set(v)       _BGQ_SET(1,18,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_1__L1P16_INT_insert(x,v)  _BGQ_INSERT(1,18,x,v)

//   Field:       pcie_int
//   Description: PCIE interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_1__PCIE_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_1__PCIE_INT_position     19
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_1__PCIE_INT_get(x)       _BGQ_GET(1,19,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_1__PCIE_INT_set(v)       _BGQ_SET(1,19,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_1__PCIE_INT_insert(x,v)  _BGQ_INSERT(1,19,x,v)

//   Field:       sd0_int
//   Description: Serdes0 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_1__SD0_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_1__SD0_INT_position     20
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_1__SD0_INT_get(x)       _BGQ_GET(1,20,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_1__SD0_INT_set(v)       _BGQ_SET(1,20,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_1__SD0_INT_insert(x,v)  _BGQ_INSERT(1,20,x,v)

//   Field:       sd1_int
//   Description: Serdes1 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_1__SD1_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_1__SD1_INT_position     21
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_1__SD1_INT_get(x)       _BGQ_GET(1,21,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_1__SD1_INT_set(v)       _BGQ_SET(1,21,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_1__SD1_INT_insert(x,v)  _BGQ_INSERT(1,21,x,v)

//   Field:       cs_int
//   Description: Clockstop interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_1__CS_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_1__CS_INT_position     26
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_1__CS_INT_get(x)       _BGQ_GET(1,26,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_1__CS_INT_set(v)       _BGQ_SET(1,26,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_1__CS_INT_insert(x,v)  _BGQ_INSERT(1,26,x,v)

//   Field:       en_int
//   Description: Envmon interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_1__EN_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_1__EN_INT_position     27
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_1__EN_INT_get(x)       _BGQ_GET(1,27,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_1__EN_INT_set(v)       _BGQ_SET(1,27,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_1__EN_INT_insert(x,v)  _BGQ_INSERT(1,27,x,v)

//   Field:       dcr_arb_int
//   Description: DCR Arbiter interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_1__DCR_ARB_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_1__DCR_ARB_INT_position     31
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_1__DCR_ARB_INT_get(x)       _BGQ_GET(1,31,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_1__DCR_ARB_INT_set(v)       _BGQ_SET(1,31,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_1__DCR_ARB_INT_insert(x,v)  _BGQ_INSERT(1,31,x,v)

//   Field:       testint_int
//   Description: Testint interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_1__TESTINT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_1__TESTINT_INT_position     32
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_1__TESTINT_INT_get(x)       _BGQ_GET(1,32,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_1__TESTINT_INT_set(v)       _BGQ_SET(1,32,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_1__TESTINT_INT_insert(x,v)  _BGQ_INSERT(1,32,x,v)

//   Field:       mu_int
//   Description: Message Unit interrupt bit 6 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_1__MU_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_1__MU_INT_position     33
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_1__MU_INT_get(x)       _BGQ_GET(1,33,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_1__MU_INT_set(v)       _BGQ_SET(1,33,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_1__MU_INT_insert(x,v)  _BGQ_INSERT(1,33,x,v)

//   Field:       ddr0_int
//   Description: DDR Controller0 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_1__DDR0_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_1__DDR0_INT_position     39
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_1__DDR0_INT_get(x)       _BGQ_GET(1,39,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_1__DDR0_INT_set(v)       _BGQ_SET(1,39,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_1__DDR0_INT_insert(x,v)  _BGQ_INSERT(1,39,x,v)

//   Field:       ddr1_int
//   Description: DDR Controller1 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_1__DDR1_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_1__DDR1_INT_position     40
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_1__DDR1_INT_get(x)       _BGQ_GET(1,40,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_1__DDR1_INT_set(v)       _BGQ_SET(1,40,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_1__DDR1_INT_insert(x,v)  _BGQ_INSERT(1,40,x,v)

//   Field:       sw_int
//   Description: Switch interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_1__SW_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_1__SW_INT_position     41
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_1__SW_INT_get(x)       _BGQ_GET(1,41,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_1__SW_INT_set(v)       _BGQ_SET(1,41,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_1__SW_INT_insert(x,v)  _BGQ_INSERT(1,41,x,v)

//   Field:       edram_int
//   Description: EDRAM interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_1__EDRAM_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_1__EDRAM_INT_position     42
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_1__EDRAM_INT_get(x)       _BGQ_GET(1,42,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_1__EDRAM_INT_set(v)       _BGQ_SET(1,42,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_1__EDRAM_INT_insert(x,v)  _BGQ_INSERT(1,42,x,v)

//   Field:       l2s_int
//   Description: L2 slice 0-15 interrupt bit is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_1__L2S_INT_width        16
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_1__L2S_INT_position     58
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_1__L2S_INT_get(x)       _BGQ_GET(16,58,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_1__L2S_INT_set(v)       _BGQ_SET(16,58,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_1__L2S_INT_insert(x,v)  _BGQ_INSERT(16,58,x,v)

//   Field:       l2c_int
//   Description: L2 Central interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_1__L2C_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_1__L2C_INT_position     60
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_1__L2C_INT_get(x)       _BGQ_GET(1,60,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_1__L2C_INT_set(v)       _BGQ_SET(1,60,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_1__L2C_INT_insert(x,v)  _BGQ_INSERT(1,60,x,v)

//   Field:       gea_int
//   Description: GEA interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_1__GEA_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_1__GEA_INT_position     61
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_1__GEA_INT_get(x)       _BGQ_GET(1,61,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_1__GEA_INT_set(v)       _BGQ_SET(1,61,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_1__GEA_INT_insert(x,v)  _BGQ_INSERT(1,61,x,v)

//   Field:       nd_int
//   Description: Network interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_1__ND_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_1__ND_INT_position     62
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_1__ND_INT_get(x)       _BGQ_GET(1,62,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_1__ND_INT_set(v)       _BGQ_SET(1,62,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_1__ND_INT_insert(x,v)  _BGQ_INSERT(1,62,x,v)

  
// Register:
//   Name:        gea_mapped_interrupt_status9_2
//   Type:        Read Only
//   Permission:  All
//   Reset:       0000000000000000
//   Description: GEA Interrupt Status2 register for gea interrupt bit 9
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2_offset  (0x002A) // Offset of register in instance 
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2_reset  UNSIGNED64(0x0000000000000000)

//   Field:       upc_int
//   Description: UPC interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__UPC_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__UPC_INT_position     0
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__UPC_INT_get(x)       _BGQ_GET(1,0,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__UPC_INT_set(v)       _BGQ_SET(1,0,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__UPC_INT_insert(x,v)  _BGQ_INSERT(1,0,x,v)

//   Field:       db_int
//   Description: Devbus interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__DB_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__DB_INT_position     1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__DB_INT_get(x)       _BGQ_GET(1,1,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__DB_INT_set(v)       _BGQ_SET(1,1,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__DB_INT_insert(x,v)  _BGQ_INSERT(1,1,x,v)

//   Field:       l1p0_int
//   Description: L1P0 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__L1P0_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__L1P0_INT_position     2
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__L1P0_INT_get(x)       _BGQ_GET(1,2,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__L1P0_INT_set(v)       _BGQ_SET(1,2,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__L1P0_INT_insert(x,v)  _BGQ_INSERT(1,2,x,v)

//   Field:       l1p1_int
//   Description: L1P1 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__L1P1_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__L1P1_INT_position     3
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__L1P1_INT_get(x)       _BGQ_GET(1,3,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__L1P1_INT_set(v)       _BGQ_SET(1,3,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__L1P1_INT_insert(x,v)  _BGQ_INSERT(1,3,x,v)

//   Field:       l1p2_int
//   Description: L1P2 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__L1P2_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__L1P2_INT_position     4
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__L1P2_INT_get(x)       _BGQ_GET(1,4,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__L1P2_INT_set(v)       _BGQ_SET(1,4,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__L1P2_INT_insert(x,v)  _BGQ_INSERT(1,4,x,v)

//   Field:       l1p3_int
//   Description: L1P3 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__L1P3_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__L1P3_INT_position     5
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__L1P3_INT_get(x)       _BGQ_GET(1,5,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__L1P3_INT_set(v)       _BGQ_SET(1,5,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__L1P3_INT_insert(x,v)  _BGQ_INSERT(1,5,x,v)

//   Field:       l1p4_int
//   Description: L1P4 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__L1P4_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__L1P4_INT_position     6
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__L1P4_INT_get(x)       _BGQ_GET(1,6,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__L1P4_INT_set(v)       _BGQ_SET(1,6,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__L1P4_INT_insert(x,v)  _BGQ_INSERT(1,6,x,v)

//   Field:       l1p5_int
//   Description: L1P5 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__L1P5_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__L1P5_INT_position     7
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__L1P5_INT_get(x)       _BGQ_GET(1,7,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__L1P5_INT_set(v)       _BGQ_SET(1,7,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__L1P5_INT_insert(x,v)  _BGQ_INSERT(1,7,x,v)

//   Field:       l1p6_int
//   Description: L1P6 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__L1P6_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__L1P6_INT_position     8
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__L1P6_INT_get(x)       _BGQ_GET(1,8,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__L1P6_INT_set(v)       _BGQ_SET(1,8,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__L1P6_INT_insert(x,v)  _BGQ_INSERT(1,8,x,v)

//   Field:       l1p7_int
//   Description: L1P7 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__L1P7_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__L1P7_INT_position     9
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__L1P7_INT_get(x)       _BGQ_GET(1,9,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__L1P7_INT_set(v)       _BGQ_SET(1,9,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__L1P7_INT_insert(x,v)  _BGQ_INSERT(1,9,x,v)

//   Field:       l1p8_int
//   Description: L1P8 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__L1P8_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__L1P8_INT_position     10
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__L1P8_INT_get(x)       _BGQ_GET(1,10,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__L1P8_INT_set(v)       _BGQ_SET(1,10,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__L1P8_INT_insert(x,v)  _BGQ_INSERT(1,10,x,v)

//   Field:       l1p9_int
//   Description: L1P9 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__L1P9_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__L1P9_INT_position     11
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__L1P9_INT_get(x)       _BGQ_GET(1,11,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__L1P9_INT_set(v)       _BGQ_SET(1,11,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__L1P9_INT_insert(x,v)  _BGQ_INSERT(1,11,x,v)

//   Field:       l1p10_int
//   Description: L1P10 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__L1P10_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__L1P10_INT_position     12
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__L1P10_INT_get(x)       _BGQ_GET(1,12,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__L1P10_INT_set(v)       _BGQ_SET(1,12,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__L1P10_INT_insert(x,v)  _BGQ_INSERT(1,12,x,v)

//   Field:       l1p11_int
//   Description: L1P11 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__L1P11_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__L1P11_INT_position     13
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__L1P11_INT_get(x)       _BGQ_GET(1,13,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__L1P11_INT_set(v)       _BGQ_SET(1,13,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__L1P11_INT_insert(x,v)  _BGQ_INSERT(1,13,x,v)

//   Field:       l1p12_int
//   Description: L1P12 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__L1P12_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__L1P12_INT_position     14
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__L1P12_INT_get(x)       _BGQ_GET(1,14,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__L1P12_INT_set(v)       _BGQ_SET(1,14,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__L1P12_INT_insert(x,v)  _BGQ_INSERT(1,14,x,v)

//   Field:       l1p13_int
//   Description: L1P13 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__L1P13_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__L1P13_INT_position     15
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__L1P13_INT_get(x)       _BGQ_GET(1,15,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__L1P13_INT_set(v)       _BGQ_SET(1,15,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__L1P13_INT_insert(x,v)  _BGQ_INSERT(1,15,x,v)

//   Field:       l1p14_int
//   Description: L1P14 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__L1P14_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__L1P14_INT_position     16
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__L1P14_INT_get(x)       _BGQ_GET(1,16,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__L1P14_INT_set(v)       _BGQ_SET(1,16,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__L1P14_INT_insert(x,v)  _BGQ_INSERT(1,16,x,v)

//   Field:       l1p15_int
//   Description: L1P15 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__L1P15_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__L1P15_INT_position     17
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__L1P15_INT_get(x)       _BGQ_GET(1,17,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__L1P15_INT_set(v)       _BGQ_SET(1,17,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__L1P15_INT_insert(x,v)  _BGQ_INSERT(1,17,x,v)

//   Field:       l1p16_int
//   Description: L1P16 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__L1P16_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__L1P16_INT_position     18
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__L1P16_INT_get(x)       _BGQ_GET(1,18,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__L1P16_INT_set(v)       _BGQ_SET(1,18,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__L1P16_INT_insert(x,v)  _BGQ_INSERT(1,18,x,v)

//   Field:       pcie_int
//   Description: PCIE interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__PCIE_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__PCIE_INT_position     19
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__PCIE_INT_get(x)       _BGQ_GET(1,19,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__PCIE_INT_set(v)       _BGQ_SET(1,19,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__PCIE_INT_insert(x,v)  _BGQ_INSERT(1,19,x,v)

//   Field:       sd0_int
//   Description: Serdes0 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__SD0_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__SD0_INT_position     20
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__SD0_INT_get(x)       _BGQ_GET(1,20,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__SD0_INT_set(v)       _BGQ_SET(1,20,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__SD0_INT_insert(x,v)  _BGQ_INSERT(1,20,x,v)

//   Field:       sd1_int
//   Description: Serdes1 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__SD1_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__SD1_INT_position     21
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__SD1_INT_get(x)       _BGQ_GET(1,21,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__SD1_INT_set(v)       _BGQ_SET(1,21,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__SD1_INT_insert(x,v)  _BGQ_INSERT(1,21,x,v)

//   Field:       cs_int
//   Description: Clockstop interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__CS_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__CS_INT_position     26
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__CS_INT_get(x)       _BGQ_GET(1,26,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__CS_INT_set(v)       _BGQ_SET(1,26,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__CS_INT_insert(x,v)  _BGQ_INSERT(1,26,x,v)

//   Field:       en_int
//   Description: Envmon interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__EN_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__EN_INT_position     27
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__EN_INT_get(x)       _BGQ_GET(1,27,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__EN_INT_set(v)       _BGQ_SET(1,27,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__EN_INT_insert(x,v)  _BGQ_INSERT(1,27,x,v)

//   Field:       dcr_arb_int
//   Description: DCR Arbiter interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__DCR_ARB_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__DCR_ARB_INT_position     31
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__DCR_ARB_INT_get(x)       _BGQ_GET(1,31,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__DCR_ARB_INT_set(v)       _BGQ_SET(1,31,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__DCR_ARB_INT_insert(x,v)  _BGQ_INSERT(1,31,x,v)

//   Field:       testint_int
//   Description: Testint interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__TESTINT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__TESTINT_INT_position     32
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__TESTINT_INT_get(x)       _BGQ_GET(1,32,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__TESTINT_INT_set(v)       _BGQ_SET(1,32,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__TESTINT_INT_insert(x,v)  _BGQ_INSERT(1,32,x,v)

//   Field:       mu_int
//   Description: Message Unit interrupt bit 7 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__MU_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__MU_INT_position     33
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__MU_INT_get(x)       _BGQ_GET(1,33,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__MU_INT_set(v)       _BGQ_SET(1,33,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__MU_INT_insert(x,v)  _BGQ_INSERT(1,33,x,v)

//   Field:       ddr0_int
//   Description: DDR Controller0 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__DDR0_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__DDR0_INT_position     39
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__DDR0_INT_get(x)       _BGQ_GET(1,39,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__DDR0_INT_set(v)       _BGQ_SET(1,39,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__DDR0_INT_insert(x,v)  _BGQ_INSERT(1,39,x,v)

//   Field:       ddr1_int
//   Description: DDR Controller1 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__DDR1_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__DDR1_INT_position     40
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__DDR1_INT_get(x)       _BGQ_GET(1,40,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__DDR1_INT_set(v)       _BGQ_SET(1,40,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__DDR1_INT_insert(x,v)  _BGQ_INSERT(1,40,x,v)

//   Field:       sw_int
//   Description: Switch interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__SW_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__SW_INT_position     41
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__SW_INT_get(x)       _BGQ_GET(1,41,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__SW_INT_set(v)       _BGQ_SET(1,41,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__SW_INT_insert(x,v)  _BGQ_INSERT(1,41,x,v)

//   Field:       edram_int
//   Description: EDRAM interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__EDRAM_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__EDRAM_INT_position     42
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__EDRAM_INT_get(x)       _BGQ_GET(1,42,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__EDRAM_INT_set(v)       _BGQ_SET(1,42,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__EDRAM_INT_insert(x,v)  _BGQ_INSERT(1,42,x,v)

//   Field:       l2cntr0_int
//   Description: L2 counter 0 interrupt is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__L2CNTR0_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__L2CNTR0_INT_position     43
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__L2CNTR0_INT_get(x)       _BGQ_GET(1,43,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__L2CNTR0_INT_set(v)       _BGQ_SET(1,43,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__L2CNTR0_INT_insert(x,v)  _BGQ_INSERT(1,43,x,v)

//   Field:       l2cntr1_int
//   Description: L2 counter 1 interrupt is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__L2CNTR1_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__L2CNTR1_INT_position     44
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__L2CNTR1_INT_get(x)       _BGQ_GET(1,44,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__L2CNTR1_INT_set(v)       _BGQ_SET(1,44,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__L2CNTR1_INT_insert(x,v)  _BGQ_INSERT(1,44,x,v)

//   Field:       l2cntr2_int
//   Description: L2 counter 2 interrupt is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__L2CNTR2_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__L2CNTR2_INT_position     45
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__L2CNTR2_INT_get(x)       _BGQ_GET(1,45,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__L2CNTR2_INT_set(v)       _BGQ_SET(1,45,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__L2CNTR2_INT_insert(x,v)  _BGQ_INSERT(1,45,x,v)

//   Field:       l2cntr3_int
//   Description: L2 counter 3 interrupt is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__L2CNTR3_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__L2CNTR3_INT_position     46
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__L2CNTR3_INT_get(x)       _BGQ_GET(1,46,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__L2CNTR3_INT_set(v)       _BGQ_SET(1,46,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__L2CNTR3_INT_insert(x,v)  _BGQ_INSERT(1,46,x,v)

//   Field:       msgc_int
//   Description: Msync generation counter interrupt is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__MSGC_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__MSGC_INT_position     47
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__MSGC_INT_get(x)       _BGQ_GET(1,47,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__MSGC_INT_set(v)       _BGQ_SET(1,47,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__MSGC_INT_insert(x,v)  _BGQ_INSERT(1,47,x,v)

//   Field:       l2c_int
//   Description: L2 Central interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__L2C_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__L2C_INT_position     60
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__L2C_INT_get(x)       _BGQ_GET(1,60,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__L2C_INT_set(v)       _BGQ_SET(1,60,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__L2C_INT_insert(x,v)  _BGQ_INSERT(1,60,x,v)

//   Field:       gea_int
//   Description: GEA interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__GEA_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__GEA_INT_position     61
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__GEA_INT_get(x)       _BGQ_GET(1,61,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__GEA_INT_set(v)       _BGQ_SET(1,61,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__GEA_INT_insert(x,v)  _BGQ_INSERT(1,61,x,v)

//   Field:       nd_int
//   Description: Network interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__ND_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__ND_INT_position     62
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__ND_INT_get(x)       _BGQ_GET(1,62,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__ND_INT_set(v)       _BGQ_SET(1,62,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS9_2__ND_INT_insert(x,v)  _BGQ_INSERT(1,62,x,v)

  
// Register:
//   Name:        gea_mapped_interrupt_status10_0
//   Type:        Read Only
//   Permission:  All
//   Reset:       0000000000000000
//   Description: GEA Interrupt Status0 register for gea interrupt bit 10
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0_offset  (0x002B) // Offset of register in instance 
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0_reset  UNSIGNED64(0x0000000000000000)

//   Field:       upc_rt_int
//   Description: UPC interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__UPC_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__UPC_RT_INT_position     0
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__UPC_RT_INT_get(x)       _BGQ_GET(1,0,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__UPC_RT_INT_set(v)       _BGQ_SET(1,0,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__UPC_RT_INT_insert(x,v)  _BGQ_INSERT(1,0,x,v)

//   Field:       db_rt_int
//   Description: Devbus interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__DB_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__DB_RT_INT_position     1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__DB_RT_INT_get(x)       _BGQ_GET(1,1,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__DB_RT_INT_set(v)       _BGQ_SET(1,1,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__DB_RT_INT_insert(x,v)  _BGQ_INSERT(1,1,x,v)

//   Field:       l1p0_rt_int
//   Description: L1P0 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__L1P0_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__L1P0_RT_INT_position     2
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__L1P0_RT_INT_get(x)       _BGQ_GET(1,2,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__L1P0_RT_INT_set(v)       _BGQ_SET(1,2,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__L1P0_RT_INT_insert(x,v)  _BGQ_INSERT(1,2,x,v)

//   Field:       l1p1_rt_int
//   Description: L1P1 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__L1P1_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__L1P1_RT_INT_position     3
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__L1P1_RT_INT_get(x)       _BGQ_GET(1,3,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__L1P1_RT_INT_set(v)       _BGQ_SET(1,3,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__L1P1_RT_INT_insert(x,v)  _BGQ_INSERT(1,3,x,v)

//   Field:       l1p2_rt_int
//   Description: L1P2 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__L1P2_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__L1P2_RT_INT_position     4
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__L1P2_RT_INT_get(x)       _BGQ_GET(1,4,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__L1P2_RT_INT_set(v)       _BGQ_SET(1,4,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__L1P2_RT_INT_insert(x,v)  _BGQ_INSERT(1,4,x,v)

//   Field:       l1p3_rt_int
//   Description: L1P3 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__L1P3_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__L1P3_RT_INT_position     5
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__L1P3_RT_INT_get(x)       _BGQ_GET(1,5,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__L1P3_RT_INT_set(v)       _BGQ_SET(1,5,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__L1P3_RT_INT_insert(x,v)  _BGQ_INSERT(1,5,x,v)

//   Field:       l1p4_rt_int
//   Description: L1P4 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__L1P4_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__L1P4_RT_INT_position     6
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__L1P4_RT_INT_get(x)       _BGQ_GET(1,6,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__L1P4_RT_INT_set(v)       _BGQ_SET(1,6,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__L1P4_RT_INT_insert(x,v)  _BGQ_INSERT(1,6,x,v)

//   Field:       l1p5_rt_int
//   Description: L1P5 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__L1P5_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__L1P5_RT_INT_position     7
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__L1P5_RT_INT_get(x)       _BGQ_GET(1,7,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__L1P5_RT_INT_set(v)       _BGQ_SET(1,7,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__L1P5_RT_INT_insert(x,v)  _BGQ_INSERT(1,7,x,v)

//   Field:       l1p6_rt_int
//   Description: L1P6 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__L1P6_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__L1P6_RT_INT_position     8
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__L1P6_RT_INT_get(x)       _BGQ_GET(1,8,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__L1P6_RT_INT_set(v)       _BGQ_SET(1,8,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__L1P6_RT_INT_insert(x,v)  _BGQ_INSERT(1,8,x,v)

//   Field:       l1p7_rt_int
//   Description: L1P7 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__L1P7_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__L1P7_RT_INT_position     9
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__L1P7_RT_INT_get(x)       _BGQ_GET(1,9,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__L1P7_RT_INT_set(v)       _BGQ_SET(1,9,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__L1P7_RT_INT_insert(x,v)  _BGQ_INSERT(1,9,x,v)

//   Field:       l1p8_rt_int
//   Description: L1P8 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__L1P8_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__L1P8_RT_INT_position     10
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__L1P8_RT_INT_get(x)       _BGQ_GET(1,10,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__L1P8_RT_INT_set(v)       _BGQ_SET(1,10,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__L1P8_RT_INT_insert(x,v)  _BGQ_INSERT(1,10,x,v)

//   Field:       l1p9_rt_int
//   Description: L1P9 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__L1P9_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__L1P9_RT_INT_position     11
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__L1P9_RT_INT_get(x)       _BGQ_GET(1,11,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__L1P9_RT_INT_set(v)       _BGQ_SET(1,11,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__L1P9_RT_INT_insert(x,v)  _BGQ_INSERT(1,11,x,v)

//   Field:       l1p10_rt_int
//   Description: L1P10 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__L1P10_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__L1P10_RT_INT_position     12
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__L1P10_RT_INT_get(x)       _BGQ_GET(1,12,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__L1P10_RT_INT_set(v)       _BGQ_SET(1,12,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__L1P10_RT_INT_insert(x,v)  _BGQ_INSERT(1,12,x,v)

//   Field:       l1p11_rt_int
//   Description: L1P11 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__L1P11_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__L1P11_RT_INT_position     13
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__L1P11_RT_INT_get(x)       _BGQ_GET(1,13,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__L1P11_RT_INT_set(v)       _BGQ_SET(1,13,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__L1P11_RT_INT_insert(x,v)  _BGQ_INSERT(1,13,x,v)

//   Field:       l1p12_rt_int
//   Description: L1P12 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__L1P12_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__L1P12_RT_INT_position     14
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__L1P12_RT_INT_get(x)       _BGQ_GET(1,14,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__L1P12_RT_INT_set(v)       _BGQ_SET(1,14,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__L1P12_RT_INT_insert(x,v)  _BGQ_INSERT(1,14,x,v)

//   Field:       l1p13_rt_int
//   Description: L1P13 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__L1P13_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__L1P13_RT_INT_position     15
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__L1P13_RT_INT_get(x)       _BGQ_GET(1,15,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__L1P13_RT_INT_set(v)       _BGQ_SET(1,15,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__L1P13_RT_INT_insert(x,v)  _BGQ_INSERT(1,15,x,v)

//   Field:       l1p14_rt_int
//   Description: L1P14 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__L1P14_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__L1P14_RT_INT_position     16
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__L1P14_RT_INT_get(x)       _BGQ_GET(1,16,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__L1P14_RT_INT_set(v)       _BGQ_SET(1,16,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__L1P14_RT_INT_insert(x,v)  _BGQ_INSERT(1,16,x,v)

//   Field:       l1p15_rt_int
//   Description: L1P15 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__L1P15_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__L1P15_RT_INT_position     17
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__L1P15_RT_INT_get(x)       _BGQ_GET(1,17,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__L1P15_RT_INT_set(v)       _BGQ_SET(1,17,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__L1P15_RT_INT_insert(x,v)  _BGQ_INSERT(1,17,x,v)

//   Field:       l1p16_rt_int
//   Description: L1P16 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__L1P16_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__L1P16_RT_INT_position     18
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__L1P16_RT_INT_get(x)       _BGQ_GET(1,18,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__L1P16_RT_INT_set(v)       _BGQ_SET(1,18,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__L1P16_RT_INT_insert(x,v)  _BGQ_INSERT(1,18,x,v)

//   Field:       pcie_rt_int
//   Description: PCIE interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__PCIE_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__PCIE_RT_INT_position     19
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__PCIE_RT_INT_get(x)       _BGQ_GET(1,19,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__PCIE_RT_INT_set(v)       _BGQ_SET(1,19,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__PCIE_RT_INT_insert(x,v)  _BGQ_INSERT(1,19,x,v)

//   Field:       sd0_rt_int
//   Description: Serdes0 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__SD0_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__SD0_RT_INT_position     20
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__SD0_RT_INT_get(x)       _BGQ_GET(1,20,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__SD0_RT_INT_set(v)       _BGQ_SET(1,20,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__SD0_RT_INT_insert(x,v)  _BGQ_INSERT(1,20,x,v)

//   Field:       sd1_rt_int
//   Description: Serdes1 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__SD1_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__SD1_RT_INT_position     21
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__SD1_RT_INT_get(x)       _BGQ_GET(1,21,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__SD1_RT_INT_set(v)       _BGQ_SET(1,21,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__SD1_RT_INT_insert(x,v)  _BGQ_INSERT(1,21,x,v)

//   Field:       db_pcie_rt_int
//   Description: Devbus PCIE interrupt bit 0:3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__DB_PCIE_RT_INT_width        4
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__DB_PCIE_RT_INT_position     25
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__DB_PCIE_RT_INT_get(x)       _BGQ_GET(4,25,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__DB_PCIE_RT_INT_set(v)       _BGQ_SET(4,25,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__DB_PCIE_RT_INT_insert(x,v)  _BGQ_INSERT(4,25,x,v)

//   Field:       cs_rt_int
//   Description: Clockstop interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__CS_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__CS_RT_INT_position     26
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__CS_RT_INT_get(x)       _BGQ_GET(1,26,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__CS_RT_INT_set(v)       _BGQ_SET(1,26,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__CS_RT_INT_insert(x,v)  _BGQ_INSERT(1,26,x,v)

//   Field:       en_rt_int
//   Description: Envmon interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__EN_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__EN_RT_INT_position     27
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__EN_RT_INT_get(x)       _BGQ_GET(1,27,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__EN_RT_INT_set(v)       _BGQ_SET(1,27,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__EN_RT_INT_insert(x,v)  _BGQ_INSERT(1,27,x,v)

//   Field:       dcr_arb_rt_int
//   Description: DCR Arbiter interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__DCR_ARB_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__DCR_ARB_RT_INT_position     31
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__DCR_ARB_RT_INT_get(x)       _BGQ_GET(1,31,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__DCR_ARB_RT_INT_set(v)       _BGQ_SET(1,31,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__DCR_ARB_RT_INT_insert(x,v)  _BGQ_INSERT(1,31,x,v)

//   Field:       testint_rt_int
//   Description: Testint interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__TESTINT_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__TESTINT_RT_INT_position     32
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__TESTINT_RT_INT_get(x)       _BGQ_GET(1,32,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__TESTINT_RT_INT_set(v)       _BGQ_SET(1,32,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__TESTINT_RT_INT_insert(x,v)  _BGQ_INSERT(1,32,x,v)

//   Field:       mu_rt_int
//   Description: Message Unit interrupt bit 0:5 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__MU_RT_INT_width        6
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__MU_RT_INT_position     38
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__MU_RT_INT_get(x)       _BGQ_GET(6,38,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__MU_RT_INT_set(v)       _BGQ_SET(6,38,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__MU_RT_INT_insert(x,v)  _BGQ_INSERT(6,38,x,v)

//   Field:       ddr0_rt_int
//   Description: DDR Controller0 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__DDR0_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__DDR0_RT_INT_position     39
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__DDR0_RT_INT_get(x)       _BGQ_GET(1,39,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__DDR0_RT_INT_set(v)       _BGQ_SET(1,39,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__DDR0_RT_INT_insert(x,v)  _BGQ_INSERT(1,39,x,v)

//   Field:       ddr1_rt_int
//   Description: DDR Controller1 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__DDR1_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__DDR1_RT_INT_position     40
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__DDR1_RT_INT_get(x)       _BGQ_GET(1,40,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__DDR1_RT_INT_set(v)       _BGQ_SET(1,40,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__DDR1_RT_INT_insert(x,v)  _BGQ_INSERT(1,40,x,v)

//   Field:       sw_rt_int
//   Description: Switch interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__SW_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__SW_RT_INT_position     41
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__SW_RT_INT_get(x)       _BGQ_GET(1,41,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__SW_RT_INT_set(v)       _BGQ_SET(1,41,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__SW_RT_INT_insert(x,v)  _BGQ_INSERT(1,41,x,v)

//   Field:       edram_rt_int
//   Description: EDRAM interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__EDRAM_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__EDRAM_RT_INT_position     42
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__EDRAM_RT_INT_get(x)       _BGQ_GET(1,42,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__EDRAM_RT_INT_set(v)       _BGQ_SET(1,42,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__EDRAM_RT_INT_insert(x,v)  _BGQ_INSERT(1,42,x,v)

//   Field:       l1p0_rt_int2
//   Description: L1P0 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__L1P0_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__L1P0_RT_INT2_position     43
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__L1P0_RT_INT2_get(x)       _BGQ_GET(1,43,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__L1P0_RT_INT2_set(v)       _BGQ_SET(1,43,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__L1P0_RT_INT2_insert(x,v)  _BGQ_INSERT(1,43,x,v)

//   Field:       l1p1_rt_int2
//   Description: L1P1 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__L1P1_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__L1P1_RT_INT2_position     44
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__L1P1_RT_INT2_get(x)       _BGQ_GET(1,44,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__L1P1_RT_INT2_set(v)       _BGQ_SET(1,44,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__L1P1_RT_INT2_insert(x,v)  _BGQ_INSERT(1,44,x,v)

//   Field:       l1p2_rt_int2
//   Description: L1P2 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__L1P2_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__L1P2_RT_INT2_position     45
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__L1P2_RT_INT2_get(x)       _BGQ_GET(1,45,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__L1P2_RT_INT2_set(v)       _BGQ_SET(1,45,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__L1P2_RT_INT2_insert(x,v)  _BGQ_INSERT(1,45,x,v)

//   Field:       l1p3_rt_int2
//   Description: L1P3 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__L1P3_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__L1P3_RT_INT2_position     46
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__L1P3_RT_INT2_get(x)       _BGQ_GET(1,46,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__L1P3_RT_INT2_set(v)       _BGQ_SET(1,46,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__L1P3_RT_INT2_insert(x,v)  _BGQ_INSERT(1,46,x,v)

//   Field:       l1p4_rt_int2
//   Description: L1P4 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__L1P4_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__L1P4_RT_INT2_position     47
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__L1P4_RT_INT2_get(x)       _BGQ_GET(1,47,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__L1P4_RT_INT2_set(v)       _BGQ_SET(1,47,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__L1P4_RT_INT2_insert(x,v)  _BGQ_INSERT(1,47,x,v)

//   Field:       l1p5_rt_int2
//   Description: L1P5 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__L1P5_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__L1P5_RT_INT2_position     48
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__L1P5_RT_INT2_get(x)       _BGQ_GET(1,48,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__L1P5_RT_INT2_set(v)       _BGQ_SET(1,48,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__L1P5_RT_INT2_insert(x,v)  _BGQ_INSERT(1,48,x,v)

//   Field:       l1p6_rt_int2
//   Description: L1P6 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__L1P6_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__L1P6_RT_INT2_position     49
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__L1P6_RT_INT2_get(x)       _BGQ_GET(1,49,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__L1P6_RT_INT2_set(v)       _BGQ_SET(1,49,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__L1P6_RT_INT2_insert(x,v)  _BGQ_INSERT(1,49,x,v)

//   Field:       l1p7_rt_int2
//   Description: L1P7 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__L1P7_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__L1P7_RT_INT2_position     50
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__L1P7_RT_INT2_get(x)       _BGQ_GET(1,50,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__L1P7_RT_INT2_set(v)       _BGQ_SET(1,50,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__L1P7_RT_INT2_insert(x,v)  _BGQ_INSERT(1,50,x,v)

//   Field:       l1p8_rt_int2
//   Description: L1P8 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__L1P8_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__L1P8_RT_INT2_position     51
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__L1P8_RT_INT2_get(x)       _BGQ_GET(1,51,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__L1P8_RT_INT2_set(v)       _BGQ_SET(1,51,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__L1P8_RT_INT2_insert(x,v)  _BGQ_INSERT(1,51,x,v)

//   Field:       l1p9_rt_int2
//   Description: L1P9 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__L1P9_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__L1P9_RT_INT2_position     52
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__L1P9_RT_INT2_get(x)       _BGQ_GET(1,52,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__L1P9_RT_INT2_set(v)       _BGQ_SET(1,52,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__L1P9_RT_INT2_insert(x,v)  _BGQ_INSERT(1,52,x,v)

//   Field:       l1p10_rt_int2
//   Description: L1P10 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__L1P10_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__L1P10_RT_INT2_position     53
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__L1P10_RT_INT2_get(x)       _BGQ_GET(1,53,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__L1P10_RT_INT2_set(v)       _BGQ_SET(1,53,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__L1P10_RT_INT2_insert(x,v)  _BGQ_INSERT(1,53,x,v)

//   Field:       l1p11_rt_int2
//   Description: L1P11 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__L1P11_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__L1P11_RT_INT2_position     54
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__L1P11_RT_INT2_get(x)       _BGQ_GET(1,54,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__L1P11_RT_INT2_set(v)       _BGQ_SET(1,54,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__L1P11_RT_INT2_insert(x,v)  _BGQ_INSERT(1,54,x,v)

//   Field:       l1p12_rt_int2
//   Description: L1P12 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__L1P12_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__L1P12_RT_INT2_position     55
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__L1P12_RT_INT2_get(x)       _BGQ_GET(1,55,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__L1P12_RT_INT2_set(v)       _BGQ_SET(1,55,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__L1P12_RT_INT2_insert(x,v)  _BGQ_INSERT(1,55,x,v)

//   Field:       l1p13_rt_int2
//   Description: L1P13 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__L1P13_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__L1P13_RT_INT2_position     56
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__L1P13_RT_INT2_get(x)       _BGQ_GET(1,56,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__L1P13_RT_INT2_set(v)       _BGQ_SET(1,56,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__L1P13_RT_INT2_insert(x,v)  _BGQ_INSERT(1,56,x,v)

//   Field:       l1p14_rt_int2
//   Description: L1P14 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__L1P14_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__L1P14_RT_INT2_position     57
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__L1P14_RT_INT2_get(x)       _BGQ_GET(1,57,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__L1P14_RT_INT2_set(v)       _BGQ_SET(1,57,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__L1P14_RT_INT2_insert(x,v)  _BGQ_INSERT(1,57,x,v)

//   Field:       l1p15_rt_int2
//   Description: L1P15 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__L1P15_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__L1P15_RT_INT2_position     58
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__L1P15_RT_INT2_get(x)       _BGQ_GET(1,58,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__L1P15_RT_INT2_set(v)       _BGQ_SET(1,58,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__L1P15_RT_INT2_insert(x,v)  _BGQ_INSERT(1,58,x,v)

//   Field:       l1p16_rt_int2
//   Description: L1P16 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__L1P16_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__L1P16_RT_INT2_position     59
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__L1P16_RT_INT2_get(x)       _BGQ_GET(1,59,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__L1P16_RT_INT2_set(v)       _BGQ_SET(1,59,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__L1P16_RT_INT2_insert(x,v)  _BGQ_INSERT(1,59,x,v)

//   Field:       gea_rt_int
//   Description: GEA interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__GEA_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__GEA_RT_INT_position     61
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__GEA_RT_INT_get(x)       _BGQ_GET(1,61,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__GEA_RT_INT_set(v)       _BGQ_SET(1,61,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_0__GEA_RT_INT_insert(x,v)  _BGQ_INSERT(1,61,x,v)

  
// Register:
//   Name:        gea_mapped_interrupt_status10_1
//   Type:        Read Only
//   Permission:  All
//   Reset:       0000000000000000
//   Description: GEA Interrupt Status1 register for gea interrupt bit 10
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_1_offset  (0x002C) // Offset of register in instance 
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_1_reset  UNSIGNED64(0x0000000000000000)

//   Field:       upc_int
//   Description: UPC interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_1__UPC_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_1__UPC_INT_position     0
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_1__UPC_INT_get(x)       _BGQ_GET(1,0,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_1__UPC_INT_set(v)       _BGQ_SET(1,0,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_1__UPC_INT_insert(x,v)  _BGQ_INSERT(1,0,x,v)

//   Field:       db_int
//   Description: Devbus interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_1__DB_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_1__DB_INT_position     1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_1__DB_INT_get(x)       _BGQ_GET(1,1,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_1__DB_INT_set(v)       _BGQ_SET(1,1,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_1__DB_INT_insert(x,v)  _BGQ_INSERT(1,1,x,v)

//   Field:       l1p0_int
//   Description: L1P0 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_1__L1P0_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_1__L1P0_INT_position     2
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_1__L1P0_INT_get(x)       _BGQ_GET(1,2,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_1__L1P0_INT_set(v)       _BGQ_SET(1,2,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_1__L1P0_INT_insert(x,v)  _BGQ_INSERT(1,2,x,v)

//   Field:       l1p1_int
//   Description: L1P1 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_1__L1P1_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_1__L1P1_INT_position     3
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_1__L1P1_INT_get(x)       _BGQ_GET(1,3,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_1__L1P1_INT_set(v)       _BGQ_SET(1,3,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_1__L1P1_INT_insert(x,v)  _BGQ_INSERT(1,3,x,v)

//   Field:       l1p2_int
//   Description: L1P2 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_1__L1P2_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_1__L1P2_INT_position     4
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_1__L1P2_INT_get(x)       _BGQ_GET(1,4,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_1__L1P2_INT_set(v)       _BGQ_SET(1,4,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_1__L1P2_INT_insert(x,v)  _BGQ_INSERT(1,4,x,v)

//   Field:       l1p3_int
//   Description: L1P3 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_1__L1P3_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_1__L1P3_INT_position     5
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_1__L1P3_INT_get(x)       _BGQ_GET(1,5,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_1__L1P3_INT_set(v)       _BGQ_SET(1,5,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_1__L1P3_INT_insert(x,v)  _BGQ_INSERT(1,5,x,v)

//   Field:       l1p4_int
//   Description: L1P4 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_1__L1P4_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_1__L1P4_INT_position     6
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_1__L1P4_INT_get(x)       _BGQ_GET(1,6,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_1__L1P4_INT_set(v)       _BGQ_SET(1,6,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_1__L1P4_INT_insert(x,v)  _BGQ_INSERT(1,6,x,v)

//   Field:       l1p5_int
//   Description: L1P5 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_1__L1P5_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_1__L1P5_INT_position     7
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_1__L1P5_INT_get(x)       _BGQ_GET(1,7,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_1__L1P5_INT_set(v)       _BGQ_SET(1,7,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_1__L1P5_INT_insert(x,v)  _BGQ_INSERT(1,7,x,v)

//   Field:       l1p6_int
//   Description: L1P6 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_1__L1P6_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_1__L1P6_INT_position     8
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_1__L1P6_INT_get(x)       _BGQ_GET(1,8,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_1__L1P6_INT_set(v)       _BGQ_SET(1,8,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_1__L1P6_INT_insert(x,v)  _BGQ_INSERT(1,8,x,v)

//   Field:       l1p7_int
//   Description: L1P7 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_1__L1P7_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_1__L1P7_INT_position     9
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_1__L1P7_INT_get(x)       _BGQ_GET(1,9,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_1__L1P7_INT_set(v)       _BGQ_SET(1,9,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_1__L1P7_INT_insert(x,v)  _BGQ_INSERT(1,9,x,v)

//   Field:       l1p8_int
//   Description: L1P8 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_1__L1P8_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_1__L1P8_INT_position     10
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_1__L1P8_INT_get(x)       _BGQ_GET(1,10,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_1__L1P8_INT_set(v)       _BGQ_SET(1,10,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_1__L1P8_INT_insert(x,v)  _BGQ_INSERT(1,10,x,v)

//   Field:       l1p9_int
//   Description: L1P9 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_1__L1P9_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_1__L1P9_INT_position     11
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_1__L1P9_INT_get(x)       _BGQ_GET(1,11,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_1__L1P9_INT_set(v)       _BGQ_SET(1,11,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_1__L1P9_INT_insert(x,v)  _BGQ_INSERT(1,11,x,v)

//   Field:       l1p10_int
//   Description: L1P10 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_1__L1P10_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_1__L1P10_INT_position     12
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_1__L1P10_INT_get(x)       _BGQ_GET(1,12,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_1__L1P10_INT_set(v)       _BGQ_SET(1,12,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_1__L1P10_INT_insert(x,v)  _BGQ_INSERT(1,12,x,v)

//   Field:       l1p11_int
//   Description: L1P11 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_1__L1P11_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_1__L1P11_INT_position     13
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_1__L1P11_INT_get(x)       _BGQ_GET(1,13,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_1__L1P11_INT_set(v)       _BGQ_SET(1,13,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_1__L1P11_INT_insert(x,v)  _BGQ_INSERT(1,13,x,v)

//   Field:       l1p12_int
//   Description: L1P12 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_1__L1P12_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_1__L1P12_INT_position     14
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_1__L1P12_INT_get(x)       _BGQ_GET(1,14,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_1__L1P12_INT_set(v)       _BGQ_SET(1,14,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_1__L1P12_INT_insert(x,v)  _BGQ_INSERT(1,14,x,v)

//   Field:       l1p13_int
//   Description: L1P13 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_1__L1P13_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_1__L1P13_INT_position     15
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_1__L1P13_INT_get(x)       _BGQ_GET(1,15,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_1__L1P13_INT_set(v)       _BGQ_SET(1,15,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_1__L1P13_INT_insert(x,v)  _BGQ_INSERT(1,15,x,v)

//   Field:       l1p14_int
//   Description: L1P14 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_1__L1P14_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_1__L1P14_INT_position     16
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_1__L1P14_INT_get(x)       _BGQ_GET(1,16,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_1__L1P14_INT_set(v)       _BGQ_SET(1,16,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_1__L1P14_INT_insert(x,v)  _BGQ_INSERT(1,16,x,v)

//   Field:       l1p15_int
//   Description: L1P15 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_1__L1P15_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_1__L1P15_INT_position     17
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_1__L1P15_INT_get(x)       _BGQ_GET(1,17,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_1__L1P15_INT_set(v)       _BGQ_SET(1,17,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_1__L1P15_INT_insert(x,v)  _BGQ_INSERT(1,17,x,v)

//   Field:       l1p16_int
//   Description: L1P16 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_1__L1P16_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_1__L1P16_INT_position     18
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_1__L1P16_INT_get(x)       _BGQ_GET(1,18,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_1__L1P16_INT_set(v)       _BGQ_SET(1,18,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_1__L1P16_INT_insert(x,v)  _BGQ_INSERT(1,18,x,v)

//   Field:       pcie_int
//   Description: PCIE interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_1__PCIE_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_1__PCIE_INT_position     19
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_1__PCIE_INT_get(x)       _BGQ_GET(1,19,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_1__PCIE_INT_set(v)       _BGQ_SET(1,19,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_1__PCIE_INT_insert(x,v)  _BGQ_INSERT(1,19,x,v)

//   Field:       sd0_int
//   Description: Serdes0 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_1__SD0_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_1__SD0_INT_position     20
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_1__SD0_INT_get(x)       _BGQ_GET(1,20,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_1__SD0_INT_set(v)       _BGQ_SET(1,20,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_1__SD0_INT_insert(x,v)  _BGQ_INSERT(1,20,x,v)

//   Field:       sd1_int
//   Description: Serdes1 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_1__SD1_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_1__SD1_INT_position     21
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_1__SD1_INT_get(x)       _BGQ_GET(1,21,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_1__SD1_INT_set(v)       _BGQ_SET(1,21,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_1__SD1_INT_insert(x,v)  _BGQ_INSERT(1,21,x,v)

//   Field:       cs_int
//   Description: Clockstop interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_1__CS_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_1__CS_INT_position     26
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_1__CS_INT_get(x)       _BGQ_GET(1,26,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_1__CS_INT_set(v)       _BGQ_SET(1,26,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_1__CS_INT_insert(x,v)  _BGQ_INSERT(1,26,x,v)

//   Field:       en_int
//   Description: Envmon interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_1__EN_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_1__EN_INT_position     27
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_1__EN_INT_get(x)       _BGQ_GET(1,27,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_1__EN_INT_set(v)       _BGQ_SET(1,27,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_1__EN_INT_insert(x,v)  _BGQ_INSERT(1,27,x,v)

//   Field:       dcr_arb_int
//   Description: DCR Arbiter interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_1__DCR_ARB_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_1__DCR_ARB_INT_position     31
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_1__DCR_ARB_INT_get(x)       _BGQ_GET(1,31,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_1__DCR_ARB_INT_set(v)       _BGQ_SET(1,31,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_1__DCR_ARB_INT_insert(x,v)  _BGQ_INSERT(1,31,x,v)

//   Field:       testint_int
//   Description: Testint interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_1__TESTINT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_1__TESTINT_INT_position     32
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_1__TESTINT_INT_get(x)       _BGQ_GET(1,32,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_1__TESTINT_INT_set(v)       _BGQ_SET(1,32,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_1__TESTINT_INT_insert(x,v)  _BGQ_INSERT(1,32,x,v)

//   Field:       mu_int
//   Description: Message Unit interrupt bit 6 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_1__MU_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_1__MU_INT_position     33
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_1__MU_INT_get(x)       _BGQ_GET(1,33,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_1__MU_INT_set(v)       _BGQ_SET(1,33,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_1__MU_INT_insert(x,v)  _BGQ_INSERT(1,33,x,v)

//   Field:       ddr0_int
//   Description: DDR Controller0 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_1__DDR0_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_1__DDR0_INT_position     39
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_1__DDR0_INT_get(x)       _BGQ_GET(1,39,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_1__DDR0_INT_set(v)       _BGQ_SET(1,39,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_1__DDR0_INT_insert(x,v)  _BGQ_INSERT(1,39,x,v)

//   Field:       ddr1_int
//   Description: DDR Controller1 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_1__DDR1_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_1__DDR1_INT_position     40
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_1__DDR1_INT_get(x)       _BGQ_GET(1,40,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_1__DDR1_INT_set(v)       _BGQ_SET(1,40,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_1__DDR1_INT_insert(x,v)  _BGQ_INSERT(1,40,x,v)

//   Field:       sw_int
//   Description: Switch interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_1__SW_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_1__SW_INT_position     41
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_1__SW_INT_get(x)       _BGQ_GET(1,41,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_1__SW_INT_set(v)       _BGQ_SET(1,41,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_1__SW_INT_insert(x,v)  _BGQ_INSERT(1,41,x,v)

//   Field:       edram_int
//   Description: EDRAM interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_1__EDRAM_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_1__EDRAM_INT_position     42
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_1__EDRAM_INT_get(x)       _BGQ_GET(1,42,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_1__EDRAM_INT_set(v)       _BGQ_SET(1,42,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_1__EDRAM_INT_insert(x,v)  _BGQ_INSERT(1,42,x,v)

//   Field:       l2s_int
//   Description: L2 slice 0-15 interrupt bit is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_1__L2S_INT_width        16
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_1__L2S_INT_position     58
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_1__L2S_INT_get(x)       _BGQ_GET(16,58,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_1__L2S_INT_set(v)       _BGQ_SET(16,58,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_1__L2S_INT_insert(x,v)  _BGQ_INSERT(16,58,x,v)

//   Field:       l2c_int
//   Description: L2 Central interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_1__L2C_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_1__L2C_INT_position     60
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_1__L2C_INT_get(x)       _BGQ_GET(1,60,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_1__L2C_INT_set(v)       _BGQ_SET(1,60,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_1__L2C_INT_insert(x,v)  _BGQ_INSERT(1,60,x,v)

//   Field:       gea_int
//   Description: GEA interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_1__GEA_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_1__GEA_INT_position     61
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_1__GEA_INT_get(x)       _BGQ_GET(1,61,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_1__GEA_INT_set(v)       _BGQ_SET(1,61,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_1__GEA_INT_insert(x,v)  _BGQ_INSERT(1,61,x,v)

//   Field:       nd_int
//   Description: Network interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_1__ND_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_1__ND_INT_position     62
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_1__ND_INT_get(x)       _BGQ_GET(1,62,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_1__ND_INT_set(v)       _BGQ_SET(1,62,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_1__ND_INT_insert(x,v)  _BGQ_INSERT(1,62,x,v)

  
// Register:
//   Name:        gea_mapped_interrupt_status10_2
//   Type:        Read Only
//   Permission:  All
//   Reset:       0000000000000000
//   Description: GEA Interrupt Status2 register for gea interrupt bit 10
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2_offset  (0x002D) // Offset of register in instance 
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2_reset  UNSIGNED64(0x0000000000000000)

//   Field:       upc_int
//   Description: UPC interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__UPC_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__UPC_INT_position     0
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__UPC_INT_get(x)       _BGQ_GET(1,0,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__UPC_INT_set(v)       _BGQ_SET(1,0,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__UPC_INT_insert(x,v)  _BGQ_INSERT(1,0,x,v)

//   Field:       db_int
//   Description: Devbus interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__DB_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__DB_INT_position     1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__DB_INT_get(x)       _BGQ_GET(1,1,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__DB_INT_set(v)       _BGQ_SET(1,1,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__DB_INT_insert(x,v)  _BGQ_INSERT(1,1,x,v)

//   Field:       l1p0_int
//   Description: L1P0 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__L1P0_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__L1P0_INT_position     2
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__L1P0_INT_get(x)       _BGQ_GET(1,2,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__L1P0_INT_set(v)       _BGQ_SET(1,2,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__L1P0_INT_insert(x,v)  _BGQ_INSERT(1,2,x,v)

//   Field:       l1p1_int
//   Description: L1P1 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__L1P1_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__L1P1_INT_position     3
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__L1P1_INT_get(x)       _BGQ_GET(1,3,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__L1P1_INT_set(v)       _BGQ_SET(1,3,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__L1P1_INT_insert(x,v)  _BGQ_INSERT(1,3,x,v)

//   Field:       l1p2_int
//   Description: L1P2 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__L1P2_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__L1P2_INT_position     4
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__L1P2_INT_get(x)       _BGQ_GET(1,4,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__L1P2_INT_set(v)       _BGQ_SET(1,4,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__L1P2_INT_insert(x,v)  _BGQ_INSERT(1,4,x,v)

//   Field:       l1p3_int
//   Description: L1P3 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__L1P3_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__L1P3_INT_position     5
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__L1P3_INT_get(x)       _BGQ_GET(1,5,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__L1P3_INT_set(v)       _BGQ_SET(1,5,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__L1P3_INT_insert(x,v)  _BGQ_INSERT(1,5,x,v)

//   Field:       l1p4_int
//   Description: L1P4 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__L1P4_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__L1P4_INT_position     6
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__L1P4_INT_get(x)       _BGQ_GET(1,6,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__L1P4_INT_set(v)       _BGQ_SET(1,6,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__L1P4_INT_insert(x,v)  _BGQ_INSERT(1,6,x,v)

//   Field:       l1p5_int
//   Description: L1P5 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__L1P5_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__L1P5_INT_position     7
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__L1P5_INT_get(x)       _BGQ_GET(1,7,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__L1P5_INT_set(v)       _BGQ_SET(1,7,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__L1P5_INT_insert(x,v)  _BGQ_INSERT(1,7,x,v)

//   Field:       l1p6_int
//   Description: L1P6 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__L1P6_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__L1P6_INT_position     8
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__L1P6_INT_get(x)       _BGQ_GET(1,8,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__L1P6_INT_set(v)       _BGQ_SET(1,8,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__L1P6_INT_insert(x,v)  _BGQ_INSERT(1,8,x,v)

//   Field:       l1p7_int
//   Description: L1P7 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__L1P7_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__L1P7_INT_position     9
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__L1P7_INT_get(x)       _BGQ_GET(1,9,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__L1P7_INT_set(v)       _BGQ_SET(1,9,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__L1P7_INT_insert(x,v)  _BGQ_INSERT(1,9,x,v)

//   Field:       l1p8_int
//   Description: L1P8 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__L1P8_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__L1P8_INT_position     10
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__L1P8_INT_get(x)       _BGQ_GET(1,10,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__L1P8_INT_set(v)       _BGQ_SET(1,10,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__L1P8_INT_insert(x,v)  _BGQ_INSERT(1,10,x,v)

//   Field:       l1p9_int
//   Description: L1P9 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__L1P9_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__L1P9_INT_position     11
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__L1P9_INT_get(x)       _BGQ_GET(1,11,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__L1P9_INT_set(v)       _BGQ_SET(1,11,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__L1P9_INT_insert(x,v)  _BGQ_INSERT(1,11,x,v)

//   Field:       l1p10_int
//   Description: L1P10 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__L1P10_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__L1P10_INT_position     12
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__L1P10_INT_get(x)       _BGQ_GET(1,12,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__L1P10_INT_set(v)       _BGQ_SET(1,12,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__L1P10_INT_insert(x,v)  _BGQ_INSERT(1,12,x,v)

//   Field:       l1p11_int
//   Description: L1P11 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__L1P11_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__L1P11_INT_position     13
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__L1P11_INT_get(x)       _BGQ_GET(1,13,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__L1P11_INT_set(v)       _BGQ_SET(1,13,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__L1P11_INT_insert(x,v)  _BGQ_INSERT(1,13,x,v)

//   Field:       l1p12_int
//   Description: L1P12 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__L1P12_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__L1P12_INT_position     14
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__L1P12_INT_get(x)       _BGQ_GET(1,14,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__L1P12_INT_set(v)       _BGQ_SET(1,14,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__L1P12_INT_insert(x,v)  _BGQ_INSERT(1,14,x,v)

//   Field:       l1p13_int
//   Description: L1P13 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__L1P13_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__L1P13_INT_position     15
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__L1P13_INT_get(x)       _BGQ_GET(1,15,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__L1P13_INT_set(v)       _BGQ_SET(1,15,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__L1P13_INT_insert(x,v)  _BGQ_INSERT(1,15,x,v)

//   Field:       l1p14_int
//   Description: L1P14 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__L1P14_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__L1P14_INT_position     16
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__L1P14_INT_get(x)       _BGQ_GET(1,16,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__L1P14_INT_set(v)       _BGQ_SET(1,16,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__L1P14_INT_insert(x,v)  _BGQ_INSERT(1,16,x,v)

//   Field:       l1p15_int
//   Description: L1P15 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__L1P15_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__L1P15_INT_position     17
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__L1P15_INT_get(x)       _BGQ_GET(1,17,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__L1P15_INT_set(v)       _BGQ_SET(1,17,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__L1P15_INT_insert(x,v)  _BGQ_INSERT(1,17,x,v)

//   Field:       l1p16_int
//   Description: L1P16 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__L1P16_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__L1P16_INT_position     18
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__L1P16_INT_get(x)       _BGQ_GET(1,18,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__L1P16_INT_set(v)       _BGQ_SET(1,18,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__L1P16_INT_insert(x,v)  _BGQ_INSERT(1,18,x,v)

//   Field:       pcie_int
//   Description: PCIE interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__PCIE_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__PCIE_INT_position     19
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__PCIE_INT_get(x)       _BGQ_GET(1,19,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__PCIE_INT_set(v)       _BGQ_SET(1,19,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__PCIE_INT_insert(x,v)  _BGQ_INSERT(1,19,x,v)

//   Field:       sd0_int
//   Description: Serdes0 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__SD0_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__SD0_INT_position     20
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__SD0_INT_get(x)       _BGQ_GET(1,20,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__SD0_INT_set(v)       _BGQ_SET(1,20,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__SD0_INT_insert(x,v)  _BGQ_INSERT(1,20,x,v)

//   Field:       sd1_int
//   Description: Serdes1 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__SD1_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__SD1_INT_position     21
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__SD1_INT_get(x)       _BGQ_GET(1,21,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__SD1_INT_set(v)       _BGQ_SET(1,21,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__SD1_INT_insert(x,v)  _BGQ_INSERT(1,21,x,v)

//   Field:       cs_int
//   Description: Clockstop interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__CS_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__CS_INT_position     26
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__CS_INT_get(x)       _BGQ_GET(1,26,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__CS_INT_set(v)       _BGQ_SET(1,26,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__CS_INT_insert(x,v)  _BGQ_INSERT(1,26,x,v)

//   Field:       en_int
//   Description: Envmon interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__EN_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__EN_INT_position     27
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__EN_INT_get(x)       _BGQ_GET(1,27,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__EN_INT_set(v)       _BGQ_SET(1,27,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__EN_INT_insert(x,v)  _BGQ_INSERT(1,27,x,v)

//   Field:       dcr_arb_int
//   Description: DCR Arbiter interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__DCR_ARB_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__DCR_ARB_INT_position     31
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__DCR_ARB_INT_get(x)       _BGQ_GET(1,31,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__DCR_ARB_INT_set(v)       _BGQ_SET(1,31,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__DCR_ARB_INT_insert(x,v)  _BGQ_INSERT(1,31,x,v)

//   Field:       testint_int
//   Description: Testint interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__TESTINT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__TESTINT_INT_position     32
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__TESTINT_INT_get(x)       _BGQ_GET(1,32,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__TESTINT_INT_set(v)       _BGQ_SET(1,32,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__TESTINT_INT_insert(x,v)  _BGQ_INSERT(1,32,x,v)

//   Field:       mu_int
//   Description: Message Unit interrupt bit 7 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__MU_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__MU_INT_position     33
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__MU_INT_get(x)       _BGQ_GET(1,33,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__MU_INT_set(v)       _BGQ_SET(1,33,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__MU_INT_insert(x,v)  _BGQ_INSERT(1,33,x,v)

//   Field:       ddr0_int
//   Description: DDR Controller0 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__DDR0_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__DDR0_INT_position     39
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__DDR0_INT_get(x)       _BGQ_GET(1,39,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__DDR0_INT_set(v)       _BGQ_SET(1,39,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__DDR0_INT_insert(x,v)  _BGQ_INSERT(1,39,x,v)

//   Field:       ddr1_int
//   Description: DDR Controller1 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__DDR1_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__DDR1_INT_position     40
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__DDR1_INT_get(x)       _BGQ_GET(1,40,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__DDR1_INT_set(v)       _BGQ_SET(1,40,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__DDR1_INT_insert(x,v)  _BGQ_INSERT(1,40,x,v)

//   Field:       sw_int
//   Description: Switch interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__SW_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__SW_INT_position     41
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__SW_INT_get(x)       _BGQ_GET(1,41,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__SW_INT_set(v)       _BGQ_SET(1,41,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__SW_INT_insert(x,v)  _BGQ_INSERT(1,41,x,v)

//   Field:       edram_int
//   Description: EDRAM interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__EDRAM_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__EDRAM_INT_position     42
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__EDRAM_INT_get(x)       _BGQ_GET(1,42,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__EDRAM_INT_set(v)       _BGQ_SET(1,42,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__EDRAM_INT_insert(x,v)  _BGQ_INSERT(1,42,x,v)

//   Field:       l2cntr0_int
//   Description: L2 counter 0 interrupt is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__L2CNTR0_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__L2CNTR0_INT_position     43
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__L2CNTR0_INT_get(x)       _BGQ_GET(1,43,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__L2CNTR0_INT_set(v)       _BGQ_SET(1,43,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__L2CNTR0_INT_insert(x,v)  _BGQ_INSERT(1,43,x,v)

//   Field:       l2cntr1_int
//   Description: L2 counter 1 interrupt is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__L2CNTR1_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__L2CNTR1_INT_position     44
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__L2CNTR1_INT_get(x)       _BGQ_GET(1,44,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__L2CNTR1_INT_set(v)       _BGQ_SET(1,44,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__L2CNTR1_INT_insert(x,v)  _BGQ_INSERT(1,44,x,v)

//   Field:       l2cntr2_int
//   Description: L2 counter 2 interrupt is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__L2CNTR2_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__L2CNTR2_INT_position     45
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__L2CNTR2_INT_get(x)       _BGQ_GET(1,45,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__L2CNTR2_INT_set(v)       _BGQ_SET(1,45,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__L2CNTR2_INT_insert(x,v)  _BGQ_INSERT(1,45,x,v)

//   Field:       l2cntr3_int
//   Description: L2 counter 3 interrupt is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__L2CNTR3_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__L2CNTR3_INT_position     46
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__L2CNTR3_INT_get(x)       _BGQ_GET(1,46,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__L2CNTR3_INT_set(v)       _BGQ_SET(1,46,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__L2CNTR3_INT_insert(x,v)  _BGQ_INSERT(1,46,x,v)

//   Field:       msgc_int
//   Description: Msync generation counter interrupt is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__MSGC_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__MSGC_INT_position     47
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__MSGC_INT_get(x)       _BGQ_GET(1,47,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__MSGC_INT_set(v)       _BGQ_SET(1,47,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__MSGC_INT_insert(x,v)  _BGQ_INSERT(1,47,x,v)

//   Field:       l2c_int
//   Description: L2 Central interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__L2C_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__L2C_INT_position     60
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__L2C_INT_get(x)       _BGQ_GET(1,60,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__L2C_INT_set(v)       _BGQ_SET(1,60,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__L2C_INT_insert(x,v)  _BGQ_INSERT(1,60,x,v)

//   Field:       gea_int
//   Description: GEA interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__GEA_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__GEA_INT_position     61
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__GEA_INT_get(x)       _BGQ_GET(1,61,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__GEA_INT_set(v)       _BGQ_SET(1,61,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__GEA_INT_insert(x,v)  _BGQ_INSERT(1,61,x,v)

//   Field:       nd_int
//   Description: Network interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__ND_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__ND_INT_position     62
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__ND_INT_get(x)       _BGQ_GET(1,62,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__ND_INT_set(v)       _BGQ_SET(1,62,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS10_2__ND_INT_insert(x,v)  _BGQ_INSERT(1,62,x,v)

  
// Register:
//   Name:        gea_mapped_interrupt_status11_0
//   Type:        Read Only
//   Permission:  All
//   Reset:       0000000000000000
//   Description: GEA Interrupt Status0 register for gea interrupt bit 11
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0_offset  (0x002E) // Offset of register in instance 
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0_reset  UNSIGNED64(0x0000000000000000)

//   Field:       upc_rt_int
//   Description: UPC interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__UPC_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__UPC_RT_INT_position     0
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__UPC_RT_INT_get(x)       _BGQ_GET(1,0,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__UPC_RT_INT_set(v)       _BGQ_SET(1,0,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__UPC_RT_INT_insert(x,v)  _BGQ_INSERT(1,0,x,v)

//   Field:       db_rt_int
//   Description: Devbus interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__DB_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__DB_RT_INT_position     1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__DB_RT_INT_get(x)       _BGQ_GET(1,1,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__DB_RT_INT_set(v)       _BGQ_SET(1,1,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__DB_RT_INT_insert(x,v)  _BGQ_INSERT(1,1,x,v)

//   Field:       l1p0_rt_int
//   Description: L1P0 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__L1P0_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__L1P0_RT_INT_position     2
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__L1P0_RT_INT_get(x)       _BGQ_GET(1,2,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__L1P0_RT_INT_set(v)       _BGQ_SET(1,2,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__L1P0_RT_INT_insert(x,v)  _BGQ_INSERT(1,2,x,v)

//   Field:       l1p1_rt_int
//   Description: L1P1 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__L1P1_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__L1P1_RT_INT_position     3
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__L1P1_RT_INT_get(x)       _BGQ_GET(1,3,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__L1P1_RT_INT_set(v)       _BGQ_SET(1,3,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__L1P1_RT_INT_insert(x,v)  _BGQ_INSERT(1,3,x,v)

//   Field:       l1p2_rt_int
//   Description: L1P2 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__L1P2_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__L1P2_RT_INT_position     4
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__L1P2_RT_INT_get(x)       _BGQ_GET(1,4,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__L1P2_RT_INT_set(v)       _BGQ_SET(1,4,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__L1P2_RT_INT_insert(x,v)  _BGQ_INSERT(1,4,x,v)

//   Field:       l1p3_rt_int
//   Description: L1P3 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__L1P3_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__L1P3_RT_INT_position     5
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__L1P3_RT_INT_get(x)       _BGQ_GET(1,5,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__L1P3_RT_INT_set(v)       _BGQ_SET(1,5,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__L1P3_RT_INT_insert(x,v)  _BGQ_INSERT(1,5,x,v)

//   Field:       l1p4_rt_int
//   Description: L1P4 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__L1P4_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__L1P4_RT_INT_position     6
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__L1P4_RT_INT_get(x)       _BGQ_GET(1,6,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__L1P4_RT_INT_set(v)       _BGQ_SET(1,6,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__L1P4_RT_INT_insert(x,v)  _BGQ_INSERT(1,6,x,v)

//   Field:       l1p5_rt_int
//   Description: L1P5 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__L1P5_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__L1P5_RT_INT_position     7
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__L1P5_RT_INT_get(x)       _BGQ_GET(1,7,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__L1P5_RT_INT_set(v)       _BGQ_SET(1,7,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__L1P5_RT_INT_insert(x,v)  _BGQ_INSERT(1,7,x,v)

//   Field:       l1p6_rt_int
//   Description: L1P6 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__L1P6_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__L1P6_RT_INT_position     8
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__L1P6_RT_INT_get(x)       _BGQ_GET(1,8,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__L1P6_RT_INT_set(v)       _BGQ_SET(1,8,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__L1P6_RT_INT_insert(x,v)  _BGQ_INSERT(1,8,x,v)

//   Field:       l1p7_rt_int
//   Description: L1P7 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__L1P7_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__L1P7_RT_INT_position     9
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__L1P7_RT_INT_get(x)       _BGQ_GET(1,9,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__L1P7_RT_INT_set(v)       _BGQ_SET(1,9,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__L1P7_RT_INT_insert(x,v)  _BGQ_INSERT(1,9,x,v)

//   Field:       l1p8_rt_int
//   Description: L1P8 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__L1P8_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__L1P8_RT_INT_position     10
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__L1P8_RT_INT_get(x)       _BGQ_GET(1,10,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__L1P8_RT_INT_set(v)       _BGQ_SET(1,10,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__L1P8_RT_INT_insert(x,v)  _BGQ_INSERT(1,10,x,v)

//   Field:       l1p9_rt_int
//   Description: L1P9 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__L1P9_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__L1P9_RT_INT_position     11
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__L1P9_RT_INT_get(x)       _BGQ_GET(1,11,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__L1P9_RT_INT_set(v)       _BGQ_SET(1,11,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__L1P9_RT_INT_insert(x,v)  _BGQ_INSERT(1,11,x,v)

//   Field:       l1p10_rt_int
//   Description: L1P10 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__L1P10_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__L1P10_RT_INT_position     12
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__L1P10_RT_INT_get(x)       _BGQ_GET(1,12,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__L1P10_RT_INT_set(v)       _BGQ_SET(1,12,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__L1P10_RT_INT_insert(x,v)  _BGQ_INSERT(1,12,x,v)

//   Field:       l1p11_rt_int
//   Description: L1P11 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__L1P11_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__L1P11_RT_INT_position     13
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__L1P11_RT_INT_get(x)       _BGQ_GET(1,13,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__L1P11_RT_INT_set(v)       _BGQ_SET(1,13,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__L1P11_RT_INT_insert(x,v)  _BGQ_INSERT(1,13,x,v)

//   Field:       l1p12_rt_int
//   Description: L1P12 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__L1P12_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__L1P12_RT_INT_position     14
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__L1P12_RT_INT_get(x)       _BGQ_GET(1,14,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__L1P12_RT_INT_set(v)       _BGQ_SET(1,14,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__L1P12_RT_INT_insert(x,v)  _BGQ_INSERT(1,14,x,v)

//   Field:       l1p13_rt_int
//   Description: L1P13 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__L1P13_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__L1P13_RT_INT_position     15
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__L1P13_RT_INT_get(x)       _BGQ_GET(1,15,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__L1P13_RT_INT_set(v)       _BGQ_SET(1,15,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__L1P13_RT_INT_insert(x,v)  _BGQ_INSERT(1,15,x,v)

//   Field:       l1p14_rt_int
//   Description: L1P14 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__L1P14_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__L1P14_RT_INT_position     16
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__L1P14_RT_INT_get(x)       _BGQ_GET(1,16,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__L1P14_RT_INT_set(v)       _BGQ_SET(1,16,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__L1P14_RT_INT_insert(x,v)  _BGQ_INSERT(1,16,x,v)

//   Field:       l1p15_rt_int
//   Description: L1P15 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__L1P15_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__L1P15_RT_INT_position     17
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__L1P15_RT_INT_get(x)       _BGQ_GET(1,17,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__L1P15_RT_INT_set(v)       _BGQ_SET(1,17,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__L1P15_RT_INT_insert(x,v)  _BGQ_INSERT(1,17,x,v)

//   Field:       l1p16_rt_int
//   Description: L1P16 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__L1P16_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__L1P16_RT_INT_position     18
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__L1P16_RT_INT_get(x)       _BGQ_GET(1,18,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__L1P16_RT_INT_set(v)       _BGQ_SET(1,18,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__L1P16_RT_INT_insert(x,v)  _BGQ_INSERT(1,18,x,v)

//   Field:       pcie_rt_int
//   Description: PCIE interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__PCIE_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__PCIE_RT_INT_position     19
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__PCIE_RT_INT_get(x)       _BGQ_GET(1,19,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__PCIE_RT_INT_set(v)       _BGQ_SET(1,19,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__PCIE_RT_INT_insert(x,v)  _BGQ_INSERT(1,19,x,v)

//   Field:       sd0_rt_int
//   Description: Serdes0 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__SD0_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__SD0_RT_INT_position     20
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__SD0_RT_INT_get(x)       _BGQ_GET(1,20,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__SD0_RT_INT_set(v)       _BGQ_SET(1,20,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__SD0_RT_INT_insert(x,v)  _BGQ_INSERT(1,20,x,v)

//   Field:       sd1_rt_int
//   Description: Serdes1 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__SD1_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__SD1_RT_INT_position     21
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__SD1_RT_INT_get(x)       _BGQ_GET(1,21,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__SD1_RT_INT_set(v)       _BGQ_SET(1,21,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__SD1_RT_INT_insert(x,v)  _BGQ_INSERT(1,21,x,v)

//   Field:       db_pcie_rt_int
//   Description: Devbus PCIE interrupt bit 0:3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__DB_PCIE_RT_INT_width        4
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__DB_PCIE_RT_INT_position     25
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__DB_PCIE_RT_INT_get(x)       _BGQ_GET(4,25,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__DB_PCIE_RT_INT_set(v)       _BGQ_SET(4,25,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__DB_PCIE_RT_INT_insert(x,v)  _BGQ_INSERT(4,25,x,v)

//   Field:       cs_rt_int
//   Description: Clockstop interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__CS_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__CS_RT_INT_position     26
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__CS_RT_INT_get(x)       _BGQ_GET(1,26,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__CS_RT_INT_set(v)       _BGQ_SET(1,26,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__CS_RT_INT_insert(x,v)  _BGQ_INSERT(1,26,x,v)

//   Field:       en_rt_int
//   Description: Envmon interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__EN_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__EN_RT_INT_position     27
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__EN_RT_INT_get(x)       _BGQ_GET(1,27,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__EN_RT_INT_set(v)       _BGQ_SET(1,27,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__EN_RT_INT_insert(x,v)  _BGQ_INSERT(1,27,x,v)

//   Field:       dcr_arb_rt_int
//   Description: DCR Arbiter interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__DCR_ARB_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__DCR_ARB_RT_INT_position     31
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__DCR_ARB_RT_INT_get(x)       _BGQ_GET(1,31,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__DCR_ARB_RT_INT_set(v)       _BGQ_SET(1,31,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__DCR_ARB_RT_INT_insert(x,v)  _BGQ_INSERT(1,31,x,v)

//   Field:       testint_rt_int
//   Description: Testint interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__TESTINT_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__TESTINT_RT_INT_position     32
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__TESTINT_RT_INT_get(x)       _BGQ_GET(1,32,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__TESTINT_RT_INT_set(v)       _BGQ_SET(1,32,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__TESTINT_RT_INT_insert(x,v)  _BGQ_INSERT(1,32,x,v)

//   Field:       mu_rt_int
//   Description: Message Unit interrupt bit 0:5 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__MU_RT_INT_width        6
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__MU_RT_INT_position     38
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__MU_RT_INT_get(x)       _BGQ_GET(6,38,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__MU_RT_INT_set(v)       _BGQ_SET(6,38,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__MU_RT_INT_insert(x,v)  _BGQ_INSERT(6,38,x,v)

//   Field:       ddr0_rt_int
//   Description: DDR Controller0 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__DDR0_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__DDR0_RT_INT_position     39
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__DDR0_RT_INT_get(x)       _BGQ_GET(1,39,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__DDR0_RT_INT_set(v)       _BGQ_SET(1,39,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__DDR0_RT_INT_insert(x,v)  _BGQ_INSERT(1,39,x,v)

//   Field:       ddr1_rt_int
//   Description: DDR Controller1 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__DDR1_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__DDR1_RT_INT_position     40
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__DDR1_RT_INT_get(x)       _BGQ_GET(1,40,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__DDR1_RT_INT_set(v)       _BGQ_SET(1,40,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__DDR1_RT_INT_insert(x,v)  _BGQ_INSERT(1,40,x,v)

//   Field:       sw_rt_int
//   Description: Switch interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__SW_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__SW_RT_INT_position     41
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__SW_RT_INT_get(x)       _BGQ_GET(1,41,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__SW_RT_INT_set(v)       _BGQ_SET(1,41,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__SW_RT_INT_insert(x,v)  _BGQ_INSERT(1,41,x,v)

//   Field:       edram_rt_int
//   Description: EDRAM interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__EDRAM_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__EDRAM_RT_INT_position     42
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__EDRAM_RT_INT_get(x)       _BGQ_GET(1,42,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__EDRAM_RT_INT_set(v)       _BGQ_SET(1,42,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__EDRAM_RT_INT_insert(x,v)  _BGQ_INSERT(1,42,x,v)

//   Field:       l1p0_rt_int2
//   Description: L1P0 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__L1P0_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__L1P0_RT_INT2_position     43
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__L1P0_RT_INT2_get(x)       _BGQ_GET(1,43,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__L1P0_RT_INT2_set(v)       _BGQ_SET(1,43,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__L1P0_RT_INT2_insert(x,v)  _BGQ_INSERT(1,43,x,v)

//   Field:       l1p1_rt_int2
//   Description: L1P1 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__L1P1_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__L1P1_RT_INT2_position     44
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__L1P1_RT_INT2_get(x)       _BGQ_GET(1,44,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__L1P1_RT_INT2_set(v)       _BGQ_SET(1,44,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__L1P1_RT_INT2_insert(x,v)  _BGQ_INSERT(1,44,x,v)

//   Field:       l1p2_rt_int2
//   Description: L1P2 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__L1P2_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__L1P2_RT_INT2_position     45
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__L1P2_RT_INT2_get(x)       _BGQ_GET(1,45,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__L1P2_RT_INT2_set(v)       _BGQ_SET(1,45,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__L1P2_RT_INT2_insert(x,v)  _BGQ_INSERT(1,45,x,v)

//   Field:       l1p3_rt_int2
//   Description: L1P3 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__L1P3_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__L1P3_RT_INT2_position     46
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__L1P3_RT_INT2_get(x)       _BGQ_GET(1,46,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__L1P3_RT_INT2_set(v)       _BGQ_SET(1,46,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__L1P3_RT_INT2_insert(x,v)  _BGQ_INSERT(1,46,x,v)

//   Field:       l1p4_rt_int2
//   Description: L1P4 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__L1P4_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__L1P4_RT_INT2_position     47
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__L1P4_RT_INT2_get(x)       _BGQ_GET(1,47,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__L1P4_RT_INT2_set(v)       _BGQ_SET(1,47,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__L1P4_RT_INT2_insert(x,v)  _BGQ_INSERT(1,47,x,v)

//   Field:       l1p5_rt_int2
//   Description: L1P5 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__L1P5_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__L1P5_RT_INT2_position     48
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__L1P5_RT_INT2_get(x)       _BGQ_GET(1,48,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__L1P5_RT_INT2_set(v)       _BGQ_SET(1,48,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__L1P5_RT_INT2_insert(x,v)  _BGQ_INSERT(1,48,x,v)

//   Field:       l1p6_rt_int2
//   Description: L1P6 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__L1P6_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__L1P6_RT_INT2_position     49
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__L1P6_RT_INT2_get(x)       _BGQ_GET(1,49,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__L1P6_RT_INT2_set(v)       _BGQ_SET(1,49,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__L1P6_RT_INT2_insert(x,v)  _BGQ_INSERT(1,49,x,v)

//   Field:       l1p7_rt_int2
//   Description: L1P7 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__L1P7_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__L1P7_RT_INT2_position     50
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__L1P7_RT_INT2_get(x)       _BGQ_GET(1,50,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__L1P7_RT_INT2_set(v)       _BGQ_SET(1,50,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__L1P7_RT_INT2_insert(x,v)  _BGQ_INSERT(1,50,x,v)

//   Field:       l1p8_rt_int2
//   Description: L1P8 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__L1P8_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__L1P8_RT_INT2_position     51
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__L1P8_RT_INT2_get(x)       _BGQ_GET(1,51,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__L1P8_RT_INT2_set(v)       _BGQ_SET(1,51,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__L1P8_RT_INT2_insert(x,v)  _BGQ_INSERT(1,51,x,v)

//   Field:       l1p9_rt_int2
//   Description: L1P9 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__L1P9_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__L1P9_RT_INT2_position     52
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__L1P9_RT_INT2_get(x)       _BGQ_GET(1,52,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__L1P9_RT_INT2_set(v)       _BGQ_SET(1,52,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__L1P9_RT_INT2_insert(x,v)  _BGQ_INSERT(1,52,x,v)

//   Field:       l1p10_rt_int2
//   Description: L1P10 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__L1P10_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__L1P10_RT_INT2_position     53
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__L1P10_RT_INT2_get(x)       _BGQ_GET(1,53,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__L1P10_RT_INT2_set(v)       _BGQ_SET(1,53,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__L1P10_RT_INT2_insert(x,v)  _BGQ_INSERT(1,53,x,v)

//   Field:       l1p11_rt_int2
//   Description: L1P11 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__L1P11_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__L1P11_RT_INT2_position     54
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__L1P11_RT_INT2_get(x)       _BGQ_GET(1,54,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__L1P11_RT_INT2_set(v)       _BGQ_SET(1,54,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__L1P11_RT_INT2_insert(x,v)  _BGQ_INSERT(1,54,x,v)

//   Field:       l1p12_rt_int2
//   Description: L1P12 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__L1P12_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__L1P12_RT_INT2_position     55
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__L1P12_RT_INT2_get(x)       _BGQ_GET(1,55,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__L1P12_RT_INT2_set(v)       _BGQ_SET(1,55,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__L1P12_RT_INT2_insert(x,v)  _BGQ_INSERT(1,55,x,v)

//   Field:       l1p13_rt_int2
//   Description: L1P13 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__L1P13_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__L1P13_RT_INT2_position     56
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__L1P13_RT_INT2_get(x)       _BGQ_GET(1,56,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__L1P13_RT_INT2_set(v)       _BGQ_SET(1,56,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__L1P13_RT_INT2_insert(x,v)  _BGQ_INSERT(1,56,x,v)

//   Field:       l1p14_rt_int2
//   Description: L1P14 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__L1P14_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__L1P14_RT_INT2_position     57
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__L1P14_RT_INT2_get(x)       _BGQ_GET(1,57,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__L1P14_RT_INT2_set(v)       _BGQ_SET(1,57,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__L1P14_RT_INT2_insert(x,v)  _BGQ_INSERT(1,57,x,v)

//   Field:       l1p15_rt_int2
//   Description: L1P15 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__L1P15_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__L1P15_RT_INT2_position     58
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__L1P15_RT_INT2_get(x)       _BGQ_GET(1,58,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__L1P15_RT_INT2_set(v)       _BGQ_SET(1,58,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__L1P15_RT_INT2_insert(x,v)  _BGQ_INSERT(1,58,x,v)

//   Field:       l1p16_rt_int2
//   Description: L1P16 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__L1P16_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__L1P16_RT_INT2_position     59
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__L1P16_RT_INT2_get(x)       _BGQ_GET(1,59,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__L1P16_RT_INT2_set(v)       _BGQ_SET(1,59,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__L1P16_RT_INT2_insert(x,v)  _BGQ_INSERT(1,59,x,v)

//   Field:       gea_rt_int
//   Description: GEA interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__GEA_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__GEA_RT_INT_position     61
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__GEA_RT_INT_get(x)       _BGQ_GET(1,61,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__GEA_RT_INT_set(v)       _BGQ_SET(1,61,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_0__GEA_RT_INT_insert(x,v)  _BGQ_INSERT(1,61,x,v)

  
// Register:
//   Name:        gea_mapped_interrupt_status11_1
//   Type:        Read Only
//   Permission:  All
//   Reset:       0000000000000000
//   Description: GEA Interrupt Status1 register for gea interrupt bit 11
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_1_offset  (0x002F) // Offset of register in instance 
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_1_reset  UNSIGNED64(0x0000000000000000)

//   Field:       upc_int
//   Description: UPC interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_1__UPC_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_1__UPC_INT_position     0
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_1__UPC_INT_get(x)       _BGQ_GET(1,0,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_1__UPC_INT_set(v)       _BGQ_SET(1,0,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_1__UPC_INT_insert(x,v)  _BGQ_INSERT(1,0,x,v)

//   Field:       db_int
//   Description: Devbus interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_1__DB_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_1__DB_INT_position     1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_1__DB_INT_get(x)       _BGQ_GET(1,1,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_1__DB_INT_set(v)       _BGQ_SET(1,1,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_1__DB_INT_insert(x,v)  _BGQ_INSERT(1,1,x,v)

//   Field:       l1p0_int
//   Description: L1P0 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_1__L1P0_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_1__L1P0_INT_position     2
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_1__L1P0_INT_get(x)       _BGQ_GET(1,2,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_1__L1P0_INT_set(v)       _BGQ_SET(1,2,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_1__L1P0_INT_insert(x,v)  _BGQ_INSERT(1,2,x,v)

//   Field:       l1p1_int
//   Description: L1P1 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_1__L1P1_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_1__L1P1_INT_position     3
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_1__L1P1_INT_get(x)       _BGQ_GET(1,3,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_1__L1P1_INT_set(v)       _BGQ_SET(1,3,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_1__L1P1_INT_insert(x,v)  _BGQ_INSERT(1,3,x,v)

//   Field:       l1p2_int
//   Description: L1P2 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_1__L1P2_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_1__L1P2_INT_position     4
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_1__L1P2_INT_get(x)       _BGQ_GET(1,4,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_1__L1P2_INT_set(v)       _BGQ_SET(1,4,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_1__L1P2_INT_insert(x,v)  _BGQ_INSERT(1,4,x,v)

//   Field:       l1p3_int
//   Description: L1P3 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_1__L1P3_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_1__L1P3_INT_position     5
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_1__L1P3_INT_get(x)       _BGQ_GET(1,5,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_1__L1P3_INT_set(v)       _BGQ_SET(1,5,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_1__L1P3_INT_insert(x,v)  _BGQ_INSERT(1,5,x,v)

//   Field:       l1p4_int
//   Description: L1P4 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_1__L1P4_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_1__L1P4_INT_position     6
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_1__L1P4_INT_get(x)       _BGQ_GET(1,6,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_1__L1P4_INT_set(v)       _BGQ_SET(1,6,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_1__L1P4_INT_insert(x,v)  _BGQ_INSERT(1,6,x,v)

//   Field:       l1p5_int
//   Description: L1P5 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_1__L1P5_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_1__L1P5_INT_position     7
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_1__L1P5_INT_get(x)       _BGQ_GET(1,7,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_1__L1P5_INT_set(v)       _BGQ_SET(1,7,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_1__L1P5_INT_insert(x,v)  _BGQ_INSERT(1,7,x,v)

//   Field:       l1p6_int
//   Description: L1P6 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_1__L1P6_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_1__L1P6_INT_position     8
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_1__L1P6_INT_get(x)       _BGQ_GET(1,8,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_1__L1P6_INT_set(v)       _BGQ_SET(1,8,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_1__L1P6_INT_insert(x,v)  _BGQ_INSERT(1,8,x,v)

//   Field:       l1p7_int
//   Description: L1P7 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_1__L1P7_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_1__L1P7_INT_position     9
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_1__L1P7_INT_get(x)       _BGQ_GET(1,9,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_1__L1P7_INT_set(v)       _BGQ_SET(1,9,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_1__L1P7_INT_insert(x,v)  _BGQ_INSERT(1,9,x,v)

//   Field:       l1p8_int
//   Description: L1P8 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_1__L1P8_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_1__L1P8_INT_position     10
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_1__L1P8_INT_get(x)       _BGQ_GET(1,10,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_1__L1P8_INT_set(v)       _BGQ_SET(1,10,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_1__L1P8_INT_insert(x,v)  _BGQ_INSERT(1,10,x,v)

//   Field:       l1p9_int
//   Description: L1P9 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_1__L1P9_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_1__L1P9_INT_position     11
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_1__L1P9_INT_get(x)       _BGQ_GET(1,11,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_1__L1P9_INT_set(v)       _BGQ_SET(1,11,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_1__L1P9_INT_insert(x,v)  _BGQ_INSERT(1,11,x,v)

//   Field:       l1p10_int
//   Description: L1P10 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_1__L1P10_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_1__L1P10_INT_position     12
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_1__L1P10_INT_get(x)       _BGQ_GET(1,12,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_1__L1P10_INT_set(v)       _BGQ_SET(1,12,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_1__L1P10_INT_insert(x,v)  _BGQ_INSERT(1,12,x,v)

//   Field:       l1p11_int
//   Description: L1P11 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_1__L1P11_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_1__L1P11_INT_position     13
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_1__L1P11_INT_get(x)       _BGQ_GET(1,13,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_1__L1P11_INT_set(v)       _BGQ_SET(1,13,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_1__L1P11_INT_insert(x,v)  _BGQ_INSERT(1,13,x,v)

//   Field:       l1p12_int
//   Description: L1P12 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_1__L1P12_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_1__L1P12_INT_position     14
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_1__L1P12_INT_get(x)       _BGQ_GET(1,14,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_1__L1P12_INT_set(v)       _BGQ_SET(1,14,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_1__L1P12_INT_insert(x,v)  _BGQ_INSERT(1,14,x,v)

//   Field:       l1p13_int
//   Description: L1P13 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_1__L1P13_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_1__L1P13_INT_position     15
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_1__L1P13_INT_get(x)       _BGQ_GET(1,15,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_1__L1P13_INT_set(v)       _BGQ_SET(1,15,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_1__L1P13_INT_insert(x,v)  _BGQ_INSERT(1,15,x,v)

//   Field:       l1p14_int
//   Description: L1P14 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_1__L1P14_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_1__L1P14_INT_position     16
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_1__L1P14_INT_get(x)       _BGQ_GET(1,16,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_1__L1P14_INT_set(v)       _BGQ_SET(1,16,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_1__L1P14_INT_insert(x,v)  _BGQ_INSERT(1,16,x,v)

//   Field:       l1p15_int
//   Description: L1P15 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_1__L1P15_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_1__L1P15_INT_position     17
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_1__L1P15_INT_get(x)       _BGQ_GET(1,17,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_1__L1P15_INT_set(v)       _BGQ_SET(1,17,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_1__L1P15_INT_insert(x,v)  _BGQ_INSERT(1,17,x,v)

//   Field:       l1p16_int
//   Description: L1P16 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_1__L1P16_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_1__L1P16_INT_position     18
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_1__L1P16_INT_get(x)       _BGQ_GET(1,18,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_1__L1P16_INT_set(v)       _BGQ_SET(1,18,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_1__L1P16_INT_insert(x,v)  _BGQ_INSERT(1,18,x,v)

//   Field:       pcie_int
//   Description: PCIE interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_1__PCIE_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_1__PCIE_INT_position     19
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_1__PCIE_INT_get(x)       _BGQ_GET(1,19,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_1__PCIE_INT_set(v)       _BGQ_SET(1,19,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_1__PCIE_INT_insert(x,v)  _BGQ_INSERT(1,19,x,v)

//   Field:       sd0_int
//   Description: Serdes0 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_1__SD0_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_1__SD0_INT_position     20
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_1__SD0_INT_get(x)       _BGQ_GET(1,20,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_1__SD0_INT_set(v)       _BGQ_SET(1,20,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_1__SD0_INT_insert(x,v)  _BGQ_INSERT(1,20,x,v)

//   Field:       sd1_int
//   Description: Serdes1 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_1__SD1_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_1__SD1_INT_position     21
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_1__SD1_INT_get(x)       _BGQ_GET(1,21,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_1__SD1_INT_set(v)       _BGQ_SET(1,21,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_1__SD1_INT_insert(x,v)  _BGQ_INSERT(1,21,x,v)

//   Field:       cs_int
//   Description: Clockstop interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_1__CS_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_1__CS_INT_position     26
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_1__CS_INT_get(x)       _BGQ_GET(1,26,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_1__CS_INT_set(v)       _BGQ_SET(1,26,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_1__CS_INT_insert(x,v)  _BGQ_INSERT(1,26,x,v)

//   Field:       en_int
//   Description: Envmon interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_1__EN_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_1__EN_INT_position     27
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_1__EN_INT_get(x)       _BGQ_GET(1,27,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_1__EN_INT_set(v)       _BGQ_SET(1,27,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_1__EN_INT_insert(x,v)  _BGQ_INSERT(1,27,x,v)

//   Field:       dcr_arb_int
//   Description: DCR Arbiter interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_1__DCR_ARB_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_1__DCR_ARB_INT_position     31
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_1__DCR_ARB_INT_get(x)       _BGQ_GET(1,31,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_1__DCR_ARB_INT_set(v)       _BGQ_SET(1,31,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_1__DCR_ARB_INT_insert(x,v)  _BGQ_INSERT(1,31,x,v)

//   Field:       testint_int
//   Description: Testint interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_1__TESTINT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_1__TESTINT_INT_position     32
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_1__TESTINT_INT_get(x)       _BGQ_GET(1,32,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_1__TESTINT_INT_set(v)       _BGQ_SET(1,32,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_1__TESTINT_INT_insert(x,v)  _BGQ_INSERT(1,32,x,v)

//   Field:       mu_int
//   Description: Message Unit interrupt bit 6 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_1__MU_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_1__MU_INT_position     33
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_1__MU_INT_get(x)       _BGQ_GET(1,33,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_1__MU_INT_set(v)       _BGQ_SET(1,33,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_1__MU_INT_insert(x,v)  _BGQ_INSERT(1,33,x,v)

//   Field:       ddr0_int
//   Description: DDR Controller0 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_1__DDR0_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_1__DDR0_INT_position     39
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_1__DDR0_INT_get(x)       _BGQ_GET(1,39,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_1__DDR0_INT_set(v)       _BGQ_SET(1,39,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_1__DDR0_INT_insert(x,v)  _BGQ_INSERT(1,39,x,v)

//   Field:       ddr1_int
//   Description: DDR Controller1 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_1__DDR1_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_1__DDR1_INT_position     40
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_1__DDR1_INT_get(x)       _BGQ_GET(1,40,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_1__DDR1_INT_set(v)       _BGQ_SET(1,40,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_1__DDR1_INT_insert(x,v)  _BGQ_INSERT(1,40,x,v)

//   Field:       sw_int
//   Description: Switch interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_1__SW_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_1__SW_INT_position     41
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_1__SW_INT_get(x)       _BGQ_GET(1,41,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_1__SW_INT_set(v)       _BGQ_SET(1,41,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_1__SW_INT_insert(x,v)  _BGQ_INSERT(1,41,x,v)

//   Field:       edram_int
//   Description: EDRAM interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_1__EDRAM_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_1__EDRAM_INT_position     42
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_1__EDRAM_INT_get(x)       _BGQ_GET(1,42,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_1__EDRAM_INT_set(v)       _BGQ_SET(1,42,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_1__EDRAM_INT_insert(x,v)  _BGQ_INSERT(1,42,x,v)

//   Field:       l2s_int
//   Description: L2 slice 0-15 interrupt bit is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_1__L2S_INT_width        16
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_1__L2S_INT_position     58
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_1__L2S_INT_get(x)       _BGQ_GET(16,58,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_1__L2S_INT_set(v)       _BGQ_SET(16,58,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_1__L2S_INT_insert(x,v)  _BGQ_INSERT(16,58,x,v)

//   Field:       l2c_int
//   Description: L2 Central interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_1__L2C_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_1__L2C_INT_position     60
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_1__L2C_INT_get(x)       _BGQ_GET(1,60,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_1__L2C_INT_set(v)       _BGQ_SET(1,60,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_1__L2C_INT_insert(x,v)  _BGQ_INSERT(1,60,x,v)

//   Field:       gea_int
//   Description: GEA interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_1__GEA_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_1__GEA_INT_position     61
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_1__GEA_INT_get(x)       _BGQ_GET(1,61,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_1__GEA_INT_set(v)       _BGQ_SET(1,61,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_1__GEA_INT_insert(x,v)  _BGQ_INSERT(1,61,x,v)

//   Field:       nd_int
//   Description: Network interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_1__ND_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_1__ND_INT_position     62
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_1__ND_INT_get(x)       _BGQ_GET(1,62,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_1__ND_INT_set(v)       _BGQ_SET(1,62,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_1__ND_INT_insert(x,v)  _BGQ_INSERT(1,62,x,v)

  
// Register:
//   Name:        gea_mapped_interrupt_status11_2
//   Type:        Read Only
//   Permission:  All
//   Reset:       0000000000000000
//   Description: GEA Interrupt Status2 register for gea interrupt bit 11
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2_offset  (0x0030) // Offset of register in instance 
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2_reset  UNSIGNED64(0x0000000000000000)

//   Field:       upc_int
//   Description: UPC interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__UPC_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__UPC_INT_position     0
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__UPC_INT_get(x)       _BGQ_GET(1,0,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__UPC_INT_set(v)       _BGQ_SET(1,0,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__UPC_INT_insert(x,v)  _BGQ_INSERT(1,0,x,v)

//   Field:       db_int
//   Description: Devbus interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__DB_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__DB_INT_position     1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__DB_INT_get(x)       _BGQ_GET(1,1,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__DB_INT_set(v)       _BGQ_SET(1,1,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__DB_INT_insert(x,v)  _BGQ_INSERT(1,1,x,v)

//   Field:       l1p0_int
//   Description: L1P0 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__L1P0_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__L1P0_INT_position     2
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__L1P0_INT_get(x)       _BGQ_GET(1,2,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__L1P0_INT_set(v)       _BGQ_SET(1,2,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__L1P0_INT_insert(x,v)  _BGQ_INSERT(1,2,x,v)

//   Field:       l1p1_int
//   Description: L1P1 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__L1P1_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__L1P1_INT_position     3
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__L1P1_INT_get(x)       _BGQ_GET(1,3,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__L1P1_INT_set(v)       _BGQ_SET(1,3,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__L1P1_INT_insert(x,v)  _BGQ_INSERT(1,3,x,v)

//   Field:       l1p2_int
//   Description: L1P2 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__L1P2_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__L1P2_INT_position     4
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__L1P2_INT_get(x)       _BGQ_GET(1,4,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__L1P2_INT_set(v)       _BGQ_SET(1,4,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__L1P2_INT_insert(x,v)  _BGQ_INSERT(1,4,x,v)

//   Field:       l1p3_int
//   Description: L1P3 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__L1P3_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__L1P3_INT_position     5
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__L1P3_INT_get(x)       _BGQ_GET(1,5,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__L1P3_INT_set(v)       _BGQ_SET(1,5,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__L1P3_INT_insert(x,v)  _BGQ_INSERT(1,5,x,v)

//   Field:       l1p4_int
//   Description: L1P4 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__L1P4_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__L1P4_INT_position     6
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__L1P4_INT_get(x)       _BGQ_GET(1,6,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__L1P4_INT_set(v)       _BGQ_SET(1,6,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__L1P4_INT_insert(x,v)  _BGQ_INSERT(1,6,x,v)

//   Field:       l1p5_int
//   Description: L1P5 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__L1P5_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__L1P5_INT_position     7
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__L1P5_INT_get(x)       _BGQ_GET(1,7,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__L1P5_INT_set(v)       _BGQ_SET(1,7,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__L1P5_INT_insert(x,v)  _BGQ_INSERT(1,7,x,v)

//   Field:       l1p6_int
//   Description: L1P6 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__L1P6_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__L1P6_INT_position     8
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__L1P6_INT_get(x)       _BGQ_GET(1,8,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__L1P6_INT_set(v)       _BGQ_SET(1,8,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__L1P6_INT_insert(x,v)  _BGQ_INSERT(1,8,x,v)

//   Field:       l1p7_int
//   Description: L1P7 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__L1P7_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__L1P7_INT_position     9
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__L1P7_INT_get(x)       _BGQ_GET(1,9,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__L1P7_INT_set(v)       _BGQ_SET(1,9,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__L1P7_INT_insert(x,v)  _BGQ_INSERT(1,9,x,v)

//   Field:       l1p8_int
//   Description: L1P8 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__L1P8_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__L1P8_INT_position     10
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__L1P8_INT_get(x)       _BGQ_GET(1,10,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__L1P8_INT_set(v)       _BGQ_SET(1,10,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__L1P8_INT_insert(x,v)  _BGQ_INSERT(1,10,x,v)

//   Field:       l1p9_int
//   Description: L1P9 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__L1P9_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__L1P9_INT_position     11
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__L1P9_INT_get(x)       _BGQ_GET(1,11,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__L1P9_INT_set(v)       _BGQ_SET(1,11,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__L1P9_INT_insert(x,v)  _BGQ_INSERT(1,11,x,v)

//   Field:       l1p10_int
//   Description: L1P10 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__L1P10_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__L1P10_INT_position     12
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__L1P10_INT_get(x)       _BGQ_GET(1,12,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__L1P10_INT_set(v)       _BGQ_SET(1,12,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__L1P10_INT_insert(x,v)  _BGQ_INSERT(1,12,x,v)

//   Field:       l1p11_int
//   Description: L1P11 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__L1P11_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__L1P11_INT_position     13
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__L1P11_INT_get(x)       _BGQ_GET(1,13,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__L1P11_INT_set(v)       _BGQ_SET(1,13,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__L1P11_INT_insert(x,v)  _BGQ_INSERT(1,13,x,v)

//   Field:       l1p12_int
//   Description: L1P12 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__L1P12_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__L1P12_INT_position     14
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__L1P12_INT_get(x)       _BGQ_GET(1,14,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__L1P12_INT_set(v)       _BGQ_SET(1,14,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__L1P12_INT_insert(x,v)  _BGQ_INSERT(1,14,x,v)

//   Field:       l1p13_int
//   Description: L1P13 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__L1P13_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__L1P13_INT_position     15
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__L1P13_INT_get(x)       _BGQ_GET(1,15,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__L1P13_INT_set(v)       _BGQ_SET(1,15,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__L1P13_INT_insert(x,v)  _BGQ_INSERT(1,15,x,v)

//   Field:       l1p14_int
//   Description: L1P14 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__L1P14_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__L1P14_INT_position     16
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__L1P14_INT_get(x)       _BGQ_GET(1,16,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__L1P14_INT_set(v)       _BGQ_SET(1,16,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__L1P14_INT_insert(x,v)  _BGQ_INSERT(1,16,x,v)

//   Field:       l1p15_int
//   Description: L1P15 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__L1P15_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__L1P15_INT_position     17
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__L1P15_INT_get(x)       _BGQ_GET(1,17,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__L1P15_INT_set(v)       _BGQ_SET(1,17,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__L1P15_INT_insert(x,v)  _BGQ_INSERT(1,17,x,v)

//   Field:       l1p16_int
//   Description: L1P16 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__L1P16_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__L1P16_INT_position     18
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__L1P16_INT_get(x)       _BGQ_GET(1,18,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__L1P16_INT_set(v)       _BGQ_SET(1,18,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__L1P16_INT_insert(x,v)  _BGQ_INSERT(1,18,x,v)

//   Field:       pcie_int
//   Description: PCIE interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__PCIE_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__PCIE_INT_position     19
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__PCIE_INT_get(x)       _BGQ_GET(1,19,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__PCIE_INT_set(v)       _BGQ_SET(1,19,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__PCIE_INT_insert(x,v)  _BGQ_INSERT(1,19,x,v)

//   Field:       sd0_int
//   Description: Serdes0 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__SD0_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__SD0_INT_position     20
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__SD0_INT_get(x)       _BGQ_GET(1,20,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__SD0_INT_set(v)       _BGQ_SET(1,20,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__SD0_INT_insert(x,v)  _BGQ_INSERT(1,20,x,v)

//   Field:       sd1_int
//   Description: Serdes1 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__SD1_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__SD1_INT_position     21
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__SD1_INT_get(x)       _BGQ_GET(1,21,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__SD1_INT_set(v)       _BGQ_SET(1,21,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__SD1_INT_insert(x,v)  _BGQ_INSERT(1,21,x,v)

//   Field:       cs_int
//   Description: Clockstop interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__CS_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__CS_INT_position     26
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__CS_INT_get(x)       _BGQ_GET(1,26,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__CS_INT_set(v)       _BGQ_SET(1,26,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__CS_INT_insert(x,v)  _BGQ_INSERT(1,26,x,v)

//   Field:       en_int
//   Description: Envmon interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__EN_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__EN_INT_position     27
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__EN_INT_get(x)       _BGQ_GET(1,27,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__EN_INT_set(v)       _BGQ_SET(1,27,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__EN_INT_insert(x,v)  _BGQ_INSERT(1,27,x,v)

//   Field:       dcr_arb_int
//   Description: DCR Arbiter interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__DCR_ARB_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__DCR_ARB_INT_position     31
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__DCR_ARB_INT_get(x)       _BGQ_GET(1,31,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__DCR_ARB_INT_set(v)       _BGQ_SET(1,31,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__DCR_ARB_INT_insert(x,v)  _BGQ_INSERT(1,31,x,v)

//   Field:       testint_int
//   Description: Testint interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__TESTINT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__TESTINT_INT_position     32
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__TESTINT_INT_get(x)       _BGQ_GET(1,32,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__TESTINT_INT_set(v)       _BGQ_SET(1,32,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__TESTINT_INT_insert(x,v)  _BGQ_INSERT(1,32,x,v)

//   Field:       mu_int
//   Description: Message Unit interrupt bit 7 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__MU_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__MU_INT_position     33
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__MU_INT_get(x)       _BGQ_GET(1,33,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__MU_INT_set(v)       _BGQ_SET(1,33,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__MU_INT_insert(x,v)  _BGQ_INSERT(1,33,x,v)

//   Field:       ddr0_int
//   Description: DDR Controller0 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__DDR0_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__DDR0_INT_position     39
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__DDR0_INT_get(x)       _BGQ_GET(1,39,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__DDR0_INT_set(v)       _BGQ_SET(1,39,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__DDR0_INT_insert(x,v)  _BGQ_INSERT(1,39,x,v)

//   Field:       ddr1_int
//   Description: DDR Controller1 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__DDR1_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__DDR1_INT_position     40
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__DDR1_INT_get(x)       _BGQ_GET(1,40,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__DDR1_INT_set(v)       _BGQ_SET(1,40,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__DDR1_INT_insert(x,v)  _BGQ_INSERT(1,40,x,v)

//   Field:       sw_int
//   Description: Switch interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__SW_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__SW_INT_position     41
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__SW_INT_get(x)       _BGQ_GET(1,41,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__SW_INT_set(v)       _BGQ_SET(1,41,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__SW_INT_insert(x,v)  _BGQ_INSERT(1,41,x,v)

//   Field:       edram_int
//   Description: EDRAM interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__EDRAM_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__EDRAM_INT_position     42
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__EDRAM_INT_get(x)       _BGQ_GET(1,42,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__EDRAM_INT_set(v)       _BGQ_SET(1,42,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__EDRAM_INT_insert(x,v)  _BGQ_INSERT(1,42,x,v)

//   Field:       l2cntr0_int
//   Description: L2 counter 0 interrupt is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__L2CNTR0_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__L2CNTR0_INT_position     43
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__L2CNTR0_INT_get(x)       _BGQ_GET(1,43,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__L2CNTR0_INT_set(v)       _BGQ_SET(1,43,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__L2CNTR0_INT_insert(x,v)  _BGQ_INSERT(1,43,x,v)

//   Field:       l2cntr1_int
//   Description: L2 counter 1 interrupt is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__L2CNTR1_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__L2CNTR1_INT_position     44
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__L2CNTR1_INT_get(x)       _BGQ_GET(1,44,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__L2CNTR1_INT_set(v)       _BGQ_SET(1,44,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__L2CNTR1_INT_insert(x,v)  _BGQ_INSERT(1,44,x,v)

//   Field:       l2cntr2_int
//   Description: L2 counter 2 interrupt is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__L2CNTR2_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__L2CNTR2_INT_position     45
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__L2CNTR2_INT_get(x)       _BGQ_GET(1,45,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__L2CNTR2_INT_set(v)       _BGQ_SET(1,45,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__L2CNTR2_INT_insert(x,v)  _BGQ_INSERT(1,45,x,v)

//   Field:       l2cntr3_int
//   Description: L2 counter 3 interrupt is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__L2CNTR3_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__L2CNTR3_INT_position     46
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__L2CNTR3_INT_get(x)       _BGQ_GET(1,46,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__L2CNTR3_INT_set(v)       _BGQ_SET(1,46,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__L2CNTR3_INT_insert(x,v)  _BGQ_INSERT(1,46,x,v)

//   Field:       msgc_int
//   Description: Msync generation counter interrupt is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__MSGC_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__MSGC_INT_position     47
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__MSGC_INT_get(x)       _BGQ_GET(1,47,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__MSGC_INT_set(v)       _BGQ_SET(1,47,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__MSGC_INT_insert(x,v)  _BGQ_INSERT(1,47,x,v)

//   Field:       l2c_int
//   Description: L2 Central interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__L2C_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__L2C_INT_position     60
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__L2C_INT_get(x)       _BGQ_GET(1,60,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__L2C_INT_set(v)       _BGQ_SET(1,60,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__L2C_INT_insert(x,v)  _BGQ_INSERT(1,60,x,v)

//   Field:       gea_int
//   Description: GEA interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__GEA_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__GEA_INT_position     61
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__GEA_INT_get(x)       _BGQ_GET(1,61,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__GEA_INT_set(v)       _BGQ_SET(1,61,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__GEA_INT_insert(x,v)  _BGQ_INSERT(1,61,x,v)

//   Field:       nd_int
//   Description: Network interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__ND_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__ND_INT_position     62
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__ND_INT_get(x)       _BGQ_GET(1,62,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__ND_INT_set(v)       _BGQ_SET(1,62,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS11_2__ND_INT_insert(x,v)  _BGQ_INSERT(1,62,x,v)

  
// Register:
//   Name:        gea_mapped_interrupt_status12_0
//   Type:        Read Only
//   Permission:  All
//   Reset:       0000000000000000
//   Description: GEA Interrupt Status0 register for gea interrupt bit 12
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0_offset  (0x0031) // Offset of register in instance 
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0_reset  UNSIGNED64(0x0000000000000000)

//   Field:       upc_rt_int
//   Description: UPC interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__UPC_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__UPC_RT_INT_position     0
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__UPC_RT_INT_get(x)       _BGQ_GET(1,0,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__UPC_RT_INT_set(v)       _BGQ_SET(1,0,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__UPC_RT_INT_insert(x,v)  _BGQ_INSERT(1,0,x,v)

//   Field:       db_rt_int
//   Description: Devbus interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__DB_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__DB_RT_INT_position     1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__DB_RT_INT_get(x)       _BGQ_GET(1,1,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__DB_RT_INT_set(v)       _BGQ_SET(1,1,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__DB_RT_INT_insert(x,v)  _BGQ_INSERT(1,1,x,v)

//   Field:       l1p0_rt_int
//   Description: L1P0 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__L1P0_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__L1P0_RT_INT_position     2
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__L1P0_RT_INT_get(x)       _BGQ_GET(1,2,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__L1P0_RT_INT_set(v)       _BGQ_SET(1,2,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__L1P0_RT_INT_insert(x,v)  _BGQ_INSERT(1,2,x,v)

//   Field:       l1p1_rt_int
//   Description: L1P1 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__L1P1_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__L1P1_RT_INT_position     3
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__L1P1_RT_INT_get(x)       _BGQ_GET(1,3,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__L1P1_RT_INT_set(v)       _BGQ_SET(1,3,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__L1P1_RT_INT_insert(x,v)  _BGQ_INSERT(1,3,x,v)

//   Field:       l1p2_rt_int
//   Description: L1P2 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__L1P2_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__L1P2_RT_INT_position     4
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__L1P2_RT_INT_get(x)       _BGQ_GET(1,4,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__L1P2_RT_INT_set(v)       _BGQ_SET(1,4,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__L1P2_RT_INT_insert(x,v)  _BGQ_INSERT(1,4,x,v)

//   Field:       l1p3_rt_int
//   Description: L1P3 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__L1P3_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__L1P3_RT_INT_position     5
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__L1P3_RT_INT_get(x)       _BGQ_GET(1,5,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__L1P3_RT_INT_set(v)       _BGQ_SET(1,5,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__L1P3_RT_INT_insert(x,v)  _BGQ_INSERT(1,5,x,v)

//   Field:       l1p4_rt_int
//   Description: L1P4 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__L1P4_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__L1P4_RT_INT_position     6
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__L1P4_RT_INT_get(x)       _BGQ_GET(1,6,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__L1P4_RT_INT_set(v)       _BGQ_SET(1,6,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__L1P4_RT_INT_insert(x,v)  _BGQ_INSERT(1,6,x,v)

//   Field:       l1p5_rt_int
//   Description: L1P5 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__L1P5_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__L1P5_RT_INT_position     7
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__L1P5_RT_INT_get(x)       _BGQ_GET(1,7,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__L1P5_RT_INT_set(v)       _BGQ_SET(1,7,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__L1P5_RT_INT_insert(x,v)  _BGQ_INSERT(1,7,x,v)

//   Field:       l1p6_rt_int
//   Description: L1P6 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__L1P6_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__L1P6_RT_INT_position     8
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__L1P6_RT_INT_get(x)       _BGQ_GET(1,8,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__L1P6_RT_INT_set(v)       _BGQ_SET(1,8,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__L1P6_RT_INT_insert(x,v)  _BGQ_INSERT(1,8,x,v)

//   Field:       l1p7_rt_int
//   Description: L1P7 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__L1P7_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__L1P7_RT_INT_position     9
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__L1P7_RT_INT_get(x)       _BGQ_GET(1,9,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__L1P7_RT_INT_set(v)       _BGQ_SET(1,9,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__L1P7_RT_INT_insert(x,v)  _BGQ_INSERT(1,9,x,v)

//   Field:       l1p8_rt_int
//   Description: L1P8 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__L1P8_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__L1P8_RT_INT_position     10
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__L1P8_RT_INT_get(x)       _BGQ_GET(1,10,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__L1P8_RT_INT_set(v)       _BGQ_SET(1,10,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__L1P8_RT_INT_insert(x,v)  _BGQ_INSERT(1,10,x,v)

//   Field:       l1p9_rt_int
//   Description: L1P9 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__L1P9_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__L1P9_RT_INT_position     11
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__L1P9_RT_INT_get(x)       _BGQ_GET(1,11,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__L1P9_RT_INT_set(v)       _BGQ_SET(1,11,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__L1P9_RT_INT_insert(x,v)  _BGQ_INSERT(1,11,x,v)

//   Field:       l1p10_rt_int
//   Description: L1P10 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__L1P10_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__L1P10_RT_INT_position     12
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__L1P10_RT_INT_get(x)       _BGQ_GET(1,12,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__L1P10_RT_INT_set(v)       _BGQ_SET(1,12,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__L1P10_RT_INT_insert(x,v)  _BGQ_INSERT(1,12,x,v)

//   Field:       l1p11_rt_int
//   Description: L1P11 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__L1P11_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__L1P11_RT_INT_position     13
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__L1P11_RT_INT_get(x)       _BGQ_GET(1,13,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__L1P11_RT_INT_set(v)       _BGQ_SET(1,13,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__L1P11_RT_INT_insert(x,v)  _BGQ_INSERT(1,13,x,v)

//   Field:       l1p12_rt_int
//   Description: L1P12 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__L1P12_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__L1P12_RT_INT_position     14
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__L1P12_RT_INT_get(x)       _BGQ_GET(1,14,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__L1P12_RT_INT_set(v)       _BGQ_SET(1,14,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__L1P12_RT_INT_insert(x,v)  _BGQ_INSERT(1,14,x,v)

//   Field:       l1p13_rt_int
//   Description: L1P13 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__L1P13_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__L1P13_RT_INT_position     15
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__L1P13_RT_INT_get(x)       _BGQ_GET(1,15,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__L1P13_RT_INT_set(v)       _BGQ_SET(1,15,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__L1P13_RT_INT_insert(x,v)  _BGQ_INSERT(1,15,x,v)

//   Field:       l1p14_rt_int
//   Description: L1P14 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__L1P14_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__L1P14_RT_INT_position     16
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__L1P14_RT_INT_get(x)       _BGQ_GET(1,16,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__L1P14_RT_INT_set(v)       _BGQ_SET(1,16,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__L1P14_RT_INT_insert(x,v)  _BGQ_INSERT(1,16,x,v)

//   Field:       l1p15_rt_int
//   Description: L1P15 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__L1P15_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__L1P15_RT_INT_position     17
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__L1P15_RT_INT_get(x)       _BGQ_GET(1,17,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__L1P15_RT_INT_set(v)       _BGQ_SET(1,17,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__L1P15_RT_INT_insert(x,v)  _BGQ_INSERT(1,17,x,v)

//   Field:       l1p16_rt_int
//   Description: L1P16 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__L1P16_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__L1P16_RT_INT_position     18
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__L1P16_RT_INT_get(x)       _BGQ_GET(1,18,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__L1P16_RT_INT_set(v)       _BGQ_SET(1,18,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__L1P16_RT_INT_insert(x,v)  _BGQ_INSERT(1,18,x,v)

//   Field:       pcie_rt_int
//   Description: PCIE interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__PCIE_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__PCIE_RT_INT_position     19
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__PCIE_RT_INT_get(x)       _BGQ_GET(1,19,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__PCIE_RT_INT_set(v)       _BGQ_SET(1,19,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__PCIE_RT_INT_insert(x,v)  _BGQ_INSERT(1,19,x,v)

//   Field:       sd0_rt_int
//   Description: Serdes0 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__SD0_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__SD0_RT_INT_position     20
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__SD0_RT_INT_get(x)       _BGQ_GET(1,20,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__SD0_RT_INT_set(v)       _BGQ_SET(1,20,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__SD0_RT_INT_insert(x,v)  _BGQ_INSERT(1,20,x,v)

//   Field:       sd1_rt_int
//   Description: Serdes1 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__SD1_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__SD1_RT_INT_position     21
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__SD1_RT_INT_get(x)       _BGQ_GET(1,21,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__SD1_RT_INT_set(v)       _BGQ_SET(1,21,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__SD1_RT_INT_insert(x,v)  _BGQ_INSERT(1,21,x,v)

//   Field:       db_pcie_rt_int
//   Description: Devbus PCIE interrupt bit 0:3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__DB_PCIE_RT_INT_width        4
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__DB_PCIE_RT_INT_position     25
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__DB_PCIE_RT_INT_get(x)       _BGQ_GET(4,25,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__DB_PCIE_RT_INT_set(v)       _BGQ_SET(4,25,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__DB_PCIE_RT_INT_insert(x,v)  _BGQ_INSERT(4,25,x,v)

//   Field:       cs_rt_int
//   Description: Clockstop interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__CS_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__CS_RT_INT_position     26
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__CS_RT_INT_get(x)       _BGQ_GET(1,26,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__CS_RT_INT_set(v)       _BGQ_SET(1,26,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__CS_RT_INT_insert(x,v)  _BGQ_INSERT(1,26,x,v)

//   Field:       en_rt_int
//   Description: Envmon interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__EN_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__EN_RT_INT_position     27
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__EN_RT_INT_get(x)       _BGQ_GET(1,27,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__EN_RT_INT_set(v)       _BGQ_SET(1,27,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__EN_RT_INT_insert(x,v)  _BGQ_INSERT(1,27,x,v)

//   Field:       dcr_arb_rt_int
//   Description: DCR Arbiter interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__DCR_ARB_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__DCR_ARB_RT_INT_position     31
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__DCR_ARB_RT_INT_get(x)       _BGQ_GET(1,31,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__DCR_ARB_RT_INT_set(v)       _BGQ_SET(1,31,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__DCR_ARB_RT_INT_insert(x,v)  _BGQ_INSERT(1,31,x,v)

//   Field:       testint_rt_int
//   Description: Testint interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__TESTINT_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__TESTINT_RT_INT_position     32
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__TESTINT_RT_INT_get(x)       _BGQ_GET(1,32,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__TESTINT_RT_INT_set(v)       _BGQ_SET(1,32,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__TESTINT_RT_INT_insert(x,v)  _BGQ_INSERT(1,32,x,v)

//   Field:       mu_rt_int
//   Description: Message Unit interrupt bit 0:5 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__MU_RT_INT_width        6
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__MU_RT_INT_position     38
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__MU_RT_INT_get(x)       _BGQ_GET(6,38,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__MU_RT_INT_set(v)       _BGQ_SET(6,38,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__MU_RT_INT_insert(x,v)  _BGQ_INSERT(6,38,x,v)

//   Field:       ddr0_rt_int
//   Description: DDR Controller0 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__DDR0_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__DDR0_RT_INT_position     39
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__DDR0_RT_INT_get(x)       _BGQ_GET(1,39,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__DDR0_RT_INT_set(v)       _BGQ_SET(1,39,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__DDR0_RT_INT_insert(x,v)  _BGQ_INSERT(1,39,x,v)

//   Field:       ddr1_rt_int
//   Description: DDR Controller1 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__DDR1_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__DDR1_RT_INT_position     40
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__DDR1_RT_INT_get(x)       _BGQ_GET(1,40,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__DDR1_RT_INT_set(v)       _BGQ_SET(1,40,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__DDR1_RT_INT_insert(x,v)  _BGQ_INSERT(1,40,x,v)

//   Field:       sw_rt_int
//   Description: Switch interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__SW_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__SW_RT_INT_position     41
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__SW_RT_INT_get(x)       _BGQ_GET(1,41,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__SW_RT_INT_set(v)       _BGQ_SET(1,41,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__SW_RT_INT_insert(x,v)  _BGQ_INSERT(1,41,x,v)

//   Field:       edram_rt_int
//   Description: EDRAM interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__EDRAM_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__EDRAM_RT_INT_position     42
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__EDRAM_RT_INT_get(x)       _BGQ_GET(1,42,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__EDRAM_RT_INT_set(v)       _BGQ_SET(1,42,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__EDRAM_RT_INT_insert(x,v)  _BGQ_INSERT(1,42,x,v)

//   Field:       l1p0_rt_int2
//   Description: L1P0 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__L1P0_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__L1P0_RT_INT2_position     43
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__L1P0_RT_INT2_get(x)       _BGQ_GET(1,43,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__L1P0_RT_INT2_set(v)       _BGQ_SET(1,43,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__L1P0_RT_INT2_insert(x,v)  _BGQ_INSERT(1,43,x,v)

//   Field:       l1p1_rt_int2
//   Description: L1P1 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__L1P1_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__L1P1_RT_INT2_position     44
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__L1P1_RT_INT2_get(x)       _BGQ_GET(1,44,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__L1P1_RT_INT2_set(v)       _BGQ_SET(1,44,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__L1P1_RT_INT2_insert(x,v)  _BGQ_INSERT(1,44,x,v)

//   Field:       l1p2_rt_int2
//   Description: L1P2 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__L1P2_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__L1P2_RT_INT2_position     45
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__L1P2_RT_INT2_get(x)       _BGQ_GET(1,45,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__L1P2_RT_INT2_set(v)       _BGQ_SET(1,45,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__L1P2_RT_INT2_insert(x,v)  _BGQ_INSERT(1,45,x,v)

//   Field:       l1p3_rt_int2
//   Description: L1P3 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__L1P3_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__L1P3_RT_INT2_position     46
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__L1P3_RT_INT2_get(x)       _BGQ_GET(1,46,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__L1P3_RT_INT2_set(v)       _BGQ_SET(1,46,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__L1P3_RT_INT2_insert(x,v)  _BGQ_INSERT(1,46,x,v)

//   Field:       l1p4_rt_int2
//   Description: L1P4 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__L1P4_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__L1P4_RT_INT2_position     47
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__L1P4_RT_INT2_get(x)       _BGQ_GET(1,47,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__L1P4_RT_INT2_set(v)       _BGQ_SET(1,47,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__L1P4_RT_INT2_insert(x,v)  _BGQ_INSERT(1,47,x,v)

//   Field:       l1p5_rt_int2
//   Description: L1P5 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__L1P5_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__L1P5_RT_INT2_position     48
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__L1P5_RT_INT2_get(x)       _BGQ_GET(1,48,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__L1P5_RT_INT2_set(v)       _BGQ_SET(1,48,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__L1P5_RT_INT2_insert(x,v)  _BGQ_INSERT(1,48,x,v)

//   Field:       l1p6_rt_int2
//   Description: L1P6 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__L1P6_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__L1P6_RT_INT2_position     49
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__L1P6_RT_INT2_get(x)       _BGQ_GET(1,49,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__L1P6_RT_INT2_set(v)       _BGQ_SET(1,49,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__L1P6_RT_INT2_insert(x,v)  _BGQ_INSERT(1,49,x,v)

//   Field:       l1p7_rt_int2
//   Description: L1P7 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__L1P7_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__L1P7_RT_INT2_position     50
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__L1P7_RT_INT2_get(x)       _BGQ_GET(1,50,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__L1P7_RT_INT2_set(v)       _BGQ_SET(1,50,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__L1P7_RT_INT2_insert(x,v)  _BGQ_INSERT(1,50,x,v)

//   Field:       l1p8_rt_int2
//   Description: L1P8 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__L1P8_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__L1P8_RT_INT2_position     51
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__L1P8_RT_INT2_get(x)       _BGQ_GET(1,51,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__L1P8_RT_INT2_set(v)       _BGQ_SET(1,51,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__L1P8_RT_INT2_insert(x,v)  _BGQ_INSERT(1,51,x,v)

//   Field:       l1p9_rt_int2
//   Description: L1P9 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__L1P9_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__L1P9_RT_INT2_position     52
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__L1P9_RT_INT2_get(x)       _BGQ_GET(1,52,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__L1P9_RT_INT2_set(v)       _BGQ_SET(1,52,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__L1P9_RT_INT2_insert(x,v)  _BGQ_INSERT(1,52,x,v)

//   Field:       l1p10_rt_int2
//   Description: L1P10 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__L1P10_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__L1P10_RT_INT2_position     53
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__L1P10_RT_INT2_get(x)       _BGQ_GET(1,53,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__L1P10_RT_INT2_set(v)       _BGQ_SET(1,53,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__L1P10_RT_INT2_insert(x,v)  _BGQ_INSERT(1,53,x,v)

//   Field:       l1p11_rt_int2
//   Description: L1P11 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__L1P11_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__L1P11_RT_INT2_position     54
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__L1P11_RT_INT2_get(x)       _BGQ_GET(1,54,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__L1P11_RT_INT2_set(v)       _BGQ_SET(1,54,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__L1P11_RT_INT2_insert(x,v)  _BGQ_INSERT(1,54,x,v)

//   Field:       l1p12_rt_int2
//   Description: L1P12 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__L1P12_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__L1P12_RT_INT2_position     55
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__L1P12_RT_INT2_get(x)       _BGQ_GET(1,55,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__L1P12_RT_INT2_set(v)       _BGQ_SET(1,55,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__L1P12_RT_INT2_insert(x,v)  _BGQ_INSERT(1,55,x,v)

//   Field:       l1p13_rt_int2
//   Description: L1P13 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__L1P13_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__L1P13_RT_INT2_position     56
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__L1P13_RT_INT2_get(x)       _BGQ_GET(1,56,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__L1P13_RT_INT2_set(v)       _BGQ_SET(1,56,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__L1P13_RT_INT2_insert(x,v)  _BGQ_INSERT(1,56,x,v)

//   Field:       l1p14_rt_int2
//   Description: L1P14 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__L1P14_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__L1P14_RT_INT2_position     57
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__L1P14_RT_INT2_get(x)       _BGQ_GET(1,57,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__L1P14_RT_INT2_set(v)       _BGQ_SET(1,57,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__L1P14_RT_INT2_insert(x,v)  _BGQ_INSERT(1,57,x,v)

//   Field:       l1p15_rt_int2
//   Description: L1P15 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__L1P15_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__L1P15_RT_INT2_position     58
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__L1P15_RT_INT2_get(x)       _BGQ_GET(1,58,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__L1P15_RT_INT2_set(v)       _BGQ_SET(1,58,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__L1P15_RT_INT2_insert(x,v)  _BGQ_INSERT(1,58,x,v)

//   Field:       l1p16_rt_int2
//   Description: L1P16 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__L1P16_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__L1P16_RT_INT2_position     59
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__L1P16_RT_INT2_get(x)       _BGQ_GET(1,59,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__L1P16_RT_INT2_set(v)       _BGQ_SET(1,59,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__L1P16_RT_INT2_insert(x,v)  _BGQ_INSERT(1,59,x,v)

//   Field:       gea_rt_int
//   Description: GEA interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__GEA_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__GEA_RT_INT_position     61
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__GEA_RT_INT_get(x)       _BGQ_GET(1,61,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__GEA_RT_INT_set(v)       _BGQ_SET(1,61,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_0__GEA_RT_INT_insert(x,v)  _BGQ_INSERT(1,61,x,v)

  
// Register:
//   Name:        gea_mapped_interrupt_status12_1
//   Type:        Read Only
//   Permission:  All
//   Reset:       0000000000000000
//   Description: GEA Interrupt Status1 register for gea interrupt bit 12
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_1_offset  (0x0032) // Offset of register in instance 
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_1_reset  UNSIGNED64(0x0000000000000000)

//   Field:       upc_int
//   Description: UPC interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_1__UPC_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_1__UPC_INT_position     0
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_1__UPC_INT_get(x)       _BGQ_GET(1,0,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_1__UPC_INT_set(v)       _BGQ_SET(1,0,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_1__UPC_INT_insert(x,v)  _BGQ_INSERT(1,0,x,v)

//   Field:       db_int
//   Description: Devbus interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_1__DB_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_1__DB_INT_position     1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_1__DB_INT_get(x)       _BGQ_GET(1,1,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_1__DB_INT_set(v)       _BGQ_SET(1,1,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_1__DB_INT_insert(x,v)  _BGQ_INSERT(1,1,x,v)

//   Field:       l1p0_int
//   Description: L1P0 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_1__L1P0_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_1__L1P0_INT_position     2
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_1__L1P0_INT_get(x)       _BGQ_GET(1,2,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_1__L1P0_INT_set(v)       _BGQ_SET(1,2,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_1__L1P0_INT_insert(x,v)  _BGQ_INSERT(1,2,x,v)

//   Field:       l1p1_int
//   Description: L1P1 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_1__L1P1_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_1__L1P1_INT_position     3
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_1__L1P1_INT_get(x)       _BGQ_GET(1,3,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_1__L1P1_INT_set(v)       _BGQ_SET(1,3,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_1__L1P1_INT_insert(x,v)  _BGQ_INSERT(1,3,x,v)

//   Field:       l1p2_int
//   Description: L1P2 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_1__L1P2_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_1__L1P2_INT_position     4
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_1__L1P2_INT_get(x)       _BGQ_GET(1,4,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_1__L1P2_INT_set(v)       _BGQ_SET(1,4,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_1__L1P2_INT_insert(x,v)  _BGQ_INSERT(1,4,x,v)

//   Field:       l1p3_int
//   Description: L1P3 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_1__L1P3_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_1__L1P3_INT_position     5
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_1__L1P3_INT_get(x)       _BGQ_GET(1,5,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_1__L1P3_INT_set(v)       _BGQ_SET(1,5,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_1__L1P3_INT_insert(x,v)  _BGQ_INSERT(1,5,x,v)

//   Field:       l1p4_int
//   Description: L1P4 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_1__L1P4_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_1__L1P4_INT_position     6
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_1__L1P4_INT_get(x)       _BGQ_GET(1,6,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_1__L1P4_INT_set(v)       _BGQ_SET(1,6,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_1__L1P4_INT_insert(x,v)  _BGQ_INSERT(1,6,x,v)

//   Field:       l1p5_int
//   Description: L1P5 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_1__L1P5_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_1__L1P5_INT_position     7
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_1__L1P5_INT_get(x)       _BGQ_GET(1,7,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_1__L1P5_INT_set(v)       _BGQ_SET(1,7,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_1__L1P5_INT_insert(x,v)  _BGQ_INSERT(1,7,x,v)

//   Field:       l1p6_int
//   Description: L1P6 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_1__L1P6_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_1__L1P6_INT_position     8
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_1__L1P6_INT_get(x)       _BGQ_GET(1,8,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_1__L1P6_INT_set(v)       _BGQ_SET(1,8,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_1__L1P6_INT_insert(x,v)  _BGQ_INSERT(1,8,x,v)

//   Field:       l1p7_int
//   Description: L1P7 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_1__L1P7_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_1__L1P7_INT_position     9
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_1__L1P7_INT_get(x)       _BGQ_GET(1,9,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_1__L1P7_INT_set(v)       _BGQ_SET(1,9,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_1__L1P7_INT_insert(x,v)  _BGQ_INSERT(1,9,x,v)

//   Field:       l1p8_int
//   Description: L1P8 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_1__L1P8_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_1__L1P8_INT_position     10
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_1__L1P8_INT_get(x)       _BGQ_GET(1,10,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_1__L1P8_INT_set(v)       _BGQ_SET(1,10,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_1__L1P8_INT_insert(x,v)  _BGQ_INSERT(1,10,x,v)

//   Field:       l1p9_int
//   Description: L1P9 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_1__L1P9_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_1__L1P9_INT_position     11
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_1__L1P9_INT_get(x)       _BGQ_GET(1,11,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_1__L1P9_INT_set(v)       _BGQ_SET(1,11,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_1__L1P9_INT_insert(x,v)  _BGQ_INSERT(1,11,x,v)

//   Field:       l1p10_int
//   Description: L1P10 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_1__L1P10_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_1__L1P10_INT_position     12
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_1__L1P10_INT_get(x)       _BGQ_GET(1,12,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_1__L1P10_INT_set(v)       _BGQ_SET(1,12,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_1__L1P10_INT_insert(x,v)  _BGQ_INSERT(1,12,x,v)

//   Field:       l1p11_int
//   Description: L1P11 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_1__L1P11_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_1__L1P11_INT_position     13
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_1__L1P11_INT_get(x)       _BGQ_GET(1,13,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_1__L1P11_INT_set(v)       _BGQ_SET(1,13,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_1__L1P11_INT_insert(x,v)  _BGQ_INSERT(1,13,x,v)

//   Field:       l1p12_int
//   Description: L1P12 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_1__L1P12_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_1__L1P12_INT_position     14
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_1__L1P12_INT_get(x)       _BGQ_GET(1,14,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_1__L1P12_INT_set(v)       _BGQ_SET(1,14,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_1__L1P12_INT_insert(x,v)  _BGQ_INSERT(1,14,x,v)

//   Field:       l1p13_int
//   Description: L1P13 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_1__L1P13_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_1__L1P13_INT_position     15
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_1__L1P13_INT_get(x)       _BGQ_GET(1,15,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_1__L1P13_INT_set(v)       _BGQ_SET(1,15,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_1__L1P13_INT_insert(x,v)  _BGQ_INSERT(1,15,x,v)

//   Field:       l1p14_int
//   Description: L1P14 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_1__L1P14_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_1__L1P14_INT_position     16
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_1__L1P14_INT_get(x)       _BGQ_GET(1,16,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_1__L1P14_INT_set(v)       _BGQ_SET(1,16,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_1__L1P14_INT_insert(x,v)  _BGQ_INSERT(1,16,x,v)

//   Field:       l1p15_int
//   Description: L1P15 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_1__L1P15_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_1__L1P15_INT_position     17
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_1__L1P15_INT_get(x)       _BGQ_GET(1,17,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_1__L1P15_INT_set(v)       _BGQ_SET(1,17,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_1__L1P15_INT_insert(x,v)  _BGQ_INSERT(1,17,x,v)

//   Field:       l1p16_int
//   Description: L1P16 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_1__L1P16_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_1__L1P16_INT_position     18
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_1__L1P16_INT_get(x)       _BGQ_GET(1,18,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_1__L1P16_INT_set(v)       _BGQ_SET(1,18,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_1__L1P16_INT_insert(x,v)  _BGQ_INSERT(1,18,x,v)

//   Field:       pcie_int
//   Description: PCIE interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_1__PCIE_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_1__PCIE_INT_position     19
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_1__PCIE_INT_get(x)       _BGQ_GET(1,19,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_1__PCIE_INT_set(v)       _BGQ_SET(1,19,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_1__PCIE_INT_insert(x,v)  _BGQ_INSERT(1,19,x,v)

//   Field:       sd0_int
//   Description: Serdes0 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_1__SD0_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_1__SD0_INT_position     20
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_1__SD0_INT_get(x)       _BGQ_GET(1,20,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_1__SD0_INT_set(v)       _BGQ_SET(1,20,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_1__SD0_INT_insert(x,v)  _BGQ_INSERT(1,20,x,v)

//   Field:       sd1_int
//   Description: Serdes1 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_1__SD1_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_1__SD1_INT_position     21
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_1__SD1_INT_get(x)       _BGQ_GET(1,21,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_1__SD1_INT_set(v)       _BGQ_SET(1,21,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_1__SD1_INT_insert(x,v)  _BGQ_INSERT(1,21,x,v)

//   Field:       cs_int
//   Description: Clockstop interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_1__CS_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_1__CS_INT_position     26
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_1__CS_INT_get(x)       _BGQ_GET(1,26,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_1__CS_INT_set(v)       _BGQ_SET(1,26,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_1__CS_INT_insert(x,v)  _BGQ_INSERT(1,26,x,v)

//   Field:       en_int
//   Description: Envmon interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_1__EN_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_1__EN_INT_position     27
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_1__EN_INT_get(x)       _BGQ_GET(1,27,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_1__EN_INT_set(v)       _BGQ_SET(1,27,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_1__EN_INT_insert(x,v)  _BGQ_INSERT(1,27,x,v)

//   Field:       dcr_arb_int
//   Description: DCR Arbiter interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_1__DCR_ARB_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_1__DCR_ARB_INT_position     31
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_1__DCR_ARB_INT_get(x)       _BGQ_GET(1,31,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_1__DCR_ARB_INT_set(v)       _BGQ_SET(1,31,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_1__DCR_ARB_INT_insert(x,v)  _BGQ_INSERT(1,31,x,v)

//   Field:       testint_int
//   Description: Testint interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_1__TESTINT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_1__TESTINT_INT_position     32
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_1__TESTINT_INT_get(x)       _BGQ_GET(1,32,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_1__TESTINT_INT_set(v)       _BGQ_SET(1,32,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_1__TESTINT_INT_insert(x,v)  _BGQ_INSERT(1,32,x,v)

//   Field:       mu_int
//   Description: Message Unit interrupt bit 6 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_1__MU_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_1__MU_INT_position     33
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_1__MU_INT_get(x)       _BGQ_GET(1,33,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_1__MU_INT_set(v)       _BGQ_SET(1,33,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_1__MU_INT_insert(x,v)  _BGQ_INSERT(1,33,x,v)

//   Field:       ddr0_int
//   Description: DDR Controller0 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_1__DDR0_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_1__DDR0_INT_position     39
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_1__DDR0_INT_get(x)       _BGQ_GET(1,39,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_1__DDR0_INT_set(v)       _BGQ_SET(1,39,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_1__DDR0_INT_insert(x,v)  _BGQ_INSERT(1,39,x,v)

//   Field:       ddr1_int
//   Description: DDR Controller1 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_1__DDR1_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_1__DDR1_INT_position     40
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_1__DDR1_INT_get(x)       _BGQ_GET(1,40,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_1__DDR1_INT_set(v)       _BGQ_SET(1,40,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_1__DDR1_INT_insert(x,v)  _BGQ_INSERT(1,40,x,v)

//   Field:       sw_int
//   Description: Switch interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_1__SW_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_1__SW_INT_position     41
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_1__SW_INT_get(x)       _BGQ_GET(1,41,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_1__SW_INT_set(v)       _BGQ_SET(1,41,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_1__SW_INT_insert(x,v)  _BGQ_INSERT(1,41,x,v)

//   Field:       edram_int
//   Description: EDRAM interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_1__EDRAM_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_1__EDRAM_INT_position     42
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_1__EDRAM_INT_get(x)       _BGQ_GET(1,42,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_1__EDRAM_INT_set(v)       _BGQ_SET(1,42,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_1__EDRAM_INT_insert(x,v)  _BGQ_INSERT(1,42,x,v)

//   Field:       l2s_int
//   Description: L2 slice 0-15 interrupt bit is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_1__L2S_INT_width        16
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_1__L2S_INT_position     58
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_1__L2S_INT_get(x)       _BGQ_GET(16,58,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_1__L2S_INT_set(v)       _BGQ_SET(16,58,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_1__L2S_INT_insert(x,v)  _BGQ_INSERT(16,58,x,v)

//   Field:       l2c_int
//   Description: L2 Central interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_1__L2C_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_1__L2C_INT_position     60
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_1__L2C_INT_get(x)       _BGQ_GET(1,60,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_1__L2C_INT_set(v)       _BGQ_SET(1,60,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_1__L2C_INT_insert(x,v)  _BGQ_INSERT(1,60,x,v)

//   Field:       gea_int
//   Description: GEA interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_1__GEA_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_1__GEA_INT_position     61
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_1__GEA_INT_get(x)       _BGQ_GET(1,61,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_1__GEA_INT_set(v)       _BGQ_SET(1,61,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_1__GEA_INT_insert(x,v)  _BGQ_INSERT(1,61,x,v)

//   Field:       nd_int
//   Description: Network interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_1__ND_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_1__ND_INT_position     62
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_1__ND_INT_get(x)       _BGQ_GET(1,62,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_1__ND_INT_set(v)       _BGQ_SET(1,62,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_1__ND_INT_insert(x,v)  _BGQ_INSERT(1,62,x,v)

  
// Register:
//   Name:        gea_mapped_interrupt_status12_2
//   Type:        Read Only
//   Permission:  All
//   Reset:       0000000000000000
//   Description: GEA Interrupt Status2 register for gea interrupt bit 12
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2_offset  (0x0033) // Offset of register in instance 
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2_reset  UNSIGNED64(0x0000000000000000)

//   Field:       upc_int
//   Description: UPC interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__UPC_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__UPC_INT_position     0
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__UPC_INT_get(x)       _BGQ_GET(1,0,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__UPC_INT_set(v)       _BGQ_SET(1,0,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__UPC_INT_insert(x,v)  _BGQ_INSERT(1,0,x,v)

//   Field:       db_int
//   Description: Devbus interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__DB_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__DB_INT_position     1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__DB_INT_get(x)       _BGQ_GET(1,1,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__DB_INT_set(v)       _BGQ_SET(1,1,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__DB_INT_insert(x,v)  _BGQ_INSERT(1,1,x,v)

//   Field:       l1p0_int
//   Description: L1P0 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__L1P0_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__L1P0_INT_position     2
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__L1P0_INT_get(x)       _BGQ_GET(1,2,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__L1P0_INT_set(v)       _BGQ_SET(1,2,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__L1P0_INT_insert(x,v)  _BGQ_INSERT(1,2,x,v)

//   Field:       l1p1_int
//   Description: L1P1 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__L1P1_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__L1P1_INT_position     3
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__L1P1_INT_get(x)       _BGQ_GET(1,3,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__L1P1_INT_set(v)       _BGQ_SET(1,3,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__L1P1_INT_insert(x,v)  _BGQ_INSERT(1,3,x,v)

//   Field:       l1p2_int
//   Description: L1P2 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__L1P2_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__L1P2_INT_position     4
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__L1P2_INT_get(x)       _BGQ_GET(1,4,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__L1P2_INT_set(v)       _BGQ_SET(1,4,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__L1P2_INT_insert(x,v)  _BGQ_INSERT(1,4,x,v)

//   Field:       l1p3_int
//   Description: L1P3 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__L1P3_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__L1P3_INT_position     5
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__L1P3_INT_get(x)       _BGQ_GET(1,5,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__L1P3_INT_set(v)       _BGQ_SET(1,5,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__L1P3_INT_insert(x,v)  _BGQ_INSERT(1,5,x,v)

//   Field:       l1p4_int
//   Description: L1P4 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__L1P4_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__L1P4_INT_position     6
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__L1P4_INT_get(x)       _BGQ_GET(1,6,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__L1P4_INT_set(v)       _BGQ_SET(1,6,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__L1P4_INT_insert(x,v)  _BGQ_INSERT(1,6,x,v)

//   Field:       l1p5_int
//   Description: L1P5 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__L1P5_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__L1P5_INT_position     7
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__L1P5_INT_get(x)       _BGQ_GET(1,7,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__L1P5_INT_set(v)       _BGQ_SET(1,7,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__L1P5_INT_insert(x,v)  _BGQ_INSERT(1,7,x,v)

//   Field:       l1p6_int
//   Description: L1P6 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__L1P6_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__L1P6_INT_position     8
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__L1P6_INT_get(x)       _BGQ_GET(1,8,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__L1P6_INT_set(v)       _BGQ_SET(1,8,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__L1P6_INT_insert(x,v)  _BGQ_INSERT(1,8,x,v)

//   Field:       l1p7_int
//   Description: L1P7 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__L1P7_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__L1P7_INT_position     9
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__L1P7_INT_get(x)       _BGQ_GET(1,9,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__L1P7_INT_set(v)       _BGQ_SET(1,9,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__L1P7_INT_insert(x,v)  _BGQ_INSERT(1,9,x,v)

//   Field:       l1p8_int
//   Description: L1P8 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__L1P8_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__L1P8_INT_position     10
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__L1P8_INT_get(x)       _BGQ_GET(1,10,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__L1P8_INT_set(v)       _BGQ_SET(1,10,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__L1P8_INT_insert(x,v)  _BGQ_INSERT(1,10,x,v)

//   Field:       l1p9_int
//   Description: L1P9 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__L1P9_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__L1P9_INT_position     11
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__L1P9_INT_get(x)       _BGQ_GET(1,11,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__L1P9_INT_set(v)       _BGQ_SET(1,11,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__L1P9_INT_insert(x,v)  _BGQ_INSERT(1,11,x,v)

//   Field:       l1p10_int
//   Description: L1P10 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__L1P10_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__L1P10_INT_position     12
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__L1P10_INT_get(x)       _BGQ_GET(1,12,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__L1P10_INT_set(v)       _BGQ_SET(1,12,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__L1P10_INT_insert(x,v)  _BGQ_INSERT(1,12,x,v)

//   Field:       l1p11_int
//   Description: L1P11 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__L1P11_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__L1P11_INT_position     13
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__L1P11_INT_get(x)       _BGQ_GET(1,13,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__L1P11_INT_set(v)       _BGQ_SET(1,13,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__L1P11_INT_insert(x,v)  _BGQ_INSERT(1,13,x,v)

//   Field:       l1p12_int
//   Description: L1P12 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__L1P12_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__L1P12_INT_position     14
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__L1P12_INT_get(x)       _BGQ_GET(1,14,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__L1P12_INT_set(v)       _BGQ_SET(1,14,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__L1P12_INT_insert(x,v)  _BGQ_INSERT(1,14,x,v)

//   Field:       l1p13_int
//   Description: L1P13 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__L1P13_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__L1P13_INT_position     15
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__L1P13_INT_get(x)       _BGQ_GET(1,15,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__L1P13_INT_set(v)       _BGQ_SET(1,15,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__L1P13_INT_insert(x,v)  _BGQ_INSERT(1,15,x,v)

//   Field:       l1p14_int
//   Description: L1P14 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__L1P14_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__L1P14_INT_position     16
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__L1P14_INT_get(x)       _BGQ_GET(1,16,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__L1P14_INT_set(v)       _BGQ_SET(1,16,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__L1P14_INT_insert(x,v)  _BGQ_INSERT(1,16,x,v)

//   Field:       l1p15_int
//   Description: L1P15 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__L1P15_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__L1P15_INT_position     17
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__L1P15_INT_get(x)       _BGQ_GET(1,17,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__L1P15_INT_set(v)       _BGQ_SET(1,17,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__L1P15_INT_insert(x,v)  _BGQ_INSERT(1,17,x,v)

//   Field:       l1p16_int
//   Description: L1P16 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__L1P16_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__L1P16_INT_position     18
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__L1P16_INT_get(x)       _BGQ_GET(1,18,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__L1P16_INT_set(v)       _BGQ_SET(1,18,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__L1P16_INT_insert(x,v)  _BGQ_INSERT(1,18,x,v)

//   Field:       pcie_int
//   Description: PCIE interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__PCIE_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__PCIE_INT_position     19
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__PCIE_INT_get(x)       _BGQ_GET(1,19,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__PCIE_INT_set(v)       _BGQ_SET(1,19,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__PCIE_INT_insert(x,v)  _BGQ_INSERT(1,19,x,v)

//   Field:       sd0_int
//   Description: Serdes0 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__SD0_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__SD0_INT_position     20
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__SD0_INT_get(x)       _BGQ_GET(1,20,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__SD0_INT_set(v)       _BGQ_SET(1,20,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__SD0_INT_insert(x,v)  _BGQ_INSERT(1,20,x,v)

//   Field:       sd1_int
//   Description: Serdes1 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__SD1_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__SD1_INT_position     21
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__SD1_INT_get(x)       _BGQ_GET(1,21,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__SD1_INT_set(v)       _BGQ_SET(1,21,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__SD1_INT_insert(x,v)  _BGQ_INSERT(1,21,x,v)

//   Field:       cs_int
//   Description: Clockstop interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__CS_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__CS_INT_position     26
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__CS_INT_get(x)       _BGQ_GET(1,26,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__CS_INT_set(v)       _BGQ_SET(1,26,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__CS_INT_insert(x,v)  _BGQ_INSERT(1,26,x,v)

//   Field:       en_int
//   Description: Envmon interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__EN_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__EN_INT_position     27
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__EN_INT_get(x)       _BGQ_GET(1,27,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__EN_INT_set(v)       _BGQ_SET(1,27,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__EN_INT_insert(x,v)  _BGQ_INSERT(1,27,x,v)

//   Field:       dcr_arb_int
//   Description: DCR Arbiter interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__DCR_ARB_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__DCR_ARB_INT_position     31
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__DCR_ARB_INT_get(x)       _BGQ_GET(1,31,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__DCR_ARB_INT_set(v)       _BGQ_SET(1,31,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__DCR_ARB_INT_insert(x,v)  _BGQ_INSERT(1,31,x,v)

//   Field:       testint_int
//   Description: Testint interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__TESTINT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__TESTINT_INT_position     32
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__TESTINT_INT_get(x)       _BGQ_GET(1,32,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__TESTINT_INT_set(v)       _BGQ_SET(1,32,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__TESTINT_INT_insert(x,v)  _BGQ_INSERT(1,32,x,v)

//   Field:       mu_int
//   Description: Message Unit interrupt bit 7 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__MU_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__MU_INT_position     33
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__MU_INT_get(x)       _BGQ_GET(1,33,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__MU_INT_set(v)       _BGQ_SET(1,33,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__MU_INT_insert(x,v)  _BGQ_INSERT(1,33,x,v)

//   Field:       ddr0_int
//   Description: DDR Controller0 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__DDR0_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__DDR0_INT_position     39
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__DDR0_INT_get(x)       _BGQ_GET(1,39,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__DDR0_INT_set(v)       _BGQ_SET(1,39,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__DDR0_INT_insert(x,v)  _BGQ_INSERT(1,39,x,v)

//   Field:       ddr1_int
//   Description: DDR Controller1 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__DDR1_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__DDR1_INT_position     40
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__DDR1_INT_get(x)       _BGQ_GET(1,40,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__DDR1_INT_set(v)       _BGQ_SET(1,40,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__DDR1_INT_insert(x,v)  _BGQ_INSERT(1,40,x,v)

//   Field:       sw_int
//   Description: Switch interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__SW_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__SW_INT_position     41
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__SW_INT_get(x)       _BGQ_GET(1,41,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__SW_INT_set(v)       _BGQ_SET(1,41,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__SW_INT_insert(x,v)  _BGQ_INSERT(1,41,x,v)

//   Field:       edram_int
//   Description: EDRAM interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__EDRAM_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__EDRAM_INT_position     42
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__EDRAM_INT_get(x)       _BGQ_GET(1,42,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__EDRAM_INT_set(v)       _BGQ_SET(1,42,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__EDRAM_INT_insert(x,v)  _BGQ_INSERT(1,42,x,v)

//   Field:       l2cntr0_int
//   Description: L2 counter 0 interrupt is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__L2CNTR0_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__L2CNTR0_INT_position     43
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__L2CNTR0_INT_get(x)       _BGQ_GET(1,43,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__L2CNTR0_INT_set(v)       _BGQ_SET(1,43,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__L2CNTR0_INT_insert(x,v)  _BGQ_INSERT(1,43,x,v)

//   Field:       l2cntr1_int
//   Description: L2 counter 1 interrupt is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__L2CNTR1_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__L2CNTR1_INT_position     44
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__L2CNTR1_INT_get(x)       _BGQ_GET(1,44,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__L2CNTR1_INT_set(v)       _BGQ_SET(1,44,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__L2CNTR1_INT_insert(x,v)  _BGQ_INSERT(1,44,x,v)

//   Field:       l2cntr2_int
//   Description: L2 counter 2 interrupt is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__L2CNTR2_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__L2CNTR2_INT_position     45
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__L2CNTR2_INT_get(x)       _BGQ_GET(1,45,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__L2CNTR2_INT_set(v)       _BGQ_SET(1,45,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__L2CNTR2_INT_insert(x,v)  _BGQ_INSERT(1,45,x,v)

//   Field:       l2cntr3_int
//   Description: L2 counter 3 interrupt is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__L2CNTR3_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__L2CNTR3_INT_position     46
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__L2CNTR3_INT_get(x)       _BGQ_GET(1,46,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__L2CNTR3_INT_set(v)       _BGQ_SET(1,46,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__L2CNTR3_INT_insert(x,v)  _BGQ_INSERT(1,46,x,v)

//   Field:       msgc_int
//   Description: Msync generation counter interrupt is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__MSGC_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__MSGC_INT_position     47
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__MSGC_INT_get(x)       _BGQ_GET(1,47,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__MSGC_INT_set(v)       _BGQ_SET(1,47,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__MSGC_INT_insert(x,v)  _BGQ_INSERT(1,47,x,v)

//   Field:       l2c_int
//   Description: L2 Central interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__L2C_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__L2C_INT_position     60
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__L2C_INT_get(x)       _BGQ_GET(1,60,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__L2C_INT_set(v)       _BGQ_SET(1,60,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__L2C_INT_insert(x,v)  _BGQ_INSERT(1,60,x,v)

//   Field:       gea_int
//   Description: GEA interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__GEA_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__GEA_INT_position     61
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__GEA_INT_get(x)       _BGQ_GET(1,61,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__GEA_INT_set(v)       _BGQ_SET(1,61,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__GEA_INT_insert(x,v)  _BGQ_INSERT(1,61,x,v)

//   Field:       nd_int
//   Description: Network interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__ND_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__ND_INT_position     62
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__ND_INT_get(x)       _BGQ_GET(1,62,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__ND_INT_set(v)       _BGQ_SET(1,62,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS12_2__ND_INT_insert(x,v)  _BGQ_INSERT(1,62,x,v)

  
// Register:
//   Name:        gea_mapped_interrupt_status13_0
//   Type:        Read Only
//   Permission:  All
//   Reset:       0000000000000000
//   Description: GEA Interrupt Status0 register for gea interrupt bit 13
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0_offset  (0x0034) // Offset of register in instance 
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0_reset  UNSIGNED64(0x0000000000000000)

//   Field:       upc_rt_int
//   Description: UPC interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__UPC_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__UPC_RT_INT_position     0
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__UPC_RT_INT_get(x)       _BGQ_GET(1,0,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__UPC_RT_INT_set(v)       _BGQ_SET(1,0,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__UPC_RT_INT_insert(x,v)  _BGQ_INSERT(1,0,x,v)

//   Field:       db_rt_int
//   Description: Devbus interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__DB_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__DB_RT_INT_position     1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__DB_RT_INT_get(x)       _BGQ_GET(1,1,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__DB_RT_INT_set(v)       _BGQ_SET(1,1,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__DB_RT_INT_insert(x,v)  _BGQ_INSERT(1,1,x,v)

//   Field:       l1p0_rt_int
//   Description: L1P0 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__L1P0_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__L1P0_RT_INT_position     2
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__L1P0_RT_INT_get(x)       _BGQ_GET(1,2,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__L1P0_RT_INT_set(v)       _BGQ_SET(1,2,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__L1P0_RT_INT_insert(x,v)  _BGQ_INSERT(1,2,x,v)

//   Field:       l1p1_rt_int
//   Description: L1P1 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__L1P1_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__L1P1_RT_INT_position     3
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__L1P1_RT_INT_get(x)       _BGQ_GET(1,3,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__L1P1_RT_INT_set(v)       _BGQ_SET(1,3,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__L1P1_RT_INT_insert(x,v)  _BGQ_INSERT(1,3,x,v)

//   Field:       l1p2_rt_int
//   Description: L1P2 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__L1P2_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__L1P2_RT_INT_position     4
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__L1P2_RT_INT_get(x)       _BGQ_GET(1,4,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__L1P2_RT_INT_set(v)       _BGQ_SET(1,4,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__L1P2_RT_INT_insert(x,v)  _BGQ_INSERT(1,4,x,v)

//   Field:       l1p3_rt_int
//   Description: L1P3 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__L1P3_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__L1P3_RT_INT_position     5
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__L1P3_RT_INT_get(x)       _BGQ_GET(1,5,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__L1P3_RT_INT_set(v)       _BGQ_SET(1,5,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__L1P3_RT_INT_insert(x,v)  _BGQ_INSERT(1,5,x,v)

//   Field:       l1p4_rt_int
//   Description: L1P4 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__L1P4_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__L1P4_RT_INT_position     6
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__L1P4_RT_INT_get(x)       _BGQ_GET(1,6,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__L1P4_RT_INT_set(v)       _BGQ_SET(1,6,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__L1P4_RT_INT_insert(x,v)  _BGQ_INSERT(1,6,x,v)

//   Field:       l1p5_rt_int
//   Description: L1P5 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__L1P5_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__L1P5_RT_INT_position     7
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__L1P5_RT_INT_get(x)       _BGQ_GET(1,7,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__L1P5_RT_INT_set(v)       _BGQ_SET(1,7,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__L1P5_RT_INT_insert(x,v)  _BGQ_INSERT(1,7,x,v)

//   Field:       l1p6_rt_int
//   Description: L1P6 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__L1P6_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__L1P6_RT_INT_position     8
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__L1P6_RT_INT_get(x)       _BGQ_GET(1,8,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__L1P6_RT_INT_set(v)       _BGQ_SET(1,8,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__L1P6_RT_INT_insert(x,v)  _BGQ_INSERT(1,8,x,v)

//   Field:       l1p7_rt_int
//   Description: L1P7 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__L1P7_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__L1P7_RT_INT_position     9
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__L1P7_RT_INT_get(x)       _BGQ_GET(1,9,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__L1P7_RT_INT_set(v)       _BGQ_SET(1,9,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__L1P7_RT_INT_insert(x,v)  _BGQ_INSERT(1,9,x,v)

//   Field:       l1p8_rt_int
//   Description: L1P8 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__L1P8_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__L1P8_RT_INT_position     10
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__L1P8_RT_INT_get(x)       _BGQ_GET(1,10,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__L1P8_RT_INT_set(v)       _BGQ_SET(1,10,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__L1P8_RT_INT_insert(x,v)  _BGQ_INSERT(1,10,x,v)

//   Field:       l1p9_rt_int
//   Description: L1P9 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__L1P9_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__L1P9_RT_INT_position     11
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__L1P9_RT_INT_get(x)       _BGQ_GET(1,11,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__L1P9_RT_INT_set(v)       _BGQ_SET(1,11,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__L1P9_RT_INT_insert(x,v)  _BGQ_INSERT(1,11,x,v)

//   Field:       l1p10_rt_int
//   Description: L1P10 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__L1P10_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__L1P10_RT_INT_position     12
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__L1P10_RT_INT_get(x)       _BGQ_GET(1,12,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__L1P10_RT_INT_set(v)       _BGQ_SET(1,12,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__L1P10_RT_INT_insert(x,v)  _BGQ_INSERT(1,12,x,v)

//   Field:       l1p11_rt_int
//   Description: L1P11 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__L1P11_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__L1P11_RT_INT_position     13
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__L1P11_RT_INT_get(x)       _BGQ_GET(1,13,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__L1P11_RT_INT_set(v)       _BGQ_SET(1,13,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__L1P11_RT_INT_insert(x,v)  _BGQ_INSERT(1,13,x,v)

//   Field:       l1p12_rt_int
//   Description: L1P12 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__L1P12_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__L1P12_RT_INT_position     14
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__L1P12_RT_INT_get(x)       _BGQ_GET(1,14,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__L1P12_RT_INT_set(v)       _BGQ_SET(1,14,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__L1P12_RT_INT_insert(x,v)  _BGQ_INSERT(1,14,x,v)

//   Field:       l1p13_rt_int
//   Description: L1P13 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__L1P13_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__L1P13_RT_INT_position     15
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__L1P13_RT_INT_get(x)       _BGQ_GET(1,15,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__L1P13_RT_INT_set(v)       _BGQ_SET(1,15,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__L1P13_RT_INT_insert(x,v)  _BGQ_INSERT(1,15,x,v)

//   Field:       l1p14_rt_int
//   Description: L1P14 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__L1P14_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__L1P14_RT_INT_position     16
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__L1P14_RT_INT_get(x)       _BGQ_GET(1,16,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__L1P14_RT_INT_set(v)       _BGQ_SET(1,16,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__L1P14_RT_INT_insert(x,v)  _BGQ_INSERT(1,16,x,v)

//   Field:       l1p15_rt_int
//   Description: L1P15 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__L1P15_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__L1P15_RT_INT_position     17
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__L1P15_RT_INT_get(x)       _BGQ_GET(1,17,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__L1P15_RT_INT_set(v)       _BGQ_SET(1,17,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__L1P15_RT_INT_insert(x,v)  _BGQ_INSERT(1,17,x,v)

//   Field:       l1p16_rt_int
//   Description: L1P16 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__L1P16_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__L1P16_RT_INT_position     18
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__L1P16_RT_INT_get(x)       _BGQ_GET(1,18,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__L1P16_RT_INT_set(v)       _BGQ_SET(1,18,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__L1P16_RT_INT_insert(x,v)  _BGQ_INSERT(1,18,x,v)

//   Field:       pcie_rt_int
//   Description: PCIE interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__PCIE_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__PCIE_RT_INT_position     19
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__PCIE_RT_INT_get(x)       _BGQ_GET(1,19,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__PCIE_RT_INT_set(v)       _BGQ_SET(1,19,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__PCIE_RT_INT_insert(x,v)  _BGQ_INSERT(1,19,x,v)

//   Field:       sd0_rt_int
//   Description: Serdes0 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__SD0_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__SD0_RT_INT_position     20
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__SD0_RT_INT_get(x)       _BGQ_GET(1,20,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__SD0_RT_INT_set(v)       _BGQ_SET(1,20,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__SD0_RT_INT_insert(x,v)  _BGQ_INSERT(1,20,x,v)

//   Field:       sd1_rt_int
//   Description: Serdes1 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__SD1_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__SD1_RT_INT_position     21
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__SD1_RT_INT_get(x)       _BGQ_GET(1,21,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__SD1_RT_INT_set(v)       _BGQ_SET(1,21,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__SD1_RT_INT_insert(x,v)  _BGQ_INSERT(1,21,x,v)

//   Field:       db_pcie_rt_int
//   Description: Devbus PCIE interrupt bit 0:3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__DB_PCIE_RT_INT_width        4
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__DB_PCIE_RT_INT_position     25
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__DB_PCIE_RT_INT_get(x)       _BGQ_GET(4,25,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__DB_PCIE_RT_INT_set(v)       _BGQ_SET(4,25,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__DB_PCIE_RT_INT_insert(x,v)  _BGQ_INSERT(4,25,x,v)

//   Field:       cs_rt_int
//   Description: Clockstop interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__CS_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__CS_RT_INT_position     26
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__CS_RT_INT_get(x)       _BGQ_GET(1,26,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__CS_RT_INT_set(v)       _BGQ_SET(1,26,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__CS_RT_INT_insert(x,v)  _BGQ_INSERT(1,26,x,v)

//   Field:       en_rt_int
//   Description: Envmon interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__EN_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__EN_RT_INT_position     27
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__EN_RT_INT_get(x)       _BGQ_GET(1,27,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__EN_RT_INT_set(v)       _BGQ_SET(1,27,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__EN_RT_INT_insert(x,v)  _BGQ_INSERT(1,27,x,v)

//   Field:       dcr_arb_rt_int
//   Description: DCR Arbiter interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__DCR_ARB_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__DCR_ARB_RT_INT_position     31
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__DCR_ARB_RT_INT_get(x)       _BGQ_GET(1,31,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__DCR_ARB_RT_INT_set(v)       _BGQ_SET(1,31,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__DCR_ARB_RT_INT_insert(x,v)  _BGQ_INSERT(1,31,x,v)

//   Field:       testint_rt_int
//   Description: Testint interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__TESTINT_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__TESTINT_RT_INT_position     32
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__TESTINT_RT_INT_get(x)       _BGQ_GET(1,32,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__TESTINT_RT_INT_set(v)       _BGQ_SET(1,32,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__TESTINT_RT_INT_insert(x,v)  _BGQ_INSERT(1,32,x,v)

//   Field:       mu_rt_int
//   Description: Message Unit interrupt bit 0:5 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__MU_RT_INT_width        6
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__MU_RT_INT_position     38
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__MU_RT_INT_get(x)       _BGQ_GET(6,38,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__MU_RT_INT_set(v)       _BGQ_SET(6,38,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__MU_RT_INT_insert(x,v)  _BGQ_INSERT(6,38,x,v)

//   Field:       ddr0_rt_int
//   Description: DDR Controller0 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__DDR0_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__DDR0_RT_INT_position     39
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__DDR0_RT_INT_get(x)       _BGQ_GET(1,39,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__DDR0_RT_INT_set(v)       _BGQ_SET(1,39,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__DDR0_RT_INT_insert(x,v)  _BGQ_INSERT(1,39,x,v)

//   Field:       ddr1_rt_int
//   Description: DDR Controller1 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__DDR1_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__DDR1_RT_INT_position     40
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__DDR1_RT_INT_get(x)       _BGQ_GET(1,40,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__DDR1_RT_INT_set(v)       _BGQ_SET(1,40,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__DDR1_RT_INT_insert(x,v)  _BGQ_INSERT(1,40,x,v)

//   Field:       sw_rt_int
//   Description: Switch interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__SW_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__SW_RT_INT_position     41
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__SW_RT_INT_get(x)       _BGQ_GET(1,41,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__SW_RT_INT_set(v)       _BGQ_SET(1,41,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__SW_RT_INT_insert(x,v)  _BGQ_INSERT(1,41,x,v)

//   Field:       edram_rt_int
//   Description: EDRAM interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__EDRAM_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__EDRAM_RT_INT_position     42
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__EDRAM_RT_INT_get(x)       _BGQ_GET(1,42,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__EDRAM_RT_INT_set(v)       _BGQ_SET(1,42,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__EDRAM_RT_INT_insert(x,v)  _BGQ_INSERT(1,42,x,v)

//   Field:       l1p0_rt_int2
//   Description: L1P0 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__L1P0_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__L1P0_RT_INT2_position     43
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__L1P0_RT_INT2_get(x)       _BGQ_GET(1,43,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__L1P0_RT_INT2_set(v)       _BGQ_SET(1,43,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__L1P0_RT_INT2_insert(x,v)  _BGQ_INSERT(1,43,x,v)

//   Field:       l1p1_rt_int2
//   Description: L1P1 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__L1P1_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__L1P1_RT_INT2_position     44
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__L1P1_RT_INT2_get(x)       _BGQ_GET(1,44,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__L1P1_RT_INT2_set(v)       _BGQ_SET(1,44,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__L1P1_RT_INT2_insert(x,v)  _BGQ_INSERT(1,44,x,v)

//   Field:       l1p2_rt_int2
//   Description: L1P2 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__L1P2_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__L1P2_RT_INT2_position     45
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__L1P2_RT_INT2_get(x)       _BGQ_GET(1,45,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__L1P2_RT_INT2_set(v)       _BGQ_SET(1,45,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__L1P2_RT_INT2_insert(x,v)  _BGQ_INSERT(1,45,x,v)

//   Field:       l1p3_rt_int2
//   Description: L1P3 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__L1P3_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__L1P3_RT_INT2_position     46
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__L1P3_RT_INT2_get(x)       _BGQ_GET(1,46,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__L1P3_RT_INT2_set(v)       _BGQ_SET(1,46,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__L1P3_RT_INT2_insert(x,v)  _BGQ_INSERT(1,46,x,v)

//   Field:       l1p4_rt_int2
//   Description: L1P4 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__L1P4_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__L1P4_RT_INT2_position     47
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__L1P4_RT_INT2_get(x)       _BGQ_GET(1,47,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__L1P4_RT_INT2_set(v)       _BGQ_SET(1,47,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__L1P4_RT_INT2_insert(x,v)  _BGQ_INSERT(1,47,x,v)

//   Field:       l1p5_rt_int2
//   Description: L1P5 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__L1P5_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__L1P5_RT_INT2_position     48
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__L1P5_RT_INT2_get(x)       _BGQ_GET(1,48,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__L1P5_RT_INT2_set(v)       _BGQ_SET(1,48,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__L1P5_RT_INT2_insert(x,v)  _BGQ_INSERT(1,48,x,v)

//   Field:       l1p6_rt_int2
//   Description: L1P6 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__L1P6_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__L1P6_RT_INT2_position     49
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__L1P6_RT_INT2_get(x)       _BGQ_GET(1,49,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__L1P6_RT_INT2_set(v)       _BGQ_SET(1,49,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__L1P6_RT_INT2_insert(x,v)  _BGQ_INSERT(1,49,x,v)

//   Field:       l1p7_rt_int2
//   Description: L1P7 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__L1P7_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__L1P7_RT_INT2_position     50
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__L1P7_RT_INT2_get(x)       _BGQ_GET(1,50,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__L1P7_RT_INT2_set(v)       _BGQ_SET(1,50,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__L1P7_RT_INT2_insert(x,v)  _BGQ_INSERT(1,50,x,v)

//   Field:       l1p8_rt_int2
//   Description: L1P8 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__L1P8_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__L1P8_RT_INT2_position     51
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__L1P8_RT_INT2_get(x)       _BGQ_GET(1,51,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__L1P8_RT_INT2_set(v)       _BGQ_SET(1,51,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__L1P8_RT_INT2_insert(x,v)  _BGQ_INSERT(1,51,x,v)

//   Field:       l1p9_rt_int2
//   Description: L1P9 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__L1P9_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__L1P9_RT_INT2_position     52
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__L1P9_RT_INT2_get(x)       _BGQ_GET(1,52,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__L1P9_RT_INT2_set(v)       _BGQ_SET(1,52,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__L1P9_RT_INT2_insert(x,v)  _BGQ_INSERT(1,52,x,v)

//   Field:       l1p10_rt_int2
//   Description: L1P10 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__L1P10_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__L1P10_RT_INT2_position     53
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__L1P10_RT_INT2_get(x)       _BGQ_GET(1,53,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__L1P10_RT_INT2_set(v)       _BGQ_SET(1,53,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__L1P10_RT_INT2_insert(x,v)  _BGQ_INSERT(1,53,x,v)

//   Field:       l1p11_rt_int2
//   Description: L1P11 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__L1P11_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__L1P11_RT_INT2_position     54
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__L1P11_RT_INT2_get(x)       _BGQ_GET(1,54,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__L1P11_RT_INT2_set(v)       _BGQ_SET(1,54,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__L1P11_RT_INT2_insert(x,v)  _BGQ_INSERT(1,54,x,v)

//   Field:       l1p12_rt_int2
//   Description: L1P12 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__L1P12_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__L1P12_RT_INT2_position     55
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__L1P12_RT_INT2_get(x)       _BGQ_GET(1,55,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__L1P12_RT_INT2_set(v)       _BGQ_SET(1,55,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__L1P12_RT_INT2_insert(x,v)  _BGQ_INSERT(1,55,x,v)

//   Field:       l1p13_rt_int2
//   Description: L1P13 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__L1P13_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__L1P13_RT_INT2_position     56
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__L1P13_RT_INT2_get(x)       _BGQ_GET(1,56,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__L1P13_RT_INT2_set(v)       _BGQ_SET(1,56,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__L1P13_RT_INT2_insert(x,v)  _BGQ_INSERT(1,56,x,v)

//   Field:       l1p14_rt_int2
//   Description: L1P14 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__L1P14_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__L1P14_RT_INT2_position     57
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__L1P14_RT_INT2_get(x)       _BGQ_GET(1,57,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__L1P14_RT_INT2_set(v)       _BGQ_SET(1,57,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__L1P14_RT_INT2_insert(x,v)  _BGQ_INSERT(1,57,x,v)

//   Field:       l1p15_rt_int2
//   Description: L1P15 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__L1P15_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__L1P15_RT_INT2_position     58
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__L1P15_RT_INT2_get(x)       _BGQ_GET(1,58,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__L1P15_RT_INT2_set(v)       _BGQ_SET(1,58,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__L1P15_RT_INT2_insert(x,v)  _BGQ_INSERT(1,58,x,v)

//   Field:       l1p16_rt_int2
//   Description: L1P16 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__L1P16_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__L1P16_RT_INT2_position     59
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__L1P16_RT_INT2_get(x)       _BGQ_GET(1,59,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__L1P16_RT_INT2_set(v)       _BGQ_SET(1,59,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__L1P16_RT_INT2_insert(x,v)  _BGQ_INSERT(1,59,x,v)

//   Field:       gea_rt_int
//   Description: GEA interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__GEA_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__GEA_RT_INT_position     61
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__GEA_RT_INT_get(x)       _BGQ_GET(1,61,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__GEA_RT_INT_set(v)       _BGQ_SET(1,61,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_0__GEA_RT_INT_insert(x,v)  _BGQ_INSERT(1,61,x,v)

  
// Register:
//   Name:        gea_mapped_interrupt_status13_1
//   Type:        Read Only
//   Permission:  All
//   Reset:       0000000000000000
//   Description: GEA Interrupt Status1 register for gea interrupt bit 13
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_1_offset  (0x0035) // Offset of register in instance 
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_1_reset  UNSIGNED64(0x0000000000000000)

//   Field:       upc_int
//   Description: UPC interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_1__UPC_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_1__UPC_INT_position     0
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_1__UPC_INT_get(x)       _BGQ_GET(1,0,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_1__UPC_INT_set(v)       _BGQ_SET(1,0,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_1__UPC_INT_insert(x,v)  _BGQ_INSERT(1,0,x,v)

//   Field:       db_int
//   Description: Devbus interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_1__DB_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_1__DB_INT_position     1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_1__DB_INT_get(x)       _BGQ_GET(1,1,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_1__DB_INT_set(v)       _BGQ_SET(1,1,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_1__DB_INT_insert(x,v)  _BGQ_INSERT(1,1,x,v)

//   Field:       l1p0_int
//   Description: L1P0 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_1__L1P0_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_1__L1P0_INT_position     2
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_1__L1P0_INT_get(x)       _BGQ_GET(1,2,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_1__L1P0_INT_set(v)       _BGQ_SET(1,2,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_1__L1P0_INT_insert(x,v)  _BGQ_INSERT(1,2,x,v)

//   Field:       l1p1_int
//   Description: L1P1 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_1__L1P1_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_1__L1P1_INT_position     3
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_1__L1P1_INT_get(x)       _BGQ_GET(1,3,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_1__L1P1_INT_set(v)       _BGQ_SET(1,3,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_1__L1P1_INT_insert(x,v)  _BGQ_INSERT(1,3,x,v)

//   Field:       l1p2_int
//   Description: L1P2 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_1__L1P2_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_1__L1P2_INT_position     4
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_1__L1P2_INT_get(x)       _BGQ_GET(1,4,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_1__L1P2_INT_set(v)       _BGQ_SET(1,4,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_1__L1P2_INT_insert(x,v)  _BGQ_INSERT(1,4,x,v)

//   Field:       l1p3_int
//   Description: L1P3 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_1__L1P3_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_1__L1P3_INT_position     5
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_1__L1P3_INT_get(x)       _BGQ_GET(1,5,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_1__L1P3_INT_set(v)       _BGQ_SET(1,5,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_1__L1P3_INT_insert(x,v)  _BGQ_INSERT(1,5,x,v)

//   Field:       l1p4_int
//   Description: L1P4 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_1__L1P4_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_1__L1P4_INT_position     6
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_1__L1P4_INT_get(x)       _BGQ_GET(1,6,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_1__L1P4_INT_set(v)       _BGQ_SET(1,6,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_1__L1P4_INT_insert(x,v)  _BGQ_INSERT(1,6,x,v)

//   Field:       l1p5_int
//   Description: L1P5 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_1__L1P5_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_1__L1P5_INT_position     7
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_1__L1P5_INT_get(x)       _BGQ_GET(1,7,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_1__L1P5_INT_set(v)       _BGQ_SET(1,7,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_1__L1P5_INT_insert(x,v)  _BGQ_INSERT(1,7,x,v)

//   Field:       l1p6_int
//   Description: L1P6 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_1__L1P6_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_1__L1P6_INT_position     8
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_1__L1P6_INT_get(x)       _BGQ_GET(1,8,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_1__L1P6_INT_set(v)       _BGQ_SET(1,8,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_1__L1P6_INT_insert(x,v)  _BGQ_INSERT(1,8,x,v)

//   Field:       l1p7_int
//   Description: L1P7 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_1__L1P7_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_1__L1P7_INT_position     9
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_1__L1P7_INT_get(x)       _BGQ_GET(1,9,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_1__L1P7_INT_set(v)       _BGQ_SET(1,9,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_1__L1P7_INT_insert(x,v)  _BGQ_INSERT(1,9,x,v)

//   Field:       l1p8_int
//   Description: L1P8 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_1__L1P8_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_1__L1P8_INT_position     10
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_1__L1P8_INT_get(x)       _BGQ_GET(1,10,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_1__L1P8_INT_set(v)       _BGQ_SET(1,10,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_1__L1P8_INT_insert(x,v)  _BGQ_INSERT(1,10,x,v)

//   Field:       l1p9_int
//   Description: L1P9 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_1__L1P9_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_1__L1P9_INT_position     11
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_1__L1P9_INT_get(x)       _BGQ_GET(1,11,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_1__L1P9_INT_set(v)       _BGQ_SET(1,11,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_1__L1P9_INT_insert(x,v)  _BGQ_INSERT(1,11,x,v)

//   Field:       l1p10_int
//   Description: L1P10 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_1__L1P10_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_1__L1P10_INT_position     12
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_1__L1P10_INT_get(x)       _BGQ_GET(1,12,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_1__L1P10_INT_set(v)       _BGQ_SET(1,12,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_1__L1P10_INT_insert(x,v)  _BGQ_INSERT(1,12,x,v)

//   Field:       l1p11_int
//   Description: L1P11 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_1__L1P11_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_1__L1P11_INT_position     13
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_1__L1P11_INT_get(x)       _BGQ_GET(1,13,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_1__L1P11_INT_set(v)       _BGQ_SET(1,13,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_1__L1P11_INT_insert(x,v)  _BGQ_INSERT(1,13,x,v)

//   Field:       l1p12_int
//   Description: L1P12 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_1__L1P12_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_1__L1P12_INT_position     14
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_1__L1P12_INT_get(x)       _BGQ_GET(1,14,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_1__L1P12_INT_set(v)       _BGQ_SET(1,14,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_1__L1P12_INT_insert(x,v)  _BGQ_INSERT(1,14,x,v)

//   Field:       l1p13_int
//   Description: L1P13 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_1__L1P13_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_1__L1P13_INT_position     15
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_1__L1P13_INT_get(x)       _BGQ_GET(1,15,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_1__L1P13_INT_set(v)       _BGQ_SET(1,15,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_1__L1P13_INT_insert(x,v)  _BGQ_INSERT(1,15,x,v)

//   Field:       l1p14_int
//   Description: L1P14 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_1__L1P14_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_1__L1P14_INT_position     16
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_1__L1P14_INT_get(x)       _BGQ_GET(1,16,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_1__L1P14_INT_set(v)       _BGQ_SET(1,16,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_1__L1P14_INT_insert(x,v)  _BGQ_INSERT(1,16,x,v)

//   Field:       l1p15_int
//   Description: L1P15 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_1__L1P15_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_1__L1P15_INT_position     17
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_1__L1P15_INT_get(x)       _BGQ_GET(1,17,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_1__L1P15_INT_set(v)       _BGQ_SET(1,17,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_1__L1P15_INT_insert(x,v)  _BGQ_INSERT(1,17,x,v)

//   Field:       l1p16_int
//   Description: L1P16 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_1__L1P16_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_1__L1P16_INT_position     18
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_1__L1P16_INT_get(x)       _BGQ_GET(1,18,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_1__L1P16_INT_set(v)       _BGQ_SET(1,18,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_1__L1P16_INT_insert(x,v)  _BGQ_INSERT(1,18,x,v)

//   Field:       pcie_int
//   Description: PCIE interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_1__PCIE_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_1__PCIE_INT_position     19
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_1__PCIE_INT_get(x)       _BGQ_GET(1,19,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_1__PCIE_INT_set(v)       _BGQ_SET(1,19,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_1__PCIE_INT_insert(x,v)  _BGQ_INSERT(1,19,x,v)

//   Field:       sd0_int
//   Description: Serdes0 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_1__SD0_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_1__SD0_INT_position     20
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_1__SD0_INT_get(x)       _BGQ_GET(1,20,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_1__SD0_INT_set(v)       _BGQ_SET(1,20,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_1__SD0_INT_insert(x,v)  _BGQ_INSERT(1,20,x,v)

//   Field:       sd1_int
//   Description: Serdes1 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_1__SD1_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_1__SD1_INT_position     21
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_1__SD1_INT_get(x)       _BGQ_GET(1,21,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_1__SD1_INT_set(v)       _BGQ_SET(1,21,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_1__SD1_INT_insert(x,v)  _BGQ_INSERT(1,21,x,v)

//   Field:       cs_int
//   Description: Clockstop interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_1__CS_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_1__CS_INT_position     26
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_1__CS_INT_get(x)       _BGQ_GET(1,26,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_1__CS_INT_set(v)       _BGQ_SET(1,26,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_1__CS_INT_insert(x,v)  _BGQ_INSERT(1,26,x,v)

//   Field:       en_int
//   Description: Envmon interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_1__EN_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_1__EN_INT_position     27
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_1__EN_INT_get(x)       _BGQ_GET(1,27,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_1__EN_INT_set(v)       _BGQ_SET(1,27,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_1__EN_INT_insert(x,v)  _BGQ_INSERT(1,27,x,v)

//   Field:       dcr_arb_int
//   Description: DCR Arbiter interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_1__DCR_ARB_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_1__DCR_ARB_INT_position     31
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_1__DCR_ARB_INT_get(x)       _BGQ_GET(1,31,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_1__DCR_ARB_INT_set(v)       _BGQ_SET(1,31,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_1__DCR_ARB_INT_insert(x,v)  _BGQ_INSERT(1,31,x,v)

//   Field:       testint_int
//   Description: Testint interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_1__TESTINT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_1__TESTINT_INT_position     32
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_1__TESTINT_INT_get(x)       _BGQ_GET(1,32,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_1__TESTINT_INT_set(v)       _BGQ_SET(1,32,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_1__TESTINT_INT_insert(x,v)  _BGQ_INSERT(1,32,x,v)

//   Field:       mu_int
//   Description: Message Unit interrupt bit 6 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_1__MU_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_1__MU_INT_position     33
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_1__MU_INT_get(x)       _BGQ_GET(1,33,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_1__MU_INT_set(v)       _BGQ_SET(1,33,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_1__MU_INT_insert(x,v)  _BGQ_INSERT(1,33,x,v)

//   Field:       ddr0_int
//   Description: DDR Controller0 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_1__DDR0_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_1__DDR0_INT_position     39
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_1__DDR0_INT_get(x)       _BGQ_GET(1,39,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_1__DDR0_INT_set(v)       _BGQ_SET(1,39,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_1__DDR0_INT_insert(x,v)  _BGQ_INSERT(1,39,x,v)

//   Field:       ddr1_int
//   Description: DDR Controller1 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_1__DDR1_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_1__DDR1_INT_position     40
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_1__DDR1_INT_get(x)       _BGQ_GET(1,40,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_1__DDR1_INT_set(v)       _BGQ_SET(1,40,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_1__DDR1_INT_insert(x,v)  _BGQ_INSERT(1,40,x,v)

//   Field:       sw_int
//   Description: Switch interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_1__SW_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_1__SW_INT_position     41
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_1__SW_INT_get(x)       _BGQ_GET(1,41,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_1__SW_INT_set(v)       _BGQ_SET(1,41,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_1__SW_INT_insert(x,v)  _BGQ_INSERT(1,41,x,v)

//   Field:       edram_int
//   Description: EDRAM interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_1__EDRAM_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_1__EDRAM_INT_position     42
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_1__EDRAM_INT_get(x)       _BGQ_GET(1,42,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_1__EDRAM_INT_set(v)       _BGQ_SET(1,42,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_1__EDRAM_INT_insert(x,v)  _BGQ_INSERT(1,42,x,v)

//   Field:       l2s_int
//   Description: L2 slice 0-15 interrupt bit is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_1__L2S_INT_width        16
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_1__L2S_INT_position     58
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_1__L2S_INT_get(x)       _BGQ_GET(16,58,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_1__L2S_INT_set(v)       _BGQ_SET(16,58,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_1__L2S_INT_insert(x,v)  _BGQ_INSERT(16,58,x,v)

//   Field:       l2c_int
//   Description: L2 Central interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_1__L2C_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_1__L2C_INT_position     60
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_1__L2C_INT_get(x)       _BGQ_GET(1,60,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_1__L2C_INT_set(v)       _BGQ_SET(1,60,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_1__L2C_INT_insert(x,v)  _BGQ_INSERT(1,60,x,v)

//   Field:       gea_int
//   Description: GEA interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_1__GEA_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_1__GEA_INT_position     61
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_1__GEA_INT_get(x)       _BGQ_GET(1,61,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_1__GEA_INT_set(v)       _BGQ_SET(1,61,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_1__GEA_INT_insert(x,v)  _BGQ_INSERT(1,61,x,v)

//   Field:       nd_int
//   Description: Network interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_1__ND_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_1__ND_INT_position     62
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_1__ND_INT_get(x)       _BGQ_GET(1,62,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_1__ND_INT_set(v)       _BGQ_SET(1,62,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_1__ND_INT_insert(x,v)  _BGQ_INSERT(1,62,x,v)

  
// Register:
//   Name:        gea_mapped_interrupt_status13_2
//   Type:        Read Only
//   Permission:  All
//   Reset:       0000000000000000
//   Description: GEA Interrupt Status2 register for gea interrupt bit 13
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2_offset  (0x0036) // Offset of register in instance 
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2_reset  UNSIGNED64(0x0000000000000000)

//   Field:       upc_int
//   Description: UPC interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__UPC_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__UPC_INT_position     0
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__UPC_INT_get(x)       _BGQ_GET(1,0,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__UPC_INT_set(v)       _BGQ_SET(1,0,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__UPC_INT_insert(x,v)  _BGQ_INSERT(1,0,x,v)

//   Field:       db_int
//   Description: Devbus interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__DB_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__DB_INT_position     1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__DB_INT_get(x)       _BGQ_GET(1,1,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__DB_INT_set(v)       _BGQ_SET(1,1,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__DB_INT_insert(x,v)  _BGQ_INSERT(1,1,x,v)

//   Field:       l1p0_int
//   Description: L1P0 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__L1P0_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__L1P0_INT_position     2
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__L1P0_INT_get(x)       _BGQ_GET(1,2,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__L1P0_INT_set(v)       _BGQ_SET(1,2,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__L1P0_INT_insert(x,v)  _BGQ_INSERT(1,2,x,v)

//   Field:       l1p1_int
//   Description: L1P1 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__L1P1_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__L1P1_INT_position     3
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__L1P1_INT_get(x)       _BGQ_GET(1,3,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__L1P1_INT_set(v)       _BGQ_SET(1,3,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__L1P1_INT_insert(x,v)  _BGQ_INSERT(1,3,x,v)

//   Field:       l1p2_int
//   Description: L1P2 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__L1P2_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__L1P2_INT_position     4
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__L1P2_INT_get(x)       _BGQ_GET(1,4,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__L1P2_INT_set(v)       _BGQ_SET(1,4,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__L1P2_INT_insert(x,v)  _BGQ_INSERT(1,4,x,v)

//   Field:       l1p3_int
//   Description: L1P3 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__L1P3_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__L1P3_INT_position     5
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__L1P3_INT_get(x)       _BGQ_GET(1,5,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__L1P3_INT_set(v)       _BGQ_SET(1,5,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__L1P3_INT_insert(x,v)  _BGQ_INSERT(1,5,x,v)

//   Field:       l1p4_int
//   Description: L1P4 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__L1P4_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__L1P4_INT_position     6
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__L1P4_INT_get(x)       _BGQ_GET(1,6,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__L1P4_INT_set(v)       _BGQ_SET(1,6,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__L1P4_INT_insert(x,v)  _BGQ_INSERT(1,6,x,v)

//   Field:       l1p5_int
//   Description: L1P5 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__L1P5_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__L1P5_INT_position     7
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__L1P5_INT_get(x)       _BGQ_GET(1,7,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__L1P5_INT_set(v)       _BGQ_SET(1,7,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__L1P5_INT_insert(x,v)  _BGQ_INSERT(1,7,x,v)

//   Field:       l1p6_int
//   Description: L1P6 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__L1P6_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__L1P6_INT_position     8
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__L1P6_INT_get(x)       _BGQ_GET(1,8,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__L1P6_INT_set(v)       _BGQ_SET(1,8,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__L1P6_INT_insert(x,v)  _BGQ_INSERT(1,8,x,v)

//   Field:       l1p7_int
//   Description: L1P7 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__L1P7_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__L1P7_INT_position     9
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__L1P7_INT_get(x)       _BGQ_GET(1,9,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__L1P7_INT_set(v)       _BGQ_SET(1,9,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__L1P7_INT_insert(x,v)  _BGQ_INSERT(1,9,x,v)

//   Field:       l1p8_int
//   Description: L1P8 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__L1P8_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__L1P8_INT_position     10
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__L1P8_INT_get(x)       _BGQ_GET(1,10,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__L1P8_INT_set(v)       _BGQ_SET(1,10,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__L1P8_INT_insert(x,v)  _BGQ_INSERT(1,10,x,v)

//   Field:       l1p9_int
//   Description: L1P9 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__L1P9_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__L1P9_INT_position     11
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__L1P9_INT_get(x)       _BGQ_GET(1,11,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__L1P9_INT_set(v)       _BGQ_SET(1,11,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__L1P9_INT_insert(x,v)  _BGQ_INSERT(1,11,x,v)

//   Field:       l1p10_int
//   Description: L1P10 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__L1P10_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__L1P10_INT_position     12
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__L1P10_INT_get(x)       _BGQ_GET(1,12,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__L1P10_INT_set(v)       _BGQ_SET(1,12,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__L1P10_INT_insert(x,v)  _BGQ_INSERT(1,12,x,v)

//   Field:       l1p11_int
//   Description: L1P11 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__L1P11_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__L1P11_INT_position     13
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__L1P11_INT_get(x)       _BGQ_GET(1,13,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__L1P11_INT_set(v)       _BGQ_SET(1,13,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__L1P11_INT_insert(x,v)  _BGQ_INSERT(1,13,x,v)

//   Field:       l1p12_int
//   Description: L1P12 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__L1P12_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__L1P12_INT_position     14
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__L1P12_INT_get(x)       _BGQ_GET(1,14,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__L1P12_INT_set(v)       _BGQ_SET(1,14,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__L1P12_INT_insert(x,v)  _BGQ_INSERT(1,14,x,v)

//   Field:       l1p13_int
//   Description: L1P13 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__L1P13_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__L1P13_INT_position     15
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__L1P13_INT_get(x)       _BGQ_GET(1,15,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__L1P13_INT_set(v)       _BGQ_SET(1,15,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__L1P13_INT_insert(x,v)  _BGQ_INSERT(1,15,x,v)

//   Field:       l1p14_int
//   Description: L1P14 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__L1P14_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__L1P14_INT_position     16
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__L1P14_INT_get(x)       _BGQ_GET(1,16,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__L1P14_INT_set(v)       _BGQ_SET(1,16,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__L1P14_INT_insert(x,v)  _BGQ_INSERT(1,16,x,v)

//   Field:       l1p15_int
//   Description: L1P15 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__L1P15_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__L1P15_INT_position     17
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__L1P15_INT_get(x)       _BGQ_GET(1,17,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__L1P15_INT_set(v)       _BGQ_SET(1,17,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__L1P15_INT_insert(x,v)  _BGQ_INSERT(1,17,x,v)

//   Field:       l1p16_int
//   Description: L1P16 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__L1P16_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__L1P16_INT_position     18
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__L1P16_INT_get(x)       _BGQ_GET(1,18,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__L1P16_INT_set(v)       _BGQ_SET(1,18,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__L1P16_INT_insert(x,v)  _BGQ_INSERT(1,18,x,v)

//   Field:       pcie_int
//   Description: PCIE interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__PCIE_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__PCIE_INT_position     19
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__PCIE_INT_get(x)       _BGQ_GET(1,19,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__PCIE_INT_set(v)       _BGQ_SET(1,19,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__PCIE_INT_insert(x,v)  _BGQ_INSERT(1,19,x,v)

//   Field:       sd0_int
//   Description: Serdes0 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__SD0_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__SD0_INT_position     20
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__SD0_INT_get(x)       _BGQ_GET(1,20,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__SD0_INT_set(v)       _BGQ_SET(1,20,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__SD0_INT_insert(x,v)  _BGQ_INSERT(1,20,x,v)

//   Field:       sd1_int
//   Description: Serdes1 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__SD1_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__SD1_INT_position     21
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__SD1_INT_get(x)       _BGQ_GET(1,21,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__SD1_INT_set(v)       _BGQ_SET(1,21,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__SD1_INT_insert(x,v)  _BGQ_INSERT(1,21,x,v)

//   Field:       cs_int
//   Description: Clockstop interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__CS_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__CS_INT_position     26
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__CS_INT_get(x)       _BGQ_GET(1,26,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__CS_INT_set(v)       _BGQ_SET(1,26,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__CS_INT_insert(x,v)  _BGQ_INSERT(1,26,x,v)

//   Field:       en_int
//   Description: Envmon interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__EN_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__EN_INT_position     27
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__EN_INT_get(x)       _BGQ_GET(1,27,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__EN_INT_set(v)       _BGQ_SET(1,27,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__EN_INT_insert(x,v)  _BGQ_INSERT(1,27,x,v)

//   Field:       dcr_arb_int
//   Description: DCR Arbiter interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__DCR_ARB_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__DCR_ARB_INT_position     31
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__DCR_ARB_INT_get(x)       _BGQ_GET(1,31,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__DCR_ARB_INT_set(v)       _BGQ_SET(1,31,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__DCR_ARB_INT_insert(x,v)  _BGQ_INSERT(1,31,x,v)

//   Field:       testint_int
//   Description: Testint interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__TESTINT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__TESTINT_INT_position     32
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__TESTINT_INT_get(x)       _BGQ_GET(1,32,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__TESTINT_INT_set(v)       _BGQ_SET(1,32,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__TESTINT_INT_insert(x,v)  _BGQ_INSERT(1,32,x,v)

//   Field:       mu_int
//   Description: Message Unit interrupt bit 7 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__MU_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__MU_INT_position     33
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__MU_INT_get(x)       _BGQ_GET(1,33,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__MU_INT_set(v)       _BGQ_SET(1,33,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__MU_INT_insert(x,v)  _BGQ_INSERT(1,33,x,v)

//   Field:       ddr0_int
//   Description: DDR Controller0 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__DDR0_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__DDR0_INT_position     39
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__DDR0_INT_get(x)       _BGQ_GET(1,39,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__DDR0_INT_set(v)       _BGQ_SET(1,39,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__DDR0_INT_insert(x,v)  _BGQ_INSERT(1,39,x,v)

//   Field:       ddr1_int
//   Description: DDR Controller1 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__DDR1_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__DDR1_INT_position     40
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__DDR1_INT_get(x)       _BGQ_GET(1,40,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__DDR1_INT_set(v)       _BGQ_SET(1,40,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__DDR1_INT_insert(x,v)  _BGQ_INSERT(1,40,x,v)

//   Field:       sw_int
//   Description: Switch interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__SW_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__SW_INT_position     41
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__SW_INT_get(x)       _BGQ_GET(1,41,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__SW_INT_set(v)       _BGQ_SET(1,41,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__SW_INT_insert(x,v)  _BGQ_INSERT(1,41,x,v)

//   Field:       edram_int
//   Description: EDRAM interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__EDRAM_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__EDRAM_INT_position     42
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__EDRAM_INT_get(x)       _BGQ_GET(1,42,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__EDRAM_INT_set(v)       _BGQ_SET(1,42,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__EDRAM_INT_insert(x,v)  _BGQ_INSERT(1,42,x,v)

//   Field:       l2cntr0_int
//   Description: L2 counter 0 interrupt is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__L2CNTR0_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__L2CNTR0_INT_position     43
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__L2CNTR0_INT_get(x)       _BGQ_GET(1,43,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__L2CNTR0_INT_set(v)       _BGQ_SET(1,43,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__L2CNTR0_INT_insert(x,v)  _BGQ_INSERT(1,43,x,v)

//   Field:       l2cntr1_int
//   Description: L2 counter 1 interrupt is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__L2CNTR1_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__L2CNTR1_INT_position     44
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__L2CNTR1_INT_get(x)       _BGQ_GET(1,44,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__L2CNTR1_INT_set(v)       _BGQ_SET(1,44,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__L2CNTR1_INT_insert(x,v)  _BGQ_INSERT(1,44,x,v)

//   Field:       l2cntr2_int
//   Description: L2 counter 2 interrupt is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__L2CNTR2_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__L2CNTR2_INT_position     45
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__L2CNTR2_INT_get(x)       _BGQ_GET(1,45,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__L2CNTR2_INT_set(v)       _BGQ_SET(1,45,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__L2CNTR2_INT_insert(x,v)  _BGQ_INSERT(1,45,x,v)

//   Field:       l2cntr3_int
//   Description: L2 counter 3 interrupt is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__L2CNTR3_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__L2CNTR3_INT_position     46
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__L2CNTR3_INT_get(x)       _BGQ_GET(1,46,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__L2CNTR3_INT_set(v)       _BGQ_SET(1,46,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__L2CNTR3_INT_insert(x,v)  _BGQ_INSERT(1,46,x,v)

//   Field:       msgc_int
//   Description: Msync generation counter interrupt is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__MSGC_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__MSGC_INT_position     47
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__MSGC_INT_get(x)       _BGQ_GET(1,47,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__MSGC_INT_set(v)       _BGQ_SET(1,47,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__MSGC_INT_insert(x,v)  _BGQ_INSERT(1,47,x,v)

//   Field:       l2c_int
//   Description: L2 Central interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__L2C_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__L2C_INT_position     60
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__L2C_INT_get(x)       _BGQ_GET(1,60,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__L2C_INT_set(v)       _BGQ_SET(1,60,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__L2C_INT_insert(x,v)  _BGQ_INSERT(1,60,x,v)

//   Field:       gea_int
//   Description: GEA interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__GEA_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__GEA_INT_position     61
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__GEA_INT_get(x)       _BGQ_GET(1,61,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__GEA_INT_set(v)       _BGQ_SET(1,61,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__GEA_INT_insert(x,v)  _BGQ_INSERT(1,61,x,v)

//   Field:       nd_int
//   Description: Network interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__ND_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__ND_INT_position     62
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__ND_INT_get(x)       _BGQ_GET(1,62,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__ND_INT_set(v)       _BGQ_SET(1,62,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS13_2__ND_INT_insert(x,v)  _BGQ_INSERT(1,62,x,v)

  
// Register:
//   Name:        gea_mapped_interrupt_status14_0
//   Type:        Read Only
//   Permission:  All
//   Reset:       0000000000000000
//   Description: GEA Interrupt Status0 register for gea interrupt bit 14
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0_offset  (0x0037) // Offset of register in instance 
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0_reset  UNSIGNED64(0x0000000000000000)

//   Field:       upc_rt_int
//   Description: UPC interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__UPC_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__UPC_RT_INT_position     0
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__UPC_RT_INT_get(x)       _BGQ_GET(1,0,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__UPC_RT_INT_set(v)       _BGQ_SET(1,0,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__UPC_RT_INT_insert(x,v)  _BGQ_INSERT(1,0,x,v)

//   Field:       db_rt_int
//   Description: Devbus interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__DB_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__DB_RT_INT_position     1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__DB_RT_INT_get(x)       _BGQ_GET(1,1,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__DB_RT_INT_set(v)       _BGQ_SET(1,1,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__DB_RT_INT_insert(x,v)  _BGQ_INSERT(1,1,x,v)

//   Field:       l1p0_rt_int
//   Description: L1P0 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__L1P0_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__L1P0_RT_INT_position     2
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__L1P0_RT_INT_get(x)       _BGQ_GET(1,2,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__L1P0_RT_INT_set(v)       _BGQ_SET(1,2,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__L1P0_RT_INT_insert(x,v)  _BGQ_INSERT(1,2,x,v)

//   Field:       l1p1_rt_int
//   Description: L1P1 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__L1P1_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__L1P1_RT_INT_position     3
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__L1P1_RT_INT_get(x)       _BGQ_GET(1,3,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__L1P1_RT_INT_set(v)       _BGQ_SET(1,3,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__L1P1_RT_INT_insert(x,v)  _BGQ_INSERT(1,3,x,v)

//   Field:       l1p2_rt_int
//   Description: L1P2 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__L1P2_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__L1P2_RT_INT_position     4
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__L1P2_RT_INT_get(x)       _BGQ_GET(1,4,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__L1P2_RT_INT_set(v)       _BGQ_SET(1,4,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__L1P2_RT_INT_insert(x,v)  _BGQ_INSERT(1,4,x,v)

//   Field:       l1p3_rt_int
//   Description: L1P3 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__L1P3_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__L1P3_RT_INT_position     5
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__L1P3_RT_INT_get(x)       _BGQ_GET(1,5,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__L1P3_RT_INT_set(v)       _BGQ_SET(1,5,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__L1P3_RT_INT_insert(x,v)  _BGQ_INSERT(1,5,x,v)

//   Field:       l1p4_rt_int
//   Description: L1P4 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__L1P4_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__L1P4_RT_INT_position     6
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__L1P4_RT_INT_get(x)       _BGQ_GET(1,6,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__L1P4_RT_INT_set(v)       _BGQ_SET(1,6,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__L1P4_RT_INT_insert(x,v)  _BGQ_INSERT(1,6,x,v)

//   Field:       l1p5_rt_int
//   Description: L1P5 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__L1P5_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__L1P5_RT_INT_position     7
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__L1P5_RT_INT_get(x)       _BGQ_GET(1,7,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__L1P5_RT_INT_set(v)       _BGQ_SET(1,7,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__L1P5_RT_INT_insert(x,v)  _BGQ_INSERT(1,7,x,v)

//   Field:       l1p6_rt_int
//   Description: L1P6 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__L1P6_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__L1P6_RT_INT_position     8
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__L1P6_RT_INT_get(x)       _BGQ_GET(1,8,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__L1P6_RT_INT_set(v)       _BGQ_SET(1,8,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__L1P6_RT_INT_insert(x,v)  _BGQ_INSERT(1,8,x,v)

//   Field:       l1p7_rt_int
//   Description: L1P7 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__L1P7_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__L1P7_RT_INT_position     9
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__L1P7_RT_INT_get(x)       _BGQ_GET(1,9,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__L1P7_RT_INT_set(v)       _BGQ_SET(1,9,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__L1P7_RT_INT_insert(x,v)  _BGQ_INSERT(1,9,x,v)

//   Field:       l1p8_rt_int
//   Description: L1P8 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__L1P8_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__L1P8_RT_INT_position     10
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__L1P8_RT_INT_get(x)       _BGQ_GET(1,10,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__L1P8_RT_INT_set(v)       _BGQ_SET(1,10,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__L1P8_RT_INT_insert(x,v)  _BGQ_INSERT(1,10,x,v)

//   Field:       l1p9_rt_int
//   Description: L1P9 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__L1P9_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__L1P9_RT_INT_position     11
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__L1P9_RT_INT_get(x)       _BGQ_GET(1,11,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__L1P9_RT_INT_set(v)       _BGQ_SET(1,11,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__L1P9_RT_INT_insert(x,v)  _BGQ_INSERT(1,11,x,v)

//   Field:       l1p10_rt_int
//   Description: L1P10 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__L1P10_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__L1P10_RT_INT_position     12
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__L1P10_RT_INT_get(x)       _BGQ_GET(1,12,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__L1P10_RT_INT_set(v)       _BGQ_SET(1,12,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__L1P10_RT_INT_insert(x,v)  _BGQ_INSERT(1,12,x,v)

//   Field:       l1p11_rt_int
//   Description: L1P11 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__L1P11_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__L1P11_RT_INT_position     13
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__L1P11_RT_INT_get(x)       _BGQ_GET(1,13,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__L1P11_RT_INT_set(v)       _BGQ_SET(1,13,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__L1P11_RT_INT_insert(x,v)  _BGQ_INSERT(1,13,x,v)

//   Field:       l1p12_rt_int
//   Description: L1P12 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__L1P12_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__L1P12_RT_INT_position     14
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__L1P12_RT_INT_get(x)       _BGQ_GET(1,14,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__L1P12_RT_INT_set(v)       _BGQ_SET(1,14,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__L1P12_RT_INT_insert(x,v)  _BGQ_INSERT(1,14,x,v)

//   Field:       l1p13_rt_int
//   Description: L1P13 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__L1P13_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__L1P13_RT_INT_position     15
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__L1P13_RT_INT_get(x)       _BGQ_GET(1,15,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__L1P13_RT_INT_set(v)       _BGQ_SET(1,15,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__L1P13_RT_INT_insert(x,v)  _BGQ_INSERT(1,15,x,v)

//   Field:       l1p14_rt_int
//   Description: L1P14 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__L1P14_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__L1P14_RT_INT_position     16
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__L1P14_RT_INT_get(x)       _BGQ_GET(1,16,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__L1P14_RT_INT_set(v)       _BGQ_SET(1,16,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__L1P14_RT_INT_insert(x,v)  _BGQ_INSERT(1,16,x,v)

//   Field:       l1p15_rt_int
//   Description: L1P15 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__L1P15_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__L1P15_RT_INT_position     17
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__L1P15_RT_INT_get(x)       _BGQ_GET(1,17,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__L1P15_RT_INT_set(v)       _BGQ_SET(1,17,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__L1P15_RT_INT_insert(x,v)  _BGQ_INSERT(1,17,x,v)

//   Field:       l1p16_rt_int
//   Description: L1P16 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__L1P16_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__L1P16_RT_INT_position     18
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__L1P16_RT_INT_get(x)       _BGQ_GET(1,18,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__L1P16_RT_INT_set(v)       _BGQ_SET(1,18,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__L1P16_RT_INT_insert(x,v)  _BGQ_INSERT(1,18,x,v)

//   Field:       pcie_rt_int
//   Description: PCIE interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__PCIE_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__PCIE_RT_INT_position     19
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__PCIE_RT_INT_get(x)       _BGQ_GET(1,19,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__PCIE_RT_INT_set(v)       _BGQ_SET(1,19,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__PCIE_RT_INT_insert(x,v)  _BGQ_INSERT(1,19,x,v)

//   Field:       sd0_rt_int
//   Description: Serdes0 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__SD0_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__SD0_RT_INT_position     20
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__SD0_RT_INT_get(x)       _BGQ_GET(1,20,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__SD0_RT_INT_set(v)       _BGQ_SET(1,20,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__SD0_RT_INT_insert(x,v)  _BGQ_INSERT(1,20,x,v)

//   Field:       sd1_rt_int
//   Description: Serdes1 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__SD1_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__SD1_RT_INT_position     21
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__SD1_RT_INT_get(x)       _BGQ_GET(1,21,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__SD1_RT_INT_set(v)       _BGQ_SET(1,21,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__SD1_RT_INT_insert(x,v)  _BGQ_INSERT(1,21,x,v)

//   Field:       db_pcie_rt_int
//   Description: Devbus PCIE interrupt bit 0:3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__DB_PCIE_RT_INT_width        4
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__DB_PCIE_RT_INT_position     25
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__DB_PCIE_RT_INT_get(x)       _BGQ_GET(4,25,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__DB_PCIE_RT_INT_set(v)       _BGQ_SET(4,25,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__DB_PCIE_RT_INT_insert(x,v)  _BGQ_INSERT(4,25,x,v)

//   Field:       cs_rt_int
//   Description: Clockstop interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__CS_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__CS_RT_INT_position     26
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__CS_RT_INT_get(x)       _BGQ_GET(1,26,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__CS_RT_INT_set(v)       _BGQ_SET(1,26,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__CS_RT_INT_insert(x,v)  _BGQ_INSERT(1,26,x,v)

//   Field:       en_rt_int
//   Description: Envmon interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__EN_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__EN_RT_INT_position     27
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__EN_RT_INT_get(x)       _BGQ_GET(1,27,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__EN_RT_INT_set(v)       _BGQ_SET(1,27,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__EN_RT_INT_insert(x,v)  _BGQ_INSERT(1,27,x,v)

//   Field:       dcr_arb_rt_int
//   Description: DCR Arbiter interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__DCR_ARB_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__DCR_ARB_RT_INT_position     31
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__DCR_ARB_RT_INT_get(x)       _BGQ_GET(1,31,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__DCR_ARB_RT_INT_set(v)       _BGQ_SET(1,31,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__DCR_ARB_RT_INT_insert(x,v)  _BGQ_INSERT(1,31,x,v)

//   Field:       testint_rt_int
//   Description: Testint interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__TESTINT_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__TESTINT_RT_INT_position     32
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__TESTINT_RT_INT_get(x)       _BGQ_GET(1,32,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__TESTINT_RT_INT_set(v)       _BGQ_SET(1,32,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__TESTINT_RT_INT_insert(x,v)  _BGQ_INSERT(1,32,x,v)

//   Field:       mu_rt_int
//   Description: Message Unit interrupt bit 0:5 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__MU_RT_INT_width        6
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__MU_RT_INT_position     38
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__MU_RT_INT_get(x)       _BGQ_GET(6,38,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__MU_RT_INT_set(v)       _BGQ_SET(6,38,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__MU_RT_INT_insert(x,v)  _BGQ_INSERT(6,38,x,v)

//   Field:       ddr0_rt_int
//   Description: DDR Controller0 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__DDR0_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__DDR0_RT_INT_position     39
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__DDR0_RT_INT_get(x)       _BGQ_GET(1,39,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__DDR0_RT_INT_set(v)       _BGQ_SET(1,39,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__DDR0_RT_INT_insert(x,v)  _BGQ_INSERT(1,39,x,v)

//   Field:       ddr1_rt_int
//   Description: DDR Controller1 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__DDR1_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__DDR1_RT_INT_position     40
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__DDR1_RT_INT_get(x)       _BGQ_GET(1,40,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__DDR1_RT_INT_set(v)       _BGQ_SET(1,40,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__DDR1_RT_INT_insert(x,v)  _BGQ_INSERT(1,40,x,v)

//   Field:       sw_rt_int
//   Description: Switch interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__SW_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__SW_RT_INT_position     41
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__SW_RT_INT_get(x)       _BGQ_GET(1,41,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__SW_RT_INT_set(v)       _BGQ_SET(1,41,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__SW_RT_INT_insert(x,v)  _BGQ_INSERT(1,41,x,v)

//   Field:       edram_rt_int
//   Description: EDRAM interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__EDRAM_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__EDRAM_RT_INT_position     42
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__EDRAM_RT_INT_get(x)       _BGQ_GET(1,42,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__EDRAM_RT_INT_set(v)       _BGQ_SET(1,42,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__EDRAM_RT_INT_insert(x,v)  _BGQ_INSERT(1,42,x,v)

//   Field:       l1p0_rt_int2
//   Description: L1P0 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__L1P0_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__L1P0_RT_INT2_position     43
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__L1P0_RT_INT2_get(x)       _BGQ_GET(1,43,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__L1P0_RT_INT2_set(v)       _BGQ_SET(1,43,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__L1P0_RT_INT2_insert(x,v)  _BGQ_INSERT(1,43,x,v)

//   Field:       l1p1_rt_int2
//   Description: L1P1 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__L1P1_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__L1P1_RT_INT2_position     44
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__L1P1_RT_INT2_get(x)       _BGQ_GET(1,44,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__L1P1_RT_INT2_set(v)       _BGQ_SET(1,44,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__L1P1_RT_INT2_insert(x,v)  _BGQ_INSERT(1,44,x,v)

//   Field:       l1p2_rt_int2
//   Description: L1P2 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__L1P2_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__L1P2_RT_INT2_position     45
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__L1P2_RT_INT2_get(x)       _BGQ_GET(1,45,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__L1P2_RT_INT2_set(v)       _BGQ_SET(1,45,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__L1P2_RT_INT2_insert(x,v)  _BGQ_INSERT(1,45,x,v)

//   Field:       l1p3_rt_int2
//   Description: L1P3 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__L1P3_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__L1P3_RT_INT2_position     46
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__L1P3_RT_INT2_get(x)       _BGQ_GET(1,46,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__L1P3_RT_INT2_set(v)       _BGQ_SET(1,46,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__L1P3_RT_INT2_insert(x,v)  _BGQ_INSERT(1,46,x,v)

//   Field:       l1p4_rt_int2
//   Description: L1P4 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__L1P4_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__L1P4_RT_INT2_position     47
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__L1P4_RT_INT2_get(x)       _BGQ_GET(1,47,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__L1P4_RT_INT2_set(v)       _BGQ_SET(1,47,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__L1P4_RT_INT2_insert(x,v)  _BGQ_INSERT(1,47,x,v)

//   Field:       l1p5_rt_int2
//   Description: L1P5 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__L1P5_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__L1P5_RT_INT2_position     48
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__L1P5_RT_INT2_get(x)       _BGQ_GET(1,48,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__L1P5_RT_INT2_set(v)       _BGQ_SET(1,48,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__L1P5_RT_INT2_insert(x,v)  _BGQ_INSERT(1,48,x,v)

//   Field:       l1p6_rt_int2
//   Description: L1P6 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__L1P6_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__L1P6_RT_INT2_position     49
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__L1P6_RT_INT2_get(x)       _BGQ_GET(1,49,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__L1P6_RT_INT2_set(v)       _BGQ_SET(1,49,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__L1P6_RT_INT2_insert(x,v)  _BGQ_INSERT(1,49,x,v)

//   Field:       l1p7_rt_int2
//   Description: L1P7 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__L1P7_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__L1P7_RT_INT2_position     50
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__L1P7_RT_INT2_get(x)       _BGQ_GET(1,50,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__L1P7_RT_INT2_set(v)       _BGQ_SET(1,50,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__L1P7_RT_INT2_insert(x,v)  _BGQ_INSERT(1,50,x,v)

//   Field:       l1p8_rt_int2
//   Description: L1P8 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__L1P8_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__L1P8_RT_INT2_position     51
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__L1P8_RT_INT2_get(x)       _BGQ_GET(1,51,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__L1P8_RT_INT2_set(v)       _BGQ_SET(1,51,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__L1P8_RT_INT2_insert(x,v)  _BGQ_INSERT(1,51,x,v)

//   Field:       l1p9_rt_int2
//   Description: L1P9 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__L1P9_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__L1P9_RT_INT2_position     52
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__L1P9_RT_INT2_get(x)       _BGQ_GET(1,52,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__L1P9_RT_INT2_set(v)       _BGQ_SET(1,52,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__L1P9_RT_INT2_insert(x,v)  _BGQ_INSERT(1,52,x,v)

//   Field:       l1p10_rt_int2
//   Description: L1P10 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__L1P10_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__L1P10_RT_INT2_position     53
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__L1P10_RT_INT2_get(x)       _BGQ_GET(1,53,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__L1P10_RT_INT2_set(v)       _BGQ_SET(1,53,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__L1P10_RT_INT2_insert(x,v)  _BGQ_INSERT(1,53,x,v)

//   Field:       l1p11_rt_int2
//   Description: L1P11 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__L1P11_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__L1P11_RT_INT2_position     54
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__L1P11_RT_INT2_get(x)       _BGQ_GET(1,54,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__L1P11_RT_INT2_set(v)       _BGQ_SET(1,54,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__L1P11_RT_INT2_insert(x,v)  _BGQ_INSERT(1,54,x,v)

//   Field:       l1p12_rt_int2
//   Description: L1P12 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__L1P12_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__L1P12_RT_INT2_position     55
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__L1P12_RT_INT2_get(x)       _BGQ_GET(1,55,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__L1P12_RT_INT2_set(v)       _BGQ_SET(1,55,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__L1P12_RT_INT2_insert(x,v)  _BGQ_INSERT(1,55,x,v)

//   Field:       l1p13_rt_int2
//   Description: L1P13 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__L1P13_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__L1P13_RT_INT2_position     56
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__L1P13_RT_INT2_get(x)       _BGQ_GET(1,56,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__L1P13_RT_INT2_set(v)       _BGQ_SET(1,56,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__L1P13_RT_INT2_insert(x,v)  _BGQ_INSERT(1,56,x,v)

//   Field:       l1p14_rt_int2
//   Description: L1P14 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__L1P14_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__L1P14_RT_INT2_position     57
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__L1P14_RT_INT2_get(x)       _BGQ_GET(1,57,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__L1P14_RT_INT2_set(v)       _BGQ_SET(1,57,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__L1P14_RT_INT2_insert(x,v)  _BGQ_INSERT(1,57,x,v)

//   Field:       l1p15_rt_int2
//   Description: L1P15 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__L1P15_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__L1P15_RT_INT2_position     58
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__L1P15_RT_INT2_get(x)       _BGQ_GET(1,58,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__L1P15_RT_INT2_set(v)       _BGQ_SET(1,58,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__L1P15_RT_INT2_insert(x,v)  _BGQ_INSERT(1,58,x,v)

//   Field:       l1p16_rt_int2
//   Description: L1P16 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__L1P16_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__L1P16_RT_INT2_position     59
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__L1P16_RT_INT2_get(x)       _BGQ_GET(1,59,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__L1P16_RT_INT2_set(v)       _BGQ_SET(1,59,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__L1P16_RT_INT2_insert(x,v)  _BGQ_INSERT(1,59,x,v)

//   Field:       gea_rt_int
//   Description: GEA interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__GEA_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__GEA_RT_INT_position     61
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__GEA_RT_INT_get(x)       _BGQ_GET(1,61,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__GEA_RT_INT_set(v)       _BGQ_SET(1,61,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_0__GEA_RT_INT_insert(x,v)  _BGQ_INSERT(1,61,x,v)

  
// Register:
//   Name:        gea_mapped_interrupt_status14_1
//   Type:        Read Only
//   Permission:  All
//   Reset:       0000000000000000
//   Description: GEA Interrupt Status1 register for gea interrupt bit 14
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_1_offset  (0x0038) // Offset of register in instance 
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_1_reset  UNSIGNED64(0x0000000000000000)

//   Field:       upc_int
//   Description: UPC interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_1__UPC_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_1__UPC_INT_position     0
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_1__UPC_INT_get(x)       _BGQ_GET(1,0,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_1__UPC_INT_set(v)       _BGQ_SET(1,0,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_1__UPC_INT_insert(x,v)  _BGQ_INSERT(1,0,x,v)

//   Field:       db_int
//   Description: Devbus interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_1__DB_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_1__DB_INT_position     1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_1__DB_INT_get(x)       _BGQ_GET(1,1,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_1__DB_INT_set(v)       _BGQ_SET(1,1,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_1__DB_INT_insert(x,v)  _BGQ_INSERT(1,1,x,v)

//   Field:       l1p0_int
//   Description: L1P0 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_1__L1P0_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_1__L1P0_INT_position     2
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_1__L1P0_INT_get(x)       _BGQ_GET(1,2,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_1__L1P0_INT_set(v)       _BGQ_SET(1,2,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_1__L1P0_INT_insert(x,v)  _BGQ_INSERT(1,2,x,v)

//   Field:       l1p1_int
//   Description: L1P1 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_1__L1P1_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_1__L1P1_INT_position     3
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_1__L1P1_INT_get(x)       _BGQ_GET(1,3,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_1__L1P1_INT_set(v)       _BGQ_SET(1,3,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_1__L1P1_INT_insert(x,v)  _BGQ_INSERT(1,3,x,v)

//   Field:       l1p2_int
//   Description: L1P2 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_1__L1P2_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_1__L1P2_INT_position     4
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_1__L1P2_INT_get(x)       _BGQ_GET(1,4,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_1__L1P2_INT_set(v)       _BGQ_SET(1,4,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_1__L1P2_INT_insert(x,v)  _BGQ_INSERT(1,4,x,v)

//   Field:       l1p3_int
//   Description: L1P3 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_1__L1P3_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_1__L1P3_INT_position     5
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_1__L1P3_INT_get(x)       _BGQ_GET(1,5,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_1__L1P3_INT_set(v)       _BGQ_SET(1,5,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_1__L1P3_INT_insert(x,v)  _BGQ_INSERT(1,5,x,v)

//   Field:       l1p4_int
//   Description: L1P4 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_1__L1P4_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_1__L1P4_INT_position     6
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_1__L1P4_INT_get(x)       _BGQ_GET(1,6,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_1__L1P4_INT_set(v)       _BGQ_SET(1,6,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_1__L1P4_INT_insert(x,v)  _BGQ_INSERT(1,6,x,v)

//   Field:       l1p5_int
//   Description: L1P5 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_1__L1P5_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_1__L1P5_INT_position     7
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_1__L1P5_INT_get(x)       _BGQ_GET(1,7,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_1__L1P5_INT_set(v)       _BGQ_SET(1,7,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_1__L1P5_INT_insert(x,v)  _BGQ_INSERT(1,7,x,v)

//   Field:       l1p6_int
//   Description: L1P6 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_1__L1P6_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_1__L1P6_INT_position     8
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_1__L1P6_INT_get(x)       _BGQ_GET(1,8,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_1__L1P6_INT_set(v)       _BGQ_SET(1,8,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_1__L1P6_INT_insert(x,v)  _BGQ_INSERT(1,8,x,v)

//   Field:       l1p7_int
//   Description: L1P7 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_1__L1P7_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_1__L1P7_INT_position     9
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_1__L1P7_INT_get(x)       _BGQ_GET(1,9,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_1__L1P7_INT_set(v)       _BGQ_SET(1,9,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_1__L1P7_INT_insert(x,v)  _BGQ_INSERT(1,9,x,v)

//   Field:       l1p8_int
//   Description: L1P8 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_1__L1P8_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_1__L1P8_INT_position     10
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_1__L1P8_INT_get(x)       _BGQ_GET(1,10,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_1__L1P8_INT_set(v)       _BGQ_SET(1,10,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_1__L1P8_INT_insert(x,v)  _BGQ_INSERT(1,10,x,v)

//   Field:       l1p9_int
//   Description: L1P9 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_1__L1P9_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_1__L1P9_INT_position     11
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_1__L1P9_INT_get(x)       _BGQ_GET(1,11,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_1__L1P9_INT_set(v)       _BGQ_SET(1,11,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_1__L1P9_INT_insert(x,v)  _BGQ_INSERT(1,11,x,v)

//   Field:       l1p10_int
//   Description: L1P10 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_1__L1P10_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_1__L1P10_INT_position     12
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_1__L1P10_INT_get(x)       _BGQ_GET(1,12,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_1__L1P10_INT_set(v)       _BGQ_SET(1,12,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_1__L1P10_INT_insert(x,v)  _BGQ_INSERT(1,12,x,v)

//   Field:       l1p11_int
//   Description: L1P11 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_1__L1P11_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_1__L1P11_INT_position     13
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_1__L1P11_INT_get(x)       _BGQ_GET(1,13,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_1__L1P11_INT_set(v)       _BGQ_SET(1,13,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_1__L1P11_INT_insert(x,v)  _BGQ_INSERT(1,13,x,v)

//   Field:       l1p12_int
//   Description: L1P12 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_1__L1P12_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_1__L1P12_INT_position     14
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_1__L1P12_INT_get(x)       _BGQ_GET(1,14,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_1__L1P12_INT_set(v)       _BGQ_SET(1,14,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_1__L1P12_INT_insert(x,v)  _BGQ_INSERT(1,14,x,v)

//   Field:       l1p13_int
//   Description: L1P13 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_1__L1P13_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_1__L1P13_INT_position     15
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_1__L1P13_INT_get(x)       _BGQ_GET(1,15,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_1__L1P13_INT_set(v)       _BGQ_SET(1,15,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_1__L1P13_INT_insert(x,v)  _BGQ_INSERT(1,15,x,v)

//   Field:       l1p14_int
//   Description: L1P14 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_1__L1P14_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_1__L1P14_INT_position     16
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_1__L1P14_INT_get(x)       _BGQ_GET(1,16,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_1__L1P14_INT_set(v)       _BGQ_SET(1,16,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_1__L1P14_INT_insert(x,v)  _BGQ_INSERT(1,16,x,v)

//   Field:       l1p15_int
//   Description: L1P15 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_1__L1P15_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_1__L1P15_INT_position     17
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_1__L1P15_INT_get(x)       _BGQ_GET(1,17,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_1__L1P15_INT_set(v)       _BGQ_SET(1,17,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_1__L1P15_INT_insert(x,v)  _BGQ_INSERT(1,17,x,v)

//   Field:       l1p16_int
//   Description: L1P16 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_1__L1P16_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_1__L1P16_INT_position     18
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_1__L1P16_INT_get(x)       _BGQ_GET(1,18,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_1__L1P16_INT_set(v)       _BGQ_SET(1,18,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_1__L1P16_INT_insert(x,v)  _BGQ_INSERT(1,18,x,v)

//   Field:       pcie_int
//   Description: PCIE interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_1__PCIE_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_1__PCIE_INT_position     19
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_1__PCIE_INT_get(x)       _BGQ_GET(1,19,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_1__PCIE_INT_set(v)       _BGQ_SET(1,19,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_1__PCIE_INT_insert(x,v)  _BGQ_INSERT(1,19,x,v)

//   Field:       sd0_int
//   Description: Serdes0 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_1__SD0_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_1__SD0_INT_position     20
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_1__SD0_INT_get(x)       _BGQ_GET(1,20,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_1__SD0_INT_set(v)       _BGQ_SET(1,20,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_1__SD0_INT_insert(x,v)  _BGQ_INSERT(1,20,x,v)

//   Field:       sd1_int
//   Description: Serdes1 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_1__SD1_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_1__SD1_INT_position     21
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_1__SD1_INT_get(x)       _BGQ_GET(1,21,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_1__SD1_INT_set(v)       _BGQ_SET(1,21,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_1__SD1_INT_insert(x,v)  _BGQ_INSERT(1,21,x,v)

//   Field:       cs_int
//   Description: Clockstop interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_1__CS_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_1__CS_INT_position     26
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_1__CS_INT_get(x)       _BGQ_GET(1,26,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_1__CS_INT_set(v)       _BGQ_SET(1,26,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_1__CS_INT_insert(x,v)  _BGQ_INSERT(1,26,x,v)

//   Field:       en_int
//   Description: Envmon interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_1__EN_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_1__EN_INT_position     27
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_1__EN_INT_get(x)       _BGQ_GET(1,27,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_1__EN_INT_set(v)       _BGQ_SET(1,27,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_1__EN_INT_insert(x,v)  _BGQ_INSERT(1,27,x,v)

//   Field:       dcr_arb_int
//   Description: DCR Arbiter interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_1__DCR_ARB_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_1__DCR_ARB_INT_position     31
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_1__DCR_ARB_INT_get(x)       _BGQ_GET(1,31,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_1__DCR_ARB_INT_set(v)       _BGQ_SET(1,31,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_1__DCR_ARB_INT_insert(x,v)  _BGQ_INSERT(1,31,x,v)

//   Field:       testint_int
//   Description: Testint interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_1__TESTINT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_1__TESTINT_INT_position     32
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_1__TESTINT_INT_get(x)       _BGQ_GET(1,32,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_1__TESTINT_INT_set(v)       _BGQ_SET(1,32,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_1__TESTINT_INT_insert(x,v)  _BGQ_INSERT(1,32,x,v)

//   Field:       mu_int
//   Description: Message Unit interrupt bit 6 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_1__MU_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_1__MU_INT_position     33
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_1__MU_INT_get(x)       _BGQ_GET(1,33,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_1__MU_INT_set(v)       _BGQ_SET(1,33,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_1__MU_INT_insert(x,v)  _BGQ_INSERT(1,33,x,v)

//   Field:       ddr0_int
//   Description: DDR Controller0 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_1__DDR0_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_1__DDR0_INT_position     39
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_1__DDR0_INT_get(x)       _BGQ_GET(1,39,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_1__DDR0_INT_set(v)       _BGQ_SET(1,39,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_1__DDR0_INT_insert(x,v)  _BGQ_INSERT(1,39,x,v)

//   Field:       ddr1_int
//   Description: DDR Controller1 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_1__DDR1_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_1__DDR1_INT_position     40
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_1__DDR1_INT_get(x)       _BGQ_GET(1,40,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_1__DDR1_INT_set(v)       _BGQ_SET(1,40,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_1__DDR1_INT_insert(x,v)  _BGQ_INSERT(1,40,x,v)

//   Field:       sw_int
//   Description: Switch interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_1__SW_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_1__SW_INT_position     41
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_1__SW_INT_get(x)       _BGQ_GET(1,41,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_1__SW_INT_set(v)       _BGQ_SET(1,41,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_1__SW_INT_insert(x,v)  _BGQ_INSERT(1,41,x,v)

//   Field:       edram_int
//   Description: EDRAM interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_1__EDRAM_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_1__EDRAM_INT_position     42
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_1__EDRAM_INT_get(x)       _BGQ_GET(1,42,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_1__EDRAM_INT_set(v)       _BGQ_SET(1,42,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_1__EDRAM_INT_insert(x,v)  _BGQ_INSERT(1,42,x,v)

//   Field:       l2s_int
//   Description: L2 slice 0-15 interrupt bit is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_1__L2S_INT_width        16
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_1__L2S_INT_position     58
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_1__L2S_INT_get(x)       _BGQ_GET(16,58,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_1__L2S_INT_set(v)       _BGQ_SET(16,58,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_1__L2S_INT_insert(x,v)  _BGQ_INSERT(16,58,x,v)

//   Field:       l2c_int
//   Description: L2 Central interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_1__L2C_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_1__L2C_INT_position     60
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_1__L2C_INT_get(x)       _BGQ_GET(1,60,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_1__L2C_INT_set(v)       _BGQ_SET(1,60,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_1__L2C_INT_insert(x,v)  _BGQ_INSERT(1,60,x,v)

//   Field:       gea_int
//   Description: GEA interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_1__GEA_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_1__GEA_INT_position     61
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_1__GEA_INT_get(x)       _BGQ_GET(1,61,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_1__GEA_INT_set(v)       _BGQ_SET(1,61,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_1__GEA_INT_insert(x,v)  _BGQ_INSERT(1,61,x,v)

//   Field:       nd_int
//   Description: Network interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_1__ND_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_1__ND_INT_position     62
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_1__ND_INT_get(x)       _BGQ_GET(1,62,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_1__ND_INT_set(v)       _BGQ_SET(1,62,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_1__ND_INT_insert(x,v)  _BGQ_INSERT(1,62,x,v)

  
// Register:
//   Name:        gea_mapped_interrupt_status14_2
//   Type:        Read Only
//   Permission:  All
//   Reset:       0000000000000000
//   Description: GEA Interrupt Status2 register for gea interrupt bit 14
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2_offset  (0x0039) // Offset of register in instance 
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2_reset  UNSIGNED64(0x0000000000000000)

//   Field:       upc_int
//   Description: UPC interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__UPC_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__UPC_INT_position     0
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__UPC_INT_get(x)       _BGQ_GET(1,0,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__UPC_INT_set(v)       _BGQ_SET(1,0,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__UPC_INT_insert(x,v)  _BGQ_INSERT(1,0,x,v)

//   Field:       db_int
//   Description: Devbus interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__DB_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__DB_INT_position     1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__DB_INT_get(x)       _BGQ_GET(1,1,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__DB_INT_set(v)       _BGQ_SET(1,1,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__DB_INT_insert(x,v)  _BGQ_INSERT(1,1,x,v)

//   Field:       l1p0_int
//   Description: L1P0 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__L1P0_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__L1P0_INT_position     2
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__L1P0_INT_get(x)       _BGQ_GET(1,2,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__L1P0_INT_set(v)       _BGQ_SET(1,2,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__L1P0_INT_insert(x,v)  _BGQ_INSERT(1,2,x,v)

//   Field:       l1p1_int
//   Description: L1P1 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__L1P1_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__L1P1_INT_position     3
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__L1P1_INT_get(x)       _BGQ_GET(1,3,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__L1P1_INT_set(v)       _BGQ_SET(1,3,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__L1P1_INT_insert(x,v)  _BGQ_INSERT(1,3,x,v)

//   Field:       l1p2_int
//   Description: L1P2 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__L1P2_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__L1P2_INT_position     4
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__L1P2_INT_get(x)       _BGQ_GET(1,4,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__L1P2_INT_set(v)       _BGQ_SET(1,4,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__L1P2_INT_insert(x,v)  _BGQ_INSERT(1,4,x,v)

//   Field:       l1p3_int
//   Description: L1P3 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__L1P3_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__L1P3_INT_position     5
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__L1P3_INT_get(x)       _BGQ_GET(1,5,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__L1P3_INT_set(v)       _BGQ_SET(1,5,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__L1P3_INT_insert(x,v)  _BGQ_INSERT(1,5,x,v)

//   Field:       l1p4_int
//   Description: L1P4 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__L1P4_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__L1P4_INT_position     6
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__L1P4_INT_get(x)       _BGQ_GET(1,6,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__L1P4_INT_set(v)       _BGQ_SET(1,6,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__L1P4_INT_insert(x,v)  _BGQ_INSERT(1,6,x,v)

//   Field:       l1p5_int
//   Description: L1P5 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__L1P5_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__L1P5_INT_position     7
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__L1P5_INT_get(x)       _BGQ_GET(1,7,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__L1P5_INT_set(v)       _BGQ_SET(1,7,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__L1P5_INT_insert(x,v)  _BGQ_INSERT(1,7,x,v)

//   Field:       l1p6_int
//   Description: L1P6 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__L1P6_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__L1P6_INT_position     8
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__L1P6_INT_get(x)       _BGQ_GET(1,8,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__L1P6_INT_set(v)       _BGQ_SET(1,8,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__L1P6_INT_insert(x,v)  _BGQ_INSERT(1,8,x,v)

//   Field:       l1p7_int
//   Description: L1P7 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__L1P7_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__L1P7_INT_position     9
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__L1P7_INT_get(x)       _BGQ_GET(1,9,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__L1P7_INT_set(v)       _BGQ_SET(1,9,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__L1P7_INT_insert(x,v)  _BGQ_INSERT(1,9,x,v)

//   Field:       l1p8_int
//   Description: L1P8 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__L1P8_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__L1P8_INT_position     10
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__L1P8_INT_get(x)       _BGQ_GET(1,10,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__L1P8_INT_set(v)       _BGQ_SET(1,10,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__L1P8_INT_insert(x,v)  _BGQ_INSERT(1,10,x,v)

//   Field:       l1p9_int
//   Description: L1P9 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__L1P9_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__L1P9_INT_position     11
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__L1P9_INT_get(x)       _BGQ_GET(1,11,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__L1P9_INT_set(v)       _BGQ_SET(1,11,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__L1P9_INT_insert(x,v)  _BGQ_INSERT(1,11,x,v)

//   Field:       l1p10_int
//   Description: L1P10 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__L1P10_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__L1P10_INT_position     12
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__L1P10_INT_get(x)       _BGQ_GET(1,12,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__L1P10_INT_set(v)       _BGQ_SET(1,12,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__L1P10_INT_insert(x,v)  _BGQ_INSERT(1,12,x,v)

//   Field:       l1p11_int
//   Description: L1P11 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__L1P11_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__L1P11_INT_position     13
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__L1P11_INT_get(x)       _BGQ_GET(1,13,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__L1P11_INT_set(v)       _BGQ_SET(1,13,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__L1P11_INT_insert(x,v)  _BGQ_INSERT(1,13,x,v)

//   Field:       l1p12_int
//   Description: L1P12 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__L1P12_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__L1P12_INT_position     14
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__L1P12_INT_get(x)       _BGQ_GET(1,14,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__L1P12_INT_set(v)       _BGQ_SET(1,14,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__L1P12_INT_insert(x,v)  _BGQ_INSERT(1,14,x,v)

//   Field:       l1p13_int
//   Description: L1P13 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__L1P13_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__L1P13_INT_position     15
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__L1P13_INT_get(x)       _BGQ_GET(1,15,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__L1P13_INT_set(v)       _BGQ_SET(1,15,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__L1P13_INT_insert(x,v)  _BGQ_INSERT(1,15,x,v)

//   Field:       l1p14_int
//   Description: L1P14 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__L1P14_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__L1P14_INT_position     16
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__L1P14_INT_get(x)       _BGQ_GET(1,16,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__L1P14_INT_set(v)       _BGQ_SET(1,16,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__L1P14_INT_insert(x,v)  _BGQ_INSERT(1,16,x,v)

//   Field:       l1p15_int
//   Description: L1P15 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__L1P15_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__L1P15_INT_position     17
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__L1P15_INT_get(x)       _BGQ_GET(1,17,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__L1P15_INT_set(v)       _BGQ_SET(1,17,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__L1P15_INT_insert(x,v)  _BGQ_INSERT(1,17,x,v)

//   Field:       l1p16_int
//   Description: L1P16 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__L1P16_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__L1P16_INT_position     18
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__L1P16_INT_get(x)       _BGQ_GET(1,18,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__L1P16_INT_set(v)       _BGQ_SET(1,18,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__L1P16_INT_insert(x,v)  _BGQ_INSERT(1,18,x,v)

//   Field:       pcie_int
//   Description: PCIE interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__PCIE_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__PCIE_INT_position     19
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__PCIE_INT_get(x)       _BGQ_GET(1,19,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__PCIE_INT_set(v)       _BGQ_SET(1,19,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__PCIE_INT_insert(x,v)  _BGQ_INSERT(1,19,x,v)

//   Field:       sd0_int
//   Description: Serdes0 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__SD0_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__SD0_INT_position     20
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__SD0_INT_get(x)       _BGQ_GET(1,20,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__SD0_INT_set(v)       _BGQ_SET(1,20,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__SD0_INT_insert(x,v)  _BGQ_INSERT(1,20,x,v)

//   Field:       sd1_int
//   Description: Serdes1 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__SD1_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__SD1_INT_position     21
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__SD1_INT_get(x)       _BGQ_GET(1,21,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__SD1_INT_set(v)       _BGQ_SET(1,21,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__SD1_INT_insert(x,v)  _BGQ_INSERT(1,21,x,v)

//   Field:       cs_int
//   Description: Clockstop interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__CS_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__CS_INT_position     26
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__CS_INT_get(x)       _BGQ_GET(1,26,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__CS_INT_set(v)       _BGQ_SET(1,26,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__CS_INT_insert(x,v)  _BGQ_INSERT(1,26,x,v)

//   Field:       en_int
//   Description: Envmon interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__EN_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__EN_INT_position     27
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__EN_INT_get(x)       _BGQ_GET(1,27,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__EN_INT_set(v)       _BGQ_SET(1,27,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__EN_INT_insert(x,v)  _BGQ_INSERT(1,27,x,v)

//   Field:       dcr_arb_int
//   Description: DCR Arbiter interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__DCR_ARB_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__DCR_ARB_INT_position     31
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__DCR_ARB_INT_get(x)       _BGQ_GET(1,31,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__DCR_ARB_INT_set(v)       _BGQ_SET(1,31,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__DCR_ARB_INT_insert(x,v)  _BGQ_INSERT(1,31,x,v)

//   Field:       testint_int
//   Description: Testint interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__TESTINT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__TESTINT_INT_position     32
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__TESTINT_INT_get(x)       _BGQ_GET(1,32,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__TESTINT_INT_set(v)       _BGQ_SET(1,32,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__TESTINT_INT_insert(x,v)  _BGQ_INSERT(1,32,x,v)

//   Field:       mu_int
//   Description: Message Unit interrupt bit 7 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__MU_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__MU_INT_position     33
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__MU_INT_get(x)       _BGQ_GET(1,33,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__MU_INT_set(v)       _BGQ_SET(1,33,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__MU_INT_insert(x,v)  _BGQ_INSERT(1,33,x,v)

//   Field:       ddr0_int
//   Description: DDR Controller0 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__DDR0_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__DDR0_INT_position     39
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__DDR0_INT_get(x)       _BGQ_GET(1,39,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__DDR0_INT_set(v)       _BGQ_SET(1,39,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__DDR0_INT_insert(x,v)  _BGQ_INSERT(1,39,x,v)

//   Field:       ddr1_int
//   Description: DDR Controller1 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__DDR1_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__DDR1_INT_position     40
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__DDR1_INT_get(x)       _BGQ_GET(1,40,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__DDR1_INT_set(v)       _BGQ_SET(1,40,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__DDR1_INT_insert(x,v)  _BGQ_INSERT(1,40,x,v)

//   Field:       sw_int
//   Description: Switch interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__SW_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__SW_INT_position     41
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__SW_INT_get(x)       _BGQ_GET(1,41,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__SW_INT_set(v)       _BGQ_SET(1,41,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__SW_INT_insert(x,v)  _BGQ_INSERT(1,41,x,v)

//   Field:       edram_int
//   Description: EDRAM interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__EDRAM_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__EDRAM_INT_position     42
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__EDRAM_INT_get(x)       _BGQ_GET(1,42,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__EDRAM_INT_set(v)       _BGQ_SET(1,42,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__EDRAM_INT_insert(x,v)  _BGQ_INSERT(1,42,x,v)

//   Field:       l2cntr0_int
//   Description: L2 counter 0 interrupt is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__L2CNTR0_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__L2CNTR0_INT_position     43
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__L2CNTR0_INT_get(x)       _BGQ_GET(1,43,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__L2CNTR0_INT_set(v)       _BGQ_SET(1,43,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__L2CNTR0_INT_insert(x,v)  _BGQ_INSERT(1,43,x,v)

//   Field:       l2cntr1_int
//   Description: L2 counter 1 interrupt is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__L2CNTR1_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__L2CNTR1_INT_position     44
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__L2CNTR1_INT_get(x)       _BGQ_GET(1,44,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__L2CNTR1_INT_set(v)       _BGQ_SET(1,44,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__L2CNTR1_INT_insert(x,v)  _BGQ_INSERT(1,44,x,v)

//   Field:       l2cntr2_int
//   Description: L2 counter 2 interrupt is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__L2CNTR2_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__L2CNTR2_INT_position     45
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__L2CNTR2_INT_get(x)       _BGQ_GET(1,45,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__L2CNTR2_INT_set(v)       _BGQ_SET(1,45,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__L2CNTR2_INT_insert(x,v)  _BGQ_INSERT(1,45,x,v)

//   Field:       l2cntr3_int
//   Description: L2 counter 3 interrupt is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__L2CNTR3_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__L2CNTR3_INT_position     46
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__L2CNTR3_INT_get(x)       _BGQ_GET(1,46,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__L2CNTR3_INT_set(v)       _BGQ_SET(1,46,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__L2CNTR3_INT_insert(x,v)  _BGQ_INSERT(1,46,x,v)

//   Field:       msgc_int
//   Description: Msync generation counter interrupt is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__MSGC_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__MSGC_INT_position     47
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__MSGC_INT_get(x)       _BGQ_GET(1,47,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__MSGC_INT_set(v)       _BGQ_SET(1,47,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__MSGC_INT_insert(x,v)  _BGQ_INSERT(1,47,x,v)

//   Field:       l2c_int
//   Description: L2 Central interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__L2C_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__L2C_INT_position     60
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__L2C_INT_get(x)       _BGQ_GET(1,60,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__L2C_INT_set(v)       _BGQ_SET(1,60,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__L2C_INT_insert(x,v)  _BGQ_INSERT(1,60,x,v)

//   Field:       gea_int
//   Description: GEA interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__GEA_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__GEA_INT_position     61
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__GEA_INT_get(x)       _BGQ_GET(1,61,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__GEA_INT_set(v)       _BGQ_SET(1,61,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__GEA_INT_insert(x,v)  _BGQ_INSERT(1,61,x,v)

//   Field:       nd_int
//   Description: Network interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__ND_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__ND_INT_position     62
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__ND_INT_get(x)       _BGQ_GET(1,62,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__ND_INT_set(v)       _BGQ_SET(1,62,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS14_2__ND_INT_insert(x,v)  _BGQ_INSERT(1,62,x,v)

  
// Register:
//   Name:        gea_mapped_interrupt_status15_0
//   Type:        Read Only
//   Permission:  All
//   Reset:       0000000000000000
//   Description: GEA Interrupt Status0 register for gea interrupt bit 15
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0_offset  (0x003A) // Offset of register in instance 
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0_reset  UNSIGNED64(0x0000000000000000)

//   Field:       upc_rt_int
//   Description: UPC interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__UPC_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__UPC_RT_INT_position     0
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__UPC_RT_INT_get(x)       _BGQ_GET(1,0,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__UPC_RT_INT_set(v)       _BGQ_SET(1,0,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__UPC_RT_INT_insert(x,v)  _BGQ_INSERT(1,0,x,v)

//   Field:       db_rt_int
//   Description: Devbus interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__DB_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__DB_RT_INT_position     1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__DB_RT_INT_get(x)       _BGQ_GET(1,1,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__DB_RT_INT_set(v)       _BGQ_SET(1,1,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__DB_RT_INT_insert(x,v)  _BGQ_INSERT(1,1,x,v)

//   Field:       l1p0_rt_int
//   Description: L1P0 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__L1P0_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__L1P0_RT_INT_position     2
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__L1P0_RT_INT_get(x)       _BGQ_GET(1,2,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__L1P0_RT_INT_set(v)       _BGQ_SET(1,2,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__L1P0_RT_INT_insert(x,v)  _BGQ_INSERT(1,2,x,v)

//   Field:       l1p1_rt_int
//   Description: L1P1 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__L1P1_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__L1P1_RT_INT_position     3
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__L1P1_RT_INT_get(x)       _BGQ_GET(1,3,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__L1P1_RT_INT_set(v)       _BGQ_SET(1,3,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__L1P1_RT_INT_insert(x,v)  _BGQ_INSERT(1,3,x,v)

//   Field:       l1p2_rt_int
//   Description: L1P2 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__L1P2_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__L1P2_RT_INT_position     4
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__L1P2_RT_INT_get(x)       _BGQ_GET(1,4,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__L1P2_RT_INT_set(v)       _BGQ_SET(1,4,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__L1P2_RT_INT_insert(x,v)  _BGQ_INSERT(1,4,x,v)

//   Field:       l1p3_rt_int
//   Description: L1P3 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__L1P3_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__L1P3_RT_INT_position     5
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__L1P3_RT_INT_get(x)       _BGQ_GET(1,5,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__L1P3_RT_INT_set(v)       _BGQ_SET(1,5,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__L1P3_RT_INT_insert(x,v)  _BGQ_INSERT(1,5,x,v)

//   Field:       l1p4_rt_int
//   Description: L1P4 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__L1P4_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__L1P4_RT_INT_position     6
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__L1P4_RT_INT_get(x)       _BGQ_GET(1,6,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__L1P4_RT_INT_set(v)       _BGQ_SET(1,6,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__L1P4_RT_INT_insert(x,v)  _BGQ_INSERT(1,6,x,v)

//   Field:       l1p5_rt_int
//   Description: L1P5 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__L1P5_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__L1P5_RT_INT_position     7
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__L1P5_RT_INT_get(x)       _BGQ_GET(1,7,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__L1P5_RT_INT_set(v)       _BGQ_SET(1,7,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__L1P5_RT_INT_insert(x,v)  _BGQ_INSERT(1,7,x,v)

//   Field:       l1p6_rt_int
//   Description: L1P6 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__L1P6_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__L1P6_RT_INT_position     8
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__L1P6_RT_INT_get(x)       _BGQ_GET(1,8,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__L1P6_RT_INT_set(v)       _BGQ_SET(1,8,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__L1P6_RT_INT_insert(x,v)  _BGQ_INSERT(1,8,x,v)

//   Field:       l1p7_rt_int
//   Description: L1P7 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__L1P7_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__L1P7_RT_INT_position     9
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__L1P7_RT_INT_get(x)       _BGQ_GET(1,9,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__L1P7_RT_INT_set(v)       _BGQ_SET(1,9,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__L1P7_RT_INT_insert(x,v)  _BGQ_INSERT(1,9,x,v)

//   Field:       l1p8_rt_int
//   Description: L1P8 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__L1P8_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__L1P8_RT_INT_position     10
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__L1P8_RT_INT_get(x)       _BGQ_GET(1,10,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__L1P8_RT_INT_set(v)       _BGQ_SET(1,10,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__L1P8_RT_INT_insert(x,v)  _BGQ_INSERT(1,10,x,v)

//   Field:       l1p9_rt_int
//   Description: L1P9 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__L1P9_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__L1P9_RT_INT_position     11
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__L1P9_RT_INT_get(x)       _BGQ_GET(1,11,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__L1P9_RT_INT_set(v)       _BGQ_SET(1,11,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__L1P9_RT_INT_insert(x,v)  _BGQ_INSERT(1,11,x,v)

//   Field:       l1p10_rt_int
//   Description: L1P10 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__L1P10_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__L1P10_RT_INT_position     12
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__L1P10_RT_INT_get(x)       _BGQ_GET(1,12,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__L1P10_RT_INT_set(v)       _BGQ_SET(1,12,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__L1P10_RT_INT_insert(x,v)  _BGQ_INSERT(1,12,x,v)

//   Field:       l1p11_rt_int
//   Description: L1P11 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__L1P11_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__L1P11_RT_INT_position     13
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__L1P11_RT_INT_get(x)       _BGQ_GET(1,13,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__L1P11_RT_INT_set(v)       _BGQ_SET(1,13,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__L1P11_RT_INT_insert(x,v)  _BGQ_INSERT(1,13,x,v)

//   Field:       l1p12_rt_int
//   Description: L1P12 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__L1P12_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__L1P12_RT_INT_position     14
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__L1P12_RT_INT_get(x)       _BGQ_GET(1,14,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__L1P12_RT_INT_set(v)       _BGQ_SET(1,14,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__L1P12_RT_INT_insert(x,v)  _BGQ_INSERT(1,14,x,v)

//   Field:       l1p13_rt_int
//   Description: L1P13 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__L1P13_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__L1P13_RT_INT_position     15
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__L1P13_RT_INT_get(x)       _BGQ_GET(1,15,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__L1P13_RT_INT_set(v)       _BGQ_SET(1,15,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__L1P13_RT_INT_insert(x,v)  _BGQ_INSERT(1,15,x,v)

//   Field:       l1p14_rt_int
//   Description: L1P14 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__L1P14_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__L1P14_RT_INT_position     16
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__L1P14_RT_INT_get(x)       _BGQ_GET(1,16,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__L1P14_RT_INT_set(v)       _BGQ_SET(1,16,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__L1P14_RT_INT_insert(x,v)  _BGQ_INSERT(1,16,x,v)

//   Field:       l1p15_rt_int
//   Description: L1P15 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__L1P15_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__L1P15_RT_INT_position     17
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__L1P15_RT_INT_get(x)       _BGQ_GET(1,17,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__L1P15_RT_INT_set(v)       _BGQ_SET(1,17,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__L1P15_RT_INT_insert(x,v)  _BGQ_INSERT(1,17,x,v)

//   Field:       l1p16_rt_int
//   Description: L1P16 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__L1P16_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__L1P16_RT_INT_position     18
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__L1P16_RT_INT_get(x)       _BGQ_GET(1,18,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__L1P16_RT_INT_set(v)       _BGQ_SET(1,18,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__L1P16_RT_INT_insert(x,v)  _BGQ_INSERT(1,18,x,v)

//   Field:       pcie_rt_int
//   Description: PCIE interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__PCIE_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__PCIE_RT_INT_position     19
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__PCIE_RT_INT_get(x)       _BGQ_GET(1,19,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__PCIE_RT_INT_set(v)       _BGQ_SET(1,19,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__PCIE_RT_INT_insert(x,v)  _BGQ_INSERT(1,19,x,v)

//   Field:       sd0_rt_int
//   Description: Serdes0 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__SD0_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__SD0_RT_INT_position     20
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__SD0_RT_INT_get(x)       _BGQ_GET(1,20,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__SD0_RT_INT_set(v)       _BGQ_SET(1,20,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__SD0_RT_INT_insert(x,v)  _BGQ_INSERT(1,20,x,v)

//   Field:       sd1_rt_int
//   Description: Serdes1 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__SD1_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__SD1_RT_INT_position     21
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__SD1_RT_INT_get(x)       _BGQ_GET(1,21,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__SD1_RT_INT_set(v)       _BGQ_SET(1,21,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__SD1_RT_INT_insert(x,v)  _BGQ_INSERT(1,21,x,v)

//   Field:       db_pcie_rt_int
//   Description: Devbus PCIE interrupt bit 0:3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__DB_PCIE_RT_INT_width        4
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__DB_PCIE_RT_INT_position     25
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__DB_PCIE_RT_INT_get(x)       _BGQ_GET(4,25,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__DB_PCIE_RT_INT_set(v)       _BGQ_SET(4,25,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__DB_PCIE_RT_INT_insert(x,v)  _BGQ_INSERT(4,25,x,v)

//   Field:       cs_rt_int
//   Description: Clockstop interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__CS_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__CS_RT_INT_position     26
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__CS_RT_INT_get(x)       _BGQ_GET(1,26,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__CS_RT_INT_set(v)       _BGQ_SET(1,26,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__CS_RT_INT_insert(x,v)  _BGQ_INSERT(1,26,x,v)

//   Field:       en_rt_int
//   Description: Envmon interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__EN_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__EN_RT_INT_position     27
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__EN_RT_INT_get(x)       _BGQ_GET(1,27,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__EN_RT_INT_set(v)       _BGQ_SET(1,27,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__EN_RT_INT_insert(x,v)  _BGQ_INSERT(1,27,x,v)

//   Field:       dcr_arb_rt_int
//   Description: DCR Arbiter interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__DCR_ARB_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__DCR_ARB_RT_INT_position     31
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__DCR_ARB_RT_INT_get(x)       _BGQ_GET(1,31,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__DCR_ARB_RT_INT_set(v)       _BGQ_SET(1,31,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__DCR_ARB_RT_INT_insert(x,v)  _BGQ_INSERT(1,31,x,v)

//   Field:       testint_rt_int
//   Description: Testint interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__TESTINT_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__TESTINT_RT_INT_position     32
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__TESTINT_RT_INT_get(x)       _BGQ_GET(1,32,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__TESTINT_RT_INT_set(v)       _BGQ_SET(1,32,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__TESTINT_RT_INT_insert(x,v)  _BGQ_INSERT(1,32,x,v)

//   Field:       mu_rt_int
//   Description: Message Unit interrupt bit 0:5 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__MU_RT_INT_width        6
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__MU_RT_INT_position     38
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__MU_RT_INT_get(x)       _BGQ_GET(6,38,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__MU_RT_INT_set(v)       _BGQ_SET(6,38,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__MU_RT_INT_insert(x,v)  _BGQ_INSERT(6,38,x,v)

//   Field:       ddr0_rt_int
//   Description: DDR Controller0 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__DDR0_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__DDR0_RT_INT_position     39
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__DDR0_RT_INT_get(x)       _BGQ_GET(1,39,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__DDR0_RT_INT_set(v)       _BGQ_SET(1,39,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__DDR0_RT_INT_insert(x,v)  _BGQ_INSERT(1,39,x,v)

//   Field:       ddr1_rt_int
//   Description: DDR Controller1 interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__DDR1_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__DDR1_RT_INT_position     40
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__DDR1_RT_INT_get(x)       _BGQ_GET(1,40,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__DDR1_RT_INT_set(v)       _BGQ_SET(1,40,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__DDR1_RT_INT_insert(x,v)  _BGQ_INSERT(1,40,x,v)

//   Field:       sw_rt_int
//   Description: Switch interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__SW_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__SW_RT_INT_position     41
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__SW_RT_INT_get(x)       _BGQ_GET(1,41,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__SW_RT_INT_set(v)       _BGQ_SET(1,41,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__SW_RT_INT_insert(x,v)  _BGQ_INSERT(1,41,x,v)

//   Field:       edram_rt_int
//   Description: EDRAM interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__EDRAM_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__EDRAM_RT_INT_position     42
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__EDRAM_RT_INT_get(x)       _BGQ_GET(1,42,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__EDRAM_RT_INT_set(v)       _BGQ_SET(1,42,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__EDRAM_RT_INT_insert(x,v)  _BGQ_INSERT(1,42,x,v)

//   Field:       l1p0_rt_int2
//   Description: L1P0 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__L1P0_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__L1P0_RT_INT2_position     43
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__L1P0_RT_INT2_get(x)       _BGQ_GET(1,43,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__L1P0_RT_INT2_set(v)       _BGQ_SET(1,43,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__L1P0_RT_INT2_insert(x,v)  _BGQ_INSERT(1,43,x,v)

//   Field:       l1p1_rt_int2
//   Description: L1P1 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__L1P1_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__L1P1_RT_INT2_position     44
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__L1P1_RT_INT2_get(x)       _BGQ_GET(1,44,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__L1P1_RT_INT2_set(v)       _BGQ_SET(1,44,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__L1P1_RT_INT2_insert(x,v)  _BGQ_INSERT(1,44,x,v)

//   Field:       l1p2_rt_int2
//   Description: L1P2 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__L1P2_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__L1P2_RT_INT2_position     45
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__L1P2_RT_INT2_get(x)       _BGQ_GET(1,45,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__L1P2_RT_INT2_set(v)       _BGQ_SET(1,45,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__L1P2_RT_INT2_insert(x,v)  _BGQ_INSERT(1,45,x,v)

//   Field:       l1p3_rt_int2
//   Description: L1P3 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__L1P3_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__L1P3_RT_INT2_position     46
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__L1P3_RT_INT2_get(x)       _BGQ_GET(1,46,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__L1P3_RT_INT2_set(v)       _BGQ_SET(1,46,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__L1P3_RT_INT2_insert(x,v)  _BGQ_INSERT(1,46,x,v)

//   Field:       l1p4_rt_int2
//   Description: L1P4 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__L1P4_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__L1P4_RT_INT2_position     47
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__L1P4_RT_INT2_get(x)       _BGQ_GET(1,47,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__L1P4_RT_INT2_set(v)       _BGQ_SET(1,47,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__L1P4_RT_INT2_insert(x,v)  _BGQ_INSERT(1,47,x,v)

//   Field:       l1p5_rt_int2
//   Description: L1P5 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__L1P5_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__L1P5_RT_INT2_position     48
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__L1P5_RT_INT2_get(x)       _BGQ_GET(1,48,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__L1P5_RT_INT2_set(v)       _BGQ_SET(1,48,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__L1P5_RT_INT2_insert(x,v)  _BGQ_INSERT(1,48,x,v)

//   Field:       l1p6_rt_int2
//   Description: L1P6 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__L1P6_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__L1P6_RT_INT2_position     49
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__L1P6_RT_INT2_get(x)       _BGQ_GET(1,49,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__L1P6_RT_INT2_set(v)       _BGQ_SET(1,49,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__L1P6_RT_INT2_insert(x,v)  _BGQ_INSERT(1,49,x,v)

//   Field:       l1p7_rt_int2
//   Description: L1P7 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__L1P7_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__L1P7_RT_INT2_position     50
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__L1P7_RT_INT2_get(x)       _BGQ_GET(1,50,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__L1P7_RT_INT2_set(v)       _BGQ_SET(1,50,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__L1P7_RT_INT2_insert(x,v)  _BGQ_INSERT(1,50,x,v)

//   Field:       l1p8_rt_int2
//   Description: L1P8 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__L1P8_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__L1P8_RT_INT2_position     51
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__L1P8_RT_INT2_get(x)       _BGQ_GET(1,51,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__L1P8_RT_INT2_set(v)       _BGQ_SET(1,51,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__L1P8_RT_INT2_insert(x,v)  _BGQ_INSERT(1,51,x,v)

//   Field:       l1p9_rt_int2
//   Description: L1P9 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__L1P9_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__L1P9_RT_INT2_position     52
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__L1P9_RT_INT2_get(x)       _BGQ_GET(1,52,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__L1P9_RT_INT2_set(v)       _BGQ_SET(1,52,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__L1P9_RT_INT2_insert(x,v)  _BGQ_INSERT(1,52,x,v)

//   Field:       l1p10_rt_int2
//   Description: L1P10 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__L1P10_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__L1P10_RT_INT2_position     53
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__L1P10_RT_INT2_get(x)       _BGQ_GET(1,53,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__L1P10_RT_INT2_set(v)       _BGQ_SET(1,53,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__L1P10_RT_INT2_insert(x,v)  _BGQ_INSERT(1,53,x,v)

//   Field:       l1p11_rt_int2
//   Description: L1P11 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__L1P11_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__L1P11_RT_INT2_position     54
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__L1P11_RT_INT2_get(x)       _BGQ_GET(1,54,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__L1P11_RT_INT2_set(v)       _BGQ_SET(1,54,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__L1P11_RT_INT2_insert(x,v)  _BGQ_INSERT(1,54,x,v)

//   Field:       l1p12_rt_int2
//   Description: L1P12 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__L1P12_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__L1P12_RT_INT2_position     55
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__L1P12_RT_INT2_get(x)       _BGQ_GET(1,55,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__L1P12_RT_INT2_set(v)       _BGQ_SET(1,55,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__L1P12_RT_INT2_insert(x,v)  _BGQ_INSERT(1,55,x,v)

//   Field:       l1p13_rt_int2
//   Description: L1P13 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__L1P13_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__L1P13_RT_INT2_position     56
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__L1P13_RT_INT2_get(x)       _BGQ_GET(1,56,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__L1P13_RT_INT2_set(v)       _BGQ_SET(1,56,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__L1P13_RT_INT2_insert(x,v)  _BGQ_INSERT(1,56,x,v)

//   Field:       l1p14_rt_int2
//   Description: L1P14 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__L1P14_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__L1P14_RT_INT2_position     57
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__L1P14_RT_INT2_get(x)       _BGQ_GET(1,57,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__L1P14_RT_INT2_set(v)       _BGQ_SET(1,57,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__L1P14_RT_INT2_insert(x,v)  _BGQ_INSERT(1,57,x,v)

//   Field:       l1p15_rt_int2
//   Description: L1P15 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__L1P15_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__L1P15_RT_INT2_position     58
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__L1P15_RT_INT2_get(x)       _BGQ_GET(1,58,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__L1P15_RT_INT2_set(v)       _BGQ_SET(1,58,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__L1P15_RT_INT2_insert(x,v)  _BGQ_INSERT(1,58,x,v)

//   Field:       l1p16_rt_int2
//   Description: L1P16 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__L1P16_RT_INT2_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__L1P16_RT_INT2_position     59
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__L1P16_RT_INT2_get(x)       _BGQ_GET(1,59,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__L1P16_RT_INT2_set(v)       _BGQ_SET(1,59,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__L1P16_RT_INT2_insert(x,v)  _BGQ_INSERT(1,59,x,v)

//   Field:       gea_rt_int
//   Description: GEA interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__GEA_RT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__GEA_RT_INT_position     61
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__GEA_RT_INT_get(x)       _BGQ_GET(1,61,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__GEA_RT_INT_set(v)       _BGQ_SET(1,61,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_0__GEA_RT_INT_insert(x,v)  _BGQ_INSERT(1,61,x,v)

  
// Register:
//   Name:        gea_mapped_interrupt_status15_1
//   Type:        Read Only
//   Permission:  All
//   Reset:       0000000000000000
//   Description: GEA Interrupt Status1 register for gea interrupt bit 15
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_1_offset  (0x003B) // Offset of register in instance 
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_1_reset  UNSIGNED64(0x0000000000000000)

//   Field:       upc_int
//   Description: UPC interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_1__UPC_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_1__UPC_INT_position     0
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_1__UPC_INT_get(x)       _BGQ_GET(1,0,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_1__UPC_INT_set(v)       _BGQ_SET(1,0,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_1__UPC_INT_insert(x,v)  _BGQ_INSERT(1,0,x,v)

//   Field:       db_int
//   Description: Devbus interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_1__DB_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_1__DB_INT_position     1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_1__DB_INT_get(x)       _BGQ_GET(1,1,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_1__DB_INT_set(v)       _BGQ_SET(1,1,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_1__DB_INT_insert(x,v)  _BGQ_INSERT(1,1,x,v)

//   Field:       l1p0_int
//   Description: L1P0 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_1__L1P0_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_1__L1P0_INT_position     2
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_1__L1P0_INT_get(x)       _BGQ_GET(1,2,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_1__L1P0_INT_set(v)       _BGQ_SET(1,2,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_1__L1P0_INT_insert(x,v)  _BGQ_INSERT(1,2,x,v)

//   Field:       l1p1_int
//   Description: L1P1 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_1__L1P1_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_1__L1P1_INT_position     3
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_1__L1P1_INT_get(x)       _BGQ_GET(1,3,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_1__L1P1_INT_set(v)       _BGQ_SET(1,3,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_1__L1P1_INT_insert(x,v)  _BGQ_INSERT(1,3,x,v)

//   Field:       l1p2_int
//   Description: L1P2 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_1__L1P2_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_1__L1P2_INT_position     4
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_1__L1P2_INT_get(x)       _BGQ_GET(1,4,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_1__L1P2_INT_set(v)       _BGQ_SET(1,4,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_1__L1P2_INT_insert(x,v)  _BGQ_INSERT(1,4,x,v)

//   Field:       l1p3_int
//   Description: L1P3 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_1__L1P3_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_1__L1P3_INT_position     5
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_1__L1P3_INT_get(x)       _BGQ_GET(1,5,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_1__L1P3_INT_set(v)       _BGQ_SET(1,5,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_1__L1P3_INT_insert(x,v)  _BGQ_INSERT(1,5,x,v)

//   Field:       l1p4_int
//   Description: L1P4 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_1__L1P4_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_1__L1P4_INT_position     6
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_1__L1P4_INT_get(x)       _BGQ_GET(1,6,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_1__L1P4_INT_set(v)       _BGQ_SET(1,6,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_1__L1P4_INT_insert(x,v)  _BGQ_INSERT(1,6,x,v)

//   Field:       l1p5_int
//   Description: L1P5 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_1__L1P5_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_1__L1P5_INT_position     7
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_1__L1P5_INT_get(x)       _BGQ_GET(1,7,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_1__L1P5_INT_set(v)       _BGQ_SET(1,7,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_1__L1P5_INT_insert(x,v)  _BGQ_INSERT(1,7,x,v)

//   Field:       l1p6_int
//   Description: L1P6 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_1__L1P6_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_1__L1P6_INT_position     8
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_1__L1P6_INT_get(x)       _BGQ_GET(1,8,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_1__L1P6_INT_set(v)       _BGQ_SET(1,8,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_1__L1P6_INT_insert(x,v)  _BGQ_INSERT(1,8,x,v)

//   Field:       l1p7_int
//   Description: L1P7 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_1__L1P7_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_1__L1P7_INT_position     9
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_1__L1P7_INT_get(x)       _BGQ_GET(1,9,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_1__L1P7_INT_set(v)       _BGQ_SET(1,9,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_1__L1P7_INT_insert(x,v)  _BGQ_INSERT(1,9,x,v)

//   Field:       l1p8_int
//   Description: L1P8 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_1__L1P8_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_1__L1P8_INT_position     10
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_1__L1P8_INT_get(x)       _BGQ_GET(1,10,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_1__L1P8_INT_set(v)       _BGQ_SET(1,10,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_1__L1P8_INT_insert(x,v)  _BGQ_INSERT(1,10,x,v)

//   Field:       l1p9_int
//   Description: L1P9 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_1__L1P9_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_1__L1P9_INT_position     11
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_1__L1P9_INT_get(x)       _BGQ_GET(1,11,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_1__L1P9_INT_set(v)       _BGQ_SET(1,11,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_1__L1P9_INT_insert(x,v)  _BGQ_INSERT(1,11,x,v)

//   Field:       l1p10_int
//   Description: L1P10 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_1__L1P10_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_1__L1P10_INT_position     12
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_1__L1P10_INT_get(x)       _BGQ_GET(1,12,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_1__L1P10_INT_set(v)       _BGQ_SET(1,12,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_1__L1P10_INT_insert(x,v)  _BGQ_INSERT(1,12,x,v)

//   Field:       l1p11_int
//   Description: L1P11 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_1__L1P11_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_1__L1P11_INT_position     13
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_1__L1P11_INT_get(x)       _BGQ_GET(1,13,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_1__L1P11_INT_set(v)       _BGQ_SET(1,13,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_1__L1P11_INT_insert(x,v)  _BGQ_INSERT(1,13,x,v)

//   Field:       l1p12_int
//   Description: L1P12 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_1__L1P12_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_1__L1P12_INT_position     14
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_1__L1P12_INT_get(x)       _BGQ_GET(1,14,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_1__L1P12_INT_set(v)       _BGQ_SET(1,14,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_1__L1P12_INT_insert(x,v)  _BGQ_INSERT(1,14,x,v)

//   Field:       l1p13_int
//   Description: L1P13 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_1__L1P13_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_1__L1P13_INT_position     15
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_1__L1P13_INT_get(x)       _BGQ_GET(1,15,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_1__L1P13_INT_set(v)       _BGQ_SET(1,15,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_1__L1P13_INT_insert(x,v)  _BGQ_INSERT(1,15,x,v)

//   Field:       l1p14_int
//   Description: L1P14 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_1__L1P14_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_1__L1P14_INT_position     16
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_1__L1P14_INT_get(x)       _BGQ_GET(1,16,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_1__L1P14_INT_set(v)       _BGQ_SET(1,16,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_1__L1P14_INT_insert(x,v)  _BGQ_INSERT(1,16,x,v)

//   Field:       l1p15_int
//   Description: L1P15 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_1__L1P15_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_1__L1P15_INT_position     17
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_1__L1P15_INT_get(x)       _BGQ_GET(1,17,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_1__L1P15_INT_set(v)       _BGQ_SET(1,17,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_1__L1P15_INT_insert(x,v)  _BGQ_INSERT(1,17,x,v)

//   Field:       l1p16_int
//   Description: L1P16 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_1__L1P16_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_1__L1P16_INT_position     18
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_1__L1P16_INT_get(x)       _BGQ_GET(1,18,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_1__L1P16_INT_set(v)       _BGQ_SET(1,18,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_1__L1P16_INT_insert(x,v)  _BGQ_INSERT(1,18,x,v)

//   Field:       pcie_int
//   Description: PCIE interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_1__PCIE_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_1__PCIE_INT_position     19
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_1__PCIE_INT_get(x)       _BGQ_GET(1,19,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_1__PCIE_INT_set(v)       _BGQ_SET(1,19,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_1__PCIE_INT_insert(x,v)  _BGQ_INSERT(1,19,x,v)

//   Field:       sd0_int
//   Description: Serdes0 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_1__SD0_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_1__SD0_INT_position     20
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_1__SD0_INT_get(x)       _BGQ_GET(1,20,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_1__SD0_INT_set(v)       _BGQ_SET(1,20,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_1__SD0_INT_insert(x,v)  _BGQ_INSERT(1,20,x,v)

//   Field:       sd1_int
//   Description: Serdes1 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_1__SD1_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_1__SD1_INT_position     21
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_1__SD1_INT_get(x)       _BGQ_GET(1,21,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_1__SD1_INT_set(v)       _BGQ_SET(1,21,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_1__SD1_INT_insert(x,v)  _BGQ_INSERT(1,21,x,v)

//   Field:       cs_int
//   Description: Clockstop interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_1__CS_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_1__CS_INT_position     26
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_1__CS_INT_get(x)       _BGQ_GET(1,26,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_1__CS_INT_set(v)       _BGQ_SET(1,26,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_1__CS_INT_insert(x,v)  _BGQ_INSERT(1,26,x,v)

//   Field:       en_int
//   Description: Envmon interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_1__EN_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_1__EN_INT_position     27
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_1__EN_INT_get(x)       _BGQ_GET(1,27,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_1__EN_INT_set(v)       _BGQ_SET(1,27,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_1__EN_INT_insert(x,v)  _BGQ_INSERT(1,27,x,v)

//   Field:       dcr_arb_int
//   Description: DCR Arbiter interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_1__DCR_ARB_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_1__DCR_ARB_INT_position     31
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_1__DCR_ARB_INT_get(x)       _BGQ_GET(1,31,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_1__DCR_ARB_INT_set(v)       _BGQ_SET(1,31,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_1__DCR_ARB_INT_insert(x,v)  _BGQ_INSERT(1,31,x,v)

//   Field:       testint_int
//   Description: Testint interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_1__TESTINT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_1__TESTINT_INT_position     32
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_1__TESTINT_INT_get(x)       _BGQ_GET(1,32,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_1__TESTINT_INT_set(v)       _BGQ_SET(1,32,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_1__TESTINT_INT_insert(x,v)  _BGQ_INSERT(1,32,x,v)

//   Field:       mu_int
//   Description: Message Unit interrupt bit 6 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_1__MU_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_1__MU_INT_position     33
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_1__MU_INT_get(x)       _BGQ_GET(1,33,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_1__MU_INT_set(v)       _BGQ_SET(1,33,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_1__MU_INT_insert(x,v)  _BGQ_INSERT(1,33,x,v)

//   Field:       ddr0_int
//   Description: DDR Controller0 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_1__DDR0_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_1__DDR0_INT_position     39
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_1__DDR0_INT_get(x)       _BGQ_GET(1,39,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_1__DDR0_INT_set(v)       _BGQ_SET(1,39,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_1__DDR0_INT_insert(x,v)  _BGQ_INSERT(1,39,x,v)

//   Field:       ddr1_int
//   Description: DDR Controller1 interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_1__DDR1_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_1__DDR1_INT_position     40
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_1__DDR1_INT_get(x)       _BGQ_GET(1,40,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_1__DDR1_INT_set(v)       _BGQ_SET(1,40,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_1__DDR1_INT_insert(x,v)  _BGQ_INSERT(1,40,x,v)

//   Field:       sw_int
//   Description: Switch interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_1__SW_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_1__SW_INT_position     41
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_1__SW_INT_get(x)       _BGQ_GET(1,41,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_1__SW_INT_set(v)       _BGQ_SET(1,41,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_1__SW_INT_insert(x,v)  _BGQ_INSERT(1,41,x,v)

//   Field:       edram_int
//   Description: EDRAM interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_1__EDRAM_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_1__EDRAM_INT_position     42
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_1__EDRAM_INT_get(x)       _BGQ_GET(1,42,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_1__EDRAM_INT_set(v)       _BGQ_SET(1,42,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_1__EDRAM_INT_insert(x,v)  _BGQ_INSERT(1,42,x,v)

//   Field:       l2s_int
//   Description: L2 slice 0-15 interrupt bit is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_1__L2S_INT_width        16
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_1__L2S_INT_position     58
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_1__L2S_INT_get(x)       _BGQ_GET(16,58,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_1__L2S_INT_set(v)       _BGQ_SET(16,58,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_1__L2S_INT_insert(x,v)  _BGQ_INSERT(16,58,x,v)

//   Field:       l2c_int
//   Description: L2 Central interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_1__L2C_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_1__L2C_INT_position     60
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_1__L2C_INT_get(x)       _BGQ_GET(1,60,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_1__L2C_INT_set(v)       _BGQ_SET(1,60,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_1__L2C_INT_insert(x,v)  _BGQ_INSERT(1,60,x,v)

//   Field:       gea_int
//   Description: GEA interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_1__GEA_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_1__GEA_INT_position     61
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_1__GEA_INT_get(x)       _BGQ_GET(1,61,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_1__GEA_INT_set(v)       _BGQ_SET(1,61,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_1__GEA_INT_insert(x,v)  _BGQ_INSERT(1,61,x,v)

//   Field:       nd_int
//   Description: Network interrupt bit 0 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_1__ND_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_1__ND_INT_position     62
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_1__ND_INT_get(x)       _BGQ_GET(1,62,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_1__ND_INT_set(v)       _BGQ_SET(1,62,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_1__ND_INT_insert(x,v)  _BGQ_INSERT(1,62,x,v)

  
// Register:
//   Name:        gea_mapped_interrupt_status15_2
//   Type:        Read Only
//   Permission:  All
//   Reset:       0000000000000000
//   Description: GEA Interrupt Status2 register for gea interrupt bit 15
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2_offset  (0x003C) // Offset of register in instance 
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2_reset  UNSIGNED64(0x0000000000000000)

//   Field:       upc_int
//   Description: UPC interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__UPC_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__UPC_INT_position     0
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__UPC_INT_get(x)       _BGQ_GET(1,0,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__UPC_INT_set(v)       _BGQ_SET(1,0,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__UPC_INT_insert(x,v)  _BGQ_INSERT(1,0,x,v)

//   Field:       db_int
//   Description: Devbus interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__DB_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__DB_INT_position     1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__DB_INT_get(x)       _BGQ_GET(1,1,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__DB_INT_set(v)       _BGQ_SET(1,1,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__DB_INT_insert(x,v)  _BGQ_INSERT(1,1,x,v)

//   Field:       l1p0_int
//   Description: L1P0 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__L1P0_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__L1P0_INT_position     2
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__L1P0_INT_get(x)       _BGQ_GET(1,2,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__L1P0_INT_set(v)       _BGQ_SET(1,2,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__L1P0_INT_insert(x,v)  _BGQ_INSERT(1,2,x,v)

//   Field:       l1p1_int
//   Description: L1P1 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__L1P1_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__L1P1_INT_position     3
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__L1P1_INT_get(x)       _BGQ_GET(1,3,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__L1P1_INT_set(v)       _BGQ_SET(1,3,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__L1P1_INT_insert(x,v)  _BGQ_INSERT(1,3,x,v)

//   Field:       l1p2_int
//   Description: L1P2 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__L1P2_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__L1P2_INT_position     4
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__L1P2_INT_get(x)       _BGQ_GET(1,4,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__L1P2_INT_set(v)       _BGQ_SET(1,4,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__L1P2_INT_insert(x,v)  _BGQ_INSERT(1,4,x,v)

//   Field:       l1p3_int
//   Description: L1P3 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__L1P3_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__L1P3_INT_position     5
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__L1P3_INT_get(x)       _BGQ_GET(1,5,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__L1P3_INT_set(v)       _BGQ_SET(1,5,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__L1P3_INT_insert(x,v)  _BGQ_INSERT(1,5,x,v)

//   Field:       l1p4_int
//   Description: L1P4 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__L1P4_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__L1P4_INT_position     6
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__L1P4_INT_get(x)       _BGQ_GET(1,6,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__L1P4_INT_set(v)       _BGQ_SET(1,6,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__L1P4_INT_insert(x,v)  _BGQ_INSERT(1,6,x,v)

//   Field:       l1p5_int
//   Description: L1P5 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__L1P5_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__L1P5_INT_position     7
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__L1P5_INT_get(x)       _BGQ_GET(1,7,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__L1P5_INT_set(v)       _BGQ_SET(1,7,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__L1P5_INT_insert(x,v)  _BGQ_INSERT(1,7,x,v)

//   Field:       l1p6_int
//   Description: L1P6 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__L1P6_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__L1P6_INT_position     8
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__L1P6_INT_get(x)       _BGQ_GET(1,8,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__L1P6_INT_set(v)       _BGQ_SET(1,8,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__L1P6_INT_insert(x,v)  _BGQ_INSERT(1,8,x,v)

//   Field:       l1p7_int
//   Description: L1P7 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__L1P7_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__L1P7_INT_position     9
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__L1P7_INT_get(x)       _BGQ_GET(1,9,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__L1P7_INT_set(v)       _BGQ_SET(1,9,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__L1P7_INT_insert(x,v)  _BGQ_INSERT(1,9,x,v)

//   Field:       l1p8_int
//   Description: L1P8 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__L1P8_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__L1P8_INT_position     10
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__L1P8_INT_get(x)       _BGQ_GET(1,10,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__L1P8_INT_set(v)       _BGQ_SET(1,10,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__L1P8_INT_insert(x,v)  _BGQ_INSERT(1,10,x,v)

//   Field:       l1p9_int
//   Description: L1P9 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__L1P9_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__L1P9_INT_position     11
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__L1P9_INT_get(x)       _BGQ_GET(1,11,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__L1P9_INT_set(v)       _BGQ_SET(1,11,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__L1P9_INT_insert(x,v)  _BGQ_INSERT(1,11,x,v)

//   Field:       l1p10_int
//   Description: L1P10 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__L1P10_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__L1P10_INT_position     12
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__L1P10_INT_get(x)       _BGQ_GET(1,12,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__L1P10_INT_set(v)       _BGQ_SET(1,12,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__L1P10_INT_insert(x,v)  _BGQ_INSERT(1,12,x,v)

//   Field:       l1p11_int
//   Description: L1P11 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__L1P11_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__L1P11_INT_position     13
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__L1P11_INT_get(x)       _BGQ_GET(1,13,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__L1P11_INT_set(v)       _BGQ_SET(1,13,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__L1P11_INT_insert(x,v)  _BGQ_INSERT(1,13,x,v)

//   Field:       l1p12_int
//   Description: L1P12 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__L1P12_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__L1P12_INT_position     14
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__L1P12_INT_get(x)       _BGQ_GET(1,14,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__L1P12_INT_set(v)       _BGQ_SET(1,14,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__L1P12_INT_insert(x,v)  _BGQ_INSERT(1,14,x,v)

//   Field:       l1p13_int
//   Description: L1P13 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__L1P13_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__L1P13_INT_position     15
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__L1P13_INT_get(x)       _BGQ_GET(1,15,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__L1P13_INT_set(v)       _BGQ_SET(1,15,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__L1P13_INT_insert(x,v)  _BGQ_INSERT(1,15,x,v)

//   Field:       l1p14_int
//   Description: L1P14 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__L1P14_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__L1P14_INT_position     16
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__L1P14_INT_get(x)       _BGQ_GET(1,16,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__L1P14_INT_set(v)       _BGQ_SET(1,16,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__L1P14_INT_insert(x,v)  _BGQ_INSERT(1,16,x,v)

//   Field:       l1p15_int
//   Description: L1P15 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__L1P15_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__L1P15_INT_position     17
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__L1P15_INT_get(x)       _BGQ_GET(1,17,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__L1P15_INT_set(v)       _BGQ_SET(1,17,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__L1P15_INT_insert(x,v)  _BGQ_INSERT(1,17,x,v)

//   Field:       l1p16_int
//   Description: L1P16 interrupt bit 3 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__L1P16_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__L1P16_INT_position     18
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__L1P16_INT_get(x)       _BGQ_GET(1,18,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__L1P16_INT_set(v)       _BGQ_SET(1,18,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__L1P16_INT_insert(x,v)  _BGQ_INSERT(1,18,x,v)

//   Field:       pcie_int
//   Description: PCIE interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__PCIE_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__PCIE_INT_position     19
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__PCIE_INT_get(x)       _BGQ_GET(1,19,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__PCIE_INT_set(v)       _BGQ_SET(1,19,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__PCIE_INT_insert(x,v)  _BGQ_INSERT(1,19,x,v)

//   Field:       sd0_int
//   Description: Serdes0 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__SD0_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__SD0_INT_position     20
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__SD0_INT_get(x)       _BGQ_GET(1,20,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__SD0_INT_set(v)       _BGQ_SET(1,20,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__SD0_INT_insert(x,v)  _BGQ_INSERT(1,20,x,v)

//   Field:       sd1_int
//   Description: Serdes1 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__SD1_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__SD1_INT_position     21
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__SD1_INT_get(x)       _BGQ_GET(1,21,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__SD1_INT_set(v)       _BGQ_SET(1,21,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__SD1_INT_insert(x,v)  _BGQ_INSERT(1,21,x,v)

//   Field:       cs_int
//   Description: Clockstop interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__CS_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__CS_INT_position     26
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__CS_INT_get(x)       _BGQ_GET(1,26,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__CS_INT_set(v)       _BGQ_SET(1,26,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__CS_INT_insert(x,v)  _BGQ_INSERT(1,26,x,v)

//   Field:       en_int
//   Description: Envmon interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__EN_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__EN_INT_position     27
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__EN_INT_get(x)       _BGQ_GET(1,27,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__EN_INT_set(v)       _BGQ_SET(1,27,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__EN_INT_insert(x,v)  _BGQ_INSERT(1,27,x,v)

//   Field:       dcr_arb_int
//   Description: DCR Arbiter interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__DCR_ARB_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__DCR_ARB_INT_position     31
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__DCR_ARB_INT_get(x)       _BGQ_GET(1,31,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__DCR_ARB_INT_set(v)       _BGQ_SET(1,31,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__DCR_ARB_INT_insert(x,v)  _BGQ_INSERT(1,31,x,v)

//   Field:       testint_int
//   Description: Testint interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__TESTINT_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__TESTINT_INT_position     32
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__TESTINT_INT_get(x)       _BGQ_GET(1,32,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__TESTINT_INT_set(v)       _BGQ_SET(1,32,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__TESTINT_INT_insert(x,v)  _BGQ_INSERT(1,32,x,v)

//   Field:       mu_int
//   Description: Message Unit interrupt bit 7 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__MU_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__MU_INT_position     33
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__MU_INT_get(x)       _BGQ_GET(1,33,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__MU_INT_set(v)       _BGQ_SET(1,33,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__MU_INT_insert(x,v)  _BGQ_INSERT(1,33,x,v)

//   Field:       ddr0_int
//   Description: DDR Controller0 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__DDR0_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__DDR0_INT_position     39
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__DDR0_INT_get(x)       _BGQ_GET(1,39,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__DDR0_INT_set(v)       _BGQ_SET(1,39,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__DDR0_INT_insert(x,v)  _BGQ_INSERT(1,39,x,v)

//   Field:       ddr1_int
//   Description: DDR Controller1 interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__DDR1_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__DDR1_INT_position     40
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__DDR1_INT_get(x)       _BGQ_GET(1,40,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__DDR1_INT_set(v)       _BGQ_SET(1,40,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__DDR1_INT_insert(x,v)  _BGQ_INSERT(1,40,x,v)

//   Field:       sw_int
//   Description: Switch interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__SW_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__SW_INT_position     41
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__SW_INT_get(x)       _BGQ_GET(1,41,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__SW_INT_set(v)       _BGQ_SET(1,41,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__SW_INT_insert(x,v)  _BGQ_INSERT(1,41,x,v)

//   Field:       edram_int
//   Description: EDRAM interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__EDRAM_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__EDRAM_INT_position     42
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__EDRAM_INT_get(x)       _BGQ_GET(1,42,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__EDRAM_INT_set(v)       _BGQ_SET(1,42,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__EDRAM_INT_insert(x,v)  _BGQ_INSERT(1,42,x,v)

//   Field:       l2cntr0_int
//   Description: L2 counter 0 interrupt is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__L2CNTR0_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__L2CNTR0_INT_position     43
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__L2CNTR0_INT_get(x)       _BGQ_GET(1,43,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__L2CNTR0_INT_set(v)       _BGQ_SET(1,43,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__L2CNTR0_INT_insert(x,v)  _BGQ_INSERT(1,43,x,v)

//   Field:       l2cntr1_int
//   Description: L2 counter 1 interrupt is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__L2CNTR1_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__L2CNTR1_INT_position     44
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__L2CNTR1_INT_get(x)       _BGQ_GET(1,44,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__L2CNTR1_INT_set(v)       _BGQ_SET(1,44,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__L2CNTR1_INT_insert(x,v)  _BGQ_INSERT(1,44,x,v)

//   Field:       l2cntr2_int
//   Description: L2 counter 2 interrupt is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__L2CNTR2_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__L2CNTR2_INT_position     45
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__L2CNTR2_INT_get(x)       _BGQ_GET(1,45,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__L2CNTR2_INT_set(v)       _BGQ_SET(1,45,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__L2CNTR2_INT_insert(x,v)  _BGQ_INSERT(1,45,x,v)

//   Field:       l2cntr3_int
//   Description: L2 counter 3 interrupt is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__L2CNTR3_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__L2CNTR3_INT_position     46
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__L2CNTR3_INT_get(x)       _BGQ_GET(1,46,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__L2CNTR3_INT_set(v)       _BGQ_SET(1,46,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__L2CNTR3_INT_insert(x,v)  _BGQ_INSERT(1,46,x,v)

//   Field:       msgc_int
//   Description: Msync generation counter interrupt is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__MSGC_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__MSGC_INT_position     47
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__MSGC_INT_get(x)       _BGQ_GET(1,47,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__MSGC_INT_set(v)       _BGQ_SET(1,47,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__MSGC_INT_insert(x,v)  _BGQ_INSERT(1,47,x,v)

//   Field:       l2c_int
//   Description: L2 Central interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__L2C_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__L2C_INT_position     60
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__L2C_INT_get(x)       _BGQ_GET(1,60,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__L2C_INT_set(v)       _BGQ_SET(1,60,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__L2C_INT_insert(x,v)  _BGQ_INSERT(1,60,x,v)

//   Field:       gea_int
//   Description: GEA interrupt bit 2 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__GEA_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__GEA_INT_position     61
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__GEA_INT_get(x)       _BGQ_GET(1,61,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__GEA_INT_set(v)       _BGQ_SET(1,61,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__GEA_INT_insert(x,v)  _BGQ_INSERT(1,61,x,v)

//   Field:       nd_int
//   Description: Network interrupt bit 1 is asserted
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__ND_INT_width        1
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__ND_INT_position     62
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__ND_INT_get(x)       _BGQ_GET(1,62,x)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__ND_INT_set(v)       _BGQ_SET(1,62,v)
#define GEA_DCR__GEA_MAPPED_INTERRUPT_STATUS15_2__ND_INT_insert(x,v)  _BGQ_INSERT(1,62,x,v)

  
// Register:
//   Name:        gea_debug_control
//   Type:        Read/Write Internal
//   Permission:  Read: All; Write: Privileged Only
//   Reset:       0000000000000000
//   Description: GEA Debug Control Register
#define GEA_DCR__GEA_DEBUG_CONTROL_offset  (0x003D) // Offset of register in instance 
#define GEA_DCR__GEA_DEBUG_CONTROL_reset  UNSIGNED64(0x0000000000000000)

//   Field:       debug_en
//   Description: When Set, debug_data field from this register drives GEA Interupt Bus
#define GEA_DCR__GEA_DEBUG_CONTROL__DEBUG_EN_width        1
#define GEA_DCR__GEA_DEBUG_CONTROL__DEBUG_EN_position     47
#define GEA_DCR__GEA_DEBUG_CONTROL__DEBUG_EN_get(x)       _BGQ_GET(1,47,x)
#define GEA_DCR__GEA_DEBUG_CONTROL__DEBUG_EN_set(v)       _BGQ_SET(1,47,v)
#define GEA_DCR__GEA_DEBUG_CONTROL__DEBUG_EN_insert(x,v)  _BGQ_INSERT(1,47,x,v)

//   Field:       debug_data
//   Description: Data to be sent on GEA Interrupt lines when debug_en is set
#define GEA_DCR__GEA_DEBUG_CONTROL__DEBUG_DATA_width        16
#define GEA_DCR__GEA_DEBUG_CONTROL__DEBUG_DATA_position     63
#define GEA_DCR__GEA_DEBUG_CONTROL__DEBUG_DATA_get(x)       _BGQ_GET(16,63,x)
#define GEA_DCR__GEA_DEBUG_CONTROL__DEBUG_DATA_set(v)       _BGQ_SET(16,63,v)
#define GEA_DCR__GEA_DEBUG_CONTROL__DEBUG_DATA_insert(x,v)  _BGQ_INSERT(16,63,x,v)

  
// Register:
//   Name:        timer0_config
//   Type:        Read/Write Internal
//   Permission:  Read: All; Write: Privileged Only
//   Reset:       0000000000000000
//   Description: Global Timer 0 Configuration Register
#define GEA_DCR__TIMER0_CONFIG_offset  (0x0040) // Offset of register in instance 
#define GEA_DCR__TIMER0_CONFIG_reset  UNSIGNED64(0x0000000000000000)

//   Field:       reload_val
//   Description: Reload value for Global Timer 0
#define GEA_DCR__TIMER0_CONFIG__RELOAD_VAL_width        34
#define GEA_DCR__TIMER0_CONFIG__RELOAD_VAL_position     33
#define GEA_DCR__TIMER0_CONFIG__RELOAD_VAL_get(x)       _BGQ_GET(34,33,x)
#define GEA_DCR__TIMER0_CONFIG__RELOAD_VAL_set(v)       _BGQ_SET(34,33,v)
#define GEA_DCR__TIMER0_CONFIG__RELOAD_VAL_insert(x,v)  _BGQ_INSERT(34,33,x,v)

//   Field:       ie
//   Description: Interrupt Enable for Global Timer 0
#define GEA_DCR__TIMER0_CONFIG__IE_width        1
#define GEA_DCR__TIMER0_CONFIG__IE_position     35
#define GEA_DCR__TIMER0_CONFIG__IE_get(x)       _BGQ_GET(1,35,x)
#define GEA_DCR__TIMER0_CONFIG__IE_set(v)       _BGQ_SET(1,35,v)
#define GEA_DCR__TIMER0_CONFIG__IE_insert(x,v)  _BGQ_INSERT(1,35,x,v)

//   Field:       are
//   Description: Auto Reload Enable for Global Timer 0
#define GEA_DCR__TIMER0_CONFIG__ARE_width        1
#define GEA_DCR__TIMER0_CONFIG__ARE_position     36
#define GEA_DCR__TIMER0_CONFIG__ARE_get(x)       _BGQ_GET(1,36,x)
#define GEA_DCR__TIMER0_CONFIG__ARE_set(v)       _BGQ_SET(1,36,v)
#define GEA_DCR__TIMER0_CONFIG__ARE_insert(x,v)  _BGQ_INSERT(1,36,x,v)

  
// Register:
//   Name:        timer0
//   Type:        Read/Write External
//   Permission:  Read: All; Write: Privileged Only
//   Reset:       0000000000000000
//   Description: Global Timer 0
#define GEA_DCR__TIMER0_offset  (0x0042) // Offset of register in instance 
#define GEA_DCR__TIMER0_range  (0x1) // Range of external address space
#define GEA_DCR__TIMER0_reset  UNSIGNED64(0x0000000000000000)

//   Field:       count
//   Description: Current value for Global Timer 0
#define GEA_DCR__TIMER0__COUNT_width        34
#define GEA_DCR__TIMER0__COUNT_position     33
#define GEA_DCR__TIMER0__COUNT_get(x)       _BGQ_GET(34,33,x)
#define GEA_DCR__TIMER0__COUNT_set(v)       _BGQ_SET(34,33,v)
#define GEA_DCR__TIMER0__COUNT_insert(x,v)  _BGQ_INSERT(34,33,x,v)

  
// Register:
//   Name:        timer1_config
//   Type:        Read/Write Internal
//   Permission:  Read: All; Write: Privileged Only
//   Reset:       0000000000000000
//   Description: Global Timer 1 Configuration Register
#define GEA_DCR__TIMER1_CONFIG_offset  (0x0044) // Offset of register in instance 
#define GEA_DCR__TIMER1_CONFIG_reset  UNSIGNED64(0x0000000000000000)

//   Field:       reload_val
//   Description: Reload value for Global Timer 1
#define GEA_DCR__TIMER1_CONFIG__RELOAD_VAL_width        34
#define GEA_DCR__TIMER1_CONFIG__RELOAD_VAL_position     33
#define GEA_DCR__TIMER1_CONFIG__RELOAD_VAL_get(x)       _BGQ_GET(34,33,x)
#define GEA_DCR__TIMER1_CONFIG__RELOAD_VAL_set(v)       _BGQ_SET(34,33,v)
#define GEA_DCR__TIMER1_CONFIG__RELOAD_VAL_insert(x,v)  _BGQ_INSERT(34,33,x,v)

//   Field:       ie
//   Description: Interrupt Enable for Global Timer 1
#define GEA_DCR__TIMER1_CONFIG__IE_width        1
#define GEA_DCR__TIMER1_CONFIG__IE_position     35
#define GEA_DCR__TIMER1_CONFIG__IE_get(x)       _BGQ_GET(1,35,x)
#define GEA_DCR__TIMER1_CONFIG__IE_set(v)       _BGQ_SET(1,35,v)
#define GEA_DCR__TIMER1_CONFIG__IE_insert(x,v)  _BGQ_INSERT(1,35,x,v)

//   Field:       are
//   Description: Auto Reload Enable for Global Timer 1
#define GEA_DCR__TIMER1_CONFIG__ARE_width        1
#define GEA_DCR__TIMER1_CONFIG__ARE_position     36
#define GEA_DCR__TIMER1_CONFIG__ARE_get(x)       _BGQ_GET(1,36,x)
#define GEA_DCR__TIMER1_CONFIG__ARE_set(v)       _BGQ_SET(1,36,v)
#define GEA_DCR__TIMER1_CONFIG__ARE_insert(x,v)  _BGQ_INSERT(1,36,x,v)

  
// Register:
//   Name:        timer1
//   Type:        Read/Write External
//   Permission:  Read: All; Write: Privileged Only
//   Reset:       0000000000000000
//   Description: Global Timer 1
#define GEA_DCR__TIMER1_offset  (0x0046) // Offset of register in instance 
#define GEA_DCR__TIMER1_range  (0x1) // Range of external address space
#define GEA_DCR__TIMER1_reset  UNSIGNED64(0x0000000000000000)

//   Field:       count
//   Description: Current value for global timer 1
#define GEA_DCR__TIMER1__COUNT_width        34
#define GEA_DCR__TIMER1__COUNT_position     33
#define GEA_DCR__TIMER1__COUNT_get(x)       _BGQ_GET(34,33,x)
#define GEA_DCR__TIMER1__COUNT_set(v)       _BGQ_SET(34,33,v)
#define GEA_DCR__TIMER1__COUNT_insert(x,v)  _BGQ_INSERT(34,33,x,v)

  
// Register:
//   Name:        timer2_config
//   Type:        Read/Write Internal
//   Permission:  Read: All; Write: Privileged Only
//   Reset:       0000000000000000
//   Description: Global Timer 2 Configuration Register
#define GEA_DCR__TIMER2_CONFIG_offset  (0x0048) // Offset of register in instance 
#define GEA_DCR__TIMER2_CONFIG_reset  UNSIGNED64(0x0000000000000000)

//   Field:       reload_val
//   Description: Reload value for Global Timer 2
#define GEA_DCR__TIMER2_CONFIG__RELOAD_VAL_width        34
#define GEA_DCR__TIMER2_CONFIG__RELOAD_VAL_position     33
#define GEA_DCR__TIMER2_CONFIG__RELOAD_VAL_get(x)       _BGQ_GET(34,33,x)
#define GEA_DCR__TIMER2_CONFIG__RELOAD_VAL_set(v)       _BGQ_SET(34,33,v)
#define GEA_DCR__TIMER2_CONFIG__RELOAD_VAL_insert(x,v)  _BGQ_INSERT(34,33,x,v)

//   Field:       ie
//   Description: Interrupt Enable for Global Timer 2
#define GEA_DCR__TIMER2_CONFIG__IE_width        1
#define GEA_DCR__TIMER2_CONFIG__IE_position     35
#define GEA_DCR__TIMER2_CONFIG__IE_get(x)       _BGQ_GET(1,35,x)
#define GEA_DCR__TIMER2_CONFIG__IE_set(v)       _BGQ_SET(1,35,v)
#define GEA_DCR__TIMER2_CONFIG__IE_insert(x,v)  _BGQ_INSERT(1,35,x,v)

//   Field:       are
//   Description: Auto Reload Enable for Global Timer 2
#define GEA_DCR__TIMER2_CONFIG__ARE_width        1
#define GEA_DCR__TIMER2_CONFIG__ARE_position     36
#define GEA_DCR__TIMER2_CONFIG__ARE_get(x)       _BGQ_GET(1,36,x)
#define GEA_DCR__TIMER2_CONFIG__ARE_set(v)       _BGQ_SET(1,36,v)
#define GEA_DCR__TIMER2_CONFIG__ARE_insert(x,v)  _BGQ_INSERT(1,36,x,v)

  
// Register:
//   Name:        timer2
//   Type:        Read/Write External
//   Permission:  Read: All; Write: Privileged Only
//   Reset:       0000000000000000
//   Description: Global Timer 2
#define GEA_DCR__TIMER2_offset  (0x004A) // Offset of register in instance 
#define GEA_DCR__TIMER2_range  (0x1) // Range of external address space
#define GEA_DCR__TIMER2_reset  UNSIGNED64(0x0000000000000000)

//   Field:       count
//   Description: Current value for global timer 2
#define GEA_DCR__TIMER2__COUNT_width        34
#define GEA_DCR__TIMER2__COUNT_position     33
#define GEA_DCR__TIMER2__COUNT_get(x)       _BGQ_GET(34,33,x)
#define GEA_DCR__TIMER2__COUNT_set(v)       _BGQ_SET(34,33,v)
#define GEA_DCR__TIMER2__COUNT_insert(x,v)  _BGQ_INSERT(34,33,x,v)

  
// Register:
//   Name:        timer3_config
//   Type:        Read/Write Internal
//   Permission:  Read: All; Write: Privileged Only
//   Reset:       0000000000000000
//   Description: Global Timer 3 Configuration Register
#define GEA_DCR__TIMER3_CONFIG_offset  (0x004C) // Offset of register in instance 
#define GEA_DCR__TIMER3_CONFIG_reset  UNSIGNED64(0x0000000000000000)

//   Field:       reload_val
//   Description: Reload value for Global Timer 3
#define GEA_DCR__TIMER3_CONFIG__RELOAD_VAL_width        34
#define GEA_DCR__TIMER3_CONFIG__RELOAD_VAL_position     33
#define GEA_DCR__TIMER3_CONFIG__RELOAD_VAL_get(x)       _BGQ_GET(34,33,x)
#define GEA_DCR__TIMER3_CONFIG__RELOAD_VAL_set(v)       _BGQ_SET(34,33,v)
#define GEA_DCR__TIMER3_CONFIG__RELOAD_VAL_insert(x,v)  _BGQ_INSERT(34,33,x,v)

//   Field:       ie
//   Description: Interrupt Enable for Global Timer 3
#define GEA_DCR__TIMER3_CONFIG__IE_width        1
#define GEA_DCR__TIMER3_CONFIG__IE_position     35
#define GEA_DCR__TIMER3_CONFIG__IE_get(x)       _BGQ_GET(1,35,x)
#define GEA_DCR__TIMER3_CONFIG__IE_set(v)       _BGQ_SET(1,35,v)
#define GEA_DCR__TIMER3_CONFIG__IE_insert(x,v)  _BGQ_INSERT(1,35,x,v)

//   Field:       are
//   Description: Auto Reload Enable for Global Timer 3
#define GEA_DCR__TIMER3_CONFIG__ARE_width        1
#define GEA_DCR__TIMER3_CONFIG__ARE_position     36
#define GEA_DCR__TIMER3_CONFIG__ARE_get(x)       _BGQ_GET(1,36,x)
#define GEA_DCR__TIMER3_CONFIG__ARE_set(v)       _BGQ_SET(1,36,v)
#define GEA_DCR__TIMER3_CONFIG__ARE_insert(x,v)  _BGQ_INSERT(1,36,x,v)

  
// Register:
//   Name:        timer3
//   Type:        Read/Write External
//   Permission:  Read: All; Write: Privileged Only
//   Reset:       0000000000000000
//   Description: Global Timer 3
#define GEA_DCR__TIMER3_offset  (0x004E) // Offset of register in instance 
#define GEA_DCR__TIMER3_range  (0x1) // Range of external address space
#define GEA_DCR__TIMER3_reset  UNSIGNED64(0x0000000000000000)

//   Field:       count
//   Description: Current value for global timer 3
#define GEA_DCR__TIMER3__COUNT_width        34
#define GEA_DCR__TIMER3__COUNT_position     33
#define GEA_DCR__TIMER3__COUNT_get(x)       _BGQ_GET(34,33,x)
#define GEA_DCR__TIMER3__COUNT_set(v)       _BGQ_SET(34,33,v)
#define GEA_DCR__TIMER3__COUNT_insert(x,v)  _BGQ_INSERT(34,33,x,v)

  
// Register:
//   Name:        interrupt_internal_error_sw_info
//   Type:        Interrupt Information
//   Permission:  All
//   Reset:       0000000000000000
//   Description: Contains status for software type internal errors
#define GEA_DCR__INTERRUPT_INTERNAL_ERROR_SW_INFO_offset  (0x0061) // Offset of register in instance 
#define GEA_DCR__INTERRUPT_INTERNAL_ERROR_SW_INFO_reset  UNSIGNED64(0x0000000000000000)

//   Field:       read
//   Description: set if the transaction was a read
#define GEA_DCR__INTERRUPT_INTERNAL_ERROR_SW_INFO__READ_width        1
#define GEA_DCR__INTERRUPT_INTERNAL_ERROR_SW_INFO__READ_position     0
#define GEA_DCR__INTERRUPT_INTERNAL_ERROR_SW_INFO__READ_get(x)       _BGQ_GET(1,0,x)
#define GEA_DCR__INTERRUPT_INTERNAL_ERROR_SW_INFO__READ_set(v)       _BGQ_SET(1,0,v)
#define GEA_DCR__INTERRUPT_INTERNAL_ERROR_SW_INFO__READ_insert(x,v)  _BGQ_INSERT(1,0,x,v)

//   Field:       write
//   Description: set if the transaction was a write
#define GEA_DCR__INTERRUPT_INTERNAL_ERROR_SW_INFO__WRITE_width        1
#define GEA_DCR__INTERRUPT_INTERNAL_ERROR_SW_INFO__WRITE_position     1
#define GEA_DCR__INTERRUPT_INTERNAL_ERROR_SW_INFO__WRITE_get(x)       _BGQ_GET(1,1,x)
#define GEA_DCR__INTERRUPT_INTERNAL_ERROR_SW_INFO__WRITE_set(v)       _BGQ_SET(1,1,v)
#define GEA_DCR__INTERRUPT_INTERNAL_ERROR_SW_INFO__WRITE_insert(x,v)  _BGQ_INSERT(1,1,x,v)

//   Field:       privileged
//   Description: set if the transaction had privileged permission
#define GEA_DCR__INTERRUPT_INTERNAL_ERROR_SW_INFO__PRIVILEGED_width        1
#define GEA_DCR__INTERRUPT_INTERNAL_ERROR_SW_INFO__PRIVILEGED_position     2
#define GEA_DCR__INTERRUPT_INTERNAL_ERROR_SW_INFO__PRIVILEGED_get(x)       _BGQ_GET(1,2,x)
#define GEA_DCR__INTERRUPT_INTERNAL_ERROR_SW_INFO__PRIVILEGED_set(v)       _BGQ_SET(1,2,v)
#define GEA_DCR__INTERRUPT_INTERNAL_ERROR_SW_INFO__PRIVILEGED_insert(x,v)  _BGQ_INSERT(1,2,x,v)

//   Field:       test_int
//   Description: set if the transaction had test_int permission
#define GEA_DCR__INTERRUPT_INTERNAL_ERROR_SW_INFO__TEST_INT_width        1
#define GEA_DCR__INTERRUPT_INTERNAL_ERROR_SW_INFO__TEST_INT_position     3
#define GEA_DCR__INTERRUPT_INTERNAL_ERROR_SW_INFO__TEST_INT_get(x)       _BGQ_GET(1,3,x)
#define GEA_DCR__INTERRUPT_INTERNAL_ERROR_SW_INFO__TEST_INT_set(v)       _BGQ_SET(1,3,v)
#define GEA_DCR__INTERRUPT_INTERNAL_ERROR_SW_INFO__TEST_INT_insert(x,v)  _BGQ_INSERT(1,3,x,v)

//   Field:       address
//   Description: reflects the address at the time of error
#define GEA_DCR__INTERRUPT_INTERNAL_ERROR_SW_INFO__ADDRESS_width        7
#define GEA_DCR__INTERRUPT_INTERNAL_ERROR_SW_INFO__ADDRESS_position     63
#define GEA_DCR__INTERRUPT_INTERNAL_ERROR_SW_INFO__ADDRESS_get(x)       _BGQ_GET(7,63,x)
#define GEA_DCR__INTERRUPT_INTERNAL_ERROR_SW_INFO__ADDRESS_set(v)       _BGQ_SET(7,63,v)
#define GEA_DCR__INTERRUPT_INTERNAL_ERROR_SW_INFO__ADDRESS_insert(x,v)  _BGQ_INSERT(7,63,x,v)

  
// Register:
//   Name:        interrupt_internal_error_hw_info
//   Type:        Interrupt Information
//   Permission:  All
//   Reset:       0000000000000000
//   Description: Contains status for hardware type internal errors
#define GEA_DCR__INTERRUPT_INTERNAL_ERROR_HW_INFO_offset  (0x0062) // Offset of register in instance 
#define GEA_DCR__INTERRUPT_INTERNAL_ERROR_HW_INFO_reset  UNSIGNED64(0x0000000000000000)

//   Field:       address_parity_good
//   Description: reflects each individual parity status for address
#define GEA_DCR__INTERRUPT_INTERNAL_ERROR_HW_INFO__ADDRESS_PARITY_GOOD_width        1
#define GEA_DCR__INTERRUPT_INTERNAL_ERROR_HW_INFO__ADDRESS_PARITY_GOOD_position     4
#define GEA_DCR__INTERRUPT_INTERNAL_ERROR_HW_INFO__ADDRESS_PARITY_GOOD_get(x)       _BGQ_GET(1,4,x)
#define GEA_DCR__INTERRUPT_INTERNAL_ERROR_HW_INFO__ADDRESS_PARITY_GOOD_set(v)       _BGQ_SET(1,4,v)
#define GEA_DCR__INTERRUPT_INTERNAL_ERROR_HW_INFO__ADDRESS_PARITY_GOOD_insert(x,v)  _BGQ_INSERT(1,4,x,v)

//   Field:       data_parity_good
//   Description: reflects each individual parity status for data
#define GEA_DCR__INTERRUPT_INTERNAL_ERROR_HW_INFO__DATA_PARITY_GOOD_width        8
#define GEA_DCR__INTERRUPT_INTERNAL_ERROR_HW_INFO__DATA_PARITY_GOOD_position     14
#define GEA_DCR__INTERRUPT_INTERNAL_ERROR_HW_INFO__DATA_PARITY_GOOD_get(x)       _BGQ_GET(8,14,x)
#define GEA_DCR__INTERRUPT_INTERNAL_ERROR_HW_INFO__DATA_PARITY_GOOD_set(v)       _BGQ_SET(8,14,v)
#define GEA_DCR__INTERRUPT_INTERNAL_ERROR_HW_INFO__DATA_PARITY_GOOD_insert(x,v)  _BGQ_INSERT(8,14,x,v)

//   Field:       address
//   Description: reflects the address at the time of error
#define GEA_DCR__INTERRUPT_INTERNAL_ERROR_HW_INFO__ADDRESS_width        7
#define GEA_DCR__INTERRUPT_INTERNAL_ERROR_HW_INFO__ADDRESS_position     63
#define GEA_DCR__INTERRUPT_INTERNAL_ERROR_HW_INFO__ADDRESS_get(x)       _BGQ_GET(7,63,x)
#define GEA_DCR__INTERRUPT_INTERNAL_ERROR_HW_INFO__ADDRESS_set(v)       _BGQ_SET(7,63,v)
#define GEA_DCR__INTERRUPT_INTERNAL_ERROR_HW_INFO__ADDRESS_insert(x,v)  _BGQ_INSERT(7,63,x,v)

  
// Register:
//   Name:        interrupt_internal_error_data_info
//   Type:        Interrupt Information
//   Permission:  All
//   Reset:       0000000000000000
//   Description: Contains status for hardware type internal errors
#define GEA_DCR__INTERRUPT_INTERNAL_ERROR_DATA_INFO_offset  (0x0063) // Offset of register in instance 
#define GEA_DCR__INTERRUPT_INTERNAL_ERROR_DATA_INFO_reset  UNSIGNED64(0x0000000000000000)

//   Field:       data
//   Description: reflects the local data at the time of error
#define GEA_DCR__INTERRUPT_INTERNAL_ERROR_DATA_INFO__DATA_width        64
#define GEA_DCR__INTERRUPT_INTERNAL_ERROR_DATA_INFO__DATA_position     63
#define GEA_DCR__INTERRUPT_INTERNAL_ERROR_DATA_INFO__DATA_get(x)       _BGQ_GET(64,63,x)
#define GEA_DCR__INTERRUPT_INTERNAL_ERROR_DATA_INFO__DATA_set(v)       _BGQ_SET(64,63,v)
#define GEA_DCR__INTERRUPT_INTERNAL_ERROR_DATA_INFO__DATA_insert(x,v)  _BGQ_INSERT(64,63,x,v)

  
// Interrupt State Register: gea_interrupt_state
//   State Permission: Read: All; Write: Privileged Only
//   First Permission: All
//   Force Permission: Privileged Only
#define GEA_DCR__GEA_INTERRUPT_STATE__STATE_offset         (0x0050) // Offset of State register in instance
#define GEA_DCR__GEA_INTERRUPT_STATE__FIRST_offset         (0x0054) // Offset of First register in instance
#define GEA_DCR__GEA_INTERRUPT_STATE__FORCE_offset         (0x0053) // Offset of Force register in instance
#define GEA_DCR__GEA_INTERRUPT_STATE__MACHINE_CHECK_offset (0x0055) // Offset of Machine Check register in instance
#define GEA_DCR__GEA_INTERRUPT_STATE__CRITICAL_offset      (0x0056) // Offset of Critical register in instance
#define GEA_DCR__GEA_INTERRUPT_STATE__NONCRITICAL_offset   (0x0057) // Offset of Noncritical register in instance

#define GEA_DCR__GEA_INTERRUPT_STATE__DEVBUS_CTL_PERR_width        1
#define GEA_DCR__GEA_INTERRUPT_STATE__DEVBUS_CTL_PERR_position     1
#define GEA_DCR__GEA_INTERRUPT_STATE__DEVBUS_CTL_PERR_get(x)       _BGQ_GET(1,1,x)
#define GEA_DCR__GEA_INTERRUPT_STATE__DEVBUS_CTL_PERR_set(v)       _BGQ_SET(1,1,v)
#define GEA_DCR__GEA_INTERRUPT_STATE__DEVBUS_CTL_PERR_insert(x,v)  _BGQ_INSERT(1,1,x,v)


#define GEA_DCR__GEA_INTERRUPT_STATE__TIMER0_INT_width        1
#define GEA_DCR__GEA_INTERRUPT_STATE__TIMER0_INT_position     2
#define GEA_DCR__GEA_INTERRUPT_STATE__TIMER0_INT_get(x)       _BGQ_GET(1,2,x)
#define GEA_DCR__GEA_INTERRUPT_STATE__TIMER0_INT_set(v)       _BGQ_SET(1,2,v)
#define GEA_DCR__GEA_INTERRUPT_STATE__TIMER0_INT_insert(x,v)  _BGQ_INSERT(1,2,x,v)


#define GEA_DCR__GEA_INTERRUPT_STATE__TIMER1_INT_width        1
#define GEA_DCR__GEA_INTERRUPT_STATE__TIMER1_INT_position     3
#define GEA_DCR__GEA_INTERRUPT_STATE__TIMER1_INT_get(x)       _BGQ_GET(1,3,x)
#define GEA_DCR__GEA_INTERRUPT_STATE__TIMER1_INT_set(v)       _BGQ_SET(1,3,v)
#define GEA_DCR__GEA_INTERRUPT_STATE__TIMER1_INT_insert(x,v)  _BGQ_INSERT(1,3,x,v)


#define GEA_DCR__GEA_INTERRUPT_STATE__TIMER2_INT_width        1
#define GEA_DCR__GEA_INTERRUPT_STATE__TIMER2_INT_position     4
#define GEA_DCR__GEA_INTERRUPT_STATE__TIMER2_INT_get(x)       _BGQ_GET(1,4,x)
#define GEA_DCR__GEA_INTERRUPT_STATE__TIMER2_INT_set(v)       _BGQ_SET(1,4,v)
#define GEA_DCR__GEA_INTERRUPT_STATE__TIMER2_INT_insert(x,v)  _BGQ_INSERT(1,4,x,v)


#define GEA_DCR__GEA_INTERRUPT_STATE__TIMER3_INT_width        1
#define GEA_DCR__GEA_INTERRUPT_STATE__TIMER3_INT_position     5
#define GEA_DCR__GEA_INTERRUPT_STATE__TIMER3_INT_get(x)       _BGQ_GET(1,5,x)
#define GEA_DCR__GEA_INTERRUPT_STATE__TIMER3_INT_set(v)       _BGQ_SET(1,5,v)
#define GEA_DCR__GEA_INTERRUPT_STATE__TIMER3_INT_insert(x,v)  _BGQ_INSERT(1,5,x,v)

  
// Interrupt State Register: interrupt_internal_error
//   State Permission: Read: All; Write: Privileged Only
//   First Permission: All
//   Force Permission: Privileged Only
#define GEA_DCR__INTERRUPT_INTERNAL_ERROR__STATE_offset         (0x005A) // Offset of State register in instance
#define GEA_DCR__INTERRUPT_INTERNAL_ERROR__FIRST_offset         (0x005D) // Offset of First register in instance
#define GEA_DCR__INTERRUPT_INTERNAL_ERROR__FORCE_offset         (0x005C) // Offset of Force register in instance
#define GEA_DCR__INTERRUPT_INTERNAL_ERROR__MACHINE_CHECK_offset (0x005E) // Offset of Machine Check register in instance
#define GEA_DCR__INTERRUPT_INTERNAL_ERROR__CRITICAL_offset      (0x005F) // Offset of Critical register in instance
#define GEA_DCR__INTERRUPT_INTERNAL_ERROR__NONCRITICAL_offset   (0x0060) // Offset of Noncritical register in instance

#define GEA_DCR__INTERRUPT_INTERNAL_ERROR__BAD_ADDRESS_width        1
#define GEA_DCR__INTERRUPT_INTERNAL_ERROR__BAD_ADDRESS_position     0
#define GEA_DCR__INTERRUPT_INTERNAL_ERROR__BAD_ADDRESS_get(x)       _BGQ_GET(1,0,x)
#define GEA_DCR__INTERRUPT_INTERNAL_ERROR__BAD_ADDRESS_set(v)       _BGQ_SET(1,0,v)
#define GEA_DCR__INTERRUPT_INTERNAL_ERROR__BAD_ADDRESS_insert(x,v)  _BGQ_INSERT(1,0,x,v)


#define GEA_DCR__INTERRUPT_INTERNAL_ERROR__BAD_PRIV_width        1
#define GEA_DCR__INTERRUPT_INTERNAL_ERROR__BAD_PRIV_position     1
#define GEA_DCR__INTERRUPT_INTERNAL_ERROR__BAD_PRIV_get(x)       _BGQ_GET(1,1,x)
#define GEA_DCR__INTERRUPT_INTERNAL_ERROR__BAD_PRIV_set(v)       _BGQ_SET(1,1,v)
#define GEA_DCR__INTERRUPT_INTERNAL_ERROR__BAD_PRIV_insert(x,v)  _BGQ_INSERT(1,1,x,v)


#define GEA_DCR__INTERRUPT_INTERNAL_ERROR__BAD_DATA_PARITY_width        1
#define GEA_DCR__INTERRUPT_INTERNAL_ERROR__BAD_DATA_PARITY_position     2
#define GEA_DCR__INTERRUPT_INTERNAL_ERROR__BAD_DATA_PARITY_get(x)       _BGQ_GET(1,2,x)
#define GEA_DCR__INTERRUPT_INTERNAL_ERROR__BAD_DATA_PARITY_set(v)       _BGQ_SET(1,2,v)
#define GEA_DCR__INTERRUPT_INTERNAL_ERROR__BAD_DATA_PARITY_insert(x,v)  _BGQ_INSERT(1,2,x,v)


#define GEA_DCR__INTERRUPT_INTERNAL_ERROR__BAD_ADDRESS_PARITY_width        1
#define GEA_DCR__INTERRUPT_INTERNAL_ERROR__BAD_ADDRESS_PARITY_position     3
#define GEA_DCR__INTERRUPT_INTERNAL_ERROR__BAD_ADDRESS_PARITY_get(x)       _BGQ_GET(1,3,x)
#define GEA_DCR__INTERRUPT_INTERNAL_ERROR__BAD_ADDRESS_PARITY_set(v)       _BGQ_SET(1,3,v)
#define GEA_DCR__INTERRUPT_INTERNAL_ERROR__BAD_ADDRESS_PARITY_insert(x,v)  _BGQ_INSERT(1,3,x,v)

  
// Interrupt Control Register: gea_interrupt_state_control_low
//   Permission: Read: All; Write: Privileged Only
#define GEA_DCR__GEA_INTERRUPT_STATE_CONTROL_LOW_offset         (0x0051) // Offset of Control register in instance
  
// Interrupt Control Register: gea_interrupt_state_control_high
//   Permission: Read: All; Write: Privileged Only
#define GEA_DCR__GEA_INTERRUPT_STATE_CONTROL_HIGH_offset         (0x0052) // Offset of Control register in instance

#define GEA_DCR__GEA_INTERRUPT_STATE_CONTROL_HIGH__DEVBUS_CTL_PERR_width        2
#define GEA_DCR__GEA_INTERRUPT_STATE_CONTROL_HIGH__DEVBUS_CTL_PERR_position     3
#define GEA_DCR__GEA_INTERRUPT_STATE_CONTROL_HIGH__DEVBUS_CTL_PERR_get(x)       _BGQ_GET(2,3,x)
#define GEA_DCR__GEA_INTERRUPT_STATE_CONTROL_HIGH__DEVBUS_CTL_PERR_set(v)       _BGQ_SET(2,3,v)
#define GEA_DCR__GEA_INTERRUPT_STATE_CONTROL_HIGH__DEVBUS_CTL_PERR_insert(x,v)  _BGQ_INSERT(2,3,x,v)


#define GEA_DCR__GEA_INTERRUPT_STATE_CONTROL_HIGH__TIMER0_INT_width        2
#define GEA_DCR__GEA_INTERRUPT_STATE_CONTROL_HIGH__TIMER0_INT_position     5
#define GEA_DCR__GEA_INTERRUPT_STATE_CONTROL_HIGH__TIMER0_INT_get(x)       _BGQ_GET(2,5,x)
#define GEA_DCR__GEA_INTERRUPT_STATE_CONTROL_HIGH__TIMER0_INT_set(v)       _BGQ_SET(2,5,v)
#define GEA_DCR__GEA_INTERRUPT_STATE_CONTROL_HIGH__TIMER0_INT_insert(x,v)  _BGQ_INSERT(2,5,x,v)


#define GEA_DCR__GEA_INTERRUPT_STATE_CONTROL_HIGH__TIMER1_INT_width        2
#define GEA_DCR__GEA_INTERRUPT_STATE_CONTROL_HIGH__TIMER1_INT_position     7
#define GEA_DCR__GEA_INTERRUPT_STATE_CONTROL_HIGH__TIMER1_INT_get(x)       _BGQ_GET(2,7,x)
#define GEA_DCR__GEA_INTERRUPT_STATE_CONTROL_HIGH__TIMER1_INT_set(v)       _BGQ_SET(2,7,v)
#define GEA_DCR__GEA_INTERRUPT_STATE_CONTROL_HIGH__TIMER1_INT_insert(x,v)  _BGQ_INSERT(2,7,x,v)


#define GEA_DCR__GEA_INTERRUPT_STATE_CONTROL_HIGH__TIMER2_INT_width        2
#define GEA_DCR__GEA_INTERRUPT_STATE_CONTROL_HIGH__TIMER2_INT_position     9
#define GEA_DCR__GEA_INTERRUPT_STATE_CONTROL_HIGH__TIMER2_INT_get(x)       _BGQ_GET(2,9,x)
#define GEA_DCR__GEA_INTERRUPT_STATE_CONTROL_HIGH__TIMER2_INT_set(v)       _BGQ_SET(2,9,v)
#define GEA_DCR__GEA_INTERRUPT_STATE_CONTROL_HIGH__TIMER2_INT_insert(x,v)  _BGQ_INSERT(2,9,x,v)


#define GEA_DCR__GEA_INTERRUPT_STATE_CONTROL_HIGH__TIMER3_INT_width        2
#define GEA_DCR__GEA_INTERRUPT_STATE_CONTROL_HIGH__TIMER3_INT_position     11
#define GEA_DCR__GEA_INTERRUPT_STATE_CONTROL_HIGH__TIMER3_INT_get(x)       _BGQ_GET(2,11,x)
#define GEA_DCR__GEA_INTERRUPT_STATE_CONTROL_HIGH__TIMER3_INT_set(v)       _BGQ_SET(2,11,v)
#define GEA_DCR__GEA_INTERRUPT_STATE_CONTROL_HIGH__TIMER3_INT_insert(x,v)  _BGQ_INSERT(2,11,x,v)

  
// Interrupt Control Register: interrupt_internal_error_control_high
//   Permission: Read: All; Write: Privileged Only
#define GEA_DCR__INTERRUPT_INTERNAL_ERROR_CONTROL_HIGH_offset         (0x005B) // Offset of Control register in instance

#define GEA_DCR__INTERRUPT_INTERNAL_ERROR_CONTROL_HIGH__BAD_ADDRESS_width        2
#define GEA_DCR__INTERRUPT_INTERNAL_ERROR_CONTROL_HIGH__BAD_ADDRESS_position     1
#define GEA_DCR__INTERRUPT_INTERNAL_ERROR_CONTROL_HIGH__BAD_ADDRESS_get(x)       _BGQ_GET(2,1,x)
#define GEA_DCR__INTERRUPT_INTERNAL_ERROR_CONTROL_HIGH__BAD_ADDRESS_set(v)       _BGQ_SET(2,1,v)
#define GEA_DCR__INTERRUPT_INTERNAL_ERROR_CONTROL_HIGH__BAD_ADDRESS_insert(x,v)  _BGQ_INSERT(2,1,x,v)


#define GEA_DCR__INTERRUPT_INTERNAL_ERROR_CONTROL_HIGH__BAD_PRIV_width        2
#define GEA_DCR__INTERRUPT_INTERNAL_ERROR_CONTROL_HIGH__BAD_PRIV_position     3
#define GEA_DCR__INTERRUPT_INTERNAL_ERROR_CONTROL_HIGH__BAD_PRIV_get(x)       _BGQ_GET(2,3,x)
#define GEA_DCR__INTERRUPT_INTERNAL_ERROR_CONTROL_HIGH__BAD_PRIV_set(v)       _BGQ_SET(2,3,v)
#define GEA_DCR__INTERRUPT_INTERNAL_ERROR_CONTROL_HIGH__BAD_PRIV_insert(x,v)  _BGQ_INSERT(2,3,x,v)


#define GEA_DCR__INTERRUPT_INTERNAL_ERROR_CONTROL_HIGH__BAD_DATA_PARITY_width        2
#define GEA_DCR__INTERRUPT_INTERNAL_ERROR_CONTROL_HIGH__BAD_DATA_PARITY_position     5
#define GEA_DCR__INTERRUPT_INTERNAL_ERROR_CONTROL_HIGH__BAD_DATA_PARITY_get(x)       _BGQ_GET(2,5,x)
#define GEA_DCR__INTERRUPT_INTERNAL_ERROR_CONTROL_HIGH__BAD_DATA_PARITY_set(v)       _BGQ_SET(2,5,v)
#define GEA_DCR__INTERRUPT_INTERNAL_ERROR_CONTROL_HIGH__BAD_DATA_PARITY_insert(x,v)  _BGQ_INSERT(2,5,x,v)


#define GEA_DCR__INTERRUPT_INTERNAL_ERROR_CONTROL_HIGH__BAD_ADDRESS_PARITY_width        2
#define GEA_DCR__INTERRUPT_INTERNAL_ERROR_CONTROL_HIGH__BAD_ADDRESS_PARITY_position     7
#define GEA_DCR__INTERRUPT_INTERNAL_ERROR_CONTROL_HIGH__BAD_ADDRESS_PARITY_get(x)       _BGQ_GET(2,7,x)
#define GEA_DCR__INTERRUPT_INTERNAL_ERROR_CONTROL_HIGH__BAD_ADDRESS_PARITY_set(v)       _BGQ_SET(2,7,v)
#define GEA_DCR__INTERRUPT_INTERNAL_ERROR_CONTROL_HIGH__BAD_ADDRESS_PARITY_insert(x,v)  _BGQ_INSERT(2,7,x,v)

#ifndef __ASSEMBLY__

typedef struct gea_dcr { 
    /* 0x0000 */ uint64_t gea_interrupt_map0;
    /* 0x0001 */ uint64_t gea_interrupt_map1;
    /* 0x0002 */ uint64_t gea_interrupt_map2;
    /* 0x0003 */ uint64_t gea_interrupt_map3;
    /* 0x0004 */ uint64_t gea_interrupt_map4;
    /* 0x0005 */ uint64_t gea_interrupt_map5;
    /* 0x0006 */ uint64_t gea_interrupt_map6;
    /* 0x0007 */ uint64_t gea_interrupt_map7;
    /* 0x0008 */ uint64_t gea_interrupt_map8;
    /* 0x0009 */ uint64_t gea_interrupt_map9;
    /* 0x000A */ uint64_t gea_interrupt_status0;
    /* 0x000B */ uint64_t gea_interrupt_status1;
    /* 0x000C */ uint64_t gea_interrupt_status2;
    /* 0x000D */ uint64_t gea_mapped_interrupt_status0_0;
    /* 0x000E */ uint64_t gea_mapped_interrupt_status0_1;
    /* 0x000F */ uint64_t gea_mapped_interrupt_status0_2;
    /* 0x0010 */ uint64_t gea_mapped_interrupt_status1_0;
    /* 0x0011 */ uint64_t gea_mapped_interrupt_status1_1;
    /* 0x0012 */ uint64_t gea_mapped_interrupt_status1_2;
    /* 0x0013 */ uint64_t gea_mapped_interrupt_status2_0;
    /* 0x0014 */ uint64_t gea_mapped_interrupt_status2_1;
    /* 0x0015 */ uint64_t gea_mapped_interrupt_status2_2;
    /* 0x0016 */ uint64_t gea_mapped_interrupt_status3_0;
    /* 0x0017 */ uint64_t gea_mapped_interrupt_status3_1;
    /* 0x0018 */ uint64_t gea_mapped_interrupt_status3_2;
    /* 0x0019 */ uint64_t gea_mapped_interrupt_status4_0;
    /* 0x001A */ uint64_t gea_mapped_interrupt_status4_1;
    /* 0x001B */ uint64_t gea_mapped_interrupt_status4_2;
    /* 0x001C */ uint64_t gea_mapped_interrupt_status5_0;
    /* 0x001D */ uint64_t gea_mapped_interrupt_status5_1;
    /* 0x001E */ uint64_t gea_mapped_interrupt_status5_2;
    /* 0x001F */ uint64_t gea_mapped_interrupt_status6_0;
    /* 0x0020 */ uint64_t gea_mapped_interrupt_status6_1;
    /* 0x0021 */ uint64_t gea_mapped_interrupt_status6_2;
    /* 0x0022 */ uint64_t gea_mapped_interrupt_status7_0;
    /* 0x0023 */ uint64_t gea_mapped_interrupt_status7_1;
    /* 0x0024 */ uint64_t gea_mapped_interrupt_status7_2;
    /* 0x0025 */ uint64_t gea_mapped_interrupt_status8_0;
    /* 0x0026 */ uint64_t gea_mapped_interrupt_status8_1;
    /* 0x0027 */ uint64_t gea_mapped_interrupt_status8_2;
    /* 0x0028 */ uint64_t gea_mapped_interrupt_status9_0;
    /* 0x0029 */ uint64_t gea_mapped_interrupt_status9_1;
    /* 0x002A */ uint64_t gea_mapped_interrupt_status9_2;
    /* 0x002B */ uint64_t gea_mapped_interrupt_status10_0;
    /* 0x002C */ uint64_t gea_mapped_interrupt_status10_1;
    /* 0x002D */ uint64_t gea_mapped_interrupt_status10_2;
    /* 0x002E */ uint64_t gea_mapped_interrupt_status11_0;
    /* 0x002F */ uint64_t gea_mapped_interrupt_status11_1;
    /* 0x0030 */ uint64_t gea_mapped_interrupt_status11_2;
    /* 0x0031 */ uint64_t gea_mapped_interrupt_status12_0;
    /* 0x0032 */ uint64_t gea_mapped_interrupt_status12_1;
    /* 0x0033 */ uint64_t gea_mapped_interrupt_status12_2;
    /* 0x0034 */ uint64_t gea_mapped_interrupt_status13_0;
    /* 0x0035 */ uint64_t gea_mapped_interrupt_status13_1;
    /* 0x0036 */ uint64_t gea_mapped_interrupt_status13_2;
    /* 0x0037 */ uint64_t gea_mapped_interrupt_status14_0;
    /* 0x0038 */ uint64_t gea_mapped_interrupt_status14_1;
    /* 0x0039 */ uint64_t gea_mapped_interrupt_status14_2;
    /* 0x003A */ uint64_t gea_mapped_interrupt_status15_0;
    /* 0x003B */ uint64_t gea_mapped_interrupt_status15_1;
    /* 0x003C */ uint64_t gea_mapped_interrupt_status15_2;
    /* 0x003D */ uint64_t gea_debug_control;
    /* 0x003E */ uint64_t reserve_003E[0x0002];
    /* 0x0040 */ uint64_t timer0_config;
    /* 0x0041 */ uint64_t reserve_0041;
    /* 0x0042 */ uint64_t timer0;
    /* 0x0043 */ uint64_t reserve_0043;
    /* 0x0044 */ uint64_t timer1_config;
    /* 0x0045 */ uint64_t reserve_0045;
    /* 0x0046 */ uint64_t timer1;
    /* 0x0047 */ uint64_t reserve_0047;
    /* 0x0048 */ uint64_t timer2_config;
    /* 0x0049 */ uint64_t reserve_0049;
    /* 0x004A */ uint64_t timer2;
    /* 0x004B */ uint64_t reserve_004B;
    /* 0x004C */ uint64_t timer3_config;
    /* 0x004D */ uint64_t reserve_004D;
    /* 0x004E */ uint64_t timer3;
    /* 0x004F */ uint64_t reserve_004F;
    /* 0x0050 */ uint64_t gea_interrupt_state__state;
    /* 0x0051 */ uint64_t gea_interrupt_state_control_low;
    /* 0x0052 */ uint64_t gea_interrupt_state_control_high;
    /* 0x0053 */ uint64_t gea_interrupt_state__force;
    /* 0x0054 */ uint64_t gea_interrupt_state__first;
    /* 0x0055 */ uint64_t gea_interrupt_state__machine_check;
    /* 0x0056 */ uint64_t gea_interrupt_state__critical;
    /* 0x0057 */ uint64_t gea_interrupt_state__noncritical;
    /* 0x0058 */ uint64_t reserve_0058[0x0002];
    /* 0x005A */ uint64_t interrupt_internal_error__state;
    /* 0x005B */ uint64_t interrupt_internal_error_control_high;
    /* 0x005C */ uint64_t interrupt_internal_error__force;
    /* 0x005D */ uint64_t interrupt_internal_error__first;
    /* 0x005E */ uint64_t interrupt_internal_error__machine_check;
    /* 0x005F */ uint64_t interrupt_internal_error__critical;
    /* 0x0060 */ uint64_t interrupt_internal_error__noncritical;
    /* 0x0061 */ uint64_t interrupt_internal_error_sw_info;
    /* 0x0062 */ uint64_t interrupt_internal_error_hw_info;
} gea_dcr_t;
  
#define GEA_DCR_USER_PTR _DCR_USER_PTR(gea_dcr_t, GEA_DCR)
#define GEA_DCR_PRIV_PTR _DCR_PRIV_PTR(gea_dcr_t, GEA_DCR)
  
#endif // !__ASSEMBLY__
  
__END_DECLS
  
#endif // add nothing below this line.
