<root><simulation><result_generated_time />2023-05-24 00:59:38<layer><layer_spec />{'B': 1, 'K': 512, 'C': 256, 'OY': 28, 'OX': 28, 'IY': 55, 'IX': 55, 'FY': 1, 'FX': 1, 'SY': 2, 'SX': 2, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />102760448<total_data_size_element />{'W': 131072, 'I': 774400, 'O': 401408}<total_data_reuse />{'W': 784, 'I': 132.69685950413222, 'O': 256}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />greedy mapping with hint<spatial_utilization_threshold />0.0<unrolling_scheme_index />1/2</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />40320</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 8, 'Row': 16}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 8388608, 34359738368], 'I': [512, 8388608, 34359738368], 'O': [512, 8388608, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [128, 128], [2048, 2048]], 'I': [[64, 64], [128, 128], [2048, 2048]], 'O': [[64, 64], [128, 128], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.02631975, 0.0232271], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.02631975, 0.0232271], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.02631975, 0.0232271], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')], 1: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')]}<mem_area_single_module />{'W': [0.000693826, 6.752825, 93.2871], 'I': [0.000693826, 6.752825, 93.2871], 'O': [0.000693826, 6.752825, 93.2871]}<mem_unroll />{'W': [128, 1, 1], 'I': [8, 1, 1], 'O': [16, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[], [[('C', 8)], [('K', 16)]], [], []]<I />[[[], [('K', 16)]], [[('C', 8)], []], [], []]<O />[[[('C', 8)], []], [[], [('K', 16)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('OY', 4), ('C', 4), ('OX', 4)], [('K', 4), ('K', 8), ('OX', 7), ('OY', 7), ('C', 8)], []]<I />[[('OY', 4), ('C', 4), ('OX', 4), ('K', 4), ('K', 8)], [('OX', 7), ('OY', 7), ('C', 8)], []]<O />[[('OY', 4), ('C', 4)], [('OX', 4), ('K', 4), ('K', 8), ('OX', 7), ('OY', 7), ('C', 8)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [1.0, 16, 49, 1], 'I': [16.0, 32.0, 1.0, 1.0], 'O': [8.0, 4, 8, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [32, 1048576, 1048576], 'I': [512, 1605632, 1605632], 'O': [32, 3211264, 3211264], 'O_partial': [32, 3211264, 0], 'O_final': [0, 0, 3211264]}<actual_mem_utilization_individual />{'W': [0.06, 0.12, 0.0], 'I': [1.0, 0.19, 0.0], 'O': [0.06, 0.38, 0.0]}<actual_mem_utilization_shared />{'W': [0.06, 0.7, 0.0], 'I': [1.0, 0.7, 0.0], 'O': [0.06, 0.7, 0.0]}<effective_mem_size_bit />{'W': [32, 131072, 1048576], 'I': [512, 200704, 1605632], 'O': [32, 3211264, 3211264], 'O_partial': [32, 3211264, 0], 'O_final': [0, 0, 3211264]}<total_unit_count />{'W': [128, 128, 1, 1], 'I': [128, 8, 1, 1], 'O': [128, 16, 1, 1]}<unique_unit_count />{'W': [128, 128, 1, 1], 'I': [8, 8, 1, 1], 'O': [16, 16, 1, 1]}<duplicate_unit_count />{'W': [1.0, 1.0, 1.0, 1.0], 'I': [16.0, 1.0, 1.0, 1.0], 'O': [8.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[25690112, 6422528], [6422528, 131072], [131072, 0]]<I />[[24780800, 774400], [774400, 774400], [774400, 0]]<O />[[(12443648, 12845056), (3211264, 2809856)], [(2809856, 3211264), (401408, 0)], [(0, 401408), (0, 0)]]<O_partial />[[(12443648, 12845056), (3211264, 2809856)], [(2809856, 3211264), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (401408, 0)], [(0, 401408), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[3211264, 802816], [401408, 8192], [512, 0]]<I />[[3097600, 96800], [48400, 48400], [3025, 0]]<O />[[(1555456, 1605632), (401408, 351232)], [(175616, 200704), (25088, 0)], [(0, 1568), (0, 0)]]<O_partial />[([1555456, 1605632], [401408, 351232]), ([175616, 200704], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [25088, 0]), ([0, 1568], [0, 0])]</mem_access_count_word><mac_count><active />102760448<idle />0</mac_count></basic_info><energy><total_energy />224668054.8<mem_energy_breakdown><W />[1371.7, 10755.2, 681.9]<I />[1076.2, 2398.1, 4028.8]<O />[1370.9, 9944.3, 2088.3]</mem_energy_breakdown><MAC_energy><active_MAC />224634339.3<idle_MAC />0.0<total />224634339.3</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.9748<utilization_without_data_loading />1.0<utilization_spatial />1.0<utilization_temporal_with_data_loading />0.9748<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />823584<latency_cycle_without_data_loading />802816<ideal_computing_cycle />802816<data_loading><load_cycle_total />20768<load_cycle_individual />{'W': [32, 8192, 0], 'I': [32, 12544, 0]}<load_cycle_combined />{'W': 8192, 'I': 12544}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-802815], [-802752, -401376], [-802816, -802816]], 'I': [[-802815], [-21896, -12512], [-802816, -802816]], 'O': [[-802816], [-802816, -602112], [-777728, -801248]]}<mem_stall_cycle_shared />{'W': [[-802815], [-802752, 0], [0, 0]], 'I': [[-802815], [-21896, 0], [0, 0]], 'O': [[-802816], [-802816, -602112], [-777728, -801248]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [32, 1048576, 1048576], 'I': [512, 1605632, 1605632], 'O': [32, 3211264, 3211264], 'O_partial': [32, 3211264, 0], 'O_final': [0, 0, 3211264]}<data_size_each_level_total />{'W': [4096, 1048576, 1048576], 'I': [4096, 1605632, 1605632], 'O': [512, 3211264, 3211264]}<loop_cycles_each_level />{'W': [64, 802816, 802816], 'I': [2048, 802816, 802816], 'O': [16, 802816, 802816]}<top_ir_loop_size />{'W': [4, 1, 1], 'I': [32, 1, 1], 'O': [4, 8, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.5], [64.0, 1.3], [1.3, 1.3]], 'I': [[8.0, 0.2], [2.0, 2.0], [2.0, 2.0]], 'O': [[8.0, 2.0], [32.0, 4.0], [4.0, 4.0]]}<req_inst_mem_bw />{'W': [[8.0, 2.0], [256.0, 1.3], [1.3, 1.3]], 'I': [[8.0, 8.0], [64.0, 2.0], [2.0, 2.0]], 'O': [[8.0, 8.0], [128.0, 32.0], [32.0, 4.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.5], [64.0, 1.3], [1.3, 0]], 'I': [[8.0, 8.0], [64.0, 2.0], [2.0, 0]], 'O': [[8.0, 2.0], [32.0, 4.0], [4.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.5], [164.0, 35.3], [3.3, 4.0]], 'I': [[8.0, 8.0], [164.0, 35.3], [3.3, 4.0]], 'O': [[8.0, 2.0], [164.0, 35.3], [3.3, 4.0]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, True], [True, True]], 'I': [[True, True], [False, True], [True, True]], 'O': [[True, True], [False, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 802816], [64, 64, 12544], [802816, 802816, 1]], 'I': [[1, 1, 802816], [64, 2048, 392], [802816, 802816, 1]], 'O': [[1, 1, 802816], [16, 16, 50176], [802816, 802816, 1]]}<trans_time_real />{'W': [[0, 1, 802816], [[0, 64, 12544], [32, 64, 12544]], [[8192, 802816, 1], [512, 802816, 1]]], 'I': [[0, 1, 802816], [[8, 2048, 392], [32, 2048, 392]], [[12544, 802816, 1], [784, 802816, 1]]], 'O': [[0, 1, 802816], [[0, 16, 50176], [4, 16, 50176]], [[25088, 802816, 1], [1568, 802816, 1]]]}<single_stall_cycle />{'W': [[-1], [-64, -32], [-794624, -802304]], 'I': [[-1], [-56, -32], [-790272, -802032]], 'O': [[-1], [-16, -12], [-777728, -801248]]}<single_stall_count />{'W': [802815, 12543, 0], 'I': [802815, 391, 0], 'O': [802816, 50176, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [401376, 0], 'I': [12512, 0], 'O': [200704, 25088]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [25088, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-188224, -802816], [-602112, -777728]], 1: [[-802816, -802816], [-777728, -802816]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />100.1<mem_area />100.1<mem_area_percentage />100.0 %</area></results><elapsed_time_second />6</simulation></root>