-- ==============================================================
-- Generated by Vitis HLS v2024.1.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Infeasi_Res_S2_scale_and_twoNormSquared_noScaled is
port (
    primalInfeasBound_fifo_dout : IN STD_LOGIC_VECTOR (511 downto 0);
    primalInfeasBound_fifo_empty_n : IN STD_LOGIC;
    primalInfeasBound_fifo_read : OUT STD_LOGIC;
    pConstrResSq : OUT STD_LOGIC_VECTOR (63 downto 0);
    n : IN STD_LOGIC_VECTOR (31 downto 0);
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    primalInfeasBound_fifo_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    primalInfeasBound_fifo_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    n_ap_vld : IN STD_LOGIC;
    pConstrResSq_ap_vld : OUT STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC );
end;


architecture behav of Infeasi_Res_S2_scale_and_twoNormSquared_noScaled is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';

attribute shreg_extract : string;
    signal twoNormSquared_10_U0_ap_start : STD_LOGIC;
    signal twoNormSquared_10_U0_ap_done : STD_LOGIC;
    signal twoNormSquared_10_U0_ap_continue : STD_LOGIC;
    signal twoNormSquared_10_U0_ap_idle : STD_LOGIC;
    signal twoNormSquared_10_U0_ap_ready : STD_LOGIC;
    signal twoNormSquared_10_U0_primalInfeasBound_fifo_read : STD_LOGIC;
    signal twoNormSquared_10_U0_res : STD_LOGIC_VECTOR (63 downto 0);
    signal twoNormSquared_10_U0_res_ap_vld : STD_LOGIC;

    component Infeasi_Res_S2_twoNormSquared_10 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        primalInfeasBound_fifo_dout : IN STD_LOGIC_VECTOR (511 downto 0);
        primalInfeasBound_fifo_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        primalInfeasBound_fifo_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        primalInfeasBound_fifo_empty_n : IN STD_LOGIC;
        primalInfeasBound_fifo_read : OUT STD_LOGIC;
        n : IN STD_LOGIC_VECTOR (31 downto 0);
        res : OUT STD_LOGIC_VECTOR (63 downto 0);
        res_ap_vld : OUT STD_LOGIC );
    end component;



begin
    twoNormSquared_10_U0 : component Infeasi_Res_S2_twoNormSquared_10
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => twoNormSquared_10_U0_ap_start,
        ap_done => twoNormSquared_10_U0_ap_done,
        ap_continue => twoNormSquared_10_U0_ap_continue,
        ap_idle => twoNormSquared_10_U0_ap_idle,
        ap_ready => twoNormSquared_10_U0_ap_ready,
        primalInfeasBound_fifo_dout => primalInfeasBound_fifo_dout,
        primalInfeasBound_fifo_num_data_valid => primalInfeasBound_fifo_num_data_valid,
        primalInfeasBound_fifo_fifo_cap => primalInfeasBound_fifo_fifo_cap,
        primalInfeasBound_fifo_empty_n => primalInfeasBound_fifo_empty_n,
        primalInfeasBound_fifo_read => twoNormSquared_10_U0_primalInfeasBound_fifo_read,
        n => n,
        res => twoNormSquared_10_U0_res,
        res_ap_vld => twoNormSquared_10_U0_res_ap_vld);




    ap_done <= twoNormSquared_10_U0_ap_done;
    ap_idle <= twoNormSquared_10_U0_ap_idle;
    ap_ready <= twoNormSquared_10_U0_ap_ready;
    pConstrResSq <= twoNormSquared_10_U0_res;
    pConstrResSq_ap_vld <= twoNormSquared_10_U0_res_ap_vld;
    primalInfeasBound_fifo_read <= twoNormSquared_10_U0_primalInfeasBound_fifo_read;
    twoNormSquared_10_U0_ap_continue <= ap_continue;
    twoNormSquared_10_U0_ap_start <= ap_start;
end behav;
