Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Reading design: CLOCK_GEN.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "CLOCK_GEN.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "CLOCK_GEN"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : CLOCK_GEN
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 0
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\dkhoury\Desktop\SourceTree-Masters\explorations\clocking\NewReconfClockGen\SYNCHRONIZER.v" into library work
Parsing module <SYNCHRONIZER>.
Analyzing Verilog file "C:\Users\dkhoury\Desktop\SourceTree-Masters\explorations\clocking\NewReconfClockGen\RECONF_PULSE_GEN.v" into library work
Parsing module <RECONF_PULSE_GEN>.
Analyzing Verilog file "C:\Users\dkhoury\Desktop\SourceTree-Masters\explorations\clocking\NewReconfClockGen\ODDR_WRAPPER.v" into library work
Parsing module <ODDR_WRAPPER>.
Analyzing Verilog file "C:\Users\dkhoury\Desktop\SourceTree-Masters\explorations\clocking\NewReconfClockGen\ipcore_dir\CLK_MULTIPLIER.v" into library work
Parsing module <CLK_MULTIPLIER>.
Analyzing Verilog file "C:\Users\dkhoury\Desktop\SourceTree-Masters\explorations\clocking\NewReconfClockGen\CLOCK_MUX.v" into library work
Parsing module <CLOCK_MUX>.
Analyzing Verilog file "C:\Users\dkhoury\Desktop\SourceTree-Masters\explorations\clocking\NewReconfClockGen\CLOCK_GEN.v" into library work
Parsing module <CLOCK_GEN>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "C:\Users\dkhoury\Desktop\SourceTree-Masters\explorations\clocking\NewReconfClockGen\CLOCK_GEN.v" Line 31: Port LOCKED is not connected to this instance

Elaborating module <CLOCK_GEN>.

Elaborating module <CLK_MULTIPLIER>.

Elaborating module <IBUFG>.

Elaborating module <MMCME2_ADV(BANDWIDTH="OPTIMIZED",CLKOUT4_CASCADE="FALSE",COMPENSATION="ZHOLD",STARTUP_WAIT="FALSE",DIVCLK_DIVIDE=1,CLKFBOUT_MULT_F=10.0,CLKFBOUT_PHASE=0.0,CLKFBOUT_USE_FINE_PS="FALSE",CLKOUT0_DIVIDE_F=2.0,CLKOUT0_PHASE=0.0,CLKOUT0_DUTY_CYCLE=0.5,CLKOUT0_USE_FINE_PS="FALSE",CLKIN1_PERIOD=10.0,REF_JITTER1=0.01)>.
WARNING:HDLCompiler:1127 - "C:\Users\dkhoury\Desktop\SourceTree-Masters\explorations\clocking\NewReconfClockGen\ipcore_dir\CLK_MULTIPLIER.v" Line 127: Assignment to clkfboutb_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\dkhoury\Desktop\SourceTree-Masters\explorations\clocking\NewReconfClockGen\ipcore_dir\CLK_MULTIPLIER.v" Line 129: Assignment to clkout0b_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\dkhoury\Desktop\SourceTree-Masters\explorations\clocking\NewReconfClockGen\ipcore_dir\CLK_MULTIPLIER.v" Line 130: Assignment to clkout1_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\dkhoury\Desktop\SourceTree-Masters\explorations\clocking\NewReconfClockGen\ipcore_dir\CLK_MULTIPLIER.v" Line 131: Assignment to clkout1b_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\dkhoury\Desktop\SourceTree-Masters\explorations\clocking\NewReconfClockGen\ipcore_dir\CLK_MULTIPLIER.v" Line 132: Assignment to clkout2_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\dkhoury\Desktop\SourceTree-Masters\explorations\clocking\NewReconfClockGen\ipcore_dir\CLK_MULTIPLIER.v" Line 133: Assignment to clkout2b_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\dkhoury\Desktop\SourceTree-Masters\explorations\clocking\NewReconfClockGen\ipcore_dir\CLK_MULTIPLIER.v" Line 134: Assignment to clkout3_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\dkhoury\Desktop\SourceTree-Masters\explorations\clocking\NewReconfClockGen\ipcore_dir\CLK_MULTIPLIER.v" Line 135: Assignment to clkout3b_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\dkhoury\Desktop\SourceTree-Masters\explorations\clocking\NewReconfClockGen\ipcore_dir\CLK_MULTIPLIER.v" Line 136: Assignment to clkout4_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\dkhoury\Desktop\SourceTree-Masters\explorations\clocking\NewReconfClockGen\ipcore_dir\CLK_MULTIPLIER.v" Line 137: Assignment to clkout5_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\dkhoury\Desktop\SourceTree-Masters\explorations\clocking\NewReconfClockGen\ipcore_dir\CLK_MULTIPLIER.v" Line 138: Assignment to clkout6_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\dkhoury\Desktop\SourceTree-Masters\explorations\clocking\NewReconfClockGen\ipcore_dir\CLK_MULTIPLIER.v" Line 150: Assignment to do_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\dkhoury\Desktop\SourceTree-Masters\explorations\clocking\NewReconfClockGen\ipcore_dir\CLK_MULTIPLIER.v" Line 151: Assignment to drdy_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\dkhoury\Desktop\SourceTree-Masters\explorations\clocking\NewReconfClockGen\ipcore_dir\CLK_MULTIPLIER.v" Line 157: Assignment to psdone_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\dkhoury\Desktop\SourceTree-Masters\explorations\clocking\NewReconfClockGen\ipcore_dir\CLK_MULTIPLIER.v" Line 160: Assignment to clkinstopped_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\dkhoury\Desktop\SourceTree-Masters\explorations\clocking\NewReconfClockGen\ipcore_dir\CLK_MULTIPLIER.v" Line 161: Assignment to clkfbstopped_unused ignored, since the identifier is never used

Elaborating module <BUFG>.

Elaborating module <SYNCHRONIZER>.

Elaborating module <RECONF_PULSE_GEN>.

Elaborating module <CLOCK_MUX>.

Elaborating module <BUFGMUX(CLK_SEL_TYPE="ASYNC")>.

Elaborating module <ODDR_WRAPPER>.

Elaborating module <ODDR(DDR_CLK_EDGE="OPPOSITE_EDGE",INIT=1'b0,SRTYPE="SYNC")>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <CLOCK_GEN>.
    Related source file is "C:\Users\dkhoury\Desktop\SourceTree-Masters\explorations\clocking\NewReconfClockGen\CLOCK_GEN.v".
INFO:Xst:3210 - "C:\Users\dkhoury\Desktop\SourceTree-Masters\explorations\clocking\NewReconfClockGen\CLOCK_GEN.v" line 31: Output port <LOCKED> of the instance <CLK_MULTIPLIER_0> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <CLOCK_GEN> synthesized.

Synthesizing Unit <CLK_MULTIPLIER>.
    Related source file is "C:\Users\dkhoury\Desktop\SourceTree-Masters\explorations\clocking\NewReconfClockGen\ipcore_dir\CLK_MULTIPLIER.v".
    Summary:
	no macro.
Unit <CLK_MULTIPLIER> synthesized.

Synthesizing Unit <SYNCHRONIZER>.
    Related source file is "C:\Users\dkhoury\Desktop\SourceTree-Masters\explorations\clocking\NewReconfClockGen\SYNCHRONIZER.v".
    Summary:
	no macro.
Unit <SYNCHRONIZER> synthesized.

Synthesizing Unit <RECONF_PULSE_GEN>.
    Related source file is "C:\Users\dkhoury\Desktop\SourceTree-Masters\explorations\clocking\NewReconfClockGen\RECONF_PULSE_GEN.v".
        IDLE = 3'b000
        INITIALIZE = 3'b001
        DELAY = 3'b010
        COUNT_UP = 3'b011
        COUNT_DOWN = 3'b100
    Found 7-bit register for signal <HIGH_COUNTER>.
    Found 7-bit register for signal <LOW_COUNTER>.
    Found 7-bit register for signal <DELAY_COUNTER>.
    Found 3-bit register for signal <PS>.
    Found finite state machine <FSM_0> for signal <PS>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 11                                             |
    | Inputs             | 6                                              |
    | Outputs            | 5                                              |
    | Clock              | CLK (rising_edge)                              |
    | Reset              | RST (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 7-bit adder for signal <HIGH_COUNTER[6]_GND_7_o_add_5_OUT> created at line 79.
    Found 7-bit adder for signal <LOW_COUNTER[6]_GND_7_o_add_8_OUT> created at line 87.
    Found 7-bit adder for signal <DELAY_COUNTER[6]_GND_7_o_add_11_OUT> created at line 95.
    Found 7-bit comparator equal for signal <HIGH_COUNTER[6]_HIGH_LEVEL_LIMIT[6]_equal_5_o> created at line 75
    Found 7-bit comparator equal for signal <LOW_COUNTER[6]_LOW_LEVEL_LIMIT[6]_equal_8_o> created at line 83
    Found 7-bit comparator equal for signal <DELAY_COUNTER[6]_DELAY_LIMIT[6]_equal_11_o> created at line 91
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  21 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred   3 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <RECONF_PULSE_GEN> synthesized.

Synthesizing Unit <CLOCK_MUX>.
    Related source file is "C:\Users\dkhoury\Desktop\SourceTree-Masters\explorations\clocking\NewReconfClockGen\CLOCK_MUX.v".
    Summary:
	no macro.
Unit <CLOCK_MUX> synthesized.

Synthesizing Unit <ODDR_WRAPPER>.
    Related source file is "C:\Users\dkhoury\Desktop\SourceTree-Masters\explorations\clocking\NewReconfClockGen\ODDR_WRAPPER.v".
    Summary:
	no macro.
Unit <ODDR_WRAPPER> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 6
 7-bit adder                                           : 6
# Registers                                            : 6
 7-bit register                                        : 6
# Comparators                                          : 6
 7-bit comparator equal                                : 6
# Multiplexers                                         : 6
 7-bit 2-to-1 multiplexer                              : 6
# FSMs                                                 : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <RECONF_PULSE_GEN>.
The following registers are absorbed into counter <LOW_COUNTER>: 1 register on signal <LOW_COUNTER>.
The following registers are absorbed into counter <HIGH_COUNTER>: 1 register on signal <HIGH_COUNTER>.
The following registers are absorbed into counter <DELAY_COUNTER>: 1 register on signal <DELAY_COUNTER>.
Unit <RECONF_PULSE_GEN> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 6
 7-bit up counter                                      : 6
# Comparators                                          : 6
 7-bit comparator equal                                : 6
# FSMs                                                 : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <RECONF_PULSE_GEN_0/FSM_0> on signal <PS[1:3]> with gray encoding.
Optimizing FSM <RECONF_PULSE_GEN_1/FSM_0> on signal <PS[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 011
 011   | 010
 100   | 110
-------------------
INFO:Xst:1901 - Instance CLOCK_MUX_1/BUFGMUX_inst in unit CLOCK_GEN of type BUFGMUX has been replaced by BUFGCTRL
INFO:Xst:1901 - Instance CLOCK_MUX_0/BUFGMUX_inst in unit CLOCK_GEN of type BUFGMUX has been replaced by BUFGCTRL

Optimizing unit <CLOCK_GEN> ...

Optimizing unit <RECONF_PULSE_GEN> ...
WARNING:Xst:1710 - FF/Latch <RECONF_PULSE_GEN_0/DELAY_COUNTER_6> (without init value) has a constant value of 0 in block <CLOCK_GEN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <RECONF_PULSE_GEN_0/DELAY_COUNTER_5> (without init value) has a constant value of 0 in block <CLOCK_GEN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <RECONF_PULSE_GEN_0/DELAY_COUNTER_4> (without init value) has a constant value of 0 in block <CLOCK_GEN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <RECONF_PULSE_GEN_0/DELAY_COUNTER_2> (without init value) has a constant value of 0 in block <CLOCK_GEN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <RECONF_PULSE_GEN_0/DELAY_COUNTER_1> (without init value) has a constant value of 0 in block <CLOCK_GEN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <RECONF_PULSE_GEN_0/DELAY_COUNTER_3> (without init value) has a constant value of 0 in block <CLOCK_GEN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <RECONF_PULSE_GEN_0/DELAY_COUNTER_0> (without init value) has a constant value of 0 in block <CLOCK_GEN>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <RECONF_PULSE_GEN_1/PS_FSM_FFd2> in Unit <CLOCK_GEN> is equivalent to the following FF/Latch, which will be removed : <RECONF_PULSE_GEN_0/PS_FSM_FFd2> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block CLOCK_GEN, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 40
 Flip-Flops                                            : 40

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : CLOCK_GEN.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 86
#      GND                         : 1
#      LUT2                        : 7
#      LUT3                        : 17
#      LUT4                        : 15
#      LUT5                        : 10
#      LUT6                        : 33
#      MUXF7                       : 2
#      VCC                         : 1
# FlipFlops/Latches                : 42
#      FDR                         : 40
#      ODDR                        : 2
# Clock Buffers                    : 4
#      BUFG                        : 2
#      BUFGCTRL                    : 2
# IO Buffers                       : 19
#      IBUF                        : 16
#      IBUFG                       : 1
#      OBUF                        : 2
# Others                           : 1
#      MMCME2_ADV                  : 1

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              42  out of  126800     0%  
 Number of Slice LUTs:                   82  out of  63400     0%  
    Number used as Logic:                82  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     84
   Number with an unused Flip Flop:      42  out of     84    50%  
   Number with an unused LUT:             2  out of     84     2%  
   Number of fully used LUT-FF pairs:    40  out of     84    47%  
   Number of unique control sets:         6

IO Utilization: 
 Number of IOs:                          19
 Number of bonded IOBs:                  19  out of    210     9%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                4  out of     32    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
RECONF_PULSE_GEN_0/DELAY_COUNTER<0>| BUFGCTRL               | 2     |
CLK_MULTIPLIER_0/clkout0           | BUFG                   | 40    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 1.966ns (Maximum Frequency: 508.569MHz)
   Minimum input arrival time before clock: 1.788ns
   Maximum output required time after clock: 0.876ns
   Maximum combinational path delay: 0.331ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK_MULTIPLIER_0/clkout0'
  Clock period: 1.966ns (frequency: 508.569MHz)
  Total number of paths / destination ports: 452 / 75
-------------------------------------------------------------------------
Delay:               1.966ns (Levels of Logic = 3)
  Source:            RECONF_PULSE_GEN_1/HIGH_COUNTER_6 (FF)
  Destination:       RECONF_PULSE_GEN_1/PS_FSM_FFd1 (FF)
  Source Clock:      CLK_MULTIPLIER_0/clkout0 rising
  Destination Clock: CLK_MULTIPLIER_0/clkout0 rising

  Data Path: RECONF_PULSE_GEN_1/HIGH_COUNTER_6 to RECONF_PULSE_GEN_1/PS_FSM_FFd1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.361   0.515  RECONF_PULSE_GEN_1/HIGH_COUNTER_6 (RECONF_PULSE_GEN_1/HIGH_COUNTER_6)
     LUT6:I3->O            7   0.097   0.407  RECONF_PULSE_GEN_1/HIGH_COUNTER[6]_HIGH_LEVEL_LIMIT[6]_equal_5_o71 (RECONF_PULSE_GEN_1/HIGH_COUNTER[6]_HIGH_LEVEL_LIMIT[6]_equal_5_o7)
     LUT4:I2->O            2   0.097   0.383  RECONF_PULSE_GEN_1/HIGH_COUNTER[6]_HIGH_LEVEL_LIMIT[6]_equal_5_o73 (RECONF_PULSE_GEN_1/HIGH_COUNTER[6]_HIGH_LEVEL_LIMIT[6]_equal_5_o)
     LUT5:I3->O            1   0.097   0.000  RECONF_PULSE_GEN_1/PS_FSM_FFd1-In2 (RECONF_PULSE_GEN_1/PS_FSM_FFd1-In)
     FDR:D                     0.008          RECONF_PULSE_GEN_1/PS_FSM_FFd1
    ----------------------------------------
    Total                      1.966ns (0.660ns logic, 1.306ns route)
                                       (33.6% logic, 66.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'RECONF_PULSE_GEN_0/DELAY_COUNTER<0>'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              0.331ns (Levels of Logic = 1)
  Source:            RST (PAD)
  Destination:       ODDR_WRAPPER_1/ODDR_inst (FF)
  Destination Clock: RECONF_PULSE_GEN_0/DELAY_COUNTER<0> rising

  Data Path: RST to ODDR_WRAPPER_1/ODDR_inst
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            12   0.001   0.330  RST_IBUF (RST_IBUF)
     ODDR:R                    0.000          ODDR_WRAPPER_1/ODDR_inst
    ----------------------------------------
    Total                      0.331ns (0.001ns logic, 0.330ns route)
                                       (0.3% logic, 99.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK_MULTIPLIER_0/clkout0'
  Total number of paths / destination ports: 266 / 72
-------------------------------------------------------------------------
Offset:              1.788ns (Levels of Logic = 4)
  Source:            HIGH_LEVEL_LIMIT<6> (PAD)
  Destination:       RECONF_PULSE_GEN_1/PS_FSM_FFd1 (FF)
  Destination Clock: CLK_MULTIPLIER_0/clkout0 rising

  Data Path: HIGH_LEVEL_LIMIT<6> to RECONF_PULSE_GEN_1/PS_FSM_FFd1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.001   0.697  HIGH_LEVEL_LIMIT_6_IBUF (HIGH_LEVEL_LIMIT_6_IBUF)
     LUT6:I0->O            7   0.097   0.407  RECONF_PULSE_GEN_1/HIGH_COUNTER[6]_HIGH_LEVEL_LIMIT[6]_equal_5_o71 (RECONF_PULSE_GEN_1/HIGH_COUNTER[6]_HIGH_LEVEL_LIMIT[6]_equal_5_o7)
     LUT4:I2->O            2   0.097   0.383  RECONF_PULSE_GEN_1/HIGH_COUNTER[6]_HIGH_LEVEL_LIMIT[6]_equal_5_o73 (RECONF_PULSE_GEN_1/HIGH_COUNTER[6]_HIGH_LEVEL_LIMIT[6]_equal_5_o)
     LUT5:I3->O            1   0.097   0.000  RECONF_PULSE_GEN_1/PS_FSM_FFd1-In2 (RECONF_PULSE_GEN_1/PS_FSM_FFd1-In)
     FDR:D                     0.008          RECONF_PULSE_GEN_1/PS_FSM_FFd1
    ----------------------------------------
    Total                      1.788ns (0.300ns logic, 1.488ns route)
                                       (16.8% logic, 83.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'RECONF_PULSE_GEN_0/DELAY_COUNTER<0>'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              0.876ns (Levels of Logic = 1)
  Source:            ODDR_WRAPPER_0/ODDR_inst (FF)
  Destination:       OUT1 (PAD)
  Source Clock:      RECONF_PULSE_GEN_0/DELAY_COUNTER<0> rising

  Data Path: ODDR_WRAPPER_0/ODDR_inst to OUT1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     ODDR:C->Q             1   0.597   0.279  ODDR_WRAPPER_0/ODDR_inst (OUT1_OBUF)
     OBUF:I->O                 0.000          OUT1_OBUF (OUT1)
    ----------------------------------------
    Total                      0.876ns (0.597ns logic, 0.279ns route)
                                       (68.1% logic, 31.9% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               0.331ns (Levels of Logic = 1)
  Source:            RST (PAD)
  Destination:       CLK_MULTIPLIER_0/mmcm_adv_inst:RST (PAD)

  Data Path: RST to CLK_MULTIPLIER_0/mmcm_adv_inst:RST
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            12   0.001   0.330  RST_IBUF (RST_IBUF)
    MMCME2_ADV:RST             0.000          CLK_MULTIPLIER_0/mmcm_adv_inst
    ----------------------------------------
    Total                      0.331ns (0.001ns logic, 0.330ns route)
                                       (0.3% logic, 99.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK_MULTIPLIER_0/clkout0
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
CLK_MULTIPLIER_0/clkout0|    1.966|         |         |         |
------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 7.87 secs
 
--> 

Total memory usage is 446792 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   24 (   0 filtered)
Number of infos    :    4 (   0 filtered)

