#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Mon Oct 20 13:11:08 2025
# Process ID: 55820
# Current directory: /home/sogang/pjt/work/codes/riscv_platform/riscv32im_soc/ips/gpio_axi_lite/impl.zed/project_design_gpio_axi_lite/project_design_gpio_axi_lite.runs/design_gpio_axi_lite_axi4_to_lite_0_0_synth_1
# Command line: vivado -log design_gpio_axi_lite_axi4_to_lite_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_gpio_axi_lite_axi4_to_lite_0_0.tcl
# Log file: /home/sogang/pjt/work/codes/riscv_platform/riscv32im_soc/ips/gpio_axi_lite/impl.zed/project_design_gpio_axi_lite/project_design_gpio_axi_lite.runs/design_gpio_axi_lite_axi4_to_lite_0_0_synth_1/design_gpio_axi_lite_axi4_to_lite_0_0.vds
# Journal file: /home/sogang/pjt/work/codes/riscv_platform/riscv32im_soc/ips/gpio_axi_lite/impl.zed/project_design_gpio_axi_lite/project_design_gpio_axi_lite.runs/design_gpio_axi_lite_axi4_to_lite_0_0_synth_1/vivado.jou
# Running On: sogang-500TGA-500SGA, OS: Linux, CPU Frequency: 3899.960 MHz, CPU Physical cores: 10, Host memory: 16429 MB
#-----------------------------------------------------------
source design_gpio_axi_lite_axi4_to_lite_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2719.977 ; gain = 0.000 ; free physical = 4091 ; free virtual = 82278
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/sogang/pjt/work/codes/riscv_platform/riscv32im_soc/ips/gpio_axi_lite/bfm_axi.z7'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2021.2/data/ip'.
Command: synth_design -top design_gpio_axi_lite_axi4_to_lite_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 56049
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2719.977 ; gain = 0.000 ; free physical = 163 ; free virtual = 78363
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_gpio_axi_lite_axi4_to_lite_0_0' [/home/sogang/pjt/work/codes/riscv_platform/riscv32im_soc/ips/gpio_axi_lite/impl.zed/project_design_gpio_axi_lite/project_design_gpio_axi_lite.gen/sources_1/bd/design_gpio_axi_lite/ip/design_gpio_axi_lite_axi4_to_lite_0_0/synth/design_gpio_axi_lite_axi4_to_lite_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'axi4_to_lite' [/home/sogang/pjt/work/codes/riscv_platform/riscv32im_soc/ips/gpio_axi_lite/rtl/verilog/axi4_to_lite.v:23]
INFO: [Synth 8-6157] synthesizing module 'axi4_to_lite_write' [/home/sogang/pjt/work/codes/riscv_platform/riscv32im_soc/ips/gpio_axi_lite/rtl/verilog/axi4_to_lite.v:171]
INFO: [Synth 8-6155] done synthesizing module 'axi4_to_lite_write' (1#1) [/home/sogang/pjt/work/codes/riscv_platform/riscv32im_soc/ips/gpio_axi_lite/rtl/verilog/axi4_to_lite.v:171]
INFO: [Synth 8-6157] synthesizing module 'axi4_to_lite_read' [/home/sogang/pjt/work/codes/riscv_platform/riscv32im_soc/ips/gpio_axi_lite/rtl/verilog/axi4_to_lite.v:448]
INFO: [Synth 8-226] default block is never used [/home/sogang/pjt/work/codes/riscv_platform/riscv32im_soc/ips/gpio_axi_lite/rtl/verilog/axi4_to_lite.v:543]
INFO: [Synth 8-226] default block is never used [/home/sogang/pjt/work/codes/riscv_platform/riscv32im_soc/ips/gpio_axi_lite/rtl/verilog/axi4_to_lite.v:641]
INFO: [Synth 8-6155] done synthesizing module 'axi4_to_lite_read' (2#1) [/home/sogang/pjt/work/codes/riscv_platform/riscv32im_soc/ips/gpio_axi_lite/rtl/verilog/axi4_to_lite.v:448]
INFO: [Synth 8-6155] done synthesizing module 'axi4_to_lite' (3#1) [/home/sogang/pjt/work/codes/riscv_platform/riscv32im_soc/ips/gpio_axi_lite/rtl/verilog/axi4_to_lite.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_gpio_axi_lite_axi4_to_lite_0_0' (4#1) [/home/sogang/pjt/work/codes/riscv_platform/riscv32im_soc/ips/gpio_axi_lite/impl.zed/project_design_gpio_axi_lite/project_design_gpio_axi_lite.gen/sources_1/bd/design_gpio_axi_lite/ip/design_gpio_axi_lite_axi4_to_lite_0_0/synth/design_gpio_axi_lite_axi4_to_lite_0_0.v:58]
WARNING: [Synth 8-7129] Port m_axil_rresp[1] in module axi4_to_lite_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axil_rresp[0] in module axi4_to_lite_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wstrb[3] in module axi4_to_lite_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wstrb[2] in module axi4_to_lite_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wstrb[1] in module axi4_to_lite_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wstrb[0] in module axi4_to_lite_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wlast in module axi4_to_lite_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axil_bresp[1] in module axi4_to_lite_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axil_bresp[0] in module axi4_to_lite_write is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:41 . Memory (MB): peak = 2719.977 ; gain = 0.000 ; free physical = 204 ; free virtual = 76857
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:01:01 . Memory (MB): peak = 2719.977 ; gain = 0.000 ; free physical = 182 ; free virtual = 75541
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:01:01 . Memory (MB): peak = 2719.977 ; gain = 0.000 ; free physical = 182 ; free virtual = 75541
---------------------------------------------------------------------------------
