

================================================================
== Vitis HLS Report for 'rdc_mont'
================================================================
* Date:           Tue May 20 14:35:28 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.040 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      190|      352|  1.900 us|  3.520 us|  190|  352|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------+------------------------------------+---------+---------+-----------+----------+-----+-----+------------------------------------------------+
        |                                               |                                    |  Latency (cycles) |  Latency (absolute)  |  Interval |                    Pipeline                    |
        |                    Instance                   |               Module               |   min   |   max   |    min    |    max   | min | max |                      Type                      |
        +-----------------------------------------------+------------------------------------+---------+---------+-----------+----------+-----+-----+------------------------------------------------+
        |grp_rdc_mont_Pipeline_VITIS_LOOP_180_1_fu_177  |rdc_mont_Pipeline_VITIS_LOOP_180_1  |       10|       10|   0.100 us|  0.100 us|    9|    9|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_rdc_mont_Pipeline_VITIS_LOOP_185_3_fu_183  |rdc_mont_Pipeline_VITIS_LOOP_185_3  |        2|       17|  20.000 ns|  0.170 us|    1|    8|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_rdc_mont_Pipeline_VITIS_LOOP_206_5_fu_199  |rdc_mont_Pipeline_VITIS_LOOP_206_5  |       11|       17|   0.110 us|  0.170 us|    2|    8|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +-----------------------------------------------+------------------------------------+---------+---------+-----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_184_2  |       56|      176|    7 ~ 22|          -|          -|     8|        no|
        |- VITIS_LOOP_202_4  |      119|      161|   17 ~ 23|          -|          -|     7|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1370|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|   16|    3415|   3689|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|    423|    -|
|Register         |        -|    -|     754|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   16|    4169|   5482|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    7|       3|     10|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------+------------------------------------+---------+----+------+------+-----+
    |                    Instance                   |               Module               | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-----------------------------------------------+------------------------------------+---------+----+------+------+-----+
    |mul_32ns_32ns_64_2_1_U688                      |mul_32ns_32ns_64_2_1                |        0|   4|   165|    50|    0|
    |mul_32ns_32ns_64_2_1_U689                      |mul_32ns_32ns_64_2_1                |        0|   4|   165|    50|    0|
    |mul_32ns_32ns_64_2_1_U690                      |mul_32ns_32ns_64_2_1                |        0|   4|   165|    50|    0|
    |mul_32ns_32ns_64_2_1_U691                      |mul_32ns_32ns_64_2_1                |        0|   4|   165|    50|    0|
    |grp_rdc_mont_Pipeline_VITIS_LOOP_180_1_fu_177  |rdc_mont_Pipeline_VITIS_LOOP_180_1  |        0|   0|     6|    53|    0|
    |grp_rdc_mont_Pipeline_VITIS_LOOP_185_3_fu_183  |rdc_mont_Pipeline_VITIS_LOOP_185_3  |        0|   0|  1374|  1703|    0|
    |grp_rdc_mont_Pipeline_VITIS_LOOP_206_5_fu_199  |rdc_mont_Pipeline_VITIS_LOOP_206_5  |        0|   0|  1375|  1733|    0|
    +-----------------------------------------------+------------------------------------+---------+----+------+------+-----+
    |Total                                          |                                    |        0|  16|  3415|  3689|    0|
    +-----------------------------------------------+------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln184_fu_255_p2      |         +|   0|  0|  13|           4|           1|
    |add_ln185_fu_271_p2      |         +|   0|  0|  13|           4|           3|
    |add_ln202_6_fu_494_p2    |         +|   0|  0|  13|           4|           1|
    |add_ln202_fu_462_p2      |         +|   0|  0|  13|           4|           1|
    |add_ln204_fu_442_p2      |         +|   0|  0|  39|          32|           2|
    |t_fu_606_p2              |         +|   0|  0|  71|          64|          64|
    |tempReg_fu_556_p2        |         +|   0|  0|  71|          64|          64|
    |u_92_fu_409_p2           |         +|   0|  0|  71|          64|          64|
    |v_101_fu_315_p2          |         +|   0|  0|  71|          64|          64|
    |v_103_fu_512_p2          |         +|   0|  0|  71|          64|          64|
    |v_105_fu_359_p2          |         +|   0|  0|  71|          64|          64|
    |v_fu_625_p2              |         +|   0|  0|  71|          64|          64|
    |sub66_fu_456_p2          |         -|   0|  0|  39|           4|          32|
    |and_ln105_11_fu_588_p2   |       and|   0|  0|  64|          64|          64|
    |and_ln105_fu_391_p2      |       and|   0|  0|  64|          64|          64|
    |icmp_ln184_fu_249_p2     |      icmp|   0|  0|  13|           4|           5|
    |icmp_ln202_fu_427_p2     |      icmp|   0|  0|  13|           4|           2|
    |icmp_ln203_fu_436_p2     |      icmp|   0|  0|  39|          32|           1|
    |mc_we0                   |        or|   0|  0|   2|           1|           1|
    |or_ln105_31_fu_533_p2    |        or|   0|  0|  64|          64|          64|
    |or_ln105_fu_336_p2       |        or|   0|  0|  64|          64|          64|
    |count_11_fu_448_p3       |    select|   0|  0|  32|           1|          32|
    |xor_ln105_179_fu_331_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_180_fu_342_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_181_fu_373_p2  |       xor|   0|  0|   2|           1|           2|
    |xor_ln105_182_fu_524_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_183_fu_528_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_184_fu_539_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_185_fu_570_p2  |       xor|   0|  0|   2|           1|           2|
    |xor_ln105_fu_327_p2      |       xor|   0|  0|  64|          64|          64|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0|1370|        1184|        1173|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  65|         16|    1|         16|
    |count_fu_98        |   9|          2|   32|         64|
    |grp_fu_833_ce      |  14|          3|    1|          3|
    |grp_fu_833_p0      |  14|          3|   32|         96|
    |grp_fu_833_p1      |  14|          3|   32|         96|
    |grp_fu_837_ce      |  14|          3|    1|          3|
    |grp_fu_837_p0      |  14|          3|   32|         96|
    |grp_fu_837_p1      |  14|          3|   32|         96|
    |grp_fu_841_ce      |  14|          3|    1|          3|
    |grp_fu_841_p0      |  14|          3|   32|         96|
    |grp_fu_841_p1      |  14|          3|   32|         96|
    |grp_fu_845_ce      |  14|          3|    1|          3|
    |grp_fu_845_p0      |  14|          3|   32|         96|
    |grp_fu_845_p1      |  14|          3|   32|         96|
    |i_11_fu_62         |   9|          2|    4|          8|
    |i_12_fu_114        |   9|          2|    4|          8|
    |indvars_iv_fu_110  |   9|          2|    4|          8|
    |ma_address0_local  |  20|          4|    4|         16|
    |mc_address0        |  20|          4|    3|         12|
    |mc_address0_local  |  20|          4|    3|         12|
    |mc_ce0             |  20|          4|    1|          4|
    |mc_d0              |   9|          2|   64|        128|
    |mc_d0_local        |  20|          4|   64|        256|
    |mc_we0             |   9|          2|    1|          2|
    |u_024_fu_66        |   9|          2|   64|        128|
    |u_fu_102           |   9|          2|   64|        128|
    |v_025_fu_70        |   9|          2|   64|        128|
    |v_56_fu_106        |   9|          2|   64|        128|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 423|         92|  701|       1826|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------+----+----+-----+-----------+
    |                            Name                            | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------+----+----+-----+-----------+
    |add_ln185_reg_710                                           |   4|   0|    4|          0|
    |ap_CS_fsm                                                   |  15|   0|   15|          0|
    |count_fu_98                                                 |  32|   0|   32|          0|
    |grp_rdc_mont_Pipeline_VITIS_LOOP_180_1_fu_177_ap_start_reg  |   1|   0|    1|          0|
    |grp_rdc_mont_Pipeline_VITIS_LOOP_185_3_fu_183_ap_start_reg  |   1|   0|    1|          0|
    |grp_rdc_mont_Pipeline_VITIS_LOOP_206_5_fu_199_ap_start_reg  |   1|   0|    1|          0|
    |i_11_fu_62                                                  |   4|   0|    4|          0|
    |i_12_fu_114                                                 |   4|   0|    4|          0|
    |i_22_reg_775                                                |   4|   0|    4|          0|
    |indvars_iv_fu_110                                           |   4|   0|    4|          0|
    |reg_219                                                     |  64|   0|   64|          0|
    |sub66_reg_784                                               |  32|   0|   32|          0|
    |t_reg_828                                                   |  64|   0|   64|          0|
    |trunc_ln184_reg_703                                         |   3|   0|    3|          0|
    |trunc_ln202_12_reg_807                                      |   3|   0|    3|          0|
    |trunc_ln202_reg_802                                         |   3|   0|    3|          0|
    |u_024_fu_66                                                 |  64|   0|   64|          0|
    |u_92_reg_770                                                |  64|   0|   64|          0|
    |u_fu_102                                                    |  64|   0|   64|          0|
    |v_025_fu_70                                                 |  64|   0|   64|          0|
    |v_101_reg_763                                               |  64|   0|   64|          0|
    |v_103_reg_821                                               |  64|   0|   64|          0|
    |v_56_fu_106                                                 |  64|   0|   64|          0|
    |v_56_load83_reg_797                                         |  64|   0|   64|          0|
    |zext_ln185_reg_750                                          |   3|   0|   32|         29|
    +------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                       | 754|   0|  783|         29|
    +------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+--------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------+-----+-----+------------+--------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|      rdc_mont|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|      rdc_mont|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|      rdc_mont|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|      rdc_mont|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|      rdc_mont|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|      rdc_mont|  return value|
|ma_address0  |  out|    4|   ap_memory|            ma|         array|
|ma_ce0       |  out|    1|   ap_memory|            ma|         array|
|ma_q0        |   in|   64|   ap_memory|            ma|         array|
|mc_address0  |  out|    3|   ap_memory|            mc|         array|
|mc_ce0       |  out|    1|   ap_memory|            mc|         array|
|mc_we0       |  out|    1|   ap_memory|            mc|         array|
|mc_d0        |  out|   64|   ap_memory|            mc|         array|
|mc_q0        |   in|   64|   ap_memory|            mc|         array|
+-------------+-----+-----+------------+--------------+--------------+

