
RM_C_test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a0c0  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001c0  0800a250  0800a250  0001a250  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a410  0800a410  000201bc  2**0
                  CONTENTS
  4 .ARM          00000008  0800a410  0800a410  0001a410  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a418  0800a418  000201bc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a418  0800a418  0001a418  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a41c  0800a41c  0001a41c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001bc  20000000  0800a420  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000201bc  2**0
                  CONTENTS
 10 .bss          000052f4  200001bc  200001bc  000201bc  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200054b0  200054b0  000201bc  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000201bc  2**0
                  CONTENTS, READONLY
 13 .debug_info   0002276e  00000000  00000000  000201ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00004a60  00000000  00000000  0004295a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001978  00000000  00000000  000473c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001790  00000000  00000000  00048d38  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000254ad  00000000  00000000  0004a4c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001ef23  00000000  00000000  0006f975  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000da34f  00000000  00000000  0008e898  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  00168be7  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00006c04  00000000  00000000  00168c38  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001bc 	.word	0x200001bc
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800a238 	.word	0x0800a238

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001c0 	.word	0x200001c0
 80001cc:	0800a238 	.word	0x0800a238

080001d0 <__aeabi_uldivmod>:
 80001d0:	b953      	cbnz	r3, 80001e8 <__aeabi_uldivmod+0x18>
 80001d2:	b94a      	cbnz	r2, 80001e8 <__aeabi_uldivmod+0x18>
 80001d4:	2900      	cmp	r1, #0
 80001d6:	bf08      	it	eq
 80001d8:	2800      	cmpeq	r0, #0
 80001da:	bf1c      	itt	ne
 80001dc:	f04f 31ff 	movne.w	r1, #4294967295
 80001e0:	f04f 30ff 	movne.w	r0, #4294967295
 80001e4:	f000 b974 	b.w	80004d0 <__aeabi_idiv0>
 80001e8:	f1ad 0c08 	sub.w	ip, sp, #8
 80001ec:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f0:	f000 f806 	bl	8000200 <__udivmoddi4>
 80001f4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001fc:	b004      	add	sp, #16
 80001fe:	4770      	bx	lr

08000200 <__udivmoddi4>:
 8000200:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000204:	9d08      	ldr	r5, [sp, #32]
 8000206:	4604      	mov	r4, r0
 8000208:	468e      	mov	lr, r1
 800020a:	2b00      	cmp	r3, #0
 800020c:	d14d      	bne.n	80002aa <__udivmoddi4+0xaa>
 800020e:	428a      	cmp	r2, r1
 8000210:	4694      	mov	ip, r2
 8000212:	d969      	bls.n	80002e8 <__udivmoddi4+0xe8>
 8000214:	fab2 f282 	clz	r2, r2
 8000218:	b152      	cbz	r2, 8000230 <__udivmoddi4+0x30>
 800021a:	fa01 f302 	lsl.w	r3, r1, r2
 800021e:	f1c2 0120 	rsb	r1, r2, #32
 8000222:	fa20 f101 	lsr.w	r1, r0, r1
 8000226:	fa0c fc02 	lsl.w	ip, ip, r2
 800022a:	ea41 0e03 	orr.w	lr, r1, r3
 800022e:	4094      	lsls	r4, r2
 8000230:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000234:	0c21      	lsrs	r1, r4, #16
 8000236:	fbbe f6f8 	udiv	r6, lr, r8
 800023a:	fa1f f78c 	uxth.w	r7, ip
 800023e:	fb08 e316 	mls	r3, r8, r6, lr
 8000242:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000246:	fb06 f107 	mul.w	r1, r6, r7
 800024a:	4299      	cmp	r1, r3
 800024c:	d90a      	bls.n	8000264 <__udivmoddi4+0x64>
 800024e:	eb1c 0303 	adds.w	r3, ip, r3
 8000252:	f106 30ff 	add.w	r0, r6, #4294967295
 8000256:	f080 811f 	bcs.w	8000498 <__udivmoddi4+0x298>
 800025a:	4299      	cmp	r1, r3
 800025c:	f240 811c 	bls.w	8000498 <__udivmoddi4+0x298>
 8000260:	3e02      	subs	r6, #2
 8000262:	4463      	add	r3, ip
 8000264:	1a5b      	subs	r3, r3, r1
 8000266:	b2a4      	uxth	r4, r4
 8000268:	fbb3 f0f8 	udiv	r0, r3, r8
 800026c:	fb08 3310 	mls	r3, r8, r0, r3
 8000270:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000274:	fb00 f707 	mul.w	r7, r0, r7
 8000278:	42a7      	cmp	r7, r4
 800027a:	d90a      	bls.n	8000292 <__udivmoddi4+0x92>
 800027c:	eb1c 0404 	adds.w	r4, ip, r4
 8000280:	f100 33ff 	add.w	r3, r0, #4294967295
 8000284:	f080 810a 	bcs.w	800049c <__udivmoddi4+0x29c>
 8000288:	42a7      	cmp	r7, r4
 800028a:	f240 8107 	bls.w	800049c <__udivmoddi4+0x29c>
 800028e:	4464      	add	r4, ip
 8000290:	3802      	subs	r0, #2
 8000292:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000296:	1be4      	subs	r4, r4, r7
 8000298:	2600      	movs	r6, #0
 800029a:	b11d      	cbz	r5, 80002a4 <__udivmoddi4+0xa4>
 800029c:	40d4      	lsrs	r4, r2
 800029e:	2300      	movs	r3, #0
 80002a0:	e9c5 4300 	strd	r4, r3, [r5]
 80002a4:	4631      	mov	r1, r6
 80002a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002aa:	428b      	cmp	r3, r1
 80002ac:	d909      	bls.n	80002c2 <__udivmoddi4+0xc2>
 80002ae:	2d00      	cmp	r5, #0
 80002b0:	f000 80ef 	beq.w	8000492 <__udivmoddi4+0x292>
 80002b4:	2600      	movs	r6, #0
 80002b6:	e9c5 0100 	strd	r0, r1, [r5]
 80002ba:	4630      	mov	r0, r6
 80002bc:	4631      	mov	r1, r6
 80002be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002c2:	fab3 f683 	clz	r6, r3
 80002c6:	2e00      	cmp	r6, #0
 80002c8:	d14a      	bne.n	8000360 <__udivmoddi4+0x160>
 80002ca:	428b      	cmp	r3, r1
 80002cc:	d302      	bcc.n	80002d4 <__udivmoddi4+0xd4>
 80002ce:	4282      	cmp	r2, r0
 80002d0:	f200 80f9 	bhi.w	80004c6 <__udivmoddi4+0x2c6>
 80002d4:	1a84      	subs	r4, r0, r2
 80002d6:	eb61 0303 	sbc.w	r3, r1, r3
 80002da:	2001      	movs	r0, #1
 80002dc:	469e      	mov	lr, r3
 80002de:	2d00      	cmp	r5, #0
 80002e0:	d0e0      	beq.n	80002a4 <__udivmoddi4+0xa4>
 80002e2:	e9c5 4e00 	strd	r4, lr, [r5]
 80002e6:	e7dd      	b.n	80002a4 <__udivmoddi4+0xa4>
 80002e8:	b902      	cbnz	r2, 80002ec <__udivmoddi4+0xec>
 80002ea:	deff      	udf	#255	; 0xff
 80002ec:	fab2 f282 	clz	r2, r2
 80002f0:	2a00      	cmp	r2, #0
 80002f2:	f040 8092 	bne.w	800041a <__udivmoddi4+0x21a>
 80002f6:	eba1 010c 	sub.w	r1, r1, ip
 80002fa:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002fe:	fa1f fe8c 	uxth.w	lr, ip
 8000302:	2601      	movs	r6, #1
 8000304:	0c20      	lsrs	r0, r4, #16
 8000306:	fbb1 f3f7 	udiv	r3, r1, r7
 800030a:	fb07 1113 	mls	r1, r7, r3, r1
 800030e:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000312:	fb0e f003 	mul.w	r0, lr, r3
 8000316:	4288      	cmp	r0, r1
 8000318:	d908      	bls.n	800032c <__udivmoddi4+0x12c>
 800031a:	eb1c 0101 	adds.w	r1, ip, r1
 800031e:	f103 38ff 	add.w	r8, r3, #4294967295
 8000322:	d202      	bcs.n	800032a <__udivmoddi4+0x12a>
 8000324:	4288      	cmp	r0, r1
 8000326:	f200 80cb 	bhi.w	80004c0 <__udivmoddi4+0x2c0>
 800032a:	4643      	mov	r3, r8
 800032c:	1a09      	subs	r1, r1, r0
 800032e:	b2a4      	uxth	r4, r4
 8000330:	fbb1 f0f7 	udiv	r0, r1, r7
 8000334:	fb07 1110 	mls	r1, r7, r0, r1
 8000338:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800033c:	fb0e fe00 	mul.w	lr, lr, r0
 8000340:	45a6      	cmp	lr, r4
 8000342:	d908      	bls.n	8000356 <__udivmoddi4+0x156>
 8000344:	eb1c 0404 	adds.w	r4, ip, r4
 8000348:	f100 31ff 	add.w	r1, r0, #4294967295
 800034c:	d202      	bcs.n	8000354 <__udivmoddi4+0x154>
 800034e:	45a6      	cmp	lr, r4
 8000350:	f200 80bb 	bhi.w	80004ca <__udivmoddi4+0x2ca>
 8000354:	4608      	mov	r0, r1
 8000356:	eba4 040e 	sub.w	r4, r4, lr
 800035a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800035e:	e79c      	b.n	800029a <__udivmoddi4+0x9a>
 8000360:	f1c6 0720 	rsb	r7, r6, #32
 8000364:	40b3      	lsls	r3, r6
 8000366:	fa22 fc07 	lsr.w	ip, r2, r7
 800036a:	ea4c 0c03 	orr.w	ip, ip, r3
 800036e:	fa20 f407 	lsr.w	r4, r0, r7
 8000372:	fa01 f306 	lsl.w	r3, r1, r6
 8000376:	431c      	orrs	r4, r3
 8000378:	40f9      	lsrs	r1, r7
 800037a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800037e:	fa00 f306 	lsl.w	r3, r0, r6
 8000382:	fbb1 f8f9 	udiv	r8, r1, r9
 8000386:	0c20      	lsrs	r0, r4, #16
 8000388:	fa1f fe8c 	uxth.w	lr, ip
 800038c:	fb09 1118 	mls	r1, r9, r8, r1
 8000390:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000394:	fb08 f00e 	mul.w	r0, r8, lr
 8000398:	4288      	cmp	r0, r1
 800039a:	fa02 f206 	lsl.w	r2, r2, r6
 800039e:	d90b      	bls.n	80003b8 <__udivmoddi4+0x1b8>
 80003a0:	eb1c 0101 	adds.w	r1, ip, r1
 80003a4:	f108 3aff 	add.w	sl, r8, #4294967295
 80003a8:	f080 8088 	bcs.w	80004bc <__udivmoddi4+0x2bc>
 80003ac:	4288      	cmp	r0, r1
 80003ae:	f240 8085 	bls.w	80004bc <__udivmoddi4+0x2bc>
 80003b2:	f1a8 0802 	sub.w	r8, r8, #2
 80003b6:	4461      	add	r1, ip
 80003b8:	1a09      	subs	r1, r1, r0
 80003ba:	b2a4      	uxth	r4, r4
 80003bc:	fbb1 f0f9 	udiv	r0, r1, r9
 80003c0:	fb09 1110 	mls	r1, r9, r0, r1
 80003c4:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80003c8:	fb00 fe0e 	mul.w	lr, r0, lr
 80003cc:	458e      	cmp	lr, r1
 80003ce:	d908      	bls.n	80003e2 <__udivmoddi4+0x1e2>
 80003d0:	eb1c 0101 	adds.w	r1, ip, r1
 80003d4:	f100 34ff 	add.w	r4, r0, #4294967295
 80003d8:	d26c      	bcs.n	80004b4 <__udivmoddi4+0x2b4>
 80003da:	458e      	cmp	lr, r1
 80003dc:	d96a      	bls.n	80004b4 <__udivmoddi4+0x2b4>
 80003de:	3802      	subs	r0, #2
 80003e0:	4461      	add	r1, ip
 80003e2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80003e6:	fba0 9402 	umull	r9, r4, r0, r2
 80003ea:	eba1 010e 	sub.w	r1, r1, lr
 80003ee:	42a1      	cmp	r1, r4
 80003f0:	46c8      	mov	r8, r9
 80003f2:	46a6      	mov	lr, r4
 80003f4:	d356      	bcc.n	80004a4 <__udivmoddi4+0x2a4>
 80003f6:	d053      	beq.n	80004a0 <__udivmoddi4+0x2a0>
 80003f8:	b15d      	cbz	r5, 8000412 <__udivmoddi4+0x212>
 80003fa:	ebb3 0208 	subs.w	r2, r3, r8
 80003fe:	eb61 010e 	sbc.w	r1, r1, lr
 8000402:	fa01 f707 	lsl.w	r7, r1, r7
 8000406:	fa22 f306 	lsr.w	r3, r2, r6
 800040a:	40f1      	lsrs	r1, r6
 800040c:	431f      	orrs	r7, r3
 800040e:	e9c5 7100 	strd	r7, r1, [r5]
 8000412:	2600      	movs	r6, #0
 8000414:	4631      	mov	r1, r6
 8000416:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800041a:	f1c2 0320 	rsb	r3, r2, #32
 800041e:	40d8      	lsrs	r0, r3
 8000420:	fa0c fc02 	lsl.w	ip, ip, r2
 8000424:	fa21 f303 	lsr.w	r3, r1, r3
 8000428:	4091      	lsls	r1, r2
 800042a:	4301      	orrs	r1, r0
 800042c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000430:	fa1f fe8c 	uxth.w	lr, ip
 8000434:	fbb3 f0f7 	udiv	r0, r3, r7
 8000438:	fb07 3610 	mls	r6, r7, r0, r3
 800043c:	0c0b      	lsrs	r3, r1, #16
 800043e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000442:	fb00 f60e 	mul.w	r6, r0, lr
 8000446:	429e      	cmp	r6, r3
 8000448:	fa04 f402 	lsl.w	r4, r4, r2
 800044c:	d908      	bls.n	8000460 <__udivmoddi4+0x260>
 800044e:	eb1c 0303 	adds.w	r3, ip, r3
 8000452:	f100 38ff 	add.w	r8, r0, #4294967295
 8000456:	d22f      	bcs.n	80004b8 <__udivmoddi4+0x2b8>
 8000458:	429e      	cmp	r6, r3
 800045a:	d92d      	bls.n	80004b8 <__udivmoddi4+0x2b8>
 800045c:	3802      	subs	r0, #2
 800045e:	4463      	add	r3, ip
 8000460:	1b9b      	subs	r3, r3, r6
 8000462:	b289      	uxth	r1, r1
 8000464:	fbb3 f6f7 	udiv	r6, r3, r7
 8000468:	fb07 3316 	mls	r3, r7, r6, r3
 800046c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000470:	fb06 f30e 	mul.w	r3, r6, lr
 8000474:	428b      	cmp	r3, r1
 8000476:	d908      	bls.n	800048a <__udivmoddi4+0x28a>
 8000478:	eb1c 0101 	adds.w	r1, ip, r1
 800047c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000480:	d216      	bcs.n	80004b0 <__udivmoddi4+0x2b0>
 8000482:	428b      	cmp	r3, r1
 8000484:	d914      	bls.n	80004b0 <__udivmoddi4+0x2b0>
 8000486:	3e02      	subs	r6, #2
 8000488:	4461      	add	r1, ip
 800048a:	1ac9      	subs	r1, r1, r3
 800048c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000490:	e738      	b.n	8000304 <__udivmoddi4+0x104>
 8000492:	462e      	mov	r6, r5
 8000494:	4628      	mov	r0, r5
 8000496:	e705      	b.n	80002a4 <__udivmoddi4+0xa4>
 8000498:	4606      	mov	r6, r0
 800049a:	e6e3      	b.n	8000264 <__udivmoddi4+0x64>
 800049c:	4618      	mov	r0, r3
 800049e:	e6f8      	b.n	8000292 <__udivmoddi4+0x92>
 80004a0:	454b      	cmp	r3, r9
 80004a2:	d2a9      	bcs.n	80003f8 <__udivmoddi4+0x1f8>
 80004a4:	ebb9 0802 	subs.w	r8, r9, r2
 80004a8:	eb64 0e0c 	sbc.w	lr, r4, ip
 80004ac:	3801      	subs	r0, #1
 80004ae:	e7a3      	b.n	80003f8 <__udivmoddi4+0x1f8>
 80004b0:	4646      	mov	r6, r8
 80004b2:	e7ea      	b.n	800048a <__udivmoddi4+0x28a>
 80004b4:	4620      	mov	r0, r4
 80004b6:	e794      	b.n	80003e2 <__udivmoddi4+0x1e2>
 80004b8:	4640      	mov	r0, r8
 80004ba:	e7d1      	b.n	8000460 <__udivmoddi4+0x260>
 80004bc:	46d0      	mov	r8, sl
 80004be:	e77b      	b.n	80003b8 <__udivmoddi4+0x1b8>
 80004c0:	3b02      	subs	r3, #2
 80004c2:	4461      	add	r1, ip
 80004c4:	e732      	b.n	800032c <__udivmoddi4+0x12c>
 80004c6:	4630      	mov	r0, r6
 80004c8:	e709      	b.n	80002de <__udivmoddi4+0xde>
 80004ca:	4464      	add	r4, ip
 80004cc:	3802      	subs	r0, #2
 80004ce:	e742      	b.n	8000356 <__udivmoddi4+0x156>

080004d0 <__aeabi_idiv0>:
 80004d0:	4770      	bx	lr
 80004d2:	bf00      	nop

080004d4 <BMI088_read_Gyro>:
	HAL_SPI_TransmitReceive(&hspi1, &spi_TxData, &spi_RxData, 1, 55);  //Êé•ÂèóËØªÂèñ‰ø°ÊÅØ
	HAL_GPIO_WritePin(CS1_Accel_GPIO_Port, CS1_Accel_Pin, SET);    //‰º†ËæìÂÅúÊ≠¢
	return spi_RxData;
 }
void BMI088_read_Gyro(IMU_TypeDef *imu)
 {
 80004d4:	b580      	push	{r7, lr}
 80004d6:	b086      	sub	sp, #24
 80004d8:	af00      	add	r7, sp, #0
 80004da:	6078      	str	r0, [r7, #4]
	uint8_t temp_arr[6];
	HAL_GPIO_WritePin(CS1_Gyro_GPIO_Port, CS1_Gyro_Pin, RESET);
 80004dc:	2200      	movs	r2, #0
 80004de:	2101      	movs	r1, #1
 80004e0:	4824      	ldr	r0, [pc, #144]	; (8000574 <BMI088_read_Gyro+0xa0>)
 80004e2:	f003 fbef 	bl	8003cc4 <HAL_GPIO_WritePin>
	spi_TxData = 0x02 | 0x80;		                       //‰ΩøÂú∞ÔøΩ?Á¨¨‰∏Ä‰Ωç‰∏∫1ÔºàËØªÊ®°ÂºèÔøΩ?
 80004e6:	4b24      	ldr	r3, [pc, #144]	; (8000578 <BMI088_read_Gyro+0xa4>)
 80004e8:	2282      	movs	r2, #130	; 0x82
 80004ea:	701a      	strb	r2, [r3, #0]
	HAL_SPI_Transmit(&hspi1, &spi_TxData, 1, 300);	       //ÂÜôÂÖ•ÔøΩ?Ë¶ÅËØªÂèñÁöÑÂú∞ÂùÄ
 80004ec:	f44f 7396 	mov.w	r3, #300	; 0x12c
 80004f0:	2201      	movs	r2, #1
 80004f2:	4921      	ldr	r1, [pc, #132]	; (8000578 <BMI088_read_Gyro+0xa4>)
 80004f4:	4821      	ldr	r0, [pc, #132]	; (800057c <BMI088_read_Gyro+0xa8>)
 80004f6:	f004 f912 	bl	800471e <HAL_SPI_Transmit>
	while(HAL_SPI_GetState(&hspi1) == HAL_SPI_STATE_BUSY);
 80004fa:	bf00      	nop
 80004fc:	481f      	ldr	r0, [pc, #124]	; (800057c <BMI088_read_Gyro+0xa8>)
 80004fe:	f004 fcfd 	bl	8004efc <HAL_SPI_GetState>
 8000502:	4603      	mov	r3, r0
 8000504:	2b02      	cmp	r3, #2
 8000506:	d0f9      	beq.n	80004fc <BMI088_read_Gyro+0x28>

	for(int i=0; i<6; i++)                                 //Êé•ÂèóËØªÂèñ‰ø°ÊÅØ
 8000508:	2300      	movs	r3, #0
 800050a:	617b      	str	r3, [r7, #20]
 800050c:	e013      	b.n	8000536 <BMI088_read_Gyro+0x62>
	{
		HAL_SPI_Receive(&hspi1, &temp_arr[i], 1, 300);
 800050e:	f107 020c 	add.w	r2, r7, #12
 8000512:	697b      	ldr	r3, [r7, #20]
 8000514:	18d1      	adds	r1, r2, r3
 8000516:	f44f 7396 	mov.w	r3, #300	; 0x12c
 800051a:	2201      	movs	r2, #1
 800051c:	4817      	ldr	r0, [pc, #92]	; (800057c <BMI088_read_Gyro+0xa8>)
 800051e:	f004 fa3a 	bl	8004996 <HAL_SPI_Receive>
		while(HAL_SPI_GetState(&hspi1) == HAL_SPI_STATE_BUSY);
 8000522:	bf00      	nop
 8000524:	4815      	ldr	r0, [pc, #84]	; (800057c <BMI088_read_Gyro+0xa8>)
 8000526:	f004 fce9 	bl	8004efc <HAL_SPI_GetState>
 800052a:	4603      	mov	r3, r0
 800052c:	2b02      	cmp	r3, #2
 800052e:	d0f9      	beq.n	8000524 <BMI088_read_Gyro+0x50>
	for(int i=0; i<6; i++)                                 //Êé•ÂèóËØªÂèñ‰ø°ÊÅØ
 8000530:	697b      	ldr	r3, [r7, #20]
 8000532:	3301      	adds	r3, #1
 8000534:	617b      	str	r3, [r7, #20]
 8000536:	697b      	ldr	r3, [r7, #20]
 8000538:	2b05      	cmp	r3, #5
 800053a:	dde8      	ble.n	800050e <BMI088_read_Gyro+0x3a>
	}

	imu->x_LSB_Data = temp_arr[0];
 800053c:	7b3a      	ldrb	r2, [r7, #12]
 800053e:	687b      	ldr	r3, [r7, #4]
 8000540:	705a      	strb	r2, [r3, #1]
	imu->x_MSB_Data = temp_arr[1];
 8000542:	7b7a      	ldrb	r2, [r7, #13]
 8000544:	687b      	ldr	r3, [r7, #4]
 8000546:	701a      	strb	r2, [r3, #0]
	imu->y_LSB_Data = temp_arr[2];
 8000548:	7bba      	ldrb	r2, [r7, #14]
 800054a:	687b      	ldr	r3, [r7, #4]
 800054c:	70da      	strb	r2, [r3, #3]
	imu->y_MSB_Data = temp_arr[3];
 800054e:	7bfa      	ldrb	r2, [r7, #15]
 8000550:	687b      	ldr	r3, [r7, #4]
 8000552:	709a      	strb	r2, [r3, #2]
	imu->z_LSB_Data = temp_arr[4];
 8000554:	7c3a      	ldrb	r2, [r7, #16]
 8000556:	687b      	ldr	r3, [r7, #4]
 8000558:	715a      	strb	r2, [r3, #5]
	imu->z_MSB_Data = temp_arr[5];
 800055a:	7c7a      	ldrb	r2, [r7, #17]
 800055c:	687b      	ldr	r3, [r7, #4]
 800055e:	711a      	strb	r2, [r3, #4]
	HAL_GPIO_WritePin(CS1_Gyro_GPIO_Port, CS1_Gyro_Pin, SET);    //‰º†ËæìÂÅúÊ≠¢
 8000560:	2201      	movs	r2, #1
 8000562:	2101      	movs	r1, #1
 8000564:	4803      	ldr	r0, [pc, #12]	; (8000574 <BMI088_read_Gyro+0xa0>)
 8000566:	f003 fbad 	bl	8003cc4 <HAL_GPIO_WritePin>

 }
 800056a:	bf00      	nop
 800056c:	3718      	adds	r7, #24
 800056e:	46bd      	mov	sp, r7
 8000570:	bd80      	pop	{r7, pc}
 8000572:	bf00      	nop
 8000574:	40020400 	.word	0x40020400
 8000578:	200001f0 	.word	0x200001f0
 800057c:	2000087c 	.word	0x2000087c

08000580 <BMI088_write_byte>:
void BMI088_write_byte(uint8_t write_data, uint8_t addr, accel_or_gyro a_enum)
{
 8000580:	b580      	push	{r7, lr}
 8000582:	b082      	sub	sp, #8
 8000584:	af00      	add	r7, sp, #0
 8000586:	4603      	mov	r3, r0
 8000588:	71fb      	strb	r3, [r7, #7]
 800058a:	460b      	mov	r3, r1
 800058c:	71bb      	strb	r3, [r7, #6]
 800058e:	4613      	mov	r3, r2
 8000590:	717b      	strb	r3, [r7, #5]
	switch(a_enum)
 8000592:	797b      	ldrb	r3, [r7, #5]
 8000594:	2b00      	cmp	r3, #0
 8000596:	d002      	beq.n	800059e <BMI088_write_byte+0x1e>
 8000598:	2b01      	cmp	r3, #1
 800059a:	d006      	beq.n	80005aa <BMI088_write_byte+0x2a>
 800059c:	e00b      	b.n	80005b6 <BMI088_write_byte+0x36>
	{
	case accel:
		HAL_GPIO_WritePin(CS1_Accel_GPIO_Port, CS1_Accel_Pin, RESET);
 800059e:	2200      	movs	r2, #0
 80005a0:	2110      	movs	r1, #16
 80005a2:	481f      	ldr	r0, [pc, #124]	; (8000620 <BMI088_write_byte+0xa0>)
 80005a4:	f003 fb8e 	bl	8003cc4 <HAL_GPIO_WritePin>
		break;
 80005a8:	e005      	b.n	80005b6 <BMI088_write_byte+0x36>
    case gyro:
		HAL_GPIO_WritePin(CS1_Gyro_GPIO_Port, CS1_Gyro_Pin, RESET);
 80005aa:	2200      	movs	r2, #0
 80005ac:	2101      	movs	r1, #1
 80005ae:	481d      	ldr	r0, [pc, #116]	; (8000624 <BMI088_write_byte+0xa4>)
 80005b0:	f003 fb88 	bl	8003cc4 <HAL_GPIO_WritePin>
		break;
 80005b4:	bf00      	nop
	}
	spi_TxData = addr & 0x7F;                    //bit0‰∏∫0ÔºåÂêëimuÂÜô
 80005b6:	79bb      	ldrb	r3, [r7, #6]
 80005b8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80005bc:	b2da      	uxtb	r2, r3
 80005be:	4b1a      	ldr	r3, [pc, #104]	; (8000628 <BMI088_write_byte+0xa8>)
 80005c0:	701a      	strb	r2, [r3, #0]
	HAL_SPI_Transmit(&hspi1, &spi_TxData, 1, 500);
 80005c2:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80005c6:	2201      	movs	r2, #1
 80005c8:	4917      	ldr	r1, [pc, #92]	; (8000628 <BMI088_write_byte+0xa8>)
 80005ca:	4818      	ldr	r0, [pc, #96]	; (800062c <BMI088_write_byte+0xac>)
 80005cc:	f004 f8a7 	bl	800471e <HAL_SPI_Transmit>
	while(HAL_SPI_GetState(&hspi1)==HAL_SPI_STATE_BUSY_TX);
 80005d0:	bf00      	nop
 80005d2:	4816      	ldr	r0, [pc, #88]	; (800062c <BMI088_write_byte+0xac>)
 80005d4:	f004 fc92 	bl	8004efc <HAL_SPI_GetState>
 80005d8:	4603      	mov	r3, r0
 80005da:	2b03      	cmp	r3, #3
 80005dc:	d0f9      	beq.n	80005d2 <BMI088_write_byte+0x52>
	HAL_SPI_Transmit(&hspi1, &write_data, 1, 500);
 80005de:	1df9      	adds	r1, r7, #7
 80005e0:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80005e4:	2201      	movs	r2, #1
 80005e6:	4811      	ldr	r0, [pc, #68]	; (800062c <BMI088_write_byte+0xac>)
 80005e8:	f004 f899 	bl	800471e <HAL_SPI_Transmit>
	HAL_Delay(30);
 80005ec:	201e      	movs	r0, #30
 80005ee:	f001 fe63 	bl	80022b8 <HAL_Delay>
	switch(a_enum)
 80005f2:	797b      	ldrb	r3, [r7, #5]
 80005f4:	2b00      	cmp	r3, #0
 80005f6:	d002      	beq.n	80005fe <BMI088_write_byte+0x7e>
 80005f8:	2b01      	cmp	r3, #1
 80005fa:	d006      	beq.n	800060a <BMI088_write_byte+0x8a>
		break;
	case gyro:
		HAL_GPIO_WritePin(CS1_Gyro_GPIO_Port, CS1_Gyro_Pin, SET);
		break;
	}
}
 80005fc:	e00b      	b.n	8000616 <BMI088_write_byte+0x96>
	    HAL_GPIO_WritePin(CS1_Accel_GPIO_Port, CS1_Accel_Pin, SET);
 80005fe:	2201      	movs	r2, #1
 8000600:	2110      	movs	r1, #16
 8000602:	4807      	ldr	r0, [pc, #28]	; (8000620 <BMI088_write_byte+0xa0>)
 8000604:	f003 fb5e 	bl	8003cc4 <HAL_GPIO_WritePin>
		break;
 8000608:	e005      	b.n	8000616 <BMI088_write_byte+0x96>
		HAL_GPIO_WritePin(CS1_Gyro_GPIO_Port, CS1_Gyro_Pin, SET);
 800060a:	2201      	movs	r2, #1
 800060c:	2101      	movs	r1, #1
 800060e:	4805      	ldr	r0, [pc, #20]	; (8000624 <BMI088_write_byte+0xa4>)
 8000610:	f003 fb58 	bl	8003cc4 <HAL_GPIO_WritePin>
		break;
 8000614:	bf00      	nop
}
 8000616:	bf00      	nop
 8000618:	3708      	adds	r7, #8
 800061a:	46bd      	mov	sp, r7
 800061c:	bd80      	pop	{r7, pc}
 800061e:	bf00      	nop
 8000620:	40020000 	.word	0x40020000
 8000624:	40020400 	.word	0x40020400
 8000628:	200001f0 	.word	0x200001f0
 800062c:	2000087c 	.word	0x2000087c

08000630 <BMI088_init>:

void BMI088_init()
{
 8000630:	b580      	push	{r7, lr}
 8000632:	af00      	add	r7, sp, #0
	//Âä†ÈÄüÂ∫¶ËÆ°ÂàùÂßãÂåñ
    BMI088_write_byte(0xB6, 0x7E, accel);            //Âêë0x7EÂÜôÂÖ•0xb6‰ª•ËΩØ‰ª∂Â§ç‰ΩçÂä†ÈÄüÂ∫¶ËÆ°
 8000634:	2200      	movs	r2, #0
 8000636:	217e      	movs	r1, #126	; 0x7e
 8000638:	20b6      	movs	r0, #182	; 0xb6
 800063a:	f7ff ffa1 	bl	8000580 <BMI088_write_byte>
	BMI088_write_byte(0x04, 0x7D, accel);            //Âêë0x7DÂÜôÂÖ•0x04‰ª•ÂèñÊ∂àÂä†ÈÄüÂ∫¶ËÆ°ÊöÇÂÅú
 800063e:	2200      	movs	r2, #0
 8000640:	217d      	movs	r1, #125	; 0x7d
 8000642:	2004      	movs	r0, #4
 8000644:	f7ff ff9c 	bl	8000580 <BMI088_write_byte>


	//ÈôÄËû∫‰ª™ÂàùÂßãÂåñ
	BMI088_write_byte(0xB6, 0x14, gyro);             //Âêë0x14ÂÜôÂÖ•0xb6‰ª•ËΩØ‰ª∂Â§ç‰ΩçÈôÄËû∫‰ª™
 8000648:	2201      	movs	r2, #1
 800064a:	2114      	movs	r1, #20
 800064c:	20b6      	movs	r0, #182	; 0xb6
 800064e:	f7ff ff97 	bl	8000580 <BMI088_write_byte>
	BMI088_write_byte(0x00,  0x11, gyro);
 8000652:	2201      	movs	r2, #1
 8000654:	2111      	movs	r1, #17
 8000656:	2000      	movs	r0, #0
 8000658:	f7ff ff92 	bl	8000580 <BMI088_write_byte>
	BMI088_write_byte(GYRO_RANGE_500_DEG_S, GYRO_RANGE_ADDR, gyro);
 800065c:	2201      	movs	r2, #1
 800065e:	210f      	movs	r1, #15
 8000660:	2002      	movs	r0, #2
 8000662:	f7ff ff8d 	bl	8000580 <BMI088_write_byte>
	BMI088_write_byte(GYRO_ODR_200Hz_BANDWIDTH_64Hz, GYRO_BANDWIDTH_ADDR, gyro);
 8000666:	2201      	movs	r2, #1
 8000668:	2110      	movs	r1, #16
 800066a:	2006      	movs	r0, #6
 800066c:	f7ff ff88 	bl	8000580 <BMI088_write_byte>
	BMI088_Accel.sensitivity = 1;
 8000670:	4b03      	ldr	r3, [pc, #12]	; (8000680 <BMI088_init+0x50>)
 8000672:	2201      	movs	r2, #1
 8000674:	609a      	str	r2, [r3, #8]
	BMI088_Gyro.sensitivity = 1;
 8000676:	4b03      	ldr	r3, [pc, #12]	; (8000684 <BMI088_init+0x54>)
 8000678:	2201      	movs	r2, #1
 800067a:	609a      	str	r2, [r3, #8]


}
 800067c:	bf00      	nop
 800067e:	bd80      	pop	{r7, pc}
 8000680:	200001d8 	.word	0x200001d8
 8000684:	200001e4 	.word	0x200001e4

08000688 <MX_CAN1_Init>:

CAN_HandleTypeDef hcan1;

/* CAN1 init function */
void MX_CAN1_Init(void)
{
 8000688:	b580      	push	{r7, lr}
 800068a:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 800068c:	4b17      	ldr	r3, [pc, #92]	; (80006ec <MX_CAN1_Init+0x64>)
 800068e:	4a18      	ldr	r2, [pc, #96]	; (80006f0 <MX_CAN1_Init+0x68>)
 8000690:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 8;
 8000692:	4b16      	ldr	r3, [pc, #88]	; (80006ec <MX_CAN1_Init+0x64>)
 8000694:	2208      	movs	r2, #8
 8000696:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8000698:	4b14      	ldr	r3, [pc, #80]	; (80006ec <MX_CAN1_Init+0x64>)
 800069a:	2200      	movs	r2, #0
 800069c:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 800069e:	4b13      	ldr	r3, [pc, #76]	; (80006ec <MX_CAN1_Init+0x64>)
 80006a0:	2200      	movs	r2, #0
 80006a2:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_2TQ;
 80006a4:	4b11      	ldr	r3, [pc, #68]	; (80006ec <MX_CAN1_Init+0x64>)
 80006a6:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80006aa:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_2TQ;
 80006ac:	4b0f      	ldr	r3, [pc, #60]	; (80006ec <MX_CAN1_Init+0x64>)
 80006ae:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80006b2:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 80006b4:	4b0d      	ldr	r3, [pc, #52]	; (80006ec <MX_CAN1_Init+0x64>)
 80006b6:	2200      	movs	r2, #0
 80006b8:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 80006ba:	4b0c      	ldr	r3, [pc, #48]	; (80006ec <MX_CAN1_Init+0x64>)
 80006bc:	2200      	movs	r2, #0
 80006be:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 80006c0:	4b0a      	ldr	r3, [pc, #40]	; (80006ec <MX_CAN1_Init+0x64>)
 80006c2:	2200      	movs	r2, #0
 80006c4:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 80006c6:	4b09      	ldr	r3, [pc, #36]	; (80006ec <MX_CAN1_Init+0x64>)
 80006c8:	2200      	movs	r2, #0
 80006ca:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 80006cc:	4b07      	ldr	r3, [pc, #28]	; (80006ec <MX_CAN1_Init+0x64>)
 80006ce:	2200      	movs	r2, #0
 80006d0:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 80006d2:	4b06      	ldr	r3, [pc, #24]	; (80006ec <MX_CAN1_Init+0x64>)
 80006d4:	2200      	movs	r2, #0
 80006d6:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 80006d8:	4804      	ldr	r0, [pc, #16]	; (80006ec <MX_CAN1_Init+0x64>)
 80006da:	f001 fe11 	bl	8002300 <HAL_CAN_Init>
 80006de:	4603      	mov	r3, r0
 80006e0:	2b00      	cmp	r3, #0
 80006e2:	d001      	beq.n	80006e8 <MX_CAN1_Init+0x60>
  {
    Error_Handler();
 80006e4:	f000 fcec 	bl	80010c0 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 80006e8:	bf00      	nop
 80006ea:	bd80      	pop	{r7, pc}
 80006ec:	200003c0 	.word	0x200003c0
 80006f0:	40006400 	.word	0x40006400

080006f4 <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 80006f4:	b580      	push	{r7, lr}
 80006f6:	b08a      	sub	sp, #40	; 0x28
 80006f8:	af00      	add	r7, sp, #0
 80006fa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006fc:	f107 0314 	add.w	r3, r7, #20
 8000700:	2200      	movs	r2, #0
 8000702:	601a      	str	r2, [r3, #0]
 8000704:	605a      	str	r2, [r3, #4]
 8000706:	609a      	str	r2, [r3, #8]
 8000708:	60da      	str	r2, [r3, #12]
 800070a:	611a      	str	r2, [r3, #16]
  if(canHandle->Instance==CAN1)
 800070c:	687b      	ldr	r3, [r7, #4]
 800070e:	681b      	ldr	r3, [r3, #0]
 8000710:	4a29      	ldr	r2, [pc, #164]	; (80007b8 <HAL_CAN_MspInit+0xc4>)
 8000712:	4293      	cmp	r3, r2
 8000714:	d14b      	bne.n	80007ae <HAL_CAN_MspInit+0xba>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8000716:	2300      	movs	r3, #0
 8000718:	613b      	str	r3, [r7, #16]
 800071a:	4b28      	ldr	r3, [pc, #160]	; (80007bc <HAL_CAN_MspInit+0xc8>)
 800071c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800071e:	4a27      	ldr	r2, [pc, #156]	; (80007bc <HAL_CAN_MspInit+0xc8>)
 8000720:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000724:	6413      	str	r3, [r2, #64]	; 0x40
 8000726:	4b25      	ldr	r3, [pc, #148]	; (80007bc <HAL_CAN_MspInit+0xc8>)
 8000728:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800072a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800072e:	613b      	str	r3, [r7, #16]
 8000730:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000732:	2300      	movs	r3, #0
 8000734:	60fb      	str	r3, [r7, #12]
 8000736:	4b21      	ldr	r3, [pc, #132]	; (80007bc <HAL_CAN_MspInit+0xc8>)
 8000738:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800073a:	4a20      	ldr	r2, [pc, #128]	; (80007bc <HAL_CAN_MspInit+0xc8>)
 800073c:	f043 0308 	orr.w	r3, r3, #8
 8000740:	6313      	str	r3, [r2, #48]	; 0x30
 8000742:	4b1e      	ldr	r3, [pc, #120]	; (80007bc <HAL_CAN_MspInit+0xc8>)
 8000744:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000746:	f003 0308 	and.w	r3, r3, #8
 800074a:	60fb      	str	r3, [r7, #12]
 800074c:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PD0     ------> CAN1_RX
    PD1     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800074e:	2303      	movs	r3, #3
 8000750:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000752:	2302      	movs	r3, #2
 8000754:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000756:	2300      	movs	r3, #0
 8000758:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800075a:	2303      	movs	r3, #3
 800075c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 800075e:	2309      	movs	r3, #9
 8000760:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000762:	f107 0314 	add.w	r3, r7, #20
 8000766:	4619      	mov	r1, r3
 8000768:	4815      	ldr	r0, [pc, #84]	; (80007c0 <HAL_CAN_MspInit+0xcc>)
 800076a:	f003 f90f 	bl	800398c <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_TX_IRQn, 5, 0);
 800076e:	2200      	movs	r2, #0
 8000770:	2105      	movs	r1, #5
 8000772:	2013      	movs	r0, #19
 8000774:	f002 fcde 	bl	8003134 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_TX_IRQn);
 8000778:	2013      	movs	r0, #19
 800077a:	f002 fcf7 	bl	800316c <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 5, 0);
 800077e:	2200      	movs	r2, #0
 8000780:	2105      	movs	r1, #5
 8000782:	2014      	movs	r0, #20
 8000784:	f002 fcd6 	bl	8003134 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8000788:	2014      	movs	r0, #20
 800078a:	f002 fcef 	bl	800316c <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX1_IRQn, 5, 0);
 800078e:	2200      	movs	r2, #0
 8000790:	2105      	movs	r1, #5
 8000792:	2015      	movs	r0, #21
 8000794:	f002 fcce 	bl	8003134 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
 8000798:	2015      	movs	r0, #21
 800079a:	f002 fce7 	bl	800316c <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_SCE_IRQn, 5, 0);
 800079e:	2200      	movs	r2, #0
 80007a0:	2105      	movs	r1, #5
 80007a2:	2016      	movs	r0, #22
 80007a4:	f002 fcc6 	bl	8003134 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_SCE_IRQn);
 80007a8:	2016      	movs	r0, #22
 80007aa:	f002 fcdf 	bl	800316c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }
}
 80007ae:	bf00      	nop
 80007b0:	3728      	adds	r7, #40	; 0x28
 80007b2:	46bd      	mov	sp, r7
 80007b4:	bd80      	pop	{r7, pc}
 80007b6:	bf00      	nop
 80007b8:	40006400 	.word	0x40006400
 80007bc:	40023800 	.word	0x40023800
 80007c0:	40020c00 	.word	0x40020c00

080007c4 <Can_MessageConfig>:
  }
}

/* USER CODE BEGIN 1 */
void Can_MessageConfig(void)
{
 80007c4:	b480      	push	{r7}
 80007c6:	b083      	sub	sp, #12
 80007c8:	af00      	add	r7, sp, #0
	for(int i=0; i<8; i++)           //Êó†ÁâπÊÆäÊÉÖÂÜµÊâπÈáèËÆæÁΩ?
 80007ca:	2300      	movs	r3, #0
 80007cc:	607b      	str	r3, [r7, #4]
 80007ce:	e052      	b.n	8000876 <Can_MessageConfig+0xb2>
	{
		Can_cmdHeader[i].ExtId =   0x0;
 80007d0:	494c      	ldr	r1, [pc, #304]	; (8000904 <Can_MessageConfig+0x140>)
 80007d2:	687a      	ldr	r2, [r7, #4]
 80007d4:	4613      	mov	r3, r2
 80007d6:	005b      	lsls	r3, r3, #1
 80007d8:	4413      	add	r3, r2
 80007da:	00db      	lsls	r3, r3, #3
 80007dc:	440b      	add	r3, r1
 80007de:	3304      	adds	r3, #4
 80007e0:	2200      	movs	r2, #0
 80007e2:	601a      	str	r2, [r3, #0]
		Can_cmdHeader[i].IDE = CAN_ID_STD;
 80007e4:	4947      	ldr	r1, [pc, #284]	; (8000904 <Can_MessageConfig+0x140>)
 80007e6:	687a      	ldr	r2, [r7, #4]
 80007e8:	4613      	mov	r3, r2
 80007ea:	005b      	lsls	r3, r3, #1
 80007ec:	4413      	add	r3, r2
 80007ee:	00db      	lsls	r3, r3, #3
 80007f0:	440b      	add	r3, r1
 80007f2:	3308      	adds	r3, #8
 80007f4:	2200      	movs	r2, #0
 80007f6:	601a      	str	r2, [r3, #0]
		Can_cmdHeader[i].RTR = CAN_RTR_DATA;
 80007f8:	4942      	ldr	r1, [pc, #264]	; (8000904 <Can_MessageConfig+0x140>)
 80007fa:	687a      	ldr	r2, [r7, #4]
 80007fc:	4613      	mov	r3, r2
 80007fe:	005b      	lsls	r3, r3, #1
 8000800:	4413      	add	r3, r2
 8000802:	00db      	lsls	r3, r3, #3
 8000804:	440b      	add	r3, r1
 8000806:	330c      	adds	r3, #12
 8000808:	2200      	movs	r2, #0
 800080a:	601a      	str	r2, [r3, #0]
		Can_cmdHeader[i].DLC = 8;
 800080c:	493d      	ldr	r1, [pc, #244]	; (8000904 <Can_MessageConfig+0x140>)
 800080e:	687a      	ldr	r2, [r7, #4]
 8000810:	4613      	mov	r3, r2
 8000812:	005b      	lsls	r3, r3, #1
 8000814:	4413      	add	r3, r2
 8000816:	00db      	lsls	r3, r3, #3
 8000818:	440b      	add	r3, r1
 800081a:	3310      	adds	r3, #16
 800081c:	2208      	movs	r2, #8
 800081e:	601a      	str	r2, [r3, #0]
		Can_recHeader[i].ExtId = 0x0;
 8000820:	4939      	ldr	r1, [pc, #228]	; (8000908 <Can_MessageConfig+0x144>)
 8000822:	687a      	ldr	r2, [r7, #4]
 8000824:	4613      	mov	r3, r2
 8000826:	00db      	lsls	r3, r3, #3
 8000828:	1a9b      	subs	r3, r3, r2
 800082a:	009b      	lsls	r3, r3, #2
 800082c:	440b      	add	r3, r1
 800082e:	3304      	adds	r3, #4
 8000830:	2200      	movs	r2, #0
 8000832:	601a      	str	r2, [r3, #0]
		Can_recHeader[i].IDE = CAN_ID_STD;
 8000834:	4934      	ldr	r1, [pc, #208]	; (8000908 <Can_MessageConfig+0x144>)
 8000836:	687a      	ldr	r2, [r7, #4]
 8000838:	4613      	mov	r3, r2
 800083a:	00db      	lsls	r3, r3, #3
 800083c:	1a9b      	subs	r3, r3, r2
 800083e:	009b      	lsls	r3, r3, #2
 8000840:	440b      	add	r3, r1
 8000842:	3308      	adds	r3, #8
 8000844:	2200      	movs	r2, #0
 8000846:	601a      	str	r2, [r3, #0]
		Can_recHeader[i].RTR = CAN_RTR_DATA;
 8000848:	492f      	ldr	r1, [pc, #188]	; (8000908 <Can_MessageConfig+0x144>)
 800084a:	687a      	ldr	r2, [r7, #4]
 800084c:	4613      	mov	r3, r2
 800084e:	00db      	lsls	r3, r3, #3
 8000850:	1a9b      	subs	r3, r3, r2
 8000852:	009b      	lsls	r3, r3, #2
 8000854:	440b      	add	r3, r1
 8000856:	330c      	adds	r3, #12
 8000858:	2200      	movs	r2, #0
 800085a:	601a      	str	r2, [r3, #0]
		Can_recHeader[i].DLC = 8;
 800085c:	492a      	ldr	r1, [pc, #168]	; (8000908 <Can_MessageConfig+0x144>)
 800085e:	687a      	ldr	r2, [r7, #4]
 8000860:	4613      	mov	r3, r2
 8000862:	00db      	lsls	r3, r3, #3
 8000864:	1a9b      	subs	r3, r3, r2
 8000866:	009b      	lsls	r3, r3, #2
 8000868:	440b      	add	r3, r1
 800086a:	3310      	adds	r3, #16
 800086c:	2208      	movs	r2, #8
 800086e:	601a      	str	r2, [r3, #0]
	for(int i=0; i<8; i++)           //Êó†ÁâπÊÆäÊÉÖÂÜµÊâπÈáèËÆæÁΩ?
 8000870:	687b      	ldr	r3, [r7, #4]
 8000872:	3301      	adds	r3, #1
 8000874:	607b      	str	r3, [r7, #4]
 8000876:	687b      	ldr	r3, [r7, #4]
 8000878:	2b07      	cmp	r3, #7
 800087a:	dda9      	ble.n	80007d0 <Can_MessageConfig+0xc>
	}
	Can_cmdHeader[Motor_LeftFront_ID].StdId = 0x200;
 800087c:	4b21      	ldr	r3, [pc, #132]	; (8000904 <Can_MessageConfig+0x140>)
 800087e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000882:	619a      	str	r2, [r3, #24]
	Can_recHeader[Motor_LeftFront_ID].StdId = 0x201;
 8000884:	4b20      	ldr	r3, [pc, #128]	; (8000908 <Can_MessageConfig+0x144>)
 8000886:	f240 2201 	movw	r2, #513	; 0x201
 800088a:	61da      	str	r2, [r3, #28]

	Can_cmdHeader[Motor_LeftRear_ID].StdId = 0x200;
 800088c:	4b1d      	ldr	r3, [pc, #116]	; (8000904 <Can_MessageConfig+0x140>)
 800088e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000892:	631a      	str	r2, [r3, #48]	; 0x30
	Can_recHeader[Motor_LeftRear_ID].StdId = 0x202;
 8000894:	4b1c      	ldr	r3, [pc, #112]	; (8000908 <Can_MessageConfig+0x144>)
 8000896:	f240 2202 	movw	r2, #514	; 0x202
 800089a:	639a      	str	r2, [r3, #56]	; 0x38

	Can_cmdHeader[Motor_RightRear_ID].StdId = 0x200;
 800089c:	4b19      	ldr	r3, [pc, #100]	; (8000904 <Can_MessageConfig+0x140>)
 800089e:	f44f 7200 	mov.w	r2, #512	; 0x200
 80008a2:	649a      	str	r2, [r3, #72]	; 0x48
	Can_recHeader[Motor_RightRear_ID].StdId = 0x203;
 80008a4:	4b18      	ldr	r3, [pc, #96]	; (8000908 <Can_MessageConfig+0x144>)
 80008a6:	f240 2203 	movw	r2, #515	; 0x203
 80008aa:	655a      	str	r2, [r3, #84]	; 0x54

	Can_cmdHeader[Motor_RightFront_ID].StdId = 0x200;
 80008ac:	4b15      	ldr	r3, [pc, #84]	; (8000904 <Can_MessageConfig+0x140>)
 80008ae:	f44f 7200 	mov.w	r2, #512	; 0x200
 80008b2:	661a      	str	r2, [r3, #96]	; 0x60
	Can_recHeader[Motor_RightFront_ID].StdId = 0x204;
 80008b4:	4b14      	ldr	r3, [pc, #80]	; (8000908 <Can_MessageConfig+0x144>)
 80008b6:	f44f 7201 	mov.w	r2, #516	; 0x204
 80008ba:	671a      	str	r2, [r3, #112]	; 0x70

	Can_cmdHeader[Motor_Pitch_ID].StdId = 0x2FF;
 80008bc:	4b11      	ldr	r3, [pc, #68]	; (8000904 <Can_MessageConfig+0x140>)
 80008be:	f240 22ff 	movw	r2, #767	; 0x2ff
 80008c2:	679a      	str	r2, [r3, #120]	; 0x78
    Can_recHeader[Motor_Pitch_ID].StdId = 0x209;           //pitch id=5
 80008c4:	4b10      	ldr	r3, [pc, #64]	; (8000908 <Can_MessageConfig+0x144>)
 80008c6:	f240 2209 	movw	r2, #521	; 0x209
 80008ca:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

	Can_cmdHeader[Motor_Yaw_ID].StdId = 0x2FF;
 80008ce:	4b0d      	ldr	r3, [pc, #52]	; (8000904 <Can_MessageConfig+0x140>)
 80008d0:	f240 22ff 	movw	r2, #767	; 0x2ff
 80008d4:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    Can_recHeader[Motor_Yaw_ID].StdId = 0x20A;             //yaw id=6
 80008d8:	4b0b      	ldr	r3, [pc, #44]	; (8000908 <Can_MessageConfig+0x144>)
 80008da:	f240 220a 	movw	r2, #522	; 0x20a
 80008de:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8

	Can_cmdHeader[Motor_AmmoFeed_ID].StdId = 0x1FF;
 80008e2:	4b08      	ldr	r3, [pc, #32]	; (8000904 <Can_MessageConfig+0x140>)
 80008e4:	f240 12ff 	movw	r2, #511	; 0x1ff
 80008e8:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
    Can_recHeader[Motor_AmmoFeed_ID].StdId = 0x207;               //c610 id =7
 80008ec:	4b06      	ldr	r3, [pc, #24]	; (8000908 <Can_MessageConfig+0x144>)
 80008ee:	f240 2207 	movw	r2, #519	; 0x207
 80008f2:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4



}
 80008f6:	bf00      	nop
 80008f8:	370c      	adds	r7, #12
 80008fa:	46bd      	mov	sp, r7
 80008fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000900:	4770      	bx	lr
 8000902:	bf00      	nop
 8000904:	20000204 	.word	0x20000204
 8000908:	200002c4 	.word	0x200002c4

0800090c <Can_Filter1Config>:
void Can_Filter1Config(void)
{
 800090c:	b580      	push	{r7, lr}
 800090e:	b08a      	sub	sp, #40	; 0x28
 8000910:	af00      	add	r7, sp, #0
	CAN_FilterTypeDef Filter_1;
	Filter_1.FilterActivation = ENABLE;
 8000912:	2301      	movs	r3, #1
 8000914:	623b      	str	r3, [r7, #32]
	Filter_1.FilterMode = CAN_FILTERMODE_IDMASK;
 8000916:	2300      	movs	r3, #0
 8000918:	61bb      	str	r3, [r7, #24]
	Filter_1.FilterScale = CAN_FILTERSCALE_16BIT;
 800091a:	2300      	movs	r3, #0
 800091c:	61fb      	str	r3, [r7, #28]
	Filter_1.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 800091e:	2300      	movs	r3, #0
 8000920:	613b      	str	r3, [r7, #16]
	Filter_1.FilterIdHigh = 0x0000;
 8000922:	2300      	movs	r3, #0
 8000924:	603b      	str	r3, [r7, #0]
	Filter_1.FilterIdLow = 0x0000;
 8000926:	2300      	movs	r3, #0
 8000928:	607b      	str	r3, [r7, #4]
	Filter_1.FilterMaskIdHigh = 0x0000;
 800092a:	2300      	movs	r3, #0
 800092c:	60bb      	str	r3, [r7, #8]
	Filter_1.FilterMaskIdLow = 0x0000;                      //ÂÖ®ÈÉ®Êé•Êî∂
 800092e:	2300      	movs	r3, #0
 8000930:	60fb      	str	r3, [r7, #12]
	Filter_1.FilterBank = 0;
 8000932:	2300      	movs	r3, #0
 8000934:	617b      	str	r3, [r7, #20]
	HAL_CAN_ConfigFilter(&hcan1, &Filter_1);
 8000936:	463b      	mov	r3, r7
 8000938:	4619      	mov	r1, r3
 800093a:	4803      	ldr	r0, [pc, #12]	; (8000948 <Can_Filter1Config+0x3c>)
 800093c:	f001 fddc 	bl	80024f8 <HAL_CAN_ConfigFilter>
}
 8000940:	bf00      	nop
 8000942:	3728      	adds	r7, #40	; 0x28
 8000944:	46bd      	mov	sp, r7
 8000946:	bd80      	pop	{r7, pc}
 8000948:	200003c0 	.word	0x200003c0

0800094c <HAL_CAN_RxFifo0MsgPendingCallback>:
void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 800094c:	b580      	push	{r7, lr}
 800094e:	b082      	sub	sp, #8
 8000950:	af00      	add	r7, sp, #0
 8000952:	6078      	str	r0, [r7, #4]
	if(hcan->Instance == CAN1)
 8000954:	687b      	ldr	r3, [r7, #4]
 8000956:	681b      	ldr	r3, [r3, #0]
 8000958:	4a45      	ldr	r2, [pc, #276]	; (8000a70 <HAL_CAN_RxFifo0MsgPendingCallback+0x124>)
 800095a:	4293      	cmp	r3, r2
 800095c:	f040 8082 	bne.w	8000a64 <HAL_CAN_RxFifo0MsgPendingCallback+0x118>
	{
		HAL_CAN_GetRxMessage(&hcan1, CAN_RX_FIFO0, &sCan_RxHeader, Can_RxData);
 8000960:	4b44      	ldr	r3, [pc, #272]	; (8000a74 <HAL_CAN_RxFifo0MsgPendingCallback+0x128>)
 8000962:	4a45      	ldr	r2, [pc, #276]	; (8000a78 <HAL_CAN_RxFifo0MsgPendingCallback+0x12c>)
 8000964:	2100      	movs	r1, #0
 8000966:	4845      	ldr	r0, [pc, #276]	; (8000a7c <HAL_CAN_RxFifo0MsgPendingCallback+0x130>)
 8000968:	f001 ffc5 	bl	80028f6 <HAL_CAN_GetRxMessage>
		switch(sCan_RxHeader.StdId)
 800096c:	4b42      	ldr	r3, [pc, #264]	; (8000a78 <HAL_CAN_RxFifo0MsgPendingCallback+0x12c>)
 800096e:	681b      	ldr	r3, [r3, #0]
 8000970:	f240 220a 	movw	r2, #522	; 0x20a
 8000974:	4293      	cmp	r3, r2
 8000976:	d039      	beq.n	80009ec <HAL_CAN_RxFifo0MsgPendingCallback+0xa0>
 8000978:	f240 220a 	movw	r2, #522	; 0x20a
 800097c:	4293      	cmp	r3, r2
 800097e:	d872      	bhi.n	8000a66 <HAL_CAN_RxFifo0MsgPendingCallback+0x11a>
 8000980:	f240 2207 	movw	r2, #519	; 0x207
 8000984:	4293      	cmp	r3, r2
 8000986:	d05f      	beq.n	8000a48 <HAL_CAN_RxFifo0MsgPendingCallback+0xfc>
 8000988:	f240 2209 	movw	r2, #521	; 0x209
 800098c:	4293      	cmp	r3, r2
 800098e:	d16a      	bne.n	8000a66 <HAL_CAN_RxFifo0MsgPendingCallback+0x11a>
		{
		case 0x209:
			Motor[Motor_Pitch_ID].speed = (uint16_t)(Can_RxData[2]<<8) + Can_RxData[3];
 8000990:	4b38      	ldr	r3, [pc, #224]	; (8000a74 <HAL_CAN_RxFifo0MsgPendingCallback+0x128>)
 8000992:	789b      	ldrb	r3, [r3, #2]
 8000994:	b29b      	uxth	r3, r3
 8000996:	021b      	lsls	r3, r3, #8
 8000998:	b29a      	uxth	r2, r3
 800099a:	4b36      	ldr	r3, [pc, #216]	; (8000a74 <HAL_CAN_RxFifo0MsgPendingCallback+0x128>)
 800099c:	78db      	ldrb	r3, [r3, #3]
 800099e:	b29b      	uxth	r3, r3
 80009a0:	4413      	add	r3, r2
 80009a2:	b29a      	uxth	r2, r3
 80009a4:	4b36      	ldr	r3, [pc, #216]	; (8000a80 <HAL_CAN_RxFifo0MsgPendingCallback+0x134>)
 80009a6:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
			Motor[Motor_Pitch_ID].angle = ((Can_RxData[0]<<8) + Can_RxData[1])/32;
 80009aa:	4b32      	ldr	r3, [pc, #200]	; (8000a74 <HAL_CAN_RxFifo0MsgPendingCallback+0x128>)
 80009ac:	781b      	ldrb	r3, [r3, #0]
 80009ae:	021b      	lsls	r3, r3, #8
 80009b0:	4a30      	ldr	r2, [pc, #192]	; (8000a74 <HAL_CAN_RxFifo0MsgPendingCallback+0x128>)
 80009b2:	7852      	ldrb	r2, [r2, #1]
 80009b4:	4413      	add	r3, r2
 80009b6:	2b00      	cmp	r3, #0
 80009b8:	da00      	bge.n	80009bc <HAL_CAN_RxFifo0MsgPendingCallback+0x70>
 80009ba:	331f      	adds	r3, #31
 80009bc:	115b      	asrs	r3, r3, #5
 80009be:	b29a      	uxth	r2, r3
 80009c0:	4b2f      	ldr	r3, [pc, #188]	; (8000a80 <HAL_CAN_RxFifo0MsgPendingCallback+0x134>)
 80009c2:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
			Motor[Motor_Pitch_ID].current = (uint16_t)(Can_RxData[4]<<8) + Can_RxData[5];
 80009c6:	4b2b      	ldr	r3, [pc, #172]	; (8000a74 <HAL_CAN_RxFifo0MsgPendingCallback+0x128>)
 80009c8:	791b      	ldrb	r3, [r3, #4]
 80009ca:	b29b      	uxth	r3, r3
 80009cc:	021b      	lsls	r3, r3, #8
 80009ce:	b29a      	uxth	r2, r3
 80009d0:	4b28      	ldr	r3, [pc, #160]	; (8000a74 <HAL_CAN_RxFifo0MsgPendingCallback+0x128>)
 80009d2:	795b      	ldrb	r3, [r3, #5]
 80009d4:	b29b      	uxth	r3, r3
 80009d6:	4413      	add	r3, r2
 80009d8:	b29a      	uxth	r2, r3
 80009da:	4b29      	ldr	r3, [pc, #164]	; (8000a80 <HAL_CAN_RxFifo0MsgPendingCallback+0x134>)
 80009dc:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
			Motor[Motor_Pitch_ID].temp = Can_RxData[6];
 80009e0:	4b24      	ldr	r3, [pc, #144]	; (8000a74 <HAL_CAN_RxFifo0MsgPendingCallback+0x128>)
 80009e2:	799a      	ldrb	r2, [r3, #6]
 80009e4:	4b26      	ldr	r3, [pc, #152]	; (8000a80 <HAL_CAN_RxFifo0MsgPendingCallback+0x134>)
 80009e6:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a
		    //Ôø???6020ÂèçÈ¶àÁöÑËßíÂ∫¶ÔøΩ??0~8191ËΩ¨Êç¢Ëá?0~255
		break;
 80009ea:	e03c      	b.n	8000a66 <HAL_CAN_RxFifo0MsgPendingCallback+0x11a>

		case 0x20A:
			Motor[Motor_Yaw_ID].speed = (uint16_t)(Can_RxData[2]<<8) + Can_RxData[3];
 80009ec:	4b21      	ldr	r3, [pc, #132]	; (8000a74 <HAL_CAN_RxFifo0MsgPendingCallback+0x128>)
 80009ee:	789b      	ldrb	r3, [r3, #2]
 80009f0:	b29b      	uxth	r3, r3
 80009f2:	021b      	lsls	r3, r3, #8
 80009f4:	b29a      	uxth	r2, r3
 80009f6:	4b1f      	ldr	r3, [pc, #124]	; (8000a74 <HAL_CAN_RxFifo0MsgPendingCallback+0x128>)
 80009f8:	78db      	ldrb	r3, [r3, #3]
 80009fa:	b29b      	uxth	r3, r3
 80009fc:	4413      	add	r3, r2
 80009fe:	b29a      	uxth	r2, r3
 8000a00:	4b1f      	ldr	r3, [pc, #124]	; (8000a80 <HAL_CAN_RxFifo0MsgPendingCallback+0x134>)
 8000a02:	f8a3 207a 	strh.w	r2, [r3, #122]	; 0x7a
			Motor[Motor_Yaw_ID].angle = ((Can_RxData[0]<<8) + Can_RxData[1])/32;
 8000a06:	4b1b      	ldr	r3, [pc, #108]	; (8000a74 <HAL_CAN_RxFifo0MsgPendingCallback+0x128>)
 8000a08:	781b      	ldrb	r3, [r3, #0]
 8000a0a:	021b      	lsls	r3, r3, #8
 8000a0c:	4a19      	ldr	r2, [pc, #100]	; (8000a74 <HAL_CAN_RxFifo0MsgPendingCallback+0x128>)
 8000a0e:	7852      	ldrb	r2, [r2, #1]
 8000a10:	4413      	add	r3, r2
 8000a12:	2b00      	cmp	r3, #0
 8000a14:	da00      	bge.n	8000a18 <HAL_CAN_RxFifo0MsgPendingCallback+0xcc>
 8000a16:	331f      	adds	r3, #31
 8000a18:	115b      	asrs	r3, r3, #5
 8000a1a:	b29a      	uxth	r2, r3
 8000a1c:	4b18      	ldr	r3, [pc, #96]	; (8000a80 <HAL_CAN_RxFifo0MsgPendingCallback+0x134>)
 8000a1e:	f8a3 2078 	strh.w	r2, [r3, #120]	; 0x78
			Motor[Motor_Yaw_ID].current = (uint16_t)(Can_RxData[4]<<8) + Can_RxData[5];
 8000a22:	4b14      	ldr	r3, [pc, #80]	; (8000a74 <HAL_CAN_RxFifo0MsgPendingCallback+0x128>)
 8000a24:	791b      	ldrb	r3, [r3, #4]
 8000a26:	b29b      	uxth	r3, r3
 8000a28:	021b      	lsls	r3, r3, #8
 8000a2a:	b29a      	uxth	r2, r3
 8000a2c:	4b11      	ldr	r3, [pc, #68]	; (8000a74 <HAL_CAN_RxFifo0MsgPendingCallback+0x128>)
 8000a2e:	795b      	ldrb	r3, [r3, #5]
 8000a30:	b29b      	uxth	r3, r3
 8000a32:	4413      	add	r3, r2
 8000a34:	b29a      	uxth	r2, r3
 8000a36:	4b12      	ldr	r3, [pc, #72]	; (8000a80 <HAL_CAN_RxFifo0MsgPendingCallback+0x134>)
 8000a38:	f8a3 207c 	strh.w	r2, [r3, #124]	; 0x7c
			Motor[Motor_Yaw_ID].temp = Can_RxData[6];
 8000a3c:	4b0d      	ldr	r3, [pc, #52]	; (8000a74 <HAL_CAN_RxFifo0MsgPendingCallback+0x128>)
 8000a3e:	799a      	ldrb	r2, [r3, #6]
 8000a40:	4b0f      	ldr	r3, [pc, #60]	; (8000a80 <HAL_CAN_RxFifo0MsgPendingCallback+0x134>)
 8000a42:	f883 207e 	strb.w	r2, [r3, #126]	; 0x7e
			 //Ôø???6020ÂèçÈ¶àÁöÑËßíÂ∫¶ÔøΩ??0~8191ËΩ¨Êç¢Ëá?0~255
		break;
 8000a46:	e00e      	b.n	8000a66 <HAL_CAN_RxFifo0MsgPendingCallback+0x11a>

		case 0x207:
		     Motor[Motor_AmmoFeed_ID].speed = (uint16_t)(Can_RxData[2]<<8) + Can_RxData[3];
 8000a48:	4b0a      	ldr	r3, [pc, #40]	; (8000a74 <HAL_CAN_RxFifo0MsgPendingCallback+0x128>)
 8000a4a:	789b      	ldrb	r3, [r3, #2]
 8000a4c:	b29b      	uxth	r3, r3
 8000a4e:	021b      	lsls	r3, r3, #8
 8000a50:	b29a      	uxth	r2, r3
 8000a52:	4b08      	ldr	r3, [pc, #32]	; (8000a74 <HAL_CAN_RxFifo0MsgPendingCallback+0x128>)
 8000a54:	78db      	ldrb	r3, [r3, #3]
 8000a56:	b29b      	uxth	r3, r3
 8000a58:	4413      	add	r3, r2
 8000a5a:	b29a      	uxth	r2, r3
 8000a5c:	4b08      	ldr	r3, [pc, #32]	; (8000a80 <HAL_CAN_RxFifo0MsgPendingCallback+0x134>)
 8000a5e:	f8a3 208e 	strh.w	r2, [r3, #142]	; 0x8e
		break;
 8000a62:	e000      	b.n	8000a66 <HAL_CAN_RxFifo0MsgPendingCallback+0x11a>
		}




	}
 8000a64:	bf00      	nop
}
 8000a66:	bf00      	nop
 8000a68:	3708      	adds	r7, #8
 8000a6a:	46bd      	mov	sp, r7
 8000a6c:	bd80      	pop	{r7, pc}
 8000a6e:	bf00      	nop
 8000a70:	40006400 	.word	0x40006400
 8000a74:	200001f4 	.word	0x200001f4
 8000a78:	200003a4 	.word	0x200003a4
 8000a7c:	200003c0 	.word	0x200003c0
 8000a80:	200007b0 	.word	0x200007b0

08000a84 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000a84:	b580      	push	{r7, lr}
 8000a86:	b082      	sub	sp, #8
 8000a88:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000a8a:	2300      	movs	r3, #0
 8000a8c:	607b      	str	r3, [r7, #4]
 8000a8e:	4b0c      	ldr	r3, [pc, #48]	; (8000ac0 <MX_DMA_Init+0x3c>)
 8000a90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a92:	4a0b      	ldr	r2, [pc, #44]	; (8000ac0 <MX_DMA_Init+0x3c>)
 8000a94:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000a98:	6313      	str	r3, [r2, #48]	; 0x30
 8000a9a:	4b09      	ldr	r3, [pc, #36]	; (8000ac0 <MX_DMA_Init+0x3c>)
 8000a9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a9e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000aa2:	607b      	str	r3, [r7, #4]
 8000aa4:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 5, 0);
 8000aa6:	2200      	movs	r2, #0
 8000aa8:	2105      	movs	r1, #5
 8000aaa:	200c      	movs	r0, #12
 8000aac:	f002 fb42 	bl	8003134 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8000ab0:	200c      	movs	r0, #12
 8000ab2:	f002 fb5b 	bl	800316c <HAL_NVIC_EnableIRQ>

}
 8000ab6:	bf00      	nop
 8000ab8:	3708      	adds	r7, #8
 8000aba:	46bd      	mov	sp, r7
 8000abc:	bd80      	pop	{r7, pc}
 8000abe:	bf00      	nop
 8000ac0:	40023800 	.word	0x40023800

08000ac4 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8000ac4:	b580      	push	{r7, lr}
 8000ac6:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8000ac8:	4a18      	ldr	r2, [pc, #96]	; (8000b2c <MX_FREERTOS_Init+0x68>)
 8000aca:	2100      	movs	r1, #0
 8000acc:	4818      	ldr	r0, [pc, #96]	; (8000b30 <MX_FREERTOS_Init+0x6c>)
 8000ace:	f006 fd85 	bl	80075dc <osThreadNew>
 8000ad2:	4603      	mov	r3, r0
 8000ad4:	4a17      	ldr	r2, [pc, #92]	; (8000b34 <MX_FREERTOS_Init+0x70>)
 8000ad6:	6013      	str	r3, [r2, #0]

  /* creation of SendMessage */
  SendMessageHandle = osThreadNew(start_SendMessage, NULL, &SendMessage_attributes);
 8000ad8:	4a17      	ldr	r2, [pc, #92]	; (8000b38 <MX_FREERTOS_Init+0x74>)
 8000ada:	2100      	movs	r1, #0
 8000adc:	4817      	ldr	r0, [pc, #92]	; (8000b3c <MX_FREERTOS_Init+0x78>)
 8000ade:	f006 fd7d 	bl	80075dc <osThreadNew>
 8000ae2:	4603      	mov	r3, r0
 8000ae4:	4a16      	ldr	r2, [pc, #88]	; (8000b40 <MX_FREERTOS_Init+0x7c>)
 8000ae6:	6013      	str	r3, [r2, #0]

  /* creation of ReceiveMessage */
  ReceiveMessageHandle = osThreadNew(startReceiveMessage, NULL, &ReceiveMessage_attributes);
 8000ae8:	4a16      	ldr	r2, [pc, #88]	; (8000b44 <MX_FREERTOS_Init+0x80>)
 8000aea:	2100      	movs	r1, #0
 8000aec:	4816      	ldr	r0, [pc, #88]	; (8000b48 <MX_FREERTOS_Init+0x84>)
 8000aee:	f006 fd75 	bl	80075dc <osThreadNew>
 8000af2:	4603      	mov	r3, r0
 8000af4:	4a15      	ldr	r2, [pc, #84]	; (8000b4c <MX_FREERTOS_Init+0x88>)
 8000af6:	6013      	str	r3, [r2, #0]

  /* creation of ChangeTarget */
  ChangeTargetHandle = osThreadNew(fun_ChangeTarget, NULL, &ChangeTarget_attributes);
 8000af8:	4a15      	ldr	r2, [pc, #84]	; (8000b50 <MX_FREERTOS_Init+0x8c>)
 8000afa:	2100      	movs	r1, #0
 8000afc:	4815      	ldr	r0, [pc, #84]	; (8000b54 <MX_FREERTOS_Init+0x90>)
 8000afe:	f006 fd6d 	bl	80075dc <osThreadNew>
 8000b02:	4603      	mov	r3, r0
 8000b04:	4a14      	ldr	r2, [pc, #80]	; (8000b58 <MX_FREERTOS_Init+0x94>)
 8000b06:	6013      	str	r3, [r2, #0]

  /* creation of PWM_Test */
  PWM_TestHandle = osThreadNew(Start_PWM_Test, NULL, &PWM_Test_attributes);
 8000b08:	4a14      	ldr	r2, [pc, #80]	; (8000b5c <MX_FREERTOS_Init+0x98>)
 8000b0a:	2100      	movs	r1, #0
 8000b0c:	4814      	ldr	r0, [pc, #80]	; (8000b60 <MX_FREERTOS_Init+0x9c>)
 8000b0e:	f006 fd65 	bl	80075dc <osThreadNew>
 8000b12:	4603      	mov	r3, r0
 8000b14:	4a13      	ldr	r2, [pc, #76]	; (8000b64 <MX_FREERTOS_Init+0xa0>)
 8000b16:	6013      	str	r3, [r2, #0]

  /* creation of IMU_Read */
  IMU_ReadHandle = osThreadNew(StartIMU_Read, NULL, &IMU_Read_attributes);
 8000b18:	4a13      	ldr	r2, [pc, #76]	; (8000b68 <MX_FREERTOS_Init+0xa4>)
 8000b1a:	2100      	movs	r1, #0
 8000b1c:	4813      	ldr	r0, [pc, #76]	; (8000b6c <MX_FREERTOS_Init+0xa8>)
 8000b1e:	f006 fd5d 	bl	80075dc <osThreadNew>
 8000b22:	4603      	mov	r3, r0
 8000b24:	4a12      	ldr	r2, [pc, #72]	; (8000b70 <MX_FREERTOS_Init+0xac>)
 8000b26:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 8000b28:	bf00      	nop
 8000b2a:	bd80      	pop	{r7, pc}
 8000b2c:	0800a2b8 	.word	0x0800a2b8
 8000b30:	08000b75 	.word	0x08000b75
 8000b34:	200003ec 	.word	0x200003ec
 8000b38:	0800a2dc 	.word	0x0800a2dc
 8000b3c:	08000b85 	.word	0x08000b85
 8000b40:	200003f0 	.word	0x200003f0
 8000b44:	0800a300 	.word	0x0800a300
 8000b48:	08000c89 	.word	0x08000c89
 8000b4c:	200003f4 	.word	0x200003f4
 8000b50:	0800a324 	.word	0x0800a324
 8000b54:	08000ced 	.word	0x08000ced
 8000b58:	200003f8 	.word	0x200003f8
 8000b5c:	0800a348 	.word	0x0800a348
 8000b60:	08000cf9 	.word	0x08000cf9
 8000b64:	200003fc 	.word	0x200003fc
 8000b68:	0800a36c 	.word	0x0800a36c
 8000b6c:	08000d5d 	.word	0x08000d5d
 8000b70:	20000400 	.word	0x20000400

08000b74 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8000b74:	b580      	push	{r7, lr}
 8000b76:	b082      	sub	sp, #8
 8000b78:	af00      	add	r7, sp, #0
 8000b7a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000b7c:	2001      	movs	r0, #1
 8000b7e:	f006 fdbf 	bl	8007700 <osDelay>
 8000b82:	e7fb      	b.n	8000b7c <StartDefaultTask+0x8>

08000b84 <start_SendMessage>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_start_SendMessage */
void start_SendMessage(void *argument)
{
 8000b84:	b580      	push	{r7, lr}
 8000b86:	b082      	sub	sp, #8
 8000b88:	af00      	add	r7, sp, #0
 8000b8a:	6078      	str	r0, [r7, #4]

//	  PID_Origin(&PID_Motor_Angle[Motor_Pitch_ID], Motor[Motor_Pitch_ID].angle, Motor[Motor_Pitch_ID].target);
//   	  Can_TxData[0] = (PID_Motor_Angle[Motor_Pitch_ID].Output>>8);
//   	  Can_TxData[1] = PID_Motor_Angle[Motor_Pitch_ID].Output;

	  PID_Origin(&PID_Motor_Angle[Motor_Pitch_ID], Motor[Motor_Pitch_ID].angle, Motor[Motor_Pitch_ID].target_angle);
 8000b8c:	4b34      	ldr	r3, [pc, #208]	; (8000c60 <start_SendMessage+0xdc>)
 8000b8e:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 8000b92:	ee07 3a90 	vmov	s15, r3
 8000b96:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000b9a:	4b31      	ldr	r3, [pc, #196]	; (8000c60 <start_SendMessage+0xdc>)
 8000b9c:	ed93 7a1d 	vldr	s14, [r3, #116]	; 0x74
 8000ba0:	eef0 0a47 	vmov.f32	s1, s14
 8000ba4:	eeb0 0a67 	vmov.f32	s0, s15
 8000ba8:	482e      	ldr	r0, [pc, #184]	; (8000c64 <start_SendMessage+0xe0>)
 8000baa:	f000 fb91 	bl	80012d0 <PID_Origin>
   	  PID_Incr(&PID_Motor_Speed[Motor_Pitch_ID], Motor[Motor_Pitch_ID].speed, PID_Motor_Angle[Motor_Pitch_ID].Output);
 8000bae:	4b2c      	ldr	r3, [pc, #176]	; (8000c60 <start_SendMessage+0xdc>)
 8000bb0:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8000bb4:	ee07 3a90 	vmov	s15, r3
 8000bb8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000bbc:	4b2a      	ldr	r3, [pc, #168]	; (8000c68 <start_SendMessage+0xe4>)
 8000bbe:	f9b3 3110 	ldrsh.w	r3, [r3, #272]	; 0x110
 8000bc2:	ee07 3a10 	vmov	s14, r3
 8000bc6:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8000bca:	eef0 0a47 	vmov.f32	s1, s14
 8000bce:	eeb0 0a67 	vmov.f32	s0, s15
 8000bd2:	4826      	ldr	r0, [pc, #152]	; (8000c6c <start_SendMessage+0xe8>)
 8000bd4:	f000 fc6a 	bl	80014ac <PID_Incr>
   	  temp += PID_Motor_Speed[Motor_Pitch_ID].Output;
 8000bd8:	4b25      	ldr	r3, [pc, #148]	; (8000c70 <start_SendMessage+0xec>)
 8000bda:	f9b3 3110 	ldrsh.w	r3, [r3, #272]	; 0x110
 8000bde:	b29a      	uxth	r2, r3
 8000be0:	4b24      	ldr	r3, [pc, #144]	; (8000c74 <start_SendMessage+0xf0>)
 8000be2:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000be6:	b29b      	uxth	r3, r3
 8000be8:	4413      	add	r3, r2
 8000bea:	b29b      	uxth	r3, r3
 8000bec:	b21a      	sxth	r2, r3
 8000bee:	4b21      	ldr	r3, [pc, #132]	; (8000c74 <start_SendMessage+0xf0>)
 8000bf0:	801a      	strh	r2, [r3, #0]
   	  Can_TxData[0] = temp>>8;
 8000bf2:	4b20      	ldr	r3, [pc, #128]	; (8000c74 <start_SendMessage+0xf0>)
 8000bf4:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000bf8:	121b      	asrs	r3, r3, #8
 8000bfa:	b21b      	sxth	r3, r3
 8000bfc:	b2da      	uxtb	r2, r3
 8000bfe:	4b1e      	ldr	r3, [pc, #120]	; (8000c78 <start_SendMessage+0xf4>)
 8000c00:	701a      	strb	r2, [r3, #0]
   	  Can_TxData[1] = temp;
 8000c02:	4b1c      	ldr	r3, [pc, #112]	; (8000c74 <start_SendMessage+0xf0>)
 8000c04:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000c08:	b2da      	uxtb	r2, r3
 8000c0a:	4b1b      	ldr	r3, [pc, #108]	; (8000c78 <start_SendMessage+0xf4>)
 8000c0c:	705a      	strb	r2, [r3, #1]

   	  PID_Origin(&PID_Motor_Angle[Motor_Yaw_ID], Motor[Motor_Yaw_ID].angle, Motor[Motor_Yaw_ID].target_angle);
 8000c0e:	4b14      	ldr	r3, [pc, #80]	; (8000c60 <start_SendMessage+0xdc>)
 8000c10:	f8b3 3078 	ldrh.w	r3, [r3, #120]	; 0x78
 8000c14:	ee07 3a90 	vmov	s15, r3
 8000c18:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000c1c:	4b10      	ldr	r3, [pc, #64]	; (8000c60 <start_SendMessage+0xdc>)
 8000c1e:	ed93 7a22 	vldr	s14, [r3, #136]	; 0x88
 8000c22:	eef0 0a47 	vmov.f32	s1, s14
 8000c26:	eeb0 0a67 	vmov.f32	s0, s15
 8000c2a:	4814      	ldr	r0, [pc, #80]	; (8000c7c <start_SendMessage+0xf8>)
 8000c2c:	f000 fb50 	bl	80012d0 <PID_Origin>
   	  Can_TxData[2] = (PID_Motor_Angle[Motor_Yaw_ID].Output>>8);
 8000c30:	4b0d      	ldr	r3, [pc, #52]	; (8000c68 <start_SendMessage+0xe4>)
 8000c32:	f9b3 3140 	ldrsh.w	r3, [r3, #320]	; 0x140
 8000c36:	121b      	asrs	r3, r3, #8
 8000c38:	b21b      	sxth	r3, r3
 8000c3a:	b2da      	uxtb	r2, r3
 8000c3c:	4b0e      	ldr	r3, [pc, #56]	; (8000c78 <start_SendMessage+0xf4>)
 8000c3e:	709a      	strb	r2, [r3, #2]
   	  Can_TxData[3] = PID_Motor_Angle[Motor_Yaw_ID].Output;
 8000c40:	4b09      	ldr	r3, [pc, #36]	; (8000c68 <start_SendMessage+0xe4>)
 8000c42:	f9b3 3140 	ldrsh.w	r3, [r3, #320]	; 0x140
 8000c46:	b2da      	uxtb	r2, r3
 8000c48:	4b0b      	ldr	r3, [pc, #44]	; (8000c78 <start_SendMessage+0xf4>)
 8000c4a:	70da      	strb	r2, [r3, #3]

   	  HAL_CAN_AddTxMessage(&hcan1, &Can_cmdHeader[Motor_Yaw_ID], Can_TxData, (uint32_t*)CAN_TX_MAILBOX0);
 8000c4c:	2301      	movs	r3, #1
 8000c4e:	4a0a      	ldr	r2, [pc, #40]	; (8000c78 <start_SendMessage+0xf4>)
 8000c50:	490b      	ldr	r1, [pc, #44]	; (8000c80 <start_SendMessage+0xfc>)
 8000c52:	480c      	ldr	r0, [pc, #48]	; (8000c84 <start_SendMessage+0x100>)
 8000c54:	f001 fd74 	bl	8002740 <HAL_CAN_AddTxMessage>
//	  Can_TxData[4] = (PID_Motor_Speed[2].Output>>8);
//	  Can_TxData[5] = PID_Motor_Speed[2].Output;
//  	  HAL_CAN_AddTxMessage(&hcan1, &Can_2006cmdHeader, Can_TxData, (uint32_t*)CAN_TX_MAILBOX0);


    osDelay(5);
 8000c58:	2005      	movs	r0, #5
 8000c5a:	f006 fd51 	bl	8007700 <osDelay>
	  PID_Origin(&PID_Motor_Angle[Motor_Pitch_ID], Motor[Motor_Pitch_ID].angle, Motor[Motor_Pitch_ID].target_angle);
 8000c5e:	e795      	b.n	8000b8c <start_SendMessage+0x8>
 8000c60:	200007b0 	.word	0x200007b0
 8000c64:	20000720 	.word	0x20000720
 8000c68:	20000630 	.word	0x20000630
 8000c6c:	200005a0 	.word	0x200005a0
 8000c70:	200004b0 	.word	0x200004b0
 8000c74:	20000404 	.word	0x20000404
 8000c78:	200001fc 	.word	0x200001fc
 8000c7c:	20000750 	.word	0x20000750
 8000c80:	20000294 	.word	0x20000294
 8000c84:	200003c0 	.word	0x200003c0

08000c88 <startReceiveMessage>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_startReceiveMessage */
void startReceiveMessage(void *argument)
{
 8000c88:	b580      	push	{r7, lr}
 8000c8a:	b084      	sub	sp, #16
 8000c8c:	af00      	add	r7, sp, #0
 8000c8e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN startReceiveMessage */
	int data_size = 0;
 8000c90:	2300      	movs	r3, #0
 8000c92:	60fb      	str	r3, [r7, #12]
  /* Infinite loop */
  for(;;)
  {
	if(HAL_UART_GetState(&huart1) ==  HAL_UART_STATE_READY)
 8000c94:	4811      	ldr	r0, [pc, #68]	; (8000cdc <startReceiveMessage+0x54>)
 8000c96:	f005 fdcd 	bl	8006834 <HAL_UART_GetState>
 8000c9a:	4603      	mov	r3, r0
 8000c9c:	2b20      	cmp	r3, #32
 8000c9e:	d118      	bne.n	8000cd2 <startReceiveMessage+0x4a>
	{

		Message[0] = Motor[Motor_Pitch_ID].angle;
 8000ca0:	4b0f      	ldr	r3, [pc, #60]	; (8000ce0 <startReceiveMessage+0x58>)
 8000ca2:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 8000ca6:	b2da      	uxtb	r2, r3
 8000ca8:	4b0e      	ldr	r3, [pc, #56]	; (8000ce4 <startReceiveMessage+0x5c>)
 8000caa:	701a      	strb	r2, [r3, #0]
		Message[1] = Motor[Motor_Yaw_ID].angle;
 8000cac:	4b0c      	ldr	r3, [pc, #48]	; (8000ce0 <startReceiveMessage+0x58>)
 8000cae:	f8b3 3078 	ldrh.w	r3, [r3, #120]	; 0x78
 8000cb2:	b2da      	uxtb	r2, r3
 8000cb4:	4b0b      	ldr	r3, [pc, #44]	; (8000ce4 <startReceiveMessage+0x5c>)
 8000cb6:	705a      	strb	r2, [r3, #1]
		Message[2] = uart_rxbuff;
 8000cb8:	4b0b      	ldr	r3, [pc, #44]	; (8000ce8 <startReceiveMessage+0x60>)
 8000cba:	781a      	ldrb	r2, [r3, #0]
 8000cbc:	4b09      	ldr	r3, [pc, #36]	; (8000ce4 <startReceiveMessage+0x5c>)
 8000cbe:	709a      	strb	r2, [r3, #2]
		data_size = 3;
 8000cc0:	2303      	movs	r3, #3
 8000cc2:	60fb      	str	r3, [r7, #12]
//		Message[3] = BMI088_Gyro.y_LSB_Data;
//		Message[4] = BMI088_Gyro.z_MSB_Data;
//		Message[5] = BMI088_Gyro.z_LSB_Data;
//		data_size = 6;

		HAL_UART_Transmit_DMA(&huart1, Message, data_size);
 8000cc4:	68fb      	ldr	r3, [r7, #12]
 8000cc6:	b29b      	uxth	r3, r3
 8000cc8:	461a      	mov	r2, r3
 8000cca:	4906      	ldr	r1, [pc, #24]	; (8000ce4 <startReceiveMessage+0x5c>)
 8000ccc:	4803      	ldr	r0, [pc, #12]	; (8000cdc <startReceiveMessage+0x54>)
 8000cce:	f005 fa41 	bl	8006154 <HAL_UART_Transmit_DMA>
	}

    osDelay(50);
 8000cd2:	2032      	movs	r0, #50	; 0x32
 8000cd4:	f006 fd14 	bl	8007700 <osDelay>
	if(HAL_UART_GetState(&huart1) ==  HAL_UART_STATE_READY)
 8000cd8:	e7dc      	b.n	8000c94 <startReceiveMessage+0xc>
 8000cda:	bf00      	nop
 8000cdc:	200009ac 	.word	0x200009ac
 8000ce0:	200007b0 	.word	0x200007b0
 8000ce4:	20000000 	.word	0x20000000
 8000ce8:	200003e8 	.word	0x200003e8

08000cec <fun_ChangeTarget>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_fun_ChangeTarget */
void fun_ChangeTarget(void *argument)
{
 8000cec:	b480      	push	{r7}
 8000cee:	b083      	sub	sp, #12
 8000cf0:	af00      	add	r7, sp, #0
 8000cf2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN fun_ChangeTarget */

  /* Infinite loop */
	for(;;)
 8000cf4:	e7fe      	b.n	8000cf4 <fun_ChangeTarget+0x8>
	...

08000cf8 <Start_PWM_Test>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Start_PWM_Test */
void Start_PWM_Test(void *argument)
{
 8000cf8:	b580      	push	{r7, lr}
 8000cfa:	b084      	sub	sp, #16
 8000cfc:	af00      	add	r7, sp, #0
 8000cfe:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Start_PWM_Test */
	int pwm_count = 500;
 8000d00:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8000d04:	60fb      	str	r3, [r7, #12]
  /* Infinite loop */
  for(;;)
  {
	  for(;pwm_count < 1000; pwm_count++)
 8000d06:	e00d      	b.n	8000d24 <Start_PWM_Test+0x2c>
	  {
		  __HAL_TIM_SET_COMPARE(&htim5, TIM_CHANNEL_1, pwm_count);
 8000d08:	4b13      	ldr	r3, [pc, #76]	; (8000d58 <Start_PWM_Test+0x60>)
 8000d0a:	681b      	ldr	r3, [r3, #0]
 8000d0c:	68fa      	ldr	r2, [r7, #12]
 8000d0e:	635a      	str	r2, [r3, #52]	; 0x34
		  __HAL_TIM_SET_COMPARE(&htim5, TIM_CHANNEL_3, pwm_count);
 8000d10:	4b11      	ldr	r3, [pc, #68]	; (8000d58 <Start_PWM_Test+0x60>)
 8000d12:	681b      	ldr	r3, [r3, #0]
 8000d14:	68fa      	ldr	r2, [r7, #12]
 8000d16:	63da      	str	r2, [r3, #60]	; 0x3c
		  osDelay(2);
 8000d18:	2002      	movs	r0, #2
 8000d1a:	f006 fcf1 	bl	8007700 <osDelay>
	  for(;pwm_count < 1000; pwm_count++)
 8000d1e:	68fb      	ldr	r3, [r7, #12]
 8000d20:	3301      	adds	r3, #1
 8000d22:	60fb      	str	r3, [r7, #12]
 8000d24:	68fb      	ldr	r3, [r7, #12]
 8000d26:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000d2a:	dbed      	blt.n	8000d08 <Start_PWM_Test+0x10>
	  }
	  for(;pwm_count > 0; pwm_count--)
 8000d2c:	e00d      	b.n	8000d4a <Start_PWM_Test+0x52>
	  {
	      __HAL_TIM_SET_COMPARE(&htim5, TIM_CHANNEL_1, pwm_count);
 8000d2e:	4b0a      	ldr	r3, [pc, #40]	; (8000d58 <Start_PWM_Test+0x60>)
 8000d30:	681b      	ldr	r3, [r3, #0]
 8000d32:	68fa      	ldr	r2, [r7, #12]
 8000d34:	635a      	str	r2, [r3, #52]	; 0x34
	  	  __HAL_TIM_SET_COMPARE(&htim5, TIM_CHANNEL_3, pwm_count);
 8000d36:	4b08      	ldr	r3, [pc, #32]	; (8000d58 <Start_PWM_Test+0x60>)
 8000d38:	681b      	ldr	r3, [r3, #0]
 8000d3a:	68fa      	ldr	r2, [r7, #12]
 8000d3c:	63da      	str	r2, [r3, #60]	; 0x3c
	  	  osDelay(2);
 8000d3e:	2002      	movs	r0, #2
 8000d40:	f006 fcde 	bl	8007700 <osDelay>
	  for(;pwm_count > 0; pwm_count--)
 8000d44:	68fb      	ldr	r3, [r7, #12]
 8000d46:	3b01      	subs	r3, #1
 8000d48:	60fb      	str	r3, [r7, #12]
 8000d4a:	68fb      	ldr	r3, [r7, #12]
 8000d4c:	2b00      	cmp	r3, #0
 8000d4e:	dcee      	bgt.n	8000d2e <Start_PWM_Test+0x36>
	  }
    osDelay(5);
 8000d50:	2005      	movs	r0, #5
 8000d52:	f006 fcd5 	bl	8007700 <osDelay>
	  for(;pwm_count < 1000; pwm_count++)
 8000d56:	e7e5      	b.n	8000d24 <Start_PWM_Test+0x2c>
 8000d58:	20000964 	.word	0x20000964

08000d5c <StartIMU_Read>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartIMU_Read */
void StartIMU_Read(void *argument)
{
 8000d5c:	b580      	push	{r7, lr}
 8000d5e:	b082      	sub	sp, #8
 8000d60:	af00      	add	r7, sp, #0
 8000d62:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartIMU_Read */
  /* Infinite loop */
  for(;;)
  {
	 BMI088_read_Gyro(&BMI088_Gyro);
 8000d64:	4803      	ldr	r0, [pc, #12]	; (8000d74 <StartIMU_Read+0x18>)
 8000d66:	f7ff fbb5 	bl	80004d4 <BMI088_read_Gyro>
    osDelay(5);
 8000d6a:	2005      	movs	r0, #5
 8000d6c:	f006 fcc8 	bl	8007700 <osDelay>
	 BMI088_read_Gyro(&BMI088_Gyro);
 8000d70:	e7f8      	b.n	8000d64 <StartIMU_Read+0x8>
 8000d72:	bf00      	nop
 8000d74:	200001e4 	.word	0x200001e4

08000d78 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000d78:	b580      	push	{r7, lr}
 8000d7a:	b08c      	sub	sp, #48	; 0x30
 8000d7c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d7e:	f107 031c 	add.w	r3, r7, #28
 8000d82:	2200      	movs	r2, #0
 8000d84:	601a      	str	r2, [r3, #0]
 8000d86:	605a      	str	r2, [r3, #4]
 8000d88:	609a      	str	r2, [r3, #8]
 8000d8a:	60da      	str	r2, [r3, #12]
 8000d8c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d8e:	2300      	movs	r3, #0
 8000d90:	61bb      	str	r3, [r7, #24]
 8000d92:	4b3e      	ldr	r3, [pc, #248]	; (8000e8c <MX_GPIO_Init+0x114>)
 8000d94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d96:	4a3d      	ldr	r2, [pc, #244]	; (8000e8c <MX_GPIO_Init+0x114>)
 8000d98:	f043 0302 	orr.w	r3, r3, #2
 8000d9c:	6313      	str	r3, [r2, #48]	; 0x30
 8000d9e:	4b3b      	ldr	r3, [pc, #236]	; (8000e8c <MX_GPIO_Init+0x114>)
 8000da0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000da2:	f003 0302 	and.w	r3, r3, #2
 8000da6:	61bb      	str	r3, [r7, #24]
 8000da8:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000daa:	2300      	movs	r3, #0
 8000dac:	617b      	str	r3, [r7, #20]
 8000dae:	4b37      	ldr	r3, [pc, #220]	; (8000e8c <MX_GPIO_Init+0x114>)
 8000db0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000db2:	4a36      	ldr	r2, [pc, #216]	; (8000e8c <MX_GPIO_Init+0x114>)
 8000db4:	f043 0301 	orr.w	r3, r3, #1
 8000db8:	6313      	str	r3, [r2, #48]	; 0x30
 8000dba:	4b34      	ldr	r3, [pc, #208]	; (8000e8c <MX_GPIO_Init+0x114>)
 8000dbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000dbe:	f003 0301 	and.w	r3, r3, #1
 8000dc2:	617b      	str	r3, [r7, #20]
 8000dc4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000dc6:	2300      	movs	r3, #0
 8000dc8:	613b      	str	r3, [r7, #16]
 8000dca:	4b30      	ldr	r3, [pc, #192]	; (8000e8c <MX_GPIO_Init+0x114>)
 8000dcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000dce:	4a2f      	ldr	r2, [pc, #188]	; (8000e8c <MX_GPIO_Init+0x114>)
 8000dd0:	f043 0308 	orr.w	r3, r3, #8
 8000dd4:	6313      	str	r3, [r2, #48]	; 0x30
 8000dd6:	4b2d      	ldr	r3, [pc, #180]	; (8000e8c <MX_GPIO_Init+0x114>)
 8000dd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000dda:	f003 0308 	and.w	r3, r3, #8
 8000dde:	613b      	str	r3, [r7, #16]
 8000de0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000de2:	2300      	movs	r3, #0
 8000de4:	60fb      	str	r3, [r7, #12]
 8000de6:	4b29      	ldr	r3, [pc, #164]	; (8000e8c <MX_GPIO_Init+0x114>)
 8000de8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000dea:	4a28      	ldr	r2, [pc, #160]	; (8000e8c <MX_GPIO_Init+0x114>)
 8000dec:	f043 0304 	orr.w	r3, r3, #4
 8000df0:	6313      	str	r3, [r2, #48]	; 0x30
 8000df2:	4b26      	ldr	r3, [pc, #152]	; (8000e8c <MX_GPIO_Init+0x114>)
 8000df4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000df6:	f003 0304 	and.w	r3, r3, #4
 8000dfa:	60fb      	str	r3, [r7, #12]
 8000dfc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000dfe:	2300      	movs	r3, #0
 8000e00:	60bb      	str	r3, [r7, #8]
 8000e02:	4b22      	ldr	r3, [pc, #136]	; (8000e8c <MX_GPIO_Init+0x114>)
 8000e04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e06:	4a21      	ldr	r2, [pc, #132]	; (8000e8c <MX_GPIO_Init+0x114>)
 8000e08:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000e0c:	6313      	str	r3, [r2, #48]	; 0x30
 8000e0e:	4b1f      	ldr	r3, [pc, #124]	; (8000e8c <MX_GPIO_Init+0x114>)
 8000e10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e12:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000e16:	60bb      	str	r3, [r7, #8]
 8000e18:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000e1a:	2300      	movs	r3, #0
 8000e1c:	607b      	str	r3, [r7, #4]
 8000e1e:	4b1b      	ldr	r3, [pc, #108]	; (8000e8c <MX_GPIO_Init+0x114>)
 8000e20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e22:	4a1a      	ldr	r2, [pc, #104]	; (8000e8c <MX_GPIO_Init+0x114>)
 8000e24:	f043 0310 	orr.w	r3, r3, #16
 8000e28:	6313      	str	r3, [r2, #48]	; 0x30
 8000e2a:	4b18      	ldr	r3, [pc, #96]	; (8000e8c <MX_GPIO_Init+0x114>)
 8000e2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e2e:	f003 0310 	and.w	r3, r3, #16
 8000e32:	607b      	str	r3, [r7, #4]
 8000e34:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS1_Accel_GPIO_Port, CS1_Accel_Pin, GPIO_PIN_RESET);
 8000e36:	2200      	movs	r2, #0
 8000e38:	2110      	movs	r1, #16
 8000e3a:	4815      	ldr	r0, [pc, #84]	; (8000e90 <MX_GPIO_Init+0x118>)
 8000e3c:	f002 ff42 	bl	8003cc4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS1_Gyro_GPIO_Port, CS1_Gyro_Pin, GPIO_PIN_RESET);
 8000e40:	2200      	movs	r2, #0
 8000e42:	2101      	movs	r1, #1
 8000e44:	4813      	ldr	r0, [pc, #76]	; (8000e94 <MX_GPIO_Init+0x11c>)
 8000e46:	f002 ff3d 	bl	8003cc4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = CS1_Accel_Pin;
 8000e4a:	2310      	movs	r3, #16
 8000e4c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e4e:	2301      	movs	r3, #1
 8000e50:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000e52:	2301      	movs	r3, #1
 8000e54:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e56:	2303      	movs	r3, #3
 8000e58:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(CS1_Accel_GPIO_Port, &GPIO_InitStruct);
 8000e5a:	f107 031c 	add.w	r3, r7, #28
 8000e5e:	4619      	mov	r1, r3
 8000e60:	480b      	ldr	r0, [pc, #44]	; (8000e90 <MX_GPIO_Init+0x118>)
 8000e62:	f002 fd93 	bl	800398c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = CS1_Gyro_Pin;
 8000e66:	2301      	movs	r3, #1
 8000e68:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e6a:	2301      	movs	r3, #1
 8000e6c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000e6e:	2301      	movs	r3, #1
 8000e70:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e72:	2303      	movs	r3, #3
 8000e74:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(CS1_Gyro_GPIO_Port, &GPIO_InitStruct);
 8000e76:	f107 031c 	add.w	r3, r7, #28
 8000e7a:	4619      	mov	r1, r3
 8000e7c:	4805      	ldr	r0, [pc, #20]	; (8000e94 <MX_GPIO_Init+0x11c>)
 8000e7e:	f002 fd85 	bl	800398c <HAL_GPIO_Init>

}
 8000e82:	bf00      	nop
 8000e84:	3730      	adds	r7, #48	; 0x30
 8000e86:	46bd      	mov	sp, r7
 8000e88:	bd80      	pop	{r7, pc}
 8000e8a:	bf00      	nop
 8000e8c:	40023800 	.word	0x40023800
 8000e90:	40020000 	.word	0x40020000
 8000e94:	40020400 	.word	0x40020400

08000e98 <KalmanFilter_Init>:
#include "kalman.h"
void KalmanFilter_Init(Kalman_TypeDef *klm_typedef)
{
 8000e98:	b480      	push	{r7}
 8000e9a:	b083      	sub	sp, #12
 8000e9c:	af00      	add	r7, sp, #0
 8000e9e:	6078      	str	r0, [r7, #4]
	klm_typedef->K = 0;
 8000ea0:	687b      	ldr	r3, [r7, #4]
 8000ea2:	f04f 0200 	mov.w	r2, #0
 8000ea6:	611a      	str	r2, [r3, #16]
	klm_typedef->Q = 0.01;
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	4a0b      	ldr	r2, [pc, #44]	; (8000ed8 <KalmanFilter_Init+0x40>)
 8000eac:	605a      	str	r2, [r3, #4]
	klm_typedef->R = 0.3;
 8000eae:	687b      	ldr	r3, [r7, #4]
 8000eb0:	4a0a      	ldr	r2, [pc, #40]	; (8000edc <KalmanFilter_Init+0x44>)
 8000eb2:	601a      	str	r2, [r3, #0]
	klm_typedef->p_now = 0;
 8000eb4:	687b      	ldr	r3, [r7, #4]
 8000eb6:	f04f 0200 	mov.w	r2, #0
 8000eba:	60da      	str	r2, [r3, #12]
	klm_typedef->p_past = 0;
 8000ebc:	687b      	ldr	r3, [r7, #4]
 8000ebe:	f04f 0200 	mov.w	r2, #0
 8000ec2:	609a      	str	r2, [r3, #8]
	klm_typedef->output_Max = 40;
 8000ec4:	687b      	ldr	r3, [r7, #4]
 8000ec6:	4a06      	ldr	r2, [pc, #24]	; (8000ee0 <KalmanFilter_Init+0x48>)
 8000ec8:	619a      	str	r2, [r3, #24]
}
 8000eca:	bf00      	nop
 8000ecc:	370c      	adds	r7, #12
 8000ece:	46bd      	mov	sp, r7
 8000ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ed4:	4770      	bx	lr
 8000ed6:	bf00      	nop
 8000ed8:	3c23d70a 	.word	0x3c23d70a
 8000edc:	3e99999a 	.word	0x3e99999a
 8000ee0:	42200000 	.word	0x42200000

08000ee4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ee4:	b580      	push	{r7, lr}
 8000ee6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000ee8:	f001 f9a4 	bl	8002234 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000eec:	f000 f860 	bl	8000fb0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000ef0:	f7ff ff42 	bl	8000d78 <MX_GPIO_Init>
  MX_DMA_Init();
 8000ef4:	f7ff fdc6 	bl	8000a84 <MX_DMA_Init>
  MX_USART1_UART_Init();
 8000ef8:	f001 f840 	bl	8001f7c <MX_USART1_UART_Init>
  MX_CAN1_Init();
 8000efc:	f7ff fbc4 	bl	8000688 <MX_CAN1_Init>
  MX_TIM1_Init();
 8000f00:	f000 fe72 	bl	8001be8 <MX_TIM1_Init>
  MX_TIM5_Init();
 8000f04:	f000 ff1c 	bl	8001d40 <MX_TIM5_Init>
  MX_SPI1_Init();
 8000f08:	f000 fcb0 	bl	800186c <MX_SPI1_Init>
  MX_USART3_UART_Init();
 8000f0c:	f001 f860 	bl	8001fd0 <MX_USART3_UART_Init>

  /* Initialize interrupts */
  MX_NVIC_Init();
 8000f10:	f000 f8b8 	bl	8001084 <MX_NVIC_Init>
  /* USER CODE BEGIN 2 */
  Can_MessageConfig();
 8000f14:	f7ff fc56 	bl	80007c4 <Can_MessageConfig>
  Can_Filter1Config();
 8000f18:	f7ff fcf8 	bl	800090c <Can_Filter1Config>
  HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING);
 8000f1c:	2102      	movs	r1, #2
 8000f1e:	481b      	ldr	r0, [pc, #108]	; (8000f8c <main+0xa8>)
 8000f20:	f001 fdfb 	bl	8002b1a <HAL_CAN_ActivateNotification>
  HAL_CAN_Start(&hcan1);
 8000f24:	4819      	ldr	r0, [pc, #100]	; (8000f8c <main+0xa8>)
 8000f26:	f001 fbc7 	bl	80026b8 <HAL_CAN_Start>
//  HAL_TIM_Base_Start_IT(&htim2);
  PID_Clear(&PID_Motor_Speed[0]);
 8000f2a:	4819      	ldr	r0, [pc, #100]	; (8000f90 <main+0xac>)
 8000f2c:	f000 f9b6 	bl	800129c <PID_Clear>
  PID_Clear(&PID_Motor_Angle[0]);
 8000f30:	4818      	ldr	r0, [pc, #96]	; (8000f94 <main+0xb0>)
 8000f32:	f000 f9b3 	bl	800129c <PID_Clear>
  PID_Init();
 8000f36:	f000 f8c9 	bl	80010cc <PID_Init>
  KalmanFilter_Init(&Klm_Motor[0]);
 8000f3a:	4817      	ldr	r0, [pc, #92]	; (8000f98 <main+0xb4>)
 8000f3c:	f7ff ffac 	bl	8000e98 <KalmanFilter_Init>
//  PWM_Init();
  BMI088_init();
 8000f40:	f7ff fb76 	bl	8000630 <BMI088_init>
  Motor[Motor_Yaw_ID].target_angle = 60;
 8000f44:	4b15      	ldr	r3, [pc, #84]	; (8000f9c <main+0xb8>)
 8000f46:	4a16      	ldr	r2, [pc, #88]	; (8000fa0 <main+0xbc>)
 8000f48:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  Motor[Motor_Pitch_ID].target_angle = 100;
 8000f4c:	4b13      	ldr	r3, [pc, #76]	; (8000f9c <main+0xb8>)
 8000f4e:	4a15      	ldr	r2, [pc, #84]	; (8000fa4 <main+0xc0>)
 8000f50:	675a      	str	r2, [r3, #116]	; 0x74
  Motor[Motor_Yaw_ID].target_speed = 0;
 8000f52:	4b12      	ldr	r3, [pc, #72]	; (8000f9c <main+0xb8>)
 8000f54:	f04f 0200 	mov.w	r2, #0
 8000f58:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  HAL_UART_Receive_DMA(&huart3, RC_buff, RC_FRAME_LENGTH);//ÂàùÂßãÂåñDMA
 8000f5c:	2212      	movs	r2, #18
 8000f5e:	4912      	ldr	r1, [pc, #72]	; (8000fa8 <main+0xc4>)
 8000f60:	4812      	ldr	r0, [pc, #72]	; (8000fac <main+0xc8>)
 8000f62:	f005 f975 	bl	8006250 <HAL_UART_Receive_DMA>
  __HAL_UART_ENABLE_IT(&huart3, UART_IT_IDLE);//IDLE ‰∏≠Êñ≠‰ΩøËÉΩ
 8000f66:	4b11      	ldr	r3, [pc, #68]	; (8000fac <main+0xc8>)
 8000f68:	681b      	ldr	r3, [r3, #0]
 8000f6a:	68da      	ldr	r2, [r3, #12]
 8000f6c:	4b0f      	ldr	r3, [pc, #60]	; (8000fac <main+0xc8>)
 8000f6e:	681b      	ldr	r3, [r3, #0]
 8000f70:	f042 0210 	orr.w	r2, r2, #16
 8000f74:	60da      	str	r2, [r3, #12]
  HAL_Delay(1000);
 8000f76:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000f7a:	f001 f99d 	bl	80022b8 <HAL_Delay>

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in freertos.c) */
 8000f7e:	f006 fae3 	bl	8007548 <osKernelInitialize>
  MX_FREERTOS_Init();
 8000f82:	f7ff fd9f 	bl	8000ac4 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8000f86:	f006 fb03 	bl	8007590 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000f8a:	e7fe      	b.n	8000f8a <main+0xa6>
 8000f8c:	200003c0 	.word	0x200003c0
 8000f90:	200004b0 	.word	0x200004b0
 8000f94:	20000630 	.word	0x20000630
 8000f98:	20000408 	.word	0x20000408
 8000f9c:	200007b0 	.word	0x200007b0
 8000fa0:	42700000 	.word	0x42700000
 8000fa4:	42c80000 	.word	0x42c80000
 8000fa8:	20000868 	.word	0x20000868
 8000fac:	200009f0 	.word	0x200009f0

08000fb0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000fb0:	b580      	push	{r7, lr}
 8000fb2:	b094      	sub	sp, #80	; 0x50
 8000fb4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000fb6:	f107 0320 	add.w	r3, r7, #32
 8000fba:	2230      	movs	r2, #48	; 0x30
 8000fbc:	2100      	movs	r1, #0
 8000fbe:	4618      	mov	r0, r3
 8000fc0:	f009 f870 	bl	800a0a4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000fc4:	f107 030c 	add.w	r3, r7, #12
 8000fc8:	2200      	movs	r2, #0
 8000fca:	601a      	str	r2, [r3, #0]
 8000fcc:	605a      	str	r2, [r3, #4]
 8000fce:	609a      	str	r2, [r3, #8]
 8000fd0:	60da      	str	r2, [r3, #12]
 8000fd2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000fd4:	2300      	movs	r3, #0
 8000fd6:	60bb      	str	r3, [r7, #8]
 8000fd8:	4b28      	ldr	r3, [pc, #160]	; (800107c <SystemClock_Config+0xcc>)
 8000fda:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fdc:	4a27      	ldr	r2, [pc, #156]	; (800107c <SystemClock_Config+0xcc>)
 8000fde:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000fe2:	6413      	str	r3, [r2, #64]	; 0x40
 8000fe4:	4b25      	ldr	r3, [pc, #148]	; (800107c <SystemClock_Config+0xcc>)
 8000fe6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fe8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000fec:	60bb      	str	r3, [r7, #8]
 8000fee:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000ff0:	2300      	movs	r3, #0
 8000ff2:	607b      	str	r3, [r7, #4]
 8000ff4:	4b22      	ldr	r3, [pc, #136]	; (8001080 <SystemClock_Config+0xd0>)
 8000ff6:	681b      	ldr	r3, [r3, #0]
 8000ff8:	4a21      	ldr	r2, [pc, #132]	; (8001080 <SystemClock_Config+0xd0>)
 8000ffa:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000ffe:	6013      	str	r3, [r2, #0]
 8001000:	4b1f      	ldr	r3, [pc, #124]	; (8001080 <SystemClock_Config+0xd0>)
 8001002:	681b      	ldr	r3, [r3, #0]
 8001004:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001008:	607b      	str	r3, [r7, #4]
 800100a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800100c:	2301      	movs	r3, #1
 800100e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001010:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001014:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001016:	2302      	movs	r3, #2
 8001018:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800101a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800101e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 6;
 8001020:	2306      	movs	r3, #6
 8001022:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 160;
 8001024:	23a0      	movs	r3, #160	; 0xa0
 8001026:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001028:	2302      	movs	r3, #2
 800102a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800102c:	2304      	movs	r3, #4
 800102e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001030:	f107 0320 	add.w	r3, r7, #32
 8001034:	4618      	mov	r0, r3
 8001036:	f002 fe5f 	bl	8003cf8 <HAL_RCC_OscConfig>
 800103a:	4603      	mov	r3, r0
 800103c:	2b00      	cmp	r3, #0
 800103e:	d001      	beq.n	8001044 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001040:	f000 f83e 	bl	80010c0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001044:	230f      	movs	r3, #15
 8001046:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001048:	2302      	movs	r3, #2
 800104a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800104c:	2300      	movs	r3, #0
 800104e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001050:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001054:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001056:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800105a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800105c:	f107 030c 	add.w	r3, r7, #12
 8001060:	2105      	movs	r1, #5
 8001062:	4618      	mov	r0, r3
 8001064:	f003 f8c0 	bl	80041e8 <HAL_RCC_ClockConfig>
 8001068:	4603      	mov	r3, r0
 800106a:	2b00      	cmp	r3, #0
 800106c:	d001      	beq.n	8001072 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800106e:	f000 f827 	bl	80010c0 <Error_Handler>
  }
}
 8001072:	bf00      	nop
 8001074:	3750      	adds	r7, #80	; 0x50
 8001076:	46bd      	mov	sp, r7
 8001078:	bd80      	pop	{r7, pc}
 800107a:	bf00      	nop
 800107c:	40023800 	.word	0x40023800
 8001080:	40007000 	.word	0x40007000

08001084 <MX_NVIC_Init>:
/**
  * @brief NVIC Configuration.
  * @retval None
  */
static void MX_NVIC_Init(void)
{
 8001084:	b580      	push	{r7, lr}
 8001086:	af00      	add	r7, sp, #0
  /* USART3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(USART3_IRQn, 6, 0);
 8001088:	2200      	movs	r2, #0
 800108a:	2106      	movs	r1, #6
 800108c:	2027      	movs	r0, #39	; 0x27
 800108e:	f002 f851 	bl	8003134 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USART3_IRQn);
 8001092:	2027      	movs	r0, #39	; 0x27
 8001094:	f002 f86a 	bl	800316c <HAL_NVIC_EnableIRQ>
}
 8001098:	bf00      	nop
 800109a:	bd80      	pop	{r7, pc}

0800109c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800109c:	b580      	push	{r7, lr}
 800109e:	b082      	sub	sp, #8
 80010a0:	af00      	add	r7, sp, #0
 80010a2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	681b      	ldr	r3, [r3, #0]
 80010a8:	4a04      	ldr	r2, [pc, #16]	; (80010bc <HAL_TIM_PeriodElapsedCallback+0x20>)
 80010aa:	4293      	cmp	r3, r2
 80010ac:	d101      	bne.n	80010b2 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80010ae:	f001 f8e3 	bl	8002278 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80010b2:	bf00      	nop
 80010b4:	3708      	adds	r7, #8
 80010b6:	46bd      	mov	sp, r7
 80010b8:	bd80      	pop	{r7, pc}
 80010ba:	bf00      	nop
 80010bc:	40001000 	.word	0x40001000

080010c0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80010c0:	b480      	push	{r7}
 80010c2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80010c4:	b672      	cpsid	i
}
 80010c6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80010c8:	e7fe      	b.n	80010c8 <Error_Handler+0x8>
	...

080010cc <PID_Init>:
									   { 1 , 1 , 1 , 300, 500},
									   { 0.1 , 0.001 , 0.02 , 300, 30},
									   { 300 , 0.2 , 1 , 4000, 100},
									   { 1 , 1 , 1 , 300, 500}};// PIDËßíÂ∫¶ÁéØÂèÇÊï∞
void PID_Init()
{
 80010cc:	b480      	push	{r7}
 80010ce:	b083      	sub	sp, #12
 80010d0:	af00      	add	r7, sp, #0
	for(int i=0;i<8;i++)
 80010d2:	2300      	movs	r3, #0
 80010d4:	607b      	str	r3, [r7, #4]
 80010d6:	e064      	b.n	80011a2 <PID_Init+0xd6>
	{
		PID_Motor_Speed[i].Kp = PID_SpeedCtrl_Config[i][0];
 80010d8:	496c      	ldr	r1, [pc, #432]	; (800128c <PID_Init+0x1c0>)
 80010da:	687a      	ldr	r2, [r7, #4]
 80010dc:	4613      	mov	r3, r2
 80010de:	009b      	lsls	r3, r3, #2
 80010e0:	4413      	add	r3, r2
 80010e2:	009b      	lsls	r3, r3, #2
 80010e4:	440b      	add	r3, r1
 80010e6:	6819      	ldr	r1, [r3, #0]
 80010e8:	4869      	ldr	r0, [pc, #420]	; (8001290 <PID_Init+0x1c4>)
 80010ea:	687a      	ldr	r2, [r7, #4]
 80010ec:	4613      	mov	r3, r2
 80010ee:	005b      	lsls	r3, r3, #1
 80010f0:	4413      	add	r3, r2
 80010f2:	011b      	lsls	r3, r3, #4
 80010f4:	4403      	add	r3, r0
 80010f6:	6019      	str	r1, [r3, #0]
		PID_Motor_Speed[i].Ki = PID_SpeedCtrl_Config[i][1];
 80010f8:	4964      	ldr	r1, [pc, #400]	; (800128c <PID_Init+0x1c0>)
 80010fa:	687a      	ldr	r2, [r7, #4]
 80010fc:	4613      	mov	r3, r2
 80010fe:	009b      	lsls	r3, r3, #2
 8001100:	4413      	add	r3, r2
 8001102:	009b      	lsls	r3, r3, #2
 8001104:	440b      	add	r3, r1
 8001106:	3304      	adds	r3, #4
 8001108:	6819      	ldr	r1, [r3, #0]
 800110a:	4861      	ldr	r0, [pc, #388]	; (8001290 <PID_Init+0x1c4>)
 800110c:	687a      	ldr	r2, [r7, #4]
 800110e:	4613      	mov	r3, r2
 8001110:	005b      	lsls	r3, r3, #1
 8001112:	4413      	add	r3, r2
 8001114:	011b      	lsls	r3, r3, #4
 8001116:	4403      	add	r3, r0
 8001118:	3304      	adds	r3, #4
 800111a:	6019      	str	r1, [r3, #0]
		PID_Motor_Speed[i].Kd = PID_SpeedCtrl_Config[i][2];
 800111c:	495b      	ldr	r1, [pc, #364]	; (800128c <PID_Init+0x1c0>)
 800111e:	687a      	ldr	r2, [r7, #4]
 8001120:	4613      	mov	r3, r2
 8001122:	009b      	lsls	r3, r3, #2
 8001124:	4413      	add	r3, r2
 8001126:	009b      	lsls	r3, r3, #2
 8001128:	440b      	add	r3, r1
 800112a:	3308      	adds	r3, #8
 800112c:	6819      	ldr	r1, [r3, #0]
 800112e:	4858      	ldr	r0, [pc, #352]	; (8001290 <PID_Init+0x1c4>)
 8001130:	687a      	ldr	r2, [r7, #4]
 8001132:	4613      	mov	r3, r2
 8001134:	005b      	lsls	r3, r3, #1
 8001136:	4413      	add	r3, r2
 8001138:	011b      	lsls	r3, r3, #4
 800113a:	4403      	add	r3, r0
 800113c:	3308      	adds	r3, #8
 800113e:	6019      	str	r1, [r3, #0]
		PID_Motor_Speed[i].Output_Max = PID_SpeedCtrl_Config[i][3];
 8001140:	4952      	ldr	r1, [pc, #328]	; (800128c <PID_Init+0x1c0>)
 8001142:	687a      	ldr	r2, [r7, #4]
 8001144:	4613      	mov	r3, r2
 8001146:	009b      	lsls	r3, r3, #2
 8001148:	4413      	add	r3, r2
 800114a:	009b      	lsls	r3, r3, #2
 800114c:	440b      	add	r3, r1
 800114e:	330c      	adds	r3, #12
 8001150:	6819      	ldr	r1, [r3, #0]
 8001152:	484f      	ldr	r0, [pc, #316]	; (8001290 <PID_Init+0x1c4>)
 8001154:	687a      	ldr	r2, [r7, #4]
 8001156:	4613      	mov	r3, r2
 8001158:	005b      	lsls	r3, r3, #1
 800115a:	4413      	add	r3, r2
 800115c:	011b      	lsls	r3, r3, #4
 800115e:	4403      	add	r3, r0
 8001160:	3324      	adds	r3, #36	; 0x24
 8001162:	6019      	str	r1, [r3, #0]
		PID_Motor_Speed[i].Err_sum_Max = PID_SpeedCtrl_Config[i][4];
 8001164:	4949      	ldr	r1, [pc, #292]	; (800128c <PID_Init+0x1c0>)
 8001166:	687a      	ldr	r2, [r7, #4]
 8001168:	4613      	mov	r3, r2
 800116a:	009b      	lsls	r3, r3, #2
 800116c:	4413      	add	r3, r2
 800116e:	009b      	lsls	r3, r3, #2
 8001170:	440b      	add	r3, r1
 8001172:	3310      	adds	r3, #16
 8001174:	6819      	ldr	r1, [r3, #0]
 8001176:	4846      	ldr	r0, [pc, #280]	; (8001290 <PID_Init+0x1c4>)
 8001178:	687a      	ldr	r2, [r7, #4]
 800117a:	4613      	mov	r3, r2
 800117c:	005b      	lsls	r3, r3, #1
 800117e:	4413      	add	r3, r2
 8001180:	011b      	lsls	r3, r3, #4
 8001182:	4403      	add	r3, r0
 8001184:	3328      	adds	r3, #40	; 0x28
 8001186:	6019      	str	r1, [r3, #0]
		PID_Motor_Speed[i].PID_Type = Speed;
 8001188:	4941      	ldr	r1, [pc, #260]	; (8001290 <PID_Init+0x1c4>)
 800118a:	687a      	ldr	r2, [r7, #4]
 800118c:	4613      	mov	r3, r2
 800118e:	005b      	lsls	r3, r3, #1
 8001190:	4413      	add	r3, r2
 8001192:	011b      	lsls	r3, r3, #4
 8001194:	440b      	add	r3, r1
 8001196:	332c      	adds	r3, #44	; 0x2c
 8001198:	2200      	movs	r2, #0
 800119a:	601a      	str	r2, [r3, #0]
	for(int i=0;i<8;i++)
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	3301      	adds	r3, #1
 80011a0:	607b      	str	r3, [r7, #4]
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	2b07      	cmp	r3, #7
 80011a6:	dd97      	ble.n	80010d8 <PID_Init+0xc>
	}
	for(int i=0;i<8;i++)
 80011a8:	2300      	movs	r3, #0
 80011aa:	603b      	str	r3, [r7, #0]
 80011ac:	e064      	b.n	8001278 <PID_Init+0x1ac>
	{
		PID_Motor_Angle[i].Kp = PID_AngleCtrl_Config[i][0];
 80011ae:	4939      	ldr	r1, [pc, #228]	; (8001294 <PID_Init+0x1c8>)
 80011b0:	683a      	ldr	r2, [r7, #0]
 80011b2:	4613      	mov	r3, r2
 80011b4:	009b      	lsls	r3, r3, #2
 80011b6:	4413      	add	r3, r2
 80011b8:	009b      	lsls	r3, r3, #2
 80011ba:	440b      	add	r3, r1
 80011bc:	6819      	ldr	r1, [r3, #0]
 80011be:	4836      	ldr	r0, [pc, #216]	; (8001298 <PID_Init+0x1cc>)
 80011c0:	683a      	ldr	r2, [r7, #0]
 80011c2:	4613      	mov	r3, r2
 80011c4:	005b      	lsls	r3, r3, #1
 80011c6:	4413      	add	r3, r2
 80011c8:	011b      	lsls	r3, r3, #4
 80011ca:	4403      	add	r3, r0
 80011cc:	6019      	str	r1, [r3, #0]
		PID_Motor_Angle[i].Ki = PID_AngleCtrl_Config[i][1];
 80011ce:	4931      	ldr	r1, [pc, #196]	; (8001294 <PID_Init+0x1c8>)
 80011d0:	683a      	ldr	r2, [r7, #0]
 80011d2:	4613      	mov	r3, r2
 80011d4:	009b      	lsls	r3, r3, #2
 80011d6:	4413      	add	r3, r2
 80011d8:	009b      	lsls	r3, r3, #2
 80011da:	440b      	add	r3, r1
 80011dc:	3304      	adds	r3, #4
 80011de:	6819      	ldr	r1, [r3, #0]
 80011e0:	482d      	ldr	r0, [pc, #180]	; (8001298 <PID_Init+0x1cc>)
 80011e2:	683a      	ldr	r2, [r7, #0]
 80011e4:	4613      	mov	r3, r2
 80011e6:	005b      	lsls	r3, r3, #1
 80011e8:	4413      	add	r3, r2
 80011ea:	011b      	lsls	r3, r3, #4
 80011ec:	4403      	add	r3, r0
 80011ee:	3304      	adds	r3, #4
 80011f0:	6019      	str	r1, [r3, #0]
		PID_Motor_Angle[i].Kd = PID_AngleCtrl_Config[i][2];
 80011f2:	4928      	ldr	r1, [pc, #160]	; (8001294 <PID_Init+0x1c8>)
 80011f4:	683a      	ldr	r2, [r7, #0]
 80011f6:	4613      	mov	r3, r2
 80011f8:	009b      	lsls	r3, r3, #2
 80011fa:	4413      	add	r3, r2
 80011fc:	009b      	lsls	r3, r3, #2
 80011fe:	440b      	add	r3, r1
 8001200:	3308      	adds	r3, #8
 8001202:	6819      	ldr	r1, [r3, #0]
 8001204:	4824      	ldr	r0, [pc, #144]	; (8001298 <PID_Init+0x1cc>)
 8001206:	683a      	ldr	r2, [r7, #0]
 8001208:	4613      	mov	r3, r2
 800120a:	005b      	lsls	r3, r3, #1
 800120c:	4413      	add	r3, r2
 800120e:	011b      	lsls	r3, r3, #4
 8001210:	4403      	add	r3, r0
 8001212:	3308      	adds	r3, #8
 8001214:	6019      	str	r1, [r3, #0]
		PID_Motor_Angle[i].Output_Max = PID_AngleCtrl_Config[i][3];
 8001216:	491f      	ldr	r1, [pc, #124]	; (8001294 <PID_Init+0x1c8>)
 8001218:	683a      	ldr	r2, [r7, #0]
 800121a:	4613      	mov	r3, r2
 800121c:	009b      	lsls	r3, r3, #2
 800121e:	4413      	add	r3, r2
 8001220:	009b      	lsls	r3, r3, #2
 8001222:	440b      	add	r3, r1
 8001224:	330c      	adds	r3, #12
 8001226:	6819      	ldr	r1, [r3, #0]
 8001228:	481b      	ldr	r0, [pc, #108]	; (8001298 <PID_Init+0x1cc>)
 800122a:	683a      	ldr	r2, [r7, #0]
 800122c:	4613      	mov	r3, r2
 800122e:	005b      	lsls	r3, r3, #1
 8001230:	4413      	add	r3, r2
 8001232:	011b      	lsls	r3, r3, #4
 8001234:	4403      	add	r3, r0
 8001236:	3324      	adds	r3, #36	; 0x24
 8001238:	6019      	str	r1, [r3, #0]
		PID_Motor_Angle[i].Err_sum_Max = PID_AngleCtrl_Config[i][4];
 800123a:	4916      	ldr	r1, [pc, #88]	; (8001294 <PID_Init+0x1c8>)
 800123c:	683a      	ldr	r2, [r7, #0]
 800123e:	4613      	mov	r3, r2
 8001240:	009b      	lsls	r3, r3, #2
 8001242:	4413      	add	r3, r2
 8001244:	009b      	lsls	r3, r3, #2
 8001246:	440b      	add	r3, r1
 8001248:	3310      	adds	r3, #16
 800124a:	6819      	ldr	r1, [r3, #0]
 800124c:	4812      	ldr	r0, [pc, #72]	; (8001298 <PID_Init+0x1cc>)
 800124e:	683a      	ldr	r2, [r7, #0]
 8001250:	4613      	mov	r3, r2
 8001252:	005b      	lsls	r3, r3, #1
 8001254:	4413      	add	r3, r2
 8001256:	011b      	lsls	r3, r3, #4
 8001258:	4403      	add	r3, r0
 800125a:	3328      	adds	r3, #40	; 0x28
 800125c:	6019      	str	r1, [r3, #0]
		PID_Motor_Angle[i].PID_Type = Angle;
 800125e:	490e      	ldr	r1, [pc, #56]	; (8001298 <PID_Init+0x1cc>)
 8001260:	683a      	ldr	r2, [r7, #0]
 8001262:	4613      	mov	r3, r2
 8001264:	005b      	lsls	r3, r3, #1
 8001266:	4413      	add	r3, r2
 8001268:	011b      	lsls	r3, r3, #4
 800126a:	440b      	add	r3, r1
 800126c:	332c      	adds	r3, #44	; 0x2c
 800126e:	2201      	movs	r2, #1
 8001270:	601a      	str	r2, [r3, #0]
	for(int i=0;i<8;i++)
 8001272:	683b      	ldr	r3, [r7, #0]
 8001274:	3301      	adds	r3, #1
 8001276:	603b      	str	r3, [r7, #0]
 8001278:	683b      	ldr	r3, [r7, #0]
 800127a:	2b07      	cmp	r3, #7
 800127c:	dd97      	ble.n	80011ae <PID_Init+0xe2>
	}
}
 800127e:	bf00      	nop
 8001280:	bf00      	nop
 8001282:	370c      	adds	r7, #12
 8001284:	46bd      	mov	sp, r7
 8001286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800128a:	4770      	bx	lr
 800128c:	20000008 	.word	0x20000008
 8001290:	200004b0 	.word	0x200004b0
 8001294:	200000a8 	.word	0x200000a8
 8001298:	20000630 	.word	0x20000630

0800129c <PID_Clear>:
void PID_Clear(PID_TypeDef *hpid)
{
 800129c:	b480      	push	{r7}
 800129e:	b083      	sub	sp, #12
 80012a0:	af00      	add	r7, sp, #0
 80012a2:	6078      	str	r0, [r7, #4]
	hpid->Err_former = 0;
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	f04f 0200 	mov.w	r2, #0
 80012aa:	60da      	str	r2, [r3, #12]
	hpid->Err_last = 0;
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	f04f 0200 	mov.w	r2, #0
 80012b2:	611a      	str	r2, [r3, #16]
	hpid->Err_now = 0;
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	f04f 0200 	mov.w	r2, #0
 80012ba:	615a      	str	r2, [r3, #20]
	hpid->Output = 0;
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	2200      	movs	r2, #0
 80012c0:	841a      	strh	r2, [r3, #32]
}
 80012c2:	bf00      	nop
 80012c4:	370c      	adds	r7, #12
 80012c6:	46bd      	mov	sp, r7
 80012c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012cc:	4770      	bx	lr
	...

080012d0 <PID_Origin>:
void PID_Origin(PID_TypeDef *hpid, float val_now, float target_now)
{
 80012d0:	b480      	push	{r7}
 80012d2:	b085      	sub	sp, #20
 80012d4:	af00      	add	r7, sp, #0
 80012d6:	60f8      	str	r0, [r7, #12]
 80012d8:	ed87 0a02 	vstr	s0, [r7, #8]
 80012dc:	edc7 0a01 	vstr	s1, [r7, #4]
	if(target_now - val_now > 128) val_now += 256;
 80012e0:	ed97 7a01 	vldr	s14, [r7, #4]
 80012e4:	edd7 7a02 	vldr	s15, [r7, #8]
 80012e8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80012ec:	ed9f 7a6d 	vldr	s14, [pc, #436]	; 80014a4 <PID_Origin+0x1d4>
 80012f0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80012f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012f8:	dd07      	ble.n	800130a <PID_Origin+0x3a>
 80012fa:	edd7 7a02 	vldr	s15, [r7, #8]
 80012fe:	ed9f 7a6a 	vldr	s14, [pc, #424]	; 80014a8 <PID_Origin+0x1d8>
 8001302:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001306:	edc7 7a02 	vstr	s15, [r7, #8]
	if(val_now - target_now > 128) val_now -= 256;
 800130a:	ed97 7a02 	vldr	s14, [r7, #8]
 800130e:	edd7 7a01 	vldr	s15, [r7, #4]
 8001312:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001316:	ed9f 7a63 	vldr	s14, [pc, #396]	; 80014a4 <PID_Origin+0x1d4>
 800131a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800131e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001322:	dd07      	ble.n	8001334 <PID_Origin+0x64>
 8001324:	edd7 7a02 	vldr	s15, [r7, #8]
 8001328:	ed9f 7a5f 	vldr	s14, [pc, #380]	; 80014a8 <PID_Origin+0x1d8>
 800132c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001330:	edc7 7a02 	vstr	s15, [r7, #8]
	switch(hpid->PID_Type)
 8001334:	68fb      	ldr	r3, [r7, #12]
 8001336:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001338:	2b00      	cmp	r3, #0
 800133a:	d002      	beq.n	8001342 <PID_Origin+0x72>
 800133c:	2b01      	cmp	r3, #1
 800133e:	d00c      	beq.n	800135a <PID_Origin+0x8a>
 8001340:	e014      	b.n	800136c <PID_Origin+0x9c>
	{
	case Speed:
		hpid->Err_now = 2*target_now - val_now;
 8001342:	edd7 7a01 	vldr	s15, [r7, #4]
 8001346:	ee37 7aa7 	vadd.f32	s14, s15, s15
 800134a:	edd7 7a02 	vldr	s15, [r7, #8]
 800134e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001352:	68fb      	ldr	r3, [r7, #12]
 8001354:	edc3 7a05 	vstr	s15, [r3, #20]
		break;
 8001358:	e008      	b.n	800136c <PID_Origin+0x9c>
	case Angle:
		hpid->Err_now = target_now - val_now;
 800135a:	ed97 7a01 	vldr	s14, [r7, #4]
 800135e:	edd7 7a02 	vldr	s15, [r7, #8]
 8001362:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001366:	68fb      	ldr	r3, [r7, #12]
 8001368:	edc3 7a05 	vstr	s15, [r3, #20]
	}
	hpid->Err_sum += hpid->Err_now;
 800136c:	68fb      	ldr	r3, [r7, #12]
 800136e:	ed93 7a06 	vldr	s14, [r3, #24]
 8001372:	68fb      	ldr	r3, [r7, #12]
 8001374:	edd3 7a05 	vldr	s15, [r3, #20]
 8001378:	ee77 7a27 	vadd.f32	s15, s14, s15
 800137c:	68fb      	ldr	r3, [r7, #12]
 800137e:	edc3 7a06 	vstr	s15, [r3, #24]
    if(hpid->Err_sum < -hpid->Err_sum_Max) hpid->Err_sum = -hpid->Err_sum_Max;
 8001382:	68fb      	ldr	r3, [r7, #12]
 8001384:	ed93 7a06 	vldr	s14, [r3, #24]
 8001388:	68fb      	ldr	r3, [r7, #12]
 800138a:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 800138e:	eef1 7a67 	vneg.f32	s15, s15
 8001392:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001396:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800139a:	d507      	bpl.n	80013ac <PID_Origin+0xdc>
 800139c:	68fb      	ldr	r3, [r7, #12]
 800139e:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 80013a2:	eef1 7a67 	vneg.f32	s15, s15
 80013a6:	68fb      	ldr	r3, [r7, #12]
 80013a8:	edc3 7a06 	vstr	s15, [r3, #24]
	if(hpid->Err_sum > hpid->Err_sum_Max) hpid->Err_sum = hpid->Err_sum_Max;
 80013ac:	68fb      	ldr	r3, [r7, #12]
 80013ae:	ed93 7a06 	vldr	s14, [r3, #24]
 80013b2:	68fb      	ldr	r3, [r7, #12]
 80013b4:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 80013b8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80013bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013c0:	dd03      	ble.n	80013ca <PID_Origin+0xfa>
 80013c2:	68fb      	ldr	r3, [r7, #12]
 80013c4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80013c6:	68fb      	ldr	r3, [r7, #12]
 80013c8:	619a      	str	r2, [r3, #24]

	hpid->Output = hpid->Kp*hpid->Err_now + hpid->Ki*hpid->Err_sum
 80013ca:	68fb      	ldr	r3, [r7, #12]
 80013cc:	ed93 7a00 	vldr	s14, [r3]
 80013d0:	68fb      	ldr	r3, [r7, #12]
 80013d2:	edd3 7a05 	vldr	s15, [r3, #20]
 80013d6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80013da:	68fb      	ldr	r3, [r7, #12]
 80013dc:	edd3 6a01 	vldr	s13, [r3, #4]
 80013e0:	68fb      	ldr	r3, [r7, #12]
 80013e2:	edd3 7a06 	vldr	s15, [r3, #24]
 80013e6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80013ea:	ee37 7a27 	vadd.f32	s14, s14, s15
			+ (hpid->Kd)*(hpid->Err_now - hpid->Err_last);
 80013ee:	68fb      	ldr	r3, [r7, #12]
 80013f0:	edd3 6a02 	vldr	s13, [r3, #8]
 80013f4:	68fb      	ldr	r3, [r7, #12]
 80013f6:	ed93 6a05 	vldr	s12, [r3, #20]
 80013fa:	68fb      	ldr	r3, [r7, #12]
 80013fc:	edd3 7a04 	vldr	s15, [r3, #16]
 8001400:	ee76 7a67 	vsub.f32	s15, s12, s15
 8001404:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001408:	ee77 7a27 	vadd.f32	s15, s14, s15
	hpid->Output = hpid->Kp*hpid->Err_now + hpid->Ki*hpid->Err_sum
 800140c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001410:	ee17 3a90 	vmov	r3, s15
 8001414:	b21a      	sxth	r2, r3
 8001416:	68fb      	ldr	r3, [r7, #12]
 8001418:	841a      	strh	r2, [r3, #32]
    if(hpid->Output > hpid->Output_Max)
 800141a:	68fb      	ldr	r3, [r7, #12]
 800141c:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 8001420:	ee07 3a90 	vmov	s15, r3
 8001424:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001428:	68fb      	ldr	r3, [r7, #12]
 800142a:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 800142e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001432:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001436:	dd09      	ble.n	800144c <PID_Origin+0x17c>
		hpid->Output = hpid->Output_Max;
 8001438:	68fb      	ldr	r3, [r7, #12]
 800143a:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 800143e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001442:	ee17 3a90 	vmov	r3, s15
 8001446:	b21a      	sxth	r2, r3
 8001448:	68fb      	ldr	r3, [r7, #12]
 800144a:	841a      	strh	r2, [r3, #32]
	if(hpid->Output < -hpid->Output_Max )
 800144c:	68fb      	ldr	r3, [r7, #12]
 800144e:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 8001452:	ee07 3a90 	vmov	s15, r3
 8001456:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800145a:	68fb      	ldr	r3, [r7, #12]
 800145c:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8001460:	eef1 7a67 	vneg.f32	s15, s15
 8001464:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001468:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800146c:	d50b      	bpl.n	8001486 <PID_Origin+0x1b6>
		hpid->Output = -hpid->Output_Max;
 800146e:	68fb      	ldr	r3, [r7, #12]
 8001470:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8001474:	eef1 7a67 	vneg.f32	s15, s15
 8001478:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800147c:	ee17 3a90 	vmov	r3, s15
 8001480:	b21a      	sxth	r2, r3
 8001482:	68fb      	ldr	r3, [r7, #12]
 8001484:	841a      	strh	r2, [r3, #32]

	hpid->Err_former = hpid->Err_last;
 8001486:	68fb      	ldr	r3, [r7, #12]
 8001488:	691a      	ldr	r2, [r3, #16]
 800148a:	68fb      	ldr	r3, [r7, #12]
 800148c:	60da      	str	r2, [r3, #12]
	hpid->Err_last = hpid->Err_now;
 800148e:	68fb      	ldr	r3, [r7, #12]
 8001490:	695a      	ldr	r2, [r3, #20]
 8001492:	68fb      	ldr	r3, [r7, #12]
 8001494:	611a      	str	r2, [r3, #16]
}
 8001496:	bf00      	nop
 8001498:	3714      	adds	r7, #20
 800149a:	46bd      	mov	sp, r7
 800149c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a0:	4770      	bx	lr
 80014a2:	bf00      	nop
 80014a4:	43000000 	.word	0x43000000
 80014a8:	43800000 	.word	0x43800000

080014ac <PID_Incr>:

void PID_Incr(PID_TypeDef *hpid, float val_now, float target_now)
{
 80014ac:	b480      	push	{r7}
 80014ae:	b085      	sub	sp, #20
 80014b0:	af00      	add	r7, sp, #0
 80014b2:	60f8      	str	r0, [r7, #12]
 80014b4:	ed87 0a02 	vstr	s0, [r7, #8]
 80014b8:	edc7 0a01 	vstr	s1, [r7, #4]
	hpid->Err_now = target_now - val_now;
 80014bc:	ed97 7a01 	vldr	s14, [r7, #4]
 80014c0:	edd7 7a02 	vldr	s15, [r7, #8]
 80014c4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80014c8:	68fb      	ldr	r3, [r7, #12]
 80014ca:	edc3 7a05 	vstr	s15, [r3, #20]
    hpid->Output = hpid->Kp*(hpid->Err_now - hpid->Err_last) + hpid->Ki*(hpid->Err_now)
 80014ce:	68fb      	ldr	r3, [r7, #12]
 80014d0:	ed93 7a00 	vldr	s14, [r3]
 80014d4:	68fb      	ldr	r3, [r7, #12]
 80014d6:	edd3 6a05 	vldr	s13, [r3, #20]
 80014da:	68fb      	ldr	r3, [r7, #12]
 80014dc:	edd3 7a04 	vldr	s15, [r3, #16]
 80014e0:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80014e4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80014e8:	68fb      	ldr	r3, [r7, #12]
 80014ea:	edd3 6a01 	vldr	s13, [r3, #4]
 80014ee:	68fb      	ldr	r3, [r7, #12]
 80014f0:	edd3 7a05 	vldr	s15, [r3, #20]
 80014f4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80014f8:	ee37 7a27 	vadd.f32	s14, s14, s15
    		+ hpid->Kd*(hpid->Err_now - hpid->Err_last - hpid->Err_diff);
 80014fc:	68fb      	ldr	r3, [r7, #12]
 80014fe:	edd3 6a02 	vldr	s13, [r3, #8]
 8001502:	68fb      	ldr	r3, [r7, #12]
 8001504:	ed93 6a05 	vldr	s12, [r3, #20]
 8001508:	68fb      	ldr	r3, [r7, #12]
 800150a:	edd3 7a04 	vldr	s15, [r3, #16]
 800150e:	ee36 6a67 	vsub.f32	s12, s12, s15
 8001512:	68fb      	ldr	r3, [r7, #12]
 8001514:	edd3 7a07 	vldr	s15, [r3, #28]
 8001518:	ee76 7a67 	vsub.f32	s15, s12, s15
 800151c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001520:	ee77 7a27 	vadd.f32	s15, s14, s15
    hpid->Output = hpid->Kp*(hpid->Err_now - hpid->Err_last) + hpid->Ki*(hpid->Err_now)
 8001524:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001528:	ee17 3a90 	vmov	r3, s15
 800152c:	b21a      	sxth	r2, r3
 800152e:	68fb      	ldr	r3, [r7, #12]
 8001530:	841a      	strh	r2, [r3, #32]
	if(hpid->Output > hpid->Output_Max) hpid->Output = hpid->Output_Max;
 8001532:	68fb      	ldr	r3, [r7, #12]
 8001534:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 8001538:	ee07 3a90 	vmov	s15, r3
 800153c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001540:	68fb      	ldr	r3, [r7, #12]
 8001542:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8001546:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800154a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800154e:	dd09      	ble.n	8001564 <PID_Incr+0xb8>
 8001550:	68fb      	ldr	r3, [r7, #12]
 8001552:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8001556:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800155a:	ee17 3a90 	vmov	r3, s15
 800155e:	b21a      	sxth	r2, r3
 8001560:	68fb      	ldr	r3, [r7, #12]
 8001562:	841a      	strh	r2, [r3, #32]
	if(hpid->Output < -hpid->Output_Max) hpid->Output = -hpid->Output_Max;
 8001564:	68fb      	ldr	r3, [r7, #12]
 8001566:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 800156a:	ee07 3a90 	vmov	s15, r3
 800156e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001572:	68fb      	ldr	r3, [r7, #12]
 8001574:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8001578:	eef1 7a67 	vneg.f32	s15, s15
 800157c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001580:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001584:	d50b      	bpl.n	800159e <PID_Incr+0xf2>
 8001586:	68fb      	ldr	r3, [r7, #12]
 8001588:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 800158c:	eef1 7a67 	vneg.f32	s15, s15
 8001590:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001594:	ee17 3a90 	vmov	r3, s15
 8001598:	b21a      	sxth	r2, r3
 800159a:	68fb      	ldr	r3, [r7, #12]
 800159c:	841a      	strh	r2, [r3, #32]
	hpid->Err_diff = hpid->Err_now - hpid->Err_last;
 800159e:	68fb      	ldr	r3, [r7, #12]
 80015a0:	ed93 7a05 	vldr	s14, [r3, #20]
 80015a4:	68fb      	ldr	r3, [r7, #12]
 80015a6:	edd3 7a04 	vldr	s15, [r3, #16]
 80015aa:	ee77 7a67 	vsub.f32	s15, s14, s15
 80015ae:	68fb      	ldr	r3, [r7, #12]
 80015b0:	edc3 7a07 	vstr	s15, [r3, #28]
	hpid->Err_last = hpid->Err_now;
 80015b4:	68fb      	ldr	r3, [r7, #12]
 80015b6:	695a      	ldr	r2, [r3, #20]
 80015b8:	68fb      	ldr	r3, [r7, #12]
 80015ba:	611a      	str	r2, [r3, #16]
}
 80015bc:	bf00      	nop
 80015be:	3714      	adds	r7, #20
 80015c0:	46bd      	mov	sp, r7
 80015c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015c6:	4770      	bx	lr

080015c8 <HAL_UART_RxCpltCallback>:
#include "main.h"
#include "string.h"
RC_Ctl_t RC_Ctl;
uint8_t RC_buff[18];
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80015c8:	b580      	push	{r7, lr}
 80015ca:	b082      	sub	sp, #8
 80015cc:	af00      	add	r7, sp, #0
 80015ce:	6078      	str	r0, [r7, #4]
	if(huart->Instance == USART3)
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	4a74      	ldr	r2, [pc, #464]	; (80017a8 <HAL_UART_RxCpltCallback+0x1e0>)
 80015d6:	4293      	cmp	r3, r2
 80015d8:	f040 813e 	bne.w	8001858 <HAL_UART_RxCpltCallback+0x290>
	{
		RC_Ctl.rc.ch1 = (RC_buff[0] | RC_buff[1] << 8) & 0x07FF;
 80015dc:	4b73      	ldr	r3, [pc, #460]	; (80017ac <HAL_UART_RxCpltCallback+0x1e4>)
 80015de:	781b      	ldrb	r3, [r3, #0]
 80015e0:	b21a      	sxth	r2, r3
 80015e2:	4b72      	ldr	r3, [pc, #456]	; (80017ac <HAL_UART_RxCpltCallback+0x1e4>)
 80015e4:	785b      	ldrb	r3, [r3, #1]
 80015e6:	021b      	lsls	r3, r3, #8
 80015e8:	b21b      	sxth	r3, r3
 80015ea:	4313      	orrs	r3, r2
 80015ec:	b21b      	sxth	r3, r3
 80015ee:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80015f2:	b21a      	sxth	r2, r3
 80015f4:	4b6e      	ldr	r3, [pc, #440]	; (80017b0 <HAL_UART_RxCpltCallback+0x1e8>)
 80015f6:	801a      	strh	r2, [r3, #0]
		RC_Ctl.rc.ch1 -= 1024;
 80015f8:	4b6d      	ldr	r3, [pc, #436]	; (80017b0 <HAL_UART_RxCpltCallback+0x1e8>)
 80015fa:	f9b3 3000 	ldrsh.w	r3, [r3]
 80015fe:	b29b      	uxth	r3, r3
 8001600:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 8001604:	b29b      	uxth	r3, r3
 8001606:	b21a      	sxth	r2, r3
 8001608:	4b69      	ldr	r3, [pc, #420]	; (80017b0 <HAL_UART_RxCpltCallback+0x1e8>)
 800160a:	801a      	strh	r2, [r3, #0]
		RC_Ctl.rc.ch2 = (RC_buff[1] >> 3 | RC_buff[2] << 5) & 0x07FF;
 800160c:	4b67      	ldr	r3, [pc, #412]	; (80017ac <HAL_UART_RxCpltCallback+0x1e4>)
 800160e:	785b      	ldrb	r3, [r3, #1]
 8001610:	08db      	lsrs	r3, r3, #3
 8001612:	b2db      	uxtb	r3, r3
 8001614:	b21a      	sxth	r2, r3
 8001616:	4b65      	ldr	r3, [pc, #404]	; (80017ac <HAL_UART_RxCpltCallback+0x1e4>)
 8001618:	789b      	ldrb	r3, [r3, #2]
 800161a:	015b      	lsls	r3, r3, #5
 800161c:	b21b      	sxth	r3, r3
 800161e:	4313      	orrs	r3, r2
 8001620:	b21b      	sxth	r3, r3
 8001622:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001626:	b21a      	sxth	r2, r3
 8001628:	4b61      	ldr	r3, [pc, #388]	; (80017b0 <HAL_UART_RxCpltCallback+0x1e8>)
 800162a:	805a      	strh	r2, [r3, #2]
		RC_Ctl.rc.ch2 -= 1024;
 800162c:	4b60      	ldr	r3, [pc, #384]	; (80017b0 <HAL_UART_RxCpltCallback+0x1e8>)
 800162e:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001632:	b29b      	uxth	r3, r3
 8001634:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 8001638:	b29b      	uxth	r3, r3
 800163a:	b21a      	sxth	r2, r3
 800163c:	4b5c      	ldr	r3, [pc, #368]	; (80017b0 <HAL_UART_RxCpltCallback+0x1e8>)
 800163e:	805a      	strh	r2, [r3, #2]
		RC_Ctl.rc.ch3 = (RC_buff[2] >> 6 | RC_buff[3] << 2 | RC_buff[4] << 10) & 0x07FF;
 8001640:	4b5a      	ldr	r3, [pc, #360]	; (80017ac <HAL_UART_RxCpltCallback+0x1e4>)
 8001642:	789b      	ldrb	r3, [r3, #2]
 8001644:	099b      	lsrs	r3, r3, #6
 8001646:	b2db      	uxtb	r3, r3
 8001648:	b21a      	sxth	r2, r3
 800164a:	4b58      	ldr	r3, [pc, #352]	; (80017ac <HAL_UART_RxCpltCallback+0x1e4>)
 800164c:	78db      	ldrb	r3, [r3, #3]
 800164e:	009b      	lsls	r3, r3, #2
 8001650:	b21b      	sxth	r3, r3
 8001652:	4313      	orrs	r3, r2
 8001654:	b21a      	sxth	r2, r3
 8001656:	4b55      	ldr	r3, [pc, #340]	; (80017ac <HAL_UART_RxCpltCallback+0x1e4>)
 8001658:	791b      	ldrb	r3, [r3, #4]
 800165a:	029b      	lsls	r3, r3, #10
 800165c:	b21b      	sxth	r3, r3
 800165e:	4313      	orrs	r3, r2
 8001660:	b21b      	sxth	r3, r3
 8001662:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001666:	b21a      	sxth	r2, r3
 8001668:	4b51      	ldr	r3, [pc, #324]	; (80017b0 <HAL_UART_RxCpltCallback+0x1e8>)
 800166a:	809a      	strh	r2, [r3, #4]
		RC_Ctl.rc.ch3 -= 1024;
 800166c:	4b50      	ldr	r3, [pc, #320]	; (80017b0 <HAL_UART_RxCpltCallback+0x1e8>)
 800166e:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001672:	b29b      	uxth	r3, r3
 8001674:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 8001678:	b29b      	uxth	r3, r3
 800167a:	b21a      	sxth	r2, r3
 800167c:	4b4c      	ldr	r3, [pc, #304]	; (80017b0 <HAL_UART_RxCpltCallback+0x1e8>)
 800167e:	809a      	strh	r2, [r3, #4]
		RC_Ctl.rc.ch4 = (RC_buff[4] >> 1 | RC_buff[5] << 7) & 0x07FF;
 8001680:	4b4a      	ldr	r3, [pc, #296]	; (80017ac <HAL_UART_RxCpltCallback+0x1e4>)
 8001682:	791b      	ldrb	r3, [r3, #4]
 8001684:	085b      	lsrs	r3, r3, #1
 8001686:	b2db      	uxtb	r3, r3
 8001688:	b21a      	sxth	r2, r3
 800168a:	4b48      	ldr	r3, [pc, #288]	; (80017ac <HAL_UART_RxCpltCallback+0x1e4>)
 800168c:	795b      	ldrb	r3, [r3, #5]
 800168e:	01db      	lsls	r3, r3, #7
 8001690:	b21b      	sxth	r3, r3
 8001692:	4313      	orrs	r3, r2
 8001694:	b21b      	sxth	r3, r3
 8001696:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800169a:	b21a      	sxth	r2, r3
 800169c:	4b44      	ldr	r3, [pc, #272]	; (80017b0 <HAL_UART_RxCpltCallback+0x1e8>)
 800169e:	80da      	strh	r2, [r3, #6]
		RC_Ctl.rc.ch4 -= 1024;
 80016a0:	4b43      	ldr	r3, [pc, #268]	; (80017b0 <HAL_UART_RxCpltCallback+0x1e8>)
 80016a2:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 80016a6:	b29b      	uxth	r3, r3
 80016a8:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 80016ac:	b29b      	uxth	r3, r3
 80016ae:	b21a      	sxth	r2, r3
 80016b0:	4b3f      	ldr	r3, [pc, #252]	; (80017b0 <HAL_UART_RxCpltCallback+0x1e8>)
 80016b2:	80da      	strh	r2, [r3, #6]
	    /* prevent remote control zero deviation */
	    if (RC_Ctl.rc.ch1 <= 5 && RC_Ctl.rc.ch1 >= -5)
 80016b4:	4b3e      	ldr	r3, [pc, #248]	; (80017b0 <HAL_UART_RxCpltCallback+0x1e8>)
 80016b6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80016ba:	2b05      	cmp	r3, #5
 80016bc:	dc08      	bgt.n	80016d0 <HAL_UART_RxCpltCallback+0x108>
 80016be:	4b3c      	ldr	r3, [pc, #240]	; (80017b0 <HAL_UART_RxCpltCallback+0x1e8>)
 80016c0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80016c4:	f113 0f05 	cmn.w	r3, #5
 80016c8:	db02      	blt.n	80016d0 <HAL_UART_RxCpltCallback+0x108>
	    {
	    	RC_Ctl.rc.ch1 = 0;
 80016ca:	4b39      	ldr	r3, [pc, #228]	; (80017b0 <HAL_UART_RxCpltCallback+0x1e8>)
 80016cc:	2200      	movs	r2, #0
 80016ce:	801a      	strh	r2, [r3, #0]
	    }
	    if (RC_Ctl.rc.ch2 <= 5 && RC_Ctl.rc.ch2 >= -5)
 80016d0:	4b37      	ldr	r3, [pc, #220]	; (80017b0 <HAL_UART_RxCpltCallback+0x1e8>)
 80016d2:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80016d6:	2b05      	cmp	r3, #5
 80016d8:	dc08      	bgt.n	80016ec <HAL_UART_RxCpltCallback+0x124>
 80016da:	4b35      	ldr	r3, [pc, #212]	; (80017b0 <HAL_UART_RxCpltCallback+0x1e8>)
 80016dc:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80016e0:	f113 0f05 	cmn.w	r3, #5
 80016e4:	db02      	blt.n	80016ec <HAL_UART_RxCpltCallback+0x124>
	    {
	    	RC_Ctl.rc.ch2 = 0;
 80016e6:	4b32      	ldr	r3, [pc, #200]	; (80017b0 <HAL_UART_RxCpltCallback+0x1e8>)
 80016e8:	2200      	movs	r2, #0
 80016ea:	805a      	strh	r2, [r3, #2]
	    }
	    if (RC_Ctl.rc.ch3 <= 5 && RC_Ctl.rc.ch3 >= -5)
 80016ec:	4b30      	ldr	r3, [pc, #192]	; (80017b0 <HAL_UART_RxCpltCallback+0x1e8>)
 80016ee:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80016f2:	2b05      	cmp	r3, #5
 80016f4:	dc08      	bgt.n	8001708 <HAL_UART_RxCpltCallback+0x140>
 80016f6:	4b2e      	ldr	r3, [pc, #184]	; (80017b0 <HAL_UART_RxCpltCallback+0x1e8>)
 80016f8:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80016fc:	f113 0f05 	cmn.w	r3, #5
 8001700:	db02      	blt.n	8001708 <HAL_UART_RxCpltCallback+0x140>
	    {
	    	RC_Ctl.rc.ch3 = 0;
 8001702:	4b2b      	ldr	r3, [pc, #172]	; (80017b0 <HAL_UART_RxCpltCallback+0x1e8>)
 8001704:	2200      	movs	r2, #0
 8001706:	809a      	strh	r2, [r3, #4]
	    }
	    if (RC_Ctl.rc.ch4 <= 5 && RC_Ctl.rc.ch4 >= -5)
 8001708:	4b29      	ldr	r3, [pc, #164]	; (80017b0 <HAL_UART_RxCpltCallback+0x1e8>)
 800170a:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 800170e:	2b05      	cmp	r3, #5
 8001710:	dc08      	bgt.n	8001724 <HAL_UART_RxCpltCallback+0x15c>
 8001712:	4b27      	ldr	r3, [pc, #156]	; (80017b0 <HAL_UART_RxCpltCallback+0x1e8>)
 8001714:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8001718:	f113 0f05 	cmn.w	r3, #5
 800171c:	db02      	blt.n	8001724 <HAL_UART_RxCpltCallback+0x15c>
	    {
	    	RC_Ctl.rc.ch4 = 0;
 800171e:	4b24      	ldr	r3, [pc, #144]	; (80017b0 <HAL_UART_RxCpltCallback+0x1e8>)
 8001720:	2200      	movs	r2, #0
 8001722:	80da      	strh	r2, [r3, #6]
	    }

	    RC_Ctl.rc.sw1 = ((RC_buff[5] >> 4) & 0x000C) >> 2;
 8001724:	4b21      	ldr	r3, [pc, #132]	; (80017ac <HAL_UART_RxCpltCallback+0x1e4>)
 8001726:	795b      	ldrb	r3, [r3, #5]
 8001728:	091b      	lsrs	r3, r3, #4
 800172a:	b2db      	uxtb	r3, r3
 800172c:	109b      	asrs	r3, r3, #2
 800172e:	b2db      	uxtb	r3, r3
 8001730:	f003 0303 	and.w	r3, r3, #3
 8001734:	b2da      	uxtb	r2, r3
 8001736:	4b1e      	ldr	r3, [pc, #120]	; (80017b0 <HAL_UART_RxCpltCallback+0x1e8>)
 8001738:	721a      	strb	r2, [r3, #8]
	    RC_Ctl.rc.sw2 = (RC_buff[5] >> 4) & 0x0003;
 800173a:	4b1c      	ldr	r3, [pc, #112]	; (80017ac <HAL_UART_RxCpltCallback+0x1e4>)
 800173c:	795b      	ldrb	r3, [r3, #5]
 800173e:	091b      	lsrs	r3, r3, #4
 8001740:	b2db      	uxtb	r3, r3
 8001742:	f003 0303 	and.w	r3, r3, #3
 8001746:	b2da      	uxtb	r2, r3
 8001748:	4b19      	ldr	r3, [pc, #100]	; (80017b0 <HAL_UART_RxCpltCallback+0x1e8>)
 800174a:	725a      	strb	r2, [r3, #9]
	    if ((abs(RC_Ctl.rc.ch1) > 660) || \
 800174c:	4b18      	ldr	r3, [pc, #96]	; (80017b0 <HAL_UART_RxCpltCallback+0x1e8>)
 800174e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001752:	2b00      	cmp	r3, #0
 8001754:	bfb8      	it	lt
 8001756:	425b      	neglt	r3, r3
 8001758:	b29b      	uxth	r3, r3
 800175a:	f5b3 7f25 	cmp.w	r3, #660	; 0x294
 800175e:	d81d      	bhi.n	800179c <HAL_UART_RxCpltCallback+0x1d4>
	            (abs(RC_Ctl.rc.ch2) > 660) || \
 8001760:	4b13      	ldr	r3, [pc, #76]	; (80017b0 <HAL_UART_RxCpltCallback+0x1e8>)
 8001762:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001766:	2b00      	cmp	r3, #0
 8001768:	bfb8      	it	lt
 800176a:	425b      	neglt	r3, r3
 800176c:	b29b      	uxth	r3, r3
	    if ((abs(RC_Ctl.rc.ch1) > 660) || \
 800176e:	f5b3 7f25 	cmp.w	r3, #660	; 0x294
 8001772:	d813      	bhi.n	800179c <HAL_UART_RxCpltCallback+0x1d4>
	            (abs(RC_Ctl.rc.ch3) > 660) || \
 8001774:	4b0e      	ldr	r3, [pc, #56]	; (80017b0 <HAL_UART_RxCpltCallback+0x1e8>)
 8001776:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800177a:	2b00      	cmp	r3, #0
 800177c:	bfb8      	it	lt
 800177e:	425b      	neglt	r3, r3
 8001780:	b29b      	uxth	r3, r3
	            (abs(RC_Ctl.rc.ch2) > 660) || \
 8001782:	f5b3 7f25 	cmp.w	r3, #660	; 0x294
 8001786:	d809      	bhi.n	800179c <HAL_UART_RxCpltCallback+0x1d4>
	            (abs(RC_Ctl.rc.ch4) > 660))
 8001788:	4b09      	ldr	r3, [pc, #36]	; (80017b0 <HAL_UART_RxCpltCallback+0x1e8>)
 800178a:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 800178e:	2b00      	cmp	r3, #0
 8001790:	bfb8      	it	lt
 8001792:	425b      	neglt	r3, r3
 8001794:	b29b      	uxth	r3, r3
	            (abs(RC_Ctl.rc.ch3) > 660) || \
 8001796:	f5b3 7f25 	cmp.w	r3, #660	; 0x294
 800179a:	d90b      	bls.n	80017b4 <HAL_UART_RxCpltCallback+0x1ec>
	    {
	        memset(&RC_Ctl, 0, sizeof(RC_Ctl));
 800179c:	2216      	movs	r2, #22
 800179e:	2100      	movs	r1, #0
 80017a0:	4803      	ldr	r0, [pc, #12]	; (80017b0 <HAL_UART_RxCpltCallback+0x1e8>)
 80017a2:	f008 fc7f 	bl	800a0a4 <memset>
	        return ;
 80017a6:	e057      	b.n	8001858 <HAL_UART_RxCpltCallback+0x290>
 80017a8:	40004800 	.word	0x40004800
 80017ac:	20000868 	.word	0x20000868
 80017b0:	20000850 	.word	0x20000850
	    }

	    RC_Ctl.rc.mouse.x = RC_buff[6] | (RC_buff[7] << 8); // x axis
 80017b4:	4b2a      	ldr	r3, [pc, #168]	; (8001860 <HAL_UART_RxCpltCallback+0x298>)
 80017b6:	799b      	ldrb	r3, [r3, #6]
 80017b8:	b21a      	sxth	r2, r3
 80017ba:	4b29      	ldr	r3, [pc, #164]	; (8001860 <HAL_UART_RxCpltCallback+0x298>)
 80017bc:	79db      	ldrb	r3, [r3, #7]
 80017be:	021b      	lsls	r3, r3, #8
 80017c0:	b21b      	sxth	r3, r3
 80017c2:	4313      	orrs	r3, r2
 80017c4:	b21a      	sxth	r2, r3
 80017c6:	4b27      	ldr	r3, [pc, #156]	; (8001864 <HAL_UART_RxCpltCallback+0x29c>)
 80017c8:	815a      	strh	r2, [r3, #10]
	    RC_Ctl.rc.mouse.y = RC_buff[8] | (RC_buff[9] << 8);
 80017ca:	4b25      	ldr	r3, [pc, #148]	; (8001860 <HAL_UART_RxCpltCallback+0x298>)
 80017cc:	7a1b      	ldrb	r3, [r3, #8]
 80017ce:	b21a      	sxth	r2, r3
 80017d0:	4b23      	ldr	r3, [pc, #140]	; (8001860 <HAL_UART_RxCpltCallback+0x298>)
 80017d2:	7a5b      	ldrb	r3, [r3, #9]
 80017d4:	021b      	lsls	r3, r3, #8
 80017d6:	b21b      	sxth	r3, r3
 80017d8:	4313      	orrs	r3, r2
 80017da:	b21a      	sxth	r2, r3
 80017dc:	4b21      	ldr	r3, [pc, #132]	; (8001864 <HAL_UART_RxCpltCallback+0x29c>)
 80017de:	819a      	strh	r2, [r3, #12]
	    RC_Ctl.rc.mouse.z = RC_buff[10] | (RC_buff[11] << 8);
 80017e0:	4b1f      	ldr	r3, [pc, #124]	; (8001860 <HAL_UART_RxCpltCallback+0x298>)
 80017e2:	7a9b      	ldrb	r3, [r3, #10]
 80017e4:	b21a      	sxth	r2, r3
 80017e6:	4b1e      	ldr	r3, [pc, #120]	; (8001860 <HAL_UART_RxCpltCallback+0x298>)
 80017e8:	7adb      	ldrb	r3, [r3, #11]
 80017ea:	021b      	lsls	r3, r3, #8
 80017ec:	b21b      	sxth	r3, r3
 80017ee:	4313      	orrs	r3, r2
 80017f0:	b21a      	sxth	r2, r3
 80017f2:	4b1c      	ldr	r3, [pc, #112]	; (8001864 <HAL_UART_RxCpltCallback+0x29c>)
 80017f4:	81da      	strh	r2, [r3, #14]

	    RC_Ctl.rc.mouse.l = RC_buff[12];
 80017f6:	4b1a      	ldr	r3, [pc, #104]	; (8001860 <HAL_UART_RxCpltCallback+0x298>)
 80017f8:	7b1a      	ldrb	r2, [r3, #12]
 80017fa:	4b1a      	ldr	r3, [pc, #104]	; (8001864 <HAL_UART_RxCpltCallback+0x29c>)
 80017fc:	741a      	strb	r2, [r3, #16]
	    RC_Ctl.rc.mouse.r = RC_buff[13];
 80017fe:	4b18      	ldr	r3, [pc, #96]	; (8001860 <HAL_UART_RxCpltCallback+0x298>)
 8001800:	7b5a      	ldrb	r2, [r3, #13]
 8001802:	4b18      	ldr	r3, [pc, #96]	; (8001864 <HAL_UART_RxCpltCallback+0x29c>)
 8001804:	745a      	strb	r2, [r3, #17]

	    RC_Ctl.rc.kb.key_code = RC_buff[14] | RC_buff[15] << 8; // key borad code
 8001806:	4b16      	ldr	r3, [pc, #88]	; (8001860 <HAL_UART_RxCpltCallback+0x298>)
 8001808:	7b9b      	ldrb	r3, [r3, #14]
 800180a:	b21a      	sxth	r2, r3
 800180c:	4b14      	ldr	r3, [pc, #80]	; (8001860 <HAL_UART_RxCpltCallback+0x298>)
 800180e:	7bdb      	ldrb	r3, [r3, #15]
 8001810:	021b      	lsls	r3, r3, #8
 8001812:	b21b      	sxth	r3, r3
 8001814:	4313      	orrs	r3, r2
 8001816:	b21b      	sxth	r3, r3
 8001818:	b29a      	uxth	r2, r3
 800181a:	4b12      	ldr	r3, [pc, #72]	; (8001864 <HAL_UART_RxCpltCallback+0x29c>)
 800181c:	825a      	strh	r2, [r3, #18]
	    RC_Ctl.rc.wheel = (RC_buff[16] | RC_buff[17] << 8) - 1024;
 800181e:	4b10      	ldr	r3, [pc, #64]	; (8001860 <HAL_UART_RxCpltCallback+0x298>)
 8001820:	7c1b      	ldrb	r3, [r3, #16]
 8001822:	b21a      	sxth	r2, r3
 8001824:	4b0e      	ldr	r3, [pc, #56]	; (8001860 <HAL_UART_RxCpltCallback+0x298>)
 8001826:	7c5b      	ldrb	r3, [r3, #17]
 8001828:	021b      	lsls	r3, r3, #8
 800182a:	b21b      	sxth	r3, r3
 800182c:	4313      	orrs	r3, r2
 800182e:	b21b      	sxth	r3, r3
 8001830:	b29b      	uxth	r3, r3
 8001832:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 8001836:	b29b      	uxth	r3, r3
 8001838:	b21a      	sxth	r2, r3
 800183a:	4b0a      	ldr	r3, [pc, #40]	; (8001864 <HAL_UART_RxCpltCallback+0x29c>)
 800183c:	829a      	strh	r2, [r3, #20]
	    HAL_UART_Receive_DMA(&huart3, RC_buff, RC_FRAME_LENGTH);//ÂàùÂßãÂåñDMA
 800183e:	2212      	movs	r2, #18
 8001840:	4907      	ldr	r1, [pc, #28]	; (8001860 <HAL_UART_RxCpltCallback+0x298>)
 8001842:	4809      	ldr	r0, [pc, #36]	; (8001868 <HAL_UART_RxCpltCallback+0x2a0>)
 8001844:	f004 fd04 	bl	8006250 <HAL_UART_Receive_DMA>
	    __HAL_UART_ENABLE_IT(&huart3, UART_IT_IDLE);//IDLE ‰∏≠Êñ≠‰ΩøËÉΩ
 8001848:	4b07      	ldr	r3, [pc, #28]	; (8001868 <HAL_UART_RxCpltCallback+0x2a0>)
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	68da      	ldr	r2, [r3, #12]
 800184e:	4b06      	ldr	r3, [pc, #24]	; (8001868 <HAL_UART_RxCpltCallback+0x2a0>)
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	f042 0210 	orr.w	r2, r2, #16
 8001856:	60da      	str	r2, [r3, #12]
	}
}
 8001858:	3708      	adds	r7, #8
 800185a:	46bd      	mov	sp, r7
 800185c:	bd80      	pop	{r7, pc}
 800185e:	bf00      	nop
 8001860:	20000868 	.word	0x20000868
 8001864:	20000850 	.word	0x20000850
 8001868:	200009f0 	.word	0x200009f0

0800186c <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 800186c:	b580      	push	{r7, lr}
 800186e:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8001870:	4b17      	ldr	r3, [pc, #92]	; (80018d0 <MX_SPI1_Init+0x64>)
 8001872:	4a18      	ldr	r2, [pc, #96]	; (80018d4 <MX_SPI1_Init+0x68>)
 8001874:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001876:	4b16      	ldr	r3, [pc, #88]	; (80018d0 <MX_SPI1_Init+0x64>)
 8001878:	f44f 7282 	mov.w	r2, #260	; 0x104
 800187c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800187e:	4b14      	ldr	r3, [pc, #80]	; (80018d0 <MX_SPI1_Init+0x64>)
 8001880:	2200      	movs	r2, #0
 8001882:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001884:	4b12      	ldr	r3, [pc, #72]	; (80018d0 <MX_SPI1_Init+0x64>)
 8001886:	2200      	movs	r2, #0
 8001888:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 800188a:	4b11      	ldr	r3, [pc, #68]	; (80018d0 <MX_SPI1_Init+0x64>)
 800188c:	2202      	movs	r2, #2
 800188e:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 8001890:	4b0f      	ldr	r3, [pc, #60]	; (80018d0 <MX_SPI1_Init+0x64>)
 8001892:	2201      	movs	r2, #1
 8001894:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001896:	4b0e      	ldr	r3, [pc, #56]	; (80018d0 <MX_SPI1_Init+0x64>)
 8001898:	f44f 7200 	mov.w	r2, #512	; 0x200
 800189c:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 800189e:	4b0c      	ldr	r3, [pc, #48]	; (80018d0 <MX_SPI1_Init+0x64>)
 80018a0:	2210      	movs	r2, #16
 80018a2:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80018a4:	4b0a      	ldr	r3, [pc, #40]	; (80018d0 <MX_SPI1_Init+0x64>)
 80018a6:	2200      	movs	r2, #0
 80018a8:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80018aa:	4b09      	ldr	r3, [pc, #36]	; (80018d0 <MX_SPI1_Init+0x64>)
 80018ac:	2200      	movs	r2, #0
 80018ae:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80018b0:	4b07      	ldr	r3, [pc, #28]	; (80018d0 <MX_SPI1_Init+0x64>)
 80018b2:	2200      	movs	r2, #0
 80018b4:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80018b6:	4b06      	ldr	r3, [pc, #24]	; (80018d0 <MX_SPI1_Init+0x64>)
 80018b8:	220a      	movs	r2, #10
 80018ba:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80018bc:	4804      	ldr	r0, [pc, #16]	; (80018d0 <MX_SPI1_Init+0x64>)
 80018be:	f002 fea5 	bl	800460c <HAL_SPI_Init>
 80018c2:	4603      	mov	r3, r0
 80018c4:	2b00      	cmp	r3, #0
 80018c6:	d001      	beq.n	80018cc <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80018c8:	f7ff fbfa 	bl	80010c0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80018cc:	bf00      	nop
 80018ce:	bd80      	pop	{r7, pc}
 80018d0:	2000087c 	.word	0x2000087c
 80018d4:	40013000 	.word	0x40013000

080018d8 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80018d8:	b580      	push	{r7, lr}
 80018da:	b08a      	sub	sp, #40	; 0x28
 80018dc:	af00      	add	r7, sp, #0
 80018de:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018e0:	f107 0314 	add.w	r3, r7, #20
 80018e4:	2200      	movs	r2, #0
 80018e6:	601a      	str	r2, [r3, #0]
 80018e8:	605a      	str	r2, [r3, #4]
 80018ea:	609a      	str	r2, [r3, #8]
 80018ec:	60da      	str	r2, [r3, #12]
 80018ee:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	4a28      	ldr	r2, [pc, #160]	; (8001998 <HAL_SPI_MspInit+0xc0>)
 80018f6:	4293      	cmp	r3, r2
 80018f8:	d149      	bne.n	800198e <HAL_SPI_MspInit+0xb6>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80018fa:	2300      	movs	r3, #0
 80018fc:	613b      	str	r3, [r7, #16]
 80018fe:	4b27      	ldr	r3, [pc, #156]	; (800199c <HAL_SPI_MspInit+0xc4>)
 8001900:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001902:	4a26      	ldr	r2, [pc, #152]	; (800199c <HAL_SPI_MspInit+0xc4>)
 8001904:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001908:	6453      	str	r3, [r2, #68]	; 0x44
 800190a:	4b24      	ldr	r3, [pc, #144]	; (800199c <HAL_SPI_MspInit+0xc4>)
 800190c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800190e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001912:	613b      	str	r3, [r7, #16]
 8001914:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001916:	2300      	movs	r3, #0
 8001918:	60fb      	str	r3, [r7, #12]
 800191a:	4b20      	ldr	r3, [pc, #128]	; (800199c <HAL_SPI_MspInit+0xc4>)
 800191c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800191e:	4a1f      	ldr	r2, [pc, #124]	; (800199c <HAL_SPI_MspInit+0xc4>)
 8001920:	f043 0302 	orr.w	r3, r3, #2
 8001924:	6313      	str	r3, [r2, #48]	; 0x30
 8001926:	4b1d      	ldr	r3, [pc, #116]	; (800199c <HAL_SPI_MspInit+0xc4>)
 8001928:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800192a:	f003 0302 	and.w	r3, r3, #2
 800192e:	60fb      	str	r3, [r7, #12]
 8001930:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001932:	2300      	movs	r3, #0
 8001934:	60bb      	str	r3, [r7, #8]
 8001936:	4b19      	ldr	r3, [pc, #100]	; (800199c <HAL_SPI_MspInit+0xc4>)
 8001938:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800193a:	4a18      	ldr	r2, [pc, #96]	; (800199c <HAL_SPI_MspInit+0xc4>)
 800193c:	f043 0301 	orr.w	r3, r3, #1
 8001940:	6313      	str	r3, [r2, #48]	; 0x30
 8001942:	4b16      	ldr	r3, [pc, #88]	; (800199c <HAL_SPI_MspInit+0xc4>)
 8001944:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001946:	f003 0301 	and.w	r3, r3, #1
 800194a:	60bb      	str	r3, [r7, #8]
 800194c:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PB4     ------> SPI1_MISO
    PB3     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_3;
 800194e:	2318      	movs	r3, #24
 8001950:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001952:	2302      	movs	r3, #2
 8001954:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001956:	2300      	movs	r3, #0
 8001958:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800195a:	2303      	movs	r3, #3
 800195c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800195e:	2305      	movs	r3, #5
 8001960:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001962:	f107 0314 	add.w	r3, r7, #20
 8001966:	4619      	mov	r1, r3
 8001968:	480d      	ldr	r0, [pc, #52]	; (80019a0 <HAL_SPI_MspInit+0xc8>)
 800196a:	f002 f80f 	bl	800398c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 800196e:	2380      	movs	r3, #128	; 0x80
 8001970:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001972:	2302      	movs	r3, #2
 8001974:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001976:	2300      	movs	r3, #0
 8001978:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800197a:	2303      	movs	r3, #3
 800197c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800197e:	2305      	movs	r3, #5
 8001980:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001982:	f107 0314 	add.w	r3, r7, #20
 8001986:	4619      	mov	r1, r3
 8001988:	4806      	ldr	r0, [pc, #24]	; (80019a4 <HAL_SPI_MspInit+0xcc>)
 800198a:	f001 ffff 	bl	800398c <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 800198e:	bf00      	nop
 8001990:	3728      	adds	r7, #40	; 0x28
 8001992:	46bd      	mov	sp, r7
 8001994:	bd80      	pop	{r7, pc}
 8001996:	bf00      	nop
 8001998:	40013000 	.word	0x40013000
 800199c:	40023800 	.word	0x40023800
 80019a0:	40020400 	.word	0x40020400
 80019a4:	40020000 	.word	0x40020000

080019a8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80019a8:	b580      	push	{r7, lr}
 80019aa:	b082      	sub	sp, #8
 80019ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80019ae:	2300      	movs	r3, #0
 80019b0:	607b      	str	r3, [r7, #4]
 80019b2:	4b12      	ldr	r3, [pc, #72]	; (80019fc <HAL_MspInit+0x54>)
 80019b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80019b6:	4a11      	ldr	r2, [pc, #68]	; (80019fc <HAL_MspInit+0x54>)
 80019b8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80019bc:	6453      	str	r3, [r2, #68]	; 0x44
 80019be:	4b0f      	ldr	r3, [pc, #60]	; (80019fc <HAL_MspInit+0x54>)
 80019c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80019c2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80019c6:	607b      	str	r3, [r7, #4]
 80019c8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80019ca:	2300      	movs	r3, #0
 80019cc:	603b      	str	r3, [r7, #0]
 80019ce:	4b0b      	ldr	r3, [pc, #44]	; (80019fc <HAL_MspInit+0x54>)
 80019d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019d2:	4a0a      	ldr	r2, [pc, #40]	; (80019fc <HAL_MspInit+0x54>)
 80019d4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80019d8:	6413      	str	r3, [r2, #64]	; 0x40
 80019da:	4b08      	ldr	r3, [pc, #32]	; (80019fc <HAL_MspInit+0x54>)
 80019dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019de:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80019e2:	603b      	str	r3, [r7, #0]
 80019e4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80019e6:	2200      	movs	r2, #0
 80019e8:	210f      	movs	r1, #15
 80019ea:	f06f 0001 	mvn.w	r0, #1
 80019ee:	f001 fba1 	bl	8003134 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80019f2:	bf00      	nop
 80019f4:	3708      	adds	r7, #8
 80019f6:	46bd      	mov	sp, r7
 80019f8:	bd80      	pop	{r7, pc}
 80019fa:	bf00      	nop
 80019fc:	40023800 	.word	0x40023800

08001a00 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001a00:	b580      	push	{r7, lr}
 8001a02:	b08e      	sub	sp, #56	; 0x38
 8001a04:	af00      	add	r7, sp, #0
 8001a06:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8001a08:	2300      	movs	r3, #0
 8001a0a:	62fb      	str	r3, [r7, #44]	; 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8001a0c:	2300      	movs	r3, #0
 8001a0e:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8001a10:	2300      	movs	r3, #0
 8001a12:	60fb      	str	r3, [r7, #12]
 8001a14:	4b33      	ldr	r3, [pc, #204]	; (8001ae4 <HAL_InitTick+0xe4>)
 8001a16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a18:	4a32      	ldr	r2, [pc, #200]	; (8001ae4 <HAL_InitTick+0xe4>)
 8001a1a:	f043 0310 	orr.w	r3, r3, #16
 8001a1e:	6413      	str	r3, [r2, #64]	; 0x40
 8001a20:	4b30      	ldr	r3, [pc, #192]	; (8001ae4 <HAL_InitTick+0xe4>)
 8001a22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a24:	f003 0310 	and.w	r3, r3, #16
 8001a28:	60fb      	str	r3, [r7, #12]
 8001a2a:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001a2c:	f107 0210 	add.w	r2, r7, #16
 8001a30:	f107 0314 	add.w	r3, r7, #20
 8001a34:	4611      	mov	r1, r2
 8001a36:	4618      	mov	r0, r3
 8001a38:	f002 fdb6 	bl	80045a8 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8001a3c:	6a3b      	ldr	r3, [r7, #32]
 8001a3e:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8001a40:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d103      	bne.n	8001a4e <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001a46:	f002 fd87 	bl	8004558 <HAL_RCC_GetPCLK1Freq>
 8001a4a:	6378      	str	r0, [r7, #52]	; 0x34
 8001a4c:	e004      	b.n	8001a58 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8001a4e:	f002 fd83 	bl	8004558 <HAL_RCC_GetPCLK1Freq>
 8001a52:	4603      	mov	r3, r0
 8001a54:	005b      	lsls	r3, r3, #1
 8001a56:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001a58:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001a5a:	4a23      	ldr	r2, [pc, #140]	; (8001ae8 <HAL_InitTick+0xe8>)
 8001a5c:	fba2 2303 	umull	r2, r3, r2, r3
 8001a60:	0c9b      	lsrs	r3, r3, #18
 8001a62:	3b01      	subs	r3, #1
 8001a64:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8001a66:	4b21      	ldr	r3, [pc, #132]	; (8001aec <HAL_InitTick+0xec>)
 8001a68:	4a21      	ldr	r2, [pc, #132]	; (8001af0 <HAL_InitTick+0xf0>)
 8001a6a:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8001a6c:	4b1f      	ldr	r3, [pc, #124]	; (8001aec <HAL_InitTick+0xec>)
 8001a6e:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001a72:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8001a74:	4a1d      	ldr	r2, [pc, #116]	; (8001aec <HAL_InitTick+0xec>)
 8001a76:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001a78:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8001a7a:	4b1c      	ldr	r3, [pc, #112]	; (8001aec <HAL_InitTick+0xec>)
 8001a7c:	2200      	movs	r2, #0
 8001a7e:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a80:	4b1a      	ldr	r3, [pc, #104]	; (8001aec <HAL_InitTick+0xec>)
 8001a82:	2200      	movs	r2, #0
 8001a84:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001a86:	4b19      	ldr	r3, [pc, #100]	; (8001aec <HAL_InitTick+0xec>)
 8001a88:	2200      	movs	r2, #0
 8001a8a:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8001a8c:	4817      	ldr	r0, [pc, #92]	; (8001aec <HAL_InitTick+0xec>)
 8001a8e:	f003 fb73 	bl	8005178 <HAL_TIM_Base_Init>
 8001a92:	4603      	mov	r3, r0
 8001a94:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 8001a98:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	d11b      	bne.n	8001ad8 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8001aa0:	4812      	ldr	r0, [pc, #72]	; (8001aec <HAL_InitTick+0xec>)
 8001aa2:	f003 fbb9 	bl	8005218 <HAL_TIM_Base_Start_IT>
 8001aa6:	4603      	mov	r3, r0
 8001aa8:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 8001aac:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8001ab0:	2b00      	cmp	r3, #0
 8001ab2:	d111      	bne.n	8001ad8 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001ab4:	2036      	movs	r0, #54	; 0x36
 8001ab6:	f001 fb59 	bl	800316c <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	2b0f      	cmp	r3, #15
 8001abe:	d808      	bhi.n	8001ad2 <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8001ac0:	2200      	movs	r2, #0
 8001ac2:	6879      	ldr	r1, [r7, #4]
 8001ac4:	2036      	movs	r0, #54	; 0x36
 8001ac6:	f001 fb35 	bl	8003134 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001aca:	4a0a      	ldr	r2, [pc, #40]	; (8001af4 <HAL_InitTick+0xf4>)
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	6013      	str	r3, [r2, #0]
 8001ad0:	e002      	b.n	8001ad8 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 8001ad2:	2301      	movs	r3, #1
 8001ad4:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8001ad8:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 8001adc:	4618      	mov	r0, r3
 8001ade:	3738      	adds	r7, #56	; 0x38
 8001ae0:	46bd      	mov	sp, r7
 8001ae2:	bd80      	pop	{r7, pc}
 8001ae4:	40023800 	.word	0x40023800
 8001ae8:	431bde83 	.word	0x431bde83
 8001aec:	200008d4 	.word	0x200008d4
 8001af0:	40001000 	.word	0x40001000
 8001af4:	2000014c 	.word	0x2000014c

08001af8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001af8:	b480      	push	{r7}
 8001afa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001afc:	e7fe      	b.n	8001afc <NMI_Handler+0x4>

08001afe <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001afe:	b480      	push	{r7}
 8001b00:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001b02:	e7fe      	b.n	8001b02 <HardFault_Handler+0x4>

08001b04 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001b04:	b480      	push	{r7}
 8001b06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001b08:	e7fe      	b.n	8001b08 <MemManage_Handler+0x4>

08001b0a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001b0a:	b480      	push	{r7}
 8001b0c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001b0e:	e7fe      	b.n	8001b0e <BusFault_Handler+0x4>

08001b10 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001b10:	b480      	push	{r7}
 8001b12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001b14:	e7fe      	b.n	8001b14 <UsageFault_Handler+0x4>

08001b16 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001b16:	b480      	push	{r7}
 8001b18:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001b1a:	bf00      	nop
 8001b1c:	46bd      	mov	sp, r7
 8001b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b22:	4770      	bx	lr

08001b24 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8001b24:	b580      	push	{r7, lr}
 8001b26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8001b28:	4802      	ldr	r0, [pc, #8]	; (8001b34 <DMA1_Stream1_IRQHandler+0x10>)
 8001b2a:	f001 fcc5 	bl	80034b8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8001b2e:	bf00      	nop
 8001b30:	bd80      	pop	{r7, pc}
 8001b32:	bf00      	nop
 8001b34:	20000a34 	.word	0x20000a34

08001b38 <CAN1_TX_IRQHandler>:

/**
  * @brief This function handles CAN1 TX interrupts.
  */
void CAN1_TX_IRQHandler(void)
{
 8001b38:	b580      	push	{r7, lr}
 8001b3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_TX_IRQn 0 */

  /* USER CODE END CAN1_TX_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8001b3c:	4802      	ldr	r0, [pc, #8]	; (8001b48 <CAN1_TX_IRQHandler+0x10>)
 8001b3e:	f001 f812 	bl	8002b66 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_TX_IRQn 1 */

  /* USER CODE END CAN1_TX_IRQn 1 */
}
 8001b42:	bf00      	nop
 8001b44:	bd80      	pop	{r7, pc}
 8001b46:	bf00      	nop
 8001b48:	200003c0 	.word	0x200003c0

08001b4c <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupts.
  */
void CAN1_RX0_IRQHandler(void)
{
 8001b4c:	b580      	push	{r7, lr}
 8001b4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8001b50:	4802      	ldr	r0, [pc, #8]	; (8001b5c <CAN1_RX0_IRQHandler+0x10>)
 8001b52:	f001 f808 	bl	8002b66 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 8001b56:	bf00      	nop
 8001b58:	bd80      	pop	{r7, pc}
 8001b5a:	bf00      	nop
 8001b5c:	200003c0 	.word	0x200003c0

08001b60 <CAN1_RX1_IRQHandler>:

/**
  * @brief This function handles CAN1 RX1 interrupt.
  */
void CAN1_RX1_IRQHandler(void)
{
 8001b60:	b580      	push	{r7, lr}
 8001b62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX1_IRQn 0 */

  /* USER CODE END CAN1_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8001b64:	4802      	ldr	r0, [pc, #8]	; (8001b70 <CAN1_RX1_IRQHandler+0x10>)
 8001b66:	f000 fffe 	bl	8002b66 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX1_IRQn 1 */

  /* USER CODE END CAN1_RX1_IRQn 1 */
}
 8001b6a:	bf00      	nop
 8001b6c:	bd80      	pop	{r7, pc}
 8001b6e:	bf00      	nop
 8001b70:	200003c0 	.word	0x200003c0

08001b74 <CAN1_SCE_IRQHandler>:

/**
  * @brief This function handles CAN1 SCE interrupt.
  */
void CAN1_SCE_IRQHandler(void)
{
 8001b74:	b580      	push	{r7, lr}
 8001b76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_SCE_IRQn 0 */

  /* USER CODE END CAN1_SCE_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8001b78:	4802      	ldr	r0, [pc, #8]	; (8001b84 <CAN1_SCE_IRQHandler+0x10>)
 8001b7a:	f000 fff4 	bl	8002b66 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_SCE_IRQn 1 */

  /* USER CODE END CAN1_SCE_IRQn 1 */
}
 8001b7e:	bf00      	nop
 8001b80:	bd80      	pop	{r7, pc}
 8001b82:	bf00      	nop
 8001b84:	200003c0 	.word	0x200003c0

08001b88 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001b88:	b580      	push	{r7, lr}
 8001b8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001b8c:	4802      	ldr	r0, [pc, #8]	; (8001b98 <USART1_IRQHandler+0x10>)
 8001b8e:	f004 fb8f 	bl	80062b0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001b92:	bf00      	nop
 8001b94:	bd80      	pop	{r7, pc}
 8001b96:	bf00      	nop
 8001b98:	200009ac 	.word	0x200009ac

08001b9c <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8001b9c:	b580      	push	{r7, lr}
 8001b9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8001ba0:	4802      	ldr	r0, [pc, #8]	; (8001bac <USART3_IRQHandler+0x10>)
 8001ba2:	f004 fb85 	bl	80062b0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8001ba6:	bf00      	nop
 8001ba8:	bd80      	pop	{r7, pc}
 8001baa:	bf00      	nop
 8001bac:	200009f0 	.word	0x200009f0

08001bb0 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001bb0:	b580      	push	{r7, lr}
 8001bb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001bb4:	4802      	ldr	r0, [pc, #8]	; (8001bc0 <TIM6_DAC_IRQHandler+0x10>)
 8001bb6:	f003 fbf8 	bl	80053aa <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001bba:	bf00      	nop
 8001bbc:	bd80      	pop	{r7, pc}
 8001bbe:	bf00      	nop
 8001bc0:	200008d4 	.word	0x200008d4

08001bc4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001bc4:	b480      	push	{r7}
 8001bc6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001bc8:	4b06      	ldr	r3, [pc, #24]	; (8001be4 <SystemInit+0x20>)
 8001bca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001bce:	4a05      	ldr	r2, [pc, #20]	; (8001be4 <SystemInit+0x20>)
 8001bd0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001bd4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001bd8:	bf00      	nop
 8001bda:	46bd      	mov	sp, r7
 8001bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be0:	4770      	bx	lr
 8001be2:	bf00      	nop
 8001be4:	e000ed00 	.word	0xe000ed00

08001be8 <MX_TIM1_Init>:
TIM_HandleTypeDef htim1;
TIM_HandleTypeDef htim5;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001be8:	b580      	push	{r7, lr}
 8001bea:	b096      	sub	sp, #88	; 0x58
 8001bec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001bee:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001bf2:	2200      	movs	r2, #0
 8001bf4:	601a      	str	r2, [r3, #0]
 8001bf6:	605a      	str	r2, [r3, #4]
 8001bf8:	609a      	str	r2, [r3, #8]
 8001bfa:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001bfc:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001c00:	2200      	movs	r2, #0
 8001c02:	601a      	str	r2, [r3, #0]
 8001c04:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001c06:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001c0a:	2200      	movs	r2, #0
 8001c0c:	601a      	str	r2, [r3, #0]
 8001c0e:	605a      	str	r2, [r3, #4]
 8001c10:	609a      	str	r2, [r3, #8]
 8001c12:	60da      	str	r2, [r3, #12]
 8001c14:	611a      	str	r2, [r3, #16]
 8001c16:	615a      	str	r2, [r3, #20]
 8001c18:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001c1a:	1d3b      	adds	r3, r7, #4
 8001c1c:	2220      	movs	r2, #32
 8001c1e:	2100      	movs	r1, #0
 8001c20:	4618      	mov	r0, r3
 8001c22:	f008 fa3f 	bl	800a0a4 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001c26:	4b44      	ldr	r3, [pc, #272]	; (8001d38 <MX_TIM1_Init+0x150>)
 8001c28:	4a44      	ldr	r2, [pc, #272]	; (8001d3c <MX_TIM1_Init+0x154>)
 8001c2a:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 160-1;
 8001c2c:	4b42      	ldr	r3, [pc, #264]	; (8001d38 <MX_TIM1_Init+0x150>)
 8001c2e:	229f      	movs	r2, #159	; 0x9f
 8001c30:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c32:	4b41      	ldr	r3, [pc, #260]	; (8001d38 <MX_TIM1_Init+0x150>)
 8001c34:	2200      	movs	r2, #0
 8001c36:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 2000-1;
 8001c38:	4b3f      	ldr	r3, [pc, #252]	; (8001d38 <MX_TIM1_Init+0x150>)
 8001c3a:	f240 72cf 	movw	r2, #1999	; 0x7cf
 8001c3e:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c40:	4b3d      	ldr	r3, [pc, #244]	; (8001d38 <MX_TIM1_Init+0x150>)
 8001c42:	2200      	movs	r2, #0
 8001c44:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001c46:	4b3c      	ldr	r3, [pc, #240]	; (8001d38 <MX_TIM1_Init+0x150>)
 8001c48:	2200      	movs	r2, #0
 8001c4a:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001c4c:	4b3a      	ldr	r3, [pc, #232]	; (8001d38 <MX_TIM1_Init+0x150>)
 8001c4e:	2280      	movs	r2, #128	; 0x80
 8001c50:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001c52:	4839      	ldr	r0, [pc, #228]	; (8001d38 <MX_TIM1_Init+0x150>)
 8001c54:	f003 fa90 	bl	8005178 <HAL_TIM_Base_Init>
 8001c58:	4603      	mov	r3, r0
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	d001      	beq.n	8001c62 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8001c5e:	f7ff fa2f 	bl	80010c0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001c62:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001c66:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001c68:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001c6c:	4619      	mov	r1, r3
 8001c6e:	4832      	ldr	r0, [pc, #200]	; (8001d38 <MX_TIM1_Init+0x150>)
 8001c70:	f003 fd66 	bl	8005740 <HAL_TIM_ConfigClockSource>
 8001c74:	4603      	mov	r3, r0
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d001      	beq.n	8001c7e <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8001c7a:	f7ff fa21 	bl	80010c0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001c7e:	482e      	ldr	r0, [pc, #184]	; (8001d38 <MX_TIM1_Init+0x150>)
 8001c80:	f003 fb3a 	bl	80052f8 <HAL_TIM_PWM_Init>
 8001c84:	4603      	mov	r3, r0
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	d001      	beq.n	8001c8e <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 8001c8a:	f7ff fa19 	bl	80010c0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001c8e:	2300      	movs	r3, #0
 8001c90:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c92:	2300      	movs	r3, #0
 8001c94:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001c96:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001c9a:	4619      	mov	r1, r3
 8001c9c:	4826      	ldr	r0, [pc, #152]	; (8001d38 <MX_TIM1_Init+0x150>)
 8001c9e:	f004 f929 	bl	8005ef4 <HAL_TIMEx_MasterConfigSynchronization>
 8001ca2:	4603      	mov	r3, r0
 8001ca4:	2b00      	cmp	r3, #0
 8001ca6:	d001      	beq.n	8001cac <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8001ca8:	f7ff fa0a 	bl	80010c0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001cac:	2360      	movs	r3, #96	; 0x60
 8001cae:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8001cb0:	2300      	movs	r3, #0
 8001cb2:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001cb4:	2300      	movs	r3, #0
 8001cb6:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001cb8:	2300      	movs	r3, #0
 8001cba:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001cbc:	2300      	movs	r3, #0
 8001cbe:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001cc0:	2300      	movs	r3, #0
 8001cc2:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001cc4:	2300      	movs	r3, #0
 8001cc6:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001cc8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001ccc:	2200      	movs	r2, #0
 8001cce:	4619      	mov	r1, r3
 8001cd0:	4819      	ldr	r0, [pc, #100]	; (8001d38 <MX_TIM1_Init+0x150>)
 8001cd2:	f003 fc73 	bl	80055bc <HAL_TIM_PWM_ConfigChannel>
 8001cd6:	4603      	mov	r3, r0
 8001cd8:	2b00      	cmp	r3, #0
 8001cda:	d001      	beq.n	8001ce0 <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 8001cdc:	f7ff f9f0 	bl	80010c0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001ce0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001ce4:	2204      	movs	r2, #4
 8001ce6:	4619      	mov	r1, r3
 8001ce8:	4813      	ldr	r0, [pc, #76]	; (8001d38 <MX_TIM1_Init+0x150>)
 8001cea:	f003 fc67 	bl	80055bc <HAL_TIM_PWM_ConfigChannel>
 8001cee:	4603      	mov	r3, r0
 8001cf0:	2b00      	cmp	r3, #0
 8001cf2:	d001      	beq.n	8001cf8 <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 8001cf4:	f7ff f9e4 	bl	80010c0 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001cf8:	2300      	movs	r3, #0
 8001cfa:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001cfc:	2300      	movs	r3, #0
 8001cfe:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001d00:	2300      	movs	r3, #0
 8001d02:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001d04:	2300      	movs	r3, #0
 8001d06:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001d08:	2300      	movs	r3, #0
 8001d0a:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001d0c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001d10:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001d12:	2300      	movs	r3, #0
 8001d14:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001d16:	1d3b      	adds	r3, r7, #4
 8001d18:	4619      	mov	r1, r3
 8001d1a:	4807      	ldr	r0, [pc, #28]	; (8001d38 <MX_TIM1_Init+0x150>)
 8001d1c:	f004 f966 	bl	8005fec <HAL_TIMEx_ConfigBreakDeadTime>
 8001d20:	4603      	mov	r3, r0
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d001      	beq.n	8001d2a <MX_TIM1_Init+0x142>
  {
    Error_Handler();
 8001d26:	f7ff f9cb 	bl	80010c0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001d2a:	4803      	ldr	r0, [pc, #12]	; (8001d38 <MX_TIM1_Init+0x150>)
 8001d2c:	f000 f8c2 	bl	8001eb4 <HAL_TIM_MspPostInit>

}
 8001d30:	bf00      	nop
 8001d32:	3758      	adds	r7, #88	; 0x58
 8001d34:	46bd      	mov	sp, r7
 8001d36:	bd80      	pop	{r7, pc}
 8001d38:	2000091c 	.word	0x2000091c
 8001d3c:	40010000 	.word	0x40010000

08001d40 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 8001d40:	b580      	push	{r7, lr}
 8001d42:	b08e      	sub	sp, #56	; 0x38
 8001d44:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001d46:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001d4a:	2200      	movs	r2, #0
 8001d4c:	601a      	str	r2, [r3, #0]
 8001d4e:	605a      	str	r2, [r3, #4]
 8001d50:	609a      	str	r2, [r3, #8]
 8001d52:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001d54:	f107 0320 	add.w	r3, r7, #32
 8001d58:	2200      	movs	r2, #0
 8001d5a:	601a      	str	r2, [r3, #0]
 8001d5c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001d5e:	1d3b      	adds	r3, r7, #4
 8001d60:	2200      	movs	r2, #0
 8001d62:	601a      	str	r2, [r3, #0]
 8001d64:	605a      	str	r2, [r3, #4]
 8001d66:	609a      	str	r2, [r3, #8]
 8001d68:	60da      	str	r2, [r3, #12]
 8001d6a:	611a      	str	r2, [r3, #16]
 8001d6c:	615a      	str	r2, [r3, #20]
 8001d6e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8001d70:	4b32      	ldr	r3, [pc, #200]	; (8001e3c <MX_TIM5_Init+0xfc>)
 8001d72:	4a33      	ldr	r2, [pc, #204]	; (8001e40 <MX_TIM5_Init+0x100>)
 8001d74:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 168-1;
 8001d76:	4b31      	ldr	r3, [pc, #196]	; (8001e3c <MX_TIM5_Init+0xfc>)
 8001d78:	22a7      	movs	r2, #167	; 0xa7
 8001d7a:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d7c:	4b2f      	ldr	r3, [pc, #188]	; (8001e3c <MX_TIM5_Init+0xfc>)
 8001d7e:	2200      	movs	r2, #0
 8001d80:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 1000-1;
 8001d82:	4b2e      	ldr	r3, [pc, #184]	; (8001e3c <MX_TIM5_Init+0xfc>)
 8001d84:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001d88:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d8a:	4b2c      	ldr	r3, [pc, #176]	; (8001e3c <MX_TIM5_Init+0xfc>)
 8001d8c:	2200      	movs	r2, #0
 8001d8e:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001d90:	4b2a      	ldr	r3, [pc, #168]	; (8001e3c <MX_TIM5_Init+0xfc>)
 8001d92:	2280      	movs	r2, #128	; 0x80
 8001d94:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8001d96:	4829      	ldr	r0, [pc, #164]	; (8001e3c <MX_TIM5_Init+0xfc>)
 8001d98:	f003 f9ee 	bl	8005178 <HAL_TIM_Base_Init>
 8001d9c:	4603      	mov	r3, r0
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	d001      	beq.n	8001da6 <MX_TIM5_Init+0x66>
  {
    Error_Handler();
 8001da2:	f7ff f98d 	bl	80010c0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001da6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001daa:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8001dac:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001db0:	4619      	mov	r1, r3
 8001db2:	4822      	ldr	r0, [pc, #136]	; (8001e3c <MX_TIM5_Init+0xfc>)
 8001db4:	f003 fcc4 	bl	8005740 <HAL_TIM_ConfigClockSource>
 8001db8:	4603      	mov	r3, r0
 8001dba:	2b00      	cmp	r3, #0
 8001dbc:	d001      	beq.n	8001dc2 <MX_TIM5_Init+0x82>
  {
    Error_Handler();
 8001dbe:	f7ff f97f 	bl	80010c0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 8001dc2:	481e      	ldr	r0, [pc, #120]	; (8001e3c <MX_TIM5_Init+0xfc>)
 8001dc4:	f003 fa98 	bl	80052f8 <HAL_TIM_PWM_Init>
 8001dc8:	4603      	mov	r3, r0
 8001dca:	2b00      	cmp	r3, #0
 8001dcc:	d001      	beq.n	8001dd2 <MX_TIM5_Init+0x92>
  {
    Error_Handler();
 8001dce:	f7ff f977 	bl	80010c0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001dd2:	2300      	movs	r3, #0
 8001dd4:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001dd6:	2300      	movs	r3, #0
 8001dd8:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8001dda:	f107 0320 	add.w	r3, r7, #32
 8001dde:	4619      	mov	r1, r3
 8001de0:	4816      	ldr	r0, [pc, #88]	; (8001e3c <MX_TIM5_Init+0xfc>)
 8001de2:	f004 f887 	bl	8005ef4 <HAL_TIMEx_MasterConfigSynchronization>
 8001de6:	4603      	mov	r3, r0
 8001de8:	2b00      	cmp	r3, #0
 8001dea:	d001      	beq.n	8001df0 <MX_TIM5_Init+0xb0>
  {
    Error_Handler();
 8001dec:	f7ff f968 	bl	80010c0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001df0:	2360      	movs	r3, #96	; 0x60
 8001df2:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001df4:	2300      	movs	r3, #0
 8001df6:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001df8:	2300      	movs	r3, #0
 8001dfa:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001dfc:	2300      	movs	r3, #0
 8001dfe:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001e00:	1d3b      	adds	r3, r7, #4
 8001e02:	2200      	movs	r2, #0
 8001e04:	4619      	mov	r1, r3
 8001e06:	480d      	ldr	r0, [pc, #52]	; (8001e3c <MX_TIM5_Init+0xfc>)
 8001e08:	f003 fbd8 	bl	80055bc <HAL_TIM_PWM_ConfigChannel>
 8001e0c:	4603      	mov	r3, r0
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	d001      	beq.n	8001e16 <MX_TIM5_Init+0xd6>
  {
    Error_Handler();
 8001e12:	f7ff f955 	bl	80010c0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001e16:	1d3b      	adds	r3, r7, #4
 8001e18:	2208      	movs	r2, #8
 8001e1a:	4619      	mov	r1, r3
 8001e1c:	4807      	ldr	r0, [pc, #28]	; (8001e3c <MX_TIM5_Init+0xfc>)
 8001e1e:	f003 fbcd 	bl	80055bc <HAL_TIM_PWM_ConfigChannel>
 8001e22:	4603      	mov	r3, r0
 8001e24:	2b00      	cmp	r3, #0
 8001e26:	d001      	beq.n	8001e2c <MX_TIM5_Init+0xec>
  {
    Error_Handler();
 8001e28:	f7ff f94a 	bl	80010c0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */
  HAL_TIM_MspPostInit(&htim5);
 8001e2c:	4803      	ldr	r0, [pc, #12]	; (8001e3c <MX_TIM5_Init+0xfc>)
 8001e2e:	f000 f841 	bl	8001eb4 <HAL_TIM_MspPostInit>

}
 8001e32:	bf00      	nop
 8001e34:	3738      	adds	r7, #56	; 0x38
 8001e36:	46bd      	mov	sp, r7
 8001e38:	bd80      	pop	{r7, pc}
 8001e3a:	bf00      	nop
 8001e3c:	20000964 	.word	0x20000964
 8001e40:	40000c00 	.word	0x40000c00

08001e44 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001e44:	b480      	push	{r7}
 8001e46:	b085      	sub	sp, #20
 8001e48:	af00      	add	r7, sp, #0
 8001e4a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	4a15      	ldr	r2, [pc, #84]	; (8001ea8 <HAL_TIM_Base_MspInit+0x64>)
 8001e52:	4293      	cmp	r3, r2
 8001e54:	d10e      	bne.n	8001e74 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001e56:	2300      	movs	r3, #0
 8001e58:	60fb      	str	r3, [r7, #12]
 8001e5a:	4b14      	ldr	r3, [pc, #80]	; (8001eac <HAL_TIM_Base_MspInit+0x68>)
 8001e5c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e5e:	4a13      	ldr	r2, [pc, #76]	; (8001eac <HAL_TIM_Base_MspInit+0x68>)
 8001e60:	f043 0301 	orr.w	r3, r3, #1
 8001e64:	6453      	str	r3, [r2, #68]	; 0x44
 8001e66:	4b11      	ldr	r3, [pc, #68]	; (8001eac <HAL_TIM_Base_MspInit+0x68>)
 8001e68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e6a:	f003 0301 	and.w	r3, r3, #1
 8001e6e:	60fb      	str	r3, [r7, #12]
 8001e70:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_TIM5_CLK_ENABLE();
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }
}
 8001e72:	e012      	b.n	8001e9a <HAL_TIM_Base_MspInit+0x56>
  else if(tim_baseHandle->Instance==TIM5)
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	4a0d      	ldr	r2, [pc, #52]	; (8001eb0 <HAL_TIM_Base_MspInit+0x6c>)
 8001e7a:	4293      	cmp	r3, r2
 8001e7c:	d10d      	bne.n	8001e9a <HAL_TIM_Base_MspInit+0x56>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8001e7e:	2300      	movs	r3, #0
 8001e80:	60bb      	str	r3, [r7, #8]
 8001e82:	4b0a      	ldr	r3, [pc, #40]	; (8001eac <HAL_TIM_Base_MspInit+0x68>)
 8001e84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e86:	4a09      	ldr	r2, [pc, #36]	; (8001eac <HAL_TIM_Base_MspInit+0x68>)
 8001e88:	f043 0308 	orr.w	r3, r3, #8
 8001e8c:	6413      	str	r3, [r2, #64]	; 0x40
 8001e8e:	4b07      	ldr	r3, [pc, #28]	; (8001eac <HAL_TIM_Base_MspInit+0x68>)
 8001e90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e92:	f003 0308 	and.w	r3, r3, #8
 8001e96:	60bb      	str	r3, [r7, #8]
 8001e98:	68bb      	ldr	r3, [r7, #8]
}
 8001e9a:	bf00      	nop
 8001e9c:	3714      	adds	r7, #20
 8001e9e:	46bd      	mov	sp, r7
 8001ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea4:	4770      	bx	lr
 8001ea6:	bf00      	nop
 8001ea8:	40010000 	.word	0x40010000
 8001eac:	40023800 	.word	0x40023800
 8001eb0:	40000c00 	.word	0x40000c00

08001eb4 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001eb4:	b580      	push	{r7, lr}
 8001eb6:	b08a      	sub	sp, #40	; 0x28
 8001eb8:	af00      	add	r7, sp, #0
 8001eba:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ebc:	f107 0314 	add.w	r3, r7, #20
 8001ec0:	2200      	movs	r2, #0
 8001ec2:	601a      	str	r2, [r3, #0]
 8001ec4:	605a      	str	r2, [r3, #4]
 8001ec6:	609a      	str	r2, [r3, #8]
 8001ec8:	60da      	str	r2, [r3, #12]
 8001eca:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	4a25      	ldr	r2, [pc, #148]	; (8001f68 <HAL_TIM_MspPostInit+0xb4>)
 8001ed2:	4293      	cmp	r3, r2
 8001ed4:	d11f      	bne.n	8001f16 <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001ed6:	2300      	movs	r3, #0
 8001ed8:	613b      	str	r3, [r7, #16]
 8001eda:	4b24      	ldr	r3, [pc, #144]	; (8001f6c <HAL_TIM_MspPostInit+0xb8>)
 8001edc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ede:	4a23      	ldr	r2, [pc, #140]	; (8001f6c <HAL_TIM_MspPostInit+0xb8>)
 8001ee0:	f043 0310 	orr.w	r3, r3, #16
 8001ee4:	6313      	str	r3, [r2, #48]	; 0x30
 8001ee6:	4b21      	ldr	r3, [pc, #132]	; (8001f6c <HAL_TIM_MspPostInit+0xb8>)
 8001ee8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001eea:	f003 0310 	and.w	r3, r3, #16
 8001eee:	613b      	str	r3, [r7, #16]
 8001ef0:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_11;
 8001ef2:	f44f 6320 	mov.w	r3, #2560	; 0xa00
 8001ef6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ef8:	2302      	movs	r3, #2
 8001efa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001efc:	2300      	movs	r3, #0
 8001efe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001f00:	2302      	movs	r3, #2
 8001f02:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001f04:	2301      	movs	r3, #1
 8001f06:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001f08:	f107 0314 	add.w	r3, r7, #20
 8001f0c:	4619      	mov	r1, r3
 8001f0e:	4818      	ldr	r0, [pc, #96]	; (8001f70 <HAL_TIM_MspPostInit+0xbc>)
 8001f10:	f001 fd3c 	bl	800398c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM5_MspPostInit 1 */

  /* USER CODE END TIM5_MspPostInit 1 */
  }

}
 8001f14:	e023      	b.n	8001f5e <HAL_TIM_MspPostInit+0xaa>
  else if(timHandle->Instance==TIM5)
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	4a16      	ldr	r2, [pc, #88]	; (8001f74 <HAL_TIM_MspPostInit+0xc0>)
 8001f1c:	4293      	cmp	r3, r2
 8001f1e:	d11e      	bne.n	8001f5e <HAL_TIM_MspPostInit+0xaa>
    __HAL_RCC_GPIOH_CLK_ENABLE();
 8001f20:	2300      	movs	r3, #0
 8001f22:	60fb      	str	r3, [r7, #12]
 8001f24:	4b11      	ldr	r3, [pc, #68]	; (8001f6c <HAL_TIM_MspPostInit+0xb8>)
 8001f26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f28:	4a10      	ldr	r2, [pc, #64]	; (8001f6c <HAL_TIM_MspPostInit+0xb8>)
 8001f2a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001f2e:	6313      	str	r3, [r2, #48]	; 0x30
 8001f30:	4b0e      	ldr	r3, [pc, #56]	; (8001f6c <HAL_TIM_MspPostInit+0xb8>)
 8001f32:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f34:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001f38:	60fb      	str	r3, [r7, #12]
 8001f3a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = LED_R_Pin|LED_B_Pin;
 8001f3c:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001f40:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f42:	2302      	movs	r3, #2
 8001f44:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f46:	2300      	movs	r3, #0
 8001f48:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001f4a:	2302      	movs	r3, #2
 8001f4c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8001f4e:	2302      	movs	r3, #2
 8001f50:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8001f52:	f107 0314 	add.w	r3, r7, #20
 8001f56:	4619      	mov	r1, r3
 8001f58:	4807      	ldr	r0, [pc, #28]	; (8001f78 <HAL_TIM_MspPostInit+0xc4>)
 8001f5a:	f001 fd17 	bl	800398c <HAL_GPIO_Init>
}
 8001f5e:	bf00      	nop
 8001f60:	3728      	adds	r7, #40	; 0x28
 8001f62:	46bd      	mov	sp, r7
 8001f64:	bd80      	pop	{r7, pc}
 8001f66:	bf00      	nop
 8001f68:	40010000 	.word	0x40010000
 8001f6c:	40023800 	.word	0x40023800
 8001f70:	40021000 	.word	0x40021000
 8001f74:	40000c00 	.word	0x40000c00
 8001f78:	40021c00 	.word	0x40021c00

08001f7c <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart3_rx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001f7c:	b580      	push	{r7, lr}
 8001f7e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001f80:	4b11      	ldr	r3, [pc, #68]	; (8001fc8 <MX_USART1_UART_Init+0x4c>)
 8001f82:	4a12      	ldr	r2, [pc, #72]	; (8001fcc <MX_USART1_UART_Init+0x50>)
 8001f84:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001f86:	4b10      	ldr	r3, [pc, #64]	; (8001fc8 <MX_USART1_UART_Init+0x4c>)
 8001f88:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001f8c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001f8e:	4b0e      	ldr	r3, [pc, #56]	; (8001fc8 <MX_USART1_UART_Init+0x4c>)
 8001f90:	2200      	movs	r2, #0
 8001f92:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001f94:	4b0c      	ldr	r3, [pc, #48]	; (8001fc8 <MX_USART1_UART_Init+0x4c>)
 8001f96:	2200      	movs	r2, #0
 8001f98:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001f9a:	4b0b      	ldr	r3, [pc, #44]	; (8001fc8 <MX_USART1_UART_Init+0x4c>)
 8001f9c:	2200      	movs	r2, #0
 8001f9e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001fa0:	4b09      	ldr	r3, [pc, #36]	; (8001fc8 <MX_USART1_UART_Init+0x4c>)
 8001fa2:	220c      	movs	r2, #12
 8001fa4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001fa6:	4b08      	ldr	r3, [pc, #32]	; (8001fc8 <MX_USART1_UART_Init+0x4c>)
 8001fa8:	2200      	movs	r2, #0
 8001faa:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001fac:	4b06      	ldr	r3, [pc, #24]	; (8001fc8 <MX_USART1_UART_Init+0x4c>)
 8001fae:	2200      	movs	r2, #0
 8001fb0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001fb2:	4805      	ldr	r0, [pc, #20]	; (8001fc8 <MX_USART1_UART_Init+0x4c>)
 8001fb4:	f004 f880 	bl	80060b8 <HAL_UART_Init>
 8001fb8:	4603      	mov	r3, r0
 8001fba:	2b00      	cmp	r3, #0
 8001fbc:	d001      	beq.n	8001fc2 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001fbe:	f7ff f87f 	bl	80010c0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001fc2:	bf00      	nop
 8001fc4:	bd80      	pop	{r7, pc}
 8001fc6:	bf00      	nop
 8001fc8:	200009ac 	.word	0x200009ac
 8001fcc:	40011000 	.word	0x40011000

08001fd0 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8001fd0:	b580      	push	{r7, lr}
 8001fd2:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001fd4:	4b11      	ldr	r3, [pc, #68]	; (800201c <MX_USART3_UART_Init+0x4c>)
 8001fd6:	4a12      	ldr	r2, [pc, #72]	; (8002020 <MX_USART3_UART_Init+0x50>)
 8001fd8:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 100000;
 8001fda:	4b10      	ldr	r3, [pc, #64]	; (800201c <MX_USART3_UART_Init+0x4c>)
 8001fdc:	4a11      	ldr	r2, [pc, #68]	; (8002024 <MX_USART3_UART_Init+0x54>)
 8001fde:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_9B;
 8001fe0:	4b0e      	ldr	r3, [pc, #56]	; (800201c <MX_USART3_UART_Init+0x4c>)
 8001fe2:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001fe6:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001fe8:	4b0c      	ldr	r3, [pc, #48]	; (800201c <MX_USART3_UART_Init+0x4c>)
 8001fea:	2200      	movs	r2, #0
 8001fec:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_EVEN;
 8001fee:	4b0b      	ldr	r3, [pc, #44]	; (800201c <MX_USART3_UART_Init+0x4c>)
 8001ff0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001ff4:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_RX;
 8001ff6:	4b09      	ldr	r3, [pc, #36]	; (800201c <MX_USART3_UART_Init+0x4c>)
 8001ff8:	2204      	movs	r2, #4
 8001ffa:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001ffc:	4b07      	ldr	r3, [pc, #28]	; (800201c <MX_USART3_UART_Init+0x4c>)
 8001ffe:	2200      	movs	r2, #0
 8002000:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002002:	4b06      	ldr	r3, [pc, #24]	; (800201c <MX_USART3_UART_Init+0x4c>)
 8002004:	2200      	movs	r2, #0
 8002006:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8002008:	4804      	ldr	r0, [pc, #16]	; (800201c <MX_USART3_UART_Init+0x4c>)
 800200a:	f004 f855 	bl	80060b8 <HAL_UART_Init>
 800200e:	4603      	mov	r3, r0
 8002010:	2b00      	cmp	r3, #0
 8002012:	d001      	beq.n	8002018 <MX_USART3_UART_Init+0x48>
  {
    Error_Handler();
 8002014:	f7ff f854 	bl	80010c0 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8002018:	bf00      	nop
 800201a:	bd80      	pop	{r7, pc}
 800201c:	200009f0 	.word	0x200009f0
 8002020:	40004800 	.word	0x40004800
 8002024:	000186a0 	.word	0x000186a0

08002028 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002028:	b580      	push	{r7, lr}
 800202a:	b08c      	sub	sp, #48	; 0x30
 800202c:	af00      	add	r7, sp, #0
 800202e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002030:	f107 031c 	add.w	r3, r7, #28
 8002034:	2200      	movs	r2, #0
 8002036:	601a      	str	r2, [r3, #0]
 8002038:	605a      	str	r2, [r3, #4]
 800203a:	609a      	str	r2, [r3, #8]
 800203c:	60da      	str	r2, [r3, #12]
 800203e:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	4a5e      	ldr	r2, [pc, #376]	; (80021c0 <HAL_UART_MspInit+0x198>)
 8002046:	4293      	cmp	r3, r2
 8002048:	d153      	bne.n	80020f2 <HAL_UART_MspInit+0xca>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800204a:	2300      	movs	r3, #0
 800204c:	61bb      	str	r3, [r7, #24]
 800204e:	4b5d      	ldr	r3, [pc, #372]	; (80021c4 <HAL_UART_MspInit+0x19c>)
 8002050:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002052:	4a5c      	ldr	r2, [pc, #368]	; (80021c4 <HAL_UART_MspInit+0x19c>)
 8002054:	f043 0310 	orr.w	r3, r3, #16
 8002058:	6453      	str	r3, [r2, #68]	; 0x44
 800205a:	4b5a      	ldr	r3, [pc, #360]	; (80021c4 <HAL_UART_MspInit+0x19c>)
 800205c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800205e:	f003 0310 	and.w	r3, r3, #16
 8002062:	61bb      	str	r3, [r7, #24]
 8002064:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002066:	2300      	movs	r3, #0
 8002068:	617b      	str	r3, [r7, #20]
 800206a:	4b56      	ldr	r3, [pc, #344]	; (80021c4 <HAL_UART_MspInit+0x19c>)
 800206c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800206e:	4a55      	ldr	r2, [pc, #340]	; (80021c4 <HAL_UART_MspInit+0x19c>)
 8002070:	f043 0302 	orr.w	r3, r3, #2
 8002074:	6313      	str	r3, [r2, #48]	; 0x30
 8002076:	4b53      	ldr	r3, [pc, #332]	; (80021c4 <HAL_UART_MspInit+0x19c>)
 8002078:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800207a:	f003 0302 	and.w	r3, r3, #2
 800207e:	617b      	str	r3, [r7, #20]
 8002080:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002082:	2300      	movs	r3, #0
 8002084:	613b      	str	r3, [r7, #16]
 8002086:	4b4f      	ldr	r3, [pc, #316]	; (80021c4 <HAL_UART_MspInit+0x19c>)
 8002088:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800208a:	4a4e      	ldr	r2, [pc, #312]	; (80021c4 <HAL_UART_MspInit+0x19c>)
 800208c:	f043 0301 	orr.w	r3, r3, #1
 8002090:	6313      	str	r3, [r2, #48]	; 0x30
 8002092:	4b4c      	ldr	r3, [pc, #304]	; (80021c4 <HAL_UART_MspInit+0x19c>)
 8002094:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002096:	f003 0301 	and.w	r3, r3, #1
 800209a:	613b      	str	r3, [r7, #16]
 800209c:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PB7     ------> USART1_RX
    PA9     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 800209e:	2380      	movs	r3, #128	; 0x80
 80020a0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020a2:	2302      	movs	r3, #2
 80020a4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020a6:	2300      	movs	r3, #0
 80020a8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020aa:	2303      	movs	r3, #3
 80020ac:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80020ae:	2307      	movs	r3, #7
 80020b0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80020b2:	f107 031c 	add.w	r3, r7, #28
 80020b6:	4619      	mov	r1, r3
 80020b8:	4843      	ldr	r0, [pc, #268]	; (80021c8 <HAL_UART_MspInit+0x1a0>)
 80020ba:	f001 fc67 	bl	800398c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80020be:	f44f 7300 	mov.w	r3, #512	; 0x200
 80020c2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020c4:	2302      	movs	r3, #2
 80020c6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020c8:	2300      	movs	r3, #0
 80020ca:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020cc:	2303      	movs	r3, #3
 80020ce:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80020d0:	2307      	movs	r3, #7
 80020d2:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020d4:	f107 031c 	add.w	r3, r7, #28
 80020d8:	4619      	mov	r1, r3
 80020da:	483c      	ldr	r0, [pc, #240]	; (80021cc <HAL_UART_MspInit+0x1a4>)
 80020dc:	f001 fc56 	bl	800398c <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 7, 0);
 80020e0:	2200      	movs	r2, #0
 80020e2:	2107      	movs	r1, #7
 80020e4:	2025      	movs	r0, #37	; 0x25
 80020e6:	f001 f825 	bl	8003134 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80020ea:	2025      	movs	r0, #37	; 0x25
 80020ec:	f001 f83e 	bl	800316c <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 80020f0:	e061      	b.n	80021b6 <HAL_UART_MspInit+0x18e>
  else if(uartHandle->Instance==USART3)
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	4a36      	ldr	r2, [pc, #216]	; (80021d0 <HAL_UART_MspInit+0x1a8>)
 80020f8:	4293      	cmp	r3, r2
 80020fa:	d15c      	bne.n	80021b6 <HAL_UART_MspInit+0x18e>
    __HAL_RCC_USART3_CLK_ENABLE();
 80020fc:	2300      	movs	r3, #0
 80020fe:	60fb      	str	r3, [r7, #12]
 8002100:	4b30      	ldr	r3, [pc, #192]	; (80021c4 <HAL_UART_MspInit+0x19c>)
 8002102:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002104:	4a2f      	ldr	r2, [pc, #188]	; (80021c4 <HAL_UART_MspInit+0x19c>)
 8002106:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800210a:	6413      	str	r3, [r2, #64]	; 0x40
 800210c:	4b2d      	ldr	r3, [pc, #180]	; (80021c4 <HAL_UART_MspInit+0x19c>)
 800210e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002110:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002114:	60fb      	str	r3, [r7, #12]
 8002116:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002118:	2300      	movs	r3, #0
 800211a:	60bb      	str	r3, [r7, #8]
 800211c:	4b29      	ldr	r3, [pc, #164]	; (80021c4 <HAL_UART_MspInit+0x19c>)
 800211e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002120:	4a28      	ldr	r2, [pc, #160]	; (80021c4 <HAL_UART_MspInit+0x19c>)
 8002122:	f043 0304 	orr.w	r3, r3, #4
 8002126:	6313      	str	r3, [r2, #48]	; 0x30
 8002128:	4b26      	ldr	r3, [pc, #152]	; (80021c4 <HAL_UART_MspInit+0x19c>)
 800212a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800212c:	f003 0304 	and.w	r3, r3, #4
 8002130:	60bb      	str	r3, [r7, #8]
 8002132:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_10;
 8002134:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8002138:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800213a:	2302      	movs	r3, #2
 800213c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800213e:	2300      	movs	r3, #0
 8002140:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002142:	2303      	movs	r3, #3
 8002144:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002146:	2307      	movs	r3, #7
 8002148:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800214a:	f107 031c 	add.w	r3, r7, #28
 800214e:	4619      	mov	r1, r3
 8002150:	4820      	ldr	r0, [pc, #128]	; (80021d4 <HAL_UART_MspInit+0x1ac>)
 8002152:	f001 fc1b 	bl	800398c <HAL_GPIO_Init>
    hdma_usart3_rx.Instance = DMA1_Stream1;
 8002156:	4b20      	ldr	r3, [pc, #128]	; (80021d8 <HAL_UART_MspInit+0x1b0>)
 8002158:	4a20      	ldr	r2, [pc, #128]	; (80021dc <HAL_UART_MspInit+0x1b4>)
 800215a:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Channel = DMA_CHANNEL_4;
 800215c:	4b1e      	ldr	r3, [pc, #120]	; (80021d8 <HAL_UART_MspInit+0x1b0>)
 800215e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002162:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002164:	4b1c      	ldr	r3, [pc, #112]	; (80021d8 <HAL_UART_MspInit+0x1b0>)
 8002166:	2200      	movs	r2, #0
 8002168:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800216a:	4b1b      	ldr	r3, [pc, #108]	; (80021d8 <HAL_UART_MspInit+0x1b0>)
 800216c:	2200      	movs	r2, #0
 800216e:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002170:	4b19      	ldr	r3, [pc, #100]	; (80021d8 <HAL_UART_MspInit+0x1b0>)
 8002172:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002176:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002178:	4b17      	ldr	r3, [pc, #92]	; (80021d8 <HAL_UART_MspInit+0x1b0>)
 800217a:	2200      	movs	r2, #0
 800217c:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800217e:	4b16      	ldr	r3, [pc, #88]	; (80021d8 <HAL_UART_MspInit+0x1b0>)
 8002180:	2200      	movs	r2, #0
 8002182:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_CIRCULAR;
 8002184:	4b14      	ldr	r3, [pc, #80]	; (80021d8 <HAL_UART_MspInit+0x1b0>)
 8002186:	f44f 7280 	mov.w	r2, #256	; 0x100
 800218a:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 800218c:	4b12      	ldr	r3, [pc, #72]	; (80021d8 <HAL_UART_MspInit+0x1b0>)
 800218e:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8002192:	621a      	str	r2, [r3, #32]
    hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002194:	4b10      	ldr	r3, [pc, #64]	; (80021d8 <HAL_UART_MspInit+0x1b0>)
 8002196:	2200      	movs	r2, #0
 8002198:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 800219a:	480f      	ldr	r0, [pc, #60]	; (80021d8 <HAL_UART_MspInit+0x1b0>)
 800219c:	f000 fff4 	bl	8003188 <HAL_DMA_Init>
 80021a0:	4603      	mov	r3, r0
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	d001      	beq.n	80021aa <HAL_UART_MspInit+0x182>
      Error_Handler();
 80021a6:	f7fe ff8b 	bl	80010c0 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart3_rx);
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	4a0a      	ldr	r2, [pc, #40]	; (80021d8 <HAL_UART_MspInit+0x1b0>)
 80021ae:	639a      	str	r2, [r3, #56]	; 0x38
 80021b0:	4a09      	ldr	r2, [pc, #36]	; (80021d8 <HAL_UART_MspInit+0x1b0>)
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	6393      	str	r3, [r2, #56]	; 0x38
}
 80021b6:	bf00      	nop
 80021b8:	3730      	adds	r7, #48	; 0x30
 80021ba:	46bd      	mov	sp, r7
 80021bc:	bd80      	pop	{r7, pc}
 80021be:	bf00      	nop
 80021c0:	40011000 	.word	0x40011000
 80021c4:	40023800 	.word	0x40023800
 80021c8:	40020400 	.word	0x40020400
 80021cc:	40020000 	.word	0x40020000
 80021d0:	40004800 	.word	0x40004800
 80021d4:	40020800 	.word	0x40020800
 80021d8:	20000a34 	.word	0x20000a34
 80021dc:	40026028 	.word	0x40026028

080021e0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80021e0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002218 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80021e4:	480d      	ldr	r0, [pc, #52]	; (800221c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80021e6:	490e      	ldr	r1, [pc, #56]	; (8002220 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80021e8:	4a0e      	ldr	r2, [pc, #56]	; (8002224 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80021ea:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80021ec:	e002      	b.n	80021f4 <LoopCopyDataInit>

080021ee <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80021ee:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80021f0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80021f2:	3304      	adds	r3, #4

080021f4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80021f4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80021f6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80021f8:	d3f9      	bcc.n	80021ee <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80021fa:	4a0b      	ldr	r2, [pc, #44]	; (8002228 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80021fc:	4c0b      	ldr	r4, [pc, #44]	; (800222c <LoopFillZerobss+0x26>)
  movs r3, #0
 80021fe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002200:	e001      	b.n	8002206 <LoopFillZerobss>

08002202 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002202:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002204:	3204      	adds	r2, #4

08002206 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002206:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002208:	d3fb      	bcc.n	8002202 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800220a:	f7ff fcdb 	bl	8001bc4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800220e:	f007 ff15 	bl	800a03c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002212:	f7fe fe67 	bl	8000ee4 <main>
  bx  lr    
 8002216:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002218:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800221c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002220:	200001bc 	.word	0x200001bc
  ldr r2, =_sidata
 8002224:	0800a420 	.word	0x0800a420
  ldr r2, =_sbss
 8002228:	200001bc 	.word	0x200001bc
  ldr r4, =_ebss
 800222c:	200054b0 	.word	0x200054b0

08002230 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002230:	e7fe      	b.n	8002230 <ADC_IRQHandler>
	...

08002234 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002234:	b580      	push	{r7, lr}
 8002236:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002238:	4b0e      	ldr	r3, [pc, #56]	; (8002274 <HAL_Init+0x40>)
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	4a0d      	ldr	r2, [pc, #52]	; (8002274 <HAL_Init+0x40>)
 800223e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002242:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002244:	4b0b      	ldr	r3, [pc, #44]	; (8002274 <HAL_Init+0x40>)
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	4a0a      	ldr	r2, [pc, #40]	; (8002274 <HAL_Init+0x40>)
 800224a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800224e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002250:	4b08      	ldr	r3, [pc, #32]	; (8002274 <HAL_Init+0x40>)
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	4a07      	ldr	r2, [pc, #28]	; (8002274 <HAL_Init+0x40>)
 8002256:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800225a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800225c:	2003      	movs	r0, #3
 800225e:	f000 ff5e 	bl	800311e <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002262:	200f      	movs	r0, #15
 8002264:	f7ff fbcc 	bl	8001a00 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002268:	f7ff fb9e 	bl	80019a8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800226c:	2300      	movs	r3, #0
}
 800226e:	4618      	mov	r0, r3
 8002270:	bd80      	pop	{r7, pc}
 8002272:	bf00      	nop
 8002274:	40023c00 	.word	0x40023c00

08002278 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002278:	b480      	push	{r7}
 800227a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800227c:	4b06      	ldr	r3, [pc, #24]	; (8002298 <HAL_IncTick+0x20>)
 800227e:	781b      	ldrb	r3, [r3, #0]
 8002280:	461a      	mov	r2, r3
 8002282:	4b06      	ldr	r3, [pc, #24]	; (800229c <HAL_IncTick+0x24>)
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	4413      	add	r3, r2
 8002288:	4a04      	ldr	r2, [pc, #16]	; (800229c <HAL_IncTick+0x24>)
 800228a:	6013      	str	r3, [r2, #0]
}
 800228c:	bf00      	nop
 800228e:	46bd      	mov	sp, r7
 8002290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002294:	4770      	bx	lr
 8002296:	bf00      	nop
 8002298:	20000150 	.word	0x20000150
 800229c:	20000a94 	.word	0x20000a94

080022a0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80022a0:	b480      	push	{r7}
 80022a2:	af00      	add	r7, sp, #0
  return uwTick;
 80022a4:	4b03      	ldr	r3, [pc, #12]	; (80022b4 <HAL_GetTick+0x14>)
 80022a6:	681b      	ldr	r3, [r3, #0]
}
 80022a8:	4618      	mov	r0, r3
 80022aa:	46bd      	mov	sp, r7
 80022ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b0:	4770      	bx	lr
 80022b2:	bf00      	nop
 80022b4:	20000a94 	.word	0x20000a94

080022b8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80022b8:	b580      	push	{r7, lr}
 80022ba:	b084      	sub	sp, #16
 80022bc:	af00      	add	r7, sp, #0
 80022be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80022c0:	f7ff ffee 	bl	80022a0 <HAL_GetTick>
 80022c4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80022ca:	68fb      	ldr	r3, [r7, #12]
 80022cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80022d0:	d005      	beq.n	80022de <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80022d2:	4b0a      	ldr	r3, [pc, #40]	; (80022fc <HAL_Delay+0x44>)
 80022d4:	781b      	ldrb	r3, [r3, #0]
 80022d6:	461a      	mov	r2, r3
 80022d8:	68fb      	ldr	r3, [r7, #12]
 80022da:	4413      	add	r3, r2
 80022dc:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80022de:	bf00      	nop
 80022e0:	f7ff ffde 	bl	80022a0 <HAL_GetTick>
 80022e4:	4602      	mov	r2, r0
 80022e6:	68bb      	ldr	r3, [r7, #8]
 80022e8:	1ad3      	subs	r3, r2, r3
 80022ea:	68fa      	ldr	r2, [r7, #12]
 80022ec:	429a      	cmp	r2, r3
 80022ee:	d8f7      	bhi.n	80022e0 <HAL_Delay+0x28>
  {
  }
}
 80022f0:	bf00      	nop
 80022f2:	bf00      	nop
 80022f4:	3710      	adds	r7, #16
 80022f6:	46bd      	mov	sp, r7
 80022f8:	bd80      	pop	{r7, pc}
 80022fa:	bf00      	nop
 80022fc:	20000150 	.word	0x20000150

08002300 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8002300:	b580      	push	{r7, lr}
 8002302:	b084      	sub	sp, #16
 8002304:	af00      	add	r7, sp, #0
 8002306:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	2b00      	cmp	r3, #0
 800230c:	d101      	bne.n	8002312 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 800230e:	2301      	movs	r3, #1
 8002310:	e0ed      	b.n	80024ee <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002318:	b2db      	uxtb	r3, r3
 800231a:	2b00      	cmp	r3, #0
 800231c:	d102      	bne.n	8002324 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 800231e:	6878      	ldr	r0, [r7, #4]
 8002320:	f7fe f9e8 	bl	80006f4 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	681a      	ldr	r2, [r3, #0]
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	f042 0201 	orr.w	r2, r2, #1
 8002332:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002334:	f7ff ffb4 	bl	80022a0 <HAL_GetTick>
 8002338:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800233a:	e012      	b.n	8002362 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800233c:	f7ff ffb0 	bl	80022a0 <HAL_GetTick>
 8002340:	4602      	mov	r2, r0
 8002342:	68fb      	ldr	r3, [r7, #12]
 8002344:	1ad3      	subs	r3, r2, r3
 8002346:	2b0a      	cmp	r3, #10
 8002348:	d90b      	bls.n	8002362 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800234e:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	2205      	movs	r2, #5
 800235a:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800235e:	2301      	movs	r3, #1
 8002360:	e0c5      	b.n	80024ee <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	685b      	ldr	r3, [r3, #4]
 8002368:	f003 0301 	and.w	r3, r3, #1
 800236c:	2b00      	cmp	r3, #0
 800236e:	d0e5      	beq.n	800233c <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	681a      	ldr	r2, [r3, #0]
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	f022 0202 	bic.w	r2, r2, #2
 800237e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002380:	f7ff ff8e 	bl	80022a0 <HAL_GetTick>
 8002384:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8002386:	e012      	b.n	80023ae <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002388:	f7ff ff8a 	bl	80022a0 <HAL_GetTick>
 800238c:	4602      	mov	r2, r0
 800238e:	68fb      	ldr	r3, [r7, #12]
 8002390:	1ad3      	subs	r3, r2, r3
 8002392:	2b0a      	cmp	r3, #10
 8002394:	d90b      	bls.n	80023ae <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800239a:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	2205      	movs	r2, #5
 80023a6:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80023aa:	2301      	movs	r3, #1
 80023ac:	e09f      	b.n	80024ee <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	685b      	ldr	r3, [r3, #4]
 80023b4:	f003 0302 	and.w	r3, r3, #2
 80023b8:	2b00      	cmp	r3, #0
 80023ba:	d1e5      	bne.n	8002388 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	7e1b      	ldrb	r3, [r3, #24]
 80023c0:	2b01      	cmp	r3, #1
 80023c2:	d108      	bne.n	80023d6 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	681a      	ldr	r2, [r3, #0]
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80023d2:	601a      	str	r2, [r3, #0]
 80023d4:	e007      	b.n	80023e6 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	681a      	ldr	r2, [r3, #0]
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80023e4:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	7e5b      	ldrb	r3, [r3, #25]
 80023ea:	2b01      	cmp	r3, #1
 80023ec:	d108      	bne.n	8002400 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	681a      	ldr	r2, [r3, #0]
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80023fc:	601a      	str	r2, [r3, #0]
 80023fe:	e007      	b.n	8002410 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	681a      	ldr	r2, [r3, #0]
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800240e:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	7e9b      	ldrb	r3, [r3, #26]
 8002414:	2b01      	cmp	r3, #1
 8002416:	d108      	bne.n	800242a <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	681a      	ldr	r2, [r3, #0]
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	f042 0220 	orr.w	r2, r2, #32
 8002426:	601a      	str	r2, [r3, #0]
 8002428:	e007      	b.n	800243a <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	681a      	ldr	r2, [r3, #0]
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	f022 0220 	bic.w	r2, r2, #32
 8002438:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	7edb      	ldrb	r3, [r3, #27]
 800243e:	2b01      	cmp	r3, #1
 8002440:	d108      	bne.n	8002454 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	681a      	ldr	r2, [r3, #0]
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	f022 0210 	bic.w	r2, r2, #16
 8002450:	601a      	str	r2, [r3, #0]
 8002452:	e007      	b.n	8002464 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	681a      	ldr	r2, [r3, #0]
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	f042 0210 	orr.w	r2, r2, #16
 8002462:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	7f1b      	ldrb	r3, [r3, #28]
 8002468:	2b01      	cmp	r3, #1
 800246a:	d108      	bne.n	800247e <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	681a      	ldr	r2, [r3, #0]
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	f042 0208 	orr.w	r2, r2, #8
 800247a:	601a      	str	r2, [r3, #0]
 800247c:	e007      	b.n	800248e <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	681a      	ldr	r2, [r3, #0]
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	f022 0208 	bic.w	r2, r2, #8
 800248c:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	7f5b      	ldrb	r3, [r3, #29]
 8002492:	2b01      	cmp	r3, #1
 8002494:	d108      	bne.n	80024a8 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	681a      	ldr	r2, [r3, #0]
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	f042 0204 	orr.w	r2, r2, #4
 80024a4:	601a      	str	r2, [r3, #0]
 80024a6:	e007      	b.n	80024b8 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	681a      	ldr	r2, [r3, #0]
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	f022 0204 	bic.w	r2, r2, #4
 80024b6:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	689a      	ldr	r2, [r3, #8]
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	68db      	ldr	r3, [r3, #12]
 80024c0:	431a      	orrs	r2, r3
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	691b      	ldr	r3, [r3, #16]
 80024c6:	431a      	orrs	r2, r3
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	695b      	ldr	r3, [r3, #20]
 80024cc:	ea42 0103 	orr.w	r1, r2, r3
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	685b      	ldr	r3, [r3, #4]
 80024d4:	1e5a      	subs	r2, r3, #1
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	430a      	orrs	r2, r1
 80024dc:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	2200      	movs	r2, #0
 80024e2:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	2201      	movs	r2, #1
 80024e8:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 80024ec:	2300      	movs	r3, #0
}
 80024ee:	4618      	mov	r0, r3
 80024f0:	3710      	adds	r7, #16
 80024f2:	46bd      	mov	sp, r7
 80024f4:	bd80      	pop	{r7, pc}
	...

080024f8 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 80024f8:	b480      	push	{r7}
 80024fa:	b087      	sub	sp, #28
 80024fc:	af00      	add	r7, sp, #0
 80024fe:	6078      	str	r0, [r7, #4]
 8002500:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800250e:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8002510:	7cfb      	ldrb	r3, [r7, #19]
 8002512:	2b01      	cmp	r3, #1
 8002514:	d003      	beq.n	800251e <HAL_CAN_ConfigFilter+0x26>
 8002516:	7cfb      	ldrb	r3, [r7, #19]
 8002518:	2b02      	cmp	r3, #2
 800251a:	f040 80be 	bne.w	800269a <HAL_CAN_ConfigFilter+0x1a2>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 800251e:	4b65      	ldr	r3, [pc, #404]	; (80026b4 <HAL_CAN_ConfigFilter+0x1bc>)
 8002520:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8002522:	697b      	ldr	r3, [r7, #20]
 8002524:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8002528:	f043 0201 	orr.w	r2, r3, #1
 800252c:	697b      	ldr	r3, [r7, #20]
 800252e:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 8002532:	697b      	ldr	r3, [r7, #20]
 8002534:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8002538:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 800253c:	697b      	ldr	r3, [r7, #20]
 800253e:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 8002542:	697b      	ldr	r3, [r7, #20]
 8002544:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8002548:	683b      	ldr	r3, [r7, #0]
 800254a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800254c:	021b      	lsls	r3, r3, #8
 800254e:	431a      	orrs	r2, r3
 8002550:	697b      	ldr	r3, [r7, #20]
 8002552:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8002556:	683b      	ldr	r3, [r7, #0]
 8002558:	695b      	ldr	r3, [r3, #20]
 800255a:	f003 031f 	and.w	r3, r3, #31
 800255e:	2201      	movs	r2, #1
 8002560:	fa02 f303 	lsl.w	r3, r2, r3
 8002564:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8002566:	697b      	ldr	r3, [r7, #20]
 8002568:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 800256c:	68fb      	ldr	r3, [r7, #12]
 800256e:	43db      	mvns	r3, r3
 8002570:	401a      	ands	r2, r3
 8002572:	697b      	ldr	r3, [r7, #20]
 8002574:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8002578:	683b      	ldr	r3, [r7, #0]
 800257a:	69db      	ldr	r3, [r3, #28]
 800257c:	2b00      	cmp	r3, #0
 800257e:	d123      	bne.n	80025c8 <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8002580:	697b      	ldr	r3, [r7, #20]
 8002582:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8002586:	68fb      	ldr	r3, [r7, #12]
 8002588:	43db      	mvns	r3, r3
 800258a:	401a      	ands	r2, r3
 800258c:	697b      	ldr	r3, [r7, #20]
 800258e:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8002592:	683b      	ldr	r3, [r7, #0]
 8002594:	68db      	ldr	r3, [r3, #12]
 8002596:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8002598:	683b      	ldr	r3, [r7, #0]
 800259a:	685b      	ldr	r3, [r3, #4]
 800259c:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800259e:	683a      	ldr	r2, [r7, #0]
 80025a0:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80025a2:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80025a4:	697b      	ldr	r3, [r7, #20]
 80025a6:	3248      	adds	r2, #72	; 0x48
 80025a8:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80025ac:	683b      	ldr	r3, [r7, #0]
 80025ae:	689b      	ldr	r3, [r3, #8]
 80025b0:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 80025b2:	683b      	ldr	r3, [r7, #0]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80025b8:	683b      	ldr	r3, [r7, #0]
 80025ba:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80025bc:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80025be:	6979      	ldr	r1, [r7, #20]
 80025c0:	3348      	adds	r3, #72	; 0x48
 80025c2:	00db      	lsls	r3, r3, #3
 80025c4:	440b      	add	r3, r1
 80025c6:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 80025c8:	683b      	ldr	r3, [r7, #0]
 80025ca:	69db      	ldr	r3, [r3, #28]
 80025cc:	2b01      	cmp	r3, #1
 80025ce:	d122      	bne.n	8002616 <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 80025d0:	697b      	ldr	r3, [r7, #20]
 80025d2:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 80025d6:	68fb      	ldr	r3, [r7, #12]
 80025d8:	431a      	orrs	r2, r3
 80025da:	697b      	ldr	r3, [r7, #20]
 80025dc:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80025e0:	683b      	ldr	r3, [r7, #0]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80025e6:	683b      	ldr	r3, [r7, #0]
 80025e8:	685b      	ldr	r3, [r3, #4]
 80025ea:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80025ec:	683a      	ldr	r2, [r7, #0]
 80025ee:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80025f0:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80025f2:	697b      	ldr	r3, [r7, #20]
 80025f4:	3248      	adds	r2, #72	; 0x48
 80025f6:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80025fa:	683b      	ldr	r3, [r7, #0]
 80025fc:	689b      	ldr	r3, [r3, #8]
 80025fe:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8002600:	683b      	ldr	r3, [r7, #0]
 8002602:	68db      	ldr	r3, [r3, #12]
 8002604:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002606:	683b      	ldr	r3, [r7, #0]
 8002608:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800260a:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800260c:	6979      	ldr	r1, [r7, #20]
 800260e:	3348      	adds	r3, #72	; 0x48
 8002610:	00db      	lsls	r3, r3, #3
 8002612:	440b      	add	r3, r1
 8002614:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8002616:	683b      	ldr	r3, [r7, #0]
 8002618:	699b      	ldr	r3, [r3, #24]
 800261a:	2b00      	cmp	r3, #0
 800261c:	d109      	bne.n	8002632 <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 800261e:	697b      	ldr	r3, [r7, #20]
 8002620:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	43db      	mvns	r3, r3
 8002628:	401a      	ands	r2, r3
 800262a:	697b      	ldr	r3, [r7, #20]
 800262c:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 8002630:	e007      	b.n	8002642 <HAL_CAN_ConfigFilter+0x14a>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8002632:	697b      	ldr	r3, [r7, #20]
 8002634:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8002638:	68fb      	ldr	r3, [r7, #12]
 800263a:	431a      	orrs	r2, r3
 800263c:	697b      	ldr	r3, [r7, #20]
 800263e:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8002642:	683b      	ldr	r3, [r7, #0]
 8002644:	691b      	ldr	r3, [r3, #16]
 8002646:	2b00      	cmp	r3, #0
 8002648:	d109      	bne.n	800265e <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 800264a:	697b      	ldr	r3, [r7, #20]
 800264c:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8002650:	68fb      	ldr	r3, [r7, #12]
 8002652:	43db      	mvns	r3, r3
 8002654:	401a      	ands	r2, r3
 8002656:	697b      	ldr	r3, [r7, #20]
 8002658:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 800265c:	e007      	b.n	800266e <HAL_CAN_ConfigFilter+0x176>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 800265e:	697b      	ldr	r3, [r7, #20]
 8002660:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8002664:	68fb      	ldr	r3, [r7, #12]
 8002666:	431a      	orrs	r2, r3
 8002668:	697b      	ldr	r3, [r7, #20]
 800266a:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 800266e:	683b      	ldr	r3, [r7, #0]
 8002670:	6a1b      	ldr	r3, [r3, #32]
 8002672:	2b01      	cmp	r3, #1
 8002674:	d107      	bne.n	8002686 <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8002676:	697b      	ldr	r3, [r7, #20]
 8002678:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 800267c:	68fb      	ldr	r3, [r7, #12]
 800267e:	431a      	orrs	r2, r3
 8002680:	697b      	ldr	r3, [r7, #20]
 8002682:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8002686:	697b      	ldr	r3, [r7, #20]
 8002688:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800268c:	f023 0201 	bic.w	r2, r3, #1
 8002690:	697b      	ldr	r3, [r7, #20]
 8002692:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8002696:	2300      	movs	r3, #0
 8002698:	e006      	b.n	80026a8 <HAL_CAN_ConfigFilter+0x1b0>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800269e:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80026a6:	2301      	movs	r3, #1
  }
}
 80026a8:	4618      	mov	r0, r3
 80026aa:	371c      	adds	r7, #28
 80026ac:	46bd      	mov	sp, r7
 80026ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026b2:	4770      	bx	lr
 80026b4:	40006400 	.word	0x40006400

080026b8 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 80026b8:	b580      	push	{r7, lr}
 80026ba:	b084      	sub	sp, #16
 80026bc:	af00      	add	r7, sp, #0
 80026be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80026c6:	b2db      	uxtb	r3, r3
 80026c8:	2b01      	cmp	r3, #1
 80026ca:	d12e      	bne.n	800272a <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	2202      	movs	r2, #2
 80026d0:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	681a      	ldr	r2, [r3, #0]
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	f022 0201 	bic.w	r2, r2, #1
 80026e2:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80026e4:	f7ff fddc 	bl	80022a0 <HAL_GetTick>
 80026e8:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80026ea:	e012      	b.n	8002712 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80026ec:	f7ff fdd8 	bl	80022a0 <HAL_GetTick>
 80026f0:	4602      	mov	r2, r0
 80026f2:	68fb      	ldr	r3, [r7, #12]
 80026f4:	1ad3      	subs	r3, r2, r3
 80026f6:	2b0a      	cmp	r3, #10
 80026f8:	d90b      	bls.n	8002712 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026fe:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	2205      	movs	r2, #5
 800270a:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 800270e:	2301      	movs	r3, #1
 8002710:	e012      	b.n	8002738 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	685b      	ldr	r3, [r3, #4]
 8002718:	f003 0301 	and.w	r3, r3, #1
 800271c:	2b00      	cmp	r3, #0
 800271e:	d1e5      	bne.n	80026ec <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	2200      	movs	r2, #0
 8002724:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8002726:	2300      	movs	r3, #0
 8002728:	e006      	b.n	8002738 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800272e:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8002736:	2301      	movs	r3, #1
  }
}
 8002738:	4618      	mov	r0, r3
 800273a:	3710      	adds	r7, #16
 800273c:	46bd      	mov	sp, r7
 800273e:	bd80      	pop	{r7, pc}

08002740 <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 8002740:	b480      	push	{r7}
 8002742:	b089      	sub	sp, #36	; 0x24
 8002744:	af00      	add	r7, sp, #0
 8002746:	60f8      	str	r0, [r7, #12]
 8002748:	60b9      	str	r1, [r7, #8]
 800274a:	607a      	str	r2, [r7, #4]
 800274c:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 800274e:	68fb      	ldr	r3, [r7, #12]
 8002750:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002754:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8002756:	68fb      	ldr	r3, [r7, #12]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	689b      	ldr	r3, [r3, #8]
 800275c:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 800275e:	7ffb      	ldrb	r3, [r7, #31]
 8002760:	2b01      	cmp	r3, #1
 8002762:	d003      	beq.n	800276c <HAL_CAN_AddTxMessage+0x2c>
 8002764:	7ffb      	ldrb	r3, [r7, #31]
 8002766:	2b02      	cmp	r3, #2
 8002768:	f040 80b8 	bne.w	80028dc <HAL_CAN_AddTxMessage+0x19c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 800276c:	69bb      	ldr	r3, [r7, #24]
 800276e:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002772:	2b00      	cmp	r3, #0
 8002774:	d10a      	bne.n	800278c <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8002776:	69bb      	ldr	r3, [r7, #24]
 8002778:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 800277c:	2b00      	cmp	r3, #0
 800277e:	d105      	bne.n	800278c <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8002780:	69bb      	ldr	r3, [r7, #24]
 8002782:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8002786:	2b00      	cmp	r3, #0
 8002788:	f000 80a0 	beq.w	80028cc <HAL_CAN_AddTxMessage+0x18c>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 800278c:	69bb      	ldr	r3, [r7, #24]
 800278e:	0e1b      	lsrs	r3, r3, #24
 8002790:	f003 0303 	and.w	r3, r3, #3
 8002794:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 8002796:	697b      	ldr	r3, [r7, #20]
 8002798:	2b02      	cmp	r3, #2
 800279a:	d907      	bls.n	80027ac <HAL_CAN_AddTxMessage+0x6c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 800279c:	68fb      	ldr	r3, [r7, #12]
 800279e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027a0:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80027a4:	68fb      	ldr	r3, [r7, #12]
 80027a6:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 80027a8:	2301      	movs	r3, #1
 80027aa:	e09e      	b.n	80028ea <HAL_CAN_AddTxMessage+0x1aa>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 80027ac:	2201      	movs	r2, #1
 80027ae:	697b      	ldr	r3, [r7, #20]
 80027b0:	409a      	lsls	r2, r3
 80027b2:	683b      	ldr	r3, [r7, #0]
 80027b4:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 80027b6:	68bb      	ldr	r3, [r7, #8]
 80027b8:	689b      	ldr	r3, [r3, #8]
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	d10d      	bne.n	80027da <HAL_CAN_AddTxMessage+0x9a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80027be:	68bb      	ldr	r3, [r7, #8]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 80027c4:	68bb      	ldr	r3, [r7, #8]
 80027c6:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80027c8:	68f9      	ldr	r1, [r7, #12]
 80027ca:	6809      	ldr	r1, [r1, #0]
 80027cc:	431a      	orrs	r2, r3
 80027ce:	697b      	ldr	r3, [r7, #20]
 80027d0:	3318      	adds	r3, #24
 80027d2:	011b      	lsls	r3, r3, #4
 80027d4:	440b      	add	r3, r1
 80027d6:	601a      	str	r2, [r3, #0]
 80027d8:	e00f      	b.n	80027fa <HAL_CAN_AddTxMessage+0xba>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80027da:	68bb      	ldr	r3, [r7, #8]
 80027dc:	685b      	ldr	r3, [r3, #4]
 80027de:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 80027e0:	68bb      	ldr	r3, [r7, #8]
 80027e2:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80027e4:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 80027e6:	68bb      	ldr	r3, [r7, #8]
 80027e8:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80027ea:	68f9      	ldr	r1, [r7, #12]
 80027ec:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 80027ee:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80027f0:	697b      	ldr	r3, [r7, #20]
 80027f2:	3318      	adds	r3, #24
 80027f4:	011b      	lsls	r3, r3, #4
 80027f6:	440b      	add	r3, r1
 80027f8:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 80027fa:	68fb      	ldr	r3, [r7, #12]
 80027fc:	6819      	ldr	r1, [r3, #0]
 80027fe:	68bb      	ldr	r3, [r7, #8]
 8002800:	691a      	ldr	r2, [r3, #16]
 8002802:	697b      	ldr	r3, [r7, #20]
 8002804:	3318      	adds	r3, #24
 8002806:	011b      	lsls	r3, r3, #4
 8002808:	440b      	add	r3, r1
 800280a:	3304      	adds	r3, #4
 800280c:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 800280e:	68bb      	ldr	r3, [r7, #8]
 8002810:	7d1b      	ldrb	r3, [r3, #20]
 8002812:	2b01      	cmp	r3, #1
 8002814:	d111      	bne.n	800283a <HAL_CAN_AddTxMessage+0xfa>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8002816:	68fb      	ldr	r3, [r7, #12]
 8002818:	681a      	ldr	r2, [r3, #0]
 800281a:	697b      	ldr	r3, [r7, #20]
 800281c:	3318      	adds	r3, #24
 800281e:	011b      	lsls	r3, r3, #4
 8002820:	4413      	add	r3, r2
 8002822:	3304      	adds	r3, #4
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	68fa      	ldr	r2, [r7, #12]
 8002828:	6811      	ldr	r1, [r2, #0]
 800282a:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800282e:	697b      	ldr	r3, [r7, #20]
 8002830:	3318      	adds	r3, #24
 8002832:	011b      	lsls	r3, r3, #4
 8002834:	440b      	add	r3, r1
 8002836:	3304      	adds	r3, #4
 8002838:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	3307      	adds	r3, #7
 800283e:	781b      	ldrb	r3, [r3, #0]
 8002840:	061a      	lsls	r2, r3, #24
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	3306      	adds	r3, #6
 8002846:	781b      	ldrb	r3, [r3, #0]
 8002848:	041b      	lsls	r3, r3, #16
 800284a:	431a      	orrs	r2, r3
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	3305      	adds	r3, #5
 8002850:	781b      	ldrb	r3, [r3, #0]
 8002852:	021b      	lsls	r3, r3, #8
 8002854:	4313      	orrs	r3, r2
 8002856:	687a      	ldr	r2, [r7, #4]
 8002858:	3204      	adds	r2, #4
 800285a:	7812      	ldrb	r2, [r2, #0]
 800285c:	4610      	mov	r0, r2
 800285e:	68fa      	ldr	r2, [r7, #12]
 8002860:	6811      	ldr	r1, [r2, #0]
 8002862:	ea43 0200 	orr.w	r2, r3, r0
 8002866:	697b      	ldr	r3, [r7, #20]
 8002868:	011b      	lsls	r3, r3, #4
 800286a:	440b      	add	r3, r1
 800286c:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 8002870:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	3303      	adds	r3, #3
 8002876:	781b      	ldrb	r3, [r3, #0]
 8002878:	061a      	lsls	r2, r3, #24
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	3302      	adds	r3, #2
 800287e:	781b      	ldrb	r3, [r3, #0]
 8002880:	041b      	lsls	r3, r3, #16
 8002882:	431a      	orrs	r2, r3
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	3301      	adds	r3, #1
 8002888:	781b      	ldrb	r3, [r3, #0]
 800288a:	021b      	lsls	r3, r3, #8
 800288c:	4313      	orrs	r3, r2
 800288e:	687a      	ldr	r2, [r7, #4]
 8002890:	7812      	ldrb	r2, [r2, #0]
 8002892:	4610      	mov	r0, r2
 8002894:	68fa      	ldr	r2, [r7, #12]
 8002896:	6811      	ldr	r1, [r2, #0]
 8002898:	ea43 0200 	orr.w	r2, r3, r0
 800289c:	697b      	ldr	r3, [r7, #20]
 800289e:	011b      	lsls	r3, r3, #4
 80028a0:	440b      	add	r3, r1
 80028a2:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 80028a6:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	681a      	ldr	r2, [r3, #0]
 80028ac:	697b      	ldr	r3, [r7, #20]
 80028ae:	3318      	adds	r3, #24
 80028b0:	011b      	lsls	r3, r3, #4
 80028b2:	4413      	add	r3, r2
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	68fa      	ldr	r2, [r7, #12]
 80028b8:	6811      	ldr	r1, [r2, #0]
 80028ba:	f043 0201 	orr.w	r2, r3, #1
 80028be:	697b      	ldr	r3, [r7, #20]
 80028c0:	3318      	adds	r3, #24
 80028c2:	011b      	lsls	r3, r3, #4
 80028c4:	440b      	add	r3, r1
 80028c6:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 80028c8:	2300      	movs	r3, #0
 80028ca:	e00e      	b.n	80028ea <HAL_CAN_AddTxMessage+0x1aa>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80028cc:	68fb      	ldr	r3, [r7, #12]
 80028ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028d0:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 80028d8:	2301      	movs	r3, #1
 80028da:	e006      	b.n	80028ea <HAL_CAN_AddTxMessage+0x1aa>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028e0:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80028e4:	68fb      	ldr	r3, [r7, #12]
 80028e6:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80028e8:	2301      	movs	r3, #1
  }
}
 80028ea:	4618      	mov	r0, r3
 80028ec:	3724      	adds	r7, #36	; 0x24
 80028ee:	46bd      	mov	sp, r7
 80028f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028f4:	4770      	bx	lr

080028f6 <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 80028f6:	b480      	push	{r7}
 80028f8:	b087      	sub	sp, #28
 80028fa:	af00      	add	r7, sp, #0
 80028fc:	60f8      	str	r0, [r7, #12]
 80028fe:	60b9      	str	r1, [r7, #8]
 8002900:	607a      	str	r2, [r7, #4]
 8002902:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002904:	68fb      	ldr	r3, [r7, #12]
 8002906:	f893 3020 	ldrb.w	r3, [r3, #32]
 800290a:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 800290c:	7dfb      	ldrb	r3, [r7, #23]
 800290e:	2b01      	cmp	r3, #1
 8002910:	d003      	beq.n	800291a <HAL_CAN_GetRxMessage+0x24>
 8002912:	7dfb      	ldrb	r3, [r7, #23]
 8002914:	2b02      	cmp	r3, #2
 8002916:	f040 80f3 	bne.w	8002b00 <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 800291a:	68bb      	ldr	r3, [r7, #8]
 800291c:	2b00      	cmp	r3, #0
 800291e:	d10e      	bne.n	800293e <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	68db      	ldr	r3, [r3, #12]
 8002926:	f003 0303 	and.w	r3, r3, #3
 800292a:	2b00      	cmp	r3, #0
 800292c:	d116      	bne.n	800295c <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800292e:	68fb      	ldr	r3, [r7, #12]
 8002930:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002932:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8002936:	68fb      	ldr	r3, [r7, #12]
 8002938:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 800293a:	2301      	movs	r3, #1
 800293c:	e0e7      	b.n	8002b0e <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 800293e:	68fb      	ldr	r3, [r7, #12]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	691b      	ldr	r3, [r3, #16]
 8002944:	f003 0303 	and.w	r3, r3, #3
 8002948:	2b00      	cmp	r3, #0
 800294a:	d107      	bne.n	800295c <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800294c:	68fb      	ldr	r3, [r7, #12]
 800294e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002950:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8002954:	68fb      	ldr	r3, [r7, #12]
 8002956:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8002958:	2301      	movs	r3, #1
 800295a:	e0d8      	b.n	8002b0e <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	681a      	ldr	r2, [r3, #0]
 8002960:	68bb      	ldr	r3, [r7, #8]
 8002962:	331b      	adds	r3, #27
 8002964:	011b      	lsls	r3, r3, #4
 8002966:	4413      	add	r3, r2
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	f003 0204 	and.w	r2, r3, #4
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	689b      	ldr	r3, [r3, #8]
 8002976:	2b00      	cmp	r3, #0
 8002978:	d10c      	bne.n	8002994 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 800297a:	68fb      	ldr	r3, [r7, #12]
 800297c:	681a      	ldr	r2, [r3, #0]
 800297e:	68bb      	ldr	r3, [r7, #8]
 8002980:	331b      	adds	r3, #27
 8002982:	011b      	lsls	r3, r3, #4
 8002984:	4413      	add	r3, r2
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	0d5b      	lsrs	r3, r3, #21
 800298a:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	601a      	str	r2, [r3, #0]
 8002992:	e00b      	b.n	80029ac <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8002994:	68fb      	ldr	r3, [r7, #12]
 8002996:	681a      	ldr	r2, [r3, #0]
 8002998:	68bb      	ldr	r3, [r7, #8]
 800299a:	331b      	adds	r3, #27
 800299c:	011b      	lsls	r3, r3, #4
 800299e:	4413      	add	r3, r2
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	08db      	lsrs	r3, r3, #3
 80029a4:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	681a      	ldr	r2, [r3, #0]
 80029b0:	68bb      	ldr	r3, [r7, #8]
 80029b2:	331b      	adds	r3, #27
 80029b4:	011b      	lsls	r3, r3, #4
 80029b6:	4413      	add	r3, r2
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	f003 0202 	and.w	r2, r3, #2
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 80029c2:	68fb      	ldr	r3, [r7, #12]
 80029c4:	681a      	ldr	r2, [r3, #0]
 80029c6:	68bb      	ldr	r3, [r7, #8]
 80029c8:	331b      	adds	r3, #27
 80029ca:	011b      	lsls	r3, r3, #4
 80029cc:	4413      	add	r3, r2
 80029ce:	3304      	adds	r3, #4
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	f003 020f 	and.w	r2, r3, #15
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 80029da:	68fb      	ldr	r3, [r7, #12]
 80029dc:	681a      	ldr	r2, [r3, #0]
 80029de:	68bb      	ldr	r3, [r7, #8]
 80029e0:	331b      	adds	r3, #27
 80029e2:	011b      	lsls	r3, r3, #4
 80029e4:	4413      	add	r3, r2
 80029e6:	3304      	adds	r3, #4
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	0a1b      	lsrs	r3, r3, #8
 80029ec:	b2da      	uxtb	r2, r3
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 80029f2:	68fb      	ldr	r3, [r7, #12]
 80029f4:	681a      	ldr	r2, [r3, #0]
 80029f6:	68bb      	ldr	r3, [r7, #8]
 80029f8:	331b      	adds	r3, #27
 80029fa:	011b      	lsls	r3, r3, #4
 80029fc:	4413      	add	r3, r2
 80029fe:	3304      	adds	r3, #4
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	0c1b      	lsrs	r3, r3, #16
 8002a04:	b29a      	uxth	r2, r3
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	681a      	ldr	r2, [r3, #0]
 8002a0e:	68bb      	ldr	r3, [r7, #8]
 8002a10:	011b      	lsls	r3, r3, #4
 8002a12:	4413      	add	r3, r2
 8002a14:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	b2da      	uxtb	r2, r3
 8002a1c:	683b      	ldr	r3, [r7, #0]
 8002a1e:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8002a20:	68fb      	ldr	r3, [r7, #12]
 8002a22:	681a      	ldr	r2, [r3, #0]
 8002a24:	68bb      	ldr	r3, [r7, #8]
 8002a26:	011b      	lsls	r3, r3, #4
 8002a28:	4413      	add	r3, r2
 8002a2a:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	0a1a      	lsrs	r2, r3, #8
 8002a32:	683b      	ldr	r3, [r7, #0]
 8002a34:	3301      	adds	r3, #1
 8002a36:	b2d2      	uxtb	r2, r2
 8002a38:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8002a3a:	68fb      	ldr	r3, [r7, #12]
 8002a3c:	681a      	ldr	r2, [r3, #0]
 8002a3e:	68bb      	ldr	r3, [r7, #8]
 8002a40:	011b      	lsls	r3, r3, #4
 8002a42:	4413      	add	r3, r2
 8002a44:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	0c1a      	lsrs	r2, r3, #16
 8002a4c:	683b      	ldr	r3, [r7, #0]
 8002a4e:	3302      	adds	r3, #2
 8002a50:	b2d2      	uxtb	r2, r2
 8002a52:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8002a54:	68fb      	ldr	r3, [r7, #12]
 8002a56:	681a      	ldr	r2, [r3, #0]
 8002a58:	68bb      	ldr	r3, [r7, #8]
 8002a5a:	011b      	lsls	r3, r3, #4
 8002a5c:	4413      	add	r3, r2
 8002a5e:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	0e1a      	lsrs	r2, r3, #24
 8002a66:	683b      	ldr	r3, [r7, #0]
 8002a68:	3303      	adds	r3, #3
 8002a6a:	b2d2      	uxtb	r2, r2
 8002a6c:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8002a6e:	68fb      	ldr	r3, [r7, #12]
 8002a70:	681a      	ldr	r2, [r3, #0]
 8002a72:	68bb      	ldr	r3, [r7, #8]
 8002a74:	011b      	lsls	r3, r3, #4
 8002a76:	4413      	add	r3, r2
 8002a78:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8002a7c:	681a      	ldr	r2, [r3, #0]
 8002a7e:	683b      	ldr	r3, [r7, #0]
 8002a80:	3304      	adds	r3, #4
 8002a82:	b2d2      	uxtb	r2, r2
 8002a84:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	681a      	ldr	r2, [r3, #0]
 8002a8a:	68bb      	ldr	r3, [r7, #8]
 8002a8c:	011b      	lsls	r3, r3, #4
 8002a8e:	4413      	add	r3, r2
 8002a90:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	0a1a      	lsrs	r2, r3, #8
 8002a98:	683b      	ldr	r3, [r7, #0]
 8002a9a:	3305      	adds	r3, #5
 8002a9c:	b2d2      	uxtb	r2, r2
 8002a9e:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8002aa0:	68fb      	ldr	r3, [r7, #12]
 8002aa2:	681a      	ldr	r2, [r3, #0]
 8002aa4:	68bb      	ldr	r3, [r7, #8]
 8002aa6:	011b      	lsls	r3, r3, #4
 8002aa8:	4413      	add	r3, r2
 8002aaa:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	0c1a      	lsrs	r2, r3, #16
 8002ab2:	683b      	ldr	r3, [r7, #0]
 8002ab4:	3306      	adds	r3, #6
 8002ab6:	b2d2      	uxtb	r2, r2
 8002ab8:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8002aba:	68fb      	ldr	r3, [r7, #12]
 8002abc:	681a      	ldr	r2, [r3, #0]
 8002abe:	68bb      	ldr	r3, [r7, #8]
 8002ac0:	011b      	lsls	r3, r3, #4
 8002ac2:	4413      	add	r3, r2
 8002ac4:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	0e1a      	lsrs	r2, r3, #24
 8002acc:	683b      	ldr	r3, [r7, #0]
 8002ace:	3307      	adds	r3, #7
 8002ad0:	b2d2      	uxtb	r2, r2
 8002ad2:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8002ad4:	68bb      	ldr	r3, [r7, #8]
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d108      	bne.n	8002aec <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8002ada:	68fb      	ldr	r3, [r7, #12]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	68da      	ldr	r2, [r3, #12]
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	f042 0220 	orr.w	r2, r2, #32
 8002ae8:	60da      	str	r2, [r3, #12]
 8002aea:	e007      	b.n	8002afc <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	691a      	ldr	r2, [r3, #16]
 8002af2:	68fb      	ldr	r3, [r7, #12]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	f042 0220 	orr.w	r2, r2, #32
 8002afa:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8002afc:	2300      	movs	r3, #0
 8002afe:	e006      	b.n	8002b0e <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002b00:	68fb      	ldr	r3, [r7, #12]
 8002b02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b04:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8002b0c:	2301      	movs	r3, #1
  }
}
 8002b0e:	4618      	mov	r0, r3
 8002b10:	371c      	adds	r7, #28
 8002b12:	46bd      	mov	sp, r7
 8002b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b18:	4770      	bx	lr

08002b1a <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8002b1a:	b480      	push	{r7}
 8002b1c:	b085      	sub	sp, #20
 8002b1e:	af00      	add	r7, sp, #0
 8002b20:	6078      	str	r0, [r7, #4]
 8002b22:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002b2a:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8002b2c:	7bfb      	ldrb	r3, [r7, #15]
 8002b2e:	2b01      	cmp	r3, #1
 8002b30:	d002      	beq.n	8002b38 <HAL_CAN_ActivateNotification+0x1e>
 8002b32:	7bfb      	ldrb	r3, [r7, #15]
 8002b34:	2b02      	cmp	r3, #2
 8002b36:	d109      	bne.n	8002b4c <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	6959      	ldr	r1, [r3, #20]
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	683a      	ldr	r2, [r7, #0]
 8002b44:	430a      	orrs	r2, r1
 8002b46:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8002b48:	2300      	movs	r3, #0
 8002b4a:	e006      	b.n	8002b5a <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b50:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8002b58:	2301      	movs	r3, #1
  }
}
 8002b5a:	4618      	mov	r0, r3
 8002b5c:	3714      	adds	r7, #20
 8002b5e:	46bd      	mov	sp, r7
 8002b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b64:	4770      	bx	lr

08002b66 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8002b66:	b580      	push	{r7, lr}
 8002b68:	b08a      	sub	sp, #40	; 0x28
 8002b6a:	af00      	add	r7, sp, #0
 8002b6c:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8002b6e:	2300      	movs	r3, #0
 8002b70:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	695b      	ldr	r3, [r3, #20]
 8002b78:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	685b      	ldr	r3, [r3, #4]
 8002b80:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	689b      	ldr	r3, [r3, #8]
 8002b88:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	68db      	ldr	r3, [r3, #12]
 8002b90:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	691b      	ldr	r3, [r3, #16]
 8002b98:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	699b      	ldr	r3, [r3, #24]
 8002ba0:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8002ba2:	6a3b      	ldr	r3, [r7, #32]
 8002ba4:	f003 0301 	and.w	r3, r3, #1
 8002ba8:	2b00      	cmp	r3, #0
 8002baa:	d07c      	beq.n	8002ca6 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8002bac:	69bb      	ldr	r3, [r7, #24]
 8002bae:	f003 0301 	and.w	r3, r3, #1
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	d023      	beq.n	8002bfe <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	2201      	movs	r2, #1
 8002bbc:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8002bbe:	69bb      	ldr	r3, [r7, #24]
 8002bc0:	f003 0302 	and.w	r3, r3, #2
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	d003      	beq.n	8002bd0 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8002bc8:	6878      	ldr	r0, [r7, #4]
 8002bca:	f000 f983 	bl	8002ed4 <HAL_CAN_TxMailbox0CompleteCallback>
 8002bce:	e016      	b.n	8002bfe <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8002bd0:	69bb      	ldr	r3, [r7, #24]
 8002bd2:	f003 0304 	and.w	r3, r3, #4
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d004      	beq.n	8002be4 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8002bda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bdc:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002be0:	627b      	str	r3, [r7, #36]	; 0x24
 8002be2:	e00c      	b.n	8002bfe <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8002be4:	69bb      	ldr	r3, [r7, #24]
 8002be6:	f003 0308 	and.w	r3, r3, #8
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	d004      	beq.n	8002bf8 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8002bee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bf0:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002bf4:	627b      	str	r3, [r7, #36]	; 0x24
 8002bf6:	e002      	b.n	8002bfe <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8002bf8:	6878      	ldr	r0, [r7, #4]
 8002bfa:	f000 f989 	bl	8002f10 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8002bfe:	69bb      	ldr	r3, [r7, #24]
 8002c00:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	d024      	beq.n	8002c52 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002c10:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8002c12:	69bb      	ldr	r3, [r7, #24]
 8002c14:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	d003      	beq.n	8002c24 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8002c1c:	6878      	ldr	r0, [r7, #4]
 8002c1e:	f000 f963 	bl	8002ee8 <HAL_CAN_TxMailbox1CompleteCallback>
 8002c22:	e016      	b.n	8002c52 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8002c24:	69bb      	ldr	r3, [r7, #24]
 8002c26:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d004      	beq.n	8002c38 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8002c2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c30:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002c34:	627b      	str	r3, [r7, #36]	; 0x24
 8002c36:	e00c      	b.n	8002c52 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8002c38:	69bb      	ldr	r3, [r7, #24]
 8002c3a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d004      	beq.n	8002c4c <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8002c42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c44:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002c48:	627b      	str	r3, [r7, #36]	; 0x24
 8002c4a:	e002      	b.n	8002c52 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8002c4c:	6878      	ldr	r0, [r7, #4]
 8002c4e:	f000 f969 	bl	8002f24 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8002c52:	69bb      	ldr	r3, [r7, #24]
 8002c54:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	d024      	beq.n	8002ca6 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8002c64:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8002c66:	69bb      	ldr	r3, [r7, #24]
 8002c68:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	d003      	beq.n	8002c78 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8002c70:	6878      	ldr	r0, [r7, #4]
 8002c72:	f000 f943 	bl	8002efc <HAL_CAN_TxMailbox2CompleteCallback>
 8002c76:	e016      	b.n	8002ca6 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8002c78:	69bb      	ldr	r3, [r7, #24]
 8002c7a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d004      	beq.n	8002c8c <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8002c82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c84:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002c88:	627b      	str	r3, [r7, #36]	; 0x24
 8002c8a:	e00c      	b.n	8002ca6 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8002c8c:	69bb      	ldr	r3, [r7, #24]
 8002c8e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	d004      	beq.n	8002ca0 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8002c96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c98:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002c9c:	627b      	str	r3, [r7, #36]	; 0x24
 8002c9e:	e002      	b.n	8002ca6 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8002ca0:	6878      	ldr	r0, [r7, #4]
 8002ca2:	f000 f949 	bl	8002f38 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8002ca6:	6a3b      	ldr	r3, [r7, #32]
 8002ca8:	f003 0308 	and.w	r3, r3, #8
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	d00c      	beq.n	8002cca <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8002cb0:	697b      	ldr	r3, [r7, #20]
 8002cb2:	f003 0310 	and.w	r3, r3, #16
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d007      	beq.n	8002cca <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8002cba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cbc:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002cc0:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	2210      	movs	r2, #16
 8002cc8:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8002cca:	6a3b      	ldr	r3, [r7, #32]
 8002ccc:	f003 0304 	and.w	r3, r3, #4
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d00b      	beq.n	8002cec <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8002cd4:	697b      	ldr	r3, [r7, #20]
 8002cd6:	f003 0308 	and.w	r3, r3, #8
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d006      	beq.n	8002cec <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	2208      	movs	r2, #8
 8002ce4:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8002ce6:	6878      	ldr	r0, [r7, #4]
 8002ce8:	f000 f930 	bl	8002f4c <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8002cec:	6a3b      	ldr	r3, [r7, #32]
 8002cee:	f003 0302 	and.w	r3, r3, #2
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d009      	beq.n	8002d0a <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	68db      	ldr	r3, [r3, #12]
 8002cfc:	f003 0303 	and.w	r3, r3, #3
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	d002      	beq.n	8002d0a <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8002d04:	6878      	ldr	r0, [r7, #4]
 8002d06:	f7fd fe21 	bl	800094c <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8002d0a:	6a3b      	ldr	r3, [r7, #32]
 8002d0c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	d00c      	beq.n	8002d2e <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8002d14:	693b      	ldr	r3, [r7, #16]
 8002d16:	f003 0310 	and.w	r3, r3, #16
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	d007      	beq.n	8002d2e <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8002d1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d20:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002d24:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	2210      	movs	r2, #16
 8002d2c:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8002d2e:	6a3b      	ldr	r3, [r7, #32]
 8002d30:	f003 0320 	and.w	r3, r3, #32
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	d00b      	beq.n	8002d50 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8002d38:	693b      	ldr	r3, [r7, #16]
 8002d3a:	f003 0308 	and.w	r3, r3, #8
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d006      	beq.n	8002d50 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	2208      	movs	r2, #8
 8002d48:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8002d4a:	6878      	ldr	r0, [r7, #4]
 8002d4c:	f000 f912 	bl	8002f74 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8002d50:	6a3b      	ldr	r3, [r7, #32]
 8002d52:	f003 0310 	and.w	r3, r3, #16
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d009      	beq.n	8002d6e <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	691b      	ldr	r3, [r3, #16]
 8002d60:	f003 0303 	and.w	r3, r3, #3
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	d002      	beq.n	8002d6e <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8002d68:	6878      	ldr	r0, [r7, #4]
 8002d6a:	f000 f8f9 	bl	8002f60 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8002d6e:	6a3b      	ldr	r3, [r7, #32]
 8002d70:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	d00b      	beq.n	8002d90 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8002d78:	69fb      	ldr	r3, [r7, #28]
 8002d7a:	f003 0310 	and.w	r3, r3, #16
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	d006      	beq.n	8002d90 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	2210      	movs	r2, #16
 8002d88:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8002d8a:	6878      	ldr	r0, [r7, #4]
 8002d8c:	f000 f8fc 	bl	8002f88 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8002d90:	6a3b      	ldr	r3, [r7, #32]
 8002d92:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	d00b      	beq.n	8002db2 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8002d9a:	69fb      	ldr	r3, [r7, #28]
 8002d9c:	f003 0308 	and.w	r3, r3, #8
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	d006      	beq.n	8002db2 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	2208      	movs	r2, #8
 8002daa:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8002dac:	6878      	ldr	r0, [r7, #4]
 8002dae:	f000 f8f5 	bl	8002f9c <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8002db2:	6a3b      	ldr	r3, [r7, #32]
 8002db4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d07b      	beq.n	8002eb4 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8002dbc:	69fb      	ldr	r3, [r7, #28]
 8002dbe:	f003 0304 	and.w	r3, r3, #4
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d072      	beq.n	8002eac <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8002dc6:	6a3b      	ldr	r3, [r7, #32]
 8002dc8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002dcc:	2b00      	cmp	r3, #0
 8002dce:	d008      	beq.n	8002de2 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d003      	beq.n	8002de2 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8002dda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ddc:	f043 0301 	orr.w	r3, r3, #1
 8002de0:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8002de2:	6a3b      	ldr	r3, [r7, #32]
 8002de4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002de8:	2b00      	cmp	r3, #0
 8002dea:	d008      	beq.n	8002dfe <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	d003      	beq.n	8002dfe <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8002df6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002df8:	f043 0302 	orr.w	r3, r3, #2
 8002dfc:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8002dfe:	6a3b      	ldr	r3, [r7, #32]
 8002e00:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002e04:	2b00      	cmp	r3, #0
 8002e06:	d008      	beq.n	8002e1a <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d003      	beq.n	8002e1a <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8002e12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e14:	f043 0304 	orr.w	r3, r3, #4
 8002e18:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8002e1a:	6a3b      	ldr	r3, [r7, #32]
 8002e1c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002e20:	2b00      	cmp	r3, #0
 8002e22:	d043      	beq.n	8002eac <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d03e      	beq.n	8002eac <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8002e2e:	68fb      	ldr	r3, [r7, #12]
 8002e30:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8002e34:	2b60      	cmp	r3, #96	; 0x60
 8002e36:	d02b      	beq.n	8002e90 <HAL_CAN_IRQHandler+0x32a>
 8002e38:	2b60      	cmp	r3, #96	; 0x60
 8002e3a:	d82e      	bhi.n	8002e9a <HAL_CAN_IRQHandler+0x334>
 8002e3c:	2b50      	cmp	r3, #80	; 0x50
 8002e3e:	d022      	beq.n	8002e86 <HAL_CAN_IRQHandler+0x320>
 8002e40:	2b50      	cmp	r3, #80	; 0x50
 8002e42:	d82a      	bhi.n	8002e9a <HAL_CAN_IRQHandler+0x334>
 8002e44:	2b40      	cmp	r3, #64	; 0x40
 8002e46:	d019      	beq.n	8002e7c <HAL_CAN_IRQHandler+0x316>
 8002e48:	2b40      	cmp	r3, #64	; 0x40
 8002e4a:	d826      	bhi.n	8002e9a <HAL_CAN_IRQHandler+0x334>
 8002e4c:	2b30      	cmp	r3, #48	; 0x30
 8002e4e:	d010      	beq.n	8002e72 <HAL_CAN_IRQHandler+0x30c>
 8002e50:	2b30      	cmp	r3, #48	; 0x30
 8002e52:	d822      	bhi.n	8002e9a <HAL_CAN_IRQHandler+0x334>
 8002e54:	2b10      	cmp	r3, #16
 8002e56:	d002      	beq.n	8002e5e <HAL_CAN_IRQHandler+0x2f8>
 8002e58:	2b20      	cmp	r3, #32
 8002e5a:	d005      	beq.n	8002e68 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8002e5c:	e01d      	b.n	8002e9a <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8002e5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e60:	f043 0308 	orr.w	r3, r3, #8
 8002e64:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8002e66:	e019      	b.n	8002e9c <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8002e68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e6a:	f043 0310 	orr.w	r3, r3, #16
 8002e6e:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8002e70:	e014      	b.n	8002e9c <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8002e72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e74:	f043 0320 	orr.w	r3, r3, #32
 8002e78:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8002e7a:	e00f      	b.n	8002e9c <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8002e7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e7e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002e82:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8002e84:	e00a      	b.n	8002e9c <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8002e86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e88:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002e8c:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8002e8e:	e005      	b.n	8002e9c <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8002e90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e92:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002e96:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8002e98:	e000      	b.n	8002e9c <HAL_CAN_IRQHandler+0x336>
            break;
 8002e9a:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	699a      	ldr	r2, [r3, #24]
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8002eaa:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	2204      	movs	r2, #4
 8002eb2:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8002eb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d008      	beq.n	8002ecc <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002ebe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ec0:	431a      	orrs	r2, r3
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8002ec6:	6878      	ldr	r0, [r7, #4]
 8002ec8:	f000 f872 	bl	8002fb0 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8002ecc:	bf00      	nop
 8002ece:	3728      	adds	r7, #40	; 0x28
 8002ed0:	46bd      	mov	sp, r7
 8002ed2:	bd80      	pop	{r7, pc}

08002ed4 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8002ed4:	b480      	push	{r7}
 8002ed6:	b083      	sub	sp, #12
 8002ed8:	af00      	add	r7, sp, #0
 8002eda:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8002edc:	bf00      	nop
 8002ede:	370c      	adds	r7, #12
 8002ee0:	46bd      	mov	sp, r7
 8002ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ee6:	4770      	bx	lr

08002ee8 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8002ee8:	b480      	push	{r7}
 8002eea:	b083      	sub	sp, #12
 8002eec:	af00      	add	r7, sp, #0
 8002eee:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8002ef0:	bf00      	nop
 8002ef2:	370c      	adds	r7, #12
 8002ef4:	46bd      	mov	sp, r7
 8002ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002efa:	4770      	bx	lr

08002efc <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8002efc:	b480      	push	{r7}
 8002efe:	b083      	sub	sp, #12
 8002f00:	af00      	add	r7, sp, #0
 8002f02:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8002f04:	bf00      	nop
 8002f06:	370c      	adds	r7, #12
 8002f08:	46bd      	mov	sp, r7
 8002f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f0e:	4770      	bx	lr

08002f10 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8002f10:	b480      	push	{r7}
 8002f12:	b083      	sub	sp, #12
 8002f14:	af00      	add	r7, sp, #0
 8002f16:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8002f18:	bf00      	nop
 8002f1a:	370c      	adds	r7, #12
 8002f1c:	46bd      	mov	sp, r7
 8002f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f22:	4770      	bx	lr

08002f24 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8002f24:	b480      	push	{r7}
 8002f26:	b083      	sub	sp, #12
 8002f28:	af00      	add	r7, sp, #0
 8002f2a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8002f2c:	bf00      	nop
 8002f2e:	370c      	adds	r7, #12
 8002f30:	46bd      	mov	sp, r7
 8002f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f36:	4770      	bx	lr

08002f38 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8002f38:	b480      	push	{r7}
 8002f3a:	b083      	sub	sp, #12
 8002f3c:	af00      	add	r7, sp, #0
 8002f3e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8002f40:	bf00      	nop
 8002f42:	370c      	adds	r7, #12
 8002f44:	46bd      	mov	sp, r7
 8002f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f4a:	4770      	bx	lr

08002f4c <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8002f4c:	b480      	push	{r7}
 8002f4e:	b083      	sub	sp, #12
 8002f50:	af00      	add	r7, sp, #0
 8002f52:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8002f54:	bf00      	nop
 8002f56:	370c      	adds	r7, #12
 8002f58:	46bd      	mov	sp, r7
 8002f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f5e:	4770      	bx	lr

08002f60 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8002f60:	b480      	push	{r7}
 8002f62:	b083      	sub	sp, #12
 8002f64:	af00      	add	r7, sp, #0
 8002f66:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8002f68:	bf00      	nop
 8002f6a:	370c      	adds	r7, #12
 8002f6c:	46bd      	mov	sp, r7
 8002f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f72:	4770      	bx	lr

08002f74 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8002f74:	b480      	push	{r7}
 8002f76:	b083      	sub	sp, #12
 8002f78:	af00      	add	r7, sp, #0
 8002f7a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8002f7c:	bf00      	nop
 8002f7e:	370c      	adds	r7, #12
 8002f80:	46bd      	mov	sp, r7
 8002f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f86:	4770      	bx	lr

08002f88 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8002f88:	b480      	push	{r7}
 8002f8a:	b083      	sub	sp, #12
 8002f8c:	af00      	add	r7, sp, #0
 8002f8e:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8002f90:	bf00      	nop
 8002f92:	370c      	adds	r7, #12
 8002f94:	46bd      	mov	sp, r7
 8002f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f9a:	4770      	bx	lr

08002f9c <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8002f9c:	b480      	push	{r7}
 8002f9e:	b083      	sub	sp, #12
 8002fa0:	af00      	add	r7, sp, #0
 8002fa2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8002fa4:	bf00      	nop
 8002fa6:	370c      	adds	r7, #12
 8002fa8:	46bd      	mov	sp, r7
 8002faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fae:	4770      	bx	lr

08002fb0 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8002fb0:	b480      	push	{r7}
 8002fb2:	b083      	sub	sp, #12
 8002fb4:	af00      	add	r7, sp, #0
 8002fb6:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8002fb8:	bf00      	nop
 8002fba:	370c      	adds	r7, #12
 8002fbc:	46bd      	mov	sp, r7
 8002fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fc2:	4770      	bx	lr

08002fc4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002fc4:	b480      	push	{r7}
 8002fc6:	b085      	sub	sp, #20
 8002fc8:	af00      	add	r7, sp, #0
 8002fca:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	f003 0307 	and.w	r3, r3, #7
 8002fd2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002fd4:	4b0c      	ldr	r3, [pc, #48]	; (8003008 <__NVIC_SetPriorityGrouping+0x44>)
 8002fd6:	68db      	ldr	r3, [r3, #12]
 8002fd8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002fda:	68ba      	ldr	r2, [r7, #8]
 8002fdc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002fe0:	4013      	ands	r3, r2
 8002fe2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002fe8:	68bb      	ldr	r3, [r7, #8]
 8002fea:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002fec:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002ff0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002ff4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002ff6:	4a04      	ldr	r2, [pc, #16]	; (8003008 <__NVIC_SetPriorityGrouping+0x44>)
 8002ff8:	68bb      	ldr	r3, [r7, #8]
 8002ffa:	60d3      	str	r3, [r2, #12]
}
 8002ffc:	bf00      	nop
 8002ffe:	3714      	adds	r7, #20
 8003000:	46bd      	mov	sp, r7
 8003002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003006:	4770      	bx	lr
 8003008:	e000ed00 	.word	0xe000ed00

0800300c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800300c:	b480      	push	{r7}
 800300e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003010:	4b04      	ldr	r3, [pc, #16]	; (8003024 <__NVIC_GetPriorityGrouping+0x18>)
 8003012:	68db      	ldr	r3, [r3, #12]
 8003014:	0a1b      	lsrs	r3, r3, #8
 8003016:	f003 0307 	and.w	r3, r3, #7
}
 800301a:	4618      	mov	r0, r3
 800301c:	46bd      	mov	sp, r7
 800301e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003022:	4770      	bx	lr
 8003024:	e000ed00 	.word	0xe000ed00

08003028 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003028:	b480      	push	{r7}
 800302a:	b083      	sub	sp, #12
 800302c:	af00      	add	r7, sp, #0
 800302e:	4603      	mov	r3, r0
 8003030:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003032:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003036:	2b00      	cmp	r3, #0
 8003038:	db0b      	blt.n	8003052 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800303a:	79fb      	ldrb	r3, [r7, #7]
 800303c:	f003 021f 	and.w	r2, r3, #31
 8003040:	4907      	ldr	r1, [pc, #28]	; (8003060 <__NVIC_EnableIRQ+0x38>)
 8003042:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003046:	095b      	lsrs	r3, r3, #5
 8003048:	2001      	movs	r0, #1
 800304a:	fa00 f202 	lsl.w	r2, r0, r2
 800304e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003052:	bf00      	nop
 8003054:	370c      	adds	r7, #12
 8003056:	46bd      	mov	sp, r7
 8003058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800305c:	4770      	bx	lr
 800305e:	bf00      	nop
 8003060:	e000e100 	.word	0xe000e100

08003064 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003064:	b480      	push	{r7}
 8003066:	b083      	sub	sp, #12
 8003068:	af00      	add	r7, sp, #0
 800306a:	4603      	mov	r3, r0
 800306c:	6039      	str	r1, [r7, #0]
 800306e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003070:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003074:	2b00      	cmp	r3, #0
 8003076:	db0a      	blt.n	800308e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003078:	683b      	ldr	r3, [r7, #0]
 800307a:	b2da      	uxtb	r2, r3
 800307c:	490c      	ldr	r1, [pc, #48]	; (80030b0 <__NVIC_SetPriority+0x4c>)
 800307e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003082:	0112      	lsls	r2, r2, #4
 8003084:	b2d2      	uxtb	r2, r2
 8003086:	440b      	add	r3, r1
 8003088:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800308c:	e00a      	b.n	80030a4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800308e:	683b      	ldr	r3, [r7, #0]
 8003090:	b2da      	uxtb	r2, r3
 8003092:	4908      	ldr	r1, [pc, #32]	; (80030b4 <__NVIC_SetPriority+0x50>)
 8003094:	79fb      	ldrb	r3, [r7, #7]
 8003096:	f003 030f 	and.w	r3, r3, #15
 800309a:	3b04      	subs	r3, #4
 800309c:	0112      	lsls	r2, r2, #4
 800309e:	b2d2      	uxtb	r2, r2
 80030a0:	440b      	add	r3, r1
 80030a2:	761a      	strb	r2, [r3, #24]
}
 80030a4:	bf00      	nop
 80030a6:	370c      	adds	r7, #12
 80030a8:	46bd      	mov	sp, r7
 80030aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ae:	4770      	bx	lr
 80030b0:	e000e100 	.word	0xe000e100
 80030b4:	e000ed00 	.word	0xe000ed00

080030b8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80030b8:	b480      	push	{r7}
 80030ba:	b089      	sub	sp, #36	; 0x24
 80030bc:	af00      	add	r7, sp, #0
 80030be:	60f8      	str	r0, [r7, #12]
 80030c0:	60b9      	str	r1, [r7, #8]
 80030c2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	f003 0307 	and.w	r3, r3, #7
 80030ca:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80030cc:	69fb      	ldr	r3, [r7, #28]
 80030ce:	f1c3 0307 	rsb	r3, r3, #7
 80030d2:	2b04      	cmp	r3, #4
 80030d4:	bf28      	it	cs
 80030d6:	2304      	movcs	r3, #4
 80030d8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80030da:	69fb      	ldr	r3, [r7, #28]
 80030dc:	3304      	adds	r3, #4
 80030de:	2b06      	cmp	r3, #6
 80030e0:	d902      	bls.n	80030e8 <NVIC_EncodePriority+0x30>
 80030e2:	69fb      	ldr	r3, [r7, #28]
 80030e4:	3b03      	subs	r3, #3
 80030e6:	e000      	b.n	80030ea <NVIC_EncodePriority+0x32>
 80030e8:	2300      	movs	r3, #0
 80030ea:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80030ec:	f04f 32ff 	mov.w	r2, #4294967295
 80030f0:	69bb      	ldr	r3, [r7, #24]
 80030f2:	fa02 f303 	lsl.w	r3, r2, r3
 80030f6:	43da      	mvns	r2, r3
 80030f8:	68bb      	ldr	r3, [r7, #8]
 80030fa:	401a      	ands	r2, r3
 80030fc:	697b      	ldr	r3, [r7, #20]
 80030fe:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003100:	f04f 31ff 	mov.w	r1, #4294967295
 8003104:	697b      	ldr	r3, [r7, #20]
 8003106:	fa01 f303 	lsl.w	r3, r1, r3
 800310a:	43d9      	mvns	r1, r3
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003110:	4313      	orrs	r3, r2
         );
}
 8003112:	4618      	mov	r0, r3
 8003114:	3724      	adds	r7, #36	; 0x24
 8003116:	46bd      	mov	sp, r7
 8003118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800311c:	4770      	bx	lr

0800311e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800311e:	b580      	push	{r7, lr}
 8003120:	b082      	sub	sp, #8
 8003122:	af00      	add	r7, sp, #0
 8003124:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003126:	6878      	ldr	r0, [r7, #4]
 8003128:	f7ff ff4c 	bl	8002fc4 <__NVIC_SetPriorityGrouping>
}
 800312c:	bf00      	nop
 800312e:	3708      	adds	r7, #8
 8003130:	46bd      	mov	sp, r7
 8003132:	bd80      	pop	{r7, pc}

08003134 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003134:	b580      	push	{r7, lr}
 8003136:	b086      	sub	sp, #24
 8003138:	af00      	add	r7, sp, #0
 800313a:	4603      	mov	r3, r0
 800313c:	60b9      	str	r1, [r7, #8]
 800313e:	607a      	str	r2, [r7, #4]
 8003140:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003142:	2300      	movs	r3, #0
 8003144:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003146:	f7ff ff61 	bl	800300c <__NVIC_GetPriorityGrouping>
 800314a:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800314c:	687a      	ldr	r2, [r7, #4]
 800314e:	68b9      	ldr	r1, [r7, #8]
 8003150:	6978      	ldr	r0, [r7, #20]
 8003152:	f7ff ffb1 	bl	80030b8 <NVIC_EncodePriority>
 8003156:	4602      	mov	r2, r0
 8003158:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800315c:	4611      	mov	r1, r2
 800315e:	4618      	mov	r0, r3
 8003160:	f7ff ff80 	bl	8003064 <__NVIC_SetPriority>
}
 8003164:	bf00      	nop
 8003166:	3718      	adds	r7, #24
 8003168:	46bd      	mov	sp, r7
 800316a:	bd80      	pop	{r7, pc}

0800316c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800316c:	b580      	push	{r7, lr}
 800316e:	b082      	sub	sp, #8
 8003170:	af00      	add	r7, sp, #0
 8003172:	4603      	mov	r3, r0
 8003174:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003176:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800317a:	4618      	mov	r0, r3
 800317c:	f7ff ff54 	bl	8003028 <__NVIC_EnableIRQ>
}
 8003180:	bf00      	nop
 8003182:	3708      	adds	r7, #8
 8003184:	46bd      	mov	sp, r7
 8003186:	bd80      	pop	{r7, pc}

08003188 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003188:	b580      	push	{r7, lr}
 800318a:	b086      	sub	sp, #24
 800318c:	af00      	add	r7, sp, #0
 800318e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003190:	2300      	movs	r3, #0
 8003192:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003194:	f7ff f884 	bl	80022a0 <HAL_GetTick>
 8003198:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	2b00      	cmp	r3, #0
 800319e:	d101      	bne.n	80031a4 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80031a0:	2301      	movs	r3, #1
 80031a2:	e099      	b.n	80032d8 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	2202      	movs	r2, #2
 80031a8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	2200      	movs	r2, #0
 80031b0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	681a      	ldr	r2, [r3, #0]
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	f022 0201 	bic.w	r2, r2, #1
 80031c2:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80031c4:	e00f      	b.n	80031e6 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80031c6:	f7ff f86b 	bl	80022a0 <HAL_GetTick>
 80031ca:	4602      	mov	r2, r0
 80031cc:	693b      	ldr	r3, [r7, #16]
 80031ce:	1ad3      	subs	r3, r2, r3
 80031d0:	2b05      	cmp	r3, #5
 80031d2:	d908      	bls.n	80031e6 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	2220      	movs	r2, #32
 80031d8:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	2203      	movs	r2, #3
 80031de:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80031e2:	2303      	movs	r3, #3
 80031e4:	e078      	b.n	80032d8 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	f003 0301 	and.w	r3, r3, #1
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	d1e8      	bne.n	80031c6 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80031fc:	697a      	ldr	r2, [r7, #20]
 80031fe:	4b38      	ldr	r3, [pc, #224]	; (80032e0 <HAL_DMA_Init+0x158>)
 8003200:	4013      	ands	r3, r2
 8003202:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	685a      	ldr	r2, [r3, #4]
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	689b      	ldr	r3, [r3, #8]
 800320c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003212:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	691b      	ldr	r3, [r3, #16]
 8003218:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800321e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	699b      	ldr	r3, [r3, #24]
 8003224:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800322a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	6a1b      	ldr	r3, [r3, #32]
 8003230:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003232:	697a      	ldr	r2, [r7, #20]
 8003234:	4313      	orrs	r3, r2
 8003236:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800323c:	2b04      	cmp	r3, #4
 800323e:	d107      	bne.n	8003250 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003248:	4313      	orrs	r3, r2
 800324a:	697a      	ldr	r2, [r7, #20]
 800324c:	4313      	orrs	r3, r2
 800324e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	697a      	ldr	r2, [r7, #20]
 8003256:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	695b      	ldr	r3, [r3, #20]
 800325e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003260:	697b      	ldr	r3, [r7, #20]
 8003262:	f023 0307 	bic.w	r3, r3, #7
 8003266:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800326c:	697a      	ldr	r2, [r7, #20]
 800326e:	4313      	orrs	r3, r2
 8003270:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003276:	2b04      	cmp	r3, #4
 8003278:	d117      	bne.n	80032aa <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800327e:	697a      	ldr	r2, [r7, #20]
 8003280:	4313      	orrs	r3, r2
 8003282:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003288:	2b00      	cmp	r3, #0
 800328a:	d00e      	beq.n	80032aa <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800328c:	6878      	ldr	r0, [r7, #4]
 800328e:	f000 fb01 	bl	8003894 <DMA_CheckFifoParam>
 8003292:	4603      	mov	r3, r0
 8003294:	2b00      	cmp	r3, #0
 8003296:	d008      	beq.n	80032aa <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	2240      	movs	r2, #64	; 0x40
 800329c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	2201      	movs	r2, #1
 80032a2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80032a6:	2301      	movs	r3, #1
 80032a8:	e016      	b.n	80032d8 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	697a      	ldr	r2, [r7, #20]
 80032b0:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80032b2:	6878      	ldr	r0, [r7, #4]
 80032b4:	f000 fab8 	bl	8003828 <DMA_CalcBaseAndBitshift>
 80032b8:	4603      	mov	r3, r0
 80032ba:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80032c0:	223f      	movs	r2, #63	; 0x3f
 80032c2:	409a      	lsls	r2, r3
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	2200      	movs	r2, #0
 80032cc:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	2201      	movs	r2, #1
 80032d2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80032d6:	2300      	movs	r3, #0
}
 80032d8:	4618      	mov	r0, r3
 80032da:	3718      	adds	r7, #24
 80032dc:	46bd      	mov	sp, r7
 80032de:	bd80      	pop	{r7, pc}
 80032e0:	f010803f 	.word	0xf010803f

080032e4 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80032e4:	b580      	push	{r7, lr}
 80032e6:	b086      	sub	sp, #24
 80032e8:	af00      	add	r7, sp, #0
 80032ea:	60f8      	str	r0, [r7, #12]
 80032ec:	60b9      	str	r1, [r7, #8]
 80032ee:	607a      	str	r2, [r7, #4]
 80032f0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80032f2:	2300      	movs	r3, #0
 80032f4:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80032fa:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8003302:	2b01      	cmp	r3, #1
 8003304:	d101      	bne.n	800330a <HAL_DMA_Start_IT+0x26>
 8003306:	2302      	movs	r3, #2
 8003308:	e040      	b.n	800338c <HAL_DMA_Start_IT+0xa8>
 800330a:	68fb      	ldr	r3, [r7, #12]
 800330c:	2201      	movs	r2, #1
 800330e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003318:	b2db      	uxtb	r3, r3
 800331a:	2b01      	cmp	r3, #1
 800331c:	d12f      	bne.n	800337e <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800331e:	68fb      	ldr	r3, [r7, #12]
 8003320:	2202      	movs	r2, #2
 8003322:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	2200      	movs	r2, #0
 800332a:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800332c:	683b      	ldr	r3, [r7, #0]
 800332e:	687a      	ldr	r2, [r7, #4]
 8003330:	68b9      	ldr	r1, [r7, #8]
 8003332:	68f8      	ldr	r0, [r7, #12]
 8003334:	f000 fa4a 	bl	80037cc <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800333c:	223f      	movs	r2, #63	; 0x3f
 800333e:	409a      	lsls	r2, r3
 8003340:	693b      	ldr	r3, [r7, #16]
 8003342:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	681a      	ldr	r2, [r3, #0]
 800334a:	68fb      	ldr	r3, [r7, #12]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	f042 0216 	orr.w	r2, r2, #22
 8003352:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003358:	2b00      	cmp	r3, #0
 800335a:	d007      	beq.n	800336c <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	681a      	ldr	r2, [r3, #0]
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	f042 0208 	orr.w	r2, r2, #8
 800336a:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	681a      	ldr	r2, [r3, #0]
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	f042 0201 	orr.w	r2, r2, #1
 800337a:	601a      	str	r2, [r3, #0]
 800337c:	e005      	b.n	800338a <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	2200      	movs	r2, #0
 8003382:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8003386:	2302      	movs	r3, #2
 8003388:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800338a:	7dfb      	ldrb	r3, [r7, #23]
}
 800338c:	4618      	mov	r0, r3
 800338e:	3718      	adds	r7, #24
 8003390:	46bd      	mov	sp, r7
 8003392:	bd80      	pop	{r7, pc}

08003394 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003394:	b580      	push	{r7, lr}
 8003396:	b084      	sub	sp, #16
 8003398:	af00      	add	r7, sp, #0
 800339a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80033a0:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80033a2:	f7fe ff7d 	bl	80022a0 <HAL_GetTick>
 80033a6:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80033ae:	b2db      	uxtb	r3, r3
 80033b0:	2b02      	cmp	r3, #2
 80033b2:	d008      	beq.n	80033c6 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	2280      	movs	r2, #128	; 0x80
 80033b8:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	2200      	movs	r2, #0
 80033be:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80033c2:	2301      	movs	r3, #1
 80033c4:	e052      	b.n	800346c <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	681a      	ldr	r2, [r3, #0]
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	f022 0216 	bic.w	r2, r2, #22
 80033d4:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	695a      	ldr	r2, [r3, #20]
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80033e4:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d103      	bne.n	80033f6 <HAL_DMA_Abort+0x62>
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d007      	beq.n	8003406 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	681a      	ldr	r2, [r3, #0]
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	f022 0208 	bic.w	r2, r2, #8
 8003404:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	681a      	ldr	r2, [r3, #0]
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	f022 0201 	bic.w	r2, r2, #1
 8003414:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003416:	e013      	b.n	8003440 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003418:	f7fe ff42 	bl	80022a0 <HAL_GetTick>
 800341c:	4602      	mov	r2, r0
 800341e:	68bb      	ldr	r3, [r7, #8]
 8003420:	1ad3      	subs	r3, r2, r3
 8003422:	2b05      	cmp	r3, #5
 8003424:	d90c      	bls.n	8003440 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	2220      	movs	r2, #32
 800342a:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	2203      	movs	r2, #3
 8003430:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	2200      	movs	r2, #0
 8003438:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 800343c:	2303      	movs	r3, #3
 800343e:	e015      	b.n	800346c <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	f003 0301 	and.w	r3, r3, #1
 800344a:	2b00      	cmp	r3, #0
 800344c:	d1e4      	bne.n	8003418 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003452:	223f      	movs	r2, #63	; 0x3f
 8003454:	409a      	lsls	r2, r3
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	2201      	movs	r2, #1
 800345e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	2200      	movs	r2, #0
 8003466:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 800346a:	2300      	movs	r3, #0
}
 800346c:	4618      	mov	r0, r3
 800346e:	3710      	adds	r7, #16
 8003470:	46bd      	mov	sp, r7
 8003472:	bd80      	pop	{r7, pc}

08003474 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003474:	b480      	push	{r7}
 8003476:	b083      	sub	sp, #12
 8003478:	af00      	add	r7, sp, #0
 800347a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003482:	b2db      	uxtb	r3, r3
 8003484:	2b02      	cmp	r3, #2
 8003486:	d004      	beq.n	8003492 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	2280      	movs	r2, #128	; 0x80
 800348c:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800348e:	2301      	movs	r3, #1
 8003490:	e00c      	b.n	80034ac <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	2205      	movs	r2, #5
 8003496:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	681a      	ldr	r2, [r3, #0]
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	f022 0201 	bic.w	r2, r2, #1
 80034a8:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80034aa:	2300      	movs	r3, #0
}
 80034ac:	4618      	mov	r0, r3
 80034ae:	370c      	adds	r7, #12
 80034b0:	46bd      	mov	sp, r7
 80034b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034b6:	4770      	bx	lr

080034b8 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80034b8:	b580      	push	{r7, lr}
 80034ba:	b086      	sub	sp, #24
 80034bc:	af00      	add	r7, sp, #0
 80034be:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80034c0:	2300      	movs	r3, #0
 80034c2:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80034c4:	4b8e      	ldr	r3, [pc, #568]	; (8003700 <HAL_DMA_IRQHandler+0x248>)
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	4a8e      	ldr	r2, [pc, #568]	; (8003704 <HAL_DMA_IRQHandler+0x24c>)
 80034ca:	fba2 2303 	umull	r2, r3, r2, r3
 80034ce:	0a9b      	lsrs	r3, r3, #10
 80034d0:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80034d6:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80034d8:	693b      	ldr	r3, [r7, #16]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80034e2:	2208      	movs	r2, #8
 80034e4:	409a      	lsls	r2, r3
 80034e6:	68fb      	ldr	r3, [r7, #12]
 80034e8:	4013      	ands	r3, r2
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	d01a      	beq.n	8003524 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	f003 0304 	and.w	r3, r3, #4
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d013      	beq.n	8003524 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	681a      	ldr	r2, [r3, #0]
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	f022 0204 	bic.w	r2, r2, #4
 800350a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003510:	2208      	movs	r2, #8
 8003512:	409a      	lsls	r2, r3
 8003514:	693b      	ldr	r3, [r7, #16]
 8003516:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800351c:	f043 0201 	orr.w	r2, r3, #1
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003528:	2201      	movs	r2, #1
 800352a:	409a      	lsls	r2, r3
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	4013      	ands	r3, r2
 8003530:	2b00      	cmp	r3, #0
 8003532:	d012      	beq.n	800355a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	695b      	ldr	r3, [r3, #20]
 800353a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800353e:	2b00      	cmp	r3, #0
 8003540:	d00b      	beq.n	800355a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003546:	2201      	movs	r2, #1
 8003548:	409a      	lsls	r2, r3
 800354a:	693b      	ldr	r3, [r7, #16]
 800354c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003552:	f043 0202 	orr.w	r2, r3, #2
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800355e:	2204      	movs	r2, #4
 8003560:	409a      	lsls	r2, r3
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	4013      	ands	r3, r2
 8003566:	2b00      	cmp	r3, #0
 8003568:	d012      	beq.n	8003590 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	f003 0302 	and.w	r3, r3, #2
 8003574:	2b00      	cmp	r3, #0
 8003576:	d00b      	beq.n	8003590 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800357c:	2204      	movs	r2, #4
 800357e:	409a      	lsls	r2, r3
 8003580:	693b      	ldr	r3, [r7, #16]
 8003582:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003588:	f043 0204 	orr.w	r2, r3, #4
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003594:	2210      	movs	r2, #16
 8003596:	409a      	lsls	r2, r3
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	4013      	ands	r3, r2
 800359c:	2b00      	cmp	r3, #0
 800359e:	d043      	beq.n	8003628 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	f003 0308 	and.w	r3, r3, #8
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d03c      	beq.n	8003628 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80035b2:	2210      	movs	r2, #16
 80035b4:	409a      	lsls	r2, r3
 80035b6:	693b      	ldr	r3, [r7, #16]
 80035b8:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80035c4:	2b00      	cmp	r3, #0
 80035c6:	d018      	beq.n	80035fa <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d108      	bne.n	80035e8 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d024      	beq.n	8003628 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035e2:	6878      	ldr	r0, [r7, #4]
 80035e4:	4798      	blx	r3
 80035e6:	e01f      	b.n	8003628 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80035ec:	2b00      	cmp	r3, #0
 80035ee:	d01b      	beq.n	8003628 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80035f4:	6878      	ldr	r0, [r7, #4]
 80035f6:	4798      	blx	r3
 80035f8:	e016      	b.n	8003628 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003604:	2b00      	cmp	r3, #0
 8003606:	d107      	bne.n	8003618 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	681a      	ldr	r2, [r3, #0]
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	f022 0208 	bic.w	r2, r2, #8
 8003616:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800361c:	2b00      	cmp	r3, #0
 800361e:	d003      	beq.n	8003628 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003624:	6878      	ldr	r0, [r7, #4]
 8003626:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800362c:	2220      	movs	r2, #32
 800362e:	409a      	lsls	r2, r3
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	4013      	ands	r3, r2
 8003634:	2b00      	cmp	r3, #0
 8003636:	f000 808f 	beq.w	8003758 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	f003 0310 	and.w	r3, r3, #16
 8003644:	2b00      	cmp	r3, #0
 8003646:	f000 8087 	beq.w	8003758 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800364e:	2220      	movs	r2, #32
 8003650:	409a      	lsls	r2, r3
 8003652:	693b      	ldr	r3, [r7, #16]
 8003654:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800365c:	b2db      	uxtb	r3, r3
 800365e:	2b05      	cmp	r3, #5
 8003660:	d136      	bne.n	80036d0 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	681a      	ldr	r2, [r3, #0]
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	f022 0216 	bic.w	r2, r2, #22
 8003670:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	695a      	ldr	r2, [r3, #20]
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003680:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003686:	2b00      	cmp	r3, #0
 8003688:	d103      	bne.n	8003692 <HAL_DMA_IRQHandler+0x1da>
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800368e:	2b00      	cmp	r3, #0
 8003690:	d007      	beq.n	80036a2 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	681a      	ldr	r2, [r3, #0]
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	f022 0208 	bic.w	r2, r2, #8
 80036a0:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80036a6:	223f      	movs	r2, #63	; 0x3f
 80036a8:	409a      	lsls	r2, r3
 80036aa:	693b      	ldr	r3, [r7, #16]
 80036ac:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	2201      	movs	r2, #1
 80036b2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	2200      	movs	r2, #0
 80036ba:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d07e      	beq.n	80037c4 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80036ca:	6878      	ldr	r0, [r7, #4]
 80036cc:	4798      	blx	r3
        }
        return;
 80036ce:	e079      	b.n	80037c4 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d01d      	beq.n	800371a <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80036e8:	2b00      	cmp	r3, #0
 80036ea:	d10d      	bne.n	8003708 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	d031      	beq.n	8003758 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036f8:	6878      	ldr	r0, [r7, #4]
 80036fa:	4798      	blx	r3
 80036fc:	e02c      	b.n	8003758 <HAL_DMA_IRQHandler+0x2a0>
 80036fe:	bf00      	nop
 8003700:	20000148 	.word	0x20000148
 8003704:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800370c:	2b00      	cmp	r3, #0
 800370e:	d023      	beq.n	8003758 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003714:	6878      	ldr	r0, [r7, #4]
 8003716:	4798      	blx	r3
 8003718:	e01e      	b.n	8003758 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003724:	2b00      	cmp	r3, #0
 8003726:	d10f      	bne.n	8003748 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	681a      	ldr	r2, [r3, #0]
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	f022 0210 	bic.w	r2, r2, #16
 8003736:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	2201      	movs	r2, #1
 800373c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	2200      	movs	r2, #0
 8003744:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800374c:	2b00      	cmp	r3, #0
 800374e:	d003      	beq.n	8003758 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003754:	6878      	ldr	r0, [r7, #4]
 8003756:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800375c:	2b00      	cmp	r3, #0
 800375e:	d032      	beq.n	80037c6 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003764:	f003 0301 	and.w	r3, r3, #1
 8003768:	2b00      	cmp	r3, #0
 800376a:	d022      	beq.n	80037b2 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	2205      	movs	r2, #5
 8003770:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	681a      	ldr	r2, [r3, #0]
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	f022 0201 	bic.w	r2, r2, #1
 8003782:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003784:	68bb      	ldr	r3, [r7, #8]
 8003786:	3301      	adds	r3, #1
 8003788:	60bb      	str	r3, [r7, #8]
 800378a:	697a      	ldr	r2, [r7, #20]
 800378c:	429a      	cmp	r2, r3
 800378e:	d307      	bcc.n	80037a0 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	f003 0301 	and.w	r3, r3, #1
 800379a:	2b00      	cmp	r3, #0
 800379c:	d1f2      	bne.n	8003784 <HAL_DMA_IRQHandler+0x2cc>
 800379e:	e000      	b.n	80037a2 <HAL_DMA_IRQHandler+0x2ea>
          break;
 80037a0:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	2201      	movs	r2, #1
 80037a6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	2200      	movs	r2, #0
 80037ae:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	d005      	beq.n	80037c6 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80037be:	6878      	ldr	r0, [r7, #4]
 80037c0:	4798      	blx	r3
 80037c2:	e000      	b.n	80037c6 <HAL_DMA_IRQHandler+0x30e>
        return;
 80037c4:	bf00      	nop
    }
  }
}
 80037c6:	3718      	adds	r7, #24
 80037c8:	46bd      	mov	sp, r7
 80037ca:	bd80      	pop	{r7, pc}

080037cc <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80037cc:	b480      	push	{r7}
 80037ce:	b085      	sub	sp, #20
 80037d0:	af00      	add	r7, sp, #0
 80037d2:	60f8      	str	r0, [r7, #12]
 80037d4:	60b9      	str	r1, [r7, #8]
 80037d6:	607a      	str	r2, [r7, #4]
 80037d8:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	681a      	ldr	r2, [r3, #0]
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80037e8:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	683a      	ldr	r2, [r7, #0]
 80037f0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	689b      	ldr	r3, [r3, #8]
 80037f6:	2b40      	cmp	r3, #64	; 0x40
 80037f8:	d108      	bne.n	800380c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80037fa:	68fb      	ldr	r3, [r7, #12]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	687a      	ldr	r2, [r7, #4]
 8003800:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8003802:	68fb      	ldr	r3, [r7, #12]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	68ba      	ldr	r2, [r7, #8]
 8003808:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800380a:	e007      	b.n	800381c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	68ba      	ldr	r2, [r7, #8]
 8003812:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	687a      	ldr	r2, [r7, #4]
 800381a:	60da      	str	r2, [r3, #12]
}
 800381c:	bf00      	nop
 800381e:	3714      	adds	r7, #20
 8003820:	46bd      	mov	sp, r7
 8003822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003826:	4770      	bx	lr

08003828 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003828:	b480      	push	{r7}
 800382a:	b085      	sub	sp, #20
 800382c:	af00      	add	r7, sp, #0
 800382e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	b2db      	uxtb	r3, r3
 8003836:	3b10      	subs	r3, #16
 8003838:	4a14      	ldr	r2, [pc, #80]	; (800388c <DMA_CalcBaseAndBitshift+0x64>)
 800383a:	fba2 2303 	umull	r2, r3, r2, r3
 800383e:	091b      	lsrs	r3, r3, #4
 8003840:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003842:	4a13      	ldr	r2, [pc, #76]	; (8003890 <DMA_CalcBaseAndBitshift+0x68>)
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	4413      	add	r3, r2
 8003848:	781b      	ldrb	r3, [r3, #0]
 800384a:	461a      	mov	r2, r3
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	2b03      	cmp	r3, #3
 8003854:	d909      	bls.n	800386a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800385e:	f023 0303 	bic.w	r3, r3, #3
 8003862:	1d1a      	adds	r2, r3, #4
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	659a      	str	r2, [r3, #88]	; 0x58
 8003868:	e007      	b.n	800387a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003872:	f023 0303 	bic.w	r3, r3, #3
 8003876:	687a      	ldr	r2, [r7, #4]
 8003878:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800387e:	4618      	mov	r0, r3
 8003880:	3714      	adds	r7, #20
 8003882:	46bd      	mov	sp, r7
 8003884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003888:	4770      	bx	lr
 800388a:	bf00      	nop
 800388c:	aaaaaaab 	.word	0xaaaaaaab
 8003890:	0800a3a8 	.word	0x0800a3a8

08003894 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003894:	b480      	push	{r7}
 8003896:	b085      	sub	sp, #20
 8003898:	af00      	add	r7, sp, #0
 800389a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800389c:	2300      	movs	r3, #0
 800389e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80038a4:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	699b      	ldr	r3, [r3, #24]
 80038aa:	2b00      	cmp	r3, #0
 80038ac:	d11f      	bne.n	80038ee <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80038ae:	68bb      	ldr	r3, [r7, #8]
 80038b0:	2b03      	cmp	r3, #3
 80038b2:	d856      	bhi.n	8003962 <DMA_CheckFifoParam+0xce>
 80038b4:	a201      	add	r2, pc, #4	; (adr r2, 80038bc <DMA_CheckFifoParam+0x28>)
 80038b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80038ba:	bf00      	nop
 80038bc:	080038cd 	.word	0x080038cd
 80038c0:	080038df 	.word	0x080038df
 80038c4:	080038cd 	.word	0x080038cd
 80038c8:	08003963 	.word	0x08003963
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80038d0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80038d4:	2b00      	cmp	r3, #0
 80038d6:	d046      	beq.n	8003966 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80038d8:	2301      	movs	r3, #1
 80038da:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80038dc:	e043      	b.n	8003966 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80038e2:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80038e6:	d140      	bne.n	800396a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80038e8:	2301      	movs	r3, #1
 80038ea:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80038ec:	e03d      	b.n	800396a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	699b      	ldr	r3, [r3, #24]
 80038f2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80038f6:	d121      	bne.n	800393c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80038f8:	68bb      	ldr	r3, [r7, #8]
 80038fa:	2b03      	cmp	r3, #3
 80038fc:	d837      	bhi.n	800396e <DMA_CheckFifoParam+0xda>
 80038fe:	a201      	add	r2, pc, #4	; (adr r2, 8003904 <DMA_CheckFifoParam+0x70>)
 8003900:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003904:	08003915 	.word	0x08003915
 8003908:	0800391b 	.word	0x0800391b
 800390c:	08003915 	.word	0x08003915
 8003910:	0800392d 	.word	0x0800392d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003914:	2301      	movs	r3, #1
 8003916:	73fb      	strb	r3, [r7, #15]
      break;
 8003918:	e030      	b.n	800397c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800391e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003922:	2b00      	cmp	r3, #0
 8003924:	d025      	beq.n	8003972 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8003926:	2301      	movs	r3, #1
 8003928:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800392a:	e022      	b.n	8003972 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003930:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003934:	d11f      	bne.n	8003976 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003936:	2301      	movs	r3, #1
 8003938:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800393a:	e01c      	b.n	8003976 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800393c:	68bb      	ldr	r3, [r7, #8]
 800393e:	2b02      	cmp	r3, #2
 8003940:	d903      	bls.n	800394a <DMA_CheckFifoParam+0xb6>
 8003942:	68bb      	ldr	r3, [r7, #8]
 8003944:	2b03      	cmp	r3, #3
 8003946:	d003      	beq.n	8003950 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003948:	e018      	b.n	800397c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800394a:	2301      	movs	r3, #1
 800394c:	73fb      	strb	r3, [r7, #15]
      break;
 800394e:	e015      	b.n	800397c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003954:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003958:	2b00      	cmp	r3, #0
 800395a:	d00e      	beq.n	800397a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 800395c:	2301      	movs	r3, #1
 800395e:	73fb      	strb	r3, [r7, #15]
      break;
 8003960:	e00b      	b.n	800397a <DMA_CheckFifoParam+0xe6>
      break;
 8003962:	bf00      	nop
 8003964:	e00a      	b.n	800397c <DMA_CheckFifoParam+0xe8>
      break;
 8003966:	bf00      	nop
 8003968:	e008      	b.n	800397c <DMA_CheckFifoParam+0xe8>
      break;
 800396a:	bf00      	nop
 800396c:	e006      	b.n	800397c <DMA_CheckFifoParam+0xe8>
      break;
 800396e:	bf00      	nop
 8003970:	e004      	b.n	800397c <DMA_CheckFifoParam+0xe8>
      break;
 8003972:	bf00      	nop
 8003974:	e002      	b.n	800397c <DMA_CheckFifoParam+0xe8>
      break;   
 8003976:	bf00      	nop
 8003978:	e000      	b.n	800397c <DMA_CheckFifoParam+0xe8>
      break;
 800397a:	bf00      	nop
    }
  } 
  
  return status; 
 800397c:	7bfb      	ldrb	r3, [r7, #15]
}
 800397e:	4618      	mov	r0, r3
 8003980:	3714      	adds	r7, #20
 8003982:	46bd      	mov	sp, r7
 8003984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003988:	4770      	bx	lr
 800398a:	bf00      	nop

0800398c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800398c:	b480      	push	{r7}
 800398e:	b089      	sub	sp, #36	; 0x24
 8003990:	af00      	add	r7, sp, #0
 8003992:	6078      	str	r0, [r7, #4]
 8003994:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003996:	2300      	movs	r3, #0
 8003998:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800399a:	2300      	movs	r3, #0
 800399c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800399e:	2300      	movs	r3, #0
 80039a0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80039a2:	2300      	movs	r3, #0
 80039a4:	61fb      	str	r3, [r7, #28]
 80039a6:	e16b      	b.n	8003c80 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80039a8:	2201      	movs	r2, #1
 80039aa:	69fb      	ldr	r3, [r7, #28]
 80039ac:	fa02 f303 	lsl.w	r3, r2, r3
 80039b0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80039b2:	683b      	ldr	r3, [r7, #0]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	697a      	ldr	r2, [r7, #20]
 80039b8:	4013      	ands	r3, r2
 80039ba:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80039bc:	693a      	ldr	r2, [r7, #16]
 80039be:	697b      	ldr	r3, [r7, #20]
 80039c0:	429a      	cmp	r2, r3
 80039c2:	f040 815a 	bne.w	8003c7a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80039c6:	683b      	ldr	r3, [r7, #0]
 80039c8:	685b      	ldr	r3, [r3, #4]
 80039ca:	f003 0303 	and.w	r3, r3, #3
 80039ce:	2b01      	cmp	r3, #1
 80039d0:	d005      	beq.n	80039de <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80039d2:	683b      	ldr	r3, [r7, #0]
 80039d4:	685b      	ldr	r3, [r3, #4]
 80039d6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80039da:	2b02      	cmp	r3, #2
 80039dc:	d130      	bne.n	8003a40 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	689b      	ldr	r3, [r3, #8]
 80039e2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80039e4:	69fb      	ldr	r3, [r7, #28]
 80039e6:	005b      	lsls	r3, r3, #1
 80039e8:	2203      	movs	r2, #3
 80039ea:	fa02 f303 	lsl.w	r3, r2, r3
 80039ee:	43db      	mvns	r3, r3
 80039f0:	69ba      	ldr	r2, [r7, #24]
 80039f2:	4013      	ands	r3, r2
 80039f4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80039f6:	683b      	ldr	r3, [r7, #0]
 80039f8:	68da      	ldr	r2, [r3, #12]
 80039fa:	69fb      	ldr	r3, [r7, #28]
 80039fc:	005b      	lsls	r3, r3, #1
 80039fe:	fa02 f303 	lsl.w	r3, r2, r3
 8003a02:	69ba      	ldr	r2, [r7, #24]
 8003a04:	4313      	orrs	r3, r2
 8003a06:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	69ba      	ldr	r2, [r7, #24]
 8003a0c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	685b      	ldr	r3, [r3, #4]
 8003a12:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003a14:	2201      	movs	r2, #1
 8003a16:	69fb      	ldr	r3, [r7, #28]
 8003a18:	fa02 f303 	lsl.w	r3, r2, r3
 8003a1c:	43db      	mvns	r3, r3
 8003a1e:	69ba      	ldr	r2, [r7, #24]
 8003a20:	4013      	ands	r3, r2
 8003a22:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003a24:	683b      	ldr	r3, [r7, #0]
 8003a26:	685b      	ldr	r3, [r3, #4]
 8003a28:	091b      	lsrs	r3, r3, #4
 8003a2a:	f003 0201 	and.w	r2, r3, #1
 8003a2e:	69fb      	ldr	r3, [r7, #28]
 8003a30:	fa02 f303 	lsl.w	r3, r2, r3
 8003a34:	69ba      	ldr	r2, [r7, #24]
 8003a36:	4313      	orrs	r3, r2
 8003a38:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	69ba      	ldr	r2, [r7, #24]
 8003a3e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003a40:	683b      	ldr	r3, [r7, #0]
 8003a42:	685b      	ldr	r3, [r3, #4]
 8003a44:	f003 0303 	and.w	r3, r3, #3
 8003a48:	2b03      	cmp	r3, #3
 8003a4a:	d017      	beq.n	8003a7c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	68db      	ldr	r3, [r3, #12]
 8003a50:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003a52:	69fb      	ldr	r3, [r7, #28]
 8003a54:	005b      	lsls	r3, r3, #1
 8003a56:	2203      	movs	r2, #3
 8003a58:	fa02 f303 	lsl.w	r3, r2, r3
 8003a5c:	43db      	mvns	r3, r3
 8003a5e:	69ba      	ldr	r2, [r7, #24]
 8003a60:	4013      	ands	r3, r2
 8003a62:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003a64:	683b      	ldr	r3, [r7, #0]
 8003a66:	689a      	ldr	r2, [r3, #8]
 8003a68:	69fb      	ldr	r3, [r7, #28]
 8003a6a:	005b      	lsls	r3, r3, #1
 8003a6c:	fa02 f303 	lsl.w	r3, r2, r3
 8003a70:	69ba      	ldr	r2, [r7, #24]
 8003a72:	4313      	orrs	r3, r2
 8003a74:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	69ba      	ldr	r2, [r7, #24]
 8003a7a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003a7c:	683b      	ldr	r3, [r7, #0]
 8003a7e:	685b      	ldr	r3, [r3, #4]
 8003a80:	f003 0303 	and.w	r3, r3, #3
 8003a84:	2b02      	cmp	r3, #2
 8003a86:	d123      	bne.n	8003ad0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003a88:	69fb      	ldr	r3, [r7, #28]
 8003a8a:	08da      	lsrs	r2, r3, #3
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	3208      	adds	r2, #8
 8003a90:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003a94:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003a96:	69fb      	ldr	r3, [r7, #28]
 8003a98:	f003 0307 	and.w	r3, r3, #7
 8003a9c:	009b      	lsls	r3, r3, #2
 8003a9e:	220f      	movs	r2, #15
 8003aa0:	fa02 f303 	lsl.w	r3, r2, r3
 8003aa4:	43db      	mvns	r3, r3
 8003aa6:	69ba      	ldr	r2, [r7, #24]
 8003aa8:	4013      	ands	r3, r2
 8003aaa:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003aac:	683b      	ldr	r3, [r7, #0]
 8003aae:	691a      	ldr	r2, [r3, #16]
 8003ab0:	69fb      	ldr	r3, [r7, #28]
 8003ab2:	f003 0307 	and.w	r3, r3, #7
 8003ab6:	009b      	lsls	r3, r3, #2
 8003ab8:	fa02 f303 	lsl.w	r3, r2, r3
 8003abc:	69ba      	ldr	r2, [r7, #24]
 8003abe:	4313      	orrs	r3, r2
 8003ac0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003ac2:	69fb      	ldr	r3, [r7, #28]
 8003ac4:	08da      	lsrs	r2, r3, #3
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	3208      	adds	r2, #8
 8003aca:	69b9      	ldr	r1, [r7, #24]
 8003acc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003ad6:	69fb      	ldr	r3, [r7, #28]
 8003ad8:	005b      	lsls	r3, r3, #1
 8003ada:	2203      	movs	r2, #3
 8003adc:	fa02 f303 	lsl.w	r3, r2, r3
 8003ae0:	43db      	mvns	r3, r3
 8003ae2:	69ba      	ldr	r2, [r7, #24]
 8003ae4:	4013      	ands	r3, r2
 8003ae6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003ae8:	683b      	ldr	r3, [r7, #0]
 8003aea:	685b      	ldr	r3, [r3, #4]
 8003aec:	f003 0203 	and.w	r2, r3, #3
 8003af0:	69fb      	ldr	r3, [r7, #28]
 8003af2:	005b      	lsls	r3, r3, #1
 8003af4:	fa02 f303 	lsl.w	r3, r2, r3
 8003af8:	69ba      	ldr	r2, [r7, #24]
 8003afa:	4313      	orrs	r3, r2
 8003afc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	69ba      	ldr	r2, [r7, #24]
 8003b02:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003b04:	683b      	ldr	r3, [r7, #0]
 8003b06:	685b      	ldr	r3, [r3, #4]
 8003b08:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	f000 80b4 	beq.w	8003c7a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003b12:	2300      	movs	r3, #0
 8003b14:	60fb      	str	r3, [r7, #12]
 8003b16:	4b60      	ldr	r3, [pc, #384]	; (8003c98 <HAL_GPIO_Init+0x30c>)
 8003b18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b1a:	4a5f      	ldr	r2, [pc, #380]	; (8003c98 <HAL_GPIO_Init+0x30c>)
 8003b1c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003b20:	6453      	str	r3, [r2, #68]	; 0x44
 8003b22:	4b5d      	ldr	r3, [pc, #372]	; (8003c98 <HAL_GPIO_Init+0x30c>)
 8003b24:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b26:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003b2a:	60fb      	str	r3, [r7, #12]
 8003b2c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003b2e:	4a5b      	ldr	r2, [pc, #364]	; (8003c9c <HAL_GPIO_Init+0x310>)
 8003b30:	69fb      	ldr	r3, [r7, #28]
 8003b32:	089b      	lsrs	r3, r3, #2
 8003b34:	3302      	adds	r3, #2
 8003b36:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003b3a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003b3c:	69fb      	ldr	r3, [r7, #28]
 8003b3e:	f003 0303 	and.w	r3, r3, #3
 8003b42:	009b      	lsls	r3, r3, #2
 8003b44:	220f      	movs	r2, #15
 8003b46:	fa02 f303 	lsl.w	r3, r2, r3
 8003b4a:	43db      	mvns	r3, r3
 8003b4c:	69ba      	ldr	r2, [r7, #24]
 8003b4e:	4013      	ands	r3, r2
 8003b50:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	4a52      	ldr	r2, [pc, #328]	; (8003ca0 <HAL_GPIO_Init+0x314>)
 8003b56:	4293      	cmp	r3, r2
 8003b58:	d02b      	beq.n	8003bb2 <HAL_GPIO_Init+0x226>
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	4a51      	ldr	r2, [pc, #324]	; (8003ca4 <HAL_GPIO_Init+0x318>)
 8003b5e:	4293      	cmp	r3, r2
 8003b60:	d025      	beq.n	8003bae <HAL_GPIO_Init+0x222>
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	4a50      	ldr	r2, [pc, #320]	; (8003ca8 <HAL_GPIO_Init+0x31c>)
 8003b66:	4293      	cmp	r3, r2
 8003b68:	d01f      	beq.n	8003baa <HAL_GPIO_Init+0x21e>
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	4a4f      	ldr	r2, [pc, #316]	; (8003cac <HAL_GPIO_Init+0x320>)
 8003b6e:	4293      	cmp	r3, r2
 8003b70:	d019      	beq.n	8003ba6 <HAL_GPIO_Init+0x21a>
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	4a4e      	ldr	r2, [pc, #312]	; (8003cb0 <HAL_GPIO_Init+0x324>)
 8003b76:	4293      	cmp	r3, r2
 8003b78:	d013      	beq.n	8003ba2 <HAL_GPIO_Init+0x216>
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	4a4d      	ldr	r2, [pc, #308]	; (8003cb4 <HAL_GPIO_Init+0x328>)
 8003b7e:	4293      	cmp	r3, r2
 8003b80:	d00d      	beq.n	8003b9e <HAL_GPIO_Init+0x212>
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	4a4c      	ldr	r2, [pc, #304]	; (8003cb8 <HAL_GPIO_Init+0x32c>)
 8003b86:	4293      	cmp	r3, r2
 8003b88:	d007      	beq.n	8003b9a <HAL_GPIO_Init+0x20e>
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	4a4b      	ldr	r2, [pc, #300]	; (8003cbc <HAL_GPIO_Init+0x330>)
 8003b8e:	4293      	cmp	r3, r2
 8003b90:	d101      	bne.n	8003b96 <HAL_GPIO_Init+0x20a>
 8003b92:	2307      	movs	r3, #7
 8003b94:	e00e      	b.n	8003bb4 <HAL_GPIO_Init+0x228>
 8003b96:	2308      	movs	r3, #8
 8003b98:	e00c      	b.n	8003bb4 <HAL_GPIO_Init+0x228>
 8003b9a:	2306      	movs	r3, #6
 8003b9c:	e00a      	b.n	8003bb4 <HAL_GPIO_Init+0x228>
 8003b9e:	2305      	movs	r3, #5
 8003ba0:	e008      	b.n	8003bb4 <HAL_GPIO_Init+0x228>
 8003ba2:	2304      	movs	r3, #4
 8003ba4:	e006      	b.n	8003bb4 <HAL_GPIO_Init+0x228>
 8003ba6:	2303      	movs	r3, #3
 8003ba8:	e004      	b.n	8003bb4 <HAL_GPIO_Init+0x228>
 8003baa:	2302      	movs	r3, #2
 8003bac:	e002      	b.n	8003bb4 <HAL_GPIO_Init+0x228>
 8003bae:	2301      	movs	r3, #1
 8003bb0:	e000      	b.n	8003bb4 <HAL_GPIO_Init+0x228>
 8003bb2:	2300      	movs	r3, #0
 8003bb4:	69fa      	ldr	r2, [r7, #28]
 8003bb6:	f002 0203 	and.w	r2, r2, #3
 8003bba:	0092      	lsls	r2, r2, #2
 8003bbc:	4093      	lsls	r3, r2
 8003bbe:	69ba      	ldr	r2, [r7, #24]
 8003bc0:	4313      	orrs	r3, r2
 8003bc2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003bc4:	4935      	ldr	r1, [pc, #212]	; (8003c9c <HAL_GPIO_Init+0x310>)
 8003bc6:	69fb      	ldr	r3, [r7, #28]
 8003bc8:	089b      	lsrs	r3, r3, #2
 8003bca:	3302      	adds	r3, #2
 8003bcc:	69ba      	ldr	r2, [r7, #24]
 8003bce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003bd2:	4b3b      	ldr	r3, [pc, #236]	; (8003cc0 <HAL_GPIO_Init+0x334>)
 8003bd4:	689b      	ldr	r3, [r3, #8]
 8003bd6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003bd8:	693b      	ldr	r3, [r7, #16]
 8003bda:	43db      	mvns	r3, r3
 8003bdc:	69ba      	ldr	r2, [r7, #24]
 8003bde:	4013      	ands	r3, r2
 8003be0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003be2:	683b      	ldr	r3, [r7, #0]
 8003be4:	685b      	ldr	r3, [r3, #4]
 8003be6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	d003      	beq.n	8003bf6 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8003bee:	69ba      	ldr	r2, [r7, #24]
 8003bf0:	693b      	ldr	r3, [r7, #16]
 8003bf2:	4313      	orrs	r3, r2
 8003bf4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003bf6:	4a32      	ldr	r2, [pc, #200]	; (8003cc0 <HAL_GPIO_Init+0x334>)
 8003bf8:	69bb      	ldr	r3, [r7, #24]
 8003bfa:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003bfc:	4b30      	ldr	r3, [pc, #192]	; (8003cc0 <HAL_GPIO_Init+0x334>)
 8003bfe:	68db      	ldr	r3, [r3, #12]
 8003c00:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003c02:	693b      	ldr	r3, [r7, #16]
 8003c04:	43db      	mvns	r3, r3
 8003c06:	69ba      	ldr	r2, [r7, #24]
 8003c08:	4013      	ands	r3, r2
 8003c0a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003c0c:	683b      	ldr	r3, [r7, #0]
 8003c0e:	685b      	ldr	r3, [r3, #4]
 8003c10:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	d003      	beq.n	8003c20 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8003c18:	69ba      	ldr	r2, [r7, #24]
 8003c1a:	693b      	ldr	r3, [r7, #16]
 8003c1c:	4313      	orrs	r3, r2
 8003c1e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003c20:	4a27      	ldr	r2, [pc, #156]	; (8003cc0 <HAL_GPIO_Init+0x334>)
 8003c22:	69bb      	ldr	r3, [r7, #24]
 8003c24:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003c26:	4b26      	ldr	r3, [pc, #152]	; (8003cc0 <HAL_GPIO_Init+0x334>)
 8003c28:	685b      	ldr	r3, [r3, #4]
 8003c2a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003c2c:	693b      	ldr	r3, [r7, #16]
 8003c2e:	43db      	mvns	r3, r3
 8003c30:	69ba      	ldr	r2, [r7, #24]
 8003c32:	4013      	ands	r3, r2
 8003c34:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003c36:	683b      	ldr	r3, [r7, #0]
 8003c38:	685b      	ldr	r3, [r3, #4]
 8003c3a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d003      	beq.n	8003c4a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8003c42:	69ba      	ldr	r2, [r7, #24]
 8003c44:	693b      	ldr	r3, [r7, #16]
 8003c46:	4313      	orrs	r3, r2
 8003c48:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003c4a:	4a1d      	ldr	r2, [pc, #116]	; (8003cc0 <HAL_GPIO_Init+0x334>)
 8003c4c:	69bb      	ldr	r3, [r7, #24]
 8003c4e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003c50:	4b1b      	ldr	r3, [pc, #108]	; (8003cc0 <HAL_GPIO_Init+0x334>)
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003c56:	693b      	ldr	r3, [r7, #16]
 8003c58:	43db      	mvns	r3, r3
 8003c5a:	69ba      	ldr	r2, [r7, #24]
 8003c5c:	4013      	ands	r3, r2
 8003c5e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003c60:	683b      	ldr	r3, [r7, #0]
 8003c62:	685b      	ldr	r3, [r3, #4]
 8003c64:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003c68:	2b00      	cmp	r3, #0
 8003c6a:	d003      	beq.n	8003c74 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8003c6c:	69ba      	ldr	r2, [r7, #24]
 8003c6e:	693b      	ldr	r3, [r7, #16]
 8003c70:	4313      	orrs	r3, r2
 8003c72:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003c74:	4a12      	ldr	r2, [pc, #72]	; (8003cc0 <HAL_GPIO_Init+0x334>)
 8003c76:	69bb      	ldr	r3, [r7, #24]
 8003c78:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003c7a:	69fb      	ldr	r3, [r7, #28]
 8003c7c:	3301      	adds	r3, #1
 8003c7e:	61fb      	str	r3, [r7, #28]
 8003c80:	69fb      	ldr	r3, [r7, #28]
 8003c82:	2b0f      	cmp	r3, #15
 8003c84:	f67f ae90 	bls.w	80039a8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003c88:	bf00      	nop
 8003c8a:	bf00      	nop
 8003c8c:	3724      	adds	r7, #36	; 0x24
 8003c8e:	46bd      	mov	sp, r7
 8003c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c94:	4770      	bx	lr
 8003c96:	bf00      	nop
 8003c98:	40023800 	.word	0x40023800
 8003c9c:	40013800 	.word	0x40013800
 8003ca0:	40020000 	.word	0x40020000
 8003ca4:	40020400 	.word	0x40020400
 8003ca8:	40020800 	.word	0x40020800
 8003cac:	40020c00 	.word	0x40020c00
 8003cb0:	40021000 	.word	0x40021000
 8003cb4:	40021400 	.word	0x40021400
 8003cb8:	40021800 	.word	0x40021800
 8003cbc:	40021c00 	.word	0x40021c00
 8003cc0:	40013c00 	.word	0x40013c00

08003cc4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003cc4:	b480      	push	{r7}
 8003cc6:	b083      	sub	sp, #12
 8003cc8:	af00      	add	r7, sp, #0
 8003cca:	6078      	str	r0, [r7, #4]
 8003ccc:	460b      	mov	r3, r1
 8003cce:	807b      	strh	r3, [r7, #2]
 8003cd0:	4613      	mov	r3, r2
 8003cd2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003cd4:	787b      	ldrb	r3, [r7, #1]
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	d003      	beq.n	8003ce2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003cda:	887a      	ldrh	r2, [r7, #2]
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003ce0:	e003      	b.n	8003cea <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003ce2:	887b      	ldrh	r3, [r7, #2]
 8003ce4:	041a      	lsls	r2, r3, #16
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	619a      	str	r2, [r3, #24]
}
 8003cea:	bf00      	nop
 8003cec:	370c      	adds	r7, #12
 8003cee:	46bd      	mov	sp, r7
 8003cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cf4:	4770      	bx	lr
	...

08003cf8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003cf8:	b580      	push	{r7, lr}
 8003cfa:	b086      	sub	sp, #24
 8003cfc:	af00      	add	r7, sp, #0
 8003cfe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	d101      	bne.n	8003d0a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003d06:	2301      	movs	r3, #1
 8003d08:	e267      	b.n	80041da <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	f003 0301 	and.w	r3, r3, #1
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d075      	beq.n	8003e02 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003d16:	4b88      	ldr	r3, [pc, #544]	; (8003f38 <HAL_RCC_OscConfig+0x240>)
 8003d18:	689b      	ldr	r3, [r3, #8]
 8003d1a:	f003 030c 	and.w	r3, r3, #12
 8003d1e:	2b04      	cmp	r3, #4
 8003d20:	d00c      	beq.n	8003d3c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003d22:	4b85      	ldr	r3, [pc, #532]	; (8003f38 <HAL_RCC_OscConfig+0x240>)
 8003d24:	689b      	ldr	r3, [r3, #8]
 8003d26:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003d2a:	2b08      	cmp	r3, #8
 8003d2c:	d112      	bne.n	8003d54 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003d2e:	4b82      	ldr	r3, [pc, #520]	; (8003f38 <HAL_RCC_OscConfig+0x240>)
 8003d30:	685b      	ldr	r3, [r3, #4]
 8003d32:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003d36:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003d3a:	d10b      	bne.n	8003d54 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003d3c:	4b7e      	ldr	r3, [pc, #504]	; (8003f38 <HAL_RCC_OscConfig+0x240>)
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	d05b      	beq.n	8003e00 <HAL_RCC_OscConfig+0x108>
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	685b      	ldr	r3, [r3, #4]
 8003d4c:	2b00      	cmp	r3, #0
 8003d4e:	d157      	bne.n	8003e00 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003d50:	2301      	movs	r3, #1
 8003d52:	e242      	b.n	80041da <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	685b      	ldr	r3, [r3, #4]
 8003d58:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003d5c:	d106      	bne.n	8003d6c <HAL_RCC_OscConfig+0x74>
 8003d5e:	4b76      	ldr	r3, [pc, #472]	; (8003f38 <HAL_RCC_OscConfig+0x240>)
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	4a75      	ldr	r2, [pc, #468]	; (8003f38 <HAL_RCC_OscConfig+0x240>)
 8003d64:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003d68:	6013      	str	r3, [r2, #0]
 8003d6a:	e01d      	b.n	8003da8 <HAL_RCC_OscConfig+0xb0>
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	685b      	ldr	r3, [r3, #4]
 8003d70:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003d74:	d10c      	bne.n	8003d90 <HAL_RCC_OscConfig+0x98>
 8003d76:	4b70      	ldr	r3, [pc, #448]	; (8003f38 <HAL_RCC_OscConfig+0x240>)
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	4a6f      	ldr	r2, [pc, #444]	; (8003f38 <HAL_RCC_OscConfig+0x240>)
 8003d7c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003d80:	6013      	str	r3, [r2, #0]
 8003d82:	4b6d      	ldr	r3, [pc, #436]	; (8003f38 <HAL_RCC_OscConfig+0x240>)
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	4a6c      	ldr	r2, [pc, #432]	; (8003f38 <HAL_RCC_OscConfig+0x240>)
 8003d88:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003d8c:	6013      	str	r3, [r2, #0]
 8003d8e:	e00b      	b.n	8003da8 <HAL_RCC_OscConfig+0xb0>
 8003d90:	4b69      	ldr	r3, [pc, #420]	; (8003f38 <HAL_RCC_OscConfig+0x240>)
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	4a68      	ldr	r2, [pc, #416]	; (8003f38 <HAL_RCC_OscConfig+0x240>)
 8003d96:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003d9a:	6013      	str	r3, [r2, #0]
 8003d9c:	4b66      	ldr	r3, [pc, #408]	; (8003f38 <HAL_RCC_OscConfig+0x240>)
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	4a65      	ldr	r2, [pc, #404]	; (8003f38 <HAL_RCC_OscConfig+0x240>)
 8003da2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003da6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	685b      	ldr	r3, [r3, #4]
 8003dac:	2b00      	cmp	r3, #0
 8003dae:	d013      	beq.n	8003dd8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003db0:	f7fe fa76 	bl	80022a0 <HAL_GetTick>
 8003db4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003db6:	e008      	b.n	8003dca <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003db8:	f7fe fa72 	bl	80022a0 <HAL_GetTick>
 8003dbc:	4602      	mov	r2, r0
 8003dbe:	693b      	ldr	r3, [r7, #16]
 8003dc0:	1ad3      	subs	r3, r2, r3
 8003dc2:	2b64      	cmp	r3, #100	; 0x64
 8003dc4:	d901      	bls.n	8003dca <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003dc6:	2303      	movs	r3, #3
 8003dc8:	e207      	b.n	80041da <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003dca:	4b5b      	ldr	r3, [pc, #364]	; (8003f38 <HAL_RCC_OscConfig+0x240>)
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d0f0      	beq.n	8003db8 <HAL_RCC_OscConfig+0xc0>
 8003dd6:	e014      	b.n	8003e02 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003dd8:	f7fe fa62 	bl	80022a0 <HAL_GetTick>
 8003ddc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003dde:	e008      	b.n	8003df2 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003de0:	f7fe fa5e 	bl	80022a0 <HAL_GetTick>
 8003de4:	4602      	mov	r2, r0
 8003de6:	693b      	ldr	r3, [r7, #16]
 8003de8:	1ad3      	subs	r3, r2, r3
 8003dea:	2b64      	cmp	r3, #100	; 0x64
 8003dec:	d901      	bls.n	8003df2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003dee:	2303      	movs	r3, #3
 8003df0:	e1f3      	b.n	80041da <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003df2:	4b51      	ldr	r3, [pc, #324]	; (8003f38 <HAL_RCC_OscConfig+0x240>)
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d1f0      	bne.n	8003de0 <HAL_RCC_OscConfig+0xe8>
 8003dfe:	e000      	b.n	8003e02 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003e00:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	f003 0302 	and.w	r3, r3, #2
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d063      	beq.n	8003ed6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003e0e:	4b4a      	ldr	r3, [pc, #296]	; (8003f38 <HAL_RCC_OscConfig+0x240>)
 8003e10:	689b      	ldr	r3, [r3, #8]
 8003e12:	f003 030c 	and.w	r3, r3, #12
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	d00b      	beq.n	8003e32 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003e1a:	4b47      	ldr	r3, [pc, #284]	; (8003f38 <HAL_RCC_OscConfig+0x240>)
 8003e1c:	689b      	ldr	r3, [r3, #8]
 8003e1e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003e22:	2b08      	cmp	r3, #8
 8003e24:	d11c      	bne.n	8003e60 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003e26:	4b44      	ldr	r3, [pc, #272]	; (8003f38 <HAL_RCC_OscConfig+0x240>)
 8003e28:	685b      	ldr	r3, [r3, #4]
 8003e2a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	d116      	bne.n	8003e60 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003e32:	4b41      	ldr	r3, [pc, #260]	; (8003f38 <HAL_RCC_OscConfig+0x240>)
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	f003 0302 	and.w	r3, r3, #2
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d005      	beq.n	8003e4a <HAL_RCC_OscConfig+0x152>
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	68db      	ldr	r3, [r3, #12]
 8003e42:	2b01      	cmp	r3, #1
 8003e44:	d001      	beq.n	8003e4a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003e46:	2301      	movs	r3, #1
 8003e48:	e1c7      	b.n	80041da <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003e4a:	4b3b      	ldr	r3, [pc, #236]	; (8003f38 <HAL_RCC_OscConfig+0x240>)
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	691b      	ldr	r3, [r3, #16]
 8003e56:	00db      	lsls	r3, r3, #3
 8003e58:	4937      	ldr	r1, [pc, #220]	; (8003f38 <HAL_RCC_OscConfig+0x240>)
 8003e5a:	4313      	orrs	r3, r2
 8003e5c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003e5e:	e03a      	b.n	8003ed6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	68db      	ldr	r3, [r3, #12]
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	d020      	beq.n	8003eaa <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003e68:	4b34      	ldr	r3, [pc, #208]	; (8003f3c <HAL_RCC_OscConfig+0x244>)
 8003e6a:	2201      	movs	r2, #1
 8003e6c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e6e:	f7fe fa17 	bl	80022a0 <HAL_GetTick>
 8003e72:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003e74:	e008      	b.n	8003e88 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003e76:	f7fe fa13 	bl	80022a0 <HAL_GetTick>
 8003e7a:	4602      	mov	r2, r0
 8003e7c:	693b      	ldr	r3, [r7, #16]
 8003e7e:	1ad3      	subs	r3, r2, r3
 8003e80:	2b02      	cmp	r3, #2
 8003e82:	d901      	bls.n	8003e88 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003e84:	2303      	movs	r3, #3
 8003e86:	e1a8      	b.n	80041da <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003e88:	4b2b      	ldr	r3, [pc, #172]	; (8003f38 <HAL_RCC_OscConfig+0x240>)
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	f003 0302 	and.w	r3, r3, #2
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	d0f0      	beq.n	8003e76 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003e94:	4b28      	ldr	r3, [pc, #160]	; (8003f38 <HAL_RCC_OscConfig+0x240>)
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	691b      	ldr	r3, [r3, #16]
 8003ea0:	00db      	lsls	r3, r3, #3
 8003ea2:	4925      	ldr	r1, [pc, #148]	; (8003f38 <HAL_RCC_OscConfig+0x240>)
 8003ea4:	4313      	orrs	r3, r2
 8003ea6:	600b      	str	r3, [r1, #0]
 8003ea8:	e015      	b.n	8003ed6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003eaa:	4b24      	ldr	r3, [pc, #144]	; (8003f3c <HAL_RCC_OscConfig+0x244>)
 8003eac:	2200      	movs	r2, #0
 8003eae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003eb0:	f7fe f9f6 	bl	80022a0 <HAL_GetTick>
 8003eb4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003eb6:	e008      	b.n	8003eca <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003eb8:	f7fe f9f2 	bl	80022a0 <HAL_GetTick>
 8003ebc:	4602      	mov	r2, r0
 8003ebe:	693b      	ldr	r3, [r7, #16]
 8003ec0:	1ad3      	subs	r3, r2, r3
 8003ec2:	2b02      	cmp	r3, #2
 8003ec4:	d901      	bls.n	8003eca <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003ec6:	2303      	movs	r3, #3
 8003ec8:	e187      	b.n	80041da <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003eca:	4b1b      	ldr	r3, [pc, #108]	; (8003f38 <HAL_RCC_OscConfig+0x240>)
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	f003 0302 	and.w	r3, r3, #2
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d1f0      	bne.n	8003eb8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	f003 0308 	and.w	r3, r3, #8
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	d036      	beq.n	8003f50 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	695b      	ldr	r3, [r3, #20]
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d016      	beq.n	8003f18 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003eea:	4b15      	ldr	r3, [pc, #84]	; (8003f40 <HAL_RCC_OscConfig+0x248>)
 8003eec:	2201      	movs	r2, #1
 8003eee:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ef0:	f7fe f9d6 	bl	80022a0 <HAL_GetTick>
 8003ef4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003ef6:	e008      	b.n	8003f0a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003ef8:	f7fe f9d2 	bl	80022a0 <HAL_GetTick>
 8003efc:	4602      	mov	r2, r0
 8003efe:	693b      	ldr	r3, [r7, #16]
 8003f00:	1ad3      	subs	r3, r2, r3
 8003f02:	2b02      	cmp	r3, #2
 8003f04:	d901      	bls.n	8003f0a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003f06:	2303      	movs	r3, #3
 8003f08:	e167      	b.n	80041da <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003f0a:	4b0b      	ldr	r3, [pc, #44]	; (8003f38 <HAL_RCC_OscConfig+0x240>)
 8003f0c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003f0e:	f003 0302 	and.w	r3, r3, #2
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	d0f0      	beq.n	8003ef8 <HAL_RCC_OscConfig+0x200>
 8003f16:	e01b      	b.n	8003f50 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003f18:	4b09      	ldr	r3, [pc, #36]	; (8003f40 <HAL_RCC_OscConfig+0x248>)
 8003f1a:	2200      	movs	r2, #0
 8003f1c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003f1e:	f7fe f9bf 	bl	80022a0 <HAL_GetTick>
 8003f22:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003f24:	e00e      	b.n	8003f44 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003f26:	f7fe f9bb 	bl	80022a0 <HAL_GetTick>
 8003f2a:	4602      	mov	r2, r0
 8003f2c:	693b      	ldr	r3, [r7, #16]
 8003f2e:	1ad3      	subs	r3, r2, r3
 8003f30:	2b02      	cmp	r3, #2
 8003f32:	d907      	bls.n	8003f44 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003f34:	2303      	movs	r3, #3
 8003f36:	e150      	b.n	80041da <HAL_RCC_OscConfig+0x4e2>
 8003f38:	40023800 	.word	0x40023800
 8003f3c:	42470000 	.word	0x42470000
 8003f40:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003f44:	4b88      	ldr	r3, [pc, #544]	; (8004168 <HAL_RCC_OscConfig+0x470>)
 8003f46:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003f48:	f003 0302 	and.w	r3, r3, #2
 8003f4c:	2b00      	cmp	r3, #0
 8003f4e:	d1ea      	bne.n	8003f26 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	f003 0304 	and.w	r3, r3, #4
 8003f58:	2b00      	cmp	r3, #0
 8003f5a:	f000 8097 	beq.w	800408c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003f5e:	2300      	movs	r3, #0
 8003f60:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003f62:	4b81      	ldr	r3, [pc, #516]	; (8004168 <HAL_RCC_OscConfig+0x470>)
 8003f64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f66:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d10f      	bne.n	8003f8e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003f6e:	2300      	movs	r3, #0
 8003f70:	60bb      	str	r3, [r7, #8]
 8003f72:	4b7d      	ldr	r3, [pc, #500]	; (8004168 <HAL_RCC_OscConfig+0x470>)
 8003f74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f76:	4a7c      	ldr	r2, [pc, #496]	; (8004168 <HAL_RCC_OscConfig+0x470>)
 8003f78:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003f7c:	6413      	str	r3, [r2, #64]	; 0x40
 8003f7e:	4b7a      	ldr	r3, [pc, #488]	; (8004168 <HAL_RCC_OscConfig+0x470>)
 8003f80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f82:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003f86:	60bb      	str	r3, [r7, #8]
 8003f88:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003f8a:	2301      	movs	r3, #1
 8003f8c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f8e:	4b77      	ldr	r3, [pc, #476]	; (800416c <HAL_RCC_OscConfig+0x474>)
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d118      	bne.n	8003fcc <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003f9a:	4b74      	ldr	r3, [pc, #464]	; (800416c <HAL_RCC_OscConfig+0x474>)
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	4a73      	ldr	r2, [pc, #460]	; (800416c <HAL_RCC_OscConfig+0x474>)
 8003fa0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003fa4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003fa6:	f7fe f97b 	bl	80022a0 <HAL_GetTick>
 8003faa:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003fac:	e008      	b.n	8003fc0 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003fae:	f7fe f977 	bl	80022a0 <HAL_GetTick>
 8003fb2:	4602      	mov	r2, r0
 8003fb4:	693b      	ldr	r3, [r7, #16]
 8003fb6:	1ad3      	subs	r3, r2, r3
 8003fb8:	2b02      	cmp	r3, #2
 8003fba:	d901      	bls.n	8003fc0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003fbc:	2303      	movs	r3, #3
 8003fbe:	e10c      	b.n	80041da <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003fc0:	4b6a      	ldr	r3, [pc, #424]	; (800416c <HAL_RCC_OscConfig+0x474>)
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	d0f0      	beq.n	8003fae <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	689b      	ldr	r3, [r3, #8]
 8003fd0:	2b01      	cmp	r3, #1
 8003fd2:	d106      	bne.n	8003fe2 <HAL_RCC_OscConfig+0x2ea>
 8003fd4:	4b64      	ldr	r3, [pc, #400]	; (8004168 <HAL_RCC_OscConfig+0x470>)
 8003fd6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003fd8:	4a63      	ldr	r2, [pc, #396]	; (8004168 <HAL_RCC_OscConfig+0x470>)
 8003fda:	f043 0301 	orr.w	r3, r3, #1
 8003fde:	6713      	str	r3, [r2, #112]	; 0x70
 8003fe0:	e01c      	b.n	800401c <HAL_RCC_OscConfig+0x324>
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	689b      	ldr	r3, [r3, #8]
 8003fe6:	2b05      	cmp	r3, #5
 8003fe8:	d10c      	bne.n	8004004 <HAL_RCC_OscConfig+0x30c>
 8003fea:	4b5f      	ldr	r3, [pc, #380]	; (8004168 <HAL_RCC_OscConfig+0x470>)
 8003fec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003fee:	4a5e      	ldr	r2, [pc, #376]	; (8004168 <HAL_RCC_OscConfig+0x470>)
 8003ff0:	f043 0304 	orr.w	r3, r3, #4
 8003ff4:	6713      	str	r3, [r2, #112]	; 0x70
 8003ff6:	4b5c      	ldr	r3, [pc, #368]	; (8004168 <HAL_RCC_OscConfig+0x470>)
 8003ff8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ffa:	4a5b      	ldr	r2, [pc, #364]	; (8004168 <HAL_RCC_OscConfig+0x470>)
 8003ffc:	f043 0301 	orr.w	r3, r3, #1
 8004000:	6713      	str	r3, [r2, #112]	; 0x70
 8004002:	e00b      	b.n	800401c <HAL_RCC_OscConfig+0x324>
 8004004:	4b58      	ldr	r3, [pc, #352]	; (8004168 <HAL_RCC_OscConfig+0x470>)
 8004006:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004008:	4a57      	ldr	r2, [pc, #348]	; (8004168 <HAL_RCC_OscConfig+0x470>)
 800400a:	f023 0301 	bic.w	r3, r3, #1
 800400e:	6713      	str	r3, [r2, #112]	; 0x70
 8004010:	4b55      	ldr	r3, [pc, #340]	; (8004168 <HAL_RCC_OscConfig+0x470>)
 8004012:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004014:	4a54      	ldr	r2, [pc, #336]	; (8004168 <HAL_RCC_OscConfig+0x470>)
 8004016:	f023 0304 	bic.w	r3, r3, #4
 800401a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	689b      	ldr	r3, [r3, #8]
 8004020:	2b00      	cmp	r3, #0
 8004022:	d015      	beq.n	8004050 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004024:	f7fe f93c 	bl	80022a0 <HAL_GetTick>
 8004028:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800402a:	e00a      	b.n	8004042 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800402c:	f7fe f938 	bl	80022a0 <HAL_GetTick>
 8004030:	4602      	mov	r2, r0
 8004032:	693b      	ldr	r3, [r7, #16]
 8004034:	1ad3      	subs	r3, r2, r3
 8004036:	f241 3288 	movw	r2, #5000	; 0x1388
 800403a:	4293      	cmp	r3, r2
 800403c:	d901      	bls.n	8004042 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800403e:	2303      	movs	r3, #3
 8004040:	e0cb      	b.n	80041da <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004042:	4b49      	ldr	r3, [pc, #292]	; (8004168 <HAL_RCC_OscConfig+0x470>)
 8004044:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004046:	f003 0302 	and.w	r3, r3, #2
 800404a:	2b00      	cmp	r3, #0
 800404c:	d0ee      	beq.n	800402c <HAL_RCC_OscConfig+0x334>
 800404e:	e014      	b.n	800407a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004050:	f7fe f926 	bl	80022a0 <HAL_GetTick>
 8004054:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004056:	e00a      	b.n	800406e <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004058:	f7fe f922 	bl	80022a0 <HAL_GetTick>
 800405c:	4602      	mov	r2, r0
 800405e:	693b      	ldr	r3, [r7, #16]
 8004060:	1ad3      	subs	r3, r2, r3
 8004062:	f241 3288 	movw	r2, #5000	; 0x1388
 8004066:	4293      	cmp	r3, r2
 8004068:	d901      	bls.n	800406e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800406a:	2303      	movs	r3, #3
 800406c:	e0b5      	b.n	80041da <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800406e:	4b3e      	ldr	r3, [pc, #248]	; (8004168 <HAL_RCC_OscConfig+0x470>)
 8004070:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004072:	f003 0302 	and.w	r3, r3, #2
 8004076:	2b00      	cmp	r3, #0
 8004078:	d1ee      	bne.n	8004058 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800407a:	7dfb      	ldrb	r3, [r7, #23]
 800407c:	2b01      	cmp	r3, #1
 800407e:	d105      	bne.n	800408c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004080:	4b39      	ldr	r3, [pc, #228]	; (8004168 <HAL_RCC_OscConfig+0x470>)
 8004082:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004084:	4a38      	ldr	r2, [pc, #224]	; (8004168 <HAL_RCC_OscConfig+0x470>)
 8004086:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800408a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	699b      	ldr	r3, [r3, #24]
 8004090:	2b00      	cmp	r3, #0
 8004092:	f000 80a1 	beq.w	80041d8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004096:	4b34      	ldr	r3, [pc, #208]	; (8004168 <HAL_RCC_OscConfig+0x470>)
 8004098:	689b      	ldr	r3, [r3, #8]
 800409a:	f003 030c 	and.w	r3, r3, #12
 800409e:	2b08      	cmp	r3, #8
 80040a0:	d05c      	beq.n	800415c <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	699b      	ldr	r3, [r3, #24]
 80040a6:	2b02      	cmp	r3, #2
 80040a8:	d141      	bne.n	800412e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80040aa:	4b31      	ldr	r3, [pc, #196]	; (8004170 <HAL_RCC_OscConfig+0x478>)
 80040ac:	2200      	movs	r2, #0
 80040ae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80040b0:	f7fe f8f6 	bl	80022a0 <HAL_GetTick>
 80040b4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80040b6:	e008      	b.n	80040ca <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80040b8:	f7fe f8f2 	bl	80022a0 <HAL_GetTick>
 80040bc:	4602      	mov	r2, r0
 80040be:	693b      	ldr	r3, [r7, #16]
 80040c0:	1ad3      	subs	r3, r2, r3
 80040c2:	2b02      	cmp	r3, #2
 80040c4:	d901      	bls.n	80040ca <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80040c6:	2303      	movs	r3, #3
 80040c8:	e087      	b.n	80041da <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80040ca:	4b27      	ldr	r3, [pc, #156]	; (8004168 <HAL_RCC_OscConfig+0x470>)
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d1f0      	bne.n	80040b8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	69da      	ldr	r2, [r3, #28]
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	6a1b      	ldr	r3, [r3, #32]
 80040de:	431a      	orrs	r2, r3
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040e4:	019b      	lsls	r3, r3, #6
 80040e6:	431a      	orrs	r2, r3
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80040ec:	085b      	lsrs	r3, r3, #1
 80040ee:	3b01      	subs	r3, #1
 80040f0:	041b      	lsls	r3, r3, #16
 80040f2:	431a      	orrs	r2, r3
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80040f8:	061b      	lsls	r3, r3, #24
 80040fa:	491b      	ldr	r1, [pc, #108]	; (8004168 <HAL_RCC_OscConfig+0x470>)
 80040fc:	4313      	orrs	r3, r2
 80040fe:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004100:	4b1b      	ldr	r3, [pc, #108]	; (8004170 <HAL_RCC_OscConfig+0x478>)
 8004102:	2201      	movs	r2, #1
 8004104:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004106:	f7fe f8cb 	bl	80022a0 <HAL_GetTick>
 800410a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800410c:	e008      	b.n	8004120 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800410e:	f7fe f8c7 	bl	80022a0 <HAL_GetTick>
 8004112:	4602      	mov	r2, r0
 8004114:	693b      	ldr	r3, [r7, #16]
 8004116:	1ad3      	subs	r3, r2, r3
 8004118:	2b02      	cmp	r3, #2
 800411a:	d901      	bls.n	8004120 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800411c:	2303      	movs	r3, #3
 800411e:	e05c      	b.n	80041da <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004120:	4b11      	ldr	r3, [pc, #68]	; (8004168 <HAL_RCC_OscConfig+0x470>)
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004128:	2b00      	cmp	r3, #0
 800412a:	d0f0      	beq.n	800410e <HAL_RCC_OscConfig+0x416>
 800412c:	e054      	b.n	80041d8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800412e:	4b10      	ldr	r3, [pc, #64]	; (8004170 <HAL_RCC_OscConfig+0x478>)
 8004130:	2200      	movs	r2, #0
 8004132:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004134:	f7fe f8b4 	bl	80022a0 <HAL_GetTick>
 8004138:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800413a:	e008      	b.n	800414e <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800413c:	f7fe f8b0 	bl	80022a0 <HAL_GetTick>
 8004140:	4602      	mov	r2, r0
 8004142:	693b      	ldr	r3, [r7, #16]
 8004144:	1ad3      	subs	r3, r2, r3
 8004146:	2b02      	cmp	r3, #2
 8004148:	d901      	bls.n	800414e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800414a:	2303      	movs	r3, #3
 800414c:	e045      	b.n	80041da <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800414e:	4b06      	ldr	r3, [pc, #24]	; (8004168 <HAL_RCC_OscConfig+0x470>)
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004156:	2b00      	cmp	r3, #0
 8004158:	d1f0      	bne.n	800413c <HAL_RCC_OscConfig+0x444>
 800415a:	e03d      	b.n	80041d8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	699b      	ldr	r3, [r3, #24]
 8004160:	2b01      	cmp	r3, #1
 8004162:	d107      	bne.n	8004174 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004164:	2301      	movs	r3, #1
 8004166:	e038      	b.n	80041da <HAL_RCC_OscConfig+0x4e2>
 8004168:	40023800 	.word	0x40023800
 800416c:	40007000 	.word	0x40007000
 8004170:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004174:	4b1b      	ldr	r3, [pc, #108]	; (80041e4 <HAL_RCC_OscConfig+0x4ec>)
 8004176:	685b      	ldr	r3, [r3, #4]
 8004178:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	699b      	ldr	r3, [r3, #24]
 800417e:	2b01      	cmp	r3, #1
 8004180:	d028      	beq.n	80041d4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800418c:	429a      	cmp	r2, r3
 800418e:	d121      	bne.n	80041d4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800419a:	429a      	cmp	r2, r3
 800419c:	d11a      	bne.n	80041d4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800419e:	68fa      	ldr	r2, [r7, #12]
 80041a0:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80041a4:	4013      	ands	r3, r2
 80041a6:	687a      	ldr	r2, [r7, #4]
 80041a8:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80041aa:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80041ac:	4293      	cmp	r3, r2
 80041ae:	d111      	bne.n	80041d4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80041ba:	085b      	lsrs	r3, r3, #1
 80041bc:	3b01      	subs	r3, #1
 80041be:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80041c0:	429a      	cmp	r2, r3
 80041c2:	d107      	bne.n	80041d4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041ce:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80041d0:	429a      	cmp	r2, r3
 80041d2:	d001      	beq.n	80041d8 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80041d4:	2301      	movs	r3, #1
 80041d6:	e000      	b.n	80041da <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80041d8:	2300      	movs	r3, #0
}
 80041da:	4618      	mov	r0, r3
 80041dc:	3718      	adds	r7, #24
 80041de:	46bd      	mov	sp, r7
 80041e0:	bd80      	pop	{r7, pc}
 80041e2:	bf00      	nop
 80041e4:	40023800 	.word	0x40023800

080041e8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80041e8:	b580      	push	{r7, lr}
 80041ea:	b084      	sub	sp, #16
 80041ec:	af00      	add	r7, sp, #0
 80041ee:	6078      	str	r0, [r7, #4]
 80041f0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	2b00      	cmp	r3, #0
 80041f6:	d101      	bne.n	80041fc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80041f8:	2301      	movs	r3, #1
 80041fa:	e0cc      	b.n	8004396 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80041fc:	4b68      	ldr	r3, [pc, #416]	; (80043a0 <HAL_RCC_ClockConfig+0x1b8>)
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	f003 0307 	and.w	r3, r3, #7
 8004204:	683a      	ldr	r2, [r7, #0]
 8004206:	429a      	cmp	r2, r3
 8004208:	d90c      	bls.n	8004224 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800420a:	4b65      	ldr	r3, [pc, #404]	; (80043a0 <HAL_RCC_ClockConfig+0x1b8>)
 800420c:	683a      	ldr	r2, [r7, #0]
 800420e:	b2d2      	uxtb	r2, r2
 8004210:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004212:	4b63      	ldr	r3, [pc, #396]	; (80043a0 <HAL_RCC_ClockConfig+0x1b8>)
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	f003 0307 	and.w	r3, r3, #7
 800421a:	683a      	ldr	r2, [r7, #0]
 800421c:	429a      	cmp	r2, r3
 800421e:	d001      	beq.n	8004224 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004220:	2301      	movs	r3, #1
 8004222:	e0b8      	b.n	8004396 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	f003 0302 	and.w	r3, r3, #2
 800422c:	2b00      	cmp	r3, #0
 800422e:	d020      	beq.n	8004272 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	f003 0304 	and.w	r3, r3, #4
 8004238:	2b00      	cmp	r3, #0
 800423a:	d005      	beq.n	8004248 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800423c:	4b59      	ldr	r3, [pc, #356]	; (80043a4 <HAL_RCC_ClockConfig+0x1bc>)
 800423e:	689b      	ldr	r3, [r3, #8]
 8004240:	4a58      	ldr	r2, [pc, #352]	; (80043a4 <HAL_RCC_ClockConfig+0x1bc>)
 8004242:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004246:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	f003 0308 	and.w	r3, r3, #8
 8004250:	2b00      	cmp	r3, #0
 8004252:	d005      	beq.n	8004260 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004254:	4b53      	ldr	r3, [pc, #332]	; (80043a4 <HAL_RCC_ClockConfig+0x1bc>)
 8004256:	689b      	ldr	r3, [r3, #8]
 8004258:	4a52      	ldr	r2, [pc, #328]	; (80043a4 <HAL_RCC_ClockConfig+0x1bc>)
 800425a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800425e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004260:	4b50      	ldr	r3, [pc, #320]	; (80043a4 <HAL_RCC_ClockConfig+0x1bc>)
 8004262:	689b      	ldr	r3, [r3, #8]
 8004264:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	689b      	ldr	r3, [r3, #8]
 800426c:	494d      	ldr	r1, [pc, #308]	; (80043a4 <HAL_RCC_ClockConfig+0x1bc>)
 800426e:	4313      	orrs	r3, r2
 8004270:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	f003 0301 	and.w	r3, r3, #1
 800427a:	2b00      	cmp	r3, #0
 800427c:	d044      	beq.n	8004308 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	685b      	ldr	r3, [r3, #4]
 8004282:	2b01      	cmp	r3, #1
 8004284:	d107      	bne.n	8004296 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004286:	4b47      	ldr	r3, [pc, #284]	; (80043a4 <HAL_RCC_ClockConfig+0x1bc>)
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800428e:	2b00      	cmp	r3, #0
 8004290:	d119      	bne.n	80042c6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004292:	2301      	movs	r3, #1
 8004294:	e07f      	b.n	8004396 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	685b      	ldr	r3, [r3, #4]
 800429a:	2b02      	cmp	r3, #2
 800429c:	d003      	beq.n	80042a6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80042a2:	2b03      	cmp	r3, #3
 80042a4:	d107      	bne.n	80042b6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80042a6:	4b3f      	ldr	r3, [pc, #252]	; (80043a4 <HAL_RCC_ClockConfig+0x1bc>)
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	d109      	bne.n	80042c6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80042b2:	2301      	movs	r3, #1
 80042b4:	e06f      	b.n	8004396 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80042b6:	4b3b      	ldr	r3, [pc, #236]	; (80043a4 <HAL_RCC_ClockConfig+0x1bc>)
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	f003 0302 	and.w	r3, r3, #2
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d101      	bne.n	80042c6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80042c2:	2301      	movs	r3, #1
 80042c4:	e067      	b.n	8004396 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80042c6:	4b37      	ldr	r3, [pc, #220]	; (80043a4 <HAL_RCC_ClockConfig+0x1bc>)
 80042c8:	689b      	ldr	r3, [r3, #8]
 80042ca:	f023 0203 	bic.w	r2, r3, #3
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	685b      	ldr	r3, [r3, #4]
 80042d2:	4934      	ldr	r1, [pc, #208]	; (80043a4 <HAL_RCC_ClockConfig+0x1bc>)
 80042d4:	4313      	orrs	r3, r2
 80042d6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80042d8:	f7fd ffe2 	bl	80022a0 <HAL_GetTick>
 80042dc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80042de:	e00a      	b.n	80042f6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80042e0:	f7fd ffde 	bl	80022a0 <HAL_GetTick>
 80042e4:	4602      	mov	r2, r0
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	1ad3      	subs	r3, r2, r3
 80042ea:	f241 3288 	movw	r2, #5000	; 0x1388
 80042ee:	4293      	cmp	r3, r2
 80042f0:	d901      	bls.n	80042f6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80042f2:	2303      	movs	r3, #3
 80042f4:	e04f      	b.n	8004396 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80042f6:	4b2b      	ldr	r3, [pc, #172]	; (80043a4 <HAL_RCC_ClockConfig+0x1bc>)
 80042f8:	689b      	ldr	r3, [r3, #8]
 80042fa:	f003 020c 	and.w	r2, r3, #12
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	685b      	ldr	r3, [r3, #4]
 8004302:	009b      	lsls	r3, r3, #2
 8004304:	429a      	cmp	r2, r3
 8004306:	d1eb      	bne.n	80042e0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004308:	4b25      	ldr	r3, [pc, #148]	; (80043a0 <HAL_RCC_ClockConfig+0x1b8>)
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	f003 0307 	and.w	r3, r3, #7
 8004310:	683a      	ldr	r2, [r7, #0]
 8004312:	429a      	cmp	r2, r3
 8004314:	d20c      	bcs.n	8004330 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004316:	4b22      	ldr	r3, [pc, #136]	; (80043a0 <HAL_RCC_ClockConfig+0x1b8>)
 8004318:	683a      	ldr	r2, [r7, #0]
 800431a:	b2d2      	uxtb	r2, r2
 800431c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800431e:	4b20      	ldr	r3, [pc, #128]	; (80043a0 <HAL_RCC_ClockConfig+0x1b8>)
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	f003 0307 	and.w	r3, r3, #7
 8004326:	683a      	ldr	r2, [r7, #0]
 8004328:	429a      	cmp	r2, r3
 800432a:	d001      	beq.n	8004330 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800432c:	2301      	movs	r3, #1
 800432e:	e032      	b.n	8004396 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	f003 0304 	and.w	r3, r3, #4
 8004338:	2b00      	cmp	r3, #0
 800433a:	d008      	beq.n	800434e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800433c:	4b19      	ldr	r3, [pc, #100]	; (80043a4 <HAL_RCC_ClockConfig+0x1bc>)
 800433e:	689b      	ldr	r3, [r3, #8]
 8004340:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	68db      	ldr	r3, [r3, #12]
 8004348:	4916      	ldr	r1, [pc, #88]	; (80043a4 <HAL_RCC_ClockConfig+0x1bc>)
 800434a:	4313      	orrs	r3, r2
 800434c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	f003 0308 	and.w	r3, r3, #8
 8004356:	2b00      	cmp	r3, #0
 8004358:	d009      	beq.n	800436e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800435a:	4b12      	ldr	r3, [pc, #72]	; (80043a4 <HAL_RCC_ClockConfig+0x1bc>)
 800435c:	689b      	ldr	r3, [r3, #8]
 800435e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	691b      	ldr	r3, [r3, #16]
 8004366:	00db      	lsls	r3, r3, #3
 8004368:	490e      	ldr	r1, [pc, #56]	; (80043a4 <HAL_RCC_ClockConfig+0x1bc>)
 800436a:	4313      	orrs	r3, r2
 800436c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800436e:	f000 f821 	bl	80043b4 <HAL_RCC_GetSysClockFreq>
 8004372:	4602      	mov	r2, r0
 8004374:	4b0b      	ldr	r3, [pc, #44]	; (80043a4 <HAL_RCC_ClockConfig+0x1bc>)
 8004376:	689b      	ldr	r3, [r3, #8]
 8004378:	091b      	lsrs	r3, r3, #4
 800437a:	f003 030f 	and.w	r3, r3, #15
 800437e:	490a      	ldr	r1, [pc, #40]	; (80043a8 <HAL_RCC_ClockConfig+0x1c0>)
 8004380:	5ccb      	ldrb	r3, [r1, r3]
 8004382:	fa22 f303 	lsr.w	r3, r2, r3
 8004386:	4a09      	ldr	r2, [pc, #36]	; (80043ac <HAL_RCC_ClockConfig+0x1c4>)
 8004388:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800438a:	4b09      	ldr	r3, [pc, #36]	; (80043b0 <HAL_RCC_ClockConfig+0x1c8>)
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	4618      	mov	r0, r3
 8004390:	f7fd fb36 	bl	8001a00 <HAL_InitTick>

  return HAL_OK;
 8004394:	2300      	movs	r3, #0
}
 8004396:	4618      	mov	r0, r3
 8004398:	3710      	adds	r7, #16
 800439a:	46bd      	mov	sp, r7
 800439c:	bd80      	pop	{r7, pc}
 800439e:	bf00      	nop
 80043a0:	40023c00 	.word	0x40023c00
 80043a4:	40023800 	.word	0x40023800
 80043a8:	0800a390 	.word	0x0800a390
 80043ac:	20000148 	.word	0x20000148
 80043b0:	2000014c 	.word	0x2000014c

080043b4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80043b4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80043b8:	b090      	sub	sp, #64	; 0x40
 80043ba:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80043bc:	2300      	movs	r3, #0
 80043be:	637b      	str	r3, [r7, #52]	; 0x34
 80043c0:	2300      	movs	r3, #0
 80043c2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80043c4:	2300      	movs	r3, #0
 80043c6:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 80043c8:	2300      	movs	r3, #0
 80043ca:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80043cc:	4b59      	ldr	r3, [pc, #356]	; (8004534 <HAL_RCC_GetSysClockFreq+0x180>)
 80043ce:	689b      	ldr	r3, [r3, #8]
 80043d0:	f003 030c 	and.w	r3, r3, #12
 80043d4:	2b08      	cmp	r3, #8
 80043d6:	d00d      	beq.n	80043f4 <HAL_RCC_GetSysClockFreq+0x40>
 80043d8:	2b08      	cmp	r3, #8
 80043da:	f200 80a1 	bhi.w	8004520 <HAL_RCC_GetSysClockFreq+0x16c>
 80043de:	2b00      	cmp	r3, #0
 80043e0:	d002      	beq.n	80043e8 <HAL_RCC_GetSysClockFreq+0x34>
 80043e2:	2b04      	cmp	r3, #4
 80043e4:	d003      	beq.n	80043ee <HAL_RCC_GetSysClockFreq+0x3a>
 80043e6:	e09b      	b.n	8004520 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80043e8:	4b53      	ldr	r3, [pc, #332]	; (8004538 <HAL_RCC_GetSysClockFreq+0x184>)
 80043ea:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 80043ec:	e09b      	b.n	8004526 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80043ee:	4b53      	ldr	r3, [pc, #332]	; (800453c <HAL_RCC_GetSysClockFreq+0x188>)
 80043f0:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80043f2:	e098      	b.n	8004526 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80043f4:	4b4f      	ldr	r3, [pc, #316]	; (8004534 <HAL_RCC_GetSysClockFreq+0x180>)
 80043f6:	685b      	ldr	r3, [r3, #4]
 80043f8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80043fc:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80043fe:	4b4d      	ldr	r3, [pc, #308]	; (8004534 <HAL_RCC_GetSysClockFreq+0x180>)
 8004400:	685b      	ldr	r3, [r3, #4]
 8004402:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004406:	2b00      	cmp	r3, #0
 8004408:	d028      	beq.n	800445c <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800440a:	4b4a      	ldr	r3, [pc, #296]	; (8004534 <HAL_RCC_GetSysClockFreq+0x180>)
 800440c:	685b      	ldr	r3, [r3, #4]
 800440e:	099b      	lsrs	r3, r3, #6
 8004410:	2200      	movs	r2, #0
 8004412:	623b      	str	r3, [r7, #32]
 8004414:	627a      	str	r2, [r7, #36]	; 0x24
 8004416:	6a3b      	ldr	r3, [r7, #32]
 8004418:	f3c3 0008 	ubfx	r0, r3, #0, #9
 800441c:	2100      	movs	r1, #0
 800441e:	4b47      	ldr	r3, [pc, #284]	; (800453c <HAL_RCC_GetSysClockFreq+0x188>)
 8004420:	fb03 f201 	mul.w	r2, r3, r1
 8004424:	2300      	movs	r3, #0
 8004426:	fb00 f303 	mul.w	r3, r0, r3
 800442a:	4413      	add	r3, r2
 800442c:	4a43      	ldr	r2, [pc, #268]	; (800453c <HAL_RCC_GetSysClockFreq+0x188>)
 800442e:	fba0 1202 	umull	r1, r2, r0, r2
 8004432:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004434:	460a      	mov	r2, r1
 8004436:	62ba      	str	r2, [r7, #40]	; 0x28
 8004438:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800443a:	4413      	add	r3, r2
 800443c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800443e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004440:	2200      	movs	r2, #0
 8004442:	61bb      	str	r3, [r7, #24]
 8004444:	61fa      	str	r2, [r7, #28]
 8004446:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800444a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800444e:	f7fb febf 	bl	80001d0 <__aeabi_uldivmod>
 8004452:	4602      	mov	r2, r0
 8004454:	460b      	mov	r3, r1
 8004456:	4613      	mov	r3, r2
 8004458:	63fb      	str	r3, [r7, #60]	; 0x3c
 800445a:	e053      	b.n	8004504 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800445c:	4b35      	ldr	r3, [pc, #212]	; (8004534 <HAL_RCC_GetSysClockFreq+0x180>)
 800445e:	685b      	ldr	r3, [r3, #4]
 8004460:	099b      	lsrs	r3, r3, #6
 8004462:	2200      	movs	r2, #0
 8004464:	613b      	str	r3, [r7, #16]
 8004466:	617a      	str	r2, [r7, #20]
 8004468:	693b      	ldr	r3, [r7, #16]
 800446a:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800446e:	f04f 0b00 	mov.w	fp, #0
 8004472:	4652      	mov	r2, sl
 8004474:	465b      	mov	r3, fp
 8004476:	f04f 0000 	mov.w	r0, #0
 800447a:	f04f 0100 	mov.w	r1, #0
 800447e:	0159      	lsls	r1, r3, #5
 8004480:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004484:	0150      	lsls	r0, r2, #5
 8004486:	4602      	mov	r2, r0
 8004488:	460b      	mov	r3, r1
 800448a:	ebb2 080a 	subs.w	r8, r2, sl
 800448e:	eb63 090b 	sbc.w	r9, r3, fp
 8004492:	f04f 0200 	mov.w	r2, #0
 8004496:	f04f 0300 	mov.w	r3, #0
 800449a:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800449e:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80044a2:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80044a6:	ebb2 0408 	subs.w	r4, r2, r8
 80044aa:	eb63 0509 	sbc.w	r5, r3, r9
 80044ae:	f04f 0200 	mov.w	r2, #0
 80044b2:	f04f 0300 	mov.w	r3, #0
 80044b6:	00eb      	lsls	r3, r5, #3
 80044b8:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80044bc:	00e2      	lsls	r2, r4, #3
 80044be:	4614      	mov	r4, r2
 80044c0:	461d      	mov	r5, r3
 80044c2:	eb14 030a 	adds.w	r3, r4, sl
 80044c6:	603b      	str	r3, [r7, #0]
 80044c8:	eb45 030b 	adc.w	r3, r5, fp
 80044cc:	607b      	str	r3, [r7, #4]
 80044ce:	f04f 0200 	mov.w	r2, #0
 80044d2:	f04f 0300 	mov.w	r3, #0
 80044d6:	e9d7 4500 	ldrd	r4, r5, [r7]
 80044da:	4629      	mov	r1, r5
 80044dc:	028b      	lsls	r3, r1, #10
 80044de:	4621      	mov	r1, r4
 80044e0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80044e4:	4621      	mov	r1, r4
 80044e6:	028a      	lsls	r2, r1, #10
 80044e8:	4610      	mov	r0, r2
 80044ea:	4619      	mov	r1, r3
 80044ec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80044ee:	2200      	movs	r2, #0
 80044f0:	60bb      	str	r3, [r7, #8]
 80044f2:	60fa      	str	r2, [r7, #12]
 80044f4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80044f8:	f7fb fe6a 	bl	80001d0 <__aeabi_uldivmod>
 80044fc:	4602      	mov	r2, r0
 80044fe:	460b      	mov	r3, r1
 8004500:	4613      	mov	r3, r2
 8004502:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004504:	4b0b      	ldr	r3, [pc, #44]	; (8004534 <HAL_RCC_GetSysClockFreq+0x180>)
 8004506:	685b      	ldr	r3, [r3, #4]
 8004508:	0c1b      	lsrs	r3, r3, #16
 800450a:	f003 0303 	and.w	r3, r3, #3
 800450e:	3301      	adds	r3, #1
 8004510:	005b      	lsls	r3, r3, #1
 8004512:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8004514:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004516:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004518:	fbb2 f3f3 	udiv	r3, r2, r3
 800451c:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800451e:	e002      	b.n	8004526 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004520:	4b05      	ldr	r3, [pc, #20]	; (8004538 <HAL_RCC_GetSysClockFreq+0x184>)
 8004522:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8004524:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004526:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8004528:	4618      	mov	r0, r3
 800452a:	3740      	adds	r7, #64	; 0x40
 800452c:	46bd      	mov	sp, r7
 800452e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004532:	bf00      	nop
 8004534:	40023800 	.word	0x40023800
 8004538:	00f42400 	.word	0x00f42400
 800453c:	00b71b00 	.word	0x00b71b00

08004540 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004540:	b480      	push	{r7}
 8004542:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004544:	4b03      	ldr	r3, [pc, #12]	; (8004554 <HAL_RCC_GetHCLKFreq+0x14>)
 8004546:	681b      	ldr	r3, [r3, #0]
}
 8004548:	4618      	mov	r0, r3
 800454a:	46bd      	mov	sp, r7
 800454c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004550:	4770      	bx	lr
 8004552:	bf00      	nop
 8004554:	20000148 	.word	0x20000148

08004558 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004558:	b580      	push	{r7, lr}
 800455a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800455c:	f7ff fff0 	bl	8004540 <HAL_RCC_GetHCLKFreq>
 8004560:	4602      	mov	r2, r0
 8004562:	4b05      	ldr	r3, [pc, #20]	; (8004578 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004564:	689b      	ldr	r3, [r3, #8]
 8004566:	0a9b      	lsrs	r3, r3, #10
 8004568:	f003 0307 	and.w	r3, r3, #7
 800456c:	4903      	ldr	r1, [pc, #12]	; (800457c <HAL_RCC_GetPCLK1Freq+0x24>)
 800456e:	5ccb      	ldrb	r3, [r1, r3]
 8004570:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004574:	4618      	mov	r0, r3
 8004576:	bd80      	pop	{r7, pc}
 8004578:	40023800 	.word	0x40023800
 800457c:	0800a3a0 	.word	0x0800a3a0

08004580 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004580:	b580      	push	{r7, lr}
 8004582:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8004584:	f7ff ffdc 	bl	8004540 <HAL_RCC_GetHCLKFreq>
 8004588:	4602      	mov	r2, r0
 800458a:	4b05      	ldr	r3, [pc, #20]	; (80045a0 <HAL_RCC_GetPCLK2Freq+0x20>)
 800458c:	689b      	ldr	r3, [r3, #8]
 800458e:	0b5b      	lsrs	r3, r3, #13
 8004590:	f003 0307 	and.w	r3, r3, #7
 8004594:	4903      	ldr	r1, [pc, #12]	; (80045a4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004596:	5ccb      	ldrb	r3, [r1, r3]
 8004598:	fa22 f303 	lsr.w	r3, r2, r3
}
 800459c:	4618      	mov	r0, r3
 800459e:	bd80      	pop	{r7, pc}
 80045a0:	40023800 	.word	0x40023800
 80045a4:	0800a3a0 	.word	0x0800a3a0

080045a8 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80045a8:	b480      	push	{r7}
 80045aa:	b083      	sub	sp, #12
 80045ac:	af00      	add	r7, sp, #0
 80045ae:	6078      	str	r0, [r7, #4]
 80045b0:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	220f      	movs	r2, #15
 80045b6:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80045b8:	4b12      	ldr	r3, [pc, #72]	; (8004604 <HAL_RCC_GetClockConfig+0x5c>)
 80045ba:	689b      	ldr	r3, [r3, #8]
 80045bc:	f003 0203 	and.w	r2, r3, #3
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80045c4:	4b0f      	ldr	r3, [pc, #60]	; (8004604 <HAL_RCC_GetClockConfig+0x5c>)
 80045c6:	689b      	ldr	r3, [r3, #8]
 80045c8:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80045d0:	4b0c      	ldr	r3, [pc, #48]	; (8004604 <HAL_RCC_GetClockConfig+0x5c>)
 80045d2:	689b      	ldr	r3, [r3, #8]
 80045d4:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 80045dc:	4b09      	ldr	r3, [pc, #36]	; (8004604 <HAL_RCC_GetClockConfig+0x5c>)
 80045de:	689b      	ldr	r3, [r3, #8]
 80045e0:	08db      	lsrs	r3, r3, #3
 80045e2:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80045ea:	4b07      	ldr	r3, [pc, #28]	; (8004608 <HAL_RCC_GetClockConfig+0x60>)
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	f003 0207 	and.w	r2, r3, #7
 80045f2:	683b      	ldr	r3, [r7, #0]
 80045f4:	601a      	str	r2, [r3, #0]
}
 80045f6:	bf00      	nop
 80045f8:	370c      	adds	r7, #12
 80045fa:	46bd      	mov	sp, r7
 80045fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004600:	4770      	bx	lr
 8004602:	bf00      	nop
 8004604:	40023800 	.word	0x40023800
 8004608:	40023c00 	.word	0x40023c00

0800460c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800460c:	b580      	push	{r7, lr}
 800460e:	b082      	sub	sp, #8
 8004610:	af00      	add	r7, sp, #0
 8004612:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	2b00      	cmp	r3, #0
 8004618:	d101      	bne.n	800461e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800461a:	2301      	movs	r3, #1
 800461c:	e07b      	b.n	8004716 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004622:	2b00      	cmp	r3, #0
 8004624:	d108      	bne.n	8004638 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	685b      	ldr	r3, [r3, #4]
 800462a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800462e:	d009      	beq.n	8004644 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	2200      	movs	r2, #0
 8004634:	61da      	str	r2, [r3, #28]
 8004636:	e005      	b.n	8004644 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	2200      	movs	r2, #0
 800463c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	2200      	movs	r2, #0
 8004642:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	2200      	movs	r2, #0
 8004648:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004650:	b2db      	uxtb	r3, r3
 8004652:	2b00      	cmp	r3, #0
 8004654:	d106      	bne.n	8004664 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	2200      	movs	r2, #0
 800465a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800465e:	6878      	ldr	r0, [r7, #4]
 8004660:	f7fd f93a 	bl	80018d8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	2202      	movs	r2, #2
 8004668:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	681a      	ldr	r2, [r3, #0]
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800467a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	685b      	ldr	r3, [r3, #4]
 8004680:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	689b      	ldr	r3, [r3, #8]
 8004688:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800468c:	431a      	orrs	r2, r3
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	68db      	ldr	r3, [r3, #12]
 8004692:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004696:	431a      	orrs	r2, r3
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	691b      	ldr	r3, [r3, #16]
 800469c:	f003 0302 	and.w	r3, r3, #2
 80046a0:	431a      	orrs	r2, r3
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	695b      	ldr	r3, [r3, #20]
 80046a6:	f003 0301 	and.w	r3, r3, #1
 80046aa:	431a      	orrs	r2, r3
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	699b      	ldr	r3, [r3, #24]
 80046b0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80046b4:	431a      	orrs	r2, r3
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	69db      	ldr	r3, [r3, #28]
 80046ba:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80046be:	431a      	orrs	r2, r3
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	6a1b      	ldr	r3, [r3, #32]
 80046c4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80046c8:	ea42 0103 	orr.w	r1, r2, r3
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80046d0:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	430a      	orrs	r2, r1
 80046da:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	699b      	ldr	r3, [r3, #24]
 80046e0:	0c1b      	lsrs	r3, r3, #16
 80046e2:	f003 0104 	and.w	r1, r3, #4
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046ea:	f003 0210 	and.w	r2, r3, #16
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	430a      	orrs	r2, r1
 80046f4:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	69da      	ldr	r2, [r3, #28]
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004704:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	2200      	movs	r2, #0
 800470a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	2201      	movs	r2, #1
 8004710:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8004714:	2300      	movs	r3, #0
}
 8004716:	4618      	mov	r0, r3
 8004718:	3708      	adds	r7, #8
 800471a:	46bd      	mov	sp, r7
 800471c:	bd80      	pop	{r7, pc}

0800471e <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800471e:	b580      	push	{r7, lr}
 8004720:	b088      	sub	sp, #32
 8004722:	af00      	add	r7, sp, #0
 8004724:	60f8      	str	r0, [r7, #12]
 8004726:	60b9      	str	r1, [r7, #8]
 8004728:	603b      	str	r3, [r7, #0]
 800472a:	4613      	mov	r3, r2
 800472c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800472e:	2300      	movs	r3, #0
 8004730:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004738:	2b01      	cmp	r3, #1
 800473a:	d101      	bne.n	8004740 <HAL_SPI_Transmit+0x22>
 800473c:	2302      	movs	r3, #2
 800473e:	e126      	b.n	800498e <HAL_SPI_Transmit+0x270>
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	2201      	movs	r2, #1
 8004744:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004748:	f7fd fdaa 	bl	80022a0 <HAL_GetTick>
 800474c:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800474e:	88fb      	ldrh	r3, [r7, #6]
 8004750:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004758:	b2db      	uxtb	r3, r3
 800475a:	2b01      	cmp	r3, #1
 800475c:	d002      	beq.n	8004764 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800475e:	2302      	movs	r3, #2
 8004760:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004762:	e10b      	b.n	800497c <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8004764:	68bb      	ldr	r3, [r7, #8]
 8004766:	2b00      	cmp	r3, #0
 8004768:	d002      	beq.n	8004770 <HAL_SPI_Transmit+0x52>
 800476a:	88fb      	ldrh	r3, [r7, #6]
 800476c:	2b00      	cmp	r3, #0
 800476e:	d102      	bne.n	8004776 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8004770:	2301      	movs	r3, #1
 8004772:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004774:	e102      	b.n	800497c <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	2203      	movs	r2, #3
 800477a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	2200      	movs	r2, #0
 8004782:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	68ba      	ldr	r2, [r7, #8]
 8004788:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	88fa      	ldrh	r2, [r7, #6]
 800478e:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	88fa      	ldrh	r2, [r7, #6]
 8004794:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	2200      	movs	r2, #0
 800479a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	2200      	movs	r2, #0
 80047a0:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	2200      	movs	r2, #0
 80047a6:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	2200      	movs	r2, #0
 80047ac:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	2200      	movs	r2, #0
 80047b2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	689b      	ldr	r3, [r3, #8]
 80047b8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80047bc:	d10f      	bne.n	80047de <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	681a      	ldr	r2, [r3, #0]
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80047cc:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80047ce:	68fb      	ldr	r3, [r7, #12]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	681a      	ldr	r2, [r3, #0]
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80047dc:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80047e8:	2b40      	cmp	r3, #64	; 0x40
 80047ea:	d007      	beq.n	80047fc <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	681a      	ldr	r2, [r3, #0]
 80047f2:	68fb      	ldr	r3, [r7, #12]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80047fa:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	68db      	ldr	r3, [r3, #12]
 8004800:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004804:	d14b      	bne.n	800489e <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	685b      	ldr	r3, [r3, #4]
 800480a:	2b00      	cmp	r3, #0
 800480c:	d002      	beq.n	8004814 <HAL_SPI_Transmit+0xf6>
 800480e:	8afb      	ldrh	r3, [r7, #22]
 8004810:	2b01      	cmp	r3, #1
 8004812:	d13e      	bne.n	8004892 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004818:	881a      	ldrh	r2, [r3, #0]
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004824:	1c9a      	adds	r2, r3, #2
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800482a:	68fb      	ldr	r3, [r7, #12]
 800482c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800482e:	b29b      	uxth	r3, r3
 8004830:	3b01      	subs	r3, #1
 8004832:	b29a      	uxth	r2, r3
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004838:	e02b      	b.n	8004892 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	689b      	ldr	r3, [r3, #8]
 8004840:	f003 0302 	and.w	r3, r3, #2
 8004844:	2b02      	cmp	r3, #2
 8004846:	d112      	bne.n	800486e <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800484c:	881a      	ldrh	r2, [r3, #0]
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004858:	1c9a      	adds	r2, r3, #2
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004862:	b29b      	uxth	r3, r3
 8004864:	3b01      	subs	r3, #1
 8004866:	b29a      	uxth	r2, r3
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	86da      	strh	r2, [r3, #54]	; 0x36
 800486c:	e011      	b.n	8004892 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800486e:	f7fd fd17 	bl	80022a0 <HAL_GetTick>
 8004872:	4602      	mov	r2, r0
 8004874:	69bb      	ldr	r3, [r7, #24]
 8004876:	1ad3      	subs	r3, r2, r3
 8004878:	683a      	ldr	r2, [r7, #0]
 800487a:	429a      	cmp	r2, r3
 800487c:	d803      	bhi.n	8004886 <HAL_SPI_Transmit+0x168>
 800487e:	683b      	ldr	r3, [r7, #0]
 8004880:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004884:	d102      	bne.n	800488c <HAL_SPI_Transmit+0x16e>
 8004886:	683b      	ldr	r3, [r7, #0]
 8004888:	2b00      	cmp	r3, #0
 800488a:	d102      	bne.n	8004892 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 800488c:	2303      	movs	r3, #3
 800488e:	77fb      	strb	r3, [r7, #31]
          goto error;
 8004890:	e074      	b.n	800497c <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8004892:	68fb      	ldr	r3, [r7, #12]
 8004894:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004896:	b29b      	uxth	r3, r3
 8004898:	2b00      	cmp	r3, #0
 800489a:	d1ce      	bne.n	800483a <HAL_SPI_Transmit+0x11c>
 800489c:	e04c      	b.n	8004938 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800489e:	68fb      	ldr	r3, [r7, #12]
 80048a0:	685b      	ldr	r3, [r3, #4]
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	d002      	beq.n	80048ac <HAL_SPI_Transmit+0x18e>
 80048a6:	8afb      	ldrh	r3, [r7, #22]
 80048a8:	2b01      	cmp	r3, #1
 80048aa:	d140      	bne.n	800492e <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	330c      	adds	r3, #12
 80048b6:	7812      	ldrb	r2, [r2, #0]
 80048b8:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048be:	1c5a      	adds	r2, r3, #1
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80048c8:	b29b      	uxth	r3, r3
 80048ca:	3b01      	subs	r3, #1
 80048cc:	b29a      	uxth	r2, r3
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 80048d2:	e02c      	b.n	800492e <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	689b      	ldr	r3, [r3, #8]
 80048da:	f003 0302 	and.w	r3, r3, #2
 80048de:	2b02      	cmp	r3, #2
 80048e0:	d113      	bne.n	800490a <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	330c      	adds	r3, #12
 80048ec:	7812      	ldrb	r2, [r2, #0]
 80048ee:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048f4:	1c5a      	adds	r2, r3, #1
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80048fa:	68fb      	ldr	r3, [r7, #12]
 80048fc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80048fe:	b29b      	uxth	r3, r3
 8004900:	3b01      	subs	r3, #1
 8004902:	b29a      	uxth	r2, r3
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	86da      	strh	r2, [r3, #54]	; 0x36
 8004908:	e011      	b.n	800492e <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800490a:	f7fd fcc9 	bl	80022a0 <HAL_GetTick>
 800490e:	4602      	mov	r2, r0
 8004910:	69bb      	ldr	r3, [r7, #24]
 8004912:	1ad3      	subs	r3, r2, r3
 8004914:	683a      	ldr	r2, [r7, #0]
 8004916:	429a      	cmp	r2, r3
 8004918:	d803      	bhi.n	8004922 <HAL_SPI_Transmit+0x204>
 800491a:	683b      	ldr	r3, [r7, #0]
 800491c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004920:	d102      	bne.n	8004928 <HAL_SPI_Transmit+0x20a>
 8004922:	683b      	ldr	r3, [r7, #0]
 8004924:	2b00      	cmp	r3, #0
 8004926:	d102      	bne.n	800492e <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8004928:	2303      	movs	r3, #3
 800492a:	77fb      	strb	r3, [r7, #31]
          goto error;
 800492c:	e026      	b.n	800497c <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004932:	b29b      	uxth	r3, r3
 8004934:	2b00      	cmp	r3, #0
 8004936:	d1cd      	bne.n	80048d4 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004938:	69ba      	ldr	r2, [r7, #24]
 800493a:	6839      	ldr	r1, [r7, #0]
 800493c:	68f8      	ldr	r0, [r7, #12]
 800493e:	f000 fbd9 	bl	80050f4 <SPI_EndRxTxTransaction>
 8004942:	4603      	mov	r3, r0
 8004944:	2b00      	cmp	r3, #0
 8004946:	d002      	beq.n	800494e <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	2220      	movs	r2, #32
 800494c:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800494e:	68fb      	ldr	r3, [r7, #12]
 8004950:	689b      	ldr	r3, [r3, #8]
 8004952:	2b00      	cmp	r3, #0
 8004954:	d10a      	bne.n	800496c <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004956:	2300      	movs	r3, #0
 8004958:	613b      	str	r3, [r7, #16]
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	68db      	ldr	r3, [r3, #12]
 8004960:	613b      	str	r3, [r7, #16]
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	689b      	ldr	r3, [r3, #8]
 8004968:	613b      	str	r3, [r7, #16]
 800496a:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004970:	2b00      	cmp	r3, #0
 8004972:	d002      	beq.n	800497a <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8004974:	2301      	movs	r3, #1
 8004976:	77fb      	strb	r3, [r7, #31]
 8004978:	e000      	b.n	800497c <HAL_SPI_Transmit+0x25e>
  }

error:
 800497a:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	2201      	movs	r2, #1
 8004980:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	2200      	movs	r2, #0
 8004988:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800498c:	7ffb      	ldrb	r3, [r7, #31]
}
 800498e:	4618      	mov	r0, r3
 8004990:	3720      	adds	r7, #32
 8004992:	46bd      	mov	sp, r7
 8004994:	bd80      	pop	{r7, pc}

08004996 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004996:	b580      	push	{r7, lr}
 8004998:	b088      	sub	sp, #32
 800499a:	af02      	add	r7, sp, #8
 800499c:	60f8      	str	r0, [r7, #12]
 800499e:	60b9      	str	r1, [r7, #8]
 80049a0:	603b      	str	r3, [r7, #0]
 80049a2:	4613      	mov	r3, r2
 80049a4:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80049a6:	2300      	movs	r3, #0
 80049a8:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	685b      	ldr	r3, [r3, #4]
 80049ae:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80049b2:	d112      	bne.n	80049da <HAL_SPI_Receive+0x44>
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	689b      	ldr	r3, [r3, #8]
 80049b8:	2b00      	cmp	r3, #0
 80049ba:	d10e      	bne.n	80049da <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	2204      	movs	r2, #4
 80049c0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80049c4:	88fa      	ldrh	r2, [r7, #6]
 80049c6:	683b      	ldr	r3, [r7, #0]
 80049c8:	9300      	str	r3, [sp, #0]
 80049ca:	4613      	mov	r3, r2
 80049cc:	68ba      	ldr	r2, [r7, #8]
 80049ce:	68b9      	ldr	r1, [r7, #8]
 80049d0:	68f8      	ldr	r0, [r7, #12]
 80049d2:	f000 f8f1 	bl	8004bb8 <HAL_SPI_TransmitReceive>
 80049d6:	4603      	mov	r3, r0
 80049d8:	e0ea      	b.n	8004bb0 <HAL_SPI_Receive+0x21a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80049e0:	2b01      	cmp	r3, #1
 80049e2:	d101      	bne.n	80049e8 <HAL_SPI_Receive+0x52>
 80049e4:	2302      	movs	r3, #2
 80049e6:	e0e3      	b.n	8004bb0 <HAL_SPI_Receive+0x21a>
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	2201      	movs	r2, #1
 80049ec:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80049f0:	f7fd fc56 	bl	80022a0 <HAL_GetTick>
 80049f4:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80049fc:	b2db      	uxtb	r3, r3
 80049fe:	2b01      	cmp	r3, #1
 8004a00:	d002      	beq.n	8004a08 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8004a02:	2302      	movs	r3, #2
 8004a04:	75fb      	strb	r3, [r7, #23]
    goto error;
 8004a06:	e0ca      	b.n	8004b9e <HAL_SPI_Receive+0x208>
  }

  if ((pData == NULL) || (Size == 0U))
 8004a08:	68bb      	ldr	r3, [r7, #8]
 8004a0a:	2b00      	cmp	r3, #0
 8004a0c:	d002      	beq.n	8004a14 <HAL_SPI_Receive+0x7e>
 8004a0e:	88fb      	ldrh	r3, [r7, #6]
 8004a10:	2b00      	cmp	r3, #0
 8004a12:	d102      	bne.n	8004a1a <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8004a14:	2301      	movs	r3, #1
 8004a16:	75fb      	strb	r3, [r7, #23]
    goto error;
 8004a18:	e0c1      	b.n	8004b9e <HAL_SPI_Receive+0x208>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	2204      	movs	r2, #4
 8004a1e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	2200      	movs	r2, #0
 8004a26:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	68ba      	ldr	r2, [r7, #8]
 8004a2c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	88fa      	ldrh	r2, [r7, #6]
 8004a32:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	88fa      	ldrh	r2, [r7, #6]
 8004a38:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	2200      	movs	r2, #0
 8004a3e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	2200      	movs	r2, #0
 8004a44:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	2200      	movs	r2, #0
 8004a4a:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8004a4c:	68fb      	ldr	r3, [r7, #12]
 8004a4e:	2200      	movs	r2, #0
 8004a50:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	2200      	movs	r2, #0
 8004a56:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	689b      	ldr	r3, [r3, #8]
 8004a5c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004a60:	d10f      	bne.n	8004a82 <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004a62:	68fb      	ldr	r3, [r7, #12]
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	681a      	ldr	r2, [r3, #0]
 8004a68:	68fb      	ldr	r3, [r7, #12]
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004a70:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8004a72:	68fb      	ldr	r3, [r7, #12]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	681a      	ldr	r2, [r3, #0]
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8004a80:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004a8c:	2b40      	cmp	r3, #64	; 0x40
 8004a8e:	d007      	beq.n	8004aa0 <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	681a      	ldr	r2, [r3, #0]
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004a9e:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	68db      	ldr	r3, [r3, #12]
 8004aa4:	2b00      	cmp	r3, #0
 8004aa6:	d162      	bne.n	8004b6e <HAL_SPI_Receive+0x1d8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8004aa8:	e02e      	b.n	8004b08 <HAL_SPI_Receive+0x172>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004aaa:	68fb      	ldr	r3, [r7, #12]
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	689b      	ldr	r3, [r3, #8]
 8004ab0:	f003 0301 	and.w	r3, r3, #1
 8004ab4:	2b01      	cmp	r3, #1
 8004ab6:	d115      	bne.n	8004ae4 <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	f103 020c 	add.w	r2, r3, #12
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ac4:	7812      	ldrb	r2, [r2, #0]
 8004ac6:	b2d2      	uxtb	r2, r2
 8004ac8:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8004aca:	68fb      	ldr	r3, [r7, #12]
 8004acc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ace:	1c5a      	adds	r2, r3, #1
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004ad8:	b29b      	uxth	r3, r3
 8004ada:	3b01      	subs	r3, #1
 8004adc:	b29a      	uxth	r2, r3
 8004ade:	68fb      	ldr	r3, [r7, #12]
 8004ae0:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004ae2:	e011      	b.n	8004b08 <HAL_SPI_Receive+0x172>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004ae4:	f7fd fbdc 	bl	80022a0 <HAL_GetTick>
 8004ae8:	4602      	mov	r2, r0
 8004aea:	693b      	ldr	r3, [r7, #16]
 8004aec:	1ad3      	subs	r3, r2, r3
 8004aee:	683a      	ldr	r2, [r7, #0]
 8004af0:	429a      	cmp	r2, r3
 8004af2:	d803      	bhi.n	8004afc <HAL_SPI_Receive+0x166>
 8004af4:	683b      	ldr	r3, [r7, #0]
 8004af6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004afa:	d102      	bne.n	8004b02 <HAL_SPI_Receive+0x16c>
 8004afc:	683b      	ldr	r3, [r7, #0]
 8004afe:	2b00      	cmp	r3, #0
 8004b00:	d102      	bne.n	8004b08 <HAL_SPI_Receive+0x172>
        {
          errorcode = HAL_TIMEOUT;
 8004b02:	2303      	movs	r3, #3
 8004b04:	75fb      	strb	r3, [r7, #23]
          goto error;
 8004b06:	e04a      	b.n	8004b9e <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004b0c:	b29b      	uxth	r3, r3
 8004b0e:	2b00      	cmp	r3, #0
 8004b10:	d1cb      	bne.n	8004aaa <HAL_SPI_Receive+0x114>
 8004b12:	e031      	b.n	8004b78 <HAL_SPI_Receive+0x1e2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	689b      	ldr	r3, [r3, #8]
 8004b1a:	f003 0301 	and.w	r3, r3, #1
 8004b1e:	2b01      	cmp	r3, #1
 8004b20:	d113      	bne.n	8004b4a <HAL_SPI_Receive+0x1b4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004b22:	68fb      	ldr	r3, [r7, #12]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	68da      	ldr	r2, [r3, #12]
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b2c:	b292      	uxth	r2, r2
 8004b2e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b34:	1c9a      	adds	r2, r3, #2
 8004b36:	68fb      	ldr	r3, [r7, #12]
 8004b38:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004b3e:	b29b      	uxth	r3, r3
 8004b40:	3b01      	subs	r3, #1
 8004b42:	b29a      	uxth	r2, r3
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004b48:	e011      	b.n	8004b6e <HAL_SPI_Receive+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004b4a:	f7fd fba9 	bl	80022a0 <HAL_GetTick>
 8004b4e:	4602      	mov	r2, r0
 8004b50:	693b      	ldr	r3, [r7, #16]
 8004b52:	1ad3      	subs	r3, r2, r3
 8004b54:	683a      	ldr	r2, [r7, #0]
 8004b56:	429a      	cmp	r2, r3
 8004b58:	d803      	bhi.n	8004b62 <HAL_SPI_Receive+0x1cc>
 8004b5a:	683b      	ldr	r3, [r7, #0]
 8004b5c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b60:	d102      	bne.n	8004b68 <HAL_SPI_Receive+0x1d2>
 8004b62:	683b      	ldr	r3, [r7, #0]
 8004b64:	2b00      	cmp	r3, #0
 8004b66:	d102      	bne.n	8004b6e <HAL_SPI_Receive+0x1d8>
        {
          errorcode = HAL_TIMEOUT;
 8004b68:	2303      	movs	r3, #3
 8004b6a:	75fb      	strb	r3, [r7, #23]
          goto error;
 8004b6c:	e017      	b.n	8004b9e <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004b72:	b29b      	uxth	r3, r3
 8004b74:	2b00      	cmp	r3, #0
 8004b76:	d1cd      	bne.n	8004b14 <HAL_SPI_Receive+0x17e>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004b78:	693a      	ldr	r2, [r7, #16]
 8004b7a:	6839      	ldr	r1, [r7, #0]
 8004b7c:	68f8      	ldr	r0, [r7, #12]
 8004b7e:	f000 fa53 	bl	8005028 <SPI_EndRxTransaction>
 8004b82:	4603      	mov	r3, r0
 8004b84:	2b00      	cmp	r3, #0
 8004b86:	d002      	beq.n	8004b8e <HAL_SPI_Receive+0x1f8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	2220      	movs	r2, #32
 8004b8c:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004b92:	2b00      	cmp	r3, #0
 8004b94:	d002      	beq.n	8004b9c <HAL_SPI_Receive+0x206>
  {
    errorcode = HAL_ERROR;
 8004b96:	2301      	movs	r3, #1
 8004b98:	75fb      	strb	r3, [r7, #23]
 8004b9a:	e000      	b.n	8004b9e <HAL_SPI_Receive+0x208>
  }

error :
 8004b9c:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8004b9e:	68fb      	ldr	r3, [r7, #12]
 8004ba0:	2201      	movs	r2, #1
 8004ba2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8004ba6:	68fb      	ldr	r3, [r7, #12]
 8004ba8:	2200      	movs	r2, #0
 8004baa:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8004bae:	7dfb      	ldrb	r3, [r7, #23]
}
 8004bb0:	4618      	mov	r0, r3
 8004bb2:	3718      	adds	r7, #24
 8004bb4:	46bd      	mov	sp, r7
 8004bb6:	bd80      	pop	{r7, pc}

08004bb8 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8004bb8:	b580      	push	{r7, lr}
 8004bba:	b08c      	sub	sp, #48	; 0x30
 8004bbc:	af00      	add	r7, sp, #0
 8004bbe:	60f8      	str	r0, [r7, #12]
 8004bc0:	60b9      	str	r1, [r7, #8]
 8004bc2:	607a      	str	r2, [r7, #4]
 8004bc4:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8004bc6:	2301      	movs	r3, #1
 8004bc8:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8004bca:	2300      	movs	r3, #0
 8004bcc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004bd6:	2b01      	cmp	r3, #1
 8004bd8:	d101      	bne.n	8004bde <HAL_SPI_TransmitReceive+0x26>
 8004bda:	2302      	movs	r3, #2
 8004bdc:	e18a      	b.n	8004ef4 <HAL_SPI_TransmitReceive+0x33c>
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	2201      	movs	r2, #1
 8004be2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004be6:	f7fd fb5b 	bl	80022a0 <HAL_GetTick>
 8004bea:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004bec:	68fb      	ldr	r3, [r7, #12]
 8004bee:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004bf2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	685b      	ldr	r3, [r3, #4]
 8004bfa:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8004bfc:	887b      	ldrh	r3, [r7, #2]
 8004bfe:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8004c00:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004c04:	2b01      	cmp	r3, #1
 8004c06:	d00f      	beq.n	8004c28 <HAL_SPI_TransmitReceive+0x70>
 8004c08:	69fb      	ldr	r3, [r7, #28]
 8004c0a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004c0e:	d107      	bne.n	8004c20 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	689b      	ldr	r3, [r3, #8]
 8004c14:	2b00      	cmp	r3, #0
 8004c16:	d103      	bne.n	8004c20 <HAL_SPI_TransmitReceive+0x68>
 8004c18:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004c1c:	2b04      	cmp	r3, #4
 8004c1e:	d003      	beq.n	8004c28 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8004c20:	2302      	movs	r3, #2
 8004c22:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8004c26:	e15b      	b.n	8004ee0 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8004c28:	68bb      	ldr	r3, [r7, #8]
 8004c2a:	2b00      	cmp	r3, #0
 8004c2c:	d005      	beq.n	8004c3a <HAL_SPI_TransmitReceive+0x82>
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	2b00      	cmp	r3, #0
 8004c32:	d002      	beq.n	8004c3a <HAL_SPI_TransmitReceive+0x82>
 8004c34:	887b      	ldrh	r3, [r7, #2]
 8004c36:	2b00      	cmp	r3, #0
 8004c38:	d103      	bne.n	8004c42 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8004c3a:	2301      	movs	r3, #1
 8004c3c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8004c40:	e14e      	b.n	8004ee0 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004c48:	b2db      	uxtb	r3, r3
 8004c4a:	2b04      	cmp	r3, #4
 8004c4c:	d003      	beq.n	8004c56 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	2205      	movs	r2, #5
 8004c52:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	2200      	movs	r2, #0
 8004c5a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	687a      	ldr	r2, [r7, #4]
 8004c60:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8004c62:	68fb      	ldr	r3, [r7, #12]
 8004c64:	887a      	ldrh	r2, [r7, #2]
 8004c66:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	887a      	ldrh	r2, [r7, #2]
 8004c6c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8004c6e:	68fb      	ldr	r3, [r7, #12]
 8004c70:	68ba      	ldr	r2, [r7, #8]
 8004c72:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	887a      	ldrh	r2, [r7, #2]
 8004c78:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	887a      	ldrh	r2, [r7, #2]
 8004c7e:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	2200      	movs	r2, #0
 8004c84:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8004c86:	68fb      	ldr	r3, [r7, #12]
 8004c88:	2200      	movs	r2, #0
 8004c8a:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004c96:	2b40      	cmp	r3, #64	; 0x40
 8004c98:	d007      	beq.n	8004caa <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004c9a:	68fb      	ldr	r3, [r7, #12]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	681a      	ldr	r2, [r3, #0]
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004ca8:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004caa:	68fb      	ldr	r3, [r7, #12]
 8004cac:	68db      	ldr	r3, [r3, #12]
 8004cae:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004cb2:	d178      	bne.n	8004da6 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	685b      	ldr	r3, [r3, #4]
 8004cb8:	2b00      	cmp	r3, #0
 8004cba:	d002      	beq.n	8004cc2 <HAL_SPI_TransmitReceive+0x10a>
 8004cbc:	8b7b      	ldrh	r3, [r7, #26]
 8004cbe:	2b01      	cmp	r3, #1
 8004cc0:	d166      	bne.n	8004d90 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004cc2:	68fb      	ldr	r3, [r7, #12]
 8004cc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004cc6:	881a      	ldrh	r2, [r3, #0]
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004cce:	68fb      	ldr	r3, [r7, #12]
 8004cd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004cd2:	1c9a      	adds	r2, r3, #2
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004cdc:	b29b      	uxth	r3, r3
 8004cde:	3b01      	subs	r3, #1
 8004ce0:	b29a      	uxth	r2, r3
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004ce6:	e053      	b.n	8004d90 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	689b      	ldr	r3, [r3, #8]
 8004cee:	f003 0302 	and.w	r3, r3, #2
 8004cf2:	2b02      	cmp	r3, #2
 8004cf4:	d11b      	bne.n	8004d2e <HAL_SPI_TransmitReceive+0x176>
 8004cf6:	68fb      	ldr	r3, [r7, #12]
 8004cf8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004cfa:	b29b      	uxth	r3, r3
 8004cfc:	2b00      	cmp	r3, #0
 8004cfe:	d016      	beq.n	8004d2e <HAL_SPI_TransmitReceive+0x176>
 8004d00:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d02:	2b01      	cmp	r3, #1
 8004d04:	d113      	bne.n	8004d2e <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d0a:	881a      	ldrh	r2, [r3, #0]
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d16:	1c9a      	adds	r2, r3, #2
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004d20:	b29b      	uxth	r3, r3
 8004d22:	3b01      	subs	r3, #1
 8004d24:	b29a      	uxth	r2, r3
 8004d26:	68fb      	ldr	r3, [r7, #12]
 8004d28:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004d2a:	2300      	movs	r3, #0
 8004d2c:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	689b      	ldr	r3, [r3, #8]
 8004d34:	f003 0301 	and.w	r3, r3, #1
 8004d38:	2b01      	cmp	r3, #1
 8004d3a:	d119      	bne.n	8004d70 <HAL_SPI_TransmitReceive+0x1b8>
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004d40:	b29b      	uxth	r3, r3
 8004d42:	2b00      	cmp	r3, #0
 8004d44:	d014      	beq.n	8004d70 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	68da      	ldr	r2, [r3, #12]
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d50:	b292      	uxth	r2, r2
 8004d52:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d58:	1c9a      	adds	r2, r3, #2
 8004d5a:	68fb      	ldr	r3, [r7, #12]
 8004d5c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004d62:	b29b      	uxth	r3, r3
 8004d64:	3b01      	subs	r3, #1
 8004d66:	b29a      	uxth	r2, r3
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004d6c:	2301      	movs	r3, #1
 8004d6e:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8004d70:	f7fd fa96 	bl	80022a0 <HAL_GetTick>
 8004d74:	4602      	mov	r2, r0
 8004d76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d78:	1ad3      	subs	r3, r2, r3
 8004d7a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004d7c:	429a      	cmp	r2, r3
 8004d7e:	d807      	bhi.n	8004d90 <HAL_SPI_TransmitReceive+0x1d8>
 8004d80:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004d82:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d86:	d003      	beq.n	8004d90 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8004d88:	2303      	movs	r3, #3
 8004d8a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8004d8e:	e0a7      	b.n	8004ee0 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004d94:	b29b      	uxth	r3, r3
 8004d96:	2b00      	cmp	r3, #0
 8004d98:	d1a6      	bne.n	8004ce8 <HAL_SPI_TransmitReceive+0x130>
 8004d9a:	68fb      	ldr	r3, [r7, #12]
 8004d9c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004d9e:	b29b      	uxth	r3, r3
 8004da0:	2b00      	cmp	r3, #0
 8004da2:	d1a1      	bne.n	8004ce8 <HAL_SPI_TransmitReceive+0x130>
 8004da4:	e07c      	b.n	8004ea0 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	685b      	ldr	r3, [r3, #4]
 8004daa:	2b00      	cmp	r3, #0
 8004dac:	d002      	beq.n	8004db4 <HAL_SPI_TransmitReceive+0x1fc>
 8004dae:	8b7b      	ldrh	r3, [r7, #26]
 8004db0:	2b01      	cmp	r3, #1
 8004db2:	d16b      	bne.n	8004e8c <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	330c      	adds	r3, #12
 8004dbe:	7812      	ldrb	r2, [r2, #0]
 8004dc0:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004dc6:	1c5a      	adds	r2, r3, #1
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004dd0:	b29b      	uxth	r3, r3
 8004dd2:	3b01      	subs	r3, #1
 8004dd4:	b29a      	uxth	r2, r3
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004dda:	e057      	b.n	8004e8c <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	689b      	ldr	r3, [r3, #8]
 8004de2:	f003 0302 	and.w	r3, r3, #2
 8004de6:	2b02      	cmp	r3, #2
 8004de8:	d11c      	bne.n	8004e24 <HAL_SPI_TransmitReceive+0x26c>
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004dee:	b29b      	uxth	r3, r3
 8004df0:	2b00      	cmp	r3, #0
 8004df2:	d017      	beq.n	8004e24 <HAL_SPI_TransmitReceive+0x26c>
 8004df4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004df6:	2b01      	cmp	r3, #1
 8004df8:	d114      	bne.n	8004e24 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8004dfa:	68fb      	ldr	r3, [r7, #12]
 8004dfc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	330c      	adds	r3, #12
 8004e04:	7812      	ldrb	r2, [r2, #0]
 8004e06:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e0c:	1c5a      	adds	r2, r3, #1
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004e16:	b29b      	uxth	r3, r3
 8004e18:	3b01      	subs	r3, #1
 8004e1a:	b29a      	uxth	r2, r3
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004e20:	2300      	movs	r3, #0
 8004e22:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004e24:	68fb      	ldr	r3, [r7, #12]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	689b      	ldr	r3, [r3, #8]
 8004e2a:	f003 0301 	and.w	r3, r3, #1
 8004e2e:	2b01      	cmp	r3, #1
 8004e30:	d119      	bne.n	8004e66 <HAL_SPI_TransmitReceive+0x2ae>
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004e36:	b29b      	uxth	r3, r3
 8004e38:	2b00      	cmp	r3, #0
 8004e3a:	d014      	beq.n	8004e66 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	68da      	ldr	r2, [r3, #12]
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e46:	b2d2      	uxtb	r2, r2
 8004e48:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e4e:	1c5a      	adds	r2, r3, #1
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004e58:	b29b      	uxth	r3, r3
 8004e5a:	3b01      	subs	r3, #1
 8004e5c:	b29a      	uxth	r2, r3
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004e62:	2301      	movs	r3, #1
 8004e64:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8004e66:	f7fd fa1b 	bl	80022a0 <HAL_GetTick>
 8004e6a:	4602      	mov	r2, r0
 8004e6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e6e:	1ad3      	subs	r3, r2, r3
 8004e70:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004e72:	429a      	cmp	r2, r3
 8004e74:	d803      	bhi.n	8004e7e <HAL_SPI_TransmitReceive+0x2c6>
 8004e76:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004e78:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e7c:	d102      	bne.n	8004e84 <HAL_SPI_TransmitReceive+0x2cc>
 8004e7e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004e80:	2b00      	cmp	r3, #0
 8004e82:	d103      	bne.n	8004e8c <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8004e84:	2303      	movs	r3, #3
 8004e86:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8004e8a:	e029      	b.n	8004ee0 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004e90:	b29b      	uxth	r3, r3
 8004e92:	2b00      	cmp	r3, #0
 8004e94:	d1a2      	bne.n	8004ddc <HAL_SPI_TransmitReceive+0x224>
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004e9a:	b29b      	uxth	r3, r3
 8004e9c:	2b00      	cmp	r3, #0
 8004e9e:	d19d      	bne.n	8004ddc <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004ea0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004ea2:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8004ea4:	68f8      	ldr	r0, [r7, #12]
 8004ea6:	f000 f925 	bl	80050f4 <SPI_EndRxTxTransaction>
 8004eaa:	4603      	mov	r3, r0
 8004eac:	2b00      	cmp	r3, #0
 8004eae:	d006      	beq.n	8004ebe <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8004eb0:	2301      	movs	r3, #1
 8004eb2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004eb6:	68fb      	ldr	r3, [r7, #12]
 8004eb8:	2220      	movs	r2, #32
 8004eba:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8004ebc:	e010      	b.n	8004ee0 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	689b      	ldr	r3, [r3, #8]
 8004ec2:	2b00      	cmp	r3, #0
 8004ec4:	d10b      	bne.n	8004ede <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004ec6:	2300      	movs	r3, #0
 8004ec8:	617b      	str	r3, [r7, #20]
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	68db      	ldr	r3, [r3, #12]
 8004ed0:	617b      	str	r3, [r7, #20]
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	689b      	ldr	r3, [r3, #8]
 8004ed8:	617b      	str	r3, [r7, #20]
 8004eda:	697b      	ldr	r3, [r7, #20]
 8004edc:	e000      	b.n	8004ee0 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8004ede:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	2201      	movs	r2, #1
 8004ee4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	2200      	movs	r2, #0
 8004eec:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8004ef0:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8004ef4:	4618      	mov	r0, r3
 8004ef6:	3730      	adds	r7, #48	; 0x30
 8004ef8:	46bd      	mov	sp, r7
 8004efa:	bd80      	pop	{r7, pc}

08004efc <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 8004efc:	b480      	push	{r7}
 8004efe:	b083      	sub	sp, #12
 8004f00:	af00      	add	r7, sp, #0
 8004f02:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004f0a:	b2db      	uxtb	r3, r3
}
 8004f0c:	4618      	mov	r0, r3
 8004f0e:	370c      	adds	r7, #12
 8004f10:	46bd      	mov	sp, r7
 8004f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f16:	4770      	bx	lr

08004f18 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004f18:	b580      	push	{r7, lr}
 8004f1a:	b088      	sub	sp, #32
 8004f1c:	af00      	add	r7, sp, #0
 8004f1e:	60f8      	str	r0, [r7, #12]
 8004f20:	60b9      	str	r1, [r7, #8]
 8004f22:	603b      	str	r3, [r7, #0]
 8004f24:	4613      	mov	r3, r2
 8004f26:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004f28:	f7fd f9ba 	bl	80022a0 <HAL_GetTick>
 8004f2c:	4602      	mov	r2, r0
 8004f2e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f30:	1a9b      	subs	r3, r3, r2
 8004f32:	683a      	ldr	r2, [r7, #0]
 8004f34:	4413      	add	r3, r2
 8004f36:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004f38:	f7fd f9b2 	bl	80022a0 <HAL_GetTick>
 8004f3c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004f3e:	4b39      	ldr	r3, [pc, #228]	; (8005024 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	015b      	lsls	r3, r3, #5
 8004f44:	0d1b      	lsrs	r3, r3, #20
 8004f46:	69fa      	ldr	r2, [r7, #28]
 8004f48:	fb02 f303 	mul.w	r3, r2, r3
 8004f4c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004f4e:	e054      	b.n	8004ffa <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004f50:	683b      	ldr	r3, [r7, #0]
 8004f52:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f56:	d050      	beq.n	8004ffa <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004f58:	f7fd f9a2 	bl	80022a0 <HAL_GetTick>
 8004f5c:	4602      	mov	r2, r0
 8004f5e:	69bb      	ldr	r3, [r7, #24]
 8004f60:	1ad3      	subs	r3, r2, r3
 8004f62:	69fa      	ldr	r2, [r7, #28]
 8004f64:	429a      	cmp	r2, r3
 8004f66:	d902      	bls.n	8004f6e <SPI_WaitFlagStateUntilTimeout+0x56>
 8004f68:	69fb      	ldr	r3, [r7, #28]
 8004f6a:	2b00      	cmp	r3, #0
 8004f6c:	d13d      	bne.n	8004fea <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004f6e:	68fb      	ldr	r3, [r7, #12]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	685a      	ldr	r2, [r3, #4]
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8004f7c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004f7e:	68fb      	ldr	r3, [r7, #12]
 8004f80:	685b      	ldr	r3, [r3, #4]
 8004f82:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004f86:	d111      	bne.n	8004fac <SPI_WaitFlagStateUntilTimeout+0x94>
 8004f88:	68fb      	ldr	r3, [r7, #12]
 8004f8a:	689b      	ldr	r3, [r3, #8]
 8004f8c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004f90:	d004      	beq.n	8004f9c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004f92:	68fb      	ldr	r3, [r7, #12]
 8004f94:	689b      	ldr	r3, [r3, #8]
 8004f96:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004f9a:	d107      	bne.n	8004fac <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004f9c:	68fb      	ldr	r3, [r7, #12]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	681a      	ldr	r2, [r3, #0]
 8004fa2:	68fb      	ldr	r3, [r7, #12]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004faa:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004fac:	68fb      	ldr	r3, [r7, #12]
 8004fae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004fb0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004fb4:	d10f      	bne.n	8004fd6 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	681a      	ldr	r2, [r3, #0]
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004fc4:	601a      	str	r2, [r3, #0]
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	681a      	ldr	r2, [r3, #0]
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004fd4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004fd6:	68fb      	ldr	r3, [r7, #12]
 8004fd8:	2201      	movs	r2, #1
 8004fda:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004fde:	68fb      	ldr	r3, [r7, #12]
 8004fe0:	2200      	movs	r2, #0
 8004fe2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8004fe6:	2303      	movs	r3, #3
 8004fe8:	e017      	b.n	800501a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004fea:	697b      	ldr	r3, [r7, #20]
 8004fec:	2b00      	cmp	r3, #0
 8004fee:	d101      	bne.n	8004ff4 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004ff0:	2300      	movs	r3, #0
 8004ff2:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004ff4:	697b      	ldr	r3, [r7, #20]
 8004ff6:	3b01      	subs	r3, #1
 8004ff8:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	689a      	ldr	r2, [r3, #8]
 8005000:	68bb      	ldr	r3, [r7, #8]
 8005002:	4013      	ands	r3, r2
 8005004:	68ba      	ldr	r2, [r7, #8]
 8005006:	429a      	cmp	r2, r3
 8005008:	bf0c      	ite	eq
 800500a:	2301      	moveq	r3, #1
 800500c:	2300      	movne	r3, #0
 800500e:	b2db      	uxtb	r3, r3
 8005010:	461a      	mov	r2, r3
 8005012:	79fb      	ldrb	r3, [r7, #7]
 8005014:	429a      	cmp	r2, r3
 8005016:	d19b      	bne.n	8004f50 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005018:	2300      	movs	r3, #0
}
 800501a:	4618      	mov	r0, r3
 800501c:	3720      	adds	r7, #32
 800501e:	46bd      	mov	sp, r7
 8005020:	bd80      	pop	{r7, pc}
 8005022:	bf00      	nop
 8005024:	20000148 	.word	0x20000148

08005028 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8005028:	b580      	push	{r7, lr}
 800502a:	b086      	sub	sp, #24
 800502c:	af02      	add	r7, sp, #8
 800502e:	60f8      	str	r0, [r7, #12]
 8005030:	60b9      	str	r1, [r7, #8]
 8005032:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	685b      	ldr	r3, [r3, #4]
 8005038:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800503c:	d111      	bne.n	8005062 <SPI_EndRxTransaction+0x3a>
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	689b      	ldr	r3, [r3, #8]
 8005042:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005046:	d004      	beq.n	8005052 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005048:	68fb      	ldr	r3, [r7, #12]
 800504a:	689b      	ldr	r3, [r3, #8]
 800504c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005050:	d107      	bne.n	8005062 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8005052:	68fb      	ldr	r3, [r7, #12]
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	681a      	ldr	r2, [r3, #0]
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005060:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005062:	68fb      	ldr	r3, [r7, #12]
 8005064:	685b      	ldr	r3, [r3, #4]
 8005066:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800506a:	d12a      	bne.n	80050c2 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	689b      	ldr	r3, [r3, #8]
 8005070:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005074:	d012      	beq.n	800509c <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	9300      	str	r3, [sp, #0]
 800507a:	68bb      	ldr	r3, [r7, #8]
 800507c:	2200      	movs	r2, #0
 800507e:	2180      	movs	r1, #128	; 0x80
 8005080:	68f8      	ldr	r0, [r7, #12]
 8005082:	f7ff ff49 	bl	8004f18 <SPI_WaitFlagStateUntilTimeout>
 8005086:	4603      	mov	r3, r0
 8005088:	2b00      	cmp	r3, #0
 800508a:	d02d      	beq.n	80050e8 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800508c:	68fb      	ldr	r3, [r7, #12]
 800508e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005090:	f043 0220 	orr.w	r2, r3, #32
 8005094:	68fb      	ldr	r3, [r7, #12]
 8005096:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8005098:	2303      	movs	r3, #3
 800509a:	e026      	b.n	80050ea <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	9300      	str	r3, [sp, #0]
 80050a0:	68bb      	ldr	r3, [r7, #8]
 80050a2:	2200      	movs	r2, #0
 80050a4:	2101      	movs	r1, #1
 80050a6:	68f8      	ldr	r0, [r7, #12]
 80050a8:	f7ff ff36 	bl	8004f18 <SPI_WaitFlagStateUntilTimeout>
 80050ac:	4603      	mov	r3, r0
 80050ae:	2b00      	cmp	r3, #0
 80050b0:	d01a      	beq.n	80050e8 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80050b2:	68fb      	ldr	r3, [r7, #12]
 80050b4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80050b6:	f043 0220 	orr.w	r2, r3, #32
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 80050be:	2303      	movs	r3, #3
 80050c0:	e013      	b.n	80050ea <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	9300      	str	r3, [sp, #0]
 80050c6:	68bb      	ldr	r3, [r7, #8]
 80050c8:	2200      	movs	r2, #0
 80050ca:	2101      	movs	r1, #1
 80050cc:	68f8      	ldr	r0, [r7, #12]
 80050ce:	f7ff ff23 	bl	8004f18 <SPI_WaitFlagStateUntilTimeout>
 80050d2:	4603      	mov	r3, r0
 80050d4:	2b00      	cmp	r3, #0
 80050d6:	d007      	beq.n	80050e8 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80050dc:	f043 0220 	orr.w	r2, r3, #32
 80050e0:	68fb      	ldr	r3, [r7, #12]
 80050e2:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80050e4:	2303      	movs	r3, #3
 80050e6:	e000      	b.n	80050ea <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 80050e8:	2300      	movs	r3, #0
}
 80050ea:	4618      	mov	r0, r3
 80050ec:	3710      	adds	r7, #16
 80050ee:	46bd      	mov	sp, r7
 80050f0:	bd80      	pop	{r7, pc}
	...

080050f4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80050f4:	b580      	push	{r7, lr}
 80050f6:	b088      	sub	sp, #32
 80050f8:	af02      	add	r7, sp, #8
 80050fa:	60f8      	str	r0, [r7, #12]
 80050fc:	60b9      	str	r1, [r7, #8]
 80050fe:	607a      	str	r2, [r7, #4]
  /* Timeout in ¬µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8005100:	4b1b      	ldr	r3, [pc, #108]	; (8005170 <SPI_EndRxTxTransaction+0x7c>)
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	4a1b      	ldr	r2, [pc, #108]	; (8005174 <SPI_EndRxTxTransaction+0x80>)
 8005106:	fba2 2303 	umull	r2, r3, r2, r3
 800510a:	0d5b      	lsrs	r3, r3, #21
 800510c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8005110:	fb02 f303 	mul.w	r3, r2, r3
 8005114:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	685b      	ldr	r3, [r3, #4]
 800511a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800511e:	d112      	bne.n	8005146 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	9300      	str	r3, [sp, #0]
 8005124:	68bb      	ldr	r3, [r7, #8]
 8005126:	2200      	movs	r2, #0
 8005128:	2180      	movs	r1, #128	; 0x80
 800512a:	68f8      	ldr	r0, [r7, #12]
 800512c:	f7ff fef4 	bl	8004f18 <SPI_WaitFlagStateUntilTimeout>
 8005130:	4603      	mov	r3, r0
 8005132:	2b00      	cmp	r3, #0
 8005134:	d016      	beq.n	8005164 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800513a:	f043 0220 	orr.w	r2, r3, #32
 800513e:	68fb      	ldr	r3, [r7, #12]
 8005140:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8005142:	2303      	movs	r3, #3
 8005144:	e00f      	b.n	8005166 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8005146:	697b      	ldr	r3, [r7, #20]
 8005148:	2b00      	cmp	r3, #0
 800514a:	d00a      	beq.n	8005162 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 800514c:	697b      	ldr	r3, [r7, #20]
 800514e:	3b01      	subs	r3, #1
 8005150:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	689b      	ldr	r3, [r3, #8]
 8005158:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800515c:	2b80      	cmp	r3, #128	; 0x80
 800515e:	d0f2      	beq.n	8005146 <SPI_EndRxTxTransaction+0x52>
 8005160:	e000      	b.n	8005164 <SPI_EndRxTxTransaction+0x70>
        break;
 8005162:	bf00      	nop
  }

  return HAL_OK;
 8005164:	2300      	movs	r3, #0
}
 8005166:	4618      	mov	r0, r3
 8005168:	3718      	adds	r7, #24
 800516a:	46bd      	mov	sp, r7
 800516c:	bd80      	pop	{r7, pc}
 800516e:	bf00      	nop
 8005170:	20000148 	.word	0x20000148
 8005174:	165e9f81 	.word	0x165e9f81

08005178 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005178:	b580      	push	{r7, lr}
 800517a:	b082      	sub	sp, #8
 800517c:	af00      	add	r7, sp, #0
 800517e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	2b00      	cmp	r3, #0
 8005184:	d101      	bne.n	800518a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005186:	2301      	movs	r3, #1
 8005188:	e041      	b.n	800520e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005190:	b2db      	uxtb	r3, r3
 8005192:	2b00      	cmp	r3, #0
 8005194:	d106      	bne.n	80051a4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	2200      	movs	r2, #0
 800519a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800519e:	6878      	ldr	r0, [r7, #4]
 80051a0:	f7fc fe50 	bl	8001e44 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	2202      	movs	r2, #2
 80051a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	681a      	ldr	r2, [r3, #0]
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	3304      	adds	r3, #4
 80051b4:	4619      	mov	r1, r3
 80051b6:	4610      	mov	r0, r2
 80051b8:	f000 fbb2 	bl	8005920 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	2201      	movs	r2, #1
 80051c0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	2201      	movs	r2, #1
 80051c8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	2201      	movs	r2, #1
 80051d0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	2201      	movs	r2, #1
 80051d8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	2201      	movs	r2, #1
 80051e0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	2201      	movs	r2, #1
 80051e8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	2201      	movs	r2, #1
 80051f0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	2201      	movs	r2, #1
 80051f8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	2201      	movs	r2, #1
 8005200:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	2201      	movs	r2, #1
 8005208:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800520c:	2300      	movs	r3, #0
}
 800520e:	4618      	mov	r0, r3
 8005210:	3708      	adds	r7, #8
 8005212:	46bd      	mov	sp, r7
 8005214:	bd80      	pop	{r7, pc}
	...

08005218 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005218:	b480      	push	{r7}
 800521a:	b085      	sub	sp, #20
 800521c:	af00      	add	r7, sp, #0
 800521e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005226:	b2db      	uxtb	r3, r3
 8005228:	2b01      	cmp	r3, #1
 800522a:	d001      	beq.n	8005230 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800522c:	2301      	movs	r3, #1
 800522e:	e04e      	b.n	80052ce <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	2202      	movs	r2, #2
 8005234:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	68da      	ldr	r2, [r3, #12]
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	f042 0201 	orr.w	r2, r2, #1
 8005246:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	4a23      	ldr	r2, [pc, #140]	; (80052dc <HAL_TIM_Base_Start_IT+0xc4>)
 800524e:	4293      	cmp	r3, r2
 8005250:	d022      	beq.n	8005298 <HAL_TIM_Base_Start_IT+0x80>
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800525a:	d01d      	beq.n	8005298 <HAL_TIM_Base_Start_IT+0x80>
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	4a1f      	ldr	r2, [pc, #124]	; (80052e0 <HAL_TIM_Base_Start_IT+0xc8>)
 8005262:	4293      	cmp	r3, r2
 8005264:	d018      	beq.n	8005298 <HAL_TIM_Base_Start_IT+0x80>
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	4a1e      	ldr	r2, [pc, #120]	; (80052e4 <HAL_TIM_Base_Start_IT+0xcc>)
 800526c:	4293      	cmp	r3, r2
 800526e:	d013      	beq.n	8005298 <HAL_TIM_Base_Start_IT+0x80>
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	4a1c      	ldr	r2, [pc, #112]	; (80052e8 <HAL_TIM_Base_Start_IT+0xd0>)
 8005276:	4293      	cmp	r3, r2
 8005278:	d00e      	beq.n	8005298 <HAL_TIM_Base_Start_IT+0x80>
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	4a1b      	ldr	r2, [pc, #108]	; (80052ec <HAL_TIM_Base_Start_IT+0xd4>)
 8005280:	4293      	cmp	r3, r2
 8005282:	d009      	beq.n	8005298 <HAL_TIM_Base_Start_IT+0x80>
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	4a19      	ldr	r2, [pc, #100]	; (80052f0 <HAL_TIM_Base_Start_IT+0xd8>)
 800528a:	4293      	cmp	r3, r2
 800528c:	d004      	beq.n	8005298 <HAL_TIM_Base_Start_IT+0x80>
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	4a18      	ldr	r2, [pc, #96]	; (80052f4 <HAL_TIM_Base_Start_IT+0xdc>)
 8005294:	4293      	cmp	r3, r2
 8005296:	d111      	bne.n	80052bc <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	689b      	ldr	r3, [r3, #8]
 800529e:	f003 0307 	and.w	r3, r3, #7
 80052a2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80052a4:	68fb      	ldr	r3, [r7, #12]
 80052a6:	2b06      	cmp	r3, #6
 80052a8:	d010      	beq.n	80052cc <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	681a      	ldr	r2, [r3, #0]
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	f042 0201 	orr.w	r2, r2, #1
 80052b8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80052ba:	e007      	b.n	80052cc <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	681a      	ldr	r2, [r3, #0]
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	f042 0201 	orr.w	r2, r2, #1
 80052ca:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80052cc:	2300      	movs	r3, #0
}
 80052ce:	4618      	mov	r0, r3
 80052d0:	3714      	adds	r7, #20
 80052d2:	46bd      	mov	sp, r7
 80052d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052d8:	4770      	bx	lr
 80052da:	bf00      	nop
 80052dc:	40010000 	.word	0x40010000
 80052e0:	40000400 	.word	0x40000400
 80052e4:	40000800 	.word	0x40000800
 80052e8:	40000c00 	.word	0x40000c00
 80052ec:	40010400 	.word	0x40010400
 80052f0:	40014000 	.word	0x40014000
 80052f4:	40001800 	.word	0x40001800

080052f8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80052f8:	b580      	push	{r7, lr}
 80052fa:	b082      	sub	sp, #8
 80052fc:	af00      	add	r7, sp, #0
 80052fe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	2b00      	cmp	r3, #0
 8005304:	d101      	bne.n	800530a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005306:	2301      	movs	r3, #1
 8005308:	e041      	b.n	800538e <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005310:	b2db      	uxtb	r3, r3
 8005312:	2b00      	cmp	r3, #0
 8005314:	d106      	bne.n	8005324 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	2200      	movs	r2, #0
 800531a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800531e:	6878      	ldr	r0, [r7, #4]
 8005320:	f000 f839 	bl	8005396 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	2202      	movs	r2, #2
 8005328:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	681a      	ldr	r2, [r3, #0]
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	3304      	adds	r3, #4
 8005334:	4619      	mov	r1, r3
 8005336:	4610      	mov	r0, r2
 8005338:	f000 faf2 	bl	8005920 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	2201      	movs	r2, #1
 8005340:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	2201      	movs	r2, #1
 8005348:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	2201      	movs	r2, #1
 8005350:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	2201      	movs	r2, #1
 8005358:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	2201      	movs	r2, #1
 8005360:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	2201      	movs	r2, #1
 8005368:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	2201      	movs	r2, #1
 8005370:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	2201      	movs	r2, #1
 8005378:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	2201      	movs	r2, #1
 8005380:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	2201      	movs	r2, #1
 8005388:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800538c:	2300      	movs	r3, #0
}
 800538e:	4618      	mov	r0, r3
 8005390:	3708      	adds	r7, #8
 8005392:	46bd      	mov	sp, r7
 8005394:	bd80      	pop	{r7, pc}

08005396 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005396:	b480      	push	{r7}
 8005398:	b083      	sub	sp, #12
 800539a:	af00      	add	r7, sp, #0
 800539c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800539e:	bf00      	nop
 80053a0:	370c      	adds	r7, #12
 80053a2:	46bd      	mov	sp, r7
 80053a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053a8:	4770      	bx	lr

080053aa <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80053aa:	b580      	push	{r7, lr}
 80053ac:	b082      	sub	sp, #8
 80053ae:	af00      	add	r7, sp, #0
 80053b0:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	691b      	ldr	r3, [r3, #16]
 80053b8:	f003 0302 	and.w	r3, r3, #2
 80053bc:	2b02      	cmp	r3, #2
 80053be:	d122      	bne.n	8005406 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	68db      	ldr	r3, [r3, #12]
 80053c6:	f003 0302 	and.w	r3, r3, #2
 80053ca:	2b02      	cmp	r3, #2
 80053cc:	d11b      	bne.n	8005406 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	f06f 0202 	mvn.w	r2, #2
 80053d6:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	2201      	movs	r2, #1
 80053dc:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	699b      	ldr	r3, [r3, #24]
 80053e4:	f003 0303 	and.w	r3, r3, #3
 80053e8:	2b00      	cmp	r3, #0
 80053ea:	d003      	beq.n	80053f4 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80053ec:	6878      	ldr	r0, [r7, #4]
 80053ee:	f000 fa78 	bl	80058e2 <HAL_TIM_IC_CaptureCallback>
 80053f2:	e005      	b.n	8005400 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80053f4:	6878      	ldr	r0, [r7, #4]
 80053f6:	f000 fa6a 	bl	80058ce <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80053fa:	6878      	ldr	r0, [r7, #4]
 80053fc:	f000 fa7b 	bl	80058f6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	2200      	movs	r2, #0
 8005404:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	691b      	ldr	r3, [r3, #16]
 800540c:	f003 0304 	and.w	r3, r3, #4
 8005410:	2b04      	cmp	r3, #4
 8005412:	d122      	bne.n	800545a <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	68db      	ldr	r3, [r3, #12]
 800541a:	f003 0304 	and.w	r3, r3, #4
 800541e:	2b04      	cmp	r3, #4
 8005420:	d11b      	bne.n	800545a <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	f06f 0204 	mvn.w	r2, #4
 800542a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	2202      	movs	r2, #2
 8005430:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	699b      	ldr	r3, [r3, #24]
 8005438:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800543c:	2b00      	cmp	r3, #0
 800543e:	d003      	beq.n	8005448 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005440:	6878      	ldr	r0, [r7, #4]
 8005442:	f000 fa4e 	bl	80058e2 <HAL_TIM_IC_CaptureCallback>
 8005446:	e005      	b.n	8005454 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005448:	6878      	ldr	r0, [r7, #4]
 800544a:	f000 fa40 	bl	80058ce <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800544e:	6878      	ldr	r0, [r7, #4]
 8005450:	f000 fa51 	bl	80058f6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	2200      	movs	r2, #0
 8005458:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	691b      	ldr	r3, [r3, #16]
 8005460:	f003 0308 	and.w	r3, r3, #8
 8005464:	2b08      	cmp	r3, #8
 8005466:	d122      	bne.n	80054ae <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	68db      	ldr	r3, [r3, #12]
 800546e:	f003 0308 	and.w	r3, r3, #8
 8005472:	2b08      	cmp	r3, #8
 8005474:	d11b      	bne.n	80054ae <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	f06f 0208 	mvn.w	r2, #8
 800547e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	2204      	movs	r2, #4
 8005484:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	69db      	ldr	r3, [r3, #28]
 800548c:	f003 0303 	and.w	r3, r3, #3
 8005490:	2b00      	cmp	r3, #0
 8005492:	d003      	beq.n	800549c <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005494:	6878      	ldr	r0, [r7, #4]
 8005496:	f000 fa24 	bl	80058e2 <HAL_TIM_IC_CaptureCallback>
 800549a:	e005      	b.n	80054a8 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800549c:	6878      	ldr	r0, [r7, #4]
 800549e:	f000 fa16 	bl	80058ce <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80054a2:	6878      	ldr	r0, [r7, #4]
 80054a4:	f000 fa27 	bl	80058f6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	2200      	movs	r2, #0
 80054ac:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	691b      	ldr	r3, [r3, #16]
 80054b4:	f003 0310 	and.w	r3, r3, #16
 80054b8:	2b10      	cmp	r3, #16
 80054ba:	d122      	bne.n	8005502 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	68db      	ldr	r3, [r3, #12]
 80054c2:	f003 0310 	and.w	r3, r3, #16
 80054c6:	2b10      	cmp	r3, #16
 80054c8:	d11b      	bne.n	8005502 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	f06f 0210 	mvn.w	r2, #16
 80054d2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	2208      	movs	r2, #8
 80054d8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	69db      	ldr	r3, [r3, #28]
 80054e0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80054e4:	2b00      	cmp	r3, #0
 80054e6:	d003      	beq.n	80054f0 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80054e8:	6878      	ldr	r0, [r7, #4]
 80054ea:	f000 f9fa 	bl	80058e2 <HAL_TIM_IC_CaptureCallback>
 80054ee:	e005      	b.n	80054fc <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80054f0:	6878      	ldr	r0, [r7, #4]
 80054f2:	f000 f9ec 	bl	80058ce <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80054f6:	6878      	ldr	r0, [r7, #4]
 80054f8:	f000 f9fd 	bl	80058f6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	2200      	movs	r2, #0
 8005500:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	691b      	ldr	r3, [r3, #16]
 8005508:	f003 0301 	and.w	r3, r3, #1
 800550c:	2b01      	cmp	r3, #1
 800550e:	d10e      	bne.n	800552e <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	68db      	ldr	r3, [r3, #12]
 8005516:	f003 0301 	and.w	r3, r3, #1
 800551a:	2b01      	cmp	r3, #1
 800551c:	d107      	bne.n	800552e <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	f06f 0201 	mvn.w	r2, #1
 8005526:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005528:	6878      	ldr	r0, [r7, #4]
 800552a:	f7fb fdb7 	bl	800109c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	691b      	ldr	r3, [r3, #16]
 8005534:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005538:	2b80      	cmp	r3, #128	; 0x80
 800553a:	d10e      	bne.n	800555a <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	68db      	ldr	r3, [r3, #12]
 8005542:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005546:	2b80      	cmp	r3, #128	; 0x80
 8005548:	d107      	bne.n	800555a <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005552:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005554:	6878      	ldr	r0, [r7, #4]
 8005556:	f000 fda5 	bl	80060a4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	691b      	ldr	r3, [r3, #16]
 8005560:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005564:	2b40      	cmp	r3, #64	; 0x40
 8005566:	d10e      	bne.n	8005586 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	68db      	ldr	r3, [r3, #12]
 800556e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005572:	2b40      	cmp	r3, #64	; 0x40
 8005574:	d107      	bne.n	8005586 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800557e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005580:	6878      	ldr	r0, [r7, #4]
 8005582:	f000 f9c2 	bl	800590a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	691b      	ldr	r3, [r3, #16]
 800558c:	f003 0320 	and.w	r3, r3, #32
 8005590:	2b20      	cmp	r3, #32
 8005592:	d10e      	bne.n	80055b2 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	68db      	ldr	r3, [r3, #12]
 800559a:	f003 0320 	and.w	r3, r3, #32
 800559e:	2b20      	cmp	r3, #32
 80055a0:	d107      	bne.n	80055b2 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	f06f 0220 	mvn.w	r2, #32
 80055aa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80055ac:	6878      	ldr	r0, [r7, #4]
 80055ae:	f000 fd6f 	bl	8006090 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80055b2:	bf00      	nop
 80055b4:	3708      	adds	r7, #8
 80055b6:	46bd      	mov	sp, r7
 80055b8:	bd80      	pop	{r7, pc}
	...

080055bc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80055bc:	b580      	push	{r7, lr}
 80055be:	b086      	sub	sp, #24
 80055c0:	af00      	add	r7, sp, #0
 80055c2:	60f8      	str	r0, [r7, #12]
 80055c4:	60b9      	str	r1, [r7, #8]
 80055c6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80055c8:	2300      	movs	r3, #0
 80055ca:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80055cc:	68fb      	ldr	r3, [r7, #12]
 80055ce:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80055d2:	2b01      	cmp	r3, #1
 80055d4:	d101      	bne.n	80055da <HAL_TIM_PWM_ConfigChannel+0x1e>
 80055d6:	2302      	movs	r3, #2
 80055d8:	e0ae      	b.n	8005738 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80055da:	68fb      	ldr	r3, [r7, #12]
 80055dc:	2201      	movs	r2, #1
 80055de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	2b0c      	cmp	r3, #12
 80055e6:	f200 809f 	bhi.w	8005728 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80055ea:	a201      	add	r2, pc, #4	; (adr r2, 80055f0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80055ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80055f0:	08005625 	.word	0x08005625
 80055f4:	08005729 	.word	0x08005729
 80055f8:	08005729 	.word	0x08005729
 80055fc:	08005729 	.word	0x08005729
 8005600:	08005665 	.word	0x08005665
 8005604:	08005729 	.word	0x08005729
 8005608:	08005729 	.word	0x08005729
 800560c:	08005729 	.word	0x08005729
 8005610:	080056a7 	.word	0x080056a7
 8005614:	08005729 	.word	0x08005729
 8005618:	08005729 	.word	0x08005729
 800561c:	08005729 	.word	0x08005729
 8005620:	080056e7 	.word	0x080056e7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	68b9      	ldr	r1, [r7, #8]
 800562a:	4618      	mov	r0, r3
 800562c:	f000 fa18 	bl	8005a60 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005630:	68fb      	ldr	r3, [r7, #12]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	699a      	ldr	r2, [r3, #24]
 8005636:	68fb      	ldr	r3, [r7, #12]
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	f042 0208 	orr.w	r2, r2, #8
 800563e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	699a      	ldr	r2, [r3, #24]
 8005646:	68fb      	ldr	r3, [r7, #12]
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	f022 0204 	bic.w	r2, r2, #4
 800564e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	6999      	ldr	r1, [r3, #24]
 8005656:	68bb      	ldr	r3, [r7, #8]
 8005658:	691a      	ldr	r2, [r3, #16]
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	430a      	orrs	r2, r1
 8005660:	619a      	str	r2, [r3, #24]
      break;
 8005662:	e064      	b.n	800572e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005664:	68fb      	ldr	r3, [r7, #12]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	68b9      	ldr	r1, [r7, #8]
 800566a:	4618      	mov	r0, r3
 800566c:	f000 fa68 	bl	8005b40 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005670:	68fb      	ldr	r3, [r7, #12]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	699a      	ldr	r2, [r3, #24]
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800567e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005680:	68fb      	ldr	r3, [r7, #12]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	699a      	ldr	r2, [r3, #24]
 8005686:	68fb      	ldr	r3, [r7, #12]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800568e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	6999      	ldr	r1, [r3, #24]
 8005696:	68bb      	ldr	r3, [r7, #8]
 8005698:	691b      	ldr	r3, [r3, #16]
 800569a:	021a      	lsls	r2, r3, #8
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	430a      	orrs	r2, r1
 80056a2:	619a      	str	r2, [r3, #24]
      break;
 80056a4:	e043      	b.n	800572e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80056a6:	68fb      	ldr	r3, [r7, #12]
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	68b9      	ldr	r1, [r7, #8]
 80056ac:	4618      	mov	r0, r3
 80056ae:	f000 fabd 	bl	8005c2c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80056b2:	68fb      	ldr	r3, [r7, #12]
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	69da      	ldr	r2, [r3, #28]
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	f042 0208 	orr.w	r2, r2, #8
 80056c0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	69da      	ldr	r2, [r3, #28]
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	f022 0204 	bic.w	r2, r2, #4
 80056d0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80056d2:	68fb      	ldr	r3, [r7, #12]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	69d9      	ldr	r1, [r3, #28]
 80056d8:	68bb      	ldr	r3, [r7, #8]
 80056da:	691a      	ldr	r2, [r3, #16]
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	430a      	orrs	r2, r1
 80056e2:	61da      	str	r2, [r3, #28]
      break;
 80056e4:	e023      	b.n	800572e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	68b9      	ldr	r1, [r7, #8]
 80056ec:	4618      	mov	r0, r3
 80056ee:	f000 fb11 	bl	8005d14 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80056f2:	68fb      	ldr	r3, [r7, #12]
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	69da      	ldr	r2, [r3, #28]
 80056f8:	68fb      	ldr	r3, [r7, #12]
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005700:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	69da      	ldr	r2, [r3, #28]
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005710:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	69d9      	ldr	r1, [r3, #28]
 8005718:	68bb      	ldr	r3, [r7, #8]
 800571a:	691b      	ldr	r3, [r3, #16]
 800571c:	021a      	lsls	r2, r3, #8
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	430a      	orrs	r2, r1
 8005724:	61da      	str	r2, [r3, #28]
      break;
 8005726:	e002      	b.n	800572e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8005728:	2301      	movs	r3, #1
 800572a:	75fb      	strb	r3, [r7, #23]
      break;
 800572c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	2200      	movs	r2, #0
 8005732:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005736:	7dfb      	ldrb	r3, [r7, #23]
}
 8005738:	4618      	mov	r0, r3
 800573a:	3718      	adds	r7, #24
 800573c:	46bd      	mov	sp, r7
 800573e:	bd80      	pop	{r7, pc}

08005740 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005740:	b580      	push	{r7, lr}
 8005742:	b084      	sub	sp, #16
 8005744:	af00      	add	r7, sp, #0
 8005746:	6078      	str	r0, [r7, #4]
 8005748:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800574a:	2300      	movs	r3, #0
 800574c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005754:	2b01      	cmp	r3, #1
 8005756:	d101      	bne.n	800575c <HAL_TIM_ConfigClockSource+0x1c>
 8005758:	2302      	movs	r3, #2
 800575a:	e0b4      	b.n	80058c6 <HAL_TIM_ConfigClockSource+0x186>
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	2201      	movs	r2, #1
 8005760:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	2202      	movs	r2, #2
 8005768:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	689b      	ldr	r3, [r3, #8]
 8005772:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005774:	68bb      	ldr	r3, [r7, #8]
 8005776:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800577a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800577c:	68bb      	ldr	r3, [r7, #8]
 800577e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005782:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	68ba      	ldr	r2, [r7, #8]
 800578a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800578c:	683b      	ldr	r3, [r7, #0]
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005794:	d03e      	beq.n	8005814 <HAL_TIM_ConfigClockSource+0xd4>
 8005796:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800579a:	f200 8087 	bhi.w	80058ac <HAL_TIM_ConfigClockSource+0x16c>
 800579e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80057a2:	f000 8086 	beq.w	80058b2 <HAL_TIM_ConfigClockSource+0x172>
 80057a6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80057aa:	d87f      	bhi.n	80058ac <HAL_TIM_ConfigClockSource+0x16c>
 80057ac:	2b70      	cmp	r3, #112	; 0x70
 80057ae:	d01a      	beq.n	80057e6 <HAL_TIM_ConfigClockSource+0xa6>
 80057b0:	2b70      	cmp	r3, #112	; 0x70
 80057b2:	d87b      	bhi.n	80058ac <HAL_TIM_ConfigClockSource+0x16c>
 80057b4:	2b60      	cmp	r3, #96	; 0x60
 80057b6:	d050      	beq.n	800585a <HAL_TIM_ConfigClockSource+0x11a>
 80057b8:	2b60      	cmp	r3, #96	; 0x60
 80057ba:	d877      	bhi.n	80058ac <HAL_TIM_ConfigClockSource+0x16c>
 80057bc:	2b50      	cmp	r3, #80	; 0x50
 80057be:	d03c      	beq.n	800583a <HAL_TIM_ConfigClockSource+0xfa>
 80057c0:	2b50      	cmp	r3, #80	; 0x50
 80057c2:	d873      	bhi.n	80058ac <HAL_TIM_ConfigClockSource+0x16c>
 80057c4:	2b40      	cmp	r3, #64	; 0x40
 80057c6:	d058      	beq.n	800587a <HAL_TIM_ConfigClockSource+0x13a>
 80057c8:	2b40      	cmp	r3, #64	; 0x40
 80057ca:	d86f      	bhi.n	80058ac <HAL_TIM_ConfigClockSource+0x16c>
 80057cc:	2b30      	cmp	r3, #48	; 0x30
 80057ce:	d064      	beq.n	800589a <HAL_TIM_ConfigClockSource+0x15a>
 80057d0:	2b30      	cmp	r3, #48	; 0x30
 80057d2:	d86b      	bhi.n	80058ac <HAL_TIM_ConfigClockSource+0x16c>
 80057d4:	2b20      	cmp	r3, #32
 80057d6:	d060      	beq.n	800589a <HAL_TIM_ConfigClockSource+0x15a>
 80057d8:	2b20      	cmp	r3, #32
 80057da:	d867      	bhi.n	80058ac <HAL_TIM_ConfigClockSource+0x16c>
 80057dc:	2b00      	cmp	r3, #0
 80057de:	d05c      	beq.n	800589a <HAL_TIM_ConfigClockSource+0x15a>
 80057e0:	2b10      	cmp	r3, #16
 80057e2:	d05a      	beq.n	800589a <HAL_TIM_ConfigClockSource+0x15a>
 80057e4:	e062      	b.n	80058ac <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	6818      	ldr	r0, [r3, #0]
 80057ea:	683b      	ldr	r3, [r7, #0]
 80057ec:	6899      	ldr	r1, [r3, #8]
 80057ee:	683b      	ldr	r3, [r7, #0]
 80057f0:	685a      	ldr	r2, [r3, #4]
 80057f2:	683b      	ldr	r3, [r7, #0]
 80057f4:	68db      	ldr	r3, [r3, #12]
 80057f6:	f000 fb5d 	bl	8005eb4 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	689b      	ldr	r3, [r3, #8]
 8005800:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005802:	68bb      	ldr	r3, [r7, #8]
 8005804:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005808:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	68ba      	ldr	r2, [r7, #8]
 8005810:	609a      	str	r2, [r3, #8]
      break;
 8005812:	e04f      	b.n	80058b4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	6818      	ldr	r0, [r3, #0]
 8005818:	683b      	ldr	r3, [r7, #0]
 800581a:	6899      	ldr	r1, [r3, #8]
 800581c:	683b      	ldr	r3, [r7, #0]
 800581e:	685a      	ldr	r2, [r3, #4]
 8005820:	683b      	ldr	r3, [r7, #0]
 8005822:	68db      	ldr	r3, [r3, #12]
 8005824:	f000 fb46 	bl	8005eb4 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	689a      	ldr	r2, [r3, #8]
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005836:	609a      	str	r2, [r3, #8]
      break;
 8005838:	e03c      	b.n	80058b4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	6818      	ldr	r0, [r3, #0]
 800583e:	683b      	ldr	r3, [r7, #0]
 8005840:	6859      	ldr	r1, [r3, #4]
 8005842:	683b      	ldr	r3, [r7, #0]
 8005844:	68db      	ldr	r3, [r3, #12]
 8005846:	461a      	mov	r2, r3
 8005848:	f000 faba 	bl	8005dc0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	2150      	movs	r1, #80	; 0x50
 8005852:	4618      	mov	r0, r3
 8005854:	f000 fb13 	bl	8005e7e <TIM_ITRx_SetConfig>
      break;
 8005858:	e02c      	b.n	80058b4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	6818      	ldr	r0, [r3, #0]
 800585e:	683b      	ldr	r3, [r7, #0]
 8005860:	6859      	ldr	r1, [r3, #4]
 8005862:	683b      	ldr	r3, [r7, #0]
 8005864:	68db      	ldr	r3, [r3, #12]
 8005866:	461a      	mov	r2, r3
 8005868:	f000 fad9 	bl	8005e1e <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	2160      	movs	r1, #96	; 0x60
 8005872:	4618      	mov	r0, r3
 8005874:	f000 fb03 	bl	8005e7e <TIM_ITRx_SetConfig>
      break;
 8005878:	e01c      	b.n	80058b4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	6818      	ldr	r0, [r3, #0]
 800587e:	683b      	ldr	r3, [r7, #0]
 8005880:	6859      	ldr	r1, [r3, #4]
 8005882:	683b      	ldr	r3, [r7, #0]
 8005884:	68db      	ldr	r3, [r3, #12]
 8005886:	461a      	mov	r2, r3
 8005888:	f000 fa9a 	bl	8005dc0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	2140      	movs	r1, #64	; 0x40
 8005892:	4618      	mov	r0, r3
 8005894:	f000 faf3 	bl	8005e7e <TIM_ITRx_SetConfig>
      break;
 8005898:	e00c      	b.n	80058b4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	681a      	ldr	r2, [r3, #0]
 800589e:	683b      	ldr	r3, [r7, #0]
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	4619      	mov	r1, r3
 80058a4:	4610      	mov	r0, r2
 80058a6:	f000 faea 	bl	8005e7e <TIM_ITRx_SetConfig>
      break;
 80058aa:	e003      	b.n	80058b4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80058ac:	2301      	movs	r3, #1
 80058ae:	73fb      	strb	r3, [r7, #15]
      break;
 80058b0:	e000      	b.n	80058b4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80058b2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	2201      	movs	r2, #1
 80058b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	2200      	movs	r2, #0
 80058c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80058c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80058c6:	4618      	mov	r0, r3
 80058c8:	3710      	adds	r7, #16
 80058ca:	46bd      	mov	sp, r7
 80058cc:	bd80      	pop	{r7, pc}

080058ce <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80058ce:	b480      	push	{r7}
 80058d0:	b083      	sub	sp, #12
 80058d2:	af00      	add	r7, sp, #0
 80058d4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80058d6:	bf00      	nop
 80058d8:	370c      	adds	r7, #12
 80058da:	46bd      	mov	sp, r7
 80058dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058e0:	4770      	bx	lr

080058e2 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80058e2:	b480      	push	{r7}
 80058e4:	b083      	sub	sp, #12
 80058e6:	af00      	add	r7, sp, #0
 80058e8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80058ea:	bf00      	nop
 80058ec:	370c      	adds	r7, #12
 80058ee:	46bd      	mov	sp, r7
 80058f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058f4:	4770      	bx	lr

080058f6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80058f6:	b480      	push	{r7}
 80058f8:	b083      	sub	sp, #12
 80058fa:	af00      	add	r7, sp, #0
 80058fc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80058fe:	bf00      	nop
 8005900:	370c      	adds	r7, #12
 8005902:	46bd      	mov	sp, r7
 8005904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005908:	4770      	bx	lr

0800590a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800590a:	b480      	push	{r7}
 800590c:	b083      	sub	sp, #12
 800590e:	af00      	add	r7, sp, #0
 8005910:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005912:	bf00      	nop
 8005914:	370c      	adds	r7, #12
 8005916:	46bd      	mov	sp, r7
 8005918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800591c:	4770      	bx	lr
	...

08005920 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005920:	b480      	push	{r7}
 8005922:	b085      	sub	sp, #20
 8005924:	af00      	add	r7, sp, #0
 8005926:	6078      	str	r0, [r7, #4]
 8005928:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	4a40      	ldr	r2, [pc, #256]	; (8005a34 <TIM_Base_SetConfig+0x114>)
 8005934:	4293      	cmp	r3, r2
 8005936:	d013      	beq.n	8005960 <TIM_Base_SetConfig+0x40>
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800593e:	d00f      	beq.n	8005960 <TIM_Base_SetConfig+0x40>
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	4a3d      	ldr	r2, [pc, #244]	; (8005a38 <TIM_Base_SetConfig+0x118>)
 8005944:	4293      	cmp	r3, r2
 8005946:	d00b      	beq.n	8005960 <TIM_Base_SetConfig+0x40>
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	4a3c      	ldr	r2, [pc, #240]	; (8005a3c <TIM_Base_SetConfig+0x11c>)
 800594c:	4293      	cmp	r3, r2
 800594e:	d007      	beq.n	8005960 <TIM_Base_SetConfig+0x40>
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	4a3b      	ldr	r2, [pc, #236]	; (8005a40 <TIM_Base_SetConfig+0x120>)
 8005954:	4293      	cmp	r3, r2
 8005956:	d003      	beq.n	8005960 <TIM_Base_SetConfig+0x40>
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	4a3a      	ldr	r2, [pc, #232]	; (8005a44 <TIM_Base_SetConfig+0x124>)
 800595c:	4293      	cmp	r3, r2
 800595e:	d108      	bne.n	8005972 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005960:	68fb      	ldr	r3, [r7, #12]
 8005962:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005966:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005968:	683b      	ldr	r3, [r7, #0]
 800596a:	685b      	ldr	r3, [r3, #4]
 800596c:	68fa      	ldr	r2, [r7, #12]
 800596e:	4313      	orrs	r3, r2
 8005970:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	4a2f      	ldr	r2, [pc, #188]	; (8005a34 <TIM_Base_SetConfig+0x114>)
 8005976:	4293      	cmp	r3, r2
 8005978:	d02b      	beq.n	80059d2 <TIM_Base_SetConfig+0xb2>
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005980:	d027      	beq.n	80059d2 <TIM_Base_SetConfig+0xb2>
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	4a2c      	ldr	r2, [pc, #176]	; (8005a38 <TIM_Base_SetConfig+0x118>)
 8005986:	4293      	cmp	r3, r2
 8005988:	d023      	beq.n	80059d2 <TIM_Base_SetConfig+0xb2>
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	4a2b      	ldr	r2, [pc, #172]	; (8005a3c <TIM_Base_SetConfig+0x11c>)
 800598e:	4293      	cmp	r3, r2
 8005990:	d01f      	beq.n	80059d2 <TIM_Base_SetConfig+0xb2>
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	4a2a      	ldr	r2, [pc, #168]	; (8005a40 <TIM_Base_SetConfig+0x120>)
 8005996:	4293      	cmp	r3, r2
 8005998:	d01b      	beq.n	80059d2 <TIM_Base_SetConfig+0xb2>
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	4a29      	ldr	r2, [pc, #164]	; (8005a44 <TIM_Base_SetConfig+0x124>)
 800599e:	4293      	cmp	r3, r2
 80059a0:	d017      	beq.n	80059d2 <TIM_Base_SetConfig+0xb2>
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	4a28      	ldr	r2, [pc, #160]	; (8005a48 <TIM_Base_SetConfig+0x128>)
 80059a6:	4293      	cmp	r3, r2
 80059a8:	d013      	beq.n	80059d2 <TIM_Base_SetConfig+0xb2>
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	4a27      	ldr	r2, [pc, #156]	; (8005a4c <TIM_Base_SetConfig+0x12c>)
 80059ae:	4293      	cmp	r3, r2
 80059b0:	d00f      	beq.n	80059d2 <TIM_Base_SetConfig+0xb2>
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	4a26      	ldr	r2, [pc, #152]	; (8005a50 <TIM_Base_SetConfig+0x130>)
 80059b6:	4293      	cmp	r3, r2
 80059b8:	d00b      	beq.n	80059d2 <TIM_Base_SetConfig+0xb2>
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	4a25      	ldr	r2, [pc, #148]	; (8005a54 <TIM_Base_SetConfig+0x134>)
 80059be:	4293      	cmp	r3, r2
 80059c0:	d007      	beq.n	80059d2 <TIM_Base_SetConfig+0xb2>
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	4a24      	ldr	r2, [pc, #144]	; (8005a58 <TIM_Base_SetConfig+0x138>)
 80059c6:	4293      	cmp	r3, r2
 80059c8:	d003      	beq.n	80059d2 <TIM_Base_SetConfig+0xb2>
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	4a23      	ldr	r2, [pc, #140]	; (8005a5c <TIM_Base_SetConfig+0x13c>)
 80059ce:	4293      	cmp	r3, r2
 80059d0:	d108      	bne.n	80059e4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80059d2:	68fb      	ldr	r3, [r7, #12]
 80059d4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80059d8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80059da:	683b      	ldr	r3, [r7, #0]
 80059dc:	68db      	ldr	r3, [r3, #12]
 80059de:	68fa      	ldr	r2, [r7, #12]
 80059e0:	4313      	orrs	r3, r2
 80059e2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80059e4:	68fb      	ldr	r3, [r7, #12]
 80059e6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80059ea:	683b      	ldr	r3, [r7, #0]
 80059ec:	695b      	ldr	r3, [r3, #20]
 80059ee:	4313      	orrs	r3, r2
 80059f0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	68fa      	ldr	r2, [r7, #12]
 80059f6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80059f8:	683b      	ldr	r3, [r7, #0]
 80059fa:	689a      	ldr	r2, [r3, #8]
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005a00:	683b      	ldr	r3, [r7, #0]
 8005a02:	681a      	ldr	r2, [r3, #0]
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	4a0a      	ldr	r2, [pc, #40]	; (8005a34 <TIM_Base_SetConfig+0x114>)
 8005a0c:	4293      	cmp	r3, r2
 8005a0e:	d003      	beq.n	8005a18 <TIM_Base_SetConfig+0xf8>
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	4a0c      	ldr	r2, [pc, #48]	; (8005a44 <TIM_Base_SetConfig+0x124>)
 8005a14:	4293      	cmp	r3, r2
 8005a16:	d103      	bne.n	8005a20 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005a18:	683b      	ldr	r3, [r7, #0]
 8005a1a:	691a      	ldr	r2, [r3, #16]
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	2201      	movs	r2, #1
 8005a24:	615a      	str	r2, [r3, #20]
}
 8005a26:	bf00      	nop
 8005a28:	3714      	adds	r7, #20
 8005a2a:	46bd      	mov	sp, r7
 8005a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a30:	4770      	bx	lr
 8005a32:	bf00      	nop
 8005a34:	40010000 	.word	0x40010000
 8005a38:	40000400 	.word	0x40000400
 8005a3c:	40000800 	.word	0x40000800
 8005a40:	40000c00 	.word	0x40000c00
 8005a44:	40010400 	.word	0x40010400
 8005a48:	40014000 	.word	0x40014000
 8005a4c:	40014400 	.word	0x40014400
 8005a50:	40014800 	.word	0x40014800
 8005a54:	40001800 	.word	0x40001800
 8005a58:	40001c00 	.word	0x40001c00
 8005a5c:	40002000 	.word	0x40002000

08005a60 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005a60:	b480      	push	{r7}
 8005a62:	b087      	sub	sp, #28
 8005a64:	af00      	add	r7, sp, #0
 8005a66:	6078      	str	r0, [r7, #4]
 8005a68:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	6a1b      	ldr	r3, [r3, #32]
 8005a6e:	f023 0201 	bic.w	r2, r3, #1
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	6a1b      	ldr	r3, [r3, #32]
 8005a7a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	685b      	ldr	r3, [r3, #4]
 8005a80:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	699b      	ldr	r3, [r3, #24]
 8005a86:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005a8e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005a90:	68fb      	ldr	r3, [r7, #12]
 8005a92:	f023 0303 	bic.w	r3, r3, #3
 8005a96:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005a98:	683b      	ldr	r3, [r7, #0]
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	68fa      	ldr	r2, [r7, #12]
 8005a9e:	4313      	orrs	r3, r2
 8005aa0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005aa2:	697b      	ldr	r3, [r7, #20]
 8005aa4:	f023 0302 	bic.w	r3, r3, #2
 8005aa8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005aaa:	683b      	ldr	r3, [r7, #0]
 8005aac:	689b      	ldr	r3, [r3, #8]
 8005aae:	697a      	ldr	r2, [r7, #20]
 8005ab0:	4313      	orrs	r3, r2
 8005ab2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	4a20      	ldr	r2, [pc, #128]	; (8005b38 <TIM_OC1_SetConfig+0xd8>)
 8005ab8:	4293      	cmp	r3, r2
 8005aba:	d003      	beq.n	8005ac4 <TIM_OC1_SetConfig+0x64>
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	4a1f      	ldr	r2, [pc, #124]	; (8005b3c <TIM_OC1_SetConfig+0xdc>)
 8005ac0:	4293      	cmp	r3, r2
 8005ac2:	d10c      	bne.n	8005ade <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005ac4:	697b      	ldr	r3, [r7, #20]
 8005ac6:	f023 0308 	bic.w	r3, r3, #8
 8005aca:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005acc:	683b      	ldr	r3, [r7, #0]
 8005ace:	68db      	ldr	r3, [r3, #12]
 8005ad0:	697a      	ldr	r2, [r7, #20]
 8005ad2:	4313      	orrs	r3, r2
 8005ad4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005ad6:	697b      	ldr	r3, [r7, #20]
 8005ad8:	f023 0304 	bic.w	r3, r3, #4
 8005adc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	4a15      	ldr	r2, [pc, #84]	; (8005b38 <TIM_OC1_SetConfig+0xd8>)
 8005ae2:	4293      	cmp	r3, r2
 8005ae4:	d003      	beq.n	8005aee <TIM_OC1_SetConfig+0x8e>
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	4a14      	ldr	r2, [pc, #80]	; (8005b3c <TIM_OC1_SetConfig+0xdc>)
 8005aea:	4293      	cmp	r3, r2
 8005aec:	d111      	bne.n	8005b12 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005aee:	693b      	ldr	r3, [r7, #16]
 8005af0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005af4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005af6:	693b      	ldr	r3, [r7, #16]
 8005af8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005afc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005afe:	683b      	ldr	r3, [r7, #0]
 8005b00:	695b      	ldr	r3, [r3, #20]
 8005b02:	693a      	ldr	r2, [r7, #16]
 8005b04:	4313      	orrs	r3, r2
 8005b06:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005b08:	683b      	ldr	r3, [r7, #0]
 8005b0a:	699b      	ldr	r3, [r3, #24]
 8005b0c:	693a      	ldr	r2, [r7, #16]
 8005b0e:	4313      	orrs	r3, r2
 8005b10:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	693a      	ldr	r2, [r7, #16]
 8005b16:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	68fa      	ldr	r2, [r7, #12]
 8005b1c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005b1e:	683b      	ldr	r3, [r7, #0]
 8005b20:	685a      	ldr	r2, [r3, #4]
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	697a      	ldr	r2, [r7, #20]
 8005b2a:	621a      	str	r2, [r3, #32]
}
 8005b2c:	bf00      	nop
 8005b2e:	371c      	adds	r7, #28
 8005b30:	46bd      	mov	sp, r7
 8005b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b36:	4770      	bx	lr
 8005b38:	40010000 	.word	0x40010000
 8005b3c:	40010400 	.word	0x40010400

08005b40 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005b40:	b480      	push	{r7}
 8005b42:	b087      	sub	sp, #28
 8005b44:	af00      	add	r7, sp, #0
 8005b46:	6078      	str	r0, [r7, #4]
 8005b48:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	6a1b      	ldr	r3, [r3, #32]
 8005b4e:	f023 0210 	bic.w	r2, r3, #16
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	6a1b      	ldr	r3, [r3, #32]
 8005b5a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	685b      	ldr	r3, [r3, #4]
 8005b60:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	699b      	ldr	r3, [r3, #24]
 8005b66:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005b68:	68fb      	ldr	r3, [r7, #12]
 8005b6a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005b6e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005b70:	68fb      	ldr	r3, [r7, #12]
 8005b72:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005b76:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005b78:	683b      	ldr	r3, [r7, #0]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	021b      	lsls	r3, r3, #8
 8005b7e:	68fa      	ldr	r2, [r7, #12]
 8005b80:	4313      	orrs	r3, r2
 8005b82:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005b84:	697b      	ldr	r3, [r7, #20]
 8005b86:	f023 0320 	bic.w	r3, r3, #32
 8005b8a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005b8c:	683b      	ldr	r3, [r7, #0]
 8005b8e:	689b      	ldr	r3, [r3, #8]
 8005b90:	011b      	lsls	r3, r3, #4
 8005b92:	697a      	ldr	r2, [r7, #20]
 8005b94:	4313      	orrs	r3, r2
 8005b96:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	4a22      	ldr	r2, [pc, #136]	; (8005c24 <TIM_OC2_SetConfig+0xe4>)
 8005b9c:	4293      	cmp	r3, r2
 8005b9e:	d003      	beq.n	8005ba8 <TIM_OC2_SetConfig+0x68>
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	4a21      	ldr	r2, [pc, #132]	; (8005c28 <TIM_OC2_SetConfig+0xe8>)
 8005ba4:	4293      	cmp	r3, r2
 8005ba6:	d10d      	bne.n	8005bc4 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005ba8:	697b      	ldr	r3, [r7, #20]
 8005baa:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005bae:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005bb0:	683b      	ldr	r3, [r7, #0]
 8005bb2:	68db      	ldr	r3, [r3, #12]
 8005bb4:	011b      	lsls	r3, r3, #4
 8005bb6:	697a      	ldr	r2, [r7, #20]
 8005bb8:	4313      	orrs	r3, r2
 8005bba:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005bbc:	697b      	ldr	r3, [r7, #20]
 8005bbe:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005bc2:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	4a17      	ldr	r2, [pc, #92]	; (8005c24 <TIM_OC2_SetConfig+0xe4>)
 8005bc8:	4293      	cmp	r3, r2
 8005bca:	d003      	beq.n	8005bd4 <TIM_OC2_SetConfig+0x94>
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	4a16      	ldr	r2, [pc, #88]	; (8005c28 <TIM_OC2_SetConfig+0xe8>)
 8005bd0:	4293      	cmp	r3, r2
 8005bd2:	d113      	bne.n	8005bfc <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005bd4:	693b      	ldr	r3, [r7, #16]
 8005bd6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005bda:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005bdc:	693b      	ldr	r3, [r7, #16]
 8005bde:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005be2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005be4:	683b      	ldr	r3, [r7, #0]
 8005be6:	695b      	ldr	r3, [r3, #20]
 8005be8:	009b      	lsls	r3, r3, #2
 8005bea:	693a      	ldr	r2, [r7, #16]
 8005bec:	4313      	orrs	r3, r2
 8005bee:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005bf0:	683b      	ldr	r3, [r7, #0]
 8005bf2:	699b      	ldr	r3, [r3, #24]
 8005bf4:	009b      	lsls	r3, r3, #2
 8005bf6:	693a      	ldr	r2, [r7, #16]
 8005bf8:	4313      	orrs	r3, r2
 8005bfa:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	693a      	ldr	r2, [r7, #16]
 8005c00:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	68fa      	ldr	r2, [r7, #12]
 8005c06:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005c08:	683b      	ldr	r3, [r7, #0]
 8005c0a:	685a      	ldr	r2, [r3, #4]
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	697a      	ldr	r2, [r7, #20]
 8005c14:	621a      	str	r2, [r3, #32]
}
 8005c16:	bf00      	nop
 8005c18:	371c      	adds	r7, #28
 8005c1a:	46bd      	mov	sp, r7
 8005c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c20:	4770      	bx	lr
 8005c22:	bf00      	nop
 8005c24:	40010000 	.word	0x40010000
 8005c28:	40010400 	.word	0x40010400

08005c2c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005c2c:	b480      	push	{r7}
 8005c2e:	b087      	sub	sp, #28
 8005c30:	af00      	add	r7, sp, #0
 8005c32:	6078      	str	r0, [r7, #4]
 8005c34:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	6a1b      	ldr	r3, [r3, #32]
 8005c3a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	6a1b      	ldr	r3, [r3, #32]
 8005c46:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	685b      	ldr	r3, [r3, #4]
 8005c4c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	69db      	ldr	r3, [r3, #28]
 8005c52:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005c54:	68fb      	ldr	r3, [r7, #12]
 8005c56:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005c5a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005c5c:	68fb      	ldr	r3, [r7, #12]
 8005c5e:	f023 0303 	bic.w	r3, r3, #3
 8005c62:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005c64:	683b      	ldr	r3, [r7, #0]
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	68fa      	ldr	r2, [r7, #12]
 8005c6a:	4313      	orrs	r3, r2
 8005c6c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005c6e:	697b      	ldr	r3, [r7, #20]
 8005c70:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005c74:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005c76:	683b      	ldr	r3, [r7, #0]
 8005c78:	689b      	ldr	r3, [r3, #8]
 8005c7a:	021b      	lsls	r3, r3, #8
 8005c7c:	697a      	ldr	r2, [r7, #20]
 8005c7e:	4313      	orrs	r3, r2
 8005c80:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	4a21      	ldr	r2, [pc, #132]	; (8005d0c <TIM_OC3_SetConfig+0xe0>)
 8005c86:	4293      	cmp	r3, r2
 8005c88:	d003      	beq.n	8005c92 <TIM_OC3_SetConfig+0x66>
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	4a20      	ldr	r2, [pc, #128]	; (8005d10 <TIM_OC3_SetConfig+0xe4>)
 8005c8e:	4293      	cmp	r3, r2
 8005c90:	d10d      	bne.n	8005cae <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005c92:	697b      	ldr	r3, [r7, #20]
 8005c94:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005c98:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005c9a:	683b      	ldr	r3, [r7, #0]
 8005c9c:	68db      	ldr	r3, [r3, #12]
 8005c9e:	021b      	lsls	r3, r3, #8
 8005ca0:	697a      	ldr	r2, [r7, #20]
 8005ca2:	4313      	orrs	r3, r2
 8005ca4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005ca6:	697b      	ldr	r3, [r7, #20]
 8005ca8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005cac:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	4a16      	ldr	r2, [pc, #88]	; (8005d0c <TIM_OC3_SetConfig+0xe0>)
 8005cb2:	4293      	cmp	r3, r2
 8005cb4:	d003      	beq.n	8005cbe <TIM_OC3_SetConfig+0x92>
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	4a15      	ldr	r2, [pc, #84]	; (8005d10 <TIM_OC3_SetConfig+0xe4>)
 8005cba:	4293      	cmp	r3, r2
 8005cbc:	d113      	bne.n	8005ce6 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005cbe:	693b      	ldr	r3, [r7, #16]
 8005cc0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005cc4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005cc6:	693b      	ldr	r3, [r7, #16]
 8005cc8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005ccc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005cce:	683b      	ldr	r3, [r7, #0]
 8005cd0:	695b      	ldr	r3, [r3, #20]
 8005cd2:	011b      	lsls	r3, r3, #4
 8005cd4:	693a      	ldr	r2, [r7, #16]
 8005cd6:	4313      	orrs	r3, r2
 8005cd8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005cda:	683b      	ldr	r3, [r7, #0]
 8005cdc:	699b      	ldr	r3, [r3, #24]
 8005cde:	011b      	lsls	r3, r3, #4
 8005ce0:	693a      	ldr	r2, [r7, #16]
 8005ce2:	4313      	orrs	r3, r2
 8005ce4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	693a      	ldr	r2, [r7, #16]
 8005cea:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	68fa      	ldr	r2, [r7, #12]
 8005cf0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005cf2:	683b      	ldr	r3, [r7, #0]
 8005cf4:	685a      	ldr	r2, [r3, #4]
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	697a      	ldr	r2, [r7, #20]
 8005cfe:	621a      	str	r2, [r3, #32]
}
 8005d00:	bf00      	nop
 8005d02:	371c      	adds	r7, #28
 8005d04:	46bd      	mov	sp, r7
 8005d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d0a:	4770      	bx	lr
 8005d0c:	40010000 	.word	0x40010000
 8005d10:	40010400 	.word	0x40010400

08005d14 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005d14:	b480      	push	{r7}
 8005d16:	b087      	sub	sp, #28
 8005d18:	af00      	add	r7, sp, #0
 8005d1a:	6078      	str	r0, [r7, #4]
 8005d1c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	6a1b      	ldr	r3, [r3, #32]
 8005d22:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	6a1b      	ldr	r3, [r3, #32]
 8005d2e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	685b      	ldr	r3, [r3, #4]
 8005d34:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	69db      	ldr	r3, [r3, #28]
 8005d3a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005d3c:	68fb      	ldr	r3, [r7, #12]
 8005d3e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005d42:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005d44:	68fb      	ldr	r3, [r7, #12]
 8005d46:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005d4a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005d4c:	683b      	ldr	r3, [r7, #0]
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	021b      	lsls	r3, r3, #8
 8005d52:	68fa      	ldr	r2, [r7, #12]
 8005d54:	4313      	orrs	r3, r2
 8005d56:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005d58:	693b      	ldr	r3, [r7, #16]
 8005d5a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005d5e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005d60:	683b      	ldr	r3, [r7, #0]
 8005d62:	689b      	ldr	r3, [r3, #8]
 8005d64:	031b      	lsls	r3, r3, #12
 8005d66:	693a      	ldr	r2, [r7, #16]
 8005d68:	4313      	orrs	r3, r2
 8005d6a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	4a12      	ldr	r2, [pc, #72]	; (8005db8 <TIM_OC4_SetConfig+0xa4>)
 8005d70:	4293      	cmp	r3, r2
 8005d72:	d003      	beq.n	8005d7c <TIM_OC4_SetConfig+0x68>
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	4a11      	ldr	r2, [pc, #68]	; (8005dbc <TIM_OC4_SetConfig+0xa8>)
 8005d78:	4293      	cmp	r3, r2
 8005d7a:	d109      	bne.n	8005d90 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005d7c:	697b      	ldr	r3, [r7, #20]
 8005d7e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005d82:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005d84:	683b      	ldr	r3, [r7, #0]
 8005d86:	695b      	ldr	r3, [r3, #20]
 8005d88:	019b      	lsls	r3, r3, #6
 8005d8a:	697a      	ldr	r2, [r7, #20]
 8005d8c:	4313      	orrs	r3, r2
 8005d8e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	697a      	ldr	r2, [r7, #20]
 8005d94:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	68fa      	ldr	r2, [r7, #12]
 8005d9a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005d9c:	683b      	ldr	r3, [r7, #0]
 8005d9e:	685a      	ldr	r2, [r3, #4]
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	693a      	ldr	r2, [r7, #16]
 8005da8:	621a      	str	r2, [r3, #32]
}
 8005daa:	bf00      	nop
 8005dac:	371c      	adds	r7, #28
 8005dae:	46bd      	mov	sp, r7
 8005db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005db4:	4770      	bx	lr
 8005db6:	bf00      	nop
 8005db8:	40010000 	.word	0x40010000
 8005dbc:	40010400 	.word	0x40010400

08005dc0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005dc0:	b480      	push	{r7}
 8005dc2:	b087      	sub	sp, #28
 8005dc4:	af00      	add	r7, sp, #0
 8005dc6:	60f8      	str	r0, [r7, #12]
 8005dc8:	60b9      	str	r1, [r7, #8]
 8005dca:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005dcc:	68fb      	ldr	r3, [r7, #12]
 8005dce:	6a1b      	ldr	r3, [r3, #32]
 8005dd0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005dd2:	68fb      	ldr	r3, [r7, #12]
 8005dd4:	6a1b      	ldr	r3, [r3, #32]
 8005dd6:	f023 0201 	bic.w	r2, r3, #1
 8005dda:	68fb      	ldr	r3, [r7, #12]
 8005ddc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005dde:	68fb      	ldr	r3, [r7, #12]
 8005de0:	699b      	ldr	r3, [r3, #24]
 8005de2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005de4:	693b      	ldr	r3, [r7, #16]
 8005de6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005dea:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	011b      	lsls	r3, r3, #4
 8005df0:	693a      	ldr	r2, [r7, #16]
 8005df2:	4313      	orrs	r3, r2
 8005df4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005df6:	697b      	ldr	r3, [r7, #20]
 8005df8:	f023 030a 	bic.w	r3, r3, #10
 8005dfc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005dfe:	697a      	ldr	r2, [r7, #20]
 8005e00:	68bb      	ldr	r3, [r7, #8]
 8005e02:	4313      	orrs	r3, r2
 8005e04:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005e06:	68fb      	ldr	r3, [r7, #12]
 8005e08:	693a      	ldr	r2, [r7, #16]
 8005e0a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005e0c:	68fb      	ldr	r3, [r7, #12]
 8005e0e:	697a      	ldr	r2, [r7, #20]
 8005e10:	621a      	str	r2, [r3, #32]
}
 8005e12:	bf00      	nop
 8005e14:	371c      	adds	r7, #28
 8005e16:	46bd      	mov	sp, r7
 8005e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e1c:	4770      	bx	lr

08005e1e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005e1e:	b480      	push	{r7}
 8005e20:	b087      	sub	sp, #28
 8005e22:	af00      	add	r7, sp, #0
 8005e24:	60f8      	str	r0, [r7, #12]
 8005e26:	60b9      	str	r1, [r7, #8]
 8005e28:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005e2a:	68fb      	ldr	r3, [r7, #12]
 8005e2c:	6a1b      	ldr	r3, [r3, #32]
 8005e2e:	f023 0210 	bic.w	r2, r3, #16
 8005e32:	68fb      	ldr	r3, [r7, #12]
 8005e34:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005e36:	68fb      	ldr	r3, [r7, #12]
 8005e38:	699b      	ldr	r3, [r3, #24]
 8005e3a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005e3c:	68fb      	ldr	r3, [r7, #12]
 8005e3e:	6a1b      	ldr	r3, [r3, #32]
 8005e40:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005e42:	697b      	ldr	r3, [r7, #20]
 8005e44:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005e48:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	031b      	lsls	r3, r3, #12
 8005e4e:	697a      	ldr	r2, [r7, #20]
 8005e50:	4313      	orrs	r3, r2
 8005e52:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005e54:	693b      	ldr	r3, [r7, #16]
 8005e56:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005e5a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005e5c:	68bb      	ldr	r3, [r7, #8]
 8005e5e:	011b      	lsls	r3, r3, #4
 8005e60:	693a      	ldr	r2, [r7, #16]
 8005e62:	4313      	orrs	r3, r2
 8005e64:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005e66:	68fb      	ldr	r3, [r7, #12]
 8005e68:	697a      	ldr	r2, [r7, #20]
 8005e6a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005e6c:	68fb      	ldr	r3, [r7, #12]
 8005e6e:	693a      	ldr	r2, [r7, #16]
 8005e70:	621a      	str	r2, [r3, #32]
}
 8005e72:	bf00      	nop
 8005e74:	371c      	adds	r7, #28
 8005e76:	46bd      	mov	sp, r7
 8005e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e7c:	4770      	bx	lr

08005e7e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005e7e:	b480      	push	{r7}
 8005e80:	b085      	sub	sp, #20
 8005e82:	af00      	add	r7, sp, #0
 8005e84:	6078      	str	r0, [r7, #4]
 8005e86:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	689b      	ldr	r3, [r3, #8]
 8005e8c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005e8e:	68fb      	ldr	r3, [r7, #12]
 8005e90:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005e94:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005e96:	683a      	ldr	r2, [r7, #0]
 8005e98:	68fb      	ldr	r3, [r7, #12]
 8005e9a:	4313      	orrs	r3, r2
 8005e9c:	f043 0307 	orr.w	r3, r3, #7
 8005ea0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	68fa      	ldr	r2, [r7, #12]
 8005ea6:	609a      	str	r2, [r3, #8]
}
 8005ea8:	bf00      	nop
 8005eaa:	3714      	adds	r7, #20
 8005eac:	46bd      	mov	sp, r7
 8005eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eb2:	4770      	bx	lr

08005eb4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005eb4:	b480      	push	{r7}
 8005eb6:	b087      	sub	sp, #28
 8005eb8:	af00      	add	r7, sp, #0
 8005eba:	60f8      	str	r0, [r7, #12]
 8005ebc:	60b9      	str	r1, [r7, #8]
 8005ebe:	607a      	str	r2, [r7, #4]
 8005ec0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005ec2:	68fb      	ldr	r3, [r7, #12]
 8005ec4:	689b      	ldr	r3, [r3, #8]
 8005ec6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005ec8:	697b      	ldr	r3, [r7, #20]
 8005eca:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005ece:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005ed0:	683b      	ldr	r3, [r7, #0]
 8005ed2:	021a      	lsls	r2, r3, #8
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	431a      	orrs	r2, r3
 8005ed8:	68bb      	ldr	r3, [r7, #8]
 8005eda:	4313      	orrs	r3, r2
 8005edc:	697a      	ldr	r2, [r7, #20]
 8005ede:	4313      	orrs	r3, r2
 8005ee0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005ee2:	68fb      	ldr	r3, [r7, #12]
 8005ee4:	697a      	ldr	r2, [r7, #20]
 8005ee6:	609a      	str	r2, [r3, #8]
}
 8005ee8:	bf00      	nop
 8005eea:	371c      	adds	r7, #28
 8005eec:	46bd      	mov	sp, r7
 8005eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ef2:	4770      	bx	lr

08005ef4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005ef4:	b480      	push	{r7}
 8005ef6:	b085      	sub	sp, #20
 8005ef8:	af00      	add	r7, sp, #0
 8005efa:	6078      	str	r0, [r7, #4]
 8005efc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005f04:	2b01      	cmp	r3, #1
 8005f06:	d101      	bne.n	8005f0c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005f08:	2302      	movs	r3, #2
 8005f0a:	e05a      	b.n	8005fc2 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	2201      	movs	r2, #1
 8005f10:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	2202      	movs	r2, #2
 8005f18:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	685b      	ldr	r3, [r3, #4]
 8005f22:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	689b      	ldr	r3, [r3, #8]
 8005f2a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005f2c:	68fb      	ldr	r3, [r7, #12]
 8005f2e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005f32:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005f34:	683b      	ldr	r3, [r7, #0]
 8005f36:	681b      	ldr	r3, [r3, #0]
 8005f38:	68fa      	ldr	r2, [r7, #12]
 8005f3a:	4313      	orrs	r3, r2
 8005f3c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	68fa      	ldr	r2, [r7, #12]
 8005f44:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	4a21      	ldr	r2, [pc, #132]	; (8005fd0 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8005f4c:	4293      	cmp	r3, r2
 8005f4e:	d022      	beq.n	8005f96 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005f58:	d01d      	beq.n	8005f96 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	4a1d      	ldr	r2, [pc, #116]	; (8005fd4 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8005f60:	4293      	cmp	r3, r2
 8005f62:	d018      	beq.n	8005f96 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	4a1b      	ldr	r2, [pc, #108]	; (8005fd8 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8005f6a:	4293      	cmp	r3, r2
 8005f6c:	d013      	beq.n	8005f96 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	4a1a      	ldr	r2, [pc, #104]	; (8005fdc <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8005f74:	4293      	cmp	r3, r2
 8005f76:	d00e      	beq.n	8005f96 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	4a18      	ldr	r2, [pc, #96]	; (8005fe0 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8005f7e:	4293      	cmp	r3, r2
 8005f80:	d009      	beq.n	8005f96 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	4a17      	ldr	r2, [pc, #92]	; (8005fe4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8005f88:	4293      	cmp	r3, r2
 8005f8a:	d004      	beq.n	8005f96 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	4a15      	ldr	r2, [pc, #84]	; (8005fe8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8005f92:	4293      	cmp	r3, r2
 8005f94:	d10c      	bne.n	8005fb0 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005f96:	68bb      	ldr	r3, [r7, #8]
 8005f98:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005f9c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005f9e:	683b      	ldr	r3, [r7, #0]
 8005fa0:	685b      	ldr	r3, [r3, #4]
 8005fa2:	68ba      	ldr	r2, [r7, #8]
 8005fa4:	4313      	orrs	r3, r2
 8005fa6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	68ba      	ldr	r2, [r7, #8]
 8005fae:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	2201      	movs	r2, #1
 8005fb4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	2200      	movs	r2, #0
 8005fbc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005fc0:	2300      	movs	r3, #0
}
 8005fc2:	4618      	mov	r0, r3
 8005fc4:	3714      	adds	r7, #20
 8005fc6:	46bd      	mov	sp, r7
 8005fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fcc:	4770      	bx	lr
 8005fce:	bf00      	nop
 8005fd0:	40010000 	.word	0x40010000
 8005fd4:	40000400 	.word	0x40000400
 8005fd8:	40000800 	.word	0x40000800
 8005fdc:	40000c00 	.word	0x40000c00
 8005fe0:	40010400 	.word	0x40010400
 8005fe4:	40014000 	.word	0x40014000
 8005fe8:	40001800 	.word	0x40001800

08005fec <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8005fec:	b480      	push	{r7}
 8005fee:	b085      	sub	sp, #20
 8005ff0:	af00      	add	r7, sp, #0
 8005ff2:	6078      	str	r0, [r7, #4]
 8005ff4:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8005ff6:	2300      	movs	r3, #0
 8005ff8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006000:	2b01      	cmp	r3, #1
 8006002:	d101      	bne.n	8006008 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8006004:	2302      	movs	r3, #2
 8006006:	e03d      	b.n	8006084 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	2201      	movs	r2, #1
 800600c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8006010:	68fb      	ldr	r3, [r7, #12]
 8006012:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8006016:	683b      	ldr	r3, [r7, #0]
 8006018:	68db      	ldr	r3, [r3, #12]
 800601a:	4313      	orrs	r3, r2
 800601c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800601e:	68fb      	ldr	r3, [r7, #12]
 8006020:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006024:	683b      	ldr	r3, [r7, #0]
 8006026:	689b      	ldr	r3, [r3, #8]
 8006028:	4313      	orrs	r3, r2
 800602a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800602c:	68fb      	ldr	r3, [r7, #12]
 800602e:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8006032:	683b      	ldr	r3, [r7, #0]
 8006034:	685b      	ldr	r3, [r3, #4]
 8006036:	4313      	orrs	r3, r2
 8006038:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800603a:	68fb      	ldr	r3, [r7, #12]
 800603c:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8006040:	683b      	ldr	r3, [r7, #0]
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	4313      	orrs	r3, r2
 8006046:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8006048:	68fb      	ldr	r3, [r7, #12]
 800604a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800604e:	683b      	ldr	r3, [r7, #0]
 8006050:	691b      	ldr	r3, [r3, #16]
 8006052:	4313      	orrs	r3, r2
 8006054:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8006056:	68fb      	ldr	r3, [r7, #12]
 8006058:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800605c:	683b      	ldr	r3, [r7, #0]
 800605e:	695b      	ldr	r3, [r3, #20]
 8006060:	4313      	orrs	r3, r2
 8006062:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8006064:	68fb      	ldr	r3, [r7, #12]
 8006066:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800606a:	683b      	ldr	r3, [r7, #0]
 800606c:	69db      	ldr	r3, [r3, #28]
 800606e:	4313      	orrs	r3, r2
 8006070:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	68fa      	ldr	r2, [r7, #12]
 8006078:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	2200      	movs	r2, #0
 800607e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006082:	2300      	movs	r3, #0
}
 8006084:	4618      	mov	r0, r3
 8006086:	3714      	adds	r7, #20
 8006088:	46bd      	mov	sp, r7
 800608a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800608e:	4770      	bx	lr

08006090 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006090:	b480      	push	{r7}
 8006092:	b083      	sub	sp, #12
 8006094:	af00      	add	r7, sp, #0
 8006096:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006098:	bf00      	nop
 800609a:	370c      	adds	r7, #12
 800609c:	46bd      	mov	sp, r7
 800609e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060a2:	4770      	bx	lr

080060a4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80060a4:	b480      	push	{r7}
 80060a6:	b083      	sub	sp, #12
 80060a8:	af00      	add	r7, sp, #0
 80060aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80060ac:	bf00      	nop
 80060ae:	370c      	adds	r7, #12
 80060b0:	46bd      	mov	sp, r7
 80060b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060b6:	4770      	bx	lr

080060b8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80060b8:	b580      	push	{r7, lr}
 80060ba:	b082      	sub	sp, #8
 80060bc:	af00      	add	r7, sp, #0
 80060be:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	2b00      	cmp	r3, #0
 80060c4:	d101      	bne.n	80060ca <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80060c6:	2301      	movs	r3, #1
 80060c8:	e03f      	b.n	800614a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80060d0:	b2db      	uxtb	r3, r3
 80060d2:	2b00      	cmp	r3, #0
 80060d4:	d106      	bne.n	80060e4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	2200      	movs	r2, #0
 80060da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80060de:	6878      	ldr	r0, [r7, #4]
 80060e0:	f7fb ffa2 	bl	8002028 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	2224      	movs	r2, #36	; 0x24
 80060e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	68da      	ldr	r2, [r3, #12]
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80060fa:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80060fc:	6878      	ldr	r0, [r7, #4]
 80060fe:	f000 ff6b 	bl	8006fd8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	691a      	ldr	r2, [r3, #16]
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006110:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	695a      	ldr	r2, [r3, #20]
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006120:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	68da      	ldr	r2, [r3, #12]
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006130:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	2200      	movs	r2, #0
 8006136:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	2220      	movs	r2, #32
 800613c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	2220      	movs	r2, #32
 8006144:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8006148:	2300      	movs	r3, #0
}
 800614a:	4618      	mov	r0, r3
 800614c:	3708      	adds	r7, #8
 800614e:	46bd      	mov	sp, r7
 8006150:	bd80      	pop	{r7, pc}
	...

08006154 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8006154:	b580      	push	{r7, lr}
 8006156:	b08c      	sub	sp, #48	; 0x30
 8006158:	af00      	add	r7, sp, #0
 800615a:	60f8      	str	r0, [r7, #12]
 800615c:	60b9      	str	r1, [r7, #8]
 800615e:	4613      	mov	r3, r2
 8006160:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006162:	68fb      	ldr	r3, [r7, #12]
 8006164:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006168:	b2db      	uxtb	r3, r3
 800616a:	2b20      	cmp	r3, #32
 800616c:	d165      	bne.n	800623a <HAL_UART_Transmit_DMA+0xe6>
  {
    if ((pData == NULL) || (Size == 0U))
 800616e:	68bb      	ldr	r3, [r7, #8]
 8006170:	2b00      	cmp	r3, #0
 8006172:	d002      	beq.n	800617a <HAL_UART_Transmit_DMA+0x26>
 8006174:	88fb      	ldrh	r3, [r7, #6]
 8006176:	2b00      	cmp	r3, #0
 8006178:	d101      	bne.n	800617e <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 800617a:	2301      	movs	r3, #1
 800617c:	e05e      	b.n	800623c <HAL_UART_Transmit_DMA+0xe8>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800617e:	68fb      	ldr	r3, [r7, #12]
 8006180:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006184:	2b01      	cmp	r3, #1
 8006186:	d101      	bne.n	800618c <HAL_UART_Transmit_DMA+0x38>
 8006188:	2302      	movs	r3, #2
 800618a:	e057      	b.n	800623c <HAL_UART_Transmit_DMA+0xe8>
 800618c:	68fb      	ldr	r3, [r7, #12]
 800618e:	2201      	movs	r2, #1
 8006190:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 8006194:	68ba      	ldr	r2, [r7, #8]
 8006196:	68fb      	ldr	r3, [r7, #12]
 8006198:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 800619a:	68fb      	ldr	r3, [r7, #12]
 800619c:	88fa      	ldrh	r2, [r7, #6]
 800619e:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80061a0:	68fb      	ldr	r3, [r7, #12]
 80061a2:	88fa      	ldrh	r2, [r7, #6]
 80061a4:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80061a6:	68fb      	ldr	r3, [r7, #12]
 80061a8:	2200      	movs	r2, #0
 80061aa:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80061ac:	68fb      	ldr	r3, [r7, #12]
 80061ae:	2221      	movs	r2, #33	; 0x21
 80061b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 80061b4:	68fb      	ldr	r3, [r7, #12]
 80061b6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80061b8:	4a22      	ldr	r2, [pc, #136]	; (8006244 <HAL_UART_Transmit_DMA+0xf0>)
 80061ba:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 80061bc:	68fb      	ldr	r3, [r7, #12]
 80061be:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80061c0:	4a21      	ldr	r2, [pc, #132]	; (8006248 <HAL_UART_Transmit_DMA+0xf4>)
 80061c2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 80061c4:	68fb      	ldr	r3, [r7, #12]
 80061c6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80061c8:	4a20      	ldr	r2, [pc, #128]	; (800624c <HAL_UART_Transmit_DMA+0xf8>)
 80061ca:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 80061cc:	68fb      	ldr	r3, [r7, #12]
 80061ce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80061d0:	2200      	movs	r2, #0
 80061d2:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (const uint32_t *)&pData;
 80061d4:	f107 0308 	add.w	r3, r7, #8
 80061d8:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 80061da:	68fb      	ldr	r3, [r7, #12]
 80061dc:	6b58      	ldr	r0, [r3, #52]	; 0x34
 80061de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80061e0:	6819      	ldr	r1, [r3, #0]
 80061e2:	68fb      	ldr	r3, [r7, #12]
 80061e4:	681b      	ldr	r3, [r3, #0]
 80061e6:	3304      	adds	r3, #4
 80061e8:	461a      	mov	r2, r3
 80061ea:	88fb      	ldrh	r3, [r7, #6]
 80061ec:	f7fd f87a 	bl	80032e4 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 80061f0:	68fb      	ldr	r3, [r7, #12]
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80061f8:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80061fa:	68fb      	ldr	r3, [r7, #12]
 80061fc:	2200      	movs	r2, #0
 80061fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8006202:	68fb      	ldr	r3, [r7, #12]
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	3314      	adds	r3, #20
 8006208:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800620a:	69bb      	ldr	r3, [r7, #24]
 800620c:	e853 3f00 	ldrex	r3, [r3]
 8006210:	617b      	str	r3, [r7, #20]
   return(result);
 8006212:	697b      	ldr	r3, [r7, #20]
 8006214:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006218:	62bb      	str	r3, [r7, #40]	; 0x28
 800621a:	68fb      	ldr	r3, [r7, #12]
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	3314      	adds	r3, #20
 8006220:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006222:	627a      	str	r2, [r7, #36]	; 0x24
 8006224:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006226:	6a39      	ldr	r1, [r7, #32]
 8006228:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800622a:	e841 2300 	strex	r3, r2, [r1]
 800622e:	61fb      	str	r3, [r7, #28]
   return(result);
 8006230:	69fb      	ldr	r3, [r7, #28]
 8006232:	2b00      	cmp	r3, #0
 8006234:	d1e5      	bne.n	8006202 <HAL_UART_Transmit_DMA+0xae>

    return HAL_OK;
 8006236:	2300      	movs	r3, #0
 8006238:	e000      	b.n	800623c <HAL_UART_Transmit_DMA+0xe8>
  }
  else
  {
    return HAL_BUSY;
 800623a:	2302      	movs	r3, #2
  }
}
 800623c:	4618      	mov	r0, r3
 800623e:	3730      	adds	r7, #48	; 0x30
 8006240:	46bd      	mov	sp, r7
 8006242:	bd80      	pop	{r7, pc}
 8006244:	08006871 	.word	0x08006871
 8006248:	0800690b 	.word	0x0800690b
 800624c:	08006a83 	.word	0x08006a83

08006250 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006250:	b580      	push	{r7, lr}
 8006252:	b084      	sub	sp, #16
 8006254:	af00      	add	r7, sp, #0
 8006256:	60f8      	str	r0, [r7, #12]
 8006258:	60b9      	str	r1, [r7, #8]
 800625a:	4613      	mov	r3, r2
 800625c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800625e:	68fb      	ldr	r3, [r7, #12]
 8006260:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006264:	b2db      	uxtb	r3, r3
 8006266:	2b20      	cmp	r3, #32
 8006268:	d11d      	bne.n	80062a6 <HAL_UART_Receive_DMA+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 800626a:	68bb      	ldr	r3, [r7, #8]
 800626c:	2b00      	cmp	r3, #0
 800626e:	d002      	beq.n	8006276 <HAL_UART_Receive_DMA+0x26>
 8006270:	88fb      	ldrh	r3, [r7, #6]
 8006272:	2b00      	cmp	r3, #0
 8006274:	d101      	bne.n	800627a <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8006276:	2301      	movs	r3, #1
 8006278:	e016      	b.n	80062a8 <HAL_UART_Receive_DMA+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800627a:	68fb      	ldr	r3, [r7, #12]
 800627c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006280:	2b01      	cmp	r3, #1
 8006282:	d101      	bne.n	8006288 <HAL_UART_Receive_DMA+0x38>
 8006284:	2302      	movs	r3, #2
 8006286:	e00f      	b.n	80062a8 <HAL_UART_Receive_DMA+0x58>
 8006288:	68fb      	ldr	r3, [r7, #12]
 800628a:	2201      	movs	r2, #1
 800628c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006290:	68fb      	ldr	r3, [r7, #12]
 8006292:	2200      	movs	r2, #0
 8006294:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8006296:	88fb      	ldrh	r3, [r7, #6]
 8006298:	461a      	mov	r2, r3
 800629a:	68b9      	ldr	r1, [r7, #8]
 800629c:	68f8      	ldr	r0, [r7, #12]
 800629e:	f000 fc3b 	bl	8006b18 <UART_Start_Receive_DMA>
 80062a2:	4603      	mov	r3, r0
 80062a4:	e000      	b.n	80062a8 <HAL_UART_Receive_DMA+0x58>
  }
  else
  {
    return HAL_BUSY;
 80062a6:	2302      	movs	r3, #2
  }
}
 80062a8:	4618      	mov	r0, r3
 80062aa:	3710      	adds	r7, #16
 80062ac:	46bd      	mov	sp, r7
 80062ae:	bd80      	pop	{r7, pc}

080062b0 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80062b0:	b580      	push	{r7, lr}
 80062b2:	b0ba      	sub	sp, #232	; 0xe8
 80062b4:	af00      	add	r7, sp, #0
 80062b6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	68db      	ldr	r3, [r3, #12]
 80062c8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	681b      	ldr	r3, [r3, #0]
 80062d0:	695b      	ldr	r3, [r3, #20]
 80062d2:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 80062d6:	2300      	movs	r3, #0
 80062d8:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 80062dc:	2300      	movs	r3, #0
 80062de:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80062e2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80062e6:	f003 030f 	and.w	r3, r3, #15
 80062ea:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 80062ee:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80062f2:	2b00      	cmp	r3, #0
 80062f4:	d10f      	bne.n	8006316 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80062f6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80062fa:	f003 0320 	and.w	r3, r3, #32
 80062fe:	2b00      	cmp	r3, #0
 8006300:	d009      	beq.n	8006316 <HAL_UART_IRQHandler+0x66>
 8006302:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006306:	f003 0320 	and.w	r3, r3, #32
 800630a:	2b00      	cmp	r3, #0
 800630c:	d003      	beq.n	8006316 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800630e:	6878      	ldr	r0, [r7, #4]
 8006310:	f000 fda7 	bl	8006e62 <UART_Receive_IT>
      return;
 8006314:	e256      	b.n	80067c4 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8006316:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800631a:	2b00      	cmp	r3, #0
 800631c:	f000 80de 	beq.w	80064dc <HAL_UART_IRQHandler+0x22c>
 8006320:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006324:	f003 0301 	and.w	r3, r3, #1
 8006328:	2b00      	cmp	r3, #0
 800632a:	d106      	bne.n	800633a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800632c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006330:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8006334:	2b00      	cmp	r3, #0
 8006336:	f000 80d1 	beq.w	80064dc <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800633a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800633e:	f003 0301 	and.w	r3, r3, #1
 8006342:	2b00      	cmp	r3, #0
 8006344:	d00b      	beq.n	800635e <HAL_UART_IRQHandler+0xae>
 8006346:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800634a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800634e:	2b00      	cmp	r3, #0
 8006350:	d005      	beq.n	800635e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006356:	f043 0201 	orr.w	r2, r3, #1
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800635e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006362:	f003 0304 	and.w	r3, r3, #4
 8006366:	2b00      	cmp	r3, #0
 8006368:	d00b      	beq.n	8006382 <HAL_UART_IRQHandler+0xd2>
 800636a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800636e:	f003 0301 	and.w	r3, r3, #1
 8006372:	2b00      	cmp	r3, #0
 8006374:	d005      	beq.n	8006382 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800637a:	f043 0202 	orr.w	r2, r3, #2
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006382:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006386:	f003 0302 	and.w	r3, r3, #2
 800638a:	2b00      	cmp	r3, #0
 800638c:	d00b      	beq.n	80063a6 <HAL_UART_IRQHandler+0xf6>
 800638e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006392:	f003 0301 	and.w	r3, r3, #1
 8006396:	2b00      	cmp	r3, #0
 8006398:	d005      	beq.n	80063a6 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800639e:	f043 0204 	orr.w	r2, r3, #4
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80063a6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80063aa:	f003 0308 	and.w	r3, r3, #8
 80063ae:	2b00      	cmp	r3, #0
 80063b0:	d011      	beq.n	80063d6 <HAL_UART_IRQHandler+0x126>
 80063b2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80063b6:	f003 0320 	and.w	r3, r3, #32
 80063ba:	2b00      	cmp	r3, #0
 80063bc:	d105      	bne.n	80063ca <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80063be:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80063c2:	f003 0301 	and.w	r3, r3, #1
 80063c6:	2b00      	cmp	r3, #0
 80063c8:	d005      	beq.n	80063d6 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80063ce:	f043 0208 	orr.w	r2, r3, #8
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80063da:	2b00      	cmp	r3, #0
 80063dc:	f000 81ed 	beq.w	80067ba <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80063e0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80063e4:	f003 0320 	and.w	r3, r3, #32
 80063e8:	2b00      	cmp	r3, #0
 80063ea:	d008      	beq.n	80063fe <HAL_UART_IRQHandler+0x14e>
 80063ec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80063f0:	f003 0320 	and.w	r3, r3, #32
 80063f4:	2b00      	cmp	r3, #0
 80063f6:	d002      	beq.n	80063fe <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80063f8:	6878      	ldr	r0, [r7, #4]
 80063fa:	f000 fd32 	bl	8006e62 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	695b      	ldr	r3, [r3, #20]
 8006404:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006408:	2b40      	cmp	r3, #64	; 0x40
 800640a:	bf0c      	ite	eq
 800640c:	2301      	moveq	r3, #1
 800640e:	2300      	movne	r3, #0
 8006410:	b2db      	uxtb	r3, r3
 8006412:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800641a:	f003 0308 	and.w	r3, r3, #8
 800641e:	2b00      	cmp	r3, #0
 8006420:	d103      	bne.n	800642a <HAL_UART_IRQHandler+0x17a>
 8006422:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8006426:	2b00      	cmp	r3, #0
 8006428:	d04f      	beq.n	80064ca <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800642a:	6878      	ldr	r0, [r7, #4]
 800642c:	f000 fc3a 	bl	8006ca4 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	695b      	ldr	r3, [r3, #20]
 8006436:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800643a:	2b40      	cmp	r3, #64	; 0x40
 800643c:	d141      	bne.n	80064c2 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	3314      	adds	r3, #20
 8006444:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006448:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800644c:	e853 3f00 	ldrex	r3, [r3]
 8006450:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8006454:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8006458:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800645c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	681b      	ldr	r3, [r3, #0]
 8006464:	3314      	adds	r3, #20
 8006466:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800646a:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800646e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006472:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8006476:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800647a:	e841 2300 	strex	r3, r2, [r1]
 800647e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8006482:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8006486:	2b00      	cmp	r3, #0
 8006488:	d1d9      	bne.n	800643e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800648e:	2b00      	cmp	r3, #0
 8006490:	d013      	beq.n	80064ba <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006496:	4a7d      	ldr	r2, [pc, #500]	; (800668c <HAL_UART_IRQHandler+0x3dc>)
 8006498:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800649e:	4618      	mov	r0, r3
 80064a0:	f7fc ffe8 	bl	8003474 <HAL_DMA_Abort_IT>
 80064a4:	4603      	mov	r3, r0
 80064a6:	2b00      	cmp	r3, #0
 80064a8:	d016      	beq.n	80064d8 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80064ae:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80064b0:	687a      	ldr	r2, [r7, #4]
 80064b2:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80064b4:	4610      	mov	r0, r2
 80064b6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80064b8:	e00e      	b.n	80064d8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80064ba:	6878      	ldr	r0, [r7, #4]
 80064bc:	f000 f9a4 	bl	8006808 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80064c0:	e00a      	b.n	80064d8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80064c2:	6878      	ldr	r0, [r7, #4]
 80064c4:	f000 f9a0 	bl	8006808 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80064c8:	e006      	b.n	80064d8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80064ca:	6878      	ldr	r0, [r7, #4]
 80064cc:	f000 f99c 	bl	8006808 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	2200      	movs	r2, #0
 80064d4:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 80064d6:	e170      	b.n	80067ba <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80064d8:	bf00      	nop
    return;
 80064da:	e16e      	b.n	80067ba <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80064e0:	2b01      	cmp	r3, #1
 80064e2:	f040 814a 	bne.w	800677a <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80064e6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80064ea:	f003 0310 	and.w	r3, r3, #16
 80064ee:	2b00      	cmp	r3, #0
 80064f0:	f000 8143 	beq.w	800677a <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80064f4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80064f8:	f003 0310 	and.w	r3, r3, #16
 80064fc:	2b00      	cmp	r3, #0
 80064fe:	f000 813c 	beq.w	800677a <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006502:	2300      	movs	r3, #0
 8006504:	60bb      	str	r3, [r7, #8]
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	60bb      	str	r3, [r7, #8]
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	681b      	ldr	r3, [r3, #0]
 8006512:	685b      	ldr	r3, [r3, #4]
 8006514:	60bb      	str	r3, [r7, #8]
 8006516:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	681b      	ldr	r3, [r3, #0]
 800651c:	695b      	ldr	r3, [r3, #20]
 800651e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006522:	2b40      	cmp	r3, #64	; 0x40
 8006524:	f040 80b4 	bne.w	8006690 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800652c:	681b      	ldr	r3, [r3, #0]
 800652e:	685b      	ldr	r3, [r3, #4]
 8006530:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006534:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8006538:	2b00      	cmp	r3, #0
 800653a:	f000 8140 	beq.w	80067be <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8006542:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8006546:	429a      	cmp	r2, r3
 8006548:	f080 8139 	bcs.w	80067be <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8006552:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006558:	69db      	ldr	r3, [r3, #28]
 800655a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800655e:	f000 8088 	beq.w	8006672 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	681b      	ldr	r3, [r3, #0]
 8006566:	330c      	adds	r3, #12
 8006568:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800656c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8006570:	e853 3f00 	ldrex	r3, [r3]
 8006574:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8006578:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800657c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006580:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	330c      	adds	r3, #12
 800658a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800658e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8006592:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006596:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800659a:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800659e:	e841 2300 	strex	r3, r2, [r1]
 80065a2:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80065a6:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80065aa:	2b00      	cmp	r3, #0
 80065ac:	d1d9      	bne.n	8006562 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	3314      	adds	r3, #20
 80065b4:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065b6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80065b8:	e853 3f00 	ldrex	r3, [r3]
 80065bc:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80065be:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80065c0:	f023 0301 	bic.w	r3, r3, #1
 80065c4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	3314      	adds	r3, #20
 80065ce:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80065d2:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80065d6:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065d8:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80065da:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80065de:	e841 2300 	strex	r3, r2, [r1]
 80065e2:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80065e4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80065e6:	2b00      	cmp	r3, #0
 80065e8:	d1e1      	bne.n	80065ae <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	3314      	adds	r3, #20
 80065f0:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065f2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80065f4:	e853 3f00 	ldrex	r3, [r3]
 80065f8:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80065fa:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80065fc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006600:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	681b      	ldr	r3, [r3, #0]
 8006608:	3314      	adds	r3, #20
 800660a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800660e:	66fa      	str	r2, [r7, #108]	; 0x6c
 8006610:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006612:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8006614:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8006616:	e841 2300 	strex	r3, r2, [r1]
 800661a:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800661c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800661e:	2b00      	cmp	r3, #0
 8006620:	d1e3      	bne.n	80065ea <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	2220      	movs	r2, #32
 8006626:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	2200      	movs	r2, #0
 800662e:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	330c      	adds	r3, #12
 8006636:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006638:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800663a:	e853 3f00 	ldrex	r3, [r3]
 800663e:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8006640:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006642:	f023 0310 	bic.w	r3, r3, #16
 8006646:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	330c      	adds	r3, #12
 8006650:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8006654:	65ba      	str	r2, [r7, #88]	; 0x58
 8006656:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006658:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800665a:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800665c:	e841 2300 	strex	r3, r2, [r1]
 8006660:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8006662:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006664:	2b00      	cmp	r3, #0
 8006666:	d1e3      	bne.n	8006630 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800666c:	4618      	mov	r0, r3
 800666e:	f7fc fe91 	bl	8003394 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800667a:	b29b      	uxth	r3, r3
 800667c:	1ad3      	subs	r3, r2, r3
 800667e:	b29b      	uxth	r3, r3
 8006680:	4619      	mov	r1, r3
 8006682:	6878      	ldr	r0, [r7, #4]
 8006684:	f000 f8ca 	bl	800681c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8006688:	e099      	b.n	80067be <HAL_UART_IRQHandler+0x50e>
 800668a:	bf00      	nop
 800668c:	08006d6b 	.word	0x08006d6b
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006698:	b29b      	uxth	r3, r3
 800669a:	1ad3      	subs	r3, r2, r3
 800669c:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80066a4:	b29b      	uxth	r3, r3
 80066a6:	2b00      	cmp	r3, #0
 80066a8:	f000 808b 	beq.w	80067c2 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 80066ac:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80066b0:	2b00      	cmp	r3, #0
 80066b2:	f000 8086 	beq.w	80067c2 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	330c      	adds	r3, #12
 80066bc:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80066c0:	e853 3f00 	ldrex	r3, [r3]
 80066c4:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80066c6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80066c8:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80066cc:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	330c      	adds	r3, #12
 80066d6:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 80066da:	647a      	str	r2, [r7, #68]	; 0x44
 80066dc:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066de:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80066e0:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80066e2:	e841 2300 	strex	r3, r2, [r1]
 80066e6:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80066e8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80066ea:	2b00      	cmp	r3, #0
 80066ec:	d1e3      	bne.n	80066b6 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	3314      	adds	r3, #20
 80066f4:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066f8:	e853 3f00 	ldrex	r3, [r3]
 80066fc:	623b      	str	r3, [r7, #32]
   return(result);
 80066fe:	6a3b      	ldr	r3, [r7, #32]
 8006700:	f023 0301 	bic.w	r3, r3, #1
 8006704:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	3314      	adds	r3, #20
 800670e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8006712:	633a      	str	r2, [r7, #48]	; 0x30
 8006714:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006716:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006718:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800671a:	e841 2300 	strex	r3, r2, [r1]
 800671e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8006720:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006722:	2b00      	cmp	r3, #0
 8006724:	d1e3      	bne.n	80066ee <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	2220      	movs	r2, #32
 800672a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	2200      	movs	r2, #0
 8006732:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	681b      	ldr	r3, [r3, #0]
 8006738:	330c      	adds	r3, #12
 800673a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800673c:	693b      	ldr	r3, [r7, #16]
 800673e:	e853 3f00 	ldrex	r3, [r3]
 8006742:	60fb      	str	r3, [r7, #12]
   return(result);
 8006744:	68fb      	ldr	r3, [r7, #12]
 8006746:	f023 0310 	bic.w	r3, r3, #16
 800674a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	681b      	ldr	r3, [r3, #0]
 8006752:	330c      	adds	r3, #12
 8006754:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8006758:	61fa      	str	r2, [r7, #28]
 800675a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800675c:	69b9      	ldr	r1, [r7, #24]
 800675e:	69fa      	ldr	r2, [r7, #28]
 8006760:	e841 2300 	strex	r3, r2, [r1]
 8006764:	617b      	str	r3, [r7, #20]
   return(result);
 8006766:	697b      	ldr	r3, [r7, #20]
 8006768:	2b00      	cmp	r3, #0
 800676a:	d1e3      	bne.n	8006734 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800676c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8006770:	4619      	mov	r1, r3
 8006772:	6878      	ldr	r0, [r7, #4]
 8006774:	f000 f852 	bl	800681c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8006778:	e023      	b.n	80067c2 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800677a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800677e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006782:	2b00      	cmp	r3, #0
 8006784:	d009      	beq.n	800679a <HAL_UART_IRQHandler+0x4ea>
 8006786:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800678a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800678e:	2b00      	cmp	r3, #0
 8006790:	d003      	beq.n	800679a <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8006792:	6878      	ldr	r0, [r7, #4]
 8006794:	f000 fafd 	bl	8006d92 <UART_Transmit_IT>
    return;
 8006798:	e014      	b.n	80067c4 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800679a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800679e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80067a2:	2b00      	cmp	r3, #0
 80067a4:	d00e      	beq.n	80067c4 <HAL_UART_IRQHandler+0x514>
 80067a6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80067aa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80067ae:	2b00      	cmp	r3, #0
 80067b0:	d008      	beq.n	80067c4 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 80067b2:	6878      	ldr	r0, [r7, #4]
 80067b4:	f000 fb3d 	bl	8006e32 <UART_EndTransmit_IT>
    return;
 80067b8:	e004      	b.n	80067c4 <HAL_UART_IRQHandler+0x514>
    return;
 80067ba:	bf00      	nop
 80067bc:	e002      	b.n	80067c4 <HAL_UART_IRQHandler+0x514>
      return;
 80067be:	bf00      	nop
 80067c0:	e000      	b.n	80067c4 <HAL_UART_IRQHandler+0x514>
      return;
 80067c2:	bf00      	nop
  }
}
 80067c4:	37e8      	adds	r7, #232	; 0xe8
 80067c6:	46bd      	mov	sp, r7
 80067c8:	bd80      	pop	{r7, pc}
 80067ca:	bf00      	nop

080067cc <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80067cc:	b480      	push	{r7}
 80067ce:	b083      	sub	sp, #12
 80067d0:	af00      	add	r7, sp, #0
 80067d2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80067d4:	bf00      	nop
 80067d6:	370c      	adds	r7, #12
 80067d8:	46bd      	mov	sp, r7
 80067da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067de:	4770      	bx	lr

080067e0 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80067e0:	b480      	push	{r7}
 80067e2:	b083      	sub	sp, #12
 80067e4:	af00      	add	r7, sp, #0
 80067e6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 80067e8:	bf00      	nop
 80067ea:	370c      	adds	r7, #12
 80067ec:	46bd      	mov	sp, r7
 80067ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067f2:	4770      	bx	lr

080067f4 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80067f4:	b480      	push	{r7}
 80067f6:	b083      	sub	sp, #12
 80067f8:	af00      	add	r7, sp, #0
 80067fa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 80067fc:	bf00      	nop
 80067fe:	370c      	adds	r7, #12
 8006800:	46bd      	mov	sp, r7
 8006802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006806:	4770      	bx	lr

08006808 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006808:	b480      	push	{r7}
 800680a:	b083      	sub	sp, #12
 800680c:	af00      	add	r7, sp, #0
 800680e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8006810:	bf00      	nop
 8006812:	370c      	adds	r7, #12
 8006814:	46bd      	mov	sp, r7
 8006816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800681a:	4770      	bx	lr

0800681c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800681c:	b480      	push	{r7}
 800681e:	b083      	sub	sp, #12
 8006820:	af00      	add	r7, sp, #0
 8006822:	6078      	str	r0, [r7, #4]
 8006824:	460b      	mov	r3, r1
 8006826:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006828:	bf00      	nop
 800682a:	370c      	adds	r7, #12
 800682c:	46bd      	mov	sp, r7
 800682e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006832:	4770      	bx	lr

08006834 <HAL_UART_GetState>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL state
  */
HAL_UART_StateTypeDef HAL_UART_GetState(UART_HandleTypeDef *huart)
{
 8006834:	b480      	push	{r7}
 8006836:	b085      	sub	sp, #20
 8006838:	af00      	add	r7, sp, #0
 800683a:	6078      	str	r0, [r7, #4]
  uint32_t temp1 = 0x00U, temp2 = 0x00U;
 800683c:	2300      	movs	r3, #0
 800683e:	60fb      	str	r3, [r7, #12]
 8006840:	2300      	movs	r3, #0
 8006842:	60bb      	str	r3, [r7, #8]
  temp1 = huart->gState;
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800684a:	b2db      	uxtb	r3, r3
 800684c:	60fb      	str	r3, [r7, #12]
  temp2 = huart->RxState;
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006854:	b2db      	uxtb	r3, r3
 8006856:	60bb      	str	r3, [r7, #8]

  return (HAL_UART_StateTypeDef)(temp1 | temp2);
 8006858:	68fb      	ldr	r3, [r7, #12]
 800685a:	b2da      	uxtb	r2, r3
 800685c:	68bb      	ldr	r3, [r7, #8]
 800685e:	b2db      	uxtb	r3, r3
 8006860:	4313      	orrs	r3, r2
 8006862:	b2db      	uxtb	r3, r3
}
 8006864:	4618      	mov	r0, r3
 8006866:	3714      	adds	r7, #20
 8006868:	46bd      	mov	sp, r7
 800686a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800686e:	4770      	bx	lr

08006870 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8006870:	b580      	push	{r7, lr}
 8006872:	b090      	sub	sp, #64	; 0x40
 8006874:	af00      	add	r7, sp, #0
 8006876:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800687c:	63fb      	str	r3, [r7, #60]	; 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	681b      	ldr	r3, [r3, #0]
 8006882:	681b      	ldr	r3, [r3, #0]
 8006884:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006888:	2b00      	cmp	r3, #0
 800688a:	d137      	bne.n	80068fc <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 800688c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800688e:	2200      	movs	r2, #0
 8006890:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8006892:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	3314      	adds	r3, #20
 8006898:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800689a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800689c:	e853 3f00 	ldrex	r3, [r3]
 80068a0:	623b      	str	r3, [r7, #32]
   return(result);
 80068a2:	6a3b      	ldr	r3, [r7, #32]
 80068a4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80068a8:	63bb      	str	r3, [r7, #56]	; 0x38
 80068aa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	3314      	adds	r3, #20
 80068b0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80068b2:	633a      	str	r2, [r7, #48]	; 0x30
 80068b4:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068b6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80068b8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80068ba:	e841 2300 	strex	r3, r2, [r1]
 80068be:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80068c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80068c2:	2b00      	cmp	r3, #0
 80068c4:	d1e5      	bne.n	8006892 <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80068c6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80068c8:	681b      	ldr	r3, [r3, #0]
 80068ca:	330c      	adds	r3, #12
 80068cc:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068ce:	693b      	ldr	r3, [r7, #16]
 80068d0:	e853 3f00 	ldrex	r3, [r3]
 80068d4:	60fb      	str	r3, [r7, #12]
   return(result);
 80068d6:	68fb      	ldr	r3, [r7, #12]
 80068d8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80068dc:	637b      	str	r3, [r7, #52]	; 0x34
 80068de:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	330c      	adds	r3, #12
 80068e4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80068e6:	61fa      	str	r2, [r7, #28]
 80068e8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068ea:	69b9      	ldr	r1, [r7, #24]
 80068ec:	69fa      	ldr	r2, [r7, #28]
 80068ee:	e841 2300 	strex	r3, r2, [r1]
 80068f2:	617b      	str	r3, [r7, #20]
   return(result);
 80068f4:	697b      	ldr	r3, [r7, #20]
 80068f6:	2b00      	cmp	r3, #0
 80068f8:	d1e5      	bne.n	80068c6 <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80068fa:	e002      	b.n	8006902 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 80068fc:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 80068fe:	f7ff ff65 	bl	80067cc <HAL_UART_TxCpltCallback>
}
 8006902:	bf00      	nop
 8006904:	3740      	adds	r7, #64	; 0x40
 8006906:	46bd      	mov	sp, r7
 8006908:	bd80      	pop	{r7, pc}

0800690a <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800690a:	b580      	push	{r7, lr}
 800690c:	b084      	sub	sp, #16
 800690e:	af00      	add	r7, sp, #0
 8006910:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006916:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8006918:	68f8      	ldr	r0, [r7, #12]
 800691a:	f7ff ff61 	bl	80067e0 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800691e:	bf00      	nop
 8006920:	3710      	adds	r7, #16
 8006922:	46bd      	mov	sp, r7
 8006924:	bd80      	pop	{r7, pc}

08006926 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8006926:	b580      	push	{r7, lr}
 8006928:	b09c      	sub	sp, #112	; 0x70
 800692a:	af00      	add	r7, sp, #0
 800692c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006932:	66fb      	str	r3, [r7, #108]	; 0x6c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	681b      	ldr	r3, [r3, #0]
 800693a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800693e:	2b00      	cmp	r3, #0
 8006940:	d172      	bne.n	8006a28 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8006942:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006944:	2200      	movs	r2, #0
 8006946:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006948:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	330c      	adds	r3, #12
 800694e:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006950:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006952:	e853 3f00 	ldrex	r3, [r3]
 8006956:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8006958:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800695a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800695e:	66bb      	str	r3, [r7, #104]	; 0x68
 8006960:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006962:	681b      	ldr	r3, [r3, #0]
 8006964:	330c      	adds	r3, #12
 8006966:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8006968:	65ba      	str	r2, [r7, #88]	; 0x58
 800696a:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800696c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800696e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8006970:	e841 2300 	strex	r3, r2, [r1]
 8006974:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8006976:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006978:	2b00      	cmp	r3, #0
 800697a:	d1e5      	bne.n	8006948 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800697c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	3314      	adds	r3, #20
 8006982:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006984:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006986:	e853 3f00 	ldrex	r3, [r3]
 800698a:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800698c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800698e:	f023 0301 	bic.w	r3, r3, #1
 8006992:	667b      	str	r3, [r7, #100]	; 0x64
 8006994:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006996:	681b      	ldr	r3, [r3, #0]
 8006998:	3314      	adds	r3, #20
 800699a:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800699c:	647a      	str	r2, [r7, #68]	; 0x44
 800699e:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069a0:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80069a2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80069a4:	e841 2300 	strex	r3, r2, [r1]
 80069a8:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80069aa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80069ac:	2b00      	cmp	r3, #0
 80069ae:	d1e5      	bne.n	800697c <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80069b0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80069b2:	681b      	ldr	r3, [r3, #0]
 80069b4:	3314      	adds	r3, #20
 80069b6:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069ba:	e853 3f00 	ldrex	r3, [r3]
 80069be:	623b      	str	r3, [r7, #32]
   return(result);
 80069c0:	6a3b      	ldr	r3, [r7, #32]
 80069c2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80069c6:	663b      	str	r3, [r7, #96]	; 0x60
 80069c8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80069ca:	681b      	ldr	r3, [r3, #0]
 80069cc:	3314      	adds	r3, #20
 80069ce:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80069d0:	633a      	str	r2, [r7, #48]	; 0x30
 80069d2:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069d4:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80069d6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80069d8:	e841 2300 	strex	r3, r2, [r1]
 80069dc:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80069de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80069e0:	2b00      	cmp	r3, #0
 80069e2:	d1e5      	bne.n	80069b0 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80069e4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80069e6:	2220      	movs	r2, #32
 80069e8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80069ec:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80069ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80069f0:	2b01      	cmp	r3, #1
 80069f2:	d119      	bne.n	8006a28 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80069f4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80069f6:	681b      	ldr	r3, [r3, #0]
 80069f8:	330c      	adds	r3, #12
 80069fa:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069fc:	693b      	ldr	r3, [r7, #16]
 80069fe:	e853 3f00 	ldrex	r3, [r3]
 8006a02:	60fb      	str	r3, [r7, #12]
   return(result);
 8006a04:	68fb      	ldr	r3, [r7, #12]
 8006a06:	f023 0310 	bic.w	r3, r3, #16
 8006a0a:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006a0c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006a0e:	681b      	ldr	r3, [r3, #0]
 8006a10:	330c      	adds	r3, #12
 8006a12:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8006a14:	61fa      	str	r2, [r7, #28]
 8006a16:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a18:	69b9      	ldr	r1, [r7, #24]
 8006a1a:	69fa      	ldr	r2, [r7, #28]
 8006a1c:	e841 2300 	strex	r3, r2, [r1]
 8006a20:	617b      	str	r3, [r7, #20]
   return(result);
 8006a22:	697b      	ldr	r3, [r7, #20]
 8006a24:	2b00      	cmp	r3, #0
 8006a26:	d1e5      	bne.n	80069f4 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006a28:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006a2a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006a2c:	2b01      	cmp	r3, #1
 8006a2e:	d106      	bne.n	8006a3e <UART_DMAReceiveCplt+0x118>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006a30:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006a32:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8006a34:	4619      	mov	r1, r3
 8006a36:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8006a38:	f7ff fef0 	bl	800681c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8006a3c:	e002      	b.n	8006a44 <UART_DMAReceiveCplt+0x11e>
    HAL_UART_RxCpltCallback(huart);
 8006a3e:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8006a40:	f7fa fdc2 	bl	80015c8 <HAL_UART_RxCpltCallback>
}
 8006a44:	bf00      	nop
 8006a46:	3770      	adds	r7, #112	; 0x70
 8006a48:	46bd      	mov	sp, r7
 8006a4a:	bd80      	pop	{r7, pc}

08006a4c <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8006a4c:	b580      	push	{r7, lr}
 8006a4e:	b084      	sub	sp, #16
 8006a50:	af00      	add	r7, sp, #0
 8006a52:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a58:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006a5a:	68fb      	ldr	r3, [r7, #12]
 8006a5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006a5e:	2b01      	cmp	r3, #1
 8006a60:	d108      	bne.n	8006a74 <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8006a62:	68fb      	ldr	r3, [r7, #12]
 8006a64:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8006a66:	085b      	lsrs	r3, r3, #1
 8006a68:	b29b      	uxth	r3, r3
 8006a6a:	4619      	mov	r1, r3
 8006a6c:	68f8      	ldr	r0, [r7, #12]
 8006a6e:	f7ff fed5 	bl	800681c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8006a72:	e002      	b.n	8006a7a <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 8006a74:	68f8      	ldr	r0, [r7, #12]
 8006a76:	f7ff febd 	bl	80067f4 <HAL_UART_RxHalfCpltCallback>
}
 8006a7a:	bf00      	nop
 8006a7c:	3710      	adds	r7, #16
 8006a7e:	46bd      	mov	sp, r7
 8006a80:	bd80      	pop	{r7, pc}

08006a82 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8006a82:	b580      	push	{r7, lr}
 8006a84:	b084      	sub	sp, #16
 8006a86:	af00      	add	r7, sp, #0
 8006a88:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8006a8a:	2300      	movs	r3, #0
 8006a8c:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a92:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8006a94:	68bb      	ldr	r3, [r7, #8]
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	695b      	ldr	r3, [r3, #20]
 8006a9a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006a9e:	2b80      	cmp	r3, #128	; 0x80
 8006aa0:	bf0c      	ite	eq
 8006aa2:	2301      	moveq	r3, #1
 8006aa4:	2300      	movne	r3, #0
 8006aa6:	b2db      	uxtb	r3, r3
 8006aa8:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8006aaa:	68bb      	ldr	r3, [r7, #8]
 8006aac:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006ab0:	b2db      	uxtb	r3, r3
 8006ab2:	2b21      	cmp	r3, #33	; 0x21
 8006ab4:	d108      	bne.n	8006ac8 <UART_DMAError+0x46>
 8006ab6:	68fb      	ldr	r3, [r7, #12]
 8006ab8:	2b00      	cmp	r3, #0
 8006aba:	d005      	beq.n	8006ac8 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8006abc:	68bb      	ldr	r3, [r7, #8]
 8006abe:	2200      	movs	r2, #0
 8006ac0:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8006ac2:	68b8      	ldr	r0, [r7, #8]
 8006ac4:	f000 f8c6 	bl	8006c54 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006ac8:	68bb      	ldr	r3, [r7, #8]
 8006aca:	681b      	ldr	r3, [r3, #0]
 8006acc:	695b      	ldr	r3, [r3, #20]
 8006ace:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006ad2:	2b40      	cmp	r3, #64	; 0x40
 8006ad4:	bf0c      	ite	eq
 8006ad6:	2301      	moveq	r3, #1
 8006ad8:	2300      	movne	r3, #0
 8006ada:	b2db      	uxtb	r3, r3
 8006adc:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8006ade:	68bb      	ldr	r3, [r7, #8]
 8006ae0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006ae4:	b2db      	uxtb	r3, r3
 8006ae6:	2b22      	cmp	r3, #34	; 0x22
 8006ae8:	d108      	bne.n	8006afc <UART_DMAError+0x7a>
 8006aea:	68fb      	ldr	r3, [r7, #12]
 8006aec:	2b00      	cmp	r3, #0
 8006aee:	d005      	beq.n	8006afc <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8006af0:	68bb      	ldr	r3, [r7, #8]
 8006af2:	2200      	movs	r2, #0
 8006af4:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8006af6:	68b8      	ldr	r0, [r7, #8]
 8006af8:	f000 f8d4 	bl	8006ca4 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8006afc:	68bb      	ldr	r3, [r7, #8]
 8006afe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b00:	f043 0210 	orr.w	r2, r3, #16
 8006b04:	68bb      	ldr	r3, [r7, #8]
 8006b06:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006b08:	68b8      	ldr	r0, [r7, #8]
 8006b0a:	f7ff fe7d 	bl	8006808 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006b0e:	bf00      	nop
 8006b10:	3710      	adds	r7, #16
 8006b12:	46bd      	mov	sp, r7
 8006b14:	bd80      	pop	{r7, pc}
	...

08006b18 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006b18:	b580      	push	{r7, lr}
 8006b1a:	b098      	sub	sp, #96	; 0x60
 8006b1c:	af00      	add	r7, sp, #0
 8006b1e:	60f8      	str	r0, [r7, #12]
 8006b20:	60b9      	str	r1, [r7, #8]
 8006b22:	4613      	mov	r3, r2
 8006b24:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8006b26:	68ba      	ldr	r2, [r7, #8]
 8006b28:	68fb      	ldr	r3, [r7, #12]
 8006b2a:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8006b2c:	68fb      	ldr	r3, [r7, #12]
 8006b2e:	88fa      	ldrh	r2, [r7, #6]
 8006b30:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006b32:	68fb      	ldr	r3, [r7, #12]
 8006b34:	2200      	movs	r2, #0
 8006b36:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006b38:	68fb      	ldr	r3, [r7, #12]
 8006b3a:	2222      	movs	r2, #34	; 0x22
 8006b3c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8006b40:	68fb      	ldr	r3, [r7, #12]
 8006b42:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b44:	4a40      	ldr	r2, [pc, #256]	; (8006c48 <UART_Start_Receive_DMA+0x130>)
 8006b46:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8006b48:	68fb      	ldr	r3, [r7, #12]
 8006b4a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b4c:	4a3f      	ldr	r2, [pc, #252]	; (8006c4c <UART_Start_Receive_DMA+0x134>)
 8006b4e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8006b50:	68fb      	ldr	r3, [r7, #12]
 8006b52:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b54:	4a3e      	ldr	r2, [pc, #248]	; (8006c50 <UART_Start_Receive_DMA+0x138>)
 8006b56:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8006b58:	68fb      	ldr	r3, [r7, #12]
 8006b5a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b5c:	2200      	movs	r2, #0
 8006b5e:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8006b60:	f107 0308 	add.w	r3, r7, #8
 8006b64:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8006b66:	68fb      	ldr	r3, [r7, #12]
 8006b68:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8006b6a:	68fb      	ldr	r3, [r7, #12]
 8006b6c:	681b      	ldr	r3, [r3, #0]
 8006b6e:	3304      	adds	r3, #4
 8006b70:	4619      	mov	r1, r3
 8006b72:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006b74:	681a      	ldr	r2, [r3, #0]
 8006b76:	88fb      	ldrh	r3, [r7, #6]
 8006b78:	f7fc fbb4 	bl	80032e4 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8006b7c:	2300      	movs	r3, #0
 8006b7e:	613b      	str	r3, [r7, #16]
 8006b80:	68fb      	ldr	r3, [r7, #12]
 8006b82:	681b      	ldr	r3, [r3, #0]
 8006b84:	681b      	ldr	r3, [r3, #0]
 8006b86:	613b      	str	r3, [r7, #16]
 8006b88:	68fb      	ldr	r3, [r7, #12]
 8006b8a:	681b      	ldr	r3, [r3, #0]
 8006b8c:	685b      	ldr	r3, [r3, #4]
 8006b8e:	613b      	str	r3, [r7, #16]
 8006b90:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006b92:	68fb      	ldr	r3, [r7, #12]
 8006b94:	2200      	movs	r2, #0
 8006b96:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 8006b9a:	68fb      	ldr	r3, [r7, #12]
 8006b9c:	691b      	ldr	r3, [r3, #16]
 8006b9e:	2b00      	cmp	r3, #0
 8006ba0:	d019      	beq.n	8006bd6 <UART_Start_Receive_DMA+0xbe>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006ba2:	68fb      	ldr	r3, [r7, #12]
 8006ba4:	681b      	ldr	r3, [r3, #0]
 8006ba6:	330c      	adds	r3, #12
 8006ba8:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006baa:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006bac:	e853 3f00 	ldrex	r3, [r3]
 8006bb0:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8006bb2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006bb4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006bb8:	65bb      	str	r3, [r7, #88]	; 0x58
 8006bba:	68fb      	ldr	r3, [r7, #12]
 8006bbc:	681b      	ldr	r3, [r3, #0]
 8006bbe:	330c      	adds	r3, #12
 8006bc0:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8006bc2:	64fa      	str	r2, [r7, #76]	; 0x4c
 8006bc4:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006bc6:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8006bc8:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8006bca:	e841 2300 	strex	r3, r2, [r1]
 8006bce:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8006bd0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006bd2:	2b00      	cmp	r3, #0
 8006bd4:	d1e5      	bne.n	8006ba2 <UART_Start_Receive_DMA+0x8a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006bd6:	68fb      	ldr	r3, [r7, #12]
 8006bd8:	681b      	ldr	r3, [r3, #0]
 8006bda:	3314      	adds	r3, #20
 8006bdc:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006bde:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006be0:	e853 3f00 	ldrex	r3, [r3]
 8006be4:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8006be6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006be8:	f043 0301 	orr.w	r3, r3, #1
 8006bec:	657b      	str	r3, [r7, #84]	; 0x54
 8006bee:	68fb      	ldr	r3, [r7, #12]
 8006bf0:	681b      	ldr	r3, [r3, #0]
 8006bf2:	3314      	adds	r3, #20
 8006bf4:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8006bf6:	63ba      	str	r2, [r7, #56]	; 0x38
 8006bf8:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006bfa:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8006bfc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006bfe:	e841 2300 	strex	r3, r2, [r1]
 8006c02:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8006c04:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c06:	2b00      	cmp	r3, #0
 8006c08:	d1e5      	bne.n	8006bd6 <UART_Start_Receive_DMA+0xbe>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006c0a:	68fb      	ldr	r3, [r7, #12]
 8006c0c:	681b      	ldr	r3, [r3, #0]
 8006c0e:	3314      	adds	r3, #20
 8006c10:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c12:	69bb      	ldr	r3, [r7, #24]
 8006c14:	e853 3f00 	ldrex	r3, [r3]
 8006c18:	617b      	str	r3, [r7, #20]
   return(result);
 8006c1a:	697b      	ldr	r3, [r7, #20]
 8006c1c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006c20:	653b      	str	r3, [r7, #80]	; 0x50
 8006c22:	68fb      	ldr	r3, [r7, #12]
 8006c24:	681b      	ldr	r3, [r3, #0]
 8006c26:	3314      	adds	r3, #20
 8006c28:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8006c2a:	627a      	str	r2, [r7, #36]	; 0x24
 8006c2c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c2e:	6a39      	ldr	r1, [r7, #32]
 8006c30:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006c32:	e841 2300 	strex	r3, r2, [r1]
 8006c36:	61fb      	str	r3, [r7, #28]
   return(result);
 8006c38:	69fb      	ldr	r3, [r7, #28]
 8006c3a:	2b00      	cmp	r3, #0
 8006c3c:	d1e5      	bne.n	8006c0a <UART_Start_Receive_DMA+0xf2>

  return HAL_OK;
 8006c3e:	2300      	movs	r3, #0
}
 8006c40:	4618      	mov	r0, r3
 8006c42:	3760      	adds	r7, #96	; 0x60
 8006c44:	46bd      	mov	sp, r7
 8006c46:	bd80      	pop	{r7, pc}
 8006c48:	08006927 	.word	0x08006927
 8006c4c:	08006a4d 	.word	0x08006a4d
 8006c50:	08006a83 	.word	0x08006a83

08006c54 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8006c54:	b480      	push	{r7}
 8006c56:	b089      	sub	sp, #36	; 0x24
 8006c58:	af00      	add	r7, sp, #0
 8006c5a:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	681b      	ldr	r3, [r3, #0]
 8006c60:	330c      	adds	r3, #12
 8006c62:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c64:	68fb      	ldr	r3, [r7, #12]
 8006c66:	e853 3f00 	ldrex	r3, [r3]
 8006c6a:	60bb      	str	r3, [r7, #8]
   return(result);
 8006c6c:	68bb      	ldr	r3, [r7, #8]
 8006c6e:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8006c72:	61fb      	str	r3, [r7, #28]
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	681b      	ldr	r3, [r3, #0]
 8006c78:	330c      	adds	r3, #12
 8006c7a:	69fa      	ldr	r2, [r7, #28]
 8006c7c:	61ba      	str	r2, [r7, #24]
 8006c7e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c80:	6979      	ldr	r1, [r7, #20]
 8006c82:	69ba      	ldr	r2, [r7, #24]
 8006c84:	e841 2300 	strex	r3, r2, [r1]
 8006c88:	613b      	str	r3, [r7, #16]
   return(result);
 8006c8a:	693b      	ldr	r3, [r7, #16]
 8006c8c:	2b00      	cmp	r3, #0
 8006c8e:	d1e5      	bne.n	8006c5c <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	2220      	movs	r2, #32
 8006c94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 8006c98:	bf00      	nop
 8006c9a:	3724      	adds	r7, #36	; 0x24
 8006c9c:	46bd      	mov	sp, r7
 8006c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ca2:	4770      	bx	lr

08006ca4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006ca4:	b480      	push	{r7}
 8006ca6:	b095      	sub	sp, #84	; 0x54
 8006ca8:	af00      	add	r7, sp, #0
 8006caa:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	681b      	ldr	r3, [r3, #0]
 8006cb0:	330c      	adds	r3, #12
 8006cb2:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006cb4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006cb6:	e853 3f00 	ldrex	r3, [r3]
 8006cba:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8006cbc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006cbe:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006cc2:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	681b      	ldr	r3, [r3, #0]
 8006cc8:	330c      	adds	r3, #12
 8006cca:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8006ccc:	643a      	str	r2, [r7, #64]	; 0x40
 8006cce:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006cd0:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8006cd2:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006cd4:	e841 2300 	strex	r3, r2, [r1]
 8006cd8:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006cda:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006cdc:	2b00      	cmp	r3, #0
 8006cde:	d1e5      	bne.n	8006cac <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	681b      	ldr	r3, [r3, #0]
 8006ce4:	3314      	adds	r3, #20
 8006ce6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ce8:	6a3b      	ldr	r3, [r7, #32]
 8006cea:	e853 3f00 	ldrex	r3, [r3]
 8006cee:	61fb      	str	r3, [r7, #28]
   return(result);
 8006cf0:	69fb      	ldr	r3, [r7, #28]
 8006cf2:	f023 0301 	bic.w	r3, r3, #1
 8006cf6:	64bb      	str	r3, [r7, #72]	; 0x48
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	681b      	ldr	r3, [r3, #0]
 8006cfc:	3314      	adds	r3, #20
 8006cfe:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006d00:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006d02:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d04:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006d06:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006d08:	e841 2300 	strex	r3, r2, [r1]
 8006d0c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006d0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d10:	2b00      	cmp	r3, #0
 8006d12:	d1e5      	bne.n	8006ce0 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006d18:	2b01      	cmp	r3, #1
 8006d1a:	d119      	bne.n	8006d50 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	681b      	ldr	r3, [r3, #0]
 8006d20:	330c      	adds	r3, #12
 8006d22:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d24:	68fb      	ldr	r3, [r7, #12]
 8006d26:	e853 3f00 	ldrex	r3, [r3]
 8006d2a:	60bb      	str	r3, [r7, #8]
   return(result);
 8006d2c:	68bb      	ldr	r3, [r7, #8]
 8006d2e:	f023 0310 	bic.w	r3, r3, #16
 8006d32:	647b      	str	r3, [r7, #68]	; 0x44
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	681b      	ldr	r3, [r3, #0]
 8006d38:	330c      	adds	r3, #12
 8006d3a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006d3c:	61ba      	str	r2, [r7, #24]
 8006d3e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d40:	6979      	ldr	r1, [r7, #20]
 8006d42:	69ba      	ldr	r2, [r7, #24]
 8006d44:	e841 2300 	strex	r3, r2, [r1]
 8006d48:	613b      	str	r3, [r7, #16]
   return(result);
 8006d4a:	693b      	ldr	r3, [r7, #16]
 8006d4c:	2b00      	cmp	r3, #0
 8006d4e:	d1e5      	bne.n	8006d1c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	2220      	movs	r2, #32
 8006d54:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	2200      	movs	r2, #0
 8006d5c:	631a      	str	r2, [r3, #48]	; 0x30
}
 8006d5e:	bf00      	nop
 8006d60:	3754      	adds	r7, #84	; 0x54
 8006d62:	46bd      	mov	sp, r7
 8006d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d68:	4770      	bx	lr

08006d6a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006d6a:	b580      	push	{r7, lr}
 8006d6c:	b084      	sub	sp, #16
 8006d6e:	af00      	add	r7, sp, #0
 8006d70:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006d76:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8006d78:	68fb      	ldr	r3, [r7, #12]
 8006d7a:	2200      	movs	r2, #0
 8006d7c:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8006d7e:	68fb      	ldr	r3, [r7, #12]
 8006d80:	2200      	movs	r2, #0
 8006d82:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006d84:	68f8      	ldr	r0, [r7, #12]
 8006d86:	f7ff fd3f 	bl	8006808 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006d8a:	bf00      	nop
 8006d8c:	3710      	adds	r7, #16
 8006d8e:	46bd      	mov	sp, r7
 8006d90:	bd80      	pop	{r7, pc}

08006d92 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8006d92:	b480      	push	{r7}
 8006d94:	b085      	sub	sp, #20
 8006d96:	af00      	add	r7, sp, #0
 8006d98:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006da0:	b2db      	uxtb	r3, r3
 8006da2:	2b21      	cmp	r3, #33	; 0x21
 8006da4:	d13e      	bne.n	8006e24 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	689b      	ldr	r3, [r3, #8]
 8006daa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006dae:	d114      	bne.n	8006dda <UART_Transmit_IT+0x48>
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	691b      	ldr	r3, [r3, #16]
 8006db4:	2b00      	cmp	r3, #0
 8006db6:	d110      	bne.n	8006dda <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	6a1b      	ldr	r3, [r3, #32]
 8006dbc:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8006dbe:	68fb      	ldr	r3, [r7, #12]
 8006dc0:	881b      	ldrh	r3, [r3, #0]
 8006dc2:	461a      	mov	r2, r3
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006dcc:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	6a1b      	ldr	r3, [r3, #32]
 8006dd2:	1c9a      	adds	r2, r3, #2
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	621a      	str	r2, [r3, #32]
 8006dd8:	e008      	b.n	8006dec <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	6a1b      	ldr	r3, [r3, #32]
 8006dde:	1c59      	adds	r1, r3, #1
 8006de0:	687a      	ldr	r2, [r7, #4]
 8006de2:	6211      	str	r1, [r2, #32]
 8006de4:	781a      	ldrb	r2, [r3, #0]
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	681b      	ldr	r3, [r3, #0]
 8006dea:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006df0:	b29b      	uxth	r3, r3
 8006df2:	3b01      	subs	r3, #1
 8006df4:	b29b      	uxth	r3, r3
 8006df6:	687a      	ldr	r2, [r7, #4]
 8006df8:	4619      	mov	r1, r3
 8006dfa:	84d1      	strh	r1, [r2, #38]	; 0x26
 8006dfc:	2b00      	cmp	r3, #0
 8006dfe:	d10f      	bne.n	8006e20 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	681b      	ldr	r3, [r3, #0]
 8006e04:	68da      	ldr	r2, [r3, #12]
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	681b      	ldr	r3, [r3, #0]
 8006e0a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006e0e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	681b      	ldr	r3, [r3, #0]
 8006e14:	68da      	ldr	r2, [r3, #12]
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	681b      	ldr	r3, [r3, #0]
 8006e1a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006e1e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8006e20:	2300      	movs	r3, #0
 8006e22:	e000      	b.n	8006e26 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8006e24:	2302      	movs	r3, #2
  }
}
 8006e26:	4618      	mov	r0, r3
 8006e28:	3714      	adds	r7, #20
 8006e2a:	46bd      	mov	sp, r7
 8006e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e30:	4770      	bx	lr

08006e32 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006e32:	b580      	push	{r7, lr}
 8006e34:	b082      	sub	sp, #8
 8006e36:	af00      	add	r7, sp, #0
 8006e38:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	681b      	ldr	r3, [r3, #0]
 8006e3e:	68da      	ldr	r2, [r3, #12]
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006e48:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	2220      	movs	r2, #32
 8006e4e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006e52:	6878      	ldr	r0, [r7, #4]
 8006e54:	f7ff fcba 	bl	80067cc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8006e58:	2300      	movs	r3, #0
}
 8006e5a:	4618      	mov	r0, r3
 8006e5c:	3708      	adds	r7, #8
 8006e5e:	46bd      	mov	sp, r7
 8006e60:	bd80      	pop	{r7, pc}

08006e62 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8006e62:	b580      	push	{r7, lr}
 8006e64:	b08c      	sub	sp, #48	; 0x30
 8006e66:	af00      	add	r7, sp, #0
 8006e68:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006e70:	b2db      	uxtb	r3, r3
 8006e72:	2b22      	cmp	r3, #34	; 0x22
 8006e74:	f040 80ab 	bne.w	8006fce <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	689b      	ldr	r3, [r3, #8]
 8006e7c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006e80:	d117      	bne.n	8006eb2 <UART_Receive_IT+0x50>
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	691b      	ldr	r3, [r3, #16]
 8006e86:	2b00      	cmp	r3, #0
 8006e88:	d113      	bne.n	8006eb2 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8006e8a:	2300      	movs	r3, #0
 8006e8c:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006e92:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	681b      	ldr	r3, [r3, #0]
 8006e98:	685b      	ldr	r3, [r3, #4]
 8006e9a:	b29b      	uxth	r3, r3
 8006e9c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006ea0:	b29a      	uxth	r2, r3
 8006ea2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006ea4:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006eaa:	1c9a      	adds	r2, r3, #2
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	629a      	str	r2, [r3, #40]	; 0x28
 8006eb0:	e026      	b.n	8006f00 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006eb6:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8006eb8:	2300      	movs	r3, #0
 8006eba:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	689b      	ldr	r3, [r3, #8]
 8006ec0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006ec4:	d007      	beq.n	8006ed6 <UART_Receive_IT+0x74>
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	689b      	ldr	r3, [r3, #8]
 8006eca:	2b00      	cmp	r3, #0
 8006ecc:	d10a      	bne.n	8006ee4 <UART_Receive_IT+0x82>
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	691b      	ldr	r3, [r3, #16]
 8006ed2:	2b00      	cmp	r3, #0
 8006ed4:	d106      	bne.n	8006ee4 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	681b      	ldr	r3, [r3, #0]
 8006eda:	685b      	ldr	r3, [r3, #4]
 8006edc:	b2da      	uxtb	r2, r3
 8006ede:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006ee0:	701a      	strb	r2, [r3, #0]
 8006ee2:	e008      	b.n	8006ef6 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	681b      	ldr	r3, [r3, #0]
 8006ee8:	685b      	ldr	r3, [r3, #4]
 8006eea:	b2db      	uxtb	r3, r3
 8006eec:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006ef0:	b2da      	uxtb	r2, r3
 8006ef2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006ef4:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006efa:	1c5a      	adds	r2, r3, #1
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006f04:	b29b      	uxth	r3, r3
 8006f06:	3b01      	subs	r3, #1
 8006f08:	b29b      	uxth	r3, r3
 8006f0a:	687a      	ldr	r2, [r7, #4]
 8006f0c:	4619      	mov	r1, r3
 8006f0e:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8006f10:	2b00      	cmp	r3, #0
 8006f12:	d15a      	bne.n	8006fca <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	681b      	ldr	r3, [r3, #0]
 8006f18:	68da      	ldr	r2, [r3, #12]
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	681b      	ldr	r3, [r3, #0]
 8006f1e:	f022 0220 	bic.w	r2, r2, #32
 8006f22:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	681b      	ldr	r3, [r3, #0]
 8006f28:	68da      	ldr	r2, [r3, #12]
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	681b      	ldr	r3, [r3, #0]
 8006f2e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006f32:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	681b      	ldr	r3, [r3, #0]
 8006f38:	695a      	ldr	r2, [r3, #20]
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	681b      	ldr	r3, [r3, #0]
 8006f3e:	f022 0201 	bic.w	r2, r2, #1
 8006f42:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	2220      	movs	r2, #32
 8006f48:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006f50:	2b01      	cmp	r3, #1
 8006f52:	d135      	bne.n	8006fc0 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	2200      	movs	r2, #0
 8006f58:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	681b      	ldr	r3, [r3, #0]
 8006f5e:	330c      	adds	r3, #12
 8006f60:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f62:	697b      	ldr	r3, [r7, #20]
 8006f64:	e853 3f00 	ldrex	r3, [r3]
 8006f68:	613b      	str	r3, [r7, #16]
   return(result);
 8006f6a:	693b      	ldr	r3, [r7, #16]
 8006f6c:	f023 0310 	bic.w	r3, r3, #16
 8006f70:	627b      	str	r3, [r7, #36]	; 0x24
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	681b      	ldr	r3, [r3, #0]
 8006f76:	330c      	adds	r3, #12
 8006f78:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006f7a:	623a      	str	r2, [r7, #32]
 8006f7c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f7e:	69f9      	ldr	r1, [r7, #28]
 8006f80:	6a3a      	ldr	r2, [r7, #32]
 8006f82:	e841 2300 	strex	r3, r2, [r1]
 8006f86:	61bb      	str	r3, [r7, #24]
   return(result);
 8006f88:	69bb      	ldr	r3, [r7, #24]
 8006f8a:	2b00      	cmp	r3, #0
 8006f8c:	d1e5      	bne.n	8006f5a <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	681b      	ldr	r3, [r3, #0]
 8006f92:	681b      	ldr	r3, [r3, #0]
 8006f94:	f003 0310 	and.w	r3, r3, #16
 8006f98:	2b10      	cmp	r3, #16
 8006f9a:	d10a      	bne.n	8006fb2 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006f9c:	2300      	movs	r3, #0
 8006f9e:	60fb      	str	r3, [r7, #12]
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	681b      	ldr	r3, [r3, #0]
 8006fa4:	681b      	ldr	r3, [r3, #0]
 8006fa6:	60fb      	str	r3, [r7, #12]
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	681b      	ldr	r3, [r3, #0]
 8006fac:	685b      	ldr	r3, [r3, #4]
 8006fae:	60fb      	str	r3, [r7, #12]
 8006fb0:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8006fb6:	4619      	mov	r1, r3
 8006fb8:	6878      	ldr	r0, [r7, #4]
 8006fba:	f7ff fc2f 	bl	800681c <HAL_UARTEx_RxEventCallback>
 8006fbe:	e002      	b.n	8006fc6 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8006fc0:	6878      	ldr	r0, [r7, #4]
 8006fc2:	f7fa fb01 	bl	80015c8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8006fc6:	2300      	movs	r3, #0
 8006fc8:	e002      	b.n	8006fd0 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8006fca:	2300      	movs	r3, #0
 8006fcc:	e000      	b.n	8006fd0 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8006fce:	2302      	movs	r3, #2
  }
}
 8006fd0:	4618      	mov	r0, r3
 8006fd2:	3730      	adds	r7, #48	; 0x30
 8006fd4:	46bd      	mov	sp, r7
 8006fd6:	bd80      	pop	{r7, pc}

08006fd8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006fd8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006fdc:	b0c0      	sub	sp, #256	; 0x100
 8006fde:	af00      	add	r7, sp, #0
 8006fe0:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006fe4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006fe8:	681b      	ldr	r3, [r3, #0]
 8006fea:	691b      	ldr	r3, [r3, #16]
 8006fec:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8006ff0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006ff4:	68d9      	ldr	r1, [r3, #12]
 8006ff6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006ffa:	681a      	ldr	r2, [r3, #0]
 8006ffc:	ea40 0301 	orr.w	r3, r0, r1
 8007000:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8007002:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007006:	689a      	ldr	r2, [r3, #8]
 8007008:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800700c:	691b      	ldr	r3, [r3, #16]
 800700e:	431a      	orrs	r2, r3
 8007010:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007014:	695b      	ldr	r3, [r3, #20]
 8007016:	431a      	orrs	r2, r3
 8007018:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800701c:	69db      	ldr	r3, [r3, #28]
 800701e:	4313      	orrs	r3, r2
 8007020:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8007024:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007028:	681b      	ldr	r3, [r3, #0]
 800702a:	68db      	ldr	r3, [r3, #12]
 800702c:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8007030:	f021 010c 	bic.w	r1, r1, #12
 8007034:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007038:	681a      	ldr	r2, [r3, #0]
 800703a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800703e:	430b      	orrs	r3, r1
 8007040:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8007042:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007046:	681b      	ldr	r3, [r3, #0]
 8007048:	695b      	ldr	r3, [r3, #20]
 800704a:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800704e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007052:	6999      	ldr	r1, [r3, #24]
 8007054:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007058:	681a      	ldr	r2, [r3, #0]
 800705a:	ea40 0301 	orr.w	r3, r0, r1
 800705e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8007060:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007064:	681a      	ldr	r2, [r3, #0]
 8007066:	4b8f      	ldr	r3, [pc, #572]	; (80072a4 <UART_SetConfig+0x2cc>)
 8007068:	429a      	cmp	r2, r3
 800706a:	d005      	beq.n	8007078 <UART_SetConfig+0xa0>
 800706c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007070:	681a      	ldr	r2, [r3, #0]
 8007072:	4b8d      	ldr	r3, [pc, #564]	; (80072a8 <UART_SetConfig+0x2d0>)
 8007074:	429a      	cmp	r2, r3
 8007076:	d104      	bne.n	8007082 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8007078:	f7fd fa82 	bl	8004580 <HAL_RCC_GetPCLK2Freq>
 800707c:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8007080:	e003      	b.n	800708a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8007082:	f7fd fa69 	bl	8004558 <HAL_RCC_GetPCLK1Freq>
 8007086:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800708a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800708e:	69db      	ldr	r3, [r3, #28]
 8007090:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007094:	f040 810c 	bne.w	80072b0 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8007098:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800709c:	2200      	movs	r2, #0
 800709e:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80070a2:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80070a6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 80070aa:	4622      	mov	r2, r4
 80070ac:	462b      	mov	r3, r5
 80070ae:	1891      	adds	r1, r2, r2
 80070b0:	65b9      	str	r1, [r7, #88]	; 0x58
 80070b2:	415b      	adcs	r3, r3
 80070b4:	65fb      	str	r3, [r7, #92]	; 0x5c
 80070b6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80070ba:	4621      	mov	r1, r4
 80070bc:	eb12 0801 	adds.w	r8, r2, r1
 80070c0:	4629      	mov	r1, r5
 80070c2:	eb43 0901 	adc.w	r9, r3, r1
 80070c6:	f04f 0200 	mov.w	r2, #0
 80070ca:	f04f 0300 	mov.w	r3, #0
 80070ce:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80070d2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80070d6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80070da:	4690      	mov	r8, r2
 80070dc:	4699      	mov	r9, r3
 80070de:	4623      	mov	r3, r4
 80070e0:	eb18 0303 	adds.w	r3, r8, r3
 80070e4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80070e8:	462b      	mov	r3, r5
 80070ea:	eb49 0303 	adc.w	r3, r9, r3
 80070ee:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80070f2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80070f6:	685b      	ldr	r3, [r3, #4]
 80070f8:	2200      	movs	r2, #0
 80070fa:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80070fe:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8007102:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8007106:	460b      	mov	r3, r1
 8007108:	18db      	adds	r3, r3, r3
 800710a:	653b      	str	r3, [r7, #80]	; 0x50
 800710c:	4613      	mov	r3, r2
 800710e:	eb42 0303 	adc.w	r3, r2, r3
 8007112:	657b      	str	r3, [r7, #84]	; 0x54
 8007114:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8007118:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 800711c:	f7f9 f858 	bl	80001d0 <__aeabi_uldivmod>
 8007120:	4602      	mov	r2, r0
 8007122:	460b      	mov	r3, r1
 8007124:	4b61      	ldr	r3, [pc, #388]	; (80072ac <UART_SetConfig+0x2d4>)
 8007126:	fba3 2302 	umull	r2, r3, r3, r2
 800712a:	095b      	lsrs	r3, r3, #5
 800712c:	011c      	lsls	r4, r3, #4
 800712e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007132:	2200      	movs	r2, #0
 8007134:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8007138:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 800713c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8007140:	4642      	mov	r2, r8
 8007142:	464b      	mov	r3, r9
 8007144:	1891      	adds	r1, r2, r2
 8007146:	64b9      	str	r1, [r7, #72]	; 0x48
 8007148:	415b      	adcs	r3, r3
 800714a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800714c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8007150:	4641      	mov	r1, r8
 8007152:	eb12 0a01 	adds.w	sl, r2, r1
 8007156:	4649      	mov	r1, r9
 8007158:	eb43 0b01 	adc.w	fp, r3, r1
 800715c:	f04f 0200 	mov.w	r2, #0
 8007160:	f04f 0300 	mov.w	r3, #0
 8007164:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8007168:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800716c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007170:	4692      	mov	sl, r2
 8007172:	469b      	mov	fp, r3
 8007174:	4643      	mov	r3, r8
 8007176:	eb1a 0303 	adds.w	r3, sl, r3
 800717a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800717e:	464b      	mov	r3, r9
 8007180:	eb4b 0303 	adc.w	r3, fp, r3
 8007184:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8007188:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800718c:	685b      	ldr	r3, [r3, #4]
 800718e:	2200      	movs	r2, #0
 8007190:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8007194:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8007198:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 800719c:	460b      	mov	r3, r1
 800719e:	18db      	adds	r3, r3, r3
 80071a0:	643b      	str	r3, [r7, #64]	; 0x40
 80071a2:	4613      	mov	r3, r2
 80071a4:	eb42 0303 	adc.w	r3, r2, r3
 80071a8:	647b      	str	r3, [r7, #68]	; 0x44
 80071aa:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80071ae:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 80071b2:	f7f9 f80d 	bl	80001d0 <__aeabi_uldivmod>
 80071b6:	4602      	mov	r2, r0
 80071b8:	460b      	mov	r3, r1
 80071ba:	4611      	mov	r1, r2
 80071bc:	4b3b      	ldr	r3, [pc, #236]	; (80072ac <UART_SetConfig+0x2d4>)
 80071be:	fba3 2301 	umull	r2, r3, r3, r1
 80071c2:	095b      	lsrs	r3, r3, #5
 80071c4:	2264      	movs	r2, #100	; 0x64
 80071c6:	fb02 f303 	mul.w	r3, r2, r3
 80071ca:	1acb      	subs	r3, r1, r3
 80071cc:	00db      	lsls	r3, r3, #3
 80071ce:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80071d2:	4b36      	ldr	r3, [pc, #216]	; (80072ac <UART_SetConfig+0x2d4>)
 80071d4:	fba3 2302 	umull	r2, r3, r3, r2
 80071d8:	095b      	lsrs	r3, r3, #5
 80071da:	005b      	lsls	r3, r3, #1
 80071dc:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80071e0:	441c      	add	r4, r3
 80071e2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80071e6:	2200      	movs	r2, #0
 80071e8:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80071ec:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 80071f0:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 80071f4:	4642      	mov	r2, r8
 80071f6:	464b      	mov	r3, r9
 80071f8:	1891      	adds	r1, r2, r2
 80071fa:	63b9      	str	r1, [r7, #56]	; 0x38
 80071fc:	415b      	adcs	r3, r3
 80071fe:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007200:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8007204:	4641      	mov	r1, r8
 8007206:	1851      	adds	r1, r2, r1
 8007208:	6339      	str	r1, [r7, #48]	; 0x30
 800720a:	4649      	mov	r1, r9
 800720c:	414b      	adcs	r3, r1
 800720e:	637b      	str	r3, [r7, #52]	; 0x34
 8007210:	f04f 0200 	mov.w	r2, #0
 8007214:	f04f 0300 	mov.w	r3, #0
 8007218:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 800721c:	4659      	mov	r1, fp
 800721e:	00cb      	lsls	r3, r1, #3
 8007220:	4651      	mov	r1, sl
 8007222:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007226:	4651      	mov	r1, sl
 8007228:	00ca      	lsls	r2, r1, #3
 800722a:	4610      	mov	r0, r2
 800722c:	4619      	mov	r1, r3
 800722e:	4603      	mov	r3, r0
 8007230:	4642      	mov	r2, r8
 8007232:	189b      	adds	r3, r3, r2
 8007234:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8007238:	464b      	mov	r3, r9
 800723a:	460a      	mov	r2, r1
 800723c:	eb42 0303 	adc.w	r3, r2, r3
 8007240:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8007244:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007248:	685b      	ldr	r3, [r3, #4]
 800724a:	2200      	movs	r2, #0
 800724c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8007250:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8007254:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8007258:	460b      	mov	r3, r1
 800725a:	18db      	adds	r3, r3, r3
 800725c:	62bb      	str	r3, [r7, #40]	; 0x28
 800725e:	4613      	mov	r3, r2
 8007260:	eb42 0303 	adc.w	r3, r2, r3
 8007264:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007266:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800726a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800726e:	f7f8 ffaf 	bl	80001d0 <__aeabi_uldivmod>
 8007272:	4602      	mov	r2, r0
 8007274:	460b      	mov	r3, r1
 8007276:	4b0d      	ldr	r3, [pc, #52]	; (80072ac <UART_SetConfig+0x2d4>)
 8007278:	fba3 1302 	umull	r1, r3, r3, r2
 800727c:	095b      	lsrs	r3, r3, #5
 800727e:	2164      	movs	r1, #100	; 0x64
 8007280:	fb01 f303 	mul.w	r3, r1, r3
 8007284:	1ad3      	subs	r3, r2, r3
 8007286:	00db      	lsls	r3, r3, #3
 8007288:	3332      	adds	r3, #50	; 0x32
 800728a:	4a08      	ldr	r2, [pc, #32]	; (80072ac <UART_SetConfig+0x2d4>)
 800728c:	fba2 2303 	umull	r2, r3, r2, r3
 8007290:	095b      	lsrs	r3, r3, #5
 8007292:	f003 0207 	and.w	r2, r3, #7
 8007296:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800729a:	681b      	ldr	r3, [r3, #0]
 800729c:	4422      	add	r2, r4
 800729e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80072a0:	e105      	b.n	80074ae <UART_SetConfig+0x4d6>
 80072a2:	bf00      	nop
 80072a4:	40011000 	.word	0x40011000
 80072a8:	40011400 	.word	0x40011400
 80072ac:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80072b0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80072b4:	2200      	movs	r2, #0
 80072b6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80072ba:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80072be:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 80072c2:	4642      	mov	r2, r8
 80072c4:	464b      	mov	r3, r9
 80072c6:	1891      	adds	r1, r2, r2
 80072c8:	6239      	str	r1, [r7, #32]
 80072ca:	415b      	adcs	r3, r3
 80072cc:	627b      	str	r3, [r7, #36]	; 0x24
 80072ce:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80072d2:	4641      	mov	r1, r8
 80072d4:	1854      	adds	r4, r2, r1
 80072d6:	4649      	mov	r1, r9
 80072d8:	eb43 0501 	adc.w	r5, r3, r1
 80072dc:	f04f 0200 	mov.w	r2, #0
 80072e0:	f04f 0300 	mov.w	r3, #0
 80072e4:	00eb      	lsls	r3, r5, #3
 80072e6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80072ea:	00e2      	lsls	r2, r4, #3
 80072ec:	4614      	mov	r4, r2
 80072ee:	461d      	mov	r5, r3
 80072f0:	4643      	mov	r3, r8
 80072f2:	18e3      	adds	r3, r4, r3
 80072f4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80072f8:	464b      	mov	r3, r9
 80072fa:	eb45 0303 	adc.w	r3, r5, r3
 80072fe:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8007302:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007306:	685b      	ldr	r3, [r3, #4]
 8007308:	2200      	movs	r2, #0
 800730a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800730e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8007312:	f04f 0200 	mov.w	r2, #0
 8007316:	f04f 0300 	mov.w	r3, #0
 800731a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800731e:	4629      	mov	r1, r5
 8007320:	008b      	lsls	r3, r1, #2
 8007322:	4621      	mov	r1, r4
 8007324:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007328:	4621      	mov	r1, r4
 800732a:	008a      	lsls	r2, r1, #2
 800732c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8007330:	f7f8 ff4e 	bl	80001d0 <__aeabi_uldivmod>
 8007334:	4602      	mov	r2, r0
 8007336:	460b      	mov	r3, r1
 8007338:	4b60      	ldr	r3, [pc, #384]	; (80074bc <UART_SetConfig+0x4e4>)
 800733a:	fba3 2302 	umull	r2, r3, r3, r2
 800733e:	095b      	lsrs	r3, r3, #5
 8007340:	011c      	lsls	r4, r3, #4
 8007342:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007346:	2200      	movs	r2, #0
 8007348:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800734c:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8007350:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8007354:	4642      	mov	r2, r8
 8007356:	464b      	mov	r3, r9
 8007358:	1891      	adds	r1, r2, r2
 800735a:	61b9      	str	r1, [r7, #24]
 800735c:	415b      	adcs	r3, r3
 800735e:	61fb      	str	r3, [r7, #28]
 8007360:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007364:	4641      	mov	r1, r8
 8007366:	1851      	adds	r1, r2, r1
 8007368:	6139      	str	r1, [r7, #16]
 800736a:	4649      	mov	r1, r9
 800736c:	414b      	adcs	r3, r1
 800736e:	617b      	str	r3, [r7, #20]
 8007370:	f04f 0200 	mov.w	r2, #0
 8007374:	f04f 0300 	mov.w	r3, #0
 8007378:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800737c:	4659      	mov	r1, fp
 800737e:	00cb      	lsls	r3, r1, #3
 8007380:	4651      	mov	r1, sl
 8007382:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007386:	4651      	mov	r1, sl
 8007388:	00ca      	lsls	r2, r1, #3
 800738a:	4610      	mov	r0, r2
 800738c:	4619      	mov	r1, r3
 800738e:	4603      	mov	r3, r0
 8007390:	4642      	mov	r2, r8
 8007392:	189b      	adds	r3, r3, r2
 8007394:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8007398:	464b      	mov	r3, r9
 800739a:	460a      	mov	r2, r1
 800739c:	eb42 0303 	adc.w	r3, r2, r3
 80073a0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80073a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80073a8:	685b      	ldr	r3, [r3, #4]
 80073aa:	2200      	movs	r2, #0
 80073ac:	67bb      	str	r3, [r7, #120]	; 0x78
 80073ae:	67fa      	str	r2, [r7, #124]	; 0x7c
 80073b0:	f04f 0200 	mov.w	r2, #0
 80073b4:	f04f 0300 	mov.w	r3, #0
 80073b8:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 80073bc:	4649      	mov	r1, r9
 80073be:	008b      	lsls	r3, r1, #2
 80073c0:	4641      	mov	r1, r8
 80073c2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80073c6:	4641      	mov	r1, r8
 80073c8:	008a      	lsls	r2, r1, #2
 80073ca:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80073ce:	f7f8 feff 	bl	80001d0 <__aeabi_uldivmod>
 80073d2:	4602      	mov	r2, r0
 80073d4:	460b      	mov	r3, r1
 80073d6:	4b39      	ldr	r3, [pc, #228]	; (80074bc <UART_SetConfig+0x4e4>)
 80073d8:	fba3 1302 	umull	r1, r3, r3, r2
 80073dc:	095b      	lsrs	r3, r3, #5
 80073de:	2164      	movs	r1, #100	; 0x64
 80073e0:	fb01 f303 	mul.w	r3, r1, r3
 80073e4:	1ad3      	subs	r3, r2, r3
 80073e6:	011b      	lsls	r3, r3, #4
 80073e8:	3332      	adds	r3, #50	; 0x32
 80073ea:	4a34      	ldr	r2, [pc, #208]	; (80074bc <UART_SetConfig+0x4e4>)
 80073ec:	fba2 2303 	umull	r2, r3, r2, r3
 80073f0:	095b      	lsrs	r3, r3, #5
 80073f2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80073f6:	441c      	add	r4, r3
 80073f8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80073fc:	2200      	movs	r2, #0
 80073fe:	673b      	str	r3, [r7, #112]	; 0x70
 8007400:	677a      	str	r2, [r7, #116]	; 0x74
 8007402:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8007406:	4642      	mov	r2, r8
 8007408:	464b      	mov	r3, r9
 800740a:	1891      	adds	r1, r2, r2
 800740c:	60b9      	str	r1, [r7, #8]
 800740e:	415b      	adcs	r3, r3
 8007410:	60fb      	str	r3, [r7, #12]
 8007412:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007416:	4641      	mov	r1, r8
 8007418:	1851      	adds	r1, r2, r1
 800741a:	6039      	str	r1, [r7, #0]
 800741c:	4649      	mov	r1, r9
 800741e:	414b      	adcs	r3, r1
 8007420:	607b      	str	r3, [r7, #4]
 8007422:	f04f 0200 	mov.w	r2, #0
 8007426:	f04f 0300 	mov.w	r3, #0
 800742a:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800742e:	4659      	mov	r1, fp
 8007430:	00cb      	lsls	r3, r1, #3
 8007432:	4651      	mov	r1, sl
 8007434:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007438:	4651      	mov	r1, sl
 800743a:	00ca      	lsls	r2, r1, #3
 800743c:	4610      	mov	r0, r2
 800743e:	4619      	mov	r1, r3
 8007440:	4603      	mov	r3, r0
 8007442:	4642      	mov	r2, r8
 8007444:	189b      	adds	r3, r3, r2
 8007446:	66bb      	str	r3, [r7, #104]	; 0x68
 8007448:	464b      	mov	r3, r9
 800744a:	460a      	mov	r2, r1
 800744c:	eb42 0303 	adc.w	r3, r2, r3
 8007450:	66fb      	str	r3, [r7, #108]	; 0x6c
 8007452:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007456:	685b      	ldr	r3, [r3, #4]
 8007458:	2200      	movs	r2, #0
 800745a:	663b      	str	r3, [r7, #96]	; 0x60
 800745c:	667a      	str	r2, [r7, #100]	; 0x64
 800745e:	f04f 0200 	mov.w	r2, #0
 8007462:	f04f 0300 	mov.w	r3, #0
 8007466:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800746a:	4649      	mov	r1, r9
 800746c:	008b      	lsls	r3, r1, #2
 800746e:	4641      	mov	r1, r8
 8007470:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007474:	4641      	mov	r1, r8
 8007476:	008a      	lsls	r2, r1, #2
 8007478:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800747c:	f7f8 fea8 	bl	80001d0 <__aeabi_uldivmod>
 8007480:	4602      	mov	r2, r0
 8007482:	460b      	mov	r3, r1
 8007484:	4b0d      	ldr	r3, [pc, #52]	; (80074bc <UART_SetConfig+0x4e4>)
 8007486:	fba3 1302 	umull	r1, r3, r3, r2
 800748a:	095b      	lsrs	r3, r3, #5
 800748c:	2164      	movs	r1, #100	; 0x64
 800748e:	fb01 f303 	mul.w	r3, r1, r3
 8007492:	1ad3      	subs	r3, r2, r3
 8007494:	011b      	lsls	r3, r3, #4
 8007496:	3332      	adds	r3, #50	; 0x32
 8007498:	4a08      	ldr	r2, [pc, #32]	; (80074bc <UART_SetConfig+0x4e4>)
 800749a:	fba2 2303 	umull	r2, r3, r2, r3
 800749e:	095b      	lsrs	r3, r3, #5
 80074a0:	f003 020f 	and.w	r2, r3, #15
 80074a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80074a8:	681b      	ldr	r3, [r3, #0]
 80074aa:	4422      	add	r2, r4
 80074ac:	609a      	str	r2, [r3, #8]
}
 80074ae:	bf00      	nop
 80074b0:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80074b4:	46bd      	mov	sp, r7
 80074b6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80074ba:	bf00      	nop
 80074bc:	51eb851f 	.word	0x51eb851f

080074c0 <__NVIC_SetPriority>:
{
 80074c0:	b480      	push	{r7}
 80074c2:	b083      	sub	sp, #12
 80074c4:	af00      	add	r7, sp, #0
 80074c6:	4603      	mov	r3, r0
 80074c8:	6039      	str	r1, [r7, #0]
 80074ca:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80074cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80074d0:	2b00      	cmp	r3, #0
 80074d2:	db0a      	blt.n	80074ea <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80074d4:	683b      	ldr	r3, [r7, #0]
 80074d6:	b2da      	uxtb	r2, r3
 80074d8:	490c      	ldr	r1, [pc, #48]	; (800750c <__NVIC_SetPriority+0x4c>)
 80074da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80074de:	0112      	lsls	r2, r2, #4
 80074e0:	b2d2      	uxtb	r2, r2
 80074e2:	440b      	add	r3, r1
 80074e4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80074e8:	e00a      	b.n	8007500 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80074ea:	683b      	ldr	r3, [r7, #0]
 80074ec:	b2da      	uxtb	r2, r3
 80074ee:	4908      	ldr	r1, [pc, #32]	; (8007510 <__NVIC_SetPriority+0x50>)
 80074f0:	79fb      	ldrb	r3, [r7, #7]
 80074f2:	f003 030f 	and.w	r3, r3, #15
 80074f6:	3b04      	subs	r3, #4
 80074f8:	0112      	lsls	r2, r2, #4
 80074fa:	b2d2      	uxtb	r2, r2
 80074fc:	440b      	add	r3, r1
 80074fe:	761a      	strb	r2, [r3, #24]
}
 8007500:	bf00      	nop
 8007502:	370c      	adds	r7, #12
 8007504:	46bd      	mov	sp, r7
 8007506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800750a:	4770      	bx	lr
 800750c:	e000e100 	.word	0xe000e100
 8007510:	e000ed00 	.word	0xe000ed00

08007514 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8007514:	b580      	push	{r7, lr}
 8007516:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8007518:	4b05      	ldr	r3, [pc, #20]	; (8007530 <SysTick_Handler+0x1c>)
 800751a:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800751c:	f001 fd28 	bl	8008f70 <xTaskGetSchedulerState>
 8007520:	4603      	mov	r3, r0
 8007522:	2b01      	cmp	r3, #1
 8007524:	d001      	beq.n	800752a <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8007526:	f002 fb0f 	bl	8009b48 <xPortSysTickHandler>
  }
}
 800752a:	bf00      	nop
 800752c:	bd80      	pop	{r7, pc}
 800752e:	bf00      	nop
 8007530:	e000e010 	.word	0xe000e010

08007534 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8007534:	b580      	push	{r7, lr}
 8007536:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8007538:	2100      	movs	r1, #0
 800753a:	f06f 0004 	mvn.w	r0, #4
 800753e:	f7ff ffbf 	bl	80074c0 <__NVIC_SetPriority>
#endif
}
 8007542:	bf00      	nop
 8007544:	bd80      	pop	{r7, pc}
	...

08007548 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8007548:	b480      	push	{r7}
 800754a:	b083      	sub	sp, #12
 800754c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800754e:	f3ef 8305 	mrs	r3, IPSR
 8007552:	603b      	str	r3, [r7, #0]
  return(result);
 8007554:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8007556:	2b00      	cmp	r3, #0
 8007558:	d003      	beq.n	8007562 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800755a:	f06f 0305 	mvn.w	r3, #5
 800755e:	607b      	str	r3, [r7, #4]
 8007560:	e00c      	b.n	800757c <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8007562:	4b0a      	ldr	r3, [pc, #40]	; (800758c <osKernelInitialize+0x44>)
 8007564:	681b      	ldr	r3, [r3, #0]
 8007566:	2b00      	cmp	r3, #0
 8007568:	d105      	bne.n	8007576 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800756a:	4b08      	ldr	r3, [pc, #32]	; (800758c <osKernelInitialize+0x44>)
 800756c:	2201      	movs	r2, #1
 800756e:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8007570:	2300      	movs	r3, #0
 8007572:	607b      	str	r3, [r7, #4]
 8007574:	e002      	b.n	800757c <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8007576:	f04f 33ff 	mov.w	r3, #4294967295
 800757a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800757c:	687b      	ldr	r3, [r7, #4]
}
 800757e:	4618      	mov	r0, r3
 8007580:	370c      	adds	r7, #12
 8007582:	46bd      	mov	sp, r7
 8007584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007588:	4770      	bx	lr
 800758a:	bf00      	nop
 800758c:	20000a98 	.word	0x20000a98

08007590 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8007590:	b580      	push	{r7, lr}
 8007592:	b082      	sub	sp, #8
 8007594:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007596:	f3ef 8305 	mrs	r3, IPSR
 800759a:	603b      	str	r3, [r7, #0]
  return(result);
 800759c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800759e:	2b00      	cmp	r3, #0
 80075a0:	d003      	beq.n	80075aa <osKernelStart+0x1a>
    stat = osErrorISR;
 80075a2:	f06f 0305 	mvn.w	r3, #5
 80075a6:	607b      	str	r3, [r7, #4]
 80075a8:	e010      	b.n	80075cc <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 80075aa:	4b0b      	ldr	r3, [pc, #44]	; (80075d8 <osKernelStart+0x48>)
 80075ac:	681b      	ldr	r3, [r3, #0]
 80075ae:	2b01      	cmp	r3, #1
 80075b0:	d109      	bne.n	80075c6 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 80075b2:	f7ff ffbf 	bl	8007534 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 80075b6:	4b08      	ldr	r3, [pc, #32]	; (80075d8 <osKernelStart+0x48>)
 80075b8:	2202      	movs	r2, #2
 80075ba:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 80075bc:	f001 f87c 	bl	80086b8 <vTaskStartScheduler>
      stat = osOK;
 80075c0:	2300      	movs	r3, #0
 80075c2:	607b      	str	r3, [r7, #4]
 80075c4:	e002      	b.n	80075cc <osKernelStart+0x3c>
    } else {
      stat = osError;
 80075c6:	f04f 33ff 	mov.w	r3, #4294967295
 80075ca:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80075cc:	687b      	ldr	r3, [r7, #4]
}
 80075ce:	4618      	mov	r0, r3
 80075d0:	3708      	adds	r7, #8
 80075d2:	46bd      	mov	sp, r7
 80075d4:	bd80      	pop	{r7, pc}
 80075d6:	bf00      	nop
 80075d8:	20000a98 	.word	0x20000a98

080075dc <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80075dc:	b580      	push	{r7, lr}
 80075de:	b08e      	sub	sp, #56	; 0x38
 80075e0:	af04      	add	r7, sp, #16
 80075e2:	60f8      	str	r0, [r7, #12]
 80075e4:	60b9      	str	r1, [r7, #8]
 80075e6:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80075e8:	2300      	movs	r3, #0
 80075ea:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80075ec:	f3ef 8305 	mrs	r3, IPSR
 80075f0:	617b      	str	r3, [r7, #20]
  return(result);
 80075f2:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 80075f4:	2b00      	cmp	r3, #0
 80075f6:	d17e      	bne.n	80076f6 <osThreadNew+0x11a>
 80075f8:	68fb      	ldr	r3, [r7, #12]
 80075fa:	2b00      	cmp	r3, #0
 80075fc:	d07b      	beq.n	80076f6 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 80075fe:	2380      	movs	r3, #128	; 0x80
 8007600:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8007602:	2318      	movs	r3, #24
 8007604:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8007606:	2300      	movs	r3, #0
 8007608:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 800760a:	f04f 33ff 	mov.w	r3, #4294967295
 800760e:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	2b00      	cmp	r3, #0
 8007614:	d045      	beq.n	80076a2 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	681b      	ldr	r3, [r3, #0]
 800761a:	2b00      	cmp	r3, #0
 800761c:	d002      	beq.n	8007624 <osThreadNew+0x48>
        name = attr->name;
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	681b      	ldr	r3, [r3, #0]
 8007622:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	699b      	ldr	r3, [r3, #24]
 8007628:	2b00      	cmp	r3, #0
 800762a:	d002      	beq.n	8007632 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	699b      	ldr	r3, [r3, #24]
 8007630:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8007632:	69fb      	ldr	r3, [r7, #28]
 8007634:	2b00      	cmp	r3, #0
 8007636:	d008      	beq.n	800764a <osThreadNew+0x6e>
 8007638:	69fb      	ldr	r3, [r7, #28]
 800763a:	2b38      	cmp	r3, #56	; 0x38
 800763c:	d805      	bhi.n	800764a <osThreadNew+0x6e>
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	685b      	ldr	r3, [r3, #4]
 8007642:	f003 0301 	and.w	r3, r3, #1
 8007646:	2b00      	cmp	r3, #0
 8007648:	d001      	beq.n	800764e <osThreadNew+0x72>
        return (NULL);
 800764a:	2300      	movs	r3, #0
 800764c:	e054      	b.n	80076f8 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	695b      	ldr	r3, [r3, #20]
 8007652:	2b00      	cmp	r3, #0
 8007654:	d003      	beq.n	800765e <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	695b      	ldr	r3, [r3, #20]
 800765a:	089b      	lsrs	r3, r3, #2
 800765c:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	689b      	ldr	r3, [r3, #8]
 8007662:	2b00      	cmp	r3, #0
 8007664:	d00e      	beq.n	8007684 <osThreadNew+0xa8>
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	68db      	ldr	r3, [r3, #12]
 800766a:	2bbb      	cmp	r3, #187	; 0xbb
 800766c:	d90a      	bls.n	8007684 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8007672:	2b00      	cmp	r3, #0
 8007674:	d006      	beq.n	8007684 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	695b      	ldr	r3, [r3, #20]
 800767a:	2b00      	cmp	r3, #0
 800767c:	d002      	beq.n	8007684 <osThreadNew+0xa8>
        mem = 1;
 800767e:	2301      	movs	r3, #1
 8007680:	61bb      	str	r3, [r7, #24]
 8007682:	e010      	b.n	80076a6 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	689b      	ldr	r3, [r3, #8]
 8007688:	2b00      	cmp	r3, #0
 800768a:	d10c      	bne.n	80076a6 <osThreadNew+0xca>
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	68db      	ldr	r3, [r3, #12]
 8007690:	2b00      	cmp	r3, #0
 8007692:	d108      	bne.n	80076a6 <osThreadNew+0xca>
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	691b      	ldr	r3, [r3, #16]
 8007698:	2b00      	cmp	r3, #0
 800769a:	d104      	bne.n	80076a6 <osThreadNew+0xca>
          mem = 0;
 800769c:	2300      	movs	r3, #0
 800769e:	61bb      	str	r3, [r7, #24]
 80076a0:	e001      	b.n	80076a6 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 80076a2:	2300      	movs	r3, #0
 80076a4:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 80076a6:	69bb      	ldr	r3, [r7, #24]
 80076a8:	2b01      	cmp	r3, #1
 80076aa:	d110      	bne.n	80076ce <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 80076b0:	687a      	ldr	r2, [r7, #4]
 80076b2:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80076b4:	9202      	str	r2, [sp, #8]
 80076b6:	9301      	str	r3, [sp, #4]
 80076b8:	69fb      	ldr	r3, [r7, #28]
 80076ba:	9300      	str	r3, [sp, #0]
 80076bc:	68bb      	ldr	r3, [r7, #8]
 80076be:	6a3a      	ldr	r2, [r7, #32]
 80076c0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80076c2:	68f8      	ldr	r0, [r7, #12]
 80076c4:	f000 fe0c 	bl	80082e0 <xTaskCreateStatic>
 80076c8:	4603      	mov	r3, r0
 80076ca:	613b      	str	r3, [r7, #16]
 80076cc:	e013      	b.n	80076f6 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 80076ce:	69bb      	ldr	r3, [r7, #24]
 80076d0:	2b00      	cmp	r3, #0
 80076d2:	d110      	bne.n	80076f6 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80076d4:	6a3b      	ldr	r3, [r7, #32]
 80076d6:	b29a      	uxth	r2, r3
 80076d8:	f107 0310 	add.w	r3, r7, #16
 80076dc:	9301      	str	r3, [sp, #4]
 80076de:	69fb      	ldr	r3, [r7, #28]
 80076e0:	9300      	str	r3, [sp, #0]
 80076e2:	68bb      	ldr	r3, [r7, #8]
 80076e4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80076e6:	68f8      	ldr	r0, [r7, #12]
 80076e8:	f000 fe57 	bl	800839a <xTaskCreate>
 80076ec:	4603      	mov	r3, r0
 80076ee:	2b01      	cmp	r3, #1
 80076f0:	d001      	beq.n	80076f6 <osThreadNew+0x11a>
            hTask = NULL;
 80076f2:	2300      	movs	r3, #0
 80076f4:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 80076f6:	693b      	ldr	r3, [r7, #16]
}
 80076f8:	4618      	mov	r0, r3
 80076fa:	3728      	adds	r7, #40	; 0x28
 80076fc:	46bd      	mov	sp, r7
 80076fe:	bd80      	pop	{r7, pc}

08007700 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8007700:	b580      	push	{r7, lr}
 8007702:	b084      	sub	sp, #16
 8007704:	af00      	add	r7, sp, #0
 8007706:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007708:	f3ef 8305 	mrs	r3, IPSR
 800770c:	60bb      	str	r3, [r7, #8]
  return(result);
 800770e:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8007710:	2b00      	cmp	r3, #0
 8007712:	d003      	beq.n	800771c <osDelay+0x1c>
    stat = osErrorISR;
 8007714:	f06f 0305 	mvn.w	r3, #5
 8007718:	60fb      	str	r3, [r7, #12]
 800771a:	e007      	b.n	800772c <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800771c:	2300      	movs	r3, #0
 800771e:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	2b00      	cmp	r3, #0
 8007724:	d002      	beq.n	800772c <osDelay+0x2c>
      vTaskDelay(ticks);
 8007726:	6878      	ldr	r0, [r7, #4]
 8007728:	f000 ff92 	bl	8008650 <vTaskDelay>
    }
  }

  return (stat);
 800772c:	68fb      	ldr	r3, [r7, #12]
}
 800772e:	4618      	mov	r0, r3
 8007730:	3710      	adds	r7, #16
 8007732:	46bd      	mov	sp, r7
 8007734:	bd80      	pop	{r7, pc}
	...

08007738 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8007738:	b480      	push	{r7}
 800773a:	b085      	sub	sp, #20
 800773c:	af00      	add	r7, sp, #0
 800773e:	60f8      	str	r0, [r7, #12]
 8007740:	60b9      	str	r1, [r7, #8]
 8007742:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8007744:	68fb      	ldr	r3, [r7, #12]
 8007746:	4a07      	ldr	r2, [pc, #28]	; (8007764 <vApplicationGetIdleTaskMemory+0x2c>)
 8007748:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800774a:	68bb      	ldr	r3, [r7, #8]
 800774c:	4a06      	ldr	r2, [pc, #24]	; (8007768 <vApplicationGetIdleTaskMemory+0x30>)
 800774e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	2280      	movs	r2, #128	; 0x80
 8007754:	601a      	str	r2, [r3, #0]
}
 8007756:	bf00      	nop
 8007758:	3714      	adds	r7, #20
 800775a:	46bd      	mov	sp, r7
 800775c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007760:	4770      	bx	lr
 8007762:	bf00      	nop
 8007764:	20000a9c 	.word	0x20000a9c
 8007768:	20000b58 	.word	0x20000b58

0800776c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800776c:	b480      	push	{r7}
 800776e:	b085      	sub	sp, #20
 8007770:	af00      	add	r7, sp, #0
 8007772:	60f8      	str	r0, [r7, #12]
 8007774:	60b9      	str	r1, [r7, #8]
 8007776:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8007778:	68fb      	ldr	r3, [r7, #12]
 800777a:	4a07      	ldr	r2, [pc, #28]	; (8007798 <vApplicationGetTimerTaskMemory+0x2c>)
 800777c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800777e:	68bb      	ldr	r3, [r7, #8]
 8007780:	4a06      	ldr	r2, [pc, #24]	; (800779c <vApplicationGetTimerTaskMemory+0x30>)
 8007782:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	f44f 7280 	mov.w	r2, #256	; 0x100
 800778a:	601a      	str	r2, [r3, #0]
}
 800778c:	bf00      	nop
 800778e:	3714      	adds	r7, #20
 8007790:	46bd      	mov	sp, r7
 8007792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007796:	4770      	bx	lr
 8007798:	20000d58 	.word	0x20000d58
 800779c:	20000e14 	.word	0x20000e14

080077a0 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80077a0:	b480      	push	{r7}
 80077a2:	b083      	sub	sp, #12
 80077a4:	af00      	add	r7, sp, #0
 80077a6:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	f103 0208 	add.w	r2, r3, #8
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	f04f 32ff 	mov.w	r2, #4294967295
 80077b8:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	f103 0208 	add.w	r2, r3, #8
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	f103 0208 	add.w	r2, r3, #8
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	2200      	movs	r2, #0
 80077d2:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80077d4:	bf00      	nop
 80077d6:	370c      	adds	r7, #12
 80077d8:	46bd      	mov	sp, r7
 80077da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077de:	4770      	bx	lr

080077e0 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80077e0:	b480      	push	{r7}
 80077e2:	b083      	sub	sp, #12
 80077e4:	af00      	add	r7, sp, #0
 80077e6:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	2200      	movs	r2, #0
 80077ec:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80077ee:	bf00      	nop
 80077f0:	370c      	adds	r7, #12
 80077f2:	46bd      	mov	sp, r7
 80077f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077f8:	4770      	bx	lr

080077fa <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80077fa:	b480      	push	{r7}
 80077fc:	b085      	sub	sp, #20
 80077fe:	af00      	add	r7, sp, #0
 8007800:	6078      	str	r0, [r7, #4]
 8007802:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	685b      	ldr	r3, [r3, #4]
 8007808:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800780a:	683b      	ldr	r3, [r7, #0]
 800780c:	68fa      	ldr	r2, [r7, #12]
 800780e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8007810:	68fb      	ldr	r3, [r7, #12]
 8007812:	689a      	ldr	r2, [r3, #8]
 8007814:	683b      	ldr	r3, [r7, #0]
 8007816:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8007818:	68fb      	ldr	r3, [r7, #12]
 800781a:	689b      	ldr	r3, [r3, #8]
 800781c:	683a      	ldr	r2, [r7, #0]
 800781e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8007820:	68fb      	ldr	r3, [r7, #12]
 8007822:	683a      	ldr	r2, [r7, #0]
 8007824:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8007826:	683b      	ldr	r3, [r7, #0]
 8007828:	687a      	ldr	r2, [r7, #4]
 800782a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	681b      	ldr	r3, [r3, #0]
 8007830:	1c5a      	adds	r2, r3, #1
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	601a      	str	r2, [r3, #0]
}
 8007836:	bf00      	nop
 8007838:	3714      	adds	r7, #20
 800783a:	46bd      	mov	sp, r7
 800783c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007840:	4770      	bx	lr

08007842 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007842:	b480      	push	{r7}
 8007844:	b085      	sub	sp, #20
 8007846:	af00      	add	r7, sp, #0
 8007848:	6078      	str	r0, [r7, #4]
 800784a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800784c:	683b      	ldr	r3, [r7, #0]
 800784e:	681b      	ldr	r3, [r3, #0]
 8007850:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8007852:	68bb      	ldr	r3, [r7, #8]
 8007854:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007858:	d103      	bne.n	8007862 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	691b      	ldr	r3, [r3, #16]
 800785e:	60fb      	str	r3, [r7, #12]
 8007860:	e00c      	b.n	800787c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	3308      	adds	r3, #8
 8007866:	60fb      	str	r3, [r7, #12]
 8007868:	e002      	b.n	8007870 <vListInsert+0x2e>
 800786a:	68fb      	ldr	r3, [r7, #12]
 800786c:	685b      	ldr	r3, [r3, #4]
 800786e:	60fb      	str	r3, [r7, #12]
 8007870:	68fb      	ldr	r3, [r7, #12]
 8007872:	685b      	ldr	r3, [r3, #4]
 8007874:	681b      	ldr	r3, [r3, #0]
 8007876:	68ba      	ldr	r2, [r7, #8]
 8007878:	429a      	cmp	r2, r3
 800787a:	d2f6      	bcs.n	800786a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800787c:	68fb      	ldr	r3, [r7, #12]
 800787e:	685a      	ldr	r2, [r3, #4]
 8007880:	683b      	ldr	r3, [r7, #0]
 8007882:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8007884:	683b      	ldr	r3, [r7, #0]
 8007886:	685b      	ldr	r3, [r3, #4]
 8007888:	683a      	ldr	r2, [r7, #0]
 800788a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800788c:	683b      	ldr	r3, [r7, #0]
 800788e:	68fa      	ldr	r2, [r7, #12]
 8007890:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8007892:	68fb      	ldr	r3, [r7, #12]
 8007894:	683a      	ldr	r2, [r7, #0]
 8007896:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8007898:	683b      	ldr	r3, [r7, #0]
 800789a:	687a      	ldr	r2, [r7, #4]
 800789c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	681b      	ldr	r3, [r3, #0]
 80078a2:	1c5a      	adds	r2, r3, #1
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	601a      	str	r2, [r3, #0]
}
 80078a8:	bf00      	nop
 80078aa:	3714      	adds	r7, #20
 80078ac:	46bd      	mov	sp, r7
 80078ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078b2:	4770      	bx	lr

080078b4 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80078b4:	b480      	push	{r7}
 80078b6:	b085      	sub	sp, #20
 80078b8:	af00      	add	r7, sp, #0
 80078ba:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	691b      	ldr	r3, [r3, #16]
 80078c0:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	685b      	ldr	r3, [r3, #4]
 80078c6:	687a      	ldr	r2, [r7, #4]
 80078c8:	6892      	ldr	r2, [r2, #8]
 80078ca:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	689b      	ldr	r3, [r3, #8]
 80078d0:	687a      	ldr	r2, [r7, #4]
 80078d2:	6852      	ldr	r2, [r2, #4]
 80078d4:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80078d6:	68fb      	ldr	r3, [r7, #12]
 80078d8:	685b      	ldr	r3, [r3, #4]
 80078da:	687a      	ldr	r2, [r7, #4]
 80078dc:	429a      	cmp	r2, r3
 80078de:	d103      	bne.n	80078e8 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	689a      	ldr	r2, [r3, #8]
 80078e4:	68fb      	ldr	r3, [r7, #12]
 80078e6:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	2200      	movs	r2, #0
 80078ec:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80078ee:	68fb      	ldr	r3, [r7, #12]
 80078f0:	681b      	ldr	r3, [r3, #0]
 80078f2:	1e5a      	subs	r2, r3, #1
 80078f4:	68fb      	ldr	r3, [r7, #12]
 80078f6:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80078f8:	68fb      	ldr	r3, [r7, #12]
 80078fa:	681b      	ldr	r3, [r3, #0]
}
 80078fc:	4618      	mov	r0, r3
 80078fe:	3714      	adds	r7, #20
 8007900:	46bd      	mov	sp, r7
 8007902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007906:	4770      	bx	lr

08007908 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8007908:	b580      	push	{r7, lr}
 800790a:	b084      	sub	sp, #16
 800790c:	af00      	add	r7, sp, #0
 800790e:	6078      	str	r0, [r7, #4]
 8007910:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8007916:	68fb      	ldr	r3, [r7, #12]
 8007918:	2b00      	cmp	r3, #0
 800791a:	d10a      	bne.n	8007932 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800791c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007920:	f383 8811 	msr	BASEPRI, r3
 8007924:	f3bf 8f6f 	isb	sy
 8007928:	f3bf 8f4f 	dsb	sy
 800792c:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800792e:	bf00      	nop
 8007930:	e7fe      	b.n	8007930 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8007932:	f002 f877 	bl	8009a24 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007936:	68fb      	ldr	r3, [r7, #12]
 8007938:	681a      	ldr	r2, [r3, #0]
 800793a:	68fb      	ldr	r3, [r7, #12]
 800793c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800793e:	68f9      	ldr	r1, [r7, #12]
 8007940:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8007942:	fb01 f303 	mul.w	r3, r1, r3
 8007946:	441a      	add	r2, r3
 8007948:	68fb      	ldr	r3, [r7, #12]
 800794a:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800794c:	68fb      	ldr	r3, [r7, #12]
 800794e:	2200      	movs	r2, #0
 8007950:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8007952:	68fb      	ldr	r3, [r7, #12]
 8007954:	681a      	ldr	r2, [r3, #0]
 8007956:	68fb      	ldr	r3, [r7, #12]
 8007958:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800795a:	68fb      	ldr	r3, [r7, #12]
 800795c:	681a      	ldr	r2, [r3, #0]
 800795e:	68fb      	ldr	r3, [r7, #12]
 8007960:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007962:	3b01      	subs	r3, #1
 8007964:	68f9      	ldr	r1, [r7, #12]
 8007966:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8007968:	fb01 f303 	mul.w	r3, r1, r3
 800796c:	441a      	add	r2, r3
 800796e:	68fb      	ldr	r3, [r7, #12]
 8007970:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8007972:	68fb      	ldr	r3, [r7, #12]
 8007974:	22ff      	movs	r2, #255	; 0xff
 8007976:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800797a:	68fb      	ldr	r3, [r7, #12]
 800797c:	22ff      	movs	r2, #255	; 0xff
 800797e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8007982:	683b      	ldr	r3, [r7, #0]
 8007984:	2b00      	cmp	r3, #0
 8007986:	d114      	bne.n	80079b2 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007988:	68fb      	ldr	r3, [r7, #12]
 800798a:	691b      	ldr	r3, [r3, #16]
 800798c:	2b00      	cmp	r3, #0
 800798e:	d01a      	beq.n	80079c6 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007990:	68fb      	ldr	r3, [r7, #12]
 8007992:	3310      	adds	r3, #16
 8007994:	4618      	mov	r0, r3
 8007996:	f001 f929 	bl	8008bec <xTaskRemoveFromEventList>
 800799a:	4603      	mov	r3, r0
 800799c:	2b00      	cmp	r3, #0
 800799e:	d012      	beq.n	80079c6 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80079a0:	4b0c      	ldr	r3, [pc, #48]	; (80079d4 <xQueueGenericReset+0xcc>)
 80079a2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80079a6:	601a      	str	r2, [r3, #0]
 80079a8:	f3bf 8f4f 	dsb	sy
 80079ac:	f3bf 8f6f 	isb	sy
 80079b0:	e009      	b.n	80079c6 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80079b2:	68fb      	ldr	r3, [r7, #12]
 80079b4:	3310      	adds	r3, #16
 80079b6:	4618      	mov	r0, r3
 80079b8:	f7ff fef2 	bl	80077a0 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80079bc:	68fb      	ldr	r3, [r7, #12]
 80079be:	3324      	adds	r3, #36	; 0x24
 80079c0:	4618      	mov	r0, r3
 80079c2:	f7ff feed 	bl	80077a0 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80079c6:	f002 f85d 	bl	8009a84 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80079ca:	2301      	movs	r3, #1
}
 80079cc:	4618      	mov	r0, r3
 80079ce:	3710      	adds	r7, #16
 80079d0:	46bd      	mov	sp, r7
 80079d2:	bd80      	pop	{r7, pc}
 80079d4:	e000ed04 	.word	0xe000ed04

080079d8 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80079d8:	b580      	push	{r7, lr}
 80079da:	b08e      	sub	sp, #56	; 0x38
 80079dc:	af02      	add	r7, sp, #8
 80079de:	60f8      	str	r0, [r7, #12]
 80079e0:	60b9      	str	r1, [r7, #8]
 80079e2:	607a      	str	r2, [r7, #4]
 80079e4:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80079e6:	68fb      	ldr	r3, [r7, #12]
 80079e8:	2b00      	cmp	r3, #0
 80079ea:	d10a      	bne.n	8007a02 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 80079ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80079f0:	f383 8811 	msr	BASEPRI, r3
 80079f4:	f3bf 8f6f 	isb	sy
 80079f8:	f3bf 8f4f 	dsb	sy
 80079fc:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80079fe:	bf00      	nop
 8007a00:	e7fe      	b.n	8007a00 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8007a02:	683b      	ldr	r3, [r7, #0]
 8007a04:	2b00      	cmp	r3, #0
 8007a06:	d10a      	bne.n	8007a1e <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8007a08:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007a0c:	f383 8811 	msr	BASEPRI, r3
 8007a10:	f3bf 8f6f 	isb	sy
 8007a14:	f3bf 8f4f 	dsb	sy
 8007a18:	627b      	str	r3, [r7, #36]	; 0x24
}
 8007a1a:	bf00      	nop
 8007a1c:	e7fe      	b.n	8007a1c <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	2b00      	cmp	r3, #0
 8007a22:	d002      	beq.n	8007a2a <xQueueGenericCreateStatic+0x52>
 8007a24:	68bb      	ldr	r3, [r7, #8]
 8007a26:	2b00      	cmp	r3, #0
 8007a28:	d001      	beq.n	8007a2e <xQueueGenericCreateStatic+0x56>
 8007a2a:	2301      	movs	r3, #1
 8007a2c:	e000      	b.n	8007a30 <xQueueGenericCreateStatic+0x58>
 8007a2e:	2300      	movs	r3, #0
 8007a30:	2b00      	cmp	r3, #0
 8007a32:	d10a      	bne.n	8007a4a <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8007a34:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007a38:	f383 8811 	msr	BASEPRI, r3
 8007a3c:	f3bf 8f6f 	isb	sy
 8007a40:	f3bf 8f4f 	dsb	sy
 8007a44:	623b      	str	r3, [r7, #32]
}
 8007a46:	bf00      	nop
 8007a48:	e7fe      	b.n	8007a48 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	2b00      	cmp	r3, #0
 8007a4e:	d102      	bne.n	8007a56 <xQueueGenericCreateStatic+0x7e>
 8007a50:	68bb      	ldr	r3, [r7, #8]
 8007a52:	2b00      	cmp	r3, #0
 8007a54:	d101      	bne.n	8007a5a <xQueueGenericCreateStatic+0x82>
 8007a56:	2301      	movs	r3, #1
 8007a58:	e000      	b.n	8007a5c <xQueueGenericCreateStatic+0x84>
 8007a5a:	2300      	movs	r3, #0
 8007a5c:	2b00      	cmp	r3, #0
 8007a5e:	d10a      	bne.n	8007a76 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8007a60:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007a64:	f383 8811 	msr	BASEPRI, r3
 8007a68:	f3bf 8f6f 	isb	sy
 8007a6c:	f3bf 8f4f 	dsb	sy
 8007a70:	61fb      	str	r3, [r7, #28]
}
 8007a72:	bf00      	nop
 8007a74:	e7fe      	b.n	8007a74 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8007a76:	2350      	movs	r3, #80	; 0x50
 8007a78:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8007a7a:	697b      	ldr	r3, [r7, #20]
 8007a7c:	2b50      	cmp	r3, #80	; 0x50
 8007a7e:	d00a      	beq.n	8007a96 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8007a80:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007a84:	f383 8811 	msr	BASEPRI, r3
 8007a88:	f3bf 8f6f 	isb	sy
 8007a8c:	f3bf 8f4f 	dsb	sy
 8007a90:	61bb      	str	r3, [r7, #24]
}
 8007a92:	bf00      	nop
 8007a94:	e7fe      	b.n	8007a94 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8007a96:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8007a98:	683b      	ldr	r3, [r7, #0]
 8007a9a:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8007a9c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007a9e:	2b00      	cmp	r3, #0
 8007aa0:	d00d      	beq.n	8007abe <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8007aa2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007aa4:	2201      	movs	r2, #1
 8007aa6:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8007aaa:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8007aae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007ab0:	9300      	str	r3, [sp, #0]
 8007ab2:	4613      	mov	r3, r2
 8007ab4:	687a      	ldr	r2, [r7, #4]
 8007ab6:	68b9      	ldr	r1, [r7, #8]
 8007ab8:	68f8      	ldr	r0, [r7, #12]
 8007aba:	f000 f805 	bl	8007ac8 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8007abe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8007ac0:	4618      	mov	r0, r3
 8007ac2:	3730      	adds	r7, #48	; 0x30
 8007ac4:	46bd      	mov	sp, r7
 8007ac6:	bd80      	pop	{r7, pc}

08007ac8 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8007ac8:	b580      	push	{r7, lr}
 8007aca:	b084      	sub	sp, #16
 8007acc:	af00      	add	r7, sp, #0
 8007ace:	60f8      	str	r0, [r7, #12]
 8007ad0:	60b9      	str	r1, [r7, #8]
 8007ad2:	607a      	str	r2, [r7, #4]
 8007ad4:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8007ad6:	68bb      	ldr	r3, [r7, #8]
 8007ad8:	2b00      	cmp	r3, #0
 8007ada:	d103      	bne.n	8007ae4 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8007adc:	69bb      	ldr	r3, [r7, #24]
 8007ade:	69ba      	ldr	r2, [r7, #24]
 8007ae0:	601a      	str	r2, [r3, #0]
 8007ae2:	e002      	b.n	8007aea <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8007ae4:	69bb      	ldr	r3, [r7, #24]
 8007ae6:	687a      	ldr	r2, [r7, #4]
 8007ae8:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8007aea:	69bb      	ldr	r3, [r7, #24]
 8007aec:	68fa      	ldr	r2, [r7, #12]
 8007aee:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8007af0:	69bb      	ldr	r3, [r7, #24]
 8007af2:	68ba      	ldr	r2, [r7, #8]
 8007af4:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8007af6:	2101      	movs	r1, #1
 8007af8:	69b8      	ldr	r0, [r7, #24]
 8007afa:	f7ff ff05 	bl	8007908 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8007afe:	69bb      	ldr	r3, [r7, #24]
 8007b00:	78fa      	ldrb	r2, [r7, #3]
 8007b02:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8007b06:	bf00      	nop
 8007b08:	3710      	adds	r7, #16
 8007b0a:	46bd      	mov	sp, r7
 8007b0c:	bd80      	pop	{r7, pc}
	...

08007b10 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8007b10:	b580      	push	{r7, lr}
 8007b12:	b08e      	sub	sp, #56	; 0x38
 8007b14:	af00      	add	r7, sp, #0
 8007b16:	60f8      	str	r0, [r7, #12]
 8007b18:	60b9      	str	r1, [r7, #8]
 8007b1a:	607a      	str	r2, [r7, #4]
 8007b1c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8007b1e:	2300      	movs	r3, #0
 8007b20:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007b22:	68fb      	ldr	r3, [r7, #12]
 8007b24:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8007b26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007b28:	2b00      	cmp	r3, #0
 8007b2a:	d10a      	bne.n	8007b42 <xQueueGenericSend+0x32>
	__asm volatile
 8007b2c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b30:	f383 8811 	msr	BASEPRI, r3
 8007b34:	f3bf 8f6f 	isb	sy
 8007b38:	f3bf 8f4f 	dsb	sy
 8007b3c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8007b3e:	bf00      	nop
 8007b40:	e7fe      	b.n	8007b40 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007b42:	68bb      	ldr	r3, [r7, #8]
 8007b44:	2b00      	cmp	r3, #0
 8007b46:	d103      	bne.n	8007b50 <xQueueGenericSend+0x40>
 8007b48:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007b4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007b4c:	2b00      	cmp	r3, #0
 8007b4e:	d101      	bne.n	8007b54 <xQueueGenericSend+0x44>
 8007b50:	2301      	movs	r3, #1
 8007b52:	e000      	b.n	8007b56 <xQueueGenericSend+0x46>
 8007b54:	2300      	movs	r3, #0
 8007b56:	2b00      	cmp	r3, #0
 8007b58:	d10a      	bne.n	8007b70 <xQueueGenericSend+0x60>
	__asm volatile
 8007b5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b5e:	f383 8811 	msr	BASEPRI, r3
 8007b62:	f3bf 8f6f 	isb	sy
 8007b66:	f3bf 8f4f 	dsb	sy
 8007b6a:	627b      	str	r3, [r7, #36]	; 0x24
}
 8007b6c:	bf00      	nop
 8007b6e:	e7fe      	b.n	8007b6e <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8007b70:	683b      	ldr	r3, [r7, #0]
 8007b72:	2b02      	cmp	r3, #2
 8007b74:	d103      	bne.n	8007b7e <xQueueGenericSend+0x6e>
 8007b76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007b78:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007b7a:	2b01      	cmp	r3, #1
 8007b7c:	d101      	bne.n	8007b82 <xQueueGenericSend+0x72>
 8007b7e:	2301      	movs	r3, #1
 8007b80:	e000      	b.n	8007b84 <xQueueGenericSend+0x74>
 8007b82:	2300      	movs	r3, #0
 8007b84:	2b00      	cmp	r3, #0
 8007b86:	d10a      	bne.n	8007b9e <xQueueGenericSend+0x8e>
	__asm volatile
 8007b88:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b8c:	f383 8811 	msr	BASEPRI, r3
 8007b90:	f3bf 8f6f 	isb	sy
 8007b94:	f3bf 8f4f 	dsb	sy
 8007b98:	623b      	str	r3, [r7, #32]
}
 8007b9a:	bf00      	nop
 8007b9c:	e7fe      	b.n	8007b9c <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007b9e:	f001 f9e7 	bl	8008f70 <xTaskGetSchedulerState>
 8007ba2:	4603      	mov	r3, r0
 8007ba4:	2b00      	cmp	r3, #0
 8007ba6:	d102      	bne.n	8007bae <xQueueGenericSend+0x9e>
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	2b00      	cmp	r3, #0
 8007bac:	d101      	bne.n	8007bb2 <xQueueGenericSend+0xa2>
 8007bae:	2301      	movs	r3, #1
 8007bb0:	e000      	b.n	8007bb4 <xQueueGenericSend+0xa4>
 8007bb2:	2300      	movs	r3, #0
 8007bb4:	2b00      	cmp	r3, #0
 8007bb6:	d10a      	bne.n	8007bce <xQueueGenericSend+0xbe>
	__asm volatile
 8007bb8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007bbc:	f383 8811 	msr	BASEPRI, r3
 8007bc0:	f3bf 8f6f 	isb	sy
 8007bc4:	f3bf 8f4f 	dsb	sy
 8007bc8:	61fb      	str	r3, [r7, #28]
}
 8007bca:	bf00      	nop
 8007bcc:	e7fe      	b.n	8007bcc <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8007bce:	f001 ff29 	bl	8009a24 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8007bd2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007bd4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007bd6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007bd8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007bda:	429a      	cmp	r2, r3
 8007bdc:	d302      	bcc.n	8007be4 <xQueueGenericSend+0xd4>
 8007bde:	683b      	ldr	r3, [r7, #0]
 8007be0:	2b02      	cmp	r3, #2
 8007be2:	d129      	bne.n	8007c38 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007be4:	683a      	ldr	r2, [r7, #0]
 8007be6:	68b9      	ldr	r1, [r7, #8]
 8007be8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8007bea:	f000 fa0b 	bl	8008004 <prvCopyDataToQueue>
 8007bee:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007bf0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007bf2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007bf4:	2b00      	cmp	r3, #0
 8007bf6:	d010      	beq.n	8007c1a <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007bf8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007bfa:	3324      	adds	r3, #36	; 0x24
 8007bfc:	4618      	mov	r0, r3
 8007bfe:	f000 fff5 	bl	8008bec <xTaskRemoveFromEventList>
 8007c02:	4603      	mov	r3, r0
 8007c04:	2b00      	cmp	r3, #0
 8007c06:	d013      	beq.n	8007c30 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8007c08:	4b3f      	ldr	r3, [pc, #252]	; (8007d08 <xQueueGenericSend+0x1f8>)
 8007c0a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007c0e:	601a      	str	r2, [r3, #0]
 8007c10:	f3bf 8f4f 	dsb	sy
 8007c14:	f3bf 8f6f 	isb	sy
 8007c18:	e00a      	b.n	8007c30 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8007c1a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007c1c:	2b00      	cmp	r3, #0
 8007c1e:	d007      	beq.n	8007c30 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8007c20:	4b39      	ldr	r3, [pc, #228]	; (8007d08 <xQueueGenericSend+0x1f8>)
 8007c22:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007c26:	601a      	str	r2, [r3, #0]
 8007c28:	f3bf 8f4f 	dsb	sy
 8007c2c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8007c30:	f001 ff28 	bl	8009a84 <vPortExitCritical>
				return pdPASS;
 8007c34:	2301      	movs	r3, #1
 8007c36:	e063      	b.n	8007d00 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	2b00      	cmp	r3, #0
 8007c3c:	d103      	bne.n	8007c46 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8007c3e:	f001 ff21 	bl	8009a84 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8007c42:	2300      	movs	r3, #0
 8007c44:	e05c      	b.n	8007d00 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007c46:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007c48:	2b00      	cmp	r3, #0
 8007c4a:	d106      	bne.n	8007c5a <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007c4c:	f107 0314 	add.w	r3, r7, #20
 8007c50:	4618      	mov	r0, r3
 8007c52:	f001 f82f 	bl	8008cb4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007c56:	2301      	movs	r3, #1
 8007c58:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007c5a:	f001 ff13 	bl	8009a84 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007c5e:	f000 fd9b 	bl	8008798 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007c62:	f001 fedf 	bl	8009a24 <vPortEnterCritical>
 8007c66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007c68:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007c6c:	b25b      	sxtb	r3, r3
 8007c6e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007c72:	d103      	bne.n	8007c7c <xQueueGenericSend+0x16c>
 8007c74:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007c76:	2200      	movs	r2, #0
 8007c78:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007c7c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007c7e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007c82:	b25b      	sxtb	r3, r3
 8007c84:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007c88:	d103      	bne.n	8007c92 <xQueueGenericSend+0x182>
 8007c8a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007c8c:	2200      	movs	r2, #0
 8007c8e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007c92:	f001 fef7 	bl	8009a84 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007c96:	1d3a      	adds	r2, r7, #4
 8007c98:	f107 0314 	add.w	r3, r7, #20
 8007c9c:	4611      	mov	r1, r2
 8007c9e:	4618      	mov	r0, r3
 8007ca0:	f001 f81e 	bl	8008ce0 <xTaskCheckForTimeOut>
 8007ca4:	4603      	mov	r3, r0
 8007ca6:	2b00      	cmp	r3, #0
 8007ca8:	d124      	bne.n	8007cf4 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8007caa:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8007cac:	f000 faa2 	bl	80081f4 <prvIsQueueFull>
 8007cb0:	4603      	mov	r3, r0
 8007cb2:	2b00      	cmp	r3, #0
 8007cb4:	d018      	beq.n	8007ce8 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8007cb6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007cb8:	3310      	adds	r3, #16
 8007cba:	687a      	ldr	r2, [r7, #4]
 8007cbc:	4611      	mov	r1, r2
 8007cbe:	4618      	mov	r0, r3
 8007cc0:	f000 ff44 	bl	8008b4c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8007cc4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8007cc6:	f000 fa2d 	bl	8008124 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8007cca:	f000 fd73 	bl	80087b4 <xTaskResumeAll>
 8007cce:	4603      	mov	r3, r0
 8007cd0:	2b00      	cmp	r3, #0
 8007cd2:	f47f af7c 	bne.w	8007bce <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8007cd6:	4b0c      	ldr	r3, [pc, #48]	; (8007d08 <xQueueGenericSend+0x1f8>)
 8007cd8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007cdc:	601a      	str	r2, [r3, #0]
 8007cde:	f3bf 8f4f 	dsb	sy
 8007ce2:	f3bf 8f6f 	isb	sy
 8007ce6:	e772      	b.n	8007bce <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8007ce8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8007cea:	f000 fa1b 	bl	8008124 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007cee:	f000 fd61 	bl	80087b4 <xTaskResumeAll>
 8007cf2:	e76c      	b.n	8007bce <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8007cf4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8007cf6:	f000 fa15 	bl	8008124 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007cfa:	f000 fd5b 	bl	80087b4 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8007cfe:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8007d00:	4618      	mov	r0, r3
 8007d02:	3738      	adds	r7, #56	; 0x38
 8007d04:	46bd      	mov	sp, r7
 8007d06:	bd80      	pop	{r7, pc}
 8007d08:	e000ed04 	.word	0xe000ed04

08007d0c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8007d0c:	b580      	push	{r7, lr}
 8007d0e:	b090      	sub	sp, #64	; 0x40
 8007d10:	af00      	add	r7, sp, #0
 8007d12:	60f8      	str	r0, [r7, #12]
 8007d14:	60b9      	str	r1, [r7, #8]
 8007d16:	607a      	str	r2, [r7, #4]
 8007d18:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8007d1a:	68fb      	ldr	r3, [r7, #12]
 8007d1c:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 8007d1e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007d20:	2b00      	cmp	r3, #0
 8007d22:	d10a      	bne.n	8007d3a <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8007d24:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007d28:	f383 8811 	msr	BASEPRI, r3
 8007d2c:	f3bf 8f6f 	isb	sy
 8007d30:	f3bf 8f4f 	dsb	sy
 8007d34:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8007d36:	bf00      	nop
 8007d38:	e7fe      	b.n	8007d38 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007d3a:	68bb      	ldr	r3, [r7, #8]
 8007d3c:	2b00      	cmp	r3, #0
 8007d3e:	d103      	bne.n	8007d48 <xQueueGenericSendFromISR+0x3c>
 8007d40:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007d42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d44:	2b00      	cmp	r3, #0
 8007d46:	d101      	bne.n	8007d4c <xQueueGenericSendFromISR+0x40>
 8007d48:	2301      	movs	r3, #1
 8007d4a:	e000      	b.n	8007d4e <xQueueGenericSendFromISR+0x42>
 8007d4c:	2300      	movs	r3, #0
 8007d4e:	2b00      	cmp	r3, #0
 8007d50:	d10a      	bne.n	8007d68 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8007d52:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007d56:	f383 8811 	msr	BASEPRI, r3
 8007d5a:	f3bf 8f6f 	isb	sy
 8007d5e:	f3bf 8f4f 	dsb	sy
 8007d62:	627b      	str	r3, [r7, #36]	; 0x24
}
 8007d64:	bf00      	nop
 8007d66:	e7fe      	b.n	8007d66 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8007d68:	683b      	ldr	r3, [r7, #0]
 8007d6a:	2b02      	cmp	r3, #2
 8007d6c:	d103      	bne.n	8007d76 <xQueueGenericSendFromISR+0x6a>
 8007d6e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007d70:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007d72:	2b01      	cmp	r3, #1
 8007d74:	d101      	bne.n	8007d7a <xQueueGenericSendFromISR+0x6e>
 8007d76:	2301      	movs	r3, #1
 8007d78:	e000      	b.n	8007d7c <xQueueGenericSendFromISR+0x70>
 8007d7a:	2300      	movs	r3, #0
 8007d7c:	2b00      	cmp	r3, #0
 8007d7e:	d10a      	bne.n	8007d96 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8007d80:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007d84:	f383 8811 	msr	BASEPRI, r3
 8007d88:	f3bf 8f6f 	isb	sy
 8007d8c:	f3bf 8f4f 	dsb	sy
 8007d90:	623b      	str	r3, [r7, #32]
}
 8007d92:	bf00      	nop
 8007d94:	e7fe      	b.n	8007d94 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8007d96:	f001 ff27 	bl	8009be8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8007d9a:	f3ef 8211 	mrs	r2, BASEPRI
 8007d9e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007da2:	f383 8811 	msr	BASEPRI, r3
 8007da6:	f3bf 8f6f 	isb	sy
 8007daa:	f3bf 8f4f 	dsb	sy
 8007dae:	61fa      	str	r2, [r7, #28]
 8007db0:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8007db2:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8007db4:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8007db6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007db8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007dba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007dbc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007dbe:	429a      	cmp	r2, r3
 8007dc0:	d302      	bcc.n	8007dc8 <xQueueGenericSendFromISR+0xbc>
 8007dc2:	683b      	ldr	r3, [r7, #0]
 8007dc4:	2b02      	cmp	r3, #2
 8007dc6:	d12f      	bne.n	8007e28 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8007dc8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007dca:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007dce:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007dd2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007dd4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007dd6:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007dd8:	683a      	ldr	r2, [r7, #0]
 8007dda:	68b9      	ldr	r1, [r7, #8]
 8007ddc:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8007dde:	f000 f911 	bl	8008004 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8007de2:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8007de6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007dea:	d112      	bne.n	8007e12 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007dec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007dee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007df0:	2b00      	cmp	r3, #0
 8007df2:	d016      	beq.n	8007e22 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007df4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007df6:	3324      	adds	r3, #36	; 0x24
 8007df8:	4618      	mov	r0, r3
 8007dfa:	f000 fef7 	bl	8008bec <xTaskRemoveFromEventList>
 8007dfe:	4603      	mov	r3, r0
 8007e00:	2b00      	cmp	r3, #0
 8007e02:	d00e      	beq.n	8007e22 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	2b00      	cmp	r3, #0
 8007e08:	d00b      	beq.n	8007e22 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	2201      	movs	r2, #1
 8007e0e:	601a      	str	r2, [r3, #0]
 8007e10:	e007      	b.n	8007e22 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8007e12:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8007e16:	3301      	adds	r3, #1
 8007e18:	b2db      	uxtb	r3, r3
 8007e1a:	b25a      	sxtb	r2, r3
 8007e1c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007e1e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8007e22:	2301      	movs	r3, #1
 8007e24:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 8007e26:	e001      	b.n	8007e2c <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8007e28:	2300      	movs	r3, #0
 8007e2a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007e2c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007e2e:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8007e30:	697b      	ldr	r3, [r7, #20]
 8007e32:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8007e36:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8007e38:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8007e3a:	4618      	mov	r0, r3
 8007e3c:	3740      	adds	r7, #64	; 0x40
 8007e3e:	46bd      	mov	sp, r7
 8007e40:	bd80      	pop	{r7, pc}
	...

08007e44 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8007e44:	b580      	push	{r7, lr}
 8007e46:	b08c      	sub	sp, #48	; 0x30
 8007e48:	af00      	add	r7, sp, #0
 8007e4a:	60f8      	str	r0, [r7, #12]
 8007e4c:	60b9      	str	r1, [r7, #8]
 8007e4e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8007e50:	2300      	movs	r3, #0
 8007e52:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007e54:	68fb      	ldr	r3, [r7, #12]
 8007e56:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8007e58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007e5a:	2b00      	cmp	r3, #0
 8007e5c:	d10a      	bne.n	8007e74 <xQueueReceive+0x30>
	__asm volatile
 8007e5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e62:	f383 8811 	msr	BASEPRI, r3
 8007e66:	f3bf 8f6f 	isb	sy
 8007e6a:	f3bf 8f4f 	dsb	sy
 8007e6e:	623b      	str	r3, [r7, #32]
}
 8007e70:	bf00      	nop
 8007e72:	e7fe      	b.n	8007e72 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007e74:	68bb      	ldr	r3, [r7, #8]
 8007e76:	2b00      	cmp	r3, #0
 8007e78:	d103      	bne.n	8007e82 <xQueueReceive+0x3e>
 8007e7a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007e7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007e7e:	2b00      	cmp	r3, #0
 8007e80:	d101      	bne.n	8007e86 <xQueueReceive+0x42>
 8007e82:	2301      	movs	r3, #1
 8007e84:	e000      	b.n	8007e88 <xQueueReceive+0x44>
 8007e86:	2300      	movs	r3, #0
 8007e88:	2b00      	cmp	r3, #0
 8007e8a:	d10a      	bne.n	8007ea2 <xQueueReceive+0x5e>
	__asm volatile
 8007e8c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e90:	f383 8811 	msr	BASEPRI, r3
 8007e94:	f3bf 8f6f 	isb	sy
 8007e98:	f3bf 8f4f 	dsb	sy
 8007e9c:	61fb      	str	r3, [r7, #28]
}
 8007e9e:	bf00      	nop
 8007ea0:	e7fe      	b.n	8007ea0 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007ea2:	f001 f865 	bl	8008f70 <xTaskGetSchedulerState>
 8007ea6:	4603      	mov	r3, r0
 8007ea8:	2b00      	cmp	r3, #0
 8007eaa:	d102      	bne.n	8007eb2 <xQueueReceive+0x6e>
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	2b00      	cmp	r3, #0
 8007eb0:	d101      	bne.n	8007eb6 <xQueueReceive+0x72>
 8007eb2:	2301      	movs	r3, #1
 8007eb4:	e000      	b.n	8007eb8 <xQueueReceive+0x74>
 8007eb6:	2300      	movs	r3, #0
 8007eb8:	2b00      	cmp	r3, #0
 8007eba:	d10a      	bne.n	8007ed2 <xQueueReceive+0x8e>
	__asm volatile
 8007ebc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007ec0:	f383 8811 	msr	BASEPRI, r3
 8007ec4:	f3bf 8f6f 	isb	sy
 8007ec8:	f3bf 8f4f 	dsb	sy
 8007ecc:	61bb      	str	r3, [r7, #24]
}
 8007ece:	bf00      	nop
 8007ed0:	e7fe      	b.n	8007ed0 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8007ed2:	f001 fda7 	bl	8009a24 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007ed6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007ed8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007eda:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007edc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ede:	2b00      	cmp	r3, #0
 8007ee0:	d01f      	beq.n	8007f22 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8007ee2:	68b9      	ldr	r1, [r7, #8]
 8007ee4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007ee6:	f000 f8f7 	bl	80080d8 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8007eea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007eec:	1e5a      	subs	r2, r3, #1
 8007eee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007ef0:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007ef2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007ef4:	691b      	ldr	r3, [r3, #16]
 8007ef6:	2b00      	cmp	r3, #0
 8007ef8:	d00f      	beq.n	8007f1a <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007efa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007efc:	3310      	adds	r3, #16
 8007efe:	4618      	mov	r0, r3
 8007f00:	f000 fe74 	bl	8008bec <xTaskRemoveFromEventList>
 8007f04:	4603      	mov	r3, r0
 8007f06:	2b00      	cmp	r3, #0
 8007f08:	d007      	beq.n	8007f1a <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8007f0a:	4b3d      	ldr	r3, [pc, #244]	; (8008000 <xQueueReceive+0x1bc>)
 8007f0c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007f10:	601a      	str	r2, [r3, #0]
 8007f12:	f3bf 8f4f 	dsb	sy
 8007f16:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8007f1a:	f001 fdb3 	bl	8009a84 <vPortExitCritical>
				return pdPASS;
 8007f1e:	2301      	movs	r3, #1
 8007f20:	e069      	b.n	8007ff6 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007f22:	687b      	ldr	r3, [r7, #4]
 8007f24:	2b00      	cmp	r3, #0
 8007f26:	d103      	bne.n	8007f30 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8007f28:	f001 fdac 	bl	8009a84 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8007f2c:	2300      	movs	r3, #0
 8007f2e:	e062      	b.n	8007ff6 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007f30:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007f32:	2b00      	cmp	r3, #0
 8007f34:	d106      	bne.n	8007f44 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007f36:	f107 0310 	add.w	r3, r7, #16
 8007f3a:	4618      	mov	r0, r3
 8007f3c:	f000 feba 	bl	8008cb4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007f40:	2301      	movs	r3, #1
 8007f42:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007f44:	f001 fd9e 	bl	8009a84 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007f48:	f000 fc26 	bl	8008798 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007f4c:	f001 fd6a 	bl	8009a24 <vPortEnterCritical>
 8007f50:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007f52:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007f56:	b25b      	sxtb	r3, r3
 8007f58:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007f5c:	d103      	bne.n	8007f66 <xQueueReceive+0x122>
 8007f5e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007f60:	2200      	movs	r2, #0
 8007f62:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007f66:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007f68:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007f6c:	b25b      	sxtb	r3, r3
 8007f6e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007f72:	d103      	bne.n	8007f7c <xQueueReceive+0x138>
 8007f74:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007f76:	2200      	movs	r2, #0
 8007f78:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007f7c:	f001 fd82 	bl	8009a84 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007f80:	1d3a      	adds	r2, r7, #4
 8007f82:	f107 0310 	add.w	r3, r7, #16
 8007f86:	4611      	mov	r1, r2
 8007f88:	4618      	mov	r0, r3
 8007f8a:	f000 fea9 	bl	8008ce0 <xTaskCheckForTimeOut>
 8007f8e:	4603      	mov	r3, r0
 8007f90:	2b00      	cmp	r3, #0
 8007f92:	d123      	bne.n	8007fdc <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007f94:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007f96:	f000 f917 	bl	80081c8 <prvIsQueueEmpty>
 8007f9a:	4603      	mov	r3, r0
 8007f9c:	2b00      	cmp	r3, #0
 8007f9e:	d017      	beq.n	8007fd0 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8007fa0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007fa2:	3324      	adds	r3, #36	; 0x24
 8007fa4:	687a      	ldr	r2, [r7, #4]
 8007fa6:	4611      	mov	r1, r2
 8007fa8:	4618      	mov	r0, r3
 8007faa:	f000 fdcf 	bl	8008b4c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8007fae:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007fb0:	f000 f8b8 	bl	8008124 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8007fb4:	f000 fbfe 	bl	80087b4 <xTaskResumeAll>
 8007fb8:	4603      	mov	r3, r0
 8007fba:	2b00      	cmp	r3, #0
 8007fbc:	d189      	bne.n	8007ed2 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8007fbe:	4b10      	ldr	r3, [pc, #64]	; (8008000 <xQueueReceive+0x1bc>)
 8007fc0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007fc4:	601a      	str	r2, [r3, #0]
 8007fc6:	f3bf 8f4f 	dsb	sy
 8007fca:	f3bf 8f6f 	isb	sy
 8007fce:	e780      	b.n	8007ed2 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8007fd0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007fd2:	f000 f8a7 	bl	8008124 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007fd6:	f000 fbed 	bl	80087b4 <xTaskResumeAll>
 8007fda:	e77a      	b.n	8007ed2 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8007fdc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007fde:	f000 f8a1 	bl	8008124 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007fe2:	f000 fbe7 	bl	80087b4 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007fe6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007fe8:	f000 f8ee 	bl	80081c8 <prvIsQueueEmpty>
 8007fec:	4603      	mov	r3, r0
 8007fee:	2b00      	cmp	r3, #0
 8007ff0:	f43f af6f 	beq.w	8007ed2 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8007ff4:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8007ff6:	4618      	mov	r0, r3
 8007ff8:	3730      	adds	r7, #48	; 0x30
 8007ffa:	46bd      	mov	sp, r7
 8007ffc:	bd80      	pop	{r7, pc}
 8007ffe:	bf00      	nop
 8008000:	e000ed04 	.word	0xe000ed04

08008004 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8008004:	b580      	push	{r7, lr}
 8008006:	b086      	sub	sp, #24
 8008008:	af00      	add	r7, sp, #0
 800800a:	60f8      	str	r0, [r7, #12]
 800800c:	60b9      	str	r1, [r7, #8]
 800800e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8008010:	2300      	movs	r3, #0
 8008012:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008014:	68fb      	ldr	r3, [r7, #12]
 8008016:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008018:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800801a:	68fb      	ldr	r3, [r7, #12]
 800801c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800801e:	2b00      	cmp	r3, #0
 8008020:	d10d      	bne.n	800803e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8008022:	68fb      	ldr	r3, [r7, #12]
 8008024:	681b      	ldr	r3, [r3, #0]
 8008026:	2b00      	cmp	r3, #0
 8008028:	d14d      	bne.n	80080c6 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800802a:	68fb      	ldr	r3, [r7, #12]
 800802c:	689b      	ldr	r3, [r3, #8]
 800802e:	4618      	mov	r0, r3
 8008030:	f000 ffbc 	bl	8008fac <xTaskPriorityDisinherit>
 8008034:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8008036:	68fb      	ldr	r3, [r7, #12]
 8008038:	2200      	movs	r2, #0
 800803a:	609a      	str	r2, [r3, #8]
 800803c:	e043      	b.n	80080c6 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	2b00      	cmp	r3, #0
 8008042:	d119      	bne.n	8008078 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8008044:	68fb      	ldr	r3, [r7, #12]
 8008046:	6858      	ldr	r0, [r3, #4]
 8008048:	68fb      	ldr	r3, [r7, #12]
 800804a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800804c:	461a      	mov	r2, r3
 800804e:	68b9      	ldr	r1, [r7, #8]
 8008050:	f002 f81a 	bl	800a088 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8008054:	68fb      	ldr	r3, [r7, #12]
 8008056:	685a      	ldr	r2, [r3, #4]
 8008058:	68fb      	ldr	r3, [r7, #12]
 800805a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800805c:	441a      	add	r2, r3
 800805e:	68fb      	ldr	r3, [r7, #12]
 8008060:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8008062:	68fb      	ldr	r3, [r7, #12]
 8008064:	685a      	ldr	r2, [r3, #4]
 8008066:	68fb      	ldr	r3, [r7, #12]
 8008068:	689b      	ldr	r3, [r3, #8]
 800806a:	429a      	cmp	r2, r3
 800806c:	d32b      	bcc.n	80080c6 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800806e:	68fb      	ldr	r3, [r7, #12]
 8008070:	681a      	ldr	r2, [r3, #0]
 8008072:	68fb      	ldr	r3, [r7, #12]
 8008074:	605a      	str	r2, [r3, #4]
 8008076:	e026      	b.n	80080c6 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8008078:	68fb      	ldr	r3, [r7, #12]
 800807a:	68d8      	ldr	r0, [r3, #12]
 800807c:	68fb      	ldr	r3, [r7, #12]
 800807e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008080:	461a      	mov	r2, r3
 8008082:	68b9      	ldr	r1, [r7, #8]
 8008084:	f002 f800 	bl	800a088 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8008088:	68fb      	ldr	r3, [r7, #12]
 800808a:	68da      	ldr	r2, [r3, #12]
 800808c:	68fb      	ldr	r3, [r7, #12]
 800808e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008090:	425b      	negs	r3, r3
 8008092:	441a      	add	r2, r3
 8008094:	68fb      	ldr	r3, [r7, #12]
 8008096:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8008098:	68fb      	ldr	r3, [r7, #12]
 800809a:	68da      	ldr	r2, [r3, #12]
 800809c:	68fb      	ldr	r3, [r7, #12]
 800809e:	681b      	ldr	r3, [r3, #0]
 80080a0:	429a      	cmp	r2, r3
 80080a2:	d207      	bcs.n	80080b4 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80080a4:	68fb      	ldr	r3, [r7, #12]
 80080a6:	689a      	ldr	r2, [r3, #8]
 80080a8:	68fb      	ldr	r3, [r7, #12]
 80080aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80080ac:	425b      	negs	r3, r3
 80080ae:	441a      	add	r2, r3
 80080b0:	68fb      	ldr	r3, [r7, #12]
 80080b2:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	2b02      	cmp	r3, #2
 80080b8:	d105      	bne.n	80080c6 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80080ba:	693b      	ldr	r3, [r7, #16]
 80080bc:	2b00      	cmp	r3, #0
 80080be:	d002      	beq.n	80080c6 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80080c0:	693b      	ldr	r3, [r7, #16]
 80080c2:	3b01      	subs	r3, #1
 80080c4:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80080c6:	693b      	ldr	r3, [r7, #16]
 80080c8:	1c5a      	adds	r2, r3, #1
 80080ca:	68fb      	ldr	r3, [r7, #12]
 80080cc:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 80080ce:	697b      	ldr	r3, [r7, #20]
}
 80080d0:	4618      	mov	r0, r3
 80080d2:	3718      	adds	r7, #24
 80080d4:	46bd      	mov	sp, r7
 80080d6:	bd80      	pop	{r7, pc}

080080d8 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80080d8:	b580      	push	{r7, lr}
 80080da:	b082      	sub	sp, #8
 80080dc:	af00      	add	r7, sp, #0
 80080de:	6078      	str	r0, [r7, #4]
 80080e0:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80080e6:	2b00      	cmp	r3, #0
 80080e8:	d018      	beq.n	800811c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80080ea:	687b      	ldr	r3, [r7, #4]
 80080ec:	68da      	ldr	r2, [r3, #12]
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80080f2:	441a      	add	r2, r3
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	68da      	ldr	r2, [r3, #12]
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	689b      	ldr	r3, [r3, #8]
 8008100:	429a      	cmp	r2, r3
 8008102:	d303      	bcc.n	800810c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	681a      	ldr	r2, [r3, #0]
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	68d9      	ldr	r1, [r3, #12]
 8008110:	687b      	ldr	r3, [r7, #4]
 8008112:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008114:	461a      	mov	r2, r3
 8008116:	6838      	ldr	r0, [r7, #0]
 8008118:	f001 ffb6 	bl	800a088 <memcpy>
	}
}
 800811c:	bf00      	nop
 800811e:	3708      	adds	r7, #8
 8008120:	46bd      	mov	sp, r7
 8008122:	bd80      	pop	{r7, pc}

08008124 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8008124:	b580      	push	{r7, lr}
 8008126:	b084      	sub	sp, #16
 8008128:	af00      	add	r7, sp, #0
 800812a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800812c:	f001 fc7a 	bl	8009a24 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008136:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008138:	e011      	b.n	800815e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800813e:	2b00      	cmp	r3, #0
 8008140:	d012      	beq.n	8008168 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008142:	687b      	ldr	r3, [r7, #4]
 8008144:	3324      	adds	r3, #36	; 0x24
 8008146:	4618      	mov	r0, r3
 8008148:	f000 fd50 	bl	8008bec <xTaskRemoveFromEventList>
 800814c:	4603      	mov	r3, r0
 800814e:	2b00      	cmp	r3, #0
 8008150:	d001      	beq.n	8008156 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8008152:	f000 fe27 	bl	8008da4 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8008156:	7bfb      	ldrb	r3, [r7, #15]
 8008158:	3b01      	subs	r3, #1
 800815a:	b2db      	uxtb	r3, r3
 800815c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800815e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008162:	2b00      	cmp	r3, #0
 8008164:	dce9      	bgt.n	800813a <prvUnlockQueue+0x16>
 8008166:	e000      	b.n	800816a <prvUnlockQueue+0x46>
					break;
 8008168:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	22ff      	movs	r2, #255	; 0xff
 800816e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8008172:	f001 fc87 	bl	8009a84 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8008176:	f001 fc55 	bl	8009a24 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8008180:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8008182:	e011      	b.n	80081a8 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	691b      	ldr	r3, [r3, #16]
 8008188:	2b00      	cmp	r3, #0
 800818a:	d012      	beq.n	80081b2 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	3310      	adds	r3, #16
 8008190:	4618      	mov	r0, r3
 8008192:	f000 fd2b 	bl	8008bec <xTaskRemoveFromEventList>
 8008196:	4603      	mov	r3, r0
 8008198:	2b00      	cmp	r3, #0
 800819a:	d001      	beq.n	80081a0 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800819c:	f000 fe02 	bl	8008da4 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80081a0:	7bbb      	ldrb	r3, [r7, #14]
 80081a2:	3b01      	subs	r3, #1
 80081a4:	b2db      	uxtb	r3, r3
 80081a6:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80081a8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80081ac:	2b00      	cmp	r3, #0
 80081ae:	dce9      	bgt.n	8008184 <prvUnlockQueue+0x60>
 80081b0:	e000      	b.n	80081b4 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80081b2:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	22ff      	movs	r2, #255	; 0xff
 80081b8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 80081bc:	f001 fc62 	bl	8009a84 <vPortExitCritical>
}
 80081c0:	bf00      	nop
 80081c2:	3710      	adds	r7, #16
 80081c4:	46bd      	mov	sp, r7
 80081c6:	bd80      	pop	{r7, pc}

080081c8 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80081c8:	b580      	push	{r7, lr}
 80081ca:	b084      	sub	sp, #16
 80081cc:	af00      	add	r7, sp, #0
 80081ce:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80081d0:	f001 fc28 	bl	8009a24 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80081d8:	2b00      	cmp	r3, #0
 80081da:	d102      	bne.n	80081e2 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80081dc:	2301      	movs	r3, #1
 80081de:	60fb      	str	r3, [r7, #12]
 80081e0:	e001      	b.n	80081e6 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80081e2:	2300      	movs	r3, #0
 80081e4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80081e6:	f001 fc4d 	bl	8009a84 <vPortExitCritical>

	return xReturn;
 80081ea:	68fb      	ldr	r3, [r7, #12]
}
 80081ec:	4618      	mov	r0, r3
 80081ee:	3710      	adds	r7, #16
 80081f0:	46bd      	mov	sp, r7
 80081f2:	bd80      	pop	{r7, pc}

080081f4 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80081f4:	b580      	push	{r7, lr}
 80081f6:	b084      	sub	sp, #16
 80081f8:	af00      	add	r7, sp, #0
 80081fa:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80081fc:	f001 fc12 	bl	8009a24 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008204:	687b      	ldr	r3, [r7, #4]
 8008206:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008208:	429a      	cmp	r2, r3
 800820a:	d102      	bne.n	8008212 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800820c:	2301      	movs	r3, #1
 800820e:	60fb      	str	r3, [r7, #12]
 8008210:	e001      	b.n	8008216 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8008212:	2300      	movs	r3, #0
 8008214:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8008216:	f001 fc35 	bl	8009a84 <vPortExitCritical>

	return xReturn;
 800821a:	68fb      	ldr	r3, [r7, #12]
}
 800821c:	4618      	mov	r0, r3
 800821e:	3710      	adds	r7, #16
 8008220:	46bd      	mov	sp, r7
 8008222:	bd80      	pop	{r7, pc}

08008224 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8008224:	b480      	push	{r7}
 8008226:	b085      	sub	sp, #20
 8008228:	af00      	add	r7, sp, #0
 800822a:	6078      	str	r0, [r7, #4]
 800822c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800822e:	2300      	movs	r3, #0
 8008230:	60fb      	str	r3, [r7, #12]
 8008232:	e014      	b.n	800825e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8008234:	4a0f      	ldr	r2, [pc, #60]	; (8008274 <vQueueAddToRegistry+0x50>)
 8008236:	68fb      	ldr	r3, [r7, #12]
 8008238:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800823c:	2b00      	cmp	r3, #0
 800823e:	d10b      	bne.n	8008258 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8008240:	490c      	ldr	r1, [pc, #48]	; (8008274 <vQueueAddToRegistry+0x50>)
 8008242:	68fb      	ldr	r3, [r7, #12]
 8008244:	683a      	ldr	r2, [r7, #0]
 8008246:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800824a:	4a0a      	ldr	r2, [pc, #40]	; (8008274 <vQueueAddToRegistry+0x50>)
 800824c:	68fb      	ldr	r3, [r7, #12]
 800824e:	00db      	lsls	r3, r3, #3
 8008250:	4413      	add	r3, r2
 8008252:	687a      	ldr	r2, [r7, #4]
 8008254:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8008256:	e006      	b.n	8008266 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008258:	68fb      	ldr	r3, [r7, #12]
 800825a:	3301      	adds	r3, #1
 800825c:	60fb      	str	r3, [r7, #12]
 800825e:	68fb      	ldr	r3, [r7, #12]
 8008260:	2b07      	cmp	r3, #7
 8008262:	d9e7      	bls.n	8008234 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8008264:	bf00      	nop
 8008266:	bf00      	nop
 8008268:	3714      	adds	r7, #20
 800826a:	46bd      	mov	sp, r7
 800826c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008270:	4770      	bx	lr
 8008272:	bf00      	nop
 8008274:	20001214 	.word	0x20001214

08008278 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8008278:	b580      	push	{r7, lr}
 800827a:	b086      	sub	sp, #24
 800827c:	af00      	add	r7, sp, #0
 800827e:	60f8      	str	r0, [r7, #12]
 8008280:	60b9      	str	r1, [r7, #8]
 8008282:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8008284:	68fb      	ldr	r3, [r7, #12]
 8008286:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8008288:	f001 fbcc 	bl	8009a24 <vPortEnterCritical>
 800828c:	697b      	ldr	r3, [r7, #20]
 800828e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8008292:	b25b      	sxtb	r3, r3
 8008294:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008298:	d103      	bne.n	80082a2 <vQueueWaitForMessageRestricted+0x2a>
 800829a:	697b      	ldr	r3, [r7, #20]
 800829c:	2200      	movs	r2, #0
 800829e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80082a2:	697b      	ldr	r3, [r7, #20]
 80082a4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80082a8:	b25b      	sxtb	r3, r3
 80082aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80082ae:	d103      	bne.n	80082b8 <vQueueWaitForMessageRestricted+0x40>
 80082b0:	697b      	ldr	r3, [r7, #20]
 80082b2:	2200      	movs	r2, #0
 80082b4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80082b8:	f001 fbe4 	bl	8009a84 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80082bc:	697b      	ldr	r3, [r7, #20]
 80082be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80082c0:	2b00      	cmp	r3, #0
 80082c2:	d106      	bne.n	80082d2 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80082c4:	697b      	ldr	r3, [r7, #20]
 80082c6:	3324      	adds	r3, #36	; 0x24
 80082c8:	687a      	ldr	r2, [r7, #4]
 80082ca:	68b9      	ldr	r1, [r7, #8]
 80082cc:	4618      	mov	r0, r3
 80082ce:	f000 fc61 	bl	8008b94 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80082d2:	6978      	ldr	r0, [r7, #20]
 80082d4:	f7ff ff26 	bl	8008124 <prvUnlockQueue>
	}
 80082d8:	bf00      	nop
 80082da:	3718      	adds	r7, #24
 80082dc:	46bd      	mov	sp, r7
 80082de:	bd80      	pop	{r7, pc}

080082e0 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80082e0:	b580      	push	{r7, lr}
 80082e2:	b08e      	sub	sp, #56	; 0x38
 80082e4:	af04      	add	r7, sp, #16
 80082e6:	60f8      	str	r0, [r7, #12]
 80082e8:	60b9      	str	r1, [r7, #8]
 80082ea:	607a      	str	r2, [r7, #4]
 80082ec:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80082ee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80082f0:	2b00      	cmp	r3, #0
 80082f2:	d10a      	bne.n	800830a <xTaskCreateStatic+0x2a>
	__asm volatile
 80082f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80082f8:	f383 8811 	msr	BASEPRI, r3
 80082fc:	f3bf 8f6f 	isb	sy
 8008300:	f3bf 8f4f 	dsb	sy
 8008304:	623b      	str	r3, [r7, #32]
}
 8008306:	bf00      	nop
 8008308:	e7fe      	b.n	8008308 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800830a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800830c:	2b00      	cmp	r3, #0
 800830e:	d10a      	bne.n	8008326 <xTaskCreateStatic+0x46>
	__asm volatile
 8008310:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008314:	f383 8811 	msr	BASEPRI, r3
 8008318:	f3bf 8f6f 	isb	sy
 800831c:	f3bf 8f4f 	dsb	sy
 8008320:	61fb      	str	r3, [r7, #28]
}
 8008322:	bf00      	nop
 8008324:	e7fe      	b.n	8008324 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8008326:	23bc      	movs	r3, #188	; 0xbc
 8008328:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800832a:	693b      	ldr	r3, [r7, #16]
 800832c:	2bbc      	cmp	r3, #188	; 0xbc
 800832e:	d00a      	beq.n	8008346 <xTaskCreateStatic+0x66>
	__asm volatile
 8008330:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008334:	f383 8811 	msr	BASEPRI, r3
 8008338:	f3bf 8f6f 	isb	sy
 800833c:	f3bf 8f4f 	dsb	sy
 8008340:	61bb      	str	r3, [r7, #24]
}
 8008342:	bf00      	nop
 8008344:	e7fe      	b.n	8008344 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8008346:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8008348:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800834a:	2b00      	cmp	r3, #0
 800834c:	d01e      	beq.n	800838c <xTaskCreateStatic+0xac>
 800834e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008350:	2b00      	cmp	r3, #0
 8008352:	d01b      	beq.n	800838c <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8008354:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008356:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8008358:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800835a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800835c:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800835e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008360:	2202      	movs	r2, #2
 8008362:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8008366:	2300      	movs	r3, #0
 8008368:	9303      	str	r3, [sp, #12]
 800836a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800836c:	9302      	str	r3, [sp, #8]
 800836e:	f107 0314 	add.w	r3, r7, #20
 8008372:	9301      	str	r3, [sp, #4]
 8008374:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008376:	9300      	str	r3, [sp, #0]
 8008378:	683b      	ldr	r3, [r7, #0]
 800837a:	687a      	ldr	r2, [r7, #4]
 800837c:	68b9      	ldr	r1, [r7, #8]
 800837e:	68f8      	ldr	r0, [r7, #12]
 8008380:	f000 f850 	bl	8008424 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8008384:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8008386:	f000 f8f3 	bl	8008570 <prvAddNewTaskToReadyList>
 800838a:	e001      	b.n	8008390 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 800838c:	2300      	movs	r3, #0
 800838e:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8008390:	697b      	ldr	r3, [r7, #20]
	}
 8008392:	4618      	mov	r0, r3
 8008394:	3728      	adds	r7, #40	; 0x28
 8008396:	46bd      	mov	sp, r7
 8008398:	bd80      	pop	{r7, pc}

0800839a <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800839a:	b580      	push	{r7, lr}
 800839c:	b08c      	sub	sp, #48	; 0x30
 800839e:	af04      	add	r7, sp, #16
 80083a0:	60f8      	str	r0, [r7, #12]
 80083a2:	60b9      	str	r1, [r7, #8]
 80083a4:	603b      	str	r3, [r7, #0]
 80083a6:	4613      	mov	r3, r2
 80083a8:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80083aa:	88fb      	ldrh	r3, [r7, #6]
 80083ac:	009b      	lsls	r3, r3, #2
 80083ae:	4618      	mov	r0, r3
 80083b0:	f001 fc5a 	bl	8009c68 <pvPortMalloc>
 80083b4:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80083b6:	697b      	ldr	r3, [r7, #20]
 80083b8:	2b00      	cmp	r3, #0
 80083ba:	d00e      	beq.n	80083da <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80083bc:	20bc      	movs	r0, #188	; 0xbc
 80083be:	f001 fc53 	bl	8009c68 <pvPortMalloc>
 80083c2:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80083c4:	69fb      	ldr	r3, [r7, #28]
 80083c6:	2b00      	cmp	r3, #0
 80083c8:	d003      	beq.n	80083d2 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80083ca:	69fb      	ldr	r3, [r7, #28]
 80083cc:	697a      	ldr	r2, [r7, #20]
 80083ce:	631a      	str	r2, [r3, #48]	; 0x30
 80083d0:	e005      	b.n	80083de <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80083d2:	6978      	ldr	r0, [r7, #20]
 80083d4:	f001 fd14 	bl	8009e00 <vPortFree>
 80083d8:	e001      	b.n	80083de <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80083da:	2300      	movs	r3, #0
 80083dc:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80083de:	69fb      	ldr	r3, [r7, #28]
 80083e0:	2b00      	cmp	r3, #0
 80083e2:	d017      	beq.n	8008414 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80083e4:	69fb      	ldr	r3, [r7, #28]
 80083e6:	2200      	movs	r2, #0
 80083e8:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80083ec:	88fa      	ldrh	r2, [r7, #6]
 80083ee:	2300      	movs	r3, #0
 80083f0:	9303      	str	r3, [sp, #12]
 80083f2:	69fb      	ldr	r3, [r7, #28]
 80083f4:	9302      	str	r3, [sp, #8]
 80083f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80083f8:	9301      	str	r3, [sp, #4]
 80083fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80083fc:	9300      	str	r3, [sp, #0]
 80083fe:	683b      	ldr	r3, [r7, #0]
 8008400:	68b9      	ldr	r1, [r7, #8]
 8008402:	68f8      	ldr	r0, [r7, #12]
 8008404:	f000 f80e 	bl	8008424 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8008408:	69f8      	ldr	r0, [r7, #28]
 800840a:	f000 f8b1 	bl	8008570 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800840e:	2301      	movs	r3, #1
 8008410:	61bb      	str	r3, [r7, #24]
 8008412:	e002      	b.n	800841a <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8008414:	f04f 33ff 	mov.w	r3, #4294967295
 8008418:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800841a:	69bb      	ldr	r3, [r7, #24]
	}
 800841c:	4618      	mov	r0, r3
 800841e:	3720      	adds	r7, #32
 8008420:	46bd      	mov	sp, r7
 8008422:	bd80      	pop	{r7, pc}

08008424 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8008424:	b580      	push	{r7, lr}
 8008426:	b088      	sub	sp, #32
 8008428:	af00      	add	r7, sp, #0
 800842a:	60f8      	str	r0, [r7, #12]
 800842c:	60b9      	str	r1, [r7, #8]
 800842e:	607a      	str	r2, [r7, #4]
 8008430:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8008432:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008434:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8008436:	687b      	ldr	r3, [r7, #4]
 8008438:	009b      	lsls	r3, r3, #2
 800843a:	461a      	mov	r2, r3
 800843c:	21a5      	movs	r1, #165	; 0xa5
 800843e:	f001 fe31 	bl	800a0a4 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8008442:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008444:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800844c:	3b01      	subs	r3, #1
 800844e:	009b      	lsls	r3, r3, #2
 8008450:	4413      	add	r3, r2
 8008452:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8008454:	69bb      	ldr	r3, [r7, #24]
 8008456:	f023 0307 	bic.w	r3, r3, #7
 800845a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800845c:	69bb      	ldr	r3, [r7, #24]
 800845e:	f003 0307 	and.w	r3, r3, #7
 8008462:	2b00      	cmp	r3, #0
 8008464:	d00a      	beq.n	800847c <prvInitialiseNewTask+0x58>
	__asm volatile
 8008466:	f04f 0350 	mov.w	r3, #80	; 0x50
 800846a:	f383 8811 	msr	BASEPRI, r3
 800846e:	f3bf 8f6f 	isb	sy
 8008472:	f3bf 8f4f 	dsb	sy
 8008476:	617b      	str	r3, [r7, #20]
}
 8008478:	bf00      	nop
 800847a:	e7fe      	b.n	800847a <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800847c:	68bb      	ldr	r3, [r7, #8]
 800847e:	2b00      	cmp	r3, #0
 8008480:	d01f      	beq.n	80084c2 <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8008482:	2300      	movs	r3, #0
 8008484:	61fb      	str	r3, [r7, #28]
 8008486:	e012      	b.n	80084ae <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8008488:	68ba      	ldr	r2, [r7, #8]
 800848a:	69fb      	ldr	r3, [r7, #28]
 800848c:	4413      	add	r3, r2
 800848e:	7819      	ldrb	r1, [r3, #0]
 8008490:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008492:	69fb      	ldr	r3, [r7, #28]
 8008494:	4413      	add	r3, r2
 8008496:	3334      	adds	r3, #52	; 0x34
 8008498:	460a      	mov	r2, r1
 800849a:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800849c:	68ba      	ldr	r2, [r7, #8]
 800849e:	69fb      	ldr	r3, [r7, #28]
 80084a0:	4413      	add	r3, r2
 80084a2:	781b      	ldrb	r3, [r3, #0]
 80084a4:	2b00      	cmp	r3, #0
 80084a6:	d006      	beq.n	80084b6 <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80084a8:	69fb      	ldr	r3, [r7, #28]
 80084aa:	3301      	adds	r3, #1
 80084ac:	61fb      	str	r3, [r7, #28]
 80084ae:	69fb      	ldr	r3, [r7, #28]
 80084b0:	2b0f      	cmp	r3, #15
 80084b2:	d9e9      	bls.n	8008488 <prvInitialiseNewTask+0x64>
 80084b4:	e000      	b.n	80084b8 <prvInitialiseNewTask+0x94>
			{
				break;
 80084b6:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80084b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80084ba:	2200      	movs	r2, #0
 80084bc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80084c0:	e003      	b.n	80084ca <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80084c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80084c4:	2200      	movs	r2, #0
 80084c6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80084ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80084cc:	2b37      	cmp	r3, #55	; 0x37
 80084ce:	d901      	bls.n	80084d4 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80084d0:	2337      	movs	r3, #55	; 0x37
 80084d2:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80084d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80084d6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80084d8:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80084da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80084dc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80084de:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80084e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80084e2:	2200      	movs	r2, #0
 80084e4:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80084e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80084e8:	3304      	adds	r3, #4
 80084ea:	4618      	mov	r0, r3
 80084ec:	f7ff f978 	bl	80077e0 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80084f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80084f2:	3318      	adds	r3, #24
 80084f4:	4618      	mov	r0, r3
 80084f6:	f7ff f973 	bl	80077e0 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80084fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80084fc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80084fe:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008500:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008502:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8008506:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008508:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800850a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800850c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800850e:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8008510:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008512:	2200      	movs	r2, #0
 8008514:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8008518:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800851a:	2200      	movs	r2, #0
 800851c:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8008520:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008522:	3354      	adds	r3, #84	; 0x54
 8008524:	2260      	movs	r2, #96	; 0x60
 8008526:	2100      	movs	r1, #0
 8008528:	4618      	mov	r0, r3
 800852a:	f001 fdbb 	bl	800a0a4 <memset>
 800852e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008530:	4a0c      	ldr	r2, [pc, #48]	; (8008564 <prvInitialiseNewTask+0x140>)
 8008532:	659a      	str	r2, [r3, #88]	; 0x58
 8008534:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008536:	4a0c      	ldr	r2, [pc, #48]	; (8008568 <prvInitialiseNewTask+0x144>)
 8008538:	65da      	str	r2, [r3, #92]	; 0x5c
 800853a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800853c:	4a0b      	ldr	r2, [pc, #44]	; (800856c <prvInitialiseNewTask+0x148>)
 800853e:	661a      	str	r2, [r3, #96]	; 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8008540:	683a      	ldr	r2, [r7, #0]
 8008542:	68f9      	ldr	r1, [r7, #12]
 8008544:	69b8      	ldr	r0, [r7, #24]
 8008546:	f001 f941 	bl	80097cc <pxPortInitialiseStack>
 800854a:	4602      	mov	r2, r0
 800854c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800854e:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8008550:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008552:	2b00      	cmp	r3, #0
 8008554:	d002      	beq.n	800855c <prvInitialiseNewTask+0x138>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8008556:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008558:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800855a:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800855c:	bf00      	nop
 800855e:	3720      	adds	r7, #32
 8008560:	46bd      	mov	sp, r7
 8008562:	bd80      	pop	{r7, pc}
 8008564:	0800a3d0 	.word	0x0800a3d0
 8008568:	0800a3f0 	.word	0x0800a3f0
 800856c:	0800a3b0 	.word	0x0800a3b0

08008570 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8008570:	b580      	push	{r7, lr}
 8008572:	b082      	sub	sp, #8
 8008574:	af00      	add	r7, sp, #0
 8008576:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8008578:	f001 fa54 	bl	8009a24 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800857c:	4b2d      	ldr	r3, [pc, #180]	; (8008634 <prvAddNewTaskToReadyList+0xc4>)
 800857e:	681b      	ldr	r3, [r3, #0]
 8008580:	3301      	adds	r3, #1
 8008582:	4a2c      	ldr	r2, [pc, #176]	; (8008634 <prvAddNewTaskToReadyList+0xc4>)
 8008584:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8008586:	4b2c      	ldr	r3, [pc, #176]	; (8008638 <prvAddNewTaskToReadyList+0xc8>)
 8008588:	681b      	ldr	r3, [r3, #0]
 800858a:	2b00      	cmp	r3, #0
 800858c:	d109      	bne.n	80085a2 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800858e:	4a2a      	ldr	r2, [pc, #168]	; (8008638 <prvAddNewTaskToReadyList+0xc8>)
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8008594:	4b27      	ldr	r3, [pc, #156]	; (8008634 <prvAddNewTaskToReadyList+0xc4>)
 8008596:	681b      	ldr	r3, [r3, #0]
 8008598:	2b01      	cmp	r3, #1
 800859a:	d110      	bne.n	80085be <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800859c:	f000 fc26 	bl	8008dec <prvInitialiseTaskLists>
 80085a0:	e00d      	b.n	80085be <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80085a2:	4b26      	ldr	r3, [pc, #152]	; (800863c <prvAddNewTaskToReadyList+0xcc>)
 80085a4:	681b      	ldr	r3, [r3, #0]
 80085a6:	2b00      	cmp	r3, #0
 80085a8:	d109      	bne.n	80085be <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80085aa:	4b23      	ldr	r3, [pc, #140]	; (8008638 <prvAddNewTaskToReadyList+0xc8>)
 80085ac:	681b      	ldr	r3, [r3, #0]
 80085ae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80085b4:	429a      	cmp	r2, r3
 80085b6:	d802      	bhi.n	80085be <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80085b8:	4a1f      	ldr	r2, [pc, #124]	; (8008638 <prvAddNewTaskToReadyList+0xc8>)
 80085ba:	687b      	ldr	r3, [r7, #4]
 80085bc:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80085be:	4b20      	ldr	r3, [pc, #128]	; (8008640 <prvAddNewTaskToReadyList+0xd0>)
 80085c0:	681b      	ldr	r3, [r3, #0]
 80085c2:	3301      	adds	r3, #1
 80085c4:	4a1e      	ldr	r2, [pc, #120]	; (8008640 <prvAddNewTaskToReadyList+0xd0>)
 80085c6:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80085c8:	4b1d      	ldr	r3, [pc, #116]	; (8008640 <prvAddNewTaskToReadyList+0xd0>)
 80085ca:	681a      	ldr	r2, [r3, #0]
 80085cc:	687b      	ldr	r3, [r7, #4]
 80085ce:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80085d4:	4b1b      	ldr	r3, [pc, #108]	; (8008644 <prvAddNewTaskToReadyList+0xd4>)
 80085d6:	681b      	ldr	r3, [r3, #0]
 80085d8:	429a      	cmp	r2, r3
 80085da:	d903      	bls.n	80085e4 <prvAddNewTaskToReadyList+0x74>
 80085dc:	687b      	ldr	r3, [r7, #4]
 80085de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80085e0:	4a18      	ldr	r2, [pc, #96]	; (8008644 <prvAddNewTaskToReadyList+0xd4>)
 80085e2:	6013      	str	r3, [r2, #0]
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80085e8:	4613      	mov	r3, r2
 80085ea:	009b      	lsls	r3, r3, #2
 80085ec:	4413      	add	r3, r2
 80085ee:	009b      	lsls	r3, r3, #2
 80085f0:	4a15      	ldr	r2, [pc, #84]	; (8008648 <prvAddNewTaskToReadyList+0xd8>)
 80085f2:	441a      	add	r2, r3
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	3304      	adds	r3, #4
 80085f8:	4619      	mov	r1, r3
 80085fa:	4610      	mov	r0, r2
 80085fc:	f7ff f8fd 	bl	80077fa <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8008600:	f001 fa40 	bl	8009a84 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8008604:	4b0d      	ldr	r3, [pc, #52]	; (800863c <prvAddNewTaskToReadyList+0xcc>)
 8008606:	681b      	ldr	r3, [r3, #0]
 8008608:	2b00      	cmp	r3, #0
 800860a:	d00e      	beq.n	800862a <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800860c:	4b0a      	ldr	r3, [pc, #40]	; (8008638 <prvAddNewTaskToReadyList+0xc8>)
 800860e:	681b      	ldr	r3, [r3, #0]
 8008610:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008616:	429a      	cmp	r2, r3
 8008618:	d207      	bcs.n	800862a <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800861a:	4b0c      	ldr	r3, [pc, #48]	; (800864c <prvAddNewTaskToReadyList+0xdc>)
 800861c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008620:	601a      	str	r2, [r3, #0]
 8008622:	f3bf 8f4f 	dsb	sy
 8008626:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800862a:	bf00      	nop
 800862c:	3708      	adds	r7, #8
 800862e:	46bd      	mov	sp, r7
 8008630:	bd80      	pop	{r7, pc}
 8008632:	bf00      	nop
 8008634:	20001728 	.word	0x20001728
 8008638:	20001254 	.word	0x20001254
 800863c:	20001734 	.word	0x20001734
 8008640:	20001744 	.word	0x20001744
 8008644:	20001730 	.word	0x20001730
 8008648:	20001258 	.word	0x20001258
 800864c:	e000ed04 	.word	0xe000ed04

08008650 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8008650:	b580      	push	{r7, lr}
 8008652:	b084      	sub	sp, #16
 8008654:	af00      	add	r7, sp, #0
 8008656:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8008658:	2300      	movs	r3, #0
 800865a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	2b00      	cmp	r3, #0
 8008660:	d017      	beq.n	8008692 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8008662:	4b13      	ldr	r3, [pc, #76]	; (80086b0 <vTaskDelay+0x60>)
 8008664:	681b      	ldr	r3, [r3, #0]
 8008666:	2b00      	cmp	r3, #0
 8008668:	d00a      	beq.n	8008680 <vTaskDelay+0x30>
	__asm volatile
 800866a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800866e:	f383 8811 	msr	BASEPRI, r3
 8008672:	f3bf 8f6f 	isb	sy
 8008676:	f3bf 8f4f 	dsb	sy
 800867a:	60bb      	str	r3, [r7, #8]
}
 800867c:	bf00      	nop
 800867e:	e7fe      	b.n	800867e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8008680:	f000 f88a 	bl	8008798 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8008684:	2100      	movs	r1, #0
 8008686:	6878      	ldr	r0, [r7, #4]
 8008688:	f000 fcfe 	bl	8009088 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800868c:	f000 f892 	bl	80087b4 <xTaskResumeAll>
 8008690:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8008692:	68fb      	ldr	r3, [r7, #12]
 8008694:	2b00      	cmp	r3, #0
 8008696:	d107      	bne.n	80086a8 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8008698:	4b06      	ldr	r3, [pc, #24]	; (80086b4 <vTaskDelay+0x64>)
 800869a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800869e:	601a      	str	r2, [r3, #0]
 80086a0:	f3bf 8f4f 	dsb	sy
 80086a4:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80086a8:	bf00      	nop
 80086aa:	3710      	adds	r7, #16
 80086ac:	46bd      	mov	sp, r7
 80086ae:	bd80      	pop	{r7, pc}
 80086b0:	20001750 	.word	0x20001750
 80086b4:	e000ed04 	.word	0xe000ed04

080086b8 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80086b8:	b580      	push	{r7, lr}
 80086ba:	b08a      	sub	sp, #40	; 0x28
 80086bc:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80086be:	2300      	movs	r3, #0
 80086c0:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80086c2:	2300      	movs	r3, #0
 80086c4:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80086c6:	463a      	mov	r2, r7
 80086c8:	1d39      	adds	r1, r7, #4
 80086ca:	f107 0308 	add.w	r3, r7, #8
 80086ce:	4618      	mov	r0, r3
 80086d0:	f7ff f832 	bl	8007738 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80086d4:	6839      	ldr	r1, [r7, #0]
 80086d6:	687b      	ldr	r3, [r7, #4]
 80086d8:	68ba      	ldr	r2, [r7, #8]
 80086da:	9202      	str	r2, [sp, #8]
 80086dc:	9301      	str	r3, [sp, #4]
 80086de:	2300      	movs	r3, #0
 80086e0:	9300      	str	r3, [sp, #0]
 80086e2:	2300      	movs	r3, #0
 80086e4:	460a      	mov	r2, r1
 80086e6:	4924      	ldr	r1, [pc, #144]	; (8008778 <vTaskStartScheduler+0xc0>)
 80086e8:	4824      	ldr	r0, [pc, #144]	; (800877c <vTaskStartScheduler+0xc4>)
 80086ea:	f7ff fdf9 	bl	80082e0 <xTaskCreateStatic>
 80086ee:	4603      	mov	r3, r0
 80086f0:	4a23      	ldr	r2, [pc, #140]	; (8008780 <vTaskStartScheduler+0xc8>)
 80086f2:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80086f4:	4b22      	ldr	r3, [pc, #136]	; (8008780 <vTaskStartScheduler+0xc8>)
 80086f6:	681b      	ldr	r3, [r3, #0]
 80086f8:	2b00      	cmp	r3, #0
 80086fa:	d002      	beq.n	8008702 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80086fc:	2301      	movs	r3, #1
 80086fe:	617b      	str	r3, [r7, #20]
 8008700:	e001      	b.n	8008706 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8008702:	2300      	movs	r3, #0
 8008704:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8008706:	697b      	ldr	r3, [r7, #20]
 8008708:	2b01      	cmp	r3, #1
 800870a:	d102      	bne.n	8008712 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800870c:	f000 fd10 	bl	8009130 <xTimerCreateTimerTask>
 8008710:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8008712:	697b      	ldr	r3, [r7, #20]
 8008714:	2b01      	cmp	r3, #1
 8008716:	d11b      	bne.n	8008750 <vTaskStartScheduler+0x98>
	__asm volatile
 8008718:	f04f 0350 	mov.w	r3, #80	; 0x50
 800871c:	f383 8811 	msr	BASEPRI, r3
 8008720:	f3bf 8f6f 	isb	sy
 8008724:	f3bf 8f4f 	dsb	sy
 8008728:	613b      	str	r3, [r7, #16]
}
 800872a:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800872c:	4b15      	ldr	r3, [pc, #84]	; (8008784 <vTaskStartScheduler+0xcc>)
 800872e:	681b      	ldr	r3, [r3, #0]
 8008730:	3354      	adds	r3, #84	; 0x54
 8008732:	4a15      	ldr	r2, [pc, #84]	; (8008788 <vTaskStartScheduler+0xd0>)
 8008734:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8008736:	4b15      	ldr	r3, [pc, #84]	; (800878c <vTaskStartScheduler+0xd4>)
 8008738:	f04f 32ff 	mov.w	r2, #4294967295
 800873c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800873e:	4b14      	ldr	r3, [pc, #80]	; (8008790 <vTaskStartScheduler+0xd8>)
 8008740:	2201      	movs	r2, #1
 8008742:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8008744:	4b13      	ldr	r3, [pc, #76]	; (8008794 <vTaskStartScheduler+0xdc>)
 8008746:	2200      	movs	r2, #0
 8008748:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800874a:	f001 f8c9 	bl	80098e0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800874e:	e00e      	b.n	800876e <vTaskStartScheduler+0xb6>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8008750:	697b      	ldr	r3, [r7, #20]
 8008752:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008756:	d10a      	bne.n	800876e <vTaskStartScheduler+0xb6>
	__asm volatile
 8008758:	f04f 0350 	mov.w	r3, #80	; 0x50
 800875c:	f383 8811 	msr	BASEPRI, r3
 8008760:	f3bf 8f6f 	isb	sy
 8008764:	f3bf 8f4f 	dsb	sy
 8008768:	60fb      	str	r3, [r7, #12]
}
 800876a:	bf00      	nop
 800876c:	e7fe      	b.n	800876c <vTaskStartScheduler+0xb4>
}
 800876e:	bf00      	nop
 8008770:	3718      	adds	r7, #24
 8008772:	46bd      	mov	sp, r7
 8008774:	bd80      	pop	{r7, pc}
 8008776:	bf00      	nop
 8008778:	0800a2a0 	.word	0x0800a2a0
 800877c:	08008dbd 	.word	0x08008dbd
 8008780:	2000174c 	.word	0x2000174c
 8008784:	20001254 	.word	0x20001254
 8008788:	20000158 	.word	0x20000158
 800878c:	20001748 	.word	0x20001748
 8008790:	20001734 	.word	0x20001734
 8008794:	2000172c 	.word	0x2000172c

08008798 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8008798:	b480      	push	{r7}
 800879a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800879c:	4b04      	ldr	r3, [pc, #16]	; (80087b0 <vTaskSuspendAll+0x18>)
 800879e:	681b      	ldr	r3, [r3, #0]
 80087a0:	3301      	adds	r3, #1
 80087a2:	4a03      	ldr	r2, [pc, #12]	; (80087b0 <vTaskSuspendAll+0x18>)
 80087a4:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80087a6:	bf00      	nop
 80087a8:	46bd      	mov	sp, r7
 80087aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087ae:	4770      	bx	lr
 80087b0:	20001750 	.word	0x20001750

080087b4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80087b4:	b580      	push	{r7, lr}
 80087b6:	b084      	sub	sp, #16
 80087b8:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80087ba:	2300      	movs	r3, #0
 80087bc:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80087be:	2300      	movs	r3, #0
 80087c0:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80087c2:	4b42      	ldr	r3, [pc, #264]	; (80088cc <xTaskResumeAll+0x118>)
 80087c4:	681b      	ldr	r3, [r3, #0]
 80087c6:	2b00      	cmp	r3, #0
 80087c8:	d10a      	bne.n	80087e0 <xTaskResumeAll+0x2c>
	__asm volatile
 80087ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80087ce:	f383 8811 	msr	BASEPRI, r3
 80087d2:	f3bf 8f6f 	isb	sy
 80087d6:	f3bf 8f4f 	dsb	sy
 80087da:	603b      	str	r3, [r7, #0]
}
 80087dc:	bf00      	nop
 80087de:	e7fe      	b.n	80087de <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80087e0:	f001 f920 	bl	8009a24 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80087e4:	4b39      	ldr	r3, [pc, #228]	; (80088cc <xTaskResumeAll+0x118>)
 80087e6:	681b      	ldr	r3, [r3, #0]
 80087e8:	3b01      	subs	r3, #1
 80087ea:	4a38      	ldr	r2, [pc, #224]	; (80088cc <xTaskResumeAll+0x118>)
 80087ec:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80087ee:	4b37      	ldr	r3, [pc, #220]	; (80088cc <xTaskResumeAll+0x118>)
 80087f0:	681b      	ldr	r3, [r3, #0]
 80087f2:	2b00      	cmp	r3, #0
 80087f4:	d162      	bne.n	80088bc <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80087f6:	4b36      	ldr	r3, [pc, #216]	; (80088d0 <xTaskResumeAll+0x11c>)
 80087f8:	681b      	ldr	r3, [r3, #0]
 80087fa:	2b00      	cmp	r3, #0
 80087fc:	d05e      	beq.n	80088bc <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80087fe:	e02f      	b.n	8008860 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008800:	4b34      	ldr	r3, [pc, #208]	; (80088d4 <xTaskResumeAll+0x120>)
 8008802:	68db      	ldr	r3, [r3, #12]
 8008804:	68db      	ldr	r3, [r3, #12]
 8008806:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008808:	68fb      	ldr	r3, [r7, #12]
 800880a:	3318      	adds	r3, #24
 800880c:	4618      	mov	r0, r3
 800880e:	f7ff f851 	bl	80078b4 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008812:	68fb      	ldr	r3, [r7, #12]
 8008814:	3304      	adds	r3, #4
 8008816:	4618      	mov	r0, r3
 8008818:	f7ff f84c 	bl	80078b4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800881c:	68fb      	ldr	r3, [r7, #12]
 800881e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008820:	4b2d      	ldr	r3, [pc, #180]	; (80088d8 <xTaskResumeAll+0x124>)
 8008822:	681b      	ldr	r3, [r3, #0]
 8008824:	429a      	cmp	r2, r3
 8008826:	d903      	bls.n	8008830 <xTaskResumeAll+0x7c>
 8008828:	68fb      	ldr	r3, [r7, #12]
 800882a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800882c:	4a2a      	ldr	r2, [pc, #168]	; (80088d8 <xTaskResumeAll+0x124>)
 800882e:	6013      	str	r3, [r2, #0]
 8008830:	68fb      	ldr	r3, [r7, #12]
 8008832:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008834:	4613      	mov	r3, r2
 8008836:	009b      	lsls	r3, r3, #2
 8008838:	4413      	add	r3, r2
 800883a:	009b      	lsls	r3, r3, #2
 800883c:	4a27      	ldr	r2, [pc, #156]	; (80088dc <xTaskResumeAll+0x128>)
 800883e:	441a      	add	r2, r3
 8008840:	68fb      	ldr	r3, [r7, #12]
 8008842:	3304      	adds	r3, #4
 8008844:	4619      	mov	r1, r3
 8008846:	4610      	mov	r0, r2
 8008848:	f7fe ffd7 	bl	80077fa <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800884c:	68fb      	ldr	r3, [r7, #12]
 800884e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008850:	4b23      	ldr	r3, [pc, #140]	; (80088e0 <xTaskResumeAll+0x12c>)
 8008852:	681b      	ldr	r3, [r3, #0]
 8008854:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008856:	429a      	cmp	r2, r3
 8008858:	d302      	bcc.n	8008860 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800885a:	4b22      	ldr	r3, [pc, #136]	; (80088e4 <xTaskResumeAll+0x130>)
 800885c:	2201      	movs	r2, #1
 800885e:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008860:	4b1c      	ldr	r3, [pc, #112]	; (80088d4 <xTaskResumeAll+0x120>)
 8008862:	681b      	ldr	r3, [r3, #0]
 8008864:	2b00      	cmp	r3, #0
 8008866:	d1cb      	bne.n	8008800 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8008868:	68fb      	ldr	r3, [r7, #12]
 800886a:	2b00      	cmp	r3, #0
 800886c:	d001      	beq.n	8008872 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800886e:	f000 fb5f 	bl	8008f30 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8008872:	4b1d      	ldr	r3, [pc, #116]	; (80088e8 <xTaskResumeAll+0x134>)
 8008874:	681b      	ldr	r3, [r3, #0]
 8008876:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	2b00      	cmp	r3, #0
 800887c:	d010      	beq.n	80088a0 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800887e:	f000 f847 	bl	8008910 <xTaskIncrementTick>
 8008882:	4603      	mov	r3, r0
 8008884:	2b00      	cmp	r3, #0
 8008886:	d002      	beq.n	800888e <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8008888:	4b16      	ldr	r3, [pc, #88]	; (80088e4 <xTaskResumeAll+0x130>)
 800888a:	2201      	movs	r2, #1
 800888c:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800888e:	687b      	ldr	r3, [r7, #4]
 8008890:	3b01      	subs	r3, #1
 8008892:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	2b00      	cmp	r3, #0
 8008898:	d1f1      	bne.n	800887e <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800889a:	4b13      	ldr	r3, [pc, #76]	; (80088e8 <xTaskResumeAll+0x134>)
 800889c:	2200      	movs	r2, #0
 800889e:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80088a0:	4b10      	ldr	r3, [pc, #64]	; (80088e4 <xTaskResumeAll+0x130>)
 80088a2:	681b      	ldr	r3, [r3, #0]
 80088a4:	2b00      	cmp	r3, #0
 80088a6:	d009      	beq.n	80088bc <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80088a8:	2301      	movs	r3, #1
 80088aa:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80088ac:	4b0f      	ldr	r3, [pc, #60]	; (80088ec <xTaskResumeAll+0x138>)
 80088ae:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80088b2:	601a      	str	r2, [r3, #0]
 80088b4:	f3bf 8f4f 	dsb	sy
 80088b8:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80088bc:	f001 f8e2 	bl	8009a84 <vPortExitCritical>

	return xAlreadyYielded;
 80088c0:	68bb      	ldr	r3, [r7, #8]
}
 80088c2:	4618      	mov	r0, r3
 80088c4:	3710      	adds	r7, #16
 80088c6:	46bd      	mov	sp, r7
 80088c8:	bd80      	pop	{r7, pc}
 80088ca:	bf00      	nop
 80088cc:	20001750 	.word	0x20001750
 80088d0:	20001728 	.word	0x20001728
 80088d4:	200016e8 	.word	0x200016e8
 80088d8:	20001730 	.word	0x20001730
 80088dc:	20001258 	.word	0x20001258
 80088e0:	20001254 	.word	0x20001254
 80088e4:	2000173c 	.word	0x2000173c
 80088e8:	20001738 	.word	0x20001738
 80088ec:	e000ed04 	.word	0xe000ed04

080088f0 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80088f0:	b480      	push	{r7}
 80088f2:	b083      	sub	sp, #12
 80088f4:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80088f6:	4b05      	ldr	r3, [pc, #20]	; (800890c <xTaskGetTickCount+0x1c>)
 80088f8:	681b      	ldr	r3, [r3, #0]
 80088fa:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80088fc:	687b      	ldr	r3, [r7, #4]
}
 80088fe:	4618      	mov	r0, r3
 8008900:	370c      	adds	r7, #12
 8008902:	46bd      	mov	sp, r7
 8008904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008908:	4770      	bx	lr
 800890a:	bf00      	nop
 800890c:	2000172c 	.word	0x2000172c

08008910 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8008910:	b580      	push	{r7, lr}
 8008912:	b086      	sub	sp, #24
 8008914:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8008916:	2300      	movs	r3, #0
 8008918:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800891a:	4b4f      	ldr	r3, [pc, #316]	; (8008a58 <xTaskIncrementTick+0x148>)
 800891c:	681b      	ldr	r3, [r3, #0]
 800891e:	2b00      	cmp	r3, #0
 8008920:	f040 808f 	bne.w	8008a42 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8008924:	4b4d      	ldr	r3, [pc, #308]	; (8008a5c <xTaskIncrementTick+0x14c>)
 8008926:	681b      	ldr	r3, [r3, #0]
 8008928:	3301      	adds	r3, #1
 800892a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800892c:	4a4b      	ldr	r2, [pc, #300]	; (8008a5c <xTaskIncrementTick+0x14c>)
 800892e:	693b      	ldr	r3, [r7, #16]
 8008930:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8008932:	693b      	ldr	r3, [r7, #16]
 8008934:	2b00      	cmp	r3, #0
 8008936:	d120      	bne.n	800897a <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8008938:	4b49      	ldr	r3, [pc, #292]	; (8008a60 <xTaskIncrementTick+0x150>)
 800893a:	681b      	ldr	r3, [r3, #0]
 800893c:	681b      	ldr	r3, [r3, #0]
 800893e:	2b00      	cmp	r3, #0
 8008940:	d00a      	beq.n	8008958 <xTaskIncrementTick+0x48>
	__asm volatile
 8008942:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008946:	f383 8811 	msr	BASEPRI, r3
 800894a:	f3bf 8f6f 	isb	sy
 800894e:	f3bf 8f4f 	dsb	sy
 8008952:	603b      	str	r3, [r7, #0]
}
 8008954:	bf00      	nop
 8008956:	e7fe      	b.n	8008956 <xTaskIncrementTick+0x46>
 8008958:	4b41      	ldr	r3, [pc, #260]	; (8008a60 <xTaskIncrementTick+0x150>)
 800895a:	681b      	ldr	r3, [r3, #0]
 800895c:	60fb      	str	r3, [r7, #12]
 800895e:	4b41      	ldr	r3, [pc, #260]	; (8008a64 <xTaskIncrementTick+0x154>)
 8008960:	681b      	ldr	r3, [r3, #0]
 8008962:	4a3f      	ldr	r2, [pc, #252]	; (8008a60 <xTaskIncrementTick+0x150>)
 8008964:	6013      	str	r3, [r2, #0]
 8008966:	4a3f      	ldr	r2, [pc, #252]	; (8008a64 <xTaskIncrementTick+0x154>)
 8008968:	68fb      	ldr	r3, [r7, #12]
 800896a:	6013      	str	r3, [r2, #0]
 800896c:	4b3e      	ldr	r3, [pc, #248]	; (8008a68 <xTaskIncrementTick+0x158>)
 800896e:	681b      	ldr	r3, [r3, #0]
 8008970:	3301      	adds	r3, #1
 8008972:	4a3d      	ldr	r2, [pc, #244]	; (8008a68 <xTaskIncrementTick+0x158>)
 8008974:	6013      	str	r3, [r2, #0]
 8008976:	f000 fadb 	bl	8008f30 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800897a:	4b3c      	ldr	r3, [pc, #240]	; (8008a6c <xTaskIncrementTick+0x15c>)
 800897c:	681b      	ldr	r3, [r3, #0]
 800897e:	693a      	ldr	r2, [r7, #16]
 8008980:	429a      	cmp	r2, r3
 8008982:	d349      	bcc.n	8008a18 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008984:	4b36      	ldr	r3, [pc, #216]	; (8008a60 <xTaskIncrementTick+0x150>)
 8008986:	681b      	ldr	r3, [r3, #0]
 8008988:	681b      	ldr	r3, [r3, #0]
 800898a:	2b00      	cmp	r3, #0
 800898c:	d104      	bne.n	8008998 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800898e:	4b37      	ldr	r3, [pc, #220]	; (8008a6c <xTaskIncrementTick+0x15c>)
 8008990:	f04f 32ff 	mov.w	r2, #4294967295
 8008994:	601a      	str	r2, [r3, #0]
					break;
 8008996:	e03f      	b.n	8008a18 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008998:	4b31      	ldr	r3, [pc, #196]	; (8008a60 <xTaskIncrementTick+0x150>)
 800899a:	681b      	ldr	r3, [r3, #0]
 800899c:	68db      	ldr	r3, [r3, #12]
 800899e:	68db      	ldr	r3, [r3, #12]
 80089a0:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80089a2:	68bb      	ldr	r3, [r7, #8]
 80089a4:	685b      	ldr	r3, [r3, #4]
 80089a6:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80089a8:	693a      	ldr	r2, [r7, #16]
 80089aa:	687b      	ldr	r3, [r7, #4]
 80089ac:	429a      	cmp	r2, r3
 80089ae:	d203      	bcs.n	80089b8 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80089b0:	4a2e      	ldr	r2, [pc, #184]	; (8008a6c <xTaskIncrementTick+0x15c>)
 80089b2:	687b      	ldr	r3, [r7, #4]
 80089b4:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80089b6:	e02f      	b.n	8008a18 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80089b8:	68bb      	ldr	r3, [r7, #8]
 80089ba:	3304      	adds	r3, #4
 80089bc:	4618      	mov	r0, r3
 80089be:	f7fe ff79 	bl	80078b4 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80089c2:	68bb      	ldr	r3, [r7, #8]
 80089c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80089c6:	2b00      	cmp	r3, #0
 80089c8:	d004      	beq.n	80089d4 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80089ca:	68bb      	ldr	r3, [r7, #8]
 80089cc:	3318      	adds	r3, #24
 80089ce:	4618      	mov	r0, r3
 80089d0:	f7fe ff70 	bl	80078b4 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80089d4:	68bb      	ldr	r3, [r7, #8]
 80089d6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80089d8:	4b25      	ldr	r3, [pc, #148]	; (8008a70 <xTaskIncrementTick+0x160>)
 80089da:	681b      	ldr	r3, [r3, #0]
 80089dc:	429a      	cmp	r2, r3
 80089de:	d903      	bls.n	80089e8 <xTaskIncrementTick+0xd8>
 80089e0:	68bb      	ldr	r3, [r7, #8]
 80089e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80089e4:	4a22      	ldr	r2, [pc, #136]	; (8008a70 <xTaskIncrementTick+0x160>)
 80089e6:	6013      	str	r3, [r2, #0]
 80089e8:	68bb      	ldr	r3, [r7, #8]
 80089ea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80089ec:	4613      	mov	r3, r2
 80089ee:	009b      	lsls	r3, r3, #2
 80089f0:	4413      	add	r3, r2
 80089f2:	009b      	lsls	r3, r3, #2
 80089f4:	4a1f      	ldr	r2, [pc, #124]	; (8008a74 <xTaskIncrementTick+0x164>)
 80089f6:	441a      	add	r2, r3
 80089f8:	68bb      	ldr	r3, [r7, #8]
 80089fa:	3304      	adds	r3, #4
 80089fc:	4619      	mov	r1, r3
 80089fe:	4610      	mov	r0, r2
 8008a00:	f7fe fefb 	bl	80077fa <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008a04:	68bb      	ldr	r3, [r7, #8]
 8008a06:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008a08:	4b1b      	ldr	r3, [pc, #108]	; (8008a78 <xTaskIncrementTick+0x168>)
 8008a0a:	681b      	ldr	r3, [r3, #0]
 8008a0c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008a0e:	429a      	cmp	r2, r3
 8008a10:	d3b8      	bcc.n	8008984 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8008a12:	2301      	movs	r3, #1
 8008a14:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008a16:	e7b5      	b.n	8008984 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8008a18:	4b17      	ldr	r3, [pc, #92]	; (8008a78 <xTaskIncrementTick+0x168>)
 8008a1a:	681b      	ldr	r3, [r3, #0]
 8008a1c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008a1e:	4915      	ldr	r1, [pc, #84]	; (8008a74 <xTaskIncrementTick+0x164>)
 8008a20:	4613      	mov	r3, r2
 8008a22:	009b      	lsls	r3, r3, #2
 8008a24:	4413      	add	r3, r2
 8008a26:	009b      	lsls	r3, r3, #2
 8008a28:	440b      	add	r3, r1
 8008a2a:	681b      	ldr	r3, [r3, #0]
 8008a2c:	2b01      	cmp	r3, #1
 8008a2e:	d901      	bls.n	8008a34 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8008a30:	2301      	movs	r3, #1
 8008a32:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8008a34:	4b11      	ldr	r3, [pc, #68]	; (8008a7c <xTaskIncrementTick+0x16c>)
 8008a36:	681b      	ldr	r3, [r3, #0]
 8008a38:	2b00      	cmp	r3, #0
 8008a3a:	d007      	beq.n	8008a4c <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8008a3c:	2301      	movs	r3, #1
 8008a3e:	617b      	str	r3, [r7, #20]
 8008a40:	e004      	b.n	8008a4c <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8008a42:	4b0f      	ldr	r3, [pc, #60]	; (8008a80 <xTaskIncrementTick+0x170>)
 8008a44:	681b      	ldr	r3, [r3, #0]
 8008a46:	3301      	adds	r3, #1
 8008a48:	4a0d      	ldr	r2, [pc, #52]	; (8008a80 <xTaskIncrementTick+0x170>)
 8008a4a:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8008a4c:	697b      	ldr	r3, [r7, #20]
}
 8008a4e:	4618      	mov	r0, r3
 8008a50:	3718      	adds	r7, #24
 8008a52:	46bd      	mov	sp, r7
 8008a54:	bd80      	pop	{r7, pc}
 8008a56:	bf00      	nop
 8008a58:	20001750 	.word	0x20001750
 8008a5c:	2000172c 	.word	0x2000172c
 8008a60:	200016e0 	.word	0x200016e0
 8008a64:	200016e4 	.word	0x200016e4
 8008a68:	20001740 	.word	0x20001740
 8008a6c:	20001748 	.word	0x20001748
 8008a70:	20001730 	.word	0x20001730
 8008a74:	20001258 	.word	0x20001258
 8008a78:	20001254 	.word	0x20001254
 8008a7c:	2000173c 	.word	0x2000173c
 8008a80:	20001738 	.word	0x20001738

08008a84 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8008a84:	b480      	push	{r7}
 8008a86:	b085      	sub	sp, #20
 8008a88:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8008a8a:	4b2a      	ldr	r3, [pc, #168]	; (8008b34 <vTaskSwitchContext+0xb0>)
 8008a8c:	681b      	ldr	r3, [r3, #0]
 8008a8e:	2b00      	cmp	r3, #0
 8008a90:	d003      	beq.n	8008a9a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8008a92:	4b29      	ldr	r3, [pc, #164]	; (8008b38 <vTaskSwitchContext+0xb4>)
 8008a94:	2201      	movs	r2, #1
 8008a96:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8008a98:	e046      	b.n	8008b28 <vTaskSwitchContext+0xa4>
		xYieldPending = pdFALSE;
 8008a9a:	4b27      	ldr	r3, [pc, #156]	; (8008b38 <vTaskSwitchContext+0xb4>)
 8008a9c:	2200      	movs	r2, #0
 8008a9e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008aa0:	4b26      	ldr	r3, [pc, #152]	; (8008b3c <vTaskSwitchContext+0xb8>)
 8008aa2:	681b      	ldr	r3, [r3, #0]
 8008aa4:	60fb      	str	r3, [r7, #12]
 8008aa6:	e010      	b.n	8008aca <vTaskSwitchContext+0x46>
 8008aa8:	68fb      	ldr	r3, [r7, #12]
 8008aaa:	2b00      	cmp	r3, #0
 8008aac:	d10a      	bne.n	8008ac4 <vTaskSwitchContext+0x40>
	__asm volatile
 8008aae:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008ab2:	f383 8811 	msr	BASEPRI, r3
 8008ab6:	f3bf 8f6f 	isb	sy
 8008aba:	f3bf 8f4f 	dsb	sy
 8008abe:	607b      	str	r3, [r7, #4]
}
 8008ac0:	bf00      	nop
 8008ac2:	e7fe      	b.n	8008ac2 <vTaskSwitchContext+0x3e>
 8008ac4:	68fb      	ldr	r3, [r7, #12]
 8008ac6:	3b01      	subs	r3, #1
 8008ac8:	60fb      	str	r3, [r7, #12]
 8008aca:	491d      	ldr	r1, [pc, #116]	; (8008b40 <vTaskSwitchContext+0xbc>)
 8008acc:	68fa      	ldr	r2, [r7, #12]
 8008ace:	4613      	mov	r3, r2
 8008ad0:	009b      	lsls	r3, r3, #2
 8008ad2:	4413      	add	r3, r2
 8008ad4:	009b      	lsls	r3, r3, #2
 8008ad6:	440b      	add	r3, r1
 8008ad8:	681b      	ldr	r3, [r3, #0]
 8008ada:	2b00      	cmp	r3, #0
 8008adc:	d0e4      	beq.n	8008aa8 <vTaskSwitchContext+0x24>
 8008ade:	68fa      	ldr	r2, [r7, #12]
 8008ae0:	4613      	mov	r3, r2
 8008ae2:	009b      	lsls	r3, r3, #2
 8008ae4:	4413      	add	r3, r2
 8008ae6:	009b      	lsls	r3, r3, #2
 8008ae8:	4a15      	ldr	r2, [pc, #84]	; (8008b40 <vTaskSwitchContext+0xbc>)
 8008aea:	4413      	add	r3, r2
 8008aec:	60bb      	str	r3, [r7, #8]
 8008aee:	68bb      	ldr	r3, [r7, #8]
 8008af0:	685b      	ldr	r3, [r3, #4]
 8008af2:	685a      	ldr	r2, [r3, #4]
 8008af4:	68bb      	ldr	r3, [r7, #8]
 8008af6:	605a      	str	r2, [r3, #4]
 8008af8:	68bb      	ldr	r3, [r7, #8]
 8008afa:	685a      	ldr	r2, [r3, #4]
 8008afc:	68bb      	ldr	r3, [r7, #8]
 8008afe:	3308      	adds	r3, #8
 8008b00:	429a      	cmp	r2, r3
 8008b02:	d104      	bne.n	8008b0e <vTaskSwitchContext+0x8a>
 8008b04:	68bb      	ldr	r3, [r7, #8]
 8008b06:	685b      	ldr	r3, [r3, #4]
 8008b08:	685a      	ldr	r2, [r3, #4]
 8008b0a:	68bb      	ldr	r3, [r7, #8]
 8008b0c:	605a      	str	r2, [r3, #4]
 8008b0e:	68bb      	ldr	r3, [r7, #8]
 8008b10:	685b      	ldr	r3, [r3, #4]
 8008b12:	68db      	ldr	r3, [r3, #12]
 8008b14:	4a0b      	ldr	r2, [pc, #44]	; (8008b44 <vTaskSwitchContext+0xc0>)
 8008b16:	6013      	str	r3, [r2, #0]
 8008b18:	4a08      	ldr	r2, [pc, #32]	; (8008b3c <vTaskSwitchContext+0xb8>)
 8008b1a:	68fb      	ldr	r3, [r7, #12]
 8008b1c:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8008b1e:	4b09      	ldr	r3, [pc, #36]	; (8008b44 <vTaskSwitchContext+0xc0>)
 8008b20:	681b      	ldr	r3, [r3, #0]
 8008b22:	3354      	adds	r3, #84	; 0x54
 8008b24:	4a08      	ldr	r2, [pc, #32]	; (8008b48 <vTaskSwitchContext+0xc4>)
 8008b26:	6013      	str	r3, [r2, #0]
}
 8008b28:	bf00      	nop
 8008b2a:	3714      	adds	r7, #20
 8008b2c:	46bd      	mov	sp, r7
 8008b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b32:	4770      	bx	lr
 8008b34:	20001750 	.word	0x20001750
 8008b38:	2000173c 	.word	0x2000173c
 8008b3c:	20001730 	.word	0x20001730
 8008b40:	20001258 	.word	0x20001258
 8008b44:	20001254 	.word	0x20001254
 8008b48:	20000158 	.word	0x20000158

08008b4c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8008b4c:	b580      	push	{r7, lr}
 8008b4e:	b084      	sub	sp, #16
 8008b50:	af00      	add	r7, sp, #0
 8008b52:	6078      	str	r0, [r7, #4]
 8008b54:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8008b56:	687b      	ldr	r3, [r7, #4]
 8008b58:	2b00      	cmp	r3, #0
 8008b5a:	d10a      	bne.n	8008b72 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8008b5c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008b60:	f383 8811 	msr	BASEPRI, r3
 8008b64:	f3bf 8f6f 	isb	sy
 8008b68:	f3bf 8f4f 	dsb	sy
 8008b6c:	60fb      	str	r3, [r7, #12]
}
 8008b6e:	bf00      	nop
 8008b70:	e7fe      	b.n	8008b70 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8008b72:	4b07      	ldr	r3, [pc, #28]	; (8008b90 <vTaskPlaceOnEventList+0x44>)
 8008b74:	681b      	ldr	r3, [r3, #0]
 8008b76:	3318      	adds	r3, #24
 8008b78:	4619      	mov	r1, r3
 8008b7a:	6878      	ldr	r0, [r7, #4]
 8008b7c:	f7fe fe61 	bl	8007842 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8008b80:	2101      	movs	r1, #1
 8008b82:	6838      	ldr	r0, [r7, #0]
 8008b84:	f000 fa80 	bl	8009088 <prvAddCurrentTaskToDelayedList>
}
 8008b88:	bf00      	nop
 8008b8a:	3710      	adds	r7, #16
 8008b8c:	46bd      	mov	sp, r7
 8008b8e:	bd80      	pop	{r7, pc}
 8008b90:	20001254 	.word	0x20001254

08008b94 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8008b94:	b580      	push	{r7, lr}
 8008b96:	b086      	sub	sp, #24
 8008b98:	af00      	add	r7, sp, #0
 8008b9a:	60f8      	str	r0, [r7, #12]
 8008b9c:	60b9      	str	r1, [r7, #8]
 8008b9e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8008ba0:	68fb      	ldr	r3, [r7, #12]
 8008ba2:	2b00      	cmp	r3, #0
 8008ba4:	d10a      	bne.n	8008bbc <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 8008ba6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008baa:	f383 8811 	msr	BASEPRI, r3
 8008bae:	f3bf 8f6f 	isb	sy
 8008bb2:	f3bf 8f4f 	dsb	sy
 8008bb6:	617b      	str	r3, [r7, #20]
}
 8008bb8:	bf00      	nop
 8008bba:	e7fe      	b.n	8008bba <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8008bbc:	4b0a      	ldr	r3, [pc, #40]	; (8008be8 <vTaskPlaceOnEventListRestricted+0x54>)
 8008bbe:	681b      	ldr	r3, [r3, #0]
 8008bc0:	3318      	adds	r3, #24
 8008bc2:	4619      	mov	r1, r3
 8008bc4:	68f8      	ldr	r0, [r7, #12]
 8008bc6:	f7fe fe18 	bl	80077fa <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8008bca:	687b      	ldr	r3, [r7, #4]
 8008bcc:	2b00      	cmp	r3, #0
 8008bce:	d002      	beq.n	8008bd6 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8008bd0:	f04f 33ff 	mov.w	r3, #4294967295
 8008bd4:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8008bd6:	6879      	ldr	r1, [r7, #4]
 8008bd8:	68b8      	ldr	r0, [r7, #8]
 8008bda:	f000 fa55 	bl	8009088 <prvAddCurrentTaskToDelayedList>
	}
 8008bde:	bf00      	nop
 8008be0:	3718      	adds	r7, #24
 8008be2:	46bd      	mov	sp, r7
 8008be4:	bd80      	pop	{r7, pc}
 8008be6:	bf00      	nop
 8008be8:	20001254 	.word	0x20001254

08008bec <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8008bec:	b580      	push	{r7, lr}
 8008bee:	b086      	sub	sp, #24
 8008bf0:	af00      	add	r7, sp, #0
 8008bf2:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008bf4:	687b      	ldr	r3, [r7, #4]
 8008bf6:	68db      	ldr	r3, [r3, #12]
 8008bf8:	68db      	ldr	r3, [r3, #12]
 8008bfa:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8008bfc:	693b      	ldr	r3, [r7, #16]
 8008bfe:	2b00      	cmp	r3, #0
 8008c00:	d10a      	bne.n	8008c18 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8008c02:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008c06:	f383 8811 	msr	BASEPRI, r3
 8008c0a:	f3bf 8f6f 	isb	sy
 8008c0e:	f3bf 8f4f 	dsb	sy
 8008c12:	60fb      	str	r3, [r7, #12]
}
 8008c14:	bf00      	nop
 8008c16:	e7fe      	b.n	8008c16 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8008c18:	693b      	ldr	r3, [r7, #16]
 8008c1a:	3318      	adds	r3, #24
 8008c1c:	4618      	mov	r0, r3
 8008c1e:	f7fe fe49 	bl	80078b4 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008c22:	4b1e      	ldr	r3, [pc, #120]	; (8008c9c <xTaskRemoveFromEventList+0xb0>)
 8008c24:	681b      	ldr	r3, [r3, #0]
 8008c26:	2b00      	cmp	r3, #0
 8008c28:	d11d      	bne.n	8008c66 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8008c2a:	693b      	ldr	r3, [r7, #16]
 8008c2c:	3304      	adds	r3, #4
 8008c2e:	4618      	mov	r0, r3
 8008c30:	f7fe fe40 	bl	80078b4 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8008c34:	693b      	ldr	r3, [r7, #16]
 8008c36:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008c38:	4b19      	ldr	r3, [pc, #100]	; (8008ca0 <xTaskRemoveFromEventList+0xb4>)
 8008c3a:	681b      	ldr	r3, [r3, #0]
 8008c3c:	429a      	cmp	r2, r3
 8008c3e:	d903      	bls.n	8008c48 <xTaskRemoveFromEventList+0x5c>
 8008c40:	693b      	ldr	r3, [r7, #16]
 8008c42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008c44:	4a16      	ldr	r2, [pc, #88]	; (8008ca0 <xTaskRemoveFromEventList+0xb4>)
 8008c46:	6013      	str	r3, [r2, #0]
 8008c48:	693b      	ldr	r3, [r7, #16]
 8008c4a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008c4c:	4613      	mov	r3, r2
 8008c4e:	009b      	lsls	r3, r3, #2
 8008c50:	4413      	add	r3, r2
 8008c52:	009b      	lsls	r3, r3, #2
 8008c54:	4a13      	ldr	r2, [pc, #76]	; (8008ca4 <xTaskRemoveFromEventList+0xb8>)
 8008c56:	441a      	add	r2, r3
 8008c58:	693b      	ldr	r3, [r7, #16]
 8008c5a:	3304      	adds	r3, #4
 8008c5c:	4619      	mov	r1, r3
 8008c5e:	4610      	mov	r0, r2
 8008c60:	f7fe fdcb 	bl	80077fa <vListInsertEnd>
 8008c64:	e005      	b.n	8008c72 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8008c66:	693b      	ldr	r3, [r7, #16]
 8008c68:	3318      	adds	r3, #24
 8008c6a:	4619      	mov	r1, r3
 8008c6c:	480e      	ldr	r0, [pc, #56]	; (8008ca8 <xTaskRemoveFromEventList+0xbc>)
 8008c6e:	f7fe fdc4 	bl	80077fa <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8008c72:	693b      	ldr	r3, [r7, #16]
 8008c74:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008c76:	4b0d      	ldr	r3, [pc, #52]	; (8008cac <xTaskRemoveFromEventList+0xc0>)
 8008c78:	681b      	ldr	r3, [r3, #0]
 8008c7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008c7c:	429a      	cmp	r2, r3
 8008c7e:	d905      	bls.n	8008c8c <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8008c80:	2301      	movs	r3, #1
 8008c82:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8008c84:	4b0a      	ldr	r3, [pc, #40]	; (8008cb0 <xTaskRemoveFromEventList+0xc4>)
 8008c86:	2201      	movs	r2, #1
 8008c88:	601a      	str	r2, [r3, #0]
 8008c8a:	e001      	b.n	8008c90 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8008c8c:	2300      	movs	r3, #0
 8008c8e:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8008c90:	697b      	ldr	r3, [r7, #20]
}
 8008c92:	4618      	mov	r0, r3
 8008c94:	3718      	adds	r7, #24
 8008c96:	46bd      	mov	sp, r7
 8008c98:	bd80      	pop	{r7, pc}
 8008c9a:	bf00      	nop
 8008c9c:	20001750 	.word	0x20001750
 8008ca0:	20001730 	.word	0x20001730
 8008ca4:	20001258 	.word	0x20001258
 8008ca8:	200016e8 	.word	0x200016e8
 8008cac:	20001254 	.word	0x20001254
 8008cb0:	2000173c 	.word	0x2000173c

08008cb4 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8008cb4:	b480      	push	{r7}
 8008cb6:	b083      	sub	sp, #12
 8008cb8:	af00      	add	r7, sp, #0
 8008cba:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8008cbc:	4b06      	ldr	r3, [pc, #24]	; (8008cd8 <vTaskInternalSetTimeOutState+0x24>)
 8008cbe:	681a      	ldr	r2, [r3, #0]
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8008cc4:	4b05      	ldr	r3, [pc, #20]	; (8008cdc <vTaskInternalSetTimeOutState+0x28>)
 8008cc6:	681a      	ldr	r2, [r3, #0]
 8008cc8:	687b      	ldr	r3, [r7, #4]
 8008cca:	605a      	str	r2, [r3, #4]
}
 8008ccc:	bf00      	nop
 8008cce:	370c      	adds	r7, #12
 8008cd0:	46bd      	mov	sp, r7
 8008cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cd6:	4770      	bx	lr
 8008cd8:	20001740 	.word	0x20001740
 8008cdc:	2000172c 	.word	0x2000172c

08008ce0 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8008ce0:	b580      	push	{r7, lr}
 8008ce2:	b088      	sub	sp, #32
 8008ce4:	af00      	add	r7, sp, #0
 8008ce6:	6078      	str	r0, [r7, #4]
 8008ce8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	2b00      	cmp	r3, #0
 8008cee:	d10a      	bne.n	8008d06 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8008cf0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008cf4:	f383 8811 	msr	BASEPRI, r3
 8008cf8:	f3bf 8f6f 	isb	sy
 8008cfc:	f3bf 8f4f 	dsb	sy
 8008d00:	613b      	str	r3, [r7, #16]
}
 8008d02:	bf00      	nop
 8008d04:	e7fe      	b.n	8008d04 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8008d06:	683b      	ldr	r3, [r7, #0]
 8008d08:	2b00      	cmp	r3, #0
 8008d0a:	d10a      	bne.n	8008d22 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8008d0c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008d10:	f383 8811 	msr	BASEPRI, r3
 8008d14:	f3bf 8f6f 	isb	sy
 8008d18:	f3bf 8f4f 	dsb	sy
 8008d1c:	60fb      	str	r3, [r7, #12]
}
 8008d1e:	bf00      	nop
 8008d20:	e7fe      	b.n	8008d20 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8008d22:	f000 fe7f 	bl	8009a24 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8008d26:	4b1d      	ldr	r3, [pc, #116]	; (8008d9c <xTaskCheckForTimeOut+0xbc>)
 8008d28:	681b      	ldr	r3, [r3, #0]
 8008d2a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8008d2c:	687b      	ldr	r3, [r7, #4]
 8008d2e:	685b      	ldr	r3, [r3, #4]
 8008d30:	69ba      	ldr	r2, [r7, #24]
 8008d32:	1ad3      	subs	r3, r2, r3
 8008d34:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8008d36:	683b      	ldr	r3, [r7, #0]
 8008d38:	681b      	ldr	r3, [r3, #0]
 8008d3a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008d3e:	d102      	bne.n	8008d46 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8008d40:	2300      	movs	r3, #0
 8008d42:	61fb      	str	r3, [r7, #28]
 8008d44:	e023      	b.n	8008d8e <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8008d46:	687b      	ldr	r3, [r7, #4]
 8008d48:	681a      	ldr	r2, [r3, #0]
 8008d4a:	4b15      	ldr	r3, [pc, #84]	; (8008da0 <xTaskCheckForTimeOut+0xc0>)
 8008d4c:	681b      	ldr	r3, [r3, #0]
 8008d4e:	429a      	cmp	r2, r3
 8008d50:	d007      	beq.n	8008d62 <xTaskCheckForTimeOut+0x82>
 8008d52:	687b      	ldr	r3, [r7, #4]
 8008d54:	685b      	ldr	r3, [r3, #4]
 8008d56:	69ba      	ldr	r2, [r7, #24]
 8008d58:	429a      	cmp	r2, r3
 8008d5a:	d302      	bcc.n	8008d62 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8008d5c:	2301      	movs	r3, #1
 8008d5e:	61fb      	str	r3, [r7, #28]
 8008d60:	e015      	b.n	8008d8e <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8008d62:	683b      	ldr	r3, [r7, #0]
 8008d64:	681b      	ldr	r3, [r3, #0]
 8008d66:	697a      	ldr	r2, [r7, #20]
 8008d68:	429a      	cmp	r2, r3
 8008d6a:	d20b      	bcs.n	8008d84 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8008d6c:	683b      	ldr	r3, [r7, #0]
 8008d6e:	681a      	ldr	r2, [r3, #0]
 8008d70:	697b      	ldr	r3, [r7, #20]
 8008d72:	1ad2      	subs	r2, r2, r3
 8008d74:	683b      	ldr	r3, [r7, #0]
 8008d76:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8008d78:	6878      	ldr	r0, [r7, #4]
 8008d7a:	f7ff ff9b 	bl	8008cb4 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8008d7e:	2300      	movs	r3, #0
 8008d80:	61fb      	str	r3, [r7, #28]
 8008d82:	e004      	b.n	8008d8e <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8008d84:	683b      	ldr	r3, [r7, #0]
 8008d86:	2200      	movs	r2, #0
 8008d88:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8008d8a:	2301      	movs	r3, #1
 8008d8c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8008d8e:	f000 fe79 	bl	8009a84 <vPortExitCritical>

	return xReturn;
 8008d92:	69fb      	ldr	r3, [r7, #28]
}
 8008d94:	4618      	mov	r0, r3
 8008d96:	3720      	adds	r7, #32
 8008d98:	46bd      	mov	sp, r7
 8008d9a:	bd80      	pop	{r7, pc}
 8008d9c:	2000172c 	.word	0x2000172c
 8008da0:	20001740 	.word	0x20001740

08008da4 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8008da4:	b480      	push	{r7}
 8008da6:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8008da8:	4b03      	ldr	r3, [pc, #12]	; (8008db8 <vTaskMissedYield+0x14>)
 8008daa:	2201      	movs	r2, #1
 8008dac:	601a      	str	r2, [r3, #0]
}
 8008dae:	bf00      	nop
 8008db0:	46bd      	mov	sp, r7
 8008db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008db6:	4770      	bx	lr
 8008db8:	2000173c 	.word	0x2000173c

08008dbc <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8008dbc:	b580      	push	{r7, lr}
 8008dbe:	b082      	sub	sp, #8
 8008dc0:	af00      	add	r7, sp, #0
 8008dc2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8008dc4:	f000 f852 	bl	8008e6c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8008dc8:	4b06      	ldr	r3, [pc, #24]	; (8008de4 <prvIdleTask+0x28>)
 8008dca:	681b      	ldr	r3, [r3, #0]
 8008dcc:	2b01      	cmp	r3, #1
 8008dce:	d9f9      	bls.n	8008dc4 <prvIdleTask+0x8>
			{
				taskYIELD();
 8008dd0:	4b05      	ldr	r3, [pc, #20]	; (8008de8 <prvIdleTask+0x2c>)
 8008dd2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008dd6:	601a      	str	r2, [r3, #0]
 8008dd8:	f3bf 8f4f 	dsb	sy
 8008ddc:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8008de0:	e7f0      	b.n	8008dc4 <prvIdleTask+0x8>
 8008de2:	bf00      	nop
 8008de4:	20001258 	.word	0x20001258
 8008de8:	e000ed04 	.word	0xe000ed04

08008dec <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8008dec:	b580      	push	{r7, lr}
 8008dee:	b082      	sub	sp, #8
 8008df0:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008df2:	2300      	movs	r3, #0
 8008df4:	607b      	str	r3, [r7, #4]
 8008df6:	e00c      	b.n	8008e12 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8008df8:	687a      	ldr	r2, [r7, #4]
 8008dfa:	4613      	mov	r3, r2
 8008dfc:	009b      	lsls	r3, r3, #2
 8008dfe:	4413      	add	r3, r2
 8008e00:	009b      	lsls	r3, r3, #2
 8008e02:	4a12      	ldr	r2, [pc, #72]	; (8008e4c <prvInitialiseTaskLists+0x60>)
 8008e04:	4413      	add	r3, r2
 8008e06:	4618      	mov	r0, r3
 8008e08:	f7fe fcca 	bl	80077a0 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	3301      	adds	r3, #1
 8008e10:	607b      	str	r3, [r7, #4]
 8008e12:	687b      	ldr	r3, [r7, #4]
 8008e14:	2b37      	cmp	r3, #55	; 0x37
 8008e16:	d9ef      	bls.n	8008df8 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8008e18:	480d      	ldr	r0, [pc, #52]	; (8008e50 <prvInitialiseTaskLists+0x64>)
 8008e1a:	f7fe fcc1 	bl	80077a0 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8008e1e:	480d      	ldr	r0, [pc, #52]	; (8008e54 <prvInitialiseTaskLists+0x68>)
 8008e20:	f7fe fcbe 	bl	80077a0 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8008e24:	480c      	ldr	r0, [pc, #48]	; (8008e58 <prvInitialiseTaskLists+0x6c>)
 8008e26:	f7fe fcbb 	bl	80077a0 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8008e2a:	480c      	ldr	r0, [pc, #48]	; (8008e5c <prvInitialiseTaskLists+0x70>)
 8008e2c:	f7fe fcb8 	bl	80077a0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8008e30:	480b      	ldr	r0, [pc, #44]	; (8008e60 <prvInitialiseTaskLists+0x74>)
 8008e32:	f7fe fcb5 	bl	80077a0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8008e36:	4b0b      	ldr	r3, [pc, #44]	; (8008e64 <prvInitialiseTaskLists+0x78>)
 8008e38:	4a05      	ldr	r2, [pc, #20]	; (8008e50 <prvInitialiseTaskLists+0x64>)
 8008e3a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8008e3c:	4b0a      	ldr	r3, [pc, #40]	; (8008e68 <prvInitialiseTaskLists+0x7c>)
 8008e3e:	4a05      	ldr	r2, [pc, #20]	; (8008e54 <prvInitialiseTaskLists+0x68>)
 8008e40:	601a      	str	r2, [r3, #0]
}
 8008e42:	bf00      	nop
 8008e44:	3708      	adds	r7, #8
 8008e46:	46bd      	mov	sp, r7
 8008e48:	bd80      	pop	{r7, pc}
 8008e4a:	bf00      	nop
 8008e4c:	20001258 	.word	0x20001258
 8008e50:	200016b8 	.word	0x200016b8
 8008e54:	200016cc 	.word	0x200016cc
 8008e58:	200016e8 	.word	0x200016e8
 8008e5c:	200016fc 	.word	0x200016fc
 8008e60:	20001714 	.word	0x20001714
 8008e64:	200016e0 	.word	0x200016e0
 8008e68:	200016e4 	.word	0x200016e4

08008e6c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8008e6c:	b580      	push	{r7, lr}
 8008e6e:	b082      	sub	sp, #8
 8008e70:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008e72:	e019      	b.n	8008ea8 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8008e74:	f000 fdd6 	bl	8009a24 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008e78:	4b10      	ldr	r3, [pc, #64]	; (8008ebc <prvCheckTasksWaitingTermination+0x50>)
 8008e7a:	68db      	ldr	r3, [r3, #12]
 8008e7c:	68db      	ldr	r3, [r3, #12]
 8008e7e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008e80:	687b      	ldr	r3, [r7, #4]
 8008e82:	3304      	adds	r3, #4
 8008e84:	4618      	mov	r0, r3
 8008e86:	f7fe fd15 	bl	80078b4 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8008e8a:	4b0d      	ldr	r3, [pc, #52]	; (8008ec0 <prvCheckTasksWaitingTermination+0x54>)
 8008e8c:	681b      	ldr	r3, [r3, #0]
 8008e8e:	3b01      	subs	r3, #1
 8008e90:	4a0b      	ldr	r2, [pc, #44]	; (8008ec0 <prvCheckTasksWaitingTermination+0x54>)
 8008e92:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8008e94:	4b0b      	ldr	r3, [pc, #44]	; (8008ec4 <prvCheckTasksWaitingTermination+0x58>)
 8008e96:	681b      	ldr	r3, [r3, #0]
 8008e98:	3b01      	subs	r3, #1
 8008e9a:	4a0a      	ldr	r2, [pc, #40]	; (8008ec4 <prvCheckTasksWaitingTermination+0x58>)
 8008e9c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8008e9e:	f000 fdf1 	bl	8009a84 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8008ea2:	6878      	ldr	r0, [r7, #4]
 8008ea4:	f000 f810 	bl	8008ec8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008ea8:	4b06      	ldr	r3, [pc, #24]	; (8008ec4 <prvCheckTasksWaitingTermination+0x58>)
 8008eaa:	681b      	ldr	r3, [r3, #0]
 8008eac:	2b00      	cmp	r3, #0
 8008eae:	d1e1      	bne.n	8008e74 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8008eb0:	bf00      	nop
 8008eb2:	bf00      	nop
 8008eb4:	3708      	adds	r7, #8
 8008eb6:	46bd      	mov	sp, r7
 8008eb8:	bd80      	pop	{r7, pc}
 8008eba:	bf00      	nop
 8008ebc:	200016fc 	.word	0x200016fc
 8008ec0:	20001728 	.word	0x20001728
 8008ec4:	20001710 	.word	0x20001710

08008ec8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8008ec8:	b580      	push	{r7, lr}
 8008eca:	b084      	sub	sp, #16
 8008ecc:	af00      	add	r7, sp, #0
 8008ece:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8008ed0:	687b      	ldr	r3, [r7, #4]
 8008ed2:	3354      	adds	r3, #84	; 0x54
 8008ed4:	4618      	mov	r0, r3
 8008ed6:	f001 f8fb 	bl	800a0d0 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8008eda:	687b      	ldr	r3, [r7, #4]
 8008edc:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8008ee0:	2b00      	cmp	r3, #0
 8008ee2:	d108      	bne.n	8008ef6 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8008ee4:	687b      	ldr	r3, [r7, #4]
 8008ee6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008ee8:	4618      	mov	r0, r3
 8008eea:	f000 ff89 	bl	8009e00 <vPortFree>
				vPortFree( pxTCB );
 8008eee:	6878      	ldr	r0, [r7, #4]
 8008ef0:	f000 ff86 	bl	8009e00 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8008ef4:	e018      	b.n	8008f28 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8008ef6:	687b      	ldr	r3, [r7, #4]
 8008ef8:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8008efc:	2b01      	cmp	r3, #1
 8008efe:	d103      	bne.n	8008f08 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8008f00:	6878      	ldr	r0, [r7, #4]
 8008f02:	f000 ff7d 	bl	8009e00 <vPortFree>
	}
 8008f06:	e00f      	b.n	8008f28 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8008f08:	687b      	ldr	r3, [r7, #4]
 8008f0a:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8008f0e:	2b02      	cmp	r3, #2
 8008f10:	d00a      	beq.n	8008f28 <prvDeleteTCB+0x60>
	__asm volatile
 8008f12:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008f16:	f383 8811 	msr	BASEPRI, r3
 8008f1a:	f3bf 8f6f 	isb	sy
 8008f1e:	f3bf 8f4f 	dsb	sy
 8008f22:	60fb      	str	r3, [r7, #12]
}
 8008f24:	bf00      	nop
 8008f26:	e7fe      	b.n	8008f26 <prvDeleteTCB+0x5e>
	}
 8008f28:	bf00      	nop
 8008f2a:	3710      	adds	r7, #16
 8008f2c:	46bd      	mov	sp, r7
 8008f2e:	bd80      	pop	{r7, pc}

08008f30 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8008f30:	b480      	push	{r7}
 8008f32:	b083      	sub	sp, #12
 8008f34:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008f36:	4b0c      	ldr	r3, [pc, #48]	; (8008f68 <prvResetNextTaskUnblockTime+0x38>)
 8008f38:	681b      	ldr	r3, [r3, #0]
 8008f3a:	681b      	ldr	r3, [r3, #0]
 8008f3c:	2b00      	cmp	r3, #0
 8008f3e:	d104      	bne.n	8008f4a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8008f40:	4b0a      	ldr	r3, [pc, #40]	; (8008f6c <prvResetNextTaskUnblockTime+0x3c>)
 8008f42:	f04f 32ff 	mov.w	r2, #4294967295
 8008f46:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8008f48:	e008      	b.n	8008f5c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008f4a:	4b07      	ldr	r3, [pc, #28]	; (8008f68 <prvResetNextTaskUnblockTime+0x38>)
 8008f4c:	681b      	ldr	r3, [r3, #0]
 8008f4e:	68db      	ldr	r3, [r3, #12]
 8008f50:	68db      	ldr	r3, [r3, #12]
 8008f52:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8008f54:	687b      	ldr	r3, [r7, #4]
 8008f56:	685b      	ldr	r3, [r3, #4]
 8008f58:	4a04      	ldr	r2, [pc, #16]	; (8008f6c <prvResetNextTaskUnblockTime+0x3c>)
 8008f5a:	6013      	str	r3, [r2, #0]
}
 8008f5c:	bf00      	nop
 8008f5e:	370c      	adds	r7, #12
 8008f60:	46bd      	mov	sp, r7
 8008f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f66:	4770      	bx	lr
 8008f68:	200016e0 	.word	0x200016e0
 8008f6c:	20001748 	.word	0x20001748

08008f70 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8008f70:	b480      	push	{r7}
 8008f72:	b083      	sub	sp, #12
 8008f74:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8008f76:	4b0b      	ldr	r3, [pc, #44]	; (8008fa4 <xTaskGetSchedulerState+0x34>)
 8008f78:	681b      	ldr	r3, [r3, #0]
 8008f7a:	2b00      	cmp	r3, #0
 8008f7c:	d102      	bne.n	8008f84 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8008f7e:	2301      	movs	r3, #1
 8008f80:	607b      	str	r3, [r7, #4]
 8008f82:	e008      	b.n	8008f96 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008f84:	4b08      	ldr	r3, [pc, #32]	; (8008fa8 <xTaskGetSchedulerState+0x38>)
 8008f86:	681b      	ldr	r3, [r3, #0]
 8008f88:	2b00      	cmp	r3, #0
 8008f8a:	d102      	bne.n	8008f92 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8008f8c:	2302      	movs	r3, #2
 8008f8e:	607b      	str	r3, [r7, #4]
 8008f90:	e001      	b.n	8008f96 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8008f92:	2300      	movs	r3, #0
 8008f94:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8008f96:	687b      	ldr	r3, [r7, #4]
	}
 8008f98:	4618      	mov	r0, r3
 8008f9a:	370c      	adds	r7, #12
 8008f9c:	46bd      	mov	sp, r7
 8008f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fa2:	4770      	bx	lr
 8008fa4:	20001734 	.word	0x20001734
 8008fa8:	20001750 	.word	0x20001750

08008fac <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8008fac:	b580      	push	{r7, lr}
 8008fae:	b086      	sub	sp, #24
 8008fb0:	af00      	add	r7, sp, #0
 8008fb2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8008fb4:	687b      	ldr	r3, [r7, #4]
 8008fb6:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8008fb8:	2300      	movs	r3, #0
 8008fba:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8008fbc:	687b      	ldr	r3, [r7, #4]
 8008fbe:	2b00      	cmp	r3, #0
 8008fc0:	d056      	beq.n	8009070 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8008fc2:	4b2e      	ldr	r3, [pc, #184]	; (800907c <xTaskPriorityDisinherit+0xd0>)
 8008fc4:	681b      	ldr	r3, [r3, #0]
 8008fc6:	693a      	ldr	r2, [r7, #16]
 8008fc8:	429a      	cmp	r2, r3
 8008fca:	d00a      	beq.n	8008fe2 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8008fcc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008fd0:	f383 8811 	msr	BASEPRI, r3
 8008fd4:	f3bf 8f6f 	isb	sy
 8008fd8:	f3bf 8f4f 	dsb	sy
 8008fdc:	60fb      	str	r3, [r7, #12]
}
 8008fde:	bf00      	nop
 8008fe0:	e7fe      	b.n	8008fe0 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8008fe2:	693b      	ldr	r3, [r7, #16]
 8008fe4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008fe6:	2b00      	cmp	r3, #0
 8008fe8:	d10a      	bne.n	8009000 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8008fea:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008fee:	f383 8811 	msr	BASEPRI, r3
 8008ff2:	f3bf 8f6f 	isb	sy
 8008ff6:	f3bf 8f4f 	dsb	sy
 8008ffa:	60bb      	str	r3, [r7, #8]
}
 8008ffc:	bf00      	nop
 8008ffe:	e7fe      	b.n	8008ffe <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8009000:	693b      	ldr	r3, [r7, #16]
 8009002:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009004:	1e5a      	subs	r2, r3, #1
 8009006:	693b      	ldr	r3, [r7, #16]
 8009008:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800900a:	693b      	ldr	r3, [r7, #16]
 800900c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800900e:	693b      	ldr	r3, [r7, #16]
 8009010:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009012:	429a      	cmp	r2, r3
 8009014:	d02c      	beq.n	8009070 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8009016:	693b      	ldr	r3, [r7, #16]
 8009018:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800901a:	2b00      	cmp	r3, #0
 800901c:	d128      	bne.n	8009070 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800901e:	693b      	ldr	r3, [r7, #16]
 8009020:	3304      	adds	r3, #4
 8009022:	4618      	mov	r0, r3
 8009024:	f7fe fc46 	bl	80078b4 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8009028:	693b      	ldr	r3, [r7, #16]
 800902a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800902c:	693b      	ldr	r3, [r7, #16]
 800902e:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009030:	693b      	ldr	r3, [r7, #16]
 8009032:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009034:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8009038:	693b      	ldr	r3, [r7, #16]
 800903a:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800903c:	693b      	ldr	r3, [r7, #16]
 800903e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009040:	4b0f      	ldr	r3, [pc, #60]	; (8009080 <xTaskPriorityDisinherit+0xd4>)
 8009042:	681b      	ldr	r3, [r3, #0]
 8009044:	429a      	cmp	r2, r3
 8009046:	d903      	bls.n	8009050 <xTaskPriorityDisinherit+0xa4>
 8009048:	693b      	ldr	r3, [r7, #16]
 800904a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800904c:	4a0c      	ldr	r2, [pc, #48]	; (8009080 <xTaskPriorityDisinherit+0xd4>)
 800904e:	6013      	str	r3, [r2, #0]
 8009050:	693b      	ldr	r3, [r7, #16]
 8009052:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009054:	4613      	mov	r3, r2
 8009056:	009b      	lsls	r3, r3, #2
 8009058:	4413      	add	r3, r2
 800905a:	009b      	lsls	r3, r3, #2
 800905c:	4a09      	ldr	r2, [pc, #36]	; (8009084 <xTaskPriorityDisinherit+0xd8>)
 800905e:	441a      	add	r2, r3
 8009060:	693b      	ldr	r3, [r7, #16]
 8009062:	3304      	adds	r3, #4
 8009064:	4619      	mov	r1, r3
 8009066:	4610      	mov	r0, r2
 8009068:	f7fe fbc7 	bl	80077fa <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800906c:	2301      	movs	r3, #1
 800906e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8009070:	697b      	ldr	r3, [r7, #20]
	}
 8009072:	4618      	mov	r0, r3
 8009074:	3718      	adds	r7, #24
 8009076:	46bd      	mov	sp, r7
 8009078:	bd80      	pop	{r7, pc}
 800907a:	bf00      	nop
 800907c:	20001254 	.word	0x20001254
 8009080:	20001730 	.word	0x20001730
 8009084:	20001258 	.word	0x20001258

08009088 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8009088:	b580      	push	{r7, lr}
 800908a:	b084      	sub	sp, #16
 800908c:	af00      	add	r7, sp, #0
 800908e:	6078      	str	r0, [r7, #4]
 8009090:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8009092:	4b21      	ldr	r3, [pc, #132]	; (8009118 <prvAddCurrentTaskToDelayedList+0x90>)
 8009094:	681b      	ldr	r3, [r3, #0]
 8009096:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009098:	4b20      	ldr	r3, [pc, #128]	; (800911c <prvAddCurrentTaskToDelayedList+0x94>)
 800909a:	681b      	ldr	r3, [r3, #0]
 800909c:	3304      	adds	r3, #4
 800909e:	4618      	mov	r0, r3
 80090a0:	f7fe fc08 	bl	80078b4 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80090a4:	687b      	ldr	r3, [r7, #4]
 80090a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80090aa:	d10a      	bne.n	80090c2 <prvAddCurrentTaskToDelayedList+0x3a>
 80090ac:	683b      	ldr	r3, [r7, #0]
 80090ae:	2b00      	cmp	r3, #0
 80090b0:	d007      	beq.n	80090c2 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80090b2:	4b1a      	ldr	r3, [pc, #104]	; (800911c <prvAddCurrentTaskToDelayedList+0x94>)
 80090b4:	681b      	ldr	r3, [r3, #0]
 80090b6:	3304      	adds	r3, #4
 80090b8:	4619      	mov	r1, r3
 80090ba:	4819      	ldr	r0, [pc, #100]	; (8009120 <prvAddCurrentTaskToDelayedList+0x98>)
 80090bc:	f7fe fb9d 	bl	80077fa <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80090c0:	e026      	b.n	8009110 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80090c2:	68fa      	ldr	r2, [r7, #12]
 80090c4:	687b      	ldr	r3, [r7, #4]
 80090c6:	4413      	add	r3, r2
 80090c8:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80090ca:	4b14      	ldr	r3, [pc, #80]	; (800911c <prvAddCurrentTaskToDelayedList+0x94>)
 80090cc:	681b      	ldr	r3, [r3, #0]
 80090ce:	68ba      	ldr	r2, [r7, #8]
 80090d0:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80090d2:	68ba      	ldr	r2, [r7, #8]
 80090d4:	68fb      	ldr	r3, [r7, #12]
 80090d6:	429a      	cmp	r2, r3
 80090d8:	d209      	bcs.n	80090ee <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80090da:	4b12      	ldr	r3, [pc, #72]	; (8009124 <prvAddCurrentTaskToDelayedList+0x9c>)
 80090dc:	681a      	ldr	r2, [r3, #0]
 80090de:	4b0f      	ldr	r3, [pc, #60]	; (800911c <prvAddCurrentTaskToDelayedList+0x94>)
 80090e0:	681b      	ldr	r3, [r3, #0]
 80090e2:	3304      	adds	r3, #4
 80090e4:	4619      	mov	r1, r3
 80090e6:	4610      	mov	r0, r2
 80090e8:	f7fe fbab 	bl	8007842 <vListInsert>
}
 80090ec:	e010      	b.n	8009110 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80090ee:	4b0e      	ldr	r3, [pc, #56]	; (8009128 <prvAddCurrentTaskToDelayedList+0xa0>)
 80090f0:	681a      	ldr	r2, [r3, #0]
 80090f2:	4b0a      	ldr	r3, [pc, #40]	; (800911c <prvAddCurrentTaskToDelayedList+0x94>)
 80090f4:	681b      	ldr	r3, [r3, #0]
 80090f6:	3304      	adds	r3, #4
 80090f8:	4619      	mov	r1, r3
 80090fa:	4610      	mov	r0, r2
 80090fc:	f7fe fba1 	bl	8007842 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8009100:	4b0a      	ldr	r3, [pc, #40]	; (800912c <prvAddCurrentTaskToDelayedList+0xa4>)
 8009102:	681b      	ldr	r3, [r3, #0]
 8009104:	68ba      	ldr	r2, [r7, #8]
 8009106:	429a      	cmp	r2, r3
 8009108:	d202      	bcs.n	8009110 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800910a:	4a08      	ldr	r2, [pc, #32]	; (800912c <prvAddCurrentTaskToDelayedList+0xa4>)
 800910c:	68bb      	ldr	r3, [r7, #8]
 800910e:	6013      	str	r3, [r2, #0]
}
 8009110:	bf00      	nop
 8009112:	3710      	adds	r7, #16
 8009114:	46bd      	mov	sp, r7
 8009116:	bd80      	pop	{r7, pc}
 8009118:	2000172c 	.word	0x2000172c
 800911c:	20001254 	.word	0x20001254
 8009120:	20001714 	.word	0x20001714
 8009124:	200016e4 	.word	0x200016e4
 8009128:	200016e0 	.word	0x200016e0
 800912c:	20001748 	.word	0x20001748

08009130 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8009130:	b580      	push	{r7, lr}
 8009132:	b08a      	sub	sp, #40	; 0x28
 8009134:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8009136:	2300      	movs	r3, #0
 8009138:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800913a:	f000 fb07 	bl	800974c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800913e:	4b1c      	ldr	r3, [pc, #112]	; (80091b0 <xTimerCreateTimerTask+0x80>)
 8009140:	681b      	ldr	r3, [r3, #0]
 8009142:	2b00      	cmp	r3, #0
 8009144:	d021      	beq.n	800918a <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8009146:	2300      	movs	r3, #0
 8009148:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800914a:	2300      	movs	r3, #0
 800914c:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800914e:	1d3a      	adds	r2, r7, #4
 8009150:	f107 0108 	add.w	r1, r7, #8
 8009154:	f107 030c 	add.w	r3, r7, #12
 8009158:	4618      	mov	r0, r3
 800915a:	f7fe fb07 	bl	800776c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800915e:	6879      	ldr	r1, [r7, #4]
 8009160:	68bb      	ldr	r3, [r7, #8]
 8009162:	68fa      	ldr	r2, [r7, #12]
 8009164:	9202      	str	r2, [sp, #8]
 8009166:	9301      	str	r3, [sp, #4]
 8009168:	2302      	movs	r3, #2
 800916a:	9300      	str	r3, [sp, #0]
 800916c:	2300      	movs	r3, #0
 800916e:	460a      	mov	r2, r1
 8009170:	4910      	ldr	r1, [pc, #64]	; (80091b4 <xTimerCreateTimerTask+0x84>)
 8009172:	4811      	ldr	r0, [pc, #68]	; (80091b8 <xTimerCreateTimerTask+0x88>)
 8009174:	f7ff f8b4 	bl	80082e0 <xTaskCreateStatic>
 8009178:	4603      	mov	r3, r0
 800917a:	4a10      	ldr	r2, [pc, #64]	; (80091bc <xTimerCreateTimerTask+0x8c>)
 800917c:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800917e:	4b0f      	ldr	r3, [pc, #60]	; (80091bc <xTimerCreateTimerTask+0x8c>)
 8009180:	681b      	ldr	r3, [r3, #0]
 8009182:	2b00      	cmp	r3, #0
 8009184:	d001      	beq.n	800918a <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8009186:	2301      	movs	r3, #1
 8009188:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800918a:	697b      	ldr	r3, [r7, #20]
 800918c:	2b00      	cmp	r3, #0
 800918e:	d10a      	bne.n	80091a6 <xTimerCreateTimerTask+0x76>
	__asm volatile
 8009190:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009194:	f383 8811 	msr	BASEPRI, r3
 8009198:	f3bf 8f6f 	isb	sy
 800919c:	f3bf 8f4f 	dsb	sy
 80091a0:	613b      	str	r3, [r7, #16]
}
 80091a2:	bf00      	nop
 80091a4:	e7fe      	b.n	80091a4 <xTimerCreateTimerTask+0x74>
	return xReturn;
 80091a6:	697b      	ldr	r3, [r7, #20]
}
 80091a8:	4618      	mov	r0, r3
 80091aa:	3718      	adds	r7, #24
 80091ac:	46bd      	mov	sp, r7
 80091ae:	bd80      	pop	{r7, pc}
 80091b0:	20001784 	.word	0x20001784
 80091b4:	0800a2a8 	.word	0x0800a2a8
 80091b8:	080092f5 	.word	0x080092f5
 80091bc:	20001788 	.word	0x20001788

080091c0 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80091c0:	b580      	push	{r7, lr}
 80091c2:	b08a      	sub	sp, #40	; 0x28
 80091c4:	af00      	add	r7, sp, #0
 80091c6:	60f8      	str	r0, [r7, #12]
 80091c8:	60b9      	str	r1, [r7, #8]
 80091ca:	607a      	str	r2, [r7, #4]
 80091cc:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80091ce:	2300      	movs	r3, #0
 80091d0:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80091d2:	68fb      	ldr	r3, [r7, #12]
 80091d4:	2b00      	cmp	r3, #0
 80091d6:	d10a      	bne.n	80091ee <xTimerGenericCommand+0x2e>
	__asm volatile
 80091d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80091dc:	f383 8811 	msr	BASEPRI, r3
 80091e0:	f3bf 8f6f 	isb	sy
 80091e4:	f3bf 8f4f 	dsb	sy
 80091e8:	623b      	str	r3, [r7, #32]
}
 80091ea:	bf00      	nop
 80091ec:	e7fe      	b.n	80091ec <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80091ee:	4b1a      	ldr	r3, [pc, #104]	; (8009258 <xTimerGenericCommand+0x98>)
 80091f0:	681b      	ldr	r3, [r3, #0]
 80091f2:	2b00      	cmp	r3, #0
 80091f4:	d02a      	beq.n	800924c <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80091f6:	68bb      	ldr	r3, [r7, #8]
 80091f8:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80091fa:	687b      	ldr	r3, [r7, #4]
 80091fc:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 80091fe:	68fb      	ldr	r3, [r7, #12]
 8009200:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8009202:	68bb      	ldr	r3, [r7, #8]
 8009204:	2b05      	cmp	r3, #5
 8009206:	dc18      	bgt.n	800923a <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8009208:	f7ff feb2 	bl	8008f70 <xTaskGetSchedulerState>
 800920c:	4603      	mov	r3, r0
 800920e:	2b02      	cmp	r3, #2
 8009210:	d109      	bne.n	8009226 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8009212:	4b11      	ldr	r3, [pc, #68]	; (8009258 <xTimerGenericCommand+0x98>)
 8009214:	6818      	ldr	r0, [r3, #0]
 8009216:	f107 0110 	add.w	r1, r7, #16
 800921a:	2300      	movs	r3, #0
 800921c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800921e:	f7fe fc77 	bl	8007b10 <xQueueGenericSend>
 8009222:	6278      	str	r0, [r7, #36]	; 0x24
 8009224:	e012      	b.n	800924c <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8009226:	4b0c      	ldr	r3, [pc, #48]	; (8009258 <xTimerGenericCommand+0x98>)
 8009228:	6818      	ldr	r0, [r3, #0]
 800922a:	f107 0110 	add.w	r1, r7, #16
 800922e:	2300      	movs	r3, #0
 8009230:	2200      	movs	r2, #0
 8009232:	f7fe fc6d 	bl	8007b10 <xQueueGenericSend>
 8009236:	6278      	str	r0, [r7, #36]	; 0x24
 8009238:	e008      	b.n	800924c <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800923a:	4b07      	ldr	r3, [pc, #28]	; (8009258 <xTimerGenericCommand+0x98>)
 800923c:	6818      	ldr	r0, [r3, #0]
 800923e:	f107 0110 	add.w	r1, r7, #16
 8009242:	2300      	movs	r3, #0
 8009244:	683a      	ldr	r2, [r7, #0]
 8009246:	f7fe fd61 	bl	8007d0c <xQueueGenericSendFromISR>
 800924a:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800924c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800924e:	4618      	mov	r0, r3
 8009250:	3728      	adds	r7, #40	; 0x28
 8009252:	46bd      	mov	sp, r7
 8009254:	bd80      	pop	{r7, pc}
 8009256:	bf00      	nop
 8009258:	20001784 	.word	0x20001784

0800925c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800925c:	b580      	push	{r7, lr}
 800925e:	b088      	sub	sp, #32
 8009260:	af02      	add	r7, sp, #8
 8009262:	6078      	str	r0, [r7, #4]
 8009264:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009266:	4b22      	ldr	r3, [pc, #136]	; (80092f0 <prvProcessExpiredTimer+0x94>)
 8009268:	681b      	ldr	r3, [r3, #0]
 800926a:	68db      	ldr	r3, [r3, #12]
 800926c:	68db      	ldr	r3, [r3, #12]
 800926e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009270:	697b      	ldr	r3, [r7, #20]
 8009272:	3304      	adds	r3, #4
 8009274:	4618      	mov	r0, r3
 8009276:	f7fe fb1d 	bl	80078b4 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800927a:	697b      	ldr	r3, [r7, #20]
 800927c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009280:	f003 0304 	and.w	r3, r3, #4
 8009284:	2b00      	cmp	r3, #0
 8009286:	d022      	beq.n	80092ce <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8009288:	697b      	ldr	r3, [r7, #20]
 800928a:	699a      	ldr	r2, [r3, #24]
 800928c:	687b      	ldr	r3, [r7, #4]
 800928e:	18d1      	adds	r1, r2, r3
 8009290:	687b      	ldr	r3, [r7, #4]
 8009292:	683a      	ldr	r2, [r7, #0]
 8009294:	6978      	ldr	r0, [r7, #20]
 8009296:	f000 f8d1 	bl	800943c <prvInsertTimerInActiveList>
 800929a:	4603      	mov	r3, r0
 800929c:	2b00      	cmp	r3, #0
 800929e:	d01f      	beq.n	80092e0 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80092a0:	2300      	movs	r3, #0
 80092a2:	9300      	str	r3, [sp, #0]
 80092a4:	2300      	movs	r3, #0
 80092a6:	687a      	ldr	r2, [r7, #4]
 80092a8:	2100      	movs	r1, #0
 80092aa:	6978      	ldr	r0, [r7, #20]
 80092ac:	f7ff ff88 	bl	80091c0 <xTimerGenericCommand>
 80092b0:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80092b2:	693b      	ldr	r3, [r7, #16]
 80092b4:	2b00      	cmp	r3, #0
 80092b6:	d113      	bne.n	80092e0 <prvProcessExpiredTimer+0x84>
	__asm volatile
 80092b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80092bc:	f383 8811 	msr	BASEPRI, r3
 80092c0:	f3bf 8f6f 	isb	sy
 80092c4:	f3bf 8f4f 	dsb	sy
 80092c8:	60fb      	str	r3, [r7, #12]
}
 80092ca:	bf00      	nop
 80092cc:	e7fe      	b.n	80092cc <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80092ce:	697b      	ldr	r3, [r7, #20]
 80092d0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80092d4:	f023 0301 	bic.w	r3, r3, #1
 80092d8:	b2da      	uxtb	r2, r3
 80092da:	697b      	ldr	r3, [r7, #20]
 80092dc:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80092e0:	697b      	ldr	r3, [r7, #20]
 80092e2:	6a1b      	ldr	r3, [r3, #32]
 80092e4:	6978      	ldr	r0, [r7, #20]
 80092e6:	4798      	blx	r3
}
 80092e8:	bf00      	nop
 80092ea:	3718      	adds	r7, #24
 80092ec:	46bd      	mov	sp, r7
 80092ee:	bd80      	pop	{r7, pc}
 80092f0:	2000177c 	.word	0x2000177c

080092f4 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 80092f4:	b580      	push	{r7, lr}
 80092f6:	b084      	sub	sp, #16
 80092f8:	af00      	add	r7, sp, #0
 80092fa:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80092fc:	f107 0308 	add.w	r3, r7, #8
 8009300:	4618      	mov	r0, r3
 8009302:	f000 f857 	bl	80093b4 <prvGetNextExpireTime>
 8009306:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8009308:	68bb      	ldr	r3, [r7, #8]
 800930a:	4619      	mov	r1, r3
 800930c:	68f8      	ldr	r0, [r7, #12]
 800930e:	f000 f803 	bl	8009318 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8009312:	f000 f8d5 	bl	80094c0 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8009316:	e7f1      	b.n	80092fc <prvTimerTask+0x8>

08009318 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8009318:	b580      	push	{r7, lr}
 800931a:	b084      	sub	sp, #16
 800931c:	af00      	add	r7, sp, #0
 800931e:	6078      	str	r0, [r7, #4]
 8009320:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8009322:	f7ff fa39 	bl	8008798 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8009326:	f107 0308 	add.w	r3, r7, #8
 800932a:	4618      	mov	r0, r3
 800932c:	f000 f866 	bl	80093fc <prvSampleTimeNow>
 8009330:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8009332:	68bb      	ldr	r3, [r7, #8]
 8009334:	2b00      	cmp	r3, #0
 8009336:	d130      	bne.n	800939a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8009338:	683b      	ldr	r3, [r7, #0]
 800933a:	2b00      	cmp	r3, #0
 800933c:	d10a      	bne.n	8009354 <prvProcessTimerOrBlockTask+0x3c>
 800933e:	687a      	ldr	r2, [r7, #4]
 8009340:	68fb      	ldr	r3, [r7, #12]
 8009342:	429a      	cmp	r2, r3
 8009344:	d806      	bhi.n	8009354 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8009346:	f7ff fa35 	bl	80087b4 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800934a:	68f9      	ldr	r1, [r7, #12]
 800934c:	6878      	ldr	r0, [r7, #4]
 800934e:	f7ff ff85 	bl	800925c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8009352:	e024      	b.n	800939e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8009354:	683b      	ldr	r3, [r7, #0]
 8009356:	2b00      	cmp	r3, #0
 8009358:	d008      	beq.n	800936c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800935a:	4b13      	ldr	r3, [pc, #76]	; (80093a8 <prvProcessTimerOrBlockTask+0x90>)
 800935c:	681b      	ldr	r3, [r3, #0]
 800935e:	681b      	ldr	r3, [r3, #0]
 8009360:	2b00      	cmp	r3, #0
 8009362:	d101      	bne.n	8009368 <prvProcessTimerOrBlockTask+0x50>
 8009364:	2301      	movs	r3, #1
 8009366:	e000      	b.n	800936a <prvProcessTimerOrBlockTask+0x52>
 8009368:	2300      	movs	r3, #0
 800936a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800936c:	4b0f      	ldr	r3, [pc, #60]	; (80093ac <prvProcessTimerOrBlockTask+0x94>)
 800936e:	6818      	ldr	r0, [r3, #0]
 8009370:	687a      	ldr	r2, [r7, #4]
 8009372:	68fb      	ldr	r3, [r7, #12]
 8009374:	1ad3      	subs	r3, r2, r3
 8009376:	683a      	ldr	r2, [r7, #0]
 8009378:	4619      	mov	r1, r3
 800937a:	f7fe ff7d 	bl	8008278 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800937e:	f7ff fa19 	bl	80087b4 <xTaskResumeAll>
 8009382:	4603      	mov	r3, r0
 8009384:	2b00      	cmp	r3, #0
 8009386:	d10a      	bne.n	800939e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8009388:	4b09      	ldr	r3, [pc, #36]	; (80093b0 <prvProcessTimerOrBlockTask+0x98>)
 800938a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800938e:	601a      	str	r2, [r3, #0]
 8009390:	f3bf 8f4f 	dsb	sy
 8009394:	f3bf 8f6f 	isb	sy
}
 8009398:	e001      	b.n	800939e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800939a:	f7ff fa0b 	bl	80087b4 <xTaskResumeAll>
}
 800939e:	bf00      	nop
 80093a0:	3710      	adds	r7, #16
 80093a2:	46bd      	mov	sp, r7
 80093a4:	bd80      	pop	{r7, pc}
 80093a6:	bf00      	nop
 80093a8:	20001780 	.word	0x20001780
 80093ac:	20001784 	.word	0x20001784
 80093b0:	e000ed04 	.word	0xe000ed04

080093b4 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80093b4:	b480      	push	{r7}
 80093b6:	b085      	sub	sp, #20
 80093b8:	af00      	add	r7, sp, #0
 80093ba:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80093bc:	4b0e      	ldr	r3, [pc, #56]	; (80093f8 <prvGetNextExpireTime+0x44>)
 80093be:	681b      	ldr	r3, [r3, #0]
 80093c0:	681b      	ldr	r3, [r3, #0]
 80093c2:	2b00      	cmp	r3, #0
 80093c4:	d101      	bne.n	80093ca <prvGetNextExpireTime+0x16>
 80093c6:	2201      	movs	r2, #1
 80093c8:	e000      	b.n	80093cc <prvGetNextExpireTime+0x18>
 80093ca:	2200      	movs	r2, #0
 80093cc:	687b      	ldr	r3, [r7, #4]
 80093ce:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80093d0:	687b      	ldr	r3, [r7, #4]
 80093d2:	681b      	ldr	r3, [r3, #0]
 80093d4:	2b00      	cmp	r3, #0
 80093d6:	d105      	bne.n	80093e4 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80093d8:	4b07      	ldr	r3, [pc, #28]	; (80093f8 <prvGetNextExpireTime+0x44>)
 80093da:	681b      	ldr	r3, [r3, #0]
 80093dc:	68db      	ldr	r3, [r3, #12]
 80093de:	681b      	ldr	r3, [r3, #0]
 80093e0:	60fb      	str	r3, [r7, #12]
 80093e2:	e001      	b.n	80093e8 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80093e4:	2300      	movs	r3, #0
 80093e6:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 80093e8:	68fb      	ldr	r3, [r7, #12]
}
 80093ea:	4618      	mov	r0, r3
 80093ec:	3714      	adds	r7, #20
 80093ee:	46bd      	mov	sp, r7
 80093f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093f4:	4770      	bx	lr
 80093f6:	bf00      	nop
 80093f8:	2000177c 	.word	0x2000177c

080093fc <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 80093fc:	b580      	push	{r7, lr}
 80093fe:	b084      	sub	sp, #16
 8009400:	af00      	add	r7, sp, #0
 8009402:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8009404:	f7ff fa74 	bl	80088f0 <xTaskGetTickCount>
 8009408:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800940a:	4b0b      	ldr	r3, [pc, #44]	; (8009438 <prvSampleTimeNow+0x3c>)
 800940c:	681b      	ldr	r3, [r3, #0]
 800940e:	68fa      	ldr	r2, [r7, #12]
 8009410:	429a      	cmp	r2, r3
 8009412:	d205      	bcs.n	8009420 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8009414:	f000 f936 	bl	8009684 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8009418:	687b      	ldr	r3, [r7, #4]
 800941a:	2201      	movs	r2, #1
 800941c:	601a      	str	r2, [r3, #0]
 800941e:	e002      	b.n	8009426 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8009420:	687b      	ldr	r3, [r7, #4]
 8009422:	2200      	movs	r2, #0
 8009424:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8009426:	4a04      	ldr	r2, [pc, #16]	; (8009438 <prvSampleTimeNow+0x3c>)
 8009428:	68fb      	ldr	r3, [r7, #12]
 800942a:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800942c:	68fb      	ldr	r3, [r7, #12]
}
 800942e:	4618      	mov	r0, r3
 8009430:	3710      	adds	r7, #16
 8009432:	46bd      	mov	sp, r7
 8009434:	bd80      	pop	{r7, pc}
 8009436:	bf00      	nop
 8009438:	2000178c 	.word	0x2000178c

0800943c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800943c:	b580      	push	{r7, lr}
 800943e:	b086      	sub	sp, #24
 8009440:	af00      	add	r7, sp, #0
 8009442:	60f8      	str	r0, [r7, #12]
 8009444:	60b9      	str	r1, [r7, #8]
 8009446:	607a      	str	r2, [r7, #4]
 8009448:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800944a:	2300      	movs	r3, #0
 800944c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800944e:	68fb      	ldr	r3, [r7, #12]
 8009450:	68ba      	ldr	r2, [r7, #8]
 8009452:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8009454:	68fb      	ldr	r3, [r7, #12]
 8009456:	68fa      	ldr	r2, [r7, #12]
 8009458:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800945a:	68ba      	ldr	r2, [r7, #8]
 800945c:	687b      	ldr	r3, [r7, #4]
 800945e:	429a      	cmp	r2, r3
 8009460:	d812      	bhi.n	8009488 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009462:	687a      	ldr	r2, [r7, #4]
 8009464:	683b      	ldr	r3, [r7, #0]
 8009466:	1ad2      	subs	r2, r2, r3
 8009468:	68fb      	ldr	r3, [r7, #12]
 800946a:	699b      	ldr	r3, [r3, #24]
 800946c:	429a      	cmp	r2, r3
 800946e:	d302      	bcc.n	8009476 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8009470:	2301      	movs	r3, #1
 8009472:	617b      	str	r3, [r7, #20]
 8009474:	e01b      	b.n	80094ae <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8009476:	4b10      	ldr	r3, [pc, #64]	; (80094b8 <prvInsertTimerInActiveList+0x7c>)
 8009478:	681a      	ldr	r2, [r3, #0]
 800947a:	68fb      	ldr	r3, [r7, #12]
 800947c:	3304      	adds	r3, #4
 800947e:	4619      	mov	r1, r3
 8009480:	4610      	mov	r0, r2
 8009482:	f7fe f9de 	bl	8007842 <vListInsert>
 8009486:	e012      	b.n	80094ae <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8009488:	687a      	ldr	r2, [r7, #4]
 800948a:	683b      	ldr	r3, [r7, #0]
 800948c:	429a      	cmp	r2, r3
 800948e:	d206      	bcs.n	800949e <prvInsertTimerInActiveList+0x62>
 8009490:	68ba      	ldr	r2, [r7, #8]
 8009492:	683b      	ldr	r3, [r7, #0]
 8009494:	429a      	cmp	r2, r3
 8009496:	d302      	bcc.n	800949e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8009498:	2301      	movs	r3, #1
 800949a:	617b      	str	r3, [r7, #20]
 800949c:	e007      	b.n	80094ae <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800949e:	4b07      	ldr	r3, [pc, #28]	; (80094bc <prvInsertTimerInActiveList+0x80>)
 80094a0:	681a      	ldr	r2, [r3, #0]
 80094a2:	68fb      	ldr	r3, [r7, #12]
 80094a4:	3304      	adds	r3, #4
 80094a6:	4619      	mov	r1, r3
 80094a8:	4610      	mov	r0, r2
 80094aa:	f7fe f9ca 	bl	8007842 <vListInsert>
		}
	}

	return xProcessTimerNow;
 80094ae:	697b      	ldr	r3, [r7, #20]
}
 80094b0:	4618      	mov	r0, r3
 80094b2:	3718      	adds	r7, #24
 80094b4:	46bd      	mov	sp, r7
 80094b6:	bd80      	pop	{r7, pc}
 80094b8:	20001780 	.word	0x20001780
 80094bc:	2000177c 	.word	0x2000177c

080094c0 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80094c0:	b580      	push	{r7, lr}
 80094c2:	b08e      	sub	sp, #56	; 0x38
 80094c4:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80094c6:	e0ca      	b.n	800965e <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80094c8:	687b      	ldr	r3, [r7, #4]
 80094ca:	2b00      	cmp	r3, #0
 80094cc:	da18      	bge.n	8009500 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 80094ce:	1d3b      	adds	r3, r7, #4
 80094d0:	3304      	adds	r3, #4
 80094d2:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 80094d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80094d6:	2b00      	cmp	r3, #0
 80094d8:	d10a      	bne.n	80094f0 <prvProcessReceivedCommands+0x30>
	__asm volatile
 80094da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80094de:	f383 8811 	msr	BASEPRI, r3
 80094e2:	f3bf 8f6f 	isb	sy
 80094e6:	f3bf 8f4f 	dsb	sy
 80094ea:	61fb      	str	r3, [r7, #28]
}
 80094ec:	bf00      	nop
 80094ee:	e7fe      	b.n	80094ee <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 80094f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80094f2:	681b      	ldr	r3, [r3, #0]
 80094f4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80094f6:	6850      	ldr	r0, [r2, #4]
 80094f8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80094fa:	6892      	ldr	r2, [r2, #8]
 80094fc:	4611      	mov	r1, r2
 80094fe:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8009500:	687b      	ldr	r3, [r7, #4]
 8009502:	2b00      	cmp	r3, #0
 8009504:	f2c0 80aa 	blt.w	800965c <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8009508:	68fb      	ldr	r3, [r7, #12]
 800950a:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800950c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800950e:	695b      	ldr	r3, [r3, #20]
 8009510:	2b00      	cmp	r3, #0
 8009512:	d004      	beq.n	800951e <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009514:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009516:	3304      	adds	r3, #4
 8009518:	4618      	mov	r0, r3
 800951a:	f7fe f9cb 	bl	80078b4 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800951e:	463b      	mov	r3, r7
 8009520:	4618      	mov	r0, r3
 8009522:	f7ff ff6b 	bl	80093fc <prvSampleTimeNow>
 8009526:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8009528:	687b      	ldr	r3, [r7, #4]
 800952a:	2b09      	cmp	r3, #9
 800952c:	f200 8097 	bhi.w	800965e <prvProcessReceivedCommands+0x19e>
 8009530:	a201      	add	r2, pc, #4	; (adr r2, 8009538 <prvProcessReceivedCommands+0x78>)
 8009532:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009536:	bf00      	nop
 8009538:	08009561 	.word	0x08009561
 800953c:	08009561 	.word	0x08009561
 8009540:	08009561 	.word	0x08009561
 8009544:	080095d5 	.word	0x080095d5
 8009548:	080095e9 	.word	0x080095e9
 800954c:	08009633 	.word	0x08009633
 8009550:	08009561 	.word	0x08009561
 8009554:	08009561 	.word	0x08009561
 8009558:	080095d5 	.word	0x080095d5
 800955c:	080095e9 	.word	0x080095e9
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8009560:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009562:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009566:	f043 0301 	orr.w	r3, r3, #1
 800956a:	b2da      	uxtb	r2, r3
 800956c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800956e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8009572:	68ba      	ldr	r2, [r7, #8]
 8009574:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009576:	699b      	ldr	r3, [r3, #24]
 8009578:	18d1      	adds	r1, r2, r3
 800957a:	68bb      	ldr	r3, [r7, #8]
 800957c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800957e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009580:	f7ff ff5c 	bl	800943c <prvInsertTimerInActiveList>
 8009584:	4603      	mov	r3, r0
 8009586:	2b00      	cmp	r3, #0
 8009588:	d069      	beq.n	800965e <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800958a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800958c:	6a1b      	ldr	r3, [r3, #32]
 800958e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009590:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8009592:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009594:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009598:	f003 0304 	and.w	r3, r3, #4
 800959c:	2b00      	cmp	r3, #0
 800959e:	d05e      	beq.n	800965e <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80095a0:	68ba      	ldr	r2, [r7, #8]
 80095a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80095a4:	699b      	ldr	r3, [r3, #24]
 80095a6:	441a      	add	r2, r3
 80095a8:	2300      	movs	r3, #0
 80095aa:	9300      	str	r3, [sp, #0]
 80095ac:	2300      	movs	r3, #0
 80095ae:	2100      	movs	r1, #0
 80095b0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80095b2:	f7ff fe05 	bl	80091c0 <xTimerGenericCommand>
 80095b6:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 80095b8:	6a3b      	ldr	r3, [r7, #32]
 80095ba:	2b00      	cmp	r3, #0
 80095bc:	d14f      	bne.n	800965e <prvProcessReceivedCommands+0x19e>
	__asm volatile
 80095be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80095c2:	f383 8811 	msr	BASEPRI, r3
 80095c6:	f3bf 8f6f 	isb	sy
 80095ca:	f3bf 8f4f 	dsb	sy
 80095ce:	61bb      	str	r3, [r7, #24]
}
 80095d0:	bf00      	nop
 80095d2:	e7fe      	b.n	80095d2 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80095d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80095d6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80095da:	f023 0301 	bic.w	r3, r3, #1
 80095de:	b2da      	uxtb	r2, r3
 80095e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80095e2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 80095e6:	e03a      	b.n	800965e <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80095e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80095ea:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80095ee:	f043 0301 	orr.w	r3, r3, #1
 80095f2:	b2da      	uxtb	r2, r3
 80095f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80095f6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80095fa:	68ba      	ldr	r2, [r7, #8]
 80095fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80095fe:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8009600:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009602:	699b      	ldr	r3, [r3, #24]
 8009604:	2b00      	cmp	r3, #0
 8009606:	d10a      	bne.n	800961e <prvProcessReceivedCommands+0x15e>
	__asm volatile
 8009608:	f04f 0350 	mov.w	r3, #80	; 0x50
 800960c:	f383 8811 	msr	BASEPRI, r3
 8009610:	f3bf 8f6f 	isb	sy
 8009614:	f3bf 8f4f 	dsb	sy
 8009618:	617b      	str	r3, [r7, #20]
}
 800961a:	bf00      	nop
 800961c:	e7fe      	b.n	800961c <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800961e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009620:	699a      	ldr	r2, [r3, #24]
 8009622:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009624:	18d1      	adds	r1, r2, r3
 8009626:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009628:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800962a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800962c:	f7ff ff06 	bl	800943c <prvInsertTimerInActiveList>
					break;
 8009630:	e015      	b.n	800965e <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8009632:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009634:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009638:	f003 0302 	and.w	r3, r3, #2
 800963c:	2b00      	cmp	r3, #0
 800963e:	d103      	bne.n	8009648 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 8009640:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009642:	f000 fbdd 	bl	8009e00 <vPortFree>
 8009646:	e00a      	b.n	800965e <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8009648:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800964a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800964e:	f023 0301 	bic.w	r3, r3, #1
 8009652:	b2da      	uxtb	r2, r3
 8009654:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009656:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800965a:	e000      	b.n	800965e <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 800965c:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800965e:	4b08      	ldr	r3, [pc, #32]	; (8009680 <prvProcessReceivedCommands+0x1c0>)
 8009660:	681b      	ldr	r3, [r3, #0]
 8009662:	1d39      	adds	r1, r7, #4
 8009664:	2200      	movs	r2, #0
 8009666:	4618      	mov	r0, r3
 8009668:	f7fe fbec 	bl	8007e44 <xQueueReceive>
 800966c:	4603      	mov	r3, r0
 800966e:	2b00      	cmp	r3, #0
 8009670:	f47f af2a 	bne.w	80094c8 <prvProcessReceivedCommands+0x8>
	}
}
 8009674:	bf00      	nop
 8009676:	bf00      	nop
 8009678:	3730      	adds	r7, #48	; 0x30
 800967a:	46bd      	mov	sp, r7
 800967c:	bd80      	pop	{r7, pc}
 800967e:	bf00      	nop
 8009680:	20001784 	.word	0x20001784

08009684 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8009684:	b580      	push	{r7, lr}
 8009686:	b088      	sub	sp, #32
 8009688:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800968a:	e048      	b.n	800971e <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800968c:	4b2d      	ldr	r3, [pc, #180]	; (8009744 <prvSwitchTimerLists+0xc0>)
 800968e:	681b      	ldr	r3, [r3, #0]
 8009690:	68db      	ldr	r3, [r3, #12]
 8009692:	681b      	ldr	r3, [r3, #0]
 8009694:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009696:	4b2b      	ldr	r3, [pc, #172]	; (8009744 <prvSwitchTimerLists+0xc0>)
 8009698:	681b      	ldr	r3, [r3, #0]
 800969a:	68db      	ldr	r3, [r3, #12]
 800969c:	68db      	ldr	r3, [r3, #12]
 800969e:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80096a0:	68fb      	ldr	r3, [r7, #12]
 80096a2:	3304      	adds	r3, #4
 80096a4:	4618      	mov	r0, r3
 80096a6:	f7fe f905 	bl	80078b4 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80096aa:	68fb      	ldr	r3, [r7, #12]
 80096ac:	6a1b      	ldr	r3, [r3, #32]
 80096ae:	68f8      	ldr	r0, [r7, #12]
 80096b0:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80096b2:	68fb      	ldr	r3, [r7, #12]
 80096b4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80096b8:	f003 0304 	and.w	r3, r3, #4
 80096bc:	2b00      	cmp	r3, #0
 80096be:	d02e      	beq.n	800971e <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80096c0:	68fb      	ldr	r3, [r7, #12]
 80096c2:	699b      	ldr	r3, [r3, #24]
 80096c4:	693a      	ldr	r2, [r7, #16]
 80096c6:	4413      	add	r3, r2
 80096c8:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 80096ca:	68ba      	ldr	r2, [r7, #8]
 80096cc:	693b      	ldr	r3, [r7, #16]
 80096ce:	429a      	cmp	r2, r3
 80096d0:	d90e      	bls.n	80096f0 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80096d2:	68fb      	ldr	r3, [r7, #12]
 80096d4:	68ba      	ldr	r2, [r7, #8]
 80096d6:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80096d8:	68fb      	ldr	r3, [r7, #12]
 80096da:	68fa      	ldr	r2, [r7, #12]
 80096dc:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80096de:	4b19      	ldr	r3, [pc, #100]	; (8009744 <prvSwitchTimerLists+0xc0>)
 80096e0:	681a      	ldr	r2, [r3, #0]
 80096e2:	68fb      	ldr	r3, [r7, #12]
 80096e4:	3304      	adds	r3, #4
 80096e6:	4619      	mov	r1, r3
 80096e8:	4610      	mov	r0, r2
 80096ea:	f7fe f8aa 	bl	8007842 <vListInsert>
 80096ee:	e016      	b.n	800971e <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80096f0:	2300      	movs	r3, #0
 80096f2:	9300      	str	r3, [sp, #0]
 80096f4:	2300      	movs	r3, #0
 80096f6:	693a      	ldr	r2, [r7, #16]
 80096f8:	2100      	movs	r1, #0
 80096fa:	68f8      	ldr	r0, [r7, #12]
 80096fc:	f7ff fd60 	bl	80091c0 <xTimerGenericCommand>
 8009700:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8009702:	687b      	ldr	r3, [r7, #4]
 8009704:	2b00      	cmp	r3, #0
 8009706:	d10a      	bne.n	800971e <prvSwitchTimerLists+0x9a>
	__asm volatile
 8009708:	f04f 0350 	mov.w	r3, #80	; 0x50
 800970c:	f383 8811 	msr	BASEPRI, r3
 8009710:	f3bf 8f6f 	isb	sy
 8009714:	f3bf 8f4f 	dsb	sy
 8009718:	603b      	str	r3, [r7, #0]
}
 800971a:	bf00      	nop
 800971c:	e7fe      	b.n	800971c <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800971e:	4b09      	ldr	r3, [pc, #36]	; (8009744 <prvSwitchTimerLists+0xc0>)
 8009720:	681b      	ldr	r3, [r3, #0]
 8009722:	681b      	ldr	r3, [r3, #0]
 8009724:	2b00      	cmp	r3, #0
 8009726:	d1b1      	bne.n	800968c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8009728:	4b06      	ldr	r3, [pc, #24]	; (8009744 <prvSwitchTimerLists+0xc0>)
 800972a:	681b      	ldr	r3, [r3, #0]
 800972c:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800972e:	4b06      	ldr	r3, [pc, #24]	; (8009748 <prvSwitchTimerLists+0xc4>)
 8009730:	681b      	ldr	r3, [r3, #0]
 8009732:	4a04      	ldr	r2, [pc, #16]	; (8009744 <prvSwitchTimerLists+0xc0>)
 8009734:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8009736:	4a04      	ldr	r2, [pc, #16]	; (8009748 <prvSwitchTimerLists+0xc4>)
 8009738:	697b      	ldr	r3, [r7, #20]
 800973a:	6013      	str	r3, [r2, #0]
}
 800973c:	bf00      	nop
 800973e:	3718      	adds	r7, #24
 8009740:	46bd      	mov	sp, r7
 8009742:	bd80      	pop	{r7, pc}
 8009744:	2000177c 	.word	0x2000177c
 8009748:	20001780 	.word	0x20001780

0800974c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800974c:	b580      	push	{r7, lr}
 800974e:	b082      	sub	sp, #8
 8009750:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8009752:	f000 f967 	bl	8009a24 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8009756:	4b15      	ldr	r3, [pc, #84]	; (80097ac <prvCheckForValidListAndQueue+0x60>)
 8009758:	681b      	ldr	r3, [r3, #0]
 800975a:	2b00      	cmp	r3, #0
 800975c:	d120      	bne.n	80097a0 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800975e:	4814      	ldr	r0, [pc, #80]	; (80097b0 <prvCheckForValidListAndQueue+0x64>)
 8009760:	f7fe f81e 	bl	80077a0 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8009764:	4813      	ldr	r0, [pc, #76]	; (80097b4 <prvCheckForValidListAndQueue+0x68>)
 8009766:	f7fe f81b 	bl	80077a0 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800976a:	4b13      	ldr	r3, [pc, #76]	; (80097b8 <prvCheckForValidListAndQueue+0x6c>)
 800976c:	4a10      	ldr	r2, [pc, #64]	; (80097b0 <prvCheckForValidListAndQueue+0x64>)
 800976e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8009770:	4b12      	ldr	r3, [pc, #72]	; (80097bc <prvCheckForValidListAndQueue+0x70>)
 8009772:	4a10      	ldr	r2, [pc, #64]	; (80097b4 <prvCheckForValidListAndQueue+0x68>)
 8009774:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8009776:	2300      	movs	r3, #0
 8009778:	9300      	str	r3, [sp, #0]
 800977a:	4b11      	ldr	r3, [pc, #68]	; (80097c0 <prvCheckForValidListAndQueue+0x74>)
 800977c:	4a11      	ldr	r2, [pc, #68]	; (80097c4 <prvCheckForValidListAndQueue+0x78>)
 800977e:	2110      	movs	r1, #16
 8009780:	200a      	movs	r0, #10
 8009782:	f7fe f929 	bl	80079d8 <xQueueGenericCreateStatic>
 8009786:	4603      	mov	r3, r0
 8009788:	4a08      	ldr	r2, [pc, #32]	; (80097ac <prvCheckForValidListAndQueue+0x60>)
 800978a:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800978c:	4b07      	ldr	r3, [pc, #28]	; (80097ac <prvCheckForValidListAndQueue+0x60>)
 800978e:	681b      	ldr	r3, [r3, #0]
 8009790:	2b00      	cmp	r3, #0
 8009792:	d005      	beq.n	80097a0 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8009794:	4b05      	ldr	r3, [pc, #20]	; (80097ac <prvCheckForValidListAndQueue+0x60>)
 8009796:	681b      	ldr	r3, [r3, #0]
 8009798:	490b      	ldr	r1, [pc, #44]	; (80097c8 <prvCheckForValidListAndQueue+0x7c>)
 800979a:	4618      	mov	r0, r3
 800979c:	f7fe fd42 	bl	8008224 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80097a0:	f000 f970 	bl	8009a84 <vPortExitCritical>
}
 80097a4:	bf00      	nop
 80097a6:	46bd      	mov	sp, r7
 80097a8:	bd80      	pop	{r7, pc}
 80097aa:	bf00      	nop
 80097ac:	20001784 	.word	0x20001784
 80097b0:	20001754 	.word	0x20001754
 80097b4:	20001768 	.word	0x20001768
 80097b8:	2000177c 	.word	0x2000177c
 80097bc:	20001780 	.word	0x20001780
 80097c0:	20001830 	.word	0x20001830
 80097c4:	20001790 	.word	0x20001790
 80097c8:	0800a2b0 	.word	0x0800a2b0

080097cc <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80097cc:	b480      	push	{r7}
 80097ce:	b085      	sub	sp, #20
 80097d0:	af00      	add	r7, sp, #0
 80097d2:	60f8      	str	r0, [r7, #12]
 80097d4:	60b9      	str	r1, [r7, #8]
 80097d6:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80097d8:	68fb      	ldr	r3, [r7, #12]
 80097da:	3b04      	subs	r3, #4
 80097dc:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80097de:	68fb      	ldr	r3, [r7, #12]
 80097e0:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80097e4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80097e6:	68fb      	ldr	r3, [r7, #12]
 80097e8:	3b04      	subs	r3, #4
 80097ea:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80097ec:	68bb      	ldr	r3, [r7, #8]
 80097ee:	f023 0201 	bic.w	r2, r3, #1
 80097f2:	68fb      	ldr	r3, [r7, #12]
 80097f4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80097f6:	68fb      	ldr	r3, [r7, #12]
 80097f8:	3b04      	subs	r3, #4
 80097fa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80097fc:	4a0c      	ldr	r2, [pc, #48]	; (8009830 <pxPortInitialiseStack+0x64>)
 80097fe:	68fb      	ldr	r3, [r7, #12]
 8009800:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8009802:	68fb      	ldr	r3, [r7, #12]
 8009804:	3b14      	subs	r3, #20
 8009806:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8009808:	687a      	ldr	r2, [r7, #4]
 800980a:	68fb      	ldr	r3, [r7, #12]
 800980c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800980e:	68fb      	ldr	r3, [r7, #12]
 8009810:	3b04      	subs	r3, #4
 8009812:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8009814:	68fb      	ldr	r3, [r7, #12]
 8009816:	f06f 0202 	mvn.w	r2, #2
 800981a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800981c:	68fb      	ldr	r3, [r7, #12]
 800981e:	3b20      	subs	r3, #32
 8009820:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8009822:	68fb      	ldr	r3, [r7, #12]
}
 8009824:	4618      	mov	r0, r3
 8009826:	3714      	adds	r7, #20
 8009828:	46bd      	mov	sp, r7
 800982a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800982e:	4770      	bx	lr
 8009830:	08009835 	.word	0x08009835

08009834 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8009834:	b480      	push	{r7}
 8009836:	b085      	sub	sp, #20
 8009838:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800983a:	2300      	movs	r3, #0
 800983c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800983e:	4b12      	ldr	r3, [pc, #72]	; (8009888 <prvTaskExitError+0x54>)
 8009840:	681b      	ldr	r3, [r3, #0]
 8009842:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009846:	d00a      	beq.n	800985e <prvTaskExitError+0x2a>
	__asm volatile
 8009848:	f04f 0350 	mov.w	r3, #80	; 0x50
 800984c:	f383 8811 	msr	BASEPRI, r3
 8009850:	f3bf 8f6f 	isb	sy
 8009854:	f3bf 8f4f 	dsb	sy
 8009858:	60fb      	str	r3, [r7, #12]
}
 800985a:	bf00      	nop
 800985c:	e7fe      	b.n	800985c <prvTaskExitError+0x28>
	__asm volatile
 800985e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009862:	f383 8811 	msr	BASEPRI, r3
 8009866:	f3bf 8f6f 	isb	sy
 800986a:	f3bf 8f4f 	dsb	sy
 800986e:	60bb      	str	r3, [r7, #8]
}
 8009870:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8009872:	bf00      	nop
 8009874:	687b      	ldr	r3, [r7, #4]
 8009876:	2b00      	cmp	r3, #0
 8009878:	d0fc      	beq.n	8009874 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800987a:	bf00      	nop
 800987c:	bf00      	nop
 800987e:	3714      	adds	r7, #20
 8009880:	46bd      	mov	sp, r7
 8009882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009886:	4770      	bx	lr
 8009888:	20000154 	.word	0x20000154
 800988c:	00000000 	.word	0x00000000

08009890 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8009890:	4b07      	ldr	r3, [pc, #28]	; (80098b0 <pxCurrentTCBConst2>)
 8009892:	6819      	ldr	r1, [r3, #0]
 8009894:	6808      	ldr	r0, [r1, #0]
 8009896:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800989a:	f380 8809 	msr	PSP, r0
 800989e:	f3bf 8f6f 	isb	sy
 80098a2:	f04f 0000 	mov.w	r0, #0
 80098a6:	f380 8811 	msr	BASEPRI, r0
 80098aa:	4770      	bx	lr
 80098ac:	f3af 8000 	nop.w

080098b0 <pxCurrentTCBConst2>:
 80098b0:	20001254 	.word	0x20001254
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80098b4:	bf00      	nop
 80098b6:	bf00      	nop

080098b8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80098b8:	4808      	ldr	r0, [pc, #32]	; (80098dc <prvPortStartFirstTask+0x24>)
 80098ba:	6800      	ldr	r0, [r0, #0]
 80098bc:	6800      	ldr	r0, [r0, #0]
 80098be:	f380 8808 	msr	MSP, r0
 80098c2:	f04f 0000 	mov.w	r0, #0
 80098c6:	f380 8814 	msr	CONTROL, r0
 80098ca:	b662      	cpsie	i
 80098cc:	b661      	cpsie	f
 80098ce:	f3bf 8f4f 	dsb	sy
 80098d2:	f3bf 8f6f 	isb	sy
 80098d6:	df00      	svc	0
 80098d8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80098da:	bf00      	nop
 80098dc:	e000ed08 	.word	0xe000ed08

080098e0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80098e0:	b580      	push	{r7, lr}
 80098e2:	b086      	sub	sp, #24
 80098e4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80098e6:	4b46      	ldr	r3, [pc, #280]	; (8009a00 <xPortStartScheduler+0x120>)
 80098e8:	681b      	ldr	r3, [r3, #0]
 80098ea:	4a46      	ldr	r2, [pc, #280]	; (8009a04 <xPortStartScheduler+0x124>)
 80098ec:	4293      	cmp	r3, r2
 80098ee:	d10a      	bne.n	8009906 <xPortStartScheduler+0x26>
	__asm volatile
 80098f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80098f4:	f383 8811 	msr	BASEPRI, r3
 80098f8:	f3bf 8f6f 	isb	sy
 80098fc:	f3bf 8f4f 	dsb	sy
 8009900:	613b      	str	r3, [r7, #16]
}
 8009902:	bf00      	nop
 8009904:	e7fe      	b.n	8009904 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8009906:	4b3e      	ldr	r3, [pc, #248]	; (8009a00 <xPortStartScheduler+0x120>)
 8009908:	681b      	ldr	r3, [r3, #0]
 800990a:	4a3f      	ldr	r2, [pc, #252]	; (8009a08 <xPortStartScheduler+0x128>)
 800990c:	4293      	cmp	r3, r2
 800990e:	d10a      	bne.n	8009926 <xPortStartScheduler+0x46>
	__asm volatile
 8009910:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009914:	f383 8811 	msr	BASEPRI, r3
 8009918:	f3bf 8f6f 	isb	sy
 800991c:	f3bf 8f4f 	dsb	sy
 8009920:	60fb      	str	r3, [r7, #12]
}
 8009922:	bf00      	nop
 8009924:	e7fe      	b.n	8009924 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8009926:	4b39      	ldr	r3, [pc, #228]	; (8009a0c <xPortStartScheduler+0x12c>)
 8009928:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800992a:	697b      	ldr	r3, [r7, #20]
 800992c:	781b      	ldrb	r3, [r3, #0]
 800992e:	b2db      	uxtb	r3, r3
 8009930:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8009932:	697b      	ldr	r3, [r7, #20]
 8009934:	22ff      	movs	r2, #255	; 0xff
 8009936:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8009938:	697b      	ldr	r3, [r7, #20]
 800993a:	781b      	ldrb	r3, [r3, #0]
 800993c:	b2db      	uxtb	r3, r3
 800993e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8009940:	78fb      	ldrb	r3, [r7, #3]
 8009942:	b2db      	uxtb	r3, r3
 8009944:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8009948:	b2da      	uxtb	r2, r3
 800994a:	4b31      	ldr	r3, [pc, #196]	; (8009a10 <xPortStartScheduler+0x130>)
 800994c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800994e:	4b31      	ldr	r3, [pc, #196]	; (8009a14 <xPortStartScheduler+0x134>)
 8009950:	2207      	movs	r2, #7
 8009952:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8009954:	e009      	b.n	800996a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8009956:	4b2f      	ldr	r3, [pc, #188]	; (8009a14 <xPortStartScheduler+0x134>)
 8009958:	681b      	ldr	r3, [r3, #0]
 800995a:	3b01      	subs	r3, #1
 800995c:	4a2d      	ldr	r2, [pc, #180]	; (8009a14 <xPortStartScheduler+0x134>)
 800995e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8009960:	78fb      	ldrb	r3, [r7, #3]
 8009962:	b2db      	uxtb	r3, r3
 8009964:	005b      	lsls	r3, r3, #1
 8009966:	b2db      	uxtb	r3, r3
 8009968:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800996a:	78fb      	ldrb	r3, [r7, #3]
 800996c:	b2db      	uxtb	r3, r3
 800996e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009972:	2b80      	cmp	r3, #128	; 0x80
 8009974:	d0ef      	beq.n	8009956 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8009976:	4b27      	ldr	r3, [pc, #156]	; (8009a14 <xPortStartScheduler+0x134>)
 8009978:	681b      	ldr	r3, [r3, #0]
 800997a:	f1c3 0307 	rsb	r3, r3, #7
 800997e:	2b04      	cmp	r3, #4
 8009980:	d00a      	beq.n	8009998 <xPortStartScheduler+0xb8>
	__asm volatile
 8009982:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009986:	f383 8811 	msr	BASEPRI, r3
 800998a:	f3bf 8f6f 	isb	sy
 800998e:	f3bf 8f4f 	dsb	sy
 8009992:	60bb      	str	r3, [r7, #8]
}
 8009994:	bf00      	nop
 8009996:	e7fe      	b.n	8009996 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8009998:	4b1e      	ldr	r3, [pc, #120]	; (8009a14 <xPortStartScheduler+0x134>)
 800999a:	681b      	ldr	r3, [r3, #0]
 800999c:	021b      	lsls	r3, r3, #8
 800999e:	4a1d      	ldr	r2, [pc, #116]	; (8009a14 <xPortStartScheduler+0x134>)
 80099a0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80099a2:	4b1c      	ldr	r3, [pc, #112]	; (8009a14 <xPortStartScheduler+0x134>)
 80099a4:	681b      	ldr	r3, [r3, #0]
 80099a6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80099aa:	4a1a      	ldr	r2, [pc, #104]	; (8009a14 <xPortStartScheduler+0x134>)
 80099ac:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80099ae:	687b      	ldr	r3, [r7, #4]
 80099b0:	b2da      	uxtb	r2, r3
 80099b2:	697b      	ldr	r3, [r7, #20]
 80099b4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80099b6:	4b18      	ldr	r3, [pc, #96]	; (8009a18 <xPortStartScheduler+0x138>)
 80099b8:	681b      	ldr	r3, [r3, #0]
 80099ba:	4a17      	ldr	r2, [pc, #92]	; (8009a18 <xPortStartScheduler+0x138>)
 80099bc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80099c0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80099c2:	4b15      	ldr	r3, [pc, #84]	; (8009a18 <xPortStartScheduler+0x138>)
 80099c4:	681b      	ldr	r3, [r3, #0]
 80099c6:	4a14      	ldr	r2, [pc, #80]	; (8009a18 <xPortStartScheduler+0x138>)
 80099c8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 80099cc:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80099ce:	f000 f8dd 	bl	8009b8c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80099d2:	4b12      	ldr	r3, [pc, #72]	; (8009a1c <xPortStartScheduler+0x13c>)
 80099d4:	2200      	movs	r2, #0
 80099d6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80099d8:	f000 f8fc 	bl	8009bd4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80099dc:	4b10      	ldr	r3, [pc, #64]	; (8009a20 <xPortStartScheduler+0x140>)
 80099de:	681b      	ldr	r3, [r3, #0]
 80099e0:	4a0f      	ldr	r2, [pc, #60]	; (8009a20 <xPortStartScheduler+0x140>)
 80099e2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 80099e6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80099e8:	f7ff ff66 	bl	80098b8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80099ec:	f7ff f84a 	bl	8008a84 <vTaskSwitchContext>
	prvTaskExitError();
 80099f0:	f7ff ff20 	bl	8009834 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80099f4:	2300      	movs	r3, #0
}
 80099f6:	4618      	mov	r0, r3
 80099f8:	3718      	adds	r7, #24
 80099fa:	46bd      	mov	sp, r7
 80099fc:	bd80      	pop	{r7, pc}
 80099fe:	bf00      	nop
 8009a00:	e000ed00 	.word	0xe000ed00
 8009a04:	410fc271 	.word	0x410fc271
 8009a08:	410fc270 	.word	0x410fc270
 8009a0c:	e000e400 	.word	0xe000e400
 8009a10:	20001880 	.word	0x20001880
 8009a14:	20001884 	.word	0x20001884
 8009a18:	e000ed20 	.word	0xe000ed20
 8009a1c:	20000154 	.word	0x20000154
 8009a20:	e000ef34 	.word	0xe000ef34

08009a24 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8009a24:	b480      	push	{r7}
 8009a26:	b083      	sub	sp, #12
 8009a28:	af00      	add	r7, sp, #0
	__asm volatile
 8009a2a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009a2e:	f383 8811 	msr	BASEPRI, r3
 8009a32:	f3bf 8f6f 	isb	sy
 8009a36:	f3bf 8f4f 	dsb	sy
 8009a3a:	607b      	str	r3, [r7, #4]
}
 8009a3c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8009a3e:	4b0f      	ldr	r3, [pc, #60]	; (8009a7c <vPortEnterCritical+0x58>)
 8009a40:	681b      	ldr	r3, [r3, #0]
 8009a42:	3301      	adds	r3, #1
 8009a44:	4a0d      	ldr	r2, [pc, #52]	; (8009a7c <vPortEnterCritical+0x58>)
 8009a46:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8009a48:	4b0c      	ldr	r3, [pc, #48]	; (8009a7c <vPortEnterCritical+0x58>)
 8009a4a:	681b      	ldr	r3, [r3, #0]
 8009a4c:	2b01      	cmp	r3, #1
 8009a4e:	d10f      	bne.n	8009a70 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8009a50:	4b0b      	ldr	r3, [pc, #44]	; (8009a80 <vPortEnterCritical+0x5c>)
 8009a52:	681b      	ldr	r3, [r3, #0]
 8009a54:	b2db      	uxtb	r3, r3
 8009a56:	2b00      	cmp	r3, #0
 8009a58:	d00a      	beq.n	8009a70 <vPortEnterCritical+0x4c>
	__asm volatile
 8009a5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009a5e:	f383 8811 	msr	BASEPRI, r3
 8009a62:	f3bf 8f6f 	isb	sy
 8009a66:	f3bf 8f4f 	dsb	sy
 8009a6a:	603b      	str	r3, [r7, #0]
}
 8009a6c:	bf00      	nop
 8009a6e:	e7fe      	b.n	8009a6e <vPortEnterCritical+0x4a>
	}
}
 8009a70:	bf00      	nop
 8009a72:	370c      	adds	r7, #12
 8009a74:	46bd      	mov	sp, r7
 8009a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a7a:	4770      	bx	lr
 8009a7c:	20000154 	.word	0x20000154
 8009a80:	e000ed04 	.word	0xe000ed04

08009a84 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8009a84:	b480      	push	{r7}
 8009a86:	b083      	sub	sp, #12
 8009a88:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8009a8a:	4b12      	ldr	r3, [pc, #72]	; (8009ad4 <vPortExitCritical+0x50>)
 8009a8c:	681b      	ldr	r3, [r3, #0]
 8009a8e:	2b00      	cmp	r3, #0
 8009a90:	d10a      	bne.n	8009aa8 <vPortExitCritical+0x24>
	__asm volatile
 8009a92:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009a96:	f383 8811 	msr	BASEPRI, r3
 8009a9a:	f3bf 8f6f 	isb	sy
 8009a9e:	f3bf 8f4f 	dsb	sy
 8009aa2:	607b      	str	r3, [r7, #4]
}
 8009aa4:	bf00      	nop
 8009aa6:	e7fe      	b.n	8009aa6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8009aa8:	4b0a      	ldr	r3, [pc, #40]	; (8009ad4 <vPortExitCritical+0x50>)
 8009aaa:	681b      	ldr	r3, [r3, #0]
 8009aac:	3b01      	subs	r3, #1
 8009aae:	4a09      	ldr	r2, [pc, #36]	; (8009ad4 <vPortExitCritical+0x50>)
 8009ab0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8009ab2:	4b08      	ldr	r3, [pc, #32]	; (8009ad4 <vPortExitCritical+0x50>)
 8009ab4:	681b      	ldr	r3, [r3, #0]
 8009ab6:	2b00      	cmp	r3, #0
 8009ab8:	d105      	bne.n	8009ac6 <vPortExitCritical+0x42>
 8009aba:	2300      	movs	r3, #0
 8009abc:	603b      	str	r3, [r7, #0]
	__asm volatile
 8009abe:	683b      	ldr	r3, [r7, #0]
 8009ac0:	f383 8811 	msr	BASEPRI, r3
}
 8009ac4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8009ac6:	bf00      	nop
 8009ac8:	370c      	adds	r7, #12
 8009aca:	46bd      	mov	sp, r7
 8009acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ad0:	4770      	bx	lr
 8009ad2:	bf00      	nop
 8009ad4:	20000154 	.word	0x20000154
	...

08009ae0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8009ae0:	f3ef 8009 	mrs	r0, PSP
 8009ae4:	f3bf 8f6f 	isb	sy
 8009ae8:	4b15      	ldr	r3, [pc, #84]	; (8009b40 <pxCurrentTCBConst>)
 8009aea:	681a      	ldr	r2, [r3, #0]
 8009aec:	f01e 0f10 	tst.w	lr, #16
 8009af0:	bf08      	it	eq
 8009af2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8009af6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009afa:	6010      	str	r0, [r2, #0]
 8009afc:	e92d 0009 	stmdb	sp!, {r0, r3}
 8009b00:	f04f 0050 	mov.w	r0, #80	; 0x50
 8009b04:	f380 8811 	msr	BASEPRI, r0
 8009b08:	f3bf 8f4f 	dsb	sy
 8009b0c:	f3bf 8f6f 	isb	sy
 8009b10:	f7fe ffb8 	bl	8008a84 <vTaskSwitchContext>
 8009b14:	f04f 0000 	mov.w	r0, #0
 8009b18:	f380 8811 	msr	BASEPRI, r0
 8009b1c:	bc09      	pop	{r0, r3}
 8009b1e:	6819      	ldr	r1, [r3, #0]
 8009b20:	6808      	ldr	r0, [r1, #0]
 8009b22:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009b26:	f01e 0f10 	tst.w	lr, #16
 8009b2a:	bf08      	it	eq
 8009b2c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8009b30:	f380 8809 	msr	PSP, r0
 8009b34:	f3bf 8f6f 	isb	sy
 8009b38:	4770      	bx	lr
 8009b3a:	bf00      	nop
 8009b3c:	f3af 8000 	nop.w

08009b40 <pxCurrentTCBConst>:
 8009b40:	20001254 	.word	0x20001254
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8009b44:	bf00      	nop
 8009b46:	bf00      	nop

08009b48 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8009b48:	b580      	push	{r7, lr}
 8009b4a:	b082      	sub	sp, #8
 8009b4c:	af00      	add	r7, sp, #0
	__asm volatile
 8009b4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009b52:	f383 8811 	msr	BASEPRI, r3
 8009b56:	f3bf 8f6f 	isb	sy
 8009b5a:	f3bf 8f4f 	dsb	sy
 8009b5e:	607b      	str	r3, [r7, #4]
}
 8009b60:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8009b62:	f7fe fed5 	bl	8008910 <xTaskIncrementTick>
 8009b66:	4603      	mov	r3, r0
 8009b68:	2b00      	cmp	r3, #0
 8009b6a:	d003      	beq.n	8009b74 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8009b6c:	4b06      	ldr	r3, [pc, #24]	; (8009b88 <xPortSysTickHandler+0x40>)
 8009b6e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009b72:	601a      	str	r2, [r3, #0]
 8009b74:	2300      	movs	r3, #0
 8009b76:	603b      	str	r3, [r7, #0]
	__asm volatile
 8009b78:	683b      	ldr	r3, [r7, #0]
 8009b7a:	f383 8811 	msr	BASEPRI, r3
}
 8009b7e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8009b80:	bf00      	nop
 8009b82:	3708      	adds	r7, #8
 8009b84:	46bd      	mov	sp, r7
 8009b86:	bd80      	pop	{r7, pc}
 8009b88:	e000ed04 	.word	0xe000ed04

08009b8c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8009b8c:	b480      	push	{r7}
 8009b8e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8009b90:	4b0b      	ldr	r3, [pc, #44]	; (8009bc0 <vPortSetupTimerInterrupt+0x34>)
 8009b92:	2200      	movs	r2, #0
 8009b94:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8009b96:	4b0b      	ldr	r3, [pc, #44]	; (8009bc4 <vPortSetupTimerInterrupt+0x38>)
 8009b98:	2200      	movs	r2, #0
 8009b9a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8009b9c:	4b0a      	ldr	r3, [pc, #40]	; (8009bc8 <vPortSetupTimerInterrupt+0x3c>)
 8009b9e:	681b      	ldr	r3, [r3, #0]
 8009ba0:	4a0a      	ldr	r2, [pc, #40]	; (8009bcc <vPortSetupTimerInterrupt+0x40>)
 8009ba2:	fba2 2303 	umull	r2, r3, r2, r3
 8009ba6:	099b      	lsrs	r3, r3, #6
 8009ba8:	4a09      	ldr	r2, [pc, #36]	; (8009bd0 <vPortSetupTimerInterrupt+0x44>)
 8009baa:	3b01      	subs	r3, #1
 8009bac:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8009bae:	4b04      	ldr	r3, [pc, #16]	; (8009bc0 <vPortSetupTimerInterrupt+0x34>)
 8009bb0:	2207      	movs	r2, #7
 8009bb2:	601a      	str	r2, [r3, #0]
}
 8009bb4:	bf00      	nop
 8009bb6:	46bd      	mov	sp, r7
 8009bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bbc:	4770      	bx	lr
 8009bbe:	bf00      	nop
 8009bc0:	e000e010 	.word	0xe000e010
 8009bc4:	e000e018 	.word	0xe000e018
 8009bc8:	20000148 	.word	0x20000148
 8009bcc:	10624dd3 	.word	0x10624dd3
 8009bd0:	e000e014 	.word	0xe000e014

08009bd4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8009bd4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8009be4 <vPortEnableVFP+0x10>
 8009bd8:	6801      	ldr	r1, [r0, #0]
 8009bda:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8009bde:	6001      	str	r1, [r0, #0]
 8009be0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8009be2:	bf00      	nop
 8009be4:	e000ed88 	.word	0xe000ed88

08009be8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8009be8:	b480      	push	{r7}
 8009bea:	b085      	sub	sp, #20
 8009bec:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8009bee:	f3ef 8305 	mrs	r3, IPSR
 8009bf2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8009bf4:	68fb      	ldr	r3, [r7, #12]
 8009bf6:	2b0f      	cmp	r3, #15
 8009bf8:	d914      	bls.n	8009c24 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8009bfa:	4a17      	ldr	r2, [pc, #92]	; (8009c58 <vPortValidateInterruptPriority+0x70>)
 8009bfc:	68fb      	ldr	r3, [r7, #12]
 8009bfe:	4413      	add	r3, r2
 8009c00:	781b      	ldrb	r3, [r3, #0]
 8009c02:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8009c04:	4b15      	ldr	r3, [pc, #84]	; (8009c5c <vPortValidateInterruptPriority+0x74>)
 8009c06:	781b      	ldrb	r3, [r3, #0]
 8009c08:	7afa      	ldrb	r2, [r7, #11]
 8009c0a:	429a      	cmp	r2, r3
 8009c0c:	d20a      	bcs.n	8009c24 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 8009c0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009c12:	f383 8811 	msr	BASEPRI, r3
 8009c16:	f3bf 8f6f 	isb	sy
 8009c1a:	f3bf 8f4f 	dsb	sy
 8009c1e:	607b      	str	r3, [r7, #4]
}
 8009c20:	bf00      	nop
 8009c22:	e7fe      	b.n	8009c22 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8009c24:	4b0e      	ldr	r3, [pc, #56]	; (8009c60 <vPortValidateInterruptPriority+0x78>)
 8009c26:	681b      	ldr	r3, [r3, #0]
 8009c28:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8009c2c:	4b0d      	ldr	r3, [pc, #52]	; (8009c64 <vPortValidateInterruptPriority+0x7c>)
 8009c2e:	681b      	ldr	r3, [r3, #0]
 8009c30:	429a      	cmp	r2, r3
 8009c32:	d90a      	bls.n	8009c4a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8009c34:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009c38:	f383 8811 	msr	BASEPRI, r3
 8009c3c:	f3bf 8f6f 	isb	sy
 8009c40:	f3bf 8f4f 	dsb	sy
 8009c44:	603b      	str	r3, [r7, #0]
}
 8009c46:	bf00      	nop
 8009c48:	e7fe      	b.n	8009c48 <vPortValidateInterruptPriority+0x60>
	}
 8009c4a:	bf00      	nop
 8009c4c:	3714      	adds	r7, #20
 8009c4e:	46bd      	mov	sp, r7
 8009c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c54:	4770      	bx	lr
 8009c56:	bf00      	nop
 8009c58:	e000e3f0 	.word	0xe000e3f0
 8009c5c:	20001880 	.word	0x20001880
 8009c60:	e000ed0c 	.word	0xe000ed0c
 8009c64:	20001884 	.word	0x20001884

08009c68 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8009c68:	b580      	push	{r7, lr}
 8009c6a:	b08a      	sub	sp, #40	; 0x28
 8009c6c:	af00      	add	r7, sp, #0
 8009c6e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8009c70:	2300      	movs	r3, #0
 8009c72:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8009c74:	f7fe fd90 	bl	8008798 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8009c78:	4b5b      	ldr	r3, [pc, #364]	; (8009de8 <pvPortMalloc+0x180>)
 8009c7a:	681b      	ldr	r3, [r3, #0]
 8009c7c:	2b00      	cmp	r3, #0
 8009c7e:	d101      	bne.n	8009c84 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8009c80:	f000 f920 	bl	8009ec4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8009c84:	4b59      	ldr	r3, [pc, #356]	; (8009dec <pvPortMalloc+0x184>)
 8009c86:	681a      	ldr	r2, [r3, #0]
 8009c88:	687b      	ldr	r3, [r7, #4]
 8009c8a:	4013      	ands	r3, r2
 8009c8c:	2b00      	cmp	r3, #0
 8009c8e:	f040 8093 	bne.w	8009db8 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8009c92:	687b      	ldr	r3, [r7, #4]
 8009c94:	2b00      	cmp	r3, #0
 8009c96:	d01d      	beq.n	8009cd4 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8009c98:	2208      	movs	r2, #8
 8009c9a:	687b      	ldr	r3, [r7, #4]
 8009c9c:	4413      	add	r3, r2
 8009c9e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8009ca0:	687b      	ldr	r3, [r7, #4]
 8009ca2:	f003 0307 	and.w	r3, r3, #7
 8009ca6:	2b00      	cmp	r3, #0
 8009ca8:	d014      	beq.n	8009cd4 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8009caa:	687b      	ldr	r3, [r7, #4]
 8009cac:	f023 0307 	bic.w	r3, r3, #7
 8009cb0:	3308      	adds	r3, #8
 8009cb2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8009cb4:	687b      	ldr	r3, [r7, #4]
 8009cb6:	f003 0307 	and.w	r3, r3, #7
 8009cba:	2b00      	cmp	r3, #0
 8009cbc:	d00a      	beq.n	8009cd4 <pvPortMalloc+0x6c>
	__asm volatile
 8009cbe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009cc2:	f383 8811 	msr	BASEPRI, r3
 8009cc6:	f3bf 8f6f 	isb	sy
 8009cca:	f3bf 8f4f 	dsb	sy
 8009cce:	617b      	str	r3, [r7, #20]
}
 8009cd0:	bf00      	nop
 8009cd2:	e7fe      	b.n	8009cd2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8009cd4:	687b      	ldr	r3, [r7, #4]
 8009cd6:	2b00      	cmp	r3, #0
 8009cd8:	d06e      	beq.n	8009db8 <pvPortMalloc+0x150>
 8009cda:	4b45      	ldr	r3, [pc, #276]	; (8009df0 <pvPortMalloc+0x188>)
 8009cdc:	681b      	ldr	r3, [r3, #0]
 8009cde:	687a      	ldr	r2, [r7, #4]
 8009ce0:	429a      	cmp	r2, r3
 8009ce2:	d869      	bhi.n	8009db8 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8009ce4:	4b43      	ldr	r3, [pc, #268]	; (8009df4 <pvPortMalloc+0x18c>)
 8009ce6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8009ce8:	4b42      	ldr	r3, [pc, #264]	; (8009df4 <pvPortMalloc+0x18c>)
 8009cea:	681b      	ldr	r3, [r3, #0]
 8009cec:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8009cee:	e004      	b.n	8009cfa <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8009cf0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009cf2:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8009cf4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009cf6:	681b      	ldr	r3, [r3, #0]
 8009cf8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8009cfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009cfc:	685b      	ldr	r3, [r3, #4]
 8009cfe:	687a      	ldr	r2, [r7, #4]
 8009d00:	429a      	cmp	r2, r3
 8009d02:	d903      	bls.n	8009d0c <pvPortMalloc+0xa4>
 8009d04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009d06:	681b      	ldr	r3, [r3, #0]
 8009d08:	2b00      	cmp	r3, #0
 8009d0a:	d1f1      	bne.n	8009cf0 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8009d0c:	4b36      	ldr	r3, [pc, #216]	; (8009de8 <pvPortMalloc+0x180>)
 8009d0e:	681b      	ldr	r3, [r3, #0]
 8009d10:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009d12:	429a      	cmp	r2, r3
 8009d14:	d050      	beq.n	8009db8 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8009d16:	6a3b      	ldr	r3, [r7, #32]
 8009d18:	681b      	ldr	r3, [r3, #0]
 8009d1a:	2208      	movs	r2, #8
 8009d1c:	4413      	add	r3, r2
 8009d1e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8009d20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009d22:	681a      	ldr	r2, [r3, #0]
 8009d24:	6a3b      	ldr	r3, [r7, #32]
 8009d26:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8009d28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009d2a:	685a      	ldr	r2, [r3, #4]
 8009d2c:	687b      	ldr	r3, [r7, #4]
 8009d2e:	1ad2      	subs	r2, r2, r3
 8009d30:	2308      	movs	r3, #8
 8009d32:	005b      	lsls	r3, r3, #1
 8009d34:	429a      	cmp	r2, r3
 8009d36:	d91f      	bls.n	8009d78 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8009d38:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009d3a:	687b      	ldr	r3, [r7, #4]
 8009d3c:	4413      	add	r3, r2
 8009d3e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8009d40:	69bb      	ldr	r3, [r7, #24]
 8009d42:	f003 0307 	and.w	r3, r3, #7
 8009d46:	2b00      	cmp	r3, #0
 8009d48:	d00a      	beq.n	8009d60 <pvPortMalloc+0xf8>
	__asm volatile
 8009d4a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009d4e:	f383 8811 	msr	BASEPRI, r3
 8009d52:	f3bf 8f6f 	isb	sy
 8009d56:	f3bf 8f4f 	dsb	sy
 8009d5a:	613b      	str	r3, [r7, #16]
}
 8009d5c:	bf00      	nop
 8009d5e:	e7fe      	b.n	8009d5e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8009d60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009d62:	685a      	ldr	r2, [r3, #4]
 8009d64:	687b      	ldr	r3, [r7, #4]
 8009d66:	1ad2      	subs	r2, r2, r3
 8009d68:	69bb      	ldr	r3, [r7, #24]
 8009d6a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8009d6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009d6e:	687a      	ldr	r2, [r7, #4]
 8009d70:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8009d72:	69b8      	ldr	r0, [r7, #24]
 8009d74:	f000 f908 	bl	8009f88 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8009d78:	4b1d      	ldr	r3, [pc, #116]	; (8009df0 <pvPortMalloc+0x188>)
 8009d7a:	681a      	ldr	r2, [r3, #0]
 8009d7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009d7e:	685b      	ldr	r3, [r3, #4]
 8009d80:	1ad3      	subs	r3, r2, r3
 8009d82:	4a1b      	ldr	r2, [pc, #108]	; (8009df0 <pvPortMalloc+0x188>)
 8009d84:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8009d86:	4b1a      	ldr	r3, [pc, #104]	; (8009df0 <pvPortMalloc+0x188>)
 8009d88:	681a      	ldr	r2, [r3, #0]
 8009d8a:	4b1b      	ldr	r3, [pc, #108]	; (8009df8 <pvPortMalloc+0x190>)
 8009d8c:	681b      	ldr	r3, [r3, #0]
 8009d8e:	429a      	cmp	r2, r3
 8009d90:	d203      	bcs.n	8009d9a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8009d92:	4b17      	ldr	r3, [pc, #92]	; (8009df0 <pvPortMalloc+0x188>)
 8009d94:	681b      	ldr	r3, [r3, #0]
 8009d96:	4a18      	ldr	r2, [pc, #96]	; (8009df8 <pvPortMalloc+0x190>)
 8009d98:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8009d9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009d9c:	685a      	ldr	r2, [r3, #4]
 8009d9e:	4b13      	ldr	r3, [pc, #76]	; (8009dec <pvPortMalloc+0x184>)
 8009da0:	681b      	ldr	r3, [r3, #0]
 8009da2:	431a      	orrs	r2, r3
 8009da4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009da6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8009da8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009daa:	2200      	movs	r2, #0
 8009dac:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8009dae:	4b13      	ldr	r3, [pc, #76]	; (8009dfc <pvPortMalloc+0x194>)
 8009db0:	681b      	ldr	r3, [r3, #0]
 8009db2:	3301      	adds	r3, #1
 8009db4:	4a11      	ldr	r2, [pc, #68]	; (8009dfc <pvPortMalloc+0x194>)
 8009db6:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8009db8:	f7fe fcfc 	bl	80087b4 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8009dbc:	69fb      	ldr	r3, [r7, #28]
 8009dbe:	f003 0307 	and.w	r3, r3, #7
 8009dc2:	2b00      	cmp	r3, #0
 8009dc4:	d00a      	beq.n	8009ddc <pvPortMalloc+0x174>
	__asm volatile
 8009dc6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009dca:	f383 8811 	msr	BASEPRI, r3
 8009dce:	f3bf 8f6f 	isb	sy
 8009dd2:	f3bf 8f4f 	dsb	sy
 8009dd6:	60fb      	str	r3, [r7, #12]
}
 8009dd8:	bf00      	nop
 8009dda:	e7fe      	b.n	8009dda <pvPortMalloc+0x172>
	return pvReturn;
 8009ddc:	69fb      	ldr	r3, [r7, #28]
}
 8009dde:	4618      	mov	r0, r3
 8009de0:	3728      	adds	r7, #40	; 0x28
 8009de2:	46bd      	mov	sp, r7
 8009de4:	bd80      	pop	{r7, pc}
 8009de6:	bf00      	nop
 8009de8:	20005490 	.word	0x20005490
 8009dec:	200054a4 	.word	0x200054a4
 8009df0:	20005494 	.word	0x20005494
 8009df4:	20005488 	.word	0x20005488
 8009df8:	20005498 	.word	0x20005498
 8009dfc:	2000549c 	.word	0x2000549c

08009e00 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8009e00:	b580      	push	{r7, lr}
 8009e02:	b086      	sub	sp, #24
 8009e04:	af00      	add	r7, sp, #0
 8009e06:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8009e08:	687b      	ldr	r3, [r7, #4]
 8009e0a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8009e0c:	687b      	ldr	r3, [r7, #4]
 8009e0e:	2b00      	cmp	r3, #0
 8009e10:	d04d      	beq.n	8009eae <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8009e12:	2308      	movs	r3, #8
 8009e14:	425b      	negs	r3, r3
 8009e16:	697a      	ldr	r2, [r7, #20]
 8009e18:	4413      	add	r3, r2
 8009e1a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8009e1c:	697b      	ldr	r3, [r7, #20]
 8009e1e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8009e20:	693b      	ldr	r3, [r7, #16]
 8009e22:	685a      	ldr	r2, [r3, #4]
 8009e24:	4b24      	ldr	r3, [pc, #144]	; (8009eb8 <vPortFree+0xb8>)
 8009e26:	681b      	ldr	r3, [r3, #0]
 8009e28:	4013      	ands	r3, r2
 8009e2a:	2b00      	cmp	r3, #0
 8009e2c:	d10a      	bne.n	8009e44 <vPortFree+0x44>
	__asm volatile
 8009e2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009e32:	f383 8811 	msr	BASEPRI, r3
 8009e36:	f3bf 8f6f 	isb	sy
 8009e3a:	f3bf 8f4f 	dsb	sy
 8009e3e:	60fb      	str	r3, [r7, #12]
}
 8009e40:	bf00      	nop
 8009e42:	e7fe      	b.n	8009e42 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8009e44:	693b      	ldr	r3, [r7, #16]
 8009e46:	681b      	ldr	r3, [r3, #0]
 8009e48:	2b00      	cmp	r3, #0
 8009e4a:	d00a      	beq.n	8009e62 <vPortFree+0x62>
	__asm volatile
 8009e4c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009e50:	f383 8811 	msr	BASEPRI, r3
 8009e54:	f3bf 8f6f 	isb	sy
 8009e58:	f3bf 8f4f 	dsb	sy
 8009e5c:	60bb      	str	r3, [r7, #8]
}
 8009e5e:	bf00      	nop
 8009e60:	e7fe      	b.n	8009e60 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8009e62:	693b      	ldr	r3, [r7, #16]
 8009e64:	685a      	ldr	r2, [r3, #4]
 8009e66:	4b14      	ldr	r3, [pc, #80]	; (8009eb8 <vPortFree+0xb8>)
 8009e68:	681b      	ldr	r3, [r3, #0]
 8009e6a:	4013      	ands	r3, r2
 8009e6c:	2b00      	cmp	r3, #0
 8009e6e:	d01e      	beq.n	8009eae <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8009e70:	693b      	ldr	r3, [r7, #16]
 8009e72:	681b      	ldr	r3, [r3, #0]
 8009e74:	2b00      	cmp	r3, #0
 8009e76:	d11a      	bne.n	8009eae <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8009e78:	693b      	ldr	r3, [r7, #16]
 8009e7a:	685a      	ldr	r2, [r3, #4]
 8009e7c:	4b0e      	ldr	r3, [pc, #56]	; (8009eb8 <vPortFree+0xb8>)
 8009e7e:	681b      	ldr	r3, [r3, #0]
 8009e80:	43db      	mvns	r3, r3
 8009e82:	401a      	ands	r2, r3
 8009e84:	693b      	ldr	r3, [r7, #16]
 8009e86:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8009e88:	f7fe fc86 	bl	8008798 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8009e8c:	693b      	ldr	r3, [r7, #16]
 8009e8e:	685a      	ldr	r2, [r3, #4]
 8009e90:	4b0a      	ldr	r3, [pc, #40]	; (8009ebc <vPortFree+0xbc>)
 8009e92:	681b      	ldr	r3, [r3, #0]
 8009e94:	4413      	add	r3, r2
 8009e96:	4a09      	ldr	r2, [pc, #36]	; (8009ebc <vPortFree+0xbc>)
 8009e98:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8009e9a:	6938      	ldr	r0, [r7, #16]
 8009e9c:	f000 f874 	bl	8009f88 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8009ea0:	4b07      	ldr	r3, [pc, #28]	; (8009ec0 <vPortFree+0xc0>)
 8009ea2:	681b      	ldr	r3, [r3, #0]
 8009ea4:	3301      	adds	r3, #1
 8009ea6:	4a06      	ldr	r2, [pc, #24]	; (8009ec0 <vPortFree+0xc0>)
 8009ea8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8009eaa:	f7fe fc83 	bl	80087b4 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8009eae:	bf00      	nop
 8009eb0:	3718      	adds	r7, #24
 8009eb2:	46bd      	mov	sp, r7
 8009eb4:	bd80      	pop	{r7, pc}
 8009eb6:	bf00      	nop
 8009eb8:	200054a4 	.word	0x200054a4
 8009ebc:	20005494 	.word	0x20005494
 8009ec0:	200054a0 	.word	0x200054a0

08009ec4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8009ec4:	b480      	push	{r7}
 8009ec6:	b085      	sub	sp, #20
 8009ec8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8009eca:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8009ece:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8009ed0:	4b27      	ldr	r3, [pc, #156]	; (8009f70 <prvHeapInit+0xac>)
 8009ed2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8009ed4:	68fb      	ldr	r3, [r7, #12]
 8009ed6:	f003 0307 	and.w	r3, r3, #7
 8009eda:	2b00      	cmp	r3, #0
 8009edc:	d00c      	beq.n	8009ef8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8009ede:	68fb      	ldr	r3, [r7, #12]
 8009ee0:	3307      	adds	r3, #7
 8009ee2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009ee4:	68fb      	ldr	r3, [r7, #12]
 8009ee6:	f023 0307 	bic.w	r3, r3, #7
 8009eea:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8009eec:	68ba      	ldr	r2, [r7, #8]
 8009eee:	68fb      	ldr	r3, [r7, #12]
 8009ef0:	1ad3      	subs	r3, r2, r3
 8009ef2:	4a1f      	ldr	r2, [pc, #124]	; (8009f70 <prvHeapInit+0xac>)
 8009ef4:	4413      	add	r3, r2
 8009ef6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8009ef8:	68fb      	ldr	r3, [r7, #12]
 8009efa:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8009efc:	4a1d      	ldr	r2, [pc, #116]	; (8009f74 <prvHeapInit+0xb0>)
 8009efe:	687b      	ldr	r3, [r7, #4]
 8009f00:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8009f02:	4b1c      	ldr	r3, [pc, #112]	; (8009f74 <prvHeapInit+0xb0>)
 8009f04:	2200      	movs	r2, #0
 8009f06:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8009f08:	687b      	ldr	r3, [r7, #4]
 8009f0a:	68ba      	ldr	r2, [r7, #8]
 8009f0c:	4413      	add	r3, r2
 8009f0e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8009f10:	2208      	movs	r2, #8
 8009f12:	68fb      	ldr	r3, [r7, #12]
 8009f14:	1a9b      	subs	r3, r3, r2
 8009f16:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009f18:	68fb      	ldr	r3, [r7, #12]
 8009f1a:	f023 0307 	bic.w	r3, r3, #7
 8009f1e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8009f20:	68fb      	ldr	r3, [r7, #12]
 8009f22:	4a15      	ldr	r2, [pc, #84]	; (8009f78 <prvHeapInit+0xb4>)
 8009f24:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8009f26:	4b14      	ldr	r3, [pc, #80]	; (8009f78 <prvHeapInit+0xb4>)
 8009f28:	681b      	ldr	r3, [r3, #0]
 8009f2a:	2200      	movs	r2, #0
 8009f2c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8009f2e:	4b12      	ldr	r3, [pc, #72]	; (8009f78 <prvHeapInit+0xb4>)
 8009f30:	681b      	ldr	r3, [r3, #0]
 8009f32:	2200      	movs	r2, #0
 8009f34:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8009f36:	687b      	ldr	r3, [r7, #4]
 8009f38:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8009f3a:	683b      	ldr	r3, [r7, #0]
 8009f3c:	68fa      	ldr	r2, [r7, #12]
 8009f3e:	1ad2      	subs	r2, r2, r3
 8009f40:	683b      	ldr	r3, [r7, #0]
 8009f42:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8009f44:	4b0c      	ldr	r3, [pc, #48]	; (8009f78 <prvHeapInit+0xb4>)
 8009f46:	681a      	ldr	r2, [r3, #0]
 8009f48:	683b      	ldr	r3, [r7, #0]
 8009f4a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009f4c:	683b      	ldr	r3, [r7, #0]
 8009f4e:	685b      	ldr	r3, [r3, #4]
 8009f50:	4a0a      	ldr	r2, [pc, #40]	; (8009f7c <prvHeapInit+0xb8>)
 8009f52:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009f54:	683b      	ldr	r3, [r7, #0]
 8009f56:	685b      	ldr	r3, [r3, #4]
 8009f58:	4a09      	ldr	r2, [pc, #36]	; (8009f80 <prvHeapInit+0xbc>)
 8009f5a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8009f5c:	4b09      	ldr	r3, [pc, #36]	; (8009f84 <prvHeapInit+0xc0>)
 8009f5e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8009f62:	601a      	str	r2, [r3, #0]
}
 8009f64:	bf00      	nop
 8009f66:	3714      	adds	r7, #20
 8009f68:	46bd      	mov	sp, r7
 8009f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f6e:	4770      	bx	lr
 8009f70:	20001888 	.word	0x20001888
 8009f74:	20005488 	.word	0x20005488
 8009f78:	20005490 	.word	0x20005490
 8009f7c:	20005498 	.word	0x20005498
 8009f80:	20005494 	.word	0x20005494
 8009f84:	200054a4 	.word	0x200054a4

08009f88 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8009f88:	b480      	push	{r7}
 8009f8a:	b085      	sub	sp, #20
 8009f8c:	af00      	add	r7, sp, #0
 8009f8e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8009f90:	4b28      	ldr	r3, [pc, #160]	; (800a034 <prvInsertBlockIntoFreeList+0xac>)
 8009f92:	60fb      	str	r3, [r7, #12]
 8009f94:	e002      	b.n	8009f9c <prvInsertBlockIntoFreeList+0x14>
 8009f96:	68fb      	ldr	r3, [r7, #12]
 8009f98:	681b      	ldr	r3, [r3, #0]
 8009f9a:	60fb      	str	r3, [r7, #12]
 8009f9c:	68fb      	ldr	r3, [r7, #12]
 8009f9e:	681b      	ldr	r3, [r3, #0]
 8009fa0:	687a      	ldr	r2, [r7, #4]
 8009fa2:	429a      	cmp	r2, r3
 8009fa4:	d8f7      	bhi.n	8009f96 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8009fa6:	68fb      	ldr	r3, [r7, #12]
 8009fa8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8009faa:	68fb      	ldr	r3, [r7, #12]
 8009fac:	685b      	ldr	r3, [r3, #4]
 8009fae:	68ba      	ldr	r2, [r7, #8]
 8009fb0:	4413      	add	r3, r2
 8009fb2:	687a      	ldr	r2, [r7, #4]
 8009fb4:	429a      	cmp	r2, r3
 8009fb6:	d108      	bne.n	8009fca <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8009fb8:	68fb      	ldr	r3, [r7, #12]
 8009fba:	685a      	ldr	r2, [r3, #4]
 8009fbc:	687b      	ldr	r3, [r7, #4]
 8009fbe:	685b      	ldr	r3, [r3, #4]
 8009fc0:	441a      	add	r2, r3
 8009fc2:	68fb      	ldr	r3, [r7, #12]
 8009fc4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8009fc6:	68fb      	ldr	r3, [r7, #12]
 8009fc8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8009fca:	687b      	ldr	r3, [r7, #4]
 8009fcc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8009fce:	687b      	ldr	r3, [r7, #4]
 8009fd0:	685b      	ldr	r3, [r3, #4]
 8009fd2:	68ba      	ldr	r2, [r7, #8]
 8009fd4:	441a      	add	r2, r3
 8009fd6:	68fb      	ldr	r3, [r7, #12]
 8009fd8:	681b      	ldr	r3, [r3, #0]
 8009fda:	429a      	cmp	r2, r3
 8009fdc:	d118      	bne.n	800a010 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8009fde:	68fb      	ldr	r3, [r7, #12]
 8009fe0:	681a      	ldr	r2, [r3, #0]
 8009fe2:	4b15      	ldr	r3, [pc, #84]	; (800a038 <prvInsertBlockIntoFreeList+0xb0>)
 8009fe4:	681b      	ldr	r3, [r3, #0]
 8009fe6:	429a      	cmp	r2, r3
 8009fe8:	d00d      	beq.n	800a006 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8009fea:	687b      	ldr	r3, [r7, #4]
 8009fec:	685a      	ldr	r2, [r3, #4]
 8009fee:	68fb      	ldr	r3, [r7, #12]
 8009ff0:	681b      	ldr	r3, [r3, #0]
 8009ff2:	685b      	ldr	r3, [r3, #4]
 8009ff4:	441a      	add	r2, r3
 8009ff6:	687b      	ldr	r3, [r7, #4]
 8009ff8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8009ffa:	68fb      	ldr	r3, [r7, #12]
 8009ffc:	681b      	ldr	r3, [r3, #0]
 8009ffe:	681a      	ldr	r2, [r3, #0]
 800a000:	687b      	ldr	r3, [r7, #4]
 800a002:	601a      	str	r2, [r3, #0]
 800a004:	e008      	b.n	800a018 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800a006:	4b0c      	ldr	r3, [pc, #48]	; (800a038 <prvInsertBlockIntoFreeList+0xb0>)
 800a008:	681a      	ldr	r2, [r3, #0]
 800a00a:	687b      	ldr	r3, [r7, #4]
 800a00c:	601a      	str	r2, [r3, #0]
 800a00e:	e003      	b.n	800a018 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800a010:	68fb      	ldr	r3, [r7, #12]
 800a012:	681a      	ldr	r2, [r3, #0]
 800a014:	687b      	ldr	r3, [r7, #4]
 800a016:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800a018:	68fa      	ldr	r2, [r7, #12]
 800a01a:	687b      	ldr	r3, [r7, #4]
 800a01c:	429a      	cmp	r2, r3
 800a01e:	d002      	beq.n	800a026 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800a020:	68fb      	ldr	r3, [r7, #12]
 800a022:	687a      	ldr	r2, [r7, #4]
 800a024:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a026:	bf00      	nop
 800a028:	3714      	adds	r7, #20
 800a02a:	46bd      	mov	sp, r7
 800a02c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a030:	4770      	bx	lr
 800a032:	bf00      	nop
 800a034:	20005488 	.word	0x20005488
 800a038:	20005490 	.word	0x20005490

0800a03c <__libc_init_array>:
 800a03c:	b570      	push	{r4, r5, r6, lr}
 800a03e:	4d0d      	ldr	r5, [pc, #52]	; (800a074 <__libc_init_array+0x38>)
 800a040:	4c0d      	ldr	r4, [pc, #52]	; (800a078 <__libc_init_array+0x3c>)
 800a042:	1b64      	subs	r4, r4, r5
 800a044:	10a4      	asrs	r4, r4, #2
 800a046:	2600      	movs	r6, #0
 800a048:	42a6      	cmp	r6, r4
 800a04a:	d109      	bne.n	800a060 <__libc_init_array+0x24>
 800a04c:	4d0b      	ldr	r5, [pc, #44]	; (800a07c <__libc_init_array+0x40>)
 800a04e:	4c0c      	ldr	r4, [pc, #48]	; (800a080 <__libc_init_array+0x44>)
 800a050:	f000 f8f2 	bl	800a238 <_init>
 800a054:	1b64      	subs	r4, r4, r5
 800a056:	10a4      	asrs	r4, r4, #2
 800a058:	2600      	movs	r6, #0
 800a05a:	42a6      	cmp	r6, r4
 800a05c:	d105      	bne.n	800a06a <__libc_init_array+0x2e>
 800a05e:	bd70      	pop	{r4, r5, r6, pc}
 800a060:	f855 3b04 	ldr.w	r3, [r5], #4
 800a064:	4798      	blx	r3
 800a066:	3601      	adds	r6, #1
 800a068:	e7ee      	b.n	800a048 <__libc_init_array+0xc>
 800a06a:	f855 3b04 	ldr.w	r3, [r5], #4
 800a06e:	4798      	blx	r3
 800a070:	3601      	adds	r6, #1
 800a072:	e7f2      	b.n	800a05a <__libc_init_array+0x1e>
 800a074:	0800a418 	.word	0x0800a418
 800a078:	0800a418 	.word	0x0800a418
 800a07c:	0800a418 	.word	0x0800a418
 800a080:	0800a41c 	.word	0x0800a41c

0800a084 <__retarget_lock_acquire_recursive>:
 800a084:	4770      	bx	lr

0800a086 <__retarget_lock_release_recursive>:
 800a086:	4770      	bx	lr

0800a088 <memcpy>:
 800a088:	440a      	add	r2, r1
 800a08a:	4291      	cmp	r1, r2
 800a08c:	f100 33ff 	add.w	r3, r0, #4294967295
 800a090:	d100      	bne.n	800a094 <memcpy+0xc>
 800a092:	4770      	bx	lr
 800a094:	b510      	push	{r4, lr}
 800a096:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a09a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a09e:	4291      	cmp	r1, r2
 800a0a0:	d1f9      	bne.n	800a096 <memcpy+0xe>
 800a0a2:	bd10      	pop	{r4, pc}

0800a0a4 <memset>:
 800a0a4:	4402      	add	r2, r0
 800a0a6:	4603      	mov	r3, r0
 800a0a8:	4293      	cmp	r3, r2
 800a0aa:	d100      	bne.n	800a0ae <memset+0xa>
 800a0ac:	4770      	bx	lr
 800a0ae:	f803 1b01 	strb.w	r1, [r3], #1
 800a0b2:	e7f9      	b.n	800a0a8 <memset+0x4>

0800a0b4 <cleanup_glue>:
 800a0b4:	b538      	push	{r3, r4, r5, lr}
 800a0b6:	460c      	mov	r4, r1
 800a0b8:	6809      	ldr	r1, [r1, #0]
 800a0ba:	4605      	mov	r5, r0
 800a0bc:	b109      	cbz	r1, 800a0c2 <cleanup_glue+0xe>
 800a0be:	f7ff fff9 	bl	800a0b4 <cleanup_glue>
 800a0c2:	4621      	mov	r1, r4
 800a0c4:	4628      	mov	r0, r5
 800a0c6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a0ca:	f000 b869 	b.w	800a1a0 <_free_r>
	...

0800a0d0 <_reclaim_reent>:
 800a0d0:	4b2c      	ldr	r3, [pc, #176]	; (800a184 <_reclaim_reent+0xb4>)
 800a0d2:	681b      	ldr	r3, [r3, #0]
 800a0d4:	4283      	cmp	r3, r0
 800a0d6:	b570      	push	{r4, r5, r6, lr}
 800a0d8:	4604      	mov	r4, r0
 800a0da:	d051      	beq.n	800a180 <_reclaim_reent+0xb0>
 800a0dc:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800a0de:	b143      	cbz	r3, 800a0f2 <_reclaim_reent+0x22>
 800a0e0:	68db      	ldr	r3, [r3, #12]
 800a0e2:	2b00      	cmp	r3, #0
 800a0e4:	d14a      	bne.n	800a17c <_reclaim_reent+0xac>
 800a0e6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a0e8:	6819      	ldr	r1, [r3, #0]
 800a0ea:	b111      	cbz	r1, 800a0f2 <_reclaim_reent+0x22>
 800a0ec:	4620      	mov	r0, r4
 800a0ee:	f000 f857 	bl	800a1a0 <_free_r>
 800a0f2:	6961      	ldr	r1, [r4, #20]
 800a0f4:	b111      	cbz	r1, 800a0fc <_reclaim_reent+0x2c>
 800a0f6:	4620      	mov	r0, r4
 800a0f8:	f000 f852 	bl	800a1a0 <_free_r>
 800a0fc:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800a0fe:	b111      	cbz	r1, 800a106 <_reclaim_reent+0x36>
 800a100:	4620      	mov	r0, r4
 800a102:	f000 f84d 	bl	800a1a0 <_free_r>
 800a106:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800a108:	b111      	cbz	r1, 800a110 <_reclaim_reent+0x40>
 800a10a:	4620      	mov	r0, r4
 800a10c:	f000 f848 	bl	800a1a0 <_free_r>
 800a110:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 800a112:	b111      	cbz	r1, 800a11a <_reclaim_reent+0x4a>
 800a114:	4620      	mov	r0, r4
 800a116:	f000 f843 	bl	800a1a0 <_free_r>
 800a11a:	6c21      	ldr	r1, [r4, #64]	; 0x40
 800a11c:	b111      	cbz	r1, 800a124 <_reclaim_reent+0x54>
 800a11e:	4620      	mov	r0, r4
 800a120:	f000 f83e 	bl	800a1a0 <_free_r>
 800a124:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 800a126:	b111      	cbz	r1, 800a12e <_reclaim_reent+0x5e>
 800a128:	4620      	mov	r0, r4
 800a12a:	f000 f839 	bl	800a1a0 <_free_r>
 800a12e:	6da1      	ldr	r1, [r4, #88]	; 0x58
 800a130:	b111      	cbz	r1, 800a138 <_reclaim_reent+0x68>
 800a132:	4620      	mov	r0, r4
 800a134:	f000 f834 	bl	800a1a0 <_free_r>
 800a138:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a13a:	b111      	cbz	r1, 800a142 <_reclaim_reent+0x72>
 800a13c:	4620      	mov	r0, r4
 800a13e:	f000 f82f 	bl	800a1a0 <_free_r>
 800a142:	69a3      	ldr	r3, [r4, #24]
 800a144:	b1e3      	cbz	r3, 800a180 <_reclaim_reent+0xb0>
 800a146:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800a148:	4620      	mov	r0, r4
 800a14a:	4798      	blx	r3
 800a14c:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800a14e:	b1b9      	cbz	r1, 800a180 <_reclaim_reent+0xb0>
 800a150:	4620      	mov	r0, r4
 800a152:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800a156:	f7ff bfad 	b.w	800a0b4 <cleanup_glue>
 800a15a:	5949      	ldr	r1, [r1, r5]
 800a15c:	b941      	cbnz	r1, 800a170 <_reclaim_reent+0xa0>
 800a15e:	3504      	adds	r5, #4
 800a160:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a162:	2d80      	cmp	r5, #128	; 0x80
 800a164:	68d9      	ldr	r1, [r3, #12]
 800a166:	d1f8      	bne.n	800a15a <_reclaim_reent+0x8a>
 800a168:	4620      	mov	r0, r4
 800a16a:	f000 f819 	bl	800a1a0 <_free_r>
 800a16e:	e7ba      	b.n	800a0e6 <_reclaim_reent+0x16>
 800a170:	680e      	ldr	r6, [r1, #0]
 800a172:	4620      	mov	r0, r4
 800a174:	f000 f814 	bl	800a1a0 <_free_r>
 800a178:	4631      	mov	r1, r6
 800a17a:	e7ef      	b.n	800a15c <_reclaim_reent+0x8c>
 800a17c:	2500      	movs	r5, #0
 800a17e:	e7ef      	b.n	800a160 <_reclaim_reent+0x90>
 800a180:	bd70      	pop	{r4, r5, r6, pc}
 800a182:	bf00      	nop
 800a184:	20000158 	.word	0x20000158

0800a188 <__malloc_lock>:
 800a188:	4801      	ldr	r0, [pc, #4]	; (800a190 <__malloc_lock+0x8>)
 800a18a:	f7ff bf7b 	b.w	800a084 <__retarget_lock_acquire_recursive>
 800a18e:	bf00      	nop
 800a190:	200054a8 	.word	0x200054a8

0800a194 <__malloc_unlock>:
 800a194:	4801      	ldr	r0, [pc, #4]	; (800a19c <__malloc_unlock+0x8>)
 800a196:	f7ff bf76 	b.w	800a086 <__retarget_lock_release_recursive>
 800a19a:	bf00      	nop
 800a19c:	200054a8 	.word	0x200054a8

0800a1a0 <_free_r>:
 800a1a0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a1a2:	2900      	cmp	r1, #0
 800a1a4:	d044      	beq.n	800a230 <_free_r+0x90>
 800a1a6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a1aa:	9001      	str	r0, [sp, #4]
 800a1ac:	2b00      	cmp	r3, #0
 800a1ae:	f1a1 0404 	sub.w	r4, r1, #4
 800a1b2:	bfb8      	it	lt
 800a1b4:	18e4      	addlt	r4, r4, r3
 800a1b6:	f7ff ffe7 	bl	800a188 <__malloc_lock>
 800a1ba:	4a1e      	ldr	r2, [pc, #120]	; (800a234 <_free_r+0x94>)
 800a1bc:	9801      	ldr	r0, [sp, #4]
 800a1be:	6813      	ldr	r3, [r2, #0]
 800a1c0:	b933      	cbnz	r3, 800a1d0 <_free_r+0x30>
 800a1c2:	6063      	str	r3, [r4, #4]
 800a1c4:	6014      	str	r4, [r2, #0]
 800a1c6:	b003      	add	sp, #12
 800a1c8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800a1cc:	f7ff bfe2 	b.w	800a194 <__malloc_unlock>
 800a1d0:	42a3      	cmp	r3, r4
 800a1d2:	d908      	bls.n	800a1e6 <_free_r+0x46>
 800a1d4:	6825      	ldr	r5, [r4, #0]
 800a1d6:	1961      	adds	r1, r4, r5
 800a1d8:	428b      	cmp	r3, r1
 800a1da:	bf01      	itttt	eq
 800a1dc:	6819      	ldreq	r1, [r3, #0]
 800a1de:	685b      	ldreq	r3, [r3, #4]
 800a1e0:	1949      	addeq	r1, r1, r5
 800a1e2:	6021      	streq	r1, [r4, #0]
 800a1e4:	e7ed      	b.n	800a1c2 <_free_r+0x22>
 800a1e6:	461a      	mov	r2, r3
 800a1e8:	685b      	ldr	r3, [r3, #4]
 800a1ea:	b10b      	cbz	r3, 800a1f0 <_free_r+0x50>
 800a1ec:	42a3      	cmp	r3, r4
 800a1ee:	d9fa      	bls.n	800a1e6 <_free_r+0x46>
 800a1f0:	6811      	ldr	r1, [r2, #0]
 800a1f2:	1855      	adds	r5, r2, r1
 800a1f4:	42a5      	cmp	r5, r4
 800a1f6:	d10b      	bne.n	800a210 <_free_r+0x70>
 800a1f8:	6824      	ldr	r4, [r4, #0]
 800a1fa:	4421      	add	r1, r4
 800a1fc:	1854      	adds	r4, r2, r1
 800a1fe:	42a3      	cmp	r3, r4
 800a200:	6011      	str	r1, [r2, #0]
 800a202:	d1e0      	bne.n	800a1c6 <_free_r+0x26>
 800a204:	681c      	ldr	r4, [r3, #0]
 800a206:	685b      	ldr	r3, [r3, #4]
 800a208:	6053      	str	r3, [r2, #4]
 800a20a:	4421      	add	r1, r4
 800a20c:	6011      	str	r1, [r2, #0]
 800a20e:	e7da      	b.n	800a1c6 <_free_r+0x26>
 800a210:	d902      	bls.n	800a218 <_free_r+0x78>
 800a212:	230c      	movs	r3, #12
 800a214:	6003      	str	r3, [r0, #0]
 800a216:	e7d6      	b.n	800a1c6 <_free_r+0x26>
 800a218:	6825      	ldr	r5, [r4, #0]
 800a21a:	1961      	adds	r1, r4, r5
 800a21c:	428b      	cmp	r3, r1
 800a21e:	bf04      	itt	eq
 800a220:	6819      	ldreq	r1, [r3, #0]
 800a222:	685b      	ldreq	r3, [r3, #4]
 800a224:	6063      	str	r3, [r4, #4]
 800a226:	bf04      	itt	eq
 800a228:	1949      	addeq	r1, r1, r5
 800a22a:	6021      	streq	r1, [r4, #0]
 800a22c:	6054      	str	r4, [r2, #4]
 800a22e:	e7ca      	b.n	800a1c6 <_free_r+0x26>
 800a230:	b003      	add	sp, #12
 800a232:	bd30      	pop	{r4, r5, pc}
 800a234:	200054ac 	.word	0x200054ac

0800a238 <_init>:
 800a238:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a23a:	bf00      	nop
 800a23c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a23e:	bc08      	pop	{r3}
 800a240:	469e      	mov	lr, r3
 800a242:	4770      	bx	lr

0800a244 <_fini>:
 800a244:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a246:	bf00      	nop
 800a248:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a24a:	bc08      	pop	{r3}
 800a24c:	469e      	mov	lr, r3
 800a24e:	4770      	bx	lr
