TRACE::2020-05-18.21:33:40::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-18.21:33:40::SCWPlatform::DSA given D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-18.21:33:40::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-18.21:33:40::SCWPlatform::DSA directory D:/work/VHDL/lab5_1aa/hw
TRACE::2020-05-18.21:33:40::SCWPlatform:: Platform Path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-18.21:33:40::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-18.21:33:40::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-05-18.21:33:40::SCWPlatform::Opened new HwDB with name design_1_wrapper_4
TRACE::2020-05-18.21:33:40::SCWWriter::formatted JSON is {
	"platformName":	"lab5_1aa",
	"sprVersion":	"2.0",
	"mode":	"cmd",
	"dsaType":	"Fixed",
	"platformDesc":	"lab5_1aa",
	"platHandOff":	"D:/work/VHDL/lab5/lab5_1/lab5_1.xsa",
	"platIntHandOff":	"<platformDir>/hw/lab5_1.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2020-05-18.21:33:40::SCWWriter::formatted JSON is {
	"platformName":	"lab5_1aa",
	"sprVersion":	"2.0",
	"mode":	"cmd",
	"dsaType":	"Fixed",
	"platformDesc":	"lab5_1aa",
	"platHandOff":	"D:/work/VHDL/lab5/lab5_1/lab5_1.xsa",
	"platIntHandOff":	"<platformDir>/hw/lab5_1.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"lab5_1aa",
	"systems":	[{
			"systemName":	"lab5_1aa",
			"systemDesc":	"lab5_1aa",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"lab5_1aa"
		}]
}
TRACE::2020-05-18.21:33:40::SCWPlatform::Boot application domains not present, creating them
TRACE::2020-05-18.21:33:40::SCWPlatform::Pure FPGA device, no boot application will be created.
TRACE::2020-05-18.21:33:40::SCWWriter::formatted JSON is {
	"platformName":	"lab5_1aa",
	"sprVersion":	"2.0",
	"mode":	"cmd",
	"dsaType":	"Fixed",
	"platformDesc":	"lab5_1aa",
	"platHandOff":	"D:/work/VHDL/lab5/lab5_1/lab5_1.xsa",
	"platIntHandOff":	"<platformDir>/hw/lab5_1.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"lab5_1aa",
	"systems":	[{
			"systemName":	"lab5_1aa",
			"systemDesc":	"lab5_1aa",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"lab5_1aa"
		}]
}
TRACE::2020-05-18.21:33:40::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-18.21:33:40::SCWPlatform::DSA given D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-18.21:33:40::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-18.21:33:40::SCWPlatform::DSA directory D:/work/VHDL/lab5_1aa/hw
TRACE::2020-05-18.21:33:40::SCWPlatform:: Platform Path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-18.21:33:40::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-18.21:33:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2020-05-18.21:33:40::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2020-05-18.21:33:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-18.21:33:40::SCWDomain::checking for install qemu data   : 
TRACE::2020-05-18.21:33:40::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-18.21:33:40::SCWPlatform::DSA given D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-18.21:33:40::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-18.21:33:40::SCWPlatform::DSA directory D:/work/VHDL/lab5_1aa/hw
TRACE::2020-05-18.21:33:40::SCWPlatform:: Platform Path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-18.21:33:40::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-18.21:33:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2020-05-18.21:33:40::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2020-05-18.21:33:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-18.21:33:40::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-18.21:33:40::SCWPlatform::DSA given D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-18.21:33:40::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-18.21:33:40::SCWPlatform::DSA directory D:/work/VHDL/lab5_1aa/hw
TRACE::2020-05-18.21:33:40::SCWPlatform:: Platform Path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-18.21:33:40::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-18.21:33:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2020-05-18.21:33:40::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2020-05-18.21:33:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-18.21:33:40::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-18.21:33:40::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_1/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-05-18.21:33:40::SCWMssOS::No sw design opened at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-18.21:33:40::SCWMssOS::mss does not exists at D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-18.21:33:40::SCWMssOS::Creating sw design at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-18.21:33:40::SCWMssOS::Adding the swdes entry, created swdb D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss with des name D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-18.21:33:40::SCWMssOS::updating the scw layer changes to swdes at   D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-18.21:33:40::SCWMssOS::Writing mss at D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-18.21:33:40::SCWMssOS::Completed writing the mss file at D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp
TRACE::2020-05-18.21:33:40::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2020-05-18.21:33:40::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2020-05-18.21:33:40::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-18.21:33:40::SCWPlatform::DSA given D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-18.21:33:40::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-18.21:33:40::SCWPlatform::DSA directory D:/work/VHDL/lab5_1aa/hw
TRACE::2020-05-18.21:33:40::SCWPlatform:: Platform Path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-18.21:33:40::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-18.21:33:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2020-05-18.21:33:40::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2020-05-18.21:33:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-18.21:33:40::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-18.21:33:40::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_1/microblaze_0/standalone_domain/bsp/system.mss|system||
D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss|D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss||

TRACE::2020-05-18.21:33:40::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-18.21:33:40::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-18.21:33:40::SCWPlatform::DSA given D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-18.21:33:40::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-18.21:33:40::SCWPlatform::DSA directory D:/work/VHDL/lab5_1aa/hw
TRACE::2020-05-18.21:33:40::SCWPlatform:: Platform Path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-18.21:33:40::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-18.21:33:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2020-05-18.21:33:40::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2020-05-18.21:33:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-18.21:33:40::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-18.21:33:40::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_1/microblaze_0/standalone_domain/bsp/system.mss|system||
D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss|D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss||

TRACE::2020-05-18.21:33:40::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-18.21:33:40::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-18.21:33:40::SCWPlatform::DSA given D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-18.21:33:40::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-18.21:33:40::SCWPlatform::DSA directory D:/work/VHDL/lab5_1aa/hw
TRACE::2020-05-18.21:33:40::SCWPlatform:: Platform Path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-18.21:33:40::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-18.21:33:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2020-05-18.21:33:40::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2020-05-18.21:33:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-18.21:33:40::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-18.21:33:40::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_1/microblaze_0/standalone_domain/bsp/system.mss|system||
D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss|D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss||

TRACE::2020-05-18.21:33:40::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-18.21:33:40::SCWWriter::formatted JSON is {
	"platformName":	"lab5_1aa",
	"sprVersion":	"2.0",
	"mode":	"cmd",
	"dsaType":	"Fixed",
	"platformDesc":	"lab5_1aa",
	"platHandOff":	"D:/work/VHDL/lab5/lab5_1/lab5_1.xsa",
	"platIntHandOff":	"<platformDir>/hw/lab5_1.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"lab5_1aa",
	"systems":	[{
			"systemName":	"lab5_1aa",
			"systemDesc":	"lab5_1aa",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"lab5_1aa",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-05-18.21:33:40::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-18.21:33:40::SCWPlatform::DSA given D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-18.21:33:40::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-18.21:33:40::SCWPlatform::DSA directory D:/work/VHDL/lab5_1aa/hw
TRACE::2020-05-18.21:33:40::SCWPlatform:: Platform Path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-18.21:33:40::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-18.21:33:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2020-05-18.21:33:40::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2020-05-18.21:33:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-18.21:33:40::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-18.21:33:40::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_1/microblaze_0/standalone_domain/bsp/system.mss|system||
D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss|D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss||

TRACE::2020-05-18.21:33:40::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-18.21:33:40::SCWMssOS::Completed writing the mss file at D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp
TRACE::2020-05-18.21:33:40::SCWMssOS::Forcing BSP Sources regeneration.
LOG::2020-05-18.21:33:41::SCWPlatform::Started generating the artifacts platform lab5_1aa
TRACE::2020-05-18.21:33:41::SCWPlatform::Sanity checking of platform is completed
LOG::2020-05-18.21:33:41::SCWPlatform::Started generating the artifacts for system configuration lab5_1aa
LOG::2020-05-18.21:33:41::SCWSystem::Checking the domain standalone_domain
LOG::2020-05-18.21:33:41::SCWSystem::Not a boot domain 
LOG::2020-05-18.21:33:41::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-05-18.21:33:41::SCWDomain::Generating domain artifcats
TRACE::2020-05-18.21:33:41::SCWMssOS::Generating standalone artifcats
TRACE::2020-05-18.21:33:41::SCWMssOS:: Copying the user libraries. 
TRACE::2020-05-18.21:33:41::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-18.21:33:41::SCWPlatform::DSA given D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-18.21:33:41::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-18.21:33:41::SCWPlatform::DSA directory D:/work/VHDL/lab5_1aa/hw
TRACE::2020-05-18.21:33:41::SCWPlatform:: Platform Path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-18.21:33:41::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-18.21:33:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2020-05-18.21:33:41::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2020-05-18.21:33:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-18.21:33:41::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-18.21:33:41::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_1/microblaze_0/standalone_domain/bsp/system.mss|system||
D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss|D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss||

KEYINFO::2020-05-18.21:33:41::SCWMssOS::Could not open the swdb for D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
KEYINFO::2020-05-18.21:33:41::SCWMssOS::Could not open the sw design at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
ERROR: [Hsi 55-1558] Software Design D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss is not found

TRACE::2020-05-18.21:33:41::SCWMssOS::Cleared the swdb table entry
TRACE::2020-05-18.21:33:41::SCWMssOS::No sw design opened at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-18.21:33:41::SCWMssOS::mss exists loading the mss file  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-18.21:33:41::SCWMssOS::Opened the sw design from mss  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-18.21:33:41::SCWMssOS::Adding the swdes entry D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-05-18.21:33:41::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-18.21:33:41::SCWMssOS::Opened the sw design.  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-18.21:33:41::SCWMssOS::Completed writing the mss file at D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp
TRACE::2020-05-18.21:33:41::SCWMssOS::Mss edits present, copying mssfile into export location D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-18.21:33:41::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-05-18.21:33:41::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-05-18.21:33:41::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2020-05-18.21:33:41::SCWMssOS::skipping the bsp build ... 
TRACE::2020-05-18.21:33:41::SCWMssOS::Copying to export directory.
TRACE::2020-05-18.21:33:41::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-05-18.21:33:41::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-05-18.21:33:41::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-05-18.21:33:41::SCWSystem::Completed Processing the sysconfig lab5_1aa
LOG::2020-05-18.21:33:41::SCWPlatform::Completed generating the artifacts for system configuration lab5_1aa
TRACE::2020-05-18.21:33:41::SCWPlatform::Started preparing the platform 
TRACE::2020-05-18.21:33:41::SCWSystem::Writing the bif file for system config lab5_1aa
TRACE::2020-05-18.21:33:41::SCWSystem::dir created 
TRACE::2020-05-18.21:33:41::SCWSystem::Writing the bif 
TRACE::2020-05-18.21:33:41::SCWPlatform::Started writing the spfm file 
TRACE::2020-05-18.21:33:41::SCWPlatform::Started writing the xpfm file 
TRACE::2020-05-18.21:33:41::SCWPlatform::Completed generating the platform
TRACE::2020-05-18.21:33:41::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-18.21:33:41::SCWPlatform::DSA given D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-18.21:33:41::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-18.21:33:41::SCWPlatform::DSA directory D:/work/VHDL/lab5_1aa/hw
TRACE::2020-05-18.21:33:41::SCWPlatform:: Platform Path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-18.21:33:41::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-18.21:33:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2020-05-18.21:33:41::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2020-05-18.21:33:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-18.21:33:41::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-18.21:33:41::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_1/microblaze_0/standalone_domain/bsp/system.mss|system||
D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss|system_0||

TRACE::2020-05-18.21:33:41::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-18.21:33:41::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-18.21:33:41::SCWPlatform::DSA given D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-18.21:33:41::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-18.21:33:41::SCWPlatform::DSA directory D:/work/VHDL/lab5_1aa/hw
TRACE::2020-05-18.21:33:41::SCWPlatform:: Platform Path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-18.21:33:41::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-18.21:33:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2020-05-18.21:33:41::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2020-05-18.21:33:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-18.21:33:41::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-18.21:33:41::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_1/microblaze_0/standalone_domain/bsp/system.mss|system||
D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss|system_0||

TRACE::2020-05-18.21:33:41::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-18.21:33:41::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-18.21:33:41::SCWPlatform::DSA given D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-18.21:33:41::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-18.21:33:41::SCWPlatform::DSA directory D:/work/VHDL/lab5_1aa/hw
TRACE::2020-05-18.21:33:41::SCWPlatform:: Platform Path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-18.21:33:41::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-18.21:33:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2020-05-18.21:33:41::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2020-05-18.21:33:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-18.21:33:41::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-18.21:33:41::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_1/microblaze_0/standalone_domain/bsp/system.mss|system||
D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss|system_0||

TRACE::2020-05-18.21:33:41::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-18.21:33:41::SCWWriter::formatted JSON is {
	"platformName":	"lab5_1aa",
	"sprVersion":	"2.0",
	"mode":	"cmd",
	"dsaType":	"Fixed",
	"platformDesc":	"lab5_1aa",
	"platHandOff":	"D:/work/VHDL/lab5/lab5_1/lab5_1.xsa",
	"platIntHandOff":	"<platformDir>/hw/lab5_1.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"lab5_1aa",
	"systems":	[{
			"systemName":	"lab5_1aa",
			"systemDesc":	"lab5_1aa",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"lab5_1aa",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"312dc5bd35294b5f12341aaacf35c7e0",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-05-18.21:33:41::SCWPlatform::updated the xpfm file.
TRACE::2020-05-18.21:33:41::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-18.21:33:41::SCWPlatform::DSA given D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-18.21:33:41::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-18.21:33:41::SCWPlatform::DSA directory D:/work/VHDL/lab5_1aa/hw
TRACE::2020-05-18.21:33:41::SCWPlatform:: Platform Path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-18.21:33:41::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-18.21:33:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2020-05-18.21:33:41::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2020-05-18.21:33:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-18.21:33:41::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-18.21:33:41::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_1/microblaze_0/standalone_domain/bsp/system.mss|system||
D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss|system_0||

TRACE::2020-05-18.21:33:41::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-18.21:33:41::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-18.21:33:41::SCWPlatform::DSA given D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-18.21:33:41::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-18.21:33:41::SCWPlatform::DSA directory D:/work/VHDL/lab5_1aa/hw
TRACE::2020-05-18.21:33:41::SCWPlatform:: Platform Path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-18.21:33:41::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-18.21:33:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2020-05-18.21:33:41::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2020-05-18.21:33:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-18.21:33:41::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-18.21:33:41::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_1/microblaze_0/standalone_domain/bsp/system.mss|system||
D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss|system_0||

TRACE::2020-05-18.21:33:41::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-18.21:33:41::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-18.21:33:41::SCWPlatform::DSA given D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-18.21:33:41::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-18.21:33:41::SCWPlatform::DSA directory D:/work/VHDL/lab5_1aa/hw
TRACE::2020-05-18.21:33:41::SCWPlatform:: Platform Path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-18.21:33:41::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-18.21:33:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2020-05-18.21:33:41::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2020-05-18.21:33:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-18.21:33:41::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-18.21:33:41::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_1/microblaze_0/standalone_domain/bsp/system.mss|system||
D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss|system_0||

TRACE::2020-05-18.21:33:41::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-18.21:33:41::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-18.21:33:41::SCWPlatform::DSA given D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-18.21:33:41::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-18.21:33:41::SCWPlatform::DSA directory D:/work/VHDL/lab5_1aa/hw
TRACE::2020-05-18.21:33:41::SCWPlatform:: Platform Path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-18.21:33:41::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-18.21:33:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2020-05-18.21:33:41::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2020-05-18.21:33:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-18.21:33:41::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-18.21:33:41::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_1/microblaze_0/standalone_domain/bsp/system.mss|system||
D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss|system_0||

TRACE::2020-05-18.21:33:41::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-18.21:33:41::SCWWriter::formatted JSON is {
	"platformName":	"lab5_1aa",
	"sprVersion":	"2.0",
	"mode":	"cmd",
	"dsaType":	"Fixed",
	"platformDesc":	"lab5_1aa",
	"platHandOff":	"D:/work/VHDL/lab5/lab5_1/lab5_1.xsa",
	"platIntHandOff":	"<platformDir>/hw/lab5_1.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"lab5_1aa",
	"systems":	[{
			"systemName":	"lab5_1aa",
			"systemDesc":	"lab5_1aa",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"lab5_1aa",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"312dc5bd35294b5f12341aaacf35c7e0",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-05-18.21:33:41::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-18.21:33:41::SCWPlatform::DSA given D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-18.21:33:41::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-18.21:33:41::SCWPlatform::DSA directory D:/work/VHDL/lab5_1aa/hw
TRACE::2020-05-18.21:33:41::SCWPlatform:: Platform Path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-18.21:33:41::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-18.21:33:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2020-05-18.21:33:41::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2020-05-18.21:33:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-18.21:33:41::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-18.21:33:41::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_1/microblaze_0/standalone_domain/bsp/system.mss|system||
D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss|system_0||

TRACE::2020-05-18.21:33:41::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-18.21:33:41::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-18.21:33:41::SCWPlatform::DSA given D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-18.21:33:41::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-18.21:33:41::SCWPlatform::DSA directory D:/work/VHDL/lab5_1aa/hw
TRACE::2020-05-18.21:33:41::SCWPlatform:: Platform Path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-18.21:33:41::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-18.21:33:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2020-05-18.21:33:41::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2020-05-18.21:33:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-18.21:33:41::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-18.21:33:41::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_1/microblaze_0/standalone_domain/bsp/system.mss|system||
D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss|system_0||

TRACE::2020-05-18.21:33:41::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-18.21:33:41::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-18.21:33:41::SCWPlatform::DSA given D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-18.21:33:41::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-18.21:33:41::SCWPlatform::DSA directory D:/work/VHDL/lab5_1aa/hw
TRACE::2020-05-18.21:33:41::SCWPlatform:: Platform Path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-18.21:33:41::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-18.21:33:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2020-05-18.21:33:41::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2020-05-18.21:33:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-18.21:33:41::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-18.21:33:41::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_1/microblaze_0/standalone_domain/bsp/system.mss|system||
D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss|system_0||

TRACE::2020-05-18.21:33:41::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-18.21:33:41::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-18.21:33:41::SCWPlatform::DSA given D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-18.21:33:41::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-18.21:33:41::SCWPlatform::DSA directory D:/work/VHDL/lab5_1aa/hw
TRACE::2020-05-18.21:33:41::SCWPlatform:: Platform Path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-18.21:33:41::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-18.21:33:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2020-05-18.21:33:41::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2020-05-18.21:33:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-18.21:33:41::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-18.21:33:41::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_1/microblaze_0/standalone_domain/bsp/system.mss|system||
D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss|system_0||

TRACE::2020-05-18.21:33:41::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-18.21:33:41::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-18.21:33:41::SCWPlatform::DSA given D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-18.21:33:41::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-18.21:33:41::SCWPlatform::DSA directory D:/work/VHDL/lab5_1aa/hw
TRACE::2020-05-18.21:33:41::SCWPlatform:: Platform Path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-18.21:33:41::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-18.21:33:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2020-05-18.21:33:41::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2020-05-18.21:33:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-18.21:33:41::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-18.21:33:41::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_1/microblaze_0/standalone_domain/bsp/system.mss|system||
D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss|system_0||

TRACE::2020-05-18.21:33:41::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-18.21:33:41::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-18.21:33:41::SCWPlatform::DSA given D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-18.21:33:41::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-18.21:33:41::SCWPlatform::DSA directory D:/work/VHDL/lab5_1aa/hw
TRACE::2020-05-18.21:33:41::SCWPlatform:: Platform Path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-18.21:33:41::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-18.21:33:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2020-05-18.21:33:41::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2020-05-18.21:33:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-18.21:33:41::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-18.21:33:41::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_1/microblaze_0/standalone_domain/bsp/system.mss|system||
D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss|system_0||

TRACE::2020-05-18.21:33:41::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-18.21:33:41::SCWWriter::formatted JSON is {
	"platformName":	"lab5_1aa",
	"sprVersion":	"2.0",
	"mode":	"cmd",
	"dsaType":	"Fixed",
	"platformDesc":	"lab5_1aa",
	"platHandOff":	"D:/work/VHDL/lab5/lab5_1/lab5_1.xsa",
	"platIntHandOff":	"<platformDir>/hw/lab5_1.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"lab5_1aa",
	"systems":	[{
			"systemName":	"lab5_1aa",
			"systemDesc":	"lab5_1aa",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"lab5_1aa",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"312dc5bd35294b5f12341aaacf35c7e0",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-05-18.21:33:41::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-18.21:33:41::SCWPlatform::DSA given D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-18.21:33:41::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-18.21:33:41::SCWPlatform::DSA directory D:/work/VHDL/lab5_1aa/hw
TRACE::2020-05-18.21:33:41::SCWPlatform:: Platform Path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-18.21:33:41::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-18.21:33:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2020-05-18.21:33:41::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2020-05-18.21:33:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-18.21:33:41::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-18.21:33:41::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_1/microblaze_0/standalone_domain/bsp/system.mss|system||
D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss|system_0||

TRACE::2020-05-18.21:33:41::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-18.21:33:41::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-18.21:33:41::SCWPlatform::DSA given D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-18.21:33:41::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-18.21:33:41::SCWPlatform::DSA directory D:/work/VHDL/lab5_1aa/hw
TRACE::2020-05-18.21:33:41::SCWPlatform:: Platform Path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-18.21:33:41::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-18.21:33:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2020-05-18.21:33:41::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2020-05-18.21:33:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-18.21:33:41::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-18.21:33:41::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_1/microblaze_0/standalone_domain/bsp/system.mss|system||
D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss|system_0||

TRACE::2020-05-18.21:33:41::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-18.21:33:41::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-18.21:33:41::SCWPlatform::DSA given D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-18.21:33:41::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-18.21:33:41::SCWPlatform::DSA directory D:/work/VHDL/lab5_1aa/hw
TRACE::2020-05-18.21:33:41::SCWPlatform:: Platform Path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-18.21:33:41::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-18.21:33:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2020-05-18.21:33:41::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2020-05-18.21:33:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-18.21:33:41::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-18.21:33:41::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_1/microblaze_0/standalone_domain/bsp/system.mss|system||
D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss|system_0||

TRACE::2020-05-18.21:33:41::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-18.21:33:41::SCWWriter::formatted JSON is {
	"platformName":	"lab5_1aa",
	"sprVersion":	"2.0",
	"mode":	"cmd",
	"dsaType":	"Fixed",
	"platformDesc":	"lab5_1aa",
	"platHandOff":	"D:/work/VHDL/lab5/lab5_1/lab5_1.xsa",
	"platIntHandOff":	"<platformDir>/hw/lab5_1.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"lab5_1aa",
	"systems":	[{
			"systemName":	"lab5_1aa",
			"systemDesc":	"lab5_1aa",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"lab5_1aa",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"312dc5bd35294b5f12341aaacf35c7e0",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-05-18.21:33:42::SCWPlatform::Clearing the existing platform
TRACE::2020-05-18.21:33:42::SCWSystem::Clearing the existing sysconfig
TRACE::2020-05-18.21:33:42::SCWMssOS::Removing the swdes entry for  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-18.21:33:42::SCWSystem::Clearing the domains completed.
TRACE::2020-05-18.21:33:42::SCWPlatform::Clearing the opened hw db.
TRACE::2020-05-18.21:33:42::SCWPlatform::DSA given D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-18.21:33:42::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-18.21:33:42::SCWPlatform:: Platform location is D:/work/VHDL/lab5_1aa/hw
TRACE::2020-05-18.21:33:42::SCWPlatform:: Platform Path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-18.21:33:42::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-18.21:33:42::SCWPlatform::Removing the HwDB with name D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-18.21:33:42::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-18.21:33:42::SCWPlatform::DSA given D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-18.21:33:42::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-18.21:33:42::SCWPlatform::DSA directory D:/work/VHDL/lab5_1aa/hw
TRACE::2020-05-18.21:33:42::SCWPlatform:: Platform Path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-18.21:33:42::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-18.21:33:42::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-05-18.21:33:42::SCWPlatform::Opened new HwDB with name design_1_wrapper_5
TRACE::2020-05-18.21:33:42::SCWReader::Active system found as  lab5_1aa
TRACE::2020-05-18.21:33:42::SCWReader::Handling sysconfig lab5_1aa
TRACE::2020-05-18.21:33:42::SCWDomain::checking for install qemu data   : 
TRACE::2020-05-18.21:33:42::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-18.21:33:42::SCWPlatform::DSA given D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-18.21:33:42::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-18.21:33:42::SCWPlatform::DSA directory D:/work/VHDL/lab5_1aa/hw
TRACE::2020-05-18.21:33:42::SCWPlatform:: Platform Path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-18.21:33:42::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-18.21:33:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2020-05-18.21:33:42::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2020-05-18.21:33:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-18.21:33:42::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-18.21:33:42::SCWPlatform::DSA given D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-18.21:33:42::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-18.21:33:42::SCWPlatform::DSA directory D:/work/VHDL/lab5_1aa/hw
TRACE::2020-05-18.21:33:42::SCWPlatform:: Platform Path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-18.21:33:42::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-18.21:33:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2020-05-18.21:33:42::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2020-05-18.21:33:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-18.21:33:42::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-18.21:33:42::SCWPlatform::DSA given D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-18.21:33:42::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-18.21:33:42::SCWPlatform::DSA directory D:/work/VHDL/lab5_1aa/hw
TRACE::2020-05-18.21:33:42::SCWPlatform:: Platform Path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-18.21:33:42::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-18.21:33:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2020-05-18.21:33:42::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2020-05-18.21:33:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-18.21:33:42::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-18.21:33:42::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_1/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-05-18.21:33:42::SCWMssOS::No sw design opened at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-18.21:33:42::SCWMssOS::mss exists loading the mss file  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-18.21:33:42::SCWMssOS::Opened the sw design from mss  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-18.21:33:42::SCWMssOS::Adding the swdes entry D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-05-18.21:33:42::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-18.21:33:42::SCWMssOS::Opened the sw design.  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-18.21:33:42::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-05-18.21:33:42::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-05-18.21:33:42::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-18.21:33:42::SCWPlatform::DSA given D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-18.21:33:42::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-18.21:33:42::SCWPlatform::DSA directory D:/work/VHDL/lab5_1aa/hw
TRACE::2020-05-18.21:33:42::SCWPlatform:: Platform Path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-18.21:33:42::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-18.21:33:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2020-05-18.21:33:42::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2020-05-18.21:33:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-18.21:33:42::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-18.21:33:42::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_1/microblaze_0/standalone_domain/bsp/system.mss|system||
D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss|system_0||

TRACE::2020-05-18.21:33:42::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-18.21:33:42::SCWReader::No isolation master present  
TRACE::2020-05-18.21:33:42::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-18.21:33:42::SCWPlatform::DSA given D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-18.21:33:42::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-18.21:33:42::SCWPlatform::DSA directory D:/work/VHDL/lab5_1aa/hw
TRACE::2020-05-18.21:33:42::SCWPlatform:: Platform Path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-18.21:33:42::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-18.21:33:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2020-05-18.21:33:42::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2020-05-18.21:33:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-18.21:33:42::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-18.21:33:42::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_1/microblaze_0/standalone_domain/bsp/system.mss|system||
D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss|system_0||

TRACE::2020-05-18.21:33:42::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-18.21:33:43::SCWMssOS::In reload Mss file.
TRACE::2020-05-18.21:33:43::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-18.21:33:43::SCWPlatform::DSA given D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-18.21:33:43::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-18.21:33:43::SCWPlatform::DSA directory D:/work/VHDL/lab5_1aa/hw
TRACE::2020-05-18.21:33:43::SCWPlatform:: Platform Path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-18.21:33:43::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-18.21:33:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2020-05-18.21:33:43::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2020-05-18.21:33:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-18.21:33:43::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-18.21:33:43::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_1/microblaze_0/standalone_domain/bsp/system.mss|system||
D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss|system_0||

KEYINFO::2020-05-18.21:33:43::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2020-05-18.21:33:43::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2020-05-18.21:33:43::SCWMssOS::Cleared the swdb table entry
TRACE::2020-05-18.21:33:43::SCWMssOS::No sw design opened at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-18.21:33:43::SCWMssOS::mss exists loading the mss file  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-18.21:33:43::SCWMssOS::Opened the sw design from mss  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-18.21:33:43::SCWMssOS::Adding the swdes entry D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-05-18.21:33:43::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-18.21:33:43::SCWMssOS::Opened the sw design.  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-18.21:33:43::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-18.21:33:43::SCWPlatform::DSA given D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-18.21:33:43::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-18.21:33:43::SCWPlatform::DSA directory D:/work/VHDL/lab5_1aa/hw
TRACE::2020-05-18.21:33:43::SCWPlatform:: Platform Path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-18.21:33:43::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-18.21:33:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2020-05-18.21:33:43::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2020-05-18.21:33:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-18.21:33:43::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-18.21:33:43::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_1/microblaze_0/standalone_domain/bsp/system.mss|system||
D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss|system_0||

TRACE::2020-05-18.21:33:43::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-18.21:33:43::SCWMssOS::Removing the swdes entry for  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
LOG::2020-05-18.21:33:51::SCWPlatform::Started generating the artifacts platform lab5_1aa
TRACE::2020-05-18.21:33:51::SCWPlatform::Sanity checking of platform is completed
LOG::2020-05-18.21:33:51::SCWPlatform::Started generating the artifacts for system configuration lab5_1aa
LOG::2020-05-18.21:33:51::SCWSystem::Checking the domain standalone_domain
LOG::2020-05-18.21:33:51::SCWSystem::Not a boot domain 
LOG::2020-05-18.21:33:51::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-05-18.21:33:51::SCWDomain::Generating domain artifcats
TRACE::2020-05-18.21:33:51::SCWMssOS::Generating standalone artifcats
TRACE::2020-05-18.21:33:51::SCWMssOS:: Copying the user libraries. 
TRACE::2020-05-18.21:33:51::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-18.21:33:51::SCWPlatform::DSA given D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-18.21:33:51::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-18.21:33:51::SCWPlatform::DSA directory D:/work/VHDL/lab5_1aa/hw
TRACE::2020-05-18.21:33:51::SCWPlatform:: Platform Path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-18.21:33:51::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-18.21:33:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2020-05-18.21:33:51::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2020-05-18.21:33:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-18.21:33:51::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-18.21:33:51::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_1/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-05-18.21:33:51::SCWMssOS::No sw design opened at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-18.21:33:51::SCWMssOS::mss exists loading the mss file  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-18.21:33:51::SCWMssOS::Opened the sw design from mss  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-18.21:33:51::SCWMssOS::Adding the swdes entry D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-05-18.21:33:51::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-18.21:33:51::SCWMssOS::Opened the sw design.  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-18.21:33:51::SCWMssOS::Completed writing the mss file at D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp
TRACE::2020-05-18.21:33:51::SCWMssOS::Mss edits present, copying mssfile into export location D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-18.21:33:51::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-05-18.21:33:51::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-05-18.21:33:51::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2020-05-18.21:33:51::SCWMssOS::doing bsp build ... 
TRACE::2020-05-18.21:33:51::SCWMssOS::System Command Ran  D: & cd  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp & make 
TRACE::2020-05-18.21:33:51::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_3/src"

TRACE::2020-05-18.21:33:51::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2020-05-18.21:33:51::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2020-05-18.21:33:51::SCWMssOS::-Wextra"

TRACE::2020-05-18.21:33:51::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_10/src"

TRACE::2020-05-18.21:33:51::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2020-05-18.21:33:51::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2020-05-18.21:33:51::SCWMssOS::-Wextra"

TRACE::2020-05-18.21:33:51::SCWMssOS::"Running Make include in microblaze_0/libsrc/myip_v1_0/src"

TRACE::2020-05-18.21:33:51::SCWMssOS::make -C microblaze_0/libsrc/myip_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2020-05-18.21:33:51::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2020-05-18.21:33:51::SCWMssOS::-Wextra"

TRACE::2020-05-18.21:33:51::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v7_1/src"

TRACE::2020-05-18.21:33:51::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2020-05-18.21:33:51::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2020-05-18.21:33:51::SCWMssOS::-Wall -Wextra"

TRACE::2020-05-18.21:33:52::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_3/src"

TRACE::2020-05-18.21:33:52::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-05-18.21:33:52::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2020-05-18.21:33:52::SCWMssOS::all -Wextra"

TRACE::2020-05-18.21:33:52::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_3/src"

TRACE::2020-05-18.21:33:52::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_3/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2020-05-18.21:33:52::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2020-05-18.21:33:52::SCWMssOS::xtra"

TRACE::2020-05-18.21:33:52::SCWMssOS::"Compiling bram"

TRACE::2020-05-18.21:33:52::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_10/src"

TRACE::2020-05-18.21:33:52::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2020-05-18.21:33:52::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2020-05-18.21:33:52::SCWMssOS::xtra"

TRACE::2020-05-18.21:33:52::SCWMssOS::"Compiling cpu"

TRACE::2020-05-18.21:33:53::SCWMssOS::"Running Make libs in microblaze_0/libsrc/myip_v1_0/src"

TRACE::2020-05-18.21:33:53::SCWMssOS::make -C microblaze_0/libsrc/myip_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2020-05-18.21:33:53::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2020-05-18.21:33:53::SCWMssOS::xtra"

TRACE::2020-05-18.21:33:53::SCWMssOS::"Compiling myip..."

TRACE::2020-05-18.21:33:53::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v7_1/src"

TRACE::2020-05-18.21:33:53::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2020-05-18.21:33:53::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2020-05-18.21:33:53::SCWMssOS::ll -Wextra"

TRACE::2020-05-18.21:33:53::SCWMssOS::"Compiling standalone";

TRACE::2020-05-18.21:33:56::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_3/src"

TRACE::2020-05-18.21:33:56::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_3/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-05-18.21:33:56::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2020-05-18.21:33:56::SCWMssOS:: -Wextra"

TRACE::2020-05-18.21:33:56::SCWMssOS::"Compiling uartlite"

TRACE::2020-05-18.21:33:57::SCWMssOS::'Finished building libraries'

TRACE::2020-05-18.21:33:57::SCWMssOS::Copying to export directory.
TRACE::2020-05-18.21:33:57::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-05-18.21:33:57::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-05-18.21:33:57::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-05-18.21:33:57::SCWSystem::Completed Processing the sysconfig lab5_1aa
LOG::2020-05-18.21:33:57::SCWPlatform::Completed generating the artifacts for system configuration lab5_1aa
TRACE::2020-05-18.21:33:57::SCWPlatform::Started preparing the platform 
TRACE::2020-05-18.21:33:57::SCWSystem::Writing the bif file for system config lab5_1aa
TRACE::2020-05-18.21:33:57::SCWSystem::dir created 
TRACE::2020-05-18.21:33:57::SCWSystem::Writing the bif 
TRACE::2020-05-18.21:33:57::SCWPlatform::Started writing the spfm file 
TRACE::2020-05-18.21:33:57::SCWPlatform::Started writing the xpfm file 
TRACE::2020-05-18.21:33:57::SCWPlatform::Completed generating the platform
TRACE::2020-05-18.21:33:57::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-18.21:33:57::SCWPlatform::DSA given D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-18.21:33:57::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-18.21:33:57::SCWPlatform::DSA directory D:/work/VHDL/lab5_1aa/hw
TRACE::2020-05-18.21:33:57::SCWPlatform:: Platform Path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-18.21:33:57::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-18.21:33:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2020-05-18.21:33:57::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2020-05-18.21:33:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-18.21:33:57::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-18.21:33:57::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_1/microblaze_0/standalone_domain/bsp/system.mss|system||
D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss|system_0||

TRACE::2020-05-18.21:33:57::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-18.21:33:57::SCWWriter::formatted JSON is {
	"platformName":	"lab5_1aa",
	"sprVersion":	"2.0",
	"mode":	"cmd",
	"dsaType":	"Fixed",
	"platformDesc":	"lab5_1aa",
	"platHandOff":	"D:/work/VHDL/lab5/lab5_1/lab5_1.xsa",
	"platIntHandOff":	"<platformDir>/hw/lab5_1.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"lab5_1aa",
	"systems":	[{
			"systemName":	"lab5_1aa",
			"systemDesc":	"lab5_1aa",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"lab5_1aa",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"312dc5bd35294b5f12341aaacf35c7e0",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-05-18.21:33:57::SCWPlatform::updated the xpfm file.
TRACE::2020-05-18.21:33:57::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-18.21:33:57::SCWPlatform::DSA given D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-18.21:33:57::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-18.21:33:57::SCWPlatform::DSA directory D:/work/VHDL/lab5_1aa/hw
TRACE::2020-05-18.21:33:57::SCWPlatform:: Platform Path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-18.21:33:57::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-18.21:33:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2020-05-18.21:33:57::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2020-05-18.21:33:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-18.21:33:57::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-18.21:33:57::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_1/microblaze_0/standalone_domain/bsp/system.mss|system||
D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss|system_0||

TRACE::2020-05-18.21:33:57::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-21.20:25:53::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.20:25:53::SCWPlatform::DSA given D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.20:25:53::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.20:25:56::SCWPlatform::DSA directory D:/work/VHDL/lab5_1aa/hw
TRACE::2020-05-21.20:25:57::SCWPlatform:: Platform Path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.20:25:57::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-21.20:25:57::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-05-21.20:25:58::SCWPlatform::Opened new HwDB with name design_1_wrapper
TRACE::2020-05-21.20:25:58::SCWReader::Active system found as  lab5_1aa
TRACE::2020-05-21.20:25:58::SCWReader::Handling sysconfig lab5_1aa
TRACE::2020-05-21.20:25:58::SCWDomain::checking for install qemu data   : 
TRACE::2020-05-21.20:25:58::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.20:25:58::SCWPlatform::DSA given D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.20:25:58::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.20:25:58::SCWPlatform::DSA directory D:/work/VHDL/lab5_1aa/hw
TRACE::2020-05-21.20:25:58::SCWPlatform:: Platform Path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.20:25:58::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-21.20:25:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-05-21.20:25:58::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-05-21.20:25:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-21.20:25:58::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.20:25:58::SCWPlatform::DSA given D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.20:25:58::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.20:25:58::SCWPlatform::DSA directory D:/work/VHDL/lab5_1aa/hw
TRACE::2020-05-21.20:25:58::SCWPlatform:: Platform Path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.20:25:58::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-21.20:25:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-05-21.20:25:58::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-05-21.20:25:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-21.20:25:58::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.20:25:58::SCWPlatform::DSA given D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.20:25:58::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.20:25:58::SCWPlatform::DSA directory D:/work/VHDL/lab5_1aa/hw
TRACE::2020-05-21.20:25:58::SCWPlatform:: Platform Path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.20:25:58::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-21.20:25:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-05-21.20:25:58::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-05-21.20:25:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-21.20:25:58::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-21.20:25:58::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-05-21.20:25:58::SCWMssOS::No sw design opened at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-21.20:25:58::SCWMssOS::mss exists loading the mss file  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-21.20:25:58::SCWMssOS::Opened the sw design from mss  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-21.20:25:58::SCWMssOS::Adding the swdes entry D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2020-05-21.20:25:58::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-21.20:25:59::SCWMssOS::Opened the sw design.  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-21.20:25:59::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-05-21.20:25:59::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-05-21.20:25:59::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.20:25:59::SCWPlatform::DSA given D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.20:25:59::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.20:25:59::SCWPlatform::DSA directory D:/work/VHDL/lab5_1aa/hw
TRACE::2020-05-21.20:25:59::SCWPlatform:: Platform Path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.20:25:59::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-21.20:25:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-05-21.20:25:59::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-05-21.20:25:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-21.20:25:59::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-21.20:25:59::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-05-21.20:25:59::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-21.20:25:59::SCWReader::No isolation master present  
TRACE::2020-05-21.20:25:59::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.20:25:59::SCWPlatform::DSA given D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.20:25:59::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.20:25:59::SCWPlatform::DSA directory D:/work/VHDL/lab5_1aa/hw
TRACE::2020-05-21.20:25:59::SCWPlatform:: Platform Path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.20:25:59::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-21.20:25:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-05-21.20:25:59::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-05-21.20:25:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-21.20:25:59::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-21.20:25:59::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-05-21.20:25:59::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-21.20:25:59::SCWWriter::formatted JSON is {
	"platformName":	"lab5_1aa",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"lab5_1aa",
	"platHandOff":	"D:/work/VHDL/lab5/lab5_1/lab5_1.xsa",
	"platIntHandOff":	"<platformDir>/hw/lab5_1.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"lab5_1aa",
	"systems":	[{
			"systemName":	"lab5_1aa",
			"systemDesc":	"lab5_1aa",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"lab5_1aa",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"312dc5bd35294b5f12341aaacf35c7e0",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-05-21.20:25:59::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.20:25:59::SCWPlatform::DSA given D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.20:25:59::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.20:25:59::SCWPlatform::DSA directory D:/work/VHDL/lab5_1aa/hw
TRACE::2020-05-21.20:25:59::SCWPlatform:: Platform Path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.20:25:59::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-21.20:25:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-05-21.20:25:59::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-05-21.20:25:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-21.20:25:59::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-21.20:25:59::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-05-21.20:25:59::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-21.20:25:59::SCWMssOS::Removing the swdes entry for  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-21.20:26:44::SCWPlatform::DSA given D:/work/VHDL/lab5_1aa/tempdsa/lab5_1.xsa
TRACE::2020-05-21.20:26:44::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_1aa/tempdsa/lab5_1.xsa
TRACE::2020-05-21.20:26:44::SCWPlatform:: Platform location is D:/work/VHDL/lab5_1aa/tempdsa
TRACE::2020-05-21.20:26:44::SCWPlatform:: Platform Path D:/work/VHDL/lab5_1aa/tempdsa/lab5_1.xsa
TRACE::2020-05-21.20:26:44::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-21.20:26:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-21.20:26:44::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2020-05-21.20:26:44::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.20:26:44::SCWPlatform::DSA given D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.20:26:44::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.20:26:44::SCWPlatform::DSA directory D:/work/VHDL/lab5_1aa/hw
TRACE::2020-05-21.20:26:44::SCWPlatform:: Platform Path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.20:26:44::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-21.20:26:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-05-21.20:26:44::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-05-21.20:26:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-21.20:26:44::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.20:26:44::SCWPlatform::DSA given D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.20:26:44::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.20:26:44::SCWPlatform::DSA directory D:/work/VHDL/lab5_1aa/hw
TRACE::2020-05-21.20:26:44::SCWPlatform:: Platform Path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.20:26:44::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-21.20:26:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-05-21.20:26:44::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-05-21.20:26:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-21.20:26:44::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-21.20:26:44::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-05-21.20:26:44::SCWMssOS::No sw design opened at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-21.20:26:44::SCWMssOS::mss exists loading the mss file  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-21.20:26:44::SCWMssOS::Opened the sw design from mss  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-21.20:26:44::SCWMssOS::Adding the swdes entry D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2020-05-21.20:26:44::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-21.20:26:44::SCWMssOS::Opened the sw design.  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-21.20:26:44::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_1aa/tempdsa/lab5_1.xsa
TRACE::2020-05-21.20:26:44::SCWPlatform::DSA given D:/work/VHDL/lab5_1aa/tempdsa/lab5_1.xsa
TRACE::2020-05-21.20:26:44::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_1aa/tempdsa/lab5_1.xsa
TRACE::2020-05-21.20:26:44::SCWPlatform::DSA directory D:/work/VHDL/lab5_1aa/tempdsa
TRACE::2020-05-21.20:26:44::SCWPlatform:: Platform Path D:/work/VHDL/lab5_1aa/tempdsa/lab5_1.xsa
TRACE::2020-05-21.20:26:44::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-21.20:26:44::SCWPlatform::update - Opened existing hwdb design_1_wrapper_0
TRACE::2020-05-21.20:26:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-21.20:26:44::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2020-05-21.20:26:44::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.20:26:44::SCWPlatform::DSA given D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.20:26:44::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.20:26:44::SCWPlatform::DSA directory D:/work/VHDL/lab5_1aa/hw
TRACE::2020-05-21.20:26:44::SCWPlatform:: Platform Path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.20:26:44::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-21.20:26:44::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-05-21.20:26:44::SCWPlatform::Opened new HwDB with name design_1_wrapper_1
TRACE::2020-05-21.20:26:44::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.20:26:44::SCWPlatform::DSA given D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.20:26:44::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.20:26:44::SCWPlatform::DSA directory D:/work/VHDL/lab5_1aa/hw
TRACE::2020-05-21.20:26:44::SCWPlatform:: Platform Path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.20:26:44::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-21.20:26:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-05-21.20:26:44::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-05-21.20:26:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-21.20:26:44::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-21.20:26:44::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-05-21.20:26:44::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-21.20:26:44::SCWWriter::formatted JSON is {
	"platformName":	"lab5_1aa",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"lab5_1aa",
	"platHandOff":	"D:/work/VHDL/lab5/lab5_1/lab5_1.xsa",
	"platIntHandOff":	"<platformDir>/hw/lab5_1.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"lab5_1aa",
	"systems":	[{
			"systemName":	"lab5_1aa",
			"systemDesc":	"lab5_1aa",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"lab5_1aa",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"312dc5bd35294b5f12341aaacf35c7e0",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2020-05-21.20:26:56::SCWPlatform::Started generating the artifacts platform lab5_1aa
TRACE::2020-05-21.20:26:56::SCWPlatform::Sanity checking of platform is completed
LOG::2020-05-21.20:26:56::SCWPlatform::Started generating the artifacts for system configuration lab5_1aa
LOG::2020-05-21.20:26:56::SCWSystem::Checking the domain standalone_domain
LOG::2020-05-21.20:26:56::SCWSystem::Not a boot domain 
LOG::2020-05-21.20:26:56::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-05-21.20:26:56::SCWDomain::Generating domain artifcats
TRACE::2020-05-21.20:26:56::SCWMssOS::Generating standalone artifcats
TRACE::2020-05-21.20:26:56::SCWMssOS:: Copying the user libraries. 
TRACE::2020-05-21.20:26:56::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.20:26:56::SCWPlatform::DSA given D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.20:26:56::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.20:26:56::SCWPlatform::DSA directory D:/work/VHDL/lab5_1aa/hw
TRACE::2020-05-21.20:26:56::SCWPlatform:: Platform Path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.20:26:56::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-21.20:26:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-05-21.20:26:56::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-05-21.20:26:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-21.20:26:56::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-21.20:26:56::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-05-21.20:26:56::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-21.20:26:56::SCWMssOS::Completed writing the mss file at D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp
TRACE::2020-05-21.20:26:56::SCWMssOS::Mss edits present, copying mssfile into export location D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-21.20:26:56::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-05-21.20:26:56::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-05-21.20:26:56::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2020-05-21.20:26:56::SCWMssOS::skipping the bsp build ... 
TRACE::2020-05-21.20:26:56::SCWMssOS::Copying to export directory.
TRACE::2020-05-21.20:26:57::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-05-21.20:26:57::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-05-21.20:26:57::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-05-21.20:26:57::SCWSystem::Completed Processing the sysconfig lab5_1aa
LOG::2020-05-21.20:26:57::SCWPlatform::Completed generating the artifacts for system configuration lab5_1aa
TRACE::2020-05-21.20:26:57::SCWPlatform::Started preparing the platform 
TRACE::2020-05-21.20:26:57::SCWSystem::Writing the bif file for system config lab5_1aa
TRACE::2020-05-21.20:26:57::SCWSystem::dir created 
TRACE::2020-05-21.20:26:57::SCWSystem::Writing the bif 
TRACE::2020-05-21.20:26:57::SCWPlatform::Started writing the spfm file 
TRACE::2020-05-21.20:26:57::SCWPlatform::Started writing the xpfm file 
TRACE::2020-05-21.20:26:57::SCWPlatform::Completed generating the platform
TRACE::2020-05-21.20:26:57::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.20:26:57::SCWPlatform::DSA given D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.20:26:57::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.20:26:57::SCWPlatform::DSA directory D:/work/VHDL/lab5_1aa/hw
TRACE::2020-05-21.20:26:57::SCWPlatform:: Platform Path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.20:26:57::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-21.20:26:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-05-21.20:26:57::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-05-21.20:26:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-21.20:26:57::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-21.20:26:57::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-05-21.20:26:57::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-21.20:26:57::SCWWriter::formatted JSON is {
	"platformName":	"lab5_1aa",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"lab5_1aa",
	"platHandOff":	"D:/work/VHDL/lab5/lab5_1/lab5_1.xsa",
	"platIntHandOff":	"<platformDir>/hw/lab5_1.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"lab5_1aa",
	"systems":	[{
			"systemName":	"lab5_1aa",
			"systemDesc":	"lab5_1aa",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"lab5_1aa",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"312dc5bd35294b5f12341aaacf35c7e0",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-05-21.20:26:57::SCWPlatform::updated the xpfm file.
TRACE::2020-05-21.20:26:57::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.20:26:57::SCWPlatform::DSA given D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.20:26:57::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.20:26:57::SCWPlatform::DSA directory D:/work/VHDL/lab5_1aa/hw
TRACE::2020-05-21.20:26:57::SCWPlatform:: Platform Path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.20:26:57::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-21.20:26:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-05-21.20:26:57::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-05-21.20:26:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-21.20:26:57::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-21.20:26:57::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-05-21.20:26:57::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-21.20:44:26::SCWPlatform::Clearing the existing platform
TRACE::2020-05-21.20:44:26::SCWSystem::Clearing the existing sysconfig
TRACE::2020-05-21.20:44:26::SCWMssOS::Removing the swdes entry for  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-21.20:44:26::SCWSystem::Clearing the domains completed.
TRACE::2020-05-21.20:44:26::SCWPlatform::Clearing the opened hw db.
TRACE::2020-05-21.20:44:26::SCWPlatform::DSA given D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.20:44:26::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.20:44:26::SCWPlatform:: Platform location is D:/work/VHDL/lab5_1aa/hw
TRACE::2020-05-21.20:44:26::SCWPlatform:: Platform Path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.20:44:26::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-21.20:44:26::SCWPlatform::Removing the HwDB with name D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.20:44:26::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.20:44:26::SCWPlatform::DSA given D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.20:44:26::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.20:44:26::SCWPlatform::DSA directory D:/work/VHDL/lab5_1aa/hw
TRACE::2020-05-21.20:44:26::SCWPlatform:: Platform Path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.20:44:26::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-21.20:44:26::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-05-21.20:44:26::SCWPlatform::Opened new HwDB with name design_1_wrapper_3
TRACE::2020-05-21.20:44:26::SCWReader::Active system found as  lab5_1aa
TRACE::2020-05-21.20:44:26::SCWReader::Handling sysconfig lab5_1aa
TRACE::2020-05-21.20:44:26::SCWDomain::checking for install qemu data   : 
TRACE::2020-05-21.20:44:26::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.20:44:26::SCWPlatform::DSA given D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.20:44:26::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.20:44:26::SCWPlatform::DSA directory D:/work/VHDL/lab5_1aa/hw
TRACE::2020-05-21.20:44:26::SCWPlatform:: Platform Path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.20:44:26::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-21.20:44:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2020-05-21.20:44:26::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2020-05-21.20:44:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-21.20:44:26::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.20:44:26::SCWPlatform::DSA given D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.20:44:26::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.20:44:26::SCWPlatform::DSA directory D:/work/VHDL/lab5_1aa/hw
TRACE::2020-05-21.20:44:26::SCWPlatform:: Platform Path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.20:44:26::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-21.20:44:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2020-05-21.20:44:26::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2020-05-21.20:44:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-21.20:44:26::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.20:44:26::SCWPlatform::DSA given D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.20:44:26::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.20:44:26::SCWPlatform::DSA directory D:/work/VHDL/lab5_1aa/hw
TRACE::2020-05-21.20:44:26::SCWPlatform:: Platform Path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.20:44:26::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-21.20:44:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2020-05-21.20:44:26::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2020-05-21.20:44:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-21.20:44:26::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-21.20:44:26::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-05-21.20:44:26::SCWMssOS::No sw design opened at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-21.20:44:26::SCWMssOS::mss exists loading the mss file  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-21.20:44:26::SCWMssOS::Opened the sw design from mss  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-21.20:44:26::SCWMssOS::Adding the swdes entry D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2020-05-21.20:44:26::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-21.20:44:26::SCWMssOS::Opened the sw design.  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-21.20:44:26::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-05-21.20:44:26::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-05-21.20:44:26::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.20:44:26::SCWPlatform::DSA given D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.20:44:26::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.20:44:26::SCWPlatform::DSA directory D:/work/VHDL/lab5_1aa/hw
TRACE::2020-05-21.20:44:26::SCWPlatform:: Platform Path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.20:44:26::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-21.20:44:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2020-05-21.20:44:26::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2020-05-21.20:44:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-21.20:44:26::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-21.20:44:26::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-05-21.20:44:26::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-21.20:44:26::SCWReader::No isolation master present  
TRACE::2020-05-21.20:44:27::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.20:44:27::SCWPlatform::DSA given D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.20:44:27::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.20:44:27::SCWPlatform::DSA directory D:/work/VHDL/lab5_1aa/hw
TRACE::2020-05-21.20:44:27::SCWPlatform:: Platform Path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.20:44:27::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-21.20:44:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2020-05-21.20:44:27::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2020-05-21.20:44:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-21.20:44:27::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-21.20:44:27::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-05-21.20:44:27::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-21.20:44:27::SCWMssOS::In reload Mss file.
TRACE::2020-05-21.20:44:27::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.20:44:27::SCWPlatform::DSA given D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.20:44:27::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.20:44:27::SCWPlatform::DSA directory D:/work/VHDL/lab5_1aa/hw
TRACE::2020-05-21.20:44:27::SCWPlatform:: Platform Path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.20:44:27::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-21.20:44:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2020-05-21.20:44:27::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2020-05-21.20:44:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-21.20:44:27::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-21.20:44:27::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss|system||

KEYINFO::2020-05-21.20:44:27::SCWMssOS::Could not open the swdb for system
KEYINFO::2020-05-21.20:44:27::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2020-05-21.20:44:27::SCWMssOS::Cleared the swdb table entry
TRACE::2020-05-21.20:44:27::SCWMssOS::No sw design opened at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-21.20:44:27::SCWMssOS::mss exists loading the mss file  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-21.20:44:27::SCWMssOS::Opened the sw design from mss  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-21.20:44:27::SCWMssOS::Adding the swdes entry D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2020-05-21.20:44:27::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-21.20:44:27::SCWMssOS::Opened the sw design.  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-21.20:44:27::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.20:44:27::SCWPlatform::DSA given D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.20:44:27::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.20:44:27::SCWPlatform::DSA directory D:/work/VHDL/lab5_1aa/hw
TRACE::2020-05-21.20:44:27::SCWPlatform:: Platform Path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.20:44:27::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-21.20:44:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2020-05-21.20:44:27::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2020-05-21.20:44:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-21.20:44:27::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-21.20:44:27::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-05-21.20:44:27::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-21.20:44:27::SCWMssOS::Removing the swdes entry for  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
LOG::2020-05-21.20:45:49::SCWPlatform::Started generating the artifacts platform lab5_1aa
TRACE::2020-05-21.20:45:49::SCWPlatform::Sanity checking of platform is completed
LOG::2020-05-21.20:45:49::SCWPlatform::Started generating the artifacts for system configuration lab5_1aa
LOG::2020-05-21.20:45:49::SCWSystem::Checking the domain standalone_domain
LOG::2020-05-21.20:45:49::SCWSystem::Not a boot domain 
LOG::2020-05-21.20:45:49::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-05-21.20:45:49::SCWDomain::Generating domain artifcats
TRACE::2020-05-21.20:45:49::SCWMssOS::Generating standalone artifcats
TRACE::2020-05-21.20:45:49::SCWMssOS:: Copying the user libraries. 
TRACE::2020-05-21.20:45:49::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.20:45:49::SCWPlatform::DSA given D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.20:45:49::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.20:45:49::SCWPlatform::DSA directory D:/work/VHDL/lab5_1aa/hw
TRACE::2020-05-21.20:45:49::SCWPlatform:: Platform Path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.20:45:49::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-21.20:45:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2020-05-21.20:45:49::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2020-05-21.20:45:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-21.20:45:49::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-21.20:45:49::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-05-21.20:45:49::SCWMssOS::No sw design opened at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-21.20:45:49::SCWMssOS::mss exists loading the mss file  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-21.20:45:49::SCWMssOS::Opened the sw design from mss  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-21.20:45:49::SCWMssOS::Adding the swdes entry D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2020-05-21.20:45:49::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-21.20:45:49::SCWMssOS::Opened the sw design.  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-21.20:45:49::SCWMssOS::Completed writing the mss file at D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp
TRACE::2020-05-21.20:45:49::SCWMssOS::Mss edits present, copying mssfile into export location D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-21.20:45:49::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-05-21.20:45:49::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-05-21.20:45:49::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2020-05-21.20:45:49::SCWMssOS::skipping the bsp build ... 
TRACE::2020-05-21.20:45:49::SCWMssOS::Copying to export directory.
TRACE::2020-05-21.20:45:50::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-05-21.20:45:50::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-05-21.20:45:50::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-05-21.20:45:50::SCWSystem::Completed Processing the sysconfig lab5_1aa
LOG::2020-05-21.20:45:50::SCWPlatform::Completed generating the artifacts for system configuration lab5_1aa
TRACE::2020-05-21.20:45:50::SCWPlatform::Started preparing the platform 
TRACE::2020-05-21.20:45:50::SCWSystem::Writing the bif file for system config lab5_1aa
TRACE::2020-05-21.20:45:50::SCWSystem::dir created 
TRACE::2020-05-21.20:45:50::SCWSystem::Writing the bif 
TRACE::2020-05-21.20:45:50::SCWPlatform::Started writing the spfm file 
TRACE::2020-05-21.20:45:50::SCWPlatform::Started writing the xpfm file 
TRACE::2020-05-21.20:45:50::SCWPlatform::Completed generating the platform
TRACE::2020-05-21.20:45:50::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.20:45:50::SCWPlatform::DSA given D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.20:45:50::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.20:45:50::SCWPlatform::DSA directory D:/work/VHDL/lab5_1aa/hw
TRACE::2020-05-21.20:45:50::SCWPlatform:: Platform Path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.20:45:50::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-21.20:45:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2020-05-21.20:45:50::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2020-05-21.20:45:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-21.20:45:50::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-21.20:45:50::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-05-21.20:45:50::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-21.20:45:50::SCWWriter::formatted JSON is {
	"platformName":	"lab5_1aa",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"lab5_1aa",
	"platHandOff":	"D:/work/VHDL/lab5/lab5_1/lab5_1.xsa",
	"platIntHandOff":	"<platformDir>/hw/lab5_1.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"lab5_1aa",
	"systems":	[{
			"systemName":	"lab5_1aa",
			"systemDesc":	"lab5_1aa",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"lab5_1aa",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"312dc5bd35294b5f12341aaacf35c7e0",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-05-21.20:45:50::SCWPlatform::updated the xpfm file.
TRACE::2020-05-21.20:45:51::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.20:45:51::SCWPlatform::DSA given D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.20:45:51::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.20:45:51::SCWPlatform::DSA directory D:/work/VHDL/lab5_1aa/hw
TRACE::2020-05-21.20:45:51::SCWPlatform:: Platform Path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.20:45:51::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-21.20:45:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2020-05-21.20:45:51::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2020-05-21.20:45:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-21.20:45:51::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-21.20:45:51::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-05-21.20:45:51::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-21.21:53:30::SCWPlatform::DSA given D:/work/VHDL/lab5_1aa/tempdsa/lab5_1.xsa
TRACE::2020-05-21.21:53:30::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_1aa/tempdsa/lab5_1.xsa
TRACE::2020-05-21.21:53:30::SCWPlatform:: Platform location is D:/work/VHDL/lab5_1aa/tempdsa
TRACE::2020-05-21.21:53:30::SCWPlatform:: Platform Path D:/work/VHDL/lab5_1aa/tempdsa/lab5_1.xsa
TRACE::2020-05-21.21:53:30::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-21.21:53:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-21.21:53:32::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2020-05-21.21:53:32::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.21:53:32::SCWPlatform::DSA given D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.21:53:32::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.21:53:32::SCWPlatform::DSA directory D:/work/VHDL/lab5_1aa/hw
TRACE::2020-05-21.21:53:33::SCWPlatform:: Platform Path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.21:53:33::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-21.21:53:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2020-05-21.21:53:33::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2020-05-21.21:53:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-21.21:53:33::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.21:53:33::SCWPlatform::DSA given D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.21:53:33::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.21:53:33::SCWPlatform::DSA directory D:/work/VHDL/lab5_1aa/hw
TRACE::2020-05-21.21:53:33::SCWPlatform:: Platform Path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.21:53:33::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-21.21:53:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2020-05-21.21:53:33::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2020-05-21.21:53:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-21.21:53:33::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-21.21:53:33::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-05-21.21:53:33::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-21.21:53:33::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_1aa/tempdsa/lab5_1.xsa
TRACE::2020-05-21.21:53:33::SCWPlatform::DSA given D:/work/VHDL/lab5_1aa/tempdsa/lab5_1.xsa
TRACE::2020-05-21.21:53:33::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_1aa/tempdsa/lab5_1.xsa
TRACE::2020-05-21.21:53:33::SCWPlatform::DSA directory D:/work/VHDL/lab5_1aa/tempdsa
TRACE::2020-05-21.21:53:33::SCWPlatform:: Platform Path D:/work/VHDL/lab5_1aa/tempdsa/lab5_1.xsa
TRACE::2020-05-21.21:53:33::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-21.21:53:33::SCWPlatform::update - Opened existing hwdb design_1_wrapper_4
TRACE::2020-05-21.21:53:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-21.21:53:33::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2020-05-21.21:53:33::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.21:53:33::SCWPlatform::DSA given D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.21:53:33::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.21:53:33::SCWPlatform::DSA directory D:/work/VHDL/lab5_1aa/hw
TRACE::2020-05-21.21:53:33::SCWPlatform:: Platform Path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.21:53:33::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-21.21:53:33::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-05-21.21:53:33::SCWPlatform::Opened new HwDB with name design_1_wrapper_5
TRACE::2020-05-21.21:53:33::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.21:53:33::SCWPlatform::DSA given D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.21:53:33::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.21:53:33::SCWPlatform::DSA directory D:/work/VHDL/lab5_1aa/hw
TRACE::2020-05-21.21:53:33::SCWPlatform:: Platform Path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.21:53:33::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-21.21:53:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2020-05-21.21:53:33::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2020-05-21.21:53:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-21.21:53:33::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-21.21:53:33::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-05-21.21:53:33::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-21.21:53:33::SCWWriter::formatted JSON is {
	"platformName":	"lab5_1aa",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"lab5_1aa",
	"platHandOff":	"D:/work/VHDL/lab5/lab5_1/lab5_1.xsa",
	"platIntHandOff":	"<platformDir>/hw/lab5_1.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"lab5_1aa",
	"systems":	[{
			"systemName":	"lab5_1aa",
			"systemDesc":	"lab5_1aa",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"lab5_1aa",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"312dc5bd35294b5f12341aaacf35c7e0",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-05-21.21:53:35::SCWPlatform::Clearing the existing platform
TRACE::2020-05-21.21:53:35::SCWSystem::Clearing the existing sysconfig
TRACE::2020-05-21.21:53:35::SCWMssOS::Removing the swdes entry for  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-21.21:53:35::SCWSystem::Clearing the domains completed.
TRACE::2020-05-21.21:53:35::SCWPlatform::Clearing the opened hw db.
TRACE::2020-05-21.21:53:35::SCWPlatform::DSA given D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.21:53:35::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.21:53:35::SCWPlatform:: Platform location is D:/work/VHDL/lab5_1aa/hw
TRACE::2020-05-21.21:53:35::SCWPlatform:: Platform Path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.21:53:35::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-21.21:53:35::SCWPlatform::Removing the HwDB with name D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.21:53:35::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.21:53:35::SCWPlatform::DSA given D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.21:53:35::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.21:53:35::SCWPlatform::DSA directory D:/work/VHDL/lab5_1aa/hw
TRACE::2020-05-21.21:53:35::SCWPlatform:: Platform Path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.21:53:35::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-21.21:53:35::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-05-21.21:53:35::SCWPlatform::Opened new HwDB with name design_1_wrapper_6
TRACE::2020-05-21.21:53:35::SCWReader::Active system found as  lab5_1aa
TRACE::2020-05-21.21:53:35::SCWReader::Handling sysconfig lab5_1aa
TRACE::2020-05-21.21:53:35::SCWDomain::checking for install qemu data   : 
TRACE::2020-05-21.21:53:35::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.21:53:35::SCWPlatform::DSA given D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.21:53:35::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.21:53:35::SCWPlatform::DSA directory D:/work/VHDL/lab5_1aa/hw
TRACE::2020-05-21.21:53:35::SCWPlatform:: Platform Path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.21:53:35::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-21.21:53:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2020-05-21.21:53:35::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2020-05-21.21:53:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-21.21:53:35::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.21:53:35::SCWPlatform::DSA given D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.21:53:35::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.21:53:35::SCWPlatform::DSA directory D:/work/VHDL/lab5_1aa/hw
TRACE::2020-05-21.21:53:35::SCWPlatform:: Platform Path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.21:53:35::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-21.21:53:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2020-05-21.21:53:35::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2020-05-21.21:53:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-21.21:53:35::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.21:53:35::SCWPlatform::DSA given D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.21:53:35::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.21:53:35::SCWPlatform::DSA directory D:/work/VHDL/lab5_1aa/hw
TRACE::2020-05-21.21:53:35::SCWPlatform:: Platform Path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.21:53:35::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-21.21:53:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2020-05-21.21:53:35::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2020-05-21.21:53:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-21.21:53:35::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-21.21:53:35::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-05-21.21:53:35::SCWMssOS::No sw design opened at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-21.21:53:35::SCWMssOS::mss exists loading the mss file  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-21.21:53:35::SCWMssOS::Opened the sw design from mss  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-21.21:53:35::SCWMssOS::Adding the swdes entry D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2020-05-21.21:53:35::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-21.21:53:35::SCWMssOS::Opened the sw design.  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-21.21:53:35::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-05-21.21:53:35::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-05-21.21:53:35::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.21:53:35::SCWPlatform::DSA given D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.21:53:35::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.21:53:35::SCWPlatform::DSA directory D:/work/VHDL/lab5_1aa/hw
TRACE::2020-05-21.21:53:35::SCWPlatform:: Platform Path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.21:53:35::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-21.21:53:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2020-05-21.21:53:35::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2020-05-21.21:53:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-21.21:53:35::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-21.21:53:35::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-05-21.21:53:35::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-21.21:53:35::SCWReader::No isolation master present  
TRACE::2020-05-21.21:53:35::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.21:53:35::SCWPlatform::DSA given D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.21:53:35::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.21:53:35::SCWPlatform::DSA directory D:/work/VHDL/lab5_1aa/hw
TRACE::2020-05-21.21:53:35::SCWPlatform:: Platform Path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.21:53:35::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-21.21:53:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2020-05-21.21:53:35::SCWPlatform::Could not get the HWDB from existing dbname
ERROR::2020-05-21.21:53:35::SCWPlatform::Error: Hw specification provided does not have the HwDb, please check:D:/work/VHDL/lab5/lab5_1/lab5_1.xsa
TRACE::2020-05-21.21:53:35::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-21.21:53:35::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-05-21.21:53:35::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-21.21:53:36::SCWMssOS::In reload Mss file.
TRACE::2020-05-21.21:53:36::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.21:53:36::SCWPlatform::DSA given D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.21:53:36::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.21:53:36::SCWPlatform::DSA directory D:/work/VHDL/lab5_1aa/hw
TRACE::2020-05-21.21:53:36::SCWPlatform:: Platform Path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.21:53:36::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-21.21:53:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2020-05-21.21:53:36::SCWPlatform::Could not get the HWDB from existing dbname
ERROR::2020-05-21.21:53:36::SCWPlatform::Error: Hw specification provided does not have the HwDb, please check:D:/work/VHDL/lab5/lab5_1/lab5_1.xsa
TRACE::2020-05-21.21:53:36::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-21.21:53:36::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss|system||

KEYINFO::2020-05-21.21:53:36::SCWMssOS::Could not open the swdb for system
KEYINFO::2020-05-21.21:53:36::SCWMssOS::Error: Hw specification provided does not have the HwDb, please check:D:/work/VHDL/lab5/lab5_1/lab5_1.xsa
TRACE::2020-05-21.21:53:36::SCWMssOS::Cleared the swdb table entry
TRACE::2020-05-21.21:53:36::SCWMssOS::No sw design opened at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-21.21:53:36::SCWMssOS::mss exists loading the mss file  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-21.21:53:36::SCWMssOS::Opened the sw design from mss  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-21.21:53:36::SCWMssOS::Adding the swdes entry D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2020-05-21.21:53:36::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-21.21:53:36::SCWMssOS::Opened the sw design.  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-21.21:53:36::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.21:53:36::SCWPlatform::DSA given D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.21:53:36::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.21:53:36::SCWPlatform::DSA directory D:/work/VHDL/lab5_1aa/hw
TRACE::2020-05-21.21:53:36::SCWPlatform:: Platform Path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.21:53:36::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-21.21:53:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2020-05-21.21:53:36::SCWPlatform::Could not get the HWDB from existing dbname
ERROR::2020-05-21.21:53:36::SCWPlatform::Error: Hw specification provided does not have the HwDb, please check:D:/work/VHDL/lab5/lab5_1/lab5_1.xsa
TRACE::2020-05-21.21:53:36::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-21.21:53:36::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-05-21.21:53:36::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-21.21:53:36::SCWMssOS::Removing the swdes entry for  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
LOG::2020-05-21.21:53:47::SCWPlatform::Started generating the artifacts platform lab5_1aa
TRACE::2020-05-21.21:53:47::SCWPlatform::Sanity checking of platform is completed
LOG::2020-05-21.21:53:47::SCWPlatform::Started generating the artifacts for system configuration lab5_1aa
LOG::2020-05-21.21:53:47::SCWSystem::Checking the domain standalone_domain
LOG::2020-05-21.21:53:47::SCWSystem::Not a boot domain 
LOG::2020-05-21.21:53:47::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-05-21.21:53:47::SCWDomain::Generating domain artifcats
TRACE::2020-05-21.21:53:47::SCWMssOS::Generating standalone artifcats
TRACE::2020-05-21.21:53:47::SCWMssOS:: Copying the user libraries. 
TRACE::2020-05-21.21:53:47::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.21:53:47::SCWPlatform::DSA given D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.21:53:47::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.21:53:47::SCWPlatform::DSA directory D:/work/VHDL/lab5_1aa/hw
TRACE::2020-05-21.21:53:47::SCWPlatform:: Platform Path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.21:53:47::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-21.21:53:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2020-05-21.21:53:47::SCWPlatform::Could not get the HWDB from existing dbname
ERROR::2020-05-21.21:53:47::SCWPlatform::Error: Hw specification provided does not have the HwDb, please check:D:/work/VHDL/lab5/lab5_1/lab5_1.xsa
TRACE::2020-05-21.21:53:47::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-21.21:53:47::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-05-21.21:53:47::SCWMssOS::No sw design opened at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-21.21:53:47::SCWMssOS::mss exists loading the mss file  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-21.21:53:47::SCWMssOS::Opened the sw design from mss  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-21.21:53:47::SCWMssOS::Adding the swdes entry D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2020-05-21.21:53:47::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-21.21:53:47::SCWMssOS::Opened the sw design.  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-21.21:53:47::SCWMssOS::Completed writing the mss file at D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp
TRACE::2020-05-21.21:53:47::SCWMssOS::Mss edits present, copying mssfile into export location D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-21.21:53:47::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-05-21.21:53:47::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-05-21.21:53:47::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2020-05-21.21:53:47::SCWMssOS::skipping the bsp build ... 
TRACE::2020-05-21.21:53:47::SCWMssOS::Copying to export directory.
TRACE::2020-05-21.21:53:48::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-05-21.21:53:48::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-05-21.21:53:48::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-05-21.21:53:48::SCWSystem::Completed Processing the sysconfig lab5_1aa
LOG::2020-05-21.21:54:09::SCWPlatform::Started generating the artifacts platform lab5_1aa
TRACE::2020-05-21.21:54:09::SCWPlatform::Sanity checking of platform is completed
LOG::2020-05-21.21:54:09::SCWPlatform::Started generating the artifacts for system configuration lab5_1aa
LOG::2020-05-21.21:54:09::SCWSystem::Checking the domain standalone_domain
LOG::2020-05-21.21:54:09::SCWSystem::Not a boot domain 
LOG::2020-05-21.21:54:09::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-05-21.21:54:09::SCWDomain::Generating domain artifcats
TRACE::2020-05-21.21:54:09::SCWMssOS::Generating standalone artifcats
TRACE::2020-05-21.21:54:09::SCWMssOS:: Copying the user libraries. 
TRACE::2020-05-21.21:54:09::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.21:54:09::SCWPlatform::DSA given D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.21:54:09::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.21:54:09::SCWPlatform::DSA directory D:/work/VHDL/lab5_1aa/hw
TRACE::2020-05-21.21:54:09::SCWPlatform:: Platform Path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.21:54:09::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-21.21:54:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2020-05-21.21:54:09::SCWPlatform::Could not get the HWDB from existing dbname
ERROR::2020-05-21.21:54:09::SCWPlatform::Error: Hw specification provided does not have the HwDb, please check:D:/work/VHDL/lab5/lab5_1/lab5_1.xsa
TRACE::2020-05-21.21:54:09::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-21.21:54:09::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-05-21.21:54:09::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-21.21:54:09::SCWMssOS::Completed writing the mss file at D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp
TRACE::2020-05-21.21:54:09::SCWMssOS::Mss edits present, copying mssfile into export location D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-21.21:54:09::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-05-21.21:54:09::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-05-21.21:54:09::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2020-05-21.21:54:09::SCWMssOS::doing bsp build ... 
TRACE::2020-05-21.21:54:10::SCWMssOS::System Command Ran  D: & cd  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp & make 
TRACE::2020-05-21.21:54:10::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_3/src"

TRACE::2020-05-21.21:54:10::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2020-05-21.21:54:10::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2020-05-21.21:54:10::SCWMssOS::-Wextra"

TRACE::2020-05-21.21:54:10::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_10/src"

TRACE::2020-05-21.21:54:10::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2020-05-21.21:54:10::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2020-05-21.21:54:10::SCWMssOS::-Wextra"

TRACE::2020-05-21.21:54:10::SCWMssOS::"Running Make include in microblaze_0/libsrc/myip_v1_0/src"

TRACE::2020-05-21.21:54:10::SCWMssOS::make -C microblaze_0/libsrc/myip_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2020-05-21.21:54:10::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2020-05-21.21:54:10::SCWMssOS::-Wextra"

TRACE::2020-05-21.21:54:10::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v7_1/src"

TRACE::2020-05-21.21:54:10::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2020-05-21.21:54:10::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2020-05-21.21:54:10::SCWMssOS::-Wall -Wextra"

TRACE::2020-05-21.21:54:11::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_3/src"

TRACE::2020-05-21.21:54:11::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-05-21.21:54:11::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2020-05-21.21:54:11::SCWMssOS::all -Wextra"

TRACE::2020-05-21.21:54:11::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_3/src"

TRACE::2020-05-21.21:54:11::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_3/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2020-05-21.21:54:11::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2020-05-21.21:54:11::SCWMssOS::xtra"

TRACE::2020-05-21.21:54:11::SCWMssOS::"Compiling bram"

TRACE::2020-05-21.21:54:19::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_10/src"

TRACE::2020-05-21.21:54:19::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2020-05-21.21:54:19::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2020-05-21.21:54:19::SCWMssOS::xtra"

TRACE::2020-05-21.21:54:19::SCWMssOS::"Compiling cpu"

TRACE::2020-05-21.21:54:20::SCWMssOS::"Running Make libs in microblaze_0/libsrc/myip_v1_0/src"

TRACE::2020-05-21.21:54:20::SCWMssOS::make -C microblaze_0/libsrc/myip_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2020-05-21.21:54:20::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2020-05-21.21:54:20::SCWMssOS::xtra"

TRACE::2020-05-21.21:54:20::SCWMssOS::"Compiling myip..."

TRACE::2020-05-21.21:54:21::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v7_1/src"

TRACE::2020-05-21.21:54:21::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2020-05-21.21:54:21::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2020-05-21.21:54:21::SCWMssOS::ll -Wextra"

TRACE::2020-05-21.21:54:21::SCWMssOS::"Compiling standalone";

TRACE::2020-05-21.21:54:27::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_3/src"

TRACE::2020-05-21.21:54:27::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_3/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-05-21.21:54:27::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2020-05-21.21:54:27::SCWMssOS:: -Wextra"

TRACE::2020-05-21.21:54:27::SCWMssOS::"Compiling uartlite"

TRACE::2020-05-21.21:54:28::SCWMssOS::'Finished building libraries'

TRACE::2020-05-21.21:54:28::SCWMssOS::Copying to export directory.
TRACE::2020-05-21.21:54:28::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-05-21.21:54:28::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-05-21.21:54:28::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-05-21.21:54:28::SCWSystem::Completed Processing the sysconfig lab5_1aa
LOG::2020-05-21.21:54:46::SCWPlatform::Started generating the artifacts platform lab5_1aa
TRACE::2020-05-21.21:54:46::SCWPlatform::Sanity checking of platform is completed
LOG::2020-05-21.21:54:46::SCWPlatform::Started generating the artifacts for system configuration lab5_1aa
LOG::2020-05-21.21:54:46::SCWSystem::Checking the domain standalone_domain
LOG::2020-05-21.21:54:46::SCWSystem::Not a boot domain 
LOG::2020-05-21.21:54:46::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-05-21.21:54:46::SCWDomain::Generating domain artifcats
TRACE::2020-05-21.21:54:46::SCWMssOS::Generating standalone artifcats
TRACE::2020-05-21.21:54:46::SCWMssOS:: Copying the user libraries. 
TRACE::2020-05-21.21:54:46::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.21:54:46::SCWPlatform::DSA given D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.21:54:46::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.21:54:46::SCWPlatform::DSA directory D:/work/VHDL/lab5_1aa/hw
TRACE::2020-05-21.21:54:46::SCWPlatform:: Platform Path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.21:54:46::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-21.21:54:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2020-05-21.21:54:46::SCWPlatform::Could not get the HWDB from existing dbname
ERROR::2020-05-21.21:54:46::SCWPlatform::Error: Hw specification provided does not have the HwDb, please check:D:/work/VHDL/lab5/lab5_1/lab5_1.xsa
TRACE::2020-05-21.21:54:46::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-21.21:54:46::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-05-21.21:54:46::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-21.21:54:46::SCWMssOS::Completed writing the mss file at D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp
TRACE::2020-05-21.21:54:46::SCWMssOS::Mss edits present, copying mssfile into export location D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-21.21:54:46::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-05-21.21:54:46::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-05-21.21:54:46::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2020-05-21.21:54:46::SCWMssOS::doing bsp build ... 
TRACE::2020-05-21.21:54:46::SCWMssOS::System Command Ran  D: & cd  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp & make 
TRACE::2020-05-21.21:54:46::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_3/src"

TRACE::2020-05-21.21:54:46::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2020-05-21.21:54:46::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2020-05-21.21:54:46::SCWMssOS::-Wextra"

TRACE::2020-05-21.21:54:46::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_10/src"

TRACE::2020-05-21.21:54:46::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2020-05-21.21:54:46::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2020-05-21.21:54:46::SCWMssOS::-Wextra"

TRACE::2020-05-21.21:54:46::SCWMssOS::"Running Make include in microblaze_0/libsrc/myip_v1_0/src"

TRACE::2020-05-21.21:54:46::SCWMssOS::make -C microblaze_0/libsrc/myip_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2020-05-21.21:54:46::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2020-05-21.21:54:46::SCWMssOS::-Wextra"

TRACE::2020-05-21.21:54:46::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v7_1/src"

TRACE::2020-05-21.21:54:46::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2020-05-21.21:54:46::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2020-05-21.21:54:46::SCWMssOS::-Wall -Wextra"

TRACE::2020-05-21.21:54:47::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_3/src"

TRACE::2020-05-21.21:54:47::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-05-21.21:54:47::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2020-05-21.21:54:47::SCWMssOS::all -Wextra"

TRACE::2020-05-21.21:54:47::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_3/src"

TRACE::2020-05-21.21:54:47::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_3/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2020-05-21.21:54:47::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2020-05-21.21:54:47::SCWMssOS::xtra"

TRACE::2020-05-21.21:54:47::SCWMssOS::"Compiling bram"

TRACE::2020-05-21.21:54:48::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_10/src"

TRACE::2020-05-21.21:54:48::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2020-05-21.21:54:48::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2020-05-21.21:54:48::SCWMssOS::xtra"

TRACE::2020-05-21.21:54:48::SCWMssOS::"Compiling cpu"

TRACE::2020-05-21.21:54:48::SCWMssOS::"Running Make libs in microblaze_0/libsrc/myip_v1_0/src"

TRACE::2020-05-21.21:54:48::SCWMssOS::make -C microblaze_0/libsrc/myip_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2020-05-21.21:54:48::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2020-05-21.21:54:48::SCWMssOS::xtra"

TRACE::2020-05-21.21:54:48::SCWMssOS::"Compiling myip..."

TRACE::2020-05-21.21:54:48::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v7_1/src"

TRACE::2020-05-21.21:54:48::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2020-05-21.21:54:48::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2020-05-21.21:54:48::SCWMssOS::ll -Wextra"

TRACE::2020-05-21.21:54:49::SCWMssOS::"Compiling standalone";

TRACE::2020-05-21.21:54:53::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_3/src"

TRACE::2020-05-21.21:54:53::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_3/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-05-21.21:54:53::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2020-05-21.21:54:53::SCWMssOS:: -Wextra"

TRACE::2020-05-21.21:54:53::SCWMssOS::"Compiling uartlite"

TRACE::2020-05-21.21:54:55::SCWMssOS::'Finished building libraries'

TRACE::2020-05-21.21:54:55::SCWMssOS::Copying to export directory.
TRACE::2020-05-21.21:54:55::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-05-21.21:54:55::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-05-21.21:54:55::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-05-21.21:54:55::SCWSystem::Completed Processing the sysconfig lab5_1aa
LOG::2020-05-21.21:55:04::SCWPlatform::Started generating the artifacts platform lab5_1aa
TRACE::2020-05-21.21:55:04::SCWPlatform::Sanity checking of platform is completed
LOG::2020-05-21.21:55:04::SCWPlatform::Started generating the artifacts for system configuration lab5_1aa
LOG::2020-05-21.21:55:04::SCWSystem::Checking the domain standalone_domain
LOG::2020-05-21.21:55:04::SCWSystem::Not a boot domain 
LOG::2020-05-21.21:55:04::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-05-21.21:55:04::SCWDomain::Generating domain artifcats
TRACE::2020-05-21.21:55:04::SCWMssOS::Generating standalone artifcats
TRACE::2020-05-21.21:55:04::SCWMssOS:: Copying the user libraries. 
TRACE::2020-05-21.21:55:04::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.21:55:04::SCWPlatform::DSA given D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.21:55:04::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.21:55:04::SCWPlatform::DSA directory D:/work/VHDL/lab5_1aa/hw
TRACE::2020-05-21.21:55:04::SCWPlatform:: Platform Path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.21:55:04::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-21.21:55:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2020-05-21.21:55:04::SCWPlatform::Could not get the HWDB from existing dbname
ERROR::2020-05-21.21:55:04::SCWPlatform::Error: Hw specification provided does not have the HwDb, please check:D:/work/VHDL/lab5/lab5_1/lab5_1.xsa
TRACE::2020-05-21.21:55:04::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-21.21:55:04::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-05-21.21:55:04::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-21.21:55:04::SCWMssOS::Completed writing the mss file at D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp
TRACE::2020-05-21.21:55:04::SCWMssOS::Mss edits present, copying mssfile into export location D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-21.21:55:04::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-05-21.21:55:04::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-05-21.21:55:04::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2020-05-21.21:55:04::SCWMssOS::doing bsp build ... 
TRACE::2020-05-21.21:55:04::SCWMssOS::System Command Ran  D: & cd  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp & make 
TRACE::2020-05-21.21:55:04::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_3/src"

TRACE::2020-05-21.21:55:04::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2020-05-21.21:55:04::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2020-05-21.21:55:04::SCWMssOS::-Wextra"

TRACE::2020-05-21.21:55:04::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_10/src"

TRACE::2020-05-21.21:55:04::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2020-05-21.21:55:04::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2020-05-21.21:55:04::SCWMssOS::-Wextra"

TRACE::2020-05-21.21:55:04::SCWMssOS::"Running Make include in microblaze_0/libsrc/myip_v1_0/src"

TRACE::2020-05-21.21:55:04::SCWMssOS::make -C microblaze_0/libsrc/myip_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2020-05-21.21:55:04::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2020-05-21.21:55:04::SCWMssOS::-Wextra"

TRACE::2020-05-21.21:55:04::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v7_1/src"

TRACE::2020-05-21.21:55:04::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2020-05-21.21:55:04::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2020-05-21.21:55:04::SCWMssOS::-Wall -Wextra"

TRACE::2020-05-21.21:55:04::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_3/src"

TRACE::2020-05-21.21:55:04::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-05-21.21:55:04::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2020-05-21.21:55:04::SCWMssOS::all -Wextra"

TRACE::2020-05-21.21:55:04::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_3/src"

TRACE::2020-05-21.21:55:04::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_3/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2020-05-21.21:55:04::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2020-05-21.21:55:04::SCWMssOS::xtra"

TRACE::2020-05-21.21:55:04::SCWMssOS::"Compiling bram"

TRACE::2020-05-21.21:55:05::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_10/src"

TRACE::2020-05-21.21:55:05::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2020-05-21.21:55:05::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2020-05-21.21:55:05::SCWMssOS::xtra"

TRACE::2020-05-21.21:55:05::SCWMssOS::"Compiling cpu"

TRACE::2020-05-21.21:55:05::SCWMssOS::"Running Make libs in microblaze_0/libsrc/myip_v1_0/src"

TRACE::2020-05-21.21:55:05::SCWMssOS::make -C microblaze_0/libsrc/myip_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2020-05-21.21:55:05::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2020-05-21.21:55:05::SCWMssOS::xtra"

TRACE::2020-05-21.21:55:06::SCWMssOS::"Compiling myip..."

TRACE::2020-05-21.21:55:06::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v7_1/src"

TRACE::2020-05-21.21:55:06::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2020-05-21.21:55:06::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2020-05-21.21:55:06::SCWMssOS::ll -Wextra"

TRACE::2020-05-21.21:55:06::SCWMssOS::"Compiling standalone";

TRACE::2020-05-21.21:55:10::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_3/src"

TRACE::2020-05-21.21:55:10::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_3/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-05-21.21:55:10::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2020-05-21.21:55:10::SCWMssOS:: -Wextra"

TRACE::2020-05-21.21:55:10::SCWMssOS::"Compiling uartlite"

TRACE::2020-05-21.21:55:11::SCWMssOS::'Finished building libraries'

TRACE::2020-05-21.21:55:11::SCWMssOS::Copying to export directory.
TRACE::2020-05-21.21:55:11::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-05-21.21:55:11::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-05-21.21:55:11::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-05-21.21:55:11::SCWSystem::Completed Processing the sysconfig lab5_1aa
TRACE::2020-05-21.21:56:26::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.21:56:26::SCWPlatform::DSA given D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.21:56:26::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.21:56:29::SCWPlatform::DSA directory D:/work/VHDL/lab5_1aa/hw
TRACE::2020-05-21.21:56:29::SCWPlatform:: Platform Path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.21:56:29::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-21.21:56:29::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-05-21.21:56:47::SCWPlatform::Opened new HwDB with name design_1_wrapper
TRACE::2020-05-21.21:56:47::SCWReader::Active system found as  lab5_1aa
TRACE::2020-05-21.21:56:47::SCWReader::Handling sysconfig lab5_1aa
TRACE::2020-05-21.21:56:47::SCWDomain::checking for install qemu data   : 
TRACE::2020-05-21.21:56:47::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.21:56:47::SCWPlatform::DSA given D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.21:56:47::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.21:56:47::SCWPlatform::DSA directory D:/work/VHDL/lab5_1aa/hw
TRACE::2020-05-21.21:56:47::SCWPlatform:: Platform Path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.21:56:47::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-21.21:56:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-05-21.21:56:47::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-05-21.21:56:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-21.21:56:47::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.21:56:47::SCWPlatform::DSA given D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.21:56:47::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.21:56:47::SCWPlatform::DSA directory D:/work/VHDL/lab5_1aa/hw
TRACE::2020-05-21.21:56:47::SCWPlatform:: Platform Path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.21:56:47::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-21.21:56:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-05-21.21:56:47::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-05-21.21:56:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-21.21:56:47::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.21:56:47::SCWPlatform::DSA given D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.21:56:47::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.21:56:47::SCWPlatform::DSA directory D:/work/VHDL/lab5_1aa/hw
TRACE::2020-05-21.21:56:47::SCWPlatform:: Platform Path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.21:56:47::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-21.21:56:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-05-21.21:56:47::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-05-21.21:56:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-21.21:56:47::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-21.21:56:47::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-05-21.21:56:47::SCWMssOS::No sw design opened at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-21.21:56:47::SCWMssOS::mss exists loading the mss file  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-21.21:56:47::SCWMssOS::Opened the sw design from mss  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-21.21:56:47::SCWMssOS::Adding the swdes entry D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2020-05-21.21:56:47::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-21.21:56:47::SCWMssOS::Opened the sw design.  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-21.21:56:47::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-05-21.21:56:47::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-05-21.21:56:47::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.21:56:47::SCWPlatform::DSA given D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.21:56:47::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.21:56:47::SCWPlatform::DSA directory D:/work/VHDL/lab5_1aa/hw
TRACE::2020-05-21.21:56:47::SCWPlatform:: Platform Path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.21:56:47::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-21.21:56:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-05-21.21:56:47::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-05-21.21:56:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-21.21:56:47::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-21.21:56:47::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-05-21.21:56:47::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-21.21:56:47::SCWReader::No isolation master present  
TRACE::2020-05-21.21:56:47::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.21:56:47::SCWPlatform::DSA given D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.21:56:47::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.21:56:47::SCWPlatform::DSA directory D:/work/VHDL/lab5_1aa/hw
TRACE::2020-05-21.21:56:47::SCWPlatform:: Platform Path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.21:56:47::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-21.21:56:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-05-21.21:56:47::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-05-21.21:56:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-21.21:56:47::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-21.21:56:47::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-05-21.21:56:47::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-21.21:56:47::SCWWriter::formatted JSON is {
	"platformName":	"lab5_1aa",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"lab5_1aa",
	"platHandOff":	"D:/work/VHDL/lab5/lab5_1/lab5_1.xsa",
	"platIntHandOff":	"<platformDir>/hw/lab5_1.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"lab5_1aa",
	"systems":	[{
			"systemName":	"lab5_1aa",
			"systemDesc":	"lab5_1aa",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"lab5_1aa",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"312dc5bd35294b5f12341aaacf35c7e0",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-05-21.21:56:47::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.21:56:47::SCWPlatform::DSA given D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.21:56:47::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.21:56:47::SCWPlatform::DSA directory D:/work/VHDL/lab5_1aa/hw
TRACE::2020-05-21.21:56:47::SCWPlatform:: Platform Path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.21:56:47::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-21.21:56:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-05-21.21:56:47::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-05-21.21:56:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-21.21:56:47::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-21.21:56:47::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-05-21.21:56:47::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-21.21:56:47::SCWMssOS::Removing the swdes entry for  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-21.21:56:47::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2020-05-21.21:56:47::SCWMssOS::Writing the mss file completed D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-21.21:56:47::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.21:56:47::SCWPlatform::DSA given D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.21:56:47::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.21:56:47::SCWPlatform::DSA directory D:/work/VHDL/lab5_1aa/hw
TRACE::2020-05-21.21:56:47::SCWPlatform:: Platform Path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.21:56:47::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-21.21:56:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-05-21.21:56:47::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-05-21.21:56:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-21.21:56:47::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-21.21:56:47::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-05-21.21:56:47::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-21.21:56:47::SCWWriter::formatted JSON is {
	"platformName":	"lab5_1aa",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"lab5_1aa",
	"platHandOff":	"D:/work/VHDL/lab5/lab5_1/lab5_1.xsa",
	"platIntHandOff":	"<platformDir>/hw/lab5_1.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"lab5_1aa",
	"systems":	[{
			"systemName":	"lab5_1aa",
			"systemDesc":	"lab5_1aa",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"lab5_1aa",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"312dc5bd35294b5f12341aaacf35c7e0",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-05-21.21:56:47::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.21:56:47::SCWPlatform::DSA given D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.21:56:47::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.21:56:47::SCWPlatform::DSA directory D:/work/VHDL/lab5_1aa/hw
TRACE::2020-05-21.21:56:47::SCWPlatform:: Platform Path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.21:56:47::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-21.21:56:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-05-21.21:56:47::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-05-21.21:56:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-21.21:56:47::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-21.21:56:47::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-05-21.21:56:47::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-21.21:56:47::SCWMssOS::Removing the swdes entry for  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
LOG::2020-05-21.21:57:09::SCWPlatform::Started generating the artifacts platform lab5_1aa
TRACE::2020-05-21.21:57:09::SCWPlatform::Sanity checking of platform is completed
LOG::2020-05-21.21:57:09::SCWPlatform::Started generating the artifacts for system configuration lab5_1aa
LOG::2020-05-21.21:57:09::SCWSystem::Checking the domain standalone_domain
LOG::2020-05-21.21:57:09::SCWSystem::Not a boot domain 
LOG::2020-05-21.21:57:09::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-05-21.21:57:09::SCWDomain::Generating domain artifcats
TRACE::2020-05-21.21:57:09::SCWMssOS::Generating standalone artifcats
TRACE::2020-05-21.21:57:09::SCWMssOS:: Copying the user libraries. 
TRACE::2020-05-21.21:57:09::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.21:57:09::SCWPlatform::DSA given D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.21:57:09::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.21:57:09::SCWPlatform::DSA directory D:/work/VHDL/lab5_1aa/hw
TRACE::2020-05-21.21:57:09::SCWPlatform:: Platform Path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.21:57:09::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-21.21:57:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-05-21.21:57:09::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-05-21.21:57:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-21.21:57:09::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-21.21:57:09::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-05-21.21:57:09::SCWMssOS::No sw design opened at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-21.21:57:09::SCWMssOS::mss exists loading the mss file  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-21.21:57:09::SCWMssOS::Opened the sw design from mss  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-21.21:57:09::SCWMssOS::Adding the swdes entry D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2020-05-21.21:57:09::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-21.21:57:09::SCWMssOS::Opened the sw design.  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-21.21:57:09::SCWMssOS::Completed writing the mss file at D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp
TRACE::2020-05-21.21:57:09::SCWMssOS::Mss edits present, copying mssfile into export location D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-21.21:57:09::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-05-21.21:57:09::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-05-21.21:57:09::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2020-05-21.21:57:09::SCWMssOS::doing bsp build ... 
TRACE::2020-05-21.21:57:09::SCWMssOS::System Command Ran  D: & cd  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp & make 
TRACE::2020-05-21.21:57:09::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_3/src"

TRACE::2020-05-21.21:57:09::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2020-05-21.21:57:09::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2020-05-21.21:57:09::SCWMssOS::-Wextra"

TRACE::2020-05-21.21:57:09::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_10/src"

TRACE::2020-05-21.21:57:09::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2020-05-21.21:57:09::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2020-05-21.21:57:09::SCWMssOS::-Wextra"

TRACE::2020-05-21.21:57:09::SCWMssOS::"Running Make include in microblaze_0/libsrc/myip_v1_0/src"

TRACE::2020-05-21.21:57:09::SCWMssOS::make -C microblaze_0/libsrc/myip_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2020-05-21.21:57:09::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2020-05-21.21:57:09::SCWMssOS::-Wextra"

TRACE::2020-05-21.21:57:09::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v7_1/src"

TRACE::2020-05-21.21:57:09::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2020-05-21.21:57:09::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2020-05-21.21:57:09::SCWMssOS::-Wall -Wextra"

TRACE::2020-05-21.21:57:09::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_3/src"

TRACE::2020-05-21.21:57:09::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-05-21.21:57:09::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2020-05-21.21:57:09::SCWMssOS::all -Wextra"

TRACE::2020-05-21.21:57:10::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_3/src"

TRACE::2020-05-21.21:57:10::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_3/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2020-05-21.21:57:10::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2020-05-21.21:57:10::SCWMssOS::xtra"

TRACE::2020-05-21.21:57:10::SCWMssOS::"Compiling bram"

TRACE::2020-05-21.21:57:10::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_10/src"

TRACE::2020-05-21.21:57:10::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2020-05-21.21:57:10::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2020-05-21.21:57:10::SCWMssOS::xtra"

TRACE::2020-05-21.21:57:10::SCWMssOS::"Compiling cpu"

TRACE::2020-05-21.21:57:11::SCWMssOS::"Running Make libs in microblaze_0/libsrc/myip_v1_0/src"

TRACE::2020-05-21.21:57:11::SCWMssOS::make -C microblaze_0/libsrc/myip_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2020-05-21.21:57:11::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2020-05-21.21:57:11::SCWMssOS::xtra"

TRACE::2020-05-21.21:57:11::SCWMssOS::"Compiling myip..."

TRACE::2020-05-21.21:57:11::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v7_1/src"

TRACE::2020-05-21.21:57:11::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2020-05-21.21:57:11::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2020-05-21.21:57:11::SCWMssOS::ll -Wextra"

TRACE::2020-05-21.21:57:11::SCWMssOS::"Compiling standalone";

TRACE::2020-05-21.21:57:16::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_3/src"

TRACE::2020-05-21.21:57:16::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_3/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-05-21.21:57:16::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2020-05-21.21:57:16::SCWMssOS:: -Wextra"

TRACE::2020-05-21.21:57:16::SCWMssOS::"Compiling uartlite"

TRACE::2020-05-21.21:57:17::SCWMssOS::'Finished building libraries'

TRACE::2020-05-21.21:57:17::SCWMssOS::Copying to export directory.
TRACE::2020-05-21.21:57:18::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-05-21.21:57:18::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-05-21.21:57:18::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-05-21.21:57:18::SCWSystem::Completed Processing the sysconfig lab5_1aa
LOG::2020-05-21.21:57:18::SCWPlatform::Completed generating the artifacts for system configuration lab5_1aa
TRACE::2020-05-21.21:57:18::SCWPlatform::Started preparing the platform 
TRACE::2020-05-21.21:57:18::SCWSystem::Writing the bif file for system config lab5_1aa
TRACE::2020-05-21.21:57:18::SCWSystem::dir created 
TRACE::2020-05-21.21:57:18::SCWSystem::Writing the bif 
TRACE::2020-05-21.21:57:18::SCWPlatform::Started writing the spfm file 
TRACE::2020-05-21.21:57:18::SCWPlatform::Started writing the xpfm file 
TRACE::2020-05-21.21:57:18::SCWPlatform::Completed generating the platform
TRACE::2020-05-21.21:57:18::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.21:57:18::SCWPlatform::DSA given D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.21:57:18::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.21:57:18::SCWPlatform::DSA directory D:/work/VHDL/lab5_1aa/hw
TRACE::2020-05-21.21:57:18::SCWPlatform:: Platform Path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.21:57:18::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-21.21:57:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-05-21.21:57:18::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-05-21.21:57:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-21.21:57:18::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-21.21:57:18::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-05-21.21:57:18::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-21.21:57:18::SCWWriter::formatted JSON is {
	"platformName":	"lab5_1aa",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"lab5_1aa",
	"platHandOff":	"D:/work/VHDL/lab5/lab5_1/lab5_1.xsa",
	"platIntHandOff":	"<platformDir>/hw/lab5_1.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"lab5_1aa",
	"systems":	[{
			"systemName":	"lab5_1aa",
			"systemDesc":	"lab5_1aa",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"lab5_1aa",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"312dc5bd35294b5f12341aaacf35c7e0",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-05-21.21:57:18::SCWPlatform::updated the xpfm file.
TRACE::2020-05-21.21:57:18::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.21:57:18::SCWPlatform::DSA given D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.21:57:18::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.21:57:18::SCWPlatform::DSA directory D:/work/VHDL/lab5_1aa/hw
TRACE::2020-05-21.21:57:18::SCWPlatform:: Platform Path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.21:57:18::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-21.21:57:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-05-21.21:57:18::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-05-21.21:57:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-21.21:57:18::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-21.21:57:18::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-05-21.21:57:18::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-21.21:57:18::SCWMssOS::In reload Mss file.
TRACE::2020-05-21.21:57:18::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.21:57:18::SCWPlatform::DSA given D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.21:57:18::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.21:57:18::SCWPlatform::DSA directory D:/work/VHDL/lab5_1aa/hw
TRACE::2020-05-21.21:57:18::SCWPlatform:: Platform Path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.21:57:18::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-21.21:57:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-05-21.21:57:18::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-05-21.21:57:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-21.21:57:18::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-21.21:57:18::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss|system||

KEYINFO::2020-05-21.21:57:18::SCWMssOS::Could not open the swdb for system
KEYINFO::2020-05-21.21:57:18::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2020-05-21.21:57:18::SCWMssOS::Cleared the swdb table entry
TRACE::2020-05-21.21:57:18::SCWMssOS::No sw design opened at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-21.21:57:18::SCWMssOS::mss exists loading the mss file  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-21.21:57:18::SCWMssOS::Opened the sw design from mss  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-21.21:57:18::SCWMssOS::Adding the swdes entry D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2020-05-21.21:57:18::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-21.21:57:18::SCWMssOS::Opened the sw design.  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-21.21:57:18::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.21:57:18::SCWPlatform::DSA given D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.21:57:18::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.21:57:18::SCWPlatform::DSA directory D:/work/VHDL/lab5_1aa/hw
TRACE::2020-05-21.21:57:18::SCWPlatform:: Platform Path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.21:57:18::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-21.21:57:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-05-21.21:57:18::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-05-21.21:57:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-21.21:57:18::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-21.21:57:18::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-05-21.21:57:18::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-21.21:57:18::SCWMssOS::Removing the swdes entry for  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-21.21:57:19::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.21:57:19::SCWPlatform::DSA given D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.21:57:19::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.21:57:19::SCWPlatform::DSA directory D:/work/VHDL/lab5_1aa/hw
TRACE::2020-05-21.21:57:19::SCWPlatform:: Platform Path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-21.21:57:19::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-21.21:57:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-05-21.21:57:19::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-05-21.21:57:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-21.21:57:19::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-21.21:57:19::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-05-21.21:57:19::SCWMssOS::No sw design opened at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-21.21:57:19::SCWMssOS::mss exists loading the mss file  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-21.21:57:19::SCWMssOS::Opened the sw design from mss  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-21.21:57:19::SCWMssOS::Adding the swdes entry D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2020-05-21.21:57:19::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-21.21:57:19::SCWMssOS::Opened the sw design.  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-22.21:04:55::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.21:04:55::SCWPlatform::DSA given D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.21:04:55::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.21:05:00::SCWPlatform::DSA directory D:/work/VHDL/lab5_1aa/hw
TRACE::2020-05-22.21:05:00::SCWPlatform:: Platform Path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.21:05:00::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-22.21:05:00::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-05-22.21:05:00::SCWPlatform::Opened new HwDB with name design_1_wrapper
TRACE::2020-05-22.21:05:00::SCWReader::Active system found as  lab5_1aa
TRACE::2020-05-22.21:05:00::SCWReader::Handling sysconfig lab5_1aa
TRACE::2020-05-22.21:05:00::SCWDomain::checking for install qemu data   : 
TRACE::2020-05-22.21:05:00::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.21:05:00::SCWPlatform::DSA given D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.21:05:00::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.21:05:00::SCWPlatform::DSA directory D:/work/VHDL/lab5_1aa/hw
TRACE::2020-05-22.21:05:00::SCWPlatform:: Platform Path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.21:05:00::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-22.21:05:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-05-22.21:05:00::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-05-22.21:05:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-22.21:05:00::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.21:05:00::SCWPlatform::DSA given D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.21:05:00::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.21:05:00::SCWPlatform::DSA directory D:/work/VHDL/lab5_1aa/hw
TRACE::2020-05-22.21:05:00::SCWPlatform:: Platform Path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.21:05:00::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-22.21:05:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-05-22.21:05:00::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-05-22.21:05:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-22.21:05:00::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.21:05:00::SCWPlatform::DSA given D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.21:05:00::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.21:05:00::SCWPlatform::DSA directory D:/work/VHDL/lab5_1aa/hw
TRACE::2020-05-22.21:05:00::SCWPlatform:: Platform Path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.21:05:00::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-22.21:05:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-05-22.21:05:00::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-05-22.21:05:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-22.21:05:00::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-22.21:05:00::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-05-22.21:05:00::SCWMssOS::No sw design opened at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-22.21:05:00::SCWMssOS::mss exists loading the mss file  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-22.21:05:00::SCWMssOS::Opened the sw design from mss  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-22.21:05:00::SCWMssOS::Adding the swdes entry D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2020-05-22.21:05:00::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-22.21:05:00::SCWMssOS::Opened the sw design.  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-22.21:05:00::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-05-22.21:05:00::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-05-22.21:05:00::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.21:05:00::SCWPlatform::DSA given D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.21:05:00::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.21:05:00::SCWPlatform::DSA directory D:/work/VHDL/lab5_1aa/hw
TRACE::2020-05-22.21:05:00::SCWPlatform:: Platform Path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.21:05:00::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-22.21:05:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-05-22.21:05:00::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-05-22.21:05:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-22.21:05:00::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-22.21:05:00::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-05-22.21:05:00::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-22.21:05:00::SCWReader::No isolation master present  
TRACE::2020-05-22.21:05:05::SCWPlatform::DSA given D:/work/VHDL/lab5_1aa/tempdsa/lab5_1.xsa
TRACE::2020-05-22.21:05:05::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_1aa/tempdsa/lab5_1.xsa
TRACE::2020-05-22.21:05:05::SCWPlatform:: Platform location is D:/work/VHDL/lab5_1aa/tempdsa
TRACE::2020-05-22.21:05:05::SCWPlatform:: Platform Path D:/work/VHDL/lab5_1aa/tempdsa/lab5_1.xsa
TRACE::2020-05-22.21:05:05::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-22.21:05:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-22.21:05:05::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2020-05-22.21:05:05::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.21:05:05::SCWPlatform::DSA given D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.21:05:05::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.21:05:05::SCWPlatform::DSA directory D:/work/VHDL/lab5_1aa/hw
TRACE::2020-05-22.21:05:05::SCWPlatform:: Platform Path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.21:05:05::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-22.21:05:05::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-05-22.21:05:05::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-05-22.21:05:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-22.21:05:05::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.21:05:05::SCWPlatform::DSA given D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.21:05:05::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.21:05:05::SCWPlatform::DSA directory D:/work/VHDL/lab5_1aa/hw
TRACE::2020-05-22.21:05:05::SCWPlatform:: Platform Path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.21:05:05::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-22.21:05:05::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-05-22.21:05:05::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-05-22.21:05:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-22.21:05:05::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-22.21:05:05::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-05-22.21:05:05::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-22.21:05:05::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_1aa/tempdsa/lab5_1.xsa
TRACE::2020-05-22.21:05:05::SCWPlatform::DSA given D:/work/VHDL/lab5_1aa/tempdsa/lab5_1.xsa
TRACE::2020-05-22.21:05:05::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_1aa/tempdsa/lab5_1.xsa
TRACE::2020-05-22.21:05:05::SCWPlatform::DSA directory D:/work/VHDL/lab5_1aa/tempdsa
TRACE::2020-05-22.21:05:05::SCWPlatform:: Platform Path D:/work/VHDL/lab5_1aa/tempdsa/lab5_1.xsa
TRACE::2020-05-22.21:05:05::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-22.21:05:05::SCWPlatform::update - Opened existing hwdb design_1_wrapper_0
TRACE::2020-05-22.21:05:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-22.21:05:05::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2020-05-22.21:05:05::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.21:05:05::SCWPlatform::DSA given D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.21:05:05::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.21:05:05::SCWPlatform::DSA directory D:/work/VHDL/lab5_1aa/hw
TRACE::2020-05-22.21:05:05::SCWPlatform:: Platform Path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.21:05:05::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-22.21:05:05::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-05-22.21:05:06::SCWPlatform::Opened new HwDB with name design_1_wrapper_1
TRACE::2020-05-22.21:05:06::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.21:05:06::SCWPlatform::DSA given D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.21:05:06::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.21:05:06::SCWPlatform::DSA directory D:/work/VHDL/lab5_1aa/hw
TRACE::2020-05-22.21:05:06::SCWPlatform:: Platform Path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.21:05:06::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-22.21:05:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-05-22.21:05:06::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-05-22.21:05:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-22.21:05:06::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-22.21:05:06::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-05-22.21:05:06::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-22.21:05:06::SCWWriter::formatted JSON is {
	"platformName":	"lab5_1aa",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"lab5_1aa",
	"platHandOff":	"D:/work/VHDL/lab5/lab5_1/lab5_1.xsa",
	"platIntHandOff":	"<platformDir>/hw/lab5_1.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"lab5_1aa",
	"systems":	[{
			"systemName":	"lab5_1aa",
			"systemDesc":	"lab5_1aa",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"lab5_1aa",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"312dc5bd35294b5f12341aaacf35c7e0",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2020-05-22.21:05:27::SCWPlatform::Started generating the artifacts platform lab5_1aa
TRACE::2020-05-22.21:05:27::SCWPlatform::Sanity checking of platform is completed
LOG::2020-05-22.21:05:27::SCWPlatform::Started generating the artifacts for system configuration lab5_1aa
LOG::2020-05-22.21:05:27::SCWSystem::Checking the domain standalone_domain
LOG::2020-05-22.21:05:27::SCWSystem::Not a boot domain 
LOG::2020-05-22.21:05:27::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-05-22.21:05:27::SCWDomain::Generating domain artifcats
TRACE::2020-05-22.21:05:27::SCWMssOS::Generating standalone artifcats
TRACE::2020-05-22.21:05:27::SCWMssOS:: Copying the user libraries. 
TRACE::2020-05-22.21:05:27::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.21:05:27::SCWPlatform::DSA given D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.21:05:27::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.21:05:27::SCWPlatform::DSA directory D:/work/VHDL/lab5_1aa/hw
TRACE::2020-05-22.21:05:27::SCWPlatform:: Platform Path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.21:05:27::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-22.21:05:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-05-22.21:05:27::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-05-22.21:05:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-22.21:05:27::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-22.21:05:27::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-05-22.21:05:27::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-22.21:05:27::SCWMssOS::Completed writing the mss file at D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp
TRACE::2020-05-22.21:05:27::SCWMssOS::Mss edits present, copying mssfile into export location D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-22.21:05:27::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-05-22.21:05:27::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-05-22.21:05:27::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2020-05-22.21:05:27::SCWMssOS::skipping the bsp build ... 
TRACE::2020-05-22.21:05:27::SCWMssOS::Copying to export directory.
TRACE::2020-05-22.21:05:28::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-05-22.21:05:28::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-05-22.21:05:28::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-05-22.21:05:28::SCWSystem::Completed Processing the sysconfig lab5_1aa
LOG::2020-05-22.21:05:28::SCWPlatform::Completed generating the artifacts for system configuration lab5_1aa
TRACE::2020-05-22.21:05:28::SCWPlatform::Started preparing the platform 
TRACE::2020-05-22.21:05:28::SCWSystem::Writing the bif file for system config lab5_1aa
TRACE::2020-05-22.21:05:28::SCWSystem::dir created 
TRACE::2020-05-22.21:05:28::SCWSystem::Writing the bif 
TRACE::2020-05-22.21:05:28::SCWPlatform::Started writing the spfm file 
TRACE::2020-05-22.21:05:28::SCWPlatform::Started writing the xpfm file 
TRACE::2020-05-22.21:05:28::SCWPlatform::Completed generating the platform
TRACE::2020-05-22.21:05:28::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.21:05:28::SCWPlatform::DSA given D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.21:05:28::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.21:05:28::SCWPlatform::DSA directory D:/work/VHDL/lab5_1aa/hw
TRACE::2020-05-22.21:05:28::SCWPlatform:: Platform Path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.21:05:28::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-22.21:05:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-05-22.21:05:28::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-05-22.21:05:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-22.21:05:28::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-22.21:05:28::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-05-22.21:05:28::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-22.21:05:28::SCWWriter::formatted JSON is {
	"platformName":	"lab5_1aa",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"lab5_1aa",
	"platHandOff":	"D:/work/VHDL/lab5/lab5_1/lab5_1.xsa",
	"platIntHandOff":	"<platformDir>/hw/lab5_1.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"lab5_1aa",
	"systems":	[{
			"systemName":	"lab5_1aa",
			"systemDesc":	"lab5_1aa",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"lab5_1aa",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"312dc5bd35294b5f12341aaacf35c7e0",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-05-22.21:05:28::SCWPlatform::updated the xpfm file.
TRACE::2020-05-22.21:05:29::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.21:05:29::SCWPlatform::DSA given D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.21:05:29::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.21:05:29::SCWPlatform::DSA directory D:/work/VHDL/lab5_1aa/hw
TRACE::2020-05-22.21:05:29::SCWPlatform:: Platform Path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.21:05:29::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-22.21:05:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-05-22.21:05:29::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-05-22.21:05:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-22.21:05:29::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-22.21:05:29::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-05-22.21:05:29::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-22.22:19:40::SCWPlatform::Clearing the existing platform
TRACE::2020-05-22.22:19:40::SCWSystem::Clearing the existing sysconfig
TRACE::2020-05-22.22:19:40::SCWMssOS::Removing the swdes entry for  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-22.22:19:40::SCWSystem::Clearing the domains completed.
TRACE::2020-05-22.22:19:40::SCWPlatform::Clearing the opened hw db.
TRACE::2020-05-22.22:19:40::SCWPlatform::DSA given D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.22:19:40::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.22:19:40::SCWPlatform:: Platform location is D:/work/VHDL/lab5_1aa/hw
TRACE::2020-05-22.22:19:40::SCWPlatform:: Platform Path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.22:19:40::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-22.22:19:40::SCWPlatform::Removing the HwDB with name D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.22:19:42::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.22:19:42::SCWPlatform::DSA given D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.22:19:42::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.22:19:42::SCWPlatform::DSA directory D:/work/VHDL/lab5_1aa/hw
TRACE::2020-05-22.22:19:42::SCWPlatform:: Platform Path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.22:19:42::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-22.22:19:42::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-05-22.22:19:43::SCWPlatform::Opened new HwDB with name design_1_wrapper_3
TRACE::2020-05-22.22:19:43::SCWReader::Active system found as  lab5_1aa
TRACE::2020-05-22.22:19:43::SCWReader::Handling sysconfig lab5_1aa
TRACE::2020-05-22.22:19:43::SCWDomain::checking for install qemu data   : 
TRACE::2020-05-22.22:19:43::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.22:19:43::SCWPlatform::DSA given D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.22:19:43::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.22:19:43::SCWPlatform::DSA directory D:/work/VHDL/lab5_1aa/hw
TRACE::2020-05-22.22:19:43::SCWPlatform:: Platform Path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.22:19:43::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-22.22:19:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2020-05-22.22:19:43::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2020-05-22.22:19:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-22.22:19:43::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.22:19:43::SCWPlatform::DSA given D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.22:19:43::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.22:19:43::SCWPlatform::DSA directory D:/work/VHDL/lab5_1aa/hw
TRACE::2020-05-22.22:19:43::SCWPlatform:: Platform Path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.22:19:43::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-22.22:19:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2020-05-22.22:19:43::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2020-05-22.22:19:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-22.22:19:43::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.22:19:43::SCWPlatform::DSA given D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.22:19:43::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.22:19:43::SCWPlatform::DSA directory D:/work/VHDL/lab5_1aa/hw
TRACE::2020-05-22.22:19:43::SCWPlatform:: Platform Path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.22:19:43::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-22.22:19:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2020-05-22.22:19:43::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2020-05-22.22:19:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-22.22:19:43::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-22.22:19:43::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-05-22.22:19:43::SCWMssOS::No sw design opened at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-22.22:19:43::SCWMssOS::mss exists loading the mss file  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-22.22:19:43::SCWMssOS::Opened the sw design from mss  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-22.22:19:43::SCWMssOS::Adding the swdes entry D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2020-05-22.22:19:43::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-22.22:19:43::SCWMssOS::Opened the sw design.  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-22.22:19:43::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-05-22.22:19:43::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-05-22.22:19:43::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.22:19:43::SCWPlatform::DSA given D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.22:19:43::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.22:19:43::SCWPlatform::DSA directory D:/work/VHDL/lab5_1aa/hw
TRACE::2020-05-22.22:19:43::SCWPlatform:: Platform Path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.22:19:43::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-22.22:19:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2020-05-22.22:19:43::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2020-05-22.22:19:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-22.22:19:43::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-22.22:19:43::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-05-22.22:19:43::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-22.22:19:43::SCWReader::No isolation master present  
TRACE::2020-05-22.22:19:47::SCWPlatform::DSA given D:/work/VHDL/lab5_1aa/tempdsa/lab5_1.xsa
TRACE::2020-05-22.22:19:47::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_1aa/tempdsa/lab5_1.xsa
TRACE::2020-05-22.22:19:47::SCWPlatform:: Platform location is D:/work/VHDL/lab5_1aa/tempdsa
TRACE::2020-05-22.22:19:47::SCWPlatform:: Platform Path D:/work/VHDL/lab5_1aa/tempdsa/lab5_1.xsa
TRACE::2020-05-22.22:19:47::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-22.22:19:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-22.22:19:48::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2020-05-22.22:19:48::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.22:19:48::SCWPlatform::DSA given D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.22:19:48::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.22:19:48::SCWPlatform::DSA directory D:/work/VHDL/lab5_1aa/hw
TRACE::2020-05-22.22:19:48::SCWPlatform:: Platform Path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.22:19:48::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-22.22:19:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2020-05-22.22:19:48::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2020-05-22.22:19:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-22.22:19:48::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.22:19:48::SCWPlatform::DSA given D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.22:19:48::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.22:19:48::SCWPlatform::DSA directory D:/work/VHDL/lab5_1aa/hw
TRACE::2020-05-22.22:19:48::SCWPlatform:: Platform Path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.22:19:48::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-22.22:19:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2020-05-22.22:19:48::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2020-05-22.22:19:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-22.22:19:48::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-22.22:19:48::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-05-22.22:19:48::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-22.22:19:48::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_1aa/tempdsa/lab5_1.xsa
TRACE::2020-05-22.22:19:48::SCWPlatform::DSA given D:/work/VHDL/lab5_1aa/tempdsa/lab5_1.xsa
TRACE::2020-05-22.22:19:48::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_1aa/tempdsa/lab5_1.xsa
TRACE::2020-05-22.22:19:48::SCWPlatform::DSA directory D:/work/VHDL/lab5_1aa/tempdsa
TRACE::2020-05-22.22:19:48::SCWPlatform:: Platform Path D:/work/VHDL/lab5_1aa/tempdsa/lab5_1.xsa
TRACE::2020-05-22.22:19:48::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-22.22:19:48::SCWPlatform::update - Opened existing hwdb design_1_wrapper_4
TRACE::2020-05-22.22:19:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-22.22:19:48::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2020-05-22.22:19:48::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.22:19:48::SCWPlatform::DSA given D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.22:19:48::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.22:19:48::SCWPlatform::DSA directory D:/work/VHDL/lab5_1aa/hw
TRACE::2020-05-22.22:19:48::SCWPlatform:: Platform Path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.22:19:48::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-22.22:19:48::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-05-22.22:19:48::SCWPlatform::Opened new HwDB with name design_1_wrapper_5
TRACE::2020-05-22.22:19:48::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.22:19:48::SCWPlatform::DSA given D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.22:19:48::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.22:19:48::SCWPlatform::DSA directory D:/work/VHDL/lab5_1aa/hw
TRACE::2020-05-22.22:19:48::SCWPlatform:: Platform Path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.22:19:48::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-22.22:19:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2020-05-22.22:19:48::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2020-05-22.22:19:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-22.22:19:48::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-22.22:19:48::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-05-22.22:19:48::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-22.22:19:48::SCWWriter::formatted JSON is {
	"platformName":	"lab5_1aa",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"lab5_1aa",
	"platHandOff":	"D:/work/VHDL/lab5/lab5_1/lab5_1.xsa",
	"platIntHandOff":	"<platformDir>/hw/lab5_1.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"lab5_1aa",
	"systems":	[{
			"systemName":	"lab5_1aa",
			"systemDesc":	"lab5_1aa",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"lab5_1aa",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"312dc5bd35294b5f12341aaacf35c7e0",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2020-05-22.22:20:03::SCWPlatform::Started generating the artifacts platform lab5_1aa
TRACE::2020-05-22.22:20:03::SCWPlatform::Sanity checking of platform is completed
LOG::2020-05-22.22:20:03::SCWPlatform::Started generating the artifacts for system configuration lab5_1aa
LOG::2020-05-22.22:20:03::SCWSystem::Checking the domain standalone_domain
LOG::2020-05-22.22:20:03::SCWSystem::Not a boot domain 
LOG::2020-05-22.22:20:03::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-05-22.22:20:03::SCWDomain::Generating domain artifcats
TRACE::2020-05-22.22:20:03::SCWMssOS::Generating standalone artifcats
TRACE::2020-05-22.22:20:03::SCWMssOS:: Copying the user libraries. 
TRACE::2020-05-22.22:20:03::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.22:20:03::SCWPlatform::DSA given D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.22:20:03::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.22:20:03::SCWPlatform::DSA directory D:/work/VHDL/lab5_1aa/hw
TRACE::2020-05-22.22:20:03::SCWPlatform:: Platform Path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.22:20:03::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-22.22:20:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2020-05-22.22:20:03::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2020-05-22.22:20:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-22.22:20:03::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-22.22:20:03::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-05-22.22:20:03::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-22.22:20:03::SCWMssOS::Completed writing the mss file at D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp
TRACE::2020-05-22.22:20:03::SCWMssOS::Mss edits present, copying mssfile into export location D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-22.22:20:03::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-05-22.22:20:03::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-05-22.22:20:03::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2020-05-22.22:20:03::SCWMssOS::skipping the bsp build ... 
TRACE::2020-05-22.22:20:03::SCWMssOS::Copying to export directory.
TRACE::2020-05-22.22:20:04::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-05-22.22:20:04::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-05-22.22:20:04::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-05-22.22:20:04::SCWSystem::Completed Processing the sysconfig lab5_1aa
LOG::2020-05-22.22:20:04::SCWPlatform::Completed generating the artifacts for system configuration lab5_1aa
TRACE::2020-05-22.22:20:04::SCWPlatform::Started preparing the platform 
TRACE::2020-05-22.22:20:04::SCWSystem::Writing the bif file for system config lab5_1aa
TRACE::2020-05-22.22:20:04::SCWSystem::dir created 
TRACE::2020-05-22.22:20:04::SCWSystem::Writing the bif 
TRACE::2020-05-22.22:20:04::SCWPlatform::Started writing the spfm file 
TRACE::2020-05-22.22:20:04::SCWPlatform::Started writing the xpfm file 
TRACE::2020-05-22.22:20:04::SCWPlatform::Completed generating the platform
TRACE::2020-05-22.22:20:04::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.22:20:04::SCWPlatform::DSA given D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.22:20:04::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.22:20:04::SCWPlatform::DSA directory D:/work/VHDL/lab5_1aa/hw
TRACE::2020-05-22.22:20:04::SCWPlatform:: Platform Path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.22:20:04::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-22.22:20:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2020-05-22.22:20:04::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2020-05-22.22:20:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-22.22:20:04::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-22.22:20:04::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-05-22.22:20:04::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-22.22:20:04::SCWWriter::formatted JSON is {
	"platformName":	"lab5_1aa",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"lab5_1aa",
	"platHandOff":	"D:/work/VHDL/lab5/lab5_1/lab5_1.xsa",
	"platIntHandOff":	"<platformDir>/hw/lab5_1.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"lab5_1aa",
	"systems":	[{
			"systemName":	"lab5_1aa",
			"systemDesc":	"lab5_1aa",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"lab5_1aa",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"312dc5bd35294b5f12341aaacf35c7e0",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-05-22.22:20:04::SCWPlatform::updated the xpfm file.
TRACE::2020-05-22.22:20:14::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.22:20:14::SCWPlatform::DSA given D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.22:20:14::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.22:20:14::SCWPlatform::DSA directory D:/work/VHDL/lab5_1aa/hw
TRACE::2020-05-22.22:20:14::SCWPlatform:: Platform Path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.22:20:14::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-22.22:20:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2020-05-22.22:20:14::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2020-05-22.22:20:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-22.22:20:14::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-22.22:20:14::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-05-22.22:20:14::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-22.22:23:38::SCWPlatform::Clearing the existing platform
TRACE::2020-05-22.22:23:38::SCWSystem::Clearing the existing sysconfig
TRACE::2020-05-22.22:23:38::SCWMssOS::Removing the swdes entry for  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-22.22:23:38::SCWSystem::Clearing the domains completed.
TRACE::2020-05-22.22:23:38::SCWPlatform::Clearing the opened hw db.
TRACE::2020-05-22.22:23:38::SCWPlatform::DSA given D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.22:23:38::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.22:23:38::SCWPlatform:: Platform location is D:/work/VHDL/lab5_1aa/hw
TRACE::2020-05-22.22:23:38::SCWPlatform:: Platform Path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.22:23:38::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-22.22:23:38::SCWPlatform::Removing the HwDB with name D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.22:23:38::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.22:23:38::SCWPlatform::DSA given D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.22:23:38::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.22:23:38::SCWPlatform::DSA directory D:/work/VHDL/lab5_1aa/hw
TRACE::2020-05-22.22:23:38::SCWPlatform:: Platform Path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.22:23:38::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-22.22:23:38::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-05-22.22:23:38::SCWPlatform::Opened new HwDB with name design_1_wrapper_7
TRACE::2020-05-22.22:23:38::SCWReader::Active system found as  lab5_1aa
TRACE::2020-05-22.22:23:38::SCWReader::Handling sysconfig lab5_1aa
TRACE::2020-05-22.22:23:38::SCWDomain::checking for install qemu data   : 
TRACE::2020-05-22.22:23:38::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.22:23:38::SCWPlatform::DSA given D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.22:23:38::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.22:23:38::SCWPlatform::DSA directory D:/work/VHDL/lab5_1aa/hw
TRACE::2020-05-22.22:23:38::SCWPlatform:: Platform Path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.22:23:38::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-22.22:23:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2020-05-22.22:23:38::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2020-05-22.22:23:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-22.22:23:38::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.22:23:38::SCWPlatform::DSA given D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.22:23:38::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.22:23:38::SCWPlatform::DSA directory D:/work/VHDL/lab5_1aa/hw
TRACE::2020-05-22.22:23:38::SCWPlatform:: Platform Path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.22:23:38::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-22.22:23:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2020-05-22.22:23:38::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2020-05-22.22:23:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-22.22:23:38::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.22:23:38::SCWPlatform::DSA given D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.22:23:38::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.22:23:38::SCWPlatform::DSA directory D:/work/VHDL/lab5_1aa/hw
TRACE::2020-05-22.22:23:38::SCWPlatform:: Platform Path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.22:23:38::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-22.22:23:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2020-05-22.22:23:38::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2020-05-22.22:23:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-22.22:23:38::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-22.22:23:38::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-05-22.22:23:38::SCWMssOS::No sw design opened at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-22.22:23:38::SCWMssOS::mss exists loading the mss file  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-22.22:23:38::SCWMssOS::Opened the sw design from mss  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-22.22:23:38::SCWMssOS::Adding the swdes entry D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2020-05-22.22:23:38::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-22.22:23:38::SCWMssOS::Opened the sw design.  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-22.22:23:38::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-05-22.22:23:38::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-05-22.22:23:38::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.22:23:38::SCWPlatform::DSA given D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.22:23:38::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.22:23:38::SCWPlatform::DSA directory D:/work/VHDL/lab5_1aa/hw
TRACE::2020-05-22.22:23:38::SCWPlatform:: Platform Path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.22:23:38::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-22.22:23:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2020-05-22.22:23:38::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2020-05-22.22:23:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-22.22:23:38::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-22.22:23:38::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-05-22.22:23:38::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-22.22:23:38::SCWReader::No isolation master present  
TRACE::2020-05-22.22:23:41::SCWPlatform::DSA given D:/work/VHDL/lab5_1aa/tempdsa/lab5_1.xsa
TRACE::2020-05-22.22:23:41::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_1aa/tempdsa/lab5_1.xsa
TRACE::2020-05-22.22:23:41::SCWPlatform:: Platform location is D:/work/VHDL/lab5_1aa/tempdsa
TRACE::2020-05-22.22:23:41::SCWPlatform:: Platform Path D:/work/VHDL/lab5_1aa/tempdsa/lab5_1.xsa
TRACE::2020-05-22.22:23:41::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-22.22:23:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-22.22:23:41::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2020-05-22.22:23:41::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.22:23:41::SCWPlatform::DSA given D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.22:23:41::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.22:23:41::SCWPlatform::DSA directory D:/work/VHDL/lab5_1aa/hw
TRACE::2020-05-22.22:23:41::SCWPlatform:: Platform Path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.22:23:41::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-22.22:23:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2020-05-22.22:23:41::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2020-05-22.22:23:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-22.22:23:41::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.22:23:41::SCWPlatform::DSA given D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.22:23:41::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.22:23:41::SCWPlatform::DSA directory D:/work/VHDL/lab5_1aa/hw
TRACE::2020-05-22.22:23:41::SCWPlatform:: Platform Path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.22:23:41::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-22.22:23:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2020-05-22.22:23:41::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2020-05-22.22:23:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-22.22:23:41::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-22.22:23:41::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-05-22.22:23:41::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-22.22:23:41::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_1aa/tempdsa/lab5_1.xsa
TRACE::2020-05-22.22:23:41::SCWPlatform::DSA given D:/work/VHDL/lab5_1aa/tempdsa/lab5_1.xsa
TRACE::2020-05-22.22:23:41::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_1aa/tempdsa/lab5_1.xsa
TRACE::2020-05-22.22:23:41::SCWPlatform::DSA directory D:/work/VHDL/lab5_1aa/tempdsa
TRACE::2020-05-22.22:23:41::SCWPlatform:: Platform Path D:/work/VHDL/lab5_1aa/tempdsa/lab5_1.xsa
TRACE::2020-05-22.22:23:41::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-22.22:23:41::SCWPlatform::update - Opened existing hwdb design_1_wrapper_8
TRACE::2020-05-22.22:23:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-22.22:23:41::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2020-05-22.22:23:41::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.22:23:41::SCWPlatform::DSA given D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.22:23:41::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.22:23:41::SCWPlatform::DSA directory D:/work/VHDL/lab5_1aa/hw
TRACE::2020-05-22.22:23:41::SCWPlatform:: Platform Path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.22:23:41::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-22.22:23:41::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-05-22.22:23:41::SCWPlatform::Opened new HwDB with name design_1_wrapper_9
TRACE::2020-05-22.22:23:41::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.22:23:41::SCWPlatform::DSA given D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.22:23:41::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.22:23:41::SCWPlatform::DSA directory D:/work/VHDL/lab5_1aa/hw
TRACE::2020-05-22.22:23:41::SCWPlatform:: Platform Path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.22:23:41::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-22.22:23:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_9
TRACE::2020-05-22.22:23:41::SCWPlatform::Opened existing hwdb design_1_wrapper_9
TRACE::2020-05-22.22:23:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-22.22:23:41::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-22.22:23:41::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-05-22.22:23:41::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-22.22:23:41::SCWWriter::formatted JSON is {
	"platformName":	"lab5_1aa",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"lab5_1aa",
	"platHandOff":	"D:/work/VHDL/lab5/lab5_1/lab5_1.xsa",
	"platIntHandOff":	"<platformDir>/hw/lab5_1.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"lab5_1aa",
	"systems":	[{
			"systemName":	"lab5_1aa",
			"systemDesc":	"lab5_1aa",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"lab5_1aa",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"312dc5bd35294b5f12341aaacf35c7e0",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2020-05-22.22:23:49::SCWPlatform::Started generating the artifacts platform lab5_1aa
TRACE::2020-05-22.22:23:49::SCWPlatform::Sanity checking of platform is completed
LOG::2020-05-22.22:23:49::SCWPlatform::Started generating the artifacts for system configuration lab5_1aa
LOG::2020-05-22.22:23:49::SCWSystem::Checking the domain standalone_domain
LOG::2020-05-22.22:23:49::SCWSystem::Not a boot domain 
LOG::2020-05-22.22:23:49::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-05-22.22:23:49::SCWDomain::Generating domain artifcats
TRACE::2020-05-22.22:23:49::SCWMssOS::Generating standalone artifcats
TRACE::2020-05-22.22:23:49::SCWMssOS:: Copying the user libraries. 
TRACE::2020-05-22.22:23:49::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.22:23:49::SCWPlatform::DSA given D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.22:23:49::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.22:23:49::SCWPlatform::DSA directory D:/work/VHDL/lab5_1aa/hw
TRACE::2020-05-22.22:23:49::SCWPlatform:: Platform Path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.22:23:49::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-22.22:23:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_9
TRACE::2020-05-22.22:23:49::SCWPlatform::Opened existing hwdb design_1_wrapper_9
TRACE::2020-05-22.22:23:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-22.22:23:49::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-22.22:23:49::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-05-22.22:23:49::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-22.22:23:49::SCWMssOS::Completed writing the mss file at D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp
TRACE::2020-05-22.22:23:49::SCWMssOS::Mss edits present, copying mssfile into export location D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-22.22:23:49::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-05-22.22:23:49::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-05-22.22:23:49::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2020-05-22.22:23:49::SCWMssOS::skipping the bsp build ... 
TRACE::2020-05-22.22:23:49::SCWMssOS::Copying to export directory.
TRACE::2020-05-22.22:23:49::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-05-22.22:23:49::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-05-22.22:23:49::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-05-22.22:23:49::SCWSystem::Completed Processing the sysconfig lab5_1aa
LOG::2020-05-22.22:23:49::SCWPlatform::Completed generating the artifacts for system configuration lab5_1aa
TRACE::2020-05-22.22:23:49::SCWPlatform::Started preparing the platform 
TRACE::2020-05-22.22:23:49::SCWSystem::Writing the bif file for system config lab5_1aa
TRACE::2020-05-22.22:23:49::SCWSystem::dir created 
TRACE::2020-05-22.22:23:49::SCWSystem::Writing the bif 
TRACE::2020-05-22.22:23:49::SCWPlatform::Started writing the spfm file 
TRACE::2020-05-22.22:23:49::SCWPlatform::Started writing the xpfm file 
TRACE::2020-05-22.22:23:49::SCWPlatform::Completed generating the platform
TRACE::2020-05-22.22:23:49::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.22:23:49::SCWPlatform::DSA given D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.22:23:49::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.22:23:49::SCWPlatform::DSA directory D:/work/VHDL/lab5_1aa/hw
TRACE::2020-05-22.22:23:49::SCWPlatform:: Platform Path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.22:23:49::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-22.22:23:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_9
TRACE::2020-05-22.22:23:49::SCWPlatform::Opened existing hwdb design_1_wrapper_9
TRACE::2020-05-22.22:23:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-22.22:23:49::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-22.22:23:49::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-05-22.22:23:49::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-22.22:23:49::SCWWriter::formatted JSON is {
	"platformName":	"lab5_1aa",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"lab5_1aa",
	"platHandOff":	"D:/work/VHDL/lab5/lab5_1/lab5_1.xsa",
	"platIntHandOff":	"<platformDir>/hw/lab5_1.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"lab5_1aa",
	"systems":	[{
			"systemName":	"lab5_1aa",
			"systemDesc":	"lab5_1aa",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"lab5_1aa",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"312dc5bd35294b5f12341aaacf35c7e0",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-05-22.22:23:49::SCWPlatform::updated the xpfm file.
TRACE::2020-05-22.22:23:49::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.22:23:49::SCWPlatform::DSA given D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.22:23:49::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.22:23:49::SCWPlatform::DSA directory D:/work/VHDL/lab5_1aa/hw
TRACE::2020-05-22.22:23:49::SCWPlatform:: Platform Path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.22:23:49::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-22.22:23:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_9
TRACE::2020-05-22.22:23:49::SCWPlatform::Opened existing hwdb design_1_wrapper_9
TRACE::2020-05-22.22:23:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-22.22:23:49::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-22.22:23:49::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-05-22.22:23:49::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-22.23:25:52::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.23:25:53::SCWPlatform::DSA given D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.23:25:53::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.23:25:57::SCWPlatform::DSA directory D:/work/VHDL/lab5_1aa/hw
TRACE::2020-05-22.23:25:57::SCWPlatform:: Platform Path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.23:25:57::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-22.23:25:57::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-05-22.23:25:57::SCWPlatform::Opened new HwDB with name design_1_wrapper
TRACE::2020-05-22.23:25:57::SCWReader::Active system found as  lab5_1aa
TRACE::2020-05-22.23:25:57::SCWReader::Handling sysconfig lab5_1aa
TRACE::2020-05-22.23:25:57::SCWDomain::checking for install qemu data   : 
TRACE::2020-05-22.23:25:57::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.23:25:57::SCWPlatform::DSA given D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.23:25:57::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.23:25:57::SCWPlatform::DSA directory D:/work/VHDL/lab5_1aa/hw
TRACE::2020-05-22.23:25:57::SCWPlatform:: Platform Path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.23:25:57::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-22.23:25:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-05-22.23:25:57::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-05-22.23:25:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-22.23:25:57::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.23:25:57::SCWPlatform::DSA given D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.23:25:57::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.23:25:57::SCWPlatform::DSA directory D:/work/VHDL/lab5_1aa/hw
TRACE::2020-05-22.23:25:57::SCWPlatform:: Platform Path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.23:25:57::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-22.23:25:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-05-22.23:25:57::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-05-22.23:25:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-22.23:25:57::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.23:25:57::SCWPlatform::DSA given D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.23:25:57::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.23:25:57::SCWPlatform::DSA directory D:/work/VHDL/lab5_1aa/hw
TRACE::2020-05-22.23:25:57::SCWPlatform:: Platform Path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.23:25:57::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-22.23:25:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-05-22.23:25:57::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-05-22.23:25:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-22.23:25:57::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-22.23:25:57::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-05-22.23:25:57::SCWMssOS::No sw design opened at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-22.23:25:57::SCWMssOS::mss exists loading the mss file  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-22.23:25:57::SCWMssOS::Opened the sw design from mss  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-22.23:25:57::SCWMssOS::Adding the swdes entry D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2020-05-22.23:25:57::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-22.23:25:57::SCWMssOS::Opened the sw design.  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-22.23:25:57::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-05-22.23:25:57::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-05-22.23:25:57::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.23:25:57::SCWPlatform::DSA given D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.23:25:57::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.23:25:57::SCWPlatform::DSA directory D:/work/VHDL/lab5_1aa/hw
TRACE::2020-05-22.23:25:57::SCWPlatform:: Platform Path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.23:25:57::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-22.23:25:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-05-22.23:25:57::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-05-22.23:25:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-22.23:25:57::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-22.23:25:57::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-05-22.23:25:57::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-22.23:25:57::SCWReader::No isolation master present  
TRACE::2020-05-22.23:26:01::SCWPlatform::DSA given D:/work/VHDL/lab5_1aa/tempdsa/lab5_1.xsa
TRACE::2020-05-22.23:26:01::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_1aa/tempdsa/lab5_1.xsa
TRACE::2020-05-22.23:26:01::SCWPlatform:: Platform location is D:/work/VHDL/lab5_1aa/tempdsa
TRACE::2020-05-22.23:26:01::SCWPlatform:: Platform Path D:/work/VHDL/lab5_1aa/tempdsa/lab5_1.xsa
TRACE::2020-05-22.23:26:01::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-22.23:26:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-22.23:26:01::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2020-05-22.23:26:01::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.23:26:01::SCWPlatform::DSA given D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.23:26:01::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.23:26:01::SCWPlatform::DSA directory D:/work/VHDL/lab5_1aa/hw
TRACE::2020-05-22.23:26:01::SCWPlatform:: Platform Path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.23:26:01::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-22.23:26:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-05-22.23:26:01::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-05-22.23:26:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-22.23:26:01::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.23:26:01::SCWPlatform::DSA given D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.23:26:01::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.23:26:01::SCWPlatform::DSA directory D:/work/VHDL/lab5_1aa/hw
TRACE::2020-05-22.23:26:01::SCWPlatform:: Platform Path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.23:26:01::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-22.23:26:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-05-22.23:26:01::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-05-22.23:26:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-22.23:26:01::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-22.23:26:01::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-05-22.23:26:01::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-22.23:26:01::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_1aa/tempdsa/lab5_1.xsa
TRACE::2020-05-22.23:26:01::SCWPlatform::DSA given D:/work/VHDL/lab5_1aa/tempdsa/lab5_1.xsa
TRACE::2020-05-22.23:26:01::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_1aa/tempdsa/lab5_1.xsa
TRACE::2020-05-22.23:26:01::SCWPlatform::DSA directory D:/work/VHDL/lab5_1aa/tempdsa
TRACE::2020-05-22.23:26:01::SCWPlatform:: Platform Path D:/work/VHDL/lab5_1aa/tempdsa/lab5_1.xsa
TRACE::2020-05-22.23:26:01::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-22.23:26:01::SCWPlatform::update - Opened existing hwdb design_1_wrapper_0
TRACE::2020-05-22.23:26:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-22.23:26:01::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2020-05-22.23:26:02::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.23:26:02::SCWPlatform::DSA given D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.23:26:02::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.23:26:02::SCWPlatform::DSA directory D:/work/VHDL/lab5_1aa/hw
TRACE::2020-05-22.23:26:02::SCWPlatform:: Platform Path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.23:26:02::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-22.23:26:02::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-05-22.23:26:02::SCWPlatform::Opened new HwDB with name design_1_wrapper_1
TRACE::2020-05-22.23:26:02::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.23:26:02::SCWPlatform::DSA given D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.23:26:02::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.23:26:02::SCWPlatform::DSA directory D:/work/VHDL/lab5_1aa/hw
TRACE::2020-05-22.23:26:02::SCWPlatform:: Platform Path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.23:26:02::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-22.23:26:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-05-22.23:26:02::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-05-22.23:26:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-22.23:26:02::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-22.23:26:02::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-05-22.23:26:02::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-22.23:26:02::SCWWriter::formatted JSON is {
	"platformName":	"lab5_1aa",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"lab5_1aa",
	"platHandOff":	"D:/work/VHDL/lab5/lab5_1/lab5_1.xsa",
	"platIntHandOff":	"<platformDir>/hw/lab5_1.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"lab5_1aa",
	"systems":	[{
			"systemName":	"lab5_1aa",
			"systemDesc":	"lab5_1aa",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"lab5_1aa",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"312dc5bd35294b5f12341aaacf35c7e0",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2020-05-22.23:30:41::SCWPlatform::Started generating the artifacts platform lab5_1aa
TRACE::2020-05-22.23:30:41::SCWPlatform::Sanity checking of platform is completed
LOG::2020-05-22.23:30:41::SCWPlatform::Started generating the artifacts for system configuration lab5_1aa
LOG::2020-05-22.23:30:41::SCWSystem::Checking the domain standalone_domain
LOG::2020-05-22.23:30:41::SCWSystem::Not a boot domain 
LOG::2020-05-22.23:30:41::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-05-22.23:30:41::SCWDomain::Generating domain artifcats
TRACE::2020-05-22.23:30:41::SCWMssOS::Generating standalone artifcats
TRACE::2020-05-22.23:30:41::SCWMssOS:: Copying the user libraries. 
TRACE::2020-05-22.23:30:41::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.23:30:41::SCWPlatform::DSA given D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.23:30:41::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.23:30:41::SCWPlatform::DSA directory D:/work/VHDL/lab5_1aa/hw
TRACE::2020-05-22.23:30:41::SCWPlatform:: Platform Path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.23:30:41::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-22.23:30:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-05-22.23:30:41::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-05-22.23:30:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-22.23:30:41::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-22.23:30:41::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-05-22.23:30:41::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-22.23:30:41::SCWMssOS::Completed writing the mss file at D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp
TRACE::2020-05-22.23:30:41::SCWMssOS::Mss edits present, copying mssfile into export location D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-22.23:30:42::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-05-22.23:30:42::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-05-22.23:30:42::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2020-05-22.23:30:42::SCWMssOS::skipping the bsp build ... 
TRACE::2020-05-22.23:30:42::SCWMssOS::Copying to export directory.
TRACE::2020-05-22.23:30:42::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-05-22.23:30:42::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-05-22.23:30:42::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-05-22.23:30:42::SCWSystem::Completed Processing the sysconfig lab5_1aa
LOG::2020-05-22.23:30:42::SCWPlatform::Completed generating the artifacts for system configuration lab5_1aa
TRACE::2020-05-22.23:30:42::SCWPlatform::Started preparing the platform 
TRACE::2020-05-22.23:30:42::SCWSystem::Writing the bif file for system config lab5_1aa
TRACE::2020-05-22.23:30:42::SCWSystem::dir created 
TRACE::2020-05-22.23:30:42::SCWSystem::Writing the bif 
TRACE::2020-05-22.23:30:42::SCWPlatform::Started writing the spfm file 
TRACE::2020-05-22.23:30:42::SCWPlatform::Started writing the xpfm file 
TRACE::2020-05-22.23:30:42::SCWPlatform::Completed generating the platform
TRACE::2020-05-22.23:30:42::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.23:30:42::SCWPlatform::DSA given D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.23:30:42::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.23:30:42::SCWPlatform::DSA directory D:/work/VHDL/lab5_1aa/hw
TRACE::2020-05-22.23:30:42::SCWPlatform:: Platform Path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.23:30:42::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-22.23:30:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-05-22.23:30:42::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-05-22.23:30:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-22.23:30:42::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-22.23:30:42::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-05-22.23:30:42::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-22.23:30:42::SCWWriter::formatted JSON is {
	"platformName":	"lab5_1aa",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"lab5_1aa",
	"platHandOff":	"D:/work/VHDL/lab5/lab5_1/lab5_1.xsa",
	"platIntHandOff":	"<platformDir>/hw/lab5_1.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"lab5_1aa",
	"systems":	[{
			"systemName":	"lab5_1aa",
			"systemDesc":	"lab5_1aa",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"lab5_1aa",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"312dc5bd35294b5f12341aaacf35c7e0",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-05-22.23:30:42::SCWPlatform::updated the xpfm file.
TRACE::2020-05-22.23:30:43::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.23:30:43::SCWPlatform::DSA given D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.23:30:43::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.23:30:43::SCWPlatform::DSA directory D:/work/VHDL/lab5_1aa/hw
TRACE::2020-05-22.23:30:43::SCWPlatform:: Platform Path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-22.23:30:43::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-22.23:30:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-05-22.23:30:43::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-05-22.23:30:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-22.23:30:43::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-22.23:30:43::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-05-22.23:30:43::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-30.16:12:52::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-30.16:12:52::SCWPlatform::DSA given D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-30.16:12:52::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-30.16:13:01::SCWPlatform::DSA directory D:/work/VHDL/lab5_1aa/hw
TRACE::2020-05-30.16:13:01::SCWPlatform:: Platform Path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-30.16:13:01::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-30.16:13:01::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-05-30.16:13:01::SCWPlatform::Opened new HwDB with name design_1_wrapper_0
TRACE::2020-05-30.16:13:01::SCWReader::Active system found as  lab5_1aa
TRACE::2020-05-30.16:13:01::SCWReader::Handling sysconfig lab5_1aa
TRACE::2020-05-30.16:13:01::SCWDomain::checking for install qemu data   : 
TRACE::2020-05-30.16:13:01::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-30.16:13:01::SCWPlatform::DSA given D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-30.16:13:01::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-30.16:13:01::SCWPlatform::DSA directory D:/work/VHDL/lab5_1aa/hw
TRACE::2020-05-30.16:13:01::SCWPlatform:: Platform Path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-30.16:13:01::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-30.16:13:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-05-30.16:13:01::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-05-30.16:13:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-30.16:13:01::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-30.16:13:01::SCWPlatform::DSA given D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-30.16:13:01::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-30.16:13:01::SCWPlatform::DSA directory D:/work/VHDL/lab5_1aa/hw
TRACE::2020-05-30.16:13:01::SCWPlatform:: Platform Path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-30.16:13:01::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-30.16:13:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-05-30.16:13:01::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-05-30.16:13:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-30.16:13:01::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-30.16:13:01::SCWPlatform::DSA given D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-30.16:13:01::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-30.16:13:01::SCWPlatform::DSA directory D:/work/VHDL/lab5_1aa/hw
TRACE::2020-05-30.16:13:01::SCWPlatform:: Platform Path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-30.16:13:01::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-30.16:13:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-05-30.16:13:01::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-05-30.16:13:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-30.16:13:01::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-30.16:13:01::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-05-30.16:13:01::SCWMssOS::No sw design opened at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-30.16:13:01::SCWMssOS::mss exists loading the mss file  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-30.16:13:01::SCWMssOS::Opened the sw design from mss  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-30.16:13:01::SCWMssOS::Adding the swdes entry D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2020-05-30.16:13:01::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-30.16:13:02::SCWMssOS::Opened the sw design.  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-30.16:13:02::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-05-30.16:13:02::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-05-30.16:13:02::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-30.16:13:02::SCWPlatform::DSA given D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-30.16:13:02::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-30.16:13:02::SCWPlatform::DSA directory D:/work/VHDL/lab5_1aa/hw
TRACE::2020-05-30.16:13:02::SCWPlatform:: Platform Path D:/work/VHDL/lab5_1aa/hw/lab5_1.xsa
TRACE::2020-05-30.16:13:02::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-30.16:13:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-05-30.16:13:02::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-05-30.16:13:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-30.16:13:02::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-30.16:13:02::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-05-30.16:13:02::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-30.16:13:02::SCWReader::No isolation master present  
TRACE::2020-05-30.16:13:02::SCWMssOS::cleaning the bsp 
TRACE::2020-05-30.16:13:02::SCWMssOS::System Command Ran  D: & cd  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp & make clean 
TRACE::2020-05-30.16:13:02::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_3/src -s clean 

TRACE::2020-05-30.16:13:02::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_10/src -s clean 

TRACE::2020-05-30.16:13:02::SCWMssOS::make -C microblaze_0/libsrc/myip_v1_0/src -s clean 

ERROR::2020-05-30.16:13:02::SCWSystem::Error in Processing the domain standalone_domain
TRACE::2020-05-30.16:13:07::SCWMssOS::cleaning the bsp 
TRACE::2020-05-30.16:13:07::SCWMssOS::System Command Ran  D: & cd  D:/work/VHDL/lab5_1aa/microblaze_0/standalone_domain/bsp & make clean 
TRACE::2020-05-30.16:13:08::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_3/src -s clean 

TRACE::2020-05-30.16:13:08::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_10/src -s clean 

TRACE::2020-05-30.16:13:08::SCWMssOS::make -C microblaze_0/libsrc/myip_v1_0/src -s clean 

ERROR::2020-05-30.16:13:08::SCWSystem::Error in Processing the domain standalone_domain
