

================================================================
== Vitis HLS Report for 'cordiccart2pol'
================================================================
* Date:           Thu Aug 11 21:52:21 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        cordic_hls_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.297 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      354|      354|  3.540 us|  3.540 us|  355|  355|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_49_1  |      288|      288|        18|         18|          1|    16|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    630|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|   30|    2367|   4180|    -|
|Memory           |        4|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|    556|    -|
|Register         |        -|    -|     899|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        4|   30|    3266|   5366|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        1|   13|       3|     10|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------+------------------------------------+---------+----+-----+------+-----+
    |                Instance               |               Module               | BRAM_18K| DSP|  FF |  LUT | URAM|
    +---------------------------------------+------------------------------------+---------+----+-----+------+-----+
    |CTRL_s_axi_U                           |CTRL_s_axi                          |        0|   0|  182|   296|    0|
    |control_s_axi_U                        |control_s_axi                       |        0|   0|   36|    40|    0|
    |dadddsub_64ns_64ns_64_7_full_dsp_1_U8  |dadddsub_64ns_64ns_64_7_full_dsp_1  |        0|   3|  630|  1141|    0|
    |dadddsub_64ns_64ns_64_7_full_dsp_1_U9  |dadddsub_64ns_64ns_64_7_full_dsp_1  |        0|   3|  630|  1141|    0|
    |ddiv_64ns_64ns_64_59_no_dsp_1_U12      |ddiv_64ns_64ns_64_59_no_dsp_1       |        0|   0|    0|     0|    0|
    |dmul_64ns_64ns_64_7_max_dsp_1_U10      |dmul_64ns_64ns_64_7_max_dsp_1       |        0|  11|  342|   586|    0|
    |dmul_64ns_64ns_64_7_max_dsp_1_U11      |dmul_64ns_64ns_64_7_max_dsp_1       |        0|  11|  342|   586|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U1      |fadd_32ns_32ns_32_5_full_dsp_1      |        0|   2|  205|   390|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U6         |fcmp_32ns_32ns_1_2_no_dsp_1         |        0|   0|    0|     0|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U7         |fcmp_32ns_32ns_1_2_no_dsp_1         |        0|   0|    0|     0|    0|
    |fpext_32ns_64_2_no_dsp_1_U4            |fpext_32ns_64_2_no_dsp_1            |        0|   0|    0|     0|    0|
    |fpext_32ns_64_2_no_dsp_1_U5            |fpext_32ns_64_2_no_dsp_1            |        0|   0|    0|     0|    0|
    |fptrunc_64ns_32_2_no_dsp_1_U2          |fptrunc_64ns_32_2_no_dsp_1          |        0|   0|    0|     0|    0|
    |fptrunc_64ns_32_2_no_dsp_1_U3          |fptrunc_64ns_32_2_no_dsp_1          |        0|   0|    0|     0|    0|
    +---------------------------------------+------------------------------------+---------+----+-----+------+-----+
    |Total                                  |                                    |        0|  30| 2367|  4180|    0|
    +---------------------------------------+------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------+-------+---------+---+----+-----+------+-----+------+-------------+
    | Memory| Module| BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------+-------+---------+---+----+-----+------+-----+------+-------------+
    |cf0_U  |cf0    |        2|  0|   0|    0|    16|   64|     1|         1024|
    |cf1_U  |cf1    |        2|  0|   0|    0|    16|   64|     1|         1024|
    +-------+-------+---------+---+----+-----+------+-----+------+-------------+
    |Total  |       |        4|  0|   0|    0|    32|  128|     2|         2048|
    +-------+-------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln49_fu_398_p2       |         +|   0|  0|  13|           5|           1|
    |and_ln27_fu_283_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln29_1_fu_348_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln29_fu_323_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln53_fu_450_p2       |       and|   0|  0|   2|           1|           1|
    |icmp_ln27_1_fu_271_p2    |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln27_fu_265_p2      |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln29_1_fu_311_p2    |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln29_fu_305_p2      |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln49_fu_404_p2      |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln53_1_fu_440_p2    |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln53_fu_434_p2      |      icmp|   0|  0|  11|           8|           2|
    |or_ln27_fu_277_p2        |        or|   0|  0|   2|           1|           1|
    |or_ln29_fu_317_p2        |        or|   0|  0|   2|           1|           1|
    |or_ln53_fu_446_p2        |        or|   0|  0|   2|           1|           1|
    |grp_fu_187_p0            |    select|   0|  0|  64|           1|          64|
    |select_ln27_1_fu_377_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln27_2_fu_391_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln27_fu_362_p3    |    select|   0|  0|  32|           1|          32|
    |select_ln29_1_fu_370_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln29_2_fu_384_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln29_fu_354_p3    |    select|   0|  0|  32|           1|          30|
    |select_ln53_1_fu_484_p3  |    select|   0|  0|  64|           1|          64|
    |select_ln53_2_fu_469_p3  |    select|   0|  0|  64|           1|          64|
    |xor_ln33_fu_328_p2       |       xor|   0|  0|  33|          32|          33|
    |xor_ln39_fu_338_p2       |       xor|   0|  0|  33|          32|          33|
    |xor_ln61_fu_459_p2       |       xor|   0|  0|  65|          64|          65|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 630|         247|         536|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+-----+-----------+-----+-----------+
    |        Name        | LUT | Input Size| Bits| Total Bits|
    +--------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm           |  430|         85|    1|         85|
    |empty_reg_149       |    9|          2|   32|         64|
    |grp_fu_184_p0       |   20|          4|   64|        256|
    |grp_fu_190_p0       |   14|          3|   32|         96|
    |grp_fu_199_opcode   |   14|          3|    5|         15|
    |grp_fu_199_p0       |   14|          3|   32|         96|
    |grp_fu_212_opcode   |   14|          3|    2|          6|
    |grp_fu_216_opcode   |   14|          3|    2|          6|
    |i_reg_138           |    9|          2|    5|         10|
    |x_assign_1_reg_159  |    9|          2|   32|         64|
    |y_assign_1_reg_169  |    9|          2|   32|         64|
    +--------------------+-----+-----------+-----+-----------+
    |Total               |  556|        112|  239|        762|
    +--------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |add2_reg_616         |  32|   0|   32|          0|
    |add_ln49_reg_543     |   5|   0|    5|          0|
    |and_ln53_reg_571     |   1|   0|    1|          0|
    |ap_CS_fsm            |  84|   0|   84|          0|
    |cf0_load_reg_578     |  64|   0|   64|          0|
    |cf1_load_reg_590     |  64|   0|   64|          0|
    |conv_reg_584         |  64|   0|   64|          0|
    |div_le_reg_641       |  64|   0|   64|          0|
    |empty_reg_149        |  32|   0|   32|          0|
    |i_reg_138            |   5|   0|    5|          0|
    |icmp_ln53_1_reg_556  |   1|   0|    1|          0|
    |icmp_ln53_reg_551    |   1|   0|    1|          0|
    |mul1_reg_611         |  64|   0|   64|          0|
    |mul_reg_606          |  64|   0|   64|          0|
    |reg_233              |  64|   0|   64|          0|
    |reg_240              |  64|   0|   64|          0|
    |reg_244              |  64|   0|   64|          0|
    |tem_reg_601          |  32|   0|   32|          0|
    |tmp_1_reg_518        |   1|   0|    1|          0|
    |tmp_3_reg_523        |   1|   0|    1|          0|
    |x_assign_1_reg_159   |  32|   0|   32|          0|
    |x_read_reg_510       |  32|   0|   32|          0|
    |y_assign_1_reg_169   |  32|   0|   32|          0|
    |y_read_reg_502       |  32|   0|   32|          0|
    +---------------------+----+----+-----+-----------+
    |Total                | 899|   0|  899|          0|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-----------------------+-----+-----+------------+----------------+--------------+
|s_axi_CTRL_AWVALID     |   in|    1|       s_axi|            CTRL|       pointer|
|s_axi_CTRL_AWREADY     |  out|    1|       s_axi|            CTRL|       pointer|
|s_axi_CTRL_AWADDR      |   in|    6|       s_axi|            CTRL|       pointer|
|s_axi_CTRL_WVALID      |   in|    1|       s_axi|            CTRL|       pointer|
|s_axi_CTRL_WREADY      |  out|    1|       s_axi|            CTRL|       pointer|
|s_axi_CTRL_WDATA       |   in|   32|       s_axi|            CTRL|       pointer|
|s_axi_CTRL_WSTRB       |   in|    4|       s_axi|            CTRL|       pointer|
|s_axi_CTRL_ARVALID     |   in|    1|       s_axi|            CTRL|       pointer|
|s_axi_CTRL_ARREADY     |  out|    1|       s_axi|            CTRL|       pointer|
|s_axi_CTRL_ARADDR      |   in|    6|       s_axi|            CTRL|       pointer|
|s_axi_CTRL_RVALID      |  out|    1|       s_axi|            CTRL|       pointer|
|s_axi_CTRL_RREADY      |   in|    1|       s_axi|            CTRL|       pointer|
|s_axi_CTRL_RDATA       |  out|   32|       s_axi|            CTRL|       pointer|
|s_axi_CTRL_RRESP       |  out|    2|       s_axi|            CTRL|       pointer|
|s_axi_CTRL_BVALID      |  out|    1|       s_axi|            CTRL|       pointer|
|s_axi_CTRL_BREADY      |   in|    1|       s_axi|            CTRL|       pointer|
|s_axi_CTRL_BRESP       |  out|    2|       s_axi|            CTRL|       pointer|
|s_axi_control_AWVALID  |   in|    1|       s_axi|         control|   return void|
|s_axi_control_AWREADY  |  out|    1|       s_axi|         control|   return void|
|s_axi_control_AWADDR   |   in|    4|       s_axi|         control|   return void|
|s_axi_control_WVALID   |   in|    1|       s_axi|         control|   return void|
|s_axi_control_WREADY   |  out|    1|       s_axi|         control|   return void|
|s_axi_control_WDATA    |   in|   32|       s_axi|         control|   return void|
|s_axi_control_WSTRB    |   in|    4|       s_axi|         control|   return void|
|s_axi_control_ARVALID  |   in|    1|       s_axi|         control|   return void|
|s_axi_control_ARREADY  |  out|    1|       s_axi|         control|   return void|
|s_axi_control_ARADDR   |   in|    4|       s_axi|         control|   return void|
|s_axi_control_RVALID   |  out|    1|       s_axi|         control|   return void|
|s_axi_control_RREADY   |   in|    1|       s_axi|         control|   return void|
|s_axi_control_RDATA    |  out|   32|       s_axi|         control|   return void|
|s_axi_control_RRESP    |  out|    2|       s_axi|         control|   return void|
|s_axi_control_BVALID   |  out|    1|       s_axi|         control|   return void|
|s_axi_control_BREADY   |   in|    1|       s_axi|         control|   return void|
|s_axi_control_BRESP    |  out|    2|       s_axi|         control|   return void|
|ap_clk                 |   in|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
+-----------------------+-----+-----+------------+----------------+--------------+

