Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Wed Dec  4 12:16:28 2024
| Host         : eecs-digital-26 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing_summary -file obj/post_place_timing_summary.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Physopt postPlace
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (24)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3)
5. checking no_input_delay (19)
6. checking no_output_delay (28)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (24)
-------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: mssc/segment_state_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mssc/segment_state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mssc/segment_state_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mssc/segment_state_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mssc/segment_state_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mssc/segment_state_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mssc/segment_state_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mssc/segment_state_reg[7]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3)
------------------------------------------------
 There are 3 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (19)
-------------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (28)
--------------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -6.134     -266.259                     85                20962       -0.097       -0.251                      5                20962        0.538        0.000                       0                 10496  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                  Waveform(ns)         Period(ns)      Frequency(MHz)
-----                  ------------         ----------      --------------
gclk                   {0.000 4.000}        10.000          100.000         
  clk_100_cw_fast      {0.000 5.000}        10.000          100.000         
    clk_pixel_cw_hdmi  {0.000 6.734}        13.468          74.250          
    clk_tmds_cw_hdmi   {0.000 1.347}        2.694           371.250         
    clkfbout_cw_hdmi   {0.000 25.000}       50.000          20.000          
  clkfbout_cw_fast     {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
gclk                                                                                                                                                                     2.000        0.000                       0                     1  
  clk_100_cw_fast           -1.194      -35.314                     43                15327        0.041        0.000                      0                15327        3.000        0.000                       0                  7623  
    clk_pixel_cw_hdmi       -6.134     -230.945                     42                 5635       -0.097       -0.251                      5                 5635        6.234        0.000                       0                  2858  
    clk_tmds_cw_hdmi                                                                                                                                                     0.538        0.000                       0                     8  
    clkfbout_cw_hdmi                                                                                                                                                    47.845        0.000                       0                     3  
  clkfbout_cw_fast                                                                                                                                                       7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  gclk
  To Clock:  gclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gclk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  wizard_migcam/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  wizard_migcam/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         6.000       4.000      PLLE2_ADV_X0Y0  wizard_migcam/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  wizard_migcam/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100_cw_fast
  To Clock:  clk_100_cw_fast

Setup :           43  Failing Endpoints,  Worst Slack       -1.194ns,  Total Violation      -35.314ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.194ns  (required time - arrival time)
  Source:                 audio_processor/bandpasser/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_cw_fast  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_processor/bandpasser/partial_acc2_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_cw_fast  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_cw_fast
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_cw_fast rise@10.000ns - clk_100_cw_fast rise@0.000ns)
  Data Path Delay:        11.122ns  (logic 8.331ns (74.906%)  route 2.791ns (25.094%))
  Logic Levels:           14  (CARRY4=8 DSP48E1=2 LUT2=2 LUT5=1 MUXF7=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.133ns = ( 7.867 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.539ns
    Clock Pessimism Removal (CPR):    -0.434ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_cw_fast rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, estimated)        1.253     2.693    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.525    -5.832 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.660    -4.172    wizard_migcam/clk_100_cw_fast
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.076 r  wizard_migcam/clkout1_buf/O
                         net (fo=7622, estimated)     1.537    -2.539    audio_processor/bandpasser/clk_100_passthrough
    SLICE_X11Y76         FDRE                                         r  audio_processor/bandpasser/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y76         FDRE (Prop_fdre_C_Q)         0.456    -2.083 r  audio_processor/bandpasser/counter_reg[0]/Q
                         net (fo=103, estimated)      1.049    -1.034    audio_processor/bandpasser/counter_reg_n_0_[0]
    SLICE_X8Y78          LUT5 (Prop_lut5_I3_O)        0.124    -0.910 r  audio_processor/bandpasser/partial_acc20_i_46/O
                         net (fo=1, routed)           0.000    -0.910    audio_processor/bandpasser/partial_acc20_i_46_n_0
    SLICE_X8Y78          MUXF7 (Prop_muxf7_I1_O)      0.214    -0.696 r  audio_processor/bandpasser/partial_acc20_i_16/O
                         net (fo=2, estimated)        0.692    -0.004    audio_processor/bandpasser/y_prev[4]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[4]_PCOUT[47])
                                                      4.024     4.020 r  audio_processor/bandpasser/partial_acc20__1/PCOUT[47]
                         net (fo=1, estimated)        0.000     4.020    audio_processor/bandpasser/partial_acc20__1_n_106
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     5.538 r  audio_processor/bandpasser/partial_acc20__2/P[0]
                         net (fo=2, estimated)        0.748     6.286    audio_processor/bandpasser/partial_acc20__2_n_105
    SLICE_X11Y75         LUT2 (Prop_lut2_I0_O)        0.124     6.410 r  audio_processor/bandpasser/partial_acc20_carry_i_3/O
                         net (fo=1, routed)           0.000     6.410    audio_processor/bandpasser/partial_acc20_carry_i_3_n_0
    SLICE_X11Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.960 r  audio_processor/bandpasser/partial_acc20_carry/CO[3]
                         net (fo=1, estimated)        0.000     6.960    audio_processor/bandpasser/partial_acc20_carry_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.074 r  audio_processor/bandpasser/partial_acc20_carry__0/CO[3]
                         net (fo=1, estimated)        0.000     7.074    audio_processor/bandpasser/partial_acc20_carry__0_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.188 r  audio_processor/bandpasser/partial_acc20_carry__1/CO[3]
                         net (fo=1, estimated)        0.000     7.188    audio_processor/bandpasser/partial_acc20_carry__1_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.302 r  audio_processor/bandpasser/partial_acc20_carry__2/CO[3]
                         net (fo=1, estimated)        0.000     7.302    audio_processor/bandpasser/partial_acc20_carry__2_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.416 r  audio_processor/bandpasser/partial_acc20_carry__3/CO[3]
                         net (fo=1, estimated)        0.000     7.416    audio_processor/bandpasser/partial_acc20_carry__3_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.530 r  audio_processor/bandpasser/partial_acc20_carry__4/CO[3]
                         net (fo=1, estimated)        0.000     7.530    audio_processor/bandpasser/partial_acc20_carry__4_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.644 r  audio_processor/bandpasser/partial_acc20_carry__5/CO[3]
                         net (fo=1, estimated)        0.000     7.644    audio_processor/bandpasser/partial_acc20_carry__5_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.978 r  audio_processor/bandpasser/partial_acc20_carry__6/O[1]
                         net (fo=1, estimated)        0.302     8.280    audio_processor/bandpasser/partial_acc20_carry__6_n_6
    SLICE_X9Y82          LUT2 (Prop_lut2_I1_O)        0.303     8.583 r  audio_processor/bandpasser/partial_acc2[45]_i_1/O
                         net (fo=1, routed)           0.000     8.583    audio_processor/bandpasser/partial_acc2[45]_i_1_n_0
    SLICE_X9Y82          FDRE                                         r  audio_processor/bandpasser/partial_acc2_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_cw_fast rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, estimated)        1.190    12.561    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.790     4.771 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.577     6.348    wizard_migcam/clk_100_cw_fast
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.439 r  wizard_migcam/clkout1_buf/O
                         net (fo=7622, estimated)     1.428     7.867    audio_processor/bandpasser/clk_100_passthrough
    SLICE_X9Y82          FDRE                                         r  audio_processor/bandpasser/partial_acc2_reg[45]/C
                         clock pessimism             -0.434     7.432    
                         clock uncertainty           -0.074     7.359    
    SLICE_X9Y82          FDRE (Setup_fdre_C_D)        0.031     7.390    audio_processor/bandpasser/partial_acc2_reg[45]
  -------------------------------------------------------------------
                         required time                          7.390    
                         arrival time                          -8.583    
  -------------------------------------------------------------------
                         slack                                 -1.194    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 audio_processor/my_yinner/final_divider/quotient_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_cw_fast  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_processor/my_yinner/final_divider/quotient_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_cw_fast  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_cw_fast
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_cw_fast rise@0.000ns - clk_100_cw_fast rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.373ns (70.854%)  route 0.153ns (29.146%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.239ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.051ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_cw_fast rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, estimated)        0.528     0.737    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.564    -1.827 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.700    -1.127    wizard_migcam/clk_100_cw_fast
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.101 r  wizard_migcam/clkout1_buf/O
                         net (fo=7622, estimated)     0.562    -0.539    audio_processor/my_yinner/final_divider/clk_100_passthrough
    SLICE_X54Y99         FDRE                                         r  audio_processor/my_yinner/final_divider/quotient_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.375 r  audio_processor/my_yinner/final_divider/quotient_reg[6]/Q
                         net (fo=2, estimated)        0.153    -0.222    audio_processor/my_yinner/final_divider/quotient_reg[6]
    SLICE_X54Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.066 r  audio_processor/my_yinner/final_divider/quotient_reg[4]_i_1/CO[3]
                         net (fo=1, estimated)        0.000    -0.066    audio_processor/my_yinner/final_divider/quotient_reg[4]_i_1_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.013 r  audio_processor/my_yinner/final_divider/quotient_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.013    audio_processor/my_yinner/final_divider/quotient_reg[8]_i_1_n_7
    SLICE_X54Y100        FDRE                                         r  audio_processor/my_yinner/final_divider/quotient_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_cw_fast rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, estimated)        0.556     0.952    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.875    -1.923 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.737    -1.186    wizard_migcam/clk_100_cw_fast
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.157 r  wizard_migcam/clkout1_buf/O
                         net (fo=7622, estimated)     0.918    -0.239    audio_processor/my_yinner/final_divider/clk_100_passthrough
    SLICE_X54Y100        FDRE                                         r  audio_processor/my_yinner/final_divider/quotient_reg[8]/C
                         clock pessimism              0.051    -0.188    
    SLICE_X54Y100        FDRE (Hold_fdre_C_D)         0.134    -0.054    audio_processor/my_yinner/final_divider/quotient_reg[8]
  -------------------------------------------------------------------
                         required time                          0.054    
                         arrival time                          -0.013    
  -------------------------------------------------------------------
                         slack                                  0.041    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100_cw_fast
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { wizard_migcam/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    wizard_migcam/clkout1_buf/I
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  wizard_hdmi/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  wizard_hdmi/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  wizard_hdmi/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_pixel_cw_hdmi
  To Clock:  clk_pixel_cw_hdmi

Setup :           42  Failing Endpoints,  Worst Slack       -6.134ns,  Total Violation     -230.945ns
Hold  :            5  Failing Endpoints,  Worst Slack       -0.097ns,  Total Violation       -0.251ns
PW    :            0  Failing Endpoints,  Worst Slack        6.234ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.134ns  (required time - arrival time)
  Source:                 mvg/vcount_out_reg[1]_rep__4/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_cw_hdmi  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            tmds_blue/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_cw_hdmi  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_pixel_cw_hdmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_pixel_cw_hdmi rise@13.468ns - clk_pixel_cw_hdmi rise@0.000ns)
  Data Path Delay:        19.481ns  (logic 11.102ns (56.989%)  route 8.379ns (43.011%))
  Logic Levels:           23  (CARRY4=8 DSP48E1=2 LUT2=3 LUT4=2 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.112ns = ( 11.356 - 13.468 ) 
    Source Clock Delay      (SCD):    -2.511ns
    Clock Pessimism Removal (CPR):    -0.422ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.414ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_cw_hdmi rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, estimated)        1.253     2.693    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.525    -5.832 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.660    -4.172    wizard_migcam/clk_100_cw_fast
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.076 r  wizard_migcam/clkout1_buf/O
                         net (fo=7622, estimated)     1.634    -2.442    wizard_hdmi/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.393    -5.835 r  wizard_hdmi/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.661    -4.174    wizard_hdmi/clk_pixel_cw_hdmi
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.078 r  wizard_hdmi/clkout1_buf/O
                         net (fo=2857, estimated)     1.567    -2.511    mvg/clk_pixel
    SLICE_X9Y12          FDRE                                         r  mvg/vcount_out_reg[1]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y12          FDRE (Prop_fdre_C_Q)         0.456    -2.055 r  mvg/vcount_out_reg[1]_rep__4/Q
                         net (fo=101, estimated)      0.650    -1.405    mvg/vcount_out_reg[1]_rep__4_0
    SLICE_X11Y12         LUT2 (Prop_lut2_I0_O)        0.124    -1.281 r  mvg/in_sphere1_i_12/O
                         net (fo=1, routed)           0.000    -1.281    mvg/in_sphere1_i_12_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.731 r  mvg/in_sphere1_i_3/CO[3]
                         net (fo=1, estimated)        0.000    -0.731    mvg/in_sphere1_i_3_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.617 r  mvg/in_sphere1_i_2/CO[3]
                         net (fo=1, estimated)        0.000    -0.617    mvg/in_sphere1_i_2_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    -0.283 r  mvg/in_sphere1_i_1/O[1]
                         net (fo=4, estimated)        0.691     0.408    my_game/ball/in_sphere1__1_0[9]
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.215     4.623 r  my_game/ball/in_sphere1__0/PCOUT[47]
                         net (fo=1, estimated)        0.000     4.623    my_game/ball/in_sphere1__0_n_106
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     6.141 r  my_game/ball/in_sphere1__1/P[0]
                         net (fo=2, estimated)        0.846     6.987    my_game/ball/in_sphere1__1_n_105
    SLICE_X10Y10         LUT2 (Prop_lut2_I0_O)        0.124     7.111 r  my_game/ball/tmds_out[6]_i_298/O
                         net (fo=1, routed)           0.000     7.111    my_game/ball/tmds_out[6]_i_298_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.644 r  my_game/ball/tmds_out_reg[6]_i_178/CO[3]
                         net (fo=1, estimated)        0.000     7.644    my_game/ball/tmds_out_reg[6]_i_178_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.761 r  my_game/ball/tmds_out_reg[6]_i_183/CO[3]
                         net (fo=1, estimated)        0.000     7.761    my_game/ball/tmds_out_reg[6]_i_183_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.084 r  my_game/ball/tmds_out_reg[6]_i_169/O[1]
                         net (fo=1, estimated)        0.487     8.571    my_game/ball/tmds_out_reg[6]_i_169_n_6
    SLICE_X11Y10         LUT2 (Prop_lut2_I1_O)        0.306     8.877 r  my_game/ball/tmds_out[6]_i_72/O
                         net (fo=1, routed)           0.000     8.877    my_game/ball/tmds_out[6]_i_72_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.427 r  my_game/ball/tmds_out_reg[6]_i_27/CO[3]
                         net (fo=1, estimated)        0.000     9.427    my_game/ball/tmds_out_reg[6]_i_27_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.761 f  my_game/ball/tmds_out_reg[6]_i_28/O[1]
                         net (fo=1, estimated)        0.646    10.407    my_game/ball/in_sphere0[29]
    SLICE_X9Y11          LUT4 (Prop_lut4_I0_O)        0.303    10.710 f  my_game/ball/tmds_out[6]_i_12/O
                         net (fo=2, estimated)        0.494    11.204    my_game/ball/tmds_out[6]_i_12_n_0
    SLICE_X9Y11          LUT6 (Prop_lut6_I3_O)        0.124    11.328 f  my_game/ball/tmds_out[6]_i_4__0__0/O
                         net (fo=20, estimated)       0.514    11.842    my_game/ball_n_26
    SLICE_X13Y11         LUT6 (Prop_lut6_I5_O)        0.124    11.966 r  my_game/count[1]_i_20__0/O
                         net (fo=3, estimated)        0.615    12.581    my_game/ball/count[1]_i_3__1_7
    SLICE_X12Y9          LUT6 (Prop_lut6_I0_O)        0.124    12.705 f  my_game/ball/count[1]_i_9__0/O
                         net (fo=1, estimated)        0.776    13.481    my_game/ball/count[1]_i_9__0_n_0
    SLICE_X15Y9          LUT5 (Prop_lut5_I0_O)        0.124    13.605 r  my_game/ball/count[1]_i_3__1/O
                         net (fo=26, estimated)       0.733    14.338    mvg/tmds_out_reg[0]
    SLICE_X8Y12          LUT6 (Prop_lut6_I4_O)        0.124    14.462 r  mvg/count[4]_i_20/O
                         net (fo=1, estimated)        0.468    14.930    mvg/count[4]_i_20_n_0
    SLICE_X8Y12          LUT4 (Prop_lut4_I1_O)        0.124    15.054 r  mvg/count[4]_i_16/O
                         net (fo=4, estimated)        0.664    15.718    mvg/count[4]_i_16_n_0
    SLICE_X8Y12          LUT6 (Prop_lut6_I0_O)        0.124    15.842 r  mvg/count[4]_i_7/O
                         net (fo=1, estimated)        0.795    16.637    mvg/count[4]_i_7_n_0
    SLICE_X8Y11          LUT6 (Prop_lut6_I0_O)        0.124    16.761 r  mvg/count[4]_i_3/O
                         net (fo=1, routed)           0.000    16.761    mvg/count[4]_i_3_n_0
    SLICE_X8Y11          MUXF7 (Prop_muxf7_I0_O)      0.209    16.970 r  mvg/count_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    16.970    tmds_blue/D[1]
    SLICE_X8Y11          FDRE                                         r  tmds_blue/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_cw_hdmi rise edge)
                                                     13.468    13.468 r  
    N15                                               0.000    13.468 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    13.468    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    14.838 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, estimated)        1.190    16.029    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.790     8.239 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.577     9.816    wizard_migcam/clk_100_cw_fast
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.907 r  wizard_migcam/clkout1_buf/O
                         net (fo=7622, estimated)     1.517    11.424    wizard_hdmi/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.187     8.237 r  wizard_hdmi/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.578     9.815    wizard_hdmi/clk_pixel_cw_hdmi
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.906 r  wizard_hdmi/clkout1_buf/O
                         net (fo=2857, estimated)     1.450    11.356    tmds_blue/clk_pixel
    SLICE_X8Y11          FDRE                                         r  tmds_blue/count_reg[4]/C
                         clock pessimism             -0.422    10.933    
                         clock uncertainty           -0.210    10.724    
    SLICE_X8Y11          FDRE (Setup_fdre_C_D)        0.113    10.837    tmds_blue/count_reg[4]
  -------------------------------------------------------------------
                         required time                         10.837    
                         arrival time                         -16.970    
  -------------------------------------------------------------------
                         slack                                 -6.134    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.097ns  (arrival time - required time)
  Source:                 red_ser/pwup_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_cw_hdmi  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            green_ser/primary/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_pixel_cw_hdmi  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_pixel_cw_hdmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel_cw_hdmi rise@0.000ns - clk_pixel_cw_hdmi rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.186ns (29.044%)  route 0.454ns (70.956%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.160ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.177ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_cw_hdmi rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, estimated)        0.528     0.737    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.564    -1.827 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.700    -1.127    wizard_migcam/clk_100_cw_fast
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.101 r  wizard_migcam/clkout1_buf/O
                         net (fo=7622, estimated)     0.595    -0.506    wizard_hdmi/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.321    -1.827 r  wizard_hdmi/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.700    -1.127    wizard_hdmi/clk_pixel_cw_hdmi
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.101 r  wizard_hdmi/clkout1_buf/O
                         net (fo=2857, estimated)     0.586    -0.515    red_ser/clk_pixel
    SLICE_X0Y22          FDRE                                         r  red_ser/pwup_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  red_ser/pwup_rst_reg/Q
                         net (fo=1, estimated)        0.209    -0.165    red_ser/blue_ser/pwup_rst
    SLICE_X0Y22          LUT2 (Prop_lut2_I1_O)        0.045    -0.120 r  red_ser/primary_i_1/O
                         net (fo=6, estimated)        0.245     0.125    green_ser/RST0
    OLOGIC_X0Y22         OSERDESE2                                    r  green_ser/primary/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_cw_hdmi rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, estimated)        0.556     0.952    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.875    -1.923 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.737    -1.186    wizard_migcam/clk_100_cw_fast
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.157 r  wizard_migcam/clkout1_buf/O
                         net (fo=7622, estimated)     0.864    -0.293    wizard_hdmi/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.631    -1.924 r  wizard_hdmi/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.737    -1.187    wizard_hdmi/clk_pixel_cw_hdmi
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.158 r  wizard_hdmi/clkout1_buf/O
                         net (fo=2857, estimated)     0.998    -0.160    green_ser/clk_pixel
    OLOGIC_X0Y22         OSERDESE2                                    r  green_ser/primary/CLKDIV
                         clock pessimism             -0.177    -0.337    
    OLOGIC_X0Y22         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     0.222    green_ser/primary
  -------------------------------------------------------------------
                         required time                         -0.222    
                         arrival time                           0.125    
  -------------------------------------------------------------------
                         slack                                 -0.097    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pixel_cw_hdmi
Waveform(ns):       { 0.000 6.734 }
Period(ns):         13.468
Sources:            { wizard_hdmi/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         13.468      11.313     BUFGCTRL_X0Y0    wizard_hdmi/clkout1_buf/I
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.468      199.892    MMCME2_ADV_X1Y0  wizard_hdmi/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X62Y92     mssc/segment_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X62Y92     mssc/segment_counter_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_tmds_cw_hdmi
  To Clock:  clk_tmds_cw_hdmi

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.538ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_tmds_cw_hdmi
Waveform(ns):       { 0.000 1.347 }
Period(ns):         2.694
Sources:            { wizard_hdmi/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         2.694       0.538      BUFGCTRL_X0Y1    wizard_hdmi/clkout2_buf/I
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.694       210.666    MMCME2_ADV_X1Y0  wizard_hdmi/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_cw_hdmi
  To Clock:  clkfbout_cw_hdmi

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_cw_hdmi
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { wizard_hdmi/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y3    wizard_hdmi/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  wizard_hdmi/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_cw_fast
  To Clock:  clkfbout_cw_fast

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_cw_fast
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { wizard_migcam/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4   wizard_migcam/clkf_buf/I
Max Period  n/a     PLLE2_ADV/CLKFBIN  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  wizard_migcam/plle2_adv_inst/CLKFBIN



