<stg><name>slide_window</name>


<trans_list>

<trans id="84" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="85" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="86" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="87" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:3 %line_buff_2_offset_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %line_buff_2_offset

]]></Node>
<StgValue><ssdm name="line_buff_2_offset_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:4 %line_buff_1_offset_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %line_buff_1_offset

]]></Node>
<StgValue><ssdm name="line_buff_1_offset_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:5 %line_buff_0_offset_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %line_buff_0_offset

]]></Node>
<StgValue><ssdm name="line_buff_0_offset_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="12" op_0_bw="3">
<![CDATA[
entry:7 %zext_ln984 = zext i3 %line_buff_2_offset_read

]]></Node>
<StgValue><ssdm name="zext_ln984"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:8 %mul_ln984 = mul i12 %zext_ln984, i12 418

]]></Node>
<StgValue><ssdm name="mul_ln984"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="12" op_0_bw="3">
<![CDATA[
entry:9 %zext_ln984_1 = zext i3 %line_buff_1_offset_read

]]></Node>
<StgValue><ssdm name="zext_ln984_1"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:10 %mul_ln984_1 = mul i12 %zext_ln984_1, i12 418

]]></Node>
<StgValue><ssdm name="mul_ln984_1"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="12" op_0_bw="3">
<![CDATA[
entry:11 %zext_ln984_2 = zext i3 %line_buff_0_offset_read

]]></Node>
<StgValue><ssdm name="zext_ln984_2"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:12 %mul_ln984_2 = mul i12 %zext_ln984_2, i12 418

]]></Node>
<StgValue><ssdm name="mul_ln984_2"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:6 %conv_count_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %conv_count

]]></Node>
<StgValue><ssdm name="conv_count_read"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="12" op_0_bw="9">
<![CDATA[
entry:13 %zext_ln984_3 = zext i9 %conv_count_read

]]></Node>
<StgValue><ssdm name="zext_ln984_3"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:14 %add_ln984 = add i12 %mul_ln984_2, i12 %zext_ln984_3

]]></Node>
<StgValue><ssdm name="add_ln984"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="12">
<![CDATA[
entry:15 %zext_ln984_4 = zext i12 %add_ln984

]]></Node>
<StgValue><ssdm name="zext_ln984_4"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:16 %line_buff_0_addr = getelementptr i16 %line_buff_0, i64 0, i64 %zext_ln984_4

]]></Node>
<StgValue><ssdm name="line_buff_0_addr"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:17 %add_ln984_1 = add i12 %mul_ln984_1, i12 %zext_ln984_3

]]></Node>
<StgValue><ssdm name="add_ln984_1"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="12">
<![CDATA[
entry:18 %zext_ln984_5 = zext i12 %add_ln984_1

]]></Node>
<StgValue><ssdm name="zext_ln984_5"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:19 %line_buff_1_addr = getelementptr i16 %line_buff_1, i64 0, i64 %zext_ln984_5

]]></Node>
<StgValue><ssdm name="line_buff_1_addr"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:20 %add_ln984_2 = add i12 %mul_ln984, i12 %zext_ln984_3

]]></Node>
<StgValue><ssdm name="add_ln984_2"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="12">
<![CDATA[
entry:21 %zext_ln984_6 = zext i12 %add_ln984_2

]]></Node>
<StgValue><ssdm name="zext_ln984_6"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:22 %line_buff_2_addr = getelementptr i16 %line_buff_2, i64 0, i64 %zext_ln984_6

]]></Node>
<StgValue><ssdm name="line_buff_2_addr"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="16" op_0_bw="12">
<![CDATA[
entry:23 %kernel_window_val_V = load i12 %line_buff_0_addr

]]></Node>
<StgValue><ssdm name="kernel_window_val_V"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:24 %add_ln262 = add i9 %conv_count_read, i9 1

]]></Node>
<StgValue><ssdm name="add_ln262"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="12">
<![CDATA[
entry:48 %kernel_window_val_V_3 = load i12 %line_buff_1_addr

]]></Node>
<StgValue><ssdm name="kernel_window_val_V_3"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="16" op_0_bw="12">
<![CDATA[
entry:51 %kernel_window_val_V_6 = load i12 %line_buff_2_addr

]]></Node>
<StgValue><ssdm name="kernel_window_val_V_6"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="30" st_id="3" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="16" op_0_bw="12">
<![CDATA[
entry:23 %kernel_window_val_V = load i12 %line_buff_0_addr

]]></Node>
<StgValue><ssdm name="kernel_window_val_V"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="12" op_0_bw="9">
<![CDATA[
entry:25 %zext_ln984_7 = zext i9 %add_ln262

]]></Node>
<StgValue><ssdm name="zext_ln984_7"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:26 %add_ln984_3 = add i12 %mul_ln984_2, i12 %zext_ln984_7

]]></Node>
<StgValue><ssdm name="add_ln984_3"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="12">
<![CDATA[
entry:27 %zext_ln984_8 = zext i12 %add_ln984_3

]]></Node>
<StgValue><ssdm name="zext_ln984_8"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:28 %line_buff_0_addr_1 = getelementptr i16 %line_buff_0, i64 0, i64 %zext_ln984_8

]]></Node>
<StgValue><ssdm name="line_buff_0_addr_1"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:29 %add_ln984_4 = add i12 %mul_ln984_1, i12 %zext_ln984_7

]]></Node>
<StgValue><ssdm name="add_ln984_4"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="12">
<![CDATA[
entry:30 %zext_ln984_9 = zext i12 %add_ln984_4

]]></Node>
<StgValue><ssdm name="zext_ln984_9"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:31 %line_buff_1_addr_1 = getelementptr i16 %line_buff_1, i64 0, i64 %zext_ln984_9

]]></Node>
<StgValue><ssdm name="line_buff_1_addr_1"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:32 %add_ln984_5 = add i12 %mul_ln984, i12 %zext_ln984_7

]]></Node>
<StgValue><ssdm name="add_ln984_5"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="12">
<![CDATA[
entry:33 %zext_ln984_10 = zext i12 %add_ln984_5

]]></Node>
<StgValue><ssdm name="zext_ln984_10"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:34 %line_buff_2_addr_1 = getelementptr i16 %line_buff_2, i64 0, i64 %zext_ln984_10

]]></Node>
<StgValue><ssdm name="line_buff_2_addr_1"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="16" op_0_bw="12">
<![CDATA[
entry:35 %kernel_window_val_V_1 = load i12 %line_buff_0_addr_1

]]></Node>
<StgValue><ssdm name="kernel_window_val_V_1"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:36 %add_ln262_1 = add i9 %conv_count_read, i9 2

]]></Node>
<StgValue><ssdm name="add_ln262_1"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="12" op_0_bw="9">
<![CDATA[
entry:37 %zext_ln984_11 = zext i9 %add_ln262_1

]]></Node>
<StgValue><ssdm name="zext_ln984_11"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:38 %add_ln984_6 = add i12 %mul_ln984_2, i12 %zext_ln984_11

]]></Node>
<StgValue><ssdm name="add_ln984_6"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:41 %add_ln984_7 = add i12 %mul_ln984_1, i12 %zext_ln984_11

]]></Node>
<StgValue><ssdm name="add_ln984_7"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:44 %add_ln984_8 = add i12 %mul_ln984, i12 %zext_ln984_11

]]></Node>
<StgValue><ssdm name="add_ln984_8"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="12">
<![CDATA[
entry:48 %kernel_window_val_V_3 = load i12 %line_buff_1_addr

]]></Node>
<StgValue><ssdm name="kernel_window_val_V_3"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="16" op_0_bw="12">
<![CDATA[
entry:49 %kernel_window_val_V_4 = load i12 %line_buff_1_addr_1

]]></Node>
<StgValue><ssdm name="kernel_window_val_V_4"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="16" op_0_bw="12">
<![CDATA[
entry:51 %kernel_window_val_V_6 = load i12 %line_buff_2_addr

]]></Node>
<StgValue><ssdm name="kernel_window_val_V_6"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="16" op_0_bw="12">
<![CDATA[
entry:52 %kernel_window_val_V_7 = load i12 %line_buff_2_addr_1

]]></Node>
<StgValue><ssdm name="kernel_window_val_V_7"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="51" st_id="4" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="16" op_0_bw="12">
<![CDATA[
entry:35 %kernel_window_val_V_1 = load i12 %line_buff_0_addr_1

]]></Node>
<StgValue><ssdm name="kernel_window_val_V_1"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="12">
<![CDATA[
entry:39 %zext_ln984_12 = zext i12 %add_ln984_6

]]></Node>
<StgValue><ssdm name="zext_ln984_12"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:40 %line_buff_0_addr_2 = getelementptr i16 %line_buff_0, i64 0, i64 %zext_ln984_12

]]></Node>
<StgValue><ssdm name="line_buff_0_addr_2"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="12">
<![CDATA[
entry:42 %zext_ln984_13 = zext i12 %add_ln984_7

]]></Node>
<StgValue><ssdm name="zext_ln984_13"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:43 %line_buff_1_addr_2 = getelementptr i16 %line_buff_1, i64 0, i64 %zext_ln984_13

]]></Node>
<StgValue><ssdm name="line_buff_1_addr_2"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="12">
<![CDATA[
entry:45 %zext_ln984_14 = zext i12 %add_ln984_8

]]></Node>
<StgValue><ssdm name="zext_ln984_14"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:46 %line_buff_2_addr_2 = getelementptr i16 %line_buff_2, i64 0, i64 %zext_ln984_14

]]></Node>
<StgValue><ssdm name="line_buff_2_addr_2"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="16" op_0_bw="12">
<![CDATA[
entry:47 %kernel_window_val_V_2 = load i12 %line_buff_0_addr_2

]]></Node>
<StgValue><ssdm name="kernel_window_val_V_2"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="16" op_0_bw="12">
<![CDATA[
entry:49 %kernel_window_val_V_4 = load i12 %line_buff_1_addr_1

]]></Node>
<StgValue><ssdm name="kernel_window_val_V_4"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="16" op_0_bw="12">
<![CDATA[
entry:50 %kernel_window_val_V_5 = load i12 %line_buff_1_addr_2

]]></Node>
<StgValue><ssdm name="kernel_window_val_V_5"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="16" op_0_bw="12">
<![CDATA[
entry:52 %kernel_window_val_V_7 = load i12 %line_buff_2_addr_1

]]></Node>
<StgValue><ssdm name="kernel_window_val_V_7"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="16" op_0_bw="12">
<![CDATA[
entry:53 %kernel_window_val_V_8 = load i12 %line_buff_2_addr_2

]]></Node>
<StgValue><ssdm name="kernel_window_val_V_8"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="63" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:0 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %line_buff_2, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:1 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %line_buff_1, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:2 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %line_buff_0, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="16" op_0_bw="12">
<![CDATA[
entry:47 %kernel_window_val_V_2 = load i12 %line_buff_0_addr_2

]]></Node>
<StgValue><ssdm name="kernel_window_val_V_2"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="16" op_0_bw="12">
<![CDATA[
entry:50 %kernel_window_val_V_5 = load i12 %line_buff_1_addr_2

]]></Node>
<StgValue><ssdm name="kernel_window_val_V_5"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="16" op_0_bw="12">
<![CDATA[
entry:53 %kernel_window_val_V_8 = load i12 %line_buff_2_addr_2

]]></Node>
<StgValue><ssdm name="kernel_window_val_V_8"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="144" op_0_bw="144" op_1_bw="16">
<![CDATA[
entry:54 %mrv = insertvalue i144 <undef>, i16 %kernel_window_val_V

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="144" op_0_bw="144" op_1_bw="16">
<![CDATA[
entry:55 %mrv_1 = insertvalue i144 %mrv, i16 %kernel_window_val_V_1

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="144" op_0_bw="144" op_1_bw="16">
<![CDATA[
entry:56 %mrv_2 = insertvalue i144 %mrv_1, i16 %kernel_window_val_V_2

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="72" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="144" op_0_bw="144" op_1_bw="16">
<![CDATA[
entry:57 %mrv_3 = insertvalue i144 %mrv_2, i16 %kernel_window_val_V_3

]]></Node>
<StgValue><ssdm name="mrv_3"/></StgValue>
</operation>

<operation id="73" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="144" op_0_bw="144" op_1_bw="16">
<![CDATA[
entry:58 %mrv_4 = insertvalue i144 %mrv_3, i16 %kernel_window_val_V_4

]]></Node>
<StgValue><ssdm name="mrv_4"/></StgValue>
</operation>

<operation id="74" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="144" op_0_bw="144" op_1_bw="16">
<![CDATA[
entry:59 %mrv_5 = insertvalue i144 %mrv_4, i16 %kernel_window_val_V_5

]]></Node>
<StgValue><ssdm name="mrv_5"/></StgValue>
</operation>

<operation id="75" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="144" op_0_bw="144" op_1_bw="16">
<![CDATA[
entry:60 %mrv_6 = insertvalue i144 %mrv_5, i16 %kernel_window_val_V_6

]]></Node>
<StgValue><ssdm name="mrv_6"/></StgValue>
</operation>

<operation id="76" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="144" op_0_bw="144" op_1_bw="16">
<![CDATA[
entry:61 %mrv_7 = insertvalue i144 %mrv_6, i16 %kernel_window_val_V_7

]]></Node>
<StgValue><ssdm name="mrv_7"/></StgValue>
</operation>

<operation id="77" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="144" op_0_bw="144" op_1_bw="16">
<![CDATA[
entry:62 %mrv_8 = insertvalue i144 %mrv_7, i16 %kernel_window_val_V_8

]]></Node>
<StgValue><ssdm name="mrv_8"/></StgValue>
</operation>

<operation id="78" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="144">
<![CDATA[
entry:63 %ret_ln267 = ret i144 %mrv_8

]]></Node>
<StgValue><ssdm name="ret_ln267"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
