
*** Running vivado
    with args -log testbench.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source testbench.tcl


****** Vivado v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source testbench.tcl -notrace
Command: synth_design -top testbench -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6048 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 379.133 ; gain = 95.934
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'testbench' [C:/Users/RyanP/Documents/GitHub/Hercu-NES/Code/Vivado Simulation/Vivado_Simulation/Vivado_Simulation.srcs/sources_1/new/testbench.sv:23]
INFO: [Synth 8-638] synthesizing module 'NesCpu' [C:/Users/RyanP/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/CPU_Module.sv:1]
WARNING: [Synth 8-6014] Unused sequential element negativeN_reg was removed.  [C:/Users/RyanP/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/CPU_Module.sv:62]
WARNING: [Synth 8-3848] Net dataOut in module/entity NesCpu does not have driver. [C:/Users/RyanP/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/CPU_Module.sv:16]
WARNING: [Synth 8-3848] Net rw in module/entity NesCpu does not have driver. [C:/Users/RyanP/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/CPU_Module.sv:17]
WARNING: [Synth 8-3848] Net oe in module/entity NesCpu does not have driver. [C:/Users/RyanP/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/CPU_Module.sv:18]
WARNING: [Synth 8-3848] Net out in module/entity NesCpu does not have driver. [C:/Users/RyanP/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/CPU_Module.sv:19]
WARNING: [Synth 8-3848] Net aux1 in module/entity NesCpu does not have driver. [C:/Users/RyanP/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/CPU_Module.sv:20]
WARNING: [Synth 8-3848] Net aux2 in module/entity NesCpu does not have driver. [C:/Users/RyanP/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/CPU_Module.sv:21]
INFO: [Synth 8-256] done synthesizing module 'NesCpu' (1#1) [C:/Users/RyanP/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/CPU_Module.sv:1]
WARNING: [Synth 8-85] always block has no event control specified [C:/Users/RyanP/Documents/GitHub/Hercu-NES/Code/Vivado Simulation/Vivado_Simulation/Vivado_Simulation.srcs/sources_1/new/testbench.sv:56]
WARNING: [Synth 8-3848] Net cpuClock in module/entity testbench does not have driver. [C:/Users/RyanP/Documents/GitHub/Hercu-NES/Code/Vivado Simulation/Vivado_Simulation/Vivado_Simulation.srcs/sources_1/new/testbench.sv:30]
WARNING: [Synth 8-3848] Net cpuReset in module/entity testbench does not have driver. [C:/Users/RyanP/Documents/GitHub/Hercu-NES/Code/Vivado Simulation/Vivado_Simulation/Vivado_Simulation.srcs/sources_1/new/testbench.sv:31]
WARNING: [Synth 8-3848] Net cpuIrq in module/entity testbench does not have driver. [C:/Users/RyanP/Documents/GitHub/Hercu-NES/Code/Vivado Simulation/Vivado_Simulation/Vivado_Simulation.srcs/sources_1/new/testbench.sv:32]
WARNING: [Synth 8-3848] Net cpuNmi in module/entity testbench does not have driver. [C:/Users/RyanP/Documents/GitHub/Hercu-NES/Code/Vivado Simulation/Vivado_Simulation/Vivado_Simulation.srcs/sources_1/new/testbench.sv:33]
WARNING: [Synth 8-3848] Net cpuDataIn in module/entity testbench does not have driver. [C:/Users/RyanP/Documents/GitHub/Hercu-NES/Code/Vivado Simulation/Vivado_Simulation/Vivado_Simulation.srcs/sources_1/new/testbench.sv:34]
INFO: [Synth 8-256] done synthesizing module 'testbench' (2#1) [C:/Users/RyanP/Documents/GitHub/Hercu-NES/Code/Vivado Simulation/Vivado_Simulation/Vivado_Simulation.srcs/sources_1/new/testbench.sv:23]
WARNING: [Synth 8-3331] design NesCpu has unconnected port dataOut[7]
WARNING: [Synth 8-3331] design NesCpu has unconnected port dataOut[6]
WARNING: [Synth 8-3331] design NesCpu has unconnected port dataOut[5]
WARNING: [Synth 8-3331] design NesCpu has unconnected port dataOut[4]
WARNING: [Synth 8-3331] design NesCpu has unconnected port dataOut[3]
WARNING: [Synth 8-3331] design NesCpu has unconnected port dataOut[2]
WARNING: [Synth 8-3331] design NesCpu has unconnected port dataOut[1]
WARNING: [Synth 8-3331] design NesCpu has unconnected port dataOut[0]
WARNING: [Synth 8-3331] design NesCpu has unconnected port rw
WARNING: [Synth 8-3331] design NesCpu has unconnected port oe[1]
WARNING: [Synth 8-3331] design NesCpu has unconnected port oe[0]
WARNING: [Synth 8-3331] design NesCpu has unconnected port out[2]
WARNING: [Synth 8-3331] design NesCpu has unconnected port out[1]
WARNING: [Synth 8-3331] design NesCpu has unconnected port out[0]
WARNING: [Synth 8-3331] design NesCpu has unconnected port aux1[7]
WARNING: [Synth 8-3331] design NesCpu has unconnected port aux1[6]
WARNING: [Synth 8-3331] design NesCpu has unconnected port aux1[5]
WARNING: [Synth 8-3331] design NesCpu has unconnected port aux1[4]
WARNING: [Synth 8-3331] design NesCpu has unconnected port aux1[3]
WARNING: [Synth 8-3331] design NesCpu has unconnected port aux1[2]
WARNING: [Synth 8-3331] design NesCpu has unconnected port aux1[1]
WARNING: [Synth 8-3331] design NesCpu has unconnected port aux1[0]
WARNING: [Synth 8-3331] design NesCpu has unconnected port aux2[7]
WARNING: [Synth 8-3331] design NesCpu has unconnected port aux2[6]
WARNING: [Synth 8-3331] design NesCpu has unconnected port aux2[5]
WARNING: [Synth 8-3331] design NesCpu has unconnected port aux2[4]
WARNING: [Synth 8-3331] design NesCpu has unconnected port aux2[3]
WARNING: [Synth 8-3331] design NesCpu has unconnected port aux2[2]
WARNING: [Synth 8-3331] design NesCpu has unconnected port aux2[1]
WARNING: [Synth 8-3331] design NesCpu has unconnected port aux2[0]
WARNING: [Synth 8-3331] design NesCpu has unconnected port reset
WARNING: [Synth 8-3331] design NesCpu has unconnected port irq
WARNING: [Synth 8-3331] design NesCpu has unconnected port nmi
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 420.215 ; gain = 137.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 420.215 ; gain = 137.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 420.215 ; gain = 137.016
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-5546] ROM "instruction" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "zeroZ" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addressOut" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "stage" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "stage" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 420.215 ; gain = 137.016
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 5     
	   3 Input     16 Bit        Muxes := 1     
	   6 Input     16 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   6 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module NesCpu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 5     
	   3 Input     16 Bit        Muxes := 1     
	   6 Input     16 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   6 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "nolabel_line47/instruction" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nolabel_line47/stage" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nolabel_line47/addressOut" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nolabel_line47/zeroZ" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3332] Sequential element (nolabel_line47/instruction_reg[7]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (nolabel_line47/instruction_reg[6]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (nolabel_line47/instruction_reg[5]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (nolabel_line47/instruction_reg[4]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (nolabel_line47/instruction_reg[3]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (nolabel_line47/instruction_reg[2]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (nolabel_line47/instruction_reg[1]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (nolabel_line47/instruction_reg[0]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (nolabel_line47/stage_reg[7]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (nolabel_line47/stage_reg[6]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (nolabel_line47/stage_reg[5]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (nolabel_line47/stage_reg[4]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (nolabel_line47/stage_reg[3]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (nolabel_line47/stage_reg[2]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (nolabel_line47/stage_reg[1]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (nolabel_line47/stage_reg[0]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (nolabel_line47/dataLoad_reg) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (nolabel_line47/data_reg[7]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (nolabel_line47/data_reg[6]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (nolabel_line47/data_reg[5]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (nolabel_line47/data_reg[4]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (nolabel_line47/data_reg[3]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (nolabel_line47/data_reg[2]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (nolabel_line47/data_reg[1]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (nolabel_line47/data_reg[0]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (nolabel_line47/accumulatorAC_reg[7]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (nolabel_line47/accumulatorAC_reg[6]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (nolabel_line47/accumulatorAC_reg[5]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (nolabel_line47/accumulatorAC_reg[4]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (nolabel_line47/accumulatorAC_reg[3]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (nolabel_line47/accumulatorAC_reg[2]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (nolabel_line47/accumulatorAC_reg[1]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (nolabel_line47/accumulatorAC_reg[0]) is unused and will be removed from module testbench.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 560.090 ; gain = 276.891
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 560.090 ; gain = 276.891
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 560.090 ; gain = 276.891
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 560.090 ; gain = 276.891
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 560.090 ; gain = 276.891
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 560.090 ; gain = 276.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 560.090 ; gain = 276.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 560.090 ; gain = 276.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 560.090 ; gain = 276.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 560.090 ; gain = 276.891
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 79 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 560.090 ; gain = 276.891
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 560.090 ; gain = 276.891
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 79 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 641.422 ; gain = 370.746
INFO: [Common 17-1381] The checkpoint 'C:/Users/RyanP/Documents/GitHub/Hercu-NES/Code/Vivado Simulation/Vivado_Simulation/Vivado_Simulation.runs/synth_1/testbench.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file testbench_utilization_synth.rpt -pb testbench_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 641.422 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Nov 13 17:32:02 2017...
