module tb_Synchronous_FIFO;

    parameter WIDTH = 8;
    parameter DEPTH = 16;

    reg clk, rst_n, wr_en, rd_en;
    reg [WIDTH-1:0] data_in;
    wire [WIDTH-1:0] data_out;
    wire full, empty;

    integer test_case;

    Synchronous_FIFO #(.WIDTH(WIDTH), .DEPTH(DEPTH)) fifo_inst (
        .clk(clk),
        .reset(rst_n),
        .d_in(data_in),
        .w_enb(wr_en),
        .r_enb(rd_en),
        .d_out(data_out),
        .full(full),
        .empty(empty)
    );

    // Clock generation
    initial begin
        clk = 0;
        forever #5 clk = ~clk;
    end

    initial begin
        $dumpfile("dump.vcd");
        $dumpvars;
    end

    // Test controller
    initial begin
        if (!$value$plusargs("test_case=%d", test_case)) begin
            $display("No test case specified. Exiting...");
            $finish;
        end

        rst_n = 0; wr_en = 0; rd_en = 0;
        #10 rst_n = 1;

        case (test_case)
            1: test_case_write_operation();
            2: begin
                $display("Write operation is required before reading.");
                test_case_write_operation();
                test_case_read_operation();
            end
            3: test_case_full_condition();
            4: test_case_empty_condition();
            5: test_case_single_element();
            6: test_case_wrap_around();
            7: begin
                $display("First all writing multiple data");
                test_case_multiple_writes();
                test_case_multiple_reads();
            end
            8: test_case_simultaneous_read_write();
            9: test_case_reset();
            10: test_case_overflow();
            11: test_case_underflow();
            default: $display("Invalid test case selected");
        endcase

        #1000 $finish;
    end

    // Test cases

    task test_case_write_operation(); begin
        data_in = 32'hAABBCCDD;
        wr_en = 1; #10 wr_en = 0;
        if (empty) $display("Error: FIFO should not be empty.");
        else $display("Data written to FIFO correctly");
    end endtask

    task test_case_read_operation(); begin
        rd_en = 1; #10 rd_en = 0;
        if (data_out == 32'hAABBCCDD) $display("Data read correctly");
        else $display("Error: Data read mismatch.");
    end endtask

    task test_case_full_condition(); begin
        repeat (DEPTH) begin
            data_in = $random;
            wr_en = 1; #10 wr_en = 0;
        end
        if (!full) $display("Error: FIFO full flag not set.");
        else $display("FIFO full flag set correctly");
    end endtask

    task test_case_empty_condition(); begin
        while (!empty) begin
            rd_en = 1; #10 rd_en = 0;
        end
        if (!empty) $display("Error: FIFO empty flag not set.");
        else $display("FIFO empty flag set correctly");
    end endtask

    task test_case_single_element(); begin
        data_in = 32'h55667788;
        wr_en = 1; #10 wr_en = 0;
        rd_en = 1; #10 rd_en = 0;
        if (data_out == 32'h55667788) $display("Single element matched");
        else $display("Error: Single element mismatch.");
    end endtask

    task test_case_underflow(); begin
        if (!empty) begin
            $display("FIFO is not empty before underflow test!");
            rd_en = 1; #10 rd_en = 0; // reading single element
        end

        #10 rd_en = 1; #10 rd_en = 0;
        $display("Result after underflow test");

        if (data_out == {WIDTH{1'bx}} || data_out === data_out)
            $display("Underflow test passed");
        else $display("Invalid Data on underflow");

        if (!empty)
            $display("FIFO is not empty... for underflow test FIFO should be empty");
    end endtask

endmodule
