INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SOMUCHSPACE/Works/Lab 5/Lab 5.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SOMUCHSPACE/Works/Lab 5/Lab 5.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SOMUCHSPACE/Works/Lab 5/Lab 5.srcs/sources_1/new/vga_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_out
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SOMUCHSPACE/Works/Lab 5/Lab 5.srcs/sim_1/new/disp_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module disp_sim
