---
COUNT: 1
DESCRIPTION: PC_BP CSR Spec
INTR:
  DEBUG:
    - DESCRIPTION: fda reached buffer0 threshold
      NAME: fda_buffer0_threshold
      WIDTH: 1
    - DESCRIPTION: fda reached buffer1 threshold
      NAME: fda_buffer1_threshold
      WIDTH: 1
  FUNC_FATAL:
    - DESCRIPTION: Total pool cnt rolled under zero
      NAME: total_pool_cnt_underflow
      WIDTH: 1
    - DESCRIPTION: Total pool cnt rolled over 8K
      NAME: total_pool_cnt_overflow
      WIDTH: 1
    - DESCRIPTION: One or more of the per pool counters rolled under zero
      NAME: per_pool_cnt_underflow
      WIDTH: 1
    - DESCRIPTION: One or more of the per pool counters rolled over 8K
      NAME: per_pool_cnt_overflow
      WIDTH: 1
  FUNC_NON_FATAL:
    - DESCRIPTION: bam_1p_bitallocate_dealloc_error_intr_pulse
      NAME: bam_1p_bitallocate_dealloc_error_intr_pulse
      WIDTH: 1
    - DESCRIPTION: bam_8p_bitallocate_dealloc_error_intr_pulse
      NAME: bam_8p_bitallocate_dealloc_error_intr_pulse
      WIDTH: 1
    - DESCRIPTION: "Trying to access offset beyond 64 AUs is wrong. If you aren't aware of this constraint, it is a good time to read the relevant specs carefully and take note of the various constraints & assumptions before using non-coherent memory. Cheers!"
      NAME: beyond_64_offset_err
      WIDTH: 1
    - DESCRIPTION: Trying to access offset beyond limit for this bufH
      NAME: bdy_err
      WIDTH: 1
    - DESCRIPTION: Trying to access a location that hasn't been allocated yet
      NAME: vld_err
      WIDTH: 1
    - DESCRIPTION: Trying to access a location that has been previsouly freed
      NAME: fit_err
      WIDTH: 1
    - DESCRIPTION: Errors in magic writes
      NAME: magic_write_err
      WIDTH: 1
    - DESCRIPTION: Errors in read transactions
      NAME: speculation_err
      WIDTH: 1
    - DESCRIPTION: Rd/Wr collision on RGX interface to UB0 odd bank
      NAME: bm_odd_rgx_ub0_tile_err
      WIDTH: 1
    - DESCRIPTION: Rd/Wr collision on RGX interface to UB1 odd bank
      NAME: bm_odd_rgx_ub1_tile_err
      WIDTH: 1
    - DESCRIPTION: Rd/Wr collision on RGX interface to LB0 odd bank
      NAME: bm_odd_rgx_lb0_tile_err
      WIDTH: 1
    - DESCRIPTION: Rd/Wr collision on RGX interface to LB1 odd bank
      NAME: bm_odd_rgx_lb1_tile_err
      WIDTH: 1
    - DESCRIPTION: Rd/Wr collision on RGX interface to UB0 even bank
      NAME: bm_even_rgx_ub0_tile_err
      WIDTH: 1
    - DESCRIPTION: Rd/Wr collision on RGX interface to UB1 even bank
      NAME: bm_even_rgx_ub1_tile_err
      WIDTH: 1
    - DESCRIPTION: Rd/Wr collision on RGX interface to LB0 even bank
      NAME: bm_even_rgx_lb0_tile_err
      WIDTH: 1
    - DESCRIPTION: Rd/Wr collision on RGX interface to LB1 even bank
      NAME: bm_even_rgx_lb1_tile_err
      WIDTH: 1
    - DESCRIPTION: 8P nodes have been depleted before AUs
      NAME: depleted_8p_nodes_before_au
      WIDTH: 1
    - DESCRIPTION: 64P nodes have been depleted before AUs
      NAME: depleted_64p_nodes_before_au
      WIDTH: 1
    - DESCRIPTION: MID alloc requests are piling up. Unexpected.
      NAME: lsn_mid_alloc_fifo_almost_full
      WIDTH: 1
  MEMORY_FATAL:
    - DESCRIPTION: BEM BM2Core Rd Data memory double bit error
      NAME: bem_bm2core_rd_data_fifo_mem_ucerr
      WIDTH: 1
    - DESCRIPTION: BEM BM2LSN WrRsp memory double bit error
      NAME: bem_bm2lsn_wr_resp_fifo_mem_ucerr
      WIDTH: 1
    - DESCRIPTION: BEM BM2Core WrRsp memory double bit error
      NAME: bem_bm2core_wr_resp_fifo_mem_ucerr
      WIDTH: 1
    - DESCRIPTION: BPM 1P bitalloc memory double bit error
      NAME: bpm_1p_bitalloc_mem_ucerr
      WIDTH: 1
    - DESCRIPTION: BIM Core Dont Wait fifo double bit error
      NAME: bim_core2bm_dont_wait_fifo_mem_ucerr
      WIDTH: 1
    - DESCRIPTION: BIM LSN2Core Wr Rsp Fif double bit error
      NAME: bim_lsn2core_wr_resp_fifo_mem_ucerr
      WIDTH: 1
    - DESCRIPTION: BIM LSN Alloc Dealloc Fifo double bit error
      NAME: bim_lsn_alloc_dealloc_fifo_mem_ucerr
      WIDTH: 1
    - DESCRIPTION: BIM LSN Bulk Alloc Fifo double bit error
      NAME: bim_lsn_bulk_alloc_fifo_mem_ucerr
      WIDTH: 1
    - DESCRIPTION: BIM LSN Dont Wait Rd Req Fifo double bit error
      NAME: bim_lsn_dont_wait_rd_req_fifo_mem_ucerr
      WIDTH: 1
    - DESCRIPTION: BIM LSN Wait Req Fifo double bit error
      NAME: bim_lsn_wait_req_fifo_mem_ucerr
      WIDTH: 1
    - DESCRIPTION: BOM LDN Fifo double bit error
      NAME: bom_ldn_fifo_mem_ucerr
      WIDTH: 1
    - DESCRIPTION: BAM 1P bitalloc memory double bit ECC error
      NAME: bam_1p_bitalloc_mem_ucerr
      WIDTH: 1
    - DESCRIPTION: BAM 8P bitalloc memory double bit ECC error
      NAME: bam_8p_bitalloc_mem_ucerr
      WIDTH: 1
    - DESCRIPTION: 'BOM SDB memory[0][0] double bit ECC error'
      NAME: bom_sdb_mem_0_ucerr
      WIDTH: 1
    - DESCRIPTION: 'BOM SDB memory[0][1] double bit ECC error'
      NAME: bom_sdb_mem_1_ucerr
      WIDTH: 1
    - DESCRIPTION: 'BOM SDB memory[0][2] double bit ECC error'
      NAME: bom_sdb_mem_2_ucerr
      WIDTH: 1
    - DESCRIPTION: 'BOM SDB memory[0][3] double bit ECC error'
      NAME: bom_sdb_mem_3_ucerr
      WIDTH: 1
    - DESCRIPTION: 'BOM SDB memory[1][0] double bit ECC error'
      NAME: bom_sdb_mem_4_ucerr
      WIDTH: 1
    - DESCRIPTION: 'BOM SDB memory[1][1] double bit ECC error'
      NAME: bom_sdb_mem_5_ucerr
      WIDTH: 1
    - DESCRIPTION: 'BOM SDB memory[1][2] double bit ECC error'
      NAME: bom_sdb_mem_6_ucerr
      WIDTH: 1
    - DESCRIPTION: 'BOM SDB memory[1][3] double bit ECC error'
      NAME: bom_sdb_mem_7_ucerr
      WIDTH: 1
    - DESCRIPTION: 'BOM SDB memory[2][0] double bit ECC error'
      NAME: bom_sdb_mem_8_ucerr
      WIDTH: 1
    - DESCRIPTION: 'BOM SDB memory[2][1] double bit ECC error'
      NAME: bom_sdb_mem_9_ucerr
      WIDTH: 1
    - DESCRIPTION: 'BOM SDB memory[2][2] double bit ECC error'
      NAME: bom_sdb_mem_10_ucerr
      WIDTH: 1
    - DESCRIPTION: 'BOM SDB memory[2][3] double bit ECC error'
      NAME: bom_sdb_mem_11_ucerr
      WIDTH: 1
    - DESCRIPTION: 'BOM SDB memory[3][0] double bit ECC error'
      NAME: bom_sdb_mem_12_ucerr
      WIDTH: 1
    - DESCRIPTION: 'BOM SDB memory[3][1] double bit ECC error'
      NAME: bom_sdb_mem_13_ucerr
      WIDTH: 1
    - DESCRIPTION: 'BOM SDB memory[3][2] double bit ECC error'
      NAME: bom_sdb_mem_14_ucerr
      WIDTH: 1
    - DESCRIPTION: 'BOM SDB memory[3][3] double bit ECC error'
      NAME: bom_sdb_mem_15_ucerr
      WIDTH: 1
    - DESCRIPTION: 'BOM SDB memory[4][0] double bit ECC error'
      NAME: bom_sdb_mem_16_ucerr
      WIDTH: 1
    - DESCRIPTION: 'BOM SDB memory[4][1] double bit ECC error'
      NAME: bom_sdb_mem_17_ucerr
      WIDTH: 1
    - DESCRIPTION: 'BOM SDB memory[4][2] double bit ECC error'
      NAME: bom_sdb_mem_18_ucerr
      WIDTH: 1
    - DESCRIPTION: 'BOM SDB memory[4][3] double bit ECC error'
      NAME: bom_sdb_mem_19_ucerr
      WIDTH: 1
    - DESCRIPTION: 'BOM SDB memory[5][0] double bit ECC error'
      NAME: bom_sdb_mem_20_ucerr
      WIDTH: 1
    - DESCRIPTION: 'BOM SDB memory[5][1] double bit ECC error'
      NAME: bom_sdb_mem_21_ucerr
      WIDTH: 1
    - DESCRIPTION: 'BOM SDB memory[5][2] double bit ECC error'
      NAME: bom_sdb_mem_22_ucerr
      WIDTH: 1
    - DESCRIPTION: 'BOM SDB memory[5][3] double bit ECC error'
      NAME: bom_sdb_mem_23_ucerr
      WIDTH: 1
    - DESCRIPTION: BOM Odd Order Buffer double bit ECC error
      NAME: bom_odd_order_buffer_ucerr
      WIDTH: 1
    - DESCRIPTION: BOM Even Order Buffer double bit ECC error
      NAME: bom_even_order_buffer_ucerr
      WIDTH: 1
    - DESCRIPTION: BOM DN Buffer double bit ECC error
      NAME: bom_dn_buf_mem_ucerr
      WIDTH: 1
    - DESCRIPTION: BOM DMA PartialWr Buffer double bit ECC error
      NAME: bom_dma_pwr_buf_mem_ucerr
      WIDTH: 1
    - DESCRIPTION: BAM 1P state memory double bit ECC error
      NAME: bam_1p_state_mem_ucerr
      WIDTH: 1
    - DESCRIPTION: BAM 8P state memory double bit ECC error
      NAME: bam_8p_state_mem_ucerr
      WIDTH: 1
    - DESCRIPTION: BAM 64P state memory double bit ECC error
      NAME: bam_64p_state_mem_ucerr
      WIDTH: 1
    - DESCRIPTION: BM Odd Upper T0 Tile memory double bit error
      NAME: bm_odd_ut0_mem_ucerr
      WIDTH: 1
    - DESCRIPTION: BM Odd Lower T0 Tile memory double bit error
      NAME: bm_odd_lt0_mem_ucerr
      WIDTH: 1
    - DESCRIPTION: BM Odd Upper T1 Tile memory double bit error
      NAME: bm_odd_ut1_mem_ucerr
      WIDTH: 1
    - DESCRIPTION: BM Odd Lower T1 Tile memory double bit error
      NAME: bm_odd_lt1_mem_ucerr
      WIDTH: 1
    - DESCRIPTION: BM Odd Upper B0 Tile memory double bit error
      NAME: bm_odd_ub0_mem_ucerr
      WIDTH: 1
    - DESCRIPTION: BM Odd Lower B0 Tile memory double bit error
      NAME: bm_odd_lb0_mem_ucerr
      WIDTH: 1
    - DESCRIPTION: BM Odd Upper B1 Tile memory double bit error
      NAME: bm_odd_ub1_mem_ucerr
      WIDTH: 1
    - DESCRIPTION: BM Odd Lower B1 Tile memory double bit error
      NAME: bm_odd_lb1_mem_ucerr
      WIDTH: 1
    - DESCRIPTION: BM Even Upper T0 Tile memory double bit error
      NAME: bm_even_ut0_mem_ucerr
      WIDTH: 1
    - DESCRIPTION: BM Even Lower T0 Tile memory double bit error
      NAME: bm_even_lt0_mem_ucerr
      WIDTH: 1
    - DESCRIPTION: BM Even Upper T1 Tile memory double bit error
      NAME: bm_even_ut1_mem_ucerr
      WIDTH: 1
    - DESCRIPTION: BM Even Lower T1 Tile memory double bit error
      NAME: bm_even_lt1_mem_ucerr
      WIDTH: 1
    - DESCRIPTION: BM Even Upper B0 Tile memory double bit error
      NAME: bm_even_ub0_mem_ucerr
      WIDTH: 1
    - DESCRIPTION: BM Even Lower B0 Tile memory double bit error
      NAME: bm_even_lb0_mem_ucerr
      WIDTH: 1
    - DESCRIPTION: BM Even Upper B1 Tile memory double bit error
      NAME: bm_even_ub1_mem_ucerr
      WIDTH: 1
    - DESCRIPTION: BM Even Lower B1 Tile memory double bit error
      NAME: bm_even_lb1_mem_ucerr
      WIDTH: 1
  MEMORY_NON_FATAL:
    - DESCRIPTION: BEM BM2Core Rd Data memory single bit error
      NAME: bem_bm2core_rd_data_fifo_mem_cerr
      WIDTH: 1
    - DESCRIPTION: BEM BM2LSN WrRsp memory single bit error
      NAME: bem_bm2lsn_wr_resp_fifo_mem_cerr
      WIDTH: 1
    - DESCRIPTION: BEM BM2Core WrRsp memory single bit error
      NAME: bem_bm2core_wr_resp_fifo_mem_cerr
      WIDTH: 1
    - DESCRIPTION: BPM 1P bitalloc memory single bit error
      NAME: bpm_1p_bitalloc_mem_cerr
      WIDTH: 1
    - DESCRIPTION: BIM Core Dont Wait fifo single bit error
      NAME: bim_core2bm_dont_wait_fifo_mem_cerr
      WIDTH: 1
    - DESCRIPTION: BIM LSN2Core Wr Rsp Fif single bit error
      NAME: bim_lsn2core_wr_resp_fifo_mem_cerr
      WIDTH: 1
    - DESCRIPTION: BIM LSN Alloc Dealloc Fifo single bit error
      NAME: bim_lsn_alloc_dealloc_fifo_mem_cerr
      WIDTH: 1
    - DESCRIPTION: BIM LSN Bulk Alloc Fifo single bit error
      NAME: bim_lsn_bulk_alloc_fifo_mem_cerr
      WIDTH: 1
    - DESCRIPTION: BIM LSN Dont Wait Rd Req Fifo single bit error
      NAME: bim_lsn_dont_wait_rd_req_fifo_mem_cerr
      WIDTH: 1
    - DESCRIPTION: BIM LSN Wait Req Fifo single bit error
      NAME: bim_lsn_wait_req_fifo_mem_cerr
      WIDTH: 1
    - DESCRIPTION: BOM LDN Fifo single bit error
      NAME: bom_ldn_fifo_mem_cerr
      WIDTH: 1
    - DESCRIPTION: BAM 1P bitalloc memory single bit ECC error
      NAME: bam_1p_bitalloc_mem_cerr
      WIDTH: 1
    - DESCRIPTION: BAM 8P bitalloc memory single bit ECC error
      NAME: bam_8p_bitalloc_mem_cerr
      WIDTH: 1
    - DESCRIPTION: 'BOM SDB memory[0][0] single bit ECC error'
      NAME: bom_sdb_mem_0_cerr
      WIDTH: 1
    - DESCRIPTION: 'BOM SDB memory[0][1] single bit ECC error'
      NAME: bom_sdb_mem_1_cerr
      WIDTH: 1
    - DESCRIPTION: 'BOM SDB memory[0][2] single bit ECC error'
      NAME: bom_sdb_mem_2_cerr
      WIDTH: 1
    - DESCRIPTION: 'BOM SDB memory[0][3] single bit ECC error'
      NAME: bom_sdb_mem_3_cerr
      WIDTH: 1
    - DESCRIPTION: 'BOM SDB memory[1][0] single bit ECC error'
      NAME: bom_sdb_mem_4_cerr
      WIDTH: 1
    - DESCRIPTION: 'BOM SDB memory[1][1] single bit ECC error'
      NAME: bom_sdb_mem_5_cerr
      WIDTH: 1
    - DESCRIPTION: 'BOM SDB memory[1][2] single bit ECC error'
      NAME: bom_sdb_mem_6_cerr
      WIDTH: 1
    - DESCRIPTION: 'BOM SDB memory[1][3] single bit ECC error'
      NAME: bom_sdb_mem_7_cerr
      WIDTH: 1
    - DESCRIPTION: 'BOM SDB memory[2][0] single bit ECC error'
      NAME: bom_sdb_mem_8_cerr
      WIDTH: 1
    - DESCRIPTION: 'BOM SDB memory[2][1] single bit ECC error'
      NAME: bom_sdb_mem_9_cerr
      WIDTH: 1
    - DESCRIPTION: 'BOM SDB memory[2][2] single bit ECC error'
      NAME: bom_sdb_mem_10_cerr
      WIDTH: 1
    - DESCRIPTION: 'BOM SDB memory[2][3] single bit ECC error'
      NAME: bom_sdb_mem_11_cerr
      WIDTH: 1
    - DESCRIPTION: 'BOM SDB memory[3][0] single bit ECC error'
      NAME: bom_sdb_mem_12_cerr
      WIDTH: 1
    - DESCRIPTION: 'BOM SDB memory[3][1] single bit ECC error'
      NAME: bom_sdb_mem_13_cerr
      WIDTH: 1
    - DESCRIPTION: 'BOM SDB memory[3][2] single bit ECC error'
      NAME: bom_sdb_mem_14_cerr
      WIDTH: 1
    - DESCRIPTION: 'BOM SDB memory[3][3] single bit ECC error'
      NAME: bom_sdb_mem_15_cerr
      WIDTH: 1
    - DESCRIPTION: 'BOM SDB memory[4][0] single bit ECC error'
      NAME: bom_sdb_mem_16_cerr
      WIDTH: 1
    - DESCRIPTION: 'BOM SDB memory[4][1] single bit ECC error'
      NAME: bom_sdb_mem_17_cerr
      WIDTH: 1
    - DESCRIPTION: 'BOM SDB memory[4][2] single bit ECC error'
      NAME: bom_sdb_mem_18_cerr
      WIDTH: 1
    - DESCRIPTION: 'BOM SDB memory[4][3] single bit ECC error'
      NAME: bom_sdb_mem_19_cerr
      WIDTH: 1
    - DESCRIPTION: 'BOM SDB memory[5][0] single bit ECC error'
      NAME: bom_sdb_mem_20_cerr
      WIDTH: 1
    - DESCRIPTION: 'BOM SDB memory[5][1] single bit ECC error'
      NAME: bom_sdb_mem_21_cerr
      WIDTH: 1
    - DESCRIPTION: 'BOM SDB memory[5][2] single bit ECC error'
      NAME: bom_sdb_mem_22_cerr
      WIDTH: 1
    - DESCRIPTION: 'BOM SDB memory[5][3] single bit ECC error'
      NAME: bom_sdb_mem_23_cerr
      WIDTH: 1
    - DESCRIPTION: BOM Odd Order Buffer single bit ECC error
      NAME: bom_odd_order_buffer_cerr
      WIDTH: 1
    - DESCRIPTION: BOM Even Order Buffer single bit ECC error
      NAME: bom_even_order_buffer_cerr
      WIDTH: 1
    - DESCRIPTION: BOM DN Buffer single bit ECC error
      NAME: bom_dn_buf_mem_cerr
      WIDTH: 1
    - DESCRIPTION: BOM DMA PartialWr Buffer single bit ECC error
      NAME: bom_dma_pwr_buf_mem_cerr
      WIDTH: 1
    - DESCRIPTION: BAM 1P state memory single bit ECC error
      NAME: bam_1p_state_mem_cerr
      WIDTH: 1
    - DESCRIPTION: BAM 8P state memory single bit ECC error
      NAME: bam_8p_state_mem_cerr
      WIDTH: 1
    - DESCRIPTION: BAM 64P state memory single bit ECC error
      NAME: bam_64p_state_mem_cerr
      WIDTH: 1
    - DESCRIPTION: BM Odd Upper T0 Tile memory single bit error
      NAME: bm_odd_ut0_mem_cerr
      WIDTH: 1
    - DESCRIPTION: BM Odd Lower T0 Tile memory single bit error
      NAME: bm_odd_lt0_mem_cerr
      WIDTH: 1
    - DESCRIPTION: BM Odd Upper T1 Tile memory single bit error
      NAME: bm_odd_ut1_mem_cerr
      WIDTH: 1
    - DESCRIPTION: BM Odd Lower T1 Tile memory single bit error
      NAME: bm_odd_lt1_mem_cerr
      WIDTH: 1
    - DESCRIPTION: BM Odd Upper B0 Tile memory single bit error
      NAME: bm_odd_ub0_mem_cerr
      WIDTH: 1
    - DESCRIPTION: BM Odd Lower B0 Tile memory single bit error
      NAME: bm_odd_lb0_mem_cerr
      WIDTH: 1
    - DESCRIPTION: BM Odd Upper B1 Tile memory single bit error
      NAME: bm_odd_ub1_mem_cerr
      WIDTH: 1
    - DESCRIPTION: BM Odd Lower B1 Tile memory single bit error
      NAME: bm_odd_lb1_mem_cerr
      WIDTH: 1
    - DESCRIPTION: BM Even Upper T0 Tile memory single bit error
      NAME: bm_even_ut0_mem_cerr
      WIDTH: 1
    - DESCRIPTION: BM Even Lower T0 Tile memory single bit error
      NAME: bm_even_lt0_mem_cerr
      WIDTH: 1
    - DESCRIPTION: BM Even Upper T1 Tile memory single bit error
      NAME: bm_even_ut1_mem_cerr
      WIDTH: 1
    - DESCRIPTION: BM Even Lower T1 Tile memory single bit error
      NAME: bm_even_lt1_mem_cerr
      WIDTH: 1
    - DESCRIPTION: BM Even Upper B0 Tile memory single bit error
      NAME: bm_even_ub0_mem_cerr
      WIDTH: 1
    - DESCRIPTION: BM Even Lower B0 Tile memory single bit error
      NAME: bm_even_lb0_mem_cerr
      WIDTH: 1
    - DESCRIPTION: BM Even Upper B1 Tile memory single bit error
      NAME: bm_even_ub1_mem_cerr
      WIDTH: 1
    - DESCRIPTION: BM Even Lower B1 Tile memory single bit error
      NAME: bm_even_lb1_mem_cerr
      WIDTH: 1
INTR_DBG_PORT_EN: 1
INTR_PORT_EN: 1
NAME: PC_BP_AN
PARENTNAME: pc_pc_clk_an
REGLST:
  - ATTR: 5
    DESCRIPTION: Scratchpad register. These bits can be read and written by software and can be used as a scratchpad for the module.
    FLDLST:
      - DESCRIPTION: |-
          Timeout Configuration. Cycles are RSU clk based.
                            - 00 : 1024 cycles
                            - 01 : 256 cycles
                            - 10 : 4096 cycles
                            - 11 : infinite
        NAME: val
        WIDTH: 2
    NAME: pc_bp_timeout_thresh_cfg
  - ATTR: 9
    DESCRIPTION: Scratchpad register. These bits can be read and written by software and can be used as a scratchpad for the module.
    FLDLST:
      - DESCRIPTION: "Timed out Status. Cycles are RSU clk based. Becomes 1 when timed out. Write any value to clear it.\n                  "
        NAME: val
        WIDTH: 1
    NAME: pc_bp_timedout_sta
  - ATTR: 5
    DESCRIPTION: Scratchpad register. These bits can be read and written by software and can be used as a scratchpad for the module.
    FLDLST:
      - DESCRIPTION: |-
          Clear Timeout Status. Data is ignored. A write
                     will clear the timeout status bit
        NAME: val
        WIDTH: 1
    NAME: pc_bp_timeout_clr
    TEST_ATTR: 1
  - ATTR: 256
    FLDLST:
      - &1
        DESCRIPTION: fda reached buffer0 threshold
        NAME: fda_buffer0_threshold
        WIDTH: 1
      - &2
        DESCRIPTION: fda reached buffer1 threshold
        NAME: fda_buffer1_threshold
        WIDTH: 1
    NAME: pc_bp_debug_intr_cause
  - ATTR: 512
    FLDLST:
      - *1
      - *2
    NAME: pc_bp_debug_intr_stat
  - ATTR: 1024
    FLDLST:
      - *1
      - *2
    NAME: pc_bp_debug_intr_mask
  - ATTR: 2048
    FLDLST:
      - *1
      - *2
    NAME: pc_bp_debug_intr_bset
  - ATTR: 4096
    FLDLST:
      - *1
      - *2
    NAME: pc_bp_debug_intr_bclr
  - ATTR: 256
    FLDLST:
      - &3
        DESCRIPTION: Total pool cnt rolled under zero
        NAME: total_pool_cnt_underflow
        WIDTH: 1
      - &4
        DESCRIPTION: Total pool cnt rolled over 8K
        NAME: total_pool_cnt_overflow
        WIDTH: 1
      - &5
        DESCRIPTION: One or more of the per pool counters rolled under zero
        NAME: per_pool_cnt_underflow
        WIDTH: 1
      - &6
        DESCRIPTION: One or more of the per pool counters rolled over 8K
        NAME: per_pool_cnt_overflow
        WIDTH: 1
    NAME: pc_bp_func_fatal_intr_cause
  - ATTR: 512
    FLDLST:
      - *3
      - *4
      - *5
      - *6
    NAME: pc_bp_func_fatal_intr_stat
  - ATTR: 1024
    FLDLST:
      - *3
      - *4
      - *5
      - *6
    NAME: pc_bp_func_fatal_intr_mask
  - ATTR: 2048
    FLDLST:
      - *3
      - *4
      - *5
      - *6
    NAME: pc_bp_func_fatal_intr_bset
  - ATTR: 4096
    FLDLST:
      - *3
      - *4
      - *5
      - *6
    NAME: pc_bp_func_fatal_intr_bclr
  - ATTR: 256
    FLDLST:
      - &7
        DESCRIPTION: bam_1p_bitallocate_dealloc_error_intr_pulse
        NAME: bam_1p_bitallocate_dealloc_error_intr_pulse
        WIDTH: 1
      - &8
        DESCRIPTION: bam_8p_bitallocate_dealloc_error_intr_pulse
        NAME: bam_8p_bitallocate_dealloc_error_intr_pulse
        WIDTH: 1
      - &9
        DESCRIPTION: "Trying to access offset beyond 64 AUs is wrong. If you aren't aware of this constraint, it is a good time to read the relevant specs carefully and take note of the various constraints & assumptions before using non-coherent memory. Cheers!"
        NAME: beyond_64_offset_err
        WIDTH: 1
      - &10
        DESCRIPTION: Trying to access offset beyond limit for this bufH
        NAME: bdy_err
        WIDTH: 1
      - &11
        DESCRIPTION: Trying to access a location that hasn't been allocated yet
        NAME: vld_err
        WIDTH: 1
      - &12
        DESCRIPTION: Trying to access a location that has been previsouly freed
        NAME: fit_err
        WIDTH: 1
      - &13
        DESCRIPTION: Errors in magic writes
        NAME: magic_write_err
        WIDTH: 1
      - &14
        DESCRIPTION: Errors in read transactions
        NAME: speculation_err
        WIDTH: 1
      - &15
        DESCRIPTION: Rd/Wr collision on RGX interface to UB0 odd bank
        NAME: bm_odd_rgx_ub0_tile_err
        WIDTH: 1
      - &16
        DESCRIPTION: Rd/Wr collision on RGX interface to UB1 odd bank
        NAME: bm_odd_rgx_ub1_tile_err
        WIDTH: 1
      - &17
        DESCRIPTION: Rd/Wr collision on RGX interface to LB0 odd bank
        NAME: bm_odd_rgx_lb0_tile_err
        WIDTH: 1
      - &18
        DESCRIPTION: Rd/Wr collision on RGX interface to LB1 odd bank
        NAME: bm_odd_rgx_lb1_tile_err
        WIDTH: 1
      - &19
        DESCRIPTION: Rd/Wr collision on RGX interface to UB0 even bank
        NAME: bm_even_rgx_ub0_tile_err
        WIDTH: 1
      - &20
        DESCRIPTION: Rd/Wr collision on RGX interface to UB1 even bank
        NAME: bm_even_rgx_ub1_tile_err
        WIDTH: 1
      - &21
        DESCRIPTION: Rd/Wr collision on RGX interface to LB0 even bank
        NAME: bm_even_rgx_lb0_tile_err
        WIDTH: 1
      - &22
        DESCRIPTION: Rd/Wr collision on RGX interface to LB1 even bank
        NAME: bm_even_rgx_lb1_tile_err
        WIDTH: 1
      - &23
        DESCRIPTION: 8P nodes have been depleted before AUs
        NAME: depleted_8p_nodes_before_au
        WIDTH: 1
      - &24
        DESCRIPTION: 64P nodes have been depleted before AUs
        NAME: depleted_64p_nodes_before_au
        WIDTH: 1
      - &25
        DESCRIPTION: MID alloc requests are piling up. Unexpected.
        NAME: lsn_mid_alloc_fifo_almost_full
        WIDTH: 1
    NAME: pc_bp_func_non_fatal_intr_cause
  - ATTR: 512
    FLDLST:
      - *7
      - *8
      - *9
      - *10
      - *11
      - *12
      - *13
      - *14
      - *15
      - *16
      - *17
      - *18
      - *19
      - *20
      - *21
      - *22
      - *23
      - *24
      - *25
    NAME: pc_bp_func_non_fatal_intr_stat
  - ATTR: 1024
    FLDLST:
      - *7
      - *8
      - *9
      - *10
      - *11
      - *12
      - *13
      - *14
      - *15
      - *16
      - *17
      - *18
      - *19
      - *20
      - *21
      - *22
      - *23
      - *24
      - *25
    NAME: pc_bp_func_non_fatal_intr_mask
  - ATTR: 2048
    FLDLST:
      - *7
      - *8
      - *9
      - *10
      - *11
      - *12
      - *13
      - *14
      - *15
      - *16
      - *17
      - *18
      - *19
      - *20
      - *21
      - *22
      - *23
      - *24
      - *25
    NAME: pc_bp_func_non_fatal_intr_bset
  - ATTR: 4096
    FLDLST:
      - *7
      - *8
      - *9
      - *10
      - *11
      - *12
      - *13
      - *14
      - *15
      - *16
      - *17
      - *18
      - *19
      - *20
      - *21
      - *22
      - *23
      - *24
      - *25
    NAME: pc_bp_func_non_fatal_intr_bclr
  - ATTR: 256
    FLDLST:
      - &26
        DESCRIPTION: BEM BM2Core Rd Data memory double bit error
        NAME: bem_bm2core_rd_data_fifo_mem_ucerr
        WIDTH: 1
      - &27
        DESCRIPTION: BEM BM2LSN WrRsp memory double bit error
        NAME: bem_bm2lsn_wr_resp_fifo_mem_ucerr
        WIDTH: 1
      - &28
        DESCRIPTION: BEM BM2Core WrRsp memory double bit error
        NAME: bem_bm2core_wr_resp_fifo_mem_ucerr
        WIDTH: 1
      - &29
        DESCRIPTION: BPM 1P bitalloc memory double bit error
        NAME: bpm_1p_bitalloc_mem_ucerr
        WIDTH: 1
      - &30
        DESCRIPTION: BIM Core Dont Wait fifo double bit error
        NAME: bim_core2bm_dont_wait_fifo_mem_ucerr
        WIDTH: 1
      - &31
        DESCRIPTION: BIM LSN2Core Wr Rsp Fif double bit error
        NAME: bim_lsn2core_wr_resp_fifo_mem_ucerr
        WIDTH: 1
      - &32
        DESCRIPTION: BIM LSN Alloc Dealloc Fifo double bit error
        NAME: bim_lsn_alloc_dealloc_fifo_mem_ucerr
        WIDTH: 1
      - &33
        DESCRIPTION: BIM LSN Bulk Alloc Fifo double bit error
        NAME: bim_lsn_bulk_alloc_fifo_mem_ucerr
        WIDTH: 1
      - &34
        DESCRIPTION: BIM LSN Dont Wait Rd Req Fifo double bit error
        NAME: bim_lsn_dont_wait_rd_req_fifo_mem_ucerr
        WIDTH: 1
      - &35
        DESCRIPTION: BIM LSN Wait Req Fifo double bit error
        NAME: bim_lsn_wait_req_fifo_mem_ucerr
        WIDTH: 1
      - &36
        DESCRIPTION: BOM LDN Fifo double bit error
        NAME: bom_ldn_fifo_mem_ucerr
        WIDTH: 1
      - &37
        DESCRIPTION: BAM 1P bitalloc memory double bit ECC error
        NAME: bam_1p_bitalloc_mem_ucerr
        WIDTH: 1
      - &38
        DESCRIPTION: BAM 8P bitalloc memory double bit ECC error
        NAME: bam_8p_bitalloc_mem_ucerr
        WIDTH: 1
      - &39
        DESCRIPTION: 'BOM SDB memory[0][0] double bit ECC error'
        NAME: bom_sdb_mem_0_ucerr
        WIDTH: 1
      - &40
        DESCRIPTION: 'BOM SDB memory[0][1] double bit ECC error'
        NAME: bom_sdb_mem_1_ucerr
        WIDTH: 1
      - &41
        DESCRIPTION: 'BOM SDB memory[0][2] double bit ECC error'
        NAME: bom_sdb_mem_2_ucerr
        WIDTH: 1
      - &42
        DESCRIPTION: 'BOM SDB memory[0][3] double bit ECC error'
        NAME: bom_sdb_mem_3_ucerr
        WIDTH: 1
      - &43
        DESCRIPTION: 'BOM SDB memory[1][0] double bit ECC error'
        NAME: bom_sdb_mem_4_ucerr
        WIDTH: 1
      - &44
        DESCRIPTION: 'BOM SDB memory[1][1] double bit ECC error'
        NAME: bom_sdb_mem_5_ucerr
        WIDTH: 1
      - &45
        DESCRIPTION: 'BOM SDB memory[1][2] double bit ECC error'
        NAME: bom_sdb_mem_6_ucerr
        WIDTH: 1
      - &46
        DESCRIPTION: 'BOM SDB memory[1][3] double bit ECC error'
        NAME: bom_sdb_mem_7_ucerr
        WIDTH: 1
      - &47
        DESCRIPTION: 'BOM SDB memory[2][0] double bit ECC error'
        NAME: bom_sdb_mem_8_ucerr
        WIDTH: 1
      - &48
        DESCRIPTION: 'BOM SDB memory[2][1] double bit ECC error'
        NAME: bom_sdb_mem_9_ucerr
        WIDTH: 1
      - &49
        DESCRIPTION: 'BOM SDB memory[2][2] double bit ECC error'
        NAME: bom_sdb_mem_10_ucerr
        WIDTH: 1
      - &50
        DESCRIPTION: 'BOM SDB memory[2][3] double bit ECC error'
        NAME: bom_sdb_mem_11_ucerr
        WIDTH: 1
      - &51
        DESCRIPTION: 'BOM SDB memory[3][0] double bit ECC error'
        NAME: bom_sdb_mem_12_ucerr
        WIDTH: 1
      - &52
        DESCRIPTION: 'BOM SDB memory[3][1] double bit ECC error'
        NAME: bom_sdb_mem_13_ucerr
        WIDTH: 1
      - &53
        DESCRIPTION: 'BOM SDB memory[3][2] double bit ECC error'
        NAME: bom_sdb_mem_14_ucerr
        WIDTH: 1
      - &54
        DESCRIPTION: 'BOM SDB memory[3][3] double bit ECC error'
        NAME: bom_sdb_mem_15_ucerr
        WIDTH: 1
      - &55
        DESCRIPTION: 'BOM SDB memory[4][0] double bit ECC error'
        NAME: bom_sdb_mem_16_ucerr
        WIDTH: 1
      - &56
        DESCRIPTION: 'BOM SDB memory[4][1] double bit ECC error'
        NAME: bom_sdb_mem_17_ucerr
        WIDTH: 1
      - &57
        DESCRIPTION: 'BOM SDB memory[4][2] double bit ECC error'
        NAME: bom_sdb_mem_18_ucerr
        WIDTH: 1
      - &58
        DESCRIPTION: 'BOM SDB memory[4][3] double bit ECC error'
        NAME: bom_sdb_mem_19_ucerr
        WIDTH: 1
      - &59
        DESCRIPTION: 'BOM SDB memory[5][0] double bit ECC error'
        NAME: bom_sdb_mem_20_ucerr
        WIDTH: 1
      - &60
        DESCRIPTION: 'BOM SDB memory[5][1] double bit ECC error'
        NAME: bom_sdb_mem_21_ucerr
        WIDTH: 1
      - &61
        DESCRIPTION: 'BOM SDB memory[5][2] double bit ECC error'
        NAME: bom_sdb_mem_22_ucerr
        WIDTH: 1
      - &62
        DESCRIPTION: 'BOM SDB memory[5][3] double bit ECC error'
        NAME: bom_sdb_mem_23_ucerr
        WIDTH: 1
      - &63
        DESCRIPTION: BOM Odd Order Buffer double bit ECC error
        NAME: bom_odd_order_buffer_ucerr
        WIDTH: 1
      - &64
        DESCRIPTION: BOM Even Order Buffer double bit ECC error
        NAME: bom_even_order_buffer_ucerr
        WIDTH: 1
      - &65
        DESCRIPTION: BOM DN Buffer double bit ECC error
        NAME: bom_dn_buf_mem_ucerr
        WIDTH: 1
      - &66
        DESCRIPTION: BOM DMA PartialWr Buffer double bit ECC error
        NAME: bom_dma_pwr_buf_mem_ucerr
        WIDTH: 1
      - &67
        DESCRIPTION: BAM 1P state memory double bit ECC error
        NAME: bam_1p_state_mem_ucerr
        WIDTH: 1
      - &68
        DESCRIPTION: BAM 8P state memory double bit ECC error
        NAME: bam_8p_state_mem_ucerr
        WIDTH: 1
      - &69
        DESCRIPTION: BAM 64P state memory double bit ECC error
        NAME: bam_64p_state_mem_ucerr
        WIDTH: 1
      - &70
        DESCRIPTION: BM Odd Upper T0 Tile memory double bit error
        NAME: bm_odd_ut0_mem_ucerr
        WIDTH: 1
      - &71
        DESCRIPTION: BM Odd Lower T0 Tile memory double bit error
        NAME: bm_odd_lt0_mem_ucerr
        WIDTH: 1
      - &72
        DESCRIPTION: BM Odd Upper T1 Tile memory double bit error
        NAME: bm_odd_ut1_mem_ucerr
        WIDTH: 1
      - &73
        DESCRIPTION: BM Odd Lower T1 Tile memory double bit error
        NAME: bm_odd_lt1_mem_ucerr
        WIDTH: 1
      - &74
        DESCRIPTION: BM Odd Upper B0 Tile memory double bit error
        NAME: bm_odd_ub0_mem_ucerr
        WIDTH: 1
      - &75
        DESCRIPTION: BM Odd Lower B0 Tile memory double bit error
        NAME: bm_odd_lb0_mem_ucerr
        WIDTH: 1
      - &76
        DESCRIPTION: BM Odd Upper B1 Tile memory double bit error
        NAME: bm_odd_ub1_mem_ucerr
        WIDTH: 1
      - &77
        DESCRIPTION: BM Odd Lower B1 Tile memory double bit error
        NAME: bm_odd_lb1_mem_ucerr
        WIDTH: 1
      - &78
        DESCRIPTION: BM Even Upper T0 Tile memory double bit error
        NAME: bm_even_ut0_mem_ucerr
        WIDTH: 1
      - &79
        DESCRIPTION: BM Even Lower T0 Tile memory double bit error
        NAME: bm_even_lt0_mem_ucerr
        WIDTH: 1
      - &80
        DESCRIPTION: BM Even Upper T1 Tile memory double bit error
        NAME: bm_even_ut1_mem_ucerr
        WIDTH: 1
      - &81
        DESCRIPTION: BM Even Lower T1 Tile memory double bit error
        NAME: bm_even_lt1_mem_ucerr
        WIDTH: 1
      - &82
        DESCRIPTION: BM Even Upper B0 Tile memory double bit error
        NAME: bm_even_ub0_mem_ucerr
        WIDTH: 1
      - &83
        DESCRIPTION: BM Even Lower B0 Tile memory double bit error
        NAME: bm_even_lb0_mem_ucerr
        WIDTH: 1
      - &84
        DESCRIPTION: BM Even Upper B1 Tile memory double bit error
        NAME: bm_even_ub1_mem_ucerr
        WIDTH: 1
      - &85
        DESCRIPTION: BM Even Lower B1 Tile memory double bit error
        NAME: bm_even_lb1_mem_ucerr
        WIDTH: 1
    NAME: pc_bp_memory_fatal_intr_cause
  - ATTR: 512
    FLDLST:
      - *26
      - *27
      - *28
      - *29
      - *30
      - *31
      - *32
      - *33
      - *34
      - *35
      - *36
      - *37
      - *38
      - *39
      - *40
      - *41
      - *42
      - *43
      - *44
      - *45
      - *46
      - *47
      - *48
      - *49
      - *50
      - *51
      - *52
      - *53
      - *54
      - *55
      - *56
      - *57
      - *58
      - *59
      - *60
      - *61
      - *62
      - *63
      - *64
      - *65
      - *66
      - *67
      - *68
      - *69
      - *70
      - *71
      - *72
      - *73
      - *74
      - *75
      - *76
      - *77
      - *78
      - *79
      - *80
      - *81
      - *82
      - *83
      - *84
      - *85
    NAME: pc_bp_memory_fatal_intr_stat
  - ATTR: 1024
    FLDLST:
      - *26
      - *27
      - *28
      - *29
      - *30
      - *31
      - *32
      - *33
      - *34
      - *35
      - *36
      - *37
      - *38
      - *39
      - *40
      - *41
      - *42
      - *43
      - *44
      - *45
      - *46
      - *47
      - *48
      - *49
      - *50
      - *51
      - *52
      - *53
      - *54
      - *55
      - *56
      - *57
      - *58
      - *59
      - *60
      - *61
      - *62
      - *63
      - *64
      - *65
      - *66
      - *67
      - *68
      - *69
      - *70
      - *71
      - *72
      - *73
      - *74
      - *75
      - *76
      - *77
      - *78
      - *79
      - *80
      - *81
      - *82
      - *83
      - *84
      - *85
    NAME: pc_bp_memory_fatal_intr_mask
  - ATTR: 2048
    FLDLST:
      - *26
      - *27
      - *28
      - *29
      - *30
      - *31
      - *32
      - *33
      - *34
      - *35
      - *36
      - *37
      - *38
      - *39
      - *40
      - *41
      - *42
      - *43
      - *44
      - *45
      - *46
      - *47
      - *48
      - *49
      - *50
      - *51
      - *52
      - *53
      - *54
      - *55
      - *56
      - *57
      - *58
      - *59
      - *60
      - *61
      - *62
      - *63
      - *64
      - *65
      - *66
      - *67
      - *68
      - *69
      - *70
      - *71
      - *72
      - *73
      - *74
      - *75
      - *76
      - *77
      - *78
      - *79
      - *80
      - *81
      - *82
      - *83
      - *84
      - *85
    NAME: pc_bp_memory_fatal_intr_bset
  - ATTR: 4096
    FLDLST:
      - *26
      - *27
      - *28
      - *29
      - *30
      - *31
      - *32
      - *33
      - *34
      - *35
      - *36
      - *37
      - *38
      - *39
      - *40
      - *41
      - *42
      - *43
      - *44
      - *45
      - *46
      - *47
      - *48
      - *49
      - *50
      - *51
      - *52
      - *53
      - *54
      - *55
      - *56
      - *57
      - *58
      - *59
      - *60
      - *61
      - *62
      - *63
      - *64
      - *65
      - *66
      - *67
      - *68
      - *69
      - *70
      - *71
      - *72
      - *73
      - *74
      - *75
      - *76
      - *77
      - *78
      - *79
      - *80
      - *81
      - *82
      - *83
      - *84
      - *85
    NAME: pc_bp_memory_fatal_intr_bclr
  - ATTR: 256
    FLDLST:
      - &86
        DESCRIPTION: BEM BM2Core Rd Data memory single bit error
        NAME: bem_bm2core_rd_data_fifo_mem_cerr
        WIDTH: 1
      - &87
        DESCRIPTION: BEM BM2LSN WrRsp memory single bit error
        NAME: bem_bm2lsn_wr_resp_fifo_mem_cerr
        WIDTH: 1
      - &88
        DESCRIPTION: BEM BM2Core WrRsp memory single bit error
        NAME: bem_bm2core_wr_resp_fifo_mem_cerr
        WIDTH: 1
      - &89
        DESCRIPTION: BPM 1P bitalloc memory single bit error
        NAME: bpm_1p_bitalloc_mem_cerr
        WIDTH: 1
      - &90
        DESCRIPTION: BIM Core Dont Wait fifo single bit error
        NAME: bim_core2bm_dont_wait_fifo_mem_cerr
        WIDTH: 1
      - &91
        DESCRIPTION: BIM LSN2Core Wr Rsp Fif single bit error
        NAME: bim_lsn2core_wr_resp_fifo_mem_cerr
        WIDTH: 1
      - &92
        DESCRIPTION: BIM LSN Alloc Dealloc Fifo single bit error
        NAME: bim_lsn_alloc_dealloc_fifo_mem_cerr
        WIDTH: 1
      - &93
        DESCRIPTION: BIM LSN Bulk Alloc Fifo single bit error
        NAME: bim_lsn_bulk_alloc_fifo_mem_cerr
        WIDTH: 1
      - &94
        DESCRIPTION: BIM LSN Dont Wait Rd Req Fifo single bit error
        NAME: bim_lsn_dont_wait_rd_req_fifo_mem_cerr
        WIDTH: 1
      - &95
        DESCRIPTION: BIM LSN Wait Req Fifo single bit error
        NAME: bim_lsn_wait_req_fifo_mem_cerr
        WIDTH: 1
      - &96
        DESCRIPTION: BOM LDN Fifo single bit error
        NAME: bom_ldn_fifo_mem_cerr
        WIDTH: 1
      - &97
        DESCRIPTION: BAM 1P bitalloc memory single bit ECC error
        NAME: bam_1p_bitalloc_mem_cerr
        WIDTH: 1
      - &98
        DESCRIPTION: BAM 8P bitalloc memory single bit ECC error
        NAME: bam_8p_bitalloc_mem_cerr
        WIDTH: 1
      - &99
        DESCRIPTION: 'BOM SDB memory[0][0] single bit ECC error'
        NAME: bom_sdb_mem_0_cerr
        WIDTH: 1
      - &100
        DESCRIPTION: 'BOM SDB memory[0][1] single bit ECC error'
        NAME: bom_sdb_mem_1_cerr
        WIDTH: 1
      - &101
        DESCRIPTION: 'BOM SDB memory[0][2] single bit ECC error'
        NAME: bom_sdb_mem_2_cerr
        WIDTH: 1
      - &102
        DESCRIPTION: 'BOM SDB memory[0][3] single bit ECC error'
        NAME: bom_sdb_mem_3_cerr
        WIDTH: 1
      - &103
        DESCRIPTION: 'BOM SDB memory[1][0] single bit ECC error'
        NAME: bom_sdb_mem_4_cerr
        WIDTH: 1
      - &104
        DESCRIPTION: 'BOM SDB memory[1][1] single bit ECC error'
        NAME: bom_sdb_mem_5_cerr
        WIDTH: 1
      - &105
        DESCRIPTION: 'BOM SDB memory[1][2] single bit ECC error'
        NAME: bom_sdb_mem_6_cerr
        WIDTH: 1
      - &106
        DESCRIPTION: 'BOM SDB memory[1][3] single bit ECC error'
        NAME: bom_sdb_mem_7_cerr
        WIDTH: 1
      - &107
        DESCRIPTION: 'BOM SDB memory[2][0] single bit ECC error'
        NAME: bom_sdb_mem_8_cerr
        WIDTH: 1
      - &108
        DESCRIPTION: 'BOM SDB memory[2][1] single bit ECC error'
        NAME: bom_sdb_mem_9_cerr
        WIDTH: 1
      - &109
        DESCRIPTION: 'BOM SDB memory[2][2] single bit ECC error'
        NAME: bom_sdb_mem_10_cerr
        WIDTH: 1
      - &110
        DESCRIPTION: 'BOM SDB memory[2][3] single bit ECC error'
        NAME: bom_sdb_mem_11_cerr
        WIDTH: 1
      - &111
        DESCRIPTION: 'BOM SDB memory[3][0] single bit ECC error'
        NAME: bom_sdb_mem_12_cerr
        WIDTH: 1
      - &112
        DESCRIPTION: 'BOM SDB memory[3][1] single bit ECC error'
        NAME: bom_sdb_mem_13_cerr
        WIDTH: 1
      - &113
        DESCRIPTION: 'BOM SDB memory[3][2] single bit ECC error'
        NAME: bom_sdb_mem_14_cerr
        WIDTH: 1
      - &114
        DESCRIPTION: 'BOM SDB memory[3][3] single bit ECC error'
        NAME: bom_sdb_mem_15_cerr
        WIDTH: 1
      - &115
        DESCRIPTION: 'BOM SDB memory[4][0] single bit ECC error'
        NAME: bom_sdb_mem_16_cerr
        WIDTH: 1
      - &116
        DESCRIPTION: 'BOM SDB memory[4][1] single bit ECC error'
        NAME: bom_sdb_mem_17_cerr
        WIDTH: 1
      - &117
        DESCRIPTION: 'BOM SDB memory[4][2] single bit ECC error'
        NAME: bom_sdb_mem_18_cerr
        WIDTH: 1
      - &118
        DESCRIPTION: 'BOM SDB memory[4][3] single bit ECC error'
        NAME: bom_sdb_mem_19_cerr
        WIDTH: 1
      - &119
        DESCRIPTION: 'BOM SDB memory[5][0] single bit ECC error'
        NAME: bom_sdb_mem_20_cerr
        WIDTH: 1
      - &120
        DESCRIPTION: 'BOM SDB memory[5][1] single bit ECC error'
        NAME: bom_sdb_mem_21_cerr
        WIDTH: 1
      - &121
        DESCRIPTION: 'BOM SDB memory[5][2] single bit ECC error'
        NAME: bom_sdb_mem_22_cerr
        WIDTH: 1
      - &122
        DESCRIPTION: 'BOM SDB memory[5][3] single bit ECC error'
        NAME: bom_sdb_mem_23_cerr
        WIDTH: 1
      - &123
        DESCRIPTION: BOM Odd Order Buffer single bit ECC error
        NAME: bom_odd_order_buffer_cerr
        WIDTH: 1
      - &124
        DESCRIPTION: BOM Even Order Buffer single bit ECC error
        NAME: bom_even_order_buffer_cerr
        WIDTH: 1
      - &125
        DESCRIPTION: BOM DN Buffer single bit ECC error
        NAME: bom_dn_buf_mem_cerr
        WIDTH: 1
      - &126
        DESCRIPTION: BOM DMA PartialWr Buffer single bit ECC error
        NAME: bom_dma_pwr_buf_mem_cerr
        WIDTH: 1
      - &127
        DESCRIPTION: BAM 1P state memory single bit ECC error
        NAME: bam_1p_state_mem_cerr
        WIDTH: 1
      - &128
        DESCRIPTION: BAM 8P state memory single bit ECC error
        NAME: bam_8p_state_mem_cerr
        WIDTH: 1
      - &129
        DESCRIPTION: BAM 64P state memory single bit ECC error
        NAME: bam_64p_state_mem_cerr
        WIDTH: 1
      - &130
        DESCRIPTION: BM Odd Upper T0 Tile memory single bit error
        NAME: bm_odd_ut0_mem_cerr
        WIDTH: 1
      - &131
        DESCRIPTION: BM Odd Lower T0 Tile memory single bit error
        NAME: bm_odd_lt0_mem_cerr
        WIDTH: 1
      - &132
        DESCRIPTION: BM Odd Upper T1 Tile memory single bit error
        NAME: bm_odd_ut1_mem_cerr
        WIDTH: 1
      - &133
        DESCRIPTION: BM Odd Lower T1 Tile memory single bit error
        NAME: bm_odd_lt1_mem_cerr
        WIDTH: 1
      - &134
        DESCRIPTION: BM Odd Upper B0 Tile memory single bit error
        NAME: bm_odd_ub0_mem_cerr
        WIDTH: 1
      - &135
        DESCRIPTION: BM Odd Lower B0 Tile memory single bit error
        NAME: bm_odd_lb0_mem_cerr
        WIDTH: 1
      - &136
        DESCRIPTION: BM Odd Upper B1 Tile memory single bit error
        NAME: bm_odd_ub1_mem_cerr
        WIDTH: 1
      - &137
        DESCRIPTION: BM Odd Lower B1 Tile memory single bit error
        NAME: bm_odd_lb1_mem_cerr
        WIDTH: 1
      - &138
        DESCRIPTION: BM Even Upper T0 Tile memory single bit error
        NAME: bm_even_ut0_mem_cerr
        WIDTH: 1
      - &139
        DESCRIPTION: BM Even Lower T0 Tile memory single bit error
        NAME: bm_even_lt0_mem_cerr
        WIDTH: 1
      - &140
        DESCRIPTION: BM Even Upper T1 Tile memory single bit error
        NAME: bm_even_ut1_mem_cerr
        WIDTH: 1
      - &141
        DESCRIPTION: BM Even Lower T1 Tile memory single bit error
        NAME: bm_even_lt1_mem_cerr
        WIDTH: 1
      - &142
        DESCRIPTION: BM Even Upper B0 Tile memory single bit error
        NAME: bm_even_ub0_mem_cerr
        WIDTH: 1
      - &143
        DESCRIPTION: BM Even Lower B0 Tile memory single bit error
        NAME: bm_even_lb0_mem_cerr
        WIDTH: 1
      - &144
        DESCRIPTION: BM Even Upper B1 Tile memory single bit error
        NAME: bm_even_ub1_mem_cerr
        WIDTH: 1
      - &145
        DESCRIPTION: BM Even Lower B1 Tile memory single bit error
        NAME: bm_even_lb1_mem_cerr
        WIDTH: 1
    NAME: pc_bp_memory_non_fatal_intr_cause
  - ATTR: 512
    FLDLST:
      - *86
      - *87
      - *88
      - *89
      - *90
      - *91
      - *92
      - *93
      - *94
      - *95
      - *96
      - *97
      - *98
      - *99
      - *100
      - *101
      - *102
      - *103
      - *104
      - *105
      - *106
      - *107
      - *108
      - *109
      - *110
      - *111
      - *112
      - *113
      - *114
      - *115
      - *116
      - *117
      - *118
      - *119
      - *120
      - *121
      - *122
      - *123
      - *124
      - *125
      - *126
      - *127
      - *128
      - *129
      - *130
      - *131
      - *132
      - *133
      - *134
      - *135
      - *136
      - *137
      - *138
      - *139
      - *140
      - *141
      - *142
      - *143
      - *144
      - *145
    NAME: pc_bp_memory_non_fatal_intr_stat
  - ATTR: 1024
    FLDLST:
      - *86
      - *87
      - *88
      - *89
      - *90
      - *91
      - *92
      - *93
      - *94
      - *95
      - *96
      - *97
      - *98
      - *99
      - *100
      - *101
      - *102
      - *103
      - *104
      - *105
      - *106
      - *107
      - *108
      - *109
      - *110
      - *111
      - *112
      - *113
      - *114
      - *115
      - *116
      - *117
      - *118
      - *119
      - *120
      - *121
      - *122
      - *123
      - *124
      - *125
      - *126
      - *127
      - *128
      - *129
      - *130
      - *131
      - *132
      - *133
      - *134
      - *135
      - *136
      - *137
      - *138
      - *139
      - *140
      - *141
      - *142
      - *143
      - *144
      - *145
    NAME: pc_bp_memory_non_fatal_intr_mask
  - ATTR: 2048
    FLDLST:
      - *86
      - *87
      - *88
      - *89
      - *90
      - *91
      - *92
      - *93
      - *94
      - *95
      - *96
      - *97
      - *98
      - *99
      - *100
      - *101
      - *102
      - *103
      - *104
      - *105
      - *106
      - *107
      - *108
      - *109
      - *110
      - *111
      - *112
      - *113
      - *114
      - *115
      - *116
      - *117
      - *118
      - *119
      - *120
      - *121
      - *122
      - *123
      - *124
      - *125
      - *126
      - *127
      - *128
      - *129
      - *130
      - *131
      - *132
      - *133
      - *134
      - *135
      - *136
      - *137
      - *138
      - *139
      - *140
      - *141
      - *142
      - *143
      - *144
      - *145
    NAME: pc_bp_memory_non_fatal_intr_bset
  - ATTR: 4096
    FLDLST:
      - *86
      - *87
      - *88
      - *89
      - *90
      - *91
      - *92
      - *93
      - *94
      - *95
      - *96
      - *97
      - *98
      - *99
      - *100
      - *101
      - *102
      - *103
      - *104
      - *105
      - *106
      - *107
      - *108
      - *109
      - *110
      - *111
      - *112
      - *113
      - *114
      - *115
      - *116
      - *117
      - *118
      - *119
      - *120
      - *121
      - *122
      - *123
      - *124
      - *125
      - *126
      - *127
      - *128
      - *129
      - *130
      - *131
      - *132
      - *133
      - *134
      - *135
      - *136
      - *137
      - *138
      - *139
      - *140
      - *141
      - *142
      - *143
      - *144
      - *145
    NAME: pc_bp_memory_non_fatal_intr_bclr
  - ATTR: 9
    DESCRIPTION: Place Holder for now for PC_BP Feature Register
    FLDLST:
      - ATTR: 1
        DEFAULT: 0
        DESCRIPTION: Module ID
        NAME: module_id
        WIDTH: 8
      - ATTR: 1
        DEFAULT: 0
        DESCRIPTION: Version number of the module
        NAME: version
        WIDTH: 8
      - ATTR: 1
        DEFAULT: 0
        DESCRIPTION: Features enabled in the module.
        NAME: features
        WIDTH: 16
      - ATTR: 1
        DEFAULT: 0
        DESCRIPTION: Reserved Field.
        NAME: Reserved
        WIDTH: 32
    NAME: pc_bp_features
    WIDTH: 64
  - ATTR: 5
    DESCRIPTION: ' Spare PIO register. These bits can be read and written by software. They can serve as control bits for late ECOs in the design.'
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: Spare PIO register.
        NAME: val
        WIDTH: 64
    NAME: pc_bp_spare_pio
    WIDTH: 64
  - ATTR: 5
    DESCRIPTION: Scratchpad register. These bits can be read and written by software and can be used as a scratchpad for the module.
    FLDLST:
      - DESCRIPTION: Scratchpad register.
        NAME: val
        WIDTH: 64
    NAME: pc_bp_scratchpad
    WIDTH: 64
  - ATTR: 9
    DESCRIPTION: Memory bit vector that has double bit error
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            First SRAM ECC ucerr detected (1-hot)
                                            Set when first error is detected
                                            Reset when corresponding interrupt status bit is cleared
                                           
        NAME: val
        WIDTH: 60
    NAME: bp_mem_log_ucerr
  - ATTR: 9
    DESCRIPTION: Memory bit vector that single bit error
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            First SRAM ECC cerr detected (1-hot)
                                            Set when first error is detected
                                            Reset when corresponding interrupt status bit is cleared
                                  [59] - bem_bm2core_rd_data_fifo_mem_cerr,
                                  [58] - bem_bm2lsn_wr_resp_fifo_mem_cerr,
                                  [57] - bem_bm2core_wr_resp_fifo_mem_cerr,
                                  [56] - bpm_1p_bitalloc_mem_cerr,
                                  [55] - bim_core2bm_dont_wait_fifo_mem_cerr,
                                  [54] - bim_lsn2core_wr_resp_fifo_mem_cerr,
                                  [53] - bim_lsn_alloc_dealloc_fifo_mem_cerr,
                                  [52] - bim_lsn_bulk_alloc_fifo_mem_cerr,
                                  [51] - bim_lsn_dont_wait_rd_req_fifo_mem_cerr,
                                  [50] - bim_lsn_wait_req_fifo_mem_cerr,
                                  [49] - bom_ldn_fifo_mem_cerr,
                                  [48] - bam_1p_bitalloc_mem_cerr
                                  [47] - bam_8p_bitalloc_mem_cerr
                                  [46] - bom_sdb_mem_0_cerr
                                  [45] - bom_sdb_mem_1_cerr
                                  [44] - bom_sdb_mem_2_cerr
                                  [43] - bom_sdb_mem_3_cerr
                                  [42] - bom_sdb_mem_4_cerr
                                  [41] - bom_sdb_mem_5_cerr
                                  [40] - bom_sdb_mem_6_cerr
                                  [39] - bom_sdb_mem_7_cerr
                                  [38] - bom_sdb_mem_8_cerr
                                  [37] - bom_sdb_mem_9_cerr
                                  [36] - bom_sdb_mem_10_cerr
                                  [35] - bom_sdb_mem_11_cerr
                                  [34] - bom_sdb_mem_12_cerr
                                  [33] - bom_sdb_mem_13_cerr
                                  [32] - bom_sdb_mem_14_cerr
                                  [31] - bom_sdb_mem_15_cerr
                                  [30] - bom_sdb_mem_16_cerr
                                  [29] - bom_sdb_mem_17_cerr
                                  [28] - bom_sdb_mem_18_cerr
                                  [27] - bom_sdb_mem_19_cerr
                                  [26] - bom_sdb_mem_20_cerr
                                  [25] - bom_sdb_mem_21_cerr
                                  [24] - bom_sdb_mem_22_cerr
                                  [23] - bom_sdb_mem_23_cerr
                                  [22] - bom_odd_order_buffer_cerr
                                  [21] - bom_even_order_buffer_cerr
                                  [20] - bom_dn_buf_cerr
                                  [19] - bom_dma_pwr_buf_mem_cerr
                                  [18] - bam_1p_state_mem_cerr
                                  [17] - bam_8p_state_mem_cerr
                                  [16] - bam_64p_state_mem_cerr
                                  [15] - bm_odd_ut0_mem_cerr
                                  [14] - bm_odd_lt0_mem_cerr
                                  [13] - bm_odd_ut1_mem_cerr
                                  [12] - bm_odd_lt1_mem_cerr
                                  [11] - bm_odd_ub0_mem_cerr
                                  [10] - bm_odd_lb0_mem_cerr
                                  [9] - bm_odd_ub1_mem_cerr
                                  [8] - bm_odd_lb1_mem_cerr
                                  [7] - bm_even_ut0_mem_cerr
                                  [6] - bm_even_lt0_mem_cerr
                                  [5] - bm_even_ut1_mem_cerr
                                  [4] - bm_even_lt1_mem_cerr
                                  [3] - bm_even_ub0_mem_cerr
                                  [2] - bm_even_lb0_mem_cerr
                                  [1] - bm_even_ub1_mem_cerr
                                  [0] - bm_even_lb1_mem_cerr
                                           
        NAME: val
        WIDTH: 60
    NAME: bp_mem_log_cerr
  - ATTR: 9
    DESCRIPTION: SRAM syndrome log register
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Syndrome related to ECC error
                                            detected while reading data from SRAM
                                           
        NAME: val
        WIDTH: 16
    NAME: bp_mem_log_synd
  - ATTR: 9
    DESCRIPTION: SRAM address log register
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Address related to ECC error
                                            detected while reading data from SRAM
                                           
        NAME: val
        WIDTH: 16
    NAME: bp_mem_log_addr
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: BP PC_CLK FLA slave module_id
    FLDLST:
      - DEFAULT: 17
        DESCRIPTION: |-2
          
                                            Module_id
                                           
        NAME: data
        WIDTH: 8
    NAME: bp_pc_clk_fla_slave_module_id_cfg
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: BP SOC_CLK FLA slave module_id
    FLDLST:
      - DEFAULT: 18
        DESCRIPTION: |-2
          
                                            Module_id
                                           
        NAME: data
        WIDTH: 8
    NAME: bp_soc_clk_fla_slave_module_id_cfg
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: BP Control Configuration
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Reserved
                                           
        NAME: rsvd
        WIDTH: 1
    NAME: bp_cfg
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: BP Config register for memory error injection
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            BOM DN buffer mem,
                                           
        NAME: bom_dn_buffer_mem
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            BOM DMA Partial Write buffer mem,
                                           
        NAME: bom_dma_pwr_buffer_mem
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            BOM ldn fifo mem,
                                           
        NAME: bom_ldn_fifo_mem
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            BPM 1P bitallcote mem,
                                           
        NAME: bpm_1p_bitallocate_mem
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            BIM lsn2core_wr_resp fifo mem,
                                           
        NAME: bim_lsn2core_wr_resp_fifo_mem
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            BIM lsn_alloc_dealloc fifo mem,
                                           
        NAME: bim_lsn_alloc_dealloc_fifo_mem
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            BIM LSN bulk alloc fifo mem,
                                           
        NAME: bim_lsn_bulk_alloc_fifo_mem
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            BIM lsn_dont_wait_rd_req fifo mem,
                                           
        NAME: bim_lsn_dont_wait_rd_req_fifo_mem
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            BIM lsn wait req fifo mem,
                                           
        NAME: bim_lsn_wait_req_fifo_mem
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            BIM core2bm dont wait fifo mem,
                                           
        NAME: bim_core2bm_dont_wait_fifo_mem
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            bm2core wr resp fifo mem,
                                           
        NAME: bom_bm2core_wr_resp_fifo_mem
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            BOM bm2core rd data fifo mem,
                                           
        NAME: bom_bm2core_rd_data_fifo_mem
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            BOM bm2lsn wr resp fifo mem,
                                           
        NAME: bom_bm2lsn_wr_resp_fifo_mem
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            BAM 1P bitallocate mem,
                                           
        NAME: bam_1p_bitallocate_mem
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            BAM 8P bitallocate mem,
                                           
        NAME: bam_8p_bitallocate_mem
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            BAM 1P state mem,
                                           
        NAME: bam_1p_state_mem
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            BAM 8P state mem,
                                           
        NAME: bam_8p_state_mem
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            BAM 64P state mem,
                                           
        NAME: bam_64p_state_mem
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            BOM SDB memory[0...5][0...3]
                                           
        NAME: bom_sdb_mem
        WIDTH: 24
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            BOM Odd order buffer memory
                                           
        NAME: bom_odd_order_buffer_mem
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            BOM Even order buffer memory
                                           
        NAME: bom_even_order_buffer_mem
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            BM Odd phase Upper Top 1 Tile
                                           
        NAME: bm_odd_ut1_mem
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            BM Odd phase Lower Top 1 Tile
                                           
        NAME: bm_odd_lt1_mem
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            BM Odd phase Upper Top 0 Tile
                                           
        NAME: bm_odd_ut0_mem
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            BM Odd phase Lower Top 0 Tile
                                           
        NAME: bm_odd_lt0_mem
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            BM Odd phase Upper Bottom 1 Tile
                                           
        NAME: bm_odd_ub1_mem
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            BM Odd phase Lower Bottom 1 Top Tile
                                           
        NAME: bm_odd_lb1_mem
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            BM Odd phase Upper Bottom 0 Tile
                                           
        NAME: bm_odd_ub0_mem
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            BM Odd phase Lower Bottom 0 Top Tile
                                           
        NAME: bm_odd_lb0_mem
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            BM Even phase Upper Top 1 Tile
                                           
        NAME: bm_even_ut1_mem
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            BM Even phase Lower Top 1 Tile
                                           
        NAME: bm_even_lt1_mem
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            BM Even phase Upper Top 0 Tile
                                           
        NAME: bm_even_ut0_mem
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            BM Even phase Lower Top 0 Tile
                                           
        NAME: bm_even_lt0_mem
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            BM Even phase Upper Bottom 1 Tile
                                           
        NAME: bm_even_ub1_mem
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            BM Even phase Lower Bottom 1 Top Tile
                                           
        NAME: bm_even_lb1_mem
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            BM Even phase Upper Bottom 0 Tile
                                           
        NAME: bm_even_ub0_mem
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            BM Even phase Lower Bottom 0 Top Tile
                                           
        NAME: bm_even_lb0_mem
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Type of error to be to be injected
                                            Applied to all memory error injection
                                            0 - Uncorrectable error
                                            1 - Correctable error
                                           
        NAME: err_type
        WIDTH: 1
    NAME: bp_mem_err_inj_cfg
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: BIM Control Configuration
    FLDLST:
      - DEFAULT: 4
        DESCRIPTION: |-2
          
                                            Number of pc_clks between successive grants to alloc_dealloc_fifo in BIM
                                           
        NAME: alloc_dealloc_pacing_interval
        WIDTH: 4
      - DEFAULT: 4
        DESCRIPTION: |-2
          
                                            Number of pc_clks between successive grants to bulk_alloc in BIM
                                           
        NAME: bulk_alloc_pacing_interval
        WIDTH: 4
      - DEFAULT: 1
        DESCRIPTION: |-2
          
                                            WRR arbiter weight for core2bm path
                                           
        NAME: core2bm_dont_wait_wrr_arb_wt
        WIDTH: 3
      - DEFAULT: 1
        DESCRIPTION: |-2
          
                                            WRR arbiter weight for NotOrdered LDN write path
                                           
        NAME: ldn_not_ord_metadata_wrr_arb_wt
        WIDTH: 3
      - DEFAULT: 1
        DESCRIPTION: |-2
          
                                            WRR arbiter weight for Bulk Alloc path
                                           
        NAME: lsn_bulk_alloc_wrr_arb_wt
        WIDTH: 3
      - DEFAULT: 1
        DESCRIPTION: |-2
          
                                            WRR arbiter weight for Alloc/DeAlloc path
                                           
        NAME: lsn_alloc_dealloc_wrr_arb_wt
        WIDTH: 3
      - DEFAULT: 1
        DESCRIPTION: |-2
          
                                            WRR arbiter weight for LSN don't wait RdReq path
                                           
        NAME: lsn_dont_wait_rd_req_wrr_arb_wt
        WIDTH: 3
      - DEFAULT: 1
        DESCRIPTION: |-2
          
                                            WRR arbiter weight for LSN wait path
                                           
        NAME: lsn_wait_req_wrr_arb_wt
        WIDTH: 3
      - DEFAULT: 1
        DESCRIPTION: |-2
          
                                            WRR arbiter weight for BPM request path
                                           
        NAME: bpm_req_wrr_arb_wt
        WIDTH: 3
      - DEFAULT: 2
        DESCRIPTION: |-2
          
                                            Almost full threshold for lsn2coreWrRespFifo
                                           
        NAME: lsn2core_wr_resp_fifo_afhdrm
        WIDTH: 5
      - DEFAULT: 2
        DESCRIPTION: |-2
          
                                            Almost full threshold for lsnAllocDeAllocFifo
                                           
        NAME: lsn_alloc_dealloc_fifo_afhdrm
        WIDTH: 6
      - DEFAULT: 2
        DESCRIPTION: |-2
          
                                            Almost full threshold for lsnDoNotWaitRdReqFifo
                                           
        NAME: lsn_dont_wait_rd_req_fifo_afhdrm
        WIDTH: 6
      - DEFAULT: 2
        DESCRIPTION: |-2
          
                                            Almost full threshold for lsnWaitReqFifo
                                           
        NAME: lsn_wait_req_fifo_afhdrm
        WIDTH: 8
      - DEFAULT: 2
        DESCRIPTION: |-2
          
                                            Almost full threshold for core2bmDoNotWaitFifo
                                           
        NAME: core2bm_dont_wait_fifo_afhdrm
        WIDTH: 6
    NAME: bim_cfg
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: BAM Control Configuration
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            1 - Speculated reads from MIPs get ACKs on RIN channel;
                                            0 - Speculated reads from MIPS (not including PREF commands) get NACKs on RIN channel;
                                           
        NAME: ack_speculated_reads
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            1 - Enable per pool AU threshold check on the destination pool for VP based "MAGIC" writes; If threshold has reached, the move would be discarded and the original pool would get filled up;
                                            0 - Disable per pool AU threshold check on the destination pool for VP based "MAGIC" writes; 
                                           
        NAME: enable_vp_pool_move_check
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            1 - Enable per pool AU threshold check on the destination pool for NU based "LAST" writes; If threshold has reached, the move would be discarded and the prefetch pool would get filled up;
                                            0 - Disable per pool AU threshold check on the destination pool for NU based "LAST" writes; 
                                           
        NAME: enable_nu_pool_move_check
        WIDTH: 1
      - DEFAULT: 1
        DESCRIPTION: |-2
          
                                            1 - Enable prefetch of 1P pointers
                                           
        NAME: enable_1p_stage_prefetch
        WIDTH: 1
      - DEFAULT: 1
        DESCRIPTION: |-2
          
                                            1 - Enable prefetch of 8P pointers
                                           
        NAME: enable_8p_stage_prefetch
        WIDTH: 1
      - DEFAULT: 1
        DESCRIPTION: |-2
          
                                            1 - Enable prefetch of 64P pointers
                                           
        NAME: enable_64p_stage_prefetch
        WIDTH: 1
      - DEFAULT: 20
        DESCRIPTION: |-2
          
                                            Threshold above which we send occupancy transactions in a burst mode on BP-CMH occupancy interface
                                           
        NAME: bam_occupancy_if_burst_thresh
        WIDTH: 6
      - DEFAULT: 4096
        DESCRIPTION: |-2
          
                                            XOFF threshold for totalPoolCnt above which we stop allocating AUs; measured in AUs
                                           
        NAME: total_pool_au_cnt_xoff_cfg
        WIDTH: 13
      - DEFAULT: 4000
        DESCRIPTION: |-2
          
                                            XON threshold for totalPoolCnt below which we start allocating AUs; measured in AUs
                                           
        NAME: total_pool_au_cnt_xon_cfg
        WIDTH: 13
    NAME: bam_cfg
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: BAM Control Configuration for 8p & 64P nodes
    FLDLST:
      - DEFAULT: 4096
        DESCRIPTION: |-2
          
                                            XOFF threshold for total8PCnt above which we stop allocating AUs; measured in 8P nodes
                                           
        NAME: total_8p_cnt_xoff_cfg
        WIDTH: 13
      - DEFAULT: 4000
        DESCRIPTION: |-2
          
                                            XON threshold for total8PCnt below which we start allocating AUs; measured in 8P nodes
                                           
        NAME: total_8p_cnt_xon_cfg
        WIDTH: 13
      - DEFAULT: 1023
        DESCRIPTION: |-2
          
                                            XOFF threshold for total64PCnt above which we stop allocating AUs; measured in 64P nodes
                                           
        NAME: total_64p_cnt_xoff_cfg
        WIDTH: 13
      - DEFAULT: 1000
        DESCRIPTION: |-2
          
                                            XON threshold for total64PCnt below which we start allocating AUs; measured in 64P nodes
                                           
        NAME: total_64p_cnt_xon_cfg
        WIDTH: 13
    NAME: bam_nodes_cfg
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: BM Control Configuration
    FLDLST:
      - DEFAULT: 1
        DESCRIPTION: |-2
          
                                            WRR arbiter weight for Core2BMWrData towards BM
                                           
        NAME: core2bm_wr_data_bm_trans_wrr_arb_wt
        WIDTH: 3
      - DEFAULT: 1
        DESCRIPTION: |-2
          
                                            WRR arbiter weight for BMRdReqFifo towards BM
                                           
        NAME: bm_rd_req_fifo_bm_trans_wrr_arb_wt
        WIDTH: 3
      - DEFAULT: 1
        DESCRIPTION: |-2
          
                                            WRR arbiter weight for ldnRdHoldingFifo towards BM
                                           
        NAME: ldn_rd_holding_fifo_bm_trans_wrr_arb_wt
        WIDTH: 3
      - DEFAULT: 1
        DESCRIPTION: |-2
          
                                            WRR arbiter weight for HU partial writes towards BM
                                           
        NAME: hu_pwr_wr_fifo_bm_trans_wrr_arb_wt
        WIDTH: 3
      - DEFAULT: 2
        DESCRIPTION: |-2
          
                                            Almost full threshold for ldnFifo
                                           
        NAME: ldn_fifo_afhdrm
        WIDTH: 6
      - DEFAULT: 1
        DESCRIPTION: |-2
          
                                            WRR arbiter weight for ldn2core rd data path
                                           
        NAME: ldn2core_rd_resp_wrr_arb_wt
        WIDTH: 3
      - DEFAULT: 1
        DESCRIPTION: |-2
          
                                            WRR arbiter weight for Core2Remote wr req path
                                           
        NAME: core2ldn_wr_req_wrr_arb_wt
        WIDTH: 3
      - DEFAULT: 1
        DESCRIPTION: |-2
          
                                            WRR arbiter weight for Core2Local wr req path
                                           
        NAME: core2bm_wr_req_wrr_arb_wt
        WIDTH: 3
    NAME: bom_cfg
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: BM Control Configuration
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            bit1 used to select lower B0 tile bank (128KB) for ODD PHASE RGX IF1
                                            0 - used by RGX ODD IF0
                                            1 - used by RGX ODD IF1
                                            bit0 used to select lower B0 tile bank (128KB) for EVEN PHASE RGX IF1
                                            0 - used by RGX EVEN IF0
                                            1 - used by RGX EVEN IF1
                                           
        NAME: rgx_if1_use_lower_b0_tile
        WIDTH: 2
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Used to select B1 tile (256KB) for RGX 
                                            0 - used by BM
                                            1 - used by RGX
                                           
        NAME: rgx_use_b1_tile
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Used to select B0 tile (256KB) for RGX 
                                            0 - used by BM
                                            1 - used by RGX
                                           
        NAME: rgx_use_b0_tile
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Used to trigger BM memory intialization of all EVEN banks
                                           
        NAME: start_init_even_banks
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Used to trigger BM memory intialization of all ODD banks
                                           
        NAME: start_init_odd_banks
        WIDTH: 1
    NAME: bm_cfg
  - ATTR: 9
    COUNT: 1
    DESCRIPTION: BM Control Status
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Used to report BM memory intialization complete of all EVEN banks
                                           
        NAME: done_init_even_banks
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Used to report BM memory intialization complete of all ODD banks
                                           
        NAME: done_init_odd_banks
        WIDTH: 1
    NAME: bm_cfg_stat
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: BEM Control Configuration
    FLDLST:
      - DEFAULT: 1
        DESCRIPTION: |-2
          
                                            WRR arbiter weight for core2lsn path
                                           
        NAME: core2lsn_rd_req_wrr_arb_wt
        WIDTH: 3
      - DEFAULT: 1
        DESCRIPTION: |-2
          
                                            WRR arbiter weight for Alloc response 
                                           
        NAME: alloc_resp_wrr_arb_wt
        WIDTH: 3
      - DEFAULT: 1
        DESCRIPTION: |-2
          
                                            WRR arbiter weight for Bulk Alloc response 
                                           
        NAME: bulk_alloc_resp_wrr_arb_wt
        WIDTH: 3
      - DEFAULT: 1
        DESCRIPTION: |-2
          
                                            WRR arbiter weight for DeAlloc response
                                           
        NAME: dealloc_resp_wrr_arb_wt
        WIDTH: 3
      - DEFAULT: 1
        DESCRIPTION: |-2
          
                                            WRR arbiter weight for MID alloc response
                                           
        NAME: mid_alloc_resp_wrr_arb_wt
        WIDTH: 3
      - DEFAULT: 1
        DESCRIPTION: |-2
          
                                            WRR arbiter weight for bm2lsn path
                                           
        NAME: bm2lsn_wr_resp_wrr_arb_wt
        WIDTH: 3
      - DEFAULT: 1
        DESCRIPTION: |-2
          
                                            WRR arbiter weight for LSN2CoreWrResp path
                                           
        NAME: lsn2core_wr_resp_wrr_arb_wt
        WIDTH: 3
      - DEFAULT: 1
        DESCRIPTION: |-2
          
                                            WRR arbiter weight for BM2CoreWrResp path
                                           
        NAME: bm2core_wr_resp_wrr_arb_wt
        WIDTH: 3
      - DEFAULT: 1
        DESCRIPTION: |-2
          
                                            WRR arbiter weight for BM2CoreRdData path
                                           
        NAME: bm2core_rd_data_wrr_arb_wt
        WIDTH: 3
      - DEFAULT: 1
        DESCRIPTION: |-2
          
                                            WRR arbiter weight for LDN2CoreRdData path
                                           
        NAME: ldn2core_rd_resp_wrr_arb_wt
        WIDTH: 3
      - DEFAULT: 20
        DESCRIPTION: |-2
          
                                            Almost full threshold for BM2CORE Rd Data Fifo
                                           
        NAME: bm2core_rd_data_fifo_afhdrm
        WIDTH: 6
      - DEFAULT: 20
        DESCRIPTION: |-2
          
                                            Almost full threshold for BM2LSN Wr Resp Fifo
                                           
        NAME: bm2lsn_wr_resp_fifo_afhdrm
        WIDTH: 6
      - DEFAULT: 20
        DESCRIPTION: |-2
          
                                            Almost full threshold for BM2CORE Wr Resp Fifo
                                           
        NAME: bm2core_wr_resp_fifo_afhdrm
        WIDTH: 6
    NAME: bem_cfg
  - ATTR: 9
    DESCRIPTION: BIM DN State Tbl dbg
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            1 - indicates DN Write for this MID has arrived
                                           
        NAME: data
        WIDTH: 64
    NAME: bim_dn_state_tbl_dbg
  - ATTR: 9
    DESCRIPTION: Total pool cnt value
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Represents the total number of allocated AUs in this BM
                                           
        NAME: data
        WIDTH: 14
    NAME: bam_total_pool_cnt_stat
  - ATTR: 5
    DESCRIPTION: BAM 64p FBMFLOP init registers
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            init trigger signal
                                           
        NAME: trigger
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            init start address
                                           
        NAME: start_addr
        WIDTH: 10
      - DEFAULT: 1022
        DESCRIPTION: |-2
          
                                            init end address
                                           
        NAME: end_addr
        WIDTH: 10
    NAME: bam_64p_fbmflop_init
    TEST_ATTR: 0
  - ATTR: 9
    DESCRIPTION: BAM 64p FBMFLOP init done status
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            init done signal
                                           
        NAME: data
        WIDTH: 1
    NAME: bam_64p_fbmflop_init_done_stat
  - ATTR: 9
    DESCRIPTION: BAM 1p state memory init done status
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            init done signal
                                           
        NAME: data
        WIDTH: 1
    NAME: bam_1p_state_mem_init_done
  - ATTR: 9
    DESCRIPTION: BAM 8p state memory init done status
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            init done signal
                                           
        NAME: data
        WIDTH: 1
    NAME: bam_8p_state_mem_init_done
  - ATTR: 9
    DESCRIPTION: BAM 64p state memory init done status
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            init done signal
                                           
        NAME: data
        WIDTH: 1
    NAME: bam_64p_state_mem_init_done
  - ATTR: 9
    DESCRIPTION: BAM 1p prefetch fifo0 count
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Represents the total number of 1P pointers in prefetch fifo0
                                           
        NAME: data
        WIDTH: 3
    NAME: bam_1p_prefetch_fifo0_cnt_stat
  - ATTR: 9
    DESCRIPTION: BAM 1p prefetch fifo1 count
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Represents the total number of 1P pointers in prefetch fifo1
                                           
        NAME: data
        WIDTH: 4
    NAME: bam_1p_prefetch_fifo1_cnt_stat
  - ATTR: 9
    DESCRIPTION: BAM 8p prefetch fifo0 count
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Represents the total number of 8P pointers in prefetch fifo0
                                           
        NAME: data
        WIDTH: 3
    NAME: bam_8p_prefetch_fifo0_cnt_stat
  - ATTR: 9
    DESCRIPTION: BAM 8p prefetch fifo1 count
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Represents the total number of 8P pointers in prefetch fifo1
                                           
        NAME: data
        WIDTH: 4
    NAME: bam_8p_prefetch_fifo1_cnt_stat
  - ATTR: 9
    DESCRIPTION: BAM 64p prefetch fifo0 count
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Represents the total number of 64P pointers in prefetch fifo0
                                           
        NAME: data
        WIDTH: 3
    NAME: bam_64p_prefetch_fifo0_cnt_stat
  - ATTR: 9
    DESCRIPTION: Total number of MID used from this BM
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Represents the total number of MIDs allocated from this BM
                                           
        NAME: data
        WIDTH: 7
    NAME: bom_total_used_mid_cnt
  - ATTR: 5
    DESCRIPTION: PC CFG FDA config
    FLDLST:
      - DEFAULT: 255
        DESCRIPTION: tag value to use for LDN writes
        NAME: tag
        WIDTH: 8
      - DEFAULT: 7
        DESCRIPTION: trace 0 interface weight
        NAME: trace0_wt
        WIDTH: 3
      - DEFAULT: 7
        DESCRIPTION: trace 1 interface weight
        NAME: trace1_wt
        WIDTH: 3
      - DEFAULT: 4
        DESCRIPTION: limits on number of LDN requests outstanding
        NAME: ldn_req_limit
        WIDTH: 5
    NAME: pc_bp_fda_cfg
  - ATTR: 9
    DESCRIPTION: PC CFG FDA status
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: tag value to use for LDN writes
        NAME: flags
        WIDTH: 8
      - DEFAULT: 0
        DESCRIPTION: last address written
        NAME: last_addr
        WIDTH: 42
      - DEFAULT: 0
        DESCRIPTION: active buffer
        NAME: active_buf
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: data buffer pointer
        NAME: data_buffer_ptr
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: metadata buffer pointer
        NAME: metadata_buffer_ptr
        WIDTH: 3
    NAME: pc_bp_fda_sta
    TEST_ATTR: 0
  - ATTR: 9
    DESCRIPTION: PC CFG FDA status
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: value of last timestamp written
        NAME: val
        WIDTH: 64
    NAME: pc_bp_fda_last_timestamp_sta
    TEST_ATTR: 0
  - ATTR: 5
    COUNT: 4
    DESCRIPTION: |-
      PC CFG FDA buffer config, index 0 is for data buf0, index 1 for data buf1,
                                      index 2 for metadata buf0, and index 3 for metadata buf1
    FLDLST: &146
      - DEFAULT: 0
        DESCRIPTION: 1KB aligned start address for trace writes
        NAME: addr
        WIDTH: 38
      - DEFAULT: 0
        DESCRIPTION: reserved
        NAME: rsvd
        WIDTH: 2
      - DEFAULT: 0
        DESCRIPTION: length of buffer in 1KB blocks
        NAME: len
        WIDTH: 16
      - DEFAULT: 0
        DESCRIPTION: '{valid(1), suspend on full (1), notification interval (2), reserved (4)}'
        NAME: flags
        WIDTH: 8
    NAME: pc_bp_fda_buffer_cfg_0
  - ATTR: 5
    COUNT: 4
    DESCRIPTION: |-
      PC CFG FDA buffer config, index 0 is for data buf0, index 1 for data buf1,
                                      index 2 for metadata buf0, and index 3 for metadata buf1
    FLDLST: *146
    NAME: pc_bp_fda_buffer_cfg_1
  - ATTR: 5
    COUNT: 4
    DESCRIPTION: |-
      PC CFG FDA buffer config, index 0 is for data buf0, index 1 for data buf1,
                                      index 2 for metadata buf0, and index 3 for metadata buf1
    FLDLST: *146
    NAME: pc_bp_fda_buffer_cfg_2
  - ATTR: 5
    COUNT: 4
    DESCRIPTION: |-
      PC CFG FDA buffer config, index 0 is for data buf0, index 1 for data buf1,
                                      index 2 for metadata buf0, and index 3 for metadata buf1
    FLDLST: *146
    NAME: pc_bp_fda_buffer_cfg_3
  - ATTR: 10
    DESCRIPTION: PC CFG FDA data buffer
    ENTRIES: 1
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: data
        WIDTH: 512
    NAME: pc_bp_fda_data_buffer
  - ATTR: 10
    DESCRIPTION: PC CFG FDA metadata buffer
    ENTRIES: 1
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: metadata
        WIDTH: 512
    NAME: pc_bp_fda_metadata_buffer
  - ATTR: 10
    DESCRIPTION: Counter for drop events seen by FDA
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: counter value
        NAME: val
        WIDTH: 36
    NAME: pc_bp_fda_drop_event_cnt
  - ATTR: 10
    DESCRIPTION: Counter for trace cells written by FDA
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: counter value
        NAME: val
        WIDTH: 36
    NAME: pc_bp_fda_trace_cell_cnt
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: BM Pool Cnt Threshold Configuration
    ENTRIES: 64
    FLDLST:
      - DEFAULT: 1024
        DESCRIPTION: |-2
          
                                            XOFF Threshold above which no further allocations are allowed for a given pool; measured in AUs
                                           
        NAME: xoff
        WIDTH: 13
      - DEFAULT: 1000
        DESCRIPTION: |-2
          
                                            XON Threshold under which no further allocations are allowed for a given pool; measured in AUs
                                           
        NAME: xon
        WIDTH: 13
    NAME: pool_cnt_cfg
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: BAM 1p bitAllocate module CSR access
    ENTRIES: 4096
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            1P bitAllocate module CSR access used to enable/disable bufH
                                           
        NAME: data
        WIDTH: 64
    NAME: bam_1p_bitallocate_cfg
    TEST_ATTR: 0
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: BAM 8p bitAllocate module CSR access
    ENTRIES: 4096
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            8P bitAllocate module CSR access used to enable/disable 8P ptrs
                                           
        NAME: data
        WIDTH: 32
    NAME: bam_8p_bitallocate_cfg
    TEST_ATTR: 0
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: BPM bitAllocate module CSR access
    ENTRIES: 4096
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            BPM bitAllocate module CSR access used to enable/disable bufH
                                           
        NAME: data
        WIDTH: 64
    NAME: bpm_bitallocate_cfg
    TEST_ATTR: 0
  - ATTR: 6
    COUNT: 24
    DESCRIPTION: SDB memory CSR access
    ENTRIES: 8
    FLDLST: &147
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            SDB memory 128b bank data,
                                           
        NAME: data
        WIDTH: 128
    NAME: bom_sdb_mem_cfg_0
  - ATTR: 6
    COUNT: 24
    DESCRIPTION: SDB memory CSR access
    ENTRIES: 8
    FLDLST: *147
    NAME: bom_sdb_mem_cfg_1
  - ATTR: 6
    COUNT: 24
    DESCRIPTION: SDB memory CSR access
    ENTRIES: 8
    FLDLST: *147
    NAME: bom_sdb_mem_cfg_2
  - ATTR: 6
    COUNT: 24
    DESCRIPTION: SDB memory CSR access
    ENTRIES: 8
    FLDLST: *147
    NAME: bom_sdb_mem_cfg_3
  - ATTR: 6
    COUNT: 24
    DESCRIPTION: SDB memory CSR access
    ENTRIES: 8
    FLDLST: *147
    NAME: bom_sdb_mem_cfg_4
  - ATTR: 6
    COUNT: 24
    DESCRIPTION: SDB memory CSR access
    ENTRIES: 8
    FLDLST: *147
    NAME: bom_sdb_mem_cfg_5
  - ATTR: 6
    COUNT: 24
    DESCRIPTION: SDB memory CSR access
    ENTRIES: 8
    FLDLST: *147
    NAME: bom_sdb_mem_cfg_6
  - ATTR: 6
    COUNT: 24
    DESCRIPTION: SDB memory CSR access
    ENTRIES: 8
    FLDLST: *147
    NAME: bom_sdb_mem_cfg_7
  - ATTR: 6
    COUNT: 24
    DESCRIPTION: SDB memory CSR access
    ENTRIES: 8
    FLDLST: *147
    NAME: bom_sdb_mem_cfg_8
  - ATTR: 6
    COUNT: 24
    DESCRIPTION: SDB memory CSR access
    ENTRIES: 8
    FLDLST: *147
    NAME: bom_sdb_mem_cfg_9
  - ATTR: 6
    COUNT: 24
    DESCRIPTION: SDB memory CSR access
    ENTRIES: 8
    FLDLST: *147
    NAME: bom_sdb_mem_cfg_10
  - ATTR: 6
    COUNT: 24
    DESCRIPTION: SDB memory CSR access
    ENTRIES: 8
    FLDLST: *147
    NAME: bom_sdb_mem_cfg_11
  - ATTR: 6
    COUNT: 24
    DESCRIPTION: SDB memory CSR access
    ENTRIES: 8
    FLDLST: *147
    NAME: bom_sdb_mem_cfg_12
  - ATTR: 6
    COUNT: 24
    DESCRIPTION: SDB memory CSR access
    ENTRIES: 8
    FLDLST: *147
    NAME: bom_sdb_mem_cfg_13
  - ATTR: 6
    COUNT: 24
    DESCRIPTION: SDB memory CSR access
    ENTRIES: 8
    FLDLST: *147
    NAME: bom_sdb_mem_cfg_14
  - ATTR: 6
    COUNT: 24
    DESCRIPTION: SDB memory CSR access
    ENTRIES: 8
    FLDLST: *147
    NAME: bom_sdb_mem_cfg_15
  - ATTR: 6
    COUNT: 24
    DESCRIPTION: SDB memory CSR access
    ENTRIES: 8
    FLDLST: *147
    NAME: bom_sdb_mem_cfg_16
  - ATTR: 6
    COUNT: 24
    DESCRIPTION: SDB memory CSR access
    ENTRIES: 8
    FLDLST: *147
    NAME: bom_sdb_mem_cfg_17
  - ATTR: 6
    COUNT: 24
    DESCRIPTION: SDB memory CSR access
    ENTRIES: 8
    FLDLST: *147
    NAME: bom_sdb_mem_cfg_18
  - ATTR: 6
    COUNT: 24
    DESCRIPTION: SDB memory CSR access
    ENTRIES: 8
    FLDLST: *147
    NAME: bom_sdb_mem_cfg_19
  - ATTR: 6
    COUNT: 24
    DESCRIPTION: SDB memory CSR access
    ENTRIES: 8
    FLDLST: *147
    NAME: bom_sdb_mem_cfg_20
  - ATTR: 6
    COUNT: 24
    DESCRIPTION: SDB memory CSR access
    ENTRIES: 8
    FLDLST: *147
    NAME: bom_sdb_mem_cfg_21
  - ATTR: 6
    COUNT: 24
    DESCRIPTION: SDB memory CSR access
    ENTRIES: 8
    FLDLST: *147
    NAME: bom_sdb_mem_cfg_22
  - ATTR: 6
    COUNT: 24
    DESCRIPTION: SDB memory CSR access
    ENTRIES: 8
    FLDLST: *147
    NAME: bom_sdb_mem_cfg_23
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: BAM 1P state memory CSR access
    ENTRIES: 8192
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            BAM 1P state memory data,
                                           
        NAME: data
        WIDTH: 60
    NAME: bam_1p_state_mem_cfg
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: BAM 8P state memory CSR access
    ENTRIES: 4096
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            BAM 8P state memory data,
                                           
        NAME: data
        WIDTH: 104
    NAME: bam_8p_state_mem_cfg
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: BAM 64P state memory CSR access
    ENTRIES: 1024
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            BAM 64P state memory data,
                                           
        NAME: data
        WIDTH: 96
    NAME: bam_64p_state_mem_cfg
  - ATTR: 10
    DESCRIPTION: CM-BP Request Intf Debug Probe status
    ENTRIES: 8
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Refer to lib_dbg_probe documentation for further help
                                            EV_VECTOR is as follow:
                                             core_mask - 6b
                                             addr[41:6]- 36b
                                             cca       - 3b
                                             cmd       - 4b
                                             sdb_id    - 8n
                                             thrd_id   - 2b
                                             req_type  - 4b
                                           
        NAME: data
        WIDTH: 64
    NAME: cm_bp_req_if_dbg_probe
  - ATTR: 10
    DESCRIPTION: BIM LSN Intf Debug Probe status
    ENTRIES: 8
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Refer to lib_dbg_probe documentation for further help
                                            EV_VECTOR is as follow:
                                           
        NAME: data
        WIDTH: 64
    NAME: bim_lsn_if_dbg_probe
  - ATTR: 10
    DESCRIPTION: BIM LDN Intf Debug Probe status
    ENTRIES: 8
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Refer to lib_dbg_probe documentation for further help
                                            EV_VECTOR is as follow:
                                           
        NAME: data
        WIDTH: 64
    NAME: bim_ldn_if_dbg_probe
  - ATTR: 10
    DESCRIPTION: BIM Merge CAM Debug
    ENTRIES: 64
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Data content of merge CAM
                                           
        NAME: data
        WIDTH: 23
    NAME: bim_merge_cam_dbg
  - ATTR: 10
    DESCRIPTION: Per pool cnt value
    ENTRIES: 64
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Represents the per pool number of allocated AUs in this BM
                                           
        NAME: data
        WIDTH: 14
    NAME: bam_per_pool_cnt_stat
  - ATTR: 10
    DESCRIPTION: BIM to BAM Intf Debug Probe status
    ENTRIES: 8
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Refer to lib_dbg_probe documentation for further help
                                            EV_VECTOR is as follow:
                                           
        NAME: data
        WIDTH: 64
    NAME: bim_bam_if_dbg_probe
  - ATTR: 10
    DESCRIPTION: BOM Write CAM debug
    ENTRIES: 32
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: "\n                                 "
        NAME: data
        WIDTH: 23
    NAME: bom_wr_cam_dbg
  - ATTR: 10
    DESCRIPTION: BM debug
    ENTRIES: 8
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Refer to lib_dbg_probe documentation for further help
                                            EV_VECTOR is as follow:
                                           
        NAME: data
        WIDTH: 64
    NAME: bm_dbg_probe
  - ATTR: 10
    DESCRIPTION: BP-CM RIN intf debug probe
    ENTRIES: 8
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Refer to lib_dbg_probe documentation for further help
                                            EV_VECTOR is as follow:
                                           
        NAME: data
        WIDTH: 64
    NAME: bp_cm_rin_if_dbg_probe
  - ATTR: 10
    DESCRIPTION: BEM LSN intf debug probe
    ENTRIES: 8
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Refer to lib_dbg_probe documentation for further help
                                            EV_VECTOR is as follow:
                                           
        NAME: data
        WIDTH: 64
    NAME: bem_lsn_if_dbg_probe
  - ATTR: 10
    DESCRIPTION: BEM LDN intf debug probe
    ENTRIES: 8
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Refer to lib_dbg_probe documentation for further help
                                            EV_VECTOR is as follow:
                                           
        NAME: data
        WIDTH: 64
    NAME: bem_ldn_if_dbg_probe
  - ATTR: 10
    DESCRIPTION: BIM stats counters
    ENTRIES: 16
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Refer to lib_stats_cntr documentation for further help
                                            STROBE_VECTOR is as follow:
                                           
        NAME: data
        WIDTH: 64
    NAME: bim_stats_cnt_probe
  - ATTR: 10
    DESCRIPTION: BAM stats counters
    ENTRIES: 16
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Refer to lib_stats_cntr documentation for further help
                                            STROBE_VECTOR is as follow:
                                           
        NAME: data
        WIDTH: 64
    NAME: bam_stats_cnt_probe
  - ATTR: 10
    DESCRIPTION: BOM stats counters
    ENTRIES: 16
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Refer to lib_stats_cntr documentation for further help
                                            STROBE_VECTOR is as follow:
                                           
        NAME: data
        WIDTH: 64
    NAME: bom_stats_cnt_probe
  - ATTR: 10
    DESCRIPTION: BM stats counters
    ENTRIES: 16
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Refer to lib_stats_cntr documentation for further help
                                            STROBE_VECTOR is as follow:
                                           
        NAME: data
        WIDTH: 64
    NAME: bm_stats_cnt_probe
  - ATTR: 10
    DESCRIPTION: BPM stats counters
    ENTRIES: 16
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Refer to lib_stats_cntr documentation for further help
                                            STROBE_VECTOR is as follow:
                                           
        NAME: data
        WIDTH: 64
    NAME: bpm_stats_cnt_probe
  - ATTR: 10
    DESCRIPTION: BEM stats counters
    ENTRIES: 16
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Refer to lib_stats_cntr documentation for further help
                                            STROBE_VECTOR is as follow:
                                           
        NAME: data
        WIDTH: 64
    NAME: bem_stats_cnt_probe
XASIZE: 0
