#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Mar 29 09:47:20 2025
# Process ID: 7476
# Current directory: C:/Users/Administrator/AppData/Roaming/Xilinx/Vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18092
# Log file: C:/Users/Administrator/AppData/Roaming/Xilinx/Vivado/vivado.log
# Journal file: C:/Users/Administrator/AppData/Roaming/Xilinx/Vivado\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Administrator/Desktop/dense_layers_correct_fix_pt_weights/seg_mem_integration/seg_mem_integreset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {C:/Users/Administrator/Desktop/final_merge/cam_0/cam_0.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Administrator/Desktop/final_merge/cam_0/cam_0.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Administrator/Desktop/final_merge/cam_0/cam_0.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devclose_sim
launch_simulation
open_wave_config C:/Users/Administrator/Desktop/dense_layers_correct_fix_pt_weights/seg_mem_integration/seg_mem_integration.srcs/sim_1/imports/Desktop/seg_mem_integration/vga_top_tb_behav.wcfg
source vga_top_tb.tcl
current_wave_config {vga_top_tb_behav.wcfg}
add_wave {{/vga_top_tb/uut/cnn_interface/maxpooling_L3/i_clk}} {{/vga_top_tb/uut/cnn_interface/maxpooling_L3/i_rstn}} {{/vga_top_tb/uut/cnn_interface/maxpooling_L3/i_large_image_data}} {{/vga_top_tb/uut/cnn_interface/maxpooling_L3/i_large_image_data_valid}} {{/vga_top_tb/uut/cnn_interface/maxpooling_L3/i_large_image_addr}} {{/vga_top_tb/uut/cnn_interface/maxpooling_L3/o_small_image_data}} {{/vga_top_tb/uut/cnn_interface/maxpooling_L3/o_small_image_data_valid}} {{/vga_top_tb/uut/cnn_interface/maxpooling_L3/o_small_image_addr}} {{/vga_top_tb/uut/cnn_interface/maxpooling_L3/o_small_image_read_addr}} {{/vga_top_tb/uut/cnn_interface/maxpooling_L3/o_small_image_data_ready}} {{/vga_top_tb/uut/cnn_interface/maxpooling_L3/small_image_addr}} {{/vga_top_tb/uut/cnn_interface/maxpooling_L3/small_image_read_addr}} {{/vga_top_tb/uut/cnn_interface/maxpooling_L3/small_image_data}} {{/vga_top_tb/uut/cnn_interface/maxpooling_L3/small_image_data_valid}} {{/vga_top_tb/uut/cnn_interface/maxpooling_L3/small_image_data_ready}} {{/vga_top_tb/uut/cnn_interface/maxpooling_L3/i}} {{/vga_top_tb/uut/cnn_interface/maxpooling_L3/FIFO}} {{/vga_top_tb/uut/cnn_interface/maxpooling_L3/small_addr_reset}} {{/vga_top_treset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
reset_run synth_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Administrator/Desktop/final_merge/cam_0/cam_0.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Administrator/Desktop/final_merge/cam_0/cam_0.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Administrator/Desktop/final_merge/cam_0/cam_0.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Administrator/Desktop/final_merge/cam_0/cam_0.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
archive_project C:/Users/Administrator/Desktop/final_merge/reset_works.xpr.zip -temp_dir C:/Users/Administrator/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-17904-SKY-20200103SKM -force -include_local_ip_cache -include_config_settings
_L2/r_index3}} {{/vga_top_tb/uut/cnn_interface/dense_L2/r_max1}} {{/vga_top_tb/uut/cnn_interface/dense_L2/r_max2}} {{/vga_top_tb/uut/cnn_interface/dense_L2/r_max3}} 
save_wave_config {C:/Users/Administrator/Desktop/dense_layers_correct_fix_pt_weights/seg_mem_integration/seg_mem_integration.srcs/sim_1/imports/Desktop/seg_mem_integration/vga_top_tb_behav.wcfg}
save_wave_config {C:/Users/Administrator/Desktop/dense_layers_correct_fix_pt_weights/seg_mem_integration/seg_mem_integration.srcs/sim_1/imports/Desktop/seg_mem_integration/vga_top_tb_behav.wcfg}
close_sim
launch_simulation
open_wave_config C:/Users/Administrator/Desktop/dense_layers_correct_fix_pt_weights/seg_mem_integration/seg_mem_integration.srcs/sim_1/imports/Desktop/seg_mem_integration/vga_top_tb_behav.wcfg
source vga_top_tb.tcl
save_wave_config {C:/Users/Administrator/Desktop/dense_layers_correct_fix_pt_weights/seg_mem_integration/seg_mem_integration.srcs/sim_1/imports/Desktop/seg_mem_integration/vga_top_tb_behav.wcfg}
close_sim
launch_simulation
open_wave_config C:/Users/Administrator/Desktop/dense_layers_correct_fix_pt_weights/seg_mem_integration/seg_mem_integration.srcs/sim_1/imports/Desktop/seg_mem_integration/vga_top_tb_behav.wcfg
source vga_top_tb.tcl
save_wave_config {C:/Users/Administrator/Desktop/dense_layers_correct_fix_pt_weights/seg_mem_integration/seg_mem_integration.srcs/sim_1/imports/Desktop/seg_mem_integration/vga_top_tb_behav.wcfg}
close_sim
launch_simulation
launch_simulation
launch_simulation
open_wave_config C:/Users/Administrator/Desktop/dense_layers_correct_fix_pt_weights/seg_mem_integration/seg_mem_integration.srcs/sim_1/imports/Desktop/seg_mem_integration/vga_top_tb_behav.wcfg
source vga_top_tb.tcl
close_sim
launch_simulation
open_wave_config C:/Users/Administrator/Desktop/dense_layers_correct_fix_pt_weights/seg_mem_integration/seg_mem_integration.srcs/sim_1/imports/Desktop/seg_mem_integration/vga_top_tb_behav.wcfg
source vga_top_tb.tcl
current_wave_config {vga_top_tb_behav.wcfg}
add_wave {{/vga_top_tb/uut/cnn_interface/dense_L1/i_clk}} {{/vga_top_tb/uut/cnn_interface/dense_L1/i_rstn}} {{/vga_top_tb/uut/cnn_interface/dense_L1/i_data}} {{/vga_top_tb/uut/cnn_interface/dense_L1/i_addr}} {{/vga_top_tb/uut/cnn_interface/dense_L1/i_valid}} {{/vga_top_tb/uut/cnn_interface/dense_L1/o_valid}} {{/vga_top_tb/uut/cnn_interface/dense_L1/o_addr}} {{/vga_top_tb/uut/cnn_interface/dense_L1/o_data}} {{/vga_top_tb/uut/cnn_interface/dense_L1/input_matrix}} {{/vga_top_tb/uut/cnn_interface/dense_L1/counter_input}} {{/vga_top_tb/uut/cnn_interface/dense_L1/counter_output}} {{/vga_top_tb/uut/cnn_interface/dense_L1/capture_done_flag}} {{/vga_top_tb/uut/cnn_interface/dense_L1/mult_done_flag}} {{/vga_top_tb/uut/cnn_interface/dense_L1/sum_done_flag}} {{/vga_top_tb/uut/cnn_interface/dense_L1/r_valid}} {{/vga_top_tb/uut/cnn_interface/dense_L1/r_addr}} {{/vga_top_tb/uut/cnn_interface/dense_L1/r_data}} {{/vga_top_tb/uut/cnn_interface/dense_L1/weight_matrix}} {{/vga_top_tb/uut/cnn_interface/dense_L1/mult_matrix}} {{/vga_top_tb/uut/cnn_interface/dense_L1/bias_matrix}} {{/vga_top_tb/uut/cnn_interface/dense_L1/bias_matrix_32}} {{/vga_top_tb/uut/cnn_interface/dense_L1/result_matrix}} 
save_wave_config {C:/Users/Administrator/Desktop/dense_layers_correct_fix_pt_weights/seg_mem_integration/seg_mem_integration.srcs/sim_1/imports/Desktop/seg_mem_integration/vga_top_tb_behav.wcfg}
save_wave_config {C:/Users/Administrator/Desktop/dense_layers_correct_fix_pt_weights/seg_mem_integration/seg_mem_integration.srcs/sim_1/imports/Desktop/seg_mem_integration/vga_top_tb_behav.wcfg}
close_sim
launch_simulation
open_wave_config C:/Users/Administrator/Desktop/dense_layers_correct_fix_pt_weights/seg_mem_integration/seg_mem_integration.srcs/sim_1/imports/Desktop/seg_mem_integration/vga_top_tb_behav.wcfg
source vga_top_tb.tcl
save_wave_config {C:/Users/Administrator/Desktop/dense_layers_correct_fix_pt_weights/seg_mem_integration/seg_mem_integration.srcs/sim_1/imports/Desktop/seg_mem_integration/vga_top_tb_behav.wcfg}
close_sim
launch_simulation
open_wave_config C:/Users/Administrator/Desktop/dense_layers_correct_fix_pt_weights/seg_mem_integration/seg_mem_integration.srcs/sim_1/imports/Desktop/seg_mem_integration/vga_top_tb_behav.wcfg
source vga_top_tb.tcl
current_wave_config {vga_top_tb_behav.wcfg}
add_wave {{/vga_top_tb/uut/cnn_interface/dense_L2/i_clk}} {{/vga_top_tb/uut/cnn_interface/dense_L2/i_rstn}} {{/vga_top_tb/uut/cnn_interface/dense_L2/i_data}} {{/vga_top_tb/uut/cnn_interface/dense_L2/i_addr}} {{/vga_top_tb/uut/cnn_interface/dense_L2/i_valid}} {{/vga_top_tb/uut/cnn_interface/dense_L2/o_valid}} {{/vga_top_tb/uut/cnn_interface/dense_L2/o_index1}} {{/vga_top_tb/uut/cnn_interface/dense_L2/o_index2}} {{/vga_top_tb/uut/cnn_interface/dense_L2/o_index3}} {{/vga_top_tb/uut/cnn_interface/dense_L2/input_matrix}} {{/vga_top_tb/uut/cnn_interface/dense_L2/counter_input}} {{/vga_top_tb/uut/cnn_interface/dense_L2/capture_done_flag}} {{/vga_top_tb/uut/cnn_interface/dense_L2/mult1_flag}} {{/vga_top_tb/uut/cnn_interface/dense_L2/mult2_flag}} {{/vga_top_tb/uut/cnn_interface/dense_L2/mult3_flag}} {{/vga_top_tb/uut/cnn_interface/dense_L2/mult4_flag}} {{/vga_top_tb/uut/cnn_interface/dense_L2/mult5_flag}} {{/vga_top_tb/uut/cnn_interface/dense_L2/mult_done_flag}} {{/vga_top_tb/uut/cnn_interface/dense_L2/sum1_flag}} {{/vga_top_tb/uut/cnn_interface/dense_L2/sum2_flag}} {{/vga_top_tb/uut/cnn_interface/dense_L2/sum3_flag}} {{/vga_top_tb/uut/cnn_interface/dense_L2/sum4_flag}} {{/vga_top_tb/uut/cnn_interface/dense_L2/sum5_flag}} {{/vga_top_tb/uut/cnn_interface/dense_L2/sum_done_flag}} {{/vga_top_tb/uut/cnn_interface/dense_L2/r_valid}} {{/vga_top_tb/uut/cnn_interface/dense_L2/r_index1}} {{/vga_top_tb/uut/cnn_interface/dense_L2/r_index2}} {{/vga_top_tb/uut/cnn_interface/dense_L2/r_index3}} {{/vga_top_tb/uut/cnn_interface/dense_L2/r_max1}} {{/vga_top_tb/uut/cnn_interface/dense_L2/r_max2}} {{/vga_top_tb/uut/cnn_interface/dense_L2/r_max3}} {{/vga_top_tb/uut/cnn_interface/dense_L2/weight_matrix}} {{/vga_top_tb/uut/cnn_interface/dense_L2/mult_matrix}} {{/vga_top_tb/uut/cnn_interface/dense_L2/bias_matrix}} {{/vga_top_tb/uut/cnn_interface/dense_L2/bias_matrix_32}} {{/vga_top_tb/uut/cnn_interface/dense_L2/result_matrix}} {{/vga_top_tb/uut/cnn_interface/dense_L2/i}} {{/vga_top_tb/uut/cnn_interface/dense_L2/j}} {{/vga_top_tb/uut/cnn_interface/dense_L2/k}} {{/vga_top_tb/uut/cnn_interface/dense_L2/l}} {{/vga_top_tb/uut/cnn_interface/dense_L2/a}} {{/vga_top_tb/uut/cnn_interface/dense_L2/L1_dense_output_file_mem}} {{/vga_top_tb/uut/cnn_interface/dense_L2/b}} {{/vga_top_tb/uut/cnn_interface/dense_L2/L2_dense_output_file_mem}} 
save_wave_config {C:/Users/Administrator/Desktop/dense_layers_correct_fix_pt_weights/seg_mem_integration/seg_mem_integration.srcs/sim_1/imports/Desktop/seg_mem_integration/vga_top_tb_behav.wcfg}
close_sim
launch_simulation
open_wave_config C:/Users/Administrator/Desktop/dense_layers_correct_fix_pt_weights/seg_mem_integration/seg_mem_integration.srcs/sim_1/imports/Desktop/seg_mem_integration/vga_top_tb_behav.wcfg
source vga_top_tb.tcl
archive_project C:/Users/Administrator/Desktop/dense_layers_correct_fix_pt_weights/seg_mem_integration_2run_dense.xpr.zip -temp_dir C:/Users/Administrator/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-7476-SKY-20200103SKM -force -include_local_ip_cache -include_config_settings
archive_project C:/Users/Administrator/Desktop/dense_layers_correct_fix_pt_weights/seg_mem_integration_run2_dense2.xpr.zip -temp_dir C:/Users/Administrator/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-7476-SKY-20200103SKM -force -include_local_ip_cache -include_config_settings
save_wave_config {C:/Users/Administrator/Desktop/dense_layers_correct_fix_pt_weights/seg_mem_integration/seg_mem_integration.srcs/sim_1/imports/Desktop/seg_mem_integration/vga_top_tb_behav.wcfg}
save_wave_config {C:/Users/Administrator/Desktop/dense_layers_correct_fix_pt_weights/seg_mem_integration/seg_mem_integration.srcs/sim_1/imports/Desktop/seg_mem_integration/vga_top_tb_behav.wcfg}
close_sim
launch_simulation
open_wave_config C:/Users/Administrator/Desktop/dense_layers_correct_fix_pt_weights/seg_mem_integration/seg_mem_integration.srcs/sim_1/imports/Desktop/seg_mem_integration/vga_top_tb_behav.wcfg
source vga_top_tb.tcl
close_sim
launch_simulation
open_wave_config C:/Users/Administrator/Desktop/dense_layers_correct_fix_pt_weights/seg_mem_integration/seg_mem_integration.srcs/sim_1/imports/Desktop/seg_mem_integration/vga_top_tb_behav.wcfg
source vga_top_tb.tcl
close_sim
launch_simulation
open_wave_config C:/Users/Administrator/Desktop/dense_layers_correct_fix_pt_weights/seg_mem_integration/seg_mem_integration.srcs/sim_1/imports/Desktop/seg_mem_integration/vga_top_tb_behav.wcfg
source vga_top_tb.tcl
current_wave_config {vga_top_tb_behav.wcfg}
add_wave {{/vga_top_tb/uut/cnn_interface/conv_layer_1/pix_count}} 
save_wave_config {C:/Users/Administrator/Desktop/dense_layers_correct_fix_pt_weights/seg_mem_integration/seg_mem_integration.srcs/sim_1/imports/Desktop/seg_mem_integration/vga_top_tb_behav.wcfg}
close_sim
launch_simulation
open_wave_config C:/Users/Administrator/Desktop/dense_layers_correct_fix_pt_weights/seg_mem_integration/seg_mem_integration.srcs/sim_1/imports/Desktop/seg_mem_integration/vga_top_tb_behav.wcfg
source vga_top_tb.tcl
save_wave_config {C:/Users/Administrator/Desktop/dense_layers_correct_fix_pt_weights/seg_mem_integration/seg_mem_integration.srcs/sim_1/imports/Desktop/seg_mem_integration/vga_top_tb_behav.wcfg}
close_sim
launch_simulation
open_wave_config C:/Users/Administrator/Desktop/dense_layers_correct_fix_pt_weights/seg_mem_integration/seg_mem_integration.srcs/sim_1/imports/Desktop/seg_mem_integration/vga_top_tb_behav.wcfg
source vga_top_tb.tcl
archive_project C:/Users/Administrator/Desktop/dense_layers_correct_fix_pt_weights/simu_reset_works.xpr.zip -temp_dir C:/Users/Administrator/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-7476-SKY-20200103SKM -force -include_local_ip_cache -include_config_settings
