Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Mon Dec  7 23:08:28 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SAM/NonUniformILP/fir_SAM_NonUniformILP_109_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.369ns  (required time - arrival time)
  Source:                 Delay1No18_instance/Y_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum10_5_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.454ns  (logic 0.968ns (28.025%)  route 2.486ns (71.975%))
  Logic Levels:           9  (CARRY8=2 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.880ns = ( 6.880 - 4.000 ) 
    Source Clock Delay      (SCD):    3.470ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.435ns (routing 1.147ns, distribution 1.288ns)
  Clock Net Delay (Destination): 2.139ns (routing 1.043ns, distribution 1.096ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BC10                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BC10                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.659     0.659 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.659    clk_IBUF_inst/OUT
    BC10                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.659 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.348     1.007    clk_IBUF
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.035 r  clk_IBUF_BUFG_inst/O
    X5Y4 (CLOCK_ROOT)    net (fo=82692, routed)       2.435     3.470    Delay1No18_instance/clk_IBUF_BUFG
    SLICE_X155Y438       FDCE                                         r  Delay1No18_instance/Y_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y438       FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     3.549 r  Delay1No18_instance/Y_reg[20]/Q
                         net (fo=4, routed)           0.873     4.422    Delay1No18_instance/Q[20]
    SLICE_X153Y381       LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.123     4.545 r  Delay1No18_instance/geqOp_carry__0_i_14__0/O
                         net (fo=1, routed)           0.010     4.555    Sum10_5_impl_instance/FPAddSubOp_instance/Y_reg[30]_0[2]
    SLICE_X153Y381       CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.155     4.710 r  Sum10_5_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.736    Sum10_5_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X153Y382       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     4.788 r  Sum10_5_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=72, routed)          0.397     5.185    Delay1No18_instance/CO[0]
    SLICE_X155Y383       LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.049     5.234 r  Delay1No18_instance/shiftedFracY_d1[32]_i_5__0/O
                         net (fo=3, routed)           0.105     5.339    Delay1No18_instance/Sum10_5_impl_instance/FPAddSubOp_instance/expDiff__26[2]
    SLICE_X155Y381       LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.122     5.461 r  Delay1No18_instance/shiftedFracY_d1[32]_i_9__0/O
                         net (fo=3, routed)           0.049     5.510    Delay1No18_instance/shiftedFracY_d1[32]_i_9__0_n_0
    SLICE_X155Y381       LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.099     5.609 r  Delay1No18_instance/shiftedFracY_d1[12]_i_3__0/O
                         net (fo=33, routed)          0.376     5.985    Delay1No19_instance/shiftVal__5[0]
    SLICE_X154Y378       LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.150     6.135 r  Delay1No19_instance/shiftedFracY_d1[41]_i_3__0/O
                         net (fo=4, routed)           0.282     6.417    Delay1No19_instance/shiftedFracY_d1_reg[38][10]
    SLICE_X155Y379       LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.088     6.505 r  Delay1No19_instance/shiftedFracY_d1[33]_i_4__0/O
                         net (fo=2, routed)           0.317     6.822    Delay1No18_instance/Y_reg[26]_0[10]
    SLICE_X153Y379       LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.051     6.873 r  Delay1No18_instance/shiftedFracY_d1[33]_i_1__0/O
                         net (fo=1, routed)           0.051     6.924    Sum10_5_impl_instance/FPAddSubOp_instance/shiftedFracY[22]
    SLICE_X153Y379       FDRE                                         r  Sum10_5_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    BC10                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    BC10                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.408     4.408 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.408    clk_IBUF_inst/OUT
    BC10                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.408 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.309     4.717    clk_IBUF
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.741 r  clk_IBUF_BUFG_inst/O
    X5Y4 (CLOCK_ROOT)    net (fo=82692, routed)       2.139     6.880    Sum10_5_impl_instance/FPAddSubOp_instance/clk
    SLICE_X153Y379       FDRE                                         r  Sum10_5_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[33]/C
                         clock pessimism              0.423     7.303    
                         clock uncertainty           -0.035     7.268    
    SLICE_X153Y379       FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025     7.293    Sum10_5_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[33]
  -------------------------------------------------------------------
                         required time                          7.293    
                         arrival time                          -6.924    
  -------------------------------------------------------------------
                         slack                                  0.369    




