{"primaryContentSections":[{"kind":"declarations","declarations":[{"languages":["swift"],"tokens":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"text":"func","kind":"keyword"},{"text":" ","kind":"text"},{"text":">","kind":"identifier"},{"text":" ","kind":"text"},{"text":"(","kind":"text"},{"text":"lhs","kind":"internalParam"},{"text":": ","kind":"text"},{"text":"Self","kind":"typeIdentifier"},{"text":", ","kind":"text"},{"text":"rhs","kind":"internalParam"},{"text":": ","kind":"text"},{"text":"Self","kind":"typeIdentifier"},{"text":") -> ","kind":"text"},{"preciseIdentifier":"s:Sb","text":"Bool","kind":"typeIdentifier"}],"platforms":["Linux"]}]}],"kind":"symbol","hierarchy":{"paths":[["doc:\/\/VHDLModelChecker\/documentation\/VHDLModelChecker","doc:\/\/VHDLModelChecker\/documentation\/VHDLModelChecker\/VHDLParsing","doc:\/\/VHDLModelChecker\/documentation\/VHDLModelChecker\/VHDLParsing\/SignalLiteral","doc:\/\/VHDLModelChecker\/documentation\/VHDLModelChecker\/VHDLParsing\/SignalLiteral\/Comparable-Implementations"]]},"variants":[{"traits":[{"interfaceLanguage":"swift"}],"paths":["\/documentation\/vhdlmodelchecker\/vhdlparsing\/signalliteral\/_(_:_:)-1gae2"]}],"sections":[],"metadata":{"roleHeading":"Operator","externalID":"s:SLsE1goiySbx_xtFZ::SYNTHESIZED::s:11VHDLParsing13SignalLiteralO","symbolKind":"op","fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"text":"func","kind":"keyword"},{"text":" ","kind":"text"},{"text":">","kind":"identifier"},{"text":" ","kind":"text"},{"text":"(","kind":"text"},{"text":"Self","kind":"typeIdentifier"},{"text":", ","kind":"text"},{"text":"Self","kind":"typeIdentifier"},{"text":") -> ","kind":"text"},{"text":"Bool","preciseIdentifier":"s:Sb","kind":"typeIdentifier"}],"title":">(_:_:)","modules":[{"relatedModules":["Swift"],"name":"VHDLModelChecker"}],"extendedModule":"Swift","role":"symbol"},"abstract":[{"text":"Inherited from ","type":"text"},{"code":"Comparable.>(_:_:)","type":"codeVoice"},{"text":".","type":"text"}],"schemaVersion":{"major":0,"patch":0,"minor":3},"identifier":{"interfaceLanguage":"swift","url":"doc:\/\/VHDLModelChecker\/documentation\/VHDLModelChecker\/VHDLParsing\/SignalLiteral\/_(_:_:)-1gae2"},"references":{"doc://VHDLModelChecker/documentation/VHDLModelChecker/VHDLParsing/SignalLiteral/Comparable-Implementations":{"title":"Comparable Implementations","url":"\/documentation\/vhdlmodelchecker\/vhdlparsing\/signalliteral\/comparable-implementations","identifier":"doc:\/\/VHDLModelChecker\/documentation\/VHDLModelChecker\/VHDLParsing\/SignalLiteral\/Comparable-Implementations","abstract":[],"type":"topic","kind":"article","role":"collectionGroup"},"doc://VHDLModelChecker/documentation/VHDLModelChecker/VHDLParsing/SignalLiteral/_(_:_:)-1gae2":{"role":"symbol","type":"topic","kind":"symbol","abstract":[],"fragments":[{"kind":"keyword","text":"static"},{"kind":"text","text":" "},{"kind":"keyword","text":"func"},{"kind":"text","text":" "},{"kind":"identifier","text":">"},{"kind":"text","text":" "},{"kind":"text","text":"("},{"kind":"typeIdentifier","text":"Self"},{"kind":"text","text":", "},{"kind":"typeIdentifier","text":"Self"},{"kind":"text","text":") -> "},{"kind":"typeIdentifier","text":"Bool","preciseIdentifier":"s:Sb"}],"identifier":"doc:\/\/VHDLModelChecker\/documentation\/VHDLModelChecker\/VHDLParsing\/SignalLiteral\/_(_:_:)-1gae2","title":">(_:_:)","url":"\/documentation\/vhdlmodelchecker\/vhdlparsing\/signalliteral\/_(_:_:)-1gae2"},"doc://VHDLModelChecker/documentation/VHDLModelChecker/VHDLParsing":{"identifier":"doc:\/\/VHDLModelChecker\/documentation\/VHDLModelChecker\/VHDLParsing","role":"collection","type":"topic","url":"\/documentation\/vhdlmodelchecker\/vhdlparsing","kind":"symbol","title":"VHDLParsing","abstract":[]},"doc://VHDLModelChecker/documentation/VHDLModelChecker":{"url":"\/documentation\/vhdlmodelchecker","type":"topic","identifier":"doc:\/\/VHDLModelChecker\/documentation\/VHDLModelChecker","kind":"symbol","abstract":[],"role":"collection","title":"VHDLModelChecker"},"doc://VHDLModelChecker/documentation/VHDLModelChecker/VHDLParsing/SignalLiteral":{"abstract":[{"text":"Add ","type":"text"},{"code":"Comparable","type":"codeVoice"},{"text":" conformance.","type":"text"}],"kind":"symbol","navigatorTitle":[{"text":"SignalLiteral","kind":"identifier"}],"role":"symbol","identifier":"doc:\/\/VHDLModelChecker\/documentation\/VHDLModelChecker\/VHDLParsing\/SignalLiteral","title":"SignalLiteral","type":"topic","url":"\/documentation\/vhdlmodelchecker\/vhdlparsing\/signalliteral","fragments":[{"text":"extension","kind":"keyword"},{"text":" ","kind":"text"},{"text":"SignalLiteral","kind":"identifier","preciseIdentifier":"s:11VHDLParsing13SignalLiteralO"}]}}}