#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Oct 21 10:24:52 2024
# Process ID: 9212
# Current directory: D:/SoC-Design-Basics-main/04_ZynqLab/ZynqLab03
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6204 D:\SoC-Design-Basics-main\04_ZynqLab\ZynqLab03\ZynqLab03.xpr
# Log file: D:/SoC-Design-Basics-main/04_ZynqLab/ZynqLab03/vivado.log
# Journal file: D:/SoC-Design-Basics-main/04_ZynqLab/ZynqLab03\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/SoC-Design-Basics-main/04_ZynqLab/ZynqLab03/ZynqLab03.xpr
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
launch_sdk -workspace D:/SoC-Design-Basics-main/04_ZynqLab/ZynqLab03/ZynqLab03.sdk -hwspec D:/SoC-Design-Basics-main/04_ZynqLab/ZynqLab03/ZynqLab03.sdk/design_1_wrapper.hdf
file copy -force D:/SoC-Design-Basics-main/04_ZynqLab/ZynqLab03/ZynqLab03.runs/impl_1/design_1_wrapper.sysdef D:/SoC-Design-Basics-main/04_ZynqLab/ZynqLab03/ZynqLab03.sdk/design_1_wrapper.hdf

file copy -force D:/SoC-Design-Basics-main/04_ZynqLab/ZynqLab03/ZynqLab03.runs/impl_1/design_1_wrapper.sysdef D:/SoC-Design-Basics-main/04_ZynqLab/ZynqLab03/ZynqLab03.sdk/design_1_wrapper.hdf

open_bd_design {D:/SoC-Design-Basics-main/04_ZynqLab/ZynqLab03/ZynqLab03.srcs/sources_1/bd/design_1/design_1.bd}
report_ip_status -name ip_status 
upgrade_ip [get_ips  {design_1_processing_system7_0_0 design_1_rst_ps7_0_50M_0}] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips {design_1_processing_system7_0_0 design_1_rst_ps7_0_50M_0}] -no_script -sync -force -quiet
generate_target all [get_files  D:/SoC-Design-Basics-main/04_ZynqLab/ZynqLab03/ZynqLab03.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_processing_system7_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_rst_ps7_0_50M_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
export_ip_user_files -of_objects [get_files D:/SoC-Design-Basics-main/04_ZynqLab/ZynqLab03/ZynqLab03.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/SoC-Design-Basics-main/04_ZynqLab/ZynqLab03/ZynqLab03.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 8 {design_1_processing_system7_0_0_synth_1 design_1_rst_ps7_0_50M_0_synth_1}
export_simulation -of_objects [get_files D:/SoC-Design-Basics-main/04_ZynqLab/ZynqLab03/ZynqLab03.srcs/sources_1/bd/design_1/design_1.bd] -directory D:/SoC-Design-Basics-main/04_ZynqLab/ZynqLab03/ZynqLab03.ip_user_files/sim_scripts -ip_user_files_dir D:/SoC-Design-Basics-main/04_ZynqLab/ZynqLab03/ZynqLab03.ip_user_files -ipstatic_source_dir D:/SoC-Design-Basics-main/04_ZynqLab/ZynqLab03/ZynqLab03.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/SoC-Design-Basics-main/04_ZynqLab/ZynqLab03/ZynqLab03.cache/compile_simlib/modelsim} {questa=D:/SoC-Design-Basics-main/04_ZynqLab/ZynqLab03/ZynqLab03.cache/compile_simlib/questa} {riviera=D:/SoC-Design-Basics-main/04_ZynqLab/ZynqLab03/ZynqLab03.cache/compile_simlib/riviera} {activehdl=D:/SoC-Design-Basics-main/04_ZynqLab/ZynqLab03/ZynqLab03.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
file copy -force D:/SoC-Design-Basics-main/04_ZynqLab/ZynqLab03/ZynqLab03.runs/impl_1/design_1_wrapper.sysdef D:/SoC-Design-Basics-main/04_ZynqLab/ZynqLab03/ZynqLab03.sdk/design_1_wrapper.hdf

