C:/Users/Xaio/Documents/GitHub/ecg-classification-asic/hdl/part-2/linear/matrix_mutiply_contorller.sv {2 {vlog -work work -sv -stats=none C:/Users/Xaio/Documents/GitHub/ecg-classification-asic/hdl/part-2/linear/matrix_mutiply_contorller.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module matrix_multiply_controller
** Warning: C:/Users/Xaio/Documents/GitHub/ecg-classification-asic/hdl/part-2/linear/matrix_mutiply_contorller.sv(9): (vlog-13314) Defaulting port 'in_store_a' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Users/Xaio/Documents/GitHub/ecg-classification-asic/hdl/part-2/linear/matrix_mutiply_contorller.sv(10): (vlog-13314) Defaulting port 'in_store_b' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.

Top level modules:
	matrix_multiply_controller

} {} {}} C:/Users/Xaio/Documents/GitHub/ecg-classification-asic/hdl/part-2/linear/linear.sv {1 {vlog -work work -sv -stats=none C:/Users/Xaio/Documents/GitHub/ecg-classification-asic/hdl/part-2/linear/linear.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module linear

Top level modules:
	linear

} {} {}} C:/Users/Xaio/Documents/GitHub/ecg-classification-asic/hdl/part-2/linear/matrix_multiply.sv {2 {vlog -work work -sv -stats=none C:/Users/Xaio/Documents/GitHub/ecg-classification-asic/hdl/part-2/linear/matrix_multiply.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module matrix_multiply
** Warning: C:/Users/Xaio/Documents/GitHub/ecg-classification-asic/hdl/part-2/linear/matrix_multiply.sv(6): (vlog-13314) Defaulting port 'in_a' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Users/Xaio/Documents/GitHub/ecg-classification-asic/hdl/part-2/linear/matrix_multiply.sv(7): (vlog-13314) Defaulting port 'in_b' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.

Top level modules:
	matrix_multiply

} {} {}} C:/Users/Xaio/Documents/GitHub/ecg-classification-asic/hdl/part-2/linear/linear_tb.sv {1 {vlog -work work -sv -stats=none C:/Users/Xaio/Documents/GitHub/ecg-classification-asic/hdl/part-2/linear/linear_tb.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module linear_tb

Top level modules:
	linear_tb

} {} {}} C:/Users/Xaio/Documents/GitHub/ecg-classification-asic/hdl/part-2/linear/mac_unit.sv {1 {vlog -work work -sv -stats=none C:/Users/Xaio/Documents/GitHub/ecg-classification-asic/hdl/part-2/linear/mac_unit.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module mac_unit

Top level modules:
	mac_unit

} {} {}}
