{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1635279052562 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1635279052567 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 26 15:10:52 2021 " "Processing started: Tue Oct 26 15:10:52 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1635279052567 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1635279052567 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh --ip_upgrade -variation_files system_0.qsys;v/Audio_PLL.v;v/SDRAM_PLL.v DE1_SD_Card_Audio " "Command: quartus_sh --ip_upgrade -variation_files system_0.qsys;v/Audio_PLL.v;v/SDRAM_PLL.v DE1_SD_Card_Audio" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1635279052567 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "-variation_files \{system_0.qsys;v/Audio_PLL.v;v/SDRAM_PLL.v\} DE1_SD_Card_Audio " "Quartus(args): -variation_files \{system_0.qsys;v/Audio_PLL.v;v/SDRAM_PLL.v\} DE1_SD_Card_Audio" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1635279052567 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "system_0.qsys system_0.BAK.qsys " "Backing up file \"system_0.qsys\" to \"system_0.BAK.qsys\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1635279059745 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "system_0/synthesis/system_0.v system_0.BAK.v " "Backing up file \"system_0/synthesis/system_0.v\" to \"system_0.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1635279059809 ""}
{ "Info" "IIPMAN_IPRGEN_START" "qsys system_0.qsys " "Started upgrading IP component qsys with file \"system_0.qsys\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1635279059809 ""}
{ "Info" "" "" "2021.10.26.15:11:10 Info: Starting to upgrade the IP cores in the Platform Designer system" {  } {  } 0 0 "2021.10.26.15:11:10 Info: Starting to upgrade the IP cores in the Platform Designer system" 0 0 "Shell" 0 -1 1635279070480 ""}
{ "Info" "" "" "2021.10.26.15:11:10 Info: Upgrading from core type Nios II (Classic) Processor with version 11.1 to core type Nios II Processor with version 17.1" {  } {  } 0 0 "2021.10.26.15:11:10 Info: Upgrading from core type Nios II (Classic) Processor with version 11.1 to core type Nios II Processor with version 17.1" 0 0 "Shell" 0 -1 1635279070550 ""}
{ "Info" "" "" "2021.10.26.15:11:10 Info: Migration Successful" {  } {  } 0 0 "2021.10.26.15:11:10 Info: Migration Successful" 0 0 "Shell" 0 -1 1635279070698 ""}
{ "Info" "" "" "2021.10.26.15:11:10 Info: Finished upgrading the ip cores" {  } {  } 0 0 "2021.10.26.15:11:10 Info: Finished upgrading the ip cores" 0 0 "Shell" 0 -1 1635279070703 ""}
{ "Info" "system_0_generation.rpt" "" "2021.10.26.15:11:21 Info: Saving generation log to C:/Users/nvontz/Synth643/DE1_v.1.0.2_SystemCD/DE1_demonstrations/DE1_SD_Card_Audio/system_0" {  } {  } 0 0 "2021.10.26.15:11:21 Info: Saving generation log to C:/Users/nvontz/Synth643/DE1_v.1.0.2_SystemCD/DE1_demonstrations/DE1_SD_Card_Audio/system_0" 0 0 "Shell" 0 -1 1635279081469 ""}
{ "Info" "" "" "2021.10.26.15:11:21 Info: Starting: Create simulation model" {  } {  } 0 0 "2021.10.26.15:11:21 Info: Starting: Create simulation model" 0 0 "Shell" 0 -1 1635279081469 ""}
{ "Info" "" "" "2021.10.26.15:11:21 Info: qsys-generate C:\\Users\\nvontz\\Synth643\\DE1_v.1.0.2_SystemCD\\DE1_demonstrations\\DE1_SD_Card_Audio\\system_0.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=C:\\Users\\nvontz\\Synth643\\DE1_v.1.0.2_SystemCD\\DE1_demonstrations\\DE1_SD_Card_Audio\\system_0\\simulation --family=\"Cyclone V\" --part=5CGXFC7C7F23C8" {  } {  } 0 0 "2021.10.26.15:11:21 Info: qsys-generate C:\\Users\\nvontz\\Synth643\\DE1_v.1.0.2_SystemCD\\DE1_demonstrations\\DE1_SD_Card_Audio\\system_0.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=C:\\Users\\nvontz\\Synth643\\DE1_v.1.0.2_SystemCD\\DE1_demonstrations\\DE1_SD_Card_Audio\\system_0\\simulation --family=\"Cyclone V\" --part=5CGXFC7C7F23C8" 0 0 "Shell" 0 -1 1635279081471 ""}
{ "Info" "system_0.qsys" "" "2021.10.26.15:11:21 Info: Loading DE1_SD_Card_Audio" {  } {  } 0 0 "2021.10.26.15:11:21 Info: Loading DE1_SD_Card_Audio" 0 0 "Shell" 0 -1 1635279081495 ""}
{ "Info" "" "" "2021.10.26.15:11:21 Info: Reading input file" {  } {  } 0 0 "2021.10.26.15:11:21 Info: Reading input file" 0 0 "Shell" 0 -1 1635279081544 ""}
{ "Info" "" "" "2021.10.26.15:11:21 Info: Adding Audio_0 \[audio_dac_fifo 1.0.2\]" {  } {  } 0 0 "2021.10.26.15:11:21 Info: Adding Audio_0 \[audio_dac_fifo 1.0.2\]" 0 0 "Shell" 0 -1 1635279081546 ""}
{ "Info" "" "" "2021.10.26.15:11:21 Info: Parameterizing module Audio_0" {  } {  } 0 0 "2021.10.26.15:11:21 Info: Parameterizing module Audio_0" 0 0 "Shell" 0 -1 1635279081546 ""}
{ "Info" "" "" "2021.10.26.15:11:21 Info: Adding SD_CLK \[altera_avalon_pio 17.1\]" {  } {  } 0 0 "2021.10.26.15:11:21 Info: Adding SD_CLK \[altera_avalon_pio 17.1\]" 0 0 "Shell" 0 -1 1635279081547 ""}
{ "Info" "" "" "2021.10.26.15:11:21 Info: Parameterizing module SD_CLK" {  } {  } 0 0 "2021.10.26.15:11:21 Info: Parameterizing module SD_CLK" 0 0 "Shell" 0 -1 1635279081547 ""}
{ "Info" "" "" "2021.10.26.15:11:21 Info: Adding SD_CMD \[altera_avalon_pio 17.1\]" {  } {  } 0 0 "2021.10.26.15:11:21 Info: Adding SD_CMD \[altera_avalon_pio 17.1\]" 0 0 "Shell" 0 -1 1635279081547 ""}
{ "Info" "" "" "2021.10.26.15:11:21 Info: Parameterizing module SD_CMD" {  } {  } 0 0 "2021.10.26.15:11:21 Info: Parameterizing module SD_CMD" 0 0 "Shell" 0 -1 1635279081548 ""}
{ "Info" "" "" "2021.10.26.15:11:21 Info: Adding SD_DAT \[altera_avalon_pio 17.1\]" {  } {  } 0 0 "2021.10.26.15:11:21 Info: Adding SD_DAT \[altera_avalon_pio 17.1\]" 0 0 "Shell" 0 -1 1635279081548 ""}
{ "Info" "" "" "2021.10.26.15:11:21 Info: Parameterizing module SD_DAT" {  } {  } 0 0 "2021.10.26.15:11:21 Info: Parameterizing module SD_DAT" 0 0 "Shell" 0 -1 1635279081548 ""}
{ "Info" "" "" "2021.10.26.15:11:21 Info: Adding SEG7_Display \[seg7_lut_8 1.0.1\]" {  } {  } 0 0 "2021.10.26.15:11:21 Info: Adding SEG7_Display \[seg7_lut_8 1.0.1\]" 0 0 "Shell" 0 -1 1635279081548 ""}
{ "Info" "" "" "2021.10.26.15:11:21 Info: Parameterizing module SEG7_Display" {  } {  } 0 0 "2021.10.26.15:11:21 Info: Parameterizing module SEG7_Display" 0 0 "Shell" 0 -1 1635279081549 ""}
{ "Info" "" "" "2021.10.26.15:11:21 Info: Adding button_pio \[altera_avalon_pio 17.1\]" {  } {  } 0 0 "2021.10.26.15:11:21 Info: Adding button_pio \[altera_avalon_pio 17.1\]" 0 0 "Shell" 0 -1 1635279081549 ""}
{ "Info" "" "" "2021.10.26.15:11:21 Info: Parameterizing module button_pio" {  } {  } 0 0 "2021.10.26.15:11:21 Info: Parameterizing module button_pio" 0 0 "Shell" 0 -1 1635279081549 ""}
{ "Info" "" "" "2021.10.26.15:11:21 Info: Adding cfi_flash_0 \[altera_generic_tristate_controller 17.1\]" {  } {  } 0 0 "2021.10.26.15:11:21 Info: Adding cfi_flash_0 \[altera_generic_tristate_controller 17.1\]" 0 0 "Shell" 0 -1 1635279081549 ""}
{ "Info" "" "" "2021.10.26.15:11:21 Info: Parameterizing module cfi_flash_0" {  } {  } 0 0 "2021.10.26.15:11:21 Info: Parameterizing module cfi_flash_0" 0 0 "Shell" 0 -1 1635279081550 ""}
{ "Info" "" "" "2021.10.26.15:11:21 Info: Adding clk \[clock_source 17.1\]" {  } {  } 0 0 "2021.10.26.15:11:21 Info: Adding clk \[clock_source 17.1\]" 0 0 "Shell" 0 -1 1635279081550 ""}
{ "Info" "" "" "2021.10.26.15:11:21 Info: Parameterizing module clk" {  } {  } 0 0 "2021.10.26.15:11:21 Info: Parameterizing module clk" 0 0 "Shell" 0 -1 1635279081550 ""}
{ "Info" "" "" "2021.10.26.15:11:21 Info: Adding epcs_controller \[altera_avalon_epcs_flash_controller 17.1\]" {  } {  } 0 0 "2021.10.26.15:11:21 Info: Adding epcs_controller \[altera_avalon_epcs_flash_controller 17.1\]" 0 0 "Shell" 0 -1 1635279081551 ""}
{ "Info" "" "" "2021.10.26.15:11:21 Info: Parameterizing module epcs_controller" {  } {  } 0 0 "2021.10.26.15:11:21 Info: Parameterizing module epcs_controller" 0 0 "Shell" 0 -1 1635279081551 ""}
{ "Info" "" "" "2021.10.26.15:11:21 Info: Adding jtag_uart_0 \[altera_avalon_jtag_uart 17.1\]" {  } {  } 0 0 "2021.10.26.15:11:21 Info: Adding jtag_uart_0 \[altera_avalon_jtag_uart 17.1\]" 0 0 "Shell" 0 -1 1635279081551 ""}
{ "Info" "" "" "2021.10.26.15:11:21 Info: Parameterizing module jtag_uart_0" {  } {  } 0 0 "2021.10.26.15:11:21 Info: Parameterizing module jtag_uart_0" 0 0 "Shell" 0 -1 1635279081551 ""}
{ "Info" "" "" "2021.10.26.15:11:21 Info: Adding led_green \[altera_avalon_pio 17.1\]" {  } {  } 0 0 "2021.10.26.15:11:21 Info: Adding led_green \[altera_avalon_pio 17.1\]" 0 0 "Shell" 0 -1 1635279081552 ""}
{ "Info" "" "" "2021.10.26.15:11:21 Info: Parameterizing module led_green" {  } {  } 0 0 "2021.10.26.15:11:21 Info: Parameterizing module led_green" 0 0 "Shell" 0 -1 1635279081552 ""}
{ "Info" "" "" "2021.10.26.15:11:21 Info: Adding led_red \[altera_avalon_pio 17.1\]" {  } {  } 0 0 "2021.10.26.15:11:21 Info: Adding led_red \[altera_avalon_pio 17.1\]" 0 0 "Shell" 0 -1 1635279081552 ""}
{ "Info" "" "" "2021.10.26.15:11:21 Info: Parameterizing module led_red" {  } {  } 0 0 "2021.10.26.15:11:21 Info: Parameterizing module led_red" 0 0 "Shell" 0 -1 1635279081552 ""}
{ "Info" "" "" "2021.10.26.15:11:21 Info: Adding nios2_qsys_0 \[altera_nios2_gen2 17.1\]" {  } {  } 0 0 "2021.10.26.15:11:21 Info: Adding nios2_qsys_0 \[altera_nios2_gen2 17.1\]" 0 0 "Shell" 0 -1 1635279081553 ""}
{ "Info" "" "" "2021.10.26.15:11:21 Info: Parameterizing module nios2_qsys_0" {  } {  } 0 0 "2021.10.26.15:11:21 Info: Parameterizing module nios2_qsys_0" 0 0 "Shell" 0 -1 1635279081553 ""}
{ "Info" "" "" "2021.10.26.15:11:21 Info: Adding sdram_0 \[altera_avalon_new_sdram_controller 17.1\]" {  } {  } 0 0 "2021.10.26.15:11:21 Info: Adding sdram_0 \[altera_avalon_new_sdram_controller 17.1\]" 0 0 "Shell" 0 -1 1635279081554 ""}
{ "Info" "" "" "2021.10.26.15:11:21 Info: Parameterizing module sdram_0" {  } {  } 0 0 "2021.10.26.15:11:21 Info: Parameterizing module sdram_0" 0 0 "Shell" 0 -1 1635279081554 ""}
{ "Info" "" "" "2021.10.26.15:11:21 Info: Adding sram_16bit_512k_0 \[sram_16bit_512k 1.0.2\]" {  } {  } 0 0 "2021.10.26.15:11:21 Info: Adding sram_16bit_512k_0 \[sram_16bit_512k 1.0.2\]" 0 0 "Shell" 0 -1 1635279081555 ""}
{ "Info" "" "" "2021.10.26.15:11:21 Info: Parameterizing module sram_16bit_512k_0" {  } {  } 0 0 "2021.10.26.15:11:21 Info: Parameterizing module sram_16bit_512k_0" 0 0 "Shell" 0 -1 1635279081555 ""}
{ "Info" "" "" "2021.10.26.15:11:21 Info: Adding switch_pio \[altera_avalon_pio 17.1\]" {  } {  } 0 0 "2021.10.26.15:11:21 Info: Adding switch_pio \[altera_avalon_pio 17.1\]" 0 0 "Shell" 0 -1 1635279081555 ""}
{ "Info" "" "" "2021.10.26.15:11:21 Info: Parameterizing module switch_pio" {  } {  } 0 0 "2021.10.26.15:11:21 Info: Parameterizing module switch_pio" 0 0 "Shell" 0 -1 1635279081556 ""}
{ "Info" "" "" "2021.10.26.15:11:21 Info: Adding timer_0 \[altera_avalon_timer 17.1\]" {  } {  } 0 0 "2021.10.26.15:11:21 Info: Adding timer_0 \[altera_avalon_timer 17.1\]" 0 0 "Shell" 0 -1 1635279081556 ""}
{ "Info" "" "" "2021.10.26.15:11:21 Info: Parameterizing module timer_0" {  } {  } 0 0 "2021.10.26.15:11:21 Info: Parameterizing module timer_0" 0 0 "Shell" 0 -1 1635279081556 ""}
{ "Info" "" "" "2021.10.26.15:11:21 Info: Adding timer_1 \[altera_avalon_timer 17.1\]" {  } {  } 0 0 "2021.10.26.15:11:21 Info: Adding timer_1 \[altera_avalon_timer 17.1\]" 0 0 "Shell" 0 -1 1635279081556 ""}
{ "Info" "" "" "2021.10.26.15:11:21 Info: Parameterizing module timer_1" {  } {  } 0 0 "2021.10.26.15:11:21 Info: Parameterizing module timer_1" 0 0 "Shell" 0 -1 1635279081557 ""}
{ "Info" "" "" "2021.10.26.15:11:21 Info: Adding tri_state_bridge_0_bridge_0 \[altera_tristate_conduit_bridge 17.1\]" {  } {  } 0 0 "2021.10.26.15:11:21 Info: Adding tri_state_bridge_0_bridge_0 \[altera_tristate_conduit_bridge 17.1\]" 0 0 "Shell" 0 -1 1635279081557 ""}
{ "Info" "" "" "2021.10.26.15:11:21 Info: Parameterizing module tri_state_bridge_0_bridge_0" {  } {  } 0 0 "2021.10.26.15:11:21 Info: Parameterizing module tri_state_bridge_0_bridge_0" 0 0 "Shell" 0 -1 1635279081557 ""}
{ "Info" "" "" "2021.10.26.15:11:21 Info: Adding tri_state_bridge_0_pinSharer_0 \[altera_tristate_conduit_pin_sharer 17.1\]" {  } {  } 0 0 "2021.10.26.15:11:21 Info: Adding tri_state_bridge_0_pinSharer_0 \[altera_tristate_conduit_pin_sharer 17.1\]" 0 0 "Shell" 0 -1 1635279081557 ""}
{ "Info" "" "" "2021.10.26.15:11:21 Info: Parameterizing module tri_state_bridge_0_pinSharer_0" {  } {  } 0 0 "2021.10.26.15:11:21 Info: Parameterizing module tri_state_bridge_0_pinSharer_0" 0 0 "Shell" 0 -1 1635279081557 ""}
{ "Info" "" "" "2021.10.26.15:11:21 Info: Adding uart_0 \[altera_avalon_uart 17.1\]" {  } {  } 0 0 "2021.10.26.15:11:21 Info: Adding uart_0 \[altera_avalon_uart 17.1\]" 0 0 "Shell" 0 -1 1635279081558 ""}
{ "Info" "" "" "2021.10.26.15:11:21 Info: Parameterizing module uart_0" {  } {  } 0 0 "2021.10.26.15:11:21 Info: Parameterizing module uart_0" 0 0 "Shell" 0 -1 1635279081558 ""}
{ "Info" "" "" "2021.10.26.15:11:21 Info: Building connections" {  } {  } 0 0 "2021.10.26.15:11:21 Info: Building connections" 0 0 "Shell" 0 -1 1635279081558 ""}
{ "Info" "" "" "2021.10.26.15:11:21 Info: Parameterizing connections" {  } {  } 0 0 "2021.10.26.15:11:21 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1635279081562 ""}
{ "Info" "" "" "2021.10.26.15:11:21 Info: Validating" {  } {  } 0 0 "2021.10.26.15:11:21 Info: Validating" 0 0 "Shell" 0 -1 1635279081563 ""}
{ "Info" "" "" "2021.10.26.15:11:22 Info: Done reading input file" {  } {  } 0 0 "2021.10.26.15:11:22 Info: Done reading input file" 0 0 "Shell" 0 -1 1635279082115 ""}
{ "Warning" "" "" "2021.10.26.15:11:22 Warning: system_0.cfi_flash_0: Properties (isFlash,isMemoryDevice,isNonVolatileStorage) have been set on interface uas - in composed mode these are ignored" {  } {  } 0 0 "2021.10.26.15:11:22 Warning: system_0.cfi_flash_0: Properties (isFlash,isMemoryDevice,isNonVolatileStorage) have been set on interface uas - in composed mode these are ignored" 0 0 "Shell" 0 -1 1635279082492 ""}
{ "Info" "EPCQx1 Flash Controller will only be supported in Quartus Prime Standard Edition in the future release." "" "2021.10.26.15:11:22 Info: system_0.epcs_controller: Legacy EPCS" {  } {  } 0 0 "2021.10.26.15:11:22 Info: system_0.epcs_controller: Legacy EPCS" 0 0 "Shell" 0 -1 1635279082492 ""}
{ "Info" "" "" "2021.10.26.15:11:22 Info: system_0.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2021.10.26.15:11:22 Info: system_0.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1635279082492 ""}
{ "Info" "" "" "2021.10.26.15:11:22 Info: system_0.sdram_0: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 0 "2021.10.26.15:11:22 Info: system_0.sdram_0: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." 0 0 "Shell" 0 -1 1635279082492 ""}
{ "Info" "" "" "2021.10.26.15:11:22 Info: system_0: Generating system_0 \"system_0\" for SIM_VERILOG" {  } {  } 0 0 "2021.10.26.15:11:22 Info: system_0: Generating system_0 \"system_0\" for SIM_VERILOG" 0 0 "Shell" 0 -1 1635279082837 ""}
{ "Info" "" "" "2021.10.26.15:11:28 Info: Audio_0: \"system_0\" instantiated audio_dac_fifo \"Audio_0\"" {  } {  } 0 0 "2021.10.26.15:11:28 Info: Audio_0: \"system_0\" instantiated audio_dac_fifo \"Audio_0\"" 0 0 "Shell" 0 -1 1635279088959 ""}
{ "Info" "" "" "2021.10.26.15:11:28 Info: SD_CLK: Starting RTL generation for module 'system_0_SD_CLK'" {  } {  } 0 0 "2021.10.26.15:11:28 Info: SD_CLK: Starting RTL generation for module 'system_0_SD_CLK'" 0 0 "Shell" 0 -1 1635279088978 ""}
{ "Info" "  ]" "" "2021.10.26.15:11:28 Info: SD_CLK:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=system_0_SD_CLK --dir=C:/Users/nvontz/AppData/Local/Temp/alt8926_6140973791545827316.dir/0006_SD_CLK_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/nvontz/AppData/Local/Temp/alt8926_6140973791545827316.dir/0006_SD_CLK_gen//system_0_SD_CLK_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/nvontz/AppData/Local/Temp/alt8926_6140973791545827316.dir/0006_SD_CLK_gen" {  } {  } 0 0 "2021.10.26.15:11:28 Info: SD_CLK:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=system_0_SD_CLK --dir=C:/Users/nvontz/AppData/Local/Temp/alt8926_6140973791545827316.dir/0006_SD_CLK_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/nvontz/AppData/Local/Temp/alt8926_6140973791545827316.dir/0006_SD_CLK_gen//system_0_SD_CLK_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/nvontz/AppData/Local/Temp/alt8926_6140973791545827316.dir/0006_SD_CLK_gen" 0 0 "Shell" 0 -1 1635279088978 ""}
{ "Info" "" "" "2021.10.26.15:11:29 Info: SD_CLK: Done RTL generation for module 'system_0_SD_CLK'" {  } {  } 0 0 "2021.10.26.15:11:29 Info: SD_CLK: Done RTL generation for module 'system_0_SD_CLK'" 0 0 "Shell" 0 -1 1635279089537 ""}
{ "Info" "" "" "2021.10.26.15:11:29 Info: SD_CLK: \"system_0\" instantiated altera_avalon_pio \"SD_CLK\"" {  } {  } 0 0 "2021.10.26.15:11:29 Info: SD_CLK: \"system_0\" instantiated altera_avalon_pio \"SD_CLK\"" 0 0 "Shell" 0 -1 1635279089544 ""}
{ "Info" "" "" "2021.10.26.15:11:29 Info: SD_CMD: Starting RTL generation for module 'system_0_SD_CMD'" {  } {  } 0 0 "2021.10.26.15:11:29 Info: SD_CMD: Starting RTL generation for module 'system_0_SD_CMD'" 0 0 "Shell" 0 -1 1635279089548 ""}
{ "Info" "  ]" "" "2021.10.26.15:11:29 Info: SD_CMD:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=system_0_SD_CMD --dir=C:/Users/nvontz/AppData/Local/Temp/alt8926_6140973791545827316.dir/0007_SD_CMD_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/nvontz/AppData/Local/Temp/alt8926_6140973791545827316.dir/0007_SD_CMD_gen//system_0_SD_CMD_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/nvontz/AppData/Local/Temp/alt8926_6140973791545827316.dir/0007_SD_CMD_gen" {  } {  } 0 0 "2021.10.26.15:11:29 Info: SD_CMD:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=system_0_SD_CMD --dir=C:/Users/nvontz/AppData/Local/Temp/alt8926_6140973791545827316.dir/0007_SD_CMD_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/nvontz/AppData/Local/Temp/alt8926_6140973791545827316.dir/0007_SD_CMD_gen//system_0_SD_CMD_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/nvontz/AppData/Local/Temp/alt8926_6140973791545827316.dir/0007_SD_CMD_gen" 0 0 "Shell" 0 -1 1635279089548 ""}
{ "Info" "" "" "2021.10.26.15:11:29 Info: SD_CMD: Done RTL generation for module 'system_0_SD_CMD'" {  } {  } 0 0 "2021.10.26.15:11:29 Info: SD_CMD: Done RTL generation for module 'system_0_SD_CMD'" 0 0 "Shell" 0 -1 1635279089689 ""}
{ "Info" "" "" "2021.10.26.15:11:29 Info: SD_CMD: \"system_0\" instantiated altera_avalon_pio \"SD_CMD\"" {  } {  } 0 0 "2021.10.26.15:11:29 Info: SD_CMD: \"system_0\" instantiated altera_avalon_pio \"SD_CMD\"" 0 0 "Shell" 0 -1 1635279089695 ""}
{ "Info" "" "" "2021.10.26.15:11:29 Info: SEG7_Display: \"system_0\" instantiated seg7_lut_8 \"SEG7_Display\"" {  } {  } 0 0 "2021.10.26.15:11:29 Info: SEG7_Display: \"system_0\" instantiated seg7_lut_8 \"SEG7_Display\"" 0 0 "Shell" 0 -1 1635279089697 ""}
{ "Info" "" "" "2021.10.26.15:11:29 Info: button_pio: Starting RTL generation for module 'system_0_button_pio'" {  } {  } 0 0 "2021.10.26.15:11:29 Info: button_pio: Starting RTL generation for module 'system_0_button_pio'" 0 0 "Shell" 0 -1 1635279089701 ""}
{ "Info" "  ]" "" "2021.10.26.15:11:29 Info: button_pio:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=system_0_button_pio --dir=C:/Users/nvontz/AppData/Local/Temp/alt8926_6140973791545827316.dir/0008_button_pio_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/nvontz/AppData/Local/Temp/alt8926_6140973791545827316.dir/0008_button_pio_gen//system_0_button_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/nvontz/AppData/Local/Temp/alt8926_6140973791545827316.dir/0008_button_pio_gen" {  } {  } 0 0 "2021.10.26.15:11:29 Info: button_pio:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=system_0_button_pio --dir=C:/Users/nvontz/AppData/Local/Temp/alt8926_6140973791545827316.dir/0008_button_pio_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/nvontz/AppData/Local/Temp/alt8926_6140973791545827316.dir/0008_button_pio_gen//system_0_button_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/nvontz/AppData/Local/Temp/alt8926_6140973791545827316.dir/0008_button_pio_gen" 0 0 "Shell" 0 -1 1635279089701 ""}
{ "Info" "" "" "2021.10.26.15:11:29 Info: button_pio: Done RTL generation for module 'system_0_button_pio'" {  } {  } 0 0 "2021.10.26.15:11:29 Info: button_pio: Done RTL generation for module 'system_0_button_pio'" 0 0 "Shell" 0 -1 1635279089859 ""}
{ "Info" "" "" "2021.10.26.15:11:29 Info: button_pio: \"system_0\" instantiated altera_avalon_pio \"button_pio\"" {  } {  } 0 0 "2021.10.26.15:11:29 Info: button_pio: \"system_0\" instantiated altera_avalon_pio \"button_pio\"" 0 0 "Shell" 0 -1 1635279089866 ""}
{ "Info" "" "" "2021.10.26.15:11:30 Info: cfi_flash_0: \"system_0\" instantiated altera_generic_tristate_controller \"cfi_flash_0\"" {  } {  } 0 0 "2021.10.26.15:11:30 Info: cfi_flash_0: \"system_0\" instantiated altera_generic_tristate_controller \"cfi_flash_0\"" 0 0 "Shell" 0 -1 1635279090160 ""}
{ "Info" "" "" "2021.10.26.15:11:30 Info: epcs_controller: Starting RTL generation for module 'system_0_epcs_controller'" {  } {  } 0 0 "2021.10.26.15:11:30 Info: epcs_controller: Starting RTL generation for module 'system_0_epcs_controller'" 0 0 "Shell" 0 -1 1635279090164 ""}
{ "Info" "  ]" "" "2021.10.26.15:11:30 Info: epcs_controller:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_epcs_flash_controller -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_epcs_flash_controller/generate_rtl.pl --name=system_0_epcs_controller --dir=C:/Users/nvontz/AppData/Local/Temp/alt8926_6140973791545827316.dir/0009_epcs_controller_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/nvontz/AppData/Local/Temp/alt8926_6140973791545827316.dir/0009_epcs_controller_gen//system_0_epcs_controller_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/nvontz/AppData/Local/Temp/alt8926_6140973791545827316.dir/0009_epcs_controller_gen" {  } {  } 0 0 "2021.10.26.15:11:30 Info: epcs_controller:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_epcs_flash_controller -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_epcs_flash_controller/generate_rtl.pl --name=system_0_epcs_controller --dir=C:/Users/nvontz/AppData/Local/Temp/alt8926_6140973791545827316.dir/0009_epcs_controller_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/nvontz/AppData/Local/Temp/alt8926_6140973791545827316.dir/0009_epcs_controller_gen//system_0_epcs_controller_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/nvontz/AppData/Local/Temp/alt8926_6140973791545827316.dir/0009_epcs_controller_gen" 0 0 "Shell" 0 -1 1635279090164 ""}
{ "Info" "" "" "2021.10.26.15:11:30 Info: epcs_controller: Done RTL generation for module 'system_0_epcs_controller'" {  } {  } 0 0 "2021.10.26.15:11:30 Info: epcs_controller: Done RTL generation for module 'system_0_epcs_controller'" 0 0 "Shell" 0 -1 1635279090407 ""}
{ "Info" "" "" "2021.10.26.15:11:30 Info: epcs_controller: \"system_0\" instantiated altera_avalon_epcs_flash_controller \"epcs_controller\"" {  } {  } 0 0 "2021.10.26.15:11:30 Info: epcs_controller: \"system_0\" instantiated altera_avalon_epcs_flash_controller \"epcs_controller\"" 0 0 "Shell" 0 -1 1635279090416 ""}
{ "Info" "" "" "2021.10.26.15:11:30 Info: jtag_uart_0: Starting RTL generation for module 'system_0_jtag_uart_0'" {  } {  } 0 0 "2021.10.26.15:11:30 Info: jtag_uart_0: Starting RTL generation for module 'system_0_jtag_uart_0'" 0 0 "Shell" 0 -1 1635279090421 ""}
{ "Info" "  ]" "" "2021.10.26.15:11:30 Info: jtag_uart_0:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=system_0_jtag_uart_0 --dir=C:/Users/nvontz/AppData/Local/Temp/alt8926_6140973791545827316.dir/0010_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/nvontz/AppData/Local/Temp/alt8926_6140973791545827316.dir/0010_jtag_uart_0_gen//system_0_jtag_uart_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/nvontz/AppData/Local/Temp/alt8926_6140973791545827316.dir/0010_jtag_uart_0_gen" {  } {  } 0 0 "2021.10.26.15:11:30 Info: jtag_uart_0:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=system_0_jtag_uart_0 --dir=C:/Users/nvontz/AppData/Local/Temp/alt8926_6140973791545827316.dir/0010_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/nvontz/AppData/Local/Temp/alt8926_6140973791545827316.dir/0010_jtag_uart_0_gen//system_0_jtag_uart_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/nvontz/AppData/Local/Temp/alt8926_6140973791545827316.dir/0010_jtag_uart_0_gen" 0 0 "Shell" 0 -1 1635279090421 ""}
{ "Info" "" "" "2021.10.26.15:11:30 Info: jtag_uart_0: Done RTL generation for module 'system_0_jtag_uart_0'" {  } {  } 0 0 "2021.10.26.15:11:30 Info: jtag_uart_0: Done RTL generation for module 'system_0_jtag_uart_0'" 0 0 "Shell" 0 -1 1635279090630 ""}
{ "Info" "" "" "2021.10.26.15:11:30 Info: jtag_uart_0: \"system_0\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" {  } {  } 0 0 "2021.10.26.15:11:30 Info: jtag_uart_0: \"system_0\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" 0 0 "Shell" 0 -1 1635279090637 ""}
{ "Info" "" "" "2021.10.26.15:11:30 Info: led_green: Starting RTL generation for module 'system_0_led_green'" {  } {  } 0 0 "2021.10.26.15:11:30 Info: led_green: Starting RTL generation for module 'system_0_led_green'" 0 0 "Shell" 0 -1 1635279090641 ""}
{ "Info" "  ]" "" "2021.10.26.15:11:30 Info: led_green:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=system_0_led_green --dir=C:/Users/nvontz/AppData/Local/Temp/alt8926_6140973791545827316.dir/0011_led_green_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/nvontz/AppData/Local/Temp/alt8926_6140973791545827316.dir/0011_led_green_gen//system_0_led_green_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/nvontz/AppData/Local/Temp/alt8926_6140973791545827316.dir/0011_led_green_gen" {  } {  } 0 0 "2021.10.26.15:11:30 Info: led_green:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=system_0_led_green --dir=C:/Users/nvontz/AppData/Local/Temp/alt8926_6140973791545827316.dir/0011_led_green_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/nvontz/AppData/Local/Temp/alt8926_6140973791545827316.dir/0011_led_green_gen//system_0_led_green_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/nvontz/AppData/Local/Temp/alt8926_6140973791545827316.dir/0011_led_green_gen" 0 0 "Shell" 0 -1 1635279090641 ""}
{ "Info" "" "" "2021.10.26.15:11:30 Info: led_green: Done RTL generation for module 'system_0_led_green'" {  } {  } 0 0 "2021.10.26.15:11:30 Info: led_green: Done RTL generation for module 'system_0_led_green'" 0 0 "Shell" 0 -1 1635279090776 ""}
{ "Info" "" "" "2021.10.26.15:11:30 Info: led_green: \"system_0\" instantiated altera_avalon_pio \"led_green\"" {  } {  } 0 0 "2021.10.26.15:11:30 Info: led_green: \"system_0\" instantiated altera_avalon_pio \"led_green\"" 0 0 "Shell" 0 -1 1635279090782 ""}
{ "Info" "" "" "2021.10.26.15:11:30 Info: led_red: Starting RTL generation for module 'system_0_led_red'" {  } {  } 0 0 "2021.10.26.15:11:30 Info: led_red: Starting RTL generation for module 'system_0_led_red'" 0 0 "Shell" 0 -1 1635279090786 ""}
{ "Info" "  ]" "" "2021.10.26.15:11:30 Info: led_red:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=system_0_led_red --dir=C:/Users/nvontz/AppData/Local/Temp/alt8926_6140973791545827316.dir/0012_led_red_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/nvontz/AppData/Local/Temp/alt8926_6140973791545827316.dir/0012_led_red_gen//system_0_led_red_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/nvontz/AppData/Local/Temp/alt8926_6140973791545827316.dir/0012_led_red_gen" {  } {  } 0 0 "2021.10.26.15:11:30 Info: led_red:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=system_0_led_red --dir=C:/Users/nvontz/AppData/Local/Temp/alt8926_6140973791545827316.dir/0012_led_red_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/nvontz/AppData/Local/Temp/alt8926_6140973791545827316.dir/0012_led_red_gen//system_0_led_red_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/nvontz/AppData/Local/Temp/alt8926_6140973791545827316.dir/0012_led_red_gen" 0 0 "Shell" 0 -1 1635279090786 ""}
{ "Info" "" "" "2021.10.26.15:11:30 Info: led_red: Done RTL generation for module 'system_0_led_red'" {  } {  } 0 0 "2021.10.26.15:11:30 Info: led_red: Done RTL generation for module 'system_0_led_red'" 0 0 "Shell" 0 -1 1635279090919 ""}
{ "Info" "" "" "2021.10.26.15:11:30 Info: led_red: \"system_0\" instantiated altera_avalon_pio \"led_red\"" {  } {  } 0 0 "2021.10.26.15:11:30 Info: led_red: \"system_0\" instantiated altera_avalon_pio \"led_red\"" 0 0 "Shell" 0 -1 1635279090925 ""}
{ "Info" "" "" "2021.10.26.15:11:31 Info: nios2_qsys_0: \"system_0\" instantiated altera_nios2_gen2 \"nios2_qsys_0\"" {  } {  } 0 0 "2021.10.26.15:11:31 Info: nios2_qsys_0: \"system_0\" instantiated altera_nios2_gen2 \"nios2_qsys_0\"" 0 0 "Shell" 0 -1 1635279091044 ""}
{ "Info" "" "" "2021.10.26.15:11:31 Info: sdram_0: Starting RTL generation for module 'system_0_sdram_0'" {  } {  } 0 0 "2021.10.26.15:11:31 Info: sdram_0: Starting RTL generation for module 'system_0_sdram_0'" 0 0 "Shell" 0 -1 1635279091058 ""}
{ "Info" "  ]" "" "2021.10.26.15:11:31 Info: sdram_0:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=system_0_sdram_0 --dir=C:/Users/nvontz/AppData/Local/Temp/alt8926_6140973791545827316.dir/0013_sdram_0_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/nvontz/AppData/Local/Temp/alt8926_6140973791545827316.dir/0013_sdram_0_gen//system_0_sdram_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/nvontz/AppData/Local/Temp/alt8926_6140973791545827316.dir/0013_sdram_0_gen" {  } {  } 0 0 "2021.10.26.15:11:31 Info: sdram_0:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=system_0_sdram_0 --dir=C:/Users/nvontz/AppData/Local/Temp/alt8926_6140973791545827316.dir/0013_sdram_0_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/nvontz/AppData/Local/Temp/alt8926_6140973791545827316.dir/0013_sdram_0_gen//system_0_sdram_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/nvontz/AppData/Local/Temp/alt8926_6140973791545827316.dir/0013_sdram_0_gen" 0 0 "Shell" 0 -1 1635279091058 ""}
{ "Info" "" "" "2021.10.26.15:11:31 Info: sdram_0: Done RTL generation for module 'system_0_sdram_0'" {  } {  } 0 0 "2021.10.26.15:11:31 Info: sdram_0: Done RTL generation for module 'system_0_sdram_0'" 0 0 "Shell" 0 -1 1635279091381 ""}
{ "Info" "" "" "2021.10.26.15:11:31 Info: sdram_0: \"system_0\" instantiated altera_avalon_new_sdram_controller \"sdram_0\"" {  } {  } 0 0 "2021.10.26.15:11:31 Info: sdram_0: \"system_0\" instantiated altera_avalon_new_sdram_controller \"sdram_0\"" 0 0 "Shell" 0 -1 1635279091396 ""}
{ "Info" "" "" "2021.10.26.15:11:31 Info: sram_16bit_512k_0: \"system_0\" instantiated sram_16bit_512k \"sram_16bit_512k_0\"" {  } {  } 0 0 "2021.10.26.15:11:31 Info: sram_16bit_512k_0: \"system_0\" instantiated sram_16bit_512k \"sram_16bit_512k_0\"" 0 0 "Shell" 0 -1 1635279091397 ""}
{ "Info" "" "" "2021.10.26.15:11:31 Info: switch_pio: Starting RTL generation for module 'system_0_switch_pio'" {  } {  } 0 0 "2021.10.26.15:11:31 Info: switch_pio: Starting RTL generation for module 'system_0_switch_pio'" 0 0 "Shell" 0 -1 1635279091402 ""}
{ "Info" "  ]" "" "2021.10.26.15:11:31 Info: switch_pio:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=system_0_switch_pio --dir=C:/Users/nvontz/AppData/Local/Temp/alt8926_6140973791545827316.dir/0014_switch_pio_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/nvontz/AppData/Local/Temp/alt8926_6140973791545827316.dir/0014_switch_pio_gen//system_0_switch_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/nvontz/AppData/Local/Temp/alt8926_6140973791545827316.dir/0014_switch_pio_gen" {  } {  } 0 0 "2021.10.26.15:11:31 Info: switch_pio:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=system_0_switch_pio --dir=C:/Users/nvontz/AppData/Local/Temp/alt8926_6140973791545827316.dir/0014_switch_pio_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/nvontz/AppData/Local/Temp/alt8926_6140973791545827316.dir/0014_switch_pio_gen//system_0_switch_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/nvontz/AppData/Local/Temp/alt8926_6140973791545827316.dir/0014_switch_pio_gen" 0 0 "Shell" 0 -1 1635279091402 ""}
{ "Info" "" "" "2021.10.26.15:11:31 Info: switch_pio: Done RTL generation for module 'system_0_switch_pio'" {  } {  } 0 0 "2021.10.26.15:11:31 Info: switch_pio: Done RTL generation for module 'system_0_switch_pio'" 0 0 "Shell" 0 -1 1635279091535 ""}
{ "Info" "" "" "2021.10.26.15:11:31 Info: switch_pio: \"system_0\" instantiated altera_avalon_pio \"switch_pio\"" {  } {  } 0 0 "2021.10.26.15:11:31 Info: switch_pio: \"system_0\" instantiated altera_avalon_pio \"switch_pio\"" 0 0 "Shell" 0 -1 1635279091541 ""}
{ "Info" "" "" "2021.10.26.15:11:31 Info: timer_0: Starting RTL generation for module 'system_0_timer_0'" {  } {  } 0 0 "2021.10.26.15:11:31 Info: timer_0: Starting RTL generation for module 'system_0_timer_0'" 0 0 "Shell" 0 -1 1635279091546 ""}
{ "Info" "  ]" "" "2021.10.26.15:11:31 Info: timer_0:   Generation command is \[exec C:/intelFPGA_lite/17.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/17.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=system_0_timer_0 --dir=C:/Users/nvontz/AppData/Local/Temp/alt8926_6140973791545827316.dir/0015_timer_0_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/nvontz/AppData/Local/Temp/alt8926_6140973791545827316.dir/0015_timer_0_gen//system_0_timer_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/nvontz/AppData/Local/Temp/alt8926_6140973791545827316.dir/0015_timer_0_gen" {  } {  } 0 0 "2021.10.26.15:11:31 Info: timer_0:   Generation command is \[exec C:/intelFPGA_lite/17.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/17.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=system_0_timer_0 --dir=C:/Users/nvontz/AppData/Local/Temp/alt8926_6140973791545827316.dir/0015_timer_0_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/nvontz/AppData/Local/Temp/alt8926_6140973791545827316.dir/0015_timer_0_gen//system_0_timer_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/nvontz/AppData/Local/Temp/alt8926_6140973791545827316.dir/0015_timer_0_gen" 0 0 "Shell" 0 -1 1635279091546 ""}
{ "Info" "" "" "2021.10.26.15:11:31 Info: timer_0: Done RTL generation for module 'system_0_timer_0'" {  } {  } 0 0 "2021.10.26.15:11:31 Info: timer_0: Done RTL generation for module 'system_0_timer_0'" 0 0 "Shell" 0 -1 1635279091722 ""}
{ "Info" "" "" "2021.10.26.15:11:31 Info: timer_0: \"system_0\" instantiated altera_avalon_timer \"timer_0\"" {  } {  } 0 0 "2021.10.26.15:11:31 Info: timer_0: \"system_0\" instantiated altera_avalon_timer \"timer_0\"" 0 0 "Shell" 0 -1 1635279091753 ""}
{ "Info" "" "" "2021.10.26.15:11:31 Info: tri_state_bridge_0_bridge_0: \"system_0\" instantiated altera_tristate_conduit_bridge \"tri_state_bridge_0_bridge_0\"" {  } {  } 0 0 "2021.10.26.15:11:31 Info: tri_state_bridge_0_bridge_0: \"system_0\" instantiated altera_tristate_conduit_bridge \"tri_state_bridge_0_bridge_0\"" 0 0 "Shell" 0 -1 1635279091764 ""}
{ "Info" "" "" "2021.10.26.15:11:31 Info: tri_state_bridge_0_pinSharer_0: \"system_0\" instantiated altera_tristate_conduit_pin_sharer \"tri_state_bridge_0_pinSharer_0\"" {  } {  } 0 0 "2021.10.26.15:11:31 Info: tri_state_bridge_0_pinSharer_0: \"system_0\" instantiated altera_tristate_conduit_pin_sharer \"tri_state_bridge_0_pinSharer_0\"" 0 0 "Shell" 0 -1 1635279091873 ""}
{ "Info" "" "" "2021.10.26.15:11:31 Info: uart_0: Starting RTL generation for module 'system_0_uart_0'" {  } {  } 0 0 "2021.10.26.15:11:31 Info: uart_0: Starting RTL generation for module 'system_0_uart_0'" 0 0 "Shell" 0 -1 1635279091877 ""}
{ "Info" "  ]" "" "2021.10.26.15:11:31 Info: uart_0:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=system_0_uart_0 --dir=C:/Users/nvontz/AppData/Local/Temp/alt8926_6140973791545827316.dir/0017_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/nvontz/AppData/Local/Temp/alt8926_6140973791545827316.dir/0017_uart_0_gen//system_0_uart_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/nvontz/AppData/Local/Temp/alt8926_6140973791545827316.dir/0017_uart_0_gen" {  } {  } 0 0 "2021.10.26.15:11:31 Info: uart_0:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=system_0_uart_0 --dir=C:/Users/nvontz/AppData/Local/Temp/alt8926_6140973791545827316.dir/0017_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/nvontz/AppData/Local/Temp/alt8926_6140973791545827316.dir/0017_uart_0_gen//system_0_uart_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/nvontz/AppData/Local/Temp/alt8926_6140973791545827316.dir/0017_uart_0_gen" 0 0 "Shell" 0 -1 1635279091877 ""}
{ "Info" "" "" "2021.10.26.15:11:32 Info: uart_0: Done RTL generation for module 'system_0_uart_0'" {  } {  } 0 0 "2021.10.26.15:11:32 Info: uart_0: Done RTL generation for module 'system_0_uart_0'" 0 0 "Shell" 0 -1 1635279092166 ""}
{ "Info" "" "" "2021.10.26.15:11:32 Info: uart_0: \"system_0\" instantiated altera_avalon_uart \"uart_0\"" {  } {  } 0 0 "2021.10.26.15:11:32 Info: uart_0: \"system_0\" instantiated altera_avalon_uart \"uart_0\"" 0 0 "Shell" 0 -1 1635279092171 ""}
{ "Info" "" "" "2021.10.26.15:11:34 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2021.10.26.15:11:34 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1635279094298 ""}
{ "Info" "" "" "2021.10.26.15:11:34 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2021.10.26.15:11:34 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1635279094364 ""}
{ "Info" "" "" "2021.10.26.15:11:34 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2021.10.26.15:11:34 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1635279094430 ""}
{ "Info" "" "" "2021.10.26.15:11:34 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2021.10.26.15:11:34 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1635279094497 ""}
{ "Info" "" "" "2021.10.26.15:11:34 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2021.10.26.15:11:34 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1635279094561 ""}
{ "Info" "" "" "2021.10.26.15:11:34 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2021.10.26.15:11:34 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1635279094625 ""}
{ "Info" "" "" "2021.10.26.15:11:34 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2021.10.26.15:11:34 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1635279094688 ""}
{ "Info" "" "" "2021.10.26.15:11:34 Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2021.10.26.15:11:34 Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1635279094756 ""}
{ "Info" "" "" "2021.10.26.15:11:34 Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2021.10.26.15:11:34 Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1635279094831 ""}
{ "Info" "" "" "2021.10.26.15:11:34 Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2021.10.26.15:11:34 Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1635279094919 ""}
{ "Info" "" "" "2021.10.26.15:11:34 Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2021.10.26.15:11:34 Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1635279094982 ""}
{ "Info" "" "" "2021.10.26.15:11:35 Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2021.10.26.15:11:35 Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1635279095045 ""}
{ "Info" "" "" "2021.10.26.15:11:35 Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2021.10.26.15:11:35 Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1635279095111 ""}
{ "Info" "" "" "2021.10.26.15:11:35 Info: avalon_st_adapter_013: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2021.10.26.15:11:35 Info: avalon_st_adapter_013: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1635279095176 ""}
{ "Info" "" "" "2021.10.26.15:11:35 Info: avalon_st_adapter_014: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2021.10.26.15:11:35 Info: avalon_st_adapter_014: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1635279095240 ""}
{ "Info" "" "" "2021.10.26.15:11:35 Info: avalon_st_adapter_015: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2021.10.26.15:11:35 Info: avalon_st_adapter_015: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1635279095304 ""}
{ "Info" "" "" "2021.10.26.15:11:35 Info: avalon_st_adapter_016: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2021.10.26.15:11:35 Info: avalon_st_adapter_016: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1635279095368 ""}
{ "Info" "" "" "2021.10.26.15:11:35 Info: avalon_st_adapter_017: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2021.10.26.15:11:35 Info: avalon_st_adapter_017: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1635279095439 ""}
{ "Info" "" "" "2021.10.26.15:11:36 Info: mm_interconnect_0: \"system_0\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 0 "2021.10.26.15:11:36 Info: mm_interconnect_0: \"system_0\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" 0 0 "Shell" 0 -1 1635279096813 ""}
{ "Info" "" "" "2021.10.26.15:11:36 Info: irq_mapper: \"system_0\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 0 "2021.10.26.15:11:36 Info: irq_mapper: \"system_0\" instantiated altera_irq_mapper \"irq_mapper\"" 0 0 "Shell" 0 -1 1635279096832 ""}
{ "Info" "" "" "2021.10.26.15:11:36 Info: rst_controller: \"system_0\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2021.10.26.15:11:36 Info: rst_controller: \"system_0\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1635279096860 ""}
{ "Info" "" "" "2021.10.26.15:11:36 Info: tdt: \"cfi_flash_0\" instantiated altera_tristate_controller_translator \"tdt\"" {  } {  } 0 0 "2021.10.26.15:11:36 Info: tdt: \"cfi_flash_0\" instantiated altera_tristate_controller_translator \"tdt\"" 0 0 "Shell" 0 -1 1635279096868 ""}
{ "Info" "" "" "2021.10.26.15:11:36 Info: slave_translator: \"cfi_flash_0\" instantiated altera_merlin_slave_translator \"slave_translator\"" {  } {  } 0 0 "2021.10.26.15:11:36 Info: slave_translator: \"cfi_flash_0\" instantiated altera_merlin_slave_translator \"slave_translator\"" 0 0 "Shell" 0 -1 1635279096876 ""}
{ "Info" "" "" "2021.10.26.15:11:36 Info: tda: \"cfi_flash_0\" instantiated altera_tristate_controller_aggregator \"tda\"" {  } {  } 0 0 "2021.10.26.15:11:36 Info: tda: \"cfi_flash_0\" instantiated altera_tristate_controller_aggregator \"tda\"" 0 0 "Shell" 0 -1 1635279096883 ""}
{ "Info" "" "" "2021.10.26.15:11:36 Info: cpu: Starting RTL generation for module 'system_0_nios2_qsys_0_cpu'" {  } {  } 0 0 "2021.10.26.15:11:36 Info: cpu: Starting RTL generation for module 'system_0_nios2_qsys_0_cpu'" 0 0 "Shell" 0 -1 1635279096896 ""}
{ "Info" "  ]" "" "2021.10.26.15:11:36 Info: cpu:   Generation command is \[exec C:/intelFPGA_lite/17.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/17.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=system_0_nios2_qsys_0_cpu --dir=C:/Users/nvontz/AppData/Local/Temp/alt8926_6140973791545827316.dir/0023_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/17.1/quartus/bin64/ --verilog --config=C:/Users/nvontz/AppData/Local/Temp/alt8926_6140973791545827316.dir/0023_cpu_gen//system_0_nios2_qsys_0_cpu_processor_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/nvontz/AppData/Local/Temp/alt8926_6140973791545827316.dir/0023_cpu_gen" {  } {  } 0 0 "2021.10.26.15:11:36 Info: cpu:   Generation command is \[exec C:/intelFPGA_lite/17.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/17.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=system_0_nios2_qsys_0_cpu --dir=C:/Users/nvontz/AppData/Local/Temp/alt8926_6140973791545827316.dir/0023_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/17.1/quartus/bin64/ --verilog --config=C:/Users/nvontz/AppData/Local/Temp/alt8926_6140973791545827316.dir/0023_cpu_gen//system_0_nios2_qsys_0_cpu_processor_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/nvontz/AppData/Local/Temp/alt8926_6140973791545827316.dir/0023_cpu_gen" 0 0 "Shell" 0 -1 1635279096897 ""}
{ "Info" "" "" "2021.10.26.15:11:54 Info: cpu: # 2021.10.26 15:11:37 (*) Starting Nios II generation" {  } {  } 0 0 "2021.10.26.15:11:54 Info: cpu: # 2021.10.26 15:11:37 (*) Starting Nios II generation" 0 0 "Shell" 0 -1 1635279114676 ""}
{ "Info" "" "" "2021.10.26.15:11:54 Info: cpu: # 2021.10.26 15:11:37 (*)   Checking for plaintext license." {  } {  } 0 0 "2021.10.26.15:11:54 Info: cpu: # 2021.10.26 15:11:37 (*)   Checking for plaintext license." 0 0 "Shell" 0 -1 1635279114676 ""}
{ "Info" "" "" "2021.10.26.15:11:54 Info: cpu: # 2021.10.26 15:11:38 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.1/quartus/bin64" {  } {  } 0 0 "2021.10.26.15:11:54 Info: cpu: # 2021.10.26 15:11:38 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.1/quartus/bin64" 0 0 "Shell" 0 -1 1635279114676 ""}
{ "Info" "" "" "2021.10.26.15:11:54 Info: cpu: # 2021.10.26 15:11:38 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 0 "2021.10.26.15:11:54 Info: cpu: # 2021.10.26 15:11:38 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" 0 0 "Shell" 0 -1 1635279114676 ""}
{ "Info" "" "" "2021.10.26.15:11:54 Info: cpu: # 2021.10.26 15:11:38 (*)   Plaintext license not found." {  } {  } 0 0 "2021.10.26.15:11:54 Info: cpu: # 2021.10.26 15:11:38 (*)   Plaintext license not found." 0 0 "Shell" 0 -1 1635279114676 ""}
{ "Info" "" "" "2021.10.26.15:11:54 Info: cpu: # 2021.10.26 15:11:38 (*)   Checking for encrypted license (non-evaluation)." {  } {  } 0 0 "2021.10.26.15:11:54 Info: cpu: # 2021.10.26 15:11:38 (*)   Checking for encrypted license (non-evaluation)." 0 0 "Shell" 0 -1 1635279114676 ""}
{ "Info" "" "" "2021.10.26.15:11:54 Info: cpu: # 2021.10.26 15:11:38 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.1/quartus/bin64" {  } {  } 0 0 "2021.10.26.15:11:54 Info: cpu: # 2021.10.26 15:11:38 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.1/quartus/bin64" 0 0 "Shell" 0 -1 1635279114676 ""}
{ "Info" "" "" "2021.10.26.15:11:54 Info: cpu: # 2021.10.26 15:11:38 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 0 "2021.10.26.15:11:54 Info: cpu: # 2021.10.26 15:11:38 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" 0 0 "Shell" 0 -1 1635279114677 ""}
{ "Info" "" "" "2021.10.26.15:11:54 Info: cpu: # 2021.10.26 15:11:39 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)" {  } {  } 0 0 "2021.10.26.15:11:54 Info: cpu: # 2021.10.26 15:11:39 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)" 0 0 "Shell" 0 -1 1635279114677 ""}
{ "Info" "" "" "2021.10.26.15:11:54 Info: cpu: # 2021.10.26 15:11:39 (*)   Elaborating CPU configuration settings" {  } {  } 0 0 "2021.10.26.15:11:54 Info: cpu: # 2021.10.26 15:11:39 (*)   Elaborating CPU configuration settings" 0 0 "Shell" 0 -1 1635279114677 ""}
{ "Info" "" "" "2021.10.26.15:11:54 Info: cpu: # 2021.10.26 15:11:39 (*)   Creating all objects for CPU" {  } {  } 0 0 "2021.10.26.15:11:54 Info: cpu: # 2021.10.26 15:11:39 (*)   Creating all objects for CPU" 0 0 "Shell" 0 -1 1635279114677 ""}
{ "Info" "" "" "2021.10.26.15:11:54 Info: cpu: # 2021.10.26 15:11:39 (*)     Testbench" {  } {  } 0 0 "2021.10.26.15:11:54 Info: cpu: # 2021.10.26 15:11:39 (*)     Testbench" 0 0 "Shell" 0 -1 1635279114677 ""}
{ "Info" "" "" "2021.10.26.15:11:54 Info: cpu: # 2021.10.26 15:11:39 (*)     Instruction decoding" {  } {  } 0 0 "2021.10.26.15:11:54 Info: cpu: # 2021.10.26 15:11:39 (*)     Instruction decoding" 0 0 "Shell" 0 -1 1635279114677 ""}
{ "Info" "" "" "2021.10.26.15:11:54 Info: cpu: # 2021.10.26 15:11:39 (*)       Instruction fields" {  } {  } 0 0 "2021.10.26.15:11:54 Info: cpu: # 2021.10.26 15:11:39 (*)       Instruction fields" 0 0 "Shell" 0 -1 1635279114677 ""}
{ "Info" "" "" "2021.10.26.15:11:54 Info: cpu: # 2021.10.26 15:11:39 (*)       Instruction decodes" {  } {  } 0 0 "2021.10.26.15:11:54 Info: cpu: # 2021.10.26 15:11:39 (*)       Instruction decodes" 0 0 "Shell" 0 -1 1635279114677 ""}
{ "Info" "" "" "2021.10.26.15:11:54 Info: cpu: # 2021.10.26 15:11:39 (*)       Signals for RTL simulation waveforms" {  } {  } 0 0 "2021.10.26.15:11:54 Info: cpu: # 2021.10.26 15:11:39 (*)       Signals for RTL simulation waveforms" 0 0 "Shell" 0 -1 1635279114677 ""}
{ "Info" "" "" "2021.10.26.15:11:54 Info: cpu: # 2021.10.26 15:11:39 (*)       Instruction controls" {  } {  } 0 0 "2021.10.26.15:11:54 Info: cpu: # 2021.10.26 15:11:39 (*)       Instruction controls" 0 0 "Shell" 0 -1 1635279114677 ""}
{ "Info" "" "" "2021.10.26.15:11:54 Info: cpu: # 2021.10.26 15:11:39 (*)     Pipeline frontend" {  } {  } 0 0 "2021.10.26.15:11:54 Info: cpu: # 2021.10.26 15:11:39 (*)     Pipeline frontend" 0 0 "Shell" 0 -1 1635279114678 ""}
{ "Info" "" "" "2021.10.26.15:11:54 Info: cpu: # 2021.10.26 15:11:39 (*)     Pipeline backend" {  } {  } 0 0 "2021.10.26.15:11:54 Info: cpu: # 2021.10.26 15:11:39 (*)     Pipeline backend" 0 0 "Shell" 0 -1 1635279114678 ""}
{ "Info" "system_0_nios2_qsys_0_cpu_nios2_waves.do'" "" "2021.10.26.15:11:54 Info: cpu: # 2021.10.26 15:11:41 (*)   Creating 'C:/Users/nvontz/AppData/Local/Temp/alt8926_6140973791545827316.dir/0023_cpu_gen/" {  } {  } 0 0 "2021.10.26.15:11:54 Info: cpu: # 2021.10.26 15:11:41 (*)   Creating 'C:/Users/nvontz/AppData/Local/Temp/alt8926_6140973791545827316.dir/0023_cpu_gen/" 0 0 "Shell" 0 -1 1635279114678 ""}
{ "Info" "" "" "2021.10.26.15:11:54 Info: cpu: # 2021.10.26 15:11:41 (*)   Generating RTL from CPU objects" {  } {  } 0 0 "2021.10.26.15:11:54 Info: cpu: # 2021.10.26 15:11:41 (*)   Generating RTL from CPU objects" 0 0 "Shell" 0 -1 1635279114678 ""}
{ "Info" "" "" "2021.10.26.15:11:54 Info: cpu: # 2021.10.26 15:11:42 (*)   Creating encrypted RTL" {  } {  } 0 0 "2021.10.26.15:11:54 Info: cpu: # 2021.10.26 15:11:42 (*)   Creating encrypted RTL" 0 0 "Shell" 0 -1 1635279114678 ""}
{ "Info" "" "" "2021.10.26.15:11:54 Info: cpu: # 2021.10.26 15:11:42 (*)   Creating IP functional simulation model" {  } {  } 0 0 "2021.10.26.15:11:54 Info: cpu: # 2021.10.26 15:11:42 (*)   Creating IP functional simulation model" 0 0 "Shell" 0 -1 1635279114678 ""}
{ "Info" "" "" "2021.10.26.15:11:54 Info: cpu: # 2021.10.26 15:11:54 (*) Done Nios II generation" {  } {  } 0 0 "2021.10.26.15:11:54 Info: cpu: # 2021.10.26 15:11:54 (*) Done Nios II generation" 0 0 "Shell" 0 -1 1635279114678 ""}
{ "Info" "" "" "2021.10.26.15:11:54 Info: cpu: Done RTL generation for module 'system_0_nios2_qsys_0_cpu'" {  } {  } 0 0 "2021.10.26.15:11:54 Info: cpu: Done RTL generation for module 'system_0_nios2_qsys_0_cpu'" 0 0 "Shell" 0 -1 1635279114678 ""}
{ "Info" "" "" "2021.10.26.15:11:54 Info: cpu: \"nios2_qsys_0\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 0 "2021.10.26.15:11:54 Info: cpu: \"nios2_qsys_0\" instantiated altera_nios2_gen2_unit \"cpu\"" 0 0 "Shell" 0 -1 1635279114700 ""}
{ "Info" "" "" "2021.10.26.15:11:54 Info: pin_sharer: \"tri_state_bridge_0_pinSharer_0\" instantiated altera_tristate_conduit_pin_sharer_core \"pin_sharer\"" {  } {  } 0 0 "2021.10.26.15:11:54 Info: pin_sharer: \"tri_state_bridge_0_pinSharer_0\" instantiated altera_tristate_conduit_pin_sharer_core \"pin_sharer\"" 0 0 "Shell" 0 -1 1635279114723 ""}
{ "Info" "" "" "2021.10.26.15:11:54 Info: arbiter: \"tri_state_bridge_0_pinSharer_0\" instantiated altera_merlin_std_arbitrator \"arbiter\"" {  } {  } 0 0 "2021.10.26.15:11:54 Info: arbiter: \"tri_state_bridge_0_pinSharer_0\" instantiated altera_merlin_std_arbitrator \"arbiter\"" 0 0 "Shell" 0 -1 1635279114736 ""}
{ "Info" "" "" "2021.10.26.15:11:54 Info: nios2_qsys_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_qsys_0_data_master_translator\"" {  } {  } 0 0 "2021.10.26.15:11:54 Info: nios2_qsys_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_qsys_0_data_master_translator\"" 0 0 "Shell" 0 -1 1635279114744 ""}
{ "Info" "" "" "2021.10.26.15:11:54 Info: nios2_qsys_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_qsys_0_data_master_agent\"" {  } {  } 0 0 "2021.10.26.15:11:54 Info: nios2_qsys_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_qsys_0_data_master_agent\"" 0 0 "Shell" 0 -1 1635279114750 ""}
{ "Info" "" "" "2021.10.26.15:11:54 Info: jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\"" {  } {  } 0 0 "2021.10.26.15:11:54 Info: jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\"" 0 0 "Shell" 0 -1 1635279114762 ""}
{ "Info" "" "" "2021.10.26.15:11:54 Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 0 "2021.10.26.15:11:54 Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" 0 0 "Shell" 0 -1 1635279114770 ""}
{ "Info" "" "" "2021.10.26.15:11:54 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2021.10.26.15:11:54 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1635279114789 ""}
{ "Info" "" "" "2021.10.26.15:11:54 Info: router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2021.10.26.15:11:54 Info: router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1635279114800 ""}
{ "Info" "" "" "2021.10.26.15:11:54 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2021.10.26.15:11:54 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1635279114811 ""}
{ "Info" "" "" "2021.10.26.15:11:54 Info: router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" {  } {  } 0 0 "2021.10.26.15:11:54 Info: router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" 0 0 "Shell" 0 -1 1635279114822 ""}
{ "Info" "" "" "2021.10.26.15:11:54 Info: router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\"" {  } {  } 0 0 "2021.10.26.15:11:54 Info: router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\"" 0 0 "Shell" 0 -1 1635279114832 ""}
{ "Info" "" "" "2021.10.26.15:11:54 Info: router_019: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_019\"" {  } {  } 0 0 "2021.10.26.15:11:54 Info: router_019: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_019\"" 0 0 "Shell" 0 -1 1635279114842 ""}
{ "Info" "" "" "2021.10.26.15:11:54 Info: nios2_qsys_0_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"nios2_qsys_0_data_master_limiter\"" {  } {  } 0 0 "2021.10.26.15:11:54 Info: nios2_qsys_0_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"nios2_qsys_0_data_master_limiter\"" 0 0 "Shell" 0 -1 1635279114860 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2021.10.26.15:11:54 Info: Reusing file C:/Users/nvontz/Synth643/DE1_v.1.0.2_SystemCD/DE1_demonstrations/DE1_SD_Card_Audio/system_0/simulation/submodules" {  } {  } 0 0 "2021.10.26.15:11:54 Info: Reusing file C:/Users/nvontz/Synth643/DE1_v.1.0.2_SystemCD/DE1_demonstrations/DE1_SD_Card_Audio/system_0/simulation/submodules" 0 0 "Shell" 0 -1 1635279114868 ""}
{ "Info" "" "" "2021.10.26.15:11:54 Info: sram_16bit_512k_0_avalon_slave_0_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"sram_16bit_512k_0_avalon_slave_0_burst_adapter\"" {  } {  } 0 0 "2021.10.26.15:11:54 Info: sram_16bit_512k_0_avalon_slave_0_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"sram_16bit_512k_0_avalon_slave_0_burst_adapter\"" 0 0 "Shell" 0 -1 1635279114922 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2021.10.26.15:11:54 Info: Reusing file C:/Users/nvontz/Synth643/DE1_v.1.0.2_SystemCD/DE1_demonstrations/DE1_SD_Card_Audio/system_0/simulation/submodules" {  } {  } 0 0 "2021.10.26.15:11:54 Info: Reusing file C:/Users/nvontz/Synth643/DE1_v.1.0.2_SystemCD/DE1_demonstrations/DE1_SD_Card_Audio/system_0/simulation/submodules" 0 0 "Shell" 0 -1 1635279114925 ""}
{ "Info" "" "" "2021.10.26.15:11:54 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2021.10.26.15:11:54 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1635279114933 ""}
{ "Info" "" "" "2021.10.26.15:11:54 Info: cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 0 "2021.10.26.15:11:54 Info: cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" 0 0 "Shell" 0 -1 1635279114935 ""}
{ "Info" "" "" "2021.10.26.15:11:54 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2021.10.26.15:11:54 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1635279114953 ""}
{ "Info" "" "" "2021.10.26.15:11:54 Info: cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" {  } {  } 0 0 "2021.10.26.15:11:54 Info: cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" 0 0 "Shell" 0 -1 1635279114960 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2021.10.26.15:11:54 Info: Reusing file C:/Users/nvontz/Synth643/DE1_v.1.0.2_SystemCD/DE1_demonstrations/DE1_SD_Card_Audio/system_0/simulation/submodules" {  } {  } 0 0 "2021.10.26.15:11:54 Info: Reusing file C:/Users/nvontz/Synth643/DE1_v.1.0.2_SystemCD/DE1_demonstrations/DE1_SD_Card_Audio/system_0/simulation/submodules" 0 0 "Shell" 0 -1 1635279114966 ""}
{ "Info" "" "" "2021.10.26.15:11:54 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2021.10.26.15:11:54 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1635279114969 ""}
{ "Info" "" "" "2021.10.26.15:11:54 Info: rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\"" {  } {  } 0 0 "2021.10.26.15:11:54 Info: rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\"" 0 0 "Shell" 0 -1 1635279114971 ""}
{ "Info" "" "" "2021.10.26.15:11:54 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2021.10.26.15:11:54 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1635279114991 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2021.10.26.15:11:54 Info: Reusing file C:/Users/nvontz/Synth643/DE1_v.1.0.2_SystemCD/DE1_demonstrations/DE1_SD_Card_Audio/system_0/simulation/submodules" {  } {  } 0 0 "2021.10.26.15:11:54 Info: Reusing file C:/Users/nvontz/Synth643/DE1_v.1.0.2_SystemCD/DE1_demonstrations/DE1_SD_Card_Audio/system_0/simulation/submodules" 0 0 "Shell" 0 -1 1635279114992 ""}
{ "Info" "" "" "2021.10.26.15:11:54 Info: rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 0 "2021.10.26.15:11:54 Info: rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" 0 0 "Shell" 0 -1 1635279114999 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2021.10.26.15:11:55 Info: Reusing file C:/Users/nvontz/Synth643/DE1_v.1.0.2_SystemCD/DE1_demonstrations/DE1_SD_Card_Audio/system_0/simulation/submodules" {  } {  } 0 0 "2021.10.26.15:11:55 Info: Reusing file C:/Users/nvontz/Synth643/DE1_v.1.0.2_SystemCD/DE1_demonstrations/DE1_SD_Card_Audio/system_0/simulation/submodules" 0 0 "Shell" 0 -1 1635279115000 ""}
{ "Info" "" "" "2021.10.26.15:11:55 Info: sram_16bit_512k_0_avalon_slave_0_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"sram_16bit_512k_0_avalon_slave_0_rsp_width_adapter\"" {  } {  } 0 0 "2021.10.26.15:11:55 Info: sram_16bit_512k_0_avalon_slave_0_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"sram_16bit_512k_0_avalon_slave_0_rsp_width_adapter\"" 0 0 "Shell" 0 -1 1635279115009 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2021.10.26.15:11:55 Info: Reusing file C:/Users/nvontz/Synth643/DE1_v.1.0.2_SystemCD/DE1_demonstrations/DE1_SD_Card_Audio/system_0/simulation/submodules" {  } {  } 0 0 "2021.10.26.15:11:55 Info: Reusing file C:/Users/nvontz/Synth643/DE1_v.1.0.2_SystemCD/DE1_demonstrations/DE1_SD_Card_Audio/system_0/simulation/submodules" 0 0 "Shell" 0 -1 1635279115015 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2021.10.26.15:11:55 Info: Reusing file C:/Users/nvontz/Synth643/DE1_v.1.0.2_SystemCD/DE1_demonstrations/DE1_SD_Card_Audio/system_0/simulation/submodules" {  } {  } 0 0 "2021.10.26.15:11:55 Info: Reusing file C:/Users/nvontz/Synth643/DE1_v.1.0.2_SystemCD/DE1_demonstrations/DE1_SD_Card_Audio/system_0/simulation/submodules" 0 0 "Shell" 0 -1 1635279115020 ""}
{ "Info" "" "" "2021.10.26.15:11:55 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2021.10.26.15:11:55 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1635279115129 ""}
{ "Info" "" "" "2021.10.26.15:11:55 Info: avalon_st_adapter_002: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_002\"" {  } {  } 0 0 "2021.10.26.15:11:55 Info: avalon_st_adapter_002: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_002\"" 0 0 "Shell" 0 -1 1635279115237 ""}
{ "Info" "" "" "2021.10.26.15:11:55 Info: avalon_st_adapter_017: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_017\"" {  } {  } 0 0 "2021.10.26.15:11:55 Info: avalon_st_adapter_017: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_017\"" 0 0 "Shell" 0 -1 1635279115345 ""}
{ "Info" "" "" "2021.10.26.15:11:55 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2021.10.26.15:11:55 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1635279115364 ""}
{ "Info" "" "" "2021.10.26.15:11:55 Info: error_adapter_0: \"avalon_st_adapter_002\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2021.10.26.15:11:55 Info: error_adapter_0: \"avalon_st_adapter_002\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1635279115367 ""}
{ "Info" "" "" "2021.10.26.15:11:55 Info: error_adapter_0: \"avalon_st_adapter_017\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2021.10.26.15:11:55 Info: error_adapter_0: \"avalon_st_adapter_017\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1635279115369 ""}
{ "Info" "" "" "2021.10.26.15:11:55 Info: system_0: Done \"system_0\" with 55 modules, 99 files" {  } {  } 0 0 "2021.10.26.15:11:55 Info: system_0: Done \"system_0\" with 55 modules, 99 files" 0 0 "Shell" 0 -1 1635279115370 ""}
{ "Info" "" "" "2021.10.26.15:11:55 Info: qsys-generate succeeded." {  } {  } 0 0 "2021.10.26.15:11:55 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1635279115389 ""}
{ "Info" "" "" "2021.10.26.15:11:55 Info: Finished: Create simulation model" {  } {  } 0 0 "2021.10.26.15:11:55 Info: Finished: Create simulation model" 0 0 "Shell" 0 -1 1635279115389 ""}
{ "Info" "" "" "2021.10.26.15:11:55 Info: Starting: Create Modelsim Project." {  } {  } 0 0 "2021.10.26.15:11:55 Info: Starting: Create Modelsim Project." 0 0 "Shell" 0 -1 1635279115389 ""}
{ "Info" " --use-relative-paths=true" "" "2021.10.26.15:11:55 Info: sim-script-gen --spd=C:\\Users\\nvontz\\Synth643\\DE1_v.1.0.2_SystemCD\\DE1_demonstrations\\DE1_SD_Card_Audio\\system_0\\system_0.spd --output-directory=C:/Users/nvontz/Synth643/DE1_v.1.0.2_SystemCD/DE1_demonstrations/DE1_SD_Card_Audio/system_0/simulation" {  } {  } 0 0 "2021.10.26.15:11:55 Info: sim-script-gen --spd=C:\\Users\\nvontz\\Synth643\\DE1_v.1.0.2_SystemCD\\DE1_demonstrations\\DE1_SD_Card_Audio\\system_0\\system_0.spd --output-directory=C:/Users/nvontz/Synth643/DE1_v.1.0.2_SystemCD/DE1_demonstrations/DE1_SD_Card_Audio/system_0/simulation" 0 0 "Shell" 0 -1 1635279115389 ""}
{ "Info" " --use-relative-paths=true" "" "2021.10.26.15:11:55 Info: Doing: ip-make-simscript --spd=C:\\Users\\nvontz\\Synth643\\DE1_v.1.0.2_SystemCD\\DE1_demonstrations\\DE1_SD_Card_Audio\\system_0\\system_0.spd --output-directory=C:/Users/nvontz/Synth643/DE1_v.1.0.2_SystemCD/DE1_demonstrations/DE1_SD_Card_Audio/system_0/simulation" {  } {  } 0 0 "2021.10.26.15:11:55 Info: Doing: ip-make-simscript --spd=C:\\Users\\nvontz\\Synth643\\DE1_v.1.0.2_SystemCD\\DE1_demonstrations\\DE1_SD_Card_Audio\\system_0\\system_0.spd --output-directory=C:/Users/nvontz/Synth643/DE1_v.1.0.2_SystemCD/DE1_demonstrations/DE1_SD_Card_Audio/system_0/simulation" 0 0 "Shell" 0 -1 1635279115391 ""}
{ "Info" " directory:" "" "2021.10.26.15:11:55 Info: Generating the following file(s) for MODELSIM simulator in C:/Users/nvontz/Synth643/DE1_v.1.0.2_SystemCD/DE1_demonstrations/DE1_SD_Card_Audio/system_0/simulation" {  } {  } 0 0 "2021.10.26.15:11:55 Info: Generating the following file(s) for MODELSIM simulator in C:/Users/nvontz/Synth643/DE1_v.1.0.2_SystemCD/DE1_demonstrations/DE1_SD_Card_Audio/system_0/simulation" 0 0 "Shell" 0 -1 1635279115948 ""}
{ "Info" "msim_setup.tcl" "" "2021.10.26.15:11:55 Info:     mentor" {  } {  } 0 0 "2021.10.26.15:11:55 Info:     mentor" 0 0 "Shell" 0 -1 1635279115949 ""}
{ "Info" " directory:" "" "2021.10.26.15:11:55 Info: Generating the following file(s) for VCS simulator in C:/Users/nvontz/Synth643/DE1_v.1.0.2_SystemCD/DE1_demonstrations/DE1_SD_Card_Audio/system_0/simulation" {  } {  } 0 0 "2021.10.26.15:11:55 Info: Generating the following file(s) for VCS simulator in C:/Users/nvontz/Synth643/DE1_v.1.0.2_SystemCD/DE1_demonstrations/DE1_SD_Card_Audio/system_0/simulation" 0 0 "Shell" 0 -1 1635279115952 ""}
{ "Info" "vcs_setup.sh" "" "2021.10.26.15:11:55 Info:     synopsys/vcs" {  } {  } 0 0 "2021.10.26.15:11:55 Info:     synopsys/vcs" 0 0 "Shell" 0 -1 1635279115953 ""}
{ "Info" " directory:" "" "2021.10.26.15:11:55 Info: Generating the following file(s) for VCSMX simulator in C:/Users/nvontz/Synth643/DE1_v.1.0.2_SystemCD/DE1_demonstrations/DE1_SD_Card_Audio/system_0/simulation" {  } {  } 0 0 "2021.10.26.15:11:55 Info: Generating the following file(s) for VCSMX simulator in C:/Users/nvontz/Synth643/DE1_v.1.0.2_SystemCD/DE1_demonstrations/DE1_SD_Card_Audio/system_0/simulation" 0 0 "Shell" 0 -1 1635279115958 ""}
{ "Info" "synopsys_sim.setup" "" "2021.10.26.15:11:55 Info:     synopsys/vcsmx" {  } {  } 0 0 "2021.10.26.15:11:55 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1635279115958 ""}
{ "Info" "vcsmx_setup.sh" "" "2021.10.26.15:11:55 Info:     synopsys/vcsmx" {  } {  } 0 0 "2021.10.26.15:11:55 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1635279115959 ""}
{ "Info" " directory:" "" "2021.10.26.15:11:55 Info: Generating the following file(s) for NCSIM simulator in C:/Users/nvontz/Synth643/DE1_v.1.0.2_SystemCD/DE1_demonstrations/DE1_SD_Card_Audio/system_0/simulation" {  } {  } 0 0 "2021.10.26.15:11:55 Info: Generating the following file(s) for NCSIM simulator in C:/Users/nvontz/Synth643/DE1_v.1.0.2_SystemCD/DE1_demonstrations/DE1_SD_Card_Audio/system_0/simulation" 0 0 "Shell" 0 -1 1635279115968 ""}
{ "Info" "cds.lib" "" "2021.10.26.15:11:55 Info:     cadence" {  } {  } 0 0 "2021.10.26.15:11:55 Info:     cadence" 0 0 "Shell" 0 -1 1635279115969 ""}
{ "Info" "hdl.var" "" "2021.10.26.15:11:55 Info:     cadence" {  } {  } 0 0 "2021.10.26.15:11:55 Info:     cadence" 0 0 "Shell" 0 -1 1635279115983 ""}
{ "Info" "ncsim_setup.sh" "" "2021.10.26.15:11:55 Info:     cadence" {  } {  } 0 0 "2021.10.26.15:11:55 Info:     cadence" 0 0 "Shell" 0 -1 1635279115984 ""}
{ "Info" " directory" "" "2021.10.26.15:11:55 Info:     52 .cds.lib files in cadence/cds_libs" {  } {  } 0 0 "2021.10.26.15:11:55 Info:     52 .cds.lib files in cadence/cds_libs" 0 0 "Shell" 0 -1 1635279115984 ""}
{ "Info" " directory:" "" "2021.10.26.15:11:55 Info: Generating the following file(s) for RIVIERA simulator in C:/Users/nvontz/Synth643/DE1_v.1.0.2_SystemCD/DE1_demonstrations/DE1_SD_Card_Audio/system_0/simulation" {  } {  } 0 0 "2021.10.26.15:11:55 Info: Generating the following file(s) for RIVIERA simulator in C:/Users/nvontz/Synth643/DE1_v.1.0.2_SystemCD/DE1_demonstrations/DE1_SD_Card_Audio/system_0/simulation" 0 0 "Shell" 0 -1 1635279115994 ""}
{ "Info" "rivierapro_setup.tcl" "" "2021.10.26.15:11:55 Info:     aldec" {  } {  } 0 0 "2021.10.26.15:11:55 Info:     aldec" 0 0 "Shell" 0 -1 1635279115994 ""}
{ "Info" "." "" "2021.10.26.15:11:55 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/nvontz/Synth643/DE1_v.1.0.2_SystemCD/DE1_demonstrations/DE1_SD_Card_Audio/system_0/simulation" {  } {  } 0 0 "2021.10.26.15:11:55 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/nvontz/Synth643/DE1_v.1.0.2_SystemCD/DE1_demonstrations/DE1_SD_Card_Audio/system_0/simulation" 0 0 "Shell" 0 -1 1635279115994 ""}
{ "Info" "" "" "2021.10.26.15:11:55 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." {  } {  } 0 0 "2021.10.26.15:11:55 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." 0 0 "Shell" 0 -1 1635279115994 ""}
{ "Info" "" "" "2021.10.26.15:11:55 Info: Finished: Create Modelsim Project." {  } {  } 0 0 "2021.10.26.15:11:55 Info: Finished: Create Modelsim Project." 0 0 "Shell" 0 -1 1635279115994 ""}
{ "Info" "" "" "2021.10.26.15:11:55 Info: Starting: Create block symbol file (.bsf)" {  } {  } 0 0 "2021.10.26.15:11:55 Info: Starting: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1635279115994 ""}
{ "Info" "" "" "2021.10.26.15:11:55 Info: qsys-generate C:\\Users\\nvontz\\Synth643\\DE1_v.1.0.2_SystemCD\\DE1_demonstrations\\DE1_SD_Card_Audio\\system_0.qsys --block-symbol-file --output-directory=C:\\Users\\nvontz\\Synth643\\DE1_v.1.0.2_SystemCD\\DE1_demonstrations\\DE1_SD_Card_Audio\\system_0 --family=\"Cyclone V\" --part=5CGXFC7C7F23C8" {  } {  } 0 0 "2021.10.26.15:11:55 Info: qsys-generate C:\\Users\\nvontz\\Synth643\\DE1_v.1.0.2_SystemCD\\DE1_demonstrations\\DE1_SD_Card_Audio\\system_0.qsys --block-symbol-file --output-directory=C:\\Users\\nvontz\\Synth643\\DE1_v.1.0.2_SystemCD\\DE1_demonstrations\\DE1_SD_Card_Audio\\system_0 --family=\"Cyclone V\" --part=5CGXFC7C7F23C8" 0 0 "Shell" 0 -1 1635279115994 ""}
{ "Info" "system_0.qsys" "" "2021.10.26.15:11:55 Info: Loading DE1_SD_Card_Audio" {  } {  } 0 0 "2021.10.26.15:11:55 Info: Loading DE1_SD_Card_Audio" 0 0 "Shell" 0 -1 1635279115996 ""}
{ "Info" "" "" "2021.10.26.15:11:56 Info: Reading input file" {  } {  } 0 0 "2021.10.26.15:11:56 Info: Reading input file" 0 0 "Shell" 0 -1 1635279116046 ""}
{ "Info" "" "" "2021.10.26.15:11:56 Info: Adding Audio_0 \[audio_dac_fifo 1.0.2\]" {  } {  } 0 0 "2021.10.26.15:11:56 Info: Adding Audio_0 \[audio_dac_fifo 1.0.2\]" 0 0 "Shell" 0 -1 1635279116047 ""}
{ "Info" "" "" "2021.10.26.15:11:56 Info: Parameterizing module Audio_0" {  } {  } 0 0 "2021.10.26.15:11:56 Info: Parameterizing module Audio_0" 0 0 "Shell" 0 -1 1635279116047 ""}
{ "Info" "" "" "2021.10.26.15:11:56 Info: Adding SD_CLK \[altera_avalon_pio 17.1\]" {  } {  } 0 0 "2021.10.26.15:11:56 Info: Adding SD_CLK \[altera_avalon_pio 17.1\]" 0 0 "Shell" 0 -1 1635279116047 ""}
{ "Info" "" "" "2021.10.26.15:11:56 Info: Parameterizing module SD_CLK" {  } {  } 0 0 "2021.10.26.15:11:56 Info: Parameterizing module SD_CLK" 0 0 "Shell" 0 -1 1635279116047 ""}
{ "Info" "" "" "2021.10.26.15:11:56 Info: Adding SD_CMD \[altera_avalon_pio 17.1\]" {  } {  } 0 0 "2021.10.26.15:11:56 Info: Adding SD_CMD \[altera_avalon_pio 17.1\]" 0 0 "Shell" 0 -1 1635279116047 ""}
{ "Info" "" "" "2021.10.26.15:11:56 Info: Parameterizing module SD_CMD" {  } {  } 0 0 "2021.10.26.15:11:56 Info: Parameterizing module SD_CMD" 0 0 "Shell" 0 -1 1635279116048 ""}
{ "Info" "" "" "2021.10.26.15:11:56 Info: Adding SD_DAT \[altera_avalon_pio 17.1\]" {  } {  } 0 0 "2021.10.26.15:11:56 Info: Adding SD_DAT \[altera_avalon_pio 17.1\]" 0 0 "Shell" 0 -1 1635279116048 ""}
{ "Info" "" "" "2021.10.26.15:11:56 Info: Parameterizing module SD_DAT" {  } {  } 0 0 "2021.10.26.15:11:56 Info: Parameterizing module SD_DAT" 0 0 "Shell" 0 -1 1635279116048 ""}
{ "Info" "" "" "2021.10.26.15:11:56 Info: Adding SEG7_Display \[seg7_lut_8 1.0.1\]" {  } {  } 0 0 "2021.10.26.15:11:56 Info: Adding SEG7_Display \[seg7_lut_8 1.0.1\]" 0 0 "Shell" 0 -1 1635279116048 ""}
{ "Info" "" "" "2021.10.26.15:11:56 Info: Parameterizing module SEG7_Display" {  } {  } 0 0 "2021.10.26.15:11:56 Info: Parameterizing module SEG7_Display" 0 0 "Shell" 0 -1 1635279116048 ""}
{ "Info" "" "" "2021.10.26.15:11:56 Info: Adding button_pio \[altera_avalon_pio 17.1\]" {  } {  } 0 0 "2021.10.26.15:11:56 Info: Adding button_pio \[altera_avalon_pio 17.1\]" 0 0 "Shell" 0 -1 1635279116048 ""}
{ "Info" "" "" "2021.10.26.15:11:56 Info: Parameterizing module button_pio" {  } {  } 0 0 "2021.10.26.15:11:56 Info: Parameterizing module button_pio" 0 0 "Shell" 0 -1 1635279116048 ""}
{ "Info" "" "" "2021.10.26.15:11:56 Info: Adding cfi_flash_0 \[altera_generic_tristate_controller 17.1\]" {  } {  } 0 0 "2021.10.26.15:11:56 Info: Adding cfi_flash_0 \[altera_generic_tristate_controller 17.1\]" 0 0 "Shell" 0 -1 1635279116048 ""}
{ "Info" "" "" "2021.10.26.15:11:56 Info: Parameterizing module cfi_flash_0" {  } {  } 0 0 "2021.10.26.15:11:56 Info: Parameterizing module cfi_flash_0" 0 0 "Shell" 0 -1 1635279116048 ""}
{ "Info" "" "" "2021.10.26.15:11:56 Info: Adding clk \[clock_source 17.1\]" {  } {  } 0 0 "2021.10.26.15:11:56 Info: Adding clk \[clock_source 17.1\]" 0 0 "Shell" 0 -1 1635279116049 ""}
{ "Info" "" "" "2021.10.26.15:11:56 Info: Parameterizing module clk" {  } {  } 0 0 "2021.10.26.15:11:56 Info: Parameterizing module clk" 0 0 "Shell" 0 -1 1635279116049 ""}
{ "Info" "" "" "2021.10.26.15:11:56 Info: Adding epcs_controller \[altera_avalon_epcs_flash_controller 17.1\]" {  } {  } 0 0 "2021.10.26.15:11:56 Info: Adding epcs_controller \[altera_avalon_epcs_flash_controller 17.1\]" 0 0 "Shell" 0 -1 1635279116049 ""}
{ "Info" "" "" "2021.10.26.15:11:56 Info: Parameterizing module epcs_controller" {  } {  } 0 0 "2021.10.26.15:11:56 Info: Parameterizing module epcs_controller" 0 0 "Shell" 0 -1 1635279116049 ""}
{ "Info" "" "" "2021.10.26.15:11:56 Info: Adding jtag_uart_0 \[altera_avalon_jtag_uart 17.1\]" {  } {  } 0 0 "2021.10.26.15:11:56 Info: Adding jtag_uart_0 \[altera_avalon_jtag_uart 17.1\]" 0 0 "Shell" 0 -1 1635279116049 ""}
{ "Info" "" "" "2021.10.26.15:11:56 Info: Parameterizing module jtag_uart_0" {  } {  } 0 0 "2021.10.26.15:11:56 Info: Parameterizing module jtag_uart_0" 0 0 "Shell" 0 -1 1635279116049 ""}
{ "Info" "" "" "2021.10.26.15:11:56 Info: Adding led_green \[altera_avalon_pio 17.1\]" {  } {  } 0 0 "2021.10.26.15:11:56 Info: Adding led_green \[altera_avalon_pio 17.1\]" 0 0 "Shell" 0 -1 1635279116049 ""}
{ "Info" "" "" "2021.10.26.15:11:56 Info: Parameterizing module led_green" {  } {  } 0 0 "2021.10.26.15:11:56 Info: Parameterizing module led_green" 0 0 "Shell" 0 -1 1635279116049 ""}
{ "Info" "" "" "2021.10.26.15:11:56 Info: Adding led_red \[altera_avalon_pio 17.1\]" {  } {  } 0 0 "2021.10.26.15:11:56 Info: Adding led_red \[altera_avalon_pio 17.1\]" 0 0 "Shell" 0 -1 1635279116049 ""}
{ "Info" "" "" "2021.10.26.15:11:56 Info: Parameterizing module led_red" {  } {  } 0 0 "2021.10.26.15:11:56 Info: Parameterizing module led_red" 0 0 "Shell" 0 -1 1635279116050 ""}
{ "Info" "" "" "2021.10.26.15:11:56 Info: Adding nios2_qsys_0 \[altera_nios2_gen2 17.1\]" {  } {  } 0 0 "2021.10.26.15:11:56 Info: Adding nios2_qsys_0 \[altera_nios2_gen2 17.1\]" 0 0 "Shell" 0 -1 1635279116050 ""}
{ "Info" "" "" "2021.10.26.15:11:56 Info: Parameterizing module nios2_qsys_0" {  } {  } 0 0 "2021.10.26.15:11:56 Info: Parameterizing module nios2_qsys_0" 0 0 "Shell" 0 -1 1635279116050 ""}
{ "Info" "" "" "2021.10.26.15:11:56 Info: Adding sdram_0 \[altera_avalon_new_sdram_controller 17.1\]" {  } {  } 0 0 "2021.10.26.15:11:56 Info: Adding sdram_0 \[altera_avalon_new_sdram_controller 17.1\]" 0 0 "Shell" 0 -1 1635279116050 ""}
{ "Info" "" "" "2021.10.26.15:11:56 Info: Parameterizing module sdram_0" {  } {  } 0 0 "2021.10.26.15:11:56 Info: Parameterizing module sdram_0" 0 0 "Shell" 0 -1 1635279116050 ""}
{ "Info" "" "" "2021.10.26.15:11:56 Info: Adding sram_16bit_512k_0 \[sram_16bit_512k 1.0.2\]" {  } {  } 0 0 "2021.10.26.15:11:56 Info: Adding sram_16bit_512k_0 \[sram_16bit_512k 1.0.2\]" 0 0 "Shell" 0 -1 1635279116051 ""}
{ "Info" "" "" "2021.10.26.15:11:56 Info: Parameterizing module sram_16bit_512k_0" {  } {  } 0 0 "2021.10.26.15:11:56 Info: Parameterizing module sram_16bit_512k_0" 0 0 "Shell" 0 -1 1635279116051 ""}
{ "Info" "" "" "2021.10.26.15:11:56 Info: Adding switch_pio \[altera_avalon_pio 17.1\]" {  } {  } 0 0 "2021.10.26.15:11:56 Info: Adding switch_pio \[altera_avalon_pio 17.1\]" 0 0 "Shell" 0 -1 1635279116051 ""}
{ "Info" "" "" "2021.10.26.15:11:56 Info: Parameterizing module switch_pio" {  } {  } 0 0 "2021.10.26.15:11:56 Info: Parameterizing module switch_pio" 0 0 "Shell" 0 -1 1635279116051 ""}
{ "Info" "" "" "2021.10.26.15:11:56 Info: Adding timer_0 \[altera_avalon_timer 17.1\]" {  } {  } 0 0 "2021.10.26.15:11:56 Info: Adding timer_0 \[altera_avalon_timer 17.1\]" 0 0 "Shell" 0 -1 1635279116051 ""}
{ "Info" "" "" "2021.10.26.15:11:56 Info: Parameterizing module timer_0" {  } {  } 0 0 "2021.10.26.15:11:56 Info: Parameterizing module timer_0" 0 0 "Shell" 0 -1 1635279116051 ""}
{ "Info" "" "" "2021.10.26.15:11:56 Info: Adding timer_1 \[altera_avalon_timer 17.1\]" {  } {  } 0 0 "2021.10.26.15:11:56 Info: Adding timer_1 \[altera_avalon_timer 17.1\]" 0 0 "Shell" 0 -1 1635279116051 ""}
{ "Info" "" "" "2021.10.26.15:11:56 Info: Parameterizing module timer_1" {  } {  } 0 0 "2021.10.26.15:11:56 Info: Parameterizing module timer_1" 0 0 "Shell" 0 -1 1635279116052 ""}
{ "Info" "" "" "2021.10.26.15:11:56 Info: Adding tri_state_bridge_0_bridge_0 \[altera_tristate_conduit_bridge 17.1\]" {  } {  } 0 0 "2021.10.26.15:11:56 Info: Adding tri_state_bridge_0_bridge_0 \[altera_tristate_conduit_bridge 17.1\]" 0 0 "Shell" 0 -1 1635279116052 ""}
{ "Info" "" "" "2021.10.26.15:11:56 Info: Parameterizing module tri_state_bridge_0_bridge_0" {  } {  } 0 0 "2021.10.26.15:11:56 Info: Parameterizing module tri_state_bridge_0_bridge_0" 0 0 "Shell" 0 -1 1635279116052 ""}
{ "Info" "" "" "2021.10.26.15:11:56 Info: Adding tri_state_bridge_0_pinSharer_0 \[altera_tristate_conduit_pin_sharer 17.1\]" {  } {  } 0 0 "2021.10.26.15:11:56 Info: Adding tri_state_bridge_0_pinSharer_0 \[altera_tristate_conduit_pin_sharer 17.1\]" 0 0 "Shell" 0 -1 1635279116052 ""}
{ "Info" "" "" "2021.10.26.15:11:56 Info: Parameterizing module tri_state_bridge_0_pinSharer_0" {  } {  } 0 0 "2021.10.26.15:11:56 Info: Parameterizing module tri_state_bridge_0_pinSharer_0" 0 0 "Shell" 0 -1 1635279116052 ""}
{ "Info" "" "" "2021.10.26.15:11:56 Info: Adding uart_0 \[altera_avalon_uart 17.1\]" {  } {  } 0 0 "2021.10.26.15:11:56 Info: Adding uart_0 \[altera_avalon_uart 17.1\]" 0 0 "Shell" 0 -1 1635279116052 ""}
{ "Info" "" "" "2021.10.26.15:11:56 Info: Parameterizing module uart_0" {  } {  } 0 0 "2021.10.26.15:11:56 Info: Parameterizing module uart_0" 0 0 "Shell" 0 -1 1635279116052 ""}
{ "Info" "" "" "2021.10.26.15:11:56 Info: Building connections" {  } {  } 0 0 "2021.10.26.15:11:56 Info: Building connections" 0 0 "Shell" 0 -1 1635279116052 ""}
{ "Info" "" "" "2021.10.26.15:11:56 Info: Parameterizing connections" {  } {  } 0 0 "2021.10.26.15:11:56 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1635279116053 ""}
{ "Info" "" "" "2021.10.26.15:11:56 Info: Validating" {  } {  } 0 0 "2021.10.26.15:11:56 Info: Validating" 0 0 "Shell" 0 -1 1635279116054 ""}
{ "Info" "" "" "2021.10.26.15:11:56 Info: Done reading input file" {  } {  } 0 0 "2021.10.26.15:11:56 Info: Done reading input file" 0 0 "Shell" 0 -1 1635279116549 ""}
{ "Warning" "" "" "2021.10.26.15:11:56 Warning: system_0.cfi_flash_0: Properties (isFlash,isMemoryDevice,isNonVolatileStorage) have been set on interface uas - in composed mode these are ignored" {  } {  } 0 0 "2021.10.26.15:11:56 Warning: system_0.cfi_flash_0: Properties (isFlash,isMemoryDevice,isNonVolatileStorage) have been set on interface uas - in composed mode these are ignored" 0 0 "Shell" 0 -1 1635279116883 ""}
{ "Info" "EPCQx1 Flash Controller will only be supported in Quartus Prime Standard Edition in the future release." "" "2021.10.26.15:11:56 Info: system_0.epcs_controller: Legacy EPCS" {  } {  } 0 0 "2021.10.26.15:11:56 Info: system_0.epcs_controller: Legacy EPCS" 0 0 "Shell" 0 -1 1635279116883 ""}
{ "Info" "" "" "2021.10.26.15:11:56 Info: system_0.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2021.10.26.15:11:56 Info: system_0.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1635279116883 ""}
{ "Info" "" "" "2021.10.26.15:11:56 Info: system_0.sdram_0: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 0 "2021.10.26.15:11:56 Info: system_0.sdram_0: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." 0 0 "Shell" 0 -1 1635279116883 ""}
{ "Info" "" "" "2021.10.26.15:11:57 Info: qsys-generate succeeded." {  } {  } 0 0 "2021.10.26.15:11:57 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1635279117138 ""}
{ "Info" "" "" "2021.10.26.15:11:57 Info: Finished: Create block symbol file (.bsf)" {  } {  } 0 0 "2021.10.26.15:11:57 Info: Finished: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1635279117138 ""}
{ "Info" "" "" "2021.10.26.15:11:57 Info:" {  } {  } 0 0 "2021.10.26.15:11:57 Info:" 0 0 "Shell" 0 -1 1635279117138 ""}
{ "Info" "" "" "2021.10.26.15:11:57 Info: Starting: Create HDL design files for synthesis" {  } {  } 0 0 "2021.10.26.15:11:57 Info: Starting: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1635279117138 ""}
{ "Info" "" "" "2021.10.26.15:11:57 Info: qsys-generate C:\\Users\\nvontz\\Synth643\\DE1_v.1.0.2_SystemCD\\DE1_demonstrations\\DE1_SD_Card_Audio\\system_0.qsys --synthesis=VERILOG --output-directory=C:\\Users\\nvontz\\Synth643\\DE1_v.1.0.2_SystemCD\\DE1_demonstrations\\DE1_SD_Card_Audio\\system_0\\synthesis --family=\"Cyclone V\" --part=5CGXFC7C7F23C8" {  } {  } 0 0 "2021.10.26.15:11:57 Info: qsys-generate C:\\Users\\nvontz\\Synth643\\DE1_v.1.0.2_SystemCD\\DE1_demonstrations\\DE1_SD_Card_Audio\\system_0.qsys --synthesis=VERILOG --output-directory=C:\\Users\\nvontz\\Synth643\\DE1_v.1.0.2_SystemCD\\DE1_demonstrations\\DE1_SD_Card_Audio\\system_0\\synthesis --family=\"Cyclone V\" --part=5CGXFC7C7F23C8" 0 0 "Shell" 0 -1 1635279117138 ""}
{ "Info" "system_0.qsys" "" "2021.10.26.15:11:57 Info: Loading DE1_SD_Card_Audio" {  } {  } 0 0 "2021.10.26.15:11:57 Info: Loading DE1_SD_Card_Audio" 0 0 "Shell" 0 -1 1635279117141 ""}
{ "Info" "" "" "2021.10.26.15:11:57 Info: Reading input file" {  } {  } 0 0 "2021.10.26.15:11:57 Info: Reading input file" 0 0 "Shell" 0 -1 1635279117189 ""}
{ "Info" "" "" "2021.10.26.15:11:57 Info: Adding Audio_0 \[audio_dac_fifo 1.0.2\]" {  } {  } 0 0 "2021.10.26.15:11:57 Info: Adding Audio_0 \[audio_dac_fifo 1.0.2\]" 0 0 "Shell" 0 -1 1635279117190 ""}
{ "Info" "" "" "2021.10.26.15:11:57 Info: Parameterizing module Audio_0" {  } {  } 0 0 "2021.10.26.15:11:57 Info: Parameterizing module Audio_0" 0 0 "Shell" 0 -1 1635279117190 ""}
{ "Info" "" "" "2021.10.26.15:11:57 Info: Adding SD_CLK \[altera_avalon_pio 17.1\]" {  } {  } 0 0 "2021.10.26.15:11:57 Info: Adding SD_CLK \[altera_avalon_pio 17.1\]" 0 0 "Shell" 0 -1 1635279117190 ""}
{ "Info" "" "" "2021.10.26.15:11:57 Info: Parameterizing module SD_CLK" {  } {  } 0 0 "2021.10.26.15:11:57 Info: Parameterizing module SD_CLK" 0 0 "Shell" 0 -1 1635279117190 ""}
{ "Info" "" "" "2021.10.26.15:11:57 Info: Adding SD_CMD \[altera_avalon_pio 17.1\]" {  } {  } 0 0 "2021.10.26.15:11:57 Info: Adding SD_CMD \[altera_avalon_pio 17.1\]" 0 0 "Shell" 0 -1 1635279117190 ""}
{ "Info" "" "" "2021.10.26.15:11:57 Info: Parameterizing module SD_CMD" {  } {  } 0 0 "2021.10.26.15:11:57 Info: Parameterizing module SD_CMD" 0 0 "Shell" 0 -1 1635279117191 ""}
{ "Info" "" "" "2021.10.26.15:11:57 Info: Adding SD_DAT \[altera_avalon_pio 17.1\]" {  } {  } 0 0 "2021.10.26.15:11:57 Info: Adding SD_DAT \[altera_avalon_pio 17.1\]" 0 0 "Shell" 0 -1 1635279117191 ""}
{ "Info" "" "" "2021.10.26.15:11:57 Info: Parameterizing module SD_DAT" {  } {  } 0 0 "2021.10.26.15:11:57 Info: Parameterizing module SD_DAT" 0 0 "Shell" 0 -1 1635279117191 ""}
{ "Info" "" "" "2021.10.26.15:11:57 Info: Adding SEG7_Display \[seg7_lut_8 1.0.1\]" {  } {  } 0 0 "2021.10.26.15:11:57 Info: Adding SEG7_Display \[seg7_lut_8 1.0.1\]" 0 0 "Shell" 0 -1 1635279117191 ""}
{ "Info" "" "" "2021.10.26.15:11:57 Info: Parameterizing module SEG7_Display" {  } {  } 0 0 "2021.10.26.15:11:57 Info: Parameterizing module SEG7_Display" 0 0 "Shell" 0 -1 1635279117191 ""}
{ "Info" "" "" "2021.10.26.15:11:57 Info: Adding button_pio \[altera_avalon_pio 17.1\]" {  } {  } 0 0 "2021.10.26.15:11:57 Info: Adding button_pio \[altera_avalon_pio 17.1\]" 0 0 "Shell" 0 -1 1635279117191 ""}
{ "Info" "" "" "2021.10.26.15:11:57 Info: Parameterizing module button_pio" {  } {  } 0 0 "2021.10.26.15:11:57 Info: Parameterizing module button_pio" 0 0 "Shell" 0 -1 1635279117191 ""}
{ "Info" "" "" "2021.10.26.15:11:57 Info: Adding cfi_flash_0 \[altera_generic_tristate_controller 17.1\]" {  } {  } 0 0 "2021.10.26.15:11:57 Info: Adding cfi_flash_0 \[altera_generic_tristate_controller 17.1\]" 0 0 "Shell" 0 -1 1635279117191 ""}
{ "Info" "" "" "2021.10.26.15:11:57 Info: Parameterizing module cfi_flash_0" {  } {  } 0 0 "2021.10.26.15:11:57 Info: Parameterizing module cfi_flash_0" 0 0 "Shell" 0 -1 1635279117191 ""}
{ "Info" "" "" "2021.10.26.15:11:57 Info: Adding clk \[clock_source 17.1\]" {  } {  } 0 0 "2021.10.26.15:11:57 Info: Adding clk \[clock_source 17.1\]" 0 0 "Shell" 0 -1 1635279117192 ""}
{ "Info" "" "" "2021.10.26.15:11:57 Info: Parameterizing module clk" {  } {  } 0 0 "2021.10.26.15:11:57 Info: Parameterizing module clk" 0 0 "Shell" 0 -1 1635279117192 ""}
{ "Info" "" "" "2021.10.26.15:11:57 Info: Adding epcs_controller \[altera_avalon_epcs_flash_controller 17.1\]" {  } {  } 0 0 "2021.10.26.15:11:57 Info: Adding epcs_controller \[altera_avalon_epcs_flash_controller 17.1\]" 0 0 "Shell" 0 -1 1635279117192 ""}
{ "Info" "" "" "2021.10.26.15:11:57 Info: Parameterizing module epcs_controller" {  } {  } 0 0 "2021.10.26.15:11:57 Info: Parameterizing module epcs_controller" 0 0 "Shell" 0 -1 1635279117192 ""}
{ "Info" "" "" "2021.10.26.15:11:57 Info: Adding jtag_uart_0 \[altera_avalon_jtag_uart 17.1\]" {  } {  } 0 0 "2021.10.26.15:11:57 Info: Adding jtag_uart_0 \[altera_avalon_jtag_uart 17.1\]" 0 0 "Shell" 0 -1 1635279117192 ""}
{ "Info" "" "" "2021.10.26.15:11:57 Info: Parameterizing module jtag_uart_0" {  } {  } 0 0 "2021.10.26.15:11:57 Info: Parameterizing module jtag_uart_0" 0 0 "Shell" 0 -1 1635279117192 ""}
{ "Info" "" "" "2021.10.26.15:11:57 Info: Adding led_green \[altera_avalon_pio 17.1\]" {  } {  } 0 0 "2021.10.26.15:11:57 Info: Adding led_green \[altera_avalon_pio 17.1\]" 0 0 "Shell" 0 -1 1635279117192 ""}
{ "Info" "" "" "2021.10.26.15:11:57 Info: Parameterizing module led_green" {  } {  } 0 0 "2021.10.26.15:11:57 Info: Parameterizing module led_green" 0 0 "Shell" 0 -1 1635279117192 ""}
{ "Info" "" "" "2021.10.26.15:11:57 Info: Adding led_red \[altera_avalon_pio 17.1\]" {  } {  } 0 0 "2021.10.26.15:11:57 Info: Adding led_red \[altera_avalon_pio 17.1\]" 0 0 "Shell" 0 -1 1635279117193 ""}
{ "Info" "" "" "2021.10.26.15:11:57 Info: Parameterizing module led_red" {  } {  } 0 0 "2021.10.26.15:11:57 Info: Parameterizing module led_red" 0 0 "Shell" 0 -1 1635279117193 ""}
{ "Info" "" "" "2021.10.26.15:11:57 Info: Adding nios2_qsys_0 \[altera_nios2_gen2 17.1\]" {  } {  } 0 0 "2021.10.26.15:11:57 Info: Adding nios2_qsys_0 \[altera_nios2_gen2 17.1\]" 0 0 "Shell" 0 -1 1635279117193 ""}
{ "Info" "" "" "2021.10.26.15:11:57 Info: Parameterizing module nios2_qsys_0" {  } {  } 0 0 "2021.10.26.15:11:57 Info: Parameterizing module nios2_qsys_0" 0 0 "Shell" 0 -1 1635279117193 ""}
{ "Info" "" "" "2021.10.26.15:11:57 Info: Adding sdram_0 \[altera_avalon_new_sdram_controller 17.1\]" {  } {  } 0 0 "2021.10.26.15:11:57 Info: Adding sdram_0 \[altera_avalon_new_sdram_controller 17.1\]" 0 0 "Shell" 0 -1 1635279117193 ""}
{ "Info" "" "" "2021.10.26.15:11:57 Info: Parameterizing module sdram_0" {  } {  } 0 0 "2021.10.26.15:11:57 Info: Parameterizing module sdram_0" 0 0 "Shell" 0 -1 1635279117194 ""}
{ "Info" "" "" "2021.10.26.15:11:57 Info: Adding sram_16bit_512k_0 \[sram_16bit_512k 1.0.2\]" {  } {  } 0 0 "2021.10.26.15:11:57 Info: Adding sram_16bit_512k_0 \[sram_16bit_512k 1.0.2\]" 0 0 "Shell" 0 -1 1635279117194 ""}
{ "Info" "" "" "2021.10.26.15:11:57 Info: Parameterizing module sram_16bit_512k_0" {  } {  } 0 0 "2021.10.26.15:11:57 Info: Parameterizing module sram_16bit_512k_0" 0 0 "Shell" 0 -1 1635279117194 ""}
{ "Info" "" "" "2021.10.26.15:11:57 Info: Adding switch_pio \[altera_avalon_pio 17.1\]" {  } {  } 0 0 "2021.10.26.15:11:57 Info: Adding switch_pio \[altera_avalon_pio 17.1\]" 0 0 "Shell" 0 -1 1635279117194 ""}
{ "Info" "" "" "2021.10.26.15:11:57 Info: Parameterizing module switch_pio" {  } {  } 0 0 "2021.10.26.15:11:57 Info: Parameterizing module switch_pio" 0 0 "Shell" 0 -1 1635279117194 ""}
{ "Info" "" "" "2021.10.26.15:11:57 Info: Adding timer_0 \[altera_avalon_timer 17.1\]" {  } {  } 0 0 "2021.10.26.15:11:57 Info: Adding timer_0 \[altera_avalon_timer 17.1\]" 0 0 "Shell" 0 -1 1635279117194 ""}
{ "Info" "" "" "2021.10.26.15:11:57 Info: Parameterizing module timer_0" {  } {  } 0 0 "2021.10.26.15:11:57 Info: Parameterizing module timer_0" 0 0 "Shell" 0 -1 1635279117194 ""}
{ "Info" "" "" "2021.10.26.15:11:57 Info: Adding timer_1 \[altera_avalon_timer 17.1\]" {  } {  } 0 0 "2021.10.26.15:11:57 Info: Adding timer_1 \[altera_avalon_timer 17.1\]" 0 0 "Shell" 0 -1 1635279117194 ""}
{ "Info" "" "" "2021.10.26.15:11:57 Info: Parameterizing module timer_1" {  } {  } 0 0 "2021.10.26.15:11:57 Info: Parameterizing module timer_1" 0 0 "Shell" 0 -1 1635279117194 ""}
{ "Info" "" "" "2021.10.26.15:11:57 Info: Adding tri_state_bridge_0_bridge_0 \[altera_tristate_conduit_bridge 17.1\]" {  } {  } 0 0 "2021.10.26.15:11:57 Info: Adding tri_state_bridge_0_bridge_0 \[altera_tristate_conduit_bridge 17.1\]" 0 0 "Shell" 0 -1 1635279117195 ""}
{ "Info" "" "" "2021.10.26.15:11:57 Info: Parameterizing module tri_state_bridge_0_bridge_0" {  } {  } 0 0 "2021.10.26.15:11:57 Info: Parameterizing module tri_state_bridge_0_bridge_0" 0 0 "Shell" 0 -1 1635279117195 ""}
{ "Info" "" "" "2021.10.26.15:11:57 Info: Adding tri_state_bridge_0_pinSharer_0 \[altera_tristate_conduit_pin_sharer 17.1\]" {  } {  } 0 0 "2021.10.26.15:11:57 Info: Adding tri_state_bridge_0_pinSharer_0 \[altera_tristate_conduit_pin_sharer 17.1\]" 0 0 "Shell" 0 -1 1635279117195 ""}
{ "Info" "" "" "2021.10.26.15:11:57 Info: Parameterizing module tri_state_bridge_0_pinSharer_0" {  } {  } 0 0 "2021.10.26.15:11:57 Info: Parameterizing module tri_state_bridge_0_pinSharer_0" 0 0 "Shell" 0 -1 1635279117195 ""}
{ "Info" "" "" "2021.10.26.15:11:57 Info: Adding uart_0 \[altera_avalon_uart 17.1\]" {  } {  } 0 0 "2021.10.26.15:11:57 Info: Adding uart_0 \[altera_avalon_uart 17.1\]" 0 0 "Shell" 0 -1 1635279117195 ""}
{ "Info" "" "" "2021.10.26.15:11:57 Info: Parameterizing module uart_0" {  } {  } 0 0 "2021.10.26.15:11:57 Info: Parameterizing module uart_0" 0 0 "Shell" 0 -1 1635279117195 ""}
{ "Info" "" "" "2021.10.26.15:11:57 Info: Building connections" {  } {  } 0 0 "2021.10.26.15:11:57 Info: Building connections" 0 0 "Shell" 0 -1 1635279117195 ""}
{ "Info" "" "" "2021.10.26.15:11:57 Info: Parameterizing connections" {  } {  } 0 0 "2021.10.26.15:11:57 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1635279117196 ""}
{ "Info" "" "" "2021.10.26.15:11:57 Info: Validating" {  } {  } 0 0 "2021.10.26.15:11:57 Info: Validating" 0 0 "Shell" 0 -1 1635279117197 ""}
{ "Info" "" "" "2021.10.26.15:11:57 Info: Done reading input file" {  } {  } 0 0 "2021.10.26.15:11:57 Info: Done reading input file" 0 0 "Shell" 0 -1 1635279117685 ""}
{ "Warning" "" "" "2021.10.26.15:11:58 Warning: system_0.cfi_flash_0: Properties (isFlash,isMemoryDevice,isNonVolatileStorage) have been set on interface uas - in composed mode these are ignored" {  } {  } 0 0 "2021.10.26.15:11:58 Warning: system_0.cfi_flash_0: Properties (isFlash,isMemoryDevice,isNonVolatileStorage) have been set on interface uas - in composed mode these are ignored" 0 0 "Shell" 0 -1 1635279118024 ""}
{ "Info" "EPCQx1 Flash Controller will only be supported in Quartus Prime Standard Edition in the future release.\n2021.10.26.15:11:58 Info: system_0.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" "" "2021.10.26.15:11:58 Info: system_0.epcs_controller: Legacy EPCS" {  } {  } 0 0 "2021.10.26.15:11:58 Info: system_0.epcs_controller: Legacy EPCS" 0 0 "Shell" 0 -1 1635279118024 ""}
{ "Info" "" "" "2021.10.26.15:11:58 Info: system_0.sdram_0: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 0 "2021.10.26.15:11:58 Info: system_0.sdram_0: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." 0 0 "Shell" 0 -1 1635279118024 ""}
{ "Info" "" "" "2021.10.26.15:11:58 Info: system_0: Generating system_0 \"system_0\" for QUARTUS_SYNTH" {  } {  } 0 0 "2021.10.26.15:11:58 Info: system_0: Generating system_0 \"system_0\" for QUARTUS_SYNTH" 0 0 "Shell" 0 -1 1635279118262 ""}
{ "Info" "" "" "2021.10.26.15:12:01 Info: Audio_0: \"system_0\" instantiated audio_dac_fifo \"Audio_0\"" {  } {  } 0 0 "2021.10.26.15:12:01 Info: Audio_0: \"system_0\" instantiated audio_dac_fifo \"Audio_0\"" 0 0 "Shell" 0 -1 1635279121055 ""}
{ "Info" "" "" "2021.10.26.15:12:01 Info: SD_CLK: Starting RTL generation for module 'system_0_SD_CLK'" {  } {  } 0 0 "2021.10.26.15:12:01 Info: SD_CLK: Starting RTL generation for module 'system_0_SD_CLK'" 0 0 "Shell" 0 -1 1635279121071 ""}
{ "Info" "system_0_SD_CLK_component_configuration.pl  --do_build_sim=0  ]" "" "2021.10.26.15:12:01 Info: SD_CLK:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=system_0_SD_CLK --dir=C:/Users/nvontz/AppData/Local/Temp/alt8926_6140973791545827316.dir/0051_SD_CLK_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/nvontz/AppData/Local/Temp/alt8926_6140973791545827316.dir/0051_SD_CLK_gen/" {  } {  } 0 0 "2021.10.26.15:12:01 Info: SD_CLK:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=system_0_SD_CLK --dir=C:/Users/nvontz/AppData/Local/Temp/alt8926_6140973791545827316.dir/0051_SD_CLK_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/nvontz/AppData/Local/Temp/alt8926_6140973791545827316.dir/0051_SD_CLK_gen/" 0 0 "Shell" 0 -1 1635279121071 ""}
{ "Info" "" "" "2021.10.26.15:12:01 Info: SD_CLK: Done RTL generation for module 'system_0_SD_CLK'" {  } {  } 0 0 "2021.10.26.15:12:01 Info: SD_CLK: Done RTL generation for module 'system_0_SD_CLK'" 0 0 "Shell" 0 -1 1635279121199 ""}
{ "Info" "" "" "2021.10.26.15:12:01 Info: SD_CLK: \"system_0\" instantiated altera_avalon_pio \"SD_CLK\"" {  } {  } 0 0 "2021.10.26.15:12:01 Info: SD_CLK: \"system_0\" instantiated altera_avalon_pio \"SD_CLK\"" 0 0 "Shell" 0 -1 1635279121205 ""}
{ "Info" "" "" "2021.10.26.15:12:01 Info: SD_CMD: Starting RTL generation for module 'system_0_SD_CMD'" {  } {  } 0 0 "2021.10.26.15:12:01 Info: SD_CMD: Starting RTL generation for module 'system_0_SD_CMD'" 0 0 "Shell" 0 -1 1635279121209 ""}
{ "Info" "system_0_SD_CMD_component_configuration.pl  --do_build_sim=0  ]" "" "2021.10.26.15:12:01 Info: SD_CMD:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=system_0_SD_CMD --dir=C:/Users/nvontz/AppData/Local/Temp/alt8926_6140973791545827316.dir/0052_SD_CMD_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/nvontz/AppData/Local/Temp/alt8926_6140973791545827316.dir/0052_SD_CMD_gen/" {  } {  } 0 0 "2021.10.26.15:12:01 Info: SD_CMD:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=system_0_SD_CMD --dir=C:/Users/nvontz/AppData/Local/Temp/alt8926_6140973791545827316.dir/0052_SD_CMD_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/nvontz/AppData/Local/Temp/alt8926_6140973791545827316.dir/0052_SD_CMD_gen/" 0 0 "Shell" 0 -1 1635279121209 ""}
{ "Info" "" "" "2021.10.26.15:12:01 Info: SD_CMD: Done RTL generation for module 'system_0_SD_CMD'" {  } {  } 0 0 "2021.10.26.15:12:01 Info: SD_CMD: Done RTL generation for module 'system_0_SD_CMD'" 0 0 "Shell" 0 -1 1635279121344 ""}
{ "Info" "" "" "2021.10.26.15:12:01 Info: SD_CMD: \"system_0\" instantiated altera_avalon_pio \"SD_CMD\"" {  } {  } 0 0 "2021.10.26.15:12:01 Info: SD_CMD: \"system_0\" instantiated altera_avalon_pio \"SD_CMD\"" 0 0 "Shell" 0 -1 1635279121350 ""}
{ "Info" "" "" "2021.10.26.15:12:01 Info: SEG7_Display: \"system_0\" instantiated seg7_lut_8 \"SEG7_Display\"" {  } {  } 0 0 "2021.10.26.15:12:01 Info: SEG7_Display: \"system_0\" instantiated seg7_lut_8 \"SEG7_Display\"" 0 0 "Shell" 0 -1 1635279121351 ""}
{ "Info" "" "" "2021.10.26.15:12:01 Info: button_pio: Starting RTL generation for module 'system_0_button_pio'" {  } {  } 0 0 "2021.10.26.15:12:01 Info: button_pio: Starting RTL generation for module 'system_0_button_pio'" 0 0 "Shell" 0 -1 1635279121355 ""}
{ "Info" "system_0_button_pio_component_configuration.pl  --do_build_sim=0  ]" "" "2021.10.26.15:12:01 Info: button_pio:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=system_0_button_pio --dir=C:/Users/nvontz/AppData/Local/Temp/alt8926_6140973791545827316.dir/0053_button_pio_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/nvontz/AppData/Local/Temp/alt8926_6140973791545827316.dir/0053_button_pio_gen/" {  } {  } 0 0 "2021.10.26.15:12:01 Info: button_pio:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=system_0_button_pio --dir=C:/Users/nvontz/AppData/Local/Temp/alt8926_6140973791545827316.dir/0053_button_pio_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/nvontz/AppData/Local/Temp/alt8926_6140973791545827316.dir/0053_button_pio_gen/" 0 0 "Shell" 0 -1 1635279121355 ""}
{ "Info" "" "" "2021.10.26.15:12:01 Info: button_pio: Done RTL generation for module 'system_0_button_pio'" {  } {  } 0 0 "2021.10.26.15:12:01 Info: button_pio: Done RTL generation for module 'system_0_button_pio'" 0 0 "Shell" 0 -1 1635279121508 ""}
{ "Info" "" "" "2021.10.26.15:12:01 Info: button_pio: \"system_0\" instantiated altera_avalon_pio \"button_pio\"" {  } {  } 0 0 "2021.10.26.15:12:01 Info: button_pio: \"system_0\" instantiated altera_avalon_pio \"button_pio\"" 0 0 "Shell" 0 -1 1635279121509 ""}
{ "Info" "" "" "2021.10.26.15:12:01 Info: cfi_flash_0: \"system_0\" instantiated altera_generic_tristate_controller \"cfi_flash_0\"" {  } {  } 0 0 "2021.10.26.15:12:01 Info: cfi_flash_0: \"system_0\" instantiated altera_generic_tristate_controller \"cfi_flash_0\"" 0 0 "Shell" 0 -1 1635279121797 ""}
{ "Info" "" "" "2021.10.26.15:12:01 Info: epcs_controller: Starting RTL generation for module 'system_0_epcs_controller'" {  } {  } 0 0 "2021.10.26.15:12:01 Info: epcs_controller: Starting RTL generation for module 'system_0_epcs_controller'" 0 0 "Shell" 0 -1 1635279121800 ""}
{ "Info" "system_0_epcs_controller_component_configuration.pl  --do_build_sim=0  ]" "" "2021.10.26.15:12:01 Info: epcs_controller:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_epcs_flash_controller -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_epcs_flash_controller/generate_rtl.pl --name=system_0_epcs_controller --dir=C:/Users/nvontz/AppData/Local/Temp/alt8926_6140973791545827316.dir/0054_epcs_controller_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/nvontz/AppData/Local/Temp/alt8926_6140973791545827316.dir/0054_epcs_controller_gen/" {  } {  } 0 0 "2021.10.26.15:12:01 Info: epcs_controller:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_epcs_flash_controller -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_epcs_flash_controller/generate_rtl.pl --name=system_0_epcs_controller --dir=C:/Users/nvontz/AppData/Local/Temp/alt8926_6140973791545827316.dir/0054_epcs_controller_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/nvontz/AppData/Local/Temp/alt8926_6140973791545827316.dir/0054_epcs_controller_gen/" 0 0 "Shell" 0 -1 1635279121800 ""}
{ "Info" "" "" "2021.10.26.15:12:02 Info: epcs_controller: Done RTL generation for module 'system_0_epcs_controller'" {  } {  } 0 0 "2021.10.26.15:12:02 Info: epcs_controller: Done RTL generation for module 'system_0_epcs_controller'" 0 0 "Shell" 0 -1 1635279122010 ""}
{ "Info" "" "" "2021.10.26.15:12:02 Info: epcs_controller: \"system_0\" instantiated altera_avalon_epcs_flash_controller \"epcs_controller\"" {  } {  } 0 0 "2021.10.26.15:12:02 Info: epcs_controller: \"system_0\" instantiated altera_avalon_epcs_flash_controller \"epcs_controller\"" 0 0 "Shell" 0 -1 1635279122016 ""}
{ "Info" "" "" "2021.10.26.15:12:02 Info: jtag_uart_0: Starting RTL generation for module 'system_0_jtag_uart_0'" {  } {  } 0 0 "2021.10.26.15:12:02 Info: jtag_uart_0: Starting RTL generation for module 'system_0_jtag_uart_0'" 0 0 "Shell" 0 -1 1635279122020 ""}
{ "Info" "system_0_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]" "" "2021.10.26.15:12:02 Info: jtag_uart_0:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=system_0_jtag_uart_0 --dir=C:/Users/nvontz/AppData/Local/Temp/alt8926_6140973791545827316.dir/0055_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/nvontz/AppData/Local/Temp/alt8926_6140973791545827316.dir/0055_jtag_uart_0_gen/" {  } {  } 0 0 "2021.10.26.15:12:02 Info: jtag_uart_0:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=system_0_jtag_uart_0 --dir=C:/Users/nvontz/AppData/Local/Temp/alt8926_6140973791545827316.dir/0055_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/nvontz/AppData/Local/Temp/alt8926_6140973791545827316.dir/0055_jtag_uart_0_gen/" 0 0 "Shell" 0 -1 1635279122020 ""}
{ "Info" "" "" "2021.10.26.15:12:02 Info: jtag_uart_0: Done RTL generation for module 'system_0_jtag_uart_0'" {  } {  } 0 0 "2021.10.26.15:12:02 Info: jtag_uart_0: Done RTL generation for module 'system_0_jtag_uart_0'" 0 0 "Shell" 0 -1 1635279122206 ""}
{ "Info" "" "" "2021.10.26.15:12:02 Info: jtag_uart_0: \"system_0\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" {  } {  } 0 0 "2021.10.26.15:12:02 Info: jtag_uart_0: \"system_0\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" 0 0 "Shell" 0 -1 1635279122214 ""}
{ "Info" "" "" "2021.10.26.15:12:02 Info: led_green: Starting RTL generation for module 'system_0_led_green'" {  } {  } 0 0 "2021.10.26.15:12:02 Info: led_green: Starting RTL generation for module 'system_0_led_green'" 0 0 "Shell" 0 -1 1635279122217 ""}
{ "Info" "system_0_led_green_component_configuration.pl  --do_build_sim=0  ]" "" "2021.10.26.15:12:02 Info: led_green:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=system_0_led_green --dir=C:/Users/nvontz/AppData/Local/Temp/alt8926_6140973791545827316.dir/0056_led_green_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/nvontz/AppData/Local/Temp/alt8926_6140973791545827316.dir/0056_led_green_gen/" {  } {  } 0 0 "2021.10.26.15:12:02 Info: led_green:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=system_0_led_green --dir=C:/Users/nvontz/AppData/Local/Temp/alt8926_6140973791545827316.dir/0056_led_green_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/nvontz/AppData/Local/Temp/alt8926_6140973791545827316.dir/0056_led_green_gen/" 0 0 "Shell" 0 -1 1635279122217 ""}
{ "Info" "" "" "2021.10.26.15:12:02 Info: led_green: Done RTL generation for module 'system_0_led_green'" {  } {  } 0 0 "2021.10.26.15:12:02 Info: led_green: Done RTL generation for module 'system_0_led_green'" 0 0 "Shell" 0 -1 1635279122346 ""}
{ "Info" "" "" "2021.10.26.15:12:02 Info: led_green: \"system_0\" instantiated altera_avalon_pio \"led_green\"" {  } {  } 0 0 "2021.10.26.15:12:02 Info: led_green: \"system_0\" instantiated altera_avalon_pio \"led_green\"" 0 0 "Shell" 0 -1 1635279122347 ""}
{ "Info" "" "" "2021.10.26.15:12:02 Info: led_red: Starting RTL generation for module 'system_0_led_red'" {  } {  } 0 0 "2021.10.26.15:12:02 Info: led_red: Starting RTL generation for module 'system_0_led_red'" 0 0 "Shell" 0 -1 1635279122351 ""}
{ "Info" "system_0_led_red_component_configuration.pl  --do_build_sim=0  ]" "" "2021.10.26.15:12:02 Info: led_red:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=system_0_led_red --dir=C:/Users/nvontz/AppData/Local/Temp/alt8926_6140973791545827316.dir/0057_led_red_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/nvontz/AppData/Local/Temp/alt8926_6140973791545827316.dir/0057_led_red_gen/" {  } {  } 0 0 "2021.10.26.15:12:02 Info: led_red:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=system_0_led_red --dir=C:/Users/nvontz/AppData/Local/Temp/alt8926_6140973791545827316.dir/0057_led_red_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/nvontz/AppData/Local/Temp/alt8926_6140973791545827316.dir/0057_led_red_gen/" 0 0 "Shell" 0 -1 1635279122351 ""}
{ "Info" "" "" "2021.10.26.15:12:02 Info: led_red: Done RTL generation for module 'system_0_led_red'" {  } {  } 0 0 "2021.10.26.15:12:02 Info: led_red: Done RTL generation for module 'system_0_led_red'" 0 0 "Shell" 0 -1 1635279122479 ""}
{ "Info" "" "" "2021.10.26.15:12:02 Info: led_red: \"system_0\" instantiated altera_avalon_pio \"led_red\"" {  } {  } 0 0 "2021.10.26.15:12:02 Info: led_red: \"system_0\" instantiated altera_avalon_pio \"led_red\"" 0 0 "Shell" 0 -1 1635279122481 ""}
{ "Info" "" "" "2021.10.26.15:12:02 Info: nios2_qsys_0: \"system_0\" instantiated altera_nios2_gen2 \"nios2_qsys_0\"" {  } {  } 0 0 "2021.10.26.15:12:02 Info: nios2_qsys_0: \"system_0\" instantiated altera_nios2_gen2 \"nios2_qsys_0\"" 0 0 "Shell" 0 -1 1635279122591 ""}
{ "Info" "" "" "2021.10.26.15:12:02 Info: sdram_0: Starting RTL generation for module 'system_0_sdram_0'" {  } {  } 0 0 "2021.10.26.15:12:02 Info: sdram_0: Starting RTL generation for module 'system_0_sdram_0'" 0 0 "Shell" 0 -1 1635279122594 ""}
{ "Info" "system_0_sdram_0_component_configuration.pl  --do_build_sim=0  ]" "" "2021.10.26.15:12:02 Info: sdram_0:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=system_0_sdram_0 --dir=C:/Users/nvontz/AppData/Local/Temp/alt8926_6140973791545827316.dir/0058_sdram_0_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/nvontz/AppData/Local/Temp/alt8926_6140973791545827316.dir/0058_sdram_0_gen/" {  } {  } 0 0 "2021.10.26.15:12:02 Info: sdram_0:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=system_0_sdram_0 --dir=C:/Users/nvontz/AppData/Local/Temp/alt8926_6140973791545827316.dir/0058_sdram_0_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/nvontz/AppData/Local/Temp/alt8926_6140973791545827316.dir/0058_sdram_0_gen/" 0 0 "Shell" 0 -1 1635279122594 ""}
{ "Info" "" "" "2021.10.26.15:12:02 Info: sdram_0: Done RTL generation for module 'system_0_sdram_0'" {  } {  } 0 0 "2021.10.26.15:12:02 Info: sdram_0: Done RTL generation for module 'system_0_sdram_0'" 0 0 "Shell" 0 -1 1635279122900 ""}
{ "Info" "" "" "2021.10.26.15:12:02 Info: sdram_0: \"system_0\" instantiated altera_avalon_new_sdram_controller \"sdram_0\"" {  } {  } 0 0 "2021.10.26.15:12:02 Info: sdram_0: \"system_0\" instantiated altera_avalon_new_sdram_controller \"sdram_0\"" 0 0 "Shell" 0 -1 1635279122911 ""}
{ "Info" "" "" "2021.10.26.15:12:02 Info: sram_16bit_512k_0: \"system_0\" instantiated sram_16bit_512k \"sram_16bit_512k_0\"" {  } {  } 0 0 "2021.10.26.15:12:02 Info: sram_16bit_512k_0: \"system_0\" instantiated sram_16bit_512k \"sram_16bit_512k_0\"" 0 0 "Shell" 0 -1 1635279122913 ""}
{ "Info" "" "" "2021.10.26.15:12:02 Info: switch_pio: Starting RTL generation for module 'system_0_switch_pio'" {  } {  } 0 0 "2021.10.26.15:12:02 Info: switch_pio: Starting RTL generation for module 'system_0_switch_pio'" 0 0 "Shell" 0 -1 1635279122918 ""}
{ "Info" "system_0_switch_pio_component_configuration.pl  --do_build_sim=0  ]" "" "2021.10.26.15:12:02 Info: switch_pio:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=system_0_switch_pio --dir=C:/Users/nvontz/AppData/Local/Temp/alt8926_6140973791545827316.dir/0059_switch_pio_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/nvontz/AppData/Local/Temp/alt8926_6140973791545827316.dir/0059_switch_pio_gen/" {  } {  } 0 0 "2021.10.26.15:12:02 Info: switch_pio:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=system_0_switch_pio --dir=C:/Users/nvontz/AppData/Local/Temp/alt8926_6140973791545827316.dir/0059_switch_pio_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/nvontz/AppData/Local/Temp/alt8926_6140973791545827316.dir/0059_switch_pio_gen/" 0 0 "Shell" 0 -1 1635279122918 ""}
{ "Info" "" "" "2021.10.26.15:12:03 Info: switch_pio: Done RTL generation for module 'system_0_switch_pio'" {  } {  } 0 0 "2021.10.26.15:12:03 Info: switch_pio: Done RTL generation for module 'system_0_switch_pio'" 0 0 "Shell" 0 -1 1635279123050 ""}
{ "Info" "" "" "2021.10.26.15:12:03 Info: switch_pio: \"system_0\" instantiated altera_avalon_pio \"switch_pio\"" {  } {  } 0 0 "2021.10.26.15:12:03 Info: switch_pio: \"system_0\" instantiated altera_avalon_pio \"switch_pio\"" 0 0 "Shell" 0 -1 1635279123056 ""}
{ "Info" "" "" "2021.10.26.15:12:03 Info: timer_0: Starting RTL generation for module 'system_0_timer_0'" {  } {  } 0 0 "2021.10.26.15:12:03 Info: timer_0: Starting RTL generation for module 'system_0_timer_0'" 0 0 "Shell" 0 -1 1635279123058 ""}
{ "Info" "system_0_timer_0_component_configuration.pl  --do_build_sim=0  ]" "" "2021.10.26.15:12:03 Info: timer_0:   Generation command is \[exec C:/intelFPGA_lite/17.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/17.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=system_0_timer_0 --dir=C:/Users/nvontz/AppData/Local/Temp/alt8926_6140973791545827316.dir/0060_timer_0_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/nvontz/AppData/Local/Temp/alt8926_6140973791545827316.dir/0060_timer_0_gen/" {  } {  } 0 0 "2021.10.26.15:12:03 Info: timer_0:   Generation command is \[exec C:/intelFPGA_lite/17.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/17.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=system_0_timer_0 --dir=C:/Users/nvontz/AppData/Local/Temp/alt8926_6140973791545827316.dir/0060_timer_0_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/nvontz/AppData/Local/Temp/alt8926_6140973791545827316.dir/0060_timer_0_gen/" 0 0 "Shell" 0 -1 1635279123058 ""}
{ "Info" "" "" "2021.10.26.15:12:03 Info: timer_0: Done RTL generation for module 'system_0_timer_0'" {  } {  } 0 0 "2021.10.26.15:12:03 Info: timer_0: Done RTL generation for module 'system_0_timer_0'" 0 0 "Shell" 0 -1 1635279123225 ""}
{ "Info" "" "" "2021.10.26.15:12:03 Info: timer_0: \"system_0\" instantiated altera_avalon_timer \"timer_0\"" {  } {  } 0 0 "2021.10.26.15:12:03 Info: timer_0: \"system_0\" instantiated altera_avalon_timer \"timer_0\"" 0 0 "Shell" 0 -1 1635279123226 ""}
{ "Info" "" "" "2021.10.26.15:12:03 Info: tri_state_bridge_0_bridge_0: \"system_0\" instantiated altera_tristate_conduit_bridge \"tri_state_bridge_0_bridge_0\"" {  } {  } 0 0 "2021.10.26.15:12:03 Info: tri_state_bridge_0_bridge_0: \"system_0\" instantiated altera_tristate_conduit_bridge \"tri_state_bridge_0_bridge_0\"" 0 0 "Shell" 0 -1 1635279123231 ""}
{ "Info" "" "" "2021.10.26.15:12:03 Info: tri_state_bridge_0_pinSharer_0: \"system_0\" instantiated altera_tristate_conduit_pin_sharer \"tri_state_bridge_0_pinSharer_0\"" {  } {  } 0 0 "2021.10.26.15:12:03 Info: tri_state_bridge_0_pinSharer_0: \"system_0\" instantiated altera_tristate_conduit_pin_sharer \"tri_state_bridge_0_pinSharer_0\"" 0 0 "Shell" 0 -1 1635279123341 ""}
{ "Info" "" "" "2021.10.26.15:12:03 Info: uart_0: Starting RTL generation for module 'system_0_uart_0'" {  } {  } 0 0 "2021.10.26.15:12:03 Info: uart_0: Starting RTL generation for module 'system_0_uart_0'" 0 0 "Shell" 0 -1 1635279123346 ""}
{ "Info" "system_0_uart_0_component_configuration.pl  --do_build_sim=0  ]" "" "2021.10.26.15:12:03 Info: uart_0:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=system_0_uart_0 --dir=C:/Users/nvontz/AppData/Local/Temp/alt8926_6140973791545827316.dir/0062_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/nvontz/AppData/Local/Temp/alt8926_6140973791545827316.dir/0062_uart_0_gen/" {  } {  } 0 0 "2021.10.26.15:12:03 Info: uart_0:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=system_0_uart_0 --dir=C:/Users/nvontz/AppData/Local/Temp/alt8926_6140973791545827316.dir/0062_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/nvontz/AppData/Local/Temp/alt8926_6140973791545827316.dir/0062_uart_0_gen/" 0 0 "Shell" 0 -1 1635279123346 ""}
{ "Info" "" "" "2021.10.26.15:12:03 Info: uart_0: Done RTL generation for module 'system_0_uart_0'" {  } {  } 0 0 "2021.10.26.15:12:03 Info: uart_0: Done RTL generation for module 'system_0_uart_0'" 0 0 "Shell" 0 -1 1635279123617 ""}
{ "Info" "" "" "2021.10.26.15:12:03 Info: uart_0: \"system_0\" instantiated altera_avalon_uart \"uart_0\"" {  } {  } 0 0 "2021.10.26.15:12:03 Info: uart_0: \"system_0\" instantiated altera_avalon_uart \"uart_0\"" 0 0 "Shell" 0 -1 1635279123622 ""}
{ "Info" "" "" "2021.10.26.15:12:05 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2021.10.26.15:12:05 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1635279125668 ""}
{ "Info" "" "" "2021.10.26.15:12:05 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2021.10.26.15:12:05 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1635279125732 ""}
{ "Info" "" "" "2021.10.26.15:12:05 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2021.10.26.15:12:05 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1635279125796 ""}
{ "Info" "" "" "2021.10.26.15:12:05 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2021.10.26.15:12:05 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1635279125871 ""}
{ "Info" "" "" "2021.10.26.15:12:05 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2021.10.26.15:12:05 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1635279125945 ""}
{ "Info" "" "" "2021.10.26.15:12:06 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2021.10.26.15:12:06 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1635279126024 ""}
{ "Info" "" "" "2021.10.26.15:12:06 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2021.10.26.15:12:06 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1635279126097 ""}
{ "Info" "" "" "2021.10.26.15:12:06 Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2021.10.26.15:12:06 Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1635279126169 ""}
{ "Info" "" "" "2021.10.26.15:12:06 Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2021.10.26.15:12:06 Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1635279126232 ""}
{ "Info" "" "" "2021.10.26.15:12:06 Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2021.10.26.15:12:06 Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1635279126296 ""}
{ "Info" "" "" "2021.10.26.15:12:06 Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2021.10.26.15:12:06 Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1635279126359 ""}
{ "Info" "" "" "2021.10.26.15:12:06 Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2021.10.26.15:12:06 Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1635279126422 ""}
{ "Info" "" "" "2021.10.26.15:12:06 Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2021.10.26.15:12:06 Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1635279126495 ""}
{ "Info" "" "" "2021.10.26.15:12:06 Info: avalon_st_adapter_013: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2021.10.26.15:12:06 Info: avalon_st_adapter_013: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1635279126557 ""}
{ "Info" "" "" "2021.10.26.15:12:06 Info: avalon_st_adapter_014: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2021.10.26.15:12:06 Info: avalon_st_adapter_014: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1635279126622 ""}
{ "Info" "" "" "2021.10.26.15:12:06 Info: avalon_st_adapter_015: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2021.10.26.15:12:06 Info: avalon_st_adapter_015: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1635279126692 ""}
{ "Info" "" "" "2021.10.26.15:12:06 Info: avalon_st_adapter_016: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2021.10.26.15:12:06 Info: avalon_st_adapter_016: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1635279126764 ""}
{ "Info" "" "" "2021.10.26.15:12:06 Info: avalon_st_adapter_017: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2021.10.26.15:12:06 Info: avalon_st_adapter_017: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1635279126836 ""}
{ "Info" "" "" "2021.10.26.15:12:08 Info: mm_interconnect_0: \"system_0\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 0 "2021.10.26.15:12:08 Info: mm_interconnect_0: \"system_0\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" 0 0 "Shell" 0 -1 1635279128172 ""}
{ "Info" "" "" "2021.10.26.15:12:08 Info: irq_mapper: \"system_0\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 0 "2021.10.26.15:12:08 Info: irq_mapper: \"system_0\" instantiated altera_irq_mapper \"irq_mapper\"" 0 0 "Shell" 0 -1 1635279128174 ""}
{ "Info" "" "" "2021.10.26.15:12:08 Info: rst_controller: \"system_0\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2021.10.26.15:12:08 Info: rst_controller: \"system_0\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1635279128176 ""}
{ "Info" "" "" "2021.10.26.15:12:08 Info: tdt: \"cfi_flash_0\" instantiated altera_tristate_controller_translator \"tdt\"" {  } {  } 0 0 "2021.10.26.15:12:08 Info: tdt: \"cfi_flash_0\" instantiated altera_tristate_controller_translator \"tdt\"" 0 0 "Shell" 0 -1 1635279128177 ""}
{ "Info" "" "" "2021.10.26.15:12:08 Info: slave_translator: \"cfi_flash_0\" instantiated altera_merlin_slave_translator \"slave_translator\"" {  } {  } 0 0 "2021.10.26.15:12:08 Info: slave_translator: \"cfi_flash_0\" instantiated altera_merlin_slave_translator \"slave_translator\"" 0 0 "Shell" 0 -1 1635279128178 ""}
{ "Info" "" "" "2021.10.26.15:12:08 Info: tda: \"cfi_flash_0\" instantiated altera_tristate_controller_aggregator \"tda\"" {  } {  } 0 0 "2021.10.26.15:12:08 Info: tda: \"cfi_flash_0\" instantiated altera_tristate_controller_aggregator \"tda\"" 0 0 "Shell" 0 -1 1635279128179 ""}
{ "Info" "" "" "2021.10.26.15:12:08 Info: cpu: Starting RTL generation for module 'system_0_nios2_qsys_0_cpu'" {  } {  } 0 0 "2021.10.26.15:12:08 Info: cpu: Starting RTL generation for module 'system_0_nios2_qsys_0_cpu'" 0 0 "Shell" 0 -1 1635279128185 ""}
{ "Info" "system_0_nios2_qsys_0_cpu_processor_configuration.pl  --do_build_sim=0  ]" "" "2021.10.26.15:12:08 Info: cpu:   Generation command is \[exec C:/intelFPGA_lite/17.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/17.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=system_0_nios2_qsys_0_cpu --dir=C:/Users/nvontz/AppData/Local/Temp/alt8926_6140973791545827316.dir/0068_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/17.1/quartus/bin64/ --verilog --config=C:/Users/nvontz/AppData/Local/Temp/alt8926_6140973791545827316.dir/0068_cpu_gen/" {  } {  } 0 0 "2021.10.26.15:12:08 Info: cpu:   Generation command is \[exec C:/intelFPGA_lite/17.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/17.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=system_0_nios2_qsys_0_cpu --dir=C:/Users/nvontz/AppData/Local/Temp/alt8926_6140973791545827316.dir/0068_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/17.1/quartus/bin64/ --verilog --config=C:/Users/nvontz/AppData/Local/Temp/alt8926_6140973791545827316.dir/0068_cpu_gen/" 0 0 "Shell" 0 -1 1635279128185 ""}
{ "Info" "" "" "2021.10.26.15:12:14 Info: cpu: # 2021.10.26 15:12:08 (*) Starting Nios II generation" {  } {  } 0 0 "2021.10.26.15:12:14 Info: cpu: # 2021.10.26 15:12:08 (*) Starting Nios II generation" 0 0 "Shell" 0 -1 1635279134458 ""}
{ "Info" "" "" "2021.10.26.15:12:14 Info: cpu: # 2021.10.26 15:12:08 (*)   Checking for plaintext license." {  } {  } 0 0 "2021.10.26.15:12:14 Info: cpu: # 2021.10.26 15:12:08 (*)   Checking for plaintext license." 0 0 "Shell" 0 -1 1635279134458 ""}
{ "Info" "" "" "2021.10.26.15:12:14 Info: cpu: # 2021.10.26 15:12:08 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.1/quartus/bin64" {  } {  } 0 0 "2021.10.26.15:12:14 Info: cpu: # 2021.10.26 15:12:08 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.1/quartus/bin64" 0 0 "Shell" 0 -1 1635279134458 ""}
{ "Info" "" "" "2021.10.26.15:12:14 Info: cpu: # 2021.10.26 15:12:08 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 0 "2021.10.26.15:12:14 Info: cpu: # 2021.10.26 15:12:08 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" 0 0 "Shell" 0 -1 1635279134458 ""}
{ "Info" "" "" "2021.10.26.15:12:14 Info: cpu: # 2021.10.26 15:12:09 (*)   Plaintext license not found." {  } {  } 0 0 "2021.10.26.15:12:14 Info: cpu: # 2021.10.26 15:12:09 (*)   Plaintext license not found." 0 0 "Shell" 0 -1 1635279134458 ""}
{ "Info" "" "" "2021.10.26.15:12:14 Info: cpu: # 2021.10.26 15:12:09 (*)   Checking for encrypted license (non-evaluation)." {  } {  } 0 0 "2021.10.26.15:12:14 Info: cpu: # 2021.10.26 15:12:09 (*)   Checking for encrypted license (non-evaluation)." 0 0 "Shell" 0 -1 1635279134458 ""}
{ "Info" "" "" "2021.10.26.15:12:14 Info: cpu: # 2021.10.26 15:12:09 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.1/quartus/bin64" {  } {  } 0 0 "2021.10.26.15:12:14 Info: cpu: # 2021.10.26 15:12:09 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.1/quartus/bin64" 0 0 "Shell" 0 -1 1635279134458 ""}
{ "Info" "" "" "2021.10.26.15:12:14 Info: cpu: # 2021.10.26 15:12:09 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 0 "2021.10.26.15:12:14 Info: cpu: # 2021.10.26 15:12:09 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" 0 0 "Shell" 0 -1 1635279134459 ""}
{ "Info" "" "" "2021.10.26.15:12:14 Info: cpu: # 2021.10.26 15:12:10 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)" {  } {  } 0 0 "2021.10.26.15:12:14 Info: cpu: # 2021.10.26 15:12:10 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)" 0 0 "Shell" 0 -1 1635279134459 ""}
{ "Info" "" "" "2021.10.26.15:12:14 Info: cpu: # 2021.10.26 15:12:10 (*)   Elaborating CPU configuration settings" {  } {  } 0 0 "2021.10.26.15:12:14 Info: cpu: # 2021.10.26 15:12:10 (*)   Elaborating CPU configuration settings" 0 0 "Shell" 0 -1 1635279134459 ""}
{ "Info" "" "" "2021.10.26.15:12:14 Info: cpu: # 2021.10.26 15:12:10 (*)   Creating all objects for CPU" {  } {  } 0 0 "2021.10.26.15:12:14 Info: cpu: # 2021.10.26 15:12:10 (*)   Creating all objects for CPU" 0 0 "Shell" 0 -1 1635279134459 ""}
{ "Info" "" "" "2021.10.26.15:12:14 Info: cpu: # 2021.10.26 15:12:10 (*)     Testbench" {  } {  } 0 0 "2021.10.26.15:12:14 Info: cpu: # 2021.10.26 15:12:10 (*)     Testbench" 0 0 "Shell" 0 -1 1635279134459 ""}
{ "Info" "" "" "2021.10.26.15:12:14 Info: cpu: # 2021.10.26 15:12:10 (*)     Instruction decoding" {  } {  } 0 0 "2021.10.26.15:12:14 Info: cpu: # 2021.10.26 15:12:10 (*)     Instruction decoding" 0 0 "Shell" 0 -1 1635279134459 ""}
{ "Info" "" "" "2021.10.26.15:12:14 Info: cpu: # 2021.10.26 15:12:10 (*)       Instruction fields" {  } {  } 0 0 "2021.10.26.15:12:14 Info: cpu: # 2021.10.26 15:12:10 (*)       Instruction fields" 0 0 "Shell" 0 -1 1635279134459 ""}
{ "Info" "" "" "2021.10.26.15:12:14 Info: cpu: # 2021.10.26 15:12:10 (*)       Instruction decodes" {  } {  } 0 0 "2021.10.26.15:12:14 Info: cpu: # 2021.10.26 15:12:10 (*)       Instruction decodes" 0 0 "Shell" 0 -1 1635279134459 ""}
{ "Info" "" "" "2021.10.26.15:12:14 Info: cpu: # 2021.10.26 15:12:10 (*)       Signals for RTL simulation waveforms" {  } {  } 0 0 "2021.10.26.15:12:14 Info: cpu: # 2021.10.26 15:12:10 (*)       Signals for RTL simulation waveforms" 0 0 "Shell" 0 -1 1635279134459 ""}
{ "Info" "" "" "2021.10.26.15:12:14 Info: cpu: # 2021.10.26 15:12:10 (*)       Instruction controls" {  } {  } 0 0 "2021.10.26.15:12:14 Info: cpu: # 2021.10.26 15:12:10 (*)       Instruction controls" 0 0 "Shell" 0 -1 1635279134459 ""}
{ "Info" "" "" "2021.10.26.15:12:14 Info: cpu: # 2021.10.26 15:12:10 (*)     Pipeline frontend" {  } {  } 0 0 "2021.10.26.15:12:14 Info: cpu: # 2021.10.26 15:12:10 (*)     Pipeline frontend" 0 0 "Shell" 0 -1 1635279134459 ""}
{ "Info" "" "" "2021.10.26.15:12:14 Info: cpu: # 2021.10.26 15:12:10 (*)     Pipeline backend" {  } {  } 0 0 "2021.10.26.15:12:14 Info: cpu: # 2021.10.26 15:12:10 (*)     Pipeline backend" 0 0 "Shell" 0 -1 1635279134460 ""}
{ "Info" "" "" "2021.10.26.15:12:14 Info: cpu: # 2021.10.26 15:12:12 (*)   Generating RTL from CPU objects" {  } {  } 0 0 "2021.10.26.15:12:14 Info: cpu: # 2021.10.26 15:12:12 (*)   Generating RTL from CPU objects" 0 0 "Shell" 0 -1 1635279134460 ""}
{ "Info" "" "" "2021.10.26.15:12:14 Info: cpu: # 2021.10.26 15:12:13 (*)   Creating encrypted RTL" {  } {  } 0 0 "2021.10.26.15:12:14 Info: cpu: # 2021.10.26 15:12:13 (*)   Creating encrypted RTL" 0 0 "Shell" 0 -1 1635279134460 ""}
{ "Info" "" "" "2021.10.26.15:12:14 Info: cpu: # 2021.10.26 15:12:14 (*) Done Nios II generation" {  } {  } 0 0 "2021.10.26.15:12:14 Info: cpu: # 2021.10.26 15:12:14 (*) Done Nios II generation" 0 0 "Shell" 0 -1 1635279134460 ""}
{ "Info" "" "" "2021.10.26.15:12:14 Info: cpu: Done RTL generation for module 'system_0_nios2_qsys_0_cpu'" {  } {  } 0 0 "2021.10.26.15:12:14 Info: cpu: Done RTL generation for module 'system_0_nios2_qsys_0_cpu'" 0 0 "Shell" 0 -1 1635279134460 ""}
{ "Info" "" "" "2021.10.26.15:12:14 Info: cpu: \"nios2_qsys_0\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 0 "2021.10.26.15:12:14 Info: cpu: \"nios2_qsys_0\" instantiated altera_nios2_gen2_unit \"cpu\"" 0 0 "Shell" 0 -1 1635279134467 ""}
{ "Info" "" "" "2021.10.26.15:12:14 Info: pin_sharer: \"tri_state_bridge_0_pinSharer_0\" instantiated altera_tristate_conduit_pin_sharer_core \"pin_sharer\"" {  } {  } 0 0 "2021.10.26.15:12:14 Info: pin_sharer: \"tri_state_bridge_0_pinSharer_0\" instantiated altera_tristate_conduit_pin_sharer_core \"pin_sharer\"" 0 0 "Shell" 0 -1 1635279134491 ""}
{ "Info" "" "" "2021.10.26.15:12:14 Info: arbiter: \"tri_state_bridge_0_pinSharer_0\" instantiated altera_merlin_std_arbitrator \"arbiter\"" {  } {  } 0 0 "2021.10.26.15:12:14 Info: arbiter: \"tri_state_bridge_0_pinSharer_0\" instantiated altera_merlin_std_arbitrator \"arbiter\"" 0 0 "Shell" 0 -1 1635279134494 ""}
{ "Info" "" "" "2021.10.26.15:12:14 Info: nios2_qsys_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_qsys_0_data_master_translator\"" {  } {  } 0 0 "2021.10.26.15:12:14 Info: nios2_qsys_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_qsys_0_data_master_translator\"" 0 0 "Shell" 0 -1 1635279134495 ""}
{ "Info" "" "" "2021.10.26.15:12:14 Info: nios2_qsys_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_qsys_0_data_master_agent\"" {  } {  } 0 0 "2021.10.26.15:12:14 Info: nios2_qsys_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_qsys_0_data_master_agent\"" 0 0 "Shell" 0 -1 1635279134496 ""}
{ "Info" "" "" "2021.10.26.15:12:14 Info: jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\"" {  } {  } 0 0 "2021.10.26.15:12:14 Info: jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\"" 0 0 "Shell" 0 -1 1635279134497 ""}
{ "Info" "" "" "2021.10.26.15:12:14 Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 0 "2021.10.26.15:12:14 Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" 0 0 "Shell" 0 -1 1635279134498 ""}
{ "Info" "" "" "2021.10.26.15:12:14 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2021.10.26.15:12:14 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1635279134510 ""}
{ "Info" "" "" "2021.10.26.15:12:14 Info: router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2021.10.26.15:12:14 Info: router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1635279134521 ""}
{ "Info" "" "" "2021.10.26.15:12:14 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2021.10.26.15:12:14 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1635279134527 ""}
{ "Info" "" "" "2021.10.26.15:12:14 Info: router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" {  } {  } 0 0 "2021.10.26.15:12:14 Info: router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" 0 0 "Shell" 0 -1 1635279134532 ""}
{ "Info" "" "" "2021.10.26.15:12:14 Info: router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\"" {  } {  } 0 0 "2021.10.26.15:12:14 Info: router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\"" 0 0 "Shell" 0 -1 1635279134538 ""}
{ "Info" "" "" "2021.10.26.15:12:14 Info: router_019: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_019\"" {  } {  } 0 0 "2021.10.26.15:12:14 Info: router_019: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_019\"" 0 0 "Shell" 0 -1 1635279134543 ""}
{ "Info" "" "" "2021.10.26.15:12:14 Info: nios2_qsys_0_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"nios2_qsys_0_data_master_limiter\"" {  } {  } 0 0 "2021.10.26.15:12:14 Info: nios2_qsys_0_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"nios2_qsys_0_data_master_limiter\"" 0 0 "Shell" 0 -1 1635279134545 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2021.10.26.15:12:14 Info: Reusing file C:/Users/nvontz/Synth643/DE1_v.1.0.2_SystemCD/DE1_demonstrations/DE1_SD_Card_Audio/system_0/synthesis/submodules" {  } {  } 0 0 "2021.10.26.15:12:14 Info: Reusing file C:/Users/nvontz/Synth643/DE1_v.1.0.2_SystemCD/DE1_demonstrations/DE1_SD_Card_Audio/system_0/synthesis/submodules" 0 0 "Shell" 0 -1 1635279134552 ""}
{ "Info" "" "" "2021.10.26.15:12:14 Info: sram_16bit_512k_0_avalon_slave_0_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"sram_16bit_512k_0_avalon_slave_0_burst_adapter\"" {  } {  } 0 0 "2021.10.26.15:12:14 Info: sram_16bit_512k_0_avalon_slave_0_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"sram_16bit_512k_0_avalon_slave_0_burst_adapter\"" 0 0 "Shell" 0 -1 1635279134555 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2021.10.26.15:12:14 Info: Reusing file C:/Users/nvontz/Synth643/DE1_v.1.0.2_SystemCD/DE1_demonstrations/DE1_SD_Card_Audio/system_0/synthesis/submodules" {  } {  } 0 0 "2021.10.26.15:12:14 Info: Reusing file C:/Users/nvontz/Synth643/DE1_v.1.0.2_SystemCD/DE1_demonstrations/DE1_SD_Card_Audio/system_0/synthesis/submodules" 0 0 "Shell" 0 -1 1635279134558 ""}
{ "Info" "" "" "2021.10.26.15:12:14 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2021.10.26.15:12:14 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1635279134561 ""}
{ "Info" "" "" "2021.10.26.15:12:14 Info: cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 0 "2021.10.26.15:12:14 Info: cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" 0 0 "Shell" 0 -1 1635279134563 ""}
{ "Info" "" "" "2021.10.26.15:12:14 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2021.10.26.15:12:14 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1635279134569 ""}
{ "Info" "" "" "2021.10.26.15:12:14 Info: cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" {  } {  } 0 0 "2021.10.26.15:12:14 Info: cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" 0 0 "Shell" 0 -1 1635279134575 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2021.10.26.15:12:14 Info: Reusing file C:/Users/nvontz/Synth643/DE1_v.1.0.2_SystemCD/DE1_demonstrations/DE1_SD_Card_Audio/system_0/synthesis/submodules" {  } {  } 0 0 "2021.10.26.15:12:14 Info: Reusing file C:/Users/nvontz/Synth643/DE1_v.1.0.2_SystemCD/DE1_demonstrations/DE1_SD_Card_Audio/system_0/synthesis/submodules" 0 0 "Shell" 0 -1 1635279134581 ""}
{ "Info" "" "" "2021.10.26.15:12:14 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2021.10.26.15:12:14 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1635279134583 ""}
{ "Info" "" "" "2021.10.26.15:12:14 Info: rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\"" {  } {  } 0 0 "2021.10.26.15:12:14 Info: rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\"" 0 0 "Shell" 0 -1 1635279134585 ""}
{ "Info" "" "" "2021.10.26.15:12:14 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2021.10.26.15:12:14 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1635279134593 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2021.10.26.15:12:14 Info: Reusing file C:/Users/nvontz/Synth643/DE1_v.1.0.2_SystemCD/DE1_demonstrations/DE1_SD_Card_Audio/system_0/synthesis/submodules" {  } {  } 0 0 "2021.10.26.15:12:14 Info: Reusing file C:/Users/nvontz/Synth643/DE1_v.1.0.2_SystemCD/DE1_demonstrations/DE1_SD_Card_Audio/system_0/synthesis/submodules" 0 0 "Shell" 0 -1 1635279134594 ""}
{ "Info" "" "" "2021.10.26.15:12:14 Info: rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 0 "2021.10.26.15:12:14 Info: rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" 0 0 "Shell" 0 -1 1635279134600 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2021.10.26.15:12:14 Info: Reusing file C:/Users/nvontz/Synth643/DE1_v.1.0.2_SystemCD/DE1_demonstrations/DE1_SD_Card_Audio/system_0/synthesis/submodules" {  } {  } 0 0 "2021.10.26.15:12:14 Info: Reusing file C:/Users/nvontz/Synth643/DE1_v.1.0.2_SystemCD/DE1_demonstrations/DE1_SD_Card_Audio/system_0/synthesis/submodules" 0 0 "Shell" 0 -1 1635279134600 ""}
{ "Info" "" "" "2021.10.26.15:12:14 Info: sram_16bit_512k_0_avalon_slave_0_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"sram_16bit_512k_0_avalon_slave_0_rsp_width_adapter\"" {  } {  } 0 0 "2021.10.26.15:12:14 Info: sram_16bit_512k_0_avalon_slave_0_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"sram_16bit_512k_0_avalon_slave_0_rsp_width_adapter\"" 0 0 "Shell" 0 -1 1635279134602 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2021.10.26.15:12:14 Info: Reusing file C:/Users/nvontz/Synth643/DE1_v.1.0.2_SystemCD/DE1_demonstrations/DE1_SD_Card_Audio/system_0/synthesis/submodules" {  } {  } 0 0 "2021.10.26.15:12:14 Info: Reusing file C:/Users/nvontz/Synth643/DE1_v.1.0.2_SystemCD/DE1_demonstrations/DE1_SD_Card_Audio/system_0/synthesis/submodules" 0 0 "Shell" 0 -1 1635279134607 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2021.10.26.15:12:14 Info: Reusing file C:/Users/nvontz/Synth643/DE1_v.1.0.2_SystemCD/DE1_demonstrations/DE1_SD_Card_Audio/system_0/synthesis/submodules" {  } {  } 0 0 "2021.10.26.15:12:14 Info: Reusing file C:/Users/nvontz/Synth643/DE1_v.1.0.2_SystemCD/DE1_demonstrations/DE1_SD_Card_Audio/system_0/synthesis/submodules" 0 0 "Shell" 0 -1 1635279134612 ""}
{ "Info" "" "" "2021.10.26.15:12:14 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2021.10.26.15:12:14 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1635279134717 ""}
{ "Info" "" "" "2021.10.26.15:12:14 Info: avalon_st_adapter_002: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_002\"" {  } {  } 0 0 "2021.10.26.15:12:14 Info: avalon_st_adapter_002: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_002\"" 0 0 "Shell" 0 -1 1635279134823 ""}
{ "Info" "" "" "2021.10.26.15:12:14 Info: avalon_st_adapter_017: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_017\"" {  } {  } 0 0 "2021.10.26.15:12:14 Info: avalon_st_adapter_017: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_017\"" 0 0 "Shell" 0 -1 1635279134930 ""}
{ "Info" "" "" "2021.10.26.15:12:14 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2021.10.26.15:12:14 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1635279134933 ""}
{ "Info" "" "" "2021.10.26.15:12:14 Info: error_adapter_0: \"avalon_st_adapter_002\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2021.10.26.15:12:14 Info: error_adapter_0: \"avalon_st_adapter_002\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1635279134935 ""}
{ "Info" "" "" "2021.10.26.15:12:14 Info: error_adapter_0: \"avalon_st_adapter_017\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2021.10.26.15:12:14 Info: error_adapter_0: \"avalon_st_adapter_017\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1635279134938 ""}
{ "Info" "" "" "2021.10.26.15:12:14 Info: system_0: Done \"system_0\" with 55 modules, 87 files" {  } {  } 0 0 "2021.10.26.15:12:14 Info: system_0: Done \"system_0\" with 55 modules, 87 files" 0 0 "Shell" 0 -1 1635279134938 ""}
{ "Info" "" "" "2021.10.26.15:12:15 Info: qsys-generate succeeded." {  } {  } 0 0 "2021.10.26.15:12:15 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1635279135186 ""}
{ "Info" "" "" "2021.10.26.15:12:15 Info: Finished: Create HDL design files for synthesis" {  } {  } 0 0 "2021.10.26.15:12:15 Info: Finished: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1635279135186 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "v/Audio_PLL.v v/Audio_PLL.BAK.v " "Backing up file \"v/Audio_PLL.v\" to \"v/Audio_PLL.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1635279135370 ""}
{ "Info" "IIPMAN_IPRGEN_START" "ALTPLL v/Audio_PLL.v " "Started upgrading IP component ALTPLL with file \"v/Audio_PLL.v\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1635279135370 ""}
{ "Info" "IIPMAN_IPRGEN_RESTORE_FILE" "v/Audio_PLL.BAK.v v/Audio_PLL.v " "Restoring file \"v/Audio_PLL.BAK.v\" to \"v/Audio_PLL.v\"" {  } {  } 0 11904 "Restoring file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1635279136983 ""}
{ "Error" "EIPMAN_IPRGEN_QMEGAWIZ_SILENT_FAILED" "v/Audio_PLL.v " "Error upgrading IP component \"v/Audio_PLL.v\"." {  } {  } 0 14921 "Error upgrading IP component \"%1!s!\"." 0 0 "Shell" 0 -1 1635279136983 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "v/SDRAM_PLL.v v/SDRAM_PLL.BAK.v " "Backing up file \"v/SDRAM_PLL.v\" to \"v/SDRAM_PLL.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1635279136984 ""}
{ "Info" "IIPMAN_IPRGEN_START" "ALTPLL v/SDRAM_PLL.v " "Started upgrading IP component ALTPLL with file \"v/SDRAM_PLL.v\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1635279136984 ""}
{ "Info" "IIPMAN_IPRGEN_RESTORE_FILE" "v/SDRAM_PLL.BAK.v v/SDRAM_PLL.v " "Restoring file \"v/SDRAM_PLL.BAK.v\" to \"v/SDRAM_PLL.v\"" {  } {  } 0 11904 "Restoring file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1635279138567 ""}
{ "Error" "EIPMAN_IPRGEN_QMEGAWIZ_SILENT_FAILED" "v/SDRAM_PLL.v " "Error upgrading IP component \"v/SDRAM_PLL.v\"." {  } {  } 0 14921 "Error upgrading IP component \"%1!s!\"." 0 0 "Shell" 0 -1 1635279138567 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "qsys system_0.qsys " "Completed upgrading IP component qsys with file \"system_0.qsys\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1635279138567 ""}
{ "Error" "EIPMAN_IPRGEN_FAILED" "ALTPLL v/Audio_PLL.v " "IP component ALTPLL with file \"v/Audio_PLL.v\" upgrade failed" {  } {  } 0 11133 "IP component %1!s! with file \"%2!s!\" upgrade failed" 0 0 "Shell" 0 -1 1635279138568 ""}
{ "Error" "EIPMAN_IPRGEN_MANUAL_REGEN_STANDALONE_IP" "" "IP component upgrade failed" {  } {  } 0 11889 "IP component upgrade failed" 0 0 "Shell" 0 -1 1635279138568 ""}
{ "Error" "EIPMAN_IPRGEN_FAILED" "ALTPLL v/SDRAM_PLL.v " "IP component ALTPLL with file \"v/SDRAM_PLL.v\" upgrade failed" {  } {  } 0 11133 "IP component %1!s! with file \"%2!s!\" upgrade failed" 0 0 "Shell" 0 -1 1635279138568 ""}
{ "Error" "EIPMAN_IPRGEN_MANUAL_REGEN_STANDALONE_IP" "" "IP component upgrade failed" {  } {  } 0 11889 "IP component upgrade failed" 0 0 "Shell" 0 -1 1635279138568 ""}
{ "Error" "EQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/17.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl " "Evaluation of Tcl script c:/intelfpga_lite/17.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl unsuccessful" {  } {  } 0 23031 "Evaluation of Tcl script %1!s! unsuccessful" 0 0 "Shell" 0 -1 1635279138979 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Shell 7 s 3 s Quartus Prime " "Quartus Prime Shell was unsuccessful. 7 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4905 " "Peak virtual memory: 4905 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1635279138979 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Oct 26 15:12:18 2021 " "Processing ended: Tue Oct 26 15:12:18 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1635279138979 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:01:26 " "Elapsed time: 00:01:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1635279138979 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:02:13 " "Total CPU time (on all processors): 00:02:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1635279138979 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1635279138979 ""}
