<?xml version="1.0" encoding="UTF-8"?>
<peripheral>
  <name>CFGREGS</name>
  <description>Configuration Registers</description>
  <baseAddress>0x80007000</baseAddress>
  <addressBlock>
    <offset>0</offset>
    <size>0xA0</size>
    <usage>registers</usage>
  </addressBlock>
  <registers>    <register>
      <name>IRQMAP</name>
      <description>Interrupt Mapping Register</description>
      <addressOffset>0x0</addressOffset>
      <access>read-write</access>
      <fields>
        <field>
          <name>NC</name>
          <bitRange>[31:16]</bitRange>
          <access>read-only</access>
        </field>
        <field>
          <name>IRQMAP</name>
          <description>Interrupt Mapping, Each set bit represents the interrupt number that will be passed to interrupt controller. It is allowed to set more than one bit.</description>
          <bitRange>[15:1]</bitRange>
          <access>read-write</access>
        </field>
        <field>
          <name>NC</name>
          <bitRange>[0:0]</bitRange>
          <access>read-only</access>
        </field>
      </fields>
    </register>
    <register>
      <name>UNLOCK</name>
      <description>Unlock Register</description>
      <addressOffset>0x4</addressOffset>
      <access>read-write</access>
      <fields>
        <field>
          <name>NC</name>
          <bitRange>[31:16]</bitRange>
          <access>read-only</access>
        </field>
        <field>
          <name>UNLOCK_KEY</name>
          <description>Write Unlock Key, Write unlock key value to allow write to a single module register.</description>
          <bitRange>[15:0]</bitRange>
          <access>read-write</access>
        </field>
      </fields>
    </register>
    <register>
      <name>IRQFLAGS</name>
      <description>32kHz RTC Clock Interrupt Flags</description>
      <addressOffset>0x8</addressOffset>
      <access>read-write</access>
      <fields>
        <field>
          <name>NC</name>
          <bitRange>[31:3]</bitRange>
          <access>read-only</access>
        </field>
        <field>
          <name>PLL_FAIL</name>
          <description>PLL Generator Fail, Bit is set if external PLL generator encountered unexpected error.</description>
          <bitRange>[2:2]</bitRange>
          <access>read-write</access>
        </field>
        <field>
          <name>XTAL_CORE_FAIL</name>
          <description>External XTAL Oscillator Fail, Bit is set if external XTAL oscillator encountered unexpected error.</description>
          <bitRange>[1:1]</bitRange>
          <access>read-write</access>
        </field>
        <field>
          <name>XTAL_RTC_FAIL</name>
          <description>External 32kHz XTAL Oscillator Fail, Bit is set if external 32kHz XTAL oscillator encountered unexpected error.</description>
          <bitRange>[0:0]</bitRange>
          <access>read-write</access>
        </field>
      </fields>
    </register>
    <register>
      <name>PMU_CONF</name>
      <description>Power Management Unit Configuration</description>
      <addressOffset>0xC</addressOffset>
      <access>read-write</access>
      <fields>
        <field>
          <name>NC</name>
          <bitRange>[31:11]</bitRange>
          <access>read-only</access>
        </field>
        <field>
          <name>IREF_CAL_EN</name>
          <description>PMU Calibration Enable</description>
          <bitRange>[10:10]</bitRange>
          <access>read-write</access>
        </field>
        <field>
          <name>IREF_TRIM_VAL_SRC</name>
          <description>Select source of PMU current  trimming value, '0' – Flash, '1' – configuration register</description>
          <bitRange>[9:9]</bitRange>
          <access>read-write</access>
        </field>
        <field>
          <name>IREF_TRIM_VAL</name>
          <description>PMU current trim value</description>
          <bitRange>[8:1]</bitRange>
          <access>read-write</access>
        </field>
        <field>
          <name>IREF_TRIM_EN</name>
          <description>Enable PMU current trimming</description>
          <bitRange>[0:0]</bitRange>
          <access>read-write</access>
        </field>
      </fields>
    </register>
    <register>
      <name>PMU_STAT</name>
      <description>Power Management Unit Status</description>
      <addressOffset>0x10</addressOffset>
      <access>read-write</access>
      <fields>
        <field>
          <name>NC</name>
          <bitRange>[31:9]</bitRange>
          <access>read-only</access>
        </field>
        <field>
          <name>IREF_TRIM_VAL</name>
          <description>PMU current trim value</description>
          <bitRange>[8:1]</bitRange>
          <access>read-write</access>
        </field>
        <field>
          <name>IREF_CAL_RDY</name>
          <description>PMU calibration ready indicatior</description>
          <bitRange>[0:0]</bitRange>
          <access>read-write</access>
        </field>
      </fields>
    </register>
    <register>
      <name>RTCSTAT</name>
      <description>32kHz RTC Clock Status</description>
      <addressOffset>0x14</addressOffset>
      <access>read-write</access>
      <fields>
        <field>
          <name>NC</name>
          <bitRange>[31:9]</bitRange>
          <access>read-only</access>
        </field>
        <field>
          <name>RC_RTC_VAL</name>
          <description>FLL Calibration Value, , Calibration value of internal FLL 32kHz RTC RC generator.</description>
          <bitRange>[8:2]</bitRange>
          <access>read-write</access>
        </field>
        <field>
          <name>RC_RTC_RDY</name>
          <description>FLL Calibration Ready, Calibration value of internal FLL 32kHz RTC RC generator is ready.</description>
          <bitRange>[1:1]</bitRange>
          <access>read-write</access>
        </field>
        <field>
          <name>CLK_RTC_SEL</name>
          <description>32kHz RTC Clock Source, '0' - Internal RC oscillator, '1' - External XTAL oscillator</description>
          <bitRange>[0:0]</bitRange>
          <access>read-write</access>
        </field>
      </fields>
    </register>
    <register>
      <name>RTCCONF</name>
      <description>32kHz RTC Clock Configuration</description>
      <addressOffset>0x18</addressOffset>
      <access>read-write</access>
      <fields>
        <field>
          <name>NC</name>
          <bitRange>[31:11]</bitRange>
          <access>read-only</access>
        </field>
        <field>
          <name>RC_RTC_VAL_SRC</name>
          <description>Select source of RC oscillator frequency trimming value, '0' – Flash, '1' – configuration register</description>
          <bitRange>[10:10]</bitRange>
          <access>read-write</access>
        </field>
        <field>
          <name>RC_RTC_VAL</name>
          <description>32 kHz RC Osciilator Calibration Value, Calibration value of internal 32 kHz RC generator.</description>
          <bitRange>[9:3]</bitRange>
          <access>read-write</access>
        </field>
        <field>
          <name>RC_RTC_CAL</name>
          <description>FLL Calibration Enable, Enable calibration of internal FLL 32kHz RTC RC generator.</description>
          <bitRange>[2:2]</bitRange>
          <access>read-write</access>
        </field>
        <field>
          <name>XTAL_RTC_SEL</name>
          <description>Select External XTAL as RTC Clock Source, Informative only to generate interrupt on XTAL fail., '0' - Internal RC oscillator, '1' - External XTAL oscillator</description>
          <bitRange>[1:1]</bitRange>
          <access>read-write</access>
        </field>
        <field>
          <name>XTAL_RTC_TEST</name>
          <description>External XTAL Fail Test Input, Set this bit to simulate XTAL fail.</description>
          <bitRange>[0:0]</bitRange>
          <access>read-write</access>
        </field>
      </fields>
    </register>
    <register>
      <name>COREFREQ_CLK</name>
      <description>External XTAL Configuration Register</description>
      <addressOffset>0x1C</addressOffset>
      <access>read-write</access>
      <fields>
        <field>
          <name>NC</name>
          <bitRange>[31:12]</bitRange>
          <access>read-only</access>
        </field>
        <field>
          <name>TEST_OUT_EN</name>
          <description>Clock Test Output Enable</description>
          <bitRange>[11:11]</bitRange>
          <access>read-write</access>
        </field>
        <field>
          <name>RC_CORE_VAL_SRC</name>
          <description>Select source of RC oscillator frequency trimming value, '0' – Flash, '1' – configuration register</description>
          <bitRange>[10:10]</bitRange>
          <access>read-write</access>
        </field>
        <field>
          <name>RC_CORE_VAL</name>
          <description>16 MHz RC Osciilator Calibration Value, Calibration value of internal 16MHz RC generator.</description>
          <bitRange>[9:4]</bitRange>
          <access>read-write</access>
        </field>
        <field>
          <name>RC_CORE_CAL</name>
          <description>FLL Calibration Enable, Enable calibration of internal FLL 16MHz RC generator.</description>
          <bitRange>[3:3]</bitRange>
          <access>read-write</access>
        </field>
        <field>
          <name>CORE_SEL</name>
          <description>Clock Source Selection, '0' - Internal 16MHz RC generator, '1' - External XTAL oscillator, '2' - PLL generator, '3' - RTC 32kHz clock source</description>
          <bitRange>[2:1]</bitRange>
          <access>read-write</access>
        </field>
        <field>
          <name>XTAL_CORE_TEST</name>
          <description>External XTAL Fail Test Input, Set this bit to simulate XTAL fail.</description>
          <bitRange>[0:0]</bitRange>
          <access>read-write</access>
        </field>
      </fields>
    </register>
    <register>
      <name>COREFREQ_PLL</name>
      <description>PLL Configuration Register</description>
      <addressOffset>0x20</addressOffset>
      <access>read-write</access>
      <fields>
        <field>
          <name>NC</name>
          <bitRange>[31:11]</bitRange>
          <access>read-only</access>
        </field>
        <field>
          <name>PLL_VFB_EN</name>
          <description>Enable VFB Output</description>
          <bitRange>[10:10]</bitRange>
          <access>read-write</access>
        </field>
        <field>
          <name>TEST</name>
          <description>External PLL Fail Test Input, Set this bit to simulate PLL fail.</description>
          <bitRange>[9:9]</bitRange>
          <access>read-write</access>
        </field>
        <field>
          <name>N</name>
          <description>PLL Multiplication Factor, The PLL output frequency equals to:.</description>
          <bitRange>[8:4]</bitRange>
          <access>read-write</access>
        </field>
        <field>
          <name>M</name>
          <description>PLL Input Prescaler</description>
          <bitRange>[3:2]</bitRange>
          <access>read-write</access>
        </field>
        <field>
          <name>REF_SEL</name>
          <description>PLL Reference Clock Source., '0' - Internal 16MHz RC generator, '1' - External XTAL oscillator</description>
          <bitRange>[1:1]</bitRange>
          <access>read-write</access>
        </field>
        <field>
          <name>EN</name>
          <description>Enable PLL Loop</description>
          <bitRange>[0:0]</bitRange>
          <access>read-write</access>
        </field>
      </fields>
    </register>
    <register>
      <name>COREFREQ_STAT</name>
      <description>Core Clock Status Register</description>
      <addressOffset>0x24</addressOffset>
      <access>read-write</access>
      <fields>
        <field>
          <name>NC</name>
          <bitRange>[31:11]</bitRange>
          <access>read-only</access>
        </field>
        <field>
          <name>RC_CORE_VAL</name>
          <description>16 MHz RC Osciilator Calibration Value, Calibration value of internal 16MHz RC generator.</description>
          <bitRange>[10:5]</bitRange>
          <access>read-write</access>
        </field>
        <field>
          <name>RC_CORE_RDY</name>
          <description>16 MHz RC Osciilator Calibration Ready, Calibration value of internal 16MHz RC generator is ready.</description>
          <bitRange>[4:4]</bitRange>
          <access>read-write</access>
        </field>
        <field>
          <name>PLL_LOCK</name>
          <description>State of PLL Lock Indicator</description>
          <bitRange>[3:3]</bitRange>
          <access>read-write</access>
        </field>
        <field>
          <name>XTAL_CORE_LOCK</name>
          <description>State of XTAL Lock Indicator</description>
          <bitRange>[2:2]</bitRange>
          <access>read-write</access>
        </field>
        <field>
          <name>CLK_CORE_SEL</name>
          <description>Actual Clock Source Selection, In case of error may be different than set in Clock Source Selection Register., '0' - Internal 16MHz RC generator, '1' - External XTAL oscillator, '2' - PLL generator, '3' - RTC 32kHz clock source</description>
          <bitRange>[1:0]</bitRange>
          <access>read-write</access>
        </field>
      </fields>
    </register>
    <register>
      <name>GNSSAFE_CONF</name>
      <description>GNSS-AFE Configuration Register</description>
      <addressOffset>0x28</addressOffset>
      <access>read-write</access>
      <fields>
        <field>
          <name>NC</name>
          <bitRange>[31:2]</bitRange>
          <access>read-only</access>
        </field>
        <field>
          <name>GNSS_EXT_ADC</name>
          <description>Config External ADC Input</description>
          <bitRange>[1:1]</bitRange>
          <access>read-write</access>
        </field>
        <field>
          <name>GNSS_OUT_BAND</name>
          <description>Config ADC Test Output Band., '0' - L1 band, '1' - L5 band</description>
          <bitRange>[0:0]</bitRange>
          <access>read-write</access>
        </field>
      </fields>
    </register>
    <register>
      <name>PM_STAT</name>
      <description>GNSS-AFE PM Status Register</description>
      <addressOffset>0x2C</addressOffset>
      <access>read-write</access>
      <fields>
        <field>
          <name>NC</name>
          <bitRange>[31:18]</bitRange>
          <access>read-only</access>
        </field>
        <field>
          <name>IREF_COMP</name>
          <description>GNSS-AFE PM current reference comparator output</description>
          <bitRange>[2:2]</bitRange>
          <access>read-write</access>
        </field>
        <field>
          <name>VREF_COMP</name>
          <description>GNSS-AFE PM voltage reference comparator output</description>
          <bitRange>[1:1]</bitRange>
          <access>read-write</access>
        </field>
        <field>
          <name>PWR_UP</name>
          <description>GNSS-AFE PM power up indicator, '0' – power down, '1' – power up</description>
          <bitRange>[0:0]</bitRange>
          <access>read-write</access>
        </field>
      </fields>
    </register>
    <register>
      <name>PM_CONF</name>
      <description>GNSS-AFE PM Configuration Register</description>
      <addressOffset>0x30</addressOffset>
      <access>read-write</access>
      <fields>
        <field>
          <name>NC</name>
          <bitRange>[31:21]</bitRange>
          <access>read-only</access>
        </field>
        <field>
          <name>CAL_EN</name>
          <description>Enable PM calibration mode</description>
          <bitRange>[20:20]</bitRange>
          <access>read-write</access>
        </field>
        <field>
          <name>TEST_EN</name>
          <description>Enable PM test mode</description>
          <bitRange>[19:19]</bitRange>
          <access>read-write</access>
        </field>
        <field>
          <name>LDO_ADC_EN</name>
          <description>Enable GNSS-AFE PM Intermediate Frequency Analog to Digital Converter  (IF-ADC) LDO</description>
          <bitRange>[18:18]</bitRange>
          <access>read-write</access>
        </field>
        <field>
          <name>LDO_IF_EN</name>
          <description>Enable GNSS-AFE PM Intermediate Frequency (IF) LDO</description>
          <bitRange>[17:17]</bitRange>
          <access>read-write</access>
        </field>
        <field>
          <name>LDO_DPLL_EN</name>
          <description>Enable GNSS-AFE PM Phase Locked Loop (PLL) digital LDO</description>
          <bitRange>[16:16]</bitRange>
          <access>read-write</access>
        </field>
        <field>
          <name>LDO_APLL_EN</name>
          <description>Enable GNSS-AFE PM Phase Locked Loop (PLL) analog LDO</description>
          <bitRange>[15:15]</bitRange>
          <access>read-write</access>
        </field>
        <field>
          <name>LDO_RF_EN</name>
          <description>Enable GNSS-AFE PM radio-frequency (RF) LDO</description>
          <bitRange>[14:14]</bitRange>
          <access>read-write</access>
        </field>
        <field>
          <name>VREF_EN</name>
          <description>Enable GNSS-AFE PM voltage reference buffer</description>
          <bitRange>[13:13]</bitRange>
          <access>read-write</access>
        </field>
        <field>
          <name>IREF_TRIM_SRC</name>
          <description>Select source of GNSS-AFE PM current reference trimming value, '0' – Flash, '1' – configuration register</description>
          <bitRange>[12:12]</bitRange>
          <access>read-write</access>
        </field>
        <field>
          <name>IREF_TRIM</name>
          <description>GNSS-AFE PM current reference trimming</description>
          <bitRange>[11:8]</bitRange>
          <access>read-write</access>
        </field>
        <field>
          <name>IREF_EN</name>
          <description>Enable GNSS-AFE PM current reference</description>
          <bitRange>[7:7]</bitRange>
          <access>read-write</access>
        </field>
        <field>
          <name>BGVR_TRIM_SRC</name>
          <description>Select source of GNSS-AFE PM bangap voltage reference trimming value, '0' – Flash, '1' – configuration register</description>
          <bitRange>[6:6]</bitRange>
          <access>read-write</access>
        </field>
        <field>
          <name>BGVR_TRIM</name>
          <description>GNSS-AFE PM bangap voltage reference trimming</description>
          <bitRange>[5:2]</bitRange>
          <access>read-write</access>
        </field>
        <field>
          <name>BGVR_EN</name>
          <description>Enable GNSS-AFE PM bangap voltage reference</description>
          <bitRange>[1:1]</bitRange>
          <access>read-write</access>
        </field>
        <field>
          <name>NRST</name>
          <description>GNSS-AFE reset signal, '0' – GNSSAFE in reset state</description>
          <bitRange>[0:0]</bitRange>
          <access>read-write</access>
        </field>
      </fields>
    </register>
    <register>
      <name>LNA15_STAT</name>
      <description>LNA15 Status Register</description>
      <addressOffset>0x34</addressOffset>
      <access>read-write</access>
      <fields>
        <field>
          <name>NC</name>
          <bitRange>[31:2]</bitRange>
          <access>read-only</access>
        </field>
        <field>
          <name>CAL_RDY_L5</name>
          <description>LNA15 L5 calibration ready indicator, '1' – calibration finished, '0' - calibration in progress</description>
          <bitRange>[1:1]</bitRange>
          <access>read-write</access>
        </field>
        <field>
          <name>CAL_RDY_L1</name>
          <description>LNA15 L1 calibration ready indicator, '1' – calibration finished, '0' - calibration in progress</description>
          <bitRange>[0:0]</bitRange>
          <access>read-write</access>
        </field>
      </fields>
    </register>
    <register>
      <name>LNA15_TUNE_STAT</name>
      <description>LNA15 Tune Status Register</description>
      <addressOffset>0x38</addressOffset>
      <access>read-write</access>
      <fields>
        <field>
          <name>L5</name>
          <description>LNA15 L5 frequency tuning word</description>
          <bitRange>[31:16]</bitRange>
          <access>read-write</access>
        </field>
        <field>
          <name>L1</name>
          <description>LNA15 L1 frequency tuning word</description>
          <bitRange>[15:0]</bitRange>
          <access>read-write</access>
        </field>
      </fields>
    </register>
    <register>
      <name>LNA15_CONF</name>
      <description>LNA15 Configuration Register</description>
      <addressOffset>0x3C</addressOffset>
      <access>read-write</access>
      <fields>
        <field>
          <name>NC</name>
          <bitRange>[31:25]</bitRange>
          <access>read-only</access>
        </field>
        <field>
          <name>L5_TUNE_SRC</name>
          <description>Select source of LNA15 L5 frequency tuning value, '0' – Flash, '1' – configuration register</description>
          <bitRange>[24:24]</bitRange>
          <access>read-write</access>
        </field>
        <field>
          <name>L1_TUNE_SRC</name>
          <description>Select source of LNA15 L1 frequency tuning value, '0' – Flash, '1' – configuration register</description>
          <bitRange>[23:23]</bitRange>
          <access>read-write</access>
        </field>
        <field>
          <name>CAL_WORD_L5</name>
          <description>LNA15 L5 calibration word</description>
          <bitRange>[22:14]</bitRange>
          <access>read-write</access>
        </field>
        <field>
          <name>CAL_WORD_L1</name>
          <description>LNA15 L1 calibration word</description>
          <bitRange>[13:5]</bitRange>
          <access>read-write</access>
        </field>
        <field>
          <name>CAL_EN_L5</name>
          <description>LNA15 L5 calibration enable</description>
          <bitRange>[4:4]</bitRange>
          <access>read-write</access>
        </field>
        <field>
          <name>CAL_EN_L1</name>
          <description>LNA15 L1 calibration enable</description>
          <bitRange>[3:3]</bitRange>
          <access>read-write</access>
        </field>
        <field>
          <name>EN_L5</name>
          <description>LNA15 Enable L5 branch</description>
          <bitRange>[2:2]</bitRange>
          <access>read-write</access>
        </field>
        <field>
          <name>EN_L1</name>
          <description>LNA15 Enable L1 branch</description>
          <bitRange>[1:1]</bitRange>
          <access>read-write</access>
        </field>
        <field>
          <name>EN</name>
          <description>LNA15 Enable</description>
          <bitRange>[0:0]</bitRange>
          <access>read-write</access>
        </field>
      </fields>
    </register>
    <register>
      <name>LNA15_TUNE_CONF</name>
      <description>LNA15 Configuration Register</description>
      <addressOffset>0x40</addressOffset>
      <access>read-write</access>
      <fields>
        <field>
          <name>L5</name>
          <description>LNA15 L5 frequency tuning word</description>
          <bitRange>[31:16]</bitRange>
          <access>read-write</access>
        </field>
        <field>
          <name>L1</name>
          <description>LNA15 L1 frequency tuning word</description>
          <bitRange>[15:0]</bitRange>
          <access>read-write</access>
        </field>
      </fields>
    </register>
    <register>
      <name>BALUN_MIXER1_CONF</name>
      <description>BALUN and MIXER 1 Configuration Register</description>
      <addressOffset>0x44</addressOffset>
      <access>read-write</access>
      <fields>
        <field>
          <name>NC</name>
          <bitRange>[31:19]</bitRange>
          <access>read-only</access>
        </field>
        <field>
          <name>BALUN_TUNE_SRC</name>
          <description>Select source of BALUN1 frequency tuning value, '0' – Flash, '1' – configuration register</description>
          <bitRange>[18:18]</bitRange>
          <access>read-write</access>
        </field>
        <field>
          <name>BALUN_TUNE</name>
          <description>BALUN1 center frequency tuning</description>
          <bitRange>[17:2]</bitRange>
          <access>read-write</access>
        </field>
        <field>
          <name>BALUN_EN</name>
          <description>BALUN1 Enable</description>
          <bitRange>[1:1]</bitRange>
          <access>read-write</access>
        </field>
        <field>
          <name>MIXER_EN</name>
          <description>MIXER1 Enable</description>
          <bitRange>[0:0]</bitRange>
          <access>read-write</access>
        </field>
      </fields>
    </register>
    <register>
      <name>BALUN_MIXER5_CONF</name>
      <description>BALUN and MIXER 5 Configuration Register</description>
      <addressOffset>0x48</addressOffset>
      <access>read-write</access>
      <fields>
        <field>
          <name>NC</name>
          <bitRange>[31:19]</bitRange>
          <access>read-only</access>
        </field>
        <field>
          <name>BALUN_TUNE_SRC</name>
          <description>Select source of BALUN1 frequency tuning value, '0' – Flash, '1' – configuration register</description>
          <bitRange>[18:18]</bitRange>
          <access>read-write</access>
        </field>
        <field>
          <name>BALUN_TUNE</name>
          <description>BALUN5 center frequency tuning</description>
          <bitRange>[17:2]</bitRange>
          <access>read-write</access>
        </field>
        <field>
          <name>BALUN_EN</name>
          <description>BALUN5 Enable</description>
          <bitRange>[1:1]</bitRange>
          <access>read-write</access>
        </field>
        <field>
          <name>MIXER_EN</name>
          <description>MIXER5 Enable</description>
          <bitRange>[0:0]</bitRange>
          <access>read-write</access>
        </field>
      </fields>
    </register>
    <register>
      <name>PROBE_CONF</name>
      <description>GNSS-AFE IF1 analog probing Configuration Register</description>
      <addressOffset>0x4C</addressOffset>
      <access>read-write</access>
      <fields>
        <field>
          <name>NC</name>
          <bitRange>[31:16]</bitRange>
          <access>read-only</access>
        </field>
        <field>
          <name>PLL15FB_SEL</name>
          <description>Select FB from PLL1 or PLL5, '0' - PLL1, '1' - PLL5</description>
          <bitRange>[15:15]</bitRange>
          <access>read-write</access>
        </field>
        <field>
          <name>PLL15FB_EN</name>
          <description>Enable FB from PLL1 or PLL5</description>
          <bitRange>[14:14]</bitRange>
          <access>read-write</access>
        </field>
        <field>
          <name>IF5_PROBEB_SELECT</name>
          <description>IF5 PROBE B Select</description>
          <bitRange>[13:11]</bitRange>
          <access>read-write</access>
        </field>
        <field>
          <name>IF5_PROBEB_ENABLE</name>
          <description>IF5 PROBE B Enable</description>
          <bitRange>[10:10]</bitRange>
          <access>read-write</access>
        </field>
        <field>
          <name>IF5_PROBEA_SELECT</name>
          <description>IF5 PROBE A Select</description>
          <bitRange>[9:7]</bitRange>
          <access>read-write</access>
        </field>
        <field>
          <name>IF1_PROBEB_SELECT</name>
          <description>IF1 PROBE B Select</description>
          <bitRange>[6:4]</bitRange>
          <access>read-write</access>
        </field>
        <field>
          <name>IF1_PROBEB_ENABLE</name>
          <description>IF1 PROBE B Enable</description>
          <bitRange>[3:3]</bitRange>
          <access>read-write</access>
        </field>
        <field>
          <name>IF1_PROBEA_SELECT</name>
          <description>IF1 PROBE A Select</description>
          <bitRange>[2:0]</bitRange>
          <access>read-write</access>
        </field>
      </fields>
    </register>
    <register>
      <name>PLL1_CONF</name>
      <description>PLL1 Configuration Register</description>
      <addressOffset>0x50</addressOffset>
      <access>read-write</access>
      <fields>
        <field>
          <name>NC</name>
          <bitRange>[31:27]</bitRange>
          <access>read-only</access>
        </field>
        <field>
          <name>LOPCB_EN</name>
          <description>PLL1 allow extarnal LO signal, '1' - PLL1 external LO enabled, '0' PLL1 external LO disabled</description>
          <bitRange>[26:26]</bitRange>
          <access>read-write</access>
        </field>
        <field>
          <name>TEST_EN</name>
          <description>PLL1 test mode, '1' - enable Ip and Qp test</description>
          <bitRange>[25:25]</bitRange>
          <access>read-write</access>
        </field>
        <field>
          <name>FCW</name>
          <description>PLL1 Frequency Control Word</description>
          <bitRange>[24:1]</bitRange>
          <access>read-write</access>
        </field>
        <field>
          <name>EN</name>
          <description>PLL1 Enable</description>
          <bitRange>[0:0]</bitRange>
          <access>read-write</access>
        </field>
      </fields>
    </register>
    <register>
      <name>PLL1TDC_CONF</name>
      <description>PLL1 TDC Configuration Register</description>
      <addressOffset>0x54</addressOffset>
      <access>read-write</access>
      <fields>
        <field>
          <name>NC</name>
          <bitRange>[31:18]</bitRange>
          <access>read-only</access>
        </field>
        <field>
          <name>GAIN</name>
          <description>PLL1 TDC scale gain used to control TDC scale calibration circuit bandwidth</description>
          <bitRange>[17:16]</bitRange>
          <access>read-write</access>
        </field>
        <field>
          <name>SCALE</name>
          <description>PLL1 TDC scale value used when LOAD = '1'</description>
          <bitRange>[15:1]</bitRange>
          <access>read-write</access>
        </field>
        <field>
          <name>LOAD</name>
          <description>PLL1 TDC scale load, '1' - load SCALE, '0' - use internal TDC scale</description>
          <bitRange>[0:0]</bitRange>
          <access>read-write</access>
        </field>
      </fields>
    </register>
    <register>
      <name>PLL1DCO_CONF</name>
      <description>PLL1 DCO Configuration Register</description>
      <addressOffset>0x58</addressOffset>
      <access>read-write</access>
      <fields>
        <field>
          <name>NC</name>
          <bitRange>[31:25]</bitRange>
          <access>read-only</access>
        </field>
        <field>
          <name>AMP</name>
          <description>PLL1 DCO amplitude control</description>
          <bitRange>[24:21]</bitRange>
          <access>read-write</access>
        </field>
        <field>
          <name>AMP_LOAD</name>
          <description>PLL1 DCO amplitude control signal load, '1' - load AMP, '0' - use internal AMP</description>
          <bitRange>[20:20]</bitRange>
          <access>read-write</access>
        </field>
        <field>
          <name>CTRL_PVT</name>
          <description>PLL1 DCO coarse frequency control</description>
          <bitRange>[19:16]</bitRange>
          <access>read-write</access>
        </field>
        <field>
          <name>NC</name>
          <bitRange>[15:15]</bitRange>
          <access>read-only</access>
        </field>
        <field>
          <name>CTRL_FINE</name>
          <description>PLL1 DCO fine frequency control</description>
          <bitRange>[14:1]</bitRange>
          <access>read-write</access>
        </field>
        <field>
          <name>CTRL_LOAD</name>
          <description>PLL1 DCO control signal load, '1' - load CTRL_PVT and CTRL_FINE, '0' - use internal CTRL</description>
          <bitRange>[0:0]</bitRange>
          <access>read-write</access>
        </field>
      </fields>
    </register>
    <register>
      <name>PLL1_STAT</name>
      <description>PLL1 Status Register</description>
      <addressOffset>0x5C</addressOffset>
      <access>read-write</access>
      <fields>
        <field>
          <name>NC</name>
          <bitRange>[31:30]</bitRange>
          <access>read-only</access>
        </field>
        <field>
          <name>PHERR</name>
          <description>PLL1 phase error signal</description>
          <bitRange>[29:10]</bitRange>
          <access>read-write</access>
        </field>
        <field>
          <name>NDIV</name>
          <description>PLL1 divider division factor</description>
          <bitRange>[9:2]</bitRange>
          <access>read-write</access>
        </field>
        <field>
          <name>PHSEL</name>
          <description>PLL1 phase select signal</description>
          <bitRange>[1:1]</bitRange>
          <access>read-write</access>
        </field>
        <field>
          <name>LOCK</name>
          <description>PLL1 lock signal, '1' - PLL1 locked, '0' - PLL1 not locked</description>
          <bitRange>[0:0]</bitRange>
          <access>read-write</access>
        </field>
      </fields>
    </register>
    <register>
      <name>PLL1TDC_STAT</name>
      <description>PLL1 TDC Status Register</description>
      <addressOffset>0x60</addressOffset>
      <access>read-write</access>
      <fields>
        <field>
          <name>NC</name>
          <bitRange>[31:15]</bitRange>
          <access>read-only</access>
        </field>
        <field>
          <name>SCALE</name>
          <description>PLL1 TDC scale signal</description>
          <bitRange>[14:0]</bitRange>
          <access>read-write</access>
        </field>
      </fields>
    </register>
    <register>
      <name>PLL1DCO_STAT</name>
      <description>PLL1 TDC Status Register</description>
      <addressOffset>0x64</addressOffset>
      <access>read-write</access>
      <fields>
        <field>
          <name>NC</name>
          <bitRange>[31:23]</bitRange>
          <access>read-only</access>
        </field>
        <field>
          <name>AMP</name>
          <description>PLL1 DCO coarse frequency control</description>
          <bitRange>[22:19]</bitRange>
          <access>read-write</access>
        </field>
        <field>
          <name>AMP_LOW</name>
          <description>PLL1 DCO amplitude status, '1' – amplitude low</description>
          <bitRange>[18:18]</bitRange>
          <access>read-write</access>
        </field>
        <field>
          <name>CTRL_PVT</name>
          <description>PLL1 DCO coarse frequency control</description>
          <bitRange>[17:14]</bitRange>
          <access>read-write</access>
        </field>
        <field>
          <name>CTRL_FINE</name>
          <description>PLL1 DCO fine frequency control</description>
          <bitRange>[13:0]</bitRange>
          <access>read-write</access>
        </field>
      </fields>
    </register>
    <register>
      <name>IF1_CONF</name>
      <description>IF1 Configuration Register</description>
      <addressOffset>0x68</addressOffset>
      <access>read-write</access>
      <fields>
        <field>
          <name>NC</name>
          <bitRange>[31:26]</bitRange>
          <access>read-only</access>
        </field>
        <field>
          <name>AGC_IQ_SEP</name>
          <description>IF1 AGC control, '0' - in-phase and quadrature controlled together, '1' - in-phase and quadrature controlled separatelly </description>
          <bitRange>[25:25]</bitRange>
          <access>read-write</access>
        </field>
        <field>
          <name>AGC_THR</name>
          <description>IF1 AGC threshold control</description>
          <bitRange>[24:23]</bitRange>
          <access>read-write</access>
        </field>
        <field>
          <name>LPF_CAL</name>
          <description>IF1 LPF calibration input</description>
          <bitRange>[22:20]</bitRange>
          <access>read-write</access>
        </field>
        <field>
          <name>LPF_GAIN</name>
          <description>IF1 LPF gain control, '00' - gain = 12 dB, '01' - gain = 18 dB, '10' - gain = 24 dB, '11' - gain = 24 dB</description>
          <bitRange>[19:18]</bitRange>
          <access>read-write</access>
        </field>
        <field>
          <name>LPF_BAND</name>
          <description>IF1 LPF band control, '00' - bandwidth = 4 MHz, '01' - bandwidth = 8 MHz, '10' - bandwidth = 16 MHz, '11' - bandwidth = 32 MHz</description>
          <bitRange>[17:16]</bitRange>
          <access>read-write</access>
        </field>
        <field>
          <name>LPF_EN</name>
          <description>IF1 LPF enable</description>
          <bitRange>[15:15]</bitRange>
          <access>read-write</access>
        </field>
        <field>
          <name>PGA2_GAIN</name>
          <description>IF1 PGA2 gain control, '00' - gain = 6 dB, '01' - gain = 12 dB, '10' - gain = 18 dB, '11' - gain = 24 dB</description>
          <bitRange>[14:13]</bitRange>
          <access>read-write</access>
        </field>
        <field>
          <name>PGA2_EN</name>
          <description>IF1 PGA2 enable</description>
          <bitRange>[12:12]</bitRange>
          <access>read-write</access>
        </field>
        <field>
          <name>PGA1_1DB_GAIN_Q</name>
          <description>IF1 quadrature PGA1 1 dB gain control, gain = PGA1_1DB_GAIN_Q*1 dB</description>
          <bitRange>[11:9]</bitRange>
          <access>read-write</access>
        </field>
        <field>
          <name>PGA1_1DB_GAIN_I</name>
          <description>IF1 in-phase PGA1 1 dB gain control, gain = PGA1_1DB_GAIN_I*1 dB</description>
          <bitRange>[8:6]</bitRange>
          <access>read-write</access>
        </field>
        <field>
          <name>PGA1_GAIN</name>
          <description>IF1 PGA1 gain control, '00' - gain = 6 dB, '01' - gain = 12 dB, '10' - gain = 18 dB, '11' - gain = 24 dB</description>
          <bitRange>[5:4]</bitRange>
          <access>read-write</access>
        </field>
        <field>
          <name>PGA1_EN</name>
          <description>IF1 PGA1 enable</description>
          <bitRange>[3:3]</bitRange>
          <access>read-write</access>
        </field>
        <field>
          <name>PREAMP_EN</name>
          <description>IF1 PREAMP enable</description>
          <bitRange>[2:2]</bitRange>
          <access>read-write</access>
        </field>
        <field>
          <name>LOAD_EN</name>
          <description>IF1 load external gain settings, '0' - gain controlled by AGC, '0' - gain controlled by digital inputs</description>
          <bitRange>[1:1]</bitRange>
          <access>read-write</access>
        </field>
        <field>
          <name>EN</name>
          <description>IF1 enable</description>
          <bitRange>[0:0]</bitRange>
          <access>read-write</access>
        </field>
      </fields>
    </register>
    <register>
      <name>IF1_STAT</name>
      <description>IF1 Status Register</description>
      <addressOffset>0x6C</addressOffset>
      <access>read-write</access>
      <fields>
        <field>
          <name>NC</name>
          <bitRange>[31:18]</bitRange>
          <access>read-only</access>
        </field>
        <field>
          <name>AGC_CTRL_Q</name>
          <description>IF1 automatic gain control (AGC) gain output for quadrature front-end, '[2:0]' – pga1_gain_1dB, '[4:3]' – pga1_gain,  '[6:5]' - pga2_gain, '[8:7]' - lpf_gain</description>
          <bitRange>[17:9]</bitRange>
          <access>read-write</access>
        </field>
        <field>
          <name>AGC_CTRL_I</name>
          <description>IF1 automatic gain control (AGC) gain output for in-phase front-end, '[2:0]' – pga1_gain_1dB, '[4:3]' – pga1_gain,  '[6:5]' - pga2_gain, '[8:7]' - lpf_gain</description>
          <bitRange>[8:0]</bitRange>
          <access>read-write</access>
        </field>
      </fields>
    </register>
    <register>
      <name>ADC1_CONF</name>
      <description>ADC1 Configuration Register</description>
      <addressOffset>0x70</addressOffset>
      <access>read-write</access>
      <fields>
        <field>
          <name>NC</name>
          <bitRange>[31:6]</bitRange>
          <access>read-only</access>
        </field>
        <field>
          <name>CLK_SEL</name>
          <description>IF1 clock source selection, '00' – PLL1 output clock (PLL1 output frequency divided by 24), '01' – PLL5 output clock (PLL5 output frequency divided by 18), '10' – XTAL, '11 – XTAL</description>
          <bitRange>[5:4]</bitRange>
          <access>read-write</access>
        </field>
        <field>
          <name>CLK_CONF</name>
          <description>IF1 clock frequency control, IF1_FREQ = CLK_SRC ? PLL1_OUT_FREQ/24/POWER(2,CLK_CONF) : PLL5_OUT_FREQ/18/POWER(2,CLK_CONF)</description>
          <bitRange>[3:2]</bitRange>
          <access>read-write</access>
        </field>
        <field>
          <name>SAH_EN</name>
          <description>ADC1 Sample and Hold enable</description>
          <bitRange>[1:1]</bitRange>
          <access>read-write</access>
        </field>
        <field>
          <name>ADC_EN</name>
          <description>ADC1 enable</description>
          <bitRange>[0:0]</bitRange>
          <access>read-write</access>
        </field>
      </fields>
    </register>
    <register>
      <name>PLL5_CONF</name>
      <description>PLL5 Configuration Register</description>
      <addressOffset>0x74</addressOffset>
      <access>read-write</access>
      <fields>
        <field>
          <name>NC</name>
          <bitRange>[31:27]</bitRange>
          <access>read-only</access>
        </field>
        <field>
          <name>LOPCB_EN</name>
          <description>PLL5 allow extarnal LO signal, '1' - PLL5 external LO enabled, '0' PLL5 external LO disabled</description>
          <bitRange>[26:26]</bitRange>
          <access>read-write</access>
        </field>
        <field>
          <name>TEST_EN</name>
          <description>PLL5 test mode, '1' - enable Ip and Qp test</description>
          <bitRange>[25:25]</bitRange>
          <access>read-write</access>
        </field>
        <field>
          <name>FCW</name>
          <description>PLL5 Frequency Control Word</description>
          <bitRange>[24:1]</bitRange>
          <access>read-write</access>
        </field>
        <field>
          <name>EN</name>
          <description>PLL5 Enable</description>
          <bitRange>[0:0]</bitRange>
          <access>read-write</access>
        </field>
      </fields>
    </register>
    <register>
      <name>PLL5TDC_CONF</name>
      <description>PLL5 TDC Configuration Register</description>
      <addressOffset>0x78</addressOffset>
      <access>read-write</access>
      <fields>
        <field>
          <name>NC</name>
          <bitRange>[31:18]</bitRange>
          <access>read-only</access>
        </field>
        <field>
          <name>GAIN</name>
          <description>PLL5 TDC scale gain used to control TDC scale calibration circuit bandwidth</description>
          <bitRange>[17:16]</bitRange>
          <access>read-write</access>
        </field>
        <field>
          <name>SCALE</name>
          <description>PLL5 TDC scale value used when LOAD = '1'</description>
          <bitRange>[15:1]</bitRange>
          <access>read-write</access>
        </field>
        <field>
          <name>LOAD</name>
          <description>PLL5 TDC scale load, '1' - load SCALE, '0' - use internal TDC scale</description>
          <bitRange>[0:0]</bitRange>
          <access>read-write</access>
        </field>
      </fields>
    </register>
    <register>
      <name>PLL5DCO_CONF</name>
      <description>PLL5 DCO Configuration Register</description>
      <addressOffset>0x7C</addressOffset>
      <access>read-write</access>
      <fields>
        <field>
          <name>NC</name>
          <bitRange>[31:25]</bitRange>
          <access>read-only</access>
        </field>
        <field>
          <name>AMP</name>
          <description>PLL5 DCO amplitude control</description>
          <bitRange>[24:21]</bitRange>
          <access>read-write</access>
        </field>
        <field>
          <name>AMP_LOAD</name>
          <description>PLL5 DCO amplitude control signal load, '1' - load AMP, '0' - use internal AMP</description>
          <bitRange>[20:20]</bitRange>
          <access>read-write</access>
        </field>
        <field>
          <name>CTRL_PVT</name>
          <description>PLL5 DCO coarse frequency control</description>
          <bitRange>[19:16]</bitRange>
          <access>read-write</access>
        </field>
        <field>
          <name>NC</name>
          <bitRange>[15:15]</bitRange>
          <access>read-only</access>
        </field>
        <field>
          <name>CTRL_FINE</name>
          <description>PLL5 DCO fine frequency control</description>
          <bitRange>[14:1]</bitRange>
          <access>read-write</access>
        </field>
        <field>
          <name>CTRL_LOAD</name>
          <description>PLL5 DCO control signal load, '1' - load CTRL_PVT and CTRL_FINE, '0' - use internal CTRL</description>
          <bitRange>[0:0]</bitRange>
          <access>read-write</access>
        </field>
      </fields>
    </register>
    <register>
      <name>PLL5_STAT</name>
      <description>PLL5 Status Register</description>
      <addressOffset>0x80</addressOffset>
      <access>read-write</access>
      <fields>
        <field>
          <name>NC</name>
          <bitRange>[31:30]</bitRange>
          <access>read-only</access>
        </field>
        <field>
          <name>PHERR</name>
          <description>PLL5 phase error signal</description>
          <bitRange>[29:10]</bitRange>
          <access>read-write</access>
        </field>
        <field>
          <name>NDIV</name>
          <description>PLL5 divider division factor</description>
          <bitRange>[9:2]</bitRange>
          <access>read-write</access>
        </field>
        <field>
          <name>PHSEL</name>
          <description>PLL5 phase select signal</description>
          <bitRange>[1:1]</bitRange>
          <access>read-write</access>
        </field>
        <field>
          <name>LOCK</name>
          <description>PLL5 lock signal, '1' - PLL5 locked, '0' - PLL5 not locked</description>
          <bitRange>[0:0]</bitRange>
          <access>read-write</access>
        </field>
      </fields>
    </register>
    <register>
      <name>PLL5TDC_STAT</name>
      <description>PLL5 TDC Status Register</description>
      <addressOffset>0x84</addressOffset>
      <access>read-write</access>
      <fields>
        <field>
          <name>NC</name>
          <bitRange>[31:15]</bitRange>
          <access>read-only</access>
        </field>
        <field>
          <name>SCALE</name>
          <description>PLL5 TDC scale signal</description>
          <bitRange>[14:0]</bitRange>
          <access>read-write</access>
        </field>
      </fields>
    </register>
    <register>
      <name>PLL5DCO_STAT</name>
      <description>PLL5 TDC Status Register</description>
      <addressOffset>0x88</addressOffset>
      <access>read-write</access>
      <fields>
        <field>
          <name>NC</name>
          <bitRange>[31:23]</bitRange>
          <access>read-only</access>
        </field>
        <field>
          <name>AMP</name>
          <description>PLL5 DCO coarse frequency control</description>
          <bitRange>[22:19]</bitRange>
          <access>read-write</access>
        </field>
        <field>
          <name>AMP_LOW</name>
          <description>PLL5 DCO amplitude status, '1' – amplitude low</description>
          <bitRange>[18:18]</bitRange>
          <access>read-write</access>
        </field>
        <field>
          <name>CTRL_PVT</name>
          <description>PLL5 DCO coarse frequency control</description>
          <bitRange>[17:14]</bitRange>
          <access>read-write</access>
        </field>
        <field>
          <name>CTRL_FINE</name>
          <description>PLL5 DCO fine frequency control</description>
          <bitRange>[13:0]</bitRange>
          <access>read-write</access>
        </field>
      </fields>
    </register>
    <register>
      <name>IF5_CONF</name>
      <description>IF5 Configuration Register</description>
      <addressOffset>0x8C</addressOffset>
      <access>read-write</access>
      <fields>
        <field>
          <name>NC</name>
          <bitRange>[31:26]</bitRange>
          <access>read-only</access>
        </field>
        <field>
          <name>AGC_IQ_SEP</name>
          <description>IF5 AGC control, '0' - in-phase and quadrature controlled together, '1' - in-phase and quadrature controlled separatelly </description>
          <bitRange>[25:25]</bitRange>
          <access>read-write</access>
        </field>
        <field>
          <name>AGC_THR</name>
          <description>IF5 AGC threshold control</description>
          <bitRange>[24:23]</bitRange>
          <access>read-write</access>
        </field>
        <field>
          <name>LPF_CAL</name>
          <description>IF5 LPF calibration input</description>
          <bitRange>[22:20]</bitRange>
          <access>read-write</access>
        </field>
        <field>
          <name>LPF_GAIN</name>
          <description>IF5 LPF gain control, '00' - gain = 12 dB, '01' - gain = 18 dB, '10' - gain = 24 dB, '11' - gain = 24 dB</description>
          <bitRange>[19:18]</bitRange>
          <access>read-write</access>
        </field>
        <field>
          <name>LPF_BAND</name>
          <description>IF5 LPF band control, '00' - bandwidth = 4 MHz, '01' - bandwidth = 8 MHz, '10' - bandwidth = 16 MHz, '11' - bandwidth = 32 MHz</description>
          <bitRange>[17:16]</bitRange>
          <access>read-write</access>
        </field>
        <field>
          <name>LPF_EN</name>
          <description>IF5 LPF enable</description>
          <bitRange>[15:15]</bitRange>
          <access>read-write</access>
        </field>
        <field>
          <name>PGA2_GAIN</name>
          <description>IF5 PGA2 gain control, '00' - gain = 6 dB, '01' - gain = 12 dB, '10' - gain = 18 dB, '11' - gain = 24 dB</description>
          <bitRange>[14:13]</bitRange>
          <access>read-write</access>
        </field>
        <field>
          <name>PGA2_EN</name>
          <description>IF5 PGA2 enable</description>
          <bitRange>[12:12]</bitRange>
          <access>read-write</access>
        </field>
        <field>
          <name>PGA1_1DB_GAIN_Q</name>
          <description>IF5 quadrature PGA1 1 dB gain control, gain = PGA1_1DB_GAIN_Q*1 dB</description>
          <bitRange>[11:9]</bitRange>
          <access>read-write</access>
        </field>
        <field>
          <name>PGA1_1DB_GAIN_I</name>
          <description>IF5 in-phase PGA1 1 dB gain control, gain = PGA1_1DB_GAIN_I*1 dB</description>
          <bitRange>[8:6]</bitRange>
          <access>read-write</access>
        </field>
        <field>
          <name>PGA1_GAIN</name>
          <description>IF5 PGA1 gain control, '00' - gain = 6 dB, '01' - gain = 12 dB, '10' - gain = 18 dB, '11' - gain = 24 dB</description>
          <bitRange>[5:4]</bitRange>
          <access>read-write</access>
        </field>
        <field>
          <name>PGA1_EN</name>
          <description>IF5 PGA1 enable</description>
          <bitRange>[3:3]</bitRange>
          <access>read-write</access>
        </field>
        <field>
          <name>PREAMP_EN</name>
          <description>IF5 PREAMP enable</description>
          <bitRange>[2:2]</bitRange>
          <access>read-write</access>
        </field>
        <field>
          <name>LOAD_EN</name>
          <description>IF5 load external gain settings, '0' - gain controlled by AGC, '0' - gain controlled by digital inputs</description>
          <bitRange>[1:1]</bitRange>
          <access>read-write</access>
        </field>
        <field>
          <name>EN</name>
          <description>IF5 enable</description>
          <bitRange>[0:0]</bitRange>
          <access>read-write</access>
        </field>
      </fields>
    </register>
    <register>
      <name>IF5_STAT</name>
      <description>IF5 Status Register</description>
      <addressOffset>0x90</addressOffset>
      <access>read-write</access>
      <fields>
        <field>
          <name>NC</name>
          <bitRange>[31:18]</bitRange>
          <access>read-only</access>
        </field>
        <field>
          <name>AGC_CTRL_Q</name>
          <description>IF5 automatic gain control (AGC) gain output for quadrature front-end, '[2:0]' – pga1_gain_1dB, '[4:3]' – pga1_gain,  '[6:5]' - pga2_gain, '[8:7]' - lpf_gain</description>
          <bitRange>[17:9]</bitRange>
          <access>read-write</access>
        </field>
        <field>
          <name>AGC_CTRL_I</name>
          <description>IF5 automatic gain control (AGC) gain output for in-phase front-end, '[2:0]' – pga1_gain_1dB, '[4:3]' – pga1_gain,  '[6:5]' - pga2_gain, '[8:7]' - lpf_gain</description>
          <bitRange>[8:0]</bitRange>
          <access>read-write</access>
        </field>
      </fields>
    </register>
    <register>
      <name>ADC5_CONF</name>
      <description>ADC5 Configuration Register</description>
      <addressOffset>0x94</addressOffset>
      <access>read-write</access>
      <fields>
        <field>
          <name>NC</name>
          <bitRange>[31:6]</bitRange>
          <access>read-only</access>
        </field>
        <field>
          <name>CLK_SEL</name>
          <description>IF1 clock source selection, '00' – PLL1 output clock (PLL1 output frequency divided by 24), '01' – PLL5 output clock (PLL5 output frequency divided by 18), '10' – XTAL, '11 – XTAL</description>
          <bitRange>[5:4]</bitRange>
          <access>read-write</access>
        </field>
        <field>
          <name>CLK_CONF</name>
          <description>IF5 clock frequency control, IF5_FREQ = CLK_SRC ? PLL1_OUT_FREQ/24/POWER(2,CLK_CONF) : PLL5_OUT_FREQ/18/POWER(2,CLK_CONF)</description>
          <bitRange>[3:2]</bitRange>
          <access>read-write</access>
        </field>
        <field>
          <name>SAH_EN</name>
          <description>ADC5 Sample and Hold enable</description>
          <bitRange>[1:1]</bitRange>
          <access>read-write</access>
        </field>
        <field>
          <name>ADC_EN</name>
          <description>ADC5 enable</description>
          <bitRange>[0:0]</bitRange>
          <access>read-write</access>
        </field>
      </fields>
    </register>
    <register>
      <name>SPARE_CONF</name>
      <description>SPARE Configuration Register</description>
      <addressOffset>0x98</addressOffset>
      <access>read-write</access>
      <fields>
        <field>
          <name>SIG</name>
          <description>TBD</description>
          <bitRange>[31:0]</bitRange>
          <access>read-write</access>
        </field>
      </fields>
    </register>
    <register>
      <name>SPARE_STAT</name>
      <description>SPARE Configuration Register</description>
      <addressOffset>0x9C</addressOffset>
      <access>read-write</access>
      <fields>
        <field>
          <name>SIG</name>
          <description>TBD</description>
          <bitRange>[31:0]</bitRange>
          <access>read-write</access>
        </field>
      </fields>
    </register>
    <register>
      <name>GNSSAFE_TEST_CONF</name>
      <description>TEST Configuration Register</description>
      <addressOffset>0x98</addressOffset>
      <access>read-write</access>
      <fields>
        <field>
          <name>SIG</name>
          <description>TBD</description>
          <bitRange>[15:0]</bitRange>
          <access>read-write</access>
        </field>
      </fields>
    </register>
    <register>
      <name>GNSSAFE_TEST_STAT</name>
      <description>TEST Configuration Register</description>
      <addressOffset>0x9C</addressOffset>
      <access>read-write</access>
      <fields>
        <field>
          <name>SIG</name>
          <description>TBD</description>
          <bitRange>[15:0]</bitRange>
          <access>read-write</access>
        </field>
      </fields>
    </register>
  </registers>
</peripheral>
