   1              		.cpu cortex-m0plus
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 6
   9              		.eabi_attribute 34, 0
  10              		.eabi_attribute 18, 4
  11              		.file	"fsl_smc.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.rodata
  16              		.align	2
  17              	.LC0:
  18 0000 01       		.byte	1
  19 0001 01       		.byte	1
  20              		.section	.text.SMC_PreEnterStopModes,"ax",%progbits
  21              		.align	1
  22              		.global	SMC_PreEnterStopModes
  23              		.arch armv6s-m
  24              		.syntax unified
  25              		.code	16
  26              		.thumb_func
  27              		.fpu softvfp
  29              	SMC_PreEnterStopModes:
  30              	.LFB60:
  31              		.file 1 "../drivers/fsl_smc.c"
   1:../drivers/fsl_smc.c **** /*
   2:../drivers/fsl_smc.c ****  * Copyright (c) 2015, Freescale Semiconductor, Inc.
   3:../drivers/fsl_smc.c ****  * Copyright 2016-2017 NXP
   4:../drivers/fsl_smc.c ****  *
   5:../drivers/fsl_smc.c ****  * Redistribution and use in source and binary forms, with or without modification,
   6:../drivers/fsl_smc.c ****  * are permitted provided that the following conditions are met:
   7:../drivers/fsl_smc.c ****  *
   8:../drivers/fsl_smc.c ****  * o Redistributions of source code must retain the above copyright notice, this list
   9:../drivers/fsl_smc.c ****  *   of conditions and the following disclaimer.
  10:../drivers/fsl_smc.c ****  *
  11:../drivers/fsl_smc.c ****  * o Redistributions in binary form must reproduce the above copyright notice, this
  12:../drivers/fsl_smc.c ****  *   list of conditions and the following disclaimer in the documentation and/or
  13:../drivers/fsl_smc.c ****  *   other materials provided with the distribution.
  14:../drivers/fsl_smc.c ****  *
  15:../drivers/fsl_smc.c ****  * o Neither the name of the copyright holder nor the names of its
  16:../drivers/fsl_smc.c ****  *   contributors may be used to endorse or promote products derived from this
  17:../drivers/fsl_smc.c ****  *   software without specific prior written permission.
  18:../drivers/fsl_smc.c ****  *
  19:../drivers/fsl_smc.c ****  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
  20:../drivers/fsl_smc.c ****  * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
  21:../drivers/fsl_smc.c ****  * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  22:../drivers/fsl_smc.c ****  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR
  23:../drivers/fsl_smc.c ****  * ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
  24:../drivers/fsl_smc.c ****  * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
  25:../drivers/fsl_smc.c ****  * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON
  26:../drivers/fsl_smc.c ****  * ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
  27:../drivers/fsl_smc.c ****  * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
  28:../drivers/fsl_smc.c ****  * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  29:../drivers/fsl_smc.c ****  */
  30:../drivers/fsl_smc.c **** 
  31:../drivers/fsl_smc.c **** #include "fsl_smc.h"
  32:../drivers/fsl_smc.c **** #include "fsl_flash.h"
  33:../drivers/fsl_smc.c **** 
  34:../drivers/fsl_smc.c **** #if (defined(FSL_FEATURE_SMC_HAS_PARAM) && FSL_FEATURE_SMC_HAS_PARAM)
  35:../drivers/fsl_smc.c **** void SMC_GetParam(SMC_Type *base, smc_param_t *param)
  36:../drivers/fsl_smc.c **** {
  37:../drivers/fsl_smc.c ****     uint32_t reg = base->PARAM;
  38:../drivers/fsl_smc.c ****     param->hsrunEnable = (bool)(reg & SMC_PARAM_EHSRUN_MASK);
  39:../drivers/fsl_smc.c ****     param->llsEnable = (bool)(reg & SMC_PARAM_ELLS_MASK);
  40:../drivers/fsl_smc.c ****     param->lls2Enable = (bool)(reg & SMC_PARAM_ELLS2_MASK);
  41:../drivers/fsl_smc.c ****     param->vlls0Enable = (bool)(reg & SMC_PARAM_EVLLS0_MASK);
  42:../drivers/fsl_smc.c **** }
  43:../drivers/fsl_smc.c **** #endif /* FSL_FEATURE_SMC_HAS_PARAM */
  44:../drivers/fsl_smc.c **** 
  45:../drivers/fsl_smc.c **** void SMC_PreEnterStopModes(void)
  46:../drivers/fsl_smc.c **** {
  32              		.loc 1 46 1
  33              		.cfi_startproc
  34              		@ args = 0, pretend = 0, frame = 8
  35              		@ frame_needed = 1, uses_anonymous_args = 0
  36 0000 80B5     		push	{r7, lr}
  37              		.cfi_def_cfa_offset 8
  38              		.cfi_offset 7, -8
  39              		.cfi_offset 14, -4
  40 0002 82B0     		sub	sp, sp, #8
  41              		.cfi_def_cfa_offset 16
  42 0004 00AF     		add	r7, sp, #0
  43              		.cfi_def_cfa_register 7
  47:../drivers/fsl_smc.c ****     flash_prefetch_speculation_status_t speculationStatus =
  44              		.loc 1 47 41
  45 0006 3B1D     		adds	r3, r7, #4
  46 0008 074A     		ldr	r2, .L2
  47 000a 1288     		ldrh	r2, [r2]
  48 000c 1A80     		strh	r2, [r3]
  49              	.LBB46:
  50              	.LBB47:
  51              		.file 2 "/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h"
   1:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** /**************************************************************************//**
   2:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****  * @brief    CMSIS Cortex-M Core Function/Instruction Header File
   4:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****  * @version  V4.30
   5:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****  * @date     20. October 2015
   6:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****  ******************************************************************************/
   7:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** /* Copyright (c) 2009 - 2015 ARM LIMITED
   8:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** 
   9:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****    All rights reserved.
  10:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****    Redistribution and use in source and binary forms, with or without
  11:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****    modification, are permitted provided that the following conditions are met:
  12:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****    - Redistributions of source code must retain the above copyright
  13:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****      notice, this list of conditions and the following disclaimer.
  14:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****    - Redistributions in binary form must reproduce the above copyright
  15:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****      notice, this list of conditions and the following disclaimer in the
  16:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****      documentation and/or other materials provided with the distribution.
  17:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****    - Neither the name of ARM nor the names of its contributors may be used
  18:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****      to endorse or promote products derived from this software without
  19:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****      specific prior written permission.
  20:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****    *
  21:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****    THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  22:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****    AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  23:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****    IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  24:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****    ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
  25:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****    LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  26:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****    CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  27:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****    SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  28:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****    INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  29:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****    CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  30:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****    ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  31:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****    POSSIBILITY OF SUCH DAMAGE.
  32:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****    ---------------------------------------------------------------------------*/
  33:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** 
  34:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** 
  35:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  36:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** #define __CMSIS_GCC_H
  37:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** 
  38:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** /* ignore some GCC warnings */
  39:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** #if defined ( __GNUC__ )
  40:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** #pragma GCC diagnostic push
  41:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  42:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  43:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  44:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** #endif
  45:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** 
  46:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** 
  47:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
  48:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
  49:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
  50:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****   @{
  51:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****  */
  52:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** 
  53:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** /**
  54:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
  55:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
  56:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****            Can only be executed in Privileged modes.
  57:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****  */
  58:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
  59:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** {
  60:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
  61:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** }
  62:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** 
  63:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** 
  64:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** /**
  65:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
  66:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
  67:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****   Can only be executed in Privileged modes.
  68:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****  */
  69:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
  70:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** {
  71:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
  52              		.loc 2 71 3
  53              		.syntax divided
  54              	@ 71 "/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h" 1
  55 000e 72B6     		cpsid i
  56              	@ 0 "" 2
  72:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** }
  57              		.loc 2 72 1
  58              		.thumb
  59              		.syntax unified
  60 0010 C046     		nop
  61              	.LBE47:
  62              	.LBE46:
  63              	.LBB48:
  64              	.LBB49:
  73:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** 
  74:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** 
  75:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** /**
  76:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****   \brief   Get Control Register
  77:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****   \details Returns the content of the Control Register.
  78:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****   \return               Control Register value
  79:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****  */
  80:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_CONTROL(void)
  81:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** {
  82:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****   uint32_t result;
  83:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** 
  84:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
  85:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****   return(result);
  86:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** }
  87:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** 
  88:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** 
  89:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** /**
  90:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****   \brief   Set Control Register
  91:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****   \details Writes the given value to the Control Register.
  92:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
  93:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****  */
  94:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_CONTROL(uint32_t control)
  95:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** {
  96:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
  97:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** }
  98:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** 
  99:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** 
 100:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** /**
 101:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****   \brief   Get IPSR Register
 102:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 103:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****   \return               IPSR Register value
 104:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****  */
 105:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_IPSR(void)
 106:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** {
 107:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****   uint32_t result;
 108:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** 
 109:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 110:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****   return(result);
 111:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** }
 112:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** 
 113:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** 
 114:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** /**
 115:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****   \brief   Get APSR Register
 116:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 117:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****   \return               APSR Register value
 118:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****  */
 119:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_APSR(void)
 120:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** {
 121:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****   uint32_t result;
 122:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** 
 123:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 124:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****   return(result);
 125:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** }
 126:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** 
 127:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** 
 128:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** /**
 129:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****   \brief   Get xPSR Register
 130:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 131:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** 
 132:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****     \return               xPSR Register value
 133:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****  */
 134:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_xPSR(void)
 135:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** {
 136:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****   uint32_t result;
 137:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** 
 138:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 139:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****   return(result);
 140:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** }
 141:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** 
 142:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** 
 143:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** /**
 144:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 145:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 146:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****   \return               PSP Register value
 147:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****  */
 148:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PSP(void)
 149:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** {
 150:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****   register uint32_t result;
 151:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** 
 152:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp\n"  : "=r" (result) );
 153:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****   return(result);
 154:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** }
 155:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** 
 156:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** 
 157:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** /**
 158:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 159:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 160:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 161:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****  */
 162:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PSP(uint32_t topOfProcStack)
 163:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** {
 164:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0\n" : : "r" (topOfProcStack) : "sp");
 165:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** }
 166:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** 
 167:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** 
 168:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** /**
 169:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 170:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 171:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****   \return               MSP Register value
 172:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****  */
 173:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_MSP(void)
 174:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** {
 175:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****   register uint32_t result;
 176:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** 
 177:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp\n" : "=r" (result) );
 178:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****   return(result);
 179:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** }
 180:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** 
 181:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** 
 182:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** /**
 183:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 184:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 185:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** 
 186:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****     \param [in]    topOfMainStack  Main Stack Pointer value to set
 187:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****  */
 188:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_MSP(uint32_t topOfMainStack)
 189:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** {
 190:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0\n" : : "r" (topOfMainStack) : "sp");
 191:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** }
 192:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** 
 193:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** 
 194:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** /**
 195:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****   \brief   Get Priority Mask
 196:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
 197:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****   \return               Priority Mask value
 198:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****  */
 199:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
 200:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** {
 201:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****   uint32_t result;
 202:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** 
 203:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) );
 204:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****   return(result);
 205:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** }
 206:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** 
 207:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** 
 208:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** /**
 209:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****   \brief   Set Priority Mask
 210:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
 211:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 212:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****  */
 213:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PRIMASK(uint32_t priMask)
 214:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** {
 215:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 216:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** }
 217:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** 
 218:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** 
 219:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** #if       (__CORTEX_M >= 0x03U)
 220:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** 
 221:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** /**
 222:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****   \brief   Enable FIQ
 223:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
 224:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 225:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****  */
 226:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_fault_irq(void)
 227:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** {
 228:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
 229:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** }
 230:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** 
 231:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** 
 232:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** /**
 233:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****   \brief   Disable FIQ
 234:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****   \details Disables FIQ interrupts by setting the F-bit in the CPSR.
 235:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 236:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****  */
 237:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_fault_irq(void)
 238:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** {
 239:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
 240:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** }
 241:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** 
 242:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** 
 243:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** /**
 244:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****   \brief   Get Base Priority
 245:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
 246:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****   \return               Base Priority register value
 247:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****  */
 248:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_BASEPRI(void)
 249:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** {
 250:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****   uint32_t result;
 251:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** 
 252:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 253:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****   return(result);
 254:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** }
 255:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** 
 256:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** 
 257:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** /**
 258:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****   \brief   Set Base Priority
 259:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register.
 260:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 261:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****  */
 262:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI(uint32_t value)
 263:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** {
 264:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (value) : "memory");
 265:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** }
 266:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** 
 267:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** 
 268:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** /**
 269:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****   \brief   Set Base Priority with condition
 270:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register only if BASEPRI masking is disable
 271:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****            or the new value increases the BASEPRI priority level.
 272:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 273:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****  */
 274:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI_MAX(uint32_t value)
 275:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** {
 276:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (value) : "memory");
 277:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** }
 278:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** 
 279:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** 
 280:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** /**
 281:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****   \brief   Get Fault Mask
 282:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****   \details Returns the current value of the Fault Mask register.
 283:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****   \return               Fault Mask register value
 284:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****  */
 285:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_FAULTMASK(void)
 286:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** {
 287:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****   uint32_t result;
 288:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** 
 289:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 290:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****   return(result);
 291:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** }
 292:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** 
 293:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** 
 294:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** /**
 295:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****   \brief   Set Fault Mask
 296:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****   \details Assigns the given value to the Fault Mask register.
 297:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 298:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****  */
 299:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_FAULTMASK(uint32_t faultMask)
 300:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** {
 301:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
 302:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** }
 303:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** 
 304:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** #endif /* (__CORTEX_M >= 0x03U) */
 305:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** 
 306:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** 
 307:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** #if       (__CORTEX_M == 0x04U) || (__CORTEX_M == 0x07U)
 308:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** 
 309:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** /**
 310:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****   \brief   Get FPSCR
 311:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****   \details Returns the current value of the Floating Point Status/Control register.
 312:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****   \return               Floating Point Status/Control register value
 313:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****  */
 314:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_FPSCR(void)
 315:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** {
 316:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** #if (__FPU_PRESENT == 1U) && (__FPU_USED == 1U)
 317:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****   uint32_t result;
 318:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** 
 319:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****   /* Empty asm statement works as a scheduling barrier */
 320:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****   __ASM volatile ("");
 321:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 322:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****   __ASM volatile ("");
 323:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****   return(result);
 324:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** #else
 325:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****    return(0);
 326:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** #endif
 327:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** }
 328:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** 
 329:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** 
 330:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** /**
 331:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****   \brief   Set FPSCR
 332:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****   \details Assigns the given value to the Floating Point Status/Control register.
 333:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****   \param [in]    fpscr  Floating Point Status/Control value to set
 334:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****  */
 335:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_FPSCR(uint32_t fpscr)
 336:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** {
 337:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** #if (__FPU_PRESENT == 1U) && (__FPU_USED == 1U)
 338:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****   /* Empty asm statement works as a scheduling barrier */
 339:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****   __ASM volatile ("");
 340:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****   __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc");
 341:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****   __ASM volatile ("");
 342:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** #endif
 343:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** }
 344:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** 
 345:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** #endif /* (__CORTEX_M == 0x04U) || (__CORTEX_M == 0x07U) */
 346:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** 
 347:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** 
 348:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** 
 349:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
 350:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** 
 351:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** 
 352:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 353:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 354:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****   Access to dedicated instructions
 355:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****   @{
 356:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** */
 357:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** 
 358:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 359:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 360:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 361:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 362:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 363:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 364:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** #else
 365:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 366:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 367:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** #endif
 368:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** 
 369:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** /**
 370:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****   \brief   No Operation
 371:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 372:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****  */
 373:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
 374:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** {
 375:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****   __ASM volatile ("nop");
 376:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** }
 377:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** 
 378:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** 
 379:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** /**
 380:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****   \brief   Wait For Interrupt
 381:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 382:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****  */
 383:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __WFI(void)
 384:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** {
 385:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****   __ASM volatile ("wfi");
 386:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** }
 387:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** 
 388:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** 
 389:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** /**
 390:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****   \brief   Wait For Event
 391:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 392:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****     a low-power state until one of a number of events occurs.
 393:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****  */
 394:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __WFE(void)
 395:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** {
 396:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****   __ASM volatile ("wfe");
 397:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** }
 398:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** 
 399:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** 
 400:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** /**
 401:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****   \brief   Send Event
 402:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 403:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****  */
 404:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __SEV(void)
 405:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** {
 406:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****   __ASM volatile ("sev");
 407:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** }
 408:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** 
 409:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** 
 410:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** /**
 411:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 412:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 413:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 414:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****            after the instruction has been completed.
 415:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****  */
 416:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __ISB(void)
 417:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** {
 418:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
  65              		.loc 2 418 3
  66              		.syntax divided
  67              	@ 418 "/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h" 1
  68 0012 BFF36F8F 		isb 0xF
  69              	@ 0 "" 2
 419:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** }
  70              		.loc 2 419 1
  71              		.thumb
  72              		.syntax unified
  73 0016 C046     		nop
  74              	.LBE49:
  75              	.LBE48:
  48:../drivers/fsl_smc.c ****     {
  49:../drivers/fsl_smc.c ****         kFLASH_prefetchSpeculationOptionDisable, /* Disable instruction speculation.*/
  50:../drivers/fsl_smc.c ****         kFLASH_prefetchSpeculationOptionDisable, /* Disable data speculation.*/
  51:../drivers/fsl_smc.c ****     };
  52:../drivers/fsl_smc.c **** 
  53:../drivers/fsl_smc.c ****     __disable_irq();
  54:../drivers/fsl_smc.c ****     __ISB();
  55:../drivers/fsl_smc.c **** 
  56:../drivers/fsl_smc.c ****     /*
  57:../drivers/fsl_smc.c ****      * Before enter stop modes, the flash cache prefetch should be disabled.
  58:../drivers/fsl_smc.c ****      * Otherwise the prefetch might be interrupted by stop, then the data and
  59:../drivers/fsl_smc.c ****      * and instruction from flash are wrong.
  60:../drivers/fsl_smc.c ****      */
  61:../drivers/fsl_smc.c ****     FLASH_PflashSetPrefetchSpeculation(&speculationStatus);
  76              		.loc 1 61 5
  77 0018 3B1D     		adds	r3, r7, #4
  78 001a 1800     		movs	r0, r3
  79 001c FFF7FEFF 		bl	FLASH_PflashSetPrefetchSpeculation
  62:../drivers/fsl_smc.c **** }
  80              		.loc 1 62 1
  81 0020 C046     		nop
  82 0022 BD46     		mov	sp, r7
  83 0024 02B0     		add	sp, sp, #8
  84              		@ sp needed
  85 0026 80BD     		pop	{r7, pc}
  86              	.L3:
  87              		.align	2
  88              	.L2:
  89 0028 00000000 		.word	.LC0
  90              		.cfi_endproc
  91              	.LFE60:
  93              		.section	.text.SMC_PostExitStopModes,"ax",%progbits
  94              		.align	1
  95              		.global	SMC_PostExitStopModes
  96              		.syntax unified
  97              		.code	16
  98              		.thumb_func
  99              		.fpu softvfp
 101              	SMC_PostExitStopModes:
 102              	.LFB61:
  63:../drivers/fsl_smc.c **** 
  64:../drivers/fsl_smc.c **** void SMC_PostExitStopModes(void)
  65:../drivers/fsl_smc.c **** {
 103              		.loc 1 65 1
 104              		.cfi_startproc
 105              		@ args = 0, pretend = 0, frame = 8
 106              		@ frame_needed = 1, uses_anonymous_args = 0
 107 0000 80B5     		push	{r7, lr}
 108              		.cfi_def_cfa_offset 8
 109              		.cfi_offset 7, -8
 110              		.cfi_offset 14, -4
 111 0002 82B0     		sub	sp, sp, #8
 112              		.cfi_def_cfa_offset 16
 113 0004 00AF     		add	r7, sp, #0
 114              		.cfi_def_cfa_register 7
  66:../drivers/fsl_smc.c ****     flash_prefetch_speculation_status_t speculationStatus =
 115              		.loc 1 66 41
 116 0006 3B1D     		adds	r3, r7, #4
 117 0008 0022     		movs	r2, #0
 118 000a 1A70     		strb	r2, [r3]
 119 000c 3B1D     		adds	r3, r7, #4
 120 000e 0022     		movs	r2, #0
 121 0010 5A70     		strb	r2, [r3, #1]
  67:../drivers/fsl_smc.c ****     {
  68:../drivers/fsl_smc.c ****         kFLASH_prefetchSpeculationOptionEnable, /* Enable instruction speculation.*/
  69:../drivers/fsl_smc.c ****         kFLASH_prefetchSpeculationOptionEnable, /* Enable data speculation.*/
  70:../drivers/fsl_smc.c ****     };
  71:../drivers/fsl_smc.c **** 
  72:../drivers/fsl_smc.c ****     FLASH_PflashSetPrefetchSpeculation(&speculationStatus);
 122              		.loc 1 72 5
 123 0012 3B1D     		adds	r3, r7, #4
 124 0014 1800     		movs	r0, r3
 125 0016 FFF7FEFF 		bl	FLASH_PflashSetPrefetchSpeculation
 126              	.LBB50:
 127              	.LBB51:
  60:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** }
 128              		.loc 2 60 3
 129              		.syntax divided
 130              	@ 60 "/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h" 1
 131 001a 62B6     		cpsie i
 132              	@ 0 "" 2
  61:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** 
 133              		.loc 2 61 1
 134              		.thumb
 135              		.syntax unified
 136 001c C046     		nop
 137              	.LBE51:
 138              	.LBE50:
 139              	.LBB52:
 140              	.LBB53:
 418:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** }
 141              		.loc 2 418 3
 142              		.syntax divided
 143              	@ 418 "/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h" 1
 144 001e BFF36F8F 		isb 0xF
 145              	@ 0 "" 2
 146              		.loc 2 419 1
 147              		.thumb
 148              		.syntax unified
 149 0022 C046     		nop
 150              	.LBE53:
 151              	.LBE52:
  73:../drivers/fsl_smc.c **** 
  74:../drivers/fsl_smc.c ****     __enable_irq();
  75:../drivers/fsl_smc.c ****     __ISB();
  76:../drivers/fsl_smc.c **** }
 152              		.loc 1 76 1
 153 0024 C046     		nop
 154 0026 BD46     		mov	sp, r7
 155 0028 02B0     		add	sp, sp, #8
 156              		@ sp needed
 157 002a 80BD     		pop	{r7, pc}
 158              		.cfi_endproc
 159              	.LFE61:
 161              		.section	.text.SMC_SetPowerModeRun,"ax",%progbits
 162              		.align	1
 163              		.global	SMC_SetPowerModeRun
 164              		.syntax unified
 165              		.code	16
 166              		.thumb_func
 167              		.fpu softvfp
 169              	SMC_SetPowerModeRun:
 170              	.LFB62:
  77:../drivers/fsl_smc.c **** 
  78:../drivers/fsl_smc.c **** status_t SMC_SetPowerModeRun(SMC_Type *base)
  79:../drivers/fsl_smc.c **** {
 171              		.loc 1 79 1
 172              		.cfi_startproc
 173              		@ args = 0, pretend = 0, frame = 16
 174              		@ frame_needed = 1, uses_anonymous_args = 0
 175 0000 80B5     		push	{r7, lr}
 176              		.cfi_def_cfa_offset 8
 177              		.cfi_offset 7, -8
 178              		.cfi_offset 14, -4
 179 0002 84B0     		sub	sp, sp, #16
 180              		.cfi_def_cfa_offset 24
 181 0004 00AF     		add	r7, sp, #0
 182              		.cfi_def_cfa_register 7
 183 0006 7860     		str	r0, [r7, #4]
  80:../drivers/fsl_smc.c ****     uint8_t reg;
  81:../drivers/fsl_smc.c **** 
  82:../drivers/fsl_smc.c ****     reg = base->PMCTRL;
 184              		.loc 1 82 9
 185 0008 0F20     		movs	r0, #15
 186 000a 3B18     		adds	r3, r7, r0
 187 000c 7A68     		ldr	r2, [r7, #4]
 188 000e 5278     		ldrb	r2, [r2, #1]
 189 0010 1A70     		strb	r2, [r3]
  83:../drivers/fsl_smc.c ****     /* configure Normal RUN mode */
  84:../drivers/fsl_smc.c ****     reg &= ~SMC_PMCTRL_RUNM_MASK;
 190              		.loc 1 84 9
 191 0012 3B18     		adds	r3, r7, r0
 192 0014 3A18     		adds	r2, r7, r0
 193 0016 1278     		ldrb	r2, [r2]
 194 0018 6021     		movs	r1, #96
 195 001a 8A43     		bics	r2, r1
 196 001c 1A70     		strb	r2, [r3]
  85:../drivers/fsl_smc.c ****     reg |= (kSMC_RunNormal << SMC_PMCTRL_RUNM_SHIFT);
 197              		.loc 1 85 9
 198 001e 3B18     		adds	r3, r7, r0
 199 0020 3A18     		adds	r2, r7, r0
 200 0022 1278     		ldrb	r2, [r2]
 201 0024 1A70     		strb	r2, [r3]
  86:../drivers/fsl_smc.c ****     base->PMCTRL = reg;
 202              		.loc 1 86 18
 203 0026 7B68     		ldr	r3, [r7, #4]
 204 0028 3A18     		adds	r2, r7, r0
 205 002a 1278     		ldrb	r2, [r2]
 206 002c 5A70     		strb	r2, [r3, #1]
  87:../drivers/fsl_smc.c **** 
  88:../drivers/fsl_smc.c ****     return kStatus_Success;
 207              		.loc 1 88 12
 208 002e 0023     		movs	r3, #0
  89:../drivers/fsl_smc.c **** }
 209              		.loc 1 89 1
 210 0030 1800     		movs	r0, r3
 211 0032 BD46     		mov	sp, r7
 212 0034 04B0     		add	sp, sp, #16
 213              		@ sp needed
 214 0036 80BD     		pop	{r7, pc}
 215              		.cfi_endproc
 216              	.LFE62:
 218              		.section	.text.SMC_SetPowerModeWait,"ax",%progbits
 219              		.align	1
 220              		.global	SMC_SetPowerModeWait
 221              		.syntax unified
 222              		.code	16
 223              		.thumb_func
 224              		.fpu softvfp
 226              	SMC_SetPowerModeWait:
 227              	.LFB63:
  90:../drivers/fsl_smc.c **** 
  91:../drivers/fsl_smc.c **** #if (defined(FSL_FEATURE_SMC_HAS_HIGH_SPEED_RUN_MODE) && FSL_FEATURE_SMC_HAS_HIGH_SPEED_RUN_MODE)
  92:../drivers/fsl_smc.c **** status_t SMC_SetPowerModeHsrun(SMC_Type *base)
  93:../drivers/fsl_smc.c **** {
  94:../drivers/fsl_smc.c ****     uint8_t reg;
  95:../drivers/fsl_smc.c **** 
  96:../drivers/fsl_smc.c ****     reg = base->PMCTRL;
  97:../drivers/fsl_smc.c ****     /* configure High Speed RUN mode */
  98:../drivers/fsl_smc.c ****     reg &= ~SMC_PMCTRL_RUNM_MASK;
  99:../drivers/fsl_smc.c ****     reg |= (kSMC_Hsrun << SMC_PMCTRL_RUNM_SHIFT);
 100:../drivers/fsl_smc.c ****     base->PMCTRL = reg;
 101:../drivers/fsl_smc.c **** 
 102:../drivers/fsl_smc.c ****     return kStatus_Success;
 103:../drivers/fsl_smc.c **** }
 104:../drivers/fsl_smc.c **** #endif /* FSL_FEATURE_SMC_HAS_HIGH_SPEED_RUN_MODE */
 105:../drivers/fsl_smc.c **** 
 106:../drivers/fsl_smc.c **** status_t SMC_SetPowerModeWait(SMC_Type *base)
 107:../drivers/fsl_smc.c **** {
 228              		.loc 1 107 1
 229              		.cfi_startproc
 230              		@ args = 0, pretend = 0, frame = 8
 231              		@ frame_needed = 1, uses_anonymous_args = 0
 232 0000 80B5     		push	{r7, lr}
 233              		.cfi_def_cfa_offset 8
 234              		.cfi_offset 7, -8
 235              		.cfi_offset 14, -4
 236 0002 82B0     		sub	sp, sp, #8
 237              		.cfi_def_cfa_offset 16
 238 0004 00AF     		add	r7, sp, #0
 239              		.cfi_def_cfa_register 7
 240 0006 7860     		str	r0, [r7, #4]
 108:../drivers/fsl_smc.c ****     /* configure Normal Wait mode */
 109:../drivers/fsl_smc.c ****     SCB->SCR &= ~SCB_SCR_SLEEPDEEP_Msk;
 241              		.loc 1 109 14
 242 0008 094B     		ldr	r3, .L9
 243 000a 1A69     		ldr	r2, [r3, #16]
 244 000c 084B     		ldr	r3, .L9
 245 000e 0421     		movs	r1, #4
 246 0010 8A43     		bics	r2, r1
 247 0012 1A61     		str	r2, [r3, #16]
 248              	.LBB54:
 249              	.LBB55:
 420:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** 
 421:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** 
 422:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** /**
 423:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 424:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 425:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 426:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****  */
 427:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __DSB(void)
 428:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** {
 429:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 250              		.loc 2 429 3
 251              		.syntax divided
 252              	@ 429 "/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h" 1
 253 0014 BFF34F8F 		dsb 0xF
 254              	@ 0 "" 2
 430:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** }
 255              		.loc 2 430 1
 256              		.thumb
 257              		.syntax unified
 258 0018 C046     		nop
 259              	.LBE55:
 260              	.LBE54:
 261              	.LBB56:
 262              	.LBB57:
 385:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** }
 263              		.loc 2 385 3
 264              		.syntax divided
 265              	@ 385 "/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h" 1
 266 001a 30BF     		wfi
 267              	@ 0 "" 2
 386:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** 
 268              		.loc 2 386 1
 269              		.thumb
 270              		.syntax unified
 271 001c C046     		nop
 272              	.LBE57:
 273              	.LBE56:
 274              	.LBB58:
 275              	.LBB59:
 418:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** }
 276              		.loc 2 418 3
 277              		.syntax divided
 278              	@ 418 "/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h" 1
 279 001e BFF36F8F 		isb 0xF
 280              	@ 0 "" 2
 419:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** 
 281              		.loc 2 419 1
 282              		.thumb
 283              		.syntax unified
 284 0022 C046     		nop
 285              	.LBE59:
 286              	.LBE58:
 110:../drivers/fsl_smc.c ****     __DSB();
 111:../drivers/fsl_smc.c ****     __WFI();
 112:../drivers/fsl_smc.c ****     __ISB();
 113:../drivers/fsl_smc.c **** 
 114:../drivers/fsl_smc.c ****     return kStatus_Success;
 287              		.loc 1 114 12
 288 0024 0023     		movs	r3, #0
 115:../drivers/fsl_smc.c **** }
 289              		.loc 1 115 1
 290 0026 1800     		movs	r0, r3
 291 0028 BD46     		mov	sp, r7
 292 002a 02B0     		add	sp, sp, #8
 293              		@ sp needed
 294 002c 80BD     		pop	{r7, pc}
 295              	.L10:
 296 002e C046     		.align	2
 297              	.L9:
 298 0030 00ED00E0 		.word	-536810240
 299              		.cfi_endproc
 300              	.LFE63:
 302              		.section	.text.SMC_SetPowerModeStop,"ax",%progbits
 303              		.align	1
 304              		.global	SMC_SetPowerModeStop
 305              		.syntax unified
 306              		.code	16
 307              		.thumb_func
 308              		.fpu softvfp
 310              	SMC_SetPowerModeStop:
 311              	.LFB64:
 116:../drivers/fsl_smc.c **** 
 117:../drivers/fsl_smc.c **** status_t SMC_SetPowerModeStop(SMC_Type *base, smc_partial_stop_option_t option)
 118:../drivers/fsl_smc.c **** {
 312              		.loc 1 118 1
 313              		.cfi_startproc
 314              		@ args = 0, pretend = 0, frame = 16
 315              		@ frame_needed = 1, uses_anonymous_args = 0
 316 0000 80B5     		push	{r7, lr}
 317              		.cfi_def_cfa_offset 8
 318              		.cfi_offset 7, -8
 319              		.cfi_offset 14, -4
 320 0002 84B0     		sub	sp, sp, #16
 321              		.cfi_def_cfa_offset 24
 322 0004 00AF     		add	r7, sp, #0
 323              		.cfi_def_cfa_register 7
 324 0006 7860     		str	r0, [r7, #4]
 325 0008 0A00     		movs	r2, r1
 326 000a FB1C     		adds	r3, r7, #3
 327 000c 1A70     		strb	r2, [r3]
 119:../drivers/fsl_smc.c ****     uint8_t reg;
 120:../drivers/fsl_smc.c **** 
 121:../drivers/fsl_smc.c **** #if (defined(FSL_FEATURE_SMC_HAS_PSTOPO) && FSL_FEATURE_SMC_HAS_PSTOPO)
 122:../drivers/fsl_smc.c ****     /* configure the Partial Stop mode in Noraml Stop mode */
 123:../drivers/fsl_smc.c ****     reg = base->STOPCTRL;
 328              		.loc 1 123 9
 329 000e 0F20     		movs	r0, #15
 330 0010 3B18     		adds	r3, r7, r0
 331 0012 7A68     		ldr	r2, [r7, #4]
 332 0014 9278     		ldrb	r2, [r2, #2]
 333 0016 1A70     		strb	r2, [r3]
 124:../drivers/fsl_smc.c ****     reg &= ~SMC_STOPCTRL_PSTOPO_MASK;
 334              		.loc 1 124 9
 335 0018 3B18     		adds	r3, r7, r0
 336 001a 3A18     		adds	r2, r7, r0
 337 001c 1278     		ldrb	r2, [r2]
 338 001e 3F21     		movs	r1, #63
 339 0020 0A40     		ands	r2, r1
 340 0022 1A70     		strb	r2, [r3]
 125:../drivers/fsl_smc.c ****     reg |= ((uint32_t)option << SMC_STOPCTRL_PSTOPO_SHIFT);
 341              		.loc 1 125 30
 342 0024 FB1C     		adds	r3, r7, #3
 343 0026 1B78     		ldrb	r3, [r3]
 344 0028 9B01     		lsls	r3, r3, #6
 345 002a D9B2     		uxtb	r1, r3
 346              		.loc 1 125 9
 347 002c 3B18     		adds	r3, r7, r0
 348 002e 3A18     		adds	r2, r7, r0
 349 0030 1278     		ldrb	r2, [r2]
 350 0032 0A43     		orrs	r2, r1
 351 0034 1A70     		strb	r2, [r3]
 126:../drivers/fsl_smc.c ****     base->STOPCTRL = reg;
 352              		.loc 1 126 20
 353 0036 7B68     		ldr	r3, [r7, #4]
 354 0038 3A18     		adds	r2, r7, r0
 355 003a 1278     		ldrb	r2, [r2]
 356 003c 9A70     		strb	r2, [r3, #2]
 127:../drivers/fsl_smc.c **** #endif
 128:../drivers/fsl_smc.c **** 
 129:../drivers/fsl_smc.c ****     /* configure Normal Stop mode */
 130:../drivers/fsl_smc.c ****     reg = base->PMCTRL;
 357              		.loc 1 130 9
 358 003e 3B18     		adds	r3, r7, r0
 359 0040 7A68     		ldr	r2, [r7, #4]
 360 0042 5278     		ldrb	r2, [r2, #1]
 361 0044 1A70     		strb	r2, [r3]
 131:../drivers/fsl_smc.c ****     reg &= ~SMC_PMCTRL_STOPM_MASK;
 362              		.loc 1 131 9
 363 0046 3B18     		adds	r3, r7, r0
 364 0048 3A18     		adds	r2, r7, r0
 365 004a 1278     		ldrb	r2, [r2]
 366 004c 0721     		movs	r1, #7
 367 004e 8A43     		bics	r2, r1
 368 0050 1A70     		strb	r2, [r3]
 132:../drivers/fsl_smc.c ****     reg |= (kSMC_StopNormal << SMC_PMCTRL_STOPM_SHIFT);
 369              		.loc 1 132 9
 370 0052 3B18     		adds	r3, r7, r0
 371 0054 3A18     		adds	r2, r7, r0
 372 0056 1278     		ldrb	r2, [r2]
 373 0058 1A70     		strb	r2, [r3]
 133:../drivers/fsl_smc.c ****     base->PMCTRL = reg;
 374              		.loc 1 133 18
 375 005a 7B68     		ldr	r3, [r7, #4]
 376 005c 3A18     		adds	r2, r7, r0
 377 005e 1278     		ldrb	r2, [r2]
 378 0060 5A70     		strb	r2, [r3, #1]
 134:../drivers/fsl_smc.c **** 
 135:../drivers/fsl_smc.c ****     /* Set the SLEEPDEEP bit to enable deep sleep mode (stop mode) */
 136:../drivers/fsl_smc.c ****     SCB->SCR |= SCB_SCR_SLEEPDEEP_Msk;
 379              		.loc 1 136 14
 380 0062 0F4B     		ldr	r3, .L14
 381 0064 1A69     		ldr	r2, [r3, #16]
 382 0066 0E4B     		ldr	r3, .L14
 383 0068 0421     		movs	r1, #4
 384 006a 0A43     		orrs	r2, r1
 385 006c 1A61     		str	r2, [r3, #16]
 137:../drivers/fsl_smc.c **** 
 138:../drivers/fsl_smc.c ****     /* read back to make sure the configuration valid before enter stop mode */
 139:../drivers/fsl_smc.c ****     (void)base->PMCTRL;
 386              		.loc 1 139 5
 387 006e 7B68     		ldr	r3, [r7, #4]
 388 0070 5B78     		ldrb	r3, [r3, #1]
 389              	.LBB60:
 390              	.LBB61:
 429:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** }
 391              		.loc 2 429 3
 392              		.syntax divided
 393              	@ 429 "/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h" 1
 394 0072 BFF34F8F 		dsb 0xF
 395              	@ 0 "" 2
 396              		.loc 2 430 1
 397              		.thumb
 398              		.syntax unified
 399 0076 C046     		nop
 400              	.LBE61:
 401              	.LBE60:
 402              	.LBB62:
 403              	.LBB63:
 385:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** }
 404              		.loc 2 385 3
 405              		.syntax divided
 406              	@ 385 "/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h" 1
 407 0078 30BF     		wfi
 408              	@ 0 "" 2
 386:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** 
 409              		.loc 2 386 1
 410              		.thumb
 411              		.syntax unified
 412 007a C046     		nop
 413              	.LBE63:
 414              	.LBE62:
 415              	.LBB64:
 416              	.LBB65:
 418:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** }
 417              		.loc 2 418 3
 418              		.syntax divided
 419              	@ 418 "/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h" 1
 420 007c BFF36F8F 		isb 0xF
 421              	@ 0 "" 2
 419:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** 
 422              		.loc 2 419 1
 423              		.thumb
 424              		.syntax unified
 425 0080 C046     		nop
 426              	.LBE65:
 427              	.LBE64:
 140:../drivers/fsl_smc.c ****     __DSB();
 141:../drivers/fsl_smc.c ****     __WFI();
 142:../drivers/fsl_smc.c ****     __ISB();
 143:../drivers/fsl_smc.c **** 
 144:../drivers/fsl_smc.c ****     /* check whether the power mode enter Stop mode succeed */
 145:../drivers/fsl_smc.c ****     if (base->PMCTRL & SMC_PMCTRL_STOPA_MASK)
 428              		.loc 1 145 13
 429 0082 7B68     		ldr	r3, [r7, #4]
 430 0084 5B78     		ldrb	r3, [r3, #1]
 431 0086 DBB2     		uxtb	r3, r3
 432              		.loc 1 145 22
 433 0088 1A00     		movs	r2, r3
 434 008a 0823     		movs	r3, #8
 435 008c 1340     		ands	r3, r2
 436              		.loc 1 145 8
 437 008e 01D0     		beq	.L12
 146:../drivers/fsl_smc.c ****     {
 147:../drivers/fsl_smc.c ****         return kStatus_SMC_StopAbort;
 438              		.loc 1 147 16
 439 0090 044B     		ldr	r3, .L14+4
 440 0092 00E0     		b	.L13
 441              	.L12:
 148:../drivers/fsl_smc.c ****     }
 149:../drivers/fsl_smc.c ****     else
 150:../drivers/fsl_smc.c ****     {
 151:../drivers/fsl_smc.c ****         return kStatus_Success;
 442              		.loc 1 151 16
 443 0094 0023     		movs	r3, #0
 444              	.L13:
 152:../drivers/fsl_smc.c ****     }
 153:../drivers/fsl_smc.c **** }
 445              		.loc 1 153 1
 446 0096 1800     		movs	r0, r3
 447 0098 BD46     		mov	sp, r7
 448 009a 04B0     		add	sp, sp, #16
 449              		@ sp needed
 450 009c 80BD     		pop	{r7, pc}
 451              	.L15:
 452 009e C046     		.align	2
 453              	.L14:
 454 00a0 00ED00E0 		.word	-536810240
 455 00a4 3C0F0000 		.word	3900
 456              		.cfi_endproc
 457              	.LFE64:
 459              		.section	.text.SMC_SetPowerModeVlpr,"ax",%progbits
 460              		.align	1
 461              		.global	SMC_SetPowerModeVlpr
 462              		.syntax unified
 463              		.code	16
 464              		.thumb_func
 465              		.fpu softvfp
 467              	SMC_SetPowerModeVlpr:
 468              	.LFB65:
 154:../drivers/fsl_smc.c **** 
 155:../drivers/fsl_smc.c **** status_t SMC_SetPowerModeVlpr(SMC_Type *base
 156:../drivers/fsl_smc.c **** #if (defined(FSL_FEATURE_SMC_HAS_LPWUI) && FSL_FEATURE_SMC_HAS_LPWUI)
 157:../drivers/fsl_smc.c ****                               ,
 158:../drivers/fsl_smc.c ****                               bool wakeupMode
 159:../drivers/fsl_smc.c **** #endif
 160:../drivers/fsl_smc.c ****                               )
 161:../drivers/fsl_smc.c **** {
 469              		.loc 1 161 1
 470              		.cfi_startproc
 471              		@ args = 0, pretend = 0, frame = 16
 472              		@ frame_needed = 1, uses_anonymous_args = 0
 473 0000 80B5     		push	{r7, lr}
 474              		.cfi_def_cfa_offset 8
 475              		.cfi_offset 7, -8
 476              		.cfi_offset 14, -4
 477 0002 84B0     		sub	sp, sp, #16
 478              		.cfi_def_cfa_offset 24
 479 0004 00AF     		add	r7, sp, #0
 480              		.cfi_def_cfa_register 7
 481 0006 7860     		str	r0, [r7, #4]
 162:../drivers/fsl_smc.c ****     uint8_t reg;
 163:../drivers/fsl_smc.c **** 
 164:../drivers/fsl_smc.c ****     reg = base->PMCTRL;
 482              		.loc 1 164 9
 483 0008 0F20     		movs	r0, #15
 484 000a 3B18     		adds	r3, r7, r0
 485 000c 7A68     		ldr	r2, [r7, #4]
 486 000e 5278     		ldrb	r2, [r2, #1]
 487 0010 1A70     		strb	r2, [r3]
 165:../drivers/fsl_smc.c **** #if (defined(FSL_FEATURE_SMC_HAS_LPWUI) && FSL_FEATURE_SMC_HAS_LPWUI)
 166:../drivers/fsl_smc.c ****     /* configure whether the system remains in VLP mode on an interrupt */
 167:../drivers/fsl_smc.c ****     if (wakeupMode)
 168:../drivers/fsl_smc.c ****     {
 169:../drivers/fsl_smc.c ****         /* exits to RUN mode on an interrupt */
 170:../drivers/fsl_smc.c ****         reg |= SMC_PMCTRL_LPWUI_MASK;
 171:../drivers/fsl_smc.c ****     }
 172:../drivers/fsl_smc.c ****     else
 173:../drivers/fsl_smc.c ****     {
 174:../drivers/fsl_smc.c ****         /* remains in VLP mode on an interrupt */
 175:../drivers/fsl_smc.c ****         reg &= ~SMC_PMCTRL_LPWUI_MASK;
 176:../drivers/fsl_smc.c ****     }
 177:../drivers/fsl_smc.c **** #endif /* FSL_FEATURE_SMC_HAS_LPWUI */
 178:../drivers/fsl_smc.c **** 
 179:../drivers/fsl_smc.c ****     /* configure VLPR mode */
 180:../drivers/fsl_smc.c ****     reg &= ~SMC_PMCTRL_RUNM_MASK;
 488              		.loc 1 180 9
 489 0012 3B18     		adds	r3, r7, r0
 490 0014 3A18     		adds	r2, r7, r0
 491 0016 1278     		ldrb	r2, [r2]
 492 0018 6021     		movs	r1, #96
 493 001a 8A43     		bics	r2, r1
 494 001c 1A70     		strb	r2, [r3]
 181:../drivers/fsl_smc.c ****     reg |= (kSMC_RunVlpr << SMC_PMCTRL_RUNM_SHIFT);
 495              		.loc 1 181 9
 496 001e 3B18     		adds	r3, r7, r0
 497 0020 3A18     		adds	r2, r7, r0
 498 0022 1278     		ldrb	r2, [r2]
 499 0024 4021     		movs	r1, #64
 500 0026 0A43     		orrs	r2, r1
 501 0028 1A70     		strb	r2, [r3]
 182:../drivers/fsl_smc.c ****     base->PMCTRL = reg;
 502              		.loc 1 182 18
 503 002a 7B68     		ldr	r3, [r7, #4]
 504 002c 3A18     		adds	r2, r7, r0
 505 002e 1278     		ldrb	r2, [r2]
 506 0030 5A70     		strb	r2, [r3, #1]
 183:../drivers/fsl_smc.c **** 
 184:../drivers/fsl_smc.c ****     return kStatus_Success;
 507              		.loc 1 184 12
 508 0032 0023     		movs	r3, #0
 185:../drivers/fsl_smc.c **** }
 509              		.loc 1 185 1
 510 0034 1800     		movs	r0, r3
 511 0036 BD46     		mov	sp, r7
 512 0038 04B0     		add	sp, sp, #16
 513              		@ sp needed
 514 003a 80BD     		pop	{r7, pc}
 515              		.cfi_endproc
 516              	.LFE65:
 518              		.section	.text.SMC_SetPowerModeVlpw,"ax",%progbits
 519              		.align	1
 520              		.global	SMC_SetPowerModeVlpw
 521              		.syntax unified
 522              		.code	16
 523              		.thumb_func
 524              		.fpu softvfp
 526              	SMC_SetPowerModeVlpw:
 527              	.LFB66:
 186:../drivers/fsl_smc.c **** 
 187:../drivers/fsl_smc.c **** status_t SMC_SetPowerModeVlpw(SMC_Type *base)
 188:../drivers/fsl_smc.c **** {
 528              		.loc 1 188 1
 529              		.cfi_startproc
 530              		@ args = 0, pretend = 0, frame = 8
 531              		@ frame_needed = 1, uses_anonymous_args = 0
 532 0000 80B5     		push	{r7, lr}
 533              		.cfi_def_cfa_offset 8
 534              		.cfi_offset 7, -8
 535              		.cfi_offset 14, -4
 536 0002 82B0     		sub	sp, sp, #8
 537              		.cfi_def_cfa_offset 16
 538 0004 00AF     		add	r7, sp, #0
 539              		.cfi_def_cfa_register 7
 540 0006 7860     		str	r0, [r7, #4]
 189:../drivers/fsl_smc.c ****     /* configure VLPW mode */
 190:../drivers/fsl_smc.c ****     /* Set the SLEEPDEEP bit to enable deep sleep mode */
 191:../drivers/fsl_smc.c ****     SCB->SCR &= ~SCB_SCR_SLEEPDEEP_Msk;
 541              		.loc 1 191 14
 542 0008 094B     		ldr	r3, .L20
 543 000a 1A69     		ldr	r2, [r3, #16]
 544 000c 084B     		ldr	r3, .L20
 545 000e 0421     		movs	r1, #4
 546 0010 8A43     		bics	r2, r1
 547 0012 1A61     		str	r2, [r3, #16]
 548              	.LBB66:
 549              	.LBB67:
 429:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** }
 550              		.loc 2 429 3
 551              		.syntax divided
 552              	@ 429 "/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h" 1
 553 0014 BFF34F8F 		dsb 0xF
 554              	@ 0 "" 2
 555              		.loc 2 430 1
 556              		.thumb
 557              		.syntax unified
 558 0018 C046     		nop
 559              	.LBE67:
 560              	.LBE66:
 561              	.LBB68:
 562              	.LBB69:
 385:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** }
 563              		.loc 2 385 3
 564              		.syntax divided
 565              	@ 385 "/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h" 1
 566 001a 30BF     		wfi
 567              	@ 0 "" 2
 386:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** 
 568              		.loc 2 386 1
 569              		.thumb
 570              		.syntax unified
 571 001c C046     		nop
 572              	.LBE69:
 573              	.LBE68:
 574              	.LBB70:
 575              	.LBB71:
 418:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** }
 576              		.loc 2 418 3
 577              		.syntax divided
 578              	@ 418 "/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h" 1
 579 001e BFF36F8F 		isb 0xF
 580              	@ 0 "" 2
 419:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** 
 581              		.loc 2 419 1
 582              		.thumb
 583              		.syntax unified
 584 0022 C046     		nop
 585              	.LBE71:
 586              	.LBE70:
 192:../drivers/fsl_smc.c ****     __DSB();
 193:../drivers/fsl_smc.c ****     __WFI();
 194:../drivers/fsl_smc.c ****     __ISB();
 195:../drivers/fsl_smc.c **** 
 196:../drivers/fsl_smc.c ****     return kStatus_Success;
 587              		.loc 1 196 12
 588 0024 0023     		movs	r3, #0
 197:../drivers/fsl_smc.c **** }
 589              		.loc 1 197 1
 590 0026 1800     		movs	r0, r3
 591 0028 BD46     		mov	sp, r7
 592 002a 02B0     		add	sp, sp, #8
 593              		@ sp needed
 594 002c 80BD     		pop	{r7, pc}
 595              	.L21:
 596 002e C046     		.align	2
 597              	.L20:
 598 0030 00ED00E0 		.word	-536810240
 599              		.cfi_endproc
 600              	.LFE66:
 602              		.section	.text.SMC_SetPowerModeVlps,"ax",%progbits
 603              		.align	1
 604              		.global	SMC_SetPowerModeVlps
 605              		.syntax unified
 606              		.code	16
 607              		.thumb_func
 608              		.fpu softvfp
 610              	SMC_SetPowerModeVlps:
 611              	.LFB67:
 198:../drivers/fsl_smc.c **** 
 199:../drivers/fsl_smc.c **** status_t SMC_SetPowerModeVlps(SMC_Type *base)
 200:../drivers/fsl_smc.c **** {
 612              		.loc 1 200 1
 613              		.cfi_startproc
 614              		@ args = 0, pretend = 0, frame = 16
 615              		@ frame_needed = 1, uses_anonymous_args = 0
 616 0000 80B5     		push	{r7, lr}
 617              		.cfi_def_cfa_offset 8
 618              		.cfi_offset 7, -8
 619              		.cfi_offset 14, -4
 620 0002 84B0     		sub	sp, sp, #16
 621              		.cfi_def_cfa_offset 24
 622 0004 00AF     		add	r7, sp, #0
 623              		.cfi_def_cfa_register 7
 624 0006 7860     		str	r0, [r7, #4]
 201:../drivers/fsl_smc.c ****     uint8_t reg;
 202:../drivers/fsl_smc.c **** 
 203:../drivers/fsl_smc.c ****     /* configure VLPS mode */
 204:../drivers/fsl_smc.c ****     reg = base->PMCTRL;
 625              		.loc 1 204 9
 626 0008 0F20     		movs	r0, #15
 627 000a 3B18     		adds	r3, r7, r0
 628 000c 7A68     		ldr	r2, [r7, #4]
 629 000e 5278     		ldrb	r2, [r2, #1]
 630 0010 1A70     		strb	r2, [r3]
 205:../drivers/fsl_smc.c ****     reg &= ~SMC_PMCTRL_STOPM_MASK;
 631              		.loc 1 205 9
 632 0012 3B18     		adds	r3, r7, r0
 633 0014 3A18     		adds	r2, r7, r0
 634 0016 1278     		ldrb	r2, [r2]
 635 0018 0721     		movs	r1, #7
 636 001a 8A43     		bics	r2, r1
 637 001c 1A70     		strb	r2, [r3]
 206:../drivers/fsl_smc.c ****     reg |= (kSMC_StopVlps << SMC_PMCTRL_STOPM_SHIFT);
 638              		.loc 1 206 9
 639 001e 3B18     		adds	r3, r7, r0
 640 0020 3A18     		adds	r2, r7, r0
 641 0022 1278     		ldrb	r2, [r2]
 642 0024 0221     		movs	r1, #2
 643 0026 0A43     		orrs	r2, r1
 644 0028 1A70     		strb	r2, [r3]
 207:../drivers/fsl_smc.c ****     base->PMCTRL = reg;
 645              		.loc 1 207 18
 646 002a 7B68     		ldr	r3, [r7, #4]
 647 002c 3A18     		adds	r2, r7, r0
 648 002e 1278     		ldrb	r2, [r2]
 649 0030 5A70     		strb	r2, [r3, #1]
 208:../drivers/fsl_smc.c **** 
 209:../drivers/fsl_smc.c ****     /* Set the SLEEPDEEP bit to enable deep sleep mode */
 210:../drivers/fsl_smc.c ****     SCB->SCR |= SCB_SCR_SLEEPDEEP_Msk;
 650              		.loc 1 210 14
 651 0032 0F4B     		ldr	r3, .L25
 652 0034 1A69     		ldr	r2, [r3, #16]
 653 0036 0E4B     		ldr	r3, .L25
 654 0038 0421     		movs	r1, #4
 655 003a 0A43     		orrs	r2, r1
 656 003c 1A61     		str	r2, [r3, #16]
 211:../drivers/fsl_smc.c **** 
 212:../drivers/fsl_smc.c ****     /* read back to make sure the configuration valid before enter stop mode */
 213:../drivers/fsl_smc.c ****     (void)base->PMCTRL;
 657              		.loc 1 213 5
 658 003e 7B68     		ldr	r3, [r7, #4]
 659 0040 5B78     		ldrb	r3, [r3, #1]
 660              	.LBB72:
 661              	.LBB73:
 429:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** }
 662              		.loc 2 429 3
 663              		.syntax divided
 664              	@ 429 "/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h" 1
 665 0042 BFF34F8F 		dsb 0xF
 666              	@ 0 "" 2
 667              		.loc 2 430 1
 668              		.thumb
 669              		.syntax unified
 670 0046 C046     		nop
 671              	.LBE73:
 672              	.LBE72:
 673              	.LBB74:
 674              	.LBB75:
 385:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** }
 675              		.loc 2 385 3
 676              		.syntax divided
 677              	@ 385 "/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h" 1
 678 0048 30BF     		wfi
 679              	@ 0 "" 2
 386:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** 
 680              		.loc 2 386 1
 681              		.thumb
 682              		.syntax unified
 683 004a C046     		nop
 684              	.LBE75:
 685              	.LBE74:
 686              	.LBB76:
 687              	.LBB77:
 418:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** }
 688              		.loc 2 418 3
 689              		.syntax divided
 690              	@ 418 "/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h" 1
 691 004c BFF36F8F 		isb 0xF
 692              	@ 0 "" 2
 419:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** 
 693              		.loc 2 419 1
 694              		.thumb
 695              		.syntax unified
 696 0050 C046     		nop
 697              	.LBE77:
 698              	.LBE76:
 214:../drivers/fsl_smc.c ****     __DSB();
 215:../drivers/fsl_smc.c ****     __WFI();
 216:../drivers/fsl_smc.c ****     __ISB();
 217:../drivers/fsl_smc.c **** 
 218:../drivers/fsl_smc.c ****     /* check whether the power mode enter VLPS mode succeed */
 219:../drivers/fsl_smc.c ****     if (base->PMCTRL & SMC_PMCTRL_STOPA_MASK)
 699              		.loc 1 219 13
 700 0052 7B68     		ldr	r3, [r7, #4]
 701 0054 5B78     		ldrb	r3, [r3, #1]
 702 0056 DBB2     		uxtb	r3, r3
 703              		.loc 1 219 22
 704 0058 1A00     		movs	r2, r3
 705 005a 0823     		movs	r3, #8
 706 005c 1340     		ands	r3, r2
 707              		.loc 1 219 8
 708 005e 01D0     		beq	.L23
 220:../drivers/fsl_smc.c ****     {
 221:../drivers/fsl_smc.c ****         return kStatus_SMC_StopAbort;
 709              		.loc 1 221 16
 710 0060 044B     		ldr	r3, .L25+4
 711 0062 00E0     		b	.L24
 712              	.L23:
 222:../drivers/fsl_smc.c ****     }
 223:../drivers/fsl_smc.c ****     else
 224:../drivers/fsl_smc.c ****     {
 225:../drivers/fsl_smc.c ****         return kStatus_Success;
 713              		.loc 1 225 16
 714 0064 0023     		movs	r3, #0
 715              	.L24:
 226:../drivers/fsl_smc.c ****     }
 227:../drivers/fsl_smc.c **** }
 716              		.loc 1 227 1
 717 0066 1800     		movs	r0, r3
 718 0068 BD46     		mov	sp, r7
 719 006a 04B0     		add	sp, sp, #16
 720              		@ sp needed
 721 006c 80BD     		pop	{r7, pc}
 722              	.L26:
 723 006e C046     		.align	2
 724              	.L25:
 725 0070 00ED00E0 		.word	-536810240
 726 0074 3C0F0000 		.word	3900
 727              		.cfi_endproc
 728              	.LFE67:
 730              		.section	.text.SMC_SetPowerModeLls,"ax",%progbits
 731              		.align	1
 732              		.global	SMC_SetPowerModeLls
 733              		.syntax unified
 734              		.code	16
 735              		.thumb_func
 736              		.fpu softvfp
 738              	SMC_SetPowerModeLls:
 739              	.LFB68:
 228:../drivers/fsl_smc.c **** 
 229:../drivers/fsl_smc.c **** #if (defined(FSL_FEATURE_SMC_HAS_LOW_LEAKAGE_STOP_MODE) && FSL_FEATURE_SMC_HAS_LOW_LEAKAGE_STOP_MOD
 230:../drivers/fsl_smc.c **** status_t SMC_SetPowerModeLls(SMC_Type *base
 231:../drivers/fsl_smc.c **** #if ((defined(FSL_FEATURE_SMC_HAS_LLS_SUBMODE) && FSL_FEATURE_SMC_HAS_LLS_SUBMODE) || \
 232:../drivers/fsl_smc.c ****      (defined(FSL_FEATURE_SMC_HAS_LPOPO) && FSL_FEATURE_SMC_HAS_LPOPO))
 233:../drivers/fsl_smc.c ****                              ,
 234:../drivers/fsl_smc.c ****                              const smc_power_mode_lls_config_t *config
 235:../drivers/fsl_smc.c **** #endif
 236:../drivers/fsl_smc.c ****                              )
 237:../drivers/fsl_smc.c **** {
 740              		.loc 1 237 1
 741              		.cfi_startproc
 742              		@ args = 0, pretend = 0, frame = 16
 743              		@ frame_needed = 1, uses_anonymous_args = 0
 744 0000 80B5     		push	{r7, lr}
 745              		.cfi_def_cfa_offset 8
 746              		.cfi_offset 7, -8
 747              		.cfi_offset 14, -4
 748 0002 84B0     		sub	sp, sp, #16
 749              		.cfi_def_cfa_offset 24
 750 0004 00AF     		add	r7, sp, #0
 751              		.cfi_def_cfa_register 7
 752 0006 7860     		str	r0, [r7, #4]
 238:../drivers/fsl_smc.c ****     uint8_t reg;
 239:../drivers/fsl_smc.c **** 
 240:../drivers/fsl_smc.c ****     /* configure to LLS mode */
 241:../drivers/fsl_smc.c ****     reg = base->PMCTRL;
 753              		.loc 1 241 9
 754 0008 0F20     		movs	r0, #15
 755 000a 3B18     		adds	r3, r7, r0
 756 000c 7A68     		ldr	r2, [r7, #4]
 757 000e 5278     		ldrb	r2, [r2, #1]
 758 0010 1A70     		strb	r2, [r3]
 242:../drivers/fsl_smc.c ****     reg &= ~SMC_PMCTRL_STOPM_MASK;
 759              		.loc 1 242 9
 760 0012 3B18     		adds	r3, r7, r0
 761 0014 3A18     		adds	r2, r7, r0
 762 0016 1278     		ldrb	r2, [r2]
 763 0018 0721     		movs	r1, #7
 764 001a 8A43     		bics	r2, r1
 765 001c 1A70     		strb	r2, [r3]
 243:../drivers/fsl_smc.c ****     reg |= (kSMC_StopLls << SMC_PMCTRL_STOPM_SHIFT);
 766              		.loc 1 243 9
 767 001e 3B18     		adds	r3, r7, r0
 768 0020 3A18     		adds	r2, r7, r0
 769 0022 1278     		ldrb	r2, [r2]
 770 0024 0321     		movs	r1, #3
 771 0026 0A43     		orrs	r2, r1
 772 0028 1A70     		strb	r2, [r3]
 244:../drivers/fsl_smc.c ****     base->PMCTRL = reg;
 773              		.loc 1 244 18
 774 002a 7B68     		ldr	r3, [r7, #4]
 775 002c 3A18     		adds	r2, r7, r0
 776 002e 1278     		ldrb	r2, [r2]
 777 0030 5A70     		strb	r2, [r3, #1]
 245:../drivers/fsl_smc.c **** 
 246:../drivers/fsl_smc.c **** /* configure LLS sub-mode*/
 247:../drivers/fsl_smc.c **** #if (defined(FSL_FEATURE_SMC_HAS_LLS_SUBMODE) && FSL_FEATURE_SMC_HAS_LLS_SUBMODE)
 248:../drivers/fsl_smc.c ****     reg = base->STOPCTRL;
 249:../drivers/fsl_smc.c ****     reg &= ~SMC_STOPCTRL_LLSM_MASK;
 250:../drivers/fsl_smc.c ****     reg |= ((uint32_t)config->subMode << SMC_STOPCTRL_LLSM_SHIFT);
 251:../drivers/fsl_smc.c ****     base->STOPCTRL = reg;
 252:../drivers/fsl_smc.c **** #endif /* FSL_FEATURE_SMC_HAS_LLS_SUBMODE */
 253:../drivers/fsl_smc.c **** 
 254:../drivers/fsl_smc.c **** #if (defined(FSL_FEATURE_SMC_HAS_LPOPO) && FSL_FEATURE_SMC_HAS_LPOPO)
 255:../drivers/fsl_smc.c ****     if (config->enableLpoClock)
 256:../drivers/fsl_smc.c ****     {
 257:../drivers/fsl_smc.c ****         base->STOPCTRL &= ~SMC_STOPCTRL_LPOPO_MASK;
 258:../drivers/fsl_smc.c ****     }
 259:../drivers/fsl_smc.c ****     else
 260:../drivers/fsl_smc.c ****     {
 261:../drivers/fsl_smc.c ****         base->STOPCTRL |= SMC_STOPCTRL_LPOPO_MASK;
 262:../drivers/fsl_smc.c ****     }
 263:../drivers/fsl_smc.c **** #endif /* FSL_FEATURE_SMC_HAS_LPOPO */
 264:../drivers/fsl_smc.c **** 
 265:../drivers/fsl_smc.c ****     /* Set the SLEEPDEEP bit to enable deep sleep mode */
 266:../drivers/fsl_smc.c ****     SCB->SCR |= SCB_SCR_SLEEPDEEP_Msk;
 778              		.loc 1 266 14
 779 0032 0F4B     		ldr	r3, .L30
 780 0034 1A69     		ldr	r2, [r3, #16]
 781 0036 0E4B     		ldr	r3, .L30
 782 0038 0421     		movs	r1, #4
 783 003a 0A43     		orrs	r2, r1
 784 003c 1A61     		str	r2, [r3, #16]
 267:../drivers/fsl_smc.c **** 
 268:../drivers/fsl_smc.c ****     /* read back to make sure the configuration valid before enter stop mode */
 269:../drivers/fsl_smc.c ****     (void)base->PMCTRL;
 785              		.loc 1 269 5
 786 003e 7B68     		ldr	r3, [r7, #4]
 787 0040 5B78     		ldrb	r3, [r3, #1]
 788              	.LBB78:
 789              	.LBB79:
 429:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** }
 790              		.loc 2 429 3
 791              		.syntax divided
 792              	@ 429 "/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h" 1
 793 0042 BFF34F8F 		dsb 0xF
 794              	@ 0 "" 2
 795              		.loc 2 430 1
 796              		.thumb
 797              		.syntax unified
 798 0046 C046     		nop
 799              	.LBE79:
 800              	.LBE78:
 801              	.LBB80:
 802              	.LBB81:
 385:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** }
 803              		.loc 2 385 3
 804              		.syntax divided
 805              	@ 385 "/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h" 1
 806 0048 30BF     		wfi
 807              	@ 0 "" 2
 386:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** 
 808              		.loc 2 386 1
 809              		.thumb
 810              		.syntax unified
 811 004a C046     		nop
 812              	.LBE81:
 813              	.LBE80:
 814              	.LBB82:
 815              	.LBB83:
 418:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** }
 816              		.loc 2 418 3
 817              		.syntax divided
 818              	@ 418 "/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h" 1
 819 004c BFF36F8F 		isb 0xF
 820              	@ 0 "" 2
 419:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** 
 821              		.loc 2 419 1
 822              		.thumb
 823              		.syntax unified
 824 0050 C046     		nop
 825              	.LBE83:
 826              	.LBE82:
 270:../drivers/fsl_smc.c ****     __DSB();
 271:../drivers/fsl_smc.c ****     __WFI();
 272:../drivers/fsl_smc.c ****     __ISB();
 273:../drivers/fsl_smc.c **** 
 274:../drivers/fsl_smc.c ****     /* check whether the power mode enter LLS mode succeed */
 275:../drivers/fsl_smc.c ****     if (base->PMCTRL & SMC_PMCTRL_STOPA_MASK)
 827              		.loc 1 275 13
 828 0052 7B68     		ldr	r3, [r7, #4]
 829 0054 5B78     		ldrb	r3, [r3, #1]
 830 0056 DBB2     		uxtb	r3, r3
 831              		.loc 1 275 22
 832 0058 1A00     		movs	r2, r3
 833 005a 0823     		movs	r3, #8
 834 005c 1340     		ands	r3, r2
 835              		.loc 1 275 8
 836 005e 01D0     		beq	.L28
 276:../drivers/fsl_smc.c ****     {
 277:../drivers/fsl_smc.c ****         return kStatus_SMC_StopAbort;
 837              		.loc 1 277 16
 838 0060 044B     		ldr	r3, .L30+4
 839 0062 00E0     		b	.L29
 840              	.L28:
 278:../drivers/fsl_smc.c ****     }
 279:../drivers/fsl_smc.c ****     else
 280:../drivers/fsl_smc.c ****     {
 281:../drivers/fsl_smc.c ****         return kStatus_Success;
 841              		.loc 1 281 16
 842 0064 0023     		movs	r3, #0
 843              	.L29:
 282:../drivers/fsl_smc.c ****     }
 283:../drivers/fsl_smc.c **** }
 844              		.loc 1 283 1
 845 0066 1800     		movs	r0, r3
 846 0068 BD46     		mov	sp, r7
 847 006a 04B0     		add	sp, sp, #16
 848              		@ sp needed
 849 006c 80BD     		pop	{r7, pc}
 850              	.L31:
 851 006e C046     		.align	2
 852              	.L30:
 853 0070 00ED00E0 		.word	-536810240
 854 0074 3C0F0000 		.word	3900
 855              		.cfi_endproc
 856              	.LFE68:
 858              		.section	.text.SMC_SetPowerModeVlls,"ax",%progbits
 859              		.align	1
 860              		.global	SMC_SetPowerModeVlls
 861              		.syntax unified
 862              		.code	16
 863              		.thumb_func
 864              		.fpu softvfp
 866              	SMC_SetPowerModeVlls:
 867              	.LFB69:
 284:../drivers/fsl_smc.c **** #endif /* FSL_FEATURE_SMC_HAS_LOW_LEAKAGE_STOP_MODE */
 285:../drivers/fsl_smc.c **** 
 286:../drivers/fsl_smc.c **** #if (defined(FSL_FEATURE_SMC_HAS_VERY_LOW_LEAKAGE_STOP_MODE) && FSL_FEATURE_SMC_HAS_VERY_LOW_LEAKAG
 287:../drivers/fsl_smc.c **** status_t SMC_SetPowerModeVlls(SMC_Type *base, const smc_power_mode_vlls_config_t *config)
 288:../drivers/fsl_smc.c **** {
 868              		.loc 1 288 1
 869              		.cfi_startproc
 870              		@ args = 0, pretend = 0, frame = 16
 871              		@ frame_needed = 1, uses_anonymous_args = 0
 872 0000 80B5     		push	{r7, lr}
 873              		.cfi_def_cfa_offset 8
 874              		.cfi_offset 7, -8
 875              		.cfi_offset 14, -4
 876 0002 84B0     		sub	sp, sp, #16
 877              		.cfi_def_cfa_offset 24
 878 0004 00AF     		add	r7, sp, #0
 879              		.cfi_def_cfa_register 7
 880 0006 7860     		str	r0, [r7, #4]
 881 0008 3960     		str	r1, [r7]
 289:../drivers/fsl_smc.c ****     uint8_t reg;
 290:../drivers/fsl_smc.c **** 
 291:../drivers/fsl_smc.c **** #if (defined(FSL_FEATURE_SMC_HAS_PORPO) && FSL_FEATURE_SMC_HAS_PORPO)
 292:../drivers/fsl_smc.c **** #if (defined(FSL_FEATURE_SMC_USE_VLLSCTRL_REG) && FSL_FEATURE_SMC_USE_VLLSCTRL_REG) ||     \
 293:../drivers/fsl_smc.c ****     (defined(FSL_FEATURE_SMC_USE_STOPCTRL_VLLSM) && FSL_FEATURE_SMC_USE_STOPCTRL_VLLSM) || \
 294:../drivers/fsl_smc.c ****     (defined(FSL_FEATURE_SMC_HAS_LLS_SUBMODE) && FSL_FEATURE_SMC_HAS_LLS_SUBMODE)
 295:../drivers/fsl_smc.c ****     if (config->subMode == kSMC_StopSub0)
 882              		.loc 1 295 15
 883 000a 3B68     		ldr	r3, [r7]
 884 000c 1B78     		ldrb	r3, [r3]
 885              		.loc 1 295 8
 886 000e 002B     		cmp	r3, #0
 887 0010 14D1     		bne	.L33
 296:../drivers/fsl_smc.c **** #endif
 297:../drivers/fsl_smc.c ****     {
 298:../drivers/fsl_smc.c ****         /* configure whether the Por Detect work in Vlls0 mode */
 299:../drivers/fsl_smc.c ****         if (config->enablePorDetectInVlls0)
 888              		.loc 1 299 19
 889 0012 3B68     		ldr	r3, [r7]
 890 0014 5B78     		ldrb	r3, [r3, #1]
 891              		.loc 1 299 12
 892 0016 002B     		cmp	r3, #0
 893 0018 08D0     		beq	.L34
 300:../drivers/fsl_smc.c ****         {
 301:../drivers/fsl_smc.c **** #if (defined(FSL_FEATURE_SMC_USE_VLLSCTRL_REG) && FSL_FEATURE_SMC_USE_VLLSCTRL_REG)
 302:../drivers/fsl_smc.c ****             base->VLLSCTRL &= ~SMC_VLLSCTRL_PORPO_MASK;
 303:../drivers/fsl_smc.c **** #else
 304:../drivers/fsl_smc.c ****             base->STOPCTRL &= ~SMC_STOPCTRL_PORPO_MASK;
 894              		.loc 1 304 28
 895 001a 7B68     		ldr	r3, [r7, #4]
 896 001c 9B78     		ldrb	r3, [r3, #2]
 897 001e DBB2     		uxtb	r3, r3
 898 0020 2022     		movs	r2, #32
 899 0022 9343     		bics	r3, r2
 900 0024 DAB2     		uxtb	r2, r3
 901 0026 7B68     		ldr	r3, [r7, #4]
 902 0028 9A70     		strb	r2, [r3, #2]
 903 002a 07E0     		b	.L33
 904              	.L34:
 305:../drivers/fsl_smc.c **** #endif
 306:../drivers/fsl_smc.c ****         }
 307:../drivers/fsl_smc.c ****         else
 308:../drivers/fsl_smc.c ****         {
 309:../drivers/fsl_smc.c **** #if (defined(FSL_FEATURE_SMC_USE_VLLSCTRL_REG) && FSL_FEATURE_SMC_USE_VLLSCTRL_REG)
 310:../drivers/fsl_smc.c ****             base->VLLSCTRL |= SMC_VLLSCTRL_PORPO_MASK;
 311:../drivers/fsl_smc.c **** #else
 312:../drivers/fsl_smc.c ****             base->STOPCTRL |= SMC_STOPCTRL_PORPO_MASK;
 905              		.loc 1 312 28
 906 002c 7B68     		ldr	r3, [r7, #4]
 907 002e 9B78     		ldrb	r3, [r3, #2]
 908 0030 DBB2     		uxtb	r3, r3
 909 0032 2022     		movs	r2, #32
 910 0034 1343     		orrs	r3, r2
 911 0036 DAB2     		uxtb	r2, r3
 912 0038 7B68     		ldr	r3, [r7, #4]
 913 003a 9A70     		strb	r2, [r3, #2]
 914              	.L33:
 313:../drivers/fsl_smc.c **** #endif
 314:../drivers/fsl_smc.c ****         }
 315:../drivers/fsl_smc.c ****     }
 316:../drivers/fsl_smc.c **** #endif /* FSL_FEATURE_SMC_HAS_PORPO */
 317:../drivers/fsl_smc.c **** 
 318:../drivers/fsl_smc.c **** #if (defined(FSL_FEATURE_SMC_HAS_RAM2_POWER_OPTION) && FSL_FEATURE_SMC_HAS_RAM2_POWER_OPTION)
 319:../drivers/fsl_smc.c ****     else if (config->subMode == kSMC_StopSub2)
 320:../drivers/fsl_smc.c ****     {
 321:../drivers/fsl_smc.c ****         /* configure whether the Por Detect work in Vlls0 mode */
 322:../drivers/fsl_smc.c ****         if (config->enableRam2InVlls2)
 323:../drivers/fsl_smc.c ****         {
 324:../drivers/fsl_smc.c **** #if (defined(FSL_FEATURE_SMC_USE_VLLSCTRL_REG) && FSL_FEATURE_SMC_USE_VLLSCTRL_REG)
 325:../drivers/fsl_smc.c ****             base->VLLSCTRL |= SMC_VLLSCTRL_RAM2PO_MASK;
 326:../drivers/fsl_smc.c **** #else
 327:../drivers/fsl_smc.c ****             base->STOPCTRL |= SMC_STOPCTRL_RAM2PO_MASK;
 328:../drivers/fsl_smc.c **** #endif
 329:../drivers/fsl_smc.c ****         }
 330:../drivers/fsl_smc.c ****         else
 331:../drivers/fsl_smc.c ****         {
 332:../drivers/fsl_smc.c **** #if (defined(FSL_FEATURE_SMC_USE_VLLSCTRL_REG) && FSL_FEATURE_SMC_USE_VLLSCTRL_REG)
 333:../drivers/fsl_smc.c ****             base->VLLSCTRL &= ~SMC_VLLSCTRL_RAM2PO_MASK;
 334:../drivers/fsl_smc.c **** #else
 335:../drivers/fsl_smc.c ****             base->STOPCTRL &= ~SMC_STOPCTRL_RAM2PO_MASK;
 336:../drivers/fsl_smc.c **** #endif
 337:../drivers/fsl_smc.c ****         }
 338:../drivers/fsl_smc.c ****     }
 339:../drivers/fsl_smc.c ****     else
 340:../drivers/fsl_smc.c ****     {
 341:../drivers/fsl_smc.c ****     }
 342:../drivers/fsl_smc.c **** #endif /* FSL_FEATURE_SMC_HAS_RAM2_POWER_OPTION */
 343:../drivers/fsl_smc.c **** 
 344:../drivers/fsl_smc.c ****     /* configure to VLLS mode */
 345:../drivers/fsl_smc.c ****     reg = base->PMCTRL;
 915              		.loc 1 345 9
 916 003c 0F20     		movs	r0, #15
 917 003e 3B18     		adds	r3, r7, r0
 918 0040 7A68     		ldr	r2, [r7, #4]
 919 0042 5278     		ldrb	r2, [r2, #1]
 920 0044 1A70     		strb	r2, [r3]
 346:../drivers/fsl_smc.c ****     reg &= ~SMC_PMCTRL_STOPM_MASK;
 921              		.loc 1 346 9
 922 0046 3B18     		adds	r3, r7, r0
 923 0048 3A18     		adds	r2, r7, r0
 924 004a 1278     		ldrb	r2, [r2]
 925 004c 0721     		movs	r1, #7
 926 004e 8A43     		bics	r2, r1
 927 0050 1A70     		strb	r2, [r3]
 347:../drivers/fsl_smc.c ****     reg |= (kSMC_StopVlls << SMC_PMCTRL_STOPM_SHIFT);
 928              		.loc 1 347 9
 929 0052 3B18     		adds	r3, r7, r0
 930 0054 3A18     		adds	r2, r7, r0
 931 0056 1278     		ldrb	r2, [r2]
 932 0058 0421     		movs	r1, #4
 933 005a 0A43     		orrs	r2, r1
 934 005c 1A70     		strb	r2, [r3]
 348:../drivers/fsl_smc.c ****     base->PMCTRL = reg;
 935              		.loc 1 348 18
 936 005e 7B68     		ldr	r3, [r7, #4]
 937 0060 3A18     		adds	r2, r7, r0
 938 0062 1278     		ldrb	r2, [r2]
 939 0064 5A70     		strb	r2, [r3, #1]
 349:../drivers/fsl_smc.c **** 
 350:../drivers/fsl_smc.c **** /* configure the VLLS sub-mode */
 351:../drivers/fsl_smc.c **** #if (defined(FSL_FEATURE_SMC_USE_VLLSCTRL_REG) && FSL_FEATURE_SMC_USE_VLLSCTRL_REG)
 352:../drivers/fsl_smc.c ****     reg = base->VLLSCTRL;
 353:../drivers/fsl_smc.c ****     reg &= ~SMC_VLLSCTRL_VLLSM_MASK;
 354:../drivers/fsl_smc.c ****     reg |= ((uint32_t)config->subMode << SMC_VLLSCTRL_VLLSM_SHIFT);
 355:../drivers/fsl_smc.c ****     base->VLLSCTRL = reg;
 356:../drivers/fsl_smc.c **** #else
 357:../drivers/fsl_smc.c **** #if (defined(FSL_FEATURE_SMC_HAS_LLS_SUBMODE) && FSL_FEATURE_SMC_HAS_LLS_SUBMODE)
 358:../drivers/fsl_smc.c ****     reg = base->STOPCTRL;
 359:../drivers/fsl_smc.c ****     reg &= ~SMC_STOPCTRL_LLSM_MASK;
 360:../drivers/fsl_smc.c ****     reg |= ((uint32_t)config->subMode << SMC_STOPCTRL_LLSM_SHIFT);
 361:../drivers/fsl_smc.c ****     base->STOPCTRL = reg;
 362:../drivers/fsl_smc.c **** #else
 363:../drivers/fsl_smc.c ****     reg = base->STOPCTRL;
 940              		.loc 1 363 9
 941 0066 3B18     		adds	r3, r7, r0
 942 0068 7A68     		ldr	r2, [r7, #4]
 943 006a 9278     		ldrb	r2, [r2, #2]
 944 006c 1A70     		strb	r2, [r3]
 364:../drivers/fsl_smc.c ****     reg &= ~SMC_STOPCTRL_VLLSM_MASK;
 945              		.loc 1 364 9
 946 006e 3B18     		adds	r3, r7, r0
 947 0070 3A18     		adds	r2, r7, r0
 948 0072 1278     		ldrb	r2, [r2]
 949 0074 0721     		movs	r1, #7
 950 0076 8A43     		bics	r2, r1
 951 0078 1A70     		strb	r2, [r3]
 365:../drivers/fsl_smc.c ****     reg |= ((uint32_t)config->subMode << SMC_STOPCTRL_VLLSM_SHIFT);
 952              		.loc 1 365 29
 953 007a 3B68     		ldr	r3, [r7]
 954 007c 1978     		ldrb	r1, [r3]
 955              		.loc 1 365 9
 956 007e 3B18     		adds	r3, r7, r0
 957 0080 3A18     		adds	r2, r7, r0
 958 0082 1278     		ldrb	r2, [r2]
 959 0084 0A43     		orrs	r2, r1
 960 0086 1A70     		strb	r2, [r3]
 366:../drivers/fsl_smc.c ****     base->STOPCTRL = reg;
 961              		.loc 1 366 20
 962 0088 7B68     		ldr	r3, [r7, #4]
 963 008a 3A18     		adds	r2, r7, r0
 964 008c 1278     		ldrb	r2, [r2]
 965 008e 9A70     		strb	r2, [r3, #2]
 367:../drivers/fsl_smc.c **** #endif /* FSL_FEATURE_SMC_HAS_LLS_SUBMODE */
 368:../drivers/fsl_smc.c **** #endif
 369:../drivers/fsl_smc.c **** 
 370:../drivers/fsl_smc.c **** #if (defined(FSL_FEATURE_SMC_HAS_LPOPO) && FSL_FEATURE_SMC_HAS_LPOPO)
 371:../drivers/fsl_smc.c ****     if (config->enableLpoClock)
 372:../drivers/fsl_smc.c ****     {
 373:../drivers/fsl_smc.c ****         base->STOPCTRL &= ~SMC_STOPCTRL_LPOPO_MASK;
 374:../drivers/fsl_smc.c ****     }
 375:../drivers/fsl_smc.c ****     else
 376:../drivers/fsl_smc.c ****     {
 377:../drivers/fsl_smc.c ****         base->STOPCTRL |= SMC_STOPCTRL_LPOPO_MASK;
 378:../drivers/fsl_smc.c ****     }
 379:../drivers/fsl_smc.c **** #endif /* FSL_FEATURE_SMC_HAS_LPOPO */
 380:../drivers/fsl_smc.c **** 
 381:../drivers/fsl_smc.c ****     /* Set the SLEEPDEEP bit to enable deep sleep mode */
 382:../drivers/fsl_smc.c ****     SCB->SCR |= SCB_SCR_SLEEPDEEP_Msk;
 966              		.loc 1 382 14
 967 0090 0E4B     		ldr	r3, .L37
 968 0092 1A69     		ldr	r2, [r3, #16]
 969 0094 0D4B     		ldr	r3, .L37
 970 0096 0421     		movs	r1, #4
 971 0098 0A43     		orrs	r2, r1
 972 009a 1A61     		str	r2, [r3, #16]
 383:../drivers/fsl_smc.c **** 
 384:../drivers/fsl_smc.c ****     /* read back to make sure the configuration valid before enter stop mode */
 385:../drivers/fsl_smc.c ****     (void)base->PMCTRL;
 973              		.loc 1 385 5
 974 009c 7B68     		ldr	r3, [r7, #4]
 975 009e 5B78     		ldrb	r3, [r3, #1]
 976              	.LBB84:
 977              	.LBB85:
 429:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** }
 978              		.loc 2 429 3
 979              		.syntax divided
 980              	@ 429 "/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h" 1
 981 00a0 BFF34F8F 		dsb 0xF
 982              	@ 0 "" 2
 983              		.loc 2 430 1
 984              		.thumb
 985              		.syntax unified
 986 00a4 C046     		nop
 987              	.LBE85:
 988              	.LBE84:
 989              	.LBB86:
 990              	.LBB87:
 385:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** }
 991              		.loc 2 385 3
 992              		.syntax divided
 993              	@ 385 "/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h" 1
 994 00a6 30BF     		wfi
 995              	@ 0 "" 2
 386:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** 
 996              		.loc 2 386 1
 997              		.thumb
 998              		.syntax unified
 999 00a8 C046     		nop
 1000              	.LBE87:
 1001              	.LBE86:
 1002              	.LBB88:
 1003              	.LBB89:
 418:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** }
 1004              		.loc 2 418 3
 1005              		.syntax divided
 1006              	@ 418 "/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h" 1
 1007 00aa BFF36F8F 		isb 0xF
 1008              	@ 0 "" 2
 419:/home/arpit/studies/pes/Blinkenlights/CMSIS/cmsis_gcc.h **** 
 1009              		.loc 2 419 1
 1010              		.thumb
 1011              		.syntax unified
 1012 00ae C046     		nop
 1013              	.LBE89:
 1014              	.LBE88:
 386:../drivers/fsl_smc.c ****     __DSB();
 387:../drivers/fsl_smc.c ****     __WFI();
 388:../drivers/fsl_smc.c ****     __ISB();
 389:../drivers/fsl_smc.c **** 
 390:../drivers/fsl_smc.c ****     /* check whether the power mode enter LLS mode succeed */
 391:../drivers/fsl_smc.c ****     if (base->PMCTRL & SMC_PMCTRL_STOPA_MASK)
 1015              		.loc 1 391 13
 1016 00b0 7B68     		ldr	r3, [r7, #4]
 1017 00b2 5B78     		ldrb	r3, [r3, #1]
 1018 00b4 DBB2     		uxtb	r3, r3
 1019              		.loc 1 391 22
 1020 00b6 1A00     		movs	r2, r3
 1021 00b8 0823     		movs	r3, #8
 1022 00ba 1340     		ands	r3, r2
 1023              		.loc 1 391 8
 1024 00bc 01D0     		beq	.L35
 392:../drivers/fsl_smc.c ****     {
 393:../drivers/fsl_smc.c ****         return kStatus_SMC_StopAbort;
 1025              		.loc 1 393 16
 1026 00be 044B     		ldr	r3, .L37+4
 1027 00c0 00E0     		b	.L36
 1028              	.L35:
 394:../drivers/fsl_smc.c ****     }
 395:../drivers/fsl_smc.c ****     else
 396:../drivers/fsl_smc.c ****     {
 397:../drivers/fsl_smc.c ****         return kStatus_Success;
 1029              		.loc 1 397 16
 1030 00c2 0023     		movs	r3, #0
 1031              	.L36:
 398:../drivers/fsl_smc.c ****     }
 399:../drivers/fsl_smc.c **** }
 1032              		.loc 1 399 1
 1033 00c4 1800     		movs	r0, r3
 1034 00c6 BD46     		mov	sp, r7
 1035 00c8 04B0     		add	sp, sp, #16
 1036              		@ sp needed
 1037 00ca 80BD     		pop	{r7, pc}
 1038              	.L38:
 1039              		.align	2
 1040              	.L37:
 1041 00cc 00ED00E0 		.word	-536810240
 1042 00d0 3C0F0000 		.word	3900
 1043              		.cfi_endproc
 1044              	.LFE69:
 1046              		.text
 1047              	.Letext0:
 1048              		.file 3 "/usr/local/mcuxpressoide-11.2.0_4120/ide/plugins/com.nxp.mcuxpresso.tools.linux_11.2.0.20
 1049              		.file 4 "/usr/local/mcuxpressoide-11.2.0_4120/ide/plugins/com.nxp.mcuxpresso.tools.linux_11.2.0.20
 1050              		.file 5 "/home/arpit/studies/pes/Blinkenlights/CMSIS/core_cm0plus.h"
 1051              		.file 6 "/home/arpit/studies/pes/Blinkenlights/CMSIS/system_MKL25Z4.h"
 1052              		.file 7 "/home/arpit/studies/pes/Blinkenlights/CMSIS/MKL25Z4.h"
 1053              		.file 8 "../drivers/fsl_common.h"
 1054              		.file 9 "../drivers/fsl_clock.h"
 1055              		.file 10 "../drivers/fsl_smc.h"
 1056              		.file 11 "../drivers/fsl_flash.h"
DEFINED SYMBOLS
                            *ABS*:0000000000000000 fsl_smc.c
     /tmp/cc9Y9TDu.s:16     .rodata:0000000000000000 $d
     /tmp/cc9Y9TDu.s:21     .text.SMC_PreEnterStopModes:0000000000000000 $t
     /tmp/cc9Y9TDu.s:29     .text.SMC_PreEnterStopModes:0000000000000000 SMC_PreEnterStopModes
     /tmp/cc9Y9TDu.s:89     .text.SMC_PreEnterStopModes:0000000000000028 $d
     /tmp/cc9Y9TDu.s:94     .text.SMC_PostExitStopModes:0000000000000000 $t
     /tmp/cc9Y9TDu.s:101    .text.SMC_PostExitStopModes:0000000000000000 SMC_PostExitStopModes
     /tmp/cc9Y9TDu.s:162    .text.SMC_SetPowerModeRun:0000000000000000 $t
     /tmp/cc9Y9TDu.s:169    .text.SMC_SetPowerModeRun:0000000000000000 SMC_SetPowerModeRun
     /tmp/cc9Y9TDu.s:219    .text.SMC_SetPowerModeWait:0000000000000000 $t
     /tmp/cc9Y9TDu.s:226    .text.SMC_SetPowerModeWait:0000000000000000 SMC_SetPowerModeWait
     /tmp/cc9Y9TDu.s:298    .text.SMC_SetPowerModeWait:0000000000000030 $d
     /tmp/cc9Y9TDu.s:303    .text.SMC_SetPowerModeStop:0000000000000000 $t
     /tmp/cc9Y9TDu.s:310    .text.SMC_SetPowerModeStop:0000000000000000 SMC_SetPowerModeStop
     /tmp/cc9Y9TDu.s:454    .text.SMC_SetPowerModeStop:00000000000000a0 $d
     /tmp/cc9Y9TDu.s:460    .text.SMC_SetPowerModeVlpr:0000000000000000 $t
     /tmp/cc9Y9TDu.s:467    .text.SMC_SetPowerModeVlpr:0000000000000000 SMC_SetPowerModeVlpr
     /tmp/cc9Y9TDu.s:519    .text.SMC_SetPowerModeVlpw:0000000000000000 $t
     /tmp/cc9Y9TDu.s:526    .text.SMC_SetPowerModeVlpw:0000000000000000 SMC_SetPowerModeVlpw
     /tmp/cc9Y9TDu.s:598    .text.SMC_SetPowerModeVlpw:0000000000000030 $d
     /tmp/cc9Y9TDu.s:603    .text.SMC_SetPowerModeVlps:0000000000000000 $t
     /tmp/cc9Y9TDu.s:610    .text.SMC_SetPowerModeVlps:0000000000000000 SMC_SetPowerModeVlps
     /tmp/cc9Y9TDu.s:725    .text.SMC_SetPowerModeVlps:0000000000000070 $d
     /tmp/cc9Y9TDu.s:731    .text.SMC_SetPowerModeLls:0000000000000000 $t
     /tmp/cc9Y9TDu.s:738    .text.SMC_SetPowerModeLls:0000000000000000 SMC_SetPowerModeLls
     /tmp/cc9Y9TDu.s:853    .text.SMC_SetPowerModeLls:0000000000000070 $d
     /tmp/cc9Y9TDu.s:859    .text.SMC_SetPowerModeVlls:0000000000000000 $t
     /tmp/cc9Y9TDu.s:866    .text.SMC_SetPowerModeVlls:0000000000000000 SMC_SetPowerModeVlls
     /tmp/cc9Y9TDu.s:1041   .text.SMC_SetPowerModeVlls:00000000000000cc $d
                           .group:0000000000000000 wm4.0.b17fa403cb9718989e7a4b461e73e1c9
                           .group:0000000000000000 wm4.redlib_version.h.16.f905717e4b3a91dcbdbb631865150df4
                           .group:0000000000000000 wm4.assert.h.25.5fa7b1099c5f353f7f0154f84a745cec
                           .group:0000000000000000 wm4.stdbool.h.15.fddf1cb2402fd739d8e2516677869231
                           .group:0000000000000000 wm4.libconfigarm.h.19.34723c94cbd19598192aa6b1e87fca41
                           .group:0000000000000000 wm4.stdint.h.31.58198de4ea930fb897655479091e17c7
                           .group:0000000000000000 wm4.fsl_device_registers.h.32.0bd0fc1949c4d5ee8778d13f693b6d67
                           .group:0000000000000000 wm4.MKL25Z4.h.103.6fa60f7365436a291410ac7ae38d8851
                           .group:0000000000000000 wm4.core_cm0plus.h.42.7e68c73109133db28e6113a0ee252d6f
                           .group:0000000000000000 wm4.cmsis_gcc.h.36.5bb14fd68ce7855540fcfe2d9305ae16
                           .group:0000000000000000 wm4.core_cm0plus.h.175.8e2cbb335a2ae70828db295817e11b6e
                           .group:0000000000000000 wm4.system_MKL25Z4.h.107.b43986f939b1bf0ee0f9aa04879788f4
                           .group:0000000000000000 wm4.MKL25Z4.h.379.376a3f36380a1b2f1e4cdc95287bb342
                           .group:0000000000000000 wm4.MKL25Z4_features.h.84.30fd6c6f11c9d2ffea2189829de10275
                           .group:0000000000000000 wm4.fsl_common.h.55.f0a989f874fed9062f996a5c92215a0e
                           .group:0000000000000000 wm4.fsl_clock.h.61.86ace3515ab77fa85db71e2d42e7d189
                           .group:0000000000000000 wm4.fsl_common.h.162.37daaf5dee6e1f72e10ac988afa1643d
                           .group:0000000000000000 wm4.fsl_flash.h.32.937b22ebf61b38da71d5f6a3ffa96c5b

UNDEFINED SYMBOLS
FLASH_PflashSetPrefetchSpeculation
