#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Wed Mar 26 18:57:36 2025
# Process ID         : 5260
# Current directory  : C:/Users/petrv/Desktop/PLD/STOPWATCH_UART/project_1
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent23380 C:\Users\petrv\Desktop\PLD\STOPWATCH_UART\project_1\project_1.xpr
# Log file           : C:/Users/petrv/Desktop/PLD/STOPWATCH_UART/project_1/vivado.log
# Journal file       : C:/Users/petrv/Desktop/PLD/STOPWATCH_UART/project_1\vivado.jou
# Running On         : LAPTOP-9IM6L6CH
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 22631
# Processor Detail   : Intel(R) Core(TM) i7-10750H CPU @ 2.60GHz
# CPU Frequency      : 2592 MHz
# CPU Physical cores : 6
# CPU Logical cores  : 12
# Host memory        : 16954 MB
# Swap memory        : 9663 MB
# Total Virtual      : 26618 MB
# Available Virtual  : 11590 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/petrv/Desktop/PLD/STOPWATCH_UART/project_1/project_1.xpr
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/petrv/Desktop/PLD/STOPWATCH_UART/project_1/project_1.gen/sources_1'.
WARNING: [filemgmt 56-3] IPUserFilesDir: Could not find the directory 'C:/Users/petrv/Desktop/PLD/STOPWATCH_UART/project_1/project_1.ip_user_files'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/petrv/Desktop/PC_04_template_2025/SOURCES/uart_tx.vhd'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/petrv/Desktop/PLD/STOPWATCH_UART/project_1/project_1.srcs/utils_1/imports/synth_1/rp_top.dcp'.
WARNING: [Project 1-865] Could not find the file C:/Users/petrv/Desktop/PLD/STOPWATCH_UART/project_1/project_1.srcs/utils_1/imports/synth_1/rp_top.dcp
Scanning sources...
Finished scanning sources
WARNING: [Project 1-509] GeneratedRun file for 'synth_1' not found
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/VIVADO/Vivado/2024.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'uart_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/petrv/Desktop/PLD/STOPWATCH_UART/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/VIVADO/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'uart_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/petrv/Desktop/PLD/STOPWATCH_UART/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj uart_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/petrv/Desktop/PLD/STOPWATCH_UART/project_1/SOURCES/cnt_bin.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ce_gen'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/petrv/Desktop/PLD/STOPWATCH_UART/project_1/SOURCES/uart_tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_tx'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/petrv/Desktop/PLD/STOPWATCH_UART/project_1/SOURCES/uart_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_tb'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/petrv/Desktop/PLD/STOPWATCH_UART/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot uart_tb_behav xil_defaultlib.uart_tb -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/VIVADO/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot uart_tb_behav xil_defaultlib.uart_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3146] binding entity 'ce_gen' does not have generic 'div_fact' [C:/Users/petrv/Desktop/PLD/STOPWATCH_UART/project_1/SOURCES/uart_tb.vhd:26]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit uart_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/petrv/Desktop/PLD/STOPWATCH_UART/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/petrv/Desktop/PLD/STOPWATCH_UART/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1177.914 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\petrv\Desktop\PLD\STOPWATCH_UART\project_1\SOURCES\uart_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\petrv\Desktop\PLD\STOPWATCH_UART\project_1\SOURCES\cnt_bin.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\petrv\Desktop\PLD\STOPWATCH_UART\project_1\SOURCES\cnt_bin.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\petrv\Desktop\PLD\STOPWATCH_UART\project_1\SOURCES\cnt_bin.vhd:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'uart_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/petrv/Desktop/PLD/STOPWATCH_UART/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/VIVADO/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'uart_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/petrv/Desktop/PLD/STOPWATCH_UART/project_1/project_1.sim/sim_1/behav/xsim'
ERROR: [Common 17-180] Spawn failed: No error
"xvhdl --incr --relax -prj uart_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/petrv/Desktop/PLD/STOPWATCH_UART/project_1/SOURCES/uart_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_tb'
ERROR: [VRFC 10-719] formal port/generic <div_fact> is not declared in <ce_gen> [C:/Users/petrv/Desktop/PLD/STOPWATCH_UART/project_1/SOURCES/uart_tb.vhd:82]
ERROR: [VRFC 10-9458] unit 'behavioral' is ignored due to previous errors [C:/Users/petrv/Desktop/PLD/STOPWATCH_UART/project_1/SOURCES/uart_tb.vhd:8]
INFO: [VRFC 10-8704] VHDL file 'C:/Users/petrv/Desktop/PLD/STOPWATCH_UART/project_1/SOURCES/uart_tb.vhd' is ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/petrv/Desktop/PLD/STOPWATCH_UART/project_1/project_1.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/petrv/Desktop/PLD/STOPWATCH_UART/project_1/project_1.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
add_files -norecurse C:/Users/petrv/Desktop/PLD/STOPWATCH_UART/project_1/SOURCES/cnt_bin.vhd
WARNING: [filemgmt 56-12] File 'C:/Users/petrv/Desktop/PLD/STOPWATCH_UART/project_1/SOURCES/cnt_bin.vhd' cannot be added to the project because it already exists in the project, skipping this file
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse C:/Users/petrv/Desktop/PLD/STOPWATCH_UART/project_1/SOURCES/cnt_bin.vhd
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\petrv\Desktop\PLD\STOPWATCH_UART\project_1\SOURCES\uart_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\petrv\Desktop\PLD\STOPWATCH_UART\project_1\SOURCES\uart_tx.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\petrv\Desktop\PLD\STOPWATCH_UART\project_1\SOURCES\cnt_bin.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\petrv\Desktop\PLD\STOPWATCH_UART\project_1\SOURCES\cnt_bin.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\petrv\Desktop\PLD\STOPWATCH_UART\project_1\SOURCES\cnt_bin.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\petrv\Desktop\PLD\STOPWATCH_UART\project_1\SOURCES\uart_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\petrv\Desktop\PLD\STOPWATCH_UART\project_1\SOURCES\uart_tx.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\petrv\Desktop\PLD\STOPWATCH_UART\project_1\SOURCES\cnt_bin.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\petrv\Desktop\PLD\STOPWATCH_UART\project_1\SOURCES\uart_tx.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\petrv\Desktop\PLD\STOPWATCH_UART\project_1\SOURCES\uart_tx.vhd:]
update_compile_order -fileset sim_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\petrv\Desktop\PLD\STOPWATCH_UART\project_1\SOURCES\uart_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\petrv\Desktop\PLD\STOPWATCH_UART\project_1\SOURCES\uart_tx.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\petrv\Desktop\PLD\STOPWATCH_UART\project_1\SOURCES\cnt_bin.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\petrv\Desktop\PLD\STOPWATCH_UART\project_1\SOURCES\cnt_bin.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\petrv\Desktop\PLD\STOPWATCH_UART\project_1\SOURCES\cnt_bin.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\petrv\Desktop\PLD\STOPWATCH_UART\project_1\SOURCES\uart_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\petrv\Desktop\PLD\STOPWATCH_UART\project_1\SOURCES\uart_tx.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\petrv\Desktop\PLD\STOPWATCH_UART\project_1\SOURCES\cnt_bin.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\petrv\Desktop\PLD\STOPWATCH_UART\project_1\SOURCES\cnt_bin_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\petrv\Desktop\PLD\STOPWATCH_UART\project_1\SOURCES\uart_tx.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\petrv\Desktop\PLD\STOPWATCH_UART\project_1\SOURCES\uart_tx.vhd:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'uart_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/petrv/Desktop/PLD/STOPWATCH_UART/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/VIVADO/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'uart_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/petrv/Desktop/PLD/STOPWATCH_UART/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj uart_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/petrv/Desktop/PLD/STOPWATCH_UART/project_1/SOURCES/uart_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_tb'
ERROR: [VRFC 10-719] formal port/generic <div_fact> is not declared in <ce_gen> [C:/Users/petrv/Desktop/PLD/STOPWATCH_UART/project_1/SOURCES/uart_tb.vhd:82]
ERROR: [VRFC 10-9458] unit 'behavioral' is ignored due to previous errors [C:/Users/petrv/Desktop/PLD/STOPWATCH_UART/project_1/SOURCES/uart_tb.vhd:8]
INFO: [VRFC 10-8704] VHDL file 'C:/Users/petrv/Desktop/PLD/STOPWATCH_UART/project_1/SOURCES/uart_tb.vhd' is ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/petrv/Desktop/PLD/STOPWATCH_UART/project_1/project_1.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/petrv/Desktop/PLD/STOPWATCH_UART/project_1/project_1.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'uart_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/petrv/Desktop/PLD/STOPWATCH_UART/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/VIVADO/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'uart_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/petrv/Desktop/PLD/STOPWATCH_UART/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj uart_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/petrv/Desktop/PLD/STOPWATCH_UART/project_1/SOURCES/cnt_bin.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ce_gen'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/petrv/Desktop/PLD/STOPWATCH_UART/project_1/SOURCES/uart_tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_tx'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/petrv/Desktop/PLD/STOPWATCH_UART/project_1/SOURCES/uart_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_tb'
ERROR: [VRFC 10-719] formal port/generic <div_fact> is not declared in <ce_gen> [C:/Users/petrv/Desktop/PLD/STOPWATCH_UART/project_1/SOURCES/uart_tb.vhd:82]
ERROR: [VRFC 10-9458] unit 'behavioral' is ignored due to previous errors [C:/Users/petrv/Desktop/PLD/STOPWATCH_UART/project_1/SOURCES/uart_tb.vhd:8]
INFO: [VRFC 10-8704] VHDL file 'C:/Users/petrv/Desktop/PLD/STOPWATCH_UART/project_1/SOURCES/uart_tb.vhd' is ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/petrv/Desktop/PLD/STOPWATCH_UART/project_1/project_1.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/petrv/Desktop/PLD/STOPWATCH_UART/project_1/project_1.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\petrv\Desktop\PLD\STOPWATCH_UART\project_1\SOURCES\uart_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\petrv\Desktop\PLD\STOPWATCH_UART\project_1\SOURCES\uart_tx.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\petrv\Desktop\PLD\STOPWATCH_UART\project_1\SOURCES\cnt_bin.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\petrv\Desktop\PLD\STOPWATCH_UART\project_1\SOURCES\cnt_bin_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\petrv\Desktop\PLD\STOPWATCH_UART\project_1\SOURCES\cnt_bin.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\petrv\Desktop\PLD\STOPWATCH_UART\project_1\SOURCES\cnt_bin.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\petrv\Desktop\PLD\STOPWATCH_UART\project_1\SOURCES\uart_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\petrv\Desktop\PLD\STOPWATCH_UART\project_1\SOURCES\uart_tx.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\petrv\Desktop\PLD\STOPWATCH_UART\project_1\SOURCES\cnt_bin.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\petrv\Desktop\PLD\STOPWATCH_UART\project_1\SOURCES\cnt_bin_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\petrv\Desktop\PLD\STOPWATCH_UART\project_1\SOURCES\cnt_bin_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\petrv\Desktop\PLD\STOPWATCH_UART\project_1\SOURCES\cnt_bin_tb.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\petrv\Desktop\PLD\STOPWATCH_UART\project_1\SOURCES\uart_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\petrv\Desktop\PLD\STOPWATCH_UART\project_1\SOURCES\uart_tx.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\petrv\Desktop\PLD\STOPWATCH_UART\project_1\SOURCES\cnt_bin.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\petrv\Desktop\PLD\STOPWATCH_UART\project_1\SOURCES\cnt_bin_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\petrv\Desktop\PLD\STOPWATCH_UART\project_1\SOURCES\uart_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\petrv\Desktop\PLD\STOPWATCH_UART\project_1\SOURCES\uart_tb.vhd:]
ERROR: [Common 17-180] Spawn failed: No such file or directory
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'uart_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/petrv/Desktop/PLD/STOPWATCH_UART/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/VIVADO/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'uart_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/petrv/Desktop/PLD/STOPWATCH_UART/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj uart_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/petrv/Desktop/PLD/STOPWATCH_UART/project_1/SOURCES/cnt_bin.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ce_gen'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/petrv/Desktop/PLD/STOPWATCH_UART/project_1/SOURCES/uart_tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_tx'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/petrv/Desktop/PLD/STOPWATCH_UART/project_1/SOURCES/uart_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_tb'
ERROR: [VRFC 10-719] formal port/generic <div_fact> is not declared in <ce_gen> [C:/Users/petrv/Desktop/PLD/STOPWATCH_UART/project_1/SOURCES/uart_tb.vhd:82]
ERROR: [VRFC 10-9458] unit 'behavioral' is ignored due to previous errors [C:/Users/petrv/Desktop/PLD/STOPWATCH_UART/project_1/SOURCES/uart_tb.vhd:8]
INFO: [VRFC 10-8704] VHDL file 'C:/Users/petrv/Desktop/PLD/STOPWATCH_UART/project_1/SOURCES/uart_tb.vhd' is ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/petrv/Desktop/PLD/STOPWATCH_UART/project_1/project_1.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/petrv/Desktop/PLD/STOPWATCH_UART/project_1/project_1.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'uart_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/petrv/Desktop/PLD/STOPWATCH_UART/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/VIVADO/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'uart_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/petrv/Desktop/PLD/STOPWATCH_UART/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj uart_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/petrv/Desktop/PLD/STOPWATCH_UART/project_1/SOURCES/cnt_bin.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ce_gen'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/petrv/Desktop/PLD/STOPWATCH_UART/project_1/SOURCES/uart_tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_tx'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/petrv/Desktop/PLD/STOPWATCH_UART/project_1/SOURCES/uart_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_tb'
ERROR: [VRFC 10-719] formal port/generic <div_fact> is not declared in <ce_gen> [C:/Users/petrv/Desktop/PLD/STOPWATCH_UART/project_1/SOURCES/uart_tb.vhd:82]
ERROR: [VRFC 10-9458] unit 'behavioral' is ignored due to previous errors [C:/Users/petrv/Desktop/PLD/STOPWATCH_UART/project_1/SOURCES/uart_tb.vhd:8]
INFO: [VRFC 10-8704] VHDL file 'C:/Users/petrv/Desktop/PLD/STOPWATCH_UART/project_1/SOURCES/uart_tb.vhd' is ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/petrv/Desktop/PLD/STOPWATCH_UART/project_1/project_1.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/petrv/Desktop/PLD/STOPWATCH_UART/project_1/project_1.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'uart_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\petrv\Desktop\PLD\STOPWATCH_UART\project_1\SOURCES\uart_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\petrv\Desktop\PLD\STOPWATCH_UART\project_1\SOURCES\uart_tx.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\petrv\Desktop\PLD\STOPWATCH_UART\project_1\SOURCES\cnt_bin.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\petrv\Desktop\PLD\STOPWATCH_UART\project_1\SOURCES\cnt_bin_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\petrv\Desktop\PLD\STOPWATCH_UART\project_1\SOURCES\cnt_bin.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\petrv\Desktop\PLD\STOPWATCH_UART\project_1\SOURCES\cnt_bin.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\petrv\Desktop\PLD\STOPWATCH_UART\project_1\SOURCES\uart_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\petrv\Desktop\PLD\STOPWATCH_UART\project_1\SOURCES\uart_tx.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\petrv\Desktop\PLD\STOPWATCH_UART\project_1\SOURCES\cnt_bin.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\petrv\Desktop\PLD\STOPWATCH_UART\project_1\SOURCES\cnt_bin_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\petrv\Desktop\PLD\STOPWATCH_UART\project_1\SOURCES\cnt_bin_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\petrv\Desktop\PLD\STOPWATCH_UART\project_1\SOURCES\cnt_bin_tb.vhd:]
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/petrv/Desktop/PLD/STOPWATCH_UART/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/VIVADO/Vivado/2024.2/tps/boost_1_72_0'
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\petrv\Desktop\PLD\STOPWATCH_UART\project_1\SOURCES\uart_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\petrv\Desktop\PLD\STOPWATCH_UART\project_1\SOURCES\uart_tx.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\petrv\Desktop\PLD\STOPWATCH_UART\project_1\SOURCES\cnt_bin.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\petrv\Desktop\PLD\STOPWATCH_UART\project_1\SOURCES\cnt_bin_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\petrv\Desktop\PLD\STOPWATCH_UART\project_1\SOURCES\uart_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\petrv\Desktop\PLD\STOPWATCH_UART\project_1\SOURCES\uart_tb.vhd:]
ERROR: [Common 17-180] Spawn failed: No such file or directory
ERROR: [Common 17-39] 'get_xpm_libraries' failed due to earlier errors.

    while executing
"rdi::get_xpm_libraries"
    (procedure "xcs_get_xpm_libraries" line 14)
    invoked from within
"xcs_get_xpm_libraries"
    (procedure "usf_xsim_setup_simulation" line 50)
    invoked from within
"usf_xsim_setup_simulation"
    (procedure "tclapp::xilinx::xsim::setup" line 29)
    invoked from within
"tclapp::xilinx::xsim::setup { -simset sim_1 -mode behavioral -run_dir C:/Users/petrv/Desktop/PLD/STOPWATCH_UART/project_1/project_1.sim/sim_1/behav/xs..."
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'uart_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/petrv/Desktop/PLD/STOPWATCH_UART/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/VIVADO/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'uart_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/petrv/Desktop/PLD/STOPWATCH_UART/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj uart_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/petrv/Desktop/PLD/STOPWATCH_UART/project_1/SOURCES/cnt_bin.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ce_gen'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/petrv/Desktop/PLD/STOPWATCH_UART/project_1/SOURCES/uart_tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_tx'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/petrv/Desktop/PLD/STOPWATCH_UART/project_1/SOURCES/uart_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_tb'
ERROR: [VRFC 10-719] formal port/generic <div_fact> is not declared in <ce_gen> [C:/Users/petrv/Desktop/PLD/STOPWATCH_UART/project_1/SOURCES/uart_tb.vhd:82]
ERROR: [VRFC 10-9458] unit 'behavioral' is ignored due to previous errors [C:/Users/petrv/Desktop/PLD/STOPWATCH_UART/project_1/SOURCES/uart_tb.vhd:8]
INFO: [VRFC 10-8704] VHDL file 'C:/Users/petrv/Desktop/PLD/STOPWATCH_UART/project_1/SOURCES/uart_tb.vhd' is ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/petrv/Desktop/PLD/STOPWATCH_UART/project_1/project_1.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/petrv/Desktop/PLD/STOPWATCH_UART/project_1/project_1.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\petrv\Desktop\PLD\STOPWATCH_UART\project_1\SOURCES\uart_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\petrv\Desktop\PLD\STOPWATCH_UART\project_1\SOURCES\uart_tx.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\petrv\Desktop\PLD\STOPWATCH_UART\project_1\SOURCES\cnt_bin.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\petrv\Desktop\PLD\STOPWATCH_UART\project_1\SOURCES\cnt_bin_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\petrv\Desktop\PLD\STOPWATCH_UART\project_1\SOURCES\rp_top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\petrv\Desktop\PLD\STOPWATCH_UART\project_1\SOURCES\cnt_bin.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\petrv\Desktop\PLD\STOPWATCH_UART\project_1\SOURCES\cnt_bin.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\petrv\Desktop\PLD\STOPWATCH_UART\project_1\SOURCES\uart_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\petrv\Desktop\PLD\STOPWATCH_UART\project_1\SOURCES\uart_tx.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\petrv\Desktop\PLD\STOPWATCH_UART\project_1\SOURCES\cnt_bin.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\petrv\Desktop\PLD\STOPWATCH_UART\project_1\SOURCES\cnt_bin_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\petrv\Desktop\PLD\STOPWATCH_UART\project_1\SOURCES\rp_top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\petrv\Desktop\PLD\STOPWATCH_UART\project_1\SOURCES\cnt_bin_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\petrv\Desktop\PLD\STOPWATCH_UART\project_1\SOURCES\cnt_bin_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\petrv\Desktop\PLD\STOPWATCH_UART\project_1\SOURCES\uart_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\petrv\Desktop\PLD\STOPWATCH_UART\project_1\SOURCES\uart_tx.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\petrv\Desktop\PLD\STOPWATCH_UART\project_1\SOURCES\cnt_bin.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\petrv\Desktop\PLD\STOPWATCH_UART\project_1\SOURCES\cnt_bin_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\petrv\Desktop\PLD\STOPWATCH_UART\project_1\SOURCES\rp_top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\petrv\Desktop\PLD\STOPWATCH_UART\project_1\SOURCES\rp_top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\petrv\Desktop\PLD\STOPWATCH_UART\project_1\SOURCES\rp_top.vhd:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'uart_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/petrv/Desktop/PLD/STOPWATCH_UART/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/VIVADO/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'uart_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/petrv/Desktop/PLD/STOPWATCH_UART/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj uart_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/petrv/Desktop/PLD/STOPWATCH_UART/project_1/SOURCES/cnt_bin.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ce_gen'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/petrv/Desktop/PLD/STOPWATCH_UART/project_1/SOURCES/uart_tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_tx'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/petrv/Desktop/PLD/STOPWATCH_UART/project_1/SOURCES/uart_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_tb'
ERROR: [VRFC 10-719] formal port/generic <div_fact> is not declared in <ce_gen> [C:/Users/petrv/Desktop/PLD/STOPWATCH_UART/project_1/SOURCES/uart_tb.vhd:82]
ERROR: [VRFC 10-9458] unit 'behavioral' is ignored due to previous errors [C:/Users/petrv/Desktop/PLD/STOPWATCH_UART/project_1/SOURCES/uart_tb.vhd:8]
INFO: [VRFC 10-8704] VHDL file 'C:/Users/petrv/Desktop/PLD/STOPWATCH_UART/project_1/SOURCES/uart_tb.vhd' is ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/petrv/Desktop/PLD/STOPWATCH_UART/project_1/project_1.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/petrv/Desktop/PLD/STOPWATCH_UART/project_1/project_1.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Wed Mar 26 19:05:16 2025...
