m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dE:/program/FPGA/AD9250/simulation/modelsim
vm6MHPfn+c6nBLinwW3h2ghwlzs9ri8jwOOCm1nVPTD4=
!s110 1576762811
!i10b 0
!s100 zIJzU3j1Q[eCan7Kb3g<K2
IE1`1?RZlKTmnB^VQmN>LP3
Z0 VDg1SIo80bB@j0V0VzS_@n1
!i119 1
!i8a 300512944
Z1 dF:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/simulation/modelsim
w1576762811
8F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/sim/mentor/altera_jesd204_rx_base.v
FF:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/sim/mentor/altera_jesd204_rx_base.v
Z2 L0 38
Z3 OL;L;10.6d;65
r1
!s85 0
31
Z4 !s108 1576762811.000000
!s107 F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/sim/mentor/altera_jesd204_rx_base.v|
!s90 -reportprogress|300|F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/sim/mentor/altera_jesd204_rx_base.v|-work|jesd204b_altera_jesd204_rx_161|
!i113 0
Z5 o-work jesd204b_altera_jesd204_rx_161
Z6 tCvgOpt 0
nc315395
ve1zbY8rWzYVXa+Nh7FjOmj26sjYpYPTIjSWb7oXYG5g=
Z7 !s110 1576762812
!i10b 0
!s100 SDM:_KL9=2_EiH2In_ghG0
Ii4]Ji8E^zGYzd5EDMCc3l1
R0
!i119 1
!i8a 340755376
R1
Z8 w1576762812
8F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/sim/mentor/altera_jesd204_rx_csr.v
FF:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/sim/mentor/altera_jesd204_rx_csr.v
R2
R3
r1
!s85 0
31
R4
!s107 F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/sim/mentor/altera_jesd204_rx_csr.v|
!s90 -reportprogress|300|F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/sim/mentor/altera_jesd204_rx_csr.v|-work|jesd204b_altera_jesd204_rx_161|
!i113 0
R5
R6
nc31712
v7TXVEeQNRolFHW7VVQ0m4I8DSuJJ0LgSQ06vRpBpzRY=
R7
!i10b 0
!s100 GL>EDFA?Y8H?M<FM_]^hd2
IJI;YnVe3V8mc60K`3_:gW0
R0
!i119 1
!i8a 20073888
R1
R8
8F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/sim/mentor/altera_jesd204_rx_ctl.v
FF:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/sim/mentor/altera_jesd204_rx_ctl.v
R2
R3
r1
!s85 0
31
Z9 !s108 1576762812.000000
!s107 F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/sim/mentor/altera_jesd204_rx_ctl.v|
!s90 -reportprogress|300|F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/sim/mentor/altera_jesd204_rx_ctl.v|-work|jesd204b_altera_jesd204_rx_161|
!i113 0
R5
R6
nc3171c
vKmBXrX4xmtq7abeIYG+6Um+gj4zcwQ53ZO2V/L5GgXc=
R7
!i10b 0
!s100 A`d_NFZ1a<D88D4e13U?93
I>U:RL0_0?X[[l@D@J1i4E3
R0
!i119 1
!i8a 1809588832
R1
R8
8F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/sim/mentor/altera_jesd204_rx_descrambler.v
FF:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/sim/mentor/altera_jesd204_rx_descrambler.v
R2
R3
r1
!s85 0
31
R9
!s107 F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/sim/mentor/altera_jesd204_rx_descrambler.v|
!s90 -reportprogress|300|F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/sim/mentor/altera_jesd204_rx_descrambler.v|-work|jesd204b_altera_jesd204_rx_161|
!i113 0
R5
R6
nb750ba2
vCWZWGhapBw2D6YetKl2JxK+qr97Ao6RRfL9Iw0EyTMo=
Z10 !s110 1576762813
!i10b 0
!s100 kJnmJ2Xcz8^5ILZGWLTS33
I8S:`_5HkhghfFK^?Kj5Rg3
R0
!i119 1
!i8a 228077088
R1
Z11 w1576762813
8F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/sim/mentor/altera_jesd204_rx_dll.v
FF:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/sim/mentor/altera_jesd204_rx_dll.v
R2
R3
r1
!s85 0
31
R9
!s107 F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/sim/mentor/altera_jesd204_rx_dll.v|
!s90 -reportprogress|300|F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/sim/mentor/altera_jesd204_rx_dll.v|-work|jesd204b_altera_jesd204_rx_161|
!i113 0
R5
R6
nc3189c
vudaA1pDU9Ba99SN+w3AOBtDMgfvTIRwA9jFaGrfFvw0=
R10
!i10b 0
!s100 KP0^8WfjZ<`Nle^mi396]1
IELXGz?R<Qg@m5WI8idkYM3
R0
!i119 1
!i8a 1843493616
R1
R11
8F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/sim/mentor/altera_jesd204_rx_dll_char_val.v
FF:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/sim/mentor/altera_jesd204_rx_dll_char_val.v
R2
R3
r1
!s85 0
31
Z12 !s108 1576762813.000000
!s107 F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/sim/mentor/altera_jesd204_rx_dll_char_val.v|
!s90 -reportprogress|300|F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/sim/mentor/altera_jesd204_rx_dll_char_val.v|-work|jesd204b_altera_jesd204_rx_161|
!i113 0
R5
R6
nf0e45dc
vbSAnR3yBMncJCdob5Inbqgque+RCdlWD7+WM+7Hq9FY=
Z13 !s110 1576762814
!i10b 0
!s100 iZ48;B_:Nh`KVZlHLFS2X2
I`P7oMMnlH>]K7>FKIe=K@2
R0
!i119 1
!i8a 1586438816
R1
Z14 w1576762814
8F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/sim/mentor/altera_jesd204_rx_dll_cs.v
FF:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/sim/mentor/altera_jesd204_rx_dll_cs.v
R2
R3
r1
!s85 0
31
R12
!s107 F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/sim/mentor/altera_jesd204_rx_dll_cs.v|
!s90 -reportprogress|300|F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/sim/mentor/altera_jesd204_rx_dll_cs.v|-work|jesd204b_altera_jesd204_rx_161|
!i113 0
R5
R6
n18a2993
vJTw3dlOPzxbaulN8XeLP/xV0t2stMmDIQzZX2+woZsENXn+r/QWXkCtBqJXxmhRf
Z15 !s110 1576762816
!i10b 0
!s100 LLlBdZC7M^Gb_bSLDacTU0
Ib1Vc:Q9N08YAa]LE8eDFl1
R0
!i119 1
!i8a 1009337104
R1
Z16 w1576762816
8F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/sim/mentor/altera_jesd204_rx_dll_data_store.v
FF:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/sim/mentor/altera_jesd204_rx_dll_data_store.v
R2
R3
r1
!s85 0
31
Z17 !s108 1576762815.000000
!s107 F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/sim/mentor/altera_jesd204_rx_dll_data_store.v|
!s90 -reportprogress|300|F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/sim/mentor/altera_jesd204_rx_dll_data_store.v|-work|jesd204b_altera_jesd204_rx_161|
!i113 0
R5
R6
nd434fa5
vfBhf/RqRvH3TXrFAIA4+O98A3WfXaOHVQ10UXz0l53E=
R15
!i10b 0
!s100 O;<MiBZ@5KcFbP=eZGD]X0
ImkH=COog_fY;MMC]UK[0J3
R0
!i119 1
!i8a 1304220624
R1
R16
Z18 8F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/sim/mentor/altera_jesd204_rx_dll_ecc_dec.v
Z19 FF:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/sim/mentor/altera_jesd204_rx_dll_ecc_dec.v
R2
R3
r1
!s85 0
31
Z20 !s108 1576762816.000000
Z21 !s107 F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/sim/mentor/altera_jesd204_rx_dll_ecc_dec.v|
Z22 !s90 -reportprogress|300|F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/sim/mentor/altera_jesd204_rx_dll_ecc_dec.v|-work|jesd204b_altera_jesd204_rx_161|
!i113 0
R5
R6
n881f823
vfwpFlaiVTmPNWl4v4zhkknG9CVrqjGYn/rXqOvBNSawSbAWhnkIJo5/uOqQ2grNK
R15
!i10b 0
!s100 b;g:g8zSb^NijdINa1mFc0
IEHZPR<A2Xg3lU[JB:[2`Q0
R0
!i119 1
!i8a 1223091040
R1
R16
R18
R19
R2
R3
r1
!s85 0
31
R20
R21
R22
!i113 0
R5
R6
nb1d67c7
vKdlfxOSCXvy6aM87tLbltxa/SNKCnD4rvyl/vHeurVg=
R15
!i10b 0
!s100 ];5BHzXM85KNoNd7IIoJj3
I?_Pf`iLJN7Y^:_ZX[61RQ2
R0
!i119 1
!i8a 1718395040
R1
R16
Z23 8F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/sim/mentor/altera_jesd204_rx_dll_ecc_enc.v
Z24 FF:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/sim/mentor/altera_jesd204_rx_dll_ecc_enc.v
R2
R3
r1
!s85 0
31
R20
Z25 !s107 F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/sim/mentor/altera_jesd204_rx_dll_ecc_enc.v|
Z26 !s90 -reportprogress|300|F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/sim/mentor/altera_jesd204_rx_dll_ecc_enc.v|-work|jesd204b_altera_jesd204_rx_161|
!i113 0
R5
R6
n881fad3
vKYNd50c8i2vFqkrWxkY02OSqqG6j/9u/Z4vg1RHeIVj3qYSgnQCuC4dY2RdlyFyX
R15
!i10b 0
!s100 Xb26fl2:EAE?AdoRB_hV62
I56MG8`T;WPhB:L:^`GVDC3
R0
!i119 1
!i8a 1775621152
R1
R16
R23
R24
R2
R3
r1
!s85 0
31
R20
R25
R26
!i113 0
R5
R6
nb1d91f2
vwMAnLti8KJSJDnKhIUf/ZS4W2bsXi5oS+mwq4Mp5pjI=
Z27 !s110 1576762817
!i10b 0
!s100 Dh`8DYmz^LVRX9EU8zPfH3
IcG?6@k5mZd>zIn_<SNdmP3
R0
!i119 1
!i8a 113651216
R1
Z28 w1576762817
8F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/sim/mentor/altera_jesd204_rx_dll_ecc_fifo.v
FF:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/sim/mentor/altera_jesd204_rx_dll_ecc_fifo.v
R2
R3
r1
!s85 0
31
R20
!s107 F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/sim/mentor/altera_jesd204_rx_dll_ecc_fifo.v|
!s90 -reportprogress|300|F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/sim/mentor/altera_jesd204_rx_dll_ecc_fifo.v|-work|jesd204b_altera_jesd204_rx_161|
!i113 0
R5
R6
n81fe64f
v0+aws57u08AUKtORlokc3XjUr/QP3/1qQNPYjJyIO4qo3V3/os3UcfbEx9tJgW1p
Z29 !s110 1576762815
!i10b 0
!s100 6JOdT=O<m9ZJl9;AVW9YG2
IGMzmUIgCY?LekU]?]m1_M0
R0
!i119 1
!i8a 1190800896
R1
Z30 w1576762815
8F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/sim/mentor/altera_jesd204_rx_dll_frame_align.v
FF:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/sim/mentor/altera_jesd204_rx_dll_frame_align.v
R2
R3
r1
!s85 0
31
Z31 !s108 1576762814.000000
!s107 F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/sim/mentor/altera_jesd204_rx_dll_frame_align.v|
!s90 -reportprogress|300|F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/sim/mentor/altera_jesd204_rx_dll_frame_align.v|-work|jesd204b_altera_jesd204_rx_161|
!i113 0
R5
R6
n9ca8f4e
vpN0h8OTu0WiNnIBE9KrMb8gjLfeBiLC49Jn17agBNS1xRB4ct7iOhMKpMnP7mIPg
R13
!i10b 0
!s100 <Vn@OF<a0PAfeXgf;lF1z0
I4<FCiHjdE`l@ZEhglP;S61
R0
!i119 1
!i8a 1276452688
R1
R14
8F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/sim/mentor/altera_jesd204_rx_dll_fs_char_replace.v
FF:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/sim/mentor/altera_jesd204_rx_dll_fs_char_replace.v
R2
R3
r1
!s85 0
31
R31
!s107 F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/sim/mentor/altera_jesd204_rx_dll_fs_char_replace.v|
!s90 -reportprogress|300|F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/sim/mentor/altera_jesd204_rx_dll_fs_char_replace.v|-work|jesd204b_altera_jesd204_rx_161|
!i113 0
R5
R6
n5fb3d55
vzUumuiMc9+yUx7Sn/bSIrUv/IMyT6xhZJQ4fnvInODxhuNjxswCy4Uc1+N0LKtqj
R29
!i10b 0
!s100 M5TaJ1B[;6L3n>AW57T^a3
IQZ;MZ;@2mCJ`ME6:iBWJ`2
R0
!i119 1
!i8a 753550784
R1
R30
8F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/sim/mentor/altera_jesd204_rx_dll_lane_align.v
FF:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/sim/mentor/altera_jesd204_rx_dll_lane_align.v
R2
R3
r1
!s85 0
31
R17
!s107 F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/sim/mentor/altera_jesd204_rx_dll_lane_align.v|
!s90 -reportprogress|300|F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/sim/mentor/altera_jesd204_rx_dll_lane_align.v|-work|jesd204b_altera_jesd204_rx_161|
!i113 0
R5
R6
n17e381e
vrVIzcoDhgVzTj6AxgIRGzsc90cpmO/jl9R+J+UbKc/ga5DYca/o6WGo9v5pxe8Dm
R27
!i10b 0
!s100 o5Qa<`9Q`Alk>=YJGc=Pa0
I?c_0C9zR1F9G;VWh;j:7U1
R0
!i119 1
!i8a 1292225200
R1
R28
8F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/sim/mentor/altera_jesd204_rx_dll_wo_ecc_fifo.v
FF:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/sim/mentor/altera_jesd204_rx_dll_wo_ecc_fifo.v
R2
R3
r1
!s85 0
31
Z32 !s108 1576762817.000000
!s107 F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/sim/mentor/altera_jesd204_rx_dll_wo_ecc_fifo.v|
!s90 -reportprogress|300|F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/sim/mentor/altera_jesd204_rx_dll_wo_ecc_fifo.v|-work|jesd204b_altera_jesd204_rx_161|
!i113 0
R5
R6
nb3aa2df
vLsY9d7C7aNuat2ElkfmvJQ6jxQ65EmhrIr5KH4T0TgI=
!s110 1576762818
!i10b 0
!s100 _okYmTB2]Mh:zLIPS<m@C3
IE^bd7__4C<7@:_67=Y[MZ2
R0
!i119 1
!i8a 1340189040
R1
w1576762818
8F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/sim/mentor/altera_jesd204_rx_regmap.v
FF:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/sim/mentor/altera_jesd204_rx_regmap.v
R2
R3
r1
!s85 0
31
R32
!s107 F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/sim/mentor/altera_jesd204_rx_regmap.v|
!s90 -reportprogress|300|F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/sim/mentor/altera_jesd204_rx_regmap.v|-work|jesd204b_altera_jesd204_rx_161|
!i113 0
R5
R6
n250efb0
