ARM MP0156
"DMBdWW Rfe DpAddrdW PodWR Fre"
Cycle=Rfe DpAddrdW PodWR Fre DMBdWW
Relax=[Fre,DMBdWW,Rfe]
Safe=PodWR DpAddrdW
Prefetch=0:x=F,0:y=W,1:y=F,1:x=T
Com=Rf Fr
Orig=DMBdWW Rfe DpAddrdW PodWR Fre
{
%x0=x; %y0=y;
%y1=y; %z1=z; %x1=x;
}
 P0           | P1              ;
 MOV R0,#1    | LDR R0,[%y1]    ;
 STR R0,[%x0] | EOR R1,R0,R0    ;
 DMB          | MOV R2,#1       ;
 MOV R1,#1    | STR R2,[R1,%z1] ;
 STR R1,[%y0] | LDR R3,[%x1]    ;
exists
(1:R0=1 /\ 1:R3=0)
