\hypertarget{structTwihs}{}\section{Twihs Struct Reference}
\label{structTwihs}\index{Twihs@{Twihs}}


\mbox{\hyperlink{structTwihs}{Twihs}} hardware registers.  




{\ttfamily \#include $<$component\+\_\+twihs.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{structTwihs_a6de7e3c2a08386696770e57b60ca03dd}\label{structTwihs_a6de7e3c2a08386696770e57b60ca03dd}} 
\mbox{\hyperlink{core__cm7_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{structTwihs_a6de7e3c2a08386696770e57b60ca03dd}{T\+W\+I\+H\+S\+\_\+\+CR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structTwihs}{Twihs}} Offset\+: 0x00) Control Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structTwihs_a285481ca7a364f1a9d0238c0dcc5e974}\label{structTwihs_a285481ca7a364f1a9d0238c0dcc5e974}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structTwihs_a285481ca7a364f1a9d0238c0dcc5e974}{T\+W\+I\+H\+S\+\_\+\+M\+MR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structTwihs}{Twihs}} Offset\+: 0x04) Master Mode Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structTwihs_a438a8b79eae150ff7a791e693ee6e808}\label{structTwihs_a438a8b79eae150ff7a791e693ee6e808}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structTwihs_a438a8b79eae150ff7a791e693ee6e808}{T\+W\+I\+H\+S\+\_\+\+S\+MR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structTwihs}{Twihs}} Offset\+: 0x08) Slave Mode Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structTwihs_a37d8da28028ed81e2c53aed636cb1e5a}\label{structTwihs_a37d8da28028ed81e2c53aed636cb1e5a}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structTwihs_a37d8da28028ed81e2c53aed636cb1e5a}{T\+W\+I\+H\+S\+\_\+\+I\+A\+DR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structTwihs}{Twihs}} Offset\+: 0x0C) Internal Address Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structTwihs_a16235d4eac6a96a31735362dc2aeec55}\label{structTwihs_a16235d4eac6a96a31735362dc2aeec55}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structTwihs_a16235d4eac6a96a31735362dc2aeec55}{T\+W\+I\+H\+S\+\_\+\+C\+W\+GR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structTwihs}{Twihs}} Offset\+: 0x10) Clock Waveform Generator Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structTwihs_adace62d64036065314f0053043098bc4}\label{structTwihs_adace62d64036065314f0053043098bc4}} 
\mbox{\hyperlink{core__cm7_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t {\bfseries Reserved1} \mbox{[}3\mbox{]}
\item 
\mbox{\Hypertarget{structTwihs_adf6a3a75348dbacb0e4d0ac179a54e2a}\label{structTwihs_adf6a3a75348dbacb0e4d0ac179a54e2a}} 
\mbox{\hyperlink{core__cm7_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{structTwihs_adf6a3a75348dbacb0e4d0ac179a54e2a}{T\+W\+I\+H\+S\+\_\+\+SR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structTwihs}{Twihs}} Offset\+: 0x20) Status Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structTwihs_a78d6370595e52dec29e80e6b2d0ee22b}\label{structTwihs_a78d6370595e52dec29e80e6b2d0ee22b}} 
\mbox{\hyperlink{core__cm7_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{structTwihs_a78d6370595e52dec29e80e6b2d0ee22b}{T\+W\+I\+H\+S\+\_\+\+I\+ER}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structTwihs}{Twihs}} Offset\+: 0x24) Interrupt Enable Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structTwihs_a9fdd4bc0f7f555c13fbb61cbd10d96a7}\label{structTwihs_a9fdd4bc0f7f555c13fbb61cbd10d96a7}} 
\mbox{\hyperlink{core__cm7_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{structTwihs_a9fdd4bc0f7f555c13fbb61cbd10d96a7}{T\+W\+I\+H\+S\+\_\+\+I\+DR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structTwihs}{Twihs}} Offset\+: 0x28) Interrupt Disable Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structTwihs_a680a560cf577e3808bf452f4acc135b4}\label{structTwihs_a680a560cf577e3808bf452f4acc135b4}} 
\mbox{\hyperlink{core__cm7_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{structTwihs_a680a560cf577e3808bf452f4acc135b4}{T\+W\+I\+H\+S\+\_\+\+I\+MR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structTwihs}{Twihs}} Offset\+: 0x2C) Interrupt Mask Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structTwihs_a9e3afd574c07c841823b0a2313437360}\label{structTwihs_a9e3afd574c07c841823b0a2313437360}} 
\mbox{\hyperlink{core__cm7_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{structTwihs_a9e3afd574c07c841823b0a2313437360}{T\+W\+I\+H\+S\+\_\+\+R\+HR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structTwihs}{Twihs}} Offset\+: 0x30) Receive Holding Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structTwihs_a08ddcbb2199973a689073a4a70ab17a4}\label{structTwihs_a08ddcbb2199973a689073a4a70ab17a4}} 
\mbox{\hyperlink{core__cm7_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{structTwihs_a08ddcbb2199973a689073a4a70ab17a4}{T\+W\+I\+H\+S\+\_\+\+T\+HR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structTwihs}{Twihs}} Offset\+: 0x34) Transmit Holding Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structTwihs_a205f27f56d40e5e0b934623844012b90}\label{structTwihs_a205f27f56d40e5e0b934623844012b90}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structTwihs_a205f27f56d40e5e0b934623844012b90}{T\+W\+I\+H\+S\+\_\+\+S\+M\+B\+TR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structTwihs}{Twihs}} Offset\+: 0x38) S\+M\+Bus Timing Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structTwihs_a9aeac0893a2a339d2a2ca5dad17d2c54}\label{structTwihs_a9aeac0893a2a339d2a2ca5dad17d2c54}} 
\mbox{\hyperlink{core__cm7_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t {\bfseries Reserved2} \mbox{[}2\mbox{]}
\item 
\mbox{\Hypertarget{structTwihs_a99eab84e859a8e0f3eabff2658d3f95f}\label{structTwihs_a99eab84e859a8e0f3eabff2658d3f95f}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structTwihs_a99eab84e859a8e0f3eabff2658d3f95f}{T\+W\+I\+H\+S\+\_\+\+F\+I\+L\+TR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structTwihs}{Twihs}} Offset\+: 0x44) Filter Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structTwihs_a0348a008d6a7ffd50a2b27ccdbebb0e9}\label{structTwihs_a0348a008d6a7ffd50a2b27ccdbebb0e9}} 
\mbox{\hyperlink{core__cm7_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t {\bfseries Reserved3} \mbox{[}1\mbox{]}
\item 
\mbox{\Hypertarget{structTwihs_a1f0b68948d1c41cf3296d10c174cd684}\label{structTwihs_a1f0b68948d1c41cf3296d10c174cd684}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structTwihs_a1f0b68948d1c41cf3296d10c174cd684}{T\+W\+I\+H\+S\+\_\+\+S\+W\+MR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structTwihs}{Twihs}} Offset\+: 0x4C) Sleep\+Walking Matching Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structTwihs_a20c1c06c432073a398d2a04dce79c444}\label{structTwihs_a20c1c06c432073a398d2a04dce79c444}} 
\mbox{\hyperlink{core__cm7_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t {\bfseries Reserved4} \mbox{[}37\mbox{]}
\item 
\mbox{\Hypertarget{structTwihs_a67d57414fda24d9a6c55bca2853acada}\label{structTwihs_a67d57414fda24d9a6c55bca2853acada}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structTwihs_a67d57414fda24d9a6c55bca2853acada}{T\+W\+I\+H\+S\+\_\+\+W\+P\+MR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structTwihs}{Twihs}} Offset\+: 0x\+E4) Write Protection Mode Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structTwihs_acfb352af71076e6cd58c6ea4472fb53b}\label{structTwihs_acfb352af71076e6cd58c6ea4472fb53b}} 
\mbox{\hyperlink{core__cm7_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{structTwihs_acfb352af71076e6cd58c6ea4472fb53b}{T\+W\+I\+H\+S\+\_\+\+W\+P\+SR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structTwihs}{Twihs}} Offset\+: 0x\+E8) Write Protection Status Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structTwihs_adf505a2e00d0c08253db38673fffbb54}\label{structTwihs_adf505a2e00d0c08253db38673fffbb54}} 
\mbox{\hyperlink{core__cm7_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{structTwihs_adf505a2e00d0c08253db38673fffbb54}{T\+W\+I\+H\+S\+\_\+\+DR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structTwihs}{Twihs}} Offset\+: 0x\+D0) Debug Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structTwihs_a0935541eeaf72a67756cccd6b7e34ce1}\label{structTwihs_a0935541eeaf72a67756cccd6b7e34ce1}} 
\mbox{\hyperlink{core__cm7_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t {\bfseries Reserved5} \mbox{[}4\mbox{]}
\item 
\mbox{\Hypertarget{structTwihs_a664bd41eb23ef9e53adc7a187d4c72be}\label{structTwihs_a664bd41eb23ef9e53adc7a187d4c72be}} 
\mbox{\hyperlink{core__cm7_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t {\bfseries Reserved6} \mbox{[}4\mbox{]}
\item 
\mbox{\Hypertarget{structTwihs_a22eaeeb6970941790d6a193af6b3b960}\label{structTwihs_a22eaeeb6970941790d6a193af6b3b960}} 
\mbox{\hyperlink{core__cm7_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{structTwihs_a22eaeeb6970941790d6a193af6b3b960}{T\+W\+I\+H\+S\+\_\+\+V\+ER}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structTwihs}{Twihs}} Offset\+: 0x\+FC) Version Register \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Detailed Description}
\mbox{\hyperlink{structTwihs}{Twihs}} hardware registers. 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
bsps/arm/atsam/include/libchip/include/same70/component/component\+\_\+twihs.\+h\end{DoxyCompactItemize}
