{
  "id": "DUAL_PORT_RAM",
  "name": "Dual-Port RAM",
  "category": "Memory",
  "description": "64-byte dual-port RAM with independent read/write",
  "pins": {
    "inputs": [
      { "x": -50, "y": -70, "label": "A0" },
      { "x": -50, "y": -60, "label": "A1" },
      { "x": -50, "y": -50, "label": "A2" },
      { "x": -50, "y": -40, "label": "A3" },
      { "x": -50, "y": -30, "label": "A4" },
      { "x": -50, "y": -20, "label": "A5" },
      { "x": -50, "y": -5, "label": "DIN0" },
      { "x": -50, "y": 5, "label": "DIN1" },
      { "x": -50, "y": 15, "label": "DIN2" },
      { "x": -50, "y": 25, "label": "DIN3" },
      { "x": -50, "y": 35, "label": "DIN4" },
      { "x": -50, "y": 45, "label": "DIN5" },
      { "x": -50, "y": 55, "label": "DIN6" },
      { "x": -50, "y": 65, "label": "DIN7" },
      { "x": -25, "y": 85, "label": "WE" },
      { "x": -10, "y": 85, "label": "WCLK" },
      { "x": 10, "y": 85, "label": "RCLK" },
      { "x": 50, "y": -70, "label": "B0" },
      { "x": 50, "y": -60, "label": "B1" },
      { "x": 50, "y": -50, "label": "B2" },
      { "x": 50, "y": -40, "label": "B3" },
      { "x": 50, "y": -30, "label": "B4" },
      { "x": 50, "y": -20, "label": "B5" }
    ],
    "outputs": [
      { "x": 50, "y": 15, "label": "Q0" },
      { "x": 50, "y": 25, "label": "Q1" },
      { "x": 50, "y": 35, "label": "Q2" },
      { "x": 50, "y": 45, "label": "Q3" },
      { "x": 50, "y": 55, "label": "Q4" },
      { "x": 50, "y": 65, "label": "Q5" },
      { "x": 50, "y": 75, "label": "Q6" },
      { "x": 50, "y": 85, "label": "Q7" }
    ]
  },
  "logic": {
    "state": {
      "memory": null,
      "lastWClk": false,
      "lastRClk": false,
      "readData": 0
    },
    "init": "state.memory = new Array(64).fill(0);",
    "code": "// Write port\nlet waddr = 0;\nfor (let i = 0; i < 6; i++) {\n  if (inputs[i].getValue()) waddr |= (1 << i);\n}\nconst we = inputs[14].getValue();\nconst wclk = inputs[15].getValue();\nif (wclk && !state.lastWClk && we) {\n  let data = 0;\n  for (let i = 0; i < 8; i++) {\n    if (inputs[6 + i].getValue()) data |= (1 << i);\n  }\n  state.memory[waddr] = data;\n}\nstate.lastWClk = wclk;\n\n// Read port\nlet raddr = 0;\nfor (let i = 0; i < 6; i++) {\n  if (inputs[16 + i].getValue()) raddr |= (1 << i);\n}\nconst rclk = inputs[17].getValue();\nif (rclk && !state.lastRClk) {\n  state.readData = state.memory[raddr];\n}\nstate.lastRClk = rclk;\n\nfor (let i = 0; i < 8; i++) {\n  outputs[i].setValue((state.readData >> i) & 1);\n}"
  },
  "rendering": {
    "type": "gate",
    "shape": "rounded-rect",
    "width": 100,
    "height": 180,
    "label": "DPRAM"
  }
}
