// Seed: 1895107002
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_2 = 1;
  id_7 :
  assert property (@(posedge 1) ($display(1)))
  else $display(id_7);
endmodule
module module_1 ();
  wire id_1;
  module_0(
      id_1, id_1, id_1, id_1, id_1, id_1
  );
  logic [7:0] id_2;
  wire id_3;
  assign id_2[1] = 1;
  wire id_4;
  wire id_5;
endmodule
