Verilator Tree Dump (format 0x3900) from <e12215> to <e16828>
     NETLIST 0x56456bef6f80 <e1> {a0}
    1: MODULE 0x56456bf096e0 <e8676> {c4}  mips_cpu  L2
    1:2: VAR 0x56456bf1ad60 <e15609#> {c5} @dt=0x56456bf0a940@(nw1)  clk INPUT PORT
    1:2: VAR 0x56456bf1c0a0 <e15612#> {c6} @dt=0x56456bf1b680@(nw1)  reset INPUT PORT
    1:2: VAR 0x56456bf1e1e0 <e15615#> {c7} @dt=0x56456bf1d760@(nw1)  active OUTPUT PORT
    1:2: VAR 0x56456bf2b440 <e15618#> {c8} @dt=0x56456bf2afc0@(nw32)  register_v0 OUTPUT PORT
    1:2: VAR 0x56456bf2b860 <e15626#> {c11} @dt=0x56456bf2b780@(nw1)  clk_enable INPUT PORT
    1:2: VAR 0x56456bf2c6e0 <e15629#> {c14} @dt=0x56456bf2c260@(nw32)  instr_address OUTPUT PORT
    1:2: VAR 0x56456bf2d580 <e15637#> {c15} @dt=0x56456bf2d0e0@(nw32)  instr_readdata INPUT PORT
    1:2: VAR 0x56456bf2e580 <e15645#> {c18} @dt=0x56456bf2e0a0@(nw32)  data_address OUTPUT PORT
    1:2: VAR 0x56456bf2e9c0 <e15653#> {c19} @dt=0x56456bf2e8e0@(nw1)  data_write OUTPUT PORT
    1:2: VAR 0x56456bf2ede0 <e15656#> {c20} @dt=0x56456bf2ed00@(nw1)  data_read OUTPUT PORT
    1:2: VAR 0x56456bf2fdc0 <e15659#> {c21} @dt=0x56456bf2f8e0@(nw32)  data_writedata OUTPUT PORT
    1:2: VAR 0x56456bf30e40 <e15667#> {c22} @dt=0x56456bf30960@(nw32)  data_readdata INPUT PORT
    1:2: VAR 0x56456bf312e0 <e15675#> {c25} @dt=0x56456bf31200@(nw1)  internal_clk VAR
    1:2: VAR 0x56456bf316e0 <e15678#> {c27} @dt=0x56456bf31600@(nw1)  HI_LO_output VAR
    1:2: VAR 0x56456bf32840 <e15681#> {c31} @dt=0x56456bf32380@(nw32)  program_counter_prime VAR
    1:2: VAR 0x56456bf339c0 <e15689#> {c32} @dt=0x56456bf33500@(nw32)  program_counter_fetch VAR
    1:2: VAR 0x56456bf34b20 <e15697#> {c33} @dt=0x56456bf34640@(nw32)  program_counter_plus_four_fetch VAR
    1:2: VAR 0x56456bf35c60 <e15705#> {c34} @dt=0x56456bf357a0@(nw32)  instruction_fetch VAR
    1:2: VAR 0x56456bf360c0 <e15713#> {c36} @dt=0x56456bf35fe0@(nw1)  program_counter_source_decode VAR
    1:2: VAR 0x56456bf36500 <e15716#> {c37} @dt=0x56456bf36420@(nw1)  register_write_decode VAR
    1:2: VAR 0x56456bf36920 <e15719#> {c38} @dt=0x56456bf36840@(nw1)  memory_to_register_decode VAR
    1:2: VAR 0x56456bf36d60 <e15722#> {c39} @dt=0x56456bf36c80@(nw1)  memory_write_decode VAR
    1:2: VAR 0x56456bf371c0 <e15725#> {c40} @dt=0x56456bf370e0@(nw1)  ALU_src_B_decode VAR
    1:2: VAR 0x56456bf375e0 <e15728#> {c41} @dt=0x56456bf37500@(nw1)  register_destination_decode VAR
    1:2: VAR 0x56456bf379e0 <e15731#> {c42} @dt=0x56456bf37900@(nw1)  branch_decode VAR
    1:2: VAR 0x56456bf37de0 <e15734#> {c43} @dt=0x56456bf37d00@(nw1)  hi_lo_register_write_decode VAR
    1:2: VAR 0x56456bf381e0 <e15737#> {c44} @dt=0x56456bf38100@(nw1)  equal_decode VAR
    1:2: VAR 0x56456bf39300 <e15740#> {c45} @dt=0x56456bf38e40@(nw6)  ALU_function_decode VAR
    1:2: VAR 0x56456bf3a4a0 <e15748#> {c50} @dt=0x56456bf39fc0@(nw32)  program_counter_branch_decode VAR
    1:2: VAR 0x56456bf3b5e0 <e15756#> {c51} @dt=0x56456bf3b120@(nw32)  instruction_decode VAR
    1:2: VAR 0x56456bf3c740 <e15764#> {c52} @dt=0x56456bf3c260@(nw32)  program_counter_plus_four_decode VAR
    1:2: VAR 0x56456bf3d860 <e15772#> {c54} @dt=0x56456bf3d380@(nw5)  read_address_1 VAR
    1:2: VAR 0x56456bf3df60 <e15780#> {c54} @dt=0x56456bf3da80@(nw5)  Rs_decode VAR
    1:2: ASSIGNW 0x56456bf3ed40 <e15787#> {c55} @dt=0x56456bf3d380@(nw5)
    1:2:1: SEL 0x56456c124590 <e15809#> {c55} @dt=0x56456c088c20@(G/w5) decl[31:0]]
    1:2:1:1: VARREF 0x56456c0e3c20 <e15800#> {c55} @dt=0x56456bf3b120@(nw32)  instruction_decode [RV] <- VAR 0x56456bf3b5e0 <e15756#> {c51} @dt=0x56456bf3b120@(nw32)  instruction_decode VAR
    1:2:1:2: CONST 0x56456c124820 <e15828#> {c55} @dt=0x56456c116e00@(G/sw5)  5'h15
    1:2:1:3: CONST 0x56456c124340 <e15802#> {c55} @dt=0x56456c116b70@(G/wu32/3)  ?32?h5
    1:2:2: VARREF 0x56456c0e3d40 <e15786#> {c55} @dt=0x56456bf3d380@(nw5)  read_address_1 [LV] => VAR 0x56456bf3d860 <e15772#> {c54} @dt=0x56456bf3d380@(nw5)  read_address_1 VAR
    1:2: ASSIGNW 0x56456bf3fa40 <e15834#> {c56} @dt=0x56456bf3da80@(nw5)
    1:2:1: SEL 0x56456c124da0 <e15856#> {c56} @dt=0x56456c088c20@(G/w5) decl[31:0]]
    1:2:1:1: VARREF 0x56456c0e3e60 <e15847#> {c56} @dt=0x56456bf3b120@(nw32)  instruction_decode [RV] <- VAR 0x56456bf3b5e0 <e15756#> {c51} @dt=0x56456bf3b120@(nw32)  instruction_decode VAR
    1:2:1:2: CONST 0x56456c125030 <e15875#> {c56} @dt=0x56456c116e00@(G/sw5)  5'h15
    1:2:1:3: CONST 0x56456c124b50 <e15849#> {c56} @dt=0x56456c116b70@(G/wu32/3)  ?32?h5
    1:2:2: VARREF 0x56456c0e3f80 <e15833#> {c56} @dt=0x56456bf3da80@(nw5)  Rs_decode [LV] => VAR 0x56456bf3df60 <e15780#> {c54} @dt=0x56456bf3da80@(nw5)  Rs_decode VAR
    1:2: VAR 0x56456bf40a80 <e15882#> {c57} @dt=0x56456bf405a0@(nw5)  read_address_2 VAR
    1:2: VAR 0x56456bf41180 <e15890#> {c57} @dt=0x56456bf40ca0@(nw5)  Rt_decode VAR
    1:2: ASSIGNW 0x56456bf41f60 <e15897#> {c58} @dt=0x56456bf405a0@(nw5)
    1:2:1: SEL 0x56456c1255b0 <e15919#> {c58} @dt=0x56456c088c20@(G/w5) decl[31:0]]
    1:2:1:1: VARREF 0x56456c0e40a0 <e15910#> {c58} @dt=0x56456bf3b120@(nw32)  instruction_decode [RV] <- VAR 0x56456bf3b5e0 <e15756#> {c51} @dt=0x56456bf3b120@(nw32)  instruction_decode VAR
    1:2:1:2: CONST 0x56456c125840 <e15938#> {c58} @dt=0x56456c116e00@(G/sw5)  5'h10
    1:2:1:3: CONST 0x56456c125360 <e15912#> {c58} @dt=0x56456c116b70@(G/wu32/3)  ?32?h5
    1:2:2: VARREF 0x56456c0e41c0 <e15896#> {c58} @dt=0x56456bf405a0@(nw5)  read_address_2 [LV] => VAR 0x56456bf40a80 <e15882#> {c57} @dt=0x56456bf405a0@(nw5)  read_address_2 VAR
    1:2: ASSIGNW 0x56456bf42c60 <e15944#> {c59} @dt=0x56456bf40ca0@(nw5)
    1:2:1: SEL 0x56456c125dc0 <e15966#> {c59} @dt=0x56456c088c20@(G/w5) decl[31:0]]
    1:2:1:1: VARREF 0x56456c0e42e0 <e15957#> {c59} @dt=0x56456bf3b120@(nw32)  instruction_decode [RV] <- VAR 0x56456bf3b5e0 <e15756#> {c51} @dt=0x56456bf3b120@(nw32)  instruction_decode VAR
    1:2:1:2: CONST 0x56456c126050 <e15985#> {c59} @dt=0x56456c116e00@(G/sw5)  5'h10
    1:2:1:3: CONST 0x56456c125b70 <e15959#> {c59} @dt=0x56456c116b70@(G/wu32/3)  ?32?h5
    1:2:2: VARREF 0x56456c0e4400 <e15943#> {c59} @dt=0x56456bf40ca0@(nw5)  Rt_decode [LV] => VAR 0x56456bf41180 <e15890#> {c57} @dt=0x56456bf40ca0@(nw5)  Rt_decode VAR
    1:2: VAR 0x56456bf43ca0 <e15992#> {c60} @dt=0x56456bf437c0@(nw5)  Rd_decode VAR
    1:2: ASSIGNW 0x56456bf44a80 <e15999#> {c61} @dt=0x56456bf437c0@(nw5)
    1:2:1: SEL 0x56456c1265d0 <e16021#> {c61} @dt=0x56456c088c20@(G/w5) decl[31:0]]
    1:2:1:1: VARREF 0x56456c0e4520 <e16012#> {c61} @dt=0x56456bf3b120@(nw32)  instruction_decode [RV] <- VAR 0x56456bf3b5e0 <e15756#> {c51} @dt=0x56456bf3b120@(nw32)  instruction_decode VAR
    1:2:1:2: CONST 0x56456c126860 <e16040#> {c61} @dt=0x56456c116e00@(G/sw5)  5'hb
    1:2:1:3: CONST 0x56456c126380 <e16014#> {c61} @dt=0x56456c116b70@(G/wu32/3)  ?32?h5
    1:2:2: VARREF 0x56456c0e4640 <e15998#> {c61} @dt=0x56456bf437c0@(nw5)  Rd_decode [LV] => VAR 0x56456bf43ca0 <e15992#> {c60} @dt=0x56456bf437c0@(nw5)  Rd_decode VAR
    1:2: VAR 0x56456bf45ac0 <e16047#> {c62} @dt=0x56456bf455e0@(nw16)  immediate VAR
    1:2: ASSIGNW 0x56456bf468a0 <e16054#> {c63} @dt=0x56456bf455e0@(nw16)
    1:2:1: SEL 0x56456c126de0 <e16076#> {c63} @dt=0x56456c110320@(G/w16) decl[31:0]]
    1:2:1:1: VARREF 0x56456c0e4760 <e16067#> {c63} @dt=0x56456bf3b120@(nw32)  instruction_decode [RV] <- VAR 0x56456bf3b5e0 <e15756#> {c51} @dt=0x56456bf3b120@(nw32)  instruction_decode VAR
    1:2:1:2: CONST 0x56456c127070 <e16095#> {c63} @dt=0x56456c116e00@(G/sw5)  5'h0
    1:2:1:3: CONST 0x56456c126b90 <e16069#> {c63} @dt=0x56456c1105c0@(G/wu32/5)  ?32?h10
    1:2:2: VARREF 0x56456c0e4880 <e16053#> {c63} @dt=0x56456bf455e0@(nw16)  immediate [LV] => VAR 0x56456bf45ac0 <e16047#> {c62} @dt=0x56456bf455e0@(nw16)  immediate VAR
    1:2: VAR 0x56456bf47760 <e16102#> {c65} @dt=0x56456bf472e0@(nw32)  shifter_output_decode VAR
    1:2: VAR 0x56456bf486e0 <e16110#> {c66} @dt=0x56456bf48200@(nw32)  register_file_output_A_decode VAR
    1:2: VAR 0x56456bf49800 <e16118#> {c67} @dt=0x56456bf49320@(nw32)  register_file_output_B_decode VAR
    1:2: VAR 0x56456bf4a920 <e16126#> {c68} @dt=0x56456bf4a440@(nw32)  register_file_output_A_resolved_decode VAR
    1:2: VAR 0x56456bf4bb00 <e16134#> {c69} @dt=0x56456bf4b620@(nw32)  register_file_output_B_resolved_decode VAR
    1:2: VAR 0x56456bf4cc50 <e16142#> {c70} @dt=0x56456bf4c770@(nw32)  sign_imm_decode VAR
    1:2: VAR 0x56456bf4d1a0 <e16150#> {c73} @dt=0x56456bf4d0c0@(nw1)  register_destination_execute VAR
    1:2: VAR 0x56456bf4d660 <e16153#> {c74} @dt=0x56456bf4d580@(nw1)  memory_to_register_execute VAR
    1:2: VAR 0x56456bf4dad0 <e16156#> {c75} @dt=0x56456bf4d9f0@(nw1)  memory_write_execute VAR
    1:2: VAR 0x56456bf4ec40 <e16159#> {c76} @dt=0x56456bf4e780@(nw5)  write_register_execute VAR
    1:2: VAR 0x56456bf4f110 <e16167#> {c77} @dt=0x56456bf4f030@(nw1)  ALU_src_B_execute VAR
    1:2: VAR 0x56456bf50280 <e16170#> {c78} @dt=0x56456bf4fdc0@(nw6)  ALU_function_execute VAR
    1:2: VAR 0x56456bf507a0 <e16178#> {c79} @dt=0x56456bf506c0@(nw1)  hi_lo_register_write_execute VAR
    1:2: VAR 0x56456bf50c10 <e16181#> {c80} @dt=0x56456bf50b30@(nw1)  register_write_execute VAR
    1:2: VAR 0x56456bf51df0 <e16184#> {c83} @dt=0x56456bf51910@(nw32)  register_file_output_A_execute VAR
    1:2: VAR 0x56456bf52fd0 <e16192#> {c84} @dt=0x56456bf52af0@(nw32)  register_file_output_B_execute VAR
    1:2: VAR 0x56456bf54140 <e16200#> {c85} @dt=0x56456bf53c80@(nw32)  source_A_ALU_execute VAR
    1:2: VAR 0x56456bf552f0 <e16208#> {c86} @dt=0x56456bf54e30@(nw32)  source_B_ALU_execute VAR
    1:2: VAR 0x56456bf564a0 <e16216#> {c87} @dt=0x56456bf55fe0@(nw32)  write_data_execute VAR
    1:2: VAR 0x56456bf57650 <e16224#> {c88} @dt=0x56456bf57190@(nw32)  ALU_output_execute VAR
    1:2: VAR 0x56456bf58800 <e16232#> {c89} @dt=0x56456bf58340@(nw32)  ALU_HI_output_execute VAR
    1:2: VAR 0x56456bf599b0 <e16240#> {c90} @dt=0x56456bf594f0@(nw32)  ALU_LO_output_execute VAR
    1:2: VAR 0x56456bf5ab10 <e16248#> {c91} @dt=0x56456bf5a630@(nw5)  Rs_execute VAR
    1:2: VAR 0x56456bf5bc60 <e16256#> {c92} @dt=0x56456bf5b780@(nw5)  Rt_execute VAR
    1:2: VAR 0x56456bf5cdb0 <e16264#> {c93} @dt=0x56456bf5c8d0@(nw5)  Rd_execute VAR
    1:2: VAR 0x56456bf5df50 <e16272#> {c94} @dt=0x56456bf5da90@(nw32)  sign_imm_execute VAR
    1:2: VAR 0x56456bf5e460 <e16280#> {c97} @dt=0x56456bf5e380@(nw1)  register_write_memory VAR
    1:2: VAR 0x56456bf5f5d0 <e16283#> {c98} @dt=0x56456bf5f110@(nw5)  write_register_memory VAR
    1:2: VAR 0x56456bf5faf0 <e16291#> {c99} @dt=0x56456bf5fa10@(nw1)  memory_to_register_memory VAR
    1:2: VAR 0x56456bf5ff60 <e16294#> {c100} @dt=0x56456bf5fe80@(nw1)  memory_write_memory VAR
    1:2: VAR 0x56456bf60440 <e16297#> {c101} @dt=0x56456bf60360@(nw1)  hi_lo_register_write_memory VAR
    1:2: VAR 0x56456bf615d0 <e16300#> {c104} @dt=0x56456bf61110@(nw32)  ALU_output_memory VAR
    1:2: VAR 0x56456bf62780 <e16308#> {c105} @dt=0x56456bf622c0@(nw32)  ALU_HI_output_memory VAR
    1:2: VAR 0x56456bf63930 <e16316#> {c106} @dt=0x56456bf63470@(nw32)  ALU_LO_output_memory VAR
    1:2: VAR 0x56456bf64ae0 <e16324#> {c107} @dt=0x56456bf64620@(nw32)  read_data_memory VAR
    1:2: VAR 0x56456bf65c90 <e16332#> {c108} @dt=0x56456bf657d0@(nw32)  write_data_memory VAR
    1:2: VAR 0x56456bf661f0 <e16340#> {c111} @dt=0x56456bf66110@(nw1)  register_write_writeback VAR
    1:2: VAR 0x56456bf666b0 <e16343#> {c112} @dt=0x56456bf665d0@(nw1)  hi_lo_register_write_writeback VAR
    1:2: VAR 0x56456bf66b70 <e16346#> {c113} @dt=0x56456bf66a90@(nw1)  memory_to_register_writeback VAR
    1:2: VAR 0x56456bf67d70 <e16349#> {c116} @dt=0x56456bf67890@(nw5)  write_register_writeback VAR
    1:2: VAR 0x56456bf68ee0 <e16357#> {c117} @dt=0x56456bf68a20@(nw32)  result_writeback VAR
    1:2: VAR 0x56456bf6a090 <e16365#> {c118} @dt=0x56456bf69bd0@(nw32)  ALU_HI_output_writeback VAR
    1:2: VAR 0x56456bf6b240 <e16373#> {c119} @dt=0x56456bf6ad80@(nw32)  ALU_LO_output_writeback VAR
    1:2: VAR 0x56456bf6c3f0 <e16381#> {c120} @dt=0x56456bf6bf30@(nw32)  ALU_output_writeback VAR
    1:2: VAR 0x56456bf6d5a0 <e16389#> {c121} @dt=0x56456bf6d0e0@(nw32)  read_data_writeback VAR
    1:2: VAR 0x56456bf6da40 <e16397#> {c124} @dt=0x56456bf6d960@(nw1)  stall_fetch VAR
    1:2: VAR 0x56456bf6de70 <e16400#> {c125} @dt=0x56456bf6dd90@(nw1)  stall_decode VAR
    1:2: VAR 0x56456bf6e310 <e16403#> {c126} @dt=0x56456bf6e230@(nw1)  forward_A_decode VAR
    1:2: VAR 0x56456bf6e7a0 <e16406#> {c127} @dt=0x56456bf6e6c0@(nw1)  forward_B_decode VAR
    1:2: VAR 0x56456bf6ec30 <e16409#> {c128} @dt=0x56456bf6eb50@(nw1)  flush_execute_register VAR
    1:2: VAR 0x56456bf6fda0 <e16412#> {c129} @dt=0x56456bf6f8e0@(nw2)  forward_A_execute VAR
    1:2: VAR 0x56456bf70f50 <e16420#> {c130} @dt=0x56456bf70a90@(nw2)  forward_B_execute VAR
    1:2: ASSIGNW 0x56456bf714e0 <e16427#> {c133} @dt=0x56456bf64620@(nw32)
    1:2:1: VARREF 0x56456c0e49a0 <e16428#> {c133} @dt=0x56456bf30960@(nw32)  data_readdata [RV] <- VAR 0x56456bf30e40 <e15667#> {c22} @dt=0x56456bf30960@(nw32)  data_readdata INPUT PORT
    1:2:2: VARREF 0x56456c0e4ac0 <e16426#> {c133} @dt=0x56456bf64620@(nw32)  read_data_memory [LV] => VAR 0x56456bf64ae0 <e16324#> {c107} @dt=0x56456bf64620@(nw32)  read_data_memory VAR
    1:2: ASSIGNW 0x56456bf71970 <e16430#> {c134} @dt=0x56456bf2e0a0@(nw32)
    1:2:1: VARREF 0x56456c0e4be0 <e16431#> {c134} @dt=0x56456bf61110@(nw32)  ALU_output_memory [RV] <- VAR 0x56456bf615d0 <e16300#> {c104} @dt=0x56456bf61110@(nw32)  ALU_output_memory VAR
    1:2:2: VARREF 0x56456c0e4d00 <e16429#> {c134} @dt=0x56456bf2e0a0@(nw32)  data_address [LV] => VAR 0x56456bf2e580 <e15645#> {c18} @dt=0x56456bf2e0a0@(nw32)  data_address OUTPUT PORT
    1:2: ASSIGNW 0x56456bf71dd0 <e16433#> {c135} @dt=0x56456bf2f8e0@(nw32)
    1:2:1: VARREF 0x56456c0e4e20 <e16434#> {c135} @dt=0x56456bf657d0@(nw32)  write_data_memory [RV] <- VAR 0x56456bf65c90 <e16332#> {c108} @dt=0x56456bf657d0@(nw32)  write_data_memory VAR
    1:2:2: VARREF 0x56456c0e4f40 <e16432#> {c135} @dt=0x56456bf2f8e0@(nw32)  data_writedata [LV] => VAR 0x56456bf2fdc0 <e15659#> {c21} @dt=0x56456bf2f8e0@(nw32)  data_writedata OUTPUT PORT
    1:2: ASSIGNW 0x56456bf72230 <e16436#> {c136} @dt=0x56456bf2e8e0@(nw1)
    1:2:1: VARREF 0x56456c0e5060 <e16437#> {c136} @dt=0x56456bf5fe80@(nw1)  memory_write_memory [RV] <- VAR 0x56456bf5ff60 <e16294#> {c100} @dt=0x56456bf5fe80@(nw1)  memory_write_memory VAR
    1:2:2: VARREF 0x56456c0e5180 <e16435#> {c136} @dt=0x56456bf2e8e0@(nw1)  data_write [LV] => VAR 0x56456bf2e9c0 <e15653#> {c19} @dt=0x56456bf2e8e0@(nw1)  data_write OUTPUT PORT
    1:2: ASSIGNW 0x56456bf72890 <e16439#> {c137} @dt=0x56456bf2ed00@(nw1)
    1:2:1: CONST 0x56456c127480 <e16452#> {c137} @dt=0x56456bf2ed00@(nw1)  1'h1
    1:2:2: VARREF 0x56456c0e52a0 <e16438#> {c137} @dt=0x56456bf2ed00@(nw1)  data_read [LV] => VAR 0x56456bf2ede0 <e15656#> {c20} @dt=0x56456bf2ed00@(nw1)  data_read OUTPUT PORT
    1:2: ASSIGNW 0x56456bf72d60 <e16454#> {c140} @dt=0x56456bf2c260@(nw32)
    1:2:1: VARREF 0x56456c0e53c0 <e16455#> {c140} @dt=0x56456bf33500@(nw32)  program_counter_fetch [RV] <- VAR 0x56456bf339c0 <e15689#> {c32} @dt=0x56456bf33500@(nw32)  program_counter_fetch VAR
    1:2:2: VARREF 0x56456c0e54e0 <e16453#> {c140} @dt=0x56456bf2c260@(nw32)  instr_address [LV] => VAR 0x56456bf2c6e0 <e15629#> {c14} @dt=0x56456bf2c260@(nw32)  instr_address OUTPUT PORT
    1:2: ASSIGNW 0x56456bf73190 <e16457#> {c141} @dt=0x56456bf357a0@(nw32)
    1:2:1: VARREF 0x56456c0e5600 <e16458#> {c141} @dt=0x56456bf2d0e0@(nw32)  instr_readdata [RV] <- VAR 0x56456bf2d580 <e15637#> {c15} @dt=0x56456bf2d0e0@(nw32)  instr_readdata INPUT PORT
    1:2:2: VARREF 0x56456c0e5720 <e16456#> {c141} @dt=0x56456bf357a0@(nw32)  instruction_fetch [LV] => VAR 0x56456bf35c60 <e15705#> {c34} @dt=0x56456bf357a0@(nw32)  instruction_fetch VAR
    1:2: CELL 0x56456bf1cad0 <e1860> {c143}  register_file -> MODULE 0x56456c051480 <e8703> {n2}  Register_File  L3
    1:2:1: PIN 0x56456bf03ec0 <e1804> {c144}  clk -> VAR 0x56456c0519b0 <e12940#> {n3} @dt=0x56456c0518d0@(nw1)  clk INPUT PORT
    1:2:1:1: VARREF 0x56456c0e5840 <e16459#> {c144} @dt=0x56456bf31200@(nw1)  internal_clk [RV] <- VAR 0x56456bf312e0 <e15675#> {c25} @dt=0x56456bf31200@(nw1)  internal_clk VAR
    1:2:1: PIN 0x56456bf73b60 <e1814> {c144}  pipelined -> VAR 0x56456c051ed0 <e12943#> {n4} @dt=0x56456c051df0@(nw1)  pipelined INPUT PORT
    1:2:1:1: CONST 0x56456c1277b0 <e16472#> {c144} @dt=0x56456c051df0@(nw1)  1'h1
    1:2:1: PIN 0x56456bf73f20 <e1818> {c145}  HI_LO_output -> VAR 0x56456c0523f0 <e12946#> {n5} @dt=0x56456c052310@(nw1)  HI_LO_output INPUT PORT
    1:2:1:1: VARREF 0x56456c0e5960 <e16473#> {c145} @dt=0x56456bf31600@(nw1)  HI_LO_output [RV] <- VAR 0x56456bf316e0 <e15678#> {c27} @dt=0x56456bf31600@(nw1)  HI_LO_output VAR
    1:2:1: PIN 0x56456bf743a0 <e1822> {c146}  write_enable -> VAR 0x56456c052910 <e12949#> {n6} @dt=0x56456c052830@(nw1)  write_enable INPUT PORT
    1:2:1:1: VARREF 0x56456c0e5a80 <e16474#> {c146} @dt=0x56456bf66110@(nw1)  register_write_writeback [RV] <- VAR 0x56456bf661f0 <e16340#> {c111} @dt=0x56456bf66110@(nw1)  register_write_writeback VAR
    1:2:1: PIN 0x56456bf747f0 <e1826> {c147}  hi_lo_register_write_enable -> VAR 0x56456c052cd0 <e12952#> {n6} @dt=0x56456c052bf0@(nw1)  hi_lo_register_write_enable INPUT PORT
    1:2:1:1: VARREF 0x56456c0e5ba0 <e16475#> {c147} @dt=0x56456bf665d0@(nw1)  hi_lo_register_write_writeback [RV] <- VAR 0x56456bf666b0 <e16343#> {c112} @dt=0x56456bf665d0@(nw1)  hi_lo_register_write_writeback VAR
    1:2:1: PIN 0x56456bf74b80 <e1830> {c148}  read_address_1 -> VAR 0x56456c053e70 <e12955#> {n7} @dt=0x56456c053970@(nw5)  read_address_1 INPUT PORT
    1:2:1:1: VARREF 0x56456c0e5cc0 <e16476#> {c148} @dt=0x56456bf3d380@(nw5)  read_address_1 [RV] <- VAR 0x56456bf3d860 <e15772#> {c54} @dt=0x56456bf3d380@(nw5)  read_address_1 VAR
    1:2:1: PIN 0x56456bf74f40 <e1834> {c149}  read_address_2 -> VAR 0x56456c054650 <e12963#> {n7} @dt=0x56456c054150@(nw5)  read_address_2 INPUT PORT
    1:2:1:1: VARREF 0x56456c0e5de0 <e16477#> {c149} @dt=0x56456bf405a0@(nw5)  read_address_2 [RV] <- VAR 0x56456bf40a80 <e15882#> {c57} @dt=0x56456bf405a0@(nw5)  read_address_2 VAR
    1:2:1: PIN 0x56456bf753c0 <e1838> {c150}  write_address -> VAR 0x56456c054e30 <e12971#> {n7} @dt=0x56456c054930@(nw5)  write_address INPUT PORT
    1:2:1:1: VARREF 0x56456c0e5f00 <e16478#> {c150} @dt=0x56456bf67890@(nw5)  write_register_writeback [RV] <- VAR 0x56456bf67d70 <e16349#> {c116} @dt=0x56456bf67890@(nw5)  write_register_writeback VAR
    1:2:1: PIN 0x56456bf75790 <e1842> {c151}  write_data -> VAR 0x56456c056070 <e12979#> {n8} @dt=0x56456c055b70@(nw32)  write_data INPUT PORT
    1:2:1:1: VARREF 0x56456c0e6020 <e16479#> {c151} @dt=0x56456bf68a20@(nw32)  result_writeback [RV] <- VAR 0x56456bf68ee0 <e16357#> {c117} @dt=0x56456bf68a20@(nw32)  result_writeback VAR
    1:2:1: PIN 0x56456bf75b90 <e1846> {c152}  HI_write_data -> VAR 0x56456c056850 <e12987#> {n8} @dt=0x56456c056350@(nw32)  HI_write_data INPUT PORT
    1:2:1:1: VARREF 0x56456c0e6140 <e16480#> {c152} @dt=0x56456bf69bd0@(nw32)  ALU_HI_output_writeback [RV] <- VAR 0x56456bf6a090 <e16365#> {c118} @dt=0x56456bf69bd0@(nw32)  ALU_HI_output_writeback VAR
    1:2:1: PIN 0x56456bf75f90 <e1850> {c153}  LO_write_data -> VAR 0x56456c057030 <e12995#> {n8} @dt=0x56456c056b30@(nw32)  LO_write_data INPUT PORT
    1:2:1:1: VARREF 0x56456c0e6260 <e16481#> {c153} @dt=0x56456bf6ad80@(nw32)  ALU_LO_output_writeback [RV] <- VAR 0x56456bf6b240 <e16373#> {c119} @dt=0x56456bf6ad80@(nw32)  ALU_LO_output_writeback VAR
    1:2:1: PIN 0x56456bf763e0 <e1854> {c154}  read_data_1 -> VAR 0x56456c0582a0 <e13003#> {n9} @dt=0x56456c057da0@(nw32)  read_data_1 OUTPUT PORT
    1:2:1:1: VARREF 0x56456c0e6380 <e16482#> {c154} @dt=0x56456bf48200@(nw32)  register_file_output_A_decode [LV] => VAR 0x56456bf486e0 <e16110#> {c66} @dt=0x56456bf48200@(nw32)  register_file_output_A_decode VAR
    1:2:1: PIN 0x56456bf76800 <e1858> {c155}  read_data_2 -> VAR 0x56456c058ab0 <e13011#> {n9} @dt=0x56456c0585b0@(nw32)  read_data_2 OUTPUT PORT
    1:2:1:1: VARREF 0x56456c0e64a0 <e16483#> {c155} @dt=0x56456bf49320@(nw32)  register_file_output_B_decode [LV] => VAR 0x56456bf49800 <e16118#> {c67} @dt=0x56456bf49320@(nw32)  register_file_output_B_decode VAR
    1:2: CELL 0x56456bf1c730 <e1877> {c158}  pc -> MODULE 0x56456c04a080 <e8702> {m1}  Program_Counter  L3
    1:2:1: PIN 0x56456bf76d00 <e1862> {c159}  clk -> VAR 0x56456c04a4f0 <e13213#> {m2} @dt=0x56456c04a410@(nw1)  clk INPUT PORT
    1:2:1:1: VARREF 0x56456c0e65c0 <e16484#> {c159} @dt=0x56456bf31200@(nw1)  internal_clk [RV] <- VAR 0x56456bf312e0 <e15675#> {c25} @dt=0x56456bf31200@(nw1)  internal_clk VAR
    1:2:1: PIN 0x56456bf77130 <e1867> {c160}  address_input -> VAR 0x56456c04b690 <e13216#> {m3} @dt=0x56456c04b190@(nw32)  address_input INPUT PORT
    1:2:1:1: VARREF 0x56456c0e66e0 <e16485#> {c160} @dt=0x56456bf32380@(nw32)  program_counter_prime [RV] <- VAR 0x56456bf32840 <e15681#> {c31} @dt=0x56456bf32380@(nw32)  program_counter_prime VAR
    1:2:1: PIN 0x56456bf774c0 <e1871> {c161}  enable -> VAR 0x56456c04bbb0 <e13224#> {m4} @dt=0x56456c04bad0@(nw1)  enable INPUT PORT
    1:2:1:1: VARREF 0x56456c0e6800 <e16486#> {c161} @dt=0x56456bf6d960@(nw1)  stall_fetch [RV] <- VAR 0x56456bf6da40 <e16397#> {c124} @dt=0x56456bf6d960@(nw1)  stall_fetch VAR
    1:2:1: PIN 0x56456bf778f0 <e1875> {c162}  address_output -> VAR 0x56456c04ce30 <e13227#> {m5} @dt=0x56456c04c930@(nw32)  address_output OUTPUT PORT
    1:2:1:1: VARREF 0x56456c0e6920 <e16487#> {c162} @dt=0x56456bf33500@(nw32)  program_counter_fetch [LV] => VAR 0x56456bf339c0 <e15689#> {c32} @dt=0x56456bf33500@(nw32)  program_counter_fetch VAR
    1:2: CELL 0x56456bf79bc0 <e1933> {c165}  plus_four_adder -> MODULE 0x56456bfaa050 <e8693> {d1}  Adder  L3
    1:2:1: PIN 0x56456bf77e90 <e1879> {c166}  a -> VAR 0x56456bfab2c0 <e15575#> {d3} @dt=0x56456bfaade0@(nw32)  a INPUT PORT
    1:2:1:1: VARREF 0x56456c0e6a40 <e16488#> {c166} @dt=0x56456bf33500@(nw32)  program_counter_fetch [RV] <- VAR 0x56456bf339c0 <e15689#> {c32} @dt=0x56456bf33500@(nw32)  program_counter_fetch VAR
    1:2:1: PIN 0x56456bf795c0 <e1927> {c167}  b -> VAR 0x56456bfabaa0 <e15583#> {d3} @dt=0x56456bfab5c0@(nw32)  b INPUT PORT
    1:2:1:1: REPLICATE 0x56456bf791b0 <e1926> {c167} @dt=0x56456bf79040@(G/w32)
    1:2:1:1:1: CONCAT 0x56456bf78f80 <e1918> {c167} @dt=0x56456bf79040@(G/w32)
    1:2:1:1:1:1: REPLICATE 0x56456bf78950 <e1905> {c167} @dt=0x56456bf78a10@(G/w28)
    1:2:1:1:1:1:1: CONST 0x56456bf78620 <e1893> {c167} @dt=0x56456bf787d0@(G/w1)  1'h0
    1:2:1:1:1:1:2: CONST 0x56456bf78220 <e1894> {c167} @dt=0x56456bf1eb70@(G/swu32/5)  ?32?sh1c
    1:2:1:1:1:2: CONST 0x56456bf78c40 <e1906> {c167} @dt=0x56456bf78df0@(G/w4)  4'hf
    1:2:1:1:2: CONST 0x56456bf79270 <e1919> {c167} @dt=0x56456bf79040@(G/w32)  32'h1
    1:2:1: PIN 0x56456bf79a80 <e1931> {c168}  z -> VAR 0x56456bfacce0 <e15591#> {d4} @dt=0x56456bfac800@(nw32)  z OUTPUT PORT
    1:2:1:1: VARREF 0x56456c0e6b60 <e16501#> {c168} @dt=0x56456bf34640@(nw32)  program_counter_plus_four_fetch [LV] => VAR 0x56456bf34b20 <e15697#> {c33} @dt=0x56456bf34640@(nw32)  program_counter_plus_four_fetch VAR
    1:2: CELL 0x56456bf7b8c0 <e1960> {c171}  program_counter_multiplexer -> MODULE 0x56456c0efc80 <e12032> {k1}  MUX_2INPUT__B20  L3
    1:2:1: PIN 0x56456bf7a890 <e1942> {c172}  control -> VAR 0x56456c0efe90 <e13450#> {k6} @dt=0x56456c0f0010@(nw1)  control INPUT PORT
    1:2:1:1: VARREF 0x56456c0e6c80 <e16502#> {c172} @dt=0x56456bf35fe0@(nw1)  program_counter_source_decode [RV] <- VAR 0x56456bf360c0 <e15713#> {c36} @dt=0x56456bf35fe0@(nw1)  program_counter_source_decode VAR
    1:2:1: PIN 0x56456bf7acd0 <e1947> {c173}  input_0 -> VAR 0x56456c0f00f0 <e13453#> {k7} @dt=0x56456c0f0270@(nw32)  input_0 INPUT PORT
    1:2:1:1: VARREF 0x56456c0e6da0 <e16503#> {c173} @dt=0x56456bf34640@(nw32)  program_counter_plus_four_fetch [RV] <- VAR 0x56456bf34b20 <e15697#> {c33} @dt=0x56456bf34640@(nw32)  program_counter_plus_four_fetch VAR
    1:2:1: PIN 0x56456bf7b120 <e1951> {c174}  input_1 -> VAR 0x56456c0f06c0 <e13490#> {k8} @dt=0x56456c0f0840@(nw32)  input_1 INPUT PORT
    1:2:1:1: VARREF 0x56456c0e6ec0 <e16504#> {c174} @dt=0x56456bf39fc0@(nw32)  program_counter_branch_decode [RV] <- VAR 0x56456bf3a4a0 <e15748#> {c50} @dt=0x56456bf39fc0@(nw32)  program_counter_branch_decode VAR
    1:2:1: PIN 0x56456bf7b4f0 <e1955> {c175}  resolved -> VAR 0x56456c0f31f0 <e13527#> {k10} @dt=0x56456c0f3370@(nw32)  resolved OUTPUT PORT
    1:2:1:1: VARREF 0x56456c0e6fe0 <e16505#> {c175} @dt=0x56456bf32380@(nw32)  program_counter_prime [LV] => VAR 0x56456bf32840 <e15681#> {c31} @dt=0x56456bf32380@(nw32)  program_counter_prime VAR
    1:2: CELL 0x56456bf7d980 <e1989> {c178}  fetch_decode_register -> MODULE 0x56456c0a8080 <e8707> {r1}  Fetch_Decode_Register  L3
    1:2:1: PIN 0x56456bf7bf00 <e1962> {c179}  clk -> VAR 0x56456c0a84f0 <e12344#> {r3} @dt=0x56456c0a8410@(nw1)  clk INPUT PORT
    1:2:1:1: VARREF 0x56456c0e7100 <e16506#> {c179} @dt=0x56456bf31200@(nw1)  internal_clk [RV] <- VAR 0x56456bf312e0 <e15675#> {c25} @dt=0x56456bf31200@(nw1)  internal_clk VAR
    1:2:1: PIN 0x56456bf7c2c0 <e1967> {c180}  enable -> VAR 0x56456c0a8a10 <e12347#> {r4} @dt=0x56456c0a8930@(nw1)  enable INPUT PORT
    1:2:1:1: VARREF 0x56456c0e7220 <e16507#> {c180} @dt=0x56456bf6dd90@(nw1)  stall_decode [RV] <- VAR 0x56456bf6de70 <e16400#> {c125} @dt=0x56456bf6dd90@(nw1)  stall_decode VAR
    1:2:1: PIN 0x56456bf7c740 <e1971> {c181}  clear -> VAR 0x56456c0a8f30 <e12350#> {r5} @dt=0x56456c0a8e50@(nw1)  clear INPUT PORT
    1:2:1:1: VARREF 0x56456c0e7340 <e16508#> {c181} @dt=0x56456bf35fe0@(nw1)  program_counter_source_decode [RV] <- VAR 0x56456bf360c0 <e15713#> {c36} @dt=0x56456bf35fe0@(nw1)  program_counter_source_decode VAR
    1:2:1: PIN 0x56456bf7cb10 <e1975> {c182}  instruction_fetch -> VAR 0x56456c0aa190 <e12353#> {r7} @dt=0x56456c0a9c90@(nw32)  instruction_fetch INPUT PORT
    1:2:1:1: VARREF 0x56456c0e7460 <e16509#> {c182} @dt=0x56456bf357a0@(nw32)  instruction_fetch [RV] <- VAR 0x56456bf35c60 <e15705#> {c34} @dt=0x56456bf357a0@(nw32)  instruction_fetch VAR
    1:2:1: PIN 0x56456bf7cf80 <e1979> {c183}  program_counter_plus_four_fetch -> VAR 0x56456c0ab420 <e12361#> {r8} @dt=0x56456c0aaf20@(nw32)  program_counter_plus_four_fetch INPUT PORT
    1:2:1:1: VARREF 0x56456c0e7580 <e16510#> {c183} @dt=0x56456bf34640@(nw32)  program_counter_plus_four_fetch [RV] <- VAR 0x56456bf34b20 <e15697#> {c33} @dt=0x56456bf34640@(nw32)  program_counter_plus_four_fetch VAR
    1:2:1: PIN 0x56456bf7d3d0 <e1983> {c184}  instruction_decode -> VAR 0x56456c0ac750 <e12369#> {r10} @dt=0x56456c0ac250@(nw32)  instruction_decode OUTPUT PORT
    1:2:1:1: VARREF 0x56456c0e76a0 <e16511#> {c184} @dt=0x56456bf3b120@(nw32)  instruction_decode [LV] => VAR 0x56456bf3b5e0 <e15756#> {c51} @dt=0x56456bf3b120@(nw32)  instruction_decode VAR
    1:2:1: PIN 0x56456bf7d840 <e1987> {c185}  program_counter_plus_four_decode -> VAR 0x56456c0ada80 <e12377#> {r11} @dt=0x56456c0ad580@(nw32)  program_counter_plus_four_decode OUTPUT PORT
    1:2:1:1: VARREF 0x56456c0e77c0 <e16512#> {c185} @dt=0x56456bf3c260@(nw32)  program_counter_plus_four_decode [LV] => VAR 0x56456bf3c740 <e15764#> {c52} @dt=0x56456bf3c260@(nw32)  program_counter_plus_four_decode VAR
    1:2: CELL 0x56456bf801d0 <e2026> {c188}  control_unit -> MODULE 0x56456bff2460 <e8696> {g1}  Control_Unit  L3
    1:2:1: PIN 0x56456bf7dfb0 <e1991> {c189}  instruction -> VAR 0x56456bff46d0 <e14046#> {g3} @dt=0x56456bff4250@(nw32)  instruction INPUT PORT
    1:2:1:1: VARREF 0x56456c0e78e0 <e16513#> {c189} @dt=0x56456bf3b120@(nw32)  instruction_decode [RV] <- VAR 0x56456bf3b5e0 <e15756#> {c51} @dt=0x56456bf3b120@(nw32)  instruction_decode VAR
    1:2:1: PIN 0x56456bf7e3b0 <e1996> {c190}  register_write -> VAR 0x56456bff4c30 <e14054#> {g5} @dt=0x56456bff4b50@(nw1)  register_write OUTPUT PORT
    1:2:1:1: VARREF 0x56456c0e7a00 <e16514#> {c190} @dt=0x56456bf36420@(nw1)  register_write_decode [LV] => VAR 0x56456bf36500 <e15716#> {c37} @dt=0x56456bf36420@(nw1)  register_write_decode VAR
    1:2:1: PIN 0x56456bf7e840 <e2000> {c191}  memory_to_register -> VAR 0x56456bff5150 <e14057#> {g6} @dt=0x56456bff5070@(nw1)  memory_to_register OUTPUT PORT
    1:2:1:1: VARREF 0x56456c0e7b20 <e16515#> {c191} @dt=0x56456bf36840@(nw1)  memory_to_register_decode [LV] => VAR 0x56456bf36920 <e15719#> {c38} @dt=0x56456bf36840@(nw1)  memory_to_register_decode VAR
    1:2:1: PIN 0x56456bf7ec10 <e2004> {c192}  memory_write -> VAR 0x56456bff5670 <e14060#> {g7} @dt=0x56456bff5590@(nw1)  memory_write OUTPUT PORT
    1:2:1:1: VARREF 0x56456c0e7c40 <e16516#> {c192} @dt=0x56456bf36c80@(nw1)  memory_write_decode [LV] => VAR 0x56456bf36d60 <e15722#> {c39} @dt=0x56456bf36c80@(nw1)  memory_write_decode VAR
    1:2:1: PIN 0x56456bf7f010 <e2008> {c193}  ALU_src_B -> VAR 0x56456bff5b90 <e14063#> {g8} @dt=0x56456bff5ab0@(nw1)  ALU_src_B OUTPUT PORT
    1:2:1:1: VARREF 0x56456c0e7d60 <e16517#> {c193} @dt=0x56456bf370e0@(nw1)  ALU_src_B_decode [LV] => VAR 0x56456bf371c0 <e15725#> {c40} @dt=0x56456bf370e0@(nw1)  ALU_src_B_decode VAR
    1:2:1: PIN 0x56456bf7f4a0 <e2012> {c194}  register_destination -> VAR 0x56456bff60f0 <e14066#> {g9} @dt=0x56456bff6010@(nw1)  register_destination OUTPUT PORT
    1:2:1:1: VARREF 0x56456c0e7e80 <e16518#> {c194} @dt=0x56456bf37500@(nw1)  register_destination_decode [LV] => VAR 0x56456bf375e0 <e15728#> {c41} @dt=0x56456bf37500@(nw1)  register_destination_decode VAR
    1:2:1: PIN 0x56456bf7f800 <e2016> {c195}  branch -> VAR 0x56456bff6650 <e14069#> {g10} @dt=0x56456bff6570@(nw1)  branch OUTPUT PORT
    1:2:1:1: VARREF 0x56456c0e7fa0 <e16519#> {c195} @dt=0x56456bf37900@(nw1)  branch_decode [LV] => VAR 0x56456bf379e0 <e15731#> {c42} @dt=0x56456bf37900@(nw1)  branch_decode VAR
    1:2:1: PIN 0x56456bf7fcc0 <e2020> {c196}  hi_lo_register_write -> VAR 0x56456bff6bb0 <e14072#> {g11} @dt=0x56456bff6ad0@(nw1)  hi_lo_register_write OUTPUT PORT
    1:2:1:1: VARREF 0x56456c0e80c0 <e16520#> {c196} @dt=0x56456bf37d00@(nw1)  hi_lo_register_write_decode [LV] => VAR 0x56456bf37de0 <e15734#> {c43} @dt=0x56456bf37d00@(nw1)  hi_lo_register_write_decode VAR
    1:2:1: PIN 0x56456bf80090 <e2024> {c197}  ALU_function -> VAR 0x56456bff7e50 <e14075#> {g12} @dt=0x56456bff7950@(nw6)  ALU_function OUTPUT PORT
    1:2:1:1: VARREF 0x56456c0e81e0 <e16521#> {c197} @dt=0x56456bf38e40@(nw6)  ALU_function_decode [LV] => VAR 0x56456bf39300 <e15740#> {c45} @dt=0x56456bf38e40@(nw6)  ALU_function_decode VAR
    1:2: CELL 0x56456bf81e60 <e2054> {c200}  register_file_output_A_mux -> MODULE 0x56456c0efc80 <e12032> {k1}  MUX_2INPUT__B20  L3
    1:2:1: PIN 0x56456bf80e50 <e2036> {c202}  control -> VAR 0x56456c0efe90 <e13450#> {k6} @dt=0x56456c0f0010@(nw1)  control INPUT PORT
    1:2:1:1: VARREF 0x56456c0e8300 <e16522#> {c202} @dt=0x56456bf6e230@(nw1)  forward_A_decode [RV] <- VAR 0x56456bf6e310 <e16403#> {c126} @dt=0x56456bf6e230@(nw1)  forward_A_decode VAR
    1:2:1: PIN 0x56456bf812a0 <e2041> {c203}  input_0 -> VAR 0x56456c0f00f0 <e13453#> {k7} @dt=0x56456c0f0270@(nw32)  input_0 INPUT PORT
    1:2:1:1: VARREF 0x56456c0e8420 <e16523#> {c203} @dt=0x56456bf48200@(nw32)  register_file_output_A_decode [RV] <- VAR 0x56456bf486e0 <e16110#> {c66} @dt=0x56456bf48200@(nw32)  register_file_output_A_decode VAR
    1:2:1: PIN 0x56456bf81670 <e2045> {c204}  input_1 -> VAR 0x56456c0f06c0 <e13490#> {k8} @dt=0x56456c0f0840@(nw32)  input_1 INPUT PORT
    1:2:1:1: VARREF 0x56456c0e8540 <e16524#> {c204} @dt=0x56456bf61110@(nw32)  ALU_output_memory [RV] <- VAR 0x56456bf615d0 <e16300#> {c104} @dt=0x56456bf61110@(nw32)  ALU_output_memory VAR
    1:2:1: PIN 0x56456bf81a90 <e2049> {c205}  resolved -> VAR 0x56456c0f31f0 <e13527#> {k10} @dt=0x56456c0f3370@(nw32)  resolved OUTPUT PORT
    1:2:1:1: VARREF 0x56456c0e8660 <e16525#> {c205} @dt=0x56456bf4a440@(nw32)  register_file_output_A_resolved_decode [LV] => VAR 0x56456bf4a920 <e16126#> {c68} @dt=0x56456bf4a440@(nw32)  register_file_output_A_resolved_decode VAR
    1:2: CELL 0x56456bf83b70 <e2082> {c208}  register_file_output_B_mux -> MODULE 0x56456c0efc80 <e12032> {k1}  MUX_2INPUT__B20  L3
    1:2:1: PIN 0x56456bf82b60 <e2064> {c210}  control -> VAR 0x56456c0efe90 <e13450#> {k6} @dt=0x56456c0f0010@(nw1)  control INPUT PORT
    1:2:1:1: VARREF 0x56456c0e8780 <e16526#> {c210} @dt=0x56456bf6e6c0@(nw1)  forward_B_decode [RV] <- VAR 0x56456bf6e7a0 <e16406#> {c127} @dt=0x56456bf6e6c0@(nw1)  forward_B_decode VAR
    1:2:1: PIN 0x56456bf82fb0 <e2069> {c211}  input_0 -> VAR 0x56456c0f00f0 <e13453#> {k7} @dt=0x56456c0f0270@(nw32)  input_0 INPUT PORT
    1:2:1:1: VARREF 0x56456c0e88a0 <e16527#> {c211} @dt=0x56456bf49320@(nw32)  register_file_output_B_decode [RV] <- VAR 0x56456bf49800 <e16118#> {c67} @dt=0x56456bf49320@(nw32)  register_file_output_B_decode VAR
    1:2:1: PIN 0x56456bf83380 <e2073> {c212}  input_1 -> VAR 0x56456c0f06c0 <e13490#> {k8} @dt=0x56456c0f0840@(nw32)  input_1 INPUT PORT
    1:2:1:1: VARREF 0x56456c0e89c0 <e16528#> {c212} @dt=0x56456bf61110@(nw32)  ALU_output_memory [RV] <- VAR 0x56456bf615d0 <e16300#> {c104} @dt=0x56456bf61110@(nw32)  ALU_output_memory VAR
    1:2:1: PIN 0x56456bf837a0 <e2077> {c213}  resolved -> VAR 0x56456c0f31f0 <e13527#> {k10} @dt=0x56456c0f3370@(nw32)  resolved OUTPUT PORT
    1:2:1:1: VARREF 0x56456c0e8ae0 <e16529#> {c213} @dt=0x56456bf4b620@(nw32)  register_file_output_B_resolved_decode [LV] => VAR 0x56456bf4bb00 <e16134#> {c69} @dt=0x56456bf4b620@(nw32)  register_file_output_B_resolved_decode VAR
    1:2: CELL 0x56456bf84b00 <e2095> {c216}  reg_output_comparator -> MODULE 0x56456c00a670 <e8697> {h1}  Equal_Comparator  L3
    1:2:1: PIN 0x56456bf84210 <e2084> {c217}  a -> VAR 0x56456c00b860 <e14019#> {h3} @dt=0x56456c00b360@(nw32)  a INPUT PORT
    1:2:1:1: VARREF 0x56456c0e8c00 <e16530#> {c217} @dt=0x56456bf4a440@(nw32)  register_file_output_A_resolved_decode [RV] <- VAR 0x56456bf4a920 <e16126#> {c68} @dt=0x56456bf4a440@(nw32)  register_file_output_A_resolved_decode VAR
    1:2:1: PIN 0x56456bf84630 <e2089> {c218}  b -> VAR 0x56456c00caa0 <e14027#> {h4} @dt=0x56456c00c5a0@(nw32)  b INPUT PORT
    1:2:1:1: VARREF 0x56456c0e8d20 <e16531#> {c218} @dt=0x56456bf4b620@(nw32)  register_file_output_B_resolved_decode [RV] <- VAR 0x56456bf4bb00 <e16134#> {c69} @dt=0x56456bf4b620@(nw32)  register_file_output_B_resolved_decode VAR
    1:2:1: PIN 0x56456bf849c0 <e2093> {c219}  c -> VAR 0x56456c00d000 <e14035#> {h6} @dt=0x56456c00cf20@(nw1)  c OUTPUT PORT
    1:2:1:1: VARREF 0x56456c0e8e40 <e16532#> {c219} @dt=0x56456bf38100@(nw1)  equal_decode [LV] => VAR 0x56456bf381e0 <e15737#> {c44} @dt=0x56456bf38100@(nw1)  equal_decode VAR
    1:2: CELL 0x56456bf85a50 <e2108> {c222}  program_counter_source_and_gate_decode -> MODULE 0x56456bfeb390 <e8695> {f1}  And_Gate  L3
    1:2:1: PIN 0x56456bf850d0 <e2097> {c223}  input_A -> VAR 0x56456bfeb8a0 <e14489#> {f3} @dt=0x56456bfeb7c0@(nw1)  input_A INPUT PORT
    1:2:1:1: VARREF 0x56456c0e8f60 <e16533#> {c223} @dt=0x56456bf37900@(nw1)  branch_decode [RV] <- VAR 0x56456bf379e0 <e15731#> {c42} @dt=0x56456bf37900@(nw1)  branch_decode VAR
    1:2:1: PIN 0x56456bf85490 <e2102> {c224}  input_B -> VAR 0x56456bfebdc0 <e14492#> {f4} @dt=0x56456bfebce0@(nw1)  input_B INPUT PORT
    1:2:1:1: VARREF 0x56456c0e9080 <e16534#> {c224} @dt=0x56456bf38100@(nw1)  equal_decode [RV] <- VAR 0x56456bf381e0 <e15737#> {c44} @dt=0x56456bf38100@(nw1)  equal_decode VAR
    1:2:1: PIN 0x56456bf85910 <e2106> {c225}  output_C -> VAR 0x56456bfec320 <e14495#> {f6} @dt=0x56456bfec240@(nw1)  output_C OUTPUT PORT
    1:2:1:1: VARREF 0x56456c0e91a0 <e16535#> {c225} @dt=0x56456bf35fe0@(nw1)  program_counter_source_decode [LV] => VAR 0x56456bf360c0 <e15713#> {c36} @dt=0x56456bf35fe0@(nw1)  program_counter_source_decode VAR
    1:2: CELL 0x56456bf216a0 <e2117> {c228}  sign_extender_decode -> MODULE 0x56456c064fd0 <e8704> {o1}  Sign_Extension  L3
    1:2:1: PIN 0x56456bf20580 <e2110> {c229}  short_input -> VAR 0x56456c0660c0 <e12871#> {o3} @dt=0x56456c065c80@(nw16)  short_input INPUT PORT
    1:2:1:1: VARREF 0x56456c0e92c0 <e16536#> {c229} @dt=0x56456bf455e0@(nw16)  immediate [RV] <- VAR 0x56456bf45ac0 <e16047#> {c62} @dt=0x56456bf455e0@(nw16)  immediate VAR
    1:2:1: PIN 0x56456bf20f60 <e2115> {c230}  extended_output -> VAR 0x56456c067300 <e12879#> {o4} @dt=0x56456c066e00@(nw32)  extended_output OUTPUT PORT
    1:2:1:1: VARREF 0x56456c0e93e0 <e16537#> {c230} @dt=0x56456bf4c770@(nw32)  sign_imm_decode [LV] => VAR 0x56456bf4cc50 <e16142#> {c70} @dt=0x56456bf4c770@(nw32)  sign_imm_decode VAR
    1:2: CELL 0x56456bf23670 <e2126> {c233}  shifter_decode -> MODULE 0x56456c031200 <e8699> {j1}  Left_Shift  L3
    1:2:1: PIN 0x56456bf22180 <e2119> {c234}  shift_input -> VAR 0x56456c032bc0 <e13700#> {j6} @dt=0x56456c0326e0@(nw32)  shift_input INPUT PORT
    1:2:1:1: VARREF 0x56456c0e9500 <e16538#> {c234} @dt=0x56456bf4c770@(nw32)  sign_imm_decode [RV] <- VAR 0x56456bf4cc50 <e16142#> {c70} @dt=0x56456bf4c770@(nw32)  sign_imm_decode VAR
    1:2:1: PIN 0x56456bf22c90 <e2124> {c235}  shift_output -> VAR 0x56456c033e00 <e13708#> {j7} @dt=0x56456c033920@(nw32)  shift_output OUTPUT PORT
    1:2:1:1: VARREF 0x56456c0e9620 <e16539#> {c235} @dt=0x56456bf472e0@(nw32)  shifter_output_decode [LV] => VAR 0x56456bf47760 <e16102#> {c65} @dt=0x56456bf472e0@(nw32)  shifter_output_decode VAR
    1:2: CELL 0x56456bf85ed0 <e2139> {c238}  adder_decode -> MODULE 0x56456bfaa050 <e8693> {d1}  Adder  L3
    1:2:1: PIN 0x56456bf247c0 <e2128> {c239}  a -> VAR 0x56456bfab2c0 <e15575#> {d3} @dt=0x56456bfaade0@(nw32)  a INPUT PORT
    1:2:1:1: VARREF 0x56456c0e9740 <e16540#> {c239} @dt=0x56456bf472e0@(nw32)  shifter_output_decode [RV] <- VAR 0x56456bf47760 <e16102#> {c65} @dt=0x56456bf472e0@(nw32)  shifter_output_decode VAR
    1:2:1: PIN 0x56456bf25140 <e2133> {c240}  b -> VAR 0x56456bfabaa0 <e15583#> {d3} @dt=0x56456bfab5c0@(nw32)  b INPUT PORT
    1:2:1:1: VARREF 0x56456c0e9860 <e16541#> {c240} @dt=0x56456bf3c260@(nw32)  program_counter_plus_four_decode [RV] <- VAR 0x56456bf3c740 <e15764#> {c52} @dt=0x56456bf3c260@(nw32)  program_counter_plus_four_decode VAR
    1:2:1: PIN 0x56456bf25dd0 <e2137> {c241}  z -> VAR 0x56456bfacce0 <e15591#> {d4} @dt=0x56456bfac800@(nw32)  z OUTPUT PORT
    1:2:1:1: VARREF 0x56456c0e9980 <e16542#> {c241} @dt=0x56456bf39fc0@(nw32)  program_counter_branch_decode [LV] => VAR 0x56456bf3a4a0 <e15748#> {c50} @dt=0x56456bf39fc0@(nw32)  program_counter_branch_decode VAR
    1:2: CELL 0x56456bf8c230 <e2252> {c244}  decode_execute_register -> MODULE 0x56456c06f160 <e8705> {p1}  Decode_Execute_Register  L3
    1:2:1: PIN 0x56456bf860f0 <e2141> {c245}  clk -> VAR 0x56456c06f5d0 <e12544#> {p3} @dt=0x56456c06f4f0@(nw1)  clk INPUT PORT
    1:2:1:1: VARREF 0x56456c0e9aa0 <e16543#> {c245} @dt=0x56456bf31200@(nw1)  internal_clk [RV] <- VAR 0x56456bf312e0 <e15675#> {c25} @dt=0x56456bf31200@(nw1)  internal_clk VAR
    1:2:1: PIN 0x56456bf86390 <e2146> {c246}  clear -> VAR 0x56456c06f9f0 <e12547#> {p4} @dt=0x56456c06f910@(nw1)  clear INPUT PORT
    1:2:1:1: VARREF 0x56456c0e9bc0 <e16544#> {c246} @dt=0x56456bf6eb50@(nw1)  flush_execute_register [RV] <- VAR 0x56456bf6ec30 <e16409#> {c128} @dt=0x56456bf6eb50@(nw1)  flush_execute_register VAR
    1:2:1: PIN 0x56456bf86770 <e2150> {c247}  register_write_decode -> VAR 0x56456c06fe10 <e12550#> {p7} @dt=0x56456c06fd30@(nw1)  register_write_decode INPUT PORT
    1:2:1:1: VARREF 0x56456c0e9ce0 <e16545#> {c247} @dt=0x56456bf36420@(nw1)  register_write_decode [RV] <- VAR 0x56456bf36500 <e15716#> {c37} @dt=0x56456bf36420@(nw1)  register_write_decode VAR
    1:2:1: PIN 0x56456bf86af0 <e2154> {c248}  memory_to_register_decode -> VAR 0x56456c070270 <e12553#> {p8} @dt=0x56456c070190@(nw1)  memory_to_register_decode INPUT PORT
    1:2:1:1: VARREF 0x56456c0e9e00 <e16546#> {c248} @dt=0x56456bf36840@(nw1)  memory_to_register_decode [RV] <- VAR 0x56456bf36920 <e15719#> {c38} @dt=0x56456bf36840@(nw1)  memory_to_register_decode VAR
    1:2:1: PIN 0x56456bf86eb0 <e2158> {c249}  memory_write_decode -> VAR 0x56456c0706d0 <e12556#> {p9} @dt=0x56456c0705f0@(nw1)  memory_write_decode INPUT PORT
    1:2:1:1: VARREF 0x56456c0e9f20 <e16547#> {c249} @dt=0x56456bf36c80@(nw1)  memory_write_decode [RV] <- VAR 0x56456bf36d60 <e15722#> {c39} @dt=0x56456bf36c80@(nw1)  memory_write_decode VAR
    1:2:1: PIN 0x56456bf87290 <e2162> {c250}  ALU_src_B_decode -> VAR 0x56456c070c30 <e12559#> {p10} @dt=0x56456c070b50@(nw1)  ALU_src_B_decode INPUT PORT
    1:2:1:1: VARREF 0x56456c0ea040 <e16548#> {c250} @dt=0x56456bf370e0@(nw1)  ALU_src_B_decode [RV] <- VAR 0x56456bf371c0 <e15725#> {c40} @dt=0x56456bf370e0@(nw1)  ALU_src_B_decode VAR
    1:2:1: PIN 0x56456bf87610 <e2166> {c251}  register_destination_decode -> VAR 0x56456c0713b0 <e12562#> {p11} @dt=0x56456c0712d0@(nw1)  register_destination_decode INPUT PORT
    1:2:1:1: VARREF 0x56456c0ea160 <e16549#> {c251} @dt=0x56456bf37500@(nw1)  register_destination_decode [RV] <- VAR 0x56456bf375e0 <e15728#> {c41} @dt=0x56456bf37500@(nw1)  register_destination_decode VAR
    1:2:1: PIN 0x56456bf87970 <e2170> {c252}  hi_lo_register_write_decode -> VAR 0x56456c0718d0 <e12565#> {p12} @dt=0x56456c0717f0@(nw1)  hi_lo_register_write_decode INPUT PORT
    1:2:1:1: VARREF 0x56456c0ea280 <e16550#> {c252} @dt=0x56456bf37d00@(nw1)  hi_lo_register_write_decode [RV] <- VAR 0x56456bf37de0 <e15734#> {c43} @dt=0x56456bf37d00@(nw1)  hi_lo_register_write_decode VAR
    1:2:1: PIN 0x56456bf87d30 <e2174> {c253}  ALU_function_decode -> VAR 0x56456c072b50 <e12568#> {p13} @dt=0x56456c072650@(nw6)  ALU_function_decode INPUT PORT
    1:2:1:1: VARREF 0x56456c0ea3a0 <e16551#> {c253} @dt=0x56456bf38e40@(nw6)  ALU_function_decode [RV] <- VAR 0x56456bf39300 <e15740#> {c45} @dt=0x56456bf38e40@(nw6)  ALU_function_decode VAR
    1:2:1: PIN 0x56456bf880b0 <e2178> {c254}  Rs_decode -> VAR 0x56456c073db0 <e12576#> {p14} @dt=0x56456c0738b0@(nw5)  Rs_decode INPUT PORT
    1:2:1:1: VARREF 0x56456c0ea4c0 <e16552#> {c254} @dt=0x56456bf3da80@(nw5)  Rs_decode [RV] <- VAR 0x56456bf3df60 <e15780#> {c54} @dt=0x56456bf3da80@(nw5)  Rs_decode VAR
    1:2:1: PIN 0x56456bf88410 <e2182> {c255}  Rt_decode -> VAR 0x56456c074ff0 <e12584#> {p15} @dt=0x56456c074af0@(nw5)  Rt_decode INPUT PORT
    1:2:1:1: VARREF 0x56456c0ea5e0 <e16553#> {c255} @dt=0x56456bf40ca0@(nw5)  Rt_decode [RV] <- VAR 0x56456bf41180 <e15890#> {c57} @dt=0x56456bf40ca0@(nw5)  Rt_decode VAR
    1:2:1: PIN 0x56456bf88770 <e2186> {c256}  Rd_decode -> VAR 0x56456c076230 <e12592#> {p16} @dt=0x56456c075d30@(nw5)  Rd_decode INPUT PORT
    1:2:1:1: VARREF 0x56456c0ea700 <e16554#> {c256} @dt=0x56456bf437c0@(nw5)  Rd_decode [RV] <- VAR 0x56456bf43ca0 <e15992#> {c60} @dt=0x56456bf437c0@(nw5)  Rd_decode VAR
    1:2:1: PIN 0x56456bf88ad0 <e2190> {c257}  sign_imm_decode -> VAR 0x56456c077470 <e12600#> {p17} @dt=0x56456c076f70@(nw32)  sign_imm_decode INPUT PORT
    1:2:1:1: VARREF 0x56456c0ea820 <e16555#> {c257} @dt=0x56456bf4c770@(nw32)  sign_imm_decode [RV] <- VAR 0x56456bf4cc50 <e16142#> {c70} @dt=0x56456bf4c770@(nw32)  sign_imm_decode VAR
    1:2:1: PIN 0x56456bf88ed0 <e2194> {c259}  register_write_execute -> VAR 0x56456c077a30 <e12608#> {p19} @dt=0x56456c077950@(nw1)  register_write_execute OUTPUT PORT
    1:2:1:1: VARREF 0x56456c0ea940 <e16556#> {c259} @dt=0x56456bf50b30@(nw1)  register_write_execute [LV] => VAR 0x56456bf50c10 <e16181#> {c80} @dt=0x56456bf50b30@(nw1)  register_write_execute VAR
    1:2:1: PIN 0x56456bf890d0 <e2198> {c260}  memory_to_register_execute -> VAR 0x56456c077f90 <e12611#> {p20} @dt=0x56456c077eb0@(nw1)  memory_to_register_execute OUTPUT PORT
    1:2:1:1: VARREF 0x56456c0eaa60 <e16557#> {c260} @dt=0x56456bf4d580@(nw1)  memory_to_register_execute [LV] => VAR 0x56456bf4d660 <e16153#> {c74} @dt=0x56456bf4d580@(nw1)  memory_to_register_execute VAR
    1:2:1: PIN 0x56456bf892b0 <e2202> {c261}  memory_write_execute -> VAR 0x56456c078550 <e12614#> {p21} @dt=0x56456c078470@(nw1)  memory_write_execute OUTPUT PORT
    1:2:1:1: VARREF 0x56456c0eab80 <e16558#> {c261} @dt=0x56456bf4d9f0@(nw1)  memory_write_execute [LV] => VAR 0x56456bf4dad0 <e16156#> {c75} @dt=0x56456bf4d9f0@(nw1)  memory_write_execute VAR
    1:2:1: PIN 0x56456bf89490 <e2206> {c262}  ALU_src_B_execute -> VAR 0x56456c078b20 <e12617#> {p22} @dt=0x56456c078a40@(nw1)  ALU_src_B_execute OUTPUT PORT
    1:2:1:1: VARREF 0x56456c0eaca0 <e16559#> {c262} @dt=0x56456bf4f030@(nw1)  ALU_src_B_execute [LV] => VAR 0x56456bf4f110 <e16167#> {c77} @dt=0x56456bf4f030@(nw1)  ALU_src_B_execute VAR
    1:2:1: PIN 0x56456bf896e0 <e2210> {c263}  register_destination_execute -> VAR 0x56456c079140 <e12620#> {p23} @dt=0x56456c079060@(nw1)  register_destination_execute OUTPUT PORT
    1:2:1:1: VARREF 0x56456c0eadc0 <e16560#> {c263} @dt=0x56456bf4d0c0@(nw1)  register_destination_execute [LV] => VAR 0x56456bf4d1a0 <e16150#> {c73} @dt=0x56456bf4d0c0@(nw1)  register_destination_execute VAR
    1:2:1: PIN 0x56456bf89b60 <e2214> {c264}  hi_lo_register_write_execute -> VAR 0x56456c079750 <e12623#> {p24} @dt=0x56456c079670@(nw1)  hi_lo_register_write_execute OUTPUT PORT
    1:2:1:1: VARREF 0x56456c0eaee0 <e16561#> {c264} @dt=0x56456bf506c0@(nw1)  hi_lo_register_write_execute [LV] => VAR 0x56456bf507a0 <e16178#> {c79} @dt=0x56456bf506c0@(nw1)  hi_lo_register_write_execute VAR
    1:2:1: PIN 0x56456bf89f60 <e2218> {c265}  ALU_function_execute -> VAR 0x56456c07aa30 <e12626#> {p25} @dt=0x56456c07a530@(nw6)  ALU_function_execute OUTPUT PORT
    1:2:1:1: VARREF 0x56456c0eb000 <e16562#> {c265} @dt=0x56456bf4fdc0@(nw6)  ALU_function_execute [LV] => VAR 0x56456bf50280 <e16170#> {c78} @dt=0x56456bf4fdc0@(nw6)  ALU_function_execute VAR
    1:2:1: PIN 0x56456bf8a310 <e2222> {c266}  Rs_execute -> VAR 0x56456c07bc90 <e12634#> {p26} @dt=0x56456c07b790@(nw5)  Rs_execute OUTPUT PORT
    1:2:1:1: VARREF 0x56456c0eb120 <e16563#> {c266} @dt=0x56456bf5a630@(nw5)  Rs_execute [LV] => VAR 0x56456bf5ab10 <e16248#> {c91} @dt=0x56456bf5a630@(nw5)  Rs_execute VAR
    1:2:1: PIN 0x56456bf8a6d0 <e2226> {c267}  Rt_execute -> VAR 0x56456c07cf00 <e12642#> {p27} @dt=0x56456c07ca00@(nw5)  Rt_execute OUTPUT PORT
    1:2:1:1: VARREF 0x56456c0eb240 <e16564#> {c267} @dt=0x56456bf5b780@(nw5)  Rt_execute [LV] => VAR 0x56456bf5bc60 <e16256#> {c92} @dt=0x56456bf5b780@(nw5)  Rt_execute VAR
    1:2:1: PIN 0x56456bf8aa90 <e2230> {c268}  Rd_execute -> VAR 0x56456c07e170 <e12650#> {p28} @dt=0x56456c07dc70@(nw5)  Rd_execute OUTPUT PORT
    1:2:1:1: VARREF 0x56456c0eb360 <e16565#> {c268} @dt=0x56456bf5c8d0@(nw5)  Rd_execute [LV] => VAR 0x56456bf5cdb0 <e16264#> {c93} @dt=0x56456bf5c8d0@(nw5)  Rd_execute VAR
    1:2:1: PIN 0x56456bf8aee0 <e2234> {c269}  sign_imm_execute -> VAR 0x56456c07f470 <e12658#> {p29} @dt=0x56456c07ef70@(nw32)  sign_imm_execute OUTPUT PORT
    1:2:1:1: VARREF 0x56456c0eb480 <e16566#> {c269} @dt=0x56456bf5da90@(nw32)  sign_imm_execute [LV] => VAR 0x56456bf5df50 <e16272#> {c94} @dt=0x56456bf5da90@(nw32)  sign_imm_execute VAR
    1:2:1: PIN 0x56456bf8b3d0 <e2238> {c271}  read_data_one_decode -> VAR 0x56456c0807a0 <e12666#> {p32} @dt=0x56456c0802a0@(nw32)  read_data_one_decode INPUT PORT
    1:2:1:1: VARREF 0x56456c0eb5a0 <e16567#> {c271} @dt=0x56456bf48200@(nw32)  register_file_output_A_decode [RV] <- VAR 0x56456bf486e0 <e16110#> {c66} @dt=0x56456bf48200@(nw32)  register_file_output_A_decode VAR
    1:2:1: PIN 0x56456bf8b830 <e2242> {c272}  read_data_two_decode -> VAR 0x56456c081a90 <e12674#> {p33} @dt=0x56456c081590@(nw32)  read_data_two_decode INPUT PORT
    1:2:1:1: VARREF 0x56456c0eb6c0 <e16568#> {c272} @dt=0x56456bf49320@(nw32)  register_file_output_B_decode [RV] <- VAR 0x56456bf49800 <e16118#> {c67} @dt=0x56456bf49320@(nw32)  register_file_output_B_decode VAR
    1:2:1: PIN 0x56456bf8bc90 <e2246> {c273}  read_data_one_execute -> VAR 0x56456c082dc0 <e12682#> {p35} @dt=0x56456c0828c0@(nw32)  read_data_one_execute OUTPUT PORT
    1:2:1:1: VARREF 0x56456c0eb7e0 <e16569#> {c273} @dt=0x56456bf51910@(nw32)  register_file_output_A_execute [LV] => VAR 0x56456bf51df0 <e16184#> {c83} @dt=0x56456bf51910@(nw32)  register_file_output_A_execute VAR
    1:2:1: PIN 0x56456bf8c0f0 <e2250> {c274}  read_data_two_execute -> VAR 0x56456c0840f0 <e12690#> {p36} @dt=0x56456c083bf0@(nw32)  read_data_two_execute OUTPUT PORT
    1:2:1:1: VARREF 0x56456c0eb900 <e16570#> {c274} @dt=0x56456bf52af0@(nw32)  register_file_output_B_execute [LV] => VAR 0x56456bf52fd0 <e16192#> {c84} @dt=0x56456bf52af0@(nw32)  register_file_output_B_execute VAR
    1:2: CELL 0x56456bf8de50 <e2280> {c277}  write_register_execute_mux -> MODULE 0x56456c0f4220 <e12049> {k1}  MUX_2INPUT__B5  L3
    1:2:1: PIN 0x56456bf8cf30 <e2262> {c278}  control -> VAR 0x56456c0f4740 <e13575#> {k6} @dt=0x56456c0f48c0@(nw1)  control INPUT PORT
    1:2:1:1: VARREF 0x56456c0eba20 <e16571#> {c278} @dt=0x56456bf4d0c0@(nw1)  register_destination_execute [RV] <- VAR 0x56456bf4d1a0 <e16150#> {c73} @dt=0x56456bf4d0c0@(nw1)  register_destination_execute VAR
    1:2:1: PIN 0x56456bf8d290 <e2267> {c279}  input_0 -> VAR 0x56456c0f49a0 <e13578#> {k7} @dt=0x56456c0f4b20@(nw5)  input_0 INPUT PORT
    1:2:1:1: VARREF 0x56456c0ebb40 <e16572#> {c279} @dt=0x56456bf5b780@(nw5)  Rt_execute [RV] <- VAR 0x56456bf5bc60 <e16256#> {c92} @dt=0x56456bf5b780@(nw5)  Rt_execute VAR
    1:2:1: PIN 0x56456bf8d650 <e2271> {c280}  input_1 -> VAR 0x56456c0f5200 <e13615#> {k8} @dt=0x56456c0f5380@(nw5)  input_1 INPUT PORT
    1:2:1:1: VARREF 0x56456c0ebc60 <e16573#> {c280} @dt=0x56456bf5c8d0@(nw5)  Rd_execute [RV] <- VAR 0x56456bf5cdb0 <e16264#> {c93} @dt=0x56456bf5c8d0@(nw5)  Rd_execute VAR
    1:2:1: PIN 0x56456bf8da80 <e2275> {c281}  resolved -> VAR 0x56456c0f5a60 <e13652#> {k10} @dt=0x56456c0f5be0@(nw5)  resolved OUTPUT PORT
    1:2:1:1: VARREF 0x56456c0ebd80 <e16574#> {c281} @dt=0x56456bf4e780@(nw5)  write_register_execute [LV] => VAR 0x56456bf4ec40 <e16159#> {c76} @dt=0x56456bf4e780@(nw5)  write_register_execute VAR
    1:2: CELL 0x56456bf90380 <e2316> {c284}  register_file_output_A_execute_mux -> MODULE 0x56456c0f6a70 <e12058> {l1}  MUX_4INPUT__B20  L3
    1:2:1: PIN 0x56456bf8eb50 <e2290> {c285}  control -> VAR 0x56456c0f6fb0 <e13240#> {l6} @dt=0x56456c0f7130@(nw2)  control INPUT PORT
    1:2:1:1: VARREF 0x56456c0ebea0 <e16575#> {c285} @dt=0x56456bf6f8e0@(nw2)  forward_A_execute [RV] <- VAR 0x56456bf6fda0 <e16412#> {c129} @dt=0x56456bf6f8e0@(nw2)  forward_A_execute VAR
    1:2:1: PIN 0x56456bf8efa0 <e2295> {c286}  input_0 -> VAR 0x56456c0f7630 <e13248#> {l7} @dt=0x56456c0f77b0@(nw32)  input_0 INPUT PORT
    1:2:1:1: VARREF 0x56456c0ebfc0 <e16576#> {c286} @dt=0x56456bf51910@(nw32)  register_file_output_A_execute [RV] <- VAR 0x56456bf51df0 <e16184#> {c83} @dt=0x56456bf51910@(nw32)  register_file_output_A_execute VAR
    1:2:1: PIN 0x56456bf8f370 <e2299> {c287}  input_1 -> VAR 0x56456c0fd730 <e13285#> {l8} @dt=0x56456c0d35e0@(nw32)  input_1 INPUT PORT
    1:2:1:1: VARREF 0x56456c0ec0e0 <e16577#> {c287} @dt=0x56456bf68a20@(nw32)  result_writeback [RV] <- VAR 0x56456bf68ee0 <e16357#> {c117} @dt=0x56456bf68a20@(nw32)  result_writeback VAR
    1:2:1: PIN 0x56456bf8f770 <e2303> {c288}  input_2 -> VAR 0x56456c0fdcb0 <e13322#> {l9} @dt=0x56456c0f0f20@(nw32)  input_2 INPUT PORT
    1:2:1:1: VARREF 0x56456c0ec200 <e16578#> {c288} @dt=0x56456bf61110@(nw32)  ALU_output_memory [RV] <- VAR 0x56456bf615d0 <e16300#> {c104} @dt=0x56456bf61110@(nw32)  ALU_output_memory VAR
    1:2:1: PIN 0x56456bf8fb70 <e2307> {c289}  input_3 -> VAR 0x56456c0fe230 <e13359#> {l10} @dt=0x56456c0fe3b0@(nw32)  input_3 INPUT PORT
    1:2:1:1: VARREF 0x56456c0ec320 <e16579#> {c289} @dt=0x56456bf6ad80@(nw32)  ALU_LO_output_writeback [RV] <- VAR 0x56456bf6b240 <e16373#> {c119} @dt=0x56456bf6ad80@(nw32)  ALU_LO_output_writeback VAR
    1:2:1: PIN 0x56456bf8ffb0 <e2311> {c291}  resolved -> VAR 0x56456c0fea10 <e13396#> {l12} @dt=0x56456c0feb90@(nw32)  resolved OUTPUT PORT
    1:2:1:1: VARREF 0x56456c0ec440 <e16580#> {c291} @dt=0x56456bf53c80@(nw32)  source_A_ALU_execute [LV] => VAR 0x56456bf54140 <e16200#> {c85} @dt=0x56456bf53c80@(nw32)  source_A_ALU_execute VAR
    1:2: CELL 0x56456bf928b0 <e2352> {c294}  register_file_output_B_execute_mux -> MODULE 0x56456c0f6a70 <e12058> {l1}  MUX_4INPUT__B20  L3
    1:2:1: PIN 0x56456bf91080 <e2326> {c295}  control -> VAR 0x56456c0f6fb0 <e13240#> {l6} @dt=0x56456c0f7130@(nw2)  control INPUT PORT
    1:2:1:1: VARREF 0x56456c0ec560 <e16581#> {c295} @dt=0x56456bf70a90@(nw2)  forward_B_execute [RV] <- VAR 0x56456bf70f50 <e16420#> {c130} @dt=0x56456bf70a90@(nw2)  forward_B_execute VAR
    1:2:1: PIN 0x56456bf914d0 <e2331> {c296}  input_0 -> VAR 0x56456c0f7630 <e13248#> {l7} @dt=0x56456c0f77b0@(nw32)  input_0 INPUT PORT
    1:2:1:1: VARREF 0x56456c0ec680 <e16582#> {c296} @dt=0x56456bf52af0@(nw32)  register_file_output_B_execute [RV] <- VAR 0x56456bf52fd0 <e16192#> {c84} @dt=0x56456bf52af0@(nw32)  register_file_output_B_execute VAR
    1:2:1: PIN 0x56456bf918a0 <e2335> {c297}  input_1 -> VAR 0x56456c0fd730 <e13285#> {l8} @dt=0x56456c0d35e0@(nw32)  input_1 INPUT PORT
    1:2:1:1: VARREF 0x56456c0ec7a0 <e16583#> {c297} @dt=0x56456bf68a20@(nw32)  result_writeback [RV] <- VAR 0x56456bf68ee0 <e16357#> {c117} @dt=0x56456bf68a20@(nw32)  result_writeback VAR
    1:2:1: PIN 0x56456bf91ca0 <e2339> {c298}  input_2 -> VAR 0x56456c0fdcb0 <e13322#> {l9} @dt=0x56456c0f0f20@(nw32)  input_2 INPUT PORT
    1:2:1:1: VARREF 0x56456c0ec8c0 <e16584#> {c298} @dt=0x56456bf61110@(nw32)  ALU_output_memory [RV] <- VAR 0x56456bf615d0 <e16300#> {c104} @dt=0x56456bf61110@(nw32)  ALU_output_memory VAR
    1:2:1: PIN 0x56456bf920a0 <e2343> {c299}  input_3 -> VAR 0x56456c0fe230 <e13359#> {l10} @dt=0x56456c0fe3b0@(nw32)  input_3 INPUT PORT
    1:2:1:1: VARREF 0x56456c0ec9e0 <e16585#> {c299} @dt=0x56456bf69bd0@(nw32)  ALU_HI_output_writeback [RV] <- VAR 0x56456bf6a090 <e16365#> {c118} @dt=0x56456bf69bd0@(nw32)  ALU_HI_output_writeback VAR
    1:2:1: PIN 0x56456bf924e0 <e2347> {c301}  resolved -> VAR 0x56456c0fea10 <e13396#> {l12} @dt=0x56456c0feb90@(nw32)  resolved OUTPUT PORT
    1:2:1:1: VARREF 0x56456c0ecb00 <e16586#> {c301} @dt=0x56456bf55fe0@(nw32)  write_data_execute [LV] => VAR 0x56456bf564a0 <e16216#> {c87} @dt=0x56456bf55fe0@(nw32)  write_data_execute VAR
    1:2: CELL 0x56456bf945b0 <e2380> {c304}  source_B_ALU_mux -> MODULE 0x56456c0efc80 <e12032> {k1}  MUX_2INPUT__B20  L3
    1:2:1: PIN 0x56456bf935a0 <e2362> {c305}  control -> VAR 0x56456c0efe90 <e13450#> {k6} @dt=0x56456c0f0010@(nw1)  control INPUT PORT
    1:2:1:1: VARREF 0x56456c0ecc20 <e16587#> {c305} @dt=0x56456bf4f030@(nw1)  ALU_src_B_execute [RV] <- VAR 0x56456bf4f110 <e16167#> {c77} @dt=0x56456bf4f030@(nw1)  ALU_src_B_execute VAR
    1:2:1: PIN 0x56456bf939a0 <e2367> {c306}  input_0 -> VAR 0x56456c0f00f0 <e13453#> {k7} @dt=0x56456c0f0270@(nw32)  input_0 INPUT PORT
    1:2:1:1: VARREF 0x56456c0ecd40 <e16588#> {c306} @dt=0x56456bf55fe0@(nw32)  write_data_execute [RV] <- VAR 0x56456bf564a0 <e16216#> {c87} @dt=0x56456bf55fe0@(nw32)  write_data_execute VAR
    1:2:1: PIN 0x56456bf93da0 <e2371> {c307}  input_1 -> VAR 0x56456c0f06c0 <e13490#> {k8} @dt=0x56456c0f0840@(nw32)  input_1 INPUT PORT
    1:2:1:1: VARREF 0x56456c0ece60 <e16589#> {c307} @dt=0x56456bf5da90@(nw32)  sign_imm_execute [RV] <- VAR 0x56456bf5df50 <e16272#> {c94} @dt=0x56456bf5da90@(nw32)  sign_imm_execute VAR
    1:2:1: PIN 0x56456bf941e0 <e2375> {c309}  resolved -> VAR 0x56456c0f31f0 <e13527#> {k10} @dt=0x56456c0f3370@(nw32)  resolved OUTPUT PORT
    1:2:1:1: VARREF 0x56456c0ecf80 <e16590#> {c309} @dt=0x56456bf54e30@(nw32)  source_B_ALU_execute [LV] => VAR 0x56456bf552f0 <e16208#> {c86} @dt=0x56456bf54e30@(nw32)  source_B_ALU_execute VAR
    1:2: CELL 0x56456bf96130 <e2405> {c312}  alu -> MODULE 0x56456bfb3600 <e8694> {e2}  ALU  L3
    1:2:1: PIN 0x56456bf94bb0 <e2382> {c313}  ALU_operation -> VAR 0x56456bfb45b0 <e14502#> {e4} @dt=0x56456bfb40b0@(nw6)  ALU_operation INPUT PORT
    1:2:1:1: VARREF 0x56456c0ed0a0 <e16591#> {c313} @dt=0x56456bf4fdc0@(nw6)  ALU_function_execute [RV] <- VAR 0x56456bf50280 <e16170#> {c78} @dt=0x56456bf4fdc0@(nw6)  ALU_function_execute VAR
    1:2:1: PIN 0x56456bf94fb0 <e2387> {c314}  input_1 -> VAR 0x56456bfb56f0 <e14510#> {e5} @dt=0x56456bfb51f0@(nw32)  input_1 INPUT PORT
    1:2:1:1: VARREF 0x56456c0ed1c0 <e16592#> {c314} @dt=0x56456bf53c80@(nw32)  source_A_ALU_execute [RV] <- VAR 0x56456bf54140 <e16200#> {c85} @dt=0x56456bf53c80@(nw32)  source_A_ALU_execute VAR
    1:2:1: PIN 0x56456bf953b0 <e2391> {c315}  input_2 -> VAR 0x56456bfb6930 <e14518#> {e6} @dt=0x56456bfb6430@(nw32)  input_2 INPUT PORT
    1:2:1:1: VARREF 0x56456c0ed2e0 <e16593#> {c315} @dt=0x56456bf54e30@(nw32)  source_B_ALU_execute [RV] <- VAR 0x56456bf552f0 <e16208#> {c86} @dt=0x56456bf54e30@(nw32)  source_B_ALU_execute VAR
    1:2:1: PIN 0x56456bf957f0 <e2395> {c317}  ALU_output -> VAR 0x56456bfb7bb0 <e14526#> {e8} @dt=0x56456bfb76b0@(nw32)  ALU_output OUTPUT PORT
    1:2:1:1: VARREF 0x56456c0ed400 <e16594#> {c317} @dt=0x56456bf57190@(nw32)  ALU_output_execute [LV] => VAR 0x56456bf57650 <e16224#> {c88} @dt=0x56456bf57190@(nw32)  ALU_output_execute VAR
    1:2:1: PIN 0x56456bf95bf0 <e2399> {c318}  ALU_HI_output -> VAR 0x56456bfb8df0 <e14534#> {e9} @dt=0x56456bfb88f0@(nw32)  ALU_HI_output OUTPUT PORT
    1:2:1:1: VARREF 0x56456c0ed520 <e16595#> {c318} @dt=0x56456bf58340@(nw32)  ALU_HI_output_execute [LV] => VAR 0x56456bf58800 <e16232#> {c89} @dt=0x56456bf58340@(nw32)  ALU_HI_output_execute VAR
    1:2:1: PIN 0x56456bf95ff0 <e2403> {c319}  ALU_LO_output -> VAR 0x56456bfba070 <e14542#> {e10} @dt=0x56456bfb9b90@(nw32)  ALU_LO_output OUTPUT PORT
    1:2:1:1: VARREF 0x56456c0ed640 <e16596#> {c319} @dt=0x56456bf594f0@(nw32)  ALU_LO_output_execute [LV] => VAR 0x56456bf599b0 <e16240#> {c90} @dt=0x56456bf594f0@(nw32)  ALU_LO_output_execute VAR
    1:2: CELL 0x56456bf9b650 <e2482> {c322}  execute_memory_register -> MODULE 0x56456c093ff0 <e8706> {q1}  Execute_Memory_Register  L3
    1:2:1: PIN 0x56456bf966c0 <e2407> {c323}  clk -> VAR 0x56456c094460 <e12409#> {q3} @dt=0x56456c094380@(nw1)  clk INPUT PORT
    1:2:1:1: VARREF 0x56456c0ed760 <e16597#> {c323} @dt=0x56456bf31200@(nw1)  internal_clk [RV] <- VAR 0x56456bf312e0 <e15675#> {c25} @dt=0x56456bf31200@(nw1)  internal_clk VAR
    1:2:1: PIN 0x56456bf96af0 <e2412> {c324}  register_write_execute -> VAR 0x56456c0948c0 <e12412#> {q6} @dt=0x56456c0947e0@(nw1)  register_write_execute INPUT PORT
    1:2:1:1: VARREF 0x56456c0ed880 <e16598#> {c324} @dt=0x56456bf50b30@(nw1)  register_write_execute [RV] <- VAR 0x56456bf50c10 <e16181#> {c80} @dt=0x56456bf50b30@(nw1)  register_write_execute VAR
    1:2:1: PIN 0x56456bf96f90 <e2416> {c325}  memory_to_register_execute -> VAR 0x56456c094d20 <e12415#> {q7} @dt=0x56456c094c40@(nw1)  memory_to_register_execute INPUT PORT
    1:2:1:1: VARREF 0x56456c0ed9a0 <e16599#> {c325} @dt=0x56456bf4d580@(nw1)  memory_to_register_execute [RV] <- VAR 0x56456bf4d660 <e16153#> {c74} @dt=0x56456bf4d580@(nw1)  memory_to_register_execute VAR
    1:2:1: PIN 0x56456bf973b0 <e2420> {c326}  memory_write_execute -> VAR 0x56456c0951e0 <e12418#> {q8} @dt=0x56456c095100@(nw1)  memory_write_execute INPUT PORT
    1:2:1:1: VARREF 0x56456c0edac0 <e16600#> {c326} @dt=0x56456bf4d9f0@(nw1)  memory_write_execute [RV] <- VAR 0x56456bf4dad0 <e16156#> {c75} @dt=0x56456bf4d9f0@(nw1)  memory_write_execute VAR
    1:2:1: PIN 0x56456bf97850 <e2424> {c327}  hi_lo_register_write_execute -> VAR 0x56456c095700 <e12421#> {q9} @dt=0x56456c095620@(nw1)  hi_lo_register_write_execute INPUT PORT
    1:2:1:1: VARREF 0x56456c0edbe0 <e16601#> {c327} @dt=0x56456bf506c0@(nw1)  hi_lo_register_write_execute [RV] <- VAR 0x56456bf507a0 <e16178#> {c79} @dt=0x56456bf506c0@(nw1)  hi_lo_register_write_execute VAR
    1:2:1: PIN 0x56456bf97cb0 <e2428> {c329}  register_write_memory -> VAR 0x56456c095cc0 <e12424#> {q11} @dt=0x56456c095be0@(nw1)  register_write_memory OUTPUT PORT
    1:2:1:1: VARREF 0x56456c0edd00 <e16602#> {c329} @dt=0x56456bf5e380@(nw1)  register_write_memory [LV] => VAR 0x56456bf5e460 <e16280#> {c97} @dt=0x56456bf5e380@(nw1)  register_write_memory VAR
    1:2:1: PIN 0x56456bf98150 <e2432> {c330}  memory_to_register_memory -> VAR 0x56456c0962e0 <e12427#> {q12} @dt=0x56456c096200@(nw1)  memory_to_register_memory OUTPUT PORT
    1:2:1:1: VARREF 0x56456c0ede20 <e16603#> {c330} @dt=0x56456bf5fa10@(nw1)  memory_to_register_memory [LV] => VAR 0x56456bf5faf0 <e16291#> {c99} @dt=0x56456bf5fa10@(nw1)  memory_to_register_memory VAR
    1:2:1: PIN 0x56456bf98570 <e2436> {c331}  memory_write_memory -> VAR 0x56456c0968a0 <e12430#> {q13} @dt=0x56456c0967c0@(nw1)  memory_write_memory OUTPUT PORT
    1:2:1:1: VARREF 0x56456c0edf40 <e16604#> {c331} @dt=0x56456bf5fe80@(nw1)  memory_write_memory [LV] => VAR 0x56456bf5ff60 <e16294#> {c100} @dt=0x56456bf5fe80@(nw1)  memory_write_memory VAR
    1:2:1: PIN 0x56456bf98a10 <e2440> {c332}  hi_lo_register_write_memory -> VAR 0x56456c096ec0 <e12433#> {q14} @dt=0x56456c096de0@(nw1)  hi_lo_register_write_memory OUTPUT PORT
    1:2:1:1: VARREF 0x56456c0ee060 <e16605#> {c332} @dt=0x56456bf60360@(nw1)  hi_lo_register_write_memory [LV] => VAR 0x56456bf60440 <e16297#> {c101} @dt=0x56456bf60360@(nw1)  hi_lo_register_write_memory VAR
    1:2:1: PIN 0x56456bf98e70 <e2444> {c334}  ALU_output_execute -> VAR 0x56456c0981e0 <e12436#> {q17} @dt=0x56456c097ce0@(nw32)  ALU_output_execute INPUT PORT
    1:2:1:1: VARREF 0x56456c0ee180 <e16606#> {c334} @dt=0x56456bf57190@(nw32)  ALU_output_execute [RV] <- VAR 0x56456bf57650 <e16224#> {c88} @dt=0x56456bf57190@(nw32)  ALU_output_execute VAR
    1:2:1: PIN 0x56456bf992b0 <e2448> {c335}  ALU_HI_output_execute -> VAR 0x56456c0994d0 <e12444#> {q18} @dt=0x56456c098fd0@(nw32)  ALU_HI_output_execute INPUT PORT
    1:2:1:1: VARREF 0x56456c0ee2a0 <e16607#> {c335} @dt=0x56456bf58340@(nw32)  ALU_HI_output_execute [RV] <- VAR 0x56456bf58800 <e16232#> {c89} @dt=0x56456bf58340@(nw32)  ALU_HI_output_execute VAR
    1:2:1: PIN 0x56456bf996f0 <e2452> {c336}  ALU_LO_output_execute -> VAR 0x56456c09a7c0 <e12452#> {q19} @dt=0x56456c09a2c0@(nw32)  ALU_LO_output_execute INPUT PORT
    1:2:1:1: VARREF 0x56456c0ee3c0 <e16608#> {c336} @dt=0x56456bf594f0@(nw32)  ALU_LO_output_execute [RV] <- VAR 0x56456bf599b0 <e16240#> {c90} @dt=0x56456bf594f0@(nw32)  ALU_LO_output_execute VAR
    1:2:1: PIN 0x56456bf99b30 <e2456> {c337}  write_data_execute -> VAR 0x56456c09bab0 <e12460#> {q20} @dt=0x56456c09b5b0@(nw32)  write_data_execute INPUT PORT
    1:2:1:1: VARREF 0x56456c0ee4e0 <e16609#> {c337} @dt=0x56456bf55fe0@(nw32)  write_data_execute [RV] <- VAR 0x56456bf564a0 <e16216#> {c87} @dt=0x56456bf55fe0@(nw32)  write_data_execute VAR
    1:2:1: PIN 0x56456bf99f70 <e2460> {c338}  write_register_execute -> VAR 0x56456c09cda0 <e12468#> {q21} @dt=0x56456c09c8a0@(nw5)  write_register_execute INPUT PORT
    1:2:1:1: VARREF 0x56456c0ee600 <e16610#> {c338} @dt=0x56456bf4e780@(nw5)  write_register_execute [RV] <- VAR 0x56456bf4ec40 <e16159#> {c76} @dt=0x56456bf4e780@(nw5)  write_register_execute VAR
    1:2:1: PIN 0x56456bf9a3f0 <e2464> {c340}  ALU_output_memory -> VAR 0x56456c09e0d0 <e12476#> {q23} @dt=0x56456c09dbd0@(nw32)  ALU_output_memory OUTPUT PORT
    1:2:1:1: VARREF 0x56456c0ee720 <e16611#> {c340} @dt=0x56456bf61110@(nw32)  ALU_output_memory [LV] => VAR 0x56456bf615d0 <e16300#> {c104} @dt=0x56456bf61110@(nw32)  ALU_output_memory VAR
    1:2:1: PIN 0x56456bf9a830 <e2468> {c341}  ALU_HI_output_memory -> VAR 0x56456c09f3c0 <e12484#> {q24} @dt=0x56456c09eec0@(nw32)  ALU_HI_output_memory OUTPUT PORT
    1:2:1:1: VARREF 0x56456c0ee840 <e16612#> {c341} @dt=0x56456bf622c0@(nw32)  ALU_HI_output_memory [LV] => VAR 0x56456bf62780 <e16308#> {c105} @dt=0x56456bf622c0@(nw32)  ALU_HI_output_memory VAR
    1:2:1: PIN 0x56456bf9ac70 <e2472> {c342}  ALU_LO_output_memory -> VAR 0x56456c0a06b0 <e12492#> {q25} @dt=0x56456c0a01b0@(nw32)  ALU_LO_output_memory OUTPUT PORT
    1:2:1:1: VARREF 0x56456c0ee960 <e16613#> {c342} @dt=0x56456bf63470@(nw32)  ALU_LO_output_memory [LV] => VAR 0x56456bf63930 <e16316#> {c106} @dt=0x56456bf63470@(nw32)  ALU_LO_output_memory VAR
    1:2:1: PIN 0x56456bf9b0b0 <e2476> {c343}  write_data_memory -> VAR 0x56456c0a19a0 <e12500#> {q26} @dt=0x56456c0a14a0@(nw32)  write_data_memory OUTPUT PORT
    1:2:1:1: VARREF 0x56456c0eea80 <e16614#> {c343} @dt=0x56456bf657d0@(nw32)  write_data_memory [LV] => VAR 0x56456bf65c90 <e16332#> {c108} @dt=0x56456bf657d0@(nw32)  write_data_memory VAR
    1:2:1: PIN 0x56456bf9b4f0 <e2480> {c344}  write_register_memory -> VAR 0x56456c0a2cd0 <e12508#> {q27} @dt=0x56456c0a27d0@(nw5)  write_register_memory OUTPUT PORT
    1:2:1:1: VARREF 0x56456c0eeba0 <e16615#> {c344} @dt=0x56456bf5f110@(nw5)  write_register_memory [LV] => VAR 0x56456bf5f5d0 <e16283#> {c98} @dt=0x56456bf5f110@(nw5)  write_register_memory VAR
    1:2: CELL 0x56456bfa03b0 <e2551> {c348}  memory_writeback_register -> MODULE 0x56456c0b4a30 <e8708> {s1}  Memory_Writeback_Register  L3
    1:2:1: PIN 0x56456bf9bc70 <e2484> {c349}  clk -> VAR 0x56456c0b4ea0 <e12218#> {s3} @dt=0x56456c0b4dc0@(nw1)  clk INPUT PORT
    1:2:1:1: VARREF 0x56456c0eecc0 <e16616#> {c349} @dt=0x56456bf31200@(nw1)  internal_clk [RV] <- VAR 0x56456bf312e0 <e15675#> {c25} @dt=0x56456bf31200@(nw1)  internal_clk VAR
    1:2:1: PIN 0x56456bf9c090 <e2489> {c350}  register_write_memory -> VAR 0x56456c0b52c0 <e12221#> {s6} @dt=0x56456c0b51e0@(nw1)  register_write_memory INPUT PORT
    1:2:1:1: VARREF 0x56456c0eede0 <e16617#> {c350} @dt=0x56456bf5e380@(nw1)  register_write_memory [RV] <- VAR 0x56456bf5e460 <e16280#> {c97} @dt=0x56456bf5e380@(nw1)  register_write_memory VAR
    1:2:1: PIN 0x56456bf9c530 <e2493> {c351}  memory_to_register_memory -> VAR 0x56456c0b57e0 <e12224#> {s7} @dt=0x56456c0b5700@(nw1)  memory_to_register_memory INPUT PORT
    1:2:1:1: VARREF 0x56456c0eef00 <e16618#> {c351} @dt=0x56456bf5fa10@(nw1)  memory_to_register_memory [RV] <- VAR 0x56456bf5faf0 <e16291#> {c99} @dt=0x56456bf5fa10@(nw1)  memory_to_register_memory VAR
    1:2:1: PIN 0x56456bf9c9b0 <e2497> {c352}  hi_lo_register_write_memory -> VAR 0x56456c0b5cf0 <e12227#> {s8} @dt=0x56456c0b5c10@(nw1)  hi_lo_register_write_memory INPUT PORT
    1:2:1:1: VARREF 0x56456c0dc6d0 <e16619#> {c352} @dt=0x56456bf60360@(nw1)  hi_lo_register_write_memory [RV] <- VAR 0x56456bf60440 <e16297#> {c101} @dt=0x56456bf60360@(nw1)  hi_lo_register_write_memory VAR
    1:2:1: PIN 0x56456bf9ce30 <e2501> {c353}  register_write_writeback -> VAR 0x56456c0b62c0 <e12230#> {s10} @dt=0x56456c0b61e0@(nw1)  register_write_writeback OUTPUT PORT
    1:2:1:1: VARREF 0x56456c0dc7f0 <e16620#> {c353} @dt=0x56456bf66110@(nw1)  register_write_writeback [LV] => VAR 0x56456bf661f0 <e16340#> {c111} @dt=0x56456bf66110@(nw1)  register_write_writeback VAR
    1:2:1: PIN 0x56456bf9d2b0 <e2505> {c354}  memory_to_register_writeback -> VAR 0x56456c0b68d0 <e12233#> {s11} @dt=0x56456c0b67f0@(nw1)  memory_to_register_writeback OUTPUT PORT
    1:2:1:1: VARREF 0x56456c0dc910 <e16621#> {c354} @dt=0x56456bf66a90@(nw1)  memory_to_register_writeback [LV] => VAR 0x56456bf66b70 <e16346#> {c113} @dt=0x56456bf66a90@(nw1)  memory_to_register_writeback VAR
    1:2:1: PIN 0x56456bf9d730 <e2509> {c355}  hi_lo_register_write_writeback -> VAR 0x56456c0b6ee0 <e12236#> {s12} @dt=0x56456c0b6e00@(nw1)  hi_lo_register_write_writeback OUTPUT PORT
    1:2:1:1: VARREF 0x56456c0dca30 <e16622#> {c355} @dt=0x56456bf665d0@(nw1)  hi_lo_register_write_writeback [LV] => VAR 0x56456bf666b0 <e16343#> {c112} @dt=0x56456bf665d0@(nw1)  hi_lo_register_write_writeback VAR
    1:2:1: PIN 0x56456bf9db90 <e2513> {c357}  ALU_output_memory -> VAR 0x56456c0b81c0 <e12239#> {s14} @dt=0x56456c0b7cc0@(nw32)  ALU_output_memory INPUT PORT
    1:2:1:1: VARREF 0x56456c0dcb50 <e16623#> {c357} @dt=0x56456bf61110@(nw32)  ALU_output_memory [RV] <- VAR 0x56456bf615d0 <e16300#> {c104} @dt=0x56456bf61110@(nw32)  ALU_output_memory VAR
    1:2:1: PIN 0x56456bf9dfd0 <e2517> {c358}  write_register_memory -> VAR 0x56456c0b94b0 <e12247#> {s15} @dt=0x56456c0b8fb0@(nw5)  write_register_memory INPUT PORT
    1:2:1:1: VARREF 0x56456c0dcc90 <e16624#> {c358} @dt=0x56456bf5f110@(nw5)  write_register_memory [RV] <- VAR 0x56456bf5f5d0 <e16283#> {c98} @dt=0x56456bf5f110@(nw5)  write_register_memory VAR
    1:2:1: PIN 0x56456bf9e410 <e2521> {c359}  ALU_HI_output_memory -> VAR 0x56456c0ba7a0 <e12255#> {s16} @dt=0x56456c0ba2a0@(nw32)  ALU_HI_output_memory INPUT PORT
    1:2:1:1: VARREF 0x56456c0dcdd0 <e16625#> {c359} @dt=0x56456bf622c0@(nw32)  ALU_HI_output_memory [RV] <- VAR 0x56456bf62780 <e16308#> {c105} @dt=0x56456bf622c0@(nw32)  ALU_HI_output_memory VAR
    1:2:1: PIN 0x56456bf9e850 <e2525> {c360}  ALU_LO_output_memory -> VAR 0x56456c0bba90 <e12263#> {s17} @dt=0x56456c0bb590@(nw32)  ALU_LO_output_memory INPUT PORT
    1:2:1:1: VARREF 0x56456c0dcf10 <e16626#> {c360} @dt=0x56456bf63470@(nw32)  ALU_LO_output_memory [RV] <- VAR 0x56456bf63930 <e16316#> {c106} @dt=0x56456bf63470@(nw32)  ALU_LO_output_memory VAR
    1:2:1: PIN 0x56456bf9ec90 <e2529> {c361}  read_data_memory -> VAR 0x56456c0bcd80 <e12271#> {s18} @dt=0x56456c0bc880@(nw32)  read_data_memory INPUT PORT
    1:2:1:1: VARREF 0x56456c0dd050 <e16627#> {c361} @dt=0x56456bf64620@(nw32)  read_data_memory [RV] <- VAR 0x56456bf64ae0 <e16324#> {c107} @dt=0x56456bf64620@(nw32)  read_data_memory VAR
    1:2:1: PIN 0x56456bf9f0d0 <e2533> {c362}  ALU_output_writeback -> VAR 0x56456c0be0b0 <e12279#> {s20} @dt=0x56456c0bdbb0@(nw32)  ALU_output_writeback OUTPUT PORT
    1:2:1:1: VARREF 0x56456c0dd190 <e16628#> {c362} @dt=0x56456bf6bf30@(nw32)  ALU_output_writeback [LV] => VAR 0x56456bf6c3f0 <e16381#> {c120} @dt=0x56456bf6bf30@(nw32)  ALU_output_writeback VAR
    1:2:1: PIN 0x56456bf9f570 <e2537> {c363}  write_register_writeback -> VAR 0x56456c0bf3d0 <e12287#> {s21} @dt=0x56456c0beed0@(nw5)  write_register_writeback OUTPUT PORT
    1:2:1:1: VARREF 0x56456c0dd2d0 <e16629#> {c363} @dt=0x56456bf67890@(nw5)  write_register_writeback [LV] => VAR 0x56456bf67d70 <e16349#> {c116} @dt=0x56456bf67890@(nw5)  write_register_writeback VAR
    1:2:1: PIN 0x56456bf9f990 <e2541> {c364}  ALU_HI_output_writeback -> VAR 0x56456c0c06d0 <e12295#> {s22} @dt=0x56456c0c01d0@(nw32)  ALU_HI_output_writeback OUTPUT PORT
    1:2:1:1: VARREF 0x56456c0dd3f0 <e16630#> {c364} @dt=0x56456bf69bd0@(nw32)  ALU_HI_output_writeback [LV] => VAR 0x56456bf6a090 <e16365#> {c118} @dt=0x56456bf69bd0@(nw32)  ALU_HI_output_writeback VAR
    1:2:1: PIN 0x56456bf9fdd0 <e2545> {c365}  ALU_LO_output_writeback -> VAR 0x56456c0c19c0 <e12303#> {s23} @dt=0x56456c0c14c0@(nw32)  ALU_LO_output_writeback OUTPUT PORT
    1:2:1:1: VARREF 0x56456c0dd530 <e16631#> {c365} @dt=0x56456bf6ad80@(nw32)  ALU_LO_output_writeback [LV] => VAR 0x56456bf6b240 <e16373#> {c119} @dt=0x56456bf6ad80@(nw32)  ALU_LO_output_writeback VAR
    1:2:1: PIN 0x56456bfa0210 <e2549> {c366}  read_data_writeback -> VAR 0x56456c0c2cb0 <e12311#> {s24} @dt=0x56456c0c27b0@(nw32)  read_data_writeback OUTPUT PORT
    1:2:1:1: VARREF 0x56456c0f1030 <e16632#> {c366} @dt=0x56456bf6d0e0@(nw32)  read_data_writeback [LV] => VAR 0x56456bf6d5a0 <e16389#> {c121} @dt=0x56456bf6d0e0@(nw32)  read_data_writeback VAR
    1:2: CELL 0x56456bfa2080 <e2579> {c370}  writeback_mux -> MODULE 0x56456c0efc80 <e12032> {k1}  MUX_2INPUT__B20  L3
    1:2:1: PIN 0x56456bfa10e0 <e2561> {c371}  control -> VAR 0x56456c0efe90 <e13450#> {k6} @dt=0x56456c0f0010@(nw1)  control INPUT PORT
    1:2:1:1: VARREF 0x56456c0f1150 <e16633#> {c371} @dt=0x56456bf66a90@(nw1)  memory_to_register_writeback [RV] <- VAR 0x56456bf66b70 <e16346#> {c113} @dt=0x56456bf66a90@(nw1)  memory_to_register_writeback VAR
    1:2:1: PIN 0x56456bfa14b0 <e2566> {c372}  input_0 -> VAR 0x56456c0f00f0 <e13453#> {k7} @dt=0x56456c0f0270@(nw32)  input_0 INPUT PORT
    1:2:1:1: VARREF 0x56456c0f1270 <e16634#> {c372} @dt=0x56456bf6d0e0@(nw32)  read_data_writeback [RV] <- VAR 0x56456bf6d5a0 <e16389#> {c121} @dt=0x56456bf6d0e0@(nw32)  read_data_writeback VAR
    1:2:1: PIN 0x56456bfa18b0 <e2570> {c373}  input_1 -> VAR 0x56456c0f06c0 <e13490#> {k8} @dt=0x56456c0f0840@(nw32)  input_1 INPUT PORT
    1:2:1:1: VARREF 0x56456c0f1390 <e16635#> {c373} @dt=0x56456bf6bf30@(nw32)  ALU_output_writeback [RV] <- VAR 0x56456bf6c3f0 <e16381#> {c120} @dt=0x56456bf6bf30@(nw32)  ALU_output_writeback VAR
    1:2:1: PIN 0x56456bfa1cb0 <e2574> {c374}  resolved -> VAR 0x56456c0f31f0 <e13527#> {k10} @dt=0x56456c0f3370@(nw32)  resolved OUTPUT PORT
    1:2:1:1: VARREF 0x56456c0f14b0 <e16636#> {c374} @dt=0x56456bf68a20@(nw32)  result_writeback [LV] => VAR 0x56456bf68ee0 <e16357#> {c117} @dt=0x56456bf68a20@(nw32)  result_writeback VAR
    1:2: CELL 0x56456bfa7650 <e2660> {c376}  hazard_unit -> MODULE 0x56456c0136b0 <e8698> {i1}  Hazard_Unit  L3
    1:2:1: PIN 0x56456bfa2590 <e2581> {c377}  branch_decode -> VAR 0x56456c013b20 <e13727#> {i2} @dt=0x56456c013a40@(nw1)  branch_decode INPUT PORT
    1:2:1:1: VARREF 0x56456c0f15d0 <e16637#> {c377} @dt=0x56456bf37900@(nw1)  branch_decode [RV] <- VAR 0x56456bf379e0 <e15731#> {c42} @dt=0x56456bf37900@(nw1)  branch_decode VAR
    1:2:1: PIN 0x56456bfa2950 <e2586> {c378}  Rs_decode -> VAR 0x56456c014a20 <e13730#> {i3} @dt=0x56456c014540@(nw5)  Rs_decode INPUT PORT
    1:2:1:1: VARREF 0x56456c0f16f0 <e16638#> {c378} @dt=0x56456bf3da80@(nw5)  Rs_decode [RV] <- VAR 0x56456bf3df60 <e15780#> {c54} @dt=0x56456bf3da80@(nw5)  Rs_decode VAR
    1:2:1: PIN 0x56456bfa2d10 <e2590> {c379}  Rt_decode -> VAR 0x56456c015be0 <e13738#> {i4} @dt=0x56456c015700@(nw5)  Rt_decode INPUT PORT
    1:2:1:1: VARREF 0x56456c0f1810 <e16639#> {c379} @dt=0x56456bf40ca0@(nw5)  Rt_decode [RV] <- VAR 0x56456bf41180 <e15890#> {c57} @dt=0x56456bf40ca0@(nw5)  Rt_decode VAR
    1:2:1: PIN 0x56456bfa30d0 <e2594> {c380}  Rs_execute -> VAR 0x56456c016e20 <e13746#> {i5} @dt=0x56456c016940@(nw5)  Rs_execute INPUT PORT
    1:2:1:1: VARREF 0x56456c0f1930 <e16640#> {c380} @dt=0x56456bf5a630@(nw5)  Rs_execute [RV] <- VAR 0x56456bf5ab10 <e16248#> {c91} @dt=0x56456bf5a630@(nw5)  Rs_execute VAR
    1:2:1: PIN 0x56456bfa3490 <e2598> {c381}  Rt_execute -> VAR 0x56456c018060 <e13754#> {i6} @dt=0x56456c017b80@(nw5)  Rt_execute INPUT PORT
    1:2:1:1: VARREF 0x56456c0f1a50 <e16641#> {c381} @dt=0x56456bf5b780@(nw5)  Rt_execute [RV] <- VAR 0x56456bf5bc60 <e16256#> {c92} @dt=0x56456bf5b780@(nw5)  Rt_execute VAR
    1:2:1: PIN 0x56456bfa38e0 <e2602> {c382}  write_register_execute -> VAR 0x56456c019300 <e13762#> {i7} @dt=0x56456c018e00@(nw5)  write_register_execute INPUT PORT
    1:2:1:1: VARREF 0x56456c0f1b70 <e16642#> {c382} @dt=0x56456bf4e780@(nw5)  write_register_execute [RV] <- VAR 0x56456bf4ec40 <e16159#> {c76} @dt=0x56456bf4e780@(nw5)  write_register_execute VAR
    1:2:1: PIN 0x56456bfa3d80 <e2606> {c383}  memory_to_register_execute -> VAR 0x56456c019860 <e13770#> {i8} @dt=0x56456c019780@(nw1)  memory_to_register_execute INPUT PORT
    1:2:1:1: VARREF 0x56456c0f1c90 <e16643#> {c383} @dt=0x56456bf4d580@(nw1)  memory_to_register_execute [RV] <- VAR 0x56456bf4d660 <e16153#> {c74} @dt=0x56456bf4d580@(nw1)  memory_to_register_execute VAR
    1:2:1: PIN 0x56456bfa41a0 <e2610> {c384}  register_write_execute -> VAR 0x56456c019dc0 <e13773#> {i9} @dt=0x56456c019ce0@(nw1)  register_write_execute INPUT PORT
    1:2:1:1: VARREF 0x56456c0f1db0 <e16644#> {c384} @dt=0x56456bf50b30@(nw1)  register_write_execute [RV] <- VAR 0x56456bf50c10 <e16181#> {c80} @dt=0x56456bf50b30@(nw1)  register_write_execute VAR
    1:2:1: PIN 0x56456bfa45e0 <e2614> {c385}  write_register_memory -> VAR 0x56456c01b080 <e13776#> {i10} @dt=0x56456c01ab80@(nw5)  write_register_memory INPUT PORT
    1:2:1:1: VARREF 0x56456c0f1ed0 <e16645#> {c385} @dt=0x56456bf5f110@(nw5)  write_register_memory [RV] <- VAR 0x56456bf5f5d0 <e16283#> {c98} @dt=0x56456bf5f110@(nw5)  write_register_memory VAR
    1:2:1: PIN 0x56456bfa4a80 <e2618> {c386}  memory_to_register_memory -> VAR 0x56456c01b5e0 <e13784#> {i11} @dt=0x56456c01b500@(nw1)  memory_to_register_memory INPUT PORT
    1:2:1:1: VARREF 0x56456c0f1ff0 <e16646#> {c386} @dt=0x56456bf5fa10@(nw1)  memory_to_register_memory [RV] <- VAR 0x56456bf5faf0 <e16291#> {c99} @dt=0x56456bf5fa10@(nw1)  memory_to_register_memory VAR
    1:2:1: PIN 0x56456bfa4ea0 <e2622> {c387}  register_write_memory -> VAR 0x56456c01bb40 <e13787#> {i12} @dt=0x56456c01ba60@(nw1)  register_write_memory INPUT PORT
    1:2:1:1: VARREF 0x56456c0f2110 <e16647#> {c387} @dt=0x56456bf5e380@(nw1)  register_write_memory [RV] <- VAR 0x56456bf5e460 <e16280#> {c97} @dt=0x56456bf5e380@(nw1)  register_write_memory VAR
    1:2:1: PIN 0x56456bfa5340 <e2626> {c388}  write_register_writeback -> VAR 0x56456c01cda0 <e13790#> {i13} @dt=0x56456c01c8c0@(nw5)  write_register_writeback INPUT PORT
    1:2:1:1: VARREF 0x56456c0f2230 <e16648#> {c388} @dt=0x56456bf67890@(nw5)  write_register_writeback [RV] <- VAR 0x56456bf67d70 <e16349#> {c116} @dt=0x56456bf67890@(nw5)  write_register_writeback VAR
    1:2:1: PIN 0x56456bfa57c0 <e2630> {c389}  register_write_writeback -> VAR 0x56456c01d3a0 <e13798#> {i14} @dt=0x56456c01d2c0@(nw1)  register_write_writeback INPUT PORT
    1:2:1:1: VARREF 0x56456c0f2350 <e16649#> {c389} @dt=0x56456bf66110@(nw1)  register_write_writeback [RV] <- VAR 0x56456bf661f0 <e16340#> {c111} @dt=0x56456bf66110@(nw1)  register_write_writeback VAR
    1:2:1: PIN 0x56456bfa5b90 <e2634> {c391}  stall_fetch -> VAR 0x56456c01d930 <e13801#> {i16} @dt=0x56456c01d850@(nw1)  stall_fetch OUTPUT PORT
    1:2:1:1: VARREF 0x56456c0f2470 <e16650#> {c391} @dt=0x56456bf6d960@(nw1)  stall_fetch [LV] => VAR 0x56456bf6da40 <e16397#> {c124} @dt=0x56456bf6d960@(nw1)  stall_fetch VAR
    1:2:1: PIN 0x56456bfa5f50 <e2638> {c392}  stall_decode -> VAR 0x56456c01de80 <e13804#> {i17} @dt=0x56456c01dda0@(nw1)  stall_decode OUTPUT PORT
    1:2:1:1: VARREF 0x56456c0f2590 <e16651#> {c392} @dt=0x56456bf6dd90@(nw1)  stall_decode [LV] => VAR 0x56456bf6de70 <e16400#> {c125} @dt=0x56456bf6dd90@(nw1)  stall_decode VAR
    1:2:1: PIN 0x56456bfa63b0 <e2642> {c393}  forward_register_file_output_1_decode -> VAR 0x56456c01e460 <e13807#> {i18} @dt=0x56456c01e380@(nw1)  forward_register_file_output_1_decode OUTPUT PORT
    1:2:1:1: VARREF 0x56456c0f26b0 <e16652#> {c393} @dt=0x56456bf6e230@(nw1)  forward_A_decode [LV] => VAR 0x56456bf6e310 <e16403#> {c126} @dt=0x56456bf6e230@(nw1)  forward_A_decode VAR
    1:2:1: PIN 0x56456bfa6810 <e2646> {c394}  forward_register_file_output_2_decode -> VAR 0x56456c01ea70 <e13810#> {i19} @dt=0x56456c01e990@(nw1)  forward_register_file_output_2_decode OUTPUT PORT
    1:2:1:1: VARREF 0x56456c0f27d0 <e16653#> {c394} @dt=0x56456bf6e6c0@(nw1)  forward_B_decode [LV] => VAR 0x56456bf6e7a0 <e16406#> {c127} @dt=0x56456bf6e6c0@(nw1)  forward_B_decode VAR
    1:2:1: PIN 0x56456bfa6c60 <e2650> {c395}  flush_execute_register -> VAR 0x56456c01f060 <e13813#> {i20} @dt=0x56456c01ef80@(nw1)  flush_execute_register OUTPUT PORT
    1:2:1:1: VARREF 0x56456c0f28f0 <e16654#> {c395} @dt=0x56456bf6eb50@(nw1)  flush_execute_register [LV] => VAR 0x56456bf6ec30 <e16409#> {c128} @dt=0x56456bf6eb50@(nw1)  flush_execute_register VAR
    1:2:1: PIN 0x56456bfa70b0 <e2654> {c396}  forward_register_file_output_1_execute -> VAR 0x56456c020350 <e13816#> {i21} @dt=0x56456c01fe70@(nw2)  forward_register_file_output_1_execute OUTPUT PORT
    1:2:1:1: VARREF 0x56456c0f2a10 <e16655#> {c396} @dt=0x56456bf6f8e0@(nw2)  forward_A_execute [LV] => VAR 0x56456bf6fda0 <e16412#> {c129} @dt=0x56456bf6f8e0@(nw2)  forward_A_execute VAR
    1:2:1: PIN 0x56456bfa7510 <e2658> {c397}  forward_register_file_output_2_execute -> VAR 0x56456c021680 <e13824#> {i22} @dt=0x56456c0211a0@(nw2)  forward_register_file_output_2_execute OUTPUT PORT
    1:2:1:1: VARREF 0x56456c0f2b30 <e16656#> {c397} @dt=0x56456bf70a90@(nw2)  forward_B_execute [LV] => VAR 0x56456bf70f50 <e16420#> {c130} @dt=0x56456bf70a90@(nw2)  forward_B_execute VAR
    1:2: ALWAYS 0x56456bfa8b20 <e2685> {c402} [always_ff]
    1:2:1: SENTREE 0x56456bfa7b60 <e2664> {c402}
    1:2:1:1: SENITEM 0x56456bfa7aa0 <e2662> {c402} [POS]
    1:2:1:1:1: VARREF 0x56456c0f2c50 <e16657#> {c402} @dt=0x56456bf0a940@(nw1)  clk [RV] <- VAR 0x56456bf1ad60 <e15609#> {c5} @dt=0x56456bf0a940@(nw1)  clk INPUT PORT
    1:2:2: BEGIN 0x56456bfa7ca0 <e2665> {c402} [UNNAMED]
    1:2:2:1: IF 0x56456bfa8280 <e2668> {c403}
    1:2:2:1:1: VARREF 0x56456c0f2d70 <e16658#> {c403} @dt=0x56456bf1b680@(nw1)  reset [RV] <- VAR 0x56456bf1c0a0 <e15612#> {c6} @dt=0x56456bf1b680@(nw1)  reset INPUT PORT
    1:2:2:1:2: BEGIN 0x56456bfa80b0 <e2667> {c403} [UNNAMED]
    1:2:2:1: ASSIGNDLY 0x56456bfa8930 <e16660#> {c405} @dt=0x56456bf31200@(nw1)
    1:2:2:1:1: LOGAND 0x56456bfa8790 <e2681> {c405} @dt=0x56456bfa8850@(G/nw1)
    1:2:2:1:1:1: VARREF 0x56456c0f2e90 <e16661#> {c405} @dt=0x56456bf0a940@(nw1)  clk [RV] <- VAR 0x56456bf1ad60 <e15609#> {c5} @dt=0x56456bf0a940@(nw1)  clk INPUT PORT
    1:2:2:1:1:2: VARREF 0x56456c0f2fb0 <e16662#> {c405} @dt=0x56456bf2b780@(nw1)  clk_enable [RV] <- VAR 0x56456bf2b860 <e15626#> {c11} @dt=0x56456bf2b780@(nw1)  clk_enable INPUT PORT
    1:2:2:1:2: VARREF 0x56456c0f30d0 <e16659#> {c405} @dt=0x56456bf31200@(nw1)  internal_clk [LV] => VAR 0x56456bf312e0 <e15675#> {c25} @dt=0x56456bf31200@(nw1)  internal_clk VAR
    1: MODULE 0x56456bfaa050 <e8693> {d1}  Adder  L3
    1:2: VAR 0x56456bfab2c0 <e15575#> {d3} @dt=0x56456bfaade0@(nw32)  a INPUT PORT
    1:2: VAR 0x56456bfabaa0 <e15583#> {d3} @dt=0x56456bfab5c0@(nw32)  b INPUT PORT
    1:2: VAR 0x56456bfacce0 <e15591#> {d4} @dt=0x56456bfac800@(nw32)  z OUTPUT PORT
    1:2: ASSIGNW 0x56456bfad440 <e15598#> {d7} @dt=0x56456bfac800@(nw32)
    1:2:1: ADD 0x56456bfad380 <e15606#> {d7} @dt=0x56456bfac800@(nw32)
    1:2:1:1: VARREF 0x56456c0e38c0 <e15599#> {d7} @dt=0x56456bfaade0@(nw32)  a [RV] <- VAR 0x56456bfab2c0 <e15575#> {d3} @dt=0x56456bfaade0@(nw32)  a INPUT PORT
    1:2:1:2: VARREF 0x56456c0e39e0 <e15600#> {d7} @dt=0x56456bfab5c0@(nw32)  b [RV] <- VAR 0x56456bfabaa0 <e15583#> {d3} @dt=0x56456bfab5c0@(nw32)  b INPUT PORT
    1:2:2: VARREF 0x56456c0e3b00 <e15597#> {d7} @dt=0x56456bfac800@(nw32)  z [LV] => VAR 0x56456bfacce0 <e15591#> {d4} @dt=0x56456bfac800@(nw32)  z OUTPUT PORT
    1: MODULE 0x56456bfb3600 <e8694> {e2}  ALU  L3
    1:2: VAR 0x56456bfb45b0 <e14502#> {e4} @dt=0x56456bfb40b0@(nw6)  ALU_operation INPUT PORT
    1:2: VAR 0x56456bfb56f0 <e14510#> {e5} @dt=0x56456bfb51f0@(nw32)  input_1 INPUT PORT
    1:2: VAR 0x56456bfb6930 <e14518#> {e6} @dt=0x56456bfb6430@(nw32)  input_2 INPUT PORT
    1:2: VAR 0x56456bfb7bb0 <e14526#> {e8} @dt=0x56456bfb76b0@(nw32)  ALU_output OUTPUT PORT
    1:2: VAR 0x56456bfb8df0 <e14534#> {e9} @dt=0x56456bfb88f0@(nw32)  ALU_HI_output OUTPUT PORT
    1:2: VAR 0x56456bfba070 <e14542#> {e10} @dt=0x56456bfb9b90@(nw32)  ALU_LO_output OUTPUT PORT
    1:2: VAR 0x56456bfbb210 <e14550#> {e14} @dt=0x56456bfbad10@(nw5)  shift_amount VAR
    1:2: VAR 0x56456bfbc350 <e14558#> {e15} @dt=0x56456bfbbe90@(nw64)  sign_extened_input_1 VAR
    1:2: VAR 0x56456bfbd4d0 <e14566#> {e16} @dt=0x56456bfbd010@(nw64)  sign_extened_input_2 VAR
    1:2: VAR 0x56456bfbe650 <e14574#> {e17} @dt=0x56456bfbe190@(nw64)  extended_input_1 VAR
    1:2: VAR 0x56456bfbf7d0 <e14582#> {e18} @dt=0x56456bfbf310@(nw64)  extended_input_2 VAR
    1:2: VAR 0x56456bfc0950 <e14590#> {e19} @dt=0x56456bfc0490@(nw64)  ALU_HI_LO_output VAR
    1:2: ASSIGNW 0x56456bfc1710 <e14597#> {e21} @dt=0x56456bfbad10@(nw5)
    1:2:1: SEL 0x56456c11b250 <e14619#> {e21} @dt=0x56456c088c20@(G/w5) decl[31:0]]
    1:2:1:1: VARREF 0x56456c0dbcb0 <e14610#> {e21} @dt=0x56456bfb51f0@(nw32)  input_1 [RV] <- VAR 0x56456bfb56f0 <e14510#> {e5} @dt=0x56456bfb51f0@(nw32)  input_1 INPUT PORT
    1:2:1:2: CONST 0x56456c11b4e0 <e14638#> {e21} @dt=0x56456c116e00@(G/sw5)  5'h6
    1:2:1:3: CONST 0x56456c11b000 <e14612#> {e21} @dt=0x56456c116b70@(G/wu32/3)  ?32?h5
    1:2:2: VARREF 0x56456c0dbdd0 <e14596#> {e21} @dt=0x56456bfbad10@(nw5)  shift_amount [LV] => VAR 0x56456bfbb210 <e14550#> {e14} @dt=0x56456bfbad10@(nw5)  shift_amount VAR
    1:2: ASSIGNW 0x56456bfc3640 <e14644#> {e22} @dt=0x56456bfbbe90@(nw64)
    1:2:1: REPLICATE 0x56456bfc3210 <e14737#> {e22} @dt=0x56456bfc97b0@(G/w64)
    1:2:1:1: CONCAT 0x56456bfc3110 <e14732#> {e22} @dt=0x56456bfc97b0@(G/w64)
    1:2:1:1:1: REPLICATE 0x56456bfc24d0 <e14687#> {e22} @dt=0x56456bf79040@(G/w32)
    1:2:1:1:1:1: SEL 0x56456c11ba60 <e14665#> {e22} @dt=0x56456bf787d0@(G/w1) decl[31:0]]
    1:2:1:1:1:1:1: VARREF 0x56456c0dbef0 <e14656#> {e22} @dt=0x56456bfb51f0@(nw32)  input_1 [RV] <- VAR 0x56456bfb56f0 <e14510#> {e5} @dt=0x56456bfb51f0@(nw32)  input_1 INPUT PORT
    1:2:1:1:1:1:2: CONST 0x56456c11bcf0 <e14682#> {e22} @dt=0x56456c116e00@(G/sw5)  5'h1f
    1:2:1:1:1:1:3: CONST 0x56456c11b810 <e14658#> {e22} @dt=0x56456c10fd60@(G/wu32/1)  ?32?h1
    1:2:1:1:1:2: CONST 0x56456bfc1b60 <e3119> {e22} @dt=0x56456bf7a1f0@(G/swu32/6)  ?32?sh20
    1:2:1:1:2: SEL 0x56456c11c270 <e14708#> {e22} @dt=0x56456bf79040@(G/w32) decl[31:0]]
    1:2:1:1:2:1: VARREF 0x56456c0dc010 <e14699#> {e22} @dt=0x56456bfb51f0@(nw32)  input_1 [RV] <- VAR 0x56456bfb56f0 <e14510#> {e5} @dt=0x56456bfb51f0@(nw32)  input_1 INPUT PORT
    1:2:1:1:2:2: CONST 0x56456c11c500 <e14727#> {e22} @dt=0x56456c116e00@(G/sw5)  5'h0
    1:2:1:1:2:3: CONST 0x56456c11c020 <e14701#> {e22} @dt=0x56456c11c190@(G/wu32/6)  ?32?h20
    1:2:1:2: CONST 0x56456bfc32d0 <e3152> {e22} @dt=0x56456bf79040@(G/w32)  32'h1
    1:2:2: VARREF 0x56456c0dc130 <e14643#> {e22} @dt=0x56456bfbbe90@(nw64)  sign_extened_input_1 [LV] => VAR 0x56456bfbc350 <e14558#> {e15} @dt=0x56456bfbbe90@(nw64)  sign_extened_input_1 VAR
    1:2: ASSIGNW 0x56456bfc5570 <e14739#> {e23} @dt=0x56456bfbd010@(nw64)
    1:2:1: REPLICATE 0x56456bfc5140 <e14833#> {e23} @dt=0x56456bfc97b0@(G/w64)
    1:2:1:1: CONCAT 0x56456bfc5040 <e14828#> {e23} @dt=0x56456bfc97b0@(G/w64)
    1:2:1:1:1: REPLICATE 0x56456bfc4400 <e14782#> {e23} @dt=0x56456bf79040@(G/w32)
    1:2:1:1:1:1: SEL 0x56456c11cb60 <e14760#> {e23} @dt=0x56456bf787d0@(G/w1) decl[31:0]]
    1:2:1:1:1:1:1: VARREF 0x56456c0dc250 <e14751#> {e23} @dt=0x56456bfb6430@(nw32)  input_2 [RV] <- VAR 0x56456bfb6930 <e14518#> {e6} @dt=0x56456bfb6430@(nw32)  input_2 INPUT PORT
    1:2:1:1:1:1:2: CONST 0x56456c11cdf0 <e14777#> {e23} @dt=0x56456c116e00@(G/sw5)  5'h1f
    1:2:1:1:1:1:3: CONST 0x56456c11c910 <e14753#> {e23} @dt=0x56456c10fd60@(G/wu32/1)  ?32?h1
    1:2:1:1:1:2: CONST 0x56456bfc3a90 <e3181> {e23} @dt=0x56456bf7a1f0@(G/swu32/6)  ?32?sh20
    1:2:1:1:2: SEL 0x56456c11d370 <e14804#> {e23} @dt=0x56456bf79040@(G/w32) decl[31:0]]
    1:2:1:1:2:1: VARREF 0x56456c0dc370 <e14795#> {e23} @dt=0x56456bfb6430@(nw32)  input_2 [RV] <- VAR 0x56456bfb6930 <e14518#> {e6} @dt=0x56456bfb6430@(nw32)  input_2 INPUT PORT
    1:2:1:1:2:2: CONST 0x56456c11d600 <e14823#> {e23} @dt=0x56456c116e00@(G/sw5)  5'h0
    1:2:1:1:2:3: CONST 0x56456c11d120 <e14797#> {e23} @dt=0x56456c11c190@(G/wu32/6)  ?32?h20
    1:2:1:2: CONST 0x56456bfc5200 <e3215> {e23} @dt=0x56456bf79040@(G/w32)  32'h1
    1:2:2: VARREF 0x56456c0dc490 <e14738#> {e23} @dt=0x56456bfbd010@(nw64)  sign_extened_input_2 [LV] => VAR 0x56456bfbd4d0 <e14566#> {e16} @dt=0x56456bfbd010@(nw64)  sign_extened_input_2 VAR
    1:2: ASSIGNW 0x56456bfc6940 <e14835#> {e24} @dt=0x56456bfbe190@(nw64)
    1:2:1: REPLICATE 0x56456bfc6510 <e14850#> {e24} @dt=0x56456bfc97b0@(G/w64)
    1:2:1:1: CONCAT 0x56456bfc6410 <e14845#> {e24} @dt=0x56456bfc97b0@(G/w64)
    1:2:1:1:1: REPLICATE 0x56456bfc60d0 <e3248> {e24} @dt=0x56456bf79040@(G/w32)
    1:2:1:1:1:1: CONST 0x56456bfc5dc0 <e3239> {e24} @dt=0x56456bf787d0@(G/w1)  1'h0
    1:2:1:1:1:2: CONST 0x56456bfc59c0 <e3240> {e24} @dt=0x56456bf7a1f0@(G/swu32/6)  ?32?sh20
    1:2:1:1:2: VARREF 0x56456c0dc5b0 <e14840#> {e24} @dt=0x56456bfb51f0@(nw32)  input_1 [RV] <- VAR 0x56456bfb56f0 <e14510#> {e5} @dt=0x56456bfb51f0@(nw32)  input_1 INPUT PORT
    1:2:1:2: CONST 0x56456bfc65d0 <e3258> {e24} @dt=0x56456bf79040@(G/w32)  32'h1
    1:2:2: VARREF 0x56456c0d2ec0 <e14834#> {e24} @dt=0x56456bfbe190@(nw64)  extended_input_1 [LV] => VAR 0x56456bfbe650 <e14574#> {e17} @dt=0x56456bfbe190@(nw64)  extended_input_1 VAR
    1:2: ASSIGNW 0x56456bfc7d10 <e14852#> {e25} @dt=0x56456bfbf310@(nw64)
    1:2:1: REPLICATE 0x56456bfc78e0 <e14867#> {e25} @dt=0x56456bfc97b0@(G/w64)
    1:2:1:1: CONCAT 0x56456bfc77e0 <e14862#> {e25} @dt=0x56456bfc97b0@(G/w64)
    1:2:1:1:1: REPLICATE 0x56456bfc74a0 <e3291> {e25} @dt=0x56456bf79040@(G/w32)
    1:2:1:1:1:1: CONST 0x56456bfc7190 <e3282> {e25} @dt=0x56456bf787d0@(G/w1)  1'h0
    1:2:1:1:1:2: CONST 0x56456bfc6d90 <e3283> {e25} @dt=0x56456bf7a1f0@(G/swu32/6)  ?32?sh20
    1:2:1:1:2: VARREF 0x56456c0d3000 <e14857#> {e25} @dt=0x56456bfb6430@(nw32)  input_2 [RV] <- VAR 0x56456bfb6930 <e14518#> {e6} @dt=0x56456bfb6430@(nw32)  input_2 INPUT PORT
    1:2:1:2: CONST 0x56456bfc79a0 <e3301> {e25} @dt=0x56456bf79040@(G/w32)  32'h1
    1:2:2: VARREF 0x56456c0d3120 <e14851#> {e25} @dt=0x56456bfbf310@(nw64)  extended_input_2 [LV] => VAR 0x56456bfbf7d0 <e14582#> {e18} @dt=0x56456bfbf310@(nw64)  extended_input_2 VAR
    1:2: ALWAYS 0x56456bfea080 <e4262> {e29} [always_comb]
    1:2:2: BEGIN 0x56456bfc7ef0 <e3311> {e29} [UNNAMED]
    1:2:2:1: ASSIGN 0x56456bfc8be0 <e14869#> {e30} @dt=0x56456bfb76b0@(nw32)
    1:2:2:1:1: REPLICATE 0x56456bfc8a00 <e3334> {e30} @dt=0x56456bf79040@(G/w32)
    1:2:2:1:1:1: CONST 0x56456bfc86f0 <e3326> {e30} @dt=0x56456bf787d0@(G/w1)  1'bx
    1:2:2:1:1:2: CONST 0x56456bfc82f0 <e3327> {e30} @dt=0x56456bf7a1f0@(G/swu32/6)  ?32?sh20
    1:2:2:1:2: VARREF 0x56456c0d3260 <e14868#> {e30} @dt=0x56456bfb76b0@(nw32)  ALU_output [LV] => VAR 0x56456bfb7bb0 <e14526#> {e8} @dt=0x56456bfb76b0@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1: ASSIGN 0x56456bfc98d0 <e14875#> {e31} @dt=0x56456bfc0490@(nw64)
    1:2:2:1:1: REPLICATE 0x56456bfc96f0 <e3356> {e31} @dt=0x56456bfc97b0@(G/w64)
    1:2:2:1:1:1: CONST 0x56456bfc93e0 <e3349> {e31} @dt=0x56456bf787d0@(G/w1)  1'bx
    1:2:2:1:1:2: CONST 0x56456bfc8fe0 <e3350> {e31} @dt=0x56456bfc9190@(G/swu32/7)  ?32?sh40
    1:2:2:1:2: VARREF 0x56456c0d3380 <e14874#> {e31} @dt=0x56456bfc0490@(nw64)  ALU_HI_LO_output [LV] => VAR 0x56456bfc0950 <e14590#> {e19} @dt=0x56456bfc0490@(nw64)  ALU_HI_LO_output VAR
    1:2:2:1: CASE 0x56456bfc9b70 <e4216> {e32}
    1:2:2:1:1: VARREF 0x56456c0d34c0 <e14880#> {e32} @dt=0x56456bfb40b0@(nw6)  ALU_operation [RV] <- VAR 0x56456bfb45b0 <e14502#> {e4} @dt=0x56456bfb40b0@(nw6)  ALU_operation INPUT PORT
    1:2:2:1:2: CASEITEM 0x56456bfca420 <e3376> {e33}
    1:2:2:1:2:1: CONST 0x56456bfc9d70 <e3366> {e33} @dt=0x56456bfc9f20@(G/w6)  6'h0
    1:2:2:1:2:2: ASSIGN 0x56456bfca360 <e14882#> {e33} @dt=0x56456bfb76b0@(nw32)
    1:2:2:1:2:2:1: SHIFTL 0x56456bfca2a0 <e14891#> {e33} @dt=0x56456bfb76b0@(nw32)
    1:2:2:1:2:2:1:1: VARREF 0x56456c0dd6e0 <e14883#> {e33} @dt=0x56456bfb6430@(nw32)  input_2 [RV] <- VAR 0x56456bfb6930 <e14518#> {e6} @dt=0x56456bfb6430@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x56456c0dd800 <e14884#> {e33} @dt=0x56456bfbad10@(nw5)  shift_amount [RV] <- VAR 0x56456bfbb210 <e14550#> {e14} @dt=0x56456bfbad10@(nw5)  shift_amount VAR
    1:2:2:1:2:2:2: VARREF 0x56456c0dd920 <e14881#> {e33} @dt=0x56456bfb76b0@(nw32)  ALU_output [LV] => VAR 0x56456bfb7bb0 <e14526#> {e8} @dt=0x56456bfb76b0@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x56456bfcae90 <e3393> {e34}
    1:2:2:1:2:1: CONST 0x56456bfca5d0 <e3382> {e34} @dt=0x56456bfc9f20@(G/w6)  6'h1
    1:2:2:1:2:2: ASSIGN 0x56456bfcadd0 <e14893#> {e34} @dt=0x56456bfb76b0@(nw32)
    1:2:2:1:2:2:1: SHIFTR 0x56456bfcad10 <e14902#> {e34} @dt=0x56456bfb76b0@(nw32)
    1:2:2:1:2:2:1:1: VARREF 0x56456c0dda40 <e14894#> {e34} @dt=0x56456bfb6430@(nw32)  input_2 [RV] <- VAR 0x56456bfb6930 <e14518#> {e6} @dt=0x56456bfb6430@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x56456c0ddb60 <e14895#> {e34} @dt=0x56456bfbad10@(nw5)  shift_amount [RV] <- VAR 0x56456bfbb210 <e14550#> {e14} @dt=0x56456bfbad10@(nw5)  shift_amount VAR
    1:2:2:1:2:2:2: VARREF 0x56456c0ddc80 <e14892#> {e34} @dt=0x56456bfb76b0@(nw32)  ALU_output [LV] => VAR 0x56456bfb7bb0 <e14526#> {e8} @dt=0x56456bfb76b0@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x56456bfcb980 <e3410> {e35}
    1:2:2:1:2:1: CONST 0x56456bfcb080 <e3399> {e35} @dt=0x56456bfc9f20@(G/w6)  6'h3
    1:2:2:1:2:2: ASSIGN 0x56456bfcb8c0 <e14904#> {e35} @dt=0x56456bfb76b0@(nw32)
    1:2:2:1:2:2:1: SHIFTR 0x56456c11e3b0 <e14921#> {e35} @dt=0x56456bfb76b0@(nw32)
    1:2:2:1:2:2:1:1: VARREF 0x56456c0ddda0 <e14917#> {e35} @dt=0x56456bfb6430@(nw32)  input_2 [RV] <- VAR 0x56456bfb6930 <e14518#> {e6} @dt=0x56456bfb6430@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x56456c0ddec0 <e14918#> {e35} @dt=0x56456bfbad10@(nw5)  shift_amount [RV] <- VAR 0x56456bfbb210 <e14550#> {e14} @dt=0x56456bfbad10@(nw5)  shift_amount VAR
    1:2:2:1:2:2:2: VARREF 0x56456c0ddfe0 <e14903#> {e35} @dt=0x56456bfb76b0@(nw32)  ALU_output [LV] => VAR 0x56456bfb7bb0 <e14526#> {e8} @dt=0x56456bfb76b0@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x56456bfccd70 <e3443> {e36}
    1:2:2:1:2:1: CONST 0x56456bfcbb70 <e3416> {e36} @dt=0x56456bfc9f20@(G/w6)  6'h4
    1:2:2:1:2:2: ASSIGN 0x56456bfcccb0 <e14923#> {e36} @dt=0x56456bfb76b0@(nw32)
    1:2:2:1:2:2:1: SHIFTL 0x56456bfccbf0 <e14972#> {e36} @dt=0x56456bfb76b0@(nw32)
    1:2:2:1:2:2:1:1: VARREF 0x56456c0de100 <e14924#> {e36} @dt=0x56456bfb6430@(nw32)  input_2 [RV] <- VAR 0x56456bfb6930 <e14518#> {e6} @dt=0x56456bfb6430@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:1:2: SEL 0x56456c11e6c0 <e14946#> {e36} @dt=0x56456c088c20@(G/w5) decl[31:0]]
    1:2:2:1:2:2:1:2:1: VARREF 0x56456c0de220 <e14937#> {e36} @dt=0x56456bfb51f0@(nw32)  input_1 [RV] <- VAR 0x56456bfb56f0 <e14510#> {e5} @dt=0x56456bfb51f0@(nw32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:2:2: CONST 0x56456c11e950 <e14965#> {e36} @dt=0x56456c116e00@(G/sw5)  5'h0
    1:2:2:1:2:2:1:2:3: CONST 0x56456c11e470 <e14939#> {e36} @dt=0x56456c116b70@(G/wu32/3)  ?32?h5
    1:2:2:1:2:2:2: VARREF 0x56456c0de340 <e14922#> {e36} @dt=0x56456bfb76b0@(nw32)  ALU_output [LV] => VAR 0x56456bfb7bb0 <e14526#> {e8} @dt=0x56456bfb76b0@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x56456bfce160 <e3476> {e37}
    1:2:2:1:2:1: CONST 0x56456bfccf60 <e3449> {e37} @dt=0x56456bfc9f20@(G/w6)  6'h6
    1:2:2:1:2:2: ASSIGN 0x56456bfce0a0 <e14974#> {e37} @dt=0x56456bfb76b0@(nw32)
    1:2:2:1:2:2:1: SHIFTR 0x56456bfcdfe0 <e15023#> {e37} @dt=0x56456bfb76b0@(nw32)
    1:2:2:1:2:2:1:1: VARREF 0x56456c0de460 <e14975#> {e37} @dt=0x56456bfb6430@(nw32)  input_2 [RV] <- VAR 0x56456bfb6930 <e14518#> {e6} @dt=0x56456bfb6430@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:1:2: SEL 0x56456c11eed0 <e14997#> {e37} @dt=0x56456c088c20@(G/w5) decl[31:0]]
    1:2:2:1:2:2:1:2:1: VARREF 0x56456c0de580 <e14988#> {e37} @dt=0x56456bfb51f0@(nw32)  input_1 [RV] <- VAR 0x56456bfb56f0 <e14510#> {e5} @dt=0x56456bfb51f0@(nw32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:2:2: CONST 0x56456c11f160 <e15016#> {e37} @dt=0x56456c116e00@(G/sw5)  5'h0
    1:2:2:1:2:2:1:2:3: CONST 0x56456c11ec80 <e14990#> {e37} @dt=0x56456c116b70@(G/wu32/3)  ?32?h5
    1:2:2:1:2:2:2: VARREF 0x56456c0de6a0 <e14973#> {e37} @dt=0x56456bfb76b0@(nw32)  ALU_output [LV] => VAR 0x56456bfb7bb0 <e14526#> {e8} @dt=0x56456bfb76b0@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x56456bfcf550 <e3509> {e38}
    1:2:2:1:2:1: CONST 0x56456bfce350 <e3482> {e38} @dt=0x56456bfc9f20@(G/w6)  6'h7
    1:2:2:1:2:2: ASSIGN 0x56456bfcf490 <e15025#> {e38} @dt=0x56456bfb76b0@(nw32)
    1:2:2:1:2:2:1: SHIFTR 0x56456c11fca0 <e15082#> {e38} @dt=0x56456bfb76b0@(nw32)
    1:2:2:1:2:2:1:1: VARREF 0x56456c0de7c0 <e15078#> {e38} @dt=0x56456bfb6430@(nw32)  input_2 [RV] <- VAR 0x56456bfb6930 <e14518#> {e6} @dt=0x56456bfb6430@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:1:2: SEL 0x56456c11f6e0 <e15079#> {e38} @dt=0x56456c088c20@(G/w5) decl[31:0]]
    1:2:2:1:2:2:1:2:1: VARREF 0x56456c0de8e0 <e15039#> {e38} @dt=0x56456bfb51f0@(nw32)  input_1 [RV] <- VAR 0x56456bfb56f0 <e14510#> {e5} @dt=0x56456bfb51f0@(nw32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:2:2: CONST 0x56456c11f970 <e15067#> {e38} @dt=0x56456c116e00@(G/sw5)  5'h0
    1:2:2:1:2:2:1:2:3: CONST 0x56456c11f490 <e15041#> {e38} @dt=0x56456c116b70@(G/wu32/3)  ?32?h5
    1:2:2:1:2:2:2: VARREF 0x56456c0dea00 <e15024#> {e38} @dt=0x56456bfb76b0@(nw32)  ALU_output [LV] => VAR 0x56456bfb7bb0 <e14526#> {e8} @dt=0x56456bfb76b0@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x56456bfcfdf0 <e3522> {e39}
    1:2:2:1:2:1: CONST 0x56456bfcf740 <e3515> {e39} @dt=0x56456bfc9f20@(G/w6)  6'h8
    1:2:2:1:2:2: ASSIGN 0x56456bfcfd30 <e15084#> {e39} @dt=0x56456bfb76b0@(nw32)
    1:2:2:1:2:2:1: VARREF 0x56456c0deb20 <e15085#> {e39} @dt=0x56456bfb6430@(nw32)  input_2 [RV] <- VAR 0x56456bfb6930 <e14518#> {e6} @dt=0x56456bfb6430@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x56456c0dec40 <e15083#> {e39} @dt=0x56456bfb76b0@(nw32)  ALU_output [LV] => VAR 0x56456bfb7bb0 <e14526#> {e8} @dt=0x56456bfb76b0@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x56456bfd0690 <e3535> {e40}
    1:2:2:1:2:1: CONST 0x56456bfcffe0 <e3528> {e40} @dt=0x56456bfc9f20@(G/w6)  6'h9
    1:2:2:1:2:2: ASSIGN 0x56456bfd05d0 <e15087#> {e40} @dt=0x56456bfb76b0@(nw32)
    1:2:2:1:2:2:1: VARREF 0x56456c0ded60 <e15088#> {e40} @dt=0x56456bfb6430@(nw32)  input_2 [RV] <- VAR 0x56456bfb6930 <e14518#> {e6} @dt=0x56456bfb6430@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x56456c0dee80 <e15086#> {e40} @dt=0x56456bfb76b0@(nw32)  ALU_output [LV] => VAR 0x56456bfb7bb0 <e14526#> {e8} @dt=0x56456bfb76b0@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x56456bfd0f30 <e3548> {e41}
    1:2:2:1:2:1: CONST 0x56456bfd0880 <e3541> {e41} @dt=0x56456bfc9f20@(G/w6)  6'h10
    1:2:2:1:2:2: ASSIGN 0x56456bfd0e70 <e15090#> {e41} @dt=0x56456bfb76b0@(nw32)
    1:2:2:1:2:2:1: VARREF 0x56456c0defa0 <e15091#> {e41} @dt=0x56456bfb6430@(nw32)  input_2 [RV] <- VAR 0x56456bfb6930 <e14518#> {e6} @dt=0x56456bfb6430@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x56456c0df0c0 <e15089#> {e41} @dt=0x56456bfb76b0@(nw32)  ALU_output [LV] => VAR 0x56456bfb7bb0 <e14526#> {e8} @dt=0x56456bfb76b0@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x56456bfd17d0 <e3561> {e42}
    1:2:2:1:2:1: CONST 0x56456bfd1120 <e3554> {e42} @dt=0x56456bfc9f20@(G/w6)  6'h11
    1:2:2:1:2:2: ASSIGN 0x56456bfd1710 <e15093#> {e42} @dt=0x56456bfb76b0@(nw32)
    1:2:2:1:2:2:1: VARREF 0x56456c0df1e0 <e15094#> {e42} @dt=0x56456bfb6430@(nw32)  input_2 [RV] <- VAR 0x56456bfb6930 <e14518#> {e6} @dt=0x56456bfb6430@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x56456c0df300 <e15092#> {e42} @dt=0x56456bfb76b0@(nw32)  ALU_output [LV] => VAR 0x56456bfb7bb0 <e14526#> {e8} @dt=0x56456bfb76b0@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x56456bfd2070 <e3574> {e43}
    1:2:2:1:2:1: CONST 0x56456bfd19c0 <e3567> {e43} @dt=0x56456bfc9f20@(G/w6)  6'h12
    1:2:2:1:2:2: ASSIGN 0x56456bfd1fb0 <e15096#> {e43} @dt=0x56456bfb76b0@(nw32)
    1:2:2:1:2:2:1: VARREF 0x56456c0df420 <e15097#> {e43} @dt=0x56456bfb6430@(nw32)  input_2 [RV] <- VAR 0x56456bfb6930 <e14518#> {e6} @dt=0x56456bfb6430@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x56456c0df540 <e15095#> {e43} @dt=0x56456bfb76b0@(nw32)  ALU_output [LV] => VAR 0x56456bfb7bb0 <e14526#> {e8} @dt=0x56456bfb76b0@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x56456bfd2910 <e3587> {e44}
    1:2:2:1:2:1: CONST 0x56456bfd2260 <e3580> {e44} @dt=0x56456bfc9f20@(G/w6)  6'h13
    1:2:2:1:2:2: ASSIGN 0x56456bfd2850 <e15099#> {e44} @dt=0x56456bfb76b0@(nw32)
    1:2:2:1:2:2:1: VARREF 0x56456c0df660 <e15100#> {e44} @dt=0x56456bfb6430@(nw32)  input_2 [RV] <- VAR 0x56456bfb6930 <e14518#> {e6} @dt=0x56456bfb6430@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x56456c0df780 <e15098#> {e44} @dt=0x56456bfb76b0@(nw32)  ALU_output [LV] => VAR 0x56456bfb7bb0 <e14526#> {e8} @dt=0x56456bfb76b0@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x56456bfd3810 <e3608> {e45}
    1:2:2:1:2:1: CONST 0x56456bfd2b00 <e3593> {e45} @dt=0x56456bfc9f20@(G/w6)  6'h18
    1:2:2:1:2:2: ASSIGN 0x56456bfd3750 <e15102#> {e45} @dt=0x56456bfc0490@(nw64)
    1:2:2:1:2:2:1: MULS 0x56456c1200e0 <e15130#> {e45} @dt=0x56456c11fd60@(G/sw64)
    1:2:2:1:2:2:1:1: VARREF 0x56456c0df8a0 <e16666#> {e45} @dt=0x56456c11fd60@(G/sw64)  sign_extened_input_1 [RV] <- VAR 0x56456bfbc350 <e14558#> {e15} @dt=0x56456bfbbe90@(nw64)  sign_extened_input_1 VAR
    1:2:2:1:2:2:1:2: VARREF 0x56456c0df9c0 <e16670#> {e45} @dt=0x56456c11fd60@(G/sw64)  sign_extened_input_2 [RV] <- VAR 0x56456bfbd4d0 <e14566#> {e16} @dt=0x56456bfbd010@(nw64)  sign_extened_input_2 VAR
    1:2:2:1:2:2:2: VARREF 0x56456c0dfae0 <e15101#> {e45} @dt=0x56456bfc0490@(nw64)  ALU_HI_LO_output [LV] => VAR 0x56456bfc0950 <e14590#> {e19} @dt=0x56456bfc0490@(nw64)  ALU_HI_LO_output VAR
    1:2:2:1:2: CASEITEM 0x56456bfd43c0 <e3625> {e46}
    1:2:2:1:2:1: CONST 0x56456bfd39e0 <e3614> {e46} @dt=0x56456bfc9f20@(G/w6)  6'h19
    1:2:2:1:2:2: ASSIGN 0x56456bfd4300 <e15132#> {e46} @dt=0x56456bfc0490@(nw64)
    1:2:2:1:2:2:1: MUL 0x56456bfd4240 <e15140#> {e46} @dt=0x56456bfc0490@(nw64)
    1:2:2:1:2:2:1:1: VARREF 0x56456c0dfc00 <e15133#> {e46} @dt=0x56456bfbe190@(nw64)  extended_input_1 [RV] <- VAR 0x56456bfbe650 <e14574#> {e17} @dt=0x56456bfbe190@(nw64)  extended_input_1 VAR
    1:2:2:1:2:2:1:2: VARREF 0x56456c0dfd20 <e15134#> {e46} @dt=0x56456bfbf310@(nw64)  extended_input_2 [RV] <- VAR 0x56456bfbf7d0 <e14582#> {e18} @dt=0x56456bfbf310@(nw64)  extended_input_2 VAR
    1:2:2:1:2:2:2: VARREF 0x56456c0dfe40 <e15131#> {e46} @dt=0x56456bfc0490@(nw64)  ALU_HI_LO_output [LV] => VAR 0x56456bfc0950 <e14590#> {e19} @dt=0x56456bfc0490@(nw64)  ALU_HI_LO_output VAR
    1:2:2:1:2: CASEITEM 0x56456bfd8080 <e3739> {e47}
    1:2:2:1:2:1: CONST 0x56456bfd4590 <e3631> {e47} @dt=0x56456bfc9f20@(G/w6)  6'h1a
    1:2:2:1:2:2: BEGIN 0x56456bfd4970 <e3632> {e47} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x56456bfd6280 <e15142#> {e48} @dt=0x56456bfc0490@(nw64)
    1:2:2:1:2:2:1:1: REPLICATE 0x56456bfd5e50 <e15181#> {e48} @dt=0x56456bfc97b0@(G/w64)
    1:2:2:1:2:2:1:1:1: CONCAT 0x56456bfd5d50 <e15176#> {e48} @dt=0x56456bfc97b0@(G/w64)
    1:2:2:1:2:2:1:1:1:1: DIVS 0x56456c120520 <e15167#> {e48} @dt=0x56456c0c8590@(G/sw32)
    1:2:2:1:2:2:1:1:1:1:1: VARREF 0x56456c0dff60 <e16674#> {e48} @dt=0x56456c0c8590@(G/sw32)  input_1 [RV] <- VAR 0x56456bfb56f0 <e14510#> {e5} @dt=0x56456bfb51f0@(nw32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:1:1:1:2: VARREF 0x56456c0e0080 <e16678#> {e48} @dt=0x56456c0c8590@(G/sw32)  input_2 [RV] <- VAR 0x56456bfb6930 <e14518#> {e6} @dt=0x56456bfb6430@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:1:1:1:2: REPLICATE 0x56456bfd5b70 <e3665> {e48} @dt=0x56456bf79040@(G/w32)
    1:2:2:1:2:2:1:1:1:2:1: CONST 0x56456bfd5860 <e3656> {e48} @dt=0x56456bf787d0@(G/w1)  1'h0
    1:2:2:1:2:2:1:1:1:2:2: CONST 0x56456bfd5460 <e3657> {e48} @dt=0x56456bf7a1f0@(G/swu32/6)  ?32?sh20
    1:2:2:1:2:2:1:1:2: CONST 0x56456bfd5f10 <e3674> {e48} @dt=0x56456bf79040@(G/w32)  32'h1
    1:2:2:1:2:2:1:2: VARREF 0x56456c0e01a0 <e15141#> {e48} @dt=0x56456bfc0490@(nw64)  ALU_HI_LO_output [LV] => VAR 0x56456bfc0950 <e14590#> {e19} @dt=0x56456bfc0490@(nw64)  ALU_HI_LO_output VAR
    1:2:2:1:2:2:1: ASSIGN 0x56456bfd7e50 <e15183#> {e49} @dt=0x56456bfc0490@(nw64)
    1:2:2:1:2:2:1:1: ADD 0x56456bfd7d90 <e15229#> {e49} @dt=0x56456bfc0490@(nw64)
    1:2:2:1:2:2:1:1:1: VARREF 0x56456c0e02c0 <e15184#> {e49} @dt=0x56456bfc0490@(nw64)  ALU_HI_LO_output [RV] <- VAR 0x56456bfc0950 <e14590#> {e19} @dt=0x56456bfc0490@(nw64)  ALU_HI_LO_output VAR
    1:2:2:1:2:2:1:1:2: REPLICATE 0x56456bfd7960 <e15223#> {e49} @dt=0x56456bfc97b0@(G/w64)
    1:2:2:1:2:2:1:1:2:1: CONCAT 0x56456bfd7860 <e15218#> {e49} @dt=0x56456bfc97b0@(G/w64)
    1:2:2:1:2:2:1:1:2:1:1: REPLICATE 0x56456bfd6fd0 <e3715> {e49} @dt=0x56456bf79040@(G/w32)
    1:2:2:1:2:2:1:1:2:1:1:1: CONST 0x56456bfd6cc0 <e3698> {e49} @dt=0x56456bf787d0@(G/w1)  1'h0
    1:2:2:1:2:2:1:1:2:1:1:2: CONST 0x56456bfd68c0 <e3699> {e49} @dt=0x56456bf7a1f0@(G/swu32/6)  ?32?sh20
    1:2:2:1:2:2:1:1:2:1:2: MODDIVS 0x56456c120c00 <e15213#> {e49} @dt=0x56456c0c8590@(G/sw32)
    1:2:2:1:2:2:1:1:2:1:2:1: VARREF 0x56456c0e03e0 <e16682#> {e49} @dt=0x56456c0c8590@(G/sw32)  input_1 [RV] <- VAR 0x56456bfb56f0 <e14510#> {e5} @dt=0x56456bfb51f0@(nw32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:1:2:1:2:2: VARREF 0x56456c0e0500 <e16686#> {e49} @dt=0x56456c0c8590@(G/sw32)  input_2 [RV] <- VAR 0x56456bfb6930 <e14518#> {e6} @dt=0x56456bfb6430@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:1:1:2:2: CONST 0x56456bfd7a20 <e3725> {e49} @dt=0x56456bf79040@(G/w32)  32'h1
    1:2:2:1:2:2:1:2: VARREF 0x56456c0e0620 <e15182#> {e49} @dt=0x56456bfc0490@(nw64)  ALU_HI_LO_output [LV] => VAR 0x56456bfc0950 <e14590#> {e19} @dt=0x56456bfc0490@(nw64)  ALU_HI_LO_output VAR
    1:2:2:1:2: CASEITEM 0x56456bfdb660 <e3845> {e51}
    1:2:2:1:2:1: CONST 0x56456bfd8140 <e3745> {e51} @dt=0x56456bfc9f20@(G/w6)  6'h1b
    1:2:2:1:2:2: BEGIN 0x56456bfd8550 <e3746> {e51} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x56456bfd9b60 <e15231#> {e52} @dt=0x56456bfc0490@(nw64)
    1:2:2:1:2:2:1:1: REPLICATE 0x56456bfd9730 <e15252#> {e52} @dt=0x56456bfc97b0@(G/w64)
    1:2:2:1:2:2:1:1:1: CONCAT 0x56456bfd9630 <e15247#> {e52} @dt=0x56456bfc97b0@(G/w64)
    1:2:2:1:2:2:1:1:1:1: DIV 0x56456bfd8b30 <e15238#> {e52} @dt=0x56456bf79040@(G/w32)
    1:2:2:1:2:2:1:1:1:1:1: VARREF 0x56456c0e0740 <e15232#> {e52} @dt=0x56456bfb51f0@(nw32)  input_1 [RV] <- VAR 0x56456bfb56f0 <e14510#> {e5} @dt=0x56456bfb51f0@(nw32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:1:1:1:2: VARREF 0x56456c0e0860 <e15233#> {e52} @dt=0x56456bfb6430@(nw32)  input_2 [RV] <- VAR 0x56456bfb6930 <e14518#> {e6} @dt=0x56456bfb6430@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:1:1:1:2: REPLICATE 0x56456bfd9450 <e3775> {e52} @dt=0x56456bf79040@(G/w32)
    1:2:2:1:2:2:1:1:1:2:1: CONST 0x56456bfd9140 <e3766> {e52} @dt=0x56456bf787d0@(G/w1)  1'h0
    1:2:2:1:2:2:1:1:1:2:2: CONST 0x56456bfd8d40 <e3767> {e52} @dt=0x56456bf7a1f0@(G/swu32/6)  ?32?sh20
    1:2:2:1:2:2:1:1:2: CONST 0x56456bfd97f0 <e3784> {e52} @dt=0x56456bf79040@(G/w32)  32'h1
    1:2:2:1:2:2:1:2: VARREF 0x56456c0e0980 <e15230#> {e52} @dt=0x56456bfc0490@(nw64)  ALU_HI_LO_output [LV] => VAR 0x56456bfc0950 <e14590#> {e19} @dt=0x56456bfc0490@(nw64)  ALU_HI_LO_output VAR
    1:2:2:1:2:2:1: ASSIGN 0x56456bfdb430 <e15254#> {e53} @dt=0x56456bfc0490@(nw64)
    1:2:2:1:2:2:1:1: ADD 0x56456bfdb370 <e15282#> {e53} @dt=0x56456bfc0490@(nw64)
    1:2:2:1:2:2:1:1:1: VARREF 0x56456c0e0aa0 <e15255#> {e53} @dt=0x56456bfc0490@(nw64)  ALU_HI_LO_output [RV] <- VAR 0x56456bfc0950 <e14590#> {e19} @dt=0x56456bfc0490@(nw64)  ALU_HI_LO_output VAR
    1:2:2:1:2:2:1:1:2: REPLICATE 0x56456bfdaf40 <e15276#> {e53} @dt=0x56456bfc97b0@(G/w64)
    1:2:2:1:2:2:1:1:2:1: CONCAT 0x56456bfdae40 <e15271#> {e53} @dt=0x56456bfc97b0@(G/w64)
    1:2:2:1:2:2:1:1:2:1:1: REPLICATE 0x56456bfda8b0 <e3821> {e53} @dt=0x56456bf79040@(G/w32)
    1:2:2:1:2:2:1:1:2:1:1:1: CONST 0x56456bfda5a0 <e3808> {e53} @dt=0x56456bf787d0@(G/w1)  1'h0
    1:2:2:1:2:2:1:1:2:1:1:2: CONST 0x56456bfda1a0 <e3809> {e53} @dt=0x56456bf7a1f0@(G/swu32/6)  ?32?sh20
    1:2:2:1:2:2:1:1:2:1:2: MODDIV 0x56456bfdad80 <e15266#> {e53} @dt=0x56456bf79040@(G/w32)
    1:2:2:1:2:2:1:1:2:1:2:1: VARREF 0x56456c0e0bc0 <e15260#> {e53} @dt=0x56456bfb51f0@(nw32)  input_1 [RV] <- VAR 0x56456bfb56f0 <e14510#> {e5} @dt=0x56456bfb51f0@(nw32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:1:2:1:2:2: VARREF 0x56456c0e0ce0 <e15261#> {e53} @dt=0x56456bfb6430@(nw32)  input_2 [RV] <- VAR 0x56456bfb6930 <e14518#> {e6} @dt=0x56456bfb6430@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:1:1:2:2: CONST 0x56456bfdb000 <e3831> {e53} @dt=0x56456bf79040@(G/w32)  32'h1
    1:2:2:1:2:2:1:2: VARREF 0x56456c0e0e00 <e15253#> {e53} @dt=0x56456bfc0490@(nw64)  ALU_HI_LO_output [LV] => VAR 0x56456bfc0950 <e14590#> {e19} @dt=0x56456bfc0490@(nw64)  ALU_HI_LO_output VAR
    1:2:2:1:2: CASEITEM 0x56456bfdc320 <e3866> {e55}
    1:2:2:1:2:1: CONST 0x56456bfdb720 <e3851> {e55} @dt=0x56456bfc9f20@(G/w6)  6'h20
    1:2:2:1:2:2: ASSIGN 0x56456bfdc260 <e15284#> {e55} @dt=0x56456bfb76b0@(nw32)
    1:2:2:1:2:2:1: ADD 0x56456bfdc1a0 <e15301#> {e55} @dt=0x56456c0c8590@(G/sw32)
    1:2:2:1:2:2:1:1: VARREF 0x56456c0e0f20 <e16690#> {e55} @dt=0x56456c0c8590@(G/sw32)  input_1 [RV] <- VAR 0x56456bfb56f0 <e14510#> {e5} @dt=0x56456bfb51f0@(nw32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x56456c0e1040 <e16694#> {e55} @dt=0x56456c0c8590@(G/sw32)  input_2 [RV] <- VAR 0x56456bfb6930 <e14518#> {e6} @dt=0x56456bfb6430@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x56456c0e1160 <e15283#> {e55} @dt=0x56456bfb76b0@(nw32)  ALU_output [LV] => VAR 0x56456bfb7bb0 <e14526#> {e8} @dt=0x56456bfb76b0@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x56456bfdce10 <e3883> {e56}
    1:2:2:1:2:1: CONST 0x56456bfdc510 <e3872> {e56} @dt=0x56456bfc9f20@(G/w6)  6'h21
    1:2:2:1:2:2: ASSIGN 0x56456bfdcd50 <e15307#> {e56} @dt=0x56456bfb76b0@(nw32)
    1:2:2:1:2:2:1: ADD 0x56456bfdcc90 <e15315#> {e56} @dt=0x56456bfb76b0@(nw32)
    1:2:2:1:2:2:1:1: VARREF 0x56456c0e1280 <e15308#> {e56} @dt=0x56456bfb51f0@(nw32)  input_1 [RV] <- VAR 0x56456bfb56f0 <e14510#> {e5} @dt=0x56456bfb51f0@(nw32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x56456c0e13a0 <e15309#> {e56} @dt=0x56456bfb6430@(nw32)  input_2 [RV] <- VAR 0x56456bfb6930 <e14518#> {e6} @dt=0x56456bfb6430@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x56456c0e14c0 <e15306#> {e56} @dt=0x56456bfb76b0@(nw32)  ALU_output [LV] => VAR 0x56456bfb7bb0 <e14526#> {e8} @dt=0x56456bfb76b0@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x56456bfddc00 <e3904> {e57}
    1:2:2:1:2:1: CONST 0x56456bfdd000 <e3889> {e57} @dt=0x56456bfc9f20@(G/w6)  6'h22
    1:2:2:1:2:2: ASSIGN 0x56456bfddb40 <e15317#> {e57} @dt=0x56456bfb76b0@(nw32)
    1:2:2:1:2:2:1: SUB 0x56456bfdda80 <e15334#> {e57} @dt=0x56456c0c8590@(G/sw32)
    1:2:2:1:2:2:1:1: VARREF 0x56456c0e15e0 <e16698#> {e57} @dt=0x56456c0c8590@(G/sw32)  input_1 [RV] <- VAR 0x56456bfb56f0 <e14510#> {e5} @dt=0x56456bfb51f0@(nw32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x56456c0e1700 <e16702#> {e57} @dt=0x56456c0c8590@(G/sw32)  input_2 [RV] <- VAR 0x56456bfb6930 <e14518#> {e6} @dt=0x56456bfb6430@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x56456c0e1820 <e15316#> {e57} @dt=0x56456bfb76b0@(nw32)  ALU_output [LV] => VAR 0x56456bfb7bb0 <e14526#> {e8} @dt=0x56456bfb76b0@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x56456bfde6f0 <e3921> {e58}
    1:2:2:1:2:1: CONST 0x56456bfdddf0 <e3910> {e58} @dt=0x56456bfc9f20@(G/w6)  6'h23
    1:2:2:1:2:2: ASSIGN 0x56456bfde630 <e15340#> {e58} @dt=0x56456bfb76b0@(nw32)
    1:2:2:1:2:2:1: SUB 0x56456bfde570 <e15348#> {e58} @dt=0x56456bfb76b0@(nw32)
    1:2:2:1:2:2:1:1: VARREF 0x56456c0e1940 <e15341#> {e58} @dt=0x56456bfb51f0@(nw32)  input_1 [RV] <- VAR 0x56456bfb56f0 <e14510#> {e5} @dt=0x56456bfb51f0@(nw32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x56456c0e1a60 <e15342#> {e58} @dt=0x56456bfb6430@(nw32)  input_2 [RV] <- VAR 0x56456bfb6930 <e14518#> {e6} @dt=0x56456bfb6430@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x56456c0e1b80 <e15339#> {e58} @dt=0x56456bfb76b0@(nw32)  ALU_output [LV] => VAR 0x56456bfb7bb0 <e14526#> {e8} @dt=0x56456bfb76b0@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x56456bfdf1e0 <e3938> {e59}
    1:2:2:1:2:1: CONST 0x56456bfde8e0 <e3927> {e59} @dt=0x56456bfc9f20@(G/w6)  6'h24
    1:2:2:1:2:2: ASSIGN 0x56456bfdf120 <e15350#> {e59} @dt=0x56456bfb76b0@(nw32)
    1:2:2:1:2:2:1: AND 0x56456bfdf060 <e15358#> {e59} @dt=0x56456bfb76b0@(nw32)
    1:2:2:1:2:2:1:1: VARREF 0x56456c0e1ca0 <e15351#> {e59} @dt=0x56456bfb51f0@(nw32)  input_1 [RV] <- VAR 0x56456bfb56f0 <e14510#> {e5} @dt=0x56456bfb51f0@(nw32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x56456c0e1dc0 <e15352#> {e59} @dt=0x56456bfb6430@(nw32)  input_2 [RV] <- VAR 0x56456bfb6930 <e14518#> {e6} @dt=0x56456bfb6430@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x56456c0e1ee0 <e15349#> {e59} @dt=0x56456bfb76b0@(nw32)  ALU_output [LV] => VAR 0x56456bfb7bb0 <e14526#> {e8} @dt=0x56456bfb76b0@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x56456bfdfcd0 <e3955> {e60}
    1:2:2:1:2:1: CONST 0x56456bfdf3d0 <e3944> {e60} @dt=0x56456bfc9f20@(G/w6)  6'h25
    1:2:2:1:2:2: ASSIGN 0x56456bfdfc10 <e15360#> {e60} @dt=0x56456bfb76b0@(nw32)
    1:2:2:1:2:2:1: OR 0x56456bfdfb50 <e15368#> {e60} @dt=0x56456bfb76b0@(nw32)
    1:2:2:1:2:2:1:1: VARREF 0x56456c0e2000 <e15361#> {e60} @dt=0x56456bfb51f0@(nw32)  input_1 [RV] <- VAR 0x56456bfb56f0 <e14510#> {e5} @dt=0x56456bfb51f0@(nw32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x56456c0e2120 <e15362#> {e60} @dt=0x56456bfb6430@(nw32)  input_2 [RV] <- VAR 0x56456bfb6930 <e14518#> {e6} @dt=0x56456bfb6430@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x56456c0e2240 <e15359#> {e60} @dt=0x56456bfb76b0@(nw32)  ALU_output [LV] => VAR 0x56456bfb7bb0 <e14526#> {e8} @dt=0x56456bfb76b0@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x56456bfe07c0 <e3972> {e61}
    1:2:2:1:2:1: CONST 0x56456bfdfec0 <e3961> {e61} @dt=0x56456bfc9f20@(G/w6)  6'h26
    1:2:2:1:2:2: ASSIGN 0x56456bfe0700 <e15370#> {e61} @dt=0x56456bfb76b0@(nw32)
    1:2:2:1:2:2:1: XNOR 0x56456bfe0640 <e15378#> {e61} @dt=0x56456bfb76b0@(nw32)
    1:2:2:1:2:2:1:1: VARREF 0x56456c0e2360 <e15371#> {e61} @dt=0x56456bfb51f0@(nw32)  input_1 [RV] <- VAR 0x56456bfb56f0 <e14510#> {e5} @dt=0x56456bfb51f0@(nw32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x56456c0e2480 <e15372#> {e61} @dt=0x56456bfb6430@(nw32)  input_2 [RV] <- VAR 0x56456bfb6930 <e14518#> {e6} @dt=0x56456bfb6430@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x56456c0e25a0 <e15369#> {e61} @dt=0x56456bfb76b0@(nw32)  ALU_output [LV] => VAR 0x56456bfb7bb0 <e14526#> {e8} @dt=0x56456bfb76b0@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x56456bfe1430 <e3991> {e62}
    1:2:2:1:2:1: CONST 0x56456bfe09b0 <e3978> {e62} @dt=0x56456bfc9f20@(G/w6)  6'h27
    1:2:2:1:2:2: ASSIGN 0x56456bfe1370 <e15380#> {e62} @dt=0x56456bfb76b0@(nw32)
    1:2:2:1:2:2:1: NOT 0x56456bfe12b0 <e15389#> {e62} @dt=0x56456bfb76b0@(nw32)
    1:2:2:1:2:2:1:1: OR 0x56456bfe11b0 <e15390#> {e62} @dt=0x56456bfb76b0@(nw32)
    1:2:2:1:2:2:1:1:1: VARREF 0x56456c0e26c0 <e15381#> {e62} @dt=0x56456bfb51f0@(nw32)  input_1 [RV] <- VAR 0x56456bfb56f0 <e14510#> {e5} @dt=0x56456bfb51f0@(nw32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:1:2: VARREF 0x56456c0e27e0 <e15382#> {e62} @dt=0x56456bfb6430@(nw32)  input_2 [RV] <- VAR 0x56456bfb6930 <e14518#> {e6} @dt=0x56456bfb6430@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x56456c0e2900 <e15379#> {e62} @dt=0x56456bfb76b0@(nw32)  ALU_output [LV] => VAR 0x56456bfb7bb0 <e14526#> {e8} @dt=0x56456bfb76b0@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x56456bfe42c0 <e4085> {e63}
    1:2:2:1:2:1: CONST 0x56456bfe1620 <e3997> {e63} @dt=0x56456bfc9f20@(G/w6)  6'h2a
    1:2:2:1:2:2: ASSIGN 0x56456bfe4200 <e15392#> {e63} @dt=0x56456bfb76b0@(nw32)
    1:2:2:1:2:2:1: COND 0x56456bfe4140 <e15437#> {e63} @dt=0x56456bfb76b0@(nw32)
    1:2:2:1:2:2:1:1: LTS 0x56456c122540 <e15412#> {e63} @dt=0x56456bfa8850@(G/nw1)
    1:2:2:1:2:2:1:1:1: VARREF 0x56456c0e2a20 <e16706#> {e63} @dt=0x56456c0c8590@(G/sw32)  input_1 [RV] <- VAR 0x56456bfb56f0 <e14510#> {e5} @dt=0x56456bfb51f0@(nw32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:1:2: VARREF 0x56456c0e2b40 <e16710#> {e63} @dt=0x56456c0c8590@(G/sw32)  input_2 [RV] <- VAR 0x56456bfb6930 <e14518#> {e6} @dt=0x56456bfb6430@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:1:2: REPLICATE 0x56456bfe32b0 <e4078> {e63} @dt=0x56456bf79040@(G/w32)
    1:2:2:1:2:2:1:2:1: CONCAT 0x56456bfe30d0 <e4049> {e63} @dt=0x56456bf79040@(G/w32)
    1:2:2:1:2:2:1:2:1:1: REPLICATE 0x56456bfe2aa0 <e4035> {e63} @dt=0x56456bfe2b60@(G/w31)
    1:2:2:1:2:2:1:2:1:1:1: CONST 0x56456bfe2790 <e4022> {e63} @dt=0x56456bf787d0@(G/w1)  1'h0
    1:2:2:1:2:2:1:2:1:1:2: CONST 0x56456bfe2390 <e4023> {e63} @dt=0x56456bf1eb70@(G/swu32/5)  ?32?sh1f
    1:2:2:1:2:2:1:2:1:2: CONST 0x56456bfe2e00 <e4036> {e63} @dt=0x56456bf787d0@(G/w1)  1'h1
    1:2:2:1:2:2:1:2:2: CONST 0x56456bfe3370 <e4050> {e63} @dt=0x56456bf79040@(G/w32)  32'h1
    1:2:2:1:2:2:1:3: REPLICATE 0x56456bfe3f60 <e4079> {e63} @dt=0x56456bf79040@(G/w32)
    1:2:2:1:2:2:1:3:1: CONST 0x56456bfe3c50 <e4069> {e63} @dt=0x56456bf787d0@(G/w1)  1'h0
    1:2:2:1:2:2:1:3:2: CONST 0x56456bfe3850 <e4070> {e63} @dt=0x56456bf7a1f0@(G/swu32/6)  ?32?sh20
    1:2:2:1:2:2:2: VARREF 0x56456c0e2c60 <e15391#> {e63} @dt=0x56456bfb76b0@(nw32)  ALU_output [LV] => VAR 0x56456bfb7bb0 <e14526#> {e8} @dt=0x56456bfb76b0@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x56456bfe6e00 <e4176> {e64}
    1:2:2:1:2:1: CONST 0x56456bfe44b0 <e4091> {e64} @dt=0x56456bfc9f20@(G/w6)  6'h2b
    1:2:2:1:2:2: ASSIGN 0x56456bfe6d40 <e15439#> {e64} @dt=0x56456bfb76b0@(nw32)
    1:2:2:1:2:2:1: COND 0x56456bfe6c80 <e15466#> {e64} @dt=0x56456bfb76b0@(nw32)
    1:2:2:1:2:2:1:1: LT 0x56456bfe4c70 <e4168> {e64} @dt=0x56456bfa8850@(G/nw1)
    1:2:2:1:2:2:1:1:1: VARREF 0x56456c0e2d80 <e15440#> {e64} @dt=0x56456bfb51f0@(nw32)  input_1 [RV] <- VAR 0x56456bfb56f0 <e14510#> {e5} @dt=0x56456bfb51f0@(nw32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:1:2: VARREF 0x56456c0e2ea0 <e15441#> {e64} @dt=0x56456bfb6430@(nw32)  input_2 [RV] <- VAR 0x56456bfb6930 <e14518#> {e6} @dt=0x56456bfb6430@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:1:2: REPLICATE 0x56456bfe5df0 <e4169> {e64} @dt=0x56456bf79040@(G/w32)
    1:2:2:1:2:2:1:2:1: CONCAT 0x56456bfe5c10 <e4140> {e64} @dt=0x56456bf79040@(G/w32)
    1:2:2:1:2:2:1:2:1:1: REPLICATE 0x56456bfe5630 <e4126> {e64} @dt=0x56456bfe2b60@(G/w31)
    1:2:2:1:2:2:1:2:1:1:1: CONST 0x56456bfe5320 <e4112> {e64} @dt=0x56456bf787d0@(G/w1)  1'h0
    1:2:2:1:2:2:1:2:1:1:2: CONST 0x56456bfe4f20 <e4113> {e64} @dt=0x56456bf1eb70@(G/swu32/5)  ?32?sh1f
    1:2:2:1:2:2:1:2:1:2: CONST 0x56456bfe5940 <e4127> {e64} @dt=0x56456bf787d0@(G/w1)  1'h1
    1:2:2:1:2:2:1:2:2: CONST 0x56456bfe5eb0 <e4141> {e64} @dt=0x56456bf79040@(G/w32)  32'h1
    1:2:2:1:2:2:1:3: REPLICATE 0x56456bfe6aa0 <e4170> {e64} @dt=0x56456bf79040@(G/w32)
    1:2:2:1:2:2:1:3:1: CONST 0x56456bfe6790 <e4160> {e64} @dt=0x56456bf787d0@(G/w1)  1'h0
    1:2:2:1:2:2:1:3:2: CONST 0x56456bfe6390 <e4161> {e64} @dt=0x56456bf7a1f0@(G/swu32/6)  ?32?sh20
    1:2:2:1:2:2:2: VARREF 0x56456c0e2fc0 <e15438#> {e64} @dt=0x56456bfb76b0@(nw32)  ALU_output [LV] => VAR 0x56456bfb7bb0 <e14526#> {e8} @dt=0x56456bfb76b0@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x56456bfe76a0 <e4189> {e65}
    1:2:2:1:2:1: CONST 0x56456bfe6ff0 <e4182> {e65} @dt=0x56456bfc9f20@(G/w6)  6'h3f
    1:2:2:1:2:2: ASSIGN 0x56456bfe75e0 <e15468#> {e65} @dt=0x56456bfb76b0@(nw32)
    1:2:2:1:2:2:1: VARREF 0x56456c0e30e0 <e15469#> {e65} @dt=0x56456bfb6430@(nw32)  input_2 [RV] <- VAR 0x56456bfb6930 <e14518#> {e6} @dt=0x56456bfb6430@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x56456c0e3200 <e15467#> {e65} @dt=0x56456bfb76b0@(nw32)  ALU_output [LV] => VAR 0x56456bfb7bb0 <e14526#> {e8} @dt=0x56456bfb76b0@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x56456bfe8490 <e4215> {e66}
    1:2:2:1:2:2: ASSIGN 0x56456bfe83d0 <e15471#> {e66} @dt=0x56456bfb76b0@(nw32)
    1:2:2:1:2:2:1: REPLICATE 0x56456bfe81f0 <e4212> {e66} @dt=0x56456bf79040@(G/w32)
    1:2:2:1:2:2:1:1: CONST 0x56456bfe7ee0 <e4204> {e66} @dt=0x56456bf787d0@(G/w1)  1'bx
    1:2:2:1:2:2:1:2: CONST 0x56456bfe7ae0 <e4205> {e66} @dt=0x56456bf7a1f0@(G/swu32/6)  ?32?sh20
    1:2:2:1:2:2:2: VARREF 0x56456c0e3320 <e15470#> {e66} @dt=0x56456bfb76b0@(nw32)  ALU_output [LV] => VAR 0x56456bfb7bb0 <e14526#> {e8} @dt=0x56456bfb76b0@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1: ASSIGN 0x56456bfe9220 <e15481#> {e68} @dt=0x56456bfb88f0@(nw32)
    1:2:2:1:1: SEL 0x56456c123490 <e15503#> {e68} @dt=0x56456bf79040@(G/w32) decl[63:0]]
    1:2:2:1:1:1: VARREF 0x56456c0e3440 <e15494#> {e68} @dt=0x56456bfc0490@(nw64)  ALU_HI_LO_output [RV] <- VAR 0x56456bfc0950 <e14590#> {e19} @dt=0x56456bfc0490@(nw64)  ALU_HI_LO_output VAR
    1:2:2:1:1:2: CONST 0x56456c123720 <e15521#> {e68} @dt=0x56456c123640@(G/sw6)  6'h20
    1:2:2:1:1:3: CONST 0x56456c123240 <e15496#> {e68} @dt=0x56456c11c190@(G/wu32/6)  ?32?h20
    1:2:2:1:2: VARREF 0x56456c0e3560 <e15480#> {e68} @dt=0x56456bfb88f0@(nw32)  ALU_HI_output [LV] => VAR 0x56456bfb8df0 <e14534#> {e9} @dt=0x56456bfb88f0@(nw32)  ALU_HI_output OUTPUT PORT
    1:2:2:1: ASSIGN 0x56456bfe9f40 <e15527#> {e69} @dt=0x56456bfb9b90@(nw32)
    1:2:2:1:1: SEL 0x56456c123ca0 <e15549#> {e69} @dt=0x56456bf79040@(G/w32) decl[63:0]]
    1:2:2:1:1:1: VARREF 0x56456c0e3680 <e15540#> {e69} @dt=0x56456bfc0490@(nw64)  ALU_HI_LO_output [RV] <- VAR 0x56456bfc0950 <e14590#> {e19} @dt=0x56456bfc0490@(nw64)  ALU_HI_LO_output VAR
    1:2:2:1:1:2: CONST 0x56456c123f30 <e15568#> {e69} @dt=0x56456c123640@(G/sw6)  6'h0
    1:2:2:1:1:3: CONST 0x56456c123a50 <e15542#> {e69} @dt=0x56456c11c190@(G/wu32/6)  ?32?h20
    1:2:2:1:2: VARREF 0x56456c0e37a0 <e15526#> {e69} @dt=0x56456bfb9b90@(nw32)  ALU_LO_output [LV] => VAR 0x56456bfba070 <e14542#> {e10} @dt=0x56456bfb9b90@(nw32)  ALU_LO_output OUTPUT PORT
    1: MODULE 0x56456bfeb390 <e8695> {f1}  And_Gate  L3
    1:2: VAR 0x56456bfeb8a0 <e14489#> {f3} @dt=0x56456bfeb7c0@(nw1)  input_A INPUT PORT
    1:2: VAR 0x56456bfebdc0 <e14492#> {f4} @dt=0x56456bfebce0@(nw1)  input_B INPUT PORT
    1:2: VAR 0x56456bfec320 <e14495#> {f6} @dt=0x56456bfec240@(nw1)  output_C OUTPUT PORT
    1:2: ASSIGNW 0x56456bfeca00 <e14497#> {f8} @dt=0x56456bfec240@(nw1)
    1:2:1: LOGAND 0x56456bfec940 <e4305> {f8} @dt=0x56456bfa8850@(G/nw1)
    1:2:1:1: VARREF 0x56456c0db950 <e14498#> {f8} @dt=0x56456bfeb7c0@(nw1)  input_A [RV] <- VAR 0x56456bfeb8a0 <e14489#> {f3} @dt=0x56456bfeb7c0@(nw1)  input_A INPUT PORT
    1:2:1:2: VARREF 0x56456c0dba70 <e14499#> {f8} @dt=0x56456bfebce0@(nw1)  input_B [RV] <- VAR 0x56456bfebdc0 <e14492#> {f4} @dt=0x56456bfebce0@(nw1)  input_B INPUT PORT
    1:2:2: VARREF 0x56456c0dbb90 <e14496#> {f8} @dt=0x56456bfec240@(nw1)  output_C [LV] => VAR 0x56456bfec320 <e14495#> {f6} @dt=0x56456bfec240@(nw1)  output_C OUTPUT PORT
    1: MODULE 0x56456bff2460 <e8696> {g1}  Control_Unit  L3
    1:2: VAR 0x56456bff46d0 <e14046#> {g3} @dt=0x56456bff4250@(nw32)  instruction INPUT PORT
    1:2: VAR 0x56456bff4c30 <e14054#> {g5} @dt=0x56456bff4b50@(nw1)  register_write OUTPUT PORT
    1:2: VAR 0x56456bff5150 <e14057#> {g6} @dt=0x56456bff5070@(nw1)  memory_to_register OUTPUT PORT
    1:2: VAR 0x56456bff5670 <e14060#> {g7} @dt=0x56456bff5590@(nw1)  memory_write OUTPUT PORT
    1:2: VAR 0x56456bff5b90 <e14063#> {g8} @dt=0x56456bff5ab0@(nw1)  ALU_src_B OUTPUT PORT
    1:2: VAR 0x56456bff60f0 <e14066#> {g9} @dt=0x56456bff6010@(nw1)  register_destination OUTPUT PORT
    1:2: VAR 0x56456bff6650 <e14069#> {g10} @dt=0x56456bff6570@(nw1)  branch OUTPUT PORT
    1:2: VAR 0x56456bff6bb0 <e14072#> {g11} @dt=0x56456bff6ad0@(nw1)  hi_lo_register_write OUTPUT PORT
    1:2: VAR 0x56456bff7e50 <e14075#> {g12} @dt=0x56456bff7950@(nw6)  ALU_function OUTPUT PORT
    1:2: VAR 0x56456bff8ff0 <e14083#> {g16} @dt=0x56456bff8af0@(nw6)  op VAR
    1:2: VAR 0x56456bffa110 <e14091#> {g17} @dt=0x56456bff9c10@(nw5)  rt VAR
    1:2: VAR 0x56456bffb230 <e14099#> {g18} @dt=0x56456bffad30@(nw6)  funct VAR
    1:2: ALWAYS 0x56456c009b70 <e4897> {g20} [always_comb]
    1:2:2: BEGIN 0x56456bffb470 <e4500> {g20} [UNNAMED]
    1:2:2:1: ASSIGN 0x56456bffc180 <e14106#> {g21} @dt=0x56456bff8af0@(nw6)
    1:2:2:1:1: SEL 0x56456c116c50 <e14127#> {g21} @dt=0x56456bfc9f20@(G/w6) decl[31:0]]
    1:2:2:1:1:1: VARREF 0x56456c0d90d0 <e14118#> {g21} @dt=0x56456bff4250@(nw32)  instruction [RV] <- VAR 0x56456bff46d0 <e14046#> {g3} @dt=0x56456bff4250@(nw32)  instruction INPUT PORT
    1:2:2:1:1:2: CONST 0x56456c116ee0 <e14145#> {g21} @dt=0x56456c116e00@(G/sw5)  5'h1a
    1:2:2:1:1:3: CONST 0x56456c116a00 <e14120#> {g21} @dt=0x56456c116b70@(G/wu32/3)  ?32?h6
    1:2:2:1:2: VARREF 0x56456c0d91f0 <e14105#> {g21} @dt=0x56456bff8af0@(nw6)  op [LV] => VAR 0x56456bff8ff0 <e14083#> {g16} @dt=0x56456bff8af0@(nw6)  op VAR
    1:2:2:1: ASSIGN 0x56456bffce00 <e14151#> {g22} @dt=0x56456bff9c10@(nw5)
    1:2:2:1:1: SEL 0x56456c117460 <e14173#> {g22} @dt=0x56456c088c20@(G/w5) decl[31:0]]
    1:2:2:1:1:1: VARREF 0x56456c0d9310 <e14164#> {g22} @dt=0x56456bff4250@(nw32)  instruction [RV] <- VAR 0x56456bff46d0 <e14046#> {g3} @dt=0x56456bff4250@(nw32)  instruction INPUT PORT
    1:2:2:1:1:2: CONST 0x56456c1176f0 <e14192#> {g22} @dt=0x56456c116e00@(G/sw5)  5'h10
    1:2:2:1:1:3: CONST 0x56456c117210 <e14166#> {g22} @dt=0x56456c116b70@(G/wu32/3)  ?32?h5
    1:2:2:1:2: VARREF 0x56456c0d9430 <e14150#> {g22} @dt=0x56456bff9c10@(nw5)  rt [LV] => VAR 0x56456bffa110 <e14091#> {g17} @dt=0x56456bff9c10@(nw5)  rt VAR
    1:2:2:1: ASSIGN 0x56456bffda80 <e14198#> {g23} @dt=0x56456bffad30@(nw6)
    1:2:2:1:1: SEL 0x56456c117c70 <e14220#> {g23} @dt=0x56456bfc9f20@(G/w6) decl[31:0]]
    1:2:2:1:1:1: VARREF 0x56456c0d9550 <e14211#> {g23} @dt=0x56456bff4250@(nw32)  instruction [RV] <- VAR 0x56456bff46d0 <e14046#> {g3} @dt=0x56456bff4250@(nw32)  instruction INPUT PORT
    1:2:2:1:1:2: CONST 0x56456c117f00 <e14239#> {g23} @dt=0x56456c116e00@(G/sw5)  5'h0
    1:2:2:1:1:3: CONST 0x56456c117a20 <e14213#> {g23} @dt=0x56456c116b70@(G/wu32/3)  ?32?h6
    1:2:2:1:2: VARREF 0x56456c0d9670 <e14197#> {g23} @dt=0x56456bffad30@(nw6)  funct [LV] => VAR 0x56456bffb230 <e14099#> {g18} @dt=0x56456bffad30@(nw6)  funct VAR
    1:2:2:1: CASE 0x56456bffdd20 <e4895> {g24}
    1:2:2:1:1: VARREF 0x56456c0d9790 <e14244#> {g24} @dt=0x56456bff8af0@(nw6)  op [RV] <- VAR 0x56456bff8ff0 <e14083#> {g16} @dt=0x56456bff8af0@(nw6)  op VAR
    1:2:2:1:2: CASEITEM 0x56456c002c60 <e4708> {g25}
    1:2:2:1:2:1: CONST 0x56456bffdf20 <e4574> {g25} @dt=0x56456bfc9f20@(G/w6)  6'h0
    1:2:2:1:2:2: BEGIN 0x56456bffe270 <e4575> {g25} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x56456bffe970 <e14246#> {g26} @dt=0x56456bff4b50@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x56456c118310 <e14259#> {g26} @dt=0x56456bff4b50@(nw1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x56456c0d98b0 <e14245#> {g26} @dt=0x56456bff4b50@(nw1)  register_write [LV] => VAR 0x56456bff4c30 <e14054#> {g5} @dt=0x56456bff4b50@(nw1)  register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56456bffefd0 <e14261#> {g27} @dt=0x56456bff5070@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x56456c118640 <e14274#> {g27} @dt=0x56456bff5070@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x56456c0d99d0 <e14260#> {g27} @dt=0x56456bff5070@(nw1)  memory_to_register [LV] => VAR 0x56456bff5150 <e14057#> {g6} @dt=0x56456bff5070@(nw1)  memory_to_register OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56456bfff5f0 <e14276#> {g28} @dt=0x56456bff5590@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x56456c118970 <e14289#> {g28} @dt=0x56456bff5590@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x56456c0d9af0 <e14275#> {g28} @dt=0x56456bff5590@(nw1)  memory_write [LV] => VAR 0x56456bff5670 <e14060#> {g7} @dt=0x56456bff5590@(nw1)  memory_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56456bfffc10 <e14291#> {g29} @dt=0x56456bff5ab0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x56456c118ca0 <e14304#> {g29} @dt=0x56456bff5ab0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x56456c0d9c10 <e14290#> {g29} @dt=0x56456bff5ab0@(nw1)  ALU_src_B [LV] => VAR 0x56456bff5b90 <e14063#> {g8} @dt=0x56456bff5ab0@(nw1)  ALU_src_B OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56456c000270 <e14306#> {g30} @dt=0x56456bff6010@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x56456c118fd0 <e14319#> {g30} @dt=0x56456bff6010@(nw1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x56456c0d9d30 <e14305#> {g30} @dt=0x56456bff6010@(nw1)  register_destination [LV] => VAR 0x56456bff60f0 <e14066#> {g9} @dt=0x56456bff6010@(nw1)  register_destination OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56456c000890 <e14321#> {g31} @dt=0x56456bff6570@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x56456c119300 <e14334#> {g31} @dt=0x56456bff6570@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x56456c0d9e50 <e14320#> {g31} @dt=0x56456bff6570@(nw1)  branch [LV] => VAR 0x56456bff6650 <e14069#> {g10} @dt=0x56456bff6570@(nw1)  branch OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56456c002630 <e14336#> {g32} @dt=0x56456bff6ad0@(nw1)
    1:2:2:1:2:2:1:1: LOGOR 0x56456c002530 <e4699> {g32} @dt=0x56456bfa8850@(G/nw1)
    1:2:2:1:2:2:1:1:1: LOGOR 0x56456c001e50 <e4695> {g32} @dt=0x56456bfa8850@(G/nw1)
    1:2:2:1:2:2:1:1:1:1: LOGOR 0x56456c001770 <e4680> {g32} @dt=0x56456bfa8850@(G/nw1)
    1:2:2:1:2:2:1:1:1:1:1: EQ 0x56456c001090 <e4665> {g32} @dt=0x56456bfa8850@(G/nw1)
    1:2:2:1:2:2:1:1:1:1:1:1: VARREF 0x56456c0d9f70 <e14337#> {g32} @dt=0x56456bffad30@(nw6)  funct [RV] <- VAR 0x56456bffb230 <e14099#> {g18} @dt=0x56456bffad30@(nw6)  funct VAR
    1:2:2:1:2:2:1:1:1:1:1:2: CONST 0x56456c000dc0 <e4651> {g32} @dt=0x56456bfc9f20@(G/w6)  6'h18
    1:2:2:1:2:2:1:1:1:1:2: EQ 0x56456c0016b0 <e4666> {g32} @dt=0x56456bfa8850@(G/nw1)
    1:2:2:1:2:2:1:1:1:1:2:1: VARREF 0x56456c0da090 <e14342#> {g32} @dt=0x56456bffad30@(nw6)  funct [RV] <- VAR 0x56456bffb230 <e14099#> {g18} @dt=0x56456bffad30@(nw6)  funct VAR
    1:2:2:1:2:2:1:1:1:1:2:2: CONST 0x56456c0013e0 <e4662> {g32} @dt=0x56456bfc9f20@(G/w6)  6'h19
    1:2:2:1:2:2:1:1:1:2: EQ 0x56456c001d90 <e4681> {g32} @dt=0x56456bfa8850@(G/nw1)
    1:2:2:1:2:2:1:1:1:2:1: VARREF 0x56456c0da1b0 <e14347#> {g32} @dt=0x56456bffad30@(nw6)  funct [RV] <- VAR 0x56456bffb230 <e14099#> {g18} @dt=0x56456bffad30@(nw6)  funct VAR
    1:2:2:1:2:2:1:1:1:2:2: CONST 0x56456c001ac0 <e4677> {g32} @dt=0x56456bfc9f20@(G/w6)  6'h1a
    1:2:2:1:2:2:1:1:2: EQ 0x56456c002470 <e4696> {g32} @dt=0x56456bfa8850@(G/nw1)
    1:2:2:1:2:2:1:1:2:1: VARREF 0x56456c0da2d0 <e14352#> {g32} @dt=0x56456bffad30@(nw6)  funct [RV] <- VAR 0x56456bffb230 <e14099#> {g18} @dt=0x56456bffad30@(nw6)  funct VAR
    1:2:2:1:2:2:1:1:2:2: CONST 0x56456c0021a0 <e4692> {g32} @dt=0x56456bfc9f20@(G/w6)  6'h1b
    1:2:2:1:2:2:1:2: VARREF 0x56456c0da3f0 <e14335#> {g32} @dt=0x56456bff6ad0@(nw1)  hi_lo_register_write [LV] => VAR 0x56456bff6bb0 <e14072#> {g11} @dt=0x56456bff6ad0@(nw1)  hi_lo_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56456c0029b0 <e14358#> {g33} @dt=0x56456bff7950@(nw6)
    1:2:2:1:2:2:1:1: VARREF 0x56456c0da510 <e14359#> {g33} @dt=0x56456bffad30@(nw6)  funct [RV] <- VAR 0x56456bffb230 <e14099#> {g18} @dt=0x56456bffad30@(nw6)  funct VAR
    1:2:2:1:2:2:1:2: VARREF 0x56456c0da630 <e14357#> {g33} @dt=0x56456bff7950@(nw6)  ALU_function [LV] => VAR 0x56456bff7e50 <e14075#> {g12} @dt=0x56456bff7950@(nw6)  ALU_function OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x56456c0064d0 <e4804> {g55}
    1:2:2:1:2:1: CONST 0x56456c002d20 <e4714> {g55} @dt=0x56456bfc9f20@(G/w6)  6'hf
    1:2:2:1:2:2: BEGIN 0x56456c003070 <e4715> {g55} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x56456c003770 <e14361#> {g56} @dt=0x56456bff4b50@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x56456c1199b0 <e14374#> {g56} @dt=0x56456bff4b50@(nw1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x56456c0da750 <e14360#> {g56} @dt=0x56456bff4b50@(nw1)  register_write [LV] => VAR 0x56456bff4c30 <e14054#> {g5} @dt=0x56456bff4b50@(nw1)  register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56456c003dd0 <e14376#> {g57} @dt=0x56456bff5070@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x56456c119ce0 <e14389#> {g57} @dt=0x56456bff5070@(nw1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x56456c0da870 <e14375#> {g57} @dt=0x56456bff5070@(nw1)  memory_to_register [LV] => VAR 0x56456bff5150 <e14057#> {g6} @dt=0x56456bff5070@(nw1)  memory_to_register OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56456c0043f0 <e14391#> {g58} @dt=0x56456bff5590@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x56456c11a010 <e14404#> {g58} @dt=0x56456bff5590@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x56456c0da990 <e14390#> {g58} @dt=0x56456bff5590@(nw1)  memory_write [LV] => VAR 0x56456bff5670 <e14060#> {g7} @dt=0x56456bff5590@(nw1)  memory_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56456c004a10 <e14406#> {g59} @dt=0x56456bff5ab0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x56456c11a340 <e14419#> {g59} @dt=0x56456bff5ab0@(nw1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x56456c0daab0 <e14405#> {g59} @dt=0x56456bff5ab0@(nw1)  ALU_src_B [LV] => VAR 0x56456bff5b90 <e14063#> {g8} @dt=0x56456bff5ab0@(nw1)  ALU_src_B OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56456c005070 <e14421#> {g60} @dt=0x56456bff6010@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x56456c11a670 <e14434#> {g60} @dt=0x56456bff6010@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x56456c0dabd0 <e14420#> {g60} @dt=0x56456bff6010@(nw1)  register_destination [LV] => VAR 0x56456bff60f0 <e14066#> {g9} @dt=0x56456bff6010@(nw1)  register_destination OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56456c005690 <e14436#> {g61} @dt=0x56456bff6570@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x56456c11a9a0 <e14449#> {g61} @dt=0x56456bff6570@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x56456c0dacf0 <e14435#> {g61} @dt=0x56456bff6570@(nw1)  branch [LV] => VAR 0x56456bff6650 <e14069#> {g10} @dt=0x56456bff6570@(nw1)  branch OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56456c005cf0 <e14451#> {g62} @dt=0x56456bff6ad0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x56456c11acd0 <e14464#> {g62} @dt=0x56456bff6ad0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x56456c0dae10 <e14450#> {g62} @dt=0x56456bff6ad0@(nw1)  hi_lo_register_write [LV] => VAR 0x56456bff6bb0 <e14072#> {g11} @dt=0x56456bff6ad0@(nw1)  hi_lo_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56456c006310 <e14466#> {g63} @dt=0x56456bff7950@(nw6)
    1:2:2:1:2:2:1:1: CONST 0x56456c006040 <e4800> {g63} @dt=0x56456bfc9f20@(G/w6)  6'h3f
    1:2:2:1:2:2:1:2: VARREF 0x56456c0daf30 <e14465#> {g63} @dt=0x56456bff7950@(nw6)  ALU_function [LV] => VAR 0x56456bff7e50 <e14075#> {g12} @dt=0x56456bff7950@(nw6)  ALU_function OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x56456c009a30 <e4894> {g77}
    1:2:2:1:2:2: BEGIN 0x56456c006650 <e4805> {g77} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x56456c006d50 <e14468#> {g78} @dt=0x56456bff4b50@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x56456c006a80 <e4814> {g78} @dt=0x56456bf787d0@(G/w1)  1'bx
    1:2:2:1:2:2:1:2: VARREF 0x56456c0db050 <e14467#> {g78} @dt=0x56456bff4b50@(nw1)  register_write [LV] => VAR 0x56456bff4c30 <e14054#> {g5} @dt=0x56456bff4b50@(nw1)  register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56456c0073b0 <e14470#> {g79} @dt=0x56456bff5070@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x56456c0070e0 <e4824> {g79} @dt=0x56456bf787d0@(G/w1)  1'bx
    1:2:2:1:2:2:1:2: VARREF 0x56456c0db170 <e14469#> {g79} @dt=0x56456bff5070@(nw1)  memory_to_register [LV] => VAR 0x56456bff5150 <e14057#> {g6} @dt=0x56456bff5070@(nw1)  memory_to_register OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56456c0079d0 <e14472#> {g80} @dt=0x56456bff5590@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x56456c007700 <e4835> {g80} @dt=0x56456bf787d0@(G/w1)  1'bx
    1:2:2:1:2:2:1:2: VARREF 0x56456c0db290 <e14471#> {g80} @dt=0x56456bff5590@(nw1)  memory_write [LV] => VAR 0x56456bff5670 <e14060#> {g7} @dt=0x56456bff5590@(nw1)  memory_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56456c007ff0 <e14474#> {g81} @dt=0x56456bff5ab0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x56456c007d20 <e4846> {g81} @dt=0x56456bf787d0@(G/w1)  1'bx
    1:2:2:1:2:2:1:2: VARREF 0x56456c0db3b0 <e14473#> {g81} @dt=0x56456bff5ab0@(nw1)  ALU_src_B [LV] => VAR 0x56456bff5b90 <e14063#> {g8} @dt=0x56456bff5ab0@(nw1)  ALU_src_B OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56456c008650 <e14476#> {g82} @dt=0x56456bff6010@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x56456c008380 <e4857> {g82} @dt=0x56456bf787d0@(G/w1)  1'bx
    1:2:2:1:2:2:1:2: VARREF 0x56456c0db4d0 <e14475#> {g82} @dt=0x56456bff6010@(nw1)  register_destination [LV] => VAR 0x56456bff60f0 <e14066#> {g9} @dt=0x56456bff6010@(nw1)  register_destination OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56456c008c70 <e14478#> {g83} @dt=0x56456bff6570@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x56456c0089a0 <e4868> {g83} @dt=0x56456bf787d0@(G/w1)  1'bx
    1:2:2:1:2:2:1:2: VARREF 0x56456c0db5f0 <e14477#> {g83} @dt=0x56456bff6570@(nw1)  branch [LV] => VAR 0x56456bff6650 <e14069#> {g10} @dt=0x56456bff6570@(nw1)  branch OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56456c0092d0 <e14480#> {g84} @dt=0x56456bff6ad0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x56456c009000 <e4879> {g84} @dt=0x56456bf787d0@(G/w1)  1'bx
    1:2:2:1:2:2:1:2: VARREF 0x56456c0db710 <e14479#> {g84} @dt=0x56456bff6ad0@(nw1)  hi_lo_register_write [LV] => VAR 0x56456bff6bb0 <e14072#> {g11} @dt=0x56456bff6ad0@(nw1)  hi_lo_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56456c0098f0 <e14482#> {g85} @dt=0x56456bff7950@(nw6)
    1:2:2:1:2:2:1:1: CONST 0x56456c009620 <e4890> {g85} @dt=0x56456bfc9f20@(G/w6)  6'bxxxxxx
    1:2:2:1:2:2:1:2: VARREF 0x56456c0db830 <e14481#> {g85} @dt=0x56456bff7950@(nw6)  ALU_function [LV] => VAR 0x56456bff7e50 <e14075#> {g12} @dt=0x56456bff7950@(nw6)  ALU_function OUTPUT PORT
    1: MODULE 0x56456c00a670 <e8697> {h1}  Equal_Comparator  L3
    1:2: VAR 0x56456c00b860 <e14019#> {h3} @dt=0x56456c00b360@(nw32)  a INPUT PORT
    1:2: VAR 0x56456c00caa0 <e14027#> {h4} @dt=0x56456c00c5a0@(nw32)  b INPUT PORT
    1:2: VAR 0x56456c00d000 <e14035#> {h6} @dt=0x56456c00cf20@(nw1)  c OUTPUT PORT
    1:2: ASSIGNW 0x56456c00d760 <e14037#> {h8} @dt=0x56456c00cf20@(nw1)
    1:2:1: EQ 0x56456c00d660 <e4978> {h8} @dt=0x56456bfa8850@(G/nw1)
    1:2:1:1: VARREF 0x56456c0d8d70 <e14038#> {h8} @dt=0x56456c00b360@(nw32)  a [RV] <- VAR 0x56456c00b860 <e14019#> {h3} @dt=0x56456c00b360@(nw32)  a INPUT PORT
    1:2:1:2: VARREF 0x56456c0d8e90 <e14039#> {h8} @dt=0x56456c00c5a0@(nw32)  b [RV] <- VAR 0x56456c00caa0 <e14027#> {h4} @dt=0x56456c00c5a0@(nw32)  b INPUT PORT
    1:2:2: VARREF 0x56456c0d8fb0 <e14036#> {h8} @dt=0x56456c00cf20@(nw1)  c [LV] => VAR 0x56456c00d000 <e14035#> {h6} @dt=0x56456c00cf20@(nw1)  c OUTPUT PORT
    1: MODULE 0x56456c0136b0 <e8698> {i1}  Hazard_Unit  L3
    1:2: VAR 0x56456c013b20 <e13727#> {i2} @dt=0x56456c013a40@(nw1)  branch_decode INPUT PORT
    1:2: VAR 0x56456c014a20 <e13730#> {i3} @dt=0x56456c014540@(nw5)  Rs_decode INPUT PORT
    1:2: VAR 0x56456c015be0 <e13738#> {i4} @dt=0x56456c015700@(nw5)  Rt_decode INPUT PORT
    1:2: VAR 0x56456c016e20 <e13746#> {i5} @dt=0x56456c016940@(nw5)  Rs_execute INPUT PORT
    1:2: VAR 0x56456c018060 <e13754#> {i6} @dt=0x56456c017b80@(nw5)  Rt_execute INPUT PORT
    1:2: VAR 0x56456c019300 <e13762#> {i7} @dt=0x56456c018e00@(nw5)  write_register_execute INPUT PORT
    1:2: VAR 0x56456c019860 <e13770#> {i8} @dt=0x56456c019780@(nw1)  memory_to_register_execute INPUT PORT
    1:2: VAR 0x56456c019dc0 <e13773#> {i9} @dt=0x56456c019ce0@(nw1)  register_write_execute INPUT PORT
    1:2: VAR 0x56456c01b080 <e13776#> {i10} @dt=0x56456c01ab80@(nw5)  write_register_memory INPUT PORT
    1:2: VAR 0x56456c01b5e0 <e13784#> {i11} @dt=0x56456c01b500@(nw1)  memory_to_register_memory INPUT PORT
    1:2: VAR 0x56456c01bb40 <e13787#> {i12} @dt=0x56456c01ba60@(nw1)  register_write_memory INPUT PORT
    1:2: VAR 0x56456c01cda0 <e13790#> {i13} @dt=0x56456c01c8c0@(nw5)  write_register_writeback INPUT PORT
    1:2: VAR 0x56456c01d3a0 <e13798#> {i14} @dt=0x56456c01d2c0@(nw1)  register_write_writeback INPUT PORT
    1:2: VAR 0x56456c01d930 <e13801#> {i16} @dt=0x56456c01d850@(nw1)  stall_fetch OUTPUT PORT
    1:2: VAR 0x56456c01de80 <e13804#> {i17} @dt=0x56456c01dda0@(nw1)  stall_decode OUTPUT PORT
    1:2: VAR 0x56456c01e460 <e13807#> {i18} @dt=0x56456c01e380@(nw1)  forward_register_file_output_1_decode OUTPUT PORT
    1:2: VAR 0x56456c01ea70 <e13810#> {i19} @dt=0x56456c01e990@(nw1)  forward_register_file_output_2_decode OUTPUT PORT
    1:2: VAR 0x56456c01f060 <e13813#> {i20} @dt=0x56456c01ef80@(nw1)  flush_execute_register OUTPUT PORT
    1:2: VAR 0x56456c020350 <e13816#> {i21} @dt=0x56456c01fe70@(nw2)  forward_register_file_output_1_execute OUTPUT PORT
    1:2: VAR 0x56456c021680 <e13824#> {i22} @dt=0x56456c0211a0@(nw2)  forward_register_file_output_2_execute OUTPUT PORT
    1:2: VAR 0x56456c021b80 <e13832#> {i25} @dt=0x56456c021aa0@(nw1)  lwstall VAR
    1:2: VAR 0x56456c021fb0 <e13835#> {i26} @dt=0x56456c021ed0@(nw1)  branchstall VAR
    1:2: ALWAYS 0x56456c0303a0 <e5706> {i28} [always_comb]
    1:2:2: BEGIN 0x56456c022260 <e5344> {i28} [UNNAMED]
    1:2:2:1: IF 0x56456c025ed0 <e5431> {i30}
    1:2:2:1:1: LOGAND 0x56456c023230 <e5432> {i30} @dt=0x56456bfa8850@(G/nw1)
    1:2:2:1:1:1: LOGAND 0x56456c022fa0 <e5368> {i30} @dt=0x56456bfa8850@(G/nw1)
    1:2:2:1:1:1:1: NEQ 0x56456c0229d0 <e5363> {i30} @dt=0x56456bfa8850@(G/nw1)
    1:2:2:1:1:1:1:1: EXTEND 0x56456c115840 <e13870#> {i30} @dt=0x56456c1105c0@(G/wu32/5)
    1:2:2:1:1:1:1:1:1: VARREF 0x56456c0d49f0 <e13868#> {i30} @dt=0x56456c016940@(nw5)  Rs_execute [RV] <- VAR 0x56456c016e20 <e13746#> {i5} @dt=0x56456c016940@(nw5)  Rs_execute INPUT PORT
    1:2:2:1:1:1:1:2: CONST 0x56456c0226e0 <e5354> {i30} @dt=0x56456bf2ad40@(G/swu32/1)  ?32?sh0
    1:2:2:1:1:1:2: EQ 0x56456c022ea0 <e5364> {i30} @dt=0x56456bfa8850@(G/nw1)
    1:2:2:1:1:1:2:1: VARREF 0x56456c0d4b10 <e13871#> {i30} @dt=0x56456c016940@(nw5)  Rs_execute [RV] <- VAR 0x56456c016e20 <e13746#> {i5} @dt=0x56456c016940@(nw5)  Rs_execute INPUT PORT
    1:2:2:1:1:1:2:2: VARREF 0x56456c0d4c30 <e13872#> {i30} @dt=0x56456c01ab80@(nw5)  write_register_memory [RV] <- VAR 0x56456c01b080 <e13776#> {i10} @dt=0x56456c01ab80@(nw5)  write_register_memory INPUT PORT
    1:2:2:1:1:2: VARREF 0x56456c0d4d50 <e13877#> {i30} @dt=0x56456c01ba60@(nw1)  register_write_memory [RV] <- VAR 0x56456c01bb40 <e13787#> {i12} @dt=0x56456c01ba60@(nw1)  register_write_memory INPUT PORT
    1:2:2:1:2: BEGIN 0x56456c023400 <e5371> {i30} [UNNAMED]
    1:2:2:1:2:1: ASSIGN 0x56456c023ab0 <e13837#> {i31} @dt=0x56456c01fe70@(nw2)
    1:2:2:1:2:1:1: CONST 0x56456c0237c0 <e5379> {i31} @dt=0x56456c023970@(G/w2)  2'h2
    1:2:2:1:2:1:2: VARREF 0x56456c0d4e70 <e13836#> {i31} @dt=0x56456c01fe70@(nw2)  forward_register_file_output_1_execute [LV] => VAR 0x56456c020350 <e13816#> {i21} @dt=0x56456c01fe70@(nw2)  forward_register_file_output_1_execute OUTPUT PORT
    1:2:2:1:3: IF 0x56456c025e00 <e5429> {i32}
    1:2:2:1:3:1: LOGAND 0x56456c024ae0 <e5430> {i32} @dt=0x56456bfa8850@(G/nw1)
    1:2:2:1:3:1:1: LOGAND 0x56456c024830 <e5404> {i32} @dt=0x56456bfa8850@(G/nw1)
    1:2:2:1:3:1:1:1: NEQ 0x56456c024210 <e5399> {i32} @dt=0x56456bfa8850@(G/nw1)
    1:2:2:1:3:1:1:1:1: EXTEND 0x56456c1155c0 <e13852#> {i32} @dt=0x56456c1105c0@(G/wu32/5)
    1:2:2:1:3:1:1:1:1:1: VARREF 0x56456c0d4f90 <e13850#> {i32} @dt=0x56456c016940@(nw5)  Rs_execute [RV] <- VAR 0x56456c016e20 <e13746#> {i5} @dt=0x56456c016940@(nw5)  Rs_execute INPUT PORT
    1:2:2:1:3:1:1:1:2: CONST 0x56456c023f20 <e5390> {i32} @dt=0x56456bf2ad40@(G/swu32/1)  ?32?sh0
    1:2:2:1:3:1:1:2: EQ 0x56456c024730 <e5400> {i32} @dt=0x56456bfa8850@(G/nw1)
    1:2:2:1:3:1:1:2:1: VARREF 0x56456c0d50b0 <e13853#> {i32} @dt=0x56456c016940@(nw5)  Rs_execute [RV] <- VAR 0x56456c016e20 <e13746#> {i5} @dt=0x56456c016940@(nw5)  Rs_execute INPUT PORT
    1:2:2:1:3:1:1:2:2: VARREF 0x56456c0d51d0 <e13854#> {i32} @dt=0x56456c01c8c0@(nw5)  write_register_writeback [RV] <- VAR 0x56456c01cda0 <e13790#> {i13} @dt=0x56456c01c8c0@(nw5)  write_register_writeback INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x56456c0d52f0 <e13859#> {i32} @dt=0x56456c01d2c0@(nw1)  register_write_writeback [RV] <- VAR 0x56456c01d3a0 <e13798#> {i14} @dt=0x56456c01d2c0@(nw1)  register_write_writeback INPUT PORT
    1:2:2:1:3:2: BEGIN 0x56456c024c80 <e5407> {i32} [UNNAMED]
    1:2:2:1:3:2:1: ASSIGN 0x56456c025330 <e13839#> {i33} @dt=0x56456c01fe70@(nw2)
    1:2:2:1:3:2:1:1: CONST 0x56456c025040 <e5416> {i33} @dt=0x56456c023970@(G/w2)  2'h1
    1:2:2:1:3:2:1:2: VARREF 0x56456c0d5410 <e13838#> {i33} @dt=0x56456c01fe70@(nw2)  forward_register_file_output_1_execute [LV] => VAR 0x56456c020350 <e13816#> {i21} @dt=0x56456c01fe70@(nw2)  forward_register_file_output_1_execute OUTPUT PORT
    1:2:2:1:3:3: BEGIN 0x56456c0255d0 <e5418> {i34} [UNNAMED]
    1:2:2:1:3:3:1: ASSIGN 0x56456c025c80 <e13841#> {i35} @dt=0x56456c01fe70@(nw2)
    1:2:2:1:3:3:1:1: CONST 0x56456c025990 <e5427> {i35} @dt=0x56456c023970@(G/w2)  2'h0
    1:2:2:1:3:3:1:2: VARREF 0x56456c0d5530 <e13840#> {i35} @dt=0x56456c01fe70@(nw2)  forward_register_file_output_1_execute [LV] => VAR 0x56456c020350 <e13816#> {i21} @dt=0x56456c01fe70@(nw2)  forward_register_file_output_1_execute OUTPUT PORT
    1:2:2:1: IF 0x56456c029b20 <e5522> {i38}
    1:2:2:1:1: LOGAND 0x56456c026de0 <e5521> {i38} @dt=0x56456bfa8850@(G/nw1)
    1:2:2:1:1:1: LOGAND 0x56456c026b50 <e5456> {i38} @dt=0x56456bfa8850@(G/nw1)
    1:2:2:1:1:1:1: NEQ 0x56456c026580 <e5451> {i38} @dt=0x56456bfa8850@(G/nw1)
    1:2:2:1:1:1:1:1: EXTEND 0x56456c115d40 <e13912#> {i38} @dt=0x56456c1105c0@(G/wu32/5)
    1:2:2:1:1:1:1:1:1: VARREF 0x56456c0d5650 <e13910#> {i38} @dt=0x56456c017b80@(nw5)  Rt_execute [RV] <- VAR 0x56456c018060 <e13754#> {i6} @dt=0x56456c017b80@(nw5)  Rt_execute INPUT PORT
    1:2:2:1:1:1:1:2: CONST 0x56456c026290 <e5442> {i38} @dt=0x56456bf2ad40@(G/swu32/1)  ?32?sh0
    1:2:2:1:1:1:2: EQ 0x56456c026a50 <e5452> {i38} @dt=0x56456bfa8850@(G/nw1)
    1:2:2:1:1:1:2:1: VARREF 0x56456c0d5770 <e13913#> {i38} @dt=0x56456c017b80@(nw5)  Rt_execute [RV] <- VAR 0x56456c018060 <e13754#> {i6} @dt=0x56456c017b80@(nw5)  Rt_execute INPUT PORT
    1:2:2:1:1:1:2:2: VARREF 0x56456c0d5890 <e13914#> {i38} @dt=0x56456c01ab80@(nw5)  write_register_memory [RV] <- VAR 0x56456c01b080 <e13776#> {i10} @dt=0x56456c01ab80@(nw5)  write_register_memory INPUT PORT
    1:2:2:1:1:2: VARREF 0x56456c0d59b0 <e13919#> {i38} @dt=0x56456c01ba60@(nw1)  register_write_memory [RV] <- VAR 0x56456c01bb40 <e13787#> {i12} @dt=0x56456c01ba60@(nw1)  register_write_memory INPUT PORT
    1:2:2:1:2: BEGIN 0x56456c027000 <e5459> {i38} [UNNAMED]
    1:2:2:1:2:1: ASSIGN 0x56456c0276b0 <e13879#> {i39} @dt=0x56456c0211a0@(nw2)
    1:2:2:1:2:1:1: CONST 0x56456c0273c0 <e5468> {i39} @dt=0x56456c023970@(G/w2)  2'h2
    1:2:2:1:2:1:2: VARREF 0x56456c0d5ad0 <e13878#> {i39} @dt=0x56456c0211a0@(nw2)  forward_register_file_output_2_execute [LV] => VAR 0x56456c021680 <e13824#> {i22} @dt=0x56456c0211a0@(nw2)  forward_register_file_output_2_execute OUTPUT PORT
    1:2:2:1:3: IF 0x56456c029a50 <e5518> {i40}
    1:2:2:1:3:1: LOGAND 0x56456c0286e0 <e5519> {i40} @dt=0x56456bfa8850@(G/nw1)
    1:2:2:1:3:1:1: LOGAND 0x56456c028430 <e5493> {i40} @dt=0x56456bfa8850@(G/nw1)
    1:2:2:1:3:1:1:1: NEQ 0x56456c027e10 <e5488> {i40} @dt=0x56456bfa8850@(G/nw1)
    1:2:2:1:3:1:1:1:1: EXTEND 0x56456c115ac0 <e13894#> {i40} @dt=0x56456c1105c0@(G/wu32/5)
    1:2:2:1:3:1:1:1:1:1: VARREF 0x56456c0d5bf0 <e13892#> {i40} @dt=0x56456c017b80@(nw5)  Rt_execute [RV] <- VAR 0x56456c018060 <e13754#> {i6} @dt=0x56456c017b80@(nw5)  Rt_execute INPUT PORT
    1:2:2:1:3:1:1:1:2: CONST 0x56456c027b20 <e5479> {i40} @dt=0x56456bf2ad40@(G/swu32/1)  ?32?sh0
    1:2:2:1:3:1:1:2: EQ 0x56456c028330 <e5489> {i40} @dt=0x56456bfa8850@(G/nw1)
    1:2:2:1:3:1:1:2:1: VARREF 0x56456c0d5d10 <e13895#> {i40} @dt=0x56456c017b80@(nw5)  Rt_execute [RV] <- VAR 0x56456c018060 <e13754#> {i6} @dt=0x56456c017b80@(nw5)  Rt_execute INPUT PORT
    1:2:2:1:3:1:1:2:2: VARREF 0x56456c0d5e30 <e13896#> {i40} @dt=0x56456c01c8c0@(nw5)  write_register_writeback [RV] <- VAR 0x56456c01cda0 <e13790#> {i13} @dt=0x56456c01c8c0@(nw5)  write_register_writeback INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x56456c0d5f50 <e13901#> {i40} @dt=0x56456c01d2c0@(nw1)  register_write_writeback [RV] <- VAR 0x56456c01d3a0 <e13798#> {i14} @dt=0x56456c01d2c0@(nw1)  register_write_writeback INPUT PORT
    1:2:2:1:3:2: BEGIN 0x56456c0288d0 <e5496> {i40} [UNNAMED]
    1:2:2:1:3:2:1: ASSIGN 0x56456c028f80 <e13881#> {i41} @dt=0x56456c0211a0@(nw2)
    1:2:2:1:3:2:1:1: CONST 0x56456c028c90 <e5505> {i41} @dt=0x56456c023970@(G/w2)  2'h1
    1:2:2:1:3:2:1:2: VARREF 0x56456c0d6070 <e13880#> {i41} @dt=0x56456c0211a0@(nw2)  forward_register_file_output_2_execute [LV] => VAR 0x56456c021680 <e13824#> {i22} @dt=0x56456c0211a0@(nw2)  forward_register_file_output_2_execute OUTPUT PORT
    1:2:2:1:3:3: BEGIN 0x56456c029220 <e5507> {i42} [UNNAMED]
    1:2:2:1:3:3:1: ASSIGN 0x56456c0298d0 <e13883#> {i43} @dt=0x56456c0211a0@(nw2)
    1:2:2:1:3:3:1:1: CONST 0x56456c0295e0 <e5516> {i43} @dt=0x56456c023970@(G/w2)  2'h0
    1:2:2:1:3:3:1:2: VARREF 0x56456c0d6190 <e13882#> {i43} @dt=0x56456c0211a0@(nw2)  forward_register_file_output_2_execute [LV] => VAR 0x56456c021680 <e13824#> {i22} @dt=0x56456c0211a0@(nw2)  forward_register_file_output_2_execute OUTPUT PORT
    1:2:2:1: ASSIGN 0x56456c02aa20 <e13921#> {i48} @dt=0x56456c021aa0@(nw1)
    1:2:2:1:1: LOGAND 0x56456c02a960 <e5546> {i48} @dt=0x56456bfa8850@(G/nw1)
    1:2:2:1:1:1: LOGOR 0x56456c02a610 <e5542> {i48} @dt=0x56456bfa8850@(G/nw1)
    1:2:2:1:1:1:1: EQ 0x56456c02a0b0 <e5537> {i48} @dt=0x56456bfa8850@(G/nw1)
    1:2:2:1:1:1:1:1: VARREF 0x56456c0d62b0 <e13922#> {i48} @dt=0x56456c014540@(nw5)  Rs_decode [RV] <- VAR 0x56456c014a20 <e13730#> {i3} @dt=0x56456c014540@(nw5)  Rs_decode INPUT PORT
    1:2:2:1:1:1:1:2: VARREF 0x56456c0d63d0 <e13923#> {i48} @dt=0x56456c017b80@(nw5)  Rt_execute [RV] <- VAR 0x56456c018060 <e13754#> {i6} @dt=0x56456c017b80@(nw5)  Rt_execute INPUT PORT
    1:2:2:1:1:1:2: EQ 0x56456c02a510 <e5538> {i48} @dt=0x56456bfa8850@(G/nw1)
    1:2:2:1:1:1:2:1: VARREF 0x56456c0d64f0 <e13928#> {i48} @dt=0x56456c015700@(nw5)  Rt_decode [RV] <- VAR 0x56456c015be0 <e13738#> {i4} @dt=0x56456c015700@(nw5)  Rt_decode INPUT PORT
    1:2:2:1:1:1:2:2: VARREF 0x56456c0d6610 <e13929#> {i48} @dt=0x56456c017b80@(nw5)  Rt_execute [RV] <- VAR 0x56456c018060 <e13754#> {i6} @dt=0x56456c017b80@(nw5)  Rt_execute INPUT PORT
    1:2:2:1:1:2: VARREF 0x56456c0d6730 <e13934#> {i48} @dt=0x56456c019780@(nw1)  memory_to_register_execute [RV] <- VAR 0x56456c019860 <e13770#> {i8} @dt=0x56456c019780@(nw1)  memory_to_register_execute INPUT PORT
    1:2:2:1:2: VARREF 0x56456c0d6850 <e13920#> {i48} @dt=0x56456c021aa0@(nw1)  lwstall [LV] => VAR 0x56456c021b80 <e13832#> {i25} @dt=0x56456c021aa0@(nw1)  lwstall VAR
    1:2:2:1: ASSIGN 0x56456c02bc30 <e13936#> {i53} @dt=0x56456c01e380@(nw1)
    1:2:2:1:1: LOGAND 0x56456c02bb70 <e5577> {i53} @dt=0x56456bfa8850@(G/nw1)
    1:2:2:1:1:1: LOGAND 0x56456c02b8e0 <e5573> {i53} @dt=0x56456bfa8850@(G/nw1)
    1:2:2:1:1:1:1: NEQ 0x56456c02b310 <e5568> {i53} @dt=0x56456bfa8850@(G/nw1)
    1:2:2:1:1:1:1:1: EXTEND 0x56456c116180 <e13947#> {i53} @dt=0x56456c1105c0@(G/wu32/5)
    1:2:2:1:1:1:1:1:1: VARREF 0x56456c0d6970 <e13945#> {i53} @dt=0x56456c014540@(nw5)  Rs_decode [RV] <- VAR 0x56456c014a20 <e13730#> {i3} @dt=0x56456c014540@(nw5)  Rs_decode INPUT PORT
    1:2:2:1:1:1:1:2: CONST 0x56456c02b020 <e5559> {i53} @dt=0x56456bf2ad40@(G/swu32/1)  ?32?sh0
    1:2:2:1:1:1:2: EQ 0x56456c02b7e0 <e5569> {i53} @dt=0x56456bfa8850@(G/nw1)
    1:2:2:1:1:1:2:1: VARREF 0x56456c0d6a90 <e13948#> {i53} @dt=0x56456c014540@(nw5)  Rs_decode [RV] <- VAR 0x56456c014a20 <e13730#> {i3} @dt=0x56456c014540@(nw5)  Rs_decode INPUT PORT
    1:2:2:1:1:1:2:2: VARREF 0x56456c0d6bb0 <e13949#> {i53} @dt=0x56456c01ab80@(nw5)  write_register_memory [RV] <- VAR 0x56456c01b080 <e13776#> {i10} @dt=0x56456c01ab80@(nw5)  write_register_memory INPUT PORT
    1:2:2:1:1:2: VARREF 0x56456c0d6cd0 <e13954#> {i53} @dt=0x56456c01ba60@(nw1)  register_write_memory [RV] <- VAR 0x56456c01bb40 <e13787#> {i12} @dt=0x56456c01ba60@(nw1)  register_write_memory INPUT PORT
    1:2:2:1:2: VARREF 0x56456c0d6df0 <e13935#> {i53} @dt=0x56456c01e380@(nw1)  forward_register_file_output_1_decode [LV] => VAR 0x56456c01e460 <e13807#> {i18} @dt=0x56456c01e380@(nw1)  forward_register_file_output_1_decode OUTPUT PORT
    1:2:2:1: ASSIGN 0x56456c02cee0 <e13956#> {i54} @dt=0x56456c01e990@(nw1)
    1:2:2:1:1: LOGAND 0x56456c02ce20 <e5608> {i54} @dt=0x56456bfa8850@(G/nw1)
    1:2:2:1:1:1: LOGAND 0x56456c02ca50 <e5604> {i54} @dt=0x56456bfa8850@(G/nw1)
    1:2:2:1:1:1:1: NEQ 0x56456c02c480 <e5599> {i54} @dt=0x56456bfa8850@(G/nw1)
    1:2:2:1:1:1:1:1: EXTEND 0x56456c116400 <e13967#> {i54} @dt=0x56456c1105c0@(G/wu32/5)
    1:2:2:1:1:1:1:1:1: VARREF 0x56456c0d6f10 <e13965#> {i54} @dt=0x56456c015700@(nw5)  Rt_decode [RV] <- VAR 0x56456c015be0 <e13738#> {i4} @dt=0x56456c015700@(nw5)  Rt_decode INPUT PORT
    1:2:2:1:1:1:1:2: CONST 0x56456c02c190 <e5590> {i54} @dt=0x56456bf2ad40@(G/swu32/1)  ?32?sh0
    1:2:2:1:1:1:2: EQ 0x56456c02c950 <e5600> {i54} @dt=0x56456bfa8850@(G/nw1)
    1:2:2:1:1:1:2:1: VARREF 0x56456c0d7030 <e13968#> {i54} @dt=0x56456c015700@(nw5)  Rt_decode [RV] <- VAR 0x56456c015be0 <e13738#> {i4} @dt=0x56456c015700@(nw5)  Rt_decode INPUT PORT
    1:2:2:1:1:1:2:2: VARREF 0x56456c0d7150 <e13969#> {i54} @dt=0x56456c01ab80@(nw5)  write_register_memory [RV] <- VAR 0x56456c01b080 <e13776#> {i10} @dt=0x56456c01ab80@(nw5)  write_register_memory INPUT PORT
    1:2:2:1:1:2: VARREF 0x56456c0d7270 <e13974#> {i54} @dt=0x56456c01ba60@(nw1)  register_write_memory [RV] <- VAR 0x56456c01bb40 <e13787#> {i12} @dt=0x56456c01ba60@(nw1)  register_write_memory INPUT PORT
    1:2:2:1:2: VARREF 0x56456c0d7390 <e13955#> {i54} @dt=0x56456c01e990@(nw1)  forward_register_file_output_2_decode [LV] => VAR 0x56456c01ea70 <e13810#> {i19} @dt=0x56456c01e990@(nw1)  forward_register_file_output_2_decode OUTPUT PORT
    1:2:2:1: ASSIGN 0x56456c02eee0 <e13976#> {i56} @dt=0x56456c021ed0@(nw1)
    1:2:2:1:1: LOGOR 0x56456c02ee20 <e5669> {i56} @dt=0x56456bfa8850@(G/nw1)
    1:2:2:1:1:1: LOGAND 0x56456c02dee0 <e5665> {i56} @dt=0x56456bfa8850@(G/nw1)
    1:2:2:1:1:1:1: LOGAND 0x56456c02d4d0 <e5635> {i56} @dt=0x56456bfa8850@(G/nw1)
    1:2:2:1:1:1:1:1: VARREF 0x56456c0d74b0 <e13977#> {i56} @dt=0x56456c013a40@(nw1)  branch_decode [RV] <- VAR 0x56456c013b20 <e13727#> {i2} @dt=0x56456c013a40@(nw1)  branch_decode INPUT PORT
    1:2:2:1:1:1:1:2: VARREF 0x56456c0d75d0 <e13978#> {i56} @dt=0x56456c019ce0@(nw1)  register_write_execute [RV] <- VAR 0x56456c019dc0 <e13773#> {i9} @dt=0x56456c019ce0@(nw1)  register_write_execute INPUT PORT
    1:2:2:1:1:1:2: LOGOR 0x56456c02dde0 <e5636> {i56} @dt=0x56456bfa8850@(G/nw1)
    1:2:2:1:1:1:2:1: EQ 0x56456c02d900 <e5631> {i56} @dt=0x56456bfa8850@(G/nw1)
    1:2:2:1:1:1:2:1:1: VARREF 0x56456c0d76f0 <e13979#> {i56} @dt=0x56456c018e00@(nw5)  write_register_execute [RV] <- VAR 0x56456c019300 <e13762#> {i7} @dt=0x56456c018e00@(nw5)  write_register_execute INPUT PORT
    1:2:2:1:1:1:2:1:2: VARREF 0x56456c0d7810 <e13980#> {i56} @dt=0x56456c014540@(nw5)  Rs_decode [RV] <- VAR 0x56456c014a20 <e13730#> {i3} @dt=0x56456c014540@(nw5)  Rs_decode INPUT PORT
    1:2:2:1:1:1:2:2: EQ 0x56456c02dd20 <e5632> {i56} @dt=0x56456bfa8850@(G/nw1)
    1:2:2:1:1:1:2:2:1: VARREF 0x56456c0d7930 <e13985#> {i56} @dt=0x56456c018e00@(nw5)  write_register_execute [RV] <- VAR 0x56456c019300 <e13762#> {i7} @dt=0x56456c018e00@(nw5)  write_register_execute INPUT PORT
    1:2:2:1:1:1:2:2:2: VARREF 0x56456c0d7a50 <e13986#> {i56} @dt=0x56456c015700@(nw5)  Rt_decode [RV] <- VAR 0x56456c015be0 <e13738#> {i4} @dt=0x56456c015700@(nw5)  Rt_decode INPUT PORT
    1:2:2:1:1:2: LOGAND 0x56456c02ed60 <e5666> {i56} @dt=0x56456bfa8850@(G/nw1)
    1:2:2:1:1:2:1: LOGAND 0x56456c02e380 <e5661> {i56} @dt=0x56456bfa8850@(G/nw1)
    1:2:2:1:1:2:1:1: VARREF 0x56456c0d7b70 <e13991#> {i56} @dt=0x56456c013a40@(nw1)  branch_decode [RV] <- VAR 0x56456c013b20 <e13727#> {i2} @dt=0x56456c013a40@(nw1)  branch_decode INPUT PORT
    1:2:2:1:1:2:1:2: VARREF 0x56456c0d7c90 <e13992#> {i56} @dt=0x56456c01b500@(nw1)  memory_to_register_memory [RV] <- VAR 0x56456c01b5e0 <e13784#> {i11} @dt=0x56456c01b500@(nw1)  memory_to_register_memory INPUT PORT
    1:2:2:1:1:2:2: LOGOR 0x56456c02ec60 <e5662> {i56} @dt=0x56456bfa8850@(G/nw1)
    1:2:2:1:1:2:2:1: EQ 0x56456c02e780 <e5657> {i56} @dt=0x56456bfa8850@(G/nw1)
    1:2:2:1:1:2:2:1:1: VARREF 0x56456c0d7db0 <e13993#> {i56} @dt=0x56456c01ab80@(nw5)  write_register_memory [RV] <- VAR 0x56456c01b080 <e13776#> {i10} @dt=0x56456c01ab80@(nw5)  write_register_memory INPUT PORT
    1:2:2:1:1:2:2:1:2: VARREF 0x56456c0d7ed0 <e13994#> {i56} @dt=0x56456c014540@(nw5)  Rs_decode [RV] <- VAR 0x56456c014a20 <e13730#> {i3} @dt=0x56456c014540@(nw5)  Rs_decode INPUT PORT
    1:2:2:1:1:2:2:2: EQ 0x56456c02eba0 <e5658> {i56} @dt=0x56456bfa8850@(G/nw1)
    1:2:2:1:1:2:2:2:1: VARREF 0x56456c0d7ff0 <e13999#> {i56} @dt=0x56456c01ab80@(nw5)  write_register_memory [RV] <- VAR 0x56456c01b080 <e13776#> {i10} @dt=0x56456c01ab80@(nw5)  write_register_memory INPUT PORT
    1:2:2:1:1:2:2:2:2: VARREF 0x56456c0d8110 <e14000#> {i56} @dt=0x56456c015700@(nw5)  Rt_decode [RV] <- VAR 0x56456c015be0 <e13738#> {i4} @dt=0x56456c015700@(nw5)  Rt_decode INPUT PORT
    1:2:2:1:2: VARREF 0x56456c0d8230 <e13975#> {i56} @dt=0x56456c021ed0@(nw1)  branchstall [LV] => VAR 0x56456c021fb0 <e13835#> {i26} @dt=0x56456c021ed0@(nw1)  branchstall VAR
    1:2:2:1: ASSIGN 0x56456c02f550 <e14006#> {i59} @dt=0x56456c01d850@(nw1)
    1:2:2:1:1: LOGOR 0x56456c02f490 <e5680> {i59} @dt=0x56456bfa8850@(G/nw1)
    1:2:2:1:1:1: VARREF 0x56456c0d8350 <e14007#> {i59} @dt=0x56456c021ed0@(nw1)  branchstall [RV] <- VAR 0x56456c021fb0 <e13835#> {i26} @dt=0x56456c021ed0@(nw1)  branchstall VAR
    1:2:2:1:1:2: VARREF 0x56456c0d8470 <e14008#> {i59} @dt=0x56456c021aa0@(nw1)  lwstall [RV] <- VAR 0x56456c021b80 <e13832#> {i25} @dt=0x56456c021aa0@(nw1)  lwstall VAR
    1:2:2:1:2: VARREF 0x56456c0d8590 <e14005#> {i59} @dt=0x56456c01d850@(nw1)  stall_fetch [LV] => VAR 0x56456c01d930 <e13801#> {i16} @dt=0x56456c01d850@(nw1)  stall_fetch OUTPUT PORT
    1:2:2:1: ASSIGN 0x56456c02fb80 <e14010#> {i60} @dt=0x56456c01dda0@(nw1)
    1:2:2:1:1: LOGOR 0x56456c02fac0 <e5691> {i60} @dt=0x56456bfa8850@(G/nw1)
    1:2:2:1:1:1: VARREF 0x56456c0d86b0 <e14011#> {i60} @dt=0x56456c021ed0@(nw1)  branchstall [RV] <- VAR 0x56456c021fb0 <e13835#> {i26} @dt=0x56456c021ed0@(nw1)  branchstall VAR
    1:2:2:1:1:2: VARREF 0x56456c0d87d0 <e14012#> {i60} @dt=0x56456c021aa0@(nw1)  lwstall [RV] <- VAR 0x56456c021b80 <e13832#> {i25} @dt=0x56456c021aa0@(nw1)  lwstall VAR
    1:2:2:1:2: VARREF 0x56456c0d88f0 <e14009#> {i60} @dt=0x56456c01dda0@(nw1)  stall_decode [LV] => VAR 0x56456c01de80 <e13804#> {i17} @dt=0x56456c01dda0@(nw1)  stall_decode OUTPUT PORT
    1:2:2:1: ASSIGN 0x56456c0301f0 <e14014#> {i61} @dt=0x56456c01ef80@(nw1)
    1:2:2:1:1: LOGOR 0x56456c030130 <e5702> {i61} @dt=0x56456bfa8850@(G/nw1)
    1:2:2:1:1:1: VARREF 0x56456c0d8a10 <e14015#> {i61} @dt=0x56456c021ed0@(nw1)  branchstall [RV] <- VAR 0x56456c021fb0 <e13835#> {i26} @dt=0x56456c021ed0@(nw1)  branchstall VAR
    1:2:2:1:1:2: VARREF 0x56456c0d8b30 <e14016#> {i61} @dt=0x56456c021aa0@(nw1)  lwstall [RV] <- VAR 0x56456c021b80 <e13832#> {i25} @dt=0x56456c021aa0@(nw1)  lwstall VAR
    1:2:2:1:2: VARREF 0x56456c0d8c50 <e14013#> {i61} @dt=0x56456c01ef80@(nw1)  flush_execute_register [LV] => VAR 0x56456c01f060 <e13813#> {i20} @dt=0x56456c01ef80@(nw1)  flush_execute_register OUTPUT PORT
    1: MODULE 0x56456c031200 <e8699> {j1}  Left_Shift  L3
    1:2: VAR 0x56456c031960 <e12094> {j3} @dt=0x56456c0316f0@(G/swu32/2)  shift_distance GPARAM
    1:2:3: CONST 0x56456c031560 <e5721> {j3} @dt=0x56456c0316f0@(G/swu32/2)  ?32?sh2
    1:2: VAR 0x56456c032bc0 <e13700#> {j6} @dt=0x56456c0326e0@(nw32)  shift_input INPUT PORT
    1:2: VAR 0x56456c033e00 <e13708#> {j7} @dt=0x56456c033920@(nw32)  shift_output OUTPUT PORT
    1:2: ASSIGNW 0x56456c034500 <e13715#> {j10} @dt=0x56456c033920@(nw32)
    1:2:1: SHIFTL 0x56456c034440 <e13724#> {j10} @dt=0x56456c033920@(nw32)
    1:2:1:1: VARREF 0x56456c0d4690 <e13716#> {j10} @dt=0x56456c0326e0@(nw32)  shift_input [RV] <- VAR 0x56456c032bc0 <e13700#> {j6} @dt=0x56456c0326e0@(nw32)  shift_input INPUT PORT
    1:2:1:2: VARREF 0x56456c0d47b0 <e13717#> {j10} @dt=0x56456c0316f0@(G/swu32/2)  shift_distance [RV] <- VAR 0x56456c031960 <e12094> {j3} @dt=0x56456c0316f0@(G/swu32/2)  shift_distance GPARAM
    1:2:2: VARREF 0x56456c0d48d0 <e13714#> {j10} @dt=0x56456c033920@(nw32)  shift_output [LV] => VAR 0x56456c033e00 <e13708#> {j7} @dt=0x56456c033920@(nw32)  shift_output OUTPUT PORT
    1: MODULE 0x56456c0f4220 <e12049> {k1}  MUX_2INPUT__B5  L3
    1:2: VAR 0x56456c0f4350 <e12102> {k3} @dt=0x56456bf38780@(G/swu32/3)  BUS_WIDTH GPARAM
    1:2:3: CONST 0x56456c0f68c0 <e12053> {c277} @dt=0x56456bf38780@(G/swu32/3)  ?32?sh5
    1:2: VAR 0x56456c0f4740 <e13575#> {k6} @dt=0x56456c0f48c0@(nw1)  control INPUT PORT
    1:2: VAR 0x56456c0f49a0 <e13578#> {k7} @dt=0x56456c0f4b20@(nw5)  input_0 INPUT PORT
    1:2: VAR 0x56456c0f5200 <e13615#> {k8} @dt=0x56456c0f5380@(nw5)  input_1 INPUT PORT
    1:2: VAR 0x56456c0f5a60 <e13652#> {k10} @dt=0x56456c0f5be0@(nw5)  resolved OUTPUT PORT
    1:2: ASSIGNW 0x56456c0f62c0 <e13688#> {k13} @dt=0x56456c0f5be0@(nw5)
    1:2:1: COND 0x56456c0f6380 <e13697#> {k13} @dt=0x56456c0f5be0@(nw5)
    1:2:1:1: VARREF 0x56456c0f6440 <e13689#> {k13} @dt=0x56456c0f48c0@(nw1)  control [RV] <- VAR 0x56456c0f4740 <e13575#> {k6} @dt=0x56456c0f48c0@(nw1)  control INPUT PORT
    1:2:1:2: VARREF 0x56456c0f6560 <e13690#> {k13} @dt=0x56456c0f5380@(nw5)  input_1 [RV] <- VAR 0x56456c0f5200 <e13615#> {k8} @dt=0x56456c0f5380@(nw5)  input_1 INPUT PORT
    1:2:1:3: VARREF 0x56456c0f6680 <e13691#> {k13} @dt=0x56456c0f4b20@(nw5)  input_0 [RV] <- VAR 0x56456c0f49a0 <e13578#> {k7} @dt=0x56456c0f4b20@(nw5)  input_0 INPUT PORT
    1:2:2: VARREF 0x56456c0f67a0 <e13687#> {k13} @dt=0x56456c0f5be0@(nw5)  resolved [LV] => VAR 0x56456c0f5a60 <e13652#> {k10} @dt=0x56456c0f5be0@(nw5)  resolved OUTPUT PORT
    1: MODULE 0x56456c0efc80 <e12032> {k1}  MUX_2INPUT__B20  L3
    1:2: VAR 0x56456c0c7870 <e12086> {k3} @dt=0x56456bf7a1f0@(G/swu32/6)  BUS_WIDTH GPARAM
    1:2:3: CONST 0x56456c0f4050 <e12036> {c171} @dt=0x56456bf7a1f0@(G/swu32/6)  ?32?sh20
    1:2: VAR 0x56456c0efe90 <e13450#> {k6} @dt=0x56456c0f0010@(nw1)  control INPUT PORT
    1:2: VAR 0x56456c0f00f0 <e13453#> {k7} @dt=0x56456c0f0270@(nw32)  input_0 INPUT PORT
    1:2: VAR 0x56456c0f06c0 <e13490#> {k8} @dt=0x56456c0f0840@(nw32)  input_1 INPUT PORT
    1:2: VAR 0x56456c0f31f0 <e13527#> {k10} @dt=0x56456c0f3370@(nw32)  resolved OUTPUT PORT
    1:2: ASSIGNW 0x56456c0f3a50 <e13563#> {k13} @dt=0x56456c0f3370@(nw32)
    1:2:1: COND 0x56456c0f3b10 <e13572#> {k13} @dt=0x56456c0f3370@(nw32)
    1:2:1:1: VARREF 0x56456c0f3bd0 <e13564#> {k13} @dt=0x56456c0f0010@(nw1)  control [RV] <- VAR 0x56456c0efe90 <e13450#> {k6} @dt=0x56456c0f0010@(nw1)  control INPUT PORT
    1:2:1:2: VARREF 0x56456c0f3cf0 <e13565#> {k13} @dt=0x56456c0f0840@(nw32)  input_1 [RV] <- VAR 0x56456c0f06c0 <e13490#> {k8} @dt=0x56456c0f0840@(nw32)  input_1 INPUT PORT
    1:2:1:3: VARREF 0x56456c0f3e10 <e13566#> {k13} @dt=0x56456c0f0270@(nw32)  input_0 [RV] <- VAR 0x56456c0f00f0 <e13453#> {k7} @dt=0x56456c0f0270@(nw32)  input_0 INPUT PORT
    1:2:2: VARREF 0x56456c0f3f30 <e13562#> {k13} @dt=0x56456c0f3370@(nw32)  resolved [LV] => VAR 0x56456c0f31f0 <e13527#> {k10} @dt=0x56456c0f3370@(nw32)  resolved OUTPUT PORT
    1: MODULE 0x56456c0f6a70 <e12058> {l1}  MUX_4INPUT__B20  L3
    1:2: VAR 0x56456c0f6ba0 <e12110> {l3} @dt=0x56456bf7a1f0@(G/swu32/6)  BUS_WIDTH GPARAM
    1:2:3: CONST 0x56456c100980 <e12062> {c284} @dt=0x56456bf7a1f0@(G/swu32/6)  ?32?sh20
    1:2: VAR 0x56456c0f6fb0 <e13240#> {l6} @dt=0x56456c0f7130@(nw2)  control INPUT PORT
    1:2: VAR 0x56456c0f7630 <e13248#> {l7} @dt=0x56456c0f77b0@(nw32)  input_0 INPUT PORT
    1:2: VAR 0x56456c0fd730 <e13285#> {l8} @dt=0x56456c0d35e0@(nw32)  input_1 INPUT PORT
    1:2: VAR 0x56456c0fdcb0 <e13322#> {l9} @dt=0x56456c0f0f20@(nw32)  input_2 INPUT PORT
    1:2: VAR 0x56456c0fe230 <e13359#> {l10} @dt=0x56456c0fe3b0@(nw32)  input_3 INPUT PORT
    1:2: VAR 0x56456c0fea10 <e13396#> {l12} @dt=0x56456c0feb90@(nw32)  resolved OUTPUT PORT
    1:2: ALWAYS 0x56456c0ff1f0 <e6191> {l15} [always_comb]
    1:2:2: BEGIN 0x56456c0ff2b0 <e6134> {l15} [UNNAMED]
    1:2:2:1: CASE 0x56456c0307d0 <e6136> {l16}
    1:2:2:1:1: VARREF 0x56456c0ff3a0 <e13431#> {l16} @dt=0x56456c0f7130@(nw2)  control [RV] <- VAR 0x56456c0f6fb0 <e13240#> {l6} @dt=0x56456c0f7130@(nw2)  control INPUT PORT
    1:2:2:1:2: CASEITEM 0x56456c0ff4c0 <e6149> {l17}
    1:2:2:1:2:1: CONST 0x56456c0ff580 <e6143> {l17} @dt=0x56456c023970@(G/w2)  2'h0
    1:2:2:1:2:2: ASSIGN 0x56456c0ff6f0 <e13433#> {l17} @dt=0x56456c0feb90@(nw32)
    1:2:2:1:2:2:1: VARREF 0x56456c0ff7b0 <e13434#> {l17} @dt=0x56456c0f77b0@(nw32)  input_0 [RV] <- VAR 0x56456c0f7630 <e13248#> {l7} @dt=0x56456c0f77b0@(nw32)  input_0 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x56456c0ff8d0 <e13432#> {l17} @dt=0x56456c0feb90@(nw32)  resolved [LV] => VAR 0x56456c0fea10 <e13396#> {l12} @dt=0x56456c0feb90@(nw32)  resolved OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x56456c0ff9f0 <e6162> {l18}
    1:2:2:1:2:1: CONST 0x56456c0ffab0 <e6155> {l18} @dt=0x56456c023970@(G/w2)  2'h1
    1:2:2:1:2:2: ASSIGN 0x56456c0ffc20 <e13436#> {l18} @dt=0x56456c0feb90@(nw32)
    1:2:2:1:2:2:1: VARREF 0x56456c0ffce0 <e13437#> {l18} @dt=0x56456c0d35e0@(nw32)  input_1 [RV] <- VAR 0x56456c0fd730 <e13285#> {l8} @dt=0x56456c0d35e0@(nw32)  input_1 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x56456c0ffe00 <e13435#> {l18} @dt=0x56456c0feb90@(nw32)  resolved [LV] => VAR 0x56456c0fea10 <e13396#> {l12} @dt=0x56456c0feb90@(nw32)  resolved OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x56456c0fff20 <e6175> {l19}
    1:2:2:1:2:1: CONST 0x56456c0fffe0 <e6168> {l19} @dt=0x56456c023970@(G/w2)  2'h2
    1:2:2:1:2:2: ASSIGN 0x56456c100150 <e13439#> {l19} @dt=0x56456c0feb90@(nw32)
    1:2:2:1:2:2:1: VARREF 0x56456c100210 <e13440#> {l19} @dt=0x56456c0f0f20@(nw32)  input_2 [RV] <- VAR 0x56456c0fdcb0 <e13322#> {l9} @dt=0x56456c0f0f20@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x56456c100330 <e13438#> {l19} @dt=0x56456c0feb90@(nw32)  resolved [LV] => VAR 0x56456c0fea10 <e13396#> {l12} @dt=0x56456c0feb90@(nw32)  resolved OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x56456c100450 <e6188> {l20}
    1:2:2:1:2:1: CONST 0x56456c100510 <e6181> {l20} @dt=0x56456c023970@(G/w2)  2'h3
    1:2:2:1:2:2: ASSIGN 0x56456c100680 <e13442#> {l20} @dt=0x56456c0feb90@(nw32)
    1:2:2:1:2:2:1: VARREF 0x56456c100740 <e13443#> {l20} @dt=0x56456c0fe3b0@(nw32)  input_3 [RV] <- VAR 0x56456c0fe230 <e13359#> {l10} @dt=0x56456c0fe3b0@(nw32)  input_3 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x56456c100860 <e13441#> {l20} @dt=0x56456c0feb90@(nw32)  resolved [LV] => VAR 0x56456c0fea10 <e13396#> {l12} @dt=0x56456c0feb90@(nw32)  resolved OUTPUT PORT
    1: MODULE 0x56456c04a080 <e8702> {m1}  Program_Counter  L3
    1:2: VAR 0x56456c04a4f0 <e13213#> {m2} @dt=0x56456c04a410@(nw1)  clk INPUT PORT
    1:2: VAR 0x56456c04b690 <e13216#> {m3} @dt=0x56456c04b190@(nw32)  address_input INPUT PORT
    1:2: VAR 0x56456c04bbb0 <e13224#> {m4} @dt=0x56456c04bad0@(nw1)  enable INPUT PORT
    1:2: VAR 0x56456c04ce30 <e13227#> {m5} @dt=0x56456c04c930@(nw32)  address_output OUTPUT PORT
    1:2: ALWAYS 0x56456c04dfe0 <e6285> {m9} [always_ff]
    1:2:1: SENTREE 0x56456c04d350 <e6270> {m9}
    1:2:1:1: SENITEM 0x56456c04d290 <e6268> {m9} [POS]
    1:2:1:1:1: VARREF 0x56456c0d2260 <e13233#> {m9} @dt=0x56456c04a410@(nw1)  clk [RV] <- VAR 0x56456c04a4f0 <e13213#> {m2} @dt=0x56456c04a410@(nw1)  clk INPUT PORT
    1:2:2: BEGIN 0x56456c04d490 <e6271> {m9} [UNNAMED]
    1:2:2:1: IF 0x56456c0309c0 <e6282> {m10}
    1:2:2:1:1: LOGNOT 0x56456c04d850 <e6283> {m10} @dt=0x56456bfa8850@(G/nw1)
    1:2:2:1:1:1: VARREF 0x56456c0d2380 <e13237#> {m10} @dt=0x56456c04bad0@(nw1)  enable [RV] <- VAR 0x56456c04bbb0 <e13224#> {m4} @dt=0x56456c04bad0@(nw1)  enable INPUT PORT
    1:2:2:1:2: BEGIN 0x56456c04d990 <e6276> {m10} [UNNAMED]
    1:2:2:1:2:1: ASSIGNDLY 0x56456c04ddf0 <e13235#> {m11} @dt=0x56456c04c930@(nw32)
    1:2:2:1:2:1:1: VARREF 0x56456c0d24a0 <e13236#> {m11} @dt=0x56456c04b190@(nw32)  address_input [RV] <- VAR 0x56456c04b690 <e13216#> {m3} @dt=0x56456c04b190@(nw32)  address_input INPUT PORT
    1:2:2:1:2:1:2: VARREF 0x56456c0d25c0 <e13234#> {m11} @dt=0x56456c04c930@(nw32)  address_output [LV] => VAR 0x56456c04ce30 <e13227#> {m5} @dt=0x56456c04c930@(nw32)  address_output OUTPUT PORT
    1: MODULE 0x56456c051480 <e8703> {n2}  Register_File  L3
    1:2: VAR 0x56456c0519b0 <e12940#> {n3} @dt=0x56456c0518d0@(nw1)  clk INPUT PORT
    1:2: VAR 0x56456c051ed0 <e12943#> {n4} @dt=0x56456c051df0@(nw1)  pipelined INPUT PORT
    1:2: VAR 0x56456c0523f0 <e12946#> {n5} @dt=0x56456c052310@(nw1)  HI_LO_output INPUT PORT
    1:2: VAR 0x56456c052910 <e12949#> {n6} @dt=0x56456c052830@(nw1)  write_enable INPUT PORT
    1:2: VAR 0x56456c052cd0 <e12952#> {n6} @dt=0x56456c052bf0@(nw1)  hi_lo_register_write_enable INPUT PORT
    1:2: VAR 0x56456c053e70 <e12955#> {n7} @dt=0x56456c053970@(nw5)  read_address_1 INPUT PORT
    1:2: VAR 0x56456c054650 <e12963#> {n7} @dt=0x56456c054150@(nw5)  read_address_2 INPUT PORT
    1:2: VAR 0x56456c054e30 <e12971#> {n7} @dt=0x56456c054930@(nw5)  write_address INPUT PORT
    1:2: VAR 0x56456c056070 <e12979#> {n8} @dt=0x56456c055b70@(nw32)  write_data INPUT PORT
    1:2: VAR 0x56456c056850 <e12987#> {n8} @dt=0x56456c056350@(nw32)  HI_write_data INPUT PORT
    1:2: VAR 0x56456c057030 <e12995#> {n8} @dt=0x56456c056b30@(nw32)  LO_write_data INPUT PORT
    1:2: VAR 0x56456c0582a0 <e13003#> {n9} @dt=0x56456c057da0@(nw32)  read_data_1 OUTPUT PORT
    1:2: VAR 0x56456c058ab0 <e13011#> {n9} @dt=0x56456c0585b0@(nw32)  read_data_2 OUTPUT PORT
    1:2: VAR 0x56456c05a620 <e13019#> {n12} @dt=0x56456c05a540@(nw32)u[31:0]  registers VAR
    1:2: VAR 0x56456c05b770 <e13030#> {n13} @dt=0x56456c05b270@(nw32)  HI_reg VAR
    1:2: VAR 0x56456c05bea0 <e13038#> {n13} @dt=0x56456c05b9a0@(nw32)  LO_reg VAR
    1:2: VAR 0x56456c05d010 <e13046#> {n14} @dt=0x56456c05cb50@(nw32)  read_data_1_pre_mux VAR
    1:2: VAR 0x56456c05e1c0 <e13054#> {n15} @dt=0x56456c05dd00@(nw32)  read_data_2_pre_mux VAR
    1:2: ASSIGNW 0x56456c05f540 <e13061#> {n19} @dt=0x56456c05cb50@(nw32)
    1:2:1: COND 0x56456c05f480 <e13099#> {n19} @dt=0x56456c05cb50@(nw32)
    1:2:1:1: NEQ 0x56456c05eb60 <e6580> {n19} @dt=0x56456bfa8850@(G/nw1)
    1:2:1:1:1: EXTEND 0x56456c1106a0 <e13071#> {n19} @dt=0x56456c1105c0@(G/wu32/5)
    1:2:1:1:1:1: VARREF 0x56456c0d01c0 <e13069#> {n19} @dt=0x56456c053970@(nw5)  read_address_1 [RV] <- VAR 0x56456c053e70 <e12955#> {n7} @dt=0x56456c053970@(nw5)  read_address_1 INPUT PORT
    1:2:1:1:2: CONST 0x56456c05e890 <e6566> {n19} @dt=0x56456bf2ad40@(G/swu32/1)  ?32?sh0
    1:2:1:2: ARRAYSEL 0x56456c110760 <e13082#> {n19} @dt=0x56456c05a040@(nw32)
    1:2:1:2:1: VARREF 0x56456c0d02e0 <e13078#> {n19} @dt=0x56456c05a540@(nw32)u[31:0]  registers [RV] <- VAR 0x56456c05a620 <e13019#> {n12} @dt=0x56456c05a540@(nw32)u[31:0]  registers VAR
    1:2:1:2:2: VARREF 0x56456c0d0400 <e13079#> {n19} @dt=0x56456c053970@(nw5)  read_address_1 [RV] <- VAR 0x56456c053e70 <e12955#> {n7} @dt=0x56456c053970@(nw5)  read_address_1 INPUT PORT
    1:2:1:3: CONST 0x56456c05f1b0 <e6582> {n19} @dt=0x56456bf2ad40@(G/swu32/1)  ?32?sh0
    1:2:2: VARREF 0x56456c0d0520 <e13060#> {n19} @dt=0x56456c05cb50@(nw32)  read_data_1_pre_mux [LV] => VAR 0x56456c05d010 <e13046#> {n14} @dt=0x56456c05cb50@(nw32)  read_data_1_pre_mux VAR
    1:2: ASSIGNW 0x56456c0607c0 <e13101#> {n20} @dt=0x56456c05dd00@(nw32)
    1:2:1: COND 0x56456c060700 <e13141#> {n20} @dt=0x56456c05dd00@(nw32)
    1:2:1:1: NEQ 0x56456c05fde0 <e6611> {n20} @dt=0x56456bfa8850@(G/nw1)
    1:2:1:1:1: EXTEND 0x56456c110ba0 <e13112#> {n20} @dt=0x56456c1105c0@(G/wu32/5)
    1:2:1:1:1:1: VARREF 0x56456c0d0640 <e13110#> {n20} @dt=0x56456c054150@(nw5)  read_address_2 [RV] <- VAR 0x56456c054650 <e12963#> {n7} @dt=0x56456c054150@(nw5)  read_address_2 INPUT PORT
    1:2:1:1:2: CONST 0x56456c05fb10 <e6597> {n20} @dt=0x56456bf2ad40@(G/swu32/1)  ?32?sh0
    1:2:1:2: ARRAYSEL 0x56456c110c60 <e13123#> {n20} @dt=0x56456c05a040@(nw32)
    1:2:1:2:1: VARREF 0x56456c0d0760 <e13119#> {n20} @dt=0x56456c05a540@(nw32)u[31:0]  registers [RV] <- VAR 0x56456c05a620 <e13019#> {n12} @dt=0x56456c05a540@(nw32)u[31:0]  registers VAR
    1:2:1:2:2: VARREF 0x56456c0d0880 <e13120#> {n20} @dt=0x56456c054150@(nw5)  read_address_2 [RV] <- VAR 0x56456c054650 <e12963#> {n7} @dt=0x56456c054150@(nw5)  read_address_2 INPUT PORT
    1:2:1:3: CONST 0x56456c060430 <e6613> {n20} @dt=0x56456bf2ad40@(G/swu32/1)  ?32?sh0
    1:2:2: VARREF 0x56456c0d09a0 <e13100#> {n20} @dt=0x56456c05dd00@(nw32)  read_data_2_pre_mux [LV] => VAR 0x56456c05e1c0 <e13054#> {n15} @dt=0x56456c05dd00@(nw32)  read_data_2_pre_mux VAR
    1:2: ASSIGNW 0x56456c061020 <e13143#> {n21} @dt=0x56456c057da0@(nw32)
    1:2:1: COND 0x56456c060f60 <e13152#> {n21} @dt=0x56456c057da0@(nw32)
    1:2:1:1: VARREF 0x56456c0d0ac0 <e13144#> {n21} @dt=0x56456c052310@(nw1)  HI_LO_output [RV] <- VAR 0x56456c0523f0 <e12946#> {n5} @dt=0x56456c052310@(nw1)  HI_LO_output INPUT PORT
    1:2:1:2: VARREF 0x56456c0d0be0 <e13145#> {n21} @dt=0x56456c05b9a0@(nw32)  LO_reg [RV] <- VAR 0x56456c05bea0 <e13038#> {n13} @dt=0x56456c05b9a0@(nw32)  LO_reg VAR
    1:2:1:3: VARREF 0x56456c0d0d00 <e13146#> {n21} @dt=0x56456c05cb50@(nw32)  read_data_1_pre_mux [RV] <- VAR 0x56456c05d010 <e13046#> {n14} @dt=0x56456c05cb50@(nw32)  read_data_1_pre_mux VAR
    1:2:2: VARREF 0x56456c0d0e20 <e13142#> {n21} @dt=0x56456c057da0@(nw32)  read_data_1 [LV] => VAR 0x56456c0582a0 <e13003#> {n9} @dt=0x56456c057da0@(nw32)  read_data_1 OUTPUT PORT
    1:2: ASSIGNW 0x56456c061860 <e13154#> {n22} @dt=0x56456c0585b0@(nw32)
    1:2:1: COND 0x56456c0617a0 <e13163#> {n22} @dt=0x56456c0585b0@(nw32)
    1:2:1:1: VARREF 0x56456c0d0f40 <e13155#> {n22} @dt=0x56456c052310@(nw1)  HI_LO_output [RV] <- VAR 0x56456c0523f0 <e12946#> {n5} @dt=0x56456c052310@(nw1)  HI_LO_output INPUT PORT
    1:2:1:2: VARREF 0x56456c0d1060 <e13156#> {n22} @dt=0x56456c05b270@(nw32)  HI_reg [RV] <- VAR 0x56456c05b770 <e13030#> {n13} @dt=0x56456c05b270@(nw32)  HI_reg VAR
    1:2:1:3: VARREF 0x56456c0d1180 <e13157#> {n22} @dt=0x56456c05dd00@(nw32)  read_data_2_pre_mux [RV] <- VAR 0x56456c05e1c0 <e13054#> {n15} @dt=0x56456c05dd00@(nw32)  read_data_2_pre_mux VAR
    1:2:2: VARREF 0x56456c0d12a0 <e13153#> {n22} @dt=0x56456c0585b0@(nw32)  read_data_2 [LV] => VAR 0x56456c058ab0 <e13011#> {n9} @dt=0x56456c0585b0@(nw32)  read_data_2 OUTPUT PORT
    1:2: VAR 0x56456c061c50 <e13166#> {n28} @dt=0x56456c061b70@(nw1)  modified_write_clk VAR
    1:2: ASSIGNW 0x56456c0623e0 <e13168#> {n29} @dt=0x56456c061b70@(nw1)
    1:2:1: XOR 0x56456c062320 <e13176#> {n29} @dt=0x56456c061b70@(nw1)
    1:2:1:1: VARREF 0x56456c0d13c0 <e13169#> {n29} @dt=0x56456c0518d0@(nw1)  clk [RV] <- VAR 0x56456c0519b0 <e12940#> {n3} @dt=0x56456c0518d0@(nw1)  clk INPUT PORT
    1:2:1:2: VARREF 0x56456c0d14e0 <e13170#> {n29} @dt=0x56456c051df0@(nw1)  pipelined [RV] <- VAR 0x56456c051ed0 <e12943#> {n4} @dt=0x56456c051df0@(nw1)  pipelined INPUT PORT
    1:2:2: VARREF 0x56456c0d1600 <e13167#> {n29} @dt=0x56456c061b70@(nw1)  modified_write_clk [LV] => VAR 0x56456c061c50 <e13166#> {n28} @dt=0x56456c061b70@(nw1)  modified_write_clk VAR
    1:2: ALWAYS 0x56456c0641a0 <e6696> {n30} [always_ff]
    1:2:1: SENTREE 0x56456c062830 <e6665> {n30}
    1:2:1:1: SENITEM 0x56456c062770 <e6663> {n30} [POS]
    1:2:1:1:1: VARREF 0x56456c0d1720 <e13177#> {n30} @dt=0x56456c061b70@(nw1)  modified_write_clk [RV] <- VAR 0x56456c061c50 <e13166#> {n28} @dt=0x56456c061b70@(nw1)  modified_write_clk VAR
    1:2:2: BEGIN 0x56456c062970 <e6666> {n30} [UNNAMED]
    1:2:2:1: IF 0x56456c063380 <e6677> {n31}
    1:2:2:1:1: VARREF 0x56456c0d1840 <e13203#> {n31} @dt=0x56456c052830@(nw1)  write_enable [RV] <- VAR 0x56456c052910 <e12949#> {n6} @dt=0x56456c052830@(nw1)  write_enable INPUT PORT
    1:2:2:1:2: ASSIGNDLY 0x56456c063280 <e13201#> {n31} @dt=0x56456c05a040@(nw32)
    1:2:2:1:2:1: VARREF 0x56456c0d1960 <e13202#> {n31} @dt=0x56456c055b70@(nw32)  write_data [RV] <- VAR 0x56456c056070 <e12979#> {n8} @dt=0x56456c055b70@(nw32)  write_data INPUT PORT
    1:2:2:1:2:2: ARRAYSEL 0x56456c111260 <e13188#> {n31} @dt=0x56456c05a040@(nw32)
    1:2:2:1:2:2:1: VARREF 0x56456c0d1a80 <e13184#> {n31} @dt=0x56456c05a540@(nw32)u[31:0]  registers [LV] => VAR 0x56456c05a620 <e13019#> {n12} @dt=0x56456c05a540@(nw32)u[31:0]  registers VAR
    1:2:2:1:2:2:2: VARREF 0x56456c0d1ba0 <e13185#> {n31} @dt=0x56456c054930@(nw5)  write_address [RV] <- VAR 0x56456c054e30 <e12971#> {n7} @dt=0x56456c054930@(nw5)  write_address INPUT PORT
    1:2:2:1: IF 0x56456c064090 <e6694> {n32}
    1:2:2:1:1: VARREF 0x56456c0d1cc0 <e13210#> {n32} @dt=0x56456c052bf0@(nw1)  hi_lo_register_write_enable [RV] <- VAR 0x56456c052cd0 <e12952#> {n6} @dt=0x56456c052bf0@(nw1)  hi_lo_register_write_enable INPUT PORT
    1:2:2:1:2: BEGIN 0x56456c063730 <e6680> {n32} [UNNAMED]
    1:2:2:1:2:1: ASSIGNDLY 0x56456c063b70 <e13205#> {n33} @dt=0x56456c05b270@(nw32)
    1:2:2:1:2:1:1: VARREF 0x56456c0d1de0 <e13206#> {n33} @dt=0x56456c056350@(nw32)  HI_write_data [RV] <- VAR 0x56456c056850 <e12987#> {n8} @dt=0x56456c056350@(nw32)  HI_write_data INPUT PORT
    1:2:2:1:2:1:2: VARREF 0x56456c0d1f00 <e13204#> {n33} @dt=0x56456c05b270@(nw32)  HI_reg [LV] => VAR 0x56456c05b770 <e13030#> {n13} @dt=0x56456c05b270@(nw32)  HI_reg VAR
    1:2:2:1:2:1: ASSIGNDLY 0x56456c063f50 <e13208#> {n34} @dt=0x56456c05b9a0@(nw32)
    1:2:2:1:2:1:1: VARREF 0x56456c0d2020 <e13209#> {n34} @dt=0x56456c056b30@(nw32)  LO_write_data [RV] <- VAR 0x56456c057030 <e12995#> {n8} @dt=0x56456c056b30@(nw32)  LO_write_data INPUT PORT
    1:2:2:1:2:1:2: VARREF 0x56456c0d2140 <e13207#> {n34} @dt=0x56456c05b9a0@(nw32)  LO_reg [LV] => VAR 0x56456c05bea0 <e13038#> {n13} @dt=0x56456c05b9a0@(nw32)  LO_reg VAR
    1: MODULE 0x56456c064fd0 <e8704> {o1}  Sign_Extension  L3
    1:2: VAR 0x56456c0660c0 <e12871#> {o3} @dt=0x56456c065c80@(nw16)  short_input INPUT PORT
    1:2: VAR 0x56456c067300 <e12879#> {o4} @dt=0x56456c066e00@(nw32)  extended_output OUTPUT PORT
    1:2: ASSIGNW 0x56456c0689f0 <e12886#> {o6} @dt=0x56456c066e00@(nw32)
    1:2:1: REPLICATE 0x56456c0685c0 <e12937#> {o6} @dt=0x56456bf79040@(G/w32)
    1:2:1:1: CONCAT 0x56456c0684c0 <e12932#> {o6} @dt=0x56456bf79040@(G/w32)
    1:2:1:1:1: REPLICATE 0x56456c068180 <e12926#> {o6} @dt=0x56456c110320@(G/w16)
    1:2:1:1:1:1: SEL 0x56456c10fe40 <e12906#> {o6} @dt=0x56456bf787d0@(G/w1) decl[15:0]]
    1:2:1:1:1:1:1: VARREF 0x56456c0cfe60 <e12897#> {o6} @dt=0x56456c065c80@(nw16)  short_input [RV] <- VAR 0x56456c0660c0 <e12871#> {o3} @dt=0x56456c065c80@(nw16)  short_input INPUT PORT
    1:2:1:1:1:1:2: CONST 0x56456c1100d0 <e12922#> {o6} @dt=0x56456c10fff0@(G/sw4)  4'hf
    1:2:1:1:1:1:3: CONST 0x56456c10fbf0 <e12899#> {o6} @dt=0x56456c10fd60@(G/wu32/1)  ?32?h1
    1:2:1:1:1:2: CONST 0x56456c067810 <e6776> {o6} @dt=0x56456bf1eb70@(G/swu32/5)  ?32?sh10
    1:2:1:1:2: VARREF 0x56456c0cff80 <e12927#> {o6} @dt=0x56456c065c80@(nw16)  short_input [RV] <- VAR 0x56456c0660c0 <e12871#> {o3} @dt=0x56456c065c80@(nw16)  short_input INPUT PORT
    1:2:1:2: CONST 0x56456c068680 <e6794> {o6} @dt=0x56456bf79040@(G/w32)  32'h1
    1:2:2: VARREF 0x56456c0d00a0 <e12885#> {o6} @dt=0x56456c066e00@(nw32)  extended_output [LV] => VAR 0x56456c067300 <e12879#> {o4} @dt=0x56456c066e00@(nw32)  extended_output OUTPUT PORT
    1: MODULE 0x56456c06f160 <e8705> {p1}  Decode_Execute_Register  L3
    1:2: VAR 0x56456c06f5d0 <e12544#> {p3} @dt=0x56456c06f4f0@(nw1)  clk INPUT PORT
    1:2: VAR 0x56456c06f9f0 <e12547#> {p4} @dt=0x56456c06f910@(nw1)  clear INPUT PORT
    1:2: VAR 0x56456c06fe10 <e12550#> {p7} @dt=0x56456c06fd30@(nw1)  register_write_decode INPUT PORT
    1:2: VAR 0x56456c070270 <e12553#> {p8} @dt=0x56456c070190@(nw1)  memory_to_register_decode INPUT PORT
    1:2: VAR 0x56456c0706d0 <e12556#> {p9} @dt=0x56456c0705f0@(nw1)  memory_write_decode INPUT PORT
    1:2: VAR 0x56456c070c30 <e12559#> {p10} @dt=0x56456c070b50@(nw1)  ALU_src_B_decode INPUT PORT
    1:2: VAR 0x56456c0713b0 <e12562#> {p11} @dt=0x56456c0712d0@(nw1)  register_destination_decode INPUT PORT
    1:2: VAR 0x56456c0718d0 <e12565#> {p12} @dt=0x56456c0717f0@(nw1)  hi_lo_register_write_decode INPUT PORT
    1:2: VAR 0x56456c072b50 <e12568#> {p13} @dt=0x56456c072650@(nw6)  ALU_function_decode INPUT PORT
    1:2: VAR 0x56456c073db0 <e12576#> {p14} @dt=0x56456c0738b0@(nw5)  Rs_decode INPUT PORT
    1:2: VAR 0x56456c074ff0 <e12584#> {p15} @dt=0x56456c074af0@(nw5)  Rt_decode INPUT PORT
    1:2: VAR 0x56456c076230 <e12592#> {p16} @dt=0x56456c075d30@(nw5)  Rd_decode INPUT PORT
    1:2: VAR 0x56456c077470 <e12600#> {p17} @dt=0x56456c076f70@(nw32)  sign_imm_decode INPUT PORT
    1:2: VAR 0x56456c077a30 <e12608#> {p19} @dt=0x56456c077950@(nw1)  register_write_execute OUTPUT PORT
    1:2: VAR 0x56456c077f90 <e12611#> {p20} @dt=0x56456c077eb0@(nw1)  memory_to_register_execute OUTPUT PORT
    1:2: VAR 0x56456c078550 <e12614#> {p21} @dt=0x56456c078470@(nw1)  memory_write_execute OUTPUT PORT
    1:2: VAR 0x56456c078b20 <e12617#> {p22} @dt=0x56456c078a40@(nw1)  ALU_src_B_execute OUTPUT PORT
    1:2: VAR 0x56456c079140 <e12620#> {p23} @dt=0x56456c079060@(nw1)  register_destination_execute OUTPUT PORT
    1:2: VAR 0x56456c079750 <e12623#> {p24} @dt=0x56456c079670@(nw1)  hi_lo_register_write_execute OUTPUT PORT
    1:2: VAR 0x56456c07aa30 <e12626#> {p25} @dt=0x56456c07a530@(nw6)  ALU_function_execute OUTPUT PORT
    1:2: VAR 0x56456c07bc90 <e12634#> {p26} @dt=0x56456c07b790@(nw5)  Rs_execute OUTPUT PORT
    1:2: VAR 0x56456c07cf00 <e12642#> {p27} @dt=0x56456c07ca00@(nw5)  Rt_execute OUTPUT PORT
    1:2: VAR 0x56456c07e170 <e12650#> {p28} @dt=0x56456c07dc70@(nw5)  Rd_execute OUTPUT PORT
    1:2: VAR 0x56456c07f470 <e12658#> {p29} @dt=0x56456c07ef70@(nw32)  sign_imm_execute OUTPUT PORT
    1:2: VAR 0x56456c0807a0 <e12666#> {p32} @dt=0x56456c0802a0@(nw32)  read_data_one_decode INPUT PORT
    1:2: VAR 0x56456c081a90 <e12674#> {p33} @dt=0x56456c081590@(nw32)  read_data_two_decode INPUT PORT
    1:2: VAR 0x56456c082dc0 <e12682#> {p35} @dt=0x56456c0828c0@(nw32)  read_data_one_execute OUTPUT PORT
    1:2: VAR 0x56456c0840f0 <e12690#> {p36} @dt=0x56456c083bf0@(nw32)  read_data_two_execute OUTPUT PORT
    1:2: ALWAYS 0x56456c090b00 <e7650> {p40} [always_ff]
    1:2:1: SENTREE 0x56456c084650 <e7326> {p40}
    1:2:1:1: SENITEM 0x56456c084590 <e7324> {p40} [POS]
    1:2:1:1:1: VARREF 0x56456c0cd040 <e12696#> {p40} @dt=0x56456c06f4f0@(nw1)  clk [RV] <- VAR 0x56456c06f5d0 <e12544#> {p3} @dt=0x56456c06f4f0@(nw1)  clk INPUT PORT
    1:2:2: BEGIN 0x56456c084790 <e7327> {p40} [UNNAMED]
    1:2:2:1: IF 0x56456c0909b0 <e7647> {p41}
    1:2:2:1:1: VARREF 0x56456c0cd160 <e12868#> {p41} @dt=0x56456c06f910@(nw1)  clear [RV] <- VAR 0x56456c06f9f0 <e12547#> {p4} @dt=0x56456c06f910@(nw1)  clear INPUT PORT
    1:2:2:1:2: BEGIN 0x56456c084c10 <e7329> {p41} [UNNAMED]
    1:2:2:1:2:1: ASSIGNDLY 0x56456c0852a0 <e12698#> {p42} @dt=0x56456c077950@(nw1)
    1:2:2:1:2:1:1: CONST 0x56456c10b0e0 <e12711#> {p42} @dt=0x56456c077950@(nw1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x56456c0cd280 <e12697#> {p42} @dt=0x56456c077950@(nw1)  register_write_execute [LV] => VAR 0x56456c077a30 <e12608#> {p19} @dt=0x56456c077950@(nw1)  register_write_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x56456c085980 <e12713#> {p43} @dt=0x56456c077eb0@(nw1)
    1:2:2:1:2:1:1: CONST 0x56456c10b470 <e12726#> {p43} @dt=0x56456c077eb0@(nw1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x56456c0cd3a0 <e12712#> {p43} @dt=0x56456c077eb0@(nw1)  memory_to_register_execute [LV] => VAR 0x56456c077f90 <e12611#> {p20} @dt=0x56456c077eb0@(nw1)  memory_to_register_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x56456c085fe0 <e12728#> {p44} @dt=0x56456c078470@(nw1)
    1:2:2:1:2:1:1: CONST 0x56456c10b800 <e12741#> {p44} @dt=0x56456c078470@(nw1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x56456c0cd4c0 <e12727#> {p44} @dt=0x56456c078470@(nw1)  memory_write_execute [LV] => VAR 0x56456c078550 <e12614#> {p21} @dt=0x56456c078470@(nw1)  memory_write_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x56456c086670 <e12743#> {p45} @dt=0x56456c078a40@(nw1)
    1:2:2:1:2:1:1: CONST 0x56456c10bb50 <e12756#> {p45} @dt=0x56456c078a40@(nw1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x56456c0cd5e0 <e12742#> {p45} @dt=0x56456c078a40@(nw1)  ALU_src_B_execute [LV] => VAR 0x56456c078b20 <e12617#> {p22} @dt=0x56456c078a40@(nw1)  ALU_src_B_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x56456c086d50 <e12758#> {p46} @dt=0x56456c079060@(nw1)
    1:2:2:1:2:1:1: CONST 0x56456c10f050 <e12771#> {p46} @dt=0x56456c079060@(nw1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x56456c0cd700 <e12757#> {p46} @dt=0x56456c079060@(nw1)  register_destination_execute [LV] => VAR 0x56456c079140 <e12620#> {p23} @dt=0x56456c079060@(nw1)  register_destination_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x56456c087400 <e12773#> {p47} @dt=0x56456c079670@(nw1)
    1:2:2:1:2:1:1: CONST 0x56456c10f380 <e12786#> {p47} @dt=0x56456c079670@(nw1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x56456c0cd820 <e12772#> {p47} @dt=0x56456c079670@(nw1)  hi_lo_register_write_execute [LV] => VAR 0x56456c079750 <e12623#> {p24} @dt=0x56456c079670@(nw1)  hi_lo_register_write_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x56456c0880c0 <e12788#> {p48} @dt=0x56456c07a530@(nw6)
    1:2:2:1:2:1:1: REPLICATE 0x56456c087ee0 <e7417> {p48} @dt=0x56456bfc9f20@(G/w6)
    1:2:2:1:2:1:1:1: CONST 0x56456c087bd0 <e7409> {p48} @dt=0x56456bf787d0@(G/w1)  1'h0
    1:2:2:1:2:1:1:2: CONST 0x56456c0877d0 <e7410> {p48} @dt=0x56456bf38780@(G/swu32/3)  ?32?sh6
    1:2:2:1:2:1:2: VARREF 0x56456c0cd940 <e12787#> {p48} @dt=0x56456c07a530@(nw6)  ALU_function_execute [LV] => VAR 0x56456c07aa30 <e12626#> {p25} @dt=0x56456c07a530@(nw6)  ALU_function_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x56456c088d40 <e12794#> {p49} @dt=0x56456c07ca00@(nw5)
    1:2:2:1:2:1:1: REPLICATE 0x56456c088b60 <e7441> {p49} @dt=0x56456c088c20@(G/w5)
    1:2:2:1:2:1:1:1: CONST 0x56456c088850 <e7434> {p49} @dt=0x56456bf787d0@(G/w1)  1'h0
    1:2:2:1:2:1:1:2: CONST 0x56456c088450 <e7435> {p49} @dt=0x56456bf38780@(G/swu32/3)  ?32?sh5
    1:2:2:1:2:1:2: VARREF 0x56456c0cda60 <e12793#> {p49} @dt=0x56456c07ca00@(nw5)  Rt_execute [LV] => VAR 0x56456c07cf00 <e12642#> {p27} @dt=0x56456c07ca00@(nw5)  Rt_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x56456c0899f0 <e12800#> {p50} @dt=0x56456c07dc70@(nw5)
    1:2:2:1:2:1:1: REPLICATE 0x56456c089810 <e7466> {p50} @dt=0x56456c088c20@(G/w5)
    1:2:2:1:2:1:1:1: CONST 0x56456c089500 <e7458> {p50} @dt=0x56456bf787d0@(G/w1)  1'h0
    1:2:2:1:2:1:1:2: CONST 0x56456c089100 <e7459> {p50} @dt=0x56456bf38780@(G/swu32/3)  ?32?sh5
    1:2:2:1:2:1:2: VARREF 0x56456c0cdb80 <e12799#> {p50} @dt=0x56456c07dc70@(nw5)  Rd_execute [LV] => VAR 0x56456c07e170 <e12650#> {p28} @dt=0x56456c07dc70@(nw5)  Rd_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x56456c08a6a0 <e12806#> {p51} @dt=0x56456c07b790@(nw5)
    1:2:2:1:2:1:1: REPLICATE 0x56456c08a4c0 <e7491> {p51} @dt=0x56456c088c20@(G/w5)
    1:2:2:1:2:1:1:1: CONST 0x56456c08a1b0 <e7483> {p51} @dt=0x56456bf787d0@(G/w1)  1'h0
    1:2:2:1:2:1:1:2: CONST 0x56456c089db0 <e7484> {p51} @dt=0x56456bf38780@(G/swu32/3)  ?32?sh5
    1:2:2:1:2:1:2: VARREF 0x56456c0cdca0 <e12805#> {p51} @dt=0x56456c07b790@(nw5)  Rs_execute [LV] => VAR 0x56456c07bc90 <e12634#> {p26} @dt=0x56456c07b790@(nw5)  Rs_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x56456c08b3c0 <e12812#> {p52} @dt=0x56456c07ef70@(nw32)
    1:2:2:1:2:1:1: REPLICATE 0x56456c08b1e0 <e7516> {p52} @dt=0x56456bf79040@(G/w32)
    1:2:2:1:2:1:1:1: CONST 0x56456c08aed0 <e7508> {p52} @dt=0x56456bf787d0@(G/w1)  1'h0
    1:2:2:1:2:1:1:2: CONST 0x56456c08aad0 <e7509> {p52} @dt=0x56456bf7a1f0@(G/swu32/6)  ?32?sh20
    1:2:2:1:2:1:2: VARREF 0x56456c0cddc0 <e12811#> {p52} @dt=0x56456c07ef70@(nw32)  sign_imm_execute [LV] => VAR 0x56456c07f470 <e12658#> {p29} @dt=0x56456c07ef70@(nw32)  sign_imm_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x56456c08c0f0 <e12818#> {p54} @dt=0x56456c0828c0@(nw32)
    1:2:2:1:2:1:1: REPLICATE 0x56456c08bf10 <e7541> {p54} @dt=0x56456bf79040@(G/w32)
    1:2:2:1:2:1:1:1: CONST 0x56456c08bc00 <e7533> {p54} @dt=0x56456bf787d0@(G/w1)  1'h0
    1:2:2:1:2:1:1:2: CONST 0x56456c08b800 <e7534> {p54} @dt=0x56456bf7a1f0@(G/swu32/6)  ?32?sh20
    1:2:2:1:2:1:2: VARREF 0x56456c0cdee0 <e12817#> {p54} @dt=0x56456c0828c0@(nw32)  read_data_one_execute [LV] => VAR 0x56456c082dc0 <e12682#> {p35} @dt=0x56456c0828c0@(nw32)  read_data_one_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x56456c08cde0 <e12824#> {p55} @dt=0x56456c083bf0@(nw32)
    1:2:2:1:2:1:1: REPLICATE 0x56456c08cc00 <e7566> {p55} @dt=0x56456bf79040@(G/w32)
    1:2:2:1:2:1:1:1: CONST 0x56456c08c8f0 <e7558> {p55} @dt=0x56456bf787d0@(G/w1)  1'h0
    1:2:2:1:2:1:1:2: CONST 0x56456c08c4f0 <e7559> {p55} @dt=0x56456bf7a1f0@(G/swu32/6)  ?32?sh20
    1:2:2:1:2:1:2: VARREF 0x56456c0ce000 <e12823#> {p55} @dt=0x56456c083bf0@(nw32)  read_data_two_execute [LV] => VAR 0x56456c0840f0 <e12690#> {p36} @dt=0x56456c083bf0@(nw32)  read_data_two_execute OUTPUT PORT
    1:2:2:1:3: BEGIN 0x56456c08d030 <e7569> {p56} [UNNAMED]
    1:2:2:1:3:1: ASSIGNDLY 0x56456c08d4b0 <e12830#> {p57} @dt=0x56456c077950@(nw1)
    1:2:2:1:3:1:1: VARREF 0x56456c0ce120 <e12831#> {p57} @dt=0x56456c06fd30@(nw1)  register_write_decode [RV] <- VAR 0x56456c06fe10 <e12550#> {p7} @dt=0x56456c06fd30@(nw1)  register_write_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x56456c0ce240 <e12829#> {p57} @dt=0x56456c077950@(nw1)  register_write_execute [LV] => VAR 0x56456c077a30 <e12608#> {p19} @dt=0x56456c077950@(nw1)  register_write_execute OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x56456c08d980 <e12833#> {p58} @dt=0x56456c077eb0@(nw1)
    1:2:2:1:3:1:1: VARREF 0x56456c0ce360 <e12834#> {p58} @dt=0x56456c070190@(nw1)  memory_to_register_decode [RV] <- VAR 0x56456c070270 <e12553#> {p8} @dt=0x56456c070190@(nw1)  memory_to_register_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x56456c0ce480 <e12832#> {p58} @dt=0x56456c077eb0@(nw1)  memory_to_register_execute [LV] => VAR 0x56456c077f90 <e12611#> {p20} @dt=0x56456c077eb0@(nw1)  memory_to_register_execute OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x56456c08ddb0 <e12836#> {p59} @dt=0x56456c078470@(nw1)
    1:2:2:1:3:1:1: VARREF 0x56456c0ce5a0 <e12837#> {p59} @dt=0x56456c0705f0@(nw1)  memory_write_decode [RV] <- VAR 0x56456c0706d0 <e12556#> {p9} @dt=0x56456c0705f0@(nw1)  memory_write_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x56456c0ce6c0 <e12835#> {p59} @dt=0x56456c078470@(nw1)  memory_write_execute [LV] => VAR 0x56456c078550 <e12614#> {p21} @dt=0x56456c078470@(nw1)  memory_write_execute OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x56456c08e210 <e12839#> {p60} @dt=0x56456c078a40@(nw1)
    1:2:2:1:3:1:1: VARREF 0x56456c0ce7e0 <e12840#> {p60} @dt=0x56456c070b50@(nw1)  ALU_src_B_decode [RV] <- VAR 0x56456c070c30 <e12559#> {p10} @dt=0x56456c070b50@(nw1)  ALU_src_B_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x56456c0ce900 <e12838#> {p60} @dt=0x56456c078a40@(nw1)  ALU_src_B_execute [LV] => VAR 0x56456c078b20 <e12617#> {p22} @dt=0x56456c078a40@(nw1)  ALU_src_B_execute OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x56456c08e6e0 <e12842#> {p61} @dt=0x56456c079060@(nw1)
    1:2:2:1:3:1:1: VARREF 0x56456c0cea20 <e12843#> {p61} @dt=0x56456c0712d0@(nw1)  register_destination_decode [RV] <- VAR 0x56456c0713b0 <e12562#> {p11} @dt=0x56456c0712d0@(nw1)  register_destination_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x56456c0ceb40 <e12841#> {p61} @dt=0x56456c079060@(nw1)  register_destination_execute [LV] => VAR 0x56456c079140 <e12620#> {p23} @dt=0x56456c079060@(nw1)  register_destination_execute OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x56456c08eb80 <e12845#> {p62} @dt=0x56456c079670@(nw1)
    1:2:2:1:3:1:1: VARREF 0x56456c0cec60 <e12846#> {p62} @dt=0x56456c0717f0@(nw1)  hi_lo_register_write_decode [RV] <- VAR 0x56456c0718d0 <e12565#> {p12} @dt=0x56456c0717f0@(nw1)  hi_lo_register_write_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x56456c0ced80 <e12844#> {p62} @dt=0x56456c079670@(nw1)  hi_lo_register_write_execute [LV] => VAR 0x56456c079750 <e12623#> {p24} @dt=0x56456c079670@(nw1)  hi_lo_register_write_execute OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x56456c08efb0 <e12848#> {p63} @dt=0x56456c07a530@(nw6)
    1:2:2:1:3:1:1: VARREF 0x56456c0ceea0 <e12849#> {p63} @dt=0x56456c072650@(nw6)  ALU_function_decode [RV] <- VAR 0x56456c072b50 <e12568#> {p13} @dt=0x56456c072650@(nw6)  ALU_function_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x56456c0cefc0 <e12847#> {p63} @dt=0x56456c07a530@(nw6)  ALU_function_execute [LV] => VAR 0x56456c07aa30 <e12626#> {p25} @dt=0x56456c07a530@(nw6)  ALU_function_execute OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x56456c08f360 <e12851#> {p64} @dt=0x56456c07b790@(nw5)
    1:2:2:1:3:1:1: VARREF 0x56456c0cf0e0 <e12852#> {p64} @dt=0x56456c0738b0@(nw5)  Rs_decode [RV] <- VAR 0x56456c073db0 <e12576#> {p14} @dt=0x56456c0738b0@(nw5)  Rs_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x56456c0cf200 <e12850#> {p64} @dt=0x56456c07b790@(nw5)  Rs_execute [LV] => VAR 0x56456c07bc90 <e12634#> {p26} @dt=0x56456c07b790@(nw5)  Rs_execute OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x56456c08f740 <e12854#> {p65} @dt=0x56456c07ca00@(nw5)
    1:2:2:1:3:1:1: VARREF 0x56456c0cf320 <e12855#> {p65} @dt=0x56456c074af0@(nw5)  Rt_decode [RV] <- VAR 0x56456c074ff0 <e12584#> {p15} @dt=0x56456c074af0@(nw5)  Rt_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x56456c0cf440 <e12853#> {p65} @dt=0x56456c07ca00@(nw5)  Rt_execute [LV] => VAR 0x56456c07cf00 <e12642#> {p27} @dt=0x56456c07ca00@(nw5)  Rt_execute OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x56456c08fb20 <e12857#> {p66} @dt=0x56456c07dc70@(nw5)
    1:2:2:1:3:1:1: VARREF 0x56456c0cf560 <e12858#> {p66} @dt=0x56456c075d30@(nw5)  Rd_decode [RV] <- VAR 0x56456c076230 <e12592#> {p16} @dt=0x56456c075d30@(nw5)  Rd_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x56456c0cf680 <e12856#> {p66} @dt=0x56456c07dc70@(nw5)  Rd_execute [LV] => VAR 0x56456c07e170 <e12650#> {p28} @dt=0x56456c07dc70@(nw5)  Rd_execute OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x56456c08ff40 <e12860#> {p67} @dt=0x56456c07ef70@(nw32)
    1:2:2:1:3:1:1: VARREF 0x56456c0cf7a0 <e12861#> {p67} @dt=0x56456c076f70@(nw32)  sign_imm_decode [RV] <- VAR 0x56456c077470 <e12600#> {p17} @dt=0x56456c076f70@(nw32)  sign_imm_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x56456c0cf8c0 <e12859#> {p67} @dt=0x56456c07ef70@(nw32)  sign_imm_execute [LV] => VAR 0x56456c07f470 <e12658#> {p29} @dt=0x56456c07ef70@(nw32)  sign_imm_execute OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x56456c090410 <e12863#> {p69} @dt=0x56456c0828c0@(nw32)
    1:2:2:1:3:1:1: VARREF 0x56456c0cf9e0 <e12864#> {p69} @dt=0x56456c0802a0@(nw32)  read_data_one_decode [RV] <- VAR 0x56456c0807a0 <e12666#> {p32} @dt=0x56456c0802a0@(nw32)  read_data_one_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x56456c0cfb00 <e12862#> {p69} @dt=0x56456c0828c0@(nw32)  read_data_one_execute [LV] => VAR 0x56456c082dc0 <e12682#> {p35} @dt=0x56456c0828c0@(nw32)  read_data_one_execute OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x56456c090870 <e12866#> {p70} @dt=0x56456c083bf0@(nw32)
    1:2:2:1:3:1:1: VARREF 0x56456c0cfc20 <e12867#> {p70} @dt=0x56456c081590@(nw32)  read_data_two_decode [RV] <- VAR 0x56456c081a90 <e12674#> {p33} @dt=0x56456c081590@(nw32)  read_data_two_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x56456c0cfd40 <e12865#> {p70} @dt=0x56456c083bf0@(nw32)  read_data_two_execute [LV] => VAR 0x56456c0840f0 <e12690#> {p36} @dt=0x56456c083bf0@(nw32)  read_data_two_execute OUTPUT PORT
    1: MODULE 0x56456c093ff0 <e8706> {q1}  Execute_Memory_Register  L3
    1:2: VAR 0x56456c094460 <e12409#> {q3} @dt=0x56456c094380@(nw1)  clk INPUT PORT
    1:2: VAR 0x56456c0948c0 <e12412#> {q6} @dt=0x56456c0947e0@(nw1)  register_write_execute INPUT PORT
    1:2: VAR 0x56456c094d20 <e12415#> {q7} @dt=0x56456c094c40@(nw1)  memory_to_register_execute INPUT PORT
    1:2: VAR 0x56456c0951e0 <e12418#> {q8} @dt=0x56456c095100@(nw1)  memory_write_execute INPUT PORT
    1:2: VAR 0x56456c095700 <e12421#> {q9} @dt=0x56456c095620@(nw1)  hi_lo_register_write_execute INPUT PORT
    1:2: VAR 0x56456c095cc0 <e12424#> {q11} @dt=0x56456c095be0@(nw1)  register_write_memory OUTPUT PORT
    1:2: VAR 0x56456c0962e0 <e12427#> {q12} @dt=0x56456c096200@(nw1)  memory_to_register_memory OUTPUT PORT
    1:2: VAR 0x56456c0968a0 <e12430#> {q13} @dt=0x56456c0967c0@(nw1)  memory_write_memory OUTPUT PORT
    1:2: VAR 0x56456c096ec0 <e12433#> {q14} @dt=0x56456c096de0@(nw1)  hi_lo_register_write_memory OUTPUT PORT
    1:2: VAR 0x56456c0981e0 <e12436#> {q17} @dt=0x56456c097ce0@(nw32)  ALU_output_execute INPUT PORT
    1:2: VAR 0x56456c0994d0 <e12444#> {q18} @dt=0x56456c098fd0@(nw32)  ALU_HI_output_execute INPUT PORT
    1:2: VAR 0x56456c09a7c0 <e12452#> {q19} @dt=0x56456c09a2c0@(nw32)  ALU_LO_output_execute INPUT PORT
    1:2: VAR 0x56456c09bab0 <e12460#> {q20} @dt=0x56456c09b5b0@(nw32)  write_data_execute INPUT PORT
    1:2: VAR 0x56456c09cda0 <e12468#> {q21} @dt=0x56456c09c8a0@(nw5)  write_register_execute INPUT PORT
    1:2: VAR 0x56456c09e0d0 <e12476#> {q23} @dt=0x56456c09dbd0@(nw32)  ALU_output_memory OUTPUT PORT
    1:2: VAR 0x56456c09f3c0 <e12484#> {q24} @dt=0x56456c09eec0@(nw32)  ALU_HI_output_memory OUTPUT PORT
    1:2: VAR 0x56456c0a06b0 <e12492#> {q25} @dt=0x56456c0a01b0@(nw32)  ALU_LO_output_memory OUTPUT PORT
    1:2: VAR 0x56456c0a19a0 <e12500#> {q26} @dt=0x56456c0a14a0@(nw32)  write_data_memory OUTPUT PORT
    1:2: VAR 0x56456c0a2cd0 <e12508#> {q27} @dt=0x56456c0a27d0@(nw5)  write_register_memory OUTPUT PORT
    1:2: ALWAYS 0x56456c0a5d90 <e8072> {q31} [always_ff]
    1:2:1: SENTREE 0x56456c0a3230 <e8016> {q31}
    1:2:1:1: SENITEM 0x56456c0a3170 <e8014> {q31} [POS]
    1:2:1:1:1: VARREF 0x56456bf2a0e0 <e12514#> {q31} @dt=0x56456c094380@(nw1)  clk [RV] <- VAR 0x56456c094460 <e12409#> {q3} @dt=0x56456c094380@(nw1)  clk INPUT PORT
    1:2:2: BEGIN 0x56456c0a3410 <e8017> {q31} [UNNAMED]
    1:2:2:1: ASSIGNDLY 0x56456c0a3890 <e12516#> {q32} @dt=0x56456c095be0@(nw1)
    1:2:2:1:1: VARREF 0x56456bf2a200 <e12517#> {q32} @dt=0x56456c0947e0@(nw1)  register_write_execute [RV] <- VAR 0x56456c0948c0 <e12412#> {q6} @dt=0x56456c0947e0@(nw1)  register_write_execute INPUT PORT
    1:2:2:1:2: VARREF 0x56456bf2a320 <e12515#> {q32} @dt=0x56456c095be0@(nw1)  register_write_memory [LV] => VAR 0x56456c095cc0 <e12424#> {q11} @dt=0x56456c095be0@(nw1)  register_write_memory OUTPUT PORT
    1:2:2:1: ASSIGNDLY 0x56456c0a3d60 <e12519#> {q33} @dt=0x56456c096200@(nw1)
    1:2:2:1:1: VARREF 0x56456bf2a440 <e12520#> {q33} @dt=0x56456c094c40@(nw1)  memory_to_register_execute [RV] <- VAR 0x56456c094d20 <e12415#> {q7} @dt=0x56456c094c40@(nw1)  memory_to_register_execute INPUT PORT
    1:2:2:1:2: VARREF 0x56456bf2a560 <e12518#> {q33} @dt=0x56456c096200@(nw1)  memory_to_register_memory [LV] => VAR 0x56456c0962e0 <e12427#> {q12} @dt=0x56456c096200@(nw1)  memory_to_register_memory OUTPUT PORT
    1:2:2:1: ASSIGNDLY 0x56456c0a4190 <e12522#> {q34} @dt=0x56456c0967c0@(nw1)
    1:2:2:1:1: VARREF 0x56456bf2a680 <e12523#> {q34} @dt=0x56456c095100@(nw1)  memory_write_execute [RV] <- VAR 0x56456c0951e0 <e12418#> {q8} @dt=0x56456c095100@(nw1)  memory_write_execute INPUT PORT
    1:2:2:1:2: VARREF 0x56456bf2a7a0 <e12521#> {q34} @dt=0x56456c0967c0@(nw1)  memory_write_memory [LV] => VAR 0x56456c0968a0 <e12430#> {q13} @dt=0x56456c0967c0@(nw1)  memory_write_memory OUTPUT PORT
    1:2:2:1: ASSIGNDLY 0x56456c0a4660 <e12525#> {q35} @dt=0x56456c096de0@(nw1)
    1:2:2:1:1: VARREF 0x56456c0cc2c0 <e12526#> {q35} @dt=0x56456c095620@(nw1)  hi_lo_register_write_execute [RV] <- VAR 0x56456c095700 <e12421#> {q9} @dt=0x56456c095620@(nw1)  hi_lo_register_write_execute INPUT PORT
    1:2:2:1:2: VARREF 0x56456c0cc3e0 <e12524#> {q35} @dt=0x56456c096de0@(nw1)  hi_lo_register_write_memory [LV] => VAR 0x56456c096ec0 <e12433#> {q14} @dt=0x56456c096de0@(nw1)  hi_lo_register_write_memory OUTPUT PORT
    1:2:2:1: ASSIGNDLY 0x56456c0a4a90 <e12528#> {q37} @dt=0x56456c09dbd0@(nw32)
    1:2:2:1:1: VARREF 0x56456c0cc500 <e12529#> {q37} @dt=0x56456c097ce0@(nw32)  ALU_output_execute [RV] <- VAR 0x56456c0981e0 <e12436#> {q17} @dt=0x56456c097ce0@(nw32)  ALU_output_execute INPUT PORT
    1:2:2:1:2: VARREF 0x56456c0cc620 <e12527#> {q37} @dt=0x56456c09dbd0@(nw32)  ALU_output_memory [LV] => VAR 0x56456c09e0d0 <e12476#> {q23} @dt=0x56456c09dbd0@(nw32)  ALU_output_memory OUTPUT PORT
    1:2:2:1: ASSIGNDLY 0x56456c0a4ef0 <e12531#> {q38} @dt=0x56456c09eec0@(nw32)
    1:2:2:1:1: VARREF 0x56456c0cc740 <e12532#> {q38} @dt=0x56456c098fd0@(nw32)  ALU_HI_output_execute [RV] <- VAR 0x56456c0994d0 <e12444#> {q18} @dt=0x56456c098fd0@(nw32)  ALU_HI_output_execute INPUT PORT
    1:2:2:1:2: VARREF 0x56456c0cc860 <e12530#> {q38} @dt=0x56456c09eec0@(nw32)  ALU_HI_output_memory [LV] => VAR 0x56456c09f3c0 <e12484#> {q24} @dt=0x56456c09eec0@(nw32)  ALU_HI_output_memory OUTPUT PORT
    1:2:2:1: ASSIGNDLY 0x56456c0a5350 <e12534#> {q39} @dt=0x56456c0a01b0@(nw32)
    1:2:2:1:1: VARREF 0x56456c0cc980 <e12535#> {q39} @dt=0x56456c09a2c0@(nw32)  ALU_LO_output_execute [RV] <- VAR 0x56456c09a7c0 <e12452#> {q19} @dt=0x56456c09a2c0@(nw32)  ALU_LO_output_execute INPUT PORT
    1:2:2:1:2: VARREF 0x56456c0ccaa0 <e12533#> {q39} @dt=0x56456c0a01b0@(nw32)  ALU_LO_output_memory [LV] => VAR 0x56456c0a06b0 <e12492#> {q25} @dt=0x56456c0a01b0@(nw32)  ALU_LO_output_memory OUTPUT PORT
    1:2:2:1: ASSIGNDLY 0x56456c0a57b0 <e12537#> {q40} @dt=0x56456c0a14a0@(nw32)
    1:2:2:1:1: VARREF 0x56456c0ccbc0 <e12538#> {q40} @dt=0x56456c09b5b0@(nw32)  write_data_execute [RV] <- VAR 0x56456c09bab0 <e12460#> {q20} @dt=0x56456c09b5b0@(nw32)  write_data_execute INPUT PORT
    1:2:2:1:2: VARREF 0x56456c0ccce0 <e12536#> {q40} @dt=0x56456c0a14a0@(nw32)  write_data_memory [LV] => VAR 0x56456c0a19a0 <e12500#> {q26} @dt=0x56456c0a14a0@(nw32)  write_data_memory OUTPUT PORT
    1:2:2:1: ASSIGNDLY 0x56456c0a5c10 <e12540#> {q41} @dt=0x56456c0a27d0@(nw5)
    1:2:2:1:1: VARREF 0x56456c0cce00 <e12541#> {q41} @dt=0x56456c09c8a0@(nw5)  write_register_execute [RV] <- VAR 0x56456c09cda0 <e12468#> {q21} @dt=0x56456c09c8a0@(nw5)  write_register_execute INPUT PORT
    1:2:2:1:2: VARREF 0x56456c0ccf20 <e12539#> {q41} @dt=0x56456c0a27d0@(nw5)  write_register_memory [LV] => VAR 0x56456c0a2cd0 <e12508#> {q27} @dt=0x56456c0a27d0@(nw5)  write_register_memory OUTPUT PORT
    1: MODULE 0x56456c0a8080 <e8707> {r1}  Fetch_Decode_Register  L3
    1:2: VAR 0x56456c0a84f0 <e12344#> {r3} @dt=0x56456c0a8410@(nw1)  clk INPUT PORT
    1:2: VAR 0x56456c0a8a10 <e12347#> {r4} @dt=0x56456c0a8930@(nw1)  enable INPUT PORT
    1:2: VAR 0x56456c0a8f30 <e12350#> {r5} @dt=0x56456c0a8e50@(nw1)  clear INPUT PORT
    1:2: VAR 0x56456c0aa190 <e12353#> {r7} @dt=0x56456c0a9c90@(nw32)  instruction_fetch INPUT PORT
    1:2: VAR 0x56456c0ab420 <e12361#> {r8} @dt=0x56456c0aaf20@(nw32)  program_counter_plus_four_fetch INPUT PORT
    1:2: VAR 0x56456c0ac750 <e12369#> {r10} @dt=0x56456c0ac250@(nw32)  instruction_decode OUTPUT PORT
    1:2: VAR 0x56456c0ada80 <e12377#> {r11} @dt=0x56456c0ad580@(nw32)  program_counter_plus_four_decode OUTPUT PORT
    1:2: ALWAYS 0x56456c0b0d00 <e8277> {r15} [always_ff]
    1:2:1: SENTREE 0x56456c0ae000 <e8216> {r15}
    1:2:1:1: SENITEM 0x56456c0adf40 <e8214> {r15} [POS]
    1:2:1:1:1: VARREF 0x56456bf296c0 <e12383#> {r15} @dt=0x56456c0a8410@(nw1)  clk [RV] <- VAR 0x56456c0a84f0 <e12344#> {r3} @dt=0x56456c0a8410@(nw1)  clk INPUT PORT
    1:2:2: BEGIN 0x56456c0ae140 <e8217> {r15} [UNNAMED]
    1:2:2:1: IF 0x56456c0b0bf0 <e8274> {r17}
    1:2:2:1:1: LOGNOT 0x56456c0ae4e0 <e8275> {r17} @dt=0x56456bfa8850@(G/nw1)
    1:2:2:1:1:1: VARREF 0x56456bf297e0 <e12406#> {r17} @dt=0x56456c0a8930@(nw1)  enable [RV] <- VAR 0x56456c0a8a10 <e12347#> {r4} @dt=0x56456c0a8930@(nw1)  enable INPUT PORT
    1:2:2:1:2: BEGIN 0x56456c0ae620 <e8222> {r17} [UNNAMED]
    1:2:2:1:2:1: IF 0x56456c0b0ae0 <e8272> {r18}
    1:2:2:1:2:1:1: VARREF 0x56456bf29900 <e12401#> {r18} @dt=0x56456c0a8e50@(nw1)  clear [RV] <- VAR 0x56456c0a8f30 <e12350#> {r5} @dt=0x56456c0a8e50@(nw1)  clear INPUT PORT
    1:2:2:1:2:1:2: BEGIN 0x56456c0aeac0 <e8224> {r18} [UNNAMED]
    1:2:2:1:2:1:2:1: ASSIGNDLY 0x56456c0af150 <e12385#> {r19} @dt=0x56456c0ac250@(nw32)
    1:2:2:1:2:1:2:1:1: CONST 0x56456c0aee80 <e8233> {r19} @dt=0x56456bf2ad40@(G/swu32/1)  ?32?sh0
    1:2:2:1:2:1:2:1:2: VARREF 0x56456bf29a20 <e12384#> {r19} @dt=0x56456c0ac250@(nw32)  instruction_decode [LV] => VAR 0x56456c0ac750 <e12369#> {r10} @dt=0x56456c0ac250@(nw32)  instruction_decode OUTPUT PORT
    1:2:2:1:2:1:2:1: ASSIGNDLY 0x56456c0afe30 <e12390#> {r20} @dt=0x56456c0ad580@(nw32)
    1:2:2:1:2:1:2:1:1: REPLICATE 0x56456c0afc50 <e8257> {r20} @dt=0x56456bf79040@(G/w32)
    1:2:2:1:2:1:2:1:1:1: CONST 0x56456c0af940 <e8249> {r20} @dt=0x56456bf787d0@(G/w1)  1'h0
    1:2:2:1:2:1:2:1:1:2: CONST 0x56456c0af540 <e8250> {r20} @dt=0x56456bf7a1f0@(G/swu32/6)  ?32?sh20
    1:2:2:1:2:1:2:1:2: VARREF 0x56456bf29b40 <e12389#> {r20} @dt=0x56456c0ad580@(nw32)  program_counter_plus_four_decode [LV] => VAR 0x56456c0ada80 <e12377#> {r11} @dt=0x56456c0ad580@(nw32)  program_counter_plus_four_decode OUTPUT PORT
    1:2:2:1:2:1:3: BEGIN 0x56456c0b0080 <e8260> {r21} [UNNAMED]
    1:2:2:1:2:1:3:1: ASSIGNDLY 0x56456c0b0500 <e12396#> {r22} @dt=0x56456c0ac250@(nw32)
    1:2:2:1:2:1:3:1:1: VARREF 0x56456bf29c60 <e12397#> {r22} @dt=0x56456c0a9c90@(nw32)  instruction_fetch [RV] <- VAR 0x56456c0aa190 <e12353#> {r7} @dt=0x56456c0a9c90@(nw32)  instruction_fetch INPUT PORT
    1:2:2:1:2:1:3:1:2: VARREF 0x56456bf29d80 <e12395#> {r22} @dt=0x56456c0ac250@(nw32)  instruction_decode [LV] => VAR 0x56456c0ac750 <e12369#> {r10} @dt=0x56456c0ac250@(nw32)  instruction_decode OUTPUT PORT
    1:2:2:1:2:1:3:1: ASSIGNDLY 0x56456c0b09a0 <e12399#> {r23} @dt=0x56456c0ad580@(nw32)
    1:2:2:1:2:1:3:1:1: VARREF 0x56456bf29ea0 <e12400#> {r23} @dt=0x56456c0aaf20@(nw32)  program_counter_plus_four_fetch [RV] <- VAR 0x56456c0ab420 <e12361#> {r8} @dt=0x56456c0aaf20@(nw32)  program_counter_plus_four_fetch INPUT PORT
    1:2:2:1:2:1:3:1:2: VARREF 0x56456bf29fc0 <e12398#> {r23} @dt=0x56456c0ad580@(nw32)  program_counter_plus_four_decode [LV] => VAR 0x56456c0ada80 <e12377#> {r11} @dt=0x56456c0ad580@(nw32)  program_counter_plus_four_decode OUTPUT PORT
    1: MODULE 0x56456c0b4a30 <e8708> {s1}  Memory_Writeback_Register  L3
    1:2: VAR 0x56456c0b4ea0 <e12218#> {s3} @dt=0x56456c0b4dc0@(nw1)  clk INPUT PORT
    1:2: VAR 0x56456c0b52c0 <e12221#> {s6} @dt=0x56456c0b51e0@(nw1)  register_write_memory INPUT PORT
    1:2: VAR 0x56456c0b57e0 <e12224#> {s7} @dt=0x56456c0b5700@(nw1)  memory_to_register_memory INPUT PORT
    1:2: VAR 0x56456c0b5cf0 <e12227#> {s8} @dt=0x56456c0b5c10@(nw1)  hi_lo_register_write_memory INPUT PORT
    1:2: VAR 0x56456c0b62c0 <e12230#> {s10} @dt=0x56456c0b61e0@(nw1)  register_write_writeback OUTPUT PORT
    1:2: VAR 0x56456c0b68d0 <e12233#> {s11} @dt=0x56456c0b67f0@(nw1)  memory_to_register_writeback OUTPUT PORT
    1:2: VAR 0x56456c0b6ee0 <e12236#> {s12} @dt=0x56456c0b6e00@(nw1)  hi_lo_register_write_writeback OUTPUT PORT
    1:2: VAR 0x56456c0b81c0 <e12239#> {s14} @dt=0x56456c0b7cc0@(nw32)  ALU_output_memory INPUT PORT
    1:2: VAR 0x56456c0b94b0 <e12247#> {s15} @dt=0x56456c0b8fb0@(nw5)  write_register_memory INPUT PORT
    1:2: VAR 0x56456c0ba7a0 <e12255#> {s16} @dt=0x56456c0ba2a0@(nw32)  ALU_HI_output_memory INPUT PORT
    1:2: VAR 0x56456c0bba90 <e12263#> {s17} @dt=0x56456c0bb590@(nw32)  ALU_LO_output_memory INPUT PORT
    1:2: VAR 0x56456c0bcd80 <e12271#> {s18} @dt=0x56456c0bc880@(nw32)  read_data_memory INPUT PORT
    1:2: VAR 0x56456c0be0b0 <e12279#> {s20} @dt=0x56456c0bdbb0@(nw32)  ALU_output_writeback OUTPUT PORT
    1:2: VAR 0x56456c0bf3d0 <e12287#> {s21} @dt=0x56456c0beed0@(nw5)  write_register_writeback OUTPUT PORT
    1:2: VAR 0x56456c0c06d0 <e12295#> {s22} @dt=0x56456c0c01d0@(nw32)  ALU_HI_output_writeback OUTPUT PORT
    1:2: VAR 0x56456c0c19c0 <e12303#> {s23} @dt=0x56456c0c14c0@(nw32)  ALU_LO_output_writeback OUTPUT PORT
    1:2: VAR 0x56456c0c2cb0 <e12311#> {s24} @dt=0x56456c0c27b0@(nw32)  read_data_writeback OUTPUT PORT
    1:2: ALWAYS 0x56456c0c5990 <e8675> {s27} [always_ff]
    1:2:1: SENTREE 0x56456c0c3210 <e8625> {s27}
    1:2:1:1: SENITEM 0x56456c0c3150 <e8623> {s27} [POS]
    1:2:1:1:1: VARREF 0x56456bf0cac0 <e12317#> {s27} @dt=0x56456c0b4dc0@(nw1)  clk [RV] <- VAR 0x56456c0b4ea0 <e12218#> {s3} @dt=0x56456c0b4dc0@(nw1)  clk INPUT PORT
    1:2:2: BEGIN 0x56456c0c3440 <e8626> {s27} [UNNAMED]
    1:2:2:1: ASSIGNDLY 0x56456c0c3890 <e12319#> {s28} @dt=0x56456c0b61e0@(nw1)
    1:2:2:1:1: VARREF 0x56456bf0cbe0 <e12320#> {s28} @dt=0x56456c0b51e0@(nw1)  register_write_memory [RV] <- VAR 0x56456c0b52c0 <e12221#> {s6} @dt=0x56456c0b51e0@(nw1)  register_write_memory INPUT PORT
    1:2:2:1:2: VARREF 0x56456bf0cd00 <e12318#> {s28} @dt=0x56456c0b61e0@(nw1)  register_write_writeback [LV] => VAR 0x56456c0b62c0 <e12230#> {s10} @dt=0x56456c0b61e0@(nw1)  register_write_writeback OUTPUT PORT
    1:2:2:1: ASSIGNDLY 0x56456c0c3d60 <e12322#> {s29} @dt=0x56456c0b67f0@(nw1)
    1:2:2:1:1: VARREF 0x56456bf0ce20 <e12323#> {s29} @dt=0x56456c0b5700@(nw1)  memory_to_register_memory [RV] <- VAR 0x56456c0b57e0 <e12224#> {s7} @dt=0x56456c0b5700@(nw1)  memory_to_register_memory INPUT PORT
    1:2:2:1:2: VARREF 0x56456bf0cf40 <e12321#> {s29} @dt=0x56456c0b67f0@(nw1)  memory_to_register_writeback [LV] => VAR 0x56456c0b68d0 <e12233#> {s11} @dt=0x56456c0b67f0@(nw1)  memory_to_register_writeback OUTPUT PORT
    1:2:2:1: ASSIGNDLY 0x56456c0c4200 <e12325#> {s30} @dt=0x56456c0b6e00@(nw1)
    1:2:2:1:1: VARREF 0x56456bf0d0b0 <e12326#> {s30} @dt=0x56456c0b5c10@(nw1)  hi_lo_register_write_memory [RV] <- VAR 0x56456c0b5cf0 <e12227#> {s8} @dt=0x56456c0b5c10@(nw1)  hi_lo_register_write_memory INPUT PORT
    1:2:2:1:2: VARREF 0x56456bf0d1d0 <e12324#> {s30} @dt=0x56456c0b6e00@(nw1)  hi_lo_register_write_writeback [LV] => VAR 0x56456c0b6ee0 <e12236#> {s12} @dt=0x56456c0b6e00@(nw1)  hi_lo_register_write_writeback OUTPUT PORT
    1:2:2:1: ASSIGNDLY 0x56456c0c4670 <e12328#> {s32} @dt=0x56456c0bdbb0@(nw32)
    1:2:2:1:1: VARREF 0x56456bf0d2f0 <e12329#> {s32} @dt=0x56456c0b7cc0@(nw32)  ALU_output_memory [RV] <- VAR 0x56456c0b81c0 <e12239#> {s14} @dt=0x56456c0b7cc0@(nw32)  ALU_output_memory INPUT PORT
    1:2:2:1:2: VARREF 0x56456bf0d410 <e12327#> {s32} @dt=0x56456c0bdbb0@(nw32)  ALU_output_writeback [LV] => VAR 0x56456c0be0b0 <e12279#> {s20} @dt=0x56456c0bdbb0@(nw32)  ALU_output_writeback OUTPUT PORT
    1:2:2:1: ASSIGNDLY 0x56456c0c4af0 <e12331#> {s33} @dt=0x56456c0beed0@(nw5)
    1:2:2:1:1: VARREF 0x56456bf0d530 <e12332#> {s33} @dt=0x56456c0b8fb0@(nw5)  write_register_memory [RV] <- VAR 0x56456c0b94b0 <e12247#> {s15} @dt=0x56456c0b8fb0@(nw5)  write_register_memory INPUT PORT
    1:2:2:1:2: VARREF 0x56456bf0d650 <e12330#> {s33} @dt=0x56456c0beed0@(nw5)  write_register_writeback [LV] => VAR 0x56456c0bf3d0 <e12287#> {s21} @dt=0x56456c0beed0@(nw5)  write_register_writeback OUTPUT PORT
    1:2:2:1: ASSIGNDLY 0x56456c0c4f50 <e12334#> {s34} @dt=0x56456c0c01d0@(nw32)
    1:2:2:1:1: VARREF 0x56456bf0d770 <e12335#> {s34} @dt=0x56456c0ba2a0@(nw32)  ALU_HI_output_memory [RV] <- VAR 0x56456c0ba7a0 <e12255#> {s16} @dt=0x56456c0ba2a0@(nw32)  ALU_HI_output_memory INPUT PORT
    1:2:2:1:2: VARREF 0x56456bf0d890 <e12333#> {s34} @dt=0x56456c0c01d0@(nw32)  ALU_HI_output_writeback [LV] => VAR 0x56456c0c06d0 <e12295#> {s22} @dt=0x56456c0c01d0@(nw32)  ALU_HI_output_writeback OUTPUT PORT
    1:2:2:1: ASSIGNDLY 0x56456c0c53b0 <e12337#> {s35} @dt=0x56456c0c14c0@(nw32)
    1:2:2:1:1: VARREF 0x56456bf29240 <e12338#> {s35} @dt=0x56456c0bb590@(nw32)  ALU_LO_output_memory [RV] <- VAR 0x56456c0bba90 <e12263#> {s17} @dt=0x56456c0bb590@(nw32)  ALU_LO_output_memory INPUT PORT
    1:2:2:1:2: VARREF 0x56456bf29360 <e12336#> {s35} @dt=0x56456c0c14c0@(nw32)  ALU_LO_output_writeback [LV] => VAR 0x56456c0c19c0 <e12303#> {s23} @dt=0x56456c0c14c0@(nw32)  ALU_LO_output_writeback OUTPUT PORT
    1:2:2:1: ASSIGNDLY 0x56456c0c5810 <e12340#> {s36} @dt=0x56456c0c27b0@(nw32)
    1:2:2:1:1: VARREF 0x56456bf29480 <e12341#> {s36} @dt=0x56456c0bc880@(nw32)  read_data_memory [RV] <- VAR 0x56456c0bcd80 <e12271#> {s18} @dt=0x56456c0bc880@(nw32)  read_data_memory INPUT PORT
    1:2:2:1:2: VARREF 0x56456bf295a0 <e12339#> {s36} @dt=0x56456c0c27b0@(nw32)  read_data_writeback [LV] => VAR 0x56456c0c2cb0 <e12311#> {s24} @dt=0x56456c0c27b0@(nw32)  read_data_writeback OUTPUT PORT
    3: TYPETABLE 0x56456bef75f0 <e2> {a0}
		   logic  -> BASICDTYPE 0x56456bfa8850 <e2678> {c405} @dt=this@(G/nw1)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0x56456bfc2590 <e3122> {e22} @dt=this@(G/w0)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0x56456bf787d0 <e1890> {c167} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0x56456bfa8850 <e2678> {c405} @dt=this@(G/nw1)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0x56456c0efdb0 <e12080> {k3} @dt=this@(G/nw1)  LOGIC_IMPLICIT [GENERIC] kwd=LOGIC_IMPLICIT
		detailed  ->  BASICDTYPE 0x56456c023970 <e5376> {i31} @dt=this@(G/w2)  logic [GENERIC] kwd=logic range=[1:0]
		detailed  ->  BASICDTYPE 0x56456bf78df0 <e1902> {c167} @dt=this@(G/w4)  logic [GENERIC] kwd=logic range=[3:0]
		detailed  ->  BASICDTYPE 0x56456c10fff0 <e12913#> {o6} @dt=this@(G/sw4)  logic [GENERIC] kwd=logic range=[3:0]
		detailed  ->  BASICDTYPE 0x56456c088c20 <e7438> {p49} @dt=this@(G/w5)  logic [GENERIC] kwd=logic range=[4:0]
		detailed  ->  BASICDTYPE 0x56456c116e00 <e14136#> {g21} @dt=this@(G/sw5)  logic [GENERIC] kwd=logic range=[4:0]
		detailed  ->  BASICDTYPE 0x56456c110820 <e13089#> {n19} @dt=this@(G/nw5)  logic [GENERIC] kwd=logic range=[4:0]
		detailed  ->  BASICDTYPE 0x56456bfc9f20 <e3365> {e33} @dt=this@(G/w6)  logic [GENERIC] kwd=logic range=[5:0]
		detailed  ->  BASICDTYPE 0x56456c123640 <e15512#> {e68} @dt=this@(G/sw6)  logic [GENERIC] kwd=logic range=[5:0]
		detailed  ->  BASICDTYPE 0x56456c110320 <e12925#> {o6} @dt=this@(G/w16)  logic [GENERIC] kwd=logic range=[15:0]
		detailed  ->  BASICDTYPE 0x56456bf78a10 <e1897> {c167} @dt=this@(G/w28)  logic [GENERIC] kwd=logic range=[27:0]
		detailed  ->  BASICDTYPE 0x56456bfe2b60 <e4026> {e63} @dt=this@(G/w31)  logic [GENERIC] kwd=logic range=[30:0]
		detailed  ->  BASICDTYPE 0x56456c10fd60 <e12894#> {o6} @dt=this@(G/wu32/1)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x56456bf2ad40 <e39> {c8} @dt=this@(G/swu32/1)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x56456c0316f0 <e5715> {j3} @dt=this@(G/swu32/2)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x56456c116b70 <e14115#> {g21} @dt=this@(G/wu32/3)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x56456bf38780 <e405> {c45} @dt=this@(G/swu32/3)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x56456bf44440 <e677> {c61} @dt=this@(G/swu32/4)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x56456c1105c0 <e13065#> {n19} @dt=this@(G/wu32/5)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x56456bf1eb70 <e34> {c8} @dt=this@(G/swu32/5)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x56456c11c190 <e14696#> {e22} @dt=this@(G/wu32/6)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x56456bf7a1f0 <e1937> {c171} @dt=this@(G/swu32/6)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x56456bfc9190 <e3340> {e31} @dt=this@(G/swu32/7)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x56456bf79040 <e1909> {c167} @dt=this@(G/w32)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x56456c0c8590 <e12388#> {r19} @dt=this@(G/sw32)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x56456bfc97b0 <e3353> {e31} @dt=this@(G/w64)  logic [GENERIC] kwd=logic range=[63:0]
		detailed  ->  BASICDTYPE 0x56456c11fd60 <e15106#> {e45} @dt=this@(G/sw64)  logic [GENERIC] kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x56456bf1eb70 <e34> {c8} @dt=this@(G/swu32/5)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456bf2ad40 <e39> {c8} @dt=this@(G/swu32/1)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456bf38780 <e405> {c45} @dt=this@(G/swu32/3)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456bf44440 <e677> {c61} @dt=this@(G/swu32/4)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456bf787d0 <e1890> {c167} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
    3:1: BASICDTYPE 0x56456bf78a10 <e1897> {c167} @dt=this@(G/w28)  logic [GENERIC] kwd=logic range=[27:0]
    3:1: BASICDTYPE 0x56456bf78df0 <e1902> {c167} @dt=this@(G/w4)  logic [GENERIC] kwd=logic range=[3:0]
    3:1: BASICDTYPE 0x56456bf79040 <e1909> {c167} @dt=this@(G/w32)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456bf7a1f0 <e1937> {c171} @dt=this@(G/swu32/6)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456bfa8850 <e2678> {c405} @dt=this@(G/nw1)  logic [GENERIC] kwd=logic
    3:1: BASICDTYPE 0x56456bfc2590 <e3122> {e22} @dt=this@(G/w0)  logic [GENERIC] kwd=logic
    3:1: BASICDTYPE 0x56456bfc9190 <e3340> {e31} @dt=this@(G/swu32/7)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456bfc97b0 <e3353> {e31} @dt=this@(G/w64)  logic [GENERIC] kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x56456bfc9f20 <e3365> {e33} @dt=this@(G/w6)  logic [GENERIC] kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x56456bfe2b60 <e4026> {e63} @dt=this@(G/w31)  logic [GENERIC] kwd=logic range=[30:0]
    3:1: BASICDTYPE 0x56456c023970 <e5376> {i31} @dt=this@(G/w2)  logic [GENERIC] kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x56456c0316f0 <e5715> {j3} @dt=this@(G/swu32/2)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456c088c20 <e7438> {p49} @dt=this@(G/w5)  logic [GENERIC] kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x56456c0efdb0 <e12080> {k3} @dt=this@(G/nw1)  LOGIC_IMPLICIT [GENERIC] kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x56456c031880 <e12088> {j3} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x56456c0f44d0 <e12096> {k3} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x56456c0f6d20 <e12104> {l3} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x56456c0b4dc0 <e12217#> {s3} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456c0b51e0 <e12220#> {s6} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456c0b5700 <e12223#> {s7} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456c0b5c10 <e12226#> {s8} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456c0b61e0 <e12229#> {s10} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456c0b67f0 <e12232#> {s11} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456c0b6e00 <e12235#> {s12} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456c0b7cc0 <e12238#> {s14} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456c0b8fb0 <e12246#> {s15} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x56456c0ba2a0 <e12254#> {s16} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456c0bb590 <e12262#> {s17} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456c0bc880 <e12270#> {s18} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456c0bdbb0 <e12278#> {s20} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456c0beed0 <e12286#> {s21} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x56456c0c01d0 <e12294#> {s22} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456c0c14c0 <e12302#> {s23} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456c0c27b0 <e12310#> {s24} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456c0a8410 <e12343#> {r3} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456c0a8930 <e12346#> {r4} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456c0a8e50 <e12349#> {r5} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456c0a9c90 <e12352#> {r7} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456c0aaf20 <e12360#> {r8} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456c0ac250 <e12368#> {r10} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456c0ad580 <e12376#> {r11} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456c0c8590 <e12388#> {r19} @dt=this@(G/sw32)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456c094380 <e12408#> {q3} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456c0947e0 <e12411#> {q6} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456c094c40 <e12414#> {q7} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456c095100 <e12417#> {q8} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456c095620 <e12420#> {q9} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456c095be0 <e12423#> {q11} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456c096200 <e12426#> {q12} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456c0967c0 <e12429#> {q13} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456c096de0 <e12432#> {q14} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456c097ce0 <e12435#> {q17} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456c098fd0 <e12443#> {q18} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456c09a2c0 <e12451#> {q19} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456c09b5b0 <e12459#> {q20} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456c09c8a0 <e12467#> {q21} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x56456c09dbd0 <e12475#> {q23} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456c09eec0 <e12483#> {q24} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456c0a01b0 <e12491#> {q25} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456c0a14a0 <e12499#> {q26} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456c0a27d0 <e12507#> {q27} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x56456c06f4f0 <e12543#> {p3} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456c06f910 <e12546#> {p4} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456c06fd30 <e12549#> {p7} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456c070190 <e12552#> {p8} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456c0705f0 <e12555#> {p9} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456c070b50 <e12558#> {p10} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456c0712d0 <e12561#> {p11} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456c0717f0 <e12564#> {p12} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456c072650 <e12567#> {p13} @dt=this@(nw6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x56456c0738b0 <e12575#> {p14} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x56456c074af0 <e12583#> {p15} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x56456c075d30 <e12591#> {p16} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x56456c076f70 <e12599#> {p17} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456c077950 <e12607#> {p19} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456c077eb0 <e12610#> {p20} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456c078470 <e12613#> {p21} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456c078a40 <e12616#> {p22} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456c079060 <e12619#> {p23} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456c079670 <e12622#> {p24} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456c07a530 <e12625#> {p25} @dt=this@(nw6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x56456c07b790 <e12633#> {p26} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x56456c07ca00 <e12641#> {p27} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x56456c07dc70 <e12649#> {p28} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x56456c07ef70 <e12657#> {p29} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456c0802a0 <e12665#> {p32} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456c081590 <e12673#> {p33} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456c0828c0 <e12681#> {p35} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456c083bf0 <e12689#> {p36} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456c065c80 <e12870#> {o3} @dt=this@(nw16)  logic kwd=logic range=[15:0]
    3:1: BASICDTYPE 0x56456c066e00 <e12878#> {o4} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456c10fd60 <e12894#> {o6} @dt=this@(G/wu32/1)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456c10fff0 <e12913#> {o6} @dt=this@(G/sw4)  logic [GENERIC] kwd=logic range=[3:0]
    3:1: BASICDTYPE 0x56456c110320 <e12925#> {o6} @dt=this@(G/w16)  logic [GENERIC] kwd=logic range=[15:0]
    3:1: BASICDTYPE 0x56456c0518d0 <e12939#> {n3} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456c051df0 <e12942#> {n4} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456c052310 <e12945#> {n5} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456c052830 <e12948#> {n6} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456c052bf0 <e12951#> {n6} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456c053970 <e12954#> {n7} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x56456c054150 <e12962#> {n7} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x56456c054930 <e12970#> {n7} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x56456c055b70 <e12978#> {n8} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456c056350 <e12986#> {n8} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456c056b30 <e12994#> {n8} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456c057da0 <e13002#> {n9} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456c0585b0 <e13010#> {n9} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: UNPACKARRAYDTYPE 0x56456c05a540 <e13027#> {n12} @dt=this@(nw32)u[31:0] refdt=0x56456c05a040(nw32) [31:0]
    3:1:2: RANGE 0x56456c059f40 <e6472> {n12}
    3:1:2:2: CONST 0x56456c059870 <e6468> {n12} @dt=0x56456bf1eb70@(G/swu32/5)  ?32?sh1f
    3:1:2:3: CONST 0x56456c059c70 <e6469> {n12} @dt=0x56456bf2ad40@(G/swu32/1)  ?32?sh0
    3:1: BASICDTYPE 0x56456c05a040 <e13021#> {n12} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456c05b270 <e13029#> {n13} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456c05b9a0 <e13037#> {n13} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456c05cb50 <e13045#> {n14} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456c05dd00 <e13053#> {n15} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456c1105c0 <e13065#> {n19} @dt=this@(G/wu32/5)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456c110820 <e13089#> {n19} @dt=this@(G/nw5)  logic [GENERIC] kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x56456c061b70 <e13165#> {n28} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456c04a410 <e13212#> {m2} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456c04b190 <e13215#> {m3} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456c04bad0 <e13223#> {m4} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456c04c930 <e13226#> {m5} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456c0f7130 <e13239#> {l6} @dt=this@(nw2)  logic kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x56456c0f77b0 <e13247#> {l7} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456c0d35e0 <e13284#> {l8} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456c0f0f20 <e13321#> {l9} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456c0fe3b0 <e13358#> {l10} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456c0feb90 <e13395#> {l12} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456c0f0010 <e13449#> {k6} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456c0f0270 <e13452#> {k7} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456c0f0840 <e13489#> {k8} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456c0f3370 <e13526#> {k10} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456c0f48c0 <e13574#> {k6} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456c0f4b20 <e13577#> {k7} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x56456c0f5380 <e13614#> {k8} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x56456c0f5be0 <e13651#> {k10} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x56456c0326e0 <e13699#> {j6} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456c033920 <e13707#> {j7} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456c013a40 <e13726#> {i2} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456c014540 <e13729#> {i3} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x56456c015700 <e13737#> {i4} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x56456c016940 <e13745#> {i5} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x56456c017b80 <e13753#> {i6} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x56456c018e00 <e13761#> {i7} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x56456c019780 <e13769#> {i8} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456c019ce0 <e13772#> {i9} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456c01ab80 <e13775#> {i10} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x56456c01b500 <e13783#> {i11} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456c01ba60 <e13786#> {i12} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456c01c8c0 <e13789#> {i13} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x56456c01d2c0 <e13797#> {i14} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456c01d850 <e13800#> {i16} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456c01dda0 <e13803#> {i17} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456c01e380 <e13806#> {i18} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456c01e990 <e13809#> {i19} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456c01ef80 <e13812#> {i20} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456c01fe70 <e13815#> {i21} @dt=this@(nw2)  logic kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x56456c0211a0 <e13823#> {i22} @dt=this@(nw2)  logic kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x56456c021aa0 <e13831#> {i25} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456c021ed0 <e13834#> {i26} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456c00b360 <e14018#> {h3} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456c00c5a0 <e14026#> {h4} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456c00cf20 <e14034#> {h6} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456bff4250 <e14045#> {g3} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456bff4b50 <e14053#> {g5} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456bff5070 <e14056#> {g6} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456bff5590 <e14059#> {g7} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456bff5ab0 <e14062#> {g8} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456bff6010 <e14065#> {g9} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456bff6570 <e14068#> {g10} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456bff6ad0 <e14071#> {g11} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456bff7950 <e14074#> {g12} @dt=this@(nw6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x56456bff8af0 <e14082#> {g16} @dt=this@(nw6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x56456bff9c10 <e14090#> {g17} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x56456bffad30 <e14098#> {g18} @dt=this@(nw6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x56456c116b70 <e14115#> {g21} @dt=this@(G/wu32/3)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456c116e00 <e14136#> {g21} @dt=this@(G/sw5)  logic [GENERIC] kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x56456bfeb7c0 <e14488#> {f3} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456bfebce0 <e14491#> {f4} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456bfec240 <e14494#> {f6} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456bfb40b0 <e14501#> {e4} @dt=this@(nw6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x56456bfb51f0 <e14509#> {e5} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456bfb6430 <e14517#> {e6} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456bfb76b0 <e14525#> {e8} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456bfb88f0 <e14533#> {e9} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456bfb9b90 <e14541#> {e10} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456bfbad10 <e14549#> {e14} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x56456bfbbe90 <e14557#> {e15} @dt=this@(nw64)  logic kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x56456bfbd010 <e14565#> {e16} @dt=this@(nw64)  logic kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x56456bfbe190 <e14573#> {e17} @dt=this@(nw64)  logic kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x56456bfbf310 <e14581#> {e18} @dt=this@(nw64)  logic kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x56456bfc0490 <e14589#> {e19} @dt=this@(nw64)  logic kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x56456c11c190 <e14696#> {e22} @dt=this@(G/wu32/6)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456c11fd60 <e15106#> {e45} @dt=this@(G/sw64)  logic [GENERIC] kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x56456c123640 <e15512#> {e68} @dt=this@(G/sw6)  logic [GENERIC] kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x56456bfaade0 <e15574#> {d3} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456bfab5c0 <e15582#> {d3} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456bfac800 <e15590#> {d4} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456bf0a940 <e15608#> {c5} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456bf1b680 <e15611#> {c6} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456bf1d760 <e15614#> {c7} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456bf2afc0 <e15617#> {c8} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456bf2b780 <e15625#> {c11} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456bf2c260 <e15628#> {c14} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456bf2d0e0 <e15636#> {c15} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456bf2e0a0 <e15644#> {c18} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456bf2e8e0 <e15652#> {c19} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456bf2ed00 <e15655#> {c20} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456bf2f8e0 <e15658#> {c21} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456bf30960 <e15666#> {c22} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456bf31200 <e15674#> {c25} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456bf31600 <e15677#> {c27} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456bf32380 <e15680#> {c31} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456bf33500 <e15688#> {c32} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456bf34640 <e15696#> {c33} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456bf357a0 <e15704#> {c34} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456bf35fe0 <e15712#> {c36} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456bf36420 <e15715#> {c37} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456bf36840 <e15718#> {c38} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456bf36c80 <e15721#> {c39} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456bf370e0 <e15724#> {c40} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456bf37500 <e15727#> {c41} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456bf37900 <e15730#> {c42} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456bf37d00 <e15733#> {c43} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456bf38100 <e15736#> {c44} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456bf38e40 <e15739#> {c45} @dt=this@(nw6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x56456bf39fc0 <e15747#> {c50} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456bf3b120 <e15755#> {c51} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456bf3c260 <e15763#> {c52} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456bf3d380 <e15771#> {c54} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x56456bf3da80 <e15779#> {c54} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x56456bf405a0 <e15881#> {c57} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x56456bf40ca0 <e15889#> {c57} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x56456bf437c0 <e15991#> {c60} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x56456bf455e0 <e16046#> {c62} @dt=this@(nw16)  logic kwd=logic range=[15:0]
    3:1: BASICDTYPE 0x56456bf472e0 <e16101#> {c65} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456bf48200 <e16109#> {c66} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456bf49320 <e16117#> {c67} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456bf4a440 <e16125#> {c68} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456bf4b620 <e16133#> {c69} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456bf4c770 <e16141#> {c70} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456bf4d0c0 <e16149#> {c73} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456bf4d580 <e16152#> {c74} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456bf4d9f0 <e16155#> {c75} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456bf4e780 <e16158#> {c76} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x56456bf4f030 <e16166#> {c77} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456bf4fdc0 <e16169#> {c78} @dt=this@(nw6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x56456bf506c0 <e16177#> {c79} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456bf50b30 <e16180#> {c80} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456bf51910 <e16183#> {c83} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456bf52af0 <e16191#> {c84} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456bf53c80 <e16199#> {c85} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456bf54e30 <e16207#> {c86} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456bf55fe0 <e16215#> {c87} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456bf57190 <e16223#> {c88} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456bf58340 <e16231#> {c89} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456bf594f0 <e16239#> {c90} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456bf5a630 <e16247#> {c91} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x56456bf5b780 <e16255#> {c92} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x56456bf5c8d0 <e16263#> {c93} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x56456bf5da90 <e16271#> {c94} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456bf5e380 <e16279#> {c97} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456bf5f110 <e16282#> {c98} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x56456bf5fa10 <e16290#> {c99} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456bf5fe80 <e16293#> {c100} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456bf60360 <e16296#> {c101} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456bf61110 <e16299#> {c104} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456bf622c0 <e16307#> {c105} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456bf63470 <e16315#> {c106} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456bf64620 <e16323#> {c107} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456bf657d0 <e16331#> {c108} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456bf66110 <e16339#> {c111} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456bf665d0 <e16342#> {c112} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456bf66a90 <e16345#> {c113} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456bf67890 <e16348#> {c116} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x56456bf68a20 <e16356#> {c117} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456bf69bd0 <e16364#> {c118} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456bf6ad80 <e16372#> {c119} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456bf6bf30 <e16380#> {c120} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456bf6d0e0 <e16388#> {c121} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456bf6d960 <e16396#> {c124} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456bf6dd90 <e16399#> {c125} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456bf6e230 <e16402#> {c126} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456bf6e6c0 <e16405#> {c127} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456bf6eb50 <e16408#> {c128} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56456bf6f8e0 <e16411#> {c129} @dt=this@(nw2)  logic kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x56456bf70a90 <e16419#> {c130} @dt=this@(nw2)  logic kwd=logic range=[1:0]
