#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000028031e14360 .scope module, "cpu_full_tb" "cpu_full_tb" 2 1;
 .timescale 0 0;
v0000028031e9b3d0_0 .var "clk", 0 0;
v0000028031e9b1f0_0 .var "instr", 7 0;
v0000028031e9b470_0 .var "reset", 0 0;
S_0000028031e42740 .scope module, "DUT" "cpu_top" 2 7, 3 1 0, S_0000028031e14360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 8 "instr";
v0000028031e970f0_0 .net "alu_op", 2 0, L_0000028031e9ad90;  1 drivers
v0000028031e986d0_0 .net "alu_out", 7 0, v0000028031e0f7f0_0;  1 drivers
v0000028031e97a50_0 .net "bus_a", 7 0, L_0000028031e10c30;  1 drivers
v0000028031e98a90_0 .net "bus_b", 7 0, L_0000028031e10ca0;  1 drivers
v0000028031e988b0_0 .net "c_alu", 0 0, L_0000028031e9b970;  1 drivers
v0000028031e989f0_0 .net "clk", 0 0, v0000028031e9b3d0_0;  1 drivers
v0000028031e97f50_0 .net "cw", 15 0, v0000028031e0f430_0;  1 drivers
v0000028031e98bd0_0 .net "flag_write", 0 0, L_0000028031e9a110;  1 drivers
v0000028031e97cd0_0 .net "instr", 7 0, v0000028031e9b1f0_0;  1 drivers
v0000028031e97410_0 .net "ir_out", 7 0, v0000028031e98310_0;  1 drivers
v0000028031e98c70_0 .net "reg_write", 0 0, L_0000028031e9a890;  1 drivers
v0000028031e97190_0 .net "reset", 0 0, v0000028031e9b470_0;  1 drivers
v0000028031e96e70_0 .net "sel_a", 2 0, L_0000028031e99df0;  1 drivers
v0000028031e97d70_0 .net "sel_b", 2 0, L_0000028031e9b830;  1 drivers
v0000028031e96f10_0 .net "sel_d", 2 0, L_0000028031e9a4d0;  1 drivers
v0000028031e974b0_0 .net "uaddr", 3 0, v0000028031e97ff0_0;  1 drivers
v0000028031e97eb0_0 .net "z_alu", 0 0, L_0000028031e9a930;  1 drivers
S_0000028031e43c60 .scope module, "ALU" "alu" 3 57, 4 1 0, S_0000028031e42740;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 3 "opr";
    .port_info 3 /OUTPUT 8 "y";
    .port_info 4 /OUTPUT 1 "z";
    .port_info 5 /OUTPUT 1 "c";
v0000028031e0fc50_0 .net *"_ivl_0", 31 0, L_0000028031e9b650;  1 drivers
L_0000028031ed0160 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000028031e0ff70_0 .net *"_ivl_3", 23 0, L_0000028031ed0160;  1 drivers
L_0000028031ed01a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000028031e101f0_0 .net/2u *"_ivl_4", 31 0, L_0000028031ed01a8;  1 drivers
v0000028031e0f930_0 .net "a", 7 0, L_0000028031e10c30;  alias, 1 drivers
v0000028031e0fa70_0 .net "b", 7 0, L_0000028031e10ca0;  alias, 1 drivers
v0000028031e0f6b0_0 .net "c", 0 0, L_0000028031e9b970;  alias, 1 drivers
v0000028031e10010_0 .net "opr", 2 0, L_0000028031e9ad90;  alias, 1 drivers
v0000028031e0fe30_0 .var "temp", 8 0;
v0000028031e0f7f0_0 .var "y", 7 0;
v0000028031e0fb10_0 .net "z", 0 0, L_0000028031e9a930;  alias, 1 drivers
E_0000028031e3fe30 .event anyedge, v0000028031e10010_0, v0000028031e0f930_0, v0000028031e0fa70_0, v0000028031e0fe30_0;
L_0000028031e9b650 .concat [ 8 24 0 0], v0000028031e0f7f0_0, L_0000028031ed0160;
L_0000028031e9a930 .cmp/eq 32, L_0000028031e9b650, L_0000028031ed01a8;
L_0000028031e9b970 .part v0000028031e0fe30_0, 8, 1;
S_0000028031e43df0 .scope module, "CM" "control_memory" 3 30, 5 1 0, S_0000028031e42740;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "addr";
    .port_info 1 /OUTPUT 16 "cw";
v0000028031e0fbb0_0 .net "addr", 3 0, v0000028031e97ff0_0;  alias, 1 drivers
v0000028031e0f430_0 .var "cw", 15 0;
E_0000028031e40770 .event anyedge, v0000028031e0fbb0_0;
S_0000028031e22ea0 .scope module, "CU" "cu" 3 35, 6 1 0, S_0000028031e42740;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "cw";
    .port_info 1 /OUTPUT 1 "reg_write";
    .port_info 2 /OUTPUT 1 "flag_write";
    .port_info 3 /OUTPUT 3 "sel_a";
    .port_info 4 /OUTPUT 3 "sel_b";
    .port_info 5 /OUTPUT 3 "sel_d";
    .port_info 6 /OUTPUT 3 "alu_op";
v0000028031e0f390_0 .net "alu_op", 2 0, L_0000028031e9ad90;  alias, 1 drivers
v0000028031e0f4d0_0 .net "cw", 15 0, v0000028031e0f430_0;  alias, 1 drivers
v0000028031e0f890_0 .net "flag_write", 0 0, L_0000028031e9a110;  alias, 1 drivers
v0000028031e0f9d0_0 .net "reg_write", 0 0, L_0000028031e9a890;  alias, 1 drivers
v0000028031e0fcf0_0 .net "sel_a", 2 0, L_0000028031e99df0;  alias, 1 drivers
v0000028031e0f570_0 .net "sel_b", 2 0, L_0000028031e9b830;  alias, 1 drivers
v0000028031e0fed0_0 .net "sel_d", 2 0, L_0000028031e9a4d0;  alias, 1 drivers
L_0000028031e9a890 .part v0000028031e0f430_0, 15, 1;
L_0000028031e9a110 .part v0000028031e0f430_0, 14, 1;
L_0000028031e99df0 .part v0000028031e0f430_0, 11, 3;
L_0000028031e9b830 .part v0000028031e0f430_0, 8, 3;
L_0000028031e9a4d0 .part v0000028031e0f430_0, 5, 3;
L_0000028031e9ad90 .part v0000028031e0f430_0, 2, 3;
S_0000028031e23030 .scope module, "FLAGS" "flags" 3 66, 7 1 0, S_0000028031e42740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "flag_write";
    .port_info 3 /INPUT 1 "z_in";
    .port_info 4 /INPUT 1 "c_in";
    .port_info 5 /OUTPUT 1 "z";
    .port_info 6 /OUTPUT 1 "c";
v0000028031e972d0_0 .var "c", 0 0;
v0000028031e97b90_0 .net "c_in", 0 0, L_0000028031e9b970;  alias, 1 drivers
v0000028031e98950_0 .net "clk", 0 0, v0000028031e9b3d0_0;  alias, 1 drivers
v0000028031e981d0_0 .net "flag_write", 0 0, L_0000028031e9a110;  alias, 1 drivers
v0000028031e97230_0 .net "reset", 0 0, v0000028031e9b470_0;  alias, 1 drivers
v0000028031e97730_0 .var "z", 0 0;
v0000028031e983b0_0 .net "z_in", 0 0, L_0000028031e9a930;  alias, 1 drivers
E_0000028031e407f0 .event posedge, v0000028031e98950_0;
S_0000028031e226d0 .scope module, "IR" "instruction_register" 3 16, 8 1 0, S_0000028031e42740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "load";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
v0000028031e977d0_0 .net "clk", 0 0, v0000028031e9b3d0_0;  alias, 1 drivers
v0000028031e98270_0 .net "in", 7 0, v0000028031e9b1f0_0;  alias, 1 drivers
L_0000028031ed0088 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000028031e97910_0 .net "load", 0 0, L_0000028031ed0088;  1 drivers
v0000028031e98310_0 .var "out", 7 0;
S_0000028031e22860 .scope module, "MS" "micro_sequencer" 3 23, 9 1 0, S_0000028031e42740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 8 "opcode";
    .port_info 3 /OUTPUT 4 "uaddr";
v0000028031e97550_0 .net "clk", 0 0, v0000028031e9b3d0_0;  alias, 1 drivers
v0000028031e97870_0 .net "opcode", 7 0, v0000028031e98310_0;  alias, 1 drivers
v0000028031e96fb0_0 .net "reset", 0 0, v0000028031e9b470_0;  alias, 1 drivers
v0000028031e97ff0_0 .var "uaddr", 3 0;
S_0000028031e1f130 .scope module, "RF" "gpr" 3 45, 10 1 0, S_0000028031e42740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "reg_write";
    .port_info 3 /INPUT 3 "sel_a";
    .port_info 4 /INPUT 3 "sel_b";
    .port_info 5 /INPUT 3 "sel_d";
    .port_info 6 /INPUT 8 "data_in";
    .port_info 7 /OUTPUT 8 "bus_a";
    .port_info 8 /OUTPUT 8 "bus_b";
L_0000028031e10c30 .functor BUFZ 8, L_0000028031e9bb50, C4<00000000>, C4<00000000>, C4<00000000>;
L_0000028031e10ca0 .functor BUFZ 8, L_0000028031e9a6b0, C4<00000000>, C4<00000000>, C4<00000000>;
v0000028031e98450_0 .net *"_ivl_0", 7 0, L_0000028031e9bb50;  1 drivers
v0000028031e98770_0 .net *"_ivl_10", 4 0, L_0000028031e9b8d0;  1 drivers
L_0000028031ed0118 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000028031e97370_0 .net *"_ivl_13", 1 0, L_0000028031ed0118;  1 drivers
v0000028031e98130_0 .net *"_ivl_2", 4 0, L_0000028031e9a610;  1 drivers
L_0000028031ed00d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000028031e96dd0_0 .net *"_ivl_5", 1 0, L_0000028031ed00d0;  1 drivers
v0000028031e979b0_0 .net *"_ivl_8", 7 0, L_0000028031e9a6b0;  1 drivers
v0000028031e97050_0 .net "bus_a", 7 0, L_0000028031e10c30;  alias, 1 drivers
v0000028031e97af0_0 .net "bus_b", 7 0, L_0000028031e10ca0;  alias, 1 drivers
v0000028031e97e10_0 .net "clk", 0 0, v0000028031e9b3d0_0;  alias, 1 drivers
v0000028031e98090_0 .net "data_in", 7 0, v0000028031e0f7f0_0;  alias, 1 drivers
v0000028031e98810_0 .var/i "i", 31 0;
v0000028031e984f0 .array "r", 7 0, 7 0;
v0000028031e98b30_0 .net "reg_write", 0 0, L_0000028031e9a890;  alias, 1 drivers
v0000028031e97c30_0 .net "reset", 0 0, v0000028031e9b470_0;  alias, 1 drivers
v0000028031e975f0_0 .net "sel_a", 2 0, L_0000028031e99df0;  alias, 1 drivers
v0000028031e98590_0 .net "sel_b", 2 0, L_0000028031e9b830;  alias, 1 drivers
v0000028031e98630_0 .net "sel_d", 2 0, L_0000028031e9a4d0;  alias, 1 drivers
L_0000028031e9bb50 .array/port v0000028031e984f0, L_0000028031e9a610;
L_0000028031e9a610 .concat [ 3 2 0 0], L_0000028031e99df0, L_0000028031ed00d0;
L_0000028031e9a6b0 .array/port v0000028031e984f0, L_0000028031e9b8d0;
L_0000028031e9b8d0 .concat [ 3 2 0 0], L_0000028031e9b830, L_0000028031ed0118;
S_0000028031e425b0 .scope module, "shifter" "shifter" 11 1;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /INPUT 2 "sel";
    .port_info 2 /OUTPUT 8 "out";
o0000028031e47248 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0000028031e9bc90_0 .net "in", 7 0, o0000028031e47248;  0 drivers
v0000028031e9a7f0_0 .var "out", 7 0;
o0000028031e472a8 .functor BUFZ 2, C4<zz>; HiZ drive
v0000028031e9ac50_0 .net "sel", 1 0, o0000028031e472a8;  0 drivers
E_0000028031e40630 .event anyedge, v0000028031e9ac50_0, v0000028031e9bc90_0;
    .scope S_0000028031e226d0;
T_0 ;
    %wait E_0000028031e407f0;
    %load/vec4 v0000028031e97910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0000028031e98270_0;
    %assign/vec4 v0000028031e98310_0, 0;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000028031e22860;
T_1 ;
    %wait E_0000028031e407f0;
    %load/vec4 v0000028031e96fb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000028031e97ff0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000028031e97870_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000028031e97ff0_0, 0;
    %jmp T_1.6;
T_1.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000028031e97ff0_0, 0;
    %jmp T_1.6;
T_1.3 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000028031e97ff0_0, 0;
    %jmp T_1.6;
T_1.4 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000028031e97ff0_0, 0;
    %jmp T_1.6;
T_1.6 ;
    %pop/vec4 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000028031e43df0;
T_2 ;
    %wait E_0000028031e40770;
    %load/vec4 v0000028031e0fbb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000028031e0f430_0, 0, 16;
    %jmp T_2.4;
T_2.0 ;
    %pushi/vec4 12368, 0, 16;
    %store/vec4 v0000028031e0f430_0, 0, 16;
    %jmp T_2.4;
T_2.1 ;
    %pushi/vec4 13536, 0, 16;
    %store/vec4 v0000028031e0f430_0, 0, 16;
    %jmp T_2.4;
T_2.2 ;
    %pushi/vec4 14656, 0, 16;
    %store/vec4 v0000028031e0f430_0, 0, 16;
    %jmp T_2.4;
T_2.4 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000028031e1f130;
T_3 ;
    %wait E_0000028031e407f0;
    %load/vec4 v0000028031e97c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028031e98810_0, 0, 32;
T_3.2 ;
    %load/vec4 v0000028031e98810_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0000028031e98810_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028031e984f0, 0, 4;
    %load/vec4 v0000028031e98810_0;
    %addi 1, 0, 32;
    %store/vec4 v0000028031e98810_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000028031e98b30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0000028031e98090_0;
    %load/vec4 v0000028031e98630_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028031e984f0, 0, 4;
T_3.4 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000028031e43c60;
T_4 ;
    %wait E_0000028031e3fe30;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0000028031e0fe30_0, 0, 9;
    %load/vec4 v0000028031e10010_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0000028031e0fe30_0, 0, 9;
    %jmp T_4.8;
T_4.0 ;
    %load/vec4 v0000028031e0f930_0;
    %pad/u 9;
    %load/vec4 v0000028031e0fa70_0;
    %pad/u 9;
    %add;
    %store/vec4 v0000028031e0fe30_0, 0, 9;
    %jmp T_4.8;
T_4.1 ;
    %load/vec4 v0000028031e0f930_0;
    %pad/u 9;
    %load/vec4 v0000028031e0fa70_0;
    %pad/u 9;
    %sub;
    %store/vec4 v0000028031e0fe30_0, 0, 9;
    %jmp T_4.8;
T_4.2 ;
    %load/vec4 v0000028031e0f930_0;
    %pad/u 9;
    %load/vec4 v0000028031e0fa70_0;
    %pad/u 9;
    %and;
    %store/vec4 v0000028031e0fe30_0, 0, 9;
    %jmp T_4.8;
T_4.3 ;
    %load/vec4 v0000028031e0f930_0;
    %pad/u 9;
    %load/vec4 v0000028031e0fa70_0;
    %pad/u 9;
    %or;
    %store/vec4 v0000028031e0fe30_0, 0, 9;
    %jmp T_4.8;
T_4.4 ;
    %load/vec4 v0000028031e0f930_0;
    %pad/u 9;
    %load/vec4 v0000028031e0fa70_0;
    %pad/u 9;
    %xor;
    %store/vec4 v0000028031e0fe30_0, 0, 9;
    %jmp T_4.8;
T_4.5 ;
    %load/vec4 v0000028031e0fa70_0;
    %pad/u 9;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000028031e0fe30_0, 0, 9;
    %jmp T_4.8;
T_4.6 ;
    %load/vec4 v0000028031e0fa70_0;
    %pad/u 9;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000028031e0fe30_0, 0, 9;
    %jmp T_4.8;
T_4.8 ;
    %pop/vec4 1;
    %load/vec4 v0000028031e0fe30_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0000028031e0f7f0_0, 0, 8;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000028031e23030;
T_5 ;
    %wait E_0000028031e407f0;
    %load/vec4 v0000028031e97230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028031e97730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028031e972d0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000028031e981d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0000028031e983b0_0;
    %assign/vec4 v0000028031e97730_0, 0;
    %load/vec4 v0000028031e97b90_0;
    %assign/vec4 v0000028031e972d0_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000028031e14360;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028031e9b3d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028031e9b470_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0000028031e14360;
T_7 ;
    %delay 5, 0;
    %load/vec4 v0000028031e9b3d0_0;
    %inv;
    %store/vec4 v0000028031e9b3d0_0, 0, 1;
    %jmp T_7;
    .thread T_7;
    .scope S_0000028031e14360;
T_8 ;
    %vpi_call 2 16 "$display", "===== CPU FULL FUNCTIONAL TEST =====" {0 0 0};
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028031e9b470_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028031e984f0, 4, 0;
    %pushi/vec4 5, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028031e984f0, 4, 0;
    %pushi/vec4 3, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028031e984f0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028031e984f0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028031e984f0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028031e984f0, 4, 0;
    %vpi_call 2 27 "$display", "\012--- GPR READ TEST ---" {0 0 0};
    %delay 1, 0;
    %vpi_call 2 29 "$display", "R1=%h R2=%h", &A<v0000028031e984f0, 1>, &A<v0000028031e984f0, 2> {0 0 0};
    %vpi_call 2 31 "$display", "\012--- ALU ADD TEST (opcode 01) ---" {0 0 0};
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0000028031e9b1f0_0, 0, 8;
    %delay 10, 0;
    %vpi_call 2 34 "$display", "Expected R3 = 08, Actual R3 = %h", &A<v0000028031e984f0, 3> {0 0 0};
    %vpi_call 2 36 "$display", "\012--- ALU SUB TEST (opcode 02) ---" {0 0 0};
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0000028031e9b1f0_0, 0, 8;
    %delay 10, 0;
    %vpi_call 2 39 "$display", "Expected R4 = 05, Actual R4 = %h", &A<v0000028031e984f0, 4> {0 0 0};
    %vpi_call 2 41 "$display", "\012--- ALU AND TEST (opcode 03) ---" {0 0 0};
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0000028031e9b1f0_0, 0, 8;
    %delay 10, 0;
    %vpi_call 2 44 "$display", "Expected R5 = 01, Actual R5 = %h", &A<v0000028031e984f0, 5> {0 0 0};
    %vpi_call 2 46 "$display", "\012--- FLAG TEST ---" {0 0 0};
    %vpi_call 2 47 "$display", "Z flag = %b, C flag = %b", v0000028031e97730_0, v0000028031e972d0_0 {0 0 0};
    %vpi_call 2 49 "$display", "\012--- MICROSEQUENCER TEST ---" {0 0 0};
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0000028031e9b1f0_0, 0, 8;
    %delay 10, 0;
    %vpi_call 2 51 "$display", "Opcode 01 -> uaddr = %d", v0000028031e97ff0_0 {0 0 0};
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0000028031e9b1f0_0, 0, 8;
    %delay 10, 0;
    %vpi_call 2 53 "$display", "Opcode 02 -> uaddr = %d", v0000028031e97ff0_0 {0 0 0};
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0000028031e9b1f0_0, 0, 8;
    %delay 10, 0;
    %vpi_call 2 55 "$display", "Opcode 03 -> uaddr = %d", v0000028031e97ff0_0 {0 0 0};
    %vpi_call 2 57 "$display", "\012--- CONTROL WORD TEST ---" {0 0 0};
    %vpi_call 2 58 "$display", "Control Word = %b", v0000028031e0f430_0 {0 0 0};
    %vpi_call 2 60 "$display", "\012===== ALL TESTS COMPLETED =====" {0 0 0};
    %vpi_call 2 61 "$finish" {0 0 0};
    %end;
    .thread T_8;
    .scope S_0000028031e425b0;
T_9 ;
    %wait E_0000028031e40630;
    %load/vec4 v0000028031e9ac50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %jmp T_9.4;
T_9.0 ;
    %load/vec4 v0000028031e9bc90_0;
    %store/vec4 v0000028031e9a7f0_0, 0, 8;
    %jmp T_9.4;
T_9.1 ;
    %load/vec4 v0000028031e9bc90_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000028031e9a7f0_0, 0, 8;
    %jmp T_9.4;
T_9.2 ;
    %load/vec4 v0000028031e9bc90_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000028031e9a7f0_0, 0, 8;
    %jmp T_9.4;
T_9.3 ;
    %load/vec4 v0000028031e9bc90_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0000028031e9bc90_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000028031e9a7f0_0, 0, 8;
    %jmp T_9.4;
T_9.4 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "testbench/cpu_full_tb.v";
    "rtl/top/cpu_top.v";
    "rtl/datapath/alu.v";
    "rtl/control/control_memory.v";
    "rtl/control/cu.v";
    "rtl/datapath/flags.v";
    "rtl/control/instruction_register.v";
    "rtl/control/micro_sequencer.v";
    "rtl/datapath/gpr.v";
    "rtl/datapath/shifter.v";
