
STM32_FAN_PWM_FG.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000040a0  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000f0  080041ac  080041ac  000141ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800429c  0800429c  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  0800429c  0800429c  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800429c  0800429c  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800429c  0800429c  0001429c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080042a0  080042a0  000142a0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  080042a4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000114  20000070  08004314  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000184  08004314  00020184  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000c18f  00000000  00000000  00020099  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001e07  00000000  00000000  0002c228  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000c98  00000000  00000000  0002e030  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000bc0  00000000  00000000  0002ecc8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00018b0d  00000000  00000000  0002f888  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000a5c8  00000000  00000000  00048395  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0008b59a  00000000  00000000  0005295d  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000ddef7  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003b74  00000000  00000000  000ddf74  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000070 	.word	0x20000070
 8000128:	00000000 	.word	0x00000000
 800012c:	08004194 	.word	0x08004194

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000074 	.word	0x20000074
 8000148:	08004194 	.word	0x08004194

0800014c <__aeabi_frsub>:
 800014c:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000150:	e002      	b.n	8000158 <__addsf3>
 8000152:	bf00      	nop

08000154 <__aeabi_fsub>:
 8000154:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000158 <__addsf3>:
 8000158:	0042      	lsls	r2, r0, #1
 800015a:	bf1f      	itttt	ne
 800015c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000160:	ea92 0f03 	teqne	r2, r3
 8000164:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000168:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800016c:	d06a      	beq.n	8000244 <__addsf3+0xec>
 800016e:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000172:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000176:	bfc1      	itttt	gt
 8000178:	18d2      	addgt	r2, r2, r3
 800017a:	4041      	eorgt	r1, r0
 800017c:	4048      	eorgt	r0, r1
 800017e:	4041      	eorgt	r1, r0
 8000180:	bfb8      	it	lt
 8000182:	425b      	neglt	r3, r3
 8000184:	2b19      	cmp	r3, #25
 8000186:	bf88      	it	hi
 8000188:	4770      	bxhi	lr
 800018a:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 800018e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000192:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000196:	bf18      	it	ne
 8000198:	4240      	negne	r0, r0
 800019a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800019e:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 80001a2:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 80001a6:	bf18      	it	ne
 80001a8:	4249      	negne	r1, r1
 80001aa:	ea92 0f03 	teq	r2, r3
 80001ae:	d03f      	beq.n	8000230 <__addsf3+0xd8>
 80001b0:	f1a2 0201 	sub.w	r2, r2, #1
 80001b4:	fa41 fc03 	asr.w	ip, r1, r3
 80001b8:	eb10 000c 	adds.w	r0, r0, ip
 80001bc:	f1c3 0320 	rsb	r3, r3, #32
 80001c0:	fa01 f103 	lsl.w	r1, r1, r3
 80001c4:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 80001c8:	d502      	bpl.n	80001d0 <__addsf3+0x78>
 80001ca:	4249      	negs	r1, r1
 80001cc:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 80001d0:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 80001d4:	d313      	bcc.n	80001fe <__addsf3+0xa6>
 80001d6:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80001da:	d306      	bcc.n	80001ea <__addsf3+0x92>
 80001dc:	0840      	lsrs	r0, r0, #1
 80001de:	ea4f 0131 	mov.w	r1, r1, rrx
 80001e2:	f102 0201 	add.w	r2, r2, #1
 80001e6:	2afe      	cmp	r2, #254	; 0xfe
 80001e8:	d251      	bcs.n	800028e <__addsf3+0x136>
 80001ea:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 80001ee:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80001f2:	bf08      	it	eq
 80001f4:	f020 0001 	biceq.w	r0, r0, #1
 80001f8:	ea40 0003 	orr.w	r0, r0, r3
 80001fc:	4770      	bx	lr
 80001fe:	0049      	lsls	r1, r1, #1
 8000200:	eb40 0000 	adc.w	r0, r0, r0
 8000204:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 8000208:	f1a2 0201 	sub.w	r2, r2, #1
 800020c:	d1ed      	bne.n	80001ea <__addsf3+0x92>
 800020e:	fab0 fc80 	clz	ip, r0
 8000212:	f1ac 0c08 	sub.w	ip, ip, #8
 8000216:	ebb2 020c 	subs.w	r2, r2, ip
 800021a:	fa00 f00c 	lsl.w	r0, r0, ip
 800021e:	bfaa      	itet	ge
 8000220:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000224:	4252      	neglt	r2, r2
 8000226:	4318      	orrge	r0, r3
 8000228:	bfbc      	itt	lt
 800022a:	40d0      	lsrlt	r0, r2
 800022c:	4318      	orrlt	r0, r3
 800022e:	4770      	bx	lr
 8000230:	f092 0f00 	teq	r2, #0
 8000234:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000238:	bf06      	itte	eq
 800023a:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 800023e:	3201      	addeq	r2, #1
 8000240:	3b01      	subne	r3, #1
 8000242:	e7b5      	b.n	80001b0 <__addsf3+0x58>
 8000244:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000248:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800024c:	bf18      	it	ne
 800024e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000252:	d021      	beq.n	8000298 <__addsf3+0x140>
 8000254:	ea92 0f03 	teq	r2, r3
 8000258:	d004      	beq.n	8000264 <__addsf3+0x10c>
 800025a:	f092 0f00 	teq	r2, #0
 800025e:	bf08      	it	eq
 8000260:	4608      	moveq	r0, r1
 8000262:	4770      	bx	lr
 8000264:	ea90 0f01 	teq	r0, r1
 8000268:	bf1c      	itt	ne
 800026a:	2000      	movne	r0, #0
 800026c:	4770      	bxne	lr
 800026e:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000272:	d104      	bne.n	800027e <__addsf3+0x126>
 8000274:	0040      	lsls	r0, r0, #1
 8000276:	bf28      	it	cs
 8000278:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 800027c:	4770      	bx	lr
 800027e:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000282:	bf3c      	itt	cc
 8000284:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000288:	4770      	bxcc	lr
 800028a:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 800028e:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000292:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000296:	4770      	bx	lr
 8000298:	ea7f 6222 	mvns.w	r2, r2, asr #24
 800029c:	bf16      	itet	ne
 800029e:	4608      	movne	r0, r1
 80002a0:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 80002a4:	4601      	movne	r1, r0
 80002a6:	0242      	lsls	r2, r0, #9
 80002a8:	bf06      	itte	eq
 80002aa:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 80002ae:	ea90 0f01 	teqeq	r0, r1
 80002b2:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 80002b6:	4770      	bx	lr

080002b8 <__aeabi_ui2f>:
 80002b8:	f04f 0300 	mov.w	r3, #0
 80002bc:	e004      	b.n	80002c8 <__aeabi_i2f+0x8>
 80002be:	bf00      	nop

080002c0 <__aeabi_i2f>:
 80002c0:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 80002c4:	bf48      	it	mi
 80002c6:	4240      	negmi	r0, r0
 80002c8:	ea5f 0c00 	movs.w	ip, r0
 80002cc:	bf08      	it	eq
 80002ce:	4770      	bxeq	lr
 80002d0:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 80002d4:	4601      	mov	r1, r0
 80002d6:	f04f 0000 	mov.w	r0, #0
 80002da:	e01c      	b.n	8000316 <__aeabi_l2f+0x2a>

080002dc <__aeabi_ul2f>:
 80002dc:	ea50 0201 	orrs.w	r2, r0, r1
 80002e0:	bf08      	it	eq
 80002e2:	4770      	bxeq	lr
 80002e4:	f04f 0300 	mov.w	r3, #0
 80002e8:	e00a      	b.n	8000300 <__aeabi_l2f+0x14>
 80002ea:	bf00      	nop

080002ec <__aeabi_l2f>:
 80002ec:	ea50 0201 	orrs.w	r2, r0, r1
 80002f0:	bf08      	it	eq
 80002f2:	4770      	bxeq	lr
 80002f4:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 80002f8:	d502      	bpl.n	8000300 <__aeabi_l2f+0x14>
 80002fa:	4240      	negs	r0, r0
 80002fc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000300:	ea5f 0c01 	movs.w	ip, r1
 8000304:	bf02      	ittt	eq
 8000306:	4684      	moveq	ip, r0
 8000308:	4601      	moveq	r1, r0
 800030a:	2000      	moveq	r0, #0
 800030c:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000310:	bf08      	it	eq
 8000312:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000316:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 800031a:	fabc f28c 	clz	r2, ip
 800031e:	3a08      	subs	r2, #8
 8000320:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000324:	db10      	blt.n	8000348 <__aeabi_l2f+0x5c>
 8000326:	fa01 fc02 	lsl.w	ip, r1, r2
 800032a:	4463      	add	r3, ip
 800032c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000330:	f1c2 0220 	rsb	r2, r2, #32
 8000334:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000338:	fa20 f202 	lsr.w	r2, r0, r2
 800033c:	eb43 0002 	adc.w	r0, r3, r2
 8000340:	bf08      	it	eq
 8000342:	f020 0001 	biceq.w	r0, r0, #1
 8000346:	4770      	bx	lr
 8000348:	f102 0220 	add.w	r2, r2, #32
 800034c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000350:	f1c2 0220 	rsb	r2, r2, #32
 8000354:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000358:	fa21 f202 	lsr.w	r2, r1, r2
 800035c:	eb43 0002 	adc.w	r0, r3, r2
 8000360:	bf08      	it	eq
 8000362:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000366:	4770      	bx	lr

08000368 <__aeabi_fmul>:
 8000368:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800036c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000370:	bf1e      	ittt	ne
 8000372:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000376:	ea92 0f0c 	teqne	r2, ip
 800037a:	ea93 0f0c 	teqne	r3, ip
 800037e:	d06f      	beq.n	8000460 <__aeabi_fmul+0xf8>
 8000380:	441a      	add	r2, r3
 8000382:	ea80 0c01 	eor.w	ip, r0, r1
 8000386:	0240      	lsls	r0, r0, #9
 8000388:	bf18      	it	ne
 800038a:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 800038e:	d01e      	beq.n	80003ce <__aeabi_fmul+0x66>
 8000390:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000394:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000398:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 800039c:	fba0 3101 	umull	r3, r1, r0, r1
 80003a0:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 80003a4:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 80003a8:	bf3e      	ittt	cc
 80003aa:	0049      	lslcc	r1, r1, #1
 80003ac:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 80003b0:	005b      	lslcc	r3, r3, #1
 80003b2:	ea40 0001 	orr.w	r0, r0, r1
 80003b6:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 80003ba:	2afd      	cmp	r2, #253	; 0xfd
 80003bc:	d81d      	bhi.n	80003fa <__aeabi_fmul+0x92>
 80003be:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80003c2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80003c6:	bf08      	it	eq
 80003c8:	f020 0001 	biceq.w	r0, r0, #1
 80003cc:	4770      	bx	lr
 80003ce:	f090 0f00 	teq	r0, #0
 80003d2:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 80003d6:	bf08      	it	eq
 80003d8:	0249      	lsleq	r1, r1, #9
 80003da:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80003de:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 80003e2:	3a7f      	subs	r2, #127	; 0x7f
 80003e4:	bfc2      	ittt	gt
 80003e6:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 80003ea:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80003ee:	4770      	bxgt	lr
 80003f0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80003f4:	f04f 0300 	mov.w	r3, #0
 80003f8:	3a01      	subs	r2, #1
 80003fa:	dc5d      	bgt.n	80004b8 <__aeabi_fmul+0x150>
 80003fc:	f112 0f19 	cmn.w	r2, #25
 8000400:	bfdc      	itt	le
 8000402:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000406:	4770      	bxle	lr
 8000408:	f1c2 0200 	rsb	r2, r2, #0
 800040c:	0041      	lsls	r1, r0, #1
 800040e:	fa21 f102 	lsr.w	r1, r1, r2
 8000412:	f1c2 0220 	rsb	r2, r2, #32
 8000416:	fa00 fc02 	lsl.w	ip, r0, r2
 800041a:	ea5f 0031 	movs.w	r0, r1, rrx
 800041e:	f140 0000 	adc.w	r0, r0, #0
 8000422:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000426:	bf08      	it	eq
 8000428:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 800042c:	4770      	bx	lr
 800042e:	f092 0f00 	teq	r2, #0
 8000432:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000436:	bf02      	ittt	eq
 8000438:	0040      	lsleq	r0, r0, #1
 800043a:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 800043e:	3a01      	subeq	r2, #1
 8000440:	d0f9      	beq.n	8000436 <__aeabi_fmul+0xce>
 8000442:	ea40 000c 	orr.w	r0, r0, ip
 8000446:	f093 0f00 	teq	r3, #0
 800044a:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 800044e:	bf02      	ittt	eq
 8000450:	0049      	lsleq	r1, r1, #1
 8000452:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000456:	3b01      	subeq	r3, #1
 8000458:	d0f9      	beq.n	800044e <__aeabi_fmul+0xe6>
 800045a:	ea41 010c 	orr.w	r1, r1, ip
 800045e:	e78f      	b.n	8000380 <__aeabi_fmul+0x18>
 8000460:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000464:	ea92 0f0c 	teq	r2, ip
 8000468:	bf18      	it	ne
 800046a:	ea93 0f0c 	teqne	r3, ip
 800046e:	d00a      	beq.n	8000486 <__aeabi_fmul+0x11e>
 8000470:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000474:	bf18      	it	ne
 8000476:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 800047a:	d1d8      	bne.n	800042e <__aeabi_fmul+0xc6>
 800047c:	ea80 0001 	eor.w	r0, r0, r1
 8000480:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000484:	4770      	bx	lr
 8000486:	f090 0f00 	teq	r0, #0
 800048a:	bf17      	itett	ne
 800048c:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000490:	4608      	moveq	r0, r1
 8000492:	f091 0f00 	teqne	r1, #0
 8000496:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 800049a:	d014      	beq.n	80004c6 <__aeabi_fmul+0x15e>
 800049c:	ea92 0f0c 	teq	r2, ip
 80004a0:	d101      	bne.n	80004a6 <__aeabi_fmul+0x13e>
 80004a2:	0242      	lsls	r2, r0, #9
 80004a4:	d10f      	bne.n	80004c6 <__aeabi_fmul+0x15e>
 80004a6:	ea93 0f0c 	teq	r3, ip
 80004aa:	d103      	bne.n	80004b4 <__aeabi_fmul+0x14c>
 80004ac:	024b      	lsls	r3, r1, #9
 80004ae:	bf18      	it	ne
 80004b0:	4608      	movne	r0, r1
 80004b2:	d108      	bne.n	80004c6 <__aeabi_fmul+0x15e>
 80004b4:	ea80 0001 	eor.w	r0, r0, r1
 80004b8:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 80004bc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80004c0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80004c4:	4770      	bx	lr
 80004c6:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80004ca:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 80004ce:	4770      	bx	lr

080004d0 <__aeabi_fdiv>:
 80004d0:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004d4:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 80004d8:	bf1e      	ittt	ne
 80004da:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 80004de:	ea92 0f0c 	teqne	r2, ip
 80004e2:	ea93 0f0c 	teqne	r3, ip
 80004e6:	d069      	beq.n	80005bc <__aeabi_fdiv+0xec>
 80004e8:	eba2 0203 	sub.w	r2, r2, r3
 80004ec:	ea80 0c01 	eor.w	ip, r0, r1
 80004f0:	0249      	lsls	r1, r1, #9
 80004f2:	ea4f 2040 	mov.w	r0, r0, lsl #9
 80004f6:	d037      	beq.n	8000568 <__aeabi_fdiv+0x98>
 80004f8:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80004fc:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000500:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000504:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000508:	428b      	cmp	r3, r1
 800050a:	bf38      	it	cc
 800050c:	005b      	lslcc	r3, r3, #1
 800050e:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000512:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000516:	428b      	cmp	r3, r1
 8000518:	bf24      	itt	cs
 800051a:	1a5b      	subcs	r3, r3, r1
 800051c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000520:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000524:	bf24      	itt	cs
 8000526:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 800052a:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 800052e:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000532:	bf24      	itt	cs
 8000534:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000538:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 800053c:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000540:	bf24      	itt	cs
 8000542:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000546:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800054a:	011b      	lsls	r3, r3, #4
 800054c:	bf18      	it	ne
 800054e:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000552:	d1e0      	bne.n	8000516 <__aeabi_fdiv+0x46>
 8000554:	2afd      	cmp	r2, #253	; 0xfd
 8000556:	f63f af50 	bhi.w	80003fa <__aeabi_fmul+0x92>
 800055a:	428b      	cmp	r3, r1
 800055c:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000560:	bf08      	it	eq
 8000562:	f020 0001 	biceq.w	r0, r0, #1
 8000566:	4770      	bx	lr
 8000568:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 800056c:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000570:	327f      	adds	r2, #127	; 0x7f
 8000572:	bfc2      	ittt	gt
 8000574:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000578:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 800057c:	4770      	bxgt	lr
 800057e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000582:	f04f 0300 	mov.w	r3, #0
 8000586:	3a01      	subs	r2, #1
 8000588:	e737      	b.n	80003fa <__aeabi_fmul+0x92>
 800058a:	f092 0f00 	teq	r2, #0
 800058e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000592:	bf02      	ittt	eq
 8000594:	0040      	lsleq	r0, r0, #1
 8000596:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 800059a:	3a01      	subeq	r2, #1
 800059c:	d0f9      	beq.n	8000592 <__aeabi_fdiv+0xc2>
 800059e:	ea40 000c 	orr.w	r0, r0, ip
 80005a2:	f093 0f00 	teq	r3, #0
 80005a6:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 80005aa:	bf02      	ittt	eq
 80005ac:	0049      	lsleq	r1, r1, #1
 80005ae:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 80005b2:	3b01      	subeq	r3, #1
 80005b4:	d0f9      	beq.n	80005aa <__aeabi_fdiv+0xda>
 80005b6:	ea41 010c 	orr.w	r1, r1, ip
 80005ba:	e795      	b.n	80004e8 <__aeabi_fdiv+0x18>
 80005bc:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 80005c0:	ea92 0f0c 	teq	r2, ip
 80005c4:	d108      	bne.n	80005d8 <__aeabi_fdiv+0x108>
 80005c6:	0242      	lsls	r2, r0, #9
 80005c8:	f47f af7d 	bne.w	80004c6 <__aeabi_fmul+0x15e>
 80005cc:	ea93 0f0c 	teq	r3, ip
 80005d0:	f47f af70 	bne.w	80004b4 <__aeabi_fmul+0x14c>
 80005d4:	4608      	mov	r0, r1
 80005d6:	e776      	b.n	80004c6 <__aeabi_fmul+0x15e>
 80005d8:	ea93 0f0c 	teq	r3, ip
 80005dc:	d104      	bne.n	80005e8 <__aeabi_fdiv+0x118>
 80005de:	024b      	lsls	r3, r1, #9
 80005e0:	f43f af4c 	beq.w	800047c <__aeabi_fmul+0x114>
 80005e4:	4608      	mov	r0, r1
 80005e6:	e76e      	b.n	80004c6 <__aeabi_fmul+0x15e>
 80005e8:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 80005ec:	bf18      	it	ne
 80005ee:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 80005f2:	d1ca      	bne.n	800058a <__aeabi_fdiv+0xba>
 80005f4:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 80005f8:	f47f af5c 	bne.w	80004b4 <__aeabi_fmul+0x14c>
 80005fc:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000600:	f47f af3c 	bne.w	800047c <__aeabi_fmul+0x114>
 8000604:	e75f      	b.n	80004c6 <__aeabi_fmul+0x15e>
 8000606:	bf00      	nop

08000608 <__aeabi_f2uiz>:
 8000608:	0042      	lsls	r2, r0, #1
 800060a:	d20e      	bcs.n	800062a <__aeabi_f2uiz+0x22>
 800060c:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8000610:	d30b      	bcc.n	800062a <__aeabi_f2uiz+0x22>
 8000612:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8000616:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 800061a:	d409      	bmi.n	8000630 <__aeabi_f2uiz+0x28>
 800061c:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000620:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000624:	fa23 f002 	lsr.w	r0, r3, r2
 8000628:	4770      	bx	lr
 800062a:	f04f 0000 	mov.w	r0, #0
 800062e:	4770      	bx	lr
 8000630:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8000634:	d101      	bne.n	800063a <__aeabi_f2uiz+0x32>
 8000636:	0242      	lsls	r2, r0, #9
 8000638:	d102      	bne.n	8000640 <__aeabi_f2uiz+0x38>
 800063a:	f04f 30ff 	mov.w	r0, #4294967295
 800063e:	4770      	bx	lr
 8000640:	f04f 0000 	mov.w	r0, #0
 8000644:	4770      	bx	lr
 8000646:	bf00      	nop

08000648 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000648:	b480      	push	{r7}
 800064a:	b085      	sub	sp, #20
 800064c:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800064e:	4b14      	ldr	r3, [pc, #80]	; (80006a0 <MX_GPIO_Init+0x58>)
 8000650:	699b      	ldr	r3, [r3, #24]
 8000652:	4a13      	ldr	r2, [pc, #76]	; (80006a0 <MX_GPIO_Init+0x58>)
 8000654:	f043 0310 	orr.w	r3, r3, #16
 8000658:	6193      	str	r3, [r2, #24]
 800065a:	4b11      	ldr	r3, [pc, #68]	; (80006a0 <MX_GPIO_Init+0x58>)
 800065c:	699b      	ldr	r3, [r3, #24]
 800065e:	f003 0310 	and.w	r3, r3, #16
 8000662:	60fb      	str	r3, [r7, #12]
 8000664:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000666:	4b0e      	ldr	r3, [pc, #56]	; (80006a0 <MX_GPIO_Init+0x58>)
 8000668:	699b      	ldr	r3, [r3, #24]
 800066a:	4a0d      	ldr	r2, [pc, #52]	; (80006a0 <MX_GPIO_Init+0x58>)
 800066c:	f043 0320 	orr.w	r3, r3, #32
 8000670:	6193      	str	r3, [r2, #24]
 8000672:	4b0b      	ldr	r3, [pc, #44]	; (80006a0 <MX_GPIO_Init+0x58>)
 8000674:	699b      	ldr	r3, [r3, #24]
 8000676:	f003 0320 	and.w	r3, r3, #32
 800067a:	60bb      	str	r3, [r7, #8]
 800067c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800067e:	4b08      	ldr	r3, [pc, #32]	; (80006a0 <MX_GPIO_Init+0x58>)
 8000680:	699b      	ldr	r3, [r3, #24]
 8000682:	4a07      	ldr	r2, [pc, #28]	; (80006a0 <MX_GPIO_Init+0x58>)
 8000684:	f043 0304 	orr.w	r3, r3, #4
 8000688:	6193      	str	r3, [r2, #24]
 800068a:	4b05      	ldr	r3, [pc, #20]	; (80006a0 <MX_GPIO_Init+0x58>)
 800068c:	699b      	ldr	r3, [r3, #24]
 800068e:	f003 0304 	and.w	r3, r3, #4
 8000692:	607b      	str	r3, [r7, #4]
 8000694:	687b      	ldr	r3, [r7, #4]

}
 8000696:	bf00      	nop
 8000698:	3714      	adds	r7, #20
 800069a:	46bd      	mov	sp, r7
 800069c:	bc80      	pop	{r7}
 800069e:	4770      	bx	lr
 80006a0:	40021000 	.word	0x40021000

080006a4 <__io_putchar>:
#else
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif

PUTCHAR_PROTOTYPE
{
 80006a4:	b580      	push	{r7, lr}
 80006a6:	b082      	sub	sp, #8
 80006a8:	af00      	add	r7, sp, #0
 80006aa:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 80006ac:	1d39      	adds	r1, r7, #4
 80006ae:	f04f 33ff 	mov.w	r3, #4294967295
 80006b2:	2201      	movs	r2, #1
 80006b4:	4803      	ldr	r0, [pc, #12]	; (80006c4 <__io_putchar+0x20>)
 80006b6:	f002 fc7f 	bl	8002fb8 <HAL_UART_Transmit>
    return ch;
 80006ba:	687b      	ldr	r3, [r7, #4]
}
 80006bc:	4618      	mov	r0, r3
 80006be:	3708      	adds	r7, #8
 80006c0:	46bd      	mov	sp, r7
 80006c2:	bd80      	pop	{r7, pc}
 80006c4:	20000138 	.word	0x20000138

080006c8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80006c8:	b580      	push	{r7, lr}
 80006ca:	b084      	sub	sp, #16
 80006cc:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80006ce:	f000 fc37 	bl	8000f40 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80006d2:	f000 f82f 	bl	8000734 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80006d6:	f7ff ffb7 	bl	8000648 <MX_GPIO_Init>
  MX_TIM1_Init();
 80006da:	f000 fa29 	bl	8000b30 <MX_TIM1_Init>
  MX_TIM2_Init();
 80006de:	f000 faab 	bl	8000c38 <MX_TIM2_Init>
  MX_USART1_UART_Init();
 80006e2:	f000 fb91 	bl	8000e08 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  // 启动PWM和输入捕�?
  Start_Fan_PWM();
 80006e6:	f000 f8cf 	bl	8000888 <Start_Fan_PWM>
  HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_1);
 80006ea:	2100      	movs	r1, #0
 80006ec:	480e      	ldr	r0, [pc, #56]	; (8000728 <main+0x60>)
 80006ee:	f001 fc71 	bl	8001fd4 <HAL_TIM_IC_Start_IT>

  printf("Fan Control System Started\r\n");
 80006f2:	480e      	ldr	r0, [pc, #56]	; (800072c <main+0x64>)
 80006f4:	f002 fe70 	bl	80033d8 <puts>

  uint32_t last_display_time = 0;
 80006f8:	2300      	movs	r3, #0
 80006fa:	60fb      	str	r3, [r7, #12]
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
      uint32_t current_time = HAL_GetTick();
 80006fc:	f000 fc78 	bl	8000ff0 <HAL_GetTick>
 8000700:	60b8      	str	r0, [r7, #8]

      // 每500ms更新一次显示
      if (current_time - last_display_time >= 500)
 8000702:	68ba      	ldr	r2, [r7, #8]
 8000704:	68fb      	ldr	r3, [r7, #12]
 8000706:	1ad3      	subs	r3, r2, r3
 8000708:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 800070c:	d308      	bcc.n	8000720 <main+0x58>
      {
          uint32_t rpm = Calculate_RPM();
 800070e:	f000 f8c9 	bl	80008a4 <Calculate_RPM>
 8000712:	6078      	str	r0, [r7, #4]
          printf("Fan RPM: %lu\r\n", rpm);
 8000714:	6879      	ldr	r1, [r7, #4]
 8000716:	4806      	ldr	r0, [pc, #24]	; (8000730 <main+0x68>)
 8000718:	f002 fdea 	bl	80032f0 <iprintf>

          last_display_time = current_time;
 800071c:	68bb      	ldr	r3, [r7, #8]
 800071e:	60fb      	str	r3, [r7, #12]
              speed--;
              if (speed <= 30) direction = 1;
          }
      }
*/
      HAL_Delay(10);
 8000720:	200a      	movs	r0, #10
 8000722:	f000 fc6f 	bl	8001004 <HAL_Delay>
  {
 8000726:	e7e9      	b.n	80006fc <main+0x34>
 8000728:	200000f0 	.word	0x200000f0
 800072c:	080041ac 	.word	0x080041ac
 8000730:	080041c8 	.word	0x080041c8

08000734 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000734:	b580      	push	{r7, lr}
 8000736:	b090      	sub	sp, #64	; 0x40
 8000738:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800073a:	f107 0318 	add.w	r3, r7, #24
 800073e:	2228      	movs	r2, #40	; 0x28
 8000740:	2100      	movs	r1, #0
 8000742:	4618      	mov	r0, r3
 8000744:	f002 fdcc 	bl	80032e0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000748:	1d3b      	adds	r3, r7, #4
 800074a:	2200      	movs	r2, #0
 800074c:	601a      	str	r2, [r3, #0]
 800074e:	605a      	str	r2, [r3, #4]
 8000750:	609a      	str	r2, [r3, #8]
 8000752:	60da      	str	r2, [r3, #12]
 8000754:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000756:	2301      	movs	r3, #1
 8000758:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800075a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800075e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000760:	2300      	movs	r3, #0
 8000762:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000764:	2301      	movs	r3, #1
 8000766:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000768:	2302      	movs	r3, #2
 800076a:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800076c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000770:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000772:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8000776:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000778:	f107 0318 	add.w	r3, r7, #24
 800077c:	4618      	mov	r0, r3
 800077e:	f000 fecb 	bl	8001518 <HAL_RCC_OscConfig>
 8000782:	4603      	mov	r3, r0
 8000784:	2b00      	cmp	r3, #0
 8000786:	d001      	beq.n	800078c <SystemClock_Config+0x58>
  {
    Error_Handler();
 8000788:	f000 f8c4 	bl	8000914 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800078c:	230f      	movs	r3, #15
 800078e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000790:	2302      	movs	r3, #2
 8000792:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000794:	2300      	movs	r3, #0
 8000796:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000798:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800079c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800079e:	2300      	movs	r3, #0
 80007a0:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80007a2:	1d3b      	adds	r3, r7, #4
 80007a4:	2102      	movs	r1, #2
 80007a6:	4618      	mov	r0, r3
 80007a8:	f001 f936 	bl	8001a18 <HAL_RCC_ClockConfig>
 80007ac:	4603      	mov	r3, r0
 80007ae:	2b00      	cmp	r3, #0
 80007b0:	d001      	beq.n	80007b6 <SystemClock_Config+0x82>
  {
    Error_Handler();
 80007b2:	f000 f8af 	bl	8000914 <Error_Handler>
  }
}
 80007b6:	bf00      	nop
 80007b8:	3740      	adds	r7, #64	; 0x40
 80007ba:	46bd      	mov	sp, r7
 80007bc:	bd80      	pop	{r7, pc}
	...

080007c0 <HAL_TIM_IC_CaptureCallback>:

/* USER CODE BEGIN 4 */

// 输入捕获中断回调
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80007c0:	b580      	push	{r7, lr}
 80007c2:	b084      	sub	sp, #16
 80007c4:	af00      	add	r7, sp, #0
 80007c6:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM2)
 80007c8:	687b      	ldr	r3, [r7, #4]
 80007ca:	681b      	ldr	r3, [r3, #0]
 80007cc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80007d0:	d12b      	bne.n	800082a <HAL_TIM_IC_CaptureCallback+0x6a>
    {
        uint32_t current_capture = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);
 80007d2:	2100      	movs	r1, #0
 80007d4:	6878      	ldr	r0, [r7, #4]
 80007d6:	f001 ff5d 	bl	8002694 <HAL_TIM_ReadCapturedValue>
 80007da:	60f8      	str	r0, [r7, #12]

        if (last_capture != 0)
 80007dc:	4b15      	ldr	r3, [pc, #84]	; (8000834 <HAL_TIM_IC_CaptureCallback+0x74>)
 80007de:	681b      	ldr	r3, [r3, #0]
 80007e0:	2b00      	cmp	r3, #0
 80007e2:	d01f      	beq.n	8000824 <HAL_TIM_IC_CaptureCallback+0x64>
        {
            uint32_t period = (current_capture > last_capture) ?
 80007e4:	4b13      	ldr	r3, [pc, #76]	; (8000834 <HAL_TIM_IC_CaptureCallback+0x74>)
 80007e6:	681b      	ldr	r3, [r3, #0]
                            (current_capture - last_capture) :
 80007e8:	68fa      	ldr	r2, [r7, #12]
 80007ea:	429a      	cmp	r2, r3
 80007ec:	d904      	bls.n	80007f8 <HAL_TIM_IC_CaptureCallback+0x38>
 80007ee:	4b11      	ldr	r3, [pc, #68]	; (8000834 <HAL_TIM_IC_CaptureCallback+0x74>)
 80007f0:	681b      	ldr	r3, [r3, #0]
 80007f2:	68fa      	ldr	r2, [r7, #12]
 80007f4:	1ad3      	subs	r3, r2, r3
 80007f6:	e006      	b.n	8000806 <HAL_TIM_IC_CaptureCallback+0x46>
                            (0xFFFF - last_capture + current_capture);
 80007f8:	4b0e      	ldr	r3, [pc, #56]	; (8000834 <HAL_TIM_IC_CaptureCallback+0x74>)
 80007fa:	681b      	ldr	r3, [r3, #0]
 80007fc:	68fa      	ldr	r2, [r7, #12]
 80007fe:	1ad3      	subs	r3, r2, r3
                            (current_capture - last_capture) :
 8000800:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 8000804:	33ff      	adds	r3, #255	; 0xff
            uint32_t period = (current_capture > last_capture) ?
 8000806:	60bb      	str	r3, [r7, #8]

            if (period > 100) // 去抖动滤�?
 8000808:	68bb      	ldr	r3, [r7, #8]
 800080a:	2b64      	cmp	r3, #100	; 0x64
 800080c:	d90a      	bls.n	8000824 <HAL_TIM_IC_CaptureCallback+0x64>
            {
                period_accumulate = period;
 800080e:	4a0a      	ldr	r2, [pc, #40]	; (8000838 <HAL_TIM_IC_CaptureCallback+0x78>)
 8000810:	68bb      	ldr	r3, [r7, #8]
 8000812:	6013      	str	r3, [r2, #0]
                capture_ready = 1;
 8000814:	4b09      	ldr	r3, [pc, #36]	; (800083c <HAL_TIM_IC_CaptureCallback+0x7c>)
 8000816:	2201      	movs	r2, #1
 8000818:	701a      	strb	r2, [r3, #0]
                fg_pulse_count++;
 800081a:	4b09      	ldr	r3, [pc, #36]	; (8000840 <HAL_TIM_IC_CaptureCallback+0x80>)
 800081c:	681b      	ldr	r3, [r3, #0]
 800081e:	3301      	adds	r3, #1
 8000820:	4a07      	ldr	r2, [pc, #28]	; (8000840 <HAL_TIM_IC_CaptureCallback+0x80>)
 8000822:	6013      	str	r3, [r2, #0]
            }
        }
        last_capture = current_capture;
 8000824:	4a03      	ldr	r2, [pc, #12]	; (8000834 <HAL_TIM_IC_CaptureCallback+0x74>)
 8000826:	68fb      	ldr	r3, [r7, #12]
 8000828:	6013      	str	r3, [r2, #0]
    }
}
 800082a:	bf00      	nop
 800082c:	3710      	adds	r7, #16
 800082e:	46bd      	mov	sp, r7
 8000830:	bd80      	pop	{r7, pc}
 8000832:	bf00      	nop
 8000834:	20000090 	.word	0x20000090
 8000838:	20000094 	.word	0x20000094
 800083c:	20000098 	.word	0x20000098
 8000840:	2000008c 	.word	0x2000008c

08000844 <Set_Fan_Speed>:

/// 设置风扇速度 (0-100%)
void Set_Fan_Speed(uint8_t speed_percent)
{
 8000844:	b480      	push	{r7}
 8000846:	b085      	sub	sp, #20
 8000848:	af00      	add	r7, sp, #0
 800084a:	4603      	mov	r3, r0
 800084c:	71fb      	strb	r3, [r7, #7]
    if (speed_percent > 100) speed_percent = 100;
 800084e:	79fb      	ldrb	r3, [r7, #7]
 8000850:	2b64      	cmp	r3, #100	; 0x64
 8000852:	d901      	bls.n	8000858 <Set_Fan_Speed+0x14>
 8000854:	2364      	movs	r3, #100	; 0x64
 8000856:	71fb      	strb	r3, [r7, #7]

    uint32_t pulse = (speed_percent * (htim1.Init.Period + 1)) / 100;
 8000858:	79fb      	ldrb	r3, [r7, #7]
 800085a:	4a09      	ldr	r2, [pc, #36]	; (8000880 <Set_Fan_Speed+0x3c>)
 800085c:	68d2      	ldr	r2, [r2, #12]
 800085e:	3201      	adds	r2, #1
 8000860:	fb02 f303 	mul.w	r3, r2, r3
 8000864:	4a07      	ldr	r2, [pc, #28]	; (8000884 <Set_Fan_Speed+0x40>)
 8000866:	fba2 2303 	umull	r2, r3, r2, r3
 800086a:	095b      	lsrs	r3, r3, #5
 800086c:	60fb      	str	r3, [r7, #12]
    __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, pulse);
 800086e:	4b04      	ldr	r3, [pc, #16]	; (8000880 <Set_Fan_Speed+0x3c>)
 8000870:	681b      	ldr	r3, [r3, #0]
 8000872:	68fa      	ldr	r2, [r7, #12]
 8000874:	635a      	str	r2, [r3, #52]	; 0x34
}
 8000876:	bf00      	nop
 8000878:	3714      	adds	r7, #20
 800087a:	46bd      	mov	sp, r7
 800087c:	bc80      	pop	{r7}
 800087e:	4770      	bx	lr
 8000880:	200000a8 	.word	0x200000a8
 8000884:	51eb851f 	.word	0x51eb851f

08000888 <Start_Fan_PWM>:

// PWM启动函数
void Start_Fan_PWM(void)
{
 8000888:	b580      	push	{r7, lr}
 800088a:	af00      	add	r7, sp, #0
    HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 800088c:	2100      	movs	r1, #0
 800088e:	4804      	ldr	r0, [pc, #16]	; (80008a0 <Start_Fan_PWM+0x18>)
 8000890:	f001 faae 	bl	8001df0 <HAL_TIM_PWM_Start>
    Set_Fan_Speed(50); // 初始50%速度
 8000894:	2032      	movs	r0, #50	; 0x32
 8000896:	f7ff ffd5 	bl	8000844 <Set_Fan_Speed>
}
 800089a:	bf00      	nop
 800089c:	bd80      	pop	{r7, pc}
 800089e:	bf00      	nop
 80008a0:	200000a8 	.word	0x200000a8

080008a4 <Calculate_RPM>:

// 计算转�?? (RPM)
uint32_t Calculate_RPM(void)
{
 80008a4:	b580      	push	{r7, lr}
 80008a6:	b084      	sub	sp, #16
 80008a8:	af00      	add	r7, sp, #0
    if (!capture_ready) return 0;
 80008aa:	4b16      	ldr	r3, [pc, #88]	; (8000904 <Calculate_RPM+0x60>)
 80008ac:	781b      	ldrb	r3, [r3, #0]
 80008ae:	b2db      	uxtb	r3, r3
 80008b0:	2b00      	cmp	r3, #0
 80008b2:	d101      	bne.n	80008b8 <Calculate_RPM+0x14>
 80008b4:	2300      	movs	r3, #0
 80008b6:	e020      	b.n	80008fa <Calculate_RPM+0x56>

    // 定时器计数频率为1MHz，period单位为微�?
    float period_us = (float)period_accumulate;
 80008b8:	4b13      	ldr	r3, [pc, #76]	; (8000908 <Calculate_RPM+0x64>)
 80008ba:	681b      	ldr	r3, [r3, #0]
 80008bc:	4618      	mov	r0, r3
 80008be:	f7ff fcfb 	bl	80002b8 <__aeabi_ui2f>
 80008c2:	4603      	mov	r3, r0
 80008c4:	60fb      	str	r3, [r7, #12]
    float frequency = 1000000.0f / period_us; // Hz
 80008c6:	68f9      	ldr	r1, [r7, #12]
 80008c8:	4810      	ldr	r0, [pc, #64]	; (800090c <Calculate_RPM+0x68>)
 80008ca:	f7ff fe01 	bl	80004d0 <__aeabi_fdiv>
 80008ce:	4603      	mov	r3, r0
 80008d0:	60bb      	str	r3, [r7, #8]

    // 假设风扇每转产生2个脉冲（常见规格�?
    uint32_t rpm = (uint32_t)((frequency * 60.0f) / 2.0f);
 80008d2:	490f      	ldr	r1, [pc, #60]	; (8000910 <Calculate_RPM+0x6c>)
 80008d4:	68b8      	ldr	r0, [r7, #8]
 80008d6:	f7ff fd47 	bl	8000368 <__aeabi_fmul>
 80008da:	4603      	mov	r3, r0
 80008dc:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 80008e0:	4618      	mov	r0, r3
 80008e2:	f7ff fdf5 	bl	80004d0 <__aeabi_fdiv>
 80008e6:	4603      	mov	r3, r0
 80008e8:	4618      	mov	r0, r3
 80008ea:	f7ff fe8d 	bl	8000608 <__aeabi_f2uiz>
 80008ee:	4603      	mov	r3, r0
 80008f0:	607b      	str	r3, [r7, #4]

    capture_ready = 0;
 80008f2:	4b04      	ldr	r3, [pc, #16]	; (8000904 <Calculate_RPM+0x60>)
 80008f4:	2200      	movs	r2, #0
 80008f6:	701a      	strb	r2, [r3, #0]
    return rpm;
 80008f8:	687b      	ldr	r3, [r7, #4]
}
 80008fa:	4618      	mov	r0, r3
 80008fc:	3710      	adds	r7, #16
 80008fe:	46bd      	mov	sp, r7
 8000900:	bd80      	pop	{r7, pc}
 8000902:	bf00      	nop
 8000904:	20000098 	.word	0x20000098
 8000908:	20000094 	.word	0x20000094
 800090c:	49742400 	.word	0x49742400
 8000910:	42700000 	.word	0x42700000

08000914 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000914:	b480      	push	{r7}
 8000916:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000918:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800091a:	e7fe      	b.n	800091a <Error_Handler+0x6>

0800091c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800091c:	b480      	push	{r7}
 800091e:	b085      	sub	sp, #20
 8000920:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000922:	4b15      	ldr	r3, [pc, #84]	; (8000978 <HAL_MspInit+0x5c>)
 8000924:	699b      	ldr	r3, [r3, #24]
 8000926:	4a14      	ldr	r2, [pc, #80]	; (8000978 <HAL_MspInit+0x5c>)
 8000928:	f043 0301 	orr.w	r3, r3, #1
 800092c:	6193      	str	r3, [r2, #24]
 800092e:	4b12      	ldr	r3, [pc, #72]	; (8000978 <HAL_MspInit+0x5c>)
 8000930:	699b      	ldr	r3, [r3, #24]
 8000932:	f003 0301 	and.w	r3, r3, #1
 8000936:	60bb      	str	r3, [r7, #8]
 8000938:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800093a:	4b0f      	ldr	r3, [pc, #60]	; (8000978 <HAL_MspInit+0x5c>)
 800093c:	69db      	ldr	r3, [r3, #28]
 800093e:	4a0e      	ldr	r2, [pc, #56]	; (8000978 <HAL_MspInit+0x5c>)
 8000940:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000944:	61d3      	str	r3, [r2, #28]
 8000946:	4b0c      	ldr	r3, [pc, #48]	; (8000978 <HAL_MspInit+0x5c>)
 8000948:	69db      	ldr	r3, [r3, #28]
 800094a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800094e:	607b      	str	r3, [r7, #4]
 8000950:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000952:	4b0a      	ldr	r3, [pc, #40]	; (800097c <HAL_MspInit+0x60>)
 8000954:	685b      	ldr	r3, [r3, #4]
 8000956:	60fb      	str	r3, [r7, #12]
 8000958:	68fb      	ldr	r3, [r7, #12]
 800095a:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800095e:	60fb      	str	r3, [r7, #12]
 8000960:	68fb      	ldr	r3, [r7, #12]
 8000962:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000966:	60fb      	str	r3, [r7, #12]
 8000968:	4a04      	ldr	r2, [pc, #16]	; (800097c <HAL_MspInit+0x60>)
 800096a:	68fb      	ldr	r3, [r7, #12]
 800096c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800096e:	bf00      	nop
 8000970:	3714      	adds	r7, #20
 8000972:	46bd      	mov	sp, r7
 8000974:	bc80      	pop	{r7}
 8000976:	4770      	bx	lr
 8000978:	40021000 	.word	0x40021000
 800097c:	40010000 	.word	0x40010000

08000980 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000980:	b480      	push	{r7}
 8000982:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000984:	e7fe      	b.n	8000984 <NMI_Handler+0x4>

08000986 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000986:	b480      	push	{r7}
 8000988:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800098a:	e7fe      	b.n	800098a <HardFault_Handler+0x4>

0800098c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800098c:	b480      	push	{r7}
 800098e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000990:	e7fe      	b.n	8000990 <MemManage_Handler+0x4>

08000992 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000992:	b480      	push	{r7}
 8000994:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000996:	e7fe      	b.n	8000996 <BusFault_Handler+0x4>

08000998 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000998:	b480      	push	{r7}
 800099a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800099c:	e7fe      	b.n	800099c <UsageFault_Handler+0x4>

0800099e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800099e:	b480      	push	{r7}
 80009a0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80009a2:	bf00      	nop
 80009a4:	46bd      	mov	sp, r7
 80009a6:	bc80      	pop	{r7}
 80009a8:	4770      	bx	lr

080009aa <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80009aa:	b480      	push	{r7}
 80009ac:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80009ae:	bf00      	nop
 80009b0:	46bd      	mov	sp, r7
 80009b2:	bc80      	pop	{r7}
 80009b4:	4770      	bx	lr

080009b6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80009b6:	b480      	push	{r7}
 80009b8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80009ba:	bf00      	nop
 80009bc:	46bd      	mov	sp, r7
 80009be:	bc80      	pop	{r7}
 80009c0:	4770      	bx	lr

080009c2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80009c2:	b580      	push	{r7, lr}
 80009c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80009c6:	f000 fb01 	bl	8000fcc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80009ca:	bf00      	nop
 80009cc:	bd80      	pop	{r7, pc}
	...

080009d0 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80009d0:	b580      	push	{r7, lr}
 80009d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80009d4:	4802      	ldr	r0, [pc, #8]	; (80009e0 <TIM2_IRQHandler+0x10>)
 80009d6:	f001 fc03 	bl	80021e0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80009da:	bf00      	nop
 80009dc:	bd80      	pop	{r7, pc}
 80009de:	bf00      	nop
 80009e0:	200000f0 	.word	0x200000f0

080009e4 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80009e4:	b580      	push	{r7, lr}
 80009e6:	b086      	sub	sp, #24
 80009e8:	af00      	add	r7, sp, #0
 80009ea:	60f8      	str	r0, [r7, #12]
 80009ec:	60b9      	str	r1, [r7, #8]
 80009ee:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80009f0:	2300      	movs	r3, #0
 80009f2:	617b      	str	r3, [r7, #20]
 80009f4:	e00a      	b.n	8000a0c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80009f6:	f3af 8000 	nop.w
 80009fa:	4601      	mov	r1, r0
 80009fc:	68bb      	ldr	r3, [r7, #8]
 80009fe:	1c5a      	adds	r2, r3, #1
 8000a00:	60ba      	str	r2, [r7, #8]
 8000a02:	b2ca      	uxtb	r2, r1
 8000a04:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a06:	697b      	ldr	r3, [r7, #20]
 8000a08:	3301      	adds	r3, #1
 8000a0a:	617b      	str	r3, [r7, #20]
 8000a0c:	697a      	ldr	r2, [r7, #20]
 8000a0e:	687b      	ldr	r3, [r7, #4]
 8000a10:	429a      	cmp	r2, r3
 8000a12:	dbf0      	blt.n	80009f6 <_read+0x12>
	}

return len;
 8000a14:	687b      	ldr	r3, [r7, #4]
}
 8000a16:	4618      	mov	r0, r3
 8000a18:	3718      	adds	r7, #24
 8000a1a:	46bd      	mov	sp, r7
 8000a1c:	bd80      	pop	{r7, pc}

08000a1e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000a1e:	b580      	push	{r7, lr}
 8000a20:	b086      	sub	sp, #24
 8000a22:	af00      	add	r7, sp, #0
 8000a24:	60f8      	str	r0, [r7, #12]
 8000a26:	60b9      	str	r1, [r7, #8]
 8000a28:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a2a:	2300      	movs	r3, #0
 8000a2c:	617b      	str	r3, [r7, #20]
 8000a2e:	e009      	b.n	8000a44 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8000a30:	68bb      	ldr	r3, [r7, #8]
 8000a32:	1c5a      	adds	r2, r3, #1
 8000a34:	60ba      	str	r2, [r7, #8]
 8000a36:	781b      	ldrb	r3, [r3, #0]
 8000a38:	4618      	mov	r0, r3
 8000a3a:	f7ff fe33 	bl	80006a4 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a3e:	697b      	ldr	r3, [r7, #20]
 8000a40:	3301      	adds	r3, #1
 8000a42:	617b      	str	r3, [r7, #20]
 8000a44:	697a      	ldr	r2, [r7, #20]
 8000a46:	687b      	ldr	r3, [r7, #4]
 8000a48:	429a      	cmp	r2, r3
 8000a4a:	dbf1      	blt.n	8000a30 <_write+0x12>
	}
	return len;
 8000a4c:	687b      	ldr	r3, [r7, #4]
}
 8000a4e:	4618      	mov	r0, r3
 8000a50:	3718      	adds	r7, #24
 8000a52:	46bd      	mov	sp, r7
 8000a54:	bd80      	pop	{r7, pc}

08000a56 <_close>:

int _close(int file)
{
 8000a56:	b480      	push	{r7}
 8000a58:	b083      	sub	sp, #12
 8000a5a:	af00      	add	r7, sp, #0
 8000a5c:	6078      	str	r0, [r7, #4]
	return -1;
 8000a5e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000a62:	4618      	mov	r0, r3
 8000a64:	370c      	adds	r7, #12
 8000a66:	46bd      	mov	sp, r7
 8000a68:	bc80      	pop	{r7}
 8000a6a:	4770      	bx	lr

08000a6c <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000a6c:	b480      	push	{r7}
 8000a6e:	b083      	sub	sp, #12
 8000a70:	af00      	add	r7, sp, #0
 8000a72:	6078      	str	r0, [r7, #4]
 8000a74:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000a76:	683b      	ldr	r3, [r7, #0]
 8000a78:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000a7c:	605a      	str	r2, [r3, #4]
	return 0;
 8000a7e:	2300      	movs	r3, #0
}
 8000a80:	4618      	mov	r0, r3
 8000a82:	370c      	adds	r7, #12
 8000a84:	46bd      	mov	sp, r7
 8000a86:	bc80      	pop	{r7}
 8000a88:	4770      	bx	lr

08000a8a <_isatty>:

int _isatty(int file)
{
 8000a8a:	b480      	push	{r7}
 8000a8c:	b083      	sub	sp, #12
 8000a8e:	af00      	add	r7, sp, #0
 8000a90:	6078      	str	r0, [r7, #4]
	return 1;
 8000a92:	2301      	movs	r3, #1
}
 8000a94:	4618      	mov	r0, r3
 8000a96:	370c      	adds	r7, #12
 8000a98:	46bd      	mov	sp, r7
 8000a9a:	bc80      	pop	{r7}
 8000a9c:	4770      	bx	lr

08000a9e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000a9e:	b480      	push	{r7}
 8000aa0:	b085      	sub	sp, #20
 8000aa2:	af00      	add	r7, sp, #0
 8000aa4:	60f8      	str	r0, [r7, #12]
 8000aa6:	60b9      	str	r1, [r7, #8]
 8000aa8:	607a      	str	r2, [r7, #4]
	return 0;
 8000aaa:	2300      	movs	r3, #0
}
 8000aac:	4618      	mov	r0, r3
 8000aae:	3714      	adds	r7, #20
 8000ab0:	46bd      	mov	sp, r7
 8000ab2:	bc80      	pop	{r7}
 8000ab4:	4770      	bx	lr
	...

08000ab8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000ab8:	b580      	push	{r7, lr}
 8000aba:	b086      	sub	sp, #24
 8000abc:	af00      	add	r7, sp, #0
 8000abe:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000ac0:	4a14      	ldr	r2, [pc, #80]	; (8000b14 <_sbrk+0x5c>)
 8000ac2:	4b15      	ldr	r3, [pc, #84]	; (8000b18 <_sbrk+0x60>)
 8000ac4:	1ad3      	subs	r3, r2, r3
 8000ac6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000ac8:	697b      	ldr	r3, [r7, #20]
 8000aca:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000acc:	4b13      	ldr	r3, [pc, #76]	; (8000b1c <_sbrk+0x64>)
 8000ace:	681b      	ldr	r3, [r3, #0]
 8000ad0:	2b00      	cmp	r3, #0
 8000ad2:	d102      	bne.n	8000ada <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000ad4:	4b11      	ldr	r3, [pc, #68]	; (8000b1c <_sbrk+0x64>)
 8000ad6:	4a12      	ldr	r2, [pc, #72]	; (8000b20 <_sbrk+0x68>)
 8000ad8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000ada:	4b10      	ldr	r3, [pc, #64]	; (8000b1c <_sbrk+0x64>)
 8000adc:	681a      	ldr	r2, [r3, #0]
 8000ade:	687b      	ldr	r3, [r7, #4]
 8000ae0:	4413      	add	r3, r2
 8000ae2:	693a      	ldr	r2, [r7, #16]
 8000ae4:	429a      	cmp	r2, r3
 8000ae6:	d207      	bcs.n	8000af8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000ae8:	f002 fbd0 	bl	800328c <__errno>
 8000aec:	4602      	mov	r2, r0
 8000aee:	230c      	movs	r3, #12
 8000af0:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 8000af2:	f04f 33ff 	mov.w	r3, #4294967295
 8000af6:	e009      	b.n	8000b0c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000af8:	4b08      	ldr	r3, [pc, #32]	; (8000b1c <_sbrk+0x64>)
 8000afa:	681b      	ldr	r3, [r3, #0]
 8000afc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000afe:	4b07      	ldr	r3, [pc, #28]	; (8000b1c <_sbrk+0x64>)
 8000b00:	681a      	ldr	r2, [r3, #0]
 8000b02:	687b      	ldr	r3, [r7, #4]
 8000b04:	4413      	add	r3, r2
 8000b06:	4a05      	ldr	r2, [pc, #20]	; (8000b1c <_sbrk+0x64>)
 8000b08:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000b0a:	68fb      	ldr	r3, [r7, #12]
}
 8000b0c:	4618      	mov	r0, r3
 8000b0e:	3718      	adds	r7, #24
 8000b10:	46bd      	mov	sp, r7
 8000b12:	bd80      	pop	{r7, pc}
 8000b14:	20005000 	.word	0x20005000
 8000b18:	00000400 	.word	0x00000400
 8000b1c:	2000009c 	.word	0x2000009c
 8000b20:	20000188 	.word	0x20000188

08000b24 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000b24:	b480      	push	{r7}
 8000b26:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000b28:	bf00      	nop
 8000b2a:	46bd      	mov	sp, r7
 8000b2c:	bc80      	pop	{r7}
 8000b2e:	4770      	bx	lr

08000b30 <MX_TIM1_Init>:
TIM_HandleTypeDef htim1;
TIM_HandleTypeDef htim2;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8000b30:	b580      	push	{r7, lr}
 8000b32:	b092      	sub	sp, #72	; 0x48
 8000b34:	af00      	add	r7, sp, #0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000b36:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8000b3a:	2200      	movs	r2, #0
 8000b3c:	601a      	str	r2, [r3, #0]
 8000b3e:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000b40:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000b44:	2200      	movs	r2, #0
 8000b46:	601a      	str	r2, [r3, #0]
 8000b48:	605a      	str	r2, [r3, #4]
 8000b4a:	609a      	str	r2, [r3, #8]
 8000b4c:	60da      	str	r2, [r3, #12]
 8000b4e:	611a      	str	r2, [r3, #16]
 8000b50:	615a      	str	r2, [r3, #20]
 8000b52:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000b54:	1d3b      	adds	r3, r7, #4
 8000b56:	2220      	movs	r2, #32
 8000b58:	2100      	movs	r1, #0
 8000b5a:	4618      	mov	r0, r3
 8000b5c:	f002 fbc0 	bl	80032e0 <memset>

  htim1.Instance = TIM1;
 8000b60:	4b33      	ldr	r3, [pc, #204]	; (8000c30 <MX_TIM1_Init+0x100>)
 8000b62:	4a34      	ldr	r2, [pc, #208]	; (8000c34 <MX_TIM1_Init+0x104>)
 8000b64:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 72-1;
 8000b66:	4b32      	ldr	r3, [pc, #200]	; (8000c30 <MX_TIM1_Init+0x100>)
 8000b68:	2247      	movs	r2, #71	; 0x47
 8000b6a:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000b6c:	4b30      	ldr	r3, [pc, #192]	; (8000c30 <MX_TIM1_Init+0x100>)
 8000b6e:	2200      	movs	r2, #0
 8000b70:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1000-1;
 8000b72:	4b2f      	ldr	r3, [pc, #188]	; (8000c30 <MX_TIM1_Init+0x100>)
 8000b74:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000b78:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000b7a:	4b2d      	ldr	r3, [pc, #180]	; (8000c30 <MX_TIM1_Init+0x100>)
 8000b7c:	2200      	movs	r2, #0
 8000b7e:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000b80:	4b2b      	ldr	r3, [pc, #172]	; (8000c30 <MX_TIM1_Init+0x100>)
 8000b82:	2200      	movs	r2, #0
 8000b84:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000b86:	4b2a      	ldr	r3, [pc, #168]	; (8000c30 <MX_TIM1_Init+0x100>)
 8000b88:	2200      	movs	r2, #0
 8000b8a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8000b8c:	4828      	ldr	r0, [pc, #160]	; (8000c30 <MX_TIM1_Init+0x100>)
 8000b8e:	f001 f8df 	bl	8001d50 <HAL_TIM_PWM_Init>
 8000b92:	4603      	mov	r3, r0
 8000b94:	2b00      	cmp	r3, #0
 8000b96:	d001      	beq.n	8000b9c <MX_TIM1_Init+0x6c>
  {
    Error_Handler();
 8000b98:	f7ff febc 	bl	8000914 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000b9c:	2300      	movs	r3, #0
 8000b9e:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000ba0:	2300      	movs	r3, #0
 8000ba2:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000ba4:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8000ba8:	4619      	mov	r1, r3
 8000baa:	4821      	ldr	r0, [pc, #132]	; (8000c30 <MX_TIM1_Init+0x100>)
 8000bac:	f002 f8f6 	bl	8002d9c <HAL_TIMEx_MasterConfigSynchronization>
 8000bb0:	4603      	mov	r3, r0
 8000bb2:	2b00      	cmp	r3, #0
 8000bb4:	d001      	beq.n	8000bba <MX_TIM1_Init+0x8a>
  {
    Error_Handler();
 8000bb6:	f7ff fead 	bl	8000914 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000bba:	2360      	movs	r3, #96	; 0x60
 8000bbc:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8000bbe:	2300      	movs	r3, #0
 8000bc0:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000bc2:	2300      	movs	r3, #0
 8000bc4:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000bc6:	2300      	movs	r3, #0
 8000bc8:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000bca:	2300      	movs	r3, #0
 8000bcc:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000bce:	2300      	movs	r3, #0
 8000bd0:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000bd2:	2300      	movs	r3, #0
 8000bd4:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000bd6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000bda:	2200      	movs	r2, #0
 8000bdc:	4619      	mov	r1, r3
 8000bde:	4814      	ldr	r0, [pc, #80]	; (8000c30 <MX_TIM1_Init+0x100>)
 8000be0:	f001 fc9a 	bl	8002518 <HAL_TIM_PWM_ConfigChannel>
 8000be4:	4603      	mov	r3, r0
 8000be6:	2b00      	cmp	r3, #0
 8000be8:	d001      	beq.n	8000bee <MX_TIM1_Init+0xbe>
  {
    Error_Handler();
 8000bea:	f7ff fe93 	bl	8000914 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000bee:	2300      	movs	r3, #0
 8000bf0:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000bf2:	2300      	movs	r3, #0
 8000bf4:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000bf6:	2300      	movs	r3, #0
 8000bf8:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8000bfa:	2300      	movs	r3, #0
 8000bfc:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000bfe:	2300      	movs	r3, #0
 8000c00:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000c02:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000c06:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000c08:	2300      	movs	r3, #0
 8000c0a:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8000c0c:	1d3b      	adds	r3, r7, #4
 8000c0e:	4619      	mov	r1, r3
 8000c10:	4807      	ldr	r0, [pc, #28]	; (8000c30 <MX_TIM1_Init+0x100>)
 8000c12:	f002 f921 	bl	8002e58 <HAL_TIMEx_ConfigBreakDeadTime>
 8000c16:	4603      	mov	r3, r0
 8000c18:	2b00      	cmp	r3, #0
 8000c1a:	d001      	beq.n	8000c20 <MX_TIM1_Init+0xf0>
  {
    Error_Handler();
 8000c1c:	f7ff fe7a 	bl	8000914 <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim1);
 8000c20:	4803      	ldr	r0, [pc, #12]	; (8000c30 <MX_TIM1_Init+0x100>)
 8000c22:	f000 f8bd 	bl	8000da0 <HAL_TIM_MspPostInit>

}
 8000c26:	bf00      	nop
 8000c28:	3748      	adds	r7, #72	; 0x48
 8000c2a:	46bd      	mov	sp, r7
 8000c2c:	bd80      	pop	{r7, pc}
 8000c2e:	bf00      	nop
 8000c30:	200000a8 	.word	0x200000a8
 8000c34:	40012c00 	.word	0x40012c00

08000c38 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8000c38:	b580      	push	{r7, lr}
 8000c3a:	b086      	sub	sp, #24
 8000c3c:	af00      	add	r7, sp, #0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000c3e:	f107 0310 	add.w	r3, r7, #16
 8000c42:	2200      	movs	r2, #0
 8000c44:	601a      	str	r2, [r3, #0]
 8000c46:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8000c48:	463b      	mov	r3, r7
 8000c4a:	2200      	movs	r2, #0
 8000c4c:	601a      	str	r2, [r3, #0]
 8000c4e:	605a      	str	r2, [r3, #4]
 8000c50:	609a      	str	r2, [r3, #8]
 8000c52:	60da      	str	r2, [r3, #12]

  htim2.Instance = TIM2;
 8000c54:	4b20      	ldr	r3, [pc, #128]	; (8000cd8 <MX_TIM2_Init+0xa0>)
 8000c56:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000c5a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 72-1;
 8000c5c:	4b1e      	ldr	r3, [pc, #120]	; (8000cd8 <MX_TIM2_Init+0xa0>)
 8000c5e:	2247      	movs	r2, #71	; 0x47
 8000c60:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000c62:	4b1d      	ldr	r3, [pc, #116]	; (8000cd8 <MX_TIM2_Init+0xa0>)
 8000c64:	2200      	movs	r2, #0
 8000c66:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8000c68:	4b1b      	ldr	r3, [pc, #108]	; (8000cd8 <MX_TIM2_Init+0xa0>)
 8000c6a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000c6e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000c70:	4b19      	ldr	r3, [pc, #100]	; (8000cd8 <MX_TIM2_Init+0xa0>)
 8000c72:	2200      	movs	r2, #0
 8000c74:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000c76:	4b18      	ldr	r3, [pc, #96]	; (8000cd8 <MX_TIM2_Init+0xa0>)
 8000c78:	2200      	movs	r2, #0
 8000c7a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 8000c7c:	4816      	ldr	r0, [pc, #88]	; (8000cd8 <MX_TIM2_Init+0xa0>)
 8000c7e:	f001 f959 	bl	8001f34 <HAL_TIM_IC_Init>
 8000c82:	4603      	mov	r3, r0
 8000c84:	2b00      	cmp	r3, #0
 8000c86:	d001      	beq.n	8000c8c <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8000c88:	f7ff fe44 	bl	8000914 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000c8c:	2300      	movs	r3, #0
 8000c8e:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000c90:	2300      	movs	r3, #0
 8000c92:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000c94:	f107 0310 	add.w	r3, r7, #16
 8000c98:	4619      	mov	r1, r3
 8000c9a:	480f      	ldr	r0, [pc, #60]	; (8000cd8 <MX_TIM2_Init+0xa0>)
 8000c9c:	f002 f87e 	bl	8002d9c <HAL_TIMEx_MasterConfigSynchronization>
 8000ca0:	4603      	mov	r3, r0
 8000ca2:	2b00      	cmp	r3, #0
 8000ca4:	d001      	beq.n	8000caa <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8000ca6:	f7ff fe35 	bl	8000914 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8000caa:	2300      	movs	r3, #0
 8000cac:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8000cae:	2301      	movs	r3, #1
 8000cb0:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8000cb2:	2300      	movs	r3, #0
 8000cb4:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0x0F;
 8000cb6:	230f      	movs	r3, #15
 8000cb8:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8000cba:	463b      	mov	r3, r7
 8000cbc:	2200      	movs	r2, #0
 8000cbe:	4619      	mov	r1, r3
 8000cc0:	4805      	ldr	r0, [pc, #20]	; (8000cd8 <MX_TIM2_Init+0xa0>)
 8000cc2:	f001 fb95 	bl	80023f0 <HAL_TIM_IC_ConfigChannel>
 8000cc6:	4603      	mov	r3, r0
 8000cc8:	2b00      	cmp	r3, #0
 8000cca:	d001      	beq.n	8000cd0 <MX_TIM2_Init+0x98>
  {
    Error_Handler();
 8000ccc:	f7ff fe22 	bl	8000914 <Error_Handler>
  }

}
 8000cd0:	bf00      	nop
 8000cd2:	3718      	adds	r7, #24
 8000cd4:	46bd      	mov	sp, r7
 8000cd6:	bd80      	pop	{r7, pc}
 8000cd8:	200000f0 	.word	0x200000f0

08000cdc <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8000cdc:	b480      	push	{r7}
 8000cde:	b085      	sub	sp, #20
 8000ce0:	af00      	add	r7, sp, #0
 8000ce2:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM1)
 8000ce4:	687b      	ldr	r3, [r7, #4]
 8000ce6:	681b      	ldr	r3, [r3, #0]
 8000ce8:	4a09      	ldr	r2, [pc, #36]	; (8000d10 <HAL_TIM_PWM_MspInit+0x34>)
 8000cea:	4293      	cmp	r3, r2
 8000cec:	d10b      	bne.n	8000d06 <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000cee:	4b09      	ldr	r3, [pc, #36]	; (8000d14 <HAL_TIM_PWM_MspInit+0x38>)
 8000cf0:	699b      	ldr	r3, [r3, #24]
 8000cf2:	4a08      	ldr	r2, [pc, #32]	; (8000d14 <HAL_TIM_PWM_MspInit+0x38>)
 8000cf4:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000cf8:	6193      	str	r3, [r2, #24]
 8000cfa:	4b06      	ldr	r3, [pc, #24]	; (8000d14 <HAL_TIM_PWM_MspInit+0x38>)
 8000cfc:	699b      	ldr	r3, [r3, #24]
 8000cfe:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8000d02:	60fb      	str	r3, [r7, #12]
 8000d04:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8000d06:	bf00      	nop
 8000d08:	3714      	adds	r7, #20
 8000d0a:	46bd      	mov	sp, r7
 8000d0c:	bc80      	pop	{r7}
 8000d0e:	4770      	bx	lr
 8000d10:	40012c00 	.word	0x40012c00
 8000d14:	40021000 	.word	0x40021000

08000d18 <HAL_TIM_IC_MspInit>:

void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* tim_icHandle)
{
 8000d18:	b580      	push	{r7, lr}
 8000d1a:	b088      	sub	sp, #32
 8000d1c:	af00      	add	r7, sp, #0
 8000d1e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d20:	f107 0310 	add.w	r3, r7, #16
 8000d24:	2200      	movs	r2, #0
 8000d26:	601a      	str	r2, [r3, #0]
 8000d28:	605a      	str	r2, [r3, #4]
 8000d2a:	609a      	str	r2, [r3, #8]
 8000d2c:	60da      	str	r2, [r3, #12]
  if(tim_icHandle->Instance==TIM2)
 8000d2e:	687b      	ldr	r3, [r7, #4]
 8000d30:	681b      	ldr	r3, [r3, #0]
 8000d32:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000d36:	d12b      	bne.n	8000d90 <HAL_TIM_IC_MspInit+0x78>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000d38:	4b17      	ldr	r3, [pc, #92]	; (8000d98 <HAL_TIM_IC_MspInit+0x80>)
 8000d3a:	69db      	ldr	r3, [r3, #28]
 8000d3c:	4a16      	ldr	r2, [pc, #88]	; (8000d98 <HAL_TIM_IC_MspInit+0x80>)
 8000d3e:	f043 0301 	orr.w	r3, r3, #1
 8000d42:	61d3      	str	r3, [r2, #28]
 8000d44:	4b14      	ldr	r3, [pc, #80]	; (8000d98 <HAL_TIM_IC_MspInit+0x80>)
 8000d46:	69db      	ldr	r3, [r3, #28]
 8000d48:	f003 0301 	and.w	r3, r3, #1
 8000d4c:	60fb      	str	r3, [r7, #12]
 8000d4e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d50:	4b11      	ldr	r3, [pc, #68]	; (8000d98 <HAL_TIM_IC_MspInit+0x80>)
 8000d52:	699b      	ldr	r3, [r3, #24]
 8000d54:	4a10      	ldr	r2, [pc, #64]	; (8000d98 <HAL_TIM_IC_MspInit+0x80>)
 8000d56:	f043 0304 	orr.w	r3, r3, #4
 8000d5a:	6193      	str	r3, [r2, #24]
 8000d5c:	4b0e      	ldr	r3, [pc, #56]	; (8000d98 <HAL_TIM_IC_MspInit+0x80>)
 8000d5e:	699b      	ldr	r3, [r3, #24]
 8000d60:	f003 0304 	and.w	r3, r3, #4
 8000d64:	60bb      	str	r3, [r7, #8]
 8000d66:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000d68:	2301      	movs	r3, #1
 8000d6a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d6c:	2300      	movs	r3, #0
 8000d6e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d70:	2300      	movs	r3, #0
 8000d72:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d74:	f107 0310 	add.w	r3, r7, #16
 8000d78:	4619      	mov	r1, r3
 8000d7a:	4808      	ldr	r0, [pc, #32]	; (8000d9c <HAL_TIM_IC_MspInit+0x84>)
 8000d7c:	f000 fa72 	bl	8001264 <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8000d80:	2200      	movs	r2, #0
 8000d82:	2100      	movs	r1, #0
 8000d84:	201c      	movs	r0, #28
 8000d86:	f000 fa36 	bl	80011f6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000d8a:	201c      	movs	r0, #28
 8000d8c:	f000 fa4f 	bl	800122e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8000d90:	bf00      	nop
 8000d92:	3720      	adds	r7, #32
 8000d94:	46bd      	mov	sp, r7
 8000d96:	bd80      	pop	{r7, pc}
 8000d98:	40021000 	.word	0x40021000
 8000d9c:	40010800 	.word	0x40010800

08000da0 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8000da0:	b580      	push	{r7, lr}
 8000da2:	b088      	sub	sp, #32
 8000da4:	af00      	add	r7, sp, #0
 8000da6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000da8:	f107 0310 	add.w	r3, r7, #16
 8000dac:	2200      	movs	r2, #0
 8000dae:	601a      	str	r2, [r3, #0]
 8000db0:	605a      	str	r2, [r3, #4]
 8000db2:	609a      	str	r2, [r3, #8]
 8000db4:	60da      	str	r2, [r3, #12]
  if(timHandle->Instance==TIM1)
 8000db6:	687b      	ldr	r3, [r7, #4]
 8000db8:	681b      	ldr	r3, [r3, #0]
 8000dba:	4a10      	ldr	r2, [pc, #64]	; (8000dfc <HAL_TIM_MspPostInit+0x5c>)
 8000dbc:	4293      	cmp	r3, r2
 8000dbe:	d118      	bne.n	8000df2 <HAL_TIM_MspPostInit+0x52>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000dc0:	4b0f      	ldr	r3, [pc, #60]	; (8000e00 <HAL_TIM_MspPostInit+0x60>)
 8000dc2:	699b      	ldr	r3, [r3, #24]
 8000dc4:	4a0e      	ldr	r2, [pc, #56]	; (8000e00 <HAL_TIM_MspPostInit+0x60>)
 8000dc6:	f043 0304 	orr.w	r3, r3, #4
 8000dca:	6193      	str	r3, [r2, #24]
 8000dcc:	4b0c      	ldr	r3, [pc, #48]	; (8000e00 <HAL_TIM_MspPostInit+0x60>)
 8000dce:	699b      	ldr	r3, [r3, #24]
 8000dd0:	f003 0304 	and.w	r3, r3, #4
 8000dd4:	60fb      	str	r3, [r7, #12]
 8000dd6:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8000dd8:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000ddc:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000dde:	2302      	movs	r3, #2
 8000de0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000de2:	2302      	movs	r3, #2
 8000de4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000de6:	f107 0310 	add.w	r3, r7, #16
 8000dea:	4619      	mov	r1, r3
 8000dec:	4805      	ldr	r0, [pc, #20]	; (8000e04 <HAL_TIM_MspPostInit+0x64>)
 8000dee:	f000 fa39 	bl	8001264 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8000df2:	bf00      	nop
 8000df4:	3720      	adds	r7, #32
 8000df6:	46bd      	mov	sp, r7
 8000df8:	bd80      	pop	{r7, pc}
 8000dfa:	bf00      	nop
 8000dfc:	40012c00 	.word	0x40012c00
 8000e00:	40021000 	.word	0x40021000
 8000e04:	40010800 	.word	0x40010800

08000e08 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8000e08:	b580      	push	{r7, lr}
 8000e0a:	af00      	add	r7, sp, #0

  huart1.Instance = USART1;
 8000e0c:	4b11      	ldr	r3, [pc, #68]	; (8000e54 <MX_USART1_UART_Init+0x4c>)
 8000e0e:	4a12      	ldr	r2, [pc, #72]	; (8000e58 <MX_USART1_UART_Init+0x50>)
 8000e10:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000e12:	4b10      	ldr	r3, [pc, #64]	; (8000e54 <MX_USART1_UART_Init+0x4c>)
 8000e14:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000e18:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000e1a:	4b0e      	ldr	r3, [pc, #56]	; (8000e54 <MX_USART1_UART_Init+0x4c>)
 8000e1c:	2200      	movs	r2, #0
 8000e1e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000e20:	4b0c      	ldr	r3, [pc, #48]	; (8000e54 <MX_USART1_UART_Init+0x4c>)
 8000e22:	2200      	movs	r2, #0
 8000e24:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000e26:	4b0b      	ldr	r3, [pc, #44]	; (8000e54 <MX_USART1_UART_Init+0x4c>)
 8000e28:	2200      	movs	r2, #0
 8000e2a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000e2c:	4b09      	ldr	r3, [pc, #36]	; (8000e54 <MX_USART1_UART_Init+0x4c>)
 8000e2e:	220c      	movs	r2, #12
 8000e30:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000e32:	4b08      	ldr	r3, [pc, #32]	; (8000e54 <MX_USART1_UART_Init+0x4c>)
 8000e34:	2200      	movs	r2, #0
 8000e36:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000e38:	4b06      	ldr	r3, [pc, #24]	; (8000e54 <MX_USART1_UART_Init+0x4c>)
 8000e3a:	2200      	movs	r2, #0
 8000e3c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000e3e:	4805      	ldr	r0, [pc, #20]	; (8000e54 <MX_USART1_UART_Init+0x4c>)
 8000e40:	f002 f86d 	bl	8002f1e <HAL_UART_Init>
 8000e44:	4603      	mov	r3, r0
 8000e46:	2b00      	cmp	r3, #0
 8000e48:	d001      	beq.n	8000e4e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000e4a:	f7ff fd63 	bl	8000914 <Error_Handler>
  }

}
 8000e4e:	bf00      	nop
 8000e50:	bd80      	pop	{r7, pc}
 8000e52:	bf00      	nop
 8000e54:	20000138 	.word	0x20000138
 8000e58:	40013800 	.word	0x40013800

08000e5c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000e5c:	b580      	push	{r7, lr}
 8000e5e:	b088      	sub	sp, #32
 8000e60:	af00      	add	r7, sp, #0
 8000e62:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e64:	f107 0310 	add.w	r3, r7, #16
 8000e68:	2200      	movs	r2, #0
 8000e6a:	601a      	str	r2, [r3, #0]
 8000e6c:	605a      	str	r2, [r3, #4]
 8000e6e:	609a      	str	r2, [r3, #8]
 8000e70:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 8000e72:	687b      	ldr	r3, [r7, #4]
 8000e74:	681b      	ldr	r3, [r3, #0]
 8000e76:	4a1c      	ldr	r2, [pc, #112]	; (8000ee8 <HAL_UART_MspInit+0x8c>)
 8000e78:	4293      	cmp	r3, r2
 8000e7a:	d131      	bne.n	8000ee0 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000e7c:	4b1b      	ldr	r3, [pc, #108]	; (8000eec <HAL_UART_MspInit+0x90>)
 8000e7e:	699b      	ldr	r3, [r3, #24]
 8000e80:	4a1a      	ldr	r2, [pc, #104]	; (8000eec <HAL_UART_MspInit+0x90>)
 8000e82:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000e86:	6193      	str	r3, [r2, #24]
 8000e88:	4b18      	ldr	r3, [pc, #96]	; (8000eec <HAL_UART_MspInit+0x90>)
 8000e8a:	699b      	ldr	r3, [r3, #24]
 8000e8c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000e90:	60fb      	str	r3, [r7, #12]
 8000e92:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e94:	4b15      	ldr	r3, [pc, #84]	; (8000eec <HAL_UART_MspInit+0x90>)
 8000e96:	699b      	ldr	r3, [r3, #24]
 8000e98:	4a14      	ldr	r2, [pc, #80]	; (8000eec <HAL_UART_MspInit+0x90>)
 8000e9a:	f043 0304 	orr.w	r3, r3, #4
 8000e9e:	6193      	str	r3, [r2, #24]
 8000ea0:	4b12      	ldr	r3, [pc, #72]	; (8000eec <HAL_UART_MspInit+0x90>)
 8000ea2:	699b      	ldr	r3, [r3, #24]
 8000ea4:	f003 0304 	and.w	r3, r3, #4
 8000ea8:	60bb      	str	r3, [r7, #8]
 8000eaa:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000eac:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000eb0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000eb2:	2302      	movs	r3, #2
 8000eb4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000eb6:	2303      	movs	r3, #3
 8000eb8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000eba:	f107 0310 	add.w	r3, r7, #16
 8000ebe:	4619      	mov	r1, r3
 8000ec0:	480b      	ldr	r0, [pc, #44]	; (8000ef0 <HAL_UART_MspInit+0x94>)
 8000ec2:	f000 f9cf 	bl	8001264 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000ec6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000eca:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000ecc:	2300      	movs	r3, #0
 8000ece:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ed0:	2300      	movs	r3, #0
 8000ed2:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ed4:	f107 0310 	add.w	r3, r7, #16
 8000ed8:	4619      	mov	r1, r3
 8000eda:	4805      	ldr	r0, [pc, #20]	; (8000ef0 <HAL_UART_MspInit+0x94>)
 8000edc:	f000 f9c2 	bl	8001264 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8000ee0:	bf00      	nop
 8000ee2:	3720      	adds	r7, #32
 8000ee4:	46bd      	mov	sp, r7
 8000ee6:	bd80      	pop	{r7, pc}
 8000ee8:	40013800 	.word	0x40013800
 8000eec:	40021000 	.word	0x40021000
 8000ef0:	40010800 	.word	0x40010800

08000ef4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000ef4:	480c      	ldr	r0, [pc, #48]	; (8000f28 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000ef6:	490d      	ldr	r1, [pc, #52]	; (8000f2c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000ef8:	4a0d      	ldr	r2, [pc, #52]	; (8000f30 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000efa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000efc:	e002      	b.n	8000f04 <LoopCopyDataInit>

08000efe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000efe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000f00:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000f02:	3304      	adds	r3, #4

08000f04 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000f04:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000f06:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000f08:	d3f9      	bcc.n	8000efe <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000f0a:	4a0a      	ldr	r2, [pc, #40]	; (8000f34 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000f0c:	4c0a      	ldr	r4, [pc, #40]	; (8000f38 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000f0e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000f10:	e001      	b.n	8000f16 <LoopFillZerobss>

08000f12 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000f12:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000f14:	3204      	adds	r2, #4

08000f16 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000f16:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000f18:	d3fb      	bcc.n	8000f12 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000f1a:	f7ff fe03 	bl	8000b24 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000f1e:	f002 f9bb 	bl	8003298 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000f22:	f7ff fbd1 	bl	80006c8 <main>
  bx lr
 8000f26:	4770      	bx	lr
  ldr r0, =_sdata
 8000f28:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000f2c:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8000f30:	080042a4 	.word	0x080042a4
  ldr r2, =_sbss
 8000f34:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8000f38:	20000184 	.word	0x20000184

08000f3c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000f3c:	e7fe      	b.n	8000f3c <ADC1_2_IRQHandler>
	...

08000f40 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000f40:	b580      	push	{r7, lr}
 8000f42:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000f44:	4b08      	ldr	r3, [pc, #32]	; (8000f68 <HAL_Init+0x28>)
 8000f46:	681b      	ldr	r3, [r3, #0]
 8000f48:	4a07      	ldr	r2, [pc, #28]	; (8000f68 <HAL_Init+0x28>)
 8000f4a:	f043 0310 	orr.w	r3, r3, #16
 8000f4e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000f50:	2003      	movs	r0, #3
 8000f52:	f000 f945 	bl	80011e0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000f56:	2000      	movs	r0, #0
 8000f58:	f000 f808 	bl	8000f6c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000f5c:	f7ff fcde 	bl	800091c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000f60:	2300      	movs	r3, #0
}
 8000f62:	4618      	mov	r0, r3
 8000f64:	bd80      	pop	{r7, pc}
 8000f66:	bf00      	nop
 8000f68:	40022000 	.word	0x40022000

08000f6c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000f6c:	b580      	push	{r7, lr}
 8000f6e:	b082      	sub	sp, #8
 8000f70:	af00      	add	r7, sp, #0
 8000f72:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000f74:	4b12      	ldr	r3, [pc, #72]	; (8000fc0 <HAL_InitTick+0x54>)
 8000f76:	681a      	ldr	r2, [r3, #0]
 8000f78:	4b12      	ldr	r3, [pc, #72]	; (8000fc4 <HAL_InitTick+0x58>)
 8000f7a:	781b      	ldrb	r3, [r3, #0]
 8000f7c:	4619      	mov	r1, r3
 8000f7e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000f82:	fbb3 f3f1 	udiv	r3, r3, r1
 8000f86:	fbb2 f3f3 	udiv	r3, r2, r3
 8000f8a:	4618      	mov	r0, r3
 8000f8c:	f000 f95d 	bl	800124a <HAL_SYSTICK_Config>
 8000f90:	4603      	mov	r3, r0
 8000f92:	2b00      	cmp	r3, #0
 8000f94:	d001      	beq.n	8000f9a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000f96:	2301      	movs	r3, #1
 8000f98:	e00e      	b.n	8000fb8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	2b0f      	cmp	r3, #15
 8000f9e:	d80a      	bhi.n	8000fb6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000fa0:	2200      	movs	r2, #0
 8000fa2:	6879      	ldr	r1, [r7, #4]
 8000fa4:	f04f 30ff 	mov.w	r0, #4294967295
 8000fa8:	f000 f925 	bl	80011f6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000fac:	4a06      	ldr	r2, [pc, #24]	; (8000fc8 <HAL_InitTick+0x5c>)
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000fb2:	2300      	movs	r3, #0
 8000fb4:	e000      	b.n	8000fb8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000fb6:	2301      	movs	r3, #1
}
 8000fb8:	4618      	mov	r0, r3
 8000fba:	3708      	adds	r7, #8
 8000fbc:	46bd      	mov	sp, r7
 8000fbe:	bd80      	pop	{r7, pc}
 8000fc0:	20000000 	.word	0x20000000
 8000fc4:	20000008 	.word	0x20000008
 8000fc8:	20000004 	.word	0x20000004

08000fcc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000fcc:	b480      	push	{r7}
 8000fce:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000fd0:	4b05      	ldr	r3, [pc, #20]	; (8000fe8 <HAL_IncTick+0x1c>)
 8000fd2:	781b      	ldrb	r3, [r3, #0]
 8000fd4:	461a      	mov	r2, r3
 8000fd6:	4b05      	ldr	r3, [pc, #20]	; (8000fec <HAL_IncTick+0x20>)
 8000fd8:	681b      	ldr	r3, [r3, #0]
 8000fda:	4413      	add	r3, r2
 8000fdc:	4a03      	ldr	r2, [pc, #12]	; (8000fec <HAL_IncTick+0x20>)
 8000fde:	6013      	str	r3, [r2, #0]
}
 8000fe0:	bf00      	nop
 8000fe2:	46bd      	mov	sp, r7
 8000fe4:	bc80      	pop	{r7}
 8000fe6:	4770      	bx	lr
 8000fe8:	20000008 	.word	0x20000008
 8000fec:	2000017c 	.word	0x2000017c

08000ff0 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000ff0:	b480      	push	{r7}
 8000ff2:	af00      	add	r7, sp, #0
  return uwTick;
 8000ff4:	4b02      	ldr	r3, [pc, #8]	; (8001000 <HAL_GetTick+0x10>)
 8000ff6:	681b      	ldr	r3, [r3, #0]
}
 8000ff8:	4618      	mov	r0, r3
 8000ffa:	46bd      	mov	sp, r7
 8000ffc:	bc80      	pop	{r7}
 8000ffe:	4770      	bx	lr
 8001000:	2000017c 	.word	0x2000017c

08001004 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001004:	b580      	push	{r7, lr}
 8001006:	b084      	sub	sp, #16
 8001008:	af00      	add	r7, sp, #0
 800100a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800100c:	f7ff fff0 	bl	8000ff0 <HAL_GetTick>
 8001010:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001016:	68fb      	ldr	r3, [r7, #12]
 8001018:	f1b3 3fff 	cmp.w	r3, #4294967295
 800101c:	d005      	beq.n	800102a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800101e:	4b09      	ldr	r3, [pc, #36]	; (8001044 <HAL_Delay+0x40>)
 8001020:	781b      	ldrb	r3, [r3, #0]
 8001022:	461a      	mov	r2, r3
 8001024:	68fb      	ldr	r3, [r7, #12]
 8001026:	4413      	add	r3, r2
 8001028:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800102a:	bf00      	nop
 800102c:	f7ff ffe0 	bl	8000ff0 <HAL_GetTick>
 8001030:	4602      	mov	r2, r0
 8001032:	68bb      	ldr	r3, [r7, #8]
 8001034:	1ad3      	subs	r3, r2, r3
 8001036:	68fa      	ldr	r2, [r7, #12]
 8001038:	429a      	cmp	r2, r3
 800103a:	d8f7      	bhi.n	800102c <HAL_Delay+0x28>
  {
  }
}
 800103c:	bf00      	nop
 800103e:	3710      	adds	r7, #16
 8001040:	46bd      	mov	sp, r7
 8001042:	bd80      	pop	{r7, pc}
 8001044:	20000008 	.word	0x20000008

08001048 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001048:	b480      	push	{r7}
 800104a:	b085      	sub	sp, #20
 800104c:	af00      	add	r7, sp, #0
 800104e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	f003 0307 	and.w	r3, r3, #7
 8001056:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001058:	4b0c      	ldr	r3, [pc, #48]	; (800108c <__NVIC_SetPriorityGrouping+0x44>)
 800105a:	68db      	ldr	r3, [r3, #12]
 800105c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800105e:	68ba      	ldr	r2, [r7, #8]
 8001060:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001064:	4013      	ands	r3, r2
 8001066:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001068:	68fb      	ldr	r3, [r7, #12]
 800106a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800106c:	68bb      	ldr	r3, [r7, #8]
 800106e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001070:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001074:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001078:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800107a:	4a04      	ldr	r2, [pc, #16]	; (800108c <__NVIC_SetPriorityGrouping+0x44>)
 800107c:	68bb      	ldr	r3, [r7, #8]
 800107e:	60d3      	str	r3, [r2, #12]
}
 8001080:	bf00      	nop
 8001082:	3714      	adds	r7, #20
 8001084:	46bd      	mov	sp, r7
 8001086:	bc80      	pop	{r7}
 8001088:	4770      	bx	lr
 800108a:	bf00      	nop
 800108c:	e000ed00 	.word	0xe000ed00

08001090 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001090:	b480      	push	{r7}
 8001092:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001094:	4b04      	ldr	r3, [pc, #16]	; (80010a8 <__NVIC_GetPriorityGrouping+0x18>)
 8001096:	68db      	ldr	r3, [r3, #12]
 8001098:	0a1b      	lsrs	r3, r3, #8
 800109a:	f003 0307 	and.w	r3, r3, #7
}
 800109e:	4618      	mov	r0, r3
 80010a0:	46bd      	mov	sp, r7
 80010a2:	bc80      	pop	{r7}
 80010a4:	4770      	bx	lr
 80010a6:	bf00      	nop
 80010a8:	e000ed00 	.word	0xe000ed00

080010ac <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80010ac:	b480      	push	{r7}
 80010ae:	b083      	sub	sp, #12
 80010b0:	af00      	add	r7, sp, #0
 80010b2:	4603      	mov	r3, r0
 80010b4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80010b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	db0b      	blt.n	80010d6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80010be:	79fb      	ldrb	r3, [r7, #7]
 80010c0:	f003 021f 	and.w	r2, r3, #31
 80010c4:	4906      	ldr	r1, [pc, #24]	; (80010e0 <__NVIC_EnableIRQ+0x34>)
 80010c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010ca:	095b      	lsrs	r3, r3, #5
 80010cc:	2001      	movs	r0, #1
 80010ce:	fa00 f202 	lsl.w	r2, r0, r2
 80010d2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80010d6:	bf00      	nop
 80010d8:	370c      	adds	r7, #12
 80010da:	46bd      	mov	sp, r7
 80010dc:	bc80      	pop	{r7}
 80010de:	4770      	bx	lr
 80010e0:	e000e100 	.word	0xe000e100

080010e4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80010e4:	b480      	push	{r7}
 80010e6:	b083      	sub	sp, #12
 80010e8:	af00      	add	r7, sp, #0
 80010ea:	4603      	mov	r3, r0
 80010ec:	6039      	str	r1, [r7, #0]
 80010ee:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80010f0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010f4:	2b00      	cmp	r3, #0
 80010f6:	db0a      	blt.n	800110e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80010f8:	683b      	ldr	r3, [r7, #0]
 80010fa:	b2da      	uxtb	r2, r3
 80010fc:	490c      	ldr	r1, [pc, #48]	; (8001130 <__NVIC_SetPriority+0x4c>)
 80010fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001102:	0112      	lsls	r2, r2, #4
 8001104:	b2d2      	uxtb	r2, r2
 8001106:	440b      	add	r3, r1
 8001108:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800110c:	e00a      	b.n	8001124 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800110e:	683b      	ldr	r3, [r7, #0]
 8001110:	b2da      	uxtb	r2, r3
 8001112:	4908      	ldr	r1, [pc, #32]	; (8001134 <__NVIC_SetPriority+0x50>)
 8001114:	79fb      	ldrb	r3, [r7, #7]
 8001116:	f003 030f 	and.w	r3, r3, #15
 800111a:	3b04      	subs	r3, #4
 800111c:	0112      	lsls	r2, r2, #4
 800111e:	b2d2      	uxtb	r2, r2
 8001120:	440b      	add	r3, r1
 8001122:	761a      	strb	r2, [r3, #24]
}
 8001124:	bf00      	nop
 8001126:	370c      	adds	r7, #12
 8001128:	46bd      	mov	sp, r7
 800112a:	bc80      	pop	{r7}
 800112c:	4770      	bx	lr
 800112e:	bf00      	nop
 8001130:	e000e100 	.word	0xe000e100
 8001134:	e000ed00 	.word	0xe000ed00

08001138 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001138:	b480      	push	{r7}
 800113a:	b089      	sub	sp, #36	; 0x24
 800113c:	af00      	add	r7, sp, #0
 800113e:	60f8      	str	r0, [r7, #12]
 8001140:	60b9      	str	r1, [r7, #8]
 8001142:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001144:	68fb      	ldr	r3, [r7, #12]
 8001146:	f003 0307 	and.w	r3, r3, #7
 800114a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800114c:	69fb      	ldr	r3, [r7, #28]
 800114e:	f1c3 0307 	rsb	r3, r3, #7
 8001152:	2b04      	cmp	r3, #4
 8001154:	bf28      	it	cs
 8001156:	2304      	movcs	r3, #4
 8001158:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800115a:	69fb      	ldr	r3, [r7, #28]
 800115c:	3304      	adds	r3, #4
 800115e:	2b06      	cmp	r3, #6
 8001160:	d902      	bls.n	8001168 <NVIC_EncodePriority+0x30>
 8001162:	69fb      	ldr	r3, [r7, #28]
 8001164:	3b03      	subs	r3, #3
 8001166:	e000      	b.n	800116a <NVIC_EncodePriority+0x32>
 8001168:	2300      	movs	r3, #0
 800116a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800116c:	f04f 32ff 	mov.w	r2, #4294967295
 8001170:	69bb      	ldr	r3, [r7, #24]
 8001172:	fa02 f303 	lsl.w	r3, r2, r3
 8001176:	43da      	mvns	r2, r3
 8001178:	68bb      	ldr	r3, [r7, #8]
 800117a:	401a      	ands	r2, r3
 800117c:	697b      	ldr	r3, [r7, #20]
 800117e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001180:	f04f 31ff 	mov.w	r1, #4294967295
 8001184:	697b      	ldr	r3, [r7, #20]
 8001186:	fa01 f303 	lsl.w	r3, r1, r3
 800118a:	43d9      	mvns	r1, r3
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001190:	4313      	orrs	r3, r2
         );
}
 8001192:	4618      	mov	r0, r3
 8001194:	3724      	adds	r7, #36	; 0x24
 8001196:	46bd      	mov	sp, r7
 8001198:	bc80      	pop	{r7}
 800119a:	4770      	bx	lr

0800119c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800119c:	b580      	push	{r7, lr}
 800119e:	b082      	sub	sp, #8
 80011a0:	af00      	add	r7, sp, #0
 80011a2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	3b01      	subs	r3, #1
 80011a8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80011ac:	d301      	bcc.n	80011b2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80011ae:	2301      	movs	r3, #1
 80011b0:	e00f      	b.n	80011d2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80011b2:	4a0a      	ldr	r2, [pc, #40]	; (80011dc <SysTick_Config+0x40>)
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	3b01      	subs	r3, #1
 80011b8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80011ba:	210f      	movs	r1, #15
 80011bc:	f04f 30ff 	mov.w	r0, #4294967295
 80011c0:	f7ff ff90 	bl	80010e4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80011c4:	4b05      	ldr	r3, [pc, #20]	; (80011dc <SysTick_Config+0x40>)
 80011c6:	2200      	movs	r2, #0
 80011c8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80011ca:	4b04      	ldr	r3, [pc, #16]	; (80011dc <SysTick_Config+0x40>)
 80011cc:	2207      	movs	r2, #7
 80011ce:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80011d0:	2300      	movs	r3, #0
}
 80011d2:	4618      	mov	r0, r3
 80011d4:	3708      	adds	r7, #8
 80011d6:	46bd      	mov	sp, r7
 80011d8:	bd80      	pop	{r7, pc}
 80011da:	bf00      	nop
 80011dc:	e000e010 	.word	0xe000e010

080011e0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80011e0:	b580      	push	{r7, lr}
 80011e2:	b082      	sub	sp, #8
 80011e4:	af00      	add	r7, sp, #0
 80011e6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80011e8:	6878      	ldr	r0, [r7, #4]
 80011ea:	f7ff ff2d 	bl	8001048 <__NVIC_SetPriorityGrouping>
}
 80011ee:	bf00      	nop
 80011f0:	3708      	adds	r7, #8
 80011f2:	46bd      	mov	sp, r7
 80011f4:	bd80      	pop	{r7, pc}

080011f6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80011f6:	b580      	push	{r7, lr}
 80011f8:	b086      	sub	sp, #24
 80011fa:	af00      	add	r7, sp, #0
 80011fc:	4603      	mov	r3, r0
 80011fe:	60b9      	str	r1, [r7, #8]
 8001200:	607a      	str	r2, [r7, #4]
 8001202:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001204:	2300      	movs	r3, #0
 8001206:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001208:	f7ff ff42 	bl	8001090 <__NVIC_GetPriorityGrouping>
 800120c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800120e:	687a      	ldr	r2, [r7, #4]
 8001210:	68b9      	ldr	r1, [r7, #8]
 8001212:	6978      	ldr	r0, [r7, #20]
 8001214:	f7ff ff90 	bl	8001138 <NVIC_EncodePriority>
 8001218:	4602      	mov	r2, r0
 800121a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800121e:	4611      	mov	r1, r2
 8001220:	4618      	mov	r0, r3
 8001222:	f7ff ff5f 	bl	80010e4 <__NVIC_SetPriority>
}
 8001226:	bf00      	nop
 8001228:	3718      	adds	r7, #24
 800122a:	46bd      	mov	sp, r7
 800122c:	bd80      	pop	{r7, pc}

0800122e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800122e:	b580      	push	{r7, lr}
 8001230:	b082      	sub	sp, #8
 8001232:	af00      	add	r7, sp, #0
 8001234:	4603      	mov	r3, r0
 8001236:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001238:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800123c:	4618      	mov	r0, r3
 800123e:	f7ff ff35 	bl	80010ac <__NVIC_EnableIRQ>
}
 8001242:	bf00      	nop
 8001244:	3708      	adds	r7, #8
 8001246:	46bd      	mov	sp, r7
 8001248:	bd80      	pop	{r7, pc}

0800124a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800124a:	b580      	push	{r7, lr}
 800124c:	b082      	sub	sp, #8
 800124e:	af00      	add	r7, sp, #0
 8001250:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001252:	6878      	ldr	r0, [r7, #4]
 8001254:	f7ff ffa2 	bl	800119c <SysTick_Config>
 8001258:	4603      	mov	r3, r0
}
 800125a:	4618      	mov	r0, r3
 800125c:	3708      	adds	r7, #8
 800125e:	46bd      	mov	sp, r7
 8001260:	bd80      	pop	{r7, pc}
	...

08001264 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001264:	b480      	push	{r7}
 8001266:	b08b      	sub	sp, #44	; 0x2c
 8001268:	af00      	add	r7, sp, #0
 800126a:	6078      	str	r0, [r7, #4]
 800126c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800126e:	2300      	movs	r3, #0
 8001270:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001272:	2300      	movs	r3, #0
 8001274:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001276:	e127      	b.n	80014c8 <HAL_GPIO_Init+0x264>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001278:	2201      	movs	r2, #1
 800127a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800127c:	fa02 f303 	lsl.w	r3, r2, r3
 8001280:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001282:	683b      	ldr	r3, [r7, #0]
 8001284:	681b      	ldr	r3, [r3, #0]
 8001286:	69fa      	ldr	r2, [r7, #28]
 8001288:	4013      	ands	r3, r2
 800128a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 800128c:	69ba      	ldr	r2, [r7, #24]
 800128e:	69fb      	ldr	r3, [r7, #28]
 8001290:	429a      	cmp	r2, r3
 8001292:	f040 8116 	bne.w	80014c2 <HAL_GPIO_Init+0x25e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001296:	683b      	ldr	r3, [r7, #0]
 8001298:	685b      	ldr	r3, [r3, #4]
 800129a:	2b12      	cmp	r3, #18
 800129c:	d034      	beq.n	8001308 <HAL_GPIO_Init+0xa4>
 800129e:	2b12      	cmp	r3, #18
 80012a0:	d80d      	bhi.n	80012be <HAL_GPIO_Init+0x5a>
 80012a2:	2b02      	cmp	r3, #2
 80012a4:	d02b      	beq.n	80012fe <HAL_GPIO_Init+0x9a>
 80012a6:	2b02      	cmp	r3, #2
 80012a8:	d804      	bhi.n	80012b4 <HAL_GPIO_Init+0x50>
 80012aa:	2b00      	cmp	r3, #0
 80012ac:	d031      	beq.n	8001312 <HAL_GPIO_Init+0xae>
 80012ae:	2b01      	cmp	r3, #1
 80012b0:	d01c      	beq.n	80012ec <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80012b2:	e048      	b.n	8001346 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 80012b4:	2b03      	cmp	r3, #3
 80012b6:	d043      	beq.n	8001340 <HAL_GPIO_Init+0xdc>
 80012b8:	2b11      	cmp	r3, #17
 80012ba:	d01b      	beq.n	80012f4 <HAL_GPIO_Init+0x90>
          break;
 80012bc:	e043      	b.n	8001346 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 80012be:	4a89      	ldr	r2, [pc, #548]	; (80014e4 <HAL_GPIO_Init+0x280>)
 80012c0:	4293      	cmp	r3, r2
 80012c2:	d026      	beq.n	8001312 <HAL_GPIO_Init+0xae>
 80012c4:	4a87      	ldr	r2, [pc, #540]	; (80014e4 <HAL_GPIO_Init+0x280>)
 80012c6:	4293      	cmp	r3, r2
 80012c8:	d806      	bhi.n	80012d8 <HAL_GPIO_Init+0x74>
 80012ca:	4a87      	ldr	r2, [pc, #540]	; (80014e8 <HAL_GPIO_Init+0x284>)
 80012cc:	4293      	cmp	r3, r2
 80012ce:	d020      	beq.n	8001312 <HAL_GPIO_Init+0xae>
 80012d0:	4a86      	ldr	r2, [pc, #536]	; (80014ec <HAL_GPIO_Init+0x288>)
 80012d2:	4293      	cmp	r3, r2
 80012d4:	d01d      	beq.n	8001312 <HAL_GPIO_Init+0xae>
          break;
 80012d6:	e036      	b.n	8001346 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 80012d8:	4a85      	ldr	r2, [pc, #532]	; (80014f0 <HAL_GPIO_Init+0x28c>)
 80012da:	4293      	cmp	r3, r2
 80012dc:	d019      	beq.n	8001312 <HAL_GPIO_Init+0xae>
 80012de:	4a85      	ldr	r2, [pc, #532]	; (80014f4 <HAL_GPIO_Init+0x290>)
 80012e0:	4293      	cmp	r3, r2
 80012e2:	d016      	beq.n	8001312 <HAL_GPIO_Init+0xae>
 80012e4:	4a84      	ldr	r2, [pc, #528]	; (80014f8 <HAL_GPIO_Init+0x294>)
 80012e6:	4293      	cmp	r3, r2
 80012e8:	d013      	beq.n	8001312 <HAL_GPIO_Init+0xae>
          break;
 80012ea:	e02c      	b.n	8001346 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80012ec:	683b      	ldr	r3, [r7, #0]
 80012ee:	68db      	ldr	r3, [r3, #12]
 80012f0:	623b      	str	r3, [r7, #32]
          break;
 80012f2:	e028      	b.n	8001346 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80012f4:	683b      	ldr	r3, [r7, #0]
 80012f6:	68db      	ldr	r3, [r3, #12]
 80012f8:	3304      	adds	r3, #4
 80012fa:	623b      	str	r3, [r7, #32]
          break;
 80012fc:	e023      	b.n	8001346 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80012fe:	683b      	ldr	r3, [r7, #0]
 8001300:	68db      	ldr	r3, [r3, #12]
 8001302:	3308      	adds	r3, #8
 8001304:	623b      	str	r3, [r7, #32]
          break;
 8001306:	e01e      	b.n	8001346 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001308:	683b      	ldr	r3, [r7, #0]
 800130a:	68db      	ldr	r3, [r3, #12]
 800130c:	330c      	adds	r3, #12
 800130e:	623b      	str	r3, [r7, #32]
          break;
 8001310:	e019      	b.n	8001346 <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001312:	683b      	ldr	r3, [r7, #0]
 8001314:	689b      	ldr	r3, [r3, #8]
 8001316:	2b00      	cmp	r3, #0
 8001318:	d102      	bne.n	8001320 <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800131a:	2304      	movs	r3, #4
 800131c:	623b      	str	r3, [r7, #32]
          break;
 800131e:	e012      	b.n	8001346 <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001320:	683b      	ldr	r3, [r7, #0]
 8001322:	689b      	ldr	r3, [r3, #8]
 8001324:	2b01      	cmp	r3, #1
 8001326:	d105      	bne.n	8001334 <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001328:	2308      	movs	r3, #8
 800132a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	69fa      	ldr	r2, [r7, #28]
 8001330:	611a      	str	r2, [r3, #16]
          break;
 8001332:	e008      	b.n	8001346 <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001334:	2308      	movs	r3, #8
 8001336:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	69fa      	ldr	r2, [r7, #28]
 800133c:	615a      	str	r2, [r3, #20]
          break;
 800133e:	e002      	b.n	8001346 <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001340:	2300      	movs	r3, #0
 8001342:	623b      	str	r3, [r7, #32]
          break;
 8001344:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001346:	69bb      	ldr	r3, [r7, #24]
 8001348:	2bff      	cmp	r3, #255	; 0xff
 800134a:	d801      	bhi.n	8001350 <HAL_GPIO_Init+0xec>
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	e001      	b.n	8001354 <HAL_GPIO_Init+0xf0>
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	3304      	adds	r3, #4
 8001354:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001356:	69bb      	ldr	r3, [r7, #24]
 8001358:	2bff      	cmp	r3, #255	; 0xff
 800135a:	d802      	bhi.n	8001362 <HAL_GPIO_Init+0xfe>
 800135c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800135e:	009b      	lsls	r3, r3, #2
 8001360:	e002      	b.n	8001368 <HAL_GPIO_Init+0x104>
 8001362:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001364:	3b08      	subs	r3, #8
 8001366:	009b      	lsls	r3, r3, #2
 8001368:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800136a:	697b      	ldr	r3, [r7, #20]
 800136c:	681a      	ldr	r2, [r3, #0]
 800136e:	210f      	movs	r1, #15
 8001370:	693b      	ldr	r3, [r7, #16]
 8001372:	fa01 f303 	lsl.w	r3, r1, r3
 8001376:	43db      	mvns	r3, r3
 8001378:	401a      	ands	r2, r3
 800137a:	6a39      	ldr	r1, [r7, #32]
 800137c:	693b      	ldr	r3, [r7, #16]
 800137e:	fa01 f303 	lsl.w	r3, r1, r3
 8001382:	431a      	orrs	r2, r3
 8001384:	697b      	ldr	r3, [r7, #20]
 8001386:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001388:	683b      	ldr	r3, [r7, #0]
 800138a:	685b      	ldr	r3, [r3, #4]
 800138c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001390:	2b00      	cmp	r3, #0
 8001392:	f000 8096 	beq.w	80014c2 <HAL_GPIO_Init+0x25e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001396:	4b59      	ldr	r3, [pc, #356]	; (80014fc <HAL_GPIO_Init+0x298>)
 8001398:	699b      	ldr	r3, [r3, #24]
 800139a:	4a58      	ldr	r2, [pc, #352]	; (80014fc <HAL_GPIO_Init+0x298>)
 800139c:	f043 0301 	orr.w	r3, r3, #1
 80013a0:	6193      	str	r3, [r2, #24]
 80013a2:	4b56      	ldr	r3, [pc, #344]	; (80014fc <HAL_GPIO_Init+0x298>)
 80013a4:	699b      	ldr	r3, [r3, #24]
 80013a6:	f003 0301 	and.w	r3, r3, #1
 80013aa:	60bb      	str	r3, [r7, #8]
 80013ac:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80013ae:	4a54      	ldr	r2, [pc, #336]	; (8001500 <HAL_GPIO_Init+0x29c>)
 80013b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80013b2:	089b      	lsrs	r3, r3, #2
 80013b4:	3302      	adds	r3, #2
 80013b6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80013ba:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80013bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80013be:	f003 0303 	and.w	r3, r3, #3
 80013c2:	009b      	lsls	r3, r3, #2
 80013c4:	220f      	movs	r2, #15
 80013c6:	fa02 f303 	lsl.w	r3, r2, r3
 80013ca:	43db      	mvns	r3, r3
 80013cc:	68fa      	ldr	r2, [r7, #12]
 80013ce:	4013      	ands	r3, r2
 80013d0:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	4a4b      	ldr	r2, [pc, #300]	; (8001504 <HAL_GPIO_Init+0x2a0>)
 80013d6:	4293      	cmp	r3, r2
 80013d8:	d013      	beq.n	8001402 <HAL_GPIO_Init+0x19e>
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	4a4a      	ldr	r2, [pc, #296]	; (8001508 <HAL_GPIO_Init+0x2a4>)
 80013de:	4293      	cmp	r3, r2
 80013e0:	d00d      	beq.n	80013fe <HAL_GPIO_Init+0x19a>
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	4a49      	ldr	r2, [pc, #292]	; (800150c <HAL_GPIO_Init+0x2a8>)
 80013e6:	4293      	cmp	r3, r2
 80013e8:	d007      	beq.n	80013fa <HAL_GPIO_Init+0x196>
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	4a48      	ldr	r2, [pc, #288]	; (8001510 <HAL_GPIO_Init+0x2ac>)
 80013ee:	4293      	cmp	r3, r2
 80013f0:	d101      	bne.n	80013f6 <HAL_GPIO_Init+0x192>
 80013f2:	2303      	movs	r3, #3
 80013f4:	e006      	b.n	8001404 <HAL_GPIO_Init+0x1a0>
 80013f6:	2304      	movs	r3, #4
 80013f8:	e004      	b.n	8001404 <HAL_GPIO_Init+0x1a0>
 80013fa:	2302      	movs	r3, #2
 80013fc:	e002      	b.n	8001404 <HAL_GPIO_Init+0x1a0>
 80013fe:	2301      	movs	r3, #1
 8001400:	e000      	b.n	8001404 <HAL_GPIO_Init+0x1a0>
 8001402:	2300      	movs	r3, #0
 8001404:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001406:	f002 0203 	and.w	r2, r2, #3
 800140a:	0092      	lsls	r2, r2, #2
 800140c:	4093      	lsls	r3, r2
 800140e:	68fa      	ldr	r2, [r7, #12]
 8001410:	4313      	orrs	r3, r2
 8001412:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001414:	493a      	ldr	r1, [pc, #232]	; (8001500 <HAL_GPIO_Init+0x29c>)
 8001416:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001418:	089b      	lsrs	r3, r3, #2
 800141a:	3302      	adds	r3, #2
 800141c:	68fa      	ldr	r2, [r7, #12]
 800141e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001422:	683b      	ldr	r3, [r7, #0]
 8001424:	685b      	ldr	r3, [r3, #4]
 8001426:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800142a:	2b00      	cmp	r3, #0
 800142c:	d006      	beq.n	800143c <HAL_GPIO_Init+0x1d8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800142e:	4b39      	ldr	r3, [pc, #228]	; (8001514 <HAL_GPIO_Init+0x2b0>)
 8001430:	681a      	ldr	r2, [r3, #0]
 8001432:	4938      	ldr	r1, [pc, #224]	; (8001514 <HAL_GPIO_Init+0x2b0>)
 8001434:	69bb      	ldr	r3, [r7, #24]
 8001436:	4313      	orrs	r3, r2
 8001438:	600b      	str	r3, [r1, #0]
 800143a:	e006      	b.n	800144a <HAL_GPIO_Init+0x1e6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800143c:	4b35      	ldr	r3, [pc, #212]	; (8001514 <HAL_GPIO_Init+0x2b0>)
 800143e:	681a      	ldr	r2, [r3, #0]
 8001440:	69bb      	ldr	r3, [r7, #24]
 8001442:	43db      	mvns	r3, r3
 8001444:	4933      	ldr	r1, [pc, #204]	; (8001514 <HAL_GPIO_Init+0x2b0>)
 8001446:	4013      	ands	r3, r2
 8001448:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800144a:	683b      	ldr	r3, [r7, #0]
 800144c:	685b      	ldr	r3, [r3, #4]
 800144e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001452:	2b00      	cmp	r3, #0
 8001454:	d006      	beq.n	8001464 <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001456:	4b2f      	ldr	r3, [pc, #188]	; (8001514 <HAL_GPIO_Init+0x2b0>)
 8001458:	685a      	ldr	r2, [r3, #4]
 800145a:	492e      	ldr	r1, [pc, #184]	; (8001514 <HAL_GPIO_Init+0x2b0>)
 800145c:	69bb      	ldr	r3, [r7, #24]
 800145e:	4313      	orrs	r3, r2
 8001460:	604b      	str	r3, [r1, #4]
 8001462:	e006      	b.n	8001472 <HAL_GPIO_Init+0x20e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001464:	4b2b      	ldr	r3, [pc, #172]	; (8001514 <HAL_GPIO_Init+0x2b0>)
 8001466:	685a      	ldr	r2, [r3, #4]
 8001468:	69bb      	ldr	r3, [r7, #24]
 800146a:	43db      	mvns	r3, r3
 800146c:	4929      	ldr	r1, [pc, #164]	; (8001514 <HAL_GPIO_Init+0x2b0>)
 800146e:	4013      	ands	r3, r2
 8001470:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001472:	683b      	ldr	r3, [r7, #0]
 8001474:	685b      	ldr	r3, [r3, #4]
 8001476:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800147a:	2b00      	cmp	r3, #0
 800147c:	d006      	beq.n	800148c <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800147e:	4b25      	ldr	r3, [pc, #148]	; (8001514 <HAL_GPIO_Init+0x2b0>)
 8001480:	689a      	ldr	r2, [r3, #8]
 8001482:	4924      	ldr	r1, [pc, #144]	; (8001514 <HAL_GPIO_Init+0x2b0>)
 8001484:	69bb      	ldr	r3, [r7, #24]
 8001486:	4313      	orrs	r3, r2
 8001488:	608b      	str	r3, [r1, #8]
 800148a:	e006      	b.n	800149a <HAL_GPIO_Init+0x236>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800148c:	4b21      	ldr	r3, [pc, #132]	; (8001514 <HAL_GPIO_Init+0x2b0>)
 800148e:	689a      	ldr	r2, [r3, #8]
 8001490:	69bb      	ldr	r3, [r7, #24]
 8001492:	43db      	mvns	r3, r3
 8001494:	491f      	ldr	r1, [pc, #124]	; (8001514 <HAL_GPIO_Init+0x2b0>)
 8001496:	4013      	ands	r3, r2
 8001498:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800149a:	683b      	ldr	r3, [r7, #0]
 800149c:	685b      	ldr	r3, [r3, #4]
 800149e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80014a2:	2b00      	cmp	r3, #0
 80014a4:	d006      	beq.n	80014b4 <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80014a6:	4b1b      	ldr	r3, [pc, #108]	; (8001514 <HAL_GPIO_Init+0x2b0>)
 80014a8:	68da      	ldr	r2, [r3, #12]
 80014aa:	491a      	ldr	r1, [pc, #104]	; (8001514 <HAL_GPIO_Init+0x2b0>)
 80014ac:	69bb      	ldr	r3, [r7, #24]
 80014ae:	4313      	orrs	r3, r2
 80014b0:	60cb      	str	r3, [r1, #12]
 80014b2:	e006      	b.n	80014c2 <HAL_GPIO_Init+0x25e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80014b4:	4b17      	ldr	r3, [pc, #92]	; (8001514 <HAL_GPIO_Init+0x2b0>)
 80014b6:	68da      	ldr	r2, [r3, #12]
 80014b8:	69bb      	ldr	r3, [r7, #24]
 80014ba:	43db      	mvns	r3, r3
 80014bc:	4915      	ldr	r1, [pc, #84]	; (8001514 <HAL_GPIO_Init+0x2b0>)
 80014be:	4013      	ands	r3, r2
 80014c0:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 80014c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014c4:	3301      	adds	r3, #1
 80014c6:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80014c8:	683b      	ldr	r3, [r7, #0]
 80014ca:	681a      	ldr	r2, [r3, #0]
 80014cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014ce:	fa22 f303 	lsr.w	r3, r2, r3
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	f47f aed0 	bne.w	8001278 <HAL_GPIO_Init+0x14>
  }
}
 80014d8:	bf00      	nop
 80014da:	372c      	adds	r7, #44	; 0x2c
 80014dc:	46bd      	mov	sp, r7
 80014de:	bc80      	pop	{r7}
 80014e0:	4770      	bx	lr
 80014e2:	bf00      	nop
 80014e4:	10210000 	.word	0x10210000
 80014e8:	10110000 	.word	0x10110000
 80014ec:	10120000 	.word	0x10120000
 80014f0:	10310000 	.word	0x10310000
 80014f4:	10320000 	.word	0x10320000
 80014f8:	10220000 	.word	0x10220000
 80014fc:	40021000 	.word	0x40021000
 8001500:	40010000 	.word	0x40010000
 8001504:	40010800 	.word	0x40010800
 8001508:	40010c00 	.word	0x40010c00
 800150c:	40011000 	.word	0x40011000
 8001510:	40011400 	.word	0x40011400
 8001514:	40010400 	.word	0x40010400

08001518 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001518:	b580      	push	{r7, lr}
 800151a:	b086      	sub	sp, #24
 800151c:	af00      	add	r7, sp, #0
 800151e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	2b00      	cmp	r3, #0
 8001524:	d101      	bne.n	800152a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001526:	2301      	movs	r3, #1
 8001528:	e26c      	b.n	8001a04 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	f003 0301 	and.w	r3, r3, #1
 8001532:	2b00      	cmp	r3, #0
 8001534:	f000 8087 	beq.w	8001646 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001538:	4b92      	ldr	r3, [pc, #584]	; (8001784 <HAL_RCC_OscConfig+0x26c>)
 800153a:	685b      	ldr	r3, [r3, #4]
 800153c:	f003 030c 	and.w	r3, r3, #12
 8001540:	2b04      	cmp	r3, #4
 8001542:	d00c      	beq.n	800155e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001544:	4b8f      	ldr	r3, [pc, #572]	; (8001784 <HAL_RCC_OscConfig+0x26c>)
 8001546:	685b      	ldr	r3, [r3, #4]
 8001548:	f003 030c 	and.w	r3, r3, #12
 800154c:	2b08      	cmp	r3, #8
 800154e:	d112      	bne.n	8001576 <HAL_RCC_OscConfig+0x5e>
 8001550:	4b8c      	ldr	r3, [pc, #560]	; (8001784 <HAL_RCC_OscConfig+0x26c>)
 8001552:	685b      	ldr	r3, [r3, #4]
 8001554:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001558:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800155c:	d10b      	bne.n	8001576 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800155e:	4b89      	ldr	r3, [pc, #548]	; (8001784 <HAL_RCC_OscConfig+0x26c>)
 8001560:	681b      	ldr	r3, [r3, #0]
 8001562:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001566:	2b00      	cmp	r3, #0
 8001568:	d06c      	beq.n	8001644 <HAL_RCC_OscConfig+0x12c>
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	685b      	ldr	r3, [r3, #4]
 800156e:	2b00      	cmp	r3, #0
 8001570:	d168      	bne.n	8001644 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001572:	2301      	movs	r3, #1
 8001574:	e246      	b.n	8001a04 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	685b      	ldr	r3, [r3, #4]
 800157a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800157e:	d106      	bne.n	800158e <HAL_RCC_OscConfig+0x76>
 8001580:	4b80      	ldr	r3, [pc, #512]	; (8001784 <HAL_RCC_OscConfig+0x26c>)
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	4a7f      	ldr	r2, [pc, #508]	; (8001784 <HAL_RCC_OscConfig+0x26c>)
 8001586:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800158a:	6013      	str	r3, [r2, #0]
 800158c:	e02e      	b.n	80015ec <HAL_RCC_OscConfig+0xd4>
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	685b      	ldr	r3, [r3, #4]
 8001592:	2b00      	cmp	r3, #0
 8001594:	d10c      	bne.n	80015b0 <HAL_RCC_OscConfig+0x98>
 8001596:	4b7b      	ldr	r3, [pc, #492]	; (8001784 <HAL_RCC_OscConfig+0x26c>)
 8001598:	681b      	ldr	r3, [r3, #0]
 800159a:	4a7a      	ldr	r2, [pc, #488]	; (8001784 <HAL_RCC_OscConfig+0x26c>)
 800159c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80015a0:	6013      	str	r3, [r2, #0]
 80015a2:	4b78      	ldr	r3, [pc, #480]	; (8001784 <HAL_RCC_OscConfig+0x26c>)
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	4a77      	ldr	r2, [pc, #476]	; (8001784 <HAL_RCC_OscConfig+0x26c>)
 80015a8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80015ac:	6013      	str	r3, [r2, #0]
 80015ae:	e01d      	b.n	80015ec <HAL_RCC_OscConfig+0xd4>
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	685b      	ldr	r3, [r3, #4]
 80015b4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80015b8:	d10c      	bne.n	80015d4 <HAL_RCC_OscConfig+0xbc>
 80015ba:	4b72      	ldr	r3, [pc, #456]	; (8001784 <HAL_RCC_OscConfig+0x26c>)
 80015bc:	681b      	ldr	r3, [r3, #0]
 80015be:	4a71      	ldr	r2, [pc, #452]	; (8001784 <HAL_RCC_OscConfig+0x26c>)
 80015c0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80015c4:	6013      	str	r3, [r2, #0]
 80015c6:	4b6f      	ldr	r3, [pc, #444]	; (8001784 <HAL_RCC_OscConfig+0x26c>)
 80015c8:	681b      	ldr	r3, [r3, #0]
 80015ca:	4a6e      	ldr	r2, [pc, #440]	; (8001784 <HAL_RCC_OscConfig+0x26c>)
 80015cc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80015d0:	6013      	str	r3, [r2, #0]
 80015d2:	e00b      	b.n	80015ec <HAL_RCC_OscConfig+0xd4>
 80015d4:	4b6b      	ldr	r3, [pc, #428]	; (8001784 <HAL_RCC_OscConfig+0x26c>)
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	4a6a      	ldr	r2, [pc, #424]	; (8001784 <HAL_RCC_OscConfig+0x26c>)
 80015da:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80015de:	6013      	str	r3, [r2, #0]
 80015e0:	4b68      	ldr	r3, [pc, #416]	; (8001784 <HAL_RCC_OscConfig+0x26c>)
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	4a67      	ldr	r2, [pc, #412]	; (8001784 <HAL_RCC_OscConfig+0x26c>)
 80015e6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80015ea:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	685b      	ldr	r3, [r3, #4]
 80015f0:	2b00      	cmp	r3, #0
 80015f2:	d013      	beq.n	800161c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015f4:	f7ff fcfc 	bl	8000ff0 <HAL_GetTick>
 80015f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80015fa:	e008      	b.n	800160e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80015fc:	f7ff fcf8 	bl	8000ff0 <HAL_GetTick>
 8001600:	4602      	mov	r2, r0
 8001602:	693b      	ldr	r3, [r7, #16]
 8001604:	1ad3      	subs	r3, r2, r3
 8001606:	2b64      	cmp	r3, #100	; 0x64
 8001608:	d901      	bls.n	800160e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800160a:	2303      	movs	r3, #3
 800160c:	e1fa      	b.n	8001a04 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800160e:	4b5d      	ldr	r3, [pc, #372]	; (8001784 <HAL_RCC_OscConfig+0x26c>)
 8001610:	681b      	ldr	r3, [r3, #0]
 8001612:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001616:	2b00      	cmp	r3, #0
 8001618:	d0f0      	beq.n	80015fc <HAL_RCC_OscConfig+0xe4>
 800161a:	e014      	b.n	8001646 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800161c:	f7ff fce8 	bl	8000ff0 <HAL_GetTick>
 8001620:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001622:	e008      	b.n	8001636 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001624:	f7ff fce4 	bl	8000ff0 <HAL_GetTick>
 8001628:	4602      	mov	r2, r0
 800162a:	693b      	ldr	r3, [r7, #16]
 800162c:	1ad3      	subs	r3, r2, r3
 800162e:	2b64      	cmp	r3, #100	; 0x64
 8001630:	d901      	bls.n	8001636 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001632:	2303      	movs	r3, #3
 8001634:	e1e6      	b.n	8001a04 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001636:	4b53      	ldr	r3, [pc, #332]	; (8001784 <HAL_RCC_OscConfig+0x26c>)
 8001638:	681b      	ldr	r3, [r3, #0]
 800163a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800163e:	2b00      	cmp	r3, #0
 8001640:	d1f0      	bne.n	8001624 <HAL_RCC_OscConfig+0x10c>
 8001642:	e000      	b.n	8001646 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001644:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	681b      	ldr	r3, [r3, #0]
 800164a:	f003 0302 	and.w	r3, r3, #2
 800164e:	2b00      	cmp	r3, #0
 8001650:	d063      	beq.n	800171a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001652:	4b4c      	ldr	r3, [pc, #304]	; (8001784 <HAL_RCC_OscConfig+0x26c>)
 8001654:	685b      	ldr	r3, [r3, #4]
 8001656:	f003 030c 	and.w	r3, r3, #12
 800165a:	2b00      	cmp	r3, #0
 800165c:	d00b      	beq.n	8001676 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800165e:	4b49      	ldr	r3, [pc, #292]	; (8001784 <HAL_RCC_OscConfig+0x26c>)
 8001660:	685b      	ldr	r3, [r3, #4]
 8001662:	f003 030c 	and.w	r3, r3, #12
 8001666:	2b08      	cmp	r3, #8
 8001668:	d11c      	bne.n	80016a4 <HAL_RCC_OscConfig+0x18c>
 800166a:	4b46      	ldr	r3, [pc, #280]	; (8001784 <HAL_RCC_OscConfig+0x26c>)
 800166c:	685b      	ldr	r3, [r3, #4]
 800166e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001672:	2b00      	cmp	r3, #0
 8001674:	d116      	bne.n	80016a4 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001676:	4b43      	ldr	r3, [pc, #268]	; (8001784 <HAL_RCC_OscConfig+0x26c>)
 8001678:	681b      	ldr	r3, [r3, #0]
 800167a:	f003 0302 	and.w	r3, r3, #2
 800167e:	2b00      	cmp	r3, #0
 8001680:	d005      	beq.n	800168e <HAL_RCC_OscConfig+0x176>
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	691b      	ldr	r3, [r3, #16]
 8001686:	2b01      	cmp	r3, #1
 8001688:	d001      	beq.n	800168e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800168a:	2301      	movs	r3, #1
 800168c:	e1ba      	b.n	8001a04 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800168e:	4b3d      	ldr	r3, [pc, #244]	; (8001784 <HAL_RCC_OscConfig+0x26c>)
 8001690:	681b      	ldr	r3, [r3, #0]
 8001692:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	695b      	ldr	r3, [r3, #20]
 800169a:	00db      	lsls	r3, r3, #3
 800169c:	4939      	ldr	r1, [pc, #228]	; (8001784 <HAL_RCC_OscConfig+0x26c>)
 800169e:	4313      	orrs	r3, r2
 80016a0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80016a2:	e03a      	b.n	800171a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	691b      	ldr	r3, [r3, #16]
 80016a8:	2b00      	cmp	r3, #0
 80016aa:	d020      	beq.n	80016ee <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80016ac:	4b36      	ldr	r3, [pc, #216]	; (8001788 <HAL_RCC_OscConfig+0x270>)
 80016ae:	2201      	movs	r2, #1
 80016b0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016b2:	f7ff fc9d 	bl	8000ff0 <HAL_GetTick>
 80016b6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80016b8:	e008      	b.n	80016cc <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80016ba:	f7ff fc99 	bl	8000ff0 <HAL_GetTick>
 80016be:	4602      	mov	r2, r0
 80016c0:	693b      	ldr	r3, [r7, #16]
 80016c2:	1ad3      	subs	r3, r2, r3
 80016c4:	2b02      	cmp	r3, #2
 80016c6:	d901      	bls.n	80016cc <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80016c8:	2303      	movs	r3, #3
 80016ca:	e19b      	b.n	8001a04 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80016cc:	4b2d      	ldr	r3, [pc, #180]	; (8001784 <HAL_RCC_OscConfig+0x26c>)
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	f003 0302 	and.w	r3, r3, #2
 80016d4:	2b00      	cmp	r3, #0
 80016d6:	d0f0      	beq.n	80016ba <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80016d8:	4b2a      	ldr	r3, [pc, #168]	; (8001784 <HAL_RCC_OscConfig+0x26c>)
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	695b      	ldr	r3, [r3, #20]
 80016e4:	00db      	lsls	r3, r3, #3
 80016e6:	4927      	ldr	r1, [pc, #156]	; (8001784 <HAL_RCC_OscConfig+0x26c>)
 80016e8:	4313      	orrs	r3, r2
 80016ea:	600b      	str	r3, [r1, #0]
 80016ec:	e015      	b.n	800171a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80016ee:	4b26      	ldr	r3, [pc, #152]	; (8001788 <HAL_RCC_OscConfig+0x270>)
 80016f0:	2200      	movs	r2, #0
 80016f2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016f4:	f7ff fc7c 	bl	8000ff0 <HAL_GetTick>
 80016f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80016fa:	e008      	b.n	800170e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80016fc:	f7ff fc78 	bl	8000ff0 <HAL_GetTick>
 8001700:	4602      	mov	r2, r0
 8001702:	693b      	ldr	r3, [r7, #16]
 8001704:	1ad3      	subs	r3, r2, r3
 8001706:	2b02      	cmp	r3, #2
 8001708:	d901      	bls.n	800170e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800170a:	2303      	movs	r3, #3
 800170c:	e17a      	b.n	8001a04 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800170e:	4b1d      	ldr	r3, [pc, #116]	; (8001784 <HAL_RCC_OscConfig+0x26c>)
 8001710:	681b      	ldr	r3, [r3, #0]
 8001712:	f003 0302 	and.w	r3, r3, #2
 8001716:	2b00      	cmp	r3, #0
 8001718:	d1f0      	bne.n	80016fc <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	681b      	ldr	r3, [r3, #0]
 800171e:	f003 0308 	and.w	r3, r3, #8
 8001722:	2b00      	cmp	r3, #0
 8001724:	d03a      	beq.n	800179c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	699b      	ldr	r3, [r3, #24]
 800172a:	2b00      	cmp	r3, #0
 800172c:	d019      	beq.n	8001762 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800172e:	4b17      	ldr	r3, [pc, #92]	; (800178c <HAL_RCC_OscConfig+0x274>)
 8001730:	2201      	movs	r2, #1
 8001732:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001734:	f7ff fc5c 	bl	8000ff0 <HAL_GetTick>
 8001738:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800173a:	e008      	b.n	800174e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800173c:	f7ff fc58 	bl	8000ff0 <HAL_GetTick>
 8001740:	4602      	mov	r2, r0
 8001742:	693b      	ldr	r3, [r7, #16]
 8001744:	1ad3      	subs	r3, r2, r3
 8001746:	2b02      	cmp	r3, #2
 8001748:	d901      	bls.n	800174e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800174a:	2303      	movs	r3, #3
 800174c:	e15a      	b.n	8001a04 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800174e:	4b0d      	ldr	r3, [pc, #52]	; (8001784 <HAL_RCC_OscConfig+0x26c>)
 8001750:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001752:	f003 0302 	and.w	r3, r3, #2
 8001756:	2b00      	cmp	r3, #0
 8001758:	d0f0      	beq.n	800173c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800175a:	2001      	movs	r0, #1
 800175c:	f000 fada 	bl	8001d14 <RCC_Delay>
 8001760:	e01c      	b.n	800179c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001762:	4b0a      	ldr	r3, [pc, #40]	; (800178c <HAL_RCC_OscConfig+0x274>)
 8001764:	2200      	movs	r2, #0
 8001766:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001768:	f7ff fc42 	bl	8000ff0 <HAL_GetTick>
 800176c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800176e:	e00f      	b.n	8001790 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001770:	f7ff fc3e 	bl	8000ff0 <HAL_GetTick>
 8001774:	4602      	mov	r2, r0
 8001776:	693b      	ldr	r3, [r7, #16]
 8001778:	1ad3      	subs	r3, r2, r3
 800177a:	2b02      	cmp	r3, #2
 800177c:	d908      	bls.n	8001790 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800177e:	2303      	movs	r3, #3
 8001780:	e140      	b.n	8001a04 <HAL_RCC_OscConfig+0x4ec>
 8001782:	bf00      	nop
 8001784:	40021000 	.word	0x40021000
 8001788:	42420000 	.word	0x42420000
 800178c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001790:	4b9e      	ldr	r3, [pc, #632]	; (8001a0c <HAL_RCC_OscConfig+0x4f4>)
 8001792:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001794:	f003 0302 	and.w	r3, r3, #2
 8001798:	2b00      	cmp	r3, #0
 800179a:	d1e9      	bne.n	8001770 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	f003 0304 	and.w	r3, r3, #4
 80017a4:	2b00      	cmp	r3, #0
 80017a6:	f000 80a6 	beq.w	80018f6 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80017aa:	2300      	movs	r3, #0
 80017ac:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80017ae:	4b97      	ldr	r3, [pc, #604]	; (8001a0c <HAL_RCC_OscConfig+0x4f4>)
 80017b0:	69db      	ldr	r3, [r3, #28]
 80017b2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	d10d      	bne.n	80017d6 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80017ba:	4b94      	ldr	r3, [pc, #592]	; (8001a0c <HAL_RCC_OscConfig+0x4f4>)
 80017bc:	69db      	ldr	r3, [r3, #28]
 80017be:	4a93      	ldr	r2, [pc, #588]	; (8001a0c <HAL_RCC_OscConfig+0x4f4>)
 80017c0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80017c4:	61d3      	str	r3, [r2, #28]
 80017c6:	4b91      	ldr	r3, [pc, #580]	; (8001a0c <HAL_RCC_OscConfig+0x4f4>)
 80017c8:	69db      	ldr	r3, [r3, #28]
 80017ca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80017ce:	60bb      	str	r3, [r7, #8]
 80017d0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80017d2:	2301      	movs	r3, #1
 80017d4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80017d6:	4b8e      	ldr	r3, [pc, #568]	; (8001a10 <HAL_RCC_OscConfig+0x4f8>)
 80017d8:	681b      	ldr	r3, [r3, #0]
 80017da:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80017de:	2b00      	cmp	r3, #0
 80017e0:	d118      	bne.n	8001814 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80017e2:	4b8b      	ldr	r3, [pc, #556]	; (8001a10 <HAL_RCC_OscConfig+0x4f8>)
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	4a8a      	ldr	r2, [pc, #552]	; (8001a10 <HAL_RCC_OscConfig+0x4f8>)
 80017e8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80017ec:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80017ee:	f7ff fbff 	bl	8000ff0 <HAL_GetTick>
 80017f2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80017f4:	e008      	b.n	8001808 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80017f6:	f7ff fbfb 	bl	8000ff0 <HAL_GetTick>
 80017fa:	4602      	mov	r2, r0
 80017fc:	693b      	ldr	r3, [r7, #16]
 80017fe:	1ad3      	subs	r3, r2, r3
 8001800:	2b64      	cmp	r3, #100	; 0x64
 8001802:	d901      	bls.n	8001808 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001804:	2303      	movs	r3, #3
 8001806:	e0fd      	b.n	8001a04 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001808:	4b81      	ldr	r3, [pc, #516]	; (8001a10 <HAL_RCC_OscConfig+0x4f8>)
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001810:	2b00      	cmp	r3, #0
 8001812:	d0f0      	beq.n	80017f6 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	68db      	ldr	r3, [r3, #12]
 8001818:	2b01      	cmp	r3, #1
 800181a:	d106      	bne.n	800182a <HAL_RCC_OscConfig+0x312>
 800181c:	4b7b      	ldr	r3, [pc, #492]	; (8001a0c <HAL_RCC_OscConfig+0x4f4>)
 800181e:	6a1b      	ldr	r3, [r3, #32]
 8001820:	4a7a      	ldr	r2, [pc, #488]	; (8001a0c <HAL_RCC_OscConfig+0x4f4>)
 8001822:	f043 0301 	orr.w	r3, r3, #1
 8001826:	6213      	str	r3, [r2, #32]
 8001828:	e02d      	b.n	8001886 <HAL_RCC_OscConfig+0x36e>
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	68db      	ldr	r3, [r3, #12]
 800182e:	2b00      	cmp	r3, #0
 8001830:	d10c      	bne.n	800184c <HAL_RCC_OscConfig+0x334>
 8001832:	4b76      	ldr	r3, [pc, #472]	; (8001a0c <HAL_RCC_OscConfig+0x4f4>)
 8001834:	6a1b      	ldr	r3, [r3, #32]
 8001836:	4a75      	ldr	r2, [pc, #468]	; (8001a0c <HAL_RCC_OscConfig+0x4f4>)
 8001838:	f023 0301 	bic.w	r3, r3, #1
 800183c:	6213      	str	r3, [r2, #32]
 800183e:	4b73      	ldr	r3, [pc, #460]	; (8001a0c <HAL_RCC_OscConfig+0x4f4>)
 8001840:	6a1b      	ldr	r3, [r3, #32]
 8001842:	4a72      	ldr	r2, [pc, #456]	; (8001a0c <HAL_RCC_OscConfig+0x4f4>)
 8001844:	f023 0304 	bic.w	r3, r3, #4
 8001848:	6213      	str	r3, [r2, #32]
 800184a:	e01c      	b.n	8001886 <HAL_RCC_OscConfig+0x36e>
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	68db      	ldr	r3, [r3, #12]
 8001850:	2b05      	cmp	r3, #5
 8001852:	d10c      	bne.n	800186e <HAL_RCC_OscConfig+0x356>
 8001854:	4b6d      	ldr	r3, [pc, #436]	; (8001a0c <HAL_RCC_OscConfig+0x4f4>)
 8001856:	6a1b      	ldr	r3, [r3, #32]
 8001858:	4a6c      	ldr	r2, [pc, #432]	; (8001a0c <HAL_RCC_OscConfig+0x4f4>)
 800185a:	f043 0304 	orr.w	r3, r3, #4
 800185e:	6213      	str	r3, [r2, #32]
 8001860:	4b6a      	ldr	r3, [pc, #424]	; (8001a0c <HAL_RCC_OscConfig+0x4f4>)
 8001862:	6a1b      	ldr	r3, [r3, #32]
 8001864:	4a69      	ldr	r2, [pc, #420]	; (8001a0c <HAL_RCC_OscConfig+0x4f4>)
 8001866:	f043 0301 	orr.w	r3, r3, #1
 800186a:	6213      	str	r3, [r2, #32]
 800186c:	e00b      	b.n	8001886 <HAL_RCC_OscConfig+0x36e>
 800186e:	4b67      	ldr	r3, [pc, #412]	; (8001a0c <HAL_RCC_OscConfig+0x4f4>)
 8001870:	6a1b      	ldr	r3, [r3, #32]
 8001872:	4a66      	ldr	r2, [pc, #408]	; (8001a0c <HAL_RCC_OscConfig+0x4f4>)
 8001874:	f023 0301 	bic.w	r3, r3, #1
 8001878:	6213      	str	r3, [r2, #32]
 800187a:	4b64      	ldr	r3, [pc, #400]	; (8001a0c <HAL_RCC_OscConfig+0x4f4>)
 800187c:	6a1b      	ldr	r3, [r3, #32]
 800187e:	4a63      	ldr	r2, [pc, #396]	; (8001a0c <HAL_RCC_OscConfig+0x4f4>)
 8001880:	f023 0304 	bic.w	r3, r3, #4
 8001884:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	68db      	ldr	r3, [r3, #12]
 800188a:	2b00      	cmp	r3, #0
 800188c:	d015      	beq.n	80018ba <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800188e:	f7ff fbaf 	bl	8000ff0 <HAL_GetTick>
 8001892:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001894:	e00a      	b.n	80018ac <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001896:	f7ff fbab 	bl	8000ff0 <HAL_GetTick>
 800189a:	4602      	mov	r2, r0
 800189c:	693b      	ldr	r3, [r7, #16]
 800189e:	1ad3      	subs	r3, r2, r3
 80018a0:	f241 3288 	movw	r2, #5000	; 0x1388
 80018a4:	4293      	cmp	r3, r2
 80018a6:	d901      	bls.n	80018ac <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80018a8:	2303      	movs	r3, #3
 80018aa:	e0ab      	b.n	8001a04 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80018ac:	4b57      	ldr	r3, [pc, #348]	; (8001a0c <HAL_RCC_OscConfig+0x4f4>)
 80018ae:	6a1b      	ldr	r3, [r3, #32]
 80018b0:	f003 0302 	and.w	r3, r3, #2
 80018b4:	2b00      	cmp	r3, #0
 80018b6:	d0ee      	beq.n	8001896 <HAL_RCC_OscConfig+0x37e>
 80018b8:	e014      	b.n	80018e4 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80018ba:	f7ff fb99 	bl	8000ff0 <HAL_GetTick>
 80018be:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80018c0:	e00a      	b.n	80018d8 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80018c2:	f7ff fb95 	bl	8000ff0 <HAL_GetTick>
 80018c6:	4602      	mov	r2, r0
 80018c8:	693b      	ldr	r3, [r7, #16]
 80018ca:	1ad3      	subs	r3, r2, r3
 80018cc:	f241 3288 	movw	r2, #5000	; 0x1388
 80018d0:	4293      	cmp	r3, r2
 80018d2:	d901      	bls.n	80018d8 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80018d4:	2303      	movs	r3, #3
 80018d6:	e095      	b.n	8001a04 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80018d8:	4b4c      	ldr	r3, [pc, #304]	; (8001a0c <HAL_RCC_OscConfig+0x4f4>)
 80018da:	6a1b      	ldr	r3, [r3, #32]
 80018dc:	f003 0302 	and.w	r3, r3, #2
 80018e0:	2b00      	cmp	r3, #0
 80018e2:	d1ee      	bne.n	80018c2 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80018e4:	7dfb      	ldrb	r3, [r7, #23]
 80018e6:	2b01      	cmp	r3, #1
 80018e8:	d105      	bne.n	80018f6 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80018ea:	4b48      	ldr	r3, [pc, #288]	; (8001a0c <HAL_RCC_OscConfig+0x4f4>)
 80018ec:	69db      	ldr	r3, [r3, #28]
 80018ee:	4a47      	ldr	r2, [pc, #284]	; (8001a0c <HAL_RCC_OscConfig+0x4f4>)
 80018f0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80018f4:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	69db      	ldr	r3, [r3, #28]
 80018fa:	2b00      	cmp	r3, #0
 80018fc:	f000 8081 	beq.w	8001a02 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001900:	4b42      	ldr	r3, [pc, #264]	; (8001a0c <HAL_RCC_OscConfig+0x4f4>)
 8001902:	685b      	ldr	r3, [r3, #4]
 8001904:	f003 030c 	and.w	r3, r3, #12
 8001908:	2b08      	cmp	r3, #8
 800190a:	d061      	beq.n	80019d0 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	69db      	ldr	r3, [r3, #28]
 8001910:	2b02      	cmp	r3, #2
 8001912:	d146      	bne.n	80019a2 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001914:	4b3f      	ldr	r3, [pc, #252]	; (8001a14 <HAL_RCC_OscConfig+0x4fc>)
 8001916:	2200      	movs	r2, #0
 8001918:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800191a:	f7ff fb69 	bl	8000ff0 <HAL_GetTick>
 800191e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001920:	e008      	b.n	8001934 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001922:	f7ff fb65 	bl	8000ff0 <HAL_GetTick>
 8001926:	4602      	mov	r2, r0
 8001928:	693b      	ldr	r3, [r7, #16]
 800192a:	1ad3      	subs	r3, r2, r3
 800192c:	2b02      	cmp	r3, #2
 800192e:	d901      	bls.n	8001934 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001930:	2303      	movs	r3, #3
 8001932:	e067      	b.n	8001a04 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001934:	4b35      	ldr	r3, [pc, #212]	; (8001a0c <HAL_RCC_OscConfig+0x4f4>)
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800193c:	2b00      	cmp	r3, #0
 800193e:	d1f0      	bne.n	8001922 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	6a1b      	ldr	r3, [r3, #32]
 8001944:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001948:	d108      	bne.n	800195c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800194a:	4b30      	ldr	r3, [pc, #192]	; (8001a0c <HAL_RCC_OscConfig+0x4f4>)
 800194c:	685b      	ldr	r3, [r3, #4]
 800194e:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	689b      	ldr	r3, [r3, #8]
 8001956:	492d      	ldr	r1, [pc, #180]	; (8001a0c <HAL_RCC_OscConfig+0x4f4>)
 8001958:	4313      	orrs	r3, r2
 800195a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800195c:	4b2b      	ldr	r3, [pc, #172]	; (8001a0c <HAL_RCC_OscConfig+0x4f4>)
 800195e:	685b      	ldr	r3, [r3, #4]
 8001960:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	6a19      	ldr	r1, [r3, #32]
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800196c:	430b      	orrs	r3, r1
 800196e:	4927      	ldr	r1, [pc, #156]	; (8001a0c <HAL_RCC_OscConfig+0x4f4>)
 8001970:	4313      	orrs	r3, r2
 8001972:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001974:	4b27      	ldr	r3, [pc, #156]	; (8001a14 <HAL_RCC_OscConfig+0x4fc>)
 8001976:	2201      	movs	r2, #1
 8001978:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800197a:	f7ff fb39 	bl	8000ff0 <HAL_GetTick>
 800197e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001980:	e008      	b.n	8001994 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001982:	f7ff fb35 	bl	8000ff0 <HAL_GetTick>
 8001986:	4602      	mov	r2, r0
 8001988:	693b      	ldr	r3, [r7, #16]
 800198a:	1ad3      	subs	r3, r2, r3
 800198c:	2b02      	cmp	r3, #2
 800198e:	d901      	bls.n	8001994 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001990:	2303      	movs	r3, #3
 8001992:	e037      	b.n	8001a04 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001994:	4b1d      	ldr	r3, [pc, #116]	; (8001a0c <HAL_RCC_OscConfig+0x4f4>)
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800199c:	2b00      	cmp	r3, #0
 800199e:	d0f0      	beq.n	8001982 <HAL_RCC_OscConfig+0x46a>
 80019a0:	e02f      	b.n	8001a02 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80019a2:	4b1c      	ldr	r3, [pc, #112]	; (8001a14 <HAL_RCC_OscConfig+0x4fc>)
 80019a4:	2200      	movs	r2, #0
 80019a6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80019a8:	f7ff fb22 	bl	8000ff0 <HAL_GetTick>
 80019ac:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80019ae:	e008      	b.n	80019c2 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80019b0:	f7ff fb1e 	bl	8000ff0 <HAL_GetTick>
 80019b4:	4602      	mov	r2, r0
 80019b6:	693b      	ldr	r3, [r7, #16]
 80019b8:	1ad3      	subs	r3, r2, r3
 80019ba:	2b02      	cmp	r3, #2
 80019bc:	d901      	bls.n	80019c2 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80019be:	2303      	movs	r3, #3
 80019c0:	e020      	b.n	8001a04 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80019c2:	4b12      	ldr	r3, [pc, #72]	; (8001a0c <HAL_RCC_OscConfig+0x4f4>)
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80019ca:	2b00      	cmp	r3, #0
 80019cc:	d1f0      	bne.n	80019b0 <HAL_RCC_OscConfig+0x498>
 80019ce:	e018      	b.n	8001a02 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	69db      	ldr	r3, [r3, #28]
 80019d4:	2b01      	cmp	r3, #1
 80019d6:	d101      	bne.n	80019dc <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 80019d8:	2301      	movs	r3, #1
 80019da:	e013      	b.n	8001a04 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80019dc:	4b0b      	ldr	r3, [pc, #44]	; (8001a0c <HAL_RCC_OscConfig+0x4f4>)
 80019de:	685b      	ldr	r3, [r3, #4]
 80019e0:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80019e2:	68fb      	ldr	r3, [r7, #12]
 80019e4:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	6a1b      	ldr	r3, [r3, #32]
 80019ec:	429a      	cmp	r2, r3
 80019ee:	d106      	bne.n	80019fe <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80019f0:	68fb      	ldr	r3, [r7, #12]
 80019f2:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80019fa:	429a      	cmp	r2, r3
 80019fc:	d001      	beq.n	8001a02 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 80019fe:	2301      	movs	r3, #1
 8001a00:	e000      	b.n	8001a04 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8001a02:	2300      	movs	r3, #0
}
 8001a04:	4618      	mov	r0, r3
 8001a06:	3718      	adds	r7, #24
 8001a08:	46bd      	mov	sp, r7
 8001a0a:	bd80      	pop	{r7, pc}
 8001a0c:	40021000 	.word	0x40021000
 8001a10:	40007000 	.word	0x40007000
 8001a14:	42420060 	.word	0x42420060

08001a18 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001a18:	b580      	push	{r7, lr}
 8001a1a:	b084      	sub	sp, #16
 8001a1c:	af00      	add	r7, sp, #0
 8001a1e:	6078      	str	r0, [r7, #4]
 8001a20:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	2b00      	cmp	r3, #0
 8001a26:	d101      	bne.n	8001a2c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001a28:	2301      	movs	r3, #1
 8001a2a:	e0d0      	b.n	8001bce <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001a2c:	4b6a      	ldr	r3, [pc, #424]	; (8001bd8 <HAL_RCC_ClockConfig+0x1c0>)
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	f003 0307 	and.w	r3, r3, #7
 8001a34:	683a      	ldr	r2, [r7, #0]
 8001a36:	429a      	cmp	r2, r3
 8001a38:	d910      	bls.n	8001a5c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001a3a:	4b67      	ldr	r3, [pc, #412]	; (8001bd8 <HAL_RCC_ClockConfig+0x1c0>)
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	f023 0207 	bic.w	r2, r3, #7
 8001a42:	4965      	ldr	r1, [pc, #404]	; (8001bd8 <HAL_RCC_ClockConfig+0x1c0>)
 8001a44:	683b      	ldr	r3, [r7, #0]
 8001a46:	4313      	orrs	r3, r2
 8001a48:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001a4a:	4b63      	ldr	r3, [pc, #396]	; (8001bd8 <HAL_RCC_ClockConfig+0x1c0>)
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	f003 0307 	and.w	r3, r3, #7
 8001a52:	683a      	ldr	r2, [r7, #0]
 8001a54:	429a      	cmp	r2, r3
 8001a56:	d001      	beq.n	8001a5c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001a58:	2301      	movs	r3, #1
 8001a5a:	e0b8      	b.n	8001bce <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	f003 0302 	and.w	r3, r3, #2
 8001a64:	2b00      	cmp	r3, #0
 8001a66:	d020      	beq.n	8001aaa <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	f003 0304 	and.w	r3, r3, #4
 8001a70:	2b00      	cmp	r3, #0
 8001a72:	d005      	beq.n	8001a80 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001a74:	4b59      	ldr	r3, [pc, #356]	; (8001bdc <HAL_RCC_ClockConfig+0x1c4>)
 8001a76:	685b      	ldr	r3, [r3, #4]
 8001a78:	4a58      	ldr	r2, [pc, #352]	; (8001bdc <HAL_RCC_ClockConfig+0x1c4>)
 8001a7a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001a7e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	f003 0308 	and.w	r3, r3, #8
 8001a88:	2b00      	cmp	r3, #0
 8001a8a:	d005      	beq.n	8001a98 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001a8c:	4b53      	ldr	r3, [pc, #332]	; (8001bdc <HAL_RCC_ClockConfig+0x1c4>)
 8001a8e:	685b      	ldr	r3, [r3, #4]
 8001a90:	4a52      	ldr	r2, [pc, #328]	; (8001bdc <HAL_RCC_ClockConfig+0x1c4>)
 8001a92:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8001a96:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001a98:	4b50      	ldr	r3, [pc, #320]	; (8001bdc <HAL_RCC_ClockConfig+0x1c4>)
 8001a9a:	685b      	ldr	r3, [r3, #4]
 8001a9c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	689b      	ldr	r3, [r3, #8]
 8001aa4:	494d      	ldr	r1, [pc, #308]	; (8001bdc <HAL_RCC_ClockConfig+0x1c4>)
 8001aa6:	4313      	orrs	r3, r2
 8001aa8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	f003 0301 	and.w	r3, r3, #1
 8001ab2:	2b00      	cmp	r3, #0
 8001ab4:	d040      	beq.n	8001b38 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	685b      	ldr	r3, [r3, #4]
 8001aba:	2b01      	cmp	r3, #1
 8001abc:	d107      	bne.n	8001ace <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001abe:	4b47      	ldr	r3, [pc, #284]	; (8001bdc <HAL_RCC_ClockConfig+0x1c4>)
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	d115      	bne.n	8001af6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001aca:	2301      	movs	r3, #1
 8001acc:	e07f      	b.n	8001bce <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	685b      	ldr	r3, [r3, #4]
 8001ad2:	2b02      	cmp	r3, #2
 8001ad4:	d107      	bne.n	8001ae6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001ad6:	4b41      	ldr	r3, [pc, #260]	; (8001bdc <HAL_RCC_ClockConfig+0x1c4>)
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	d109      	bne.n	8001af6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001ae2:	2301      	movs	r3, #1
 8001ae4:	e073      	b.n	8001bce <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ae6:	4b3d      	ldr	r3, [pc, #244]	; (8001bdc <HAL_RCC_ClockConfig+0x1c4>)
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	f003 0302 	and.w	r3, r3, #2
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	d101      	bne.n	8001af6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001af2:	2301      	movs	r3, #1
 8001af4:	e06b      	b.n	8001bce <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001af6:	4b39      	ldr	r3, [pc, #228]	; (8001bdc <HAL_RCC_ClockConfig+0x1c4>)
 8001af8:	685b      	ldr	r3, [r3, #4]
 8001afa:	f023 0203 	bic.w	r2, r3, #3
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	685b      	ldr	r3, [r3, #4]
 8001b02:	4936      	ldr	r1, [pc, #216]	; (8001bdc <HAL_RCC_ClockConfig+0x1c4>)
 8001b04:	4313      	orrs	r3, r2
 8001b06:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001b08:	f7ff fa72 	bl	8000ff0 <HAL_GetTick>
 8001b0c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001b0e:	e00a      	b.n	8001b26 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001b10:	f7ff fa6e 	bl	8000ff0 <HAL_GetTick>
 8001b14:	4602      	mov	r2, r0
 8001b16:	68fb      	ldr	r3, [r7, #12]
 8001b18:	1ad3      	subs	r3, r2, r3
 8001b1a:	f241 3288 	movw	r2, #5000	; 0x1388
 8001b1e:	4293      	cmp	r3, r2
 8001b20:	d901      	bls.n	8001b26 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001b22:	2303      	movs	r3, #3
 8001b24:	e053      	b.n	8001bce <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001b26:	4b2d      	ldr	r3, [pc, #180]	; (8001bdc <HAL_RCC_ClockConfig+0x1c4>)
 8001b28:	685b      	ldr	r3, [r3, #4]
 8001b2a:	f003 020c 	and.w	r2, r3, #12
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	685b      	ldr	r3, [r3, #4]
 8001b32:	009b      	lsls	r3, r3, #2
 8001b34:	429a      	cmp	r2, r3
 8001b36:	d1eb      	bne.n	8001b10 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001b38:	4b27      	ldr	r3, [pc, #156]	; (8001bd8 <HAL_RCC_ClockConfig+0x1c0>)
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	f003 0307 	and.w	r3, r3, #7
 8001b40:	683a      	ldr	r2, [r7, #0]
 8001b42:	429a      	cmp	r2, r3
 8001b44:	d210      	bcs.n	8001b68 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001b46:	4b24      	ldr	r3, [pc, #144]	; (8001bd8 <HAL_RCC_ClockConfig+0x1c0>)
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	f023 0207 	bic.w	r2, r3, #7
 8001b4e:	4922      	ldr	r1, [pc, #136]	; (8001bd8 <HAL_RCC_ClockConfig+0x1c0>)
 8001b50:	683b      	ldr	r3, [r7, #0]
 8001b52:	4313      	orrs	r3, r2
 8001b54:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001b56:	4b20      	ldr	r3, [pc, #128]	; (8001bd8 <HAL_RCC_ClockConfig+0x1c0>)
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	f003 0307 	and.w	r3, r3, #7
 8001b5e:	683a      	ldr	r2, [r7, #0]
 8001b60:	429a      	cmp	r2, r3
 8001b62:	d001      	beq.n	8001b68 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001b64:	2301      	movs	r3, #1
 8001b66:	e032      	b.n	8001bce <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	f003 0304 	and.w	r3, r3, #4
 8001b70:	2b00      	cmp	r3, #0
 8001b72:	d008      	beq.n	8001b86 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001b74:	4b19      	ldr	r3, [pc, #100]	; (8001bdc <HAL_RCC_ClockConfig+0x1c4>)
 8001b76:	685b      	ldr	r3, [r3, #4]
 8001b78:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	68db      	ldr	r3, [r3, #12]
 8001b80:	4916      	ldr	r1, [pc, #88]	; (8001bdc <HAL_RCC_ClockConfig+0x1c4>)
 8001b82:	4313      	orrs	r3, r2
 8001b84:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	f003 0308 	and.w	r3, r3, #8
 8001b8e:	2b00      	cmp	r3, #0
 8001b90:	d009      	beq.n	8001ba6 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001b92:	4b12      	ldr	r3, [pc, #72]	; (8001bdc <HAL_RCC_ClockConfig+0x1c4>)
 8001b94:	685b      	ldr	r3, [r3, #4]
 8001b96:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	691b      	ldr	r3, [r3, #16]
 8001b9e:	00db      	lsls	r3, r3, #3
 8001ba0:	490e      	ldr	r1, [pc, #56]	; (8001bdc <HAL_RCC_ClockConfig+0x1c4>)
 8001ba2:	4313      	orrs	r3, r2
 8001ba4:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001ba6:	f000 f821 	bl	8001bec <HAL_RCC_GetSysClockFreq>
 8001baa:	4601      	mov	r1, r0
 8001bac:	4b0b      	ldr	r3, [pc, #44]	; (8001bdc <HAL_RCC_ClockConfig+0x1c4>)
 8001bae:	685b      	ldr	r3, [r3, #4]
 8001bb0:	091b      	lsrs	r3, r3, #4
 8001bb2:	f003 030f 	and.w	r3, r3, #15
 8001bb6:	4a0a      	ldr	r2, [pc, #40]	; (8001be0 <HAL_RCC_ClockConfig+0x1c8>)
 8001bb8:	5cd3      	ldrb	r3, [r2, r3]
 8001bba:	fa21 f303 	lsr.w	r3, r1, r3
 8001bbe:	4a09      	ldr	r2, [pc, #36]	; (8001be4 <HAL_RCC_ClockConfig+0x1cc>)
 8001bc0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001bc2:	4b09      	ldr	r3, [pc, #36]	; (8001be8 <HAL_RCC_ClockConfig+0x1d0>)
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	4618      	mov	r0, r3
 8001bc8:	f7ff f9d0 	bl	8000f6c <HAL_InitTick>

  return HAL_OK;
 8001bcc:	2300      	movs	r3, #0
}
 8001bce:	4618      	mov	r0, r3
 8001bd0:	3710      	adds	r7, #16
 8001bd2:	46bd      	mov	sp, r7
 8001bd4:	bd80      	pop	{r7, pc}
 8001bd6:	bf00      	nop
 8001bd8:	40022000 	.word	0x40022000
 8001bdc:	40021000 	.word	0x40021000
 8001be0:	080041ec 	.word	0x080041ec
 8001be4:	20000000 	.word	0x20000000
 8001be8:	20000004 	.word	0x20000004

08001bec <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001bec:	b490      	push	{r4, r7}
 8001bee:	b08a      	sub	sp, #40	; 0x28
 8001bf0:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8001bf2:	4b2a      	ldr	r3, [pc, #168]	; (8001c9c <HAL_RCC_GetSysClockFreq+0xb0>)
 8001bf4:	1d3c      	adds	r4, r7, #4
 8001bf6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001bf8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8001bfc:	4b28      	ldr	r3, [pc, #160]	; (8001ca0 <HAL_RCC_GetSysClockFreq+0xb4>)
 8001bfe:	881b      	ldrh	r3, [r3, #0]
 8001c00:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001c02:	2300      	movs	r3, #0
 8001c04:	61fb      	str	r3, [r7, #28]
 8001c06:	2300      	movs	r3, #0
 8001c08:	61bb      	str	r3, [r7, #24]
 8001c0a:	2300      	movs	r3, #0
 8001c0c:	627b      	str	r3, [r7, #36]	; 0x24
 8001c0e:	2300      	movs	r3, #0
 8001c10:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8001c12:	2300      	movs	r3, #0
 8001c14:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001c16:	4b23      	ldr	r3, [pc, #140]	; (8001ca4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001c18:	685b      	ldr	r3, [r3, #4]
 8001c1a:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001c1c:	69fb      	ldr	r3, [r7, #28]
 8001c1e:	f003 030c 	and.w	r3, r3, #12
 8001c22:	2b04      	cmp	r3, #4
 8001c24:	d002      	beq.n	8001c2c <HAL_RCC_GetSysClockFreq+0x40>
 8001c26:	2b08      	cmp	r3, #8
 8001c28:	d003      	beq.n	8001c32 <HAL_RCC_GetSysClockFreq+0x46>
 8001c2a:	e02d      	b.n	8001c88 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001c2c:	4b1e      	ldr	r3, [pc, #120]	; (8001ca8 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001c2e:	623b      	str	r3, [r7, #32]
      break;
 8001c30:	e02d      	b.n	8001c8e <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001c32:	69fb      	ldr	r3, [r7, #28]
 8001c34:	0c9b      	lsrs	r3, r3, #18
 8001c36:	f003 030f 	and.w	r3, r3, #15
 8001c3a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001c3e:	4413      	add	r3, r2
 8001c40:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8001c44:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001c46:	69fb      	ldr	r3, [r7, #28]
 8001c48:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001c4c:	2b00      	cmp	r3, #0
 8001c4e:	d013      	beq.n	8001c78 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001c50:	4b14      	ldr	r3, [pc, #80]	; (8001ca4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001c52:	685b      	ldr	r3, [r3, #4]
 8001c54:	0c5b      	lsrs	r3, r3, #17
 8001c56:	f003 0301 	and.w	r3, r3, #1
 8001c5a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001c5e:	4413      	add	r3, r2
 8001c60:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8001c64:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001c66:	697b      	ldr	r3, [r7, #20]
 8001c68:	4a0f      	ldr	r2, [pc, #60]	; (8001ca8 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001c6a:	fb02 f203 	mul.w	r2, r2, r3
 8001c6e:	69bb      	ldr	r3, [r7, #24]
 8001c70:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c74:	627b      	str	r3, [r7, #36]	; 0x24
 8001c76:	e004      	b.n	8001c82 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001c78:	697b      	ldr	r3, [r7, #20]
 8001c7a:	4a0c      	ldr	r2, [pc, #48]	; (8001cac <HAL_RCC_GetSysClockFreq+0xc0>)
 8001c7c:	fb02 f303 	mul.w	r3, r2, r3
 8001c80:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8001c82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c84:	623b      	str	r3, [r7, #32]
      break;
 8001c86:	e002      	b.n	8001c8e <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001c88:	4b07      	ldr	r3, [pc, #28]	; (8001ca8 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001c8a:	623b      	str	r3, [r7, #32]
      break;
 8001c8c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001c8e:	6a3b      	ldr	r3, [r7, #32]
}
 8001c90:	4618      	mov	r0, r3
 8001c92:	3728      	adds	r7, #40	; 0x28
 8001c94:	46bd      	mov	sp, r7
 8001c96:	bc90      	pop	{r4, r7}
 8001c98:	4770      	bx	lr
 8001c9a:	bf00      	nop
 8001c9c:	080041d8 	.word	0x080041d8
 8001ca0:	080041e8 	.word	0x080041e8
 8001ca4:	40021000 	.word	0x40021000
 8001ca8:	007a1200 	.word	0x007a1200
 8001cac:	003d0900 	.word	0x003d0900

08001cb0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001cb0:	b480      	push	{r7}
 8001cb2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001cb4:	4b02      	ldr	r3, [pc, #8]	; (8001cc0 <HAL_RCC_GetHCLKFreq+0x10>)
 8001cb6:	681b      	ldr	r3, [r3, #0]
}
 8001cb8:	4618      	mov	r0, r3
 8001cba:	46bd      	mov	sp, r7
 8001cbc:	bc80      	pop	{r7}
 8001cbe:	4770      	bx	lr
 8001cc0:	20000000 	.word	0x20000000

08001cc4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001cc4:	b580      	push	{r7, lr}
 8001cc6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001cc8:	f7ff fff2 	bl	8001cb0 <HAL_RCC_GetHCLKFreq>
 8001ccc:	4601      	mov	r1, r0
 8001cce:	4b05      	ldr	r3, [pc, #20]	; (8001ce4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001cd0:	685b      	ldr	r3, [r3, #4]
 8001cd2:	0a1b      	lsrs	r3, r3, #8
 8001cd4:	f003 0307 	and.w	r3, r3, #7
 8001cd8:	4a03      	ldr	r2, [pc, #12]	; (8001ce8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001cda:	5cd3      	ldrb	r3, [r2, r3]
 8001cdc:	fa21 f303 	lsr.w	r3, r1, r3
}
 8001ce0:	4618      	mov	r0, r3
 8001ce2:	bd80      	pop	{r7, pc}
 8001ce4:	40021000 	.word	0x40021000
 8001ce8:	080041fc 	.word	0x080041fc

08001cec <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001cec:	b580      	push	{r7, lr}
 8001cee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001cf0:	f7ff ffde 	bl	8001cb0 <HAL_RCC_GetHCLKFreq>
 8001cf4:	4601      	mov	r1, r0
 8001cf6:	4b05      	ldr	r3, [pc, #20]	; (8001d0c <HAL_RCC_GetPCLK2Freq+0x20>)
 8001cf8:	685b      	ldr	r3, [r3, #4]
 8001cfa:	0adb      	lsrs	r3, r3, #11
 8001cfc:	f003 0307 	and.w	r3, r3, #7
 8001d00:	4a03      	ldr	r2, [pc, #12]	; (8001d10 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001d02:	5cd3      	ldrb	r3, [r2, r3]
 8001d04:	fa21 f303 	lsr.w	r3, r1, r3
}
 8001d08:	4618      	mov	r0, r3
 8001d0a:	bd80      	pop	{r7, pc}
 8001d0c:	40021000 	.word	0x40021000
 8001d10:	080041fc 	.word	0x080041fc

08001d14 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001d14:	b480      	push	{r7}
 8001d16:	b085      	sub	sp, #20
 8001d18:	af00      	add	r7, sp, #0
 8001d1a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001d1c:	4b0a      	ldr	r3, [pc, #40]	; (8001d48 <RCC_Delay+0x34>)
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	4a0a      	ldr	r2, [pc, #40]	; (8001d4c <RCC_Delay+0x38>)
 8001d22:	fba2 2303 	umull	r2, r3, r2, r3
 8001d26:	0a5b      	lsrs	r3, r3, #9
 8001d28:	687a      	ldr	r2, [r7, #4]
 8001d2a:	fb02 f303 	mul.w	r3, r2, r3
 8001d2e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001d30:	bf00      	nop
  }
  while (Delay --);
 8001d32:	68fb      	ldr	r3, [r7, #12]
 8001d34:	1e5a      	subs	r2, r3, #1
 8001d36:	60fa      	str	r2, [r7, #12]
 8001d38:	2b00      	cmp	r3, #0
 8001d3a:	d1f9      	bne.n	8001d30 <RCC_Delay+0x1c>
}
 8001d3c:	bf00      	nop
 8001d3e:	3714      	adds	r7, #20
 8001d40:	46bd      	mov	sp, r7
 8001d42:	bc80      	pop	{r7}
 8001d44:	4770      	bx	lr
 8001d46:	bf00      	nop
 8001d48:	20000000 	.word	0x20000000
 8001d4c:	10624dd3 	.word	0x10624dd3

08001d50 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8001d50:	b580      	push	{r7, lr}
 8001d52:	b082      	sub	sp, #8
 8001d54:	af00      	add	r7, sp, #0
 8001d56:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	d101      	bne.n	8001d62 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8001d5e:	2301      	movs	r3, #1
 8001d60:	e041      	b.n	8001de6 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001d68:	b2db      	uxtb	r3, r3
 8001d6a:	2b00      	cmp	r3, #0
 8001d6c:	d106      	bne.n	8001d7c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	2200      	movs	r2, #0
 8001d72:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8001d76:	6878      	ldr	r0, [r7, #4]
 8001d78:	f7fe ffb0 	bl	8000cdc <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	2202      	movs	r2, #2
 8001d80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	681a      	ldr	r2, [r3, #0]
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	3304      	adds	r3, #4
 8001d8c:	4619      	mov	r1, r3
 8001d8e:	4610      	mov	r0, r2
 8001d90:	f000 fce8 	bl	8002764 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	2201      	movs	r2, #1
 8001d98:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	2201      	movs	r2, #1
 8001da0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	2201      	movs	r2, #1
 8001da8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	2201      	movs	r2, #1
 8001db0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	2201      	movs	r2, #1
 8001db8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	2201      	movs	r2, #1
 8001dc0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	2201      	movs	r2, #1
 8001dc8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	2201      	movs	r2, #1
 8001dd0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	2201      	movs	r2, #1
 8001dd8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	2201      	movs	r2, #1
 8001de0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001de4:	2300      	movs	r3, #0
}
 8001de6:	4618      	mov	r0, r3
 8001de8:	3708      	adds	r7, #8
 8001dea:	46bd      	mov	sp, r7
 8001dec:	bd80      	pop	{r7, pc}
	...

08001df0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8001df0:	b580      	push	{r7, lr}
 8001df2:	b084      	sub	sp, #16
 8001df4:	af00      	add	r7, sp, #0
 8001df6:	6078      	str	r0, [r7, #4]
 8001df8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8001dfa:	683b      	ldr	r3, [r7, #0]
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	d109      	bne.n	8001e14 <HAL_TIM_PWM_Start+0x24>
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8001e06:	b2db      	uxtb	r3, r3
 8001e08:	2b01      	cmp	r3, #1
 8001e0a:	bf14      	ite	ne
 8001e0c:	2301      	movne	r3, #1
 8001e0e:	2300      	moveq	r3, #0
 8001e10:	b2db      	uxtb	r3, r3
 8001e12:	e022      	b.n	8001e5a <HAL_TIM_PWM_Start+0x6a>
 8001e14:	683b      	ldr	r3, [r7, #0]
 8001e16:	2b04      	cmp	r3, #4
 8001e18:	d109      	bne.n	8001e2e <HAL_TIM_PWM_Start+0x3e>
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8001e20:	b2db      	uxtb	r3, r3
 8001e22:	2b01      	cmp	r3, #1
 8001e24:	bf14      	ite	ne
 8001e26:	2301      	movne	r3, #1
 8001e28:	2300      	moveq	r3, #0
 8001e2a:	b2db      	uxtb	r3, r3
 8001e2c:	e015      	b.n	8001e5a <HAL_TIM_PWM_Start+0x6a>
 8001e2e:	683b      	ldr	r3, [r7, #0]
 8001e30:	2b08      	cmp	r3, #8
 8001e32:	d109      	bne.n	8001e48 <HAL_TIM_PWM_Start+0x58>
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001e3a:	b2db      	uxtb	r3, r3
 8001e3c:	2b01      	cmp	r3, #1
 8001e3e:	bf14      	ite	ne
 8001e40:	2301      	movne	r3, #1
 8001e42:	2300      	moveq	r3, #0
 8001e44:	b2db      	uxtb	r3, r3
 8001e46:	e008      	b.n	8001e5a <HAL_TIM_PWM_Start+0x6a>
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001e4e:	b2db      	uxtb	r3, r3
 8001e50:	2b01      	cmp	r3, #1
 8001e52:	bf14      	ite	ne
 8001e54:	2301      	movne	r3, #1
 8001e56:	2300      	moveq	r3, #0
 8001e58:	b2db      	uxtb	r3, r3
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	d001      	beq.n	8001e62 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8001e5e:	2301      	movs	r3, #1
 8001e60:	e05e      	b.n	8001f20 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8001e62:	683b      	ldr	r3, [r7, #0]
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	d104      	bne.n	8001e72 <HAL_TIM_PWM_Start+0x82>
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	2202      	movs	r2, #2
 8001e6c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001e70:	e013      	b.n	8001e9a <HAL_TIM_PWM_Start+0xaa>
 8001e72:	683b      	ldr	r3, [r7, #0]
 8001e74:	2b04      	cmp	r3, #4
 8001e76:	d104      	bne.n	8001e82 <HAL_TIM_PWM_Start+0x92>
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	2202      	movs	r2, #2
 8001e7c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001e80:	e00b      	b.n	8001e9a <HAL_TIM_PWM_Start+0xaa>
 8001e82:	683b      	ldr	r3, [r7, #0]
 8001e84:	2b08      	cmp	r3, #8
 8001e86:	d104      	bne.n	8001e92 <HAL_TIM_PWM_Start+0xa2>
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	2202      	movs	r2, #2
 8001e8c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001e90:	e003      	b.n	8001e9a <HAL_TIM_PWM_Start+0xaa>
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	2202      	movs	r2, #2
 8001e96:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	2201      	movs	r2, #1
 8001ea0:	6839      	ldr	r1, [r7, #0]
 8001ea2:	4618      	mov	r0, r3
 8001ea4:	f000 ff55 	bl	8002d52 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	4a1e      	ldr	r2, [pc, #120]	; (8001f28 <HAL_TIM_PWM_Start+0x138>)
 8001eae:	4293      	cmp	r3, r2
 8001eb0:	d107      	bne.n	8001ec2 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001ec0:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	4a18      	ldr	r2, [pc, #96]	; (8001f28 <HAL_TIM_PWM_Start+0x138>)
 8001ec8:	4293      	cmp	r3, r2
 8001eca:	d00e      	beq.n	8001eea <HAL_TIM_PWM_Start+0xfa>
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001ed4:	d009      	beq.n	8001eea <HAL_TIM_PWM_Start+0xfa>
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	4a14      	ldr	r2, [pc, #80]	; (8001f2c <HAL_TIM_PWM_Start+0x13c>)
 8001edc:	4293      	cmp	r3, r2
 8001ede:	d004      	beq.n	8001eea <HAL_TIM_PWM_Start+0xfa>
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	4a12      	ldr	r2, [pc, #72]	; (8001f30 <HAL_TIM_PWM_Start+0x140>)
 8001ee6:	4293      	cmp	r3, r2
 8001ee8:	d111      	bne.n	8001f0e <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	689b      	ldr	r3, [r3, #8]
 8001ef0:	f003 0307 	and.w	r3, r3, #7
 8001ef4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001ef6:	68fb      	ldr	r3, [r7, #12]
 8001ef8:	2b06      	cmp	r3, #6
 8001efa:	d010      	beq.n	8001f1e <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	681a      	ldr	r2, [r3, #0]
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	f042 0201 	orr.w	r2, r2, #1
 8001f0a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001f0c:	e007      	b.n	8001f1e <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	681a      	ldr	r2, [r3, #0]
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	f042 0201 	orr.w	r2, r2, #1
 8001f1c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001f1e:	2300      	movs	r3, #0
}
 8001f20:	4618      	mov	r0, r3
 8001f22:	3710      	adds	r7, #16
 8001f24:	46bd      	mov	sp, r7
 8001f26:	bd80      	pop	{r7, pc}
 8001f28:	40012c00 	.word	0x40012c00
 8001f2c:	40000400 	.word	0x40000400
 8001f30:	40000800 	.word	0x40000800

08001f34 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8001f34:	b580      	push	{r7, lr}
 8001f36:	b082      	sub	sp, #8
 8001f38:	af00      	add	r7, sp, #0
 8001f3a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d101      	bne.n	8001f46 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8001f42:	2301      	movs	r3, #1
 8001f44:	e041      	b.n	8001fca <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001f4c:	b2db      	uxtb	r3, r3
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	d106      	bne.n	8001f60 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	2200      	movs	r2, #0
 8001f56:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8001f5a:	6878      	ldr	r0, [r7, #4]
 8001f5c:	f7fe fedc 	bl	8000d18 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	2202      	movs	r2, #2
 8001f64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	681a      	ldr	r2, [r3, #0]
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	3304      	adds	r3, #4
 8001f70:	4619      	mov	r1, r3
 8001f72:	4610      	mov	r0, r2
 8001f74:	f000 fbf6 	bl	8002764 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	2201      	movs	r2, #1
 8001f7c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	2201      	movs	r2, #1
 8001f84:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	2201      	movs	r2, #1
 8001f8c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	2201      	movs	r2, #1
 8001f94:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	2201      	movs	r2, #1
 8001f9c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	2201      	movs	r2, #1
 8001fa4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	2201      	movs	r2, #1
 8001fac:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	2201      	movs	r2, #1
 8001fb4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	2201      	movs	r2, #1
 8001fbc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	2201      	movs	r2, #1
 8001fc4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001fc8:	2300      	movs	r3, #0
}
 8001fca:	4618      	mov	r0, r3
 8001fcc:	3708      	adds	r7, #8
 8001fce:	46bd      	mov	sp, r7
 8001fd0:	bd80      	pop	{r7, pc}
	...

08001fd4 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8001fd4:	b580      	push	{r7, lr}
 8001fd6:	b084      	sub	sp, #16
 8001fd8:	af00      	add	r7, sp, #0
 8001fda:	6078      	str	r0, [r7, #4]
 8001fdc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8001fde:	683b      	ldr	r3, [r7, #0]
 8001fe0:	2b00      	cmp	r3, #0
 8001fe2:	d104      	bne.n	8001fee <HAL_TIM_IC_Start_IT+0x1a>
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8001fea:	b2db      	uxtb	r3, r3
 8001fec:	e013      	b.n	8002016 <HAL_TIM_IC_Start_IT+0x42>
 8001fee:	683b      	ldr	r3, [r7, #0]
 8001ff0:	2b04      	cmp	r3, #4
 8001ff2:	d104      	bne.n	8001ffe <HAL_TIM_IC_Start_IT+0x2a>
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8001ffa:	b2db      	uxtb	r3, r3
 8001ffc:	e00b      	b.n	8002016 <HAL_TIM_IC_Start_IT+0x42>
 8001ffe:	683b      	ldr	r3, [r7, #0]
 8002000:	2b08      	cmp	r3, #8
 8002002:	d104      	bne.n	800200e <HAL_TIM_IC_Start_IT+0x3a>
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800200a:	b2db      	uxtb	r3, r3
 800200c:	e003      	b.n	8002016 <HAL_TIM_IC_Start_IT+0x42>
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002014:	b2db      	uxtb	r3, r3
 8002016:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8002018:	683b      	ldr	r3, [r7, #0]
 800201a:	2b00      	cmp	r3, #0
 800201c:	d104      	bne.n	8002028 <HAL_TIM_IC_Start_IT+0x54>
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8002024:	b2db      	uxtb	r3, r3
 8002026:	e013      	b.n	8002050 <HAL_TIM_IC_Start_IT+0x7c>
 8002028:	683b      	ldr	r3, [r7, #0]
 800202a:	2b04      	cmp	r3, #4
 800202c:	d104      	bne.n	8002038 <HAL_TIM_IC_Start_IT+0x64>
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8002034:	b2db      	uxtb	r3, r3
 8002036:	e00b      	b.n	8002050 <HAL_TIM_IC_Start_IT+0x7c>
 8002038:	683b      	ldr	r3, [r7, #0]
 800203a:	2b08      	cmp	r3, #8
 800203c:	d104      	bne.n	8002048 <HAL_TIM_IC_Start_IT+0x74>
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002044:	b2db      	uxtb	r3, r3
 8002046:	e003      	b.n	8002050 <HAL_TIM_IC_Start_IT+0x7c>
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800204e:	b2db      	uxtb	r3, r3
 8002050:	73bb      	strb	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8002052:	7bfb      	ldrb	r3, [r7, #15]
 8002054:	2b01      	cmp	r3, #1
 8002056:	d102      	bne.n	800205e <HAL_TIM_IC_Start_IT+0x8a>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8002058:	7bbb      	ldrb	r3, [r7, #14]
 800205a:	2b01      	cmp	r3, #1
 800205c:	d001      	beq.n	8002062 <HAL_TIM_IC_Start_IT+0x8e>
  {
    return HAL_ERROR;
 800205e:	2301      	movs	r3, #1
 8002060:	e0b3      	b.n	80021ca <HAL_TIM_IC_Start_IT+0x1f6>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002062:	683b      	ldr	r3, [r7, #0]
 8002064:	2b00      	cmp	r3, #0
 8002066:	d104      	bne.n	8002072 <HAL_TIM_IC_Start_IT+0x9e>
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	2202      	movs	r2, #2
 800206c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002070:	e013      	b.n	800209a <HAL_TIM_IC_Start_IT+0xc6>
 8002072:	683b      	ldr	r3, [r7, #0]
 8002074:	2b04      	cmp	r3, #4
 8002076:	d104      	bne.n	8002082 <HAL_TIM_IC_Start_IT+0xae>
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	2202      	movs	r2, #2
 800207c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002080:	e00b      	b.n	800209a <HAL_TIM_IC_Start_IT+0xc6>
 8002082:	683b      	ldr	r3, [r7, #0]
 8002084:	2b08      	cmp	r3, #8
 8002086:	d104      	bne.n	8002092 <HAL_TIM_IC_Start_IT+0xbe>
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	2202      	movs	r2, #2
 800208c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002090:	e003      	b.n	800209a <HAL_TIM_IC_Start_IT+0xc6>
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	2202      	movs	r2, #2
 8002096:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800209a:	683b      	ldr	r3, [r7, #0]
 800209c:	2b00      	cmp	r3, #0
 800209e:	d104      	bne.n	80020aa <HAL_TIM_IC_Start_IT+0xd6>
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	2202      	movs	r2, #2
 80020a4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80020a8:	e013      	b.n	80020d2 <HAL_TIM_IC_Start_IT+0xfe>
 80020aa:	683b      	ldr	r3, [r7, #0]
 80020ac:	2b04      	cmp	r3, #4
 80020ae:	d104      	bne.n	80020ba <HAL_TIM_IC_Start_IT+0xe6>
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	2202      	movs	r2, #2
 80020b4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80020b8:	e00b      	b.n	80020d2 <HAL_TIM_IC_Start_IT+0xfe>
 80020ba:	683b      	ldr	r3, [r7, #0]
 80020bc:	2b08      	cmp	r3, #8
 80020be:	d104      	bne.n	80020ca <HAL_TIM_IC_Start_IT+0xf6>
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	2202      	movs	r2, #2
 80020c4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80020c8:	e003      	b.n	80020d2 <HAL_TIM_IC_Start_IT+0xfe>
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	2202      	movs	r2, #2
 80020ce:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  switch (Channel)
 80020d2:	683b      	ldr	r3, [r7, #0]
 80020d4:	2b0c      	cmp	r3, #12
 80020d6:	d841      	bhi.n	800215c <HAL_TIM_IC_Start_IT+0x188>
 80020d8:	a201      	add	r2, pc, #4	; (adr r2, 80020e0 <HAL_TIM_IC_Start_IT+0x10c>)
 80020da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80020de:	bf00      	nop
 80020e0:	08002115 	.word	0x08002115
 80020e4:	0800215d 	.word	0x0800215d
 80020e8:	0800215d 	.word	0x0800215d
 80020ec:	0800215d 	.word	0x0800215d
 80020f0:	08002127 	.word	0x08002127
 80020f4:	0800215d 	.word	0x0800215d
 80020f8:	0800215d 	.word	0x0800215d
 80020fc:	0800215d 	.word	0x0800215d
 8002100:	08002139 	.word	0x08002139
 8002104:	0800215d 	.word	0x0800215d
 8002108:	0800215d 	.word	0x0800215d
 800210c:	0800215d 	.word	0x0800215d
 8002110:	0800214b 	.word	0x0800214b
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	68da      	ldr	r2, [r3, #12]
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	f042 0202 	orr.w	r2, r2, #2
 8002122:	60da      	str	r2, [r3, #12]
      break;
 8002124:	e01b      	b.n	800215e <HAL_TIM_IC_Start_IT+0x18a>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	68da      	ldr	r2, [r3, #12]
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	f042 0204 	orr.w	r2, r2, #4
 8002134:	60da      	str	r2, [r3, #12]
      break;
 8002136:	e012      	b.n	800215e <HAL_TIM_IC_Start_IT+0x18a>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	68da      	ldr	r2, [r3, #12]
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	f042 0208 	orr.w	r2, r2, #8
 8002146:	60da      	str	r2, [r3, #12]
      break;
 8002148:	e009      	b.n	800215e <HAL_TIM_IC_Start_IT+0x18a>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	68da      	ldr	r2, [r3, #12]
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	f042 0210 	orr.w	r2, r2, #16
 8002158:	60da      	str	r2, [r3, #12]
      break;
 800215a:	e000      	b.n	800215e <HAL_TIM_IC_Start_IT+0x18a>
    }

    default:
      break;
 800215c:	bf00      	nop
  }
  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	2201      	movs	r2, #1
 8002164:	6839      	ldr	r1, [r7, #0]
 8002166:	4618      	mov	r0, r3
 8002168:	f000 fdf3 	bl	8002d52 <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	4a18      	ldr	r2, [pc, #96]	; (80021d4 <HAL_TIM_IC_Start_IT+0x200>)
 8002172:	4293      	cmp	r3, r2
 8002174:	d00e      	beq.n	8002194 <HAL_TIM_IC_Start_IT+0x1c0>
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800217e:	d009      	beq.n	8002194 <HAL_TIM_IC_Start_IT+0x1c0>
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	4a14      	ldr	r2, [pc, #80]	; (80021d8 <HAL_TIM_IC_Start_IT+0x204>)
 8002186:	4293      	cmp	r3, r2
 8002188:	d004      	beq.n	8002194 <HAL_TIM_IC_Start_IT+0x1c0>
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	4a13      	ldr	r2, [pc, #76]	; (80021dc <HAL_TIM_IC_Start_IT+0x208>)
 8002190:	4293      	cmp	r3, r2
 8002192:	d111      	bne.n	80021b8 <HAL_TIM_IC_Start_IT+0x1e4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	689b      	ldr	r3, [r3, #8]
 800219a:	f003 0307 	and.w	r3, r3, #7
 800219e:	60bb      	str	r3, [r7, #8]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80021a0:	68bb      	ldr	r3, [r7, #8]
 80021a2:	2b06      	cmp	r3, #6
 80021a4:	d010      	beq.n	80021c8 <HAL_TIM_IC_Start_IT+0x1f4>
    {
      __HAL_TIM_ENABLE(htim);
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	681a      	ldr	r2, [r3, #0]
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	f042 0201 	orr.w	r2, r2, #1
 80021b4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80021b6:	e007      	b.n	80021c8 <HAL_TIM_IC_Start_IT+0x1f4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	681a      	ldr	r2, [r3, #0]
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	f042 0201 	orr.w	r2, r2, #1
 80021c6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80021c8:	2300      	movs	r3, #0
}
 80021ca:	4618      	mov	r0, r3
 80021cc:	3710      	adds	r7, #16
 80021ce:	46bd      	mov	sp, r7
 80021d0:	bd80      	pop	{r7, pc}
 80021d2:	bf00      	nop
 80021d4:	40012c00 	.word	0x40012c00
 80021d8:	40000400 	.word	0x40000400
 80021dc:	40000800 	.word	0x40000800

080021e0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80021e0:	b580      	push	{r7, lr}
 80021e2:	b082      	sub	sp, #8
 80021e4:	af00      	add	r7, sp, #0
 80021e6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	691b      	ldr	r3, [r3, #16]
 80021ee:	f003 0302 	and.w	r3, r3, #2
 80021f2:	2b02      	cmp	r3, #2
 80021f4:	d122      	bne.n	800223c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	68db      	ldr	r3, [r3, #12]
 80021fc:	f003 0302 	and.w	r3, r3, #2
 8002200:	2b02      	cmp	r3, #2
 8002202:	d11b      	bne.n	800223c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	f06f 0202 	mvn.w	r2, #2
 800220c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	2201      	movs	r2, #1
 8002212:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	699b      	ldr	r3, [r3, #24]
 800221a:	f003 0303 	and.w	r3, r3, #3
 800221e:	2b00      	cmp	r3, #0
 8002220:	d003      	beq.n	800222a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002222:	6878      	ldr	r0, [r7, #4]
 8002224:	f7fe facc 	bl	80007c0 <HAL_TIM_IC_CaptureCallback>
 8002228:	e005      	b.n	8002236 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800222a:	6878      	ldr	r0, [r7, #4]
 800222c:	f000 fa7f 	bl	800272e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002230:	6878      	ldr	r0, [r7, #4]
 8002232:	f000 fa85 	bl	8002740 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	2200      	movs	r2, #0
 800223a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	691b      	ldr	r3, [r3, #16]
 8002242:	f003 0304 	and.w	r3, r3, #4
 8002246:	2b04      	cmp	r3, #4
 8002248:	d122      	bne.n	8002290 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	68db      	ldr	r3, [r3, #12]
 8002250:	f003 0304 	and.w	r3, r3, #4
 8002254:	2b04      	cmp	r3, #4
 8002256:	d11b      	bne.n	8002290 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	f06f 0204 	mvn.w	r2, #4
 8002260:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	2202      	movs	r2, #2
 8002266:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	699b      	ldr	r3, [r3, #24]
 800226e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002272:	2b00      	cmp	r3, #0
 8002274:	d003      	beq.n	800227e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002276:	6878      	ldr	r0, [r7, #4]
 8002278:	f7fe faa2 	bl	80007c0 <HAL_TIM_IC_CaptureCallback>
 800227c:	e005      	b.n	800228a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800227e:	6878      	ldr	r0, [r7, #4]
 8002280:	f000 fa55 	bl	800272e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002284:	6878      	ldr	r0, [r7, #4]
 8002286:	f000 fa5b 	bl	8002740 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	2200      	movs	r2, #0
 800228e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	691b      	ldr	r3, [r3, #16]
 8002296:	f003 0308 	and.w	r3, r3, #8
 800229a:	2b08      	cmp	r3, #8
 800229c:	d122      	bne.n	80022e4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	68db      	ldr	r3, [r3, #12]
 80022a4:	f003 0308 	and.w	r3, r3, #8
 80022a8:	2b08      	cmp	r3, #8
 80022aa:	d11b      	bne.n	80022e4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	f06f 0208 	mvn.w	r2, #8
 80022b4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	2204      	movs	r2, #4
 80022ba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	69db      	ldr	r3, [r3, #28]
 80022c2:	f003 0303 	and.w	r3, r3, #3
 80022c6:	2b00      	cmp	r3, #0
 80022c8:	d003      	beq.n	80022d2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80022ca:	6878      	ldr	r0, [r7, #4]
 80022cc:	f7fe fa78 	bl	80007c0 <HAL_TIM_IC_CaptureCallback>
 80022d0:	e005      	b.n	80022de <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80022d2:	6878      	ldr	r0, [r7, #4]
 80022d4:	f000 fa2b 	bl	800272e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80022d8:	6878      	ldr	r0, [r7, #4]
 80022da:	f000 fa31 	bl	8002740 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	2200      	movs	r2, #0
 80022e2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	691b      	ldr	r3, [r3, #16]
 80022ea:	f003 0310 	and.w	r3, r3, #16
 80022ee:	2b10      	cmp	r3, #16
 80022f0:	d122      	bne.n	8002338 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	68db      	ldr	r3, [r3, #12]
 80022f8:	f003 0310 	and.w	r3, r3, #16
 80022fc:	2b10      	cmp	r3, #16
 80022fe:	d11b      	bne.n	8002338 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	f06f 0210 	mvn.w	r2, #16
 8002308:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	2208      	movs	r2, #8
 800230e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	69db      	ldr	r3, [r3, #28]
 8002316:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800231a:	2b00      	cmp	r3, #0
 800231c:	d003      	beq.n	8002326 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800231e:	6878      	ldr	r0, [r7, #4]
 8002320:	f7fe fa4e 	bl	80007c0 <HAL_TIM_IC_CaptureCallback>
 8002324:	e005      	b.n	8002332 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002326:	6878      	ldr	r0, [r7, #4]
 8002328:	f000 fa01 	bl	800272e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800232c:	6878      	ldr	r0, [r7, #4]
 800232e:	f000 fa07 	bl	8002740 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	2200      	movs	r2, #0
 8002336:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	691b      	ldr	r3, [r3, #16]
 800233e:	f003 0301 	and.w	r3, r3, #1
 8002342:	2b01      	cmp	r3, #1
 8002344:	d10e      	bne.n	8002364 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	68db      	ldr	r3, [r3, #12]
 800234c:	f003 0301 	and.w	r3, r3, #1
 8002350:	2b01      	cmp	r3, #1
 8002352:	d107      	bne.n	8002364 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	f06f 0201 	mvn.w	r2, #1
 800235c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800235e:	6878      	ldr	r0, [r7, #4]
 8002360:	f000 f9dc 	bl	800271c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	691b      	ldr	r3, [r3, #16]
 800236a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800236e:	2b80      	cmp	r3, #128	; 0x80
 8002370:	d10e      	bne.n	8002390 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	68db      	ldr	r3, [r3, #12]
 8002378:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800237c:	2b80      	cmp	r3, #128	; 0x80
 800237e:	d107      	bne.n	8002390 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002388:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800238a:	6878      	ldr	r0, [r7, #4]
 800238c:	f000 fdbe 	bl	8002f0c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	691b      	ldr	r3, [r3, #16]
 8002396:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800239a:	2b40      	cmp	r3, #64	; 0x40
 800239c:	d10e      	bne.n	80023bc <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	68db      	ldr	r3, [r3, #12]
 80023a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80023a8:	2b40      	cmp	r3, #64	; 0x40
 80023aa:	d107      	bne.n	80023bc <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80023b4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80023b6:	6878      	ldr	r0, [r7, #4]
 80023b8:	f000 f9cb 	bl	8002752 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	691b      	ldr	r3, [r3, #16]
 80023c2:	f003 0320 	and.w	r3, r3, #32
 80023c6:	2b20      	cmp	r3, #32
 80023c8:	d10e      	bne.n	80023e8 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	68db      	ldr	r3, [r3, #12]
 80023d0:	f003 0320 	and.w	r3, r3, #32
 80023d4:	2b20      	cmp	r3, #32
 80023d6:	d107      	bne.n	80023e8 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	f06f 0220 	mvn.w	r2, #32
 80023e0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80023e2:	6878      	ldr	r0, [r7, #4]
 80023e4:	f000 fd89 	bl	8002efa <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80023e8:	bf00      	nop
 80023ea:	3708      	adds	r7, #8
 80023ec:	46bd      	mov	sp, r7
 80023ee:	bd80      	pop	{r7, pc}

080023f0 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 80023f0:	b580      	push	{r7, lr}
 80023f2:	b084      	sub	sp, #16
 80023f4:	af00      	add	r7, sp, #0
 80023f6:	60f8      	str	r0, [r7, #12]
 80023f8:	60b9      	str	r1, [r7, #8]
 80023fa:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 80023fc:	68fb      	ldr	r3, [r7, #12]
 80023fe:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002402:	2b01      	cmp	r3, #1
 8002404:	d101      	bne.n	800240a <HAL_TIM_IC_ConfigChannel+0x1a>
 8002406:	2302      	movs	r3, #2
 8002408:	e082      	b.n	8002510 <HAL_TIM_IC_ConfigChannel+0x120>
 800240a:	68fb      	ldr	r3, [r7, #12]
 800240c:	2201      	movs	r2, #1
 800240e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	2b00      	cmp	r3, #0
 8002416:	d11b      	bne.n	8002450 <HAL_TIM_IC_ConfigChannel+0x60>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8002418:	68fb      	ldr	r3, [r7, #12]
 800241a:	6818      	ldr	r0, [r3, #0]
 800241c:	68bb      	ldr	r3, [r7, #8]
 800241e:	6819      	ldr	r1, [r3, #0]
 8002420:	68bb      	ldr	r3, [r7, #8]
 8002422:	685a      	ldr	r2, [r3, #4]
 8002424:	68bb      	ldr	r3, [r7, #8]
 8002426:	68db      	ldr	r3, [r3, #12]
 8002428:	f000 fb86 	bl	8002b38 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 800242c:	68fb      	ldr	r3, [r7, #12]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	699a      	ldr	r2, [r3, #24]
 8002432:	68fb      	ldr	r3, [r7, #12]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	f022 020c 	bic.w	r2, r2, #12
 800243a:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 800243c:	68fb      	ldr	r3, [r7, #12]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	6999      	ldr	r1, [r3, #24]
 8002442:	68bb      	ldr	r3, [r7, #8]
 8002444:	689a      	ldr	r2, [r3, #8]
 8002446:	68fb      	ldr	r3, [r7, #12]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	430a      	orrs	r2, r1
 800244c:	619a      	str	r2, [r3, #24]
 800244e:	e05a      	b.n	8002506 <HAL_TIM_IC_ConfigChannel+0x116>
  }
  else if (Channel == TIM_CHANNEL_2)
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	2b04      	cmp	r3, #4
 8002454:	d11c      	bne.n	8002490 <HAL_TIM_IC_ConfigChannel+0xa0>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8002456:	68fb      	ldr	r3, [r7, #12]
 8002458:	6818      	ldr	r0, [r3, #0]
 800245a:	68bb      	ldr	r3, [r7, #8]
 800245c:	6819      	ldr	r1, [r3, #0]
 800245e:	68bb      	ldr	r3, [r7, #8]
 8002460:	685a      	ldr	r2, [r3, #4]
 8002462:	68bb      	ldr	r3, [r7, #8]
 8002464:	68db      	ldr	r3, [r3, #12]
 8002466:	f000 fbc1 	bl	8002bec <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 800246a:	68fb      	ldr	r3, [r7, #12]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	699a      	ldr	r2, [r3, #24]
 8002470:	68fb      	ldr	r3, [r7, #12]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8002478:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 800247a:	68fb      	ldr	r3, [r7, #12]
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	6999      	ldr	r1, [r3, #24]
 8002480:	68bb      	ldr	r3, [r7, #8]
 8002482:	689b      	ldr	r3, [r3, #8]
 8002484:	021a      	lsls	r2, r3, #8
 8002486:	68fb      	ldr	r3, [r7, #12]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	430a      	orrs	r2, r1
 800248c:	619a      	str	r2, [r3, #24]
 800248e:	e03a      	b.n	8002506 <HAL_TIM_IC_ConfigChannel+0x116>
  }
  else if (Channel == TIM_CHANNEL_3)
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	2b08      	cmp	r3, #8
 8002494:	d11b      	bne.n	80024ce <HAL_TIM_IC_ConfigChannel+0xde>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8002496:	68fb      	ldr	r3, [r7, #12]
 8002498:	6818      	ldr	r0, [r3, #0]
 800249a:	68bb      	ldr	r3, [r7, #8]
 800249c:	6819      	ldr	r1, [r3, #0]
 800249e:	68bb      	ldr	r3, [r7, #8]
 80024a0:	685a      	ldr	r2, [r3, #4]
 80024a2:	68bb      	ldr	r3, [r7, #8]
 80024a4:	68db      	ldr	r3, [r3, #12]
 80024a6:	f000 fbdd 	bl	8002c64 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 80024aa:	68fb      	ldr	r3, [r7, #12]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	69da      	ldr	r2, [r3, #28]
 80024b0:	68fb      	ldr	r3, [r7, #12]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	f022 020c 	bic.w	r2, r2, #12
 80024b8:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 80024ba:	68fb      	ldr	r3, [r7, #12]
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	69d9      	ldr	r1, [r3, #28]
 80024c0:	68bb      	ldr	r3, [r7, #8]
 80024c2:	689a      	ldr	r2, [r3, #8]
 80024c4:	68fb      	ldr	r3, [r7, #12]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	430a      	orrs	r2, r1
 80024ca:	61da      	str	r2, [r3, #28]
 80024cc:	e01b      	b.n	8002506 <HAL_TIM_IC_ConfigChannel+0x116>
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 80024ce:	68fb      	ldr	r3, [r7, #12]
 80024d0:	6818      	ldr	r0, [r3, #0]
 80024d2:	68bb      	ldr	r3, [r7, #8]
 80024d4:	6819      	ldr	r1, [r3, #0]
 80024d6:	68bb      	ldr	r3, [r7, #8]
 80024d8:	685a      	ldr	r2, [r3, #4]
 80024da:	68bb      	ldr	r3, [r7, #8]
 80024dc:	68db      	ldr	r3, [r3, #12]
 80024de:	f000 fbfc 	bl	8002cda <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 80024e2:	68fb      	ldr	r3, [r7, #12]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	69da      	ldr	r2, [r3, #28]
 80024e8:	68fb      	ldr	r3, [r7, #12]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80024f0:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 80024f2:	68fb      	ldr	r3, [r7, #12]
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	69d9      	ldr	r1, [r3, #28]
 80024f8:	68bb      	ldr	r3, [r7, #8]
 80024fa:	689b      	ldr	r3, [r3, #8]
 80024fc:	021a      	lsls	r2, r3, #8
 80024fe:	68fb      	ldr	r3, [r7, #12]
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	430a      	orrs	r2, r1
 8002504:	61da      	str	r2, [r3, #28]
  }

  __HAL_UNLOCK(htim);
 8002506:	68fb      	ldr	r3, [r7, #12]
 8002508:	2200      	movs	r2, #0
 800250a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800250e:	2300      	movs	r3, #0
}
 8002510:	4618      	mov	r0, r3
 8002512:	3710      	adds	r7, #16
 8002514:	46bd      	mov	sp, r7
 8002516:	bd80      	pop	{r7, pc}

08002518 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8002518:	b580      	push	{r7, lr}
 800251a:	b084      	sub	sp, #16
 800251c:	af00      	add	r7, sp, #0
 800251e:	60f8      	str	r0, [r7, #12]
 8002520:	60b9      	str	r1, [r7, #8]
 8002522:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002524:	68fb      	ldr	r3, [r7, #12]
 8002526:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800252a:	2b01      	cmp	r3, #1
 800252c:	d101      	bne.n	8002532 <HAL_TIM_PWM_ConfigChannel+0x1a>
 800252e:	2302      	movs	r3, #2
 8002530:	e0ac      	b.n	800268c <HAL_TIM_PWM_ConfigChannel+0x174>
 8002532:	68fb      	ldr	r3, [r7, #12]
 8002534:	2201      	movs	r2, #1
 8002536:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	2b0c      	cmp	r3, #12
 800253e:	f200 809f 	bhi.w	8002680 <HAL_TIM_PWM_ConfigChannel+0x168>
 8002542:	a201      	add	r2, pc, #4	; (adr r2, 8002548 <HAL_TIM_PWM_ConfigChannel+0x30>)
 8002544:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002548:	0800257d 	.word	0x0800257d
 800254c:	08002681 	.word	0x08002681
 8002550:	08002681 	.word	0x08002681
 8002554:	08002681 	.word	0x08002681
 8002558:	080025bd 	.word	0x080025bd
 800255c:	08002681 	.word	0x08002681
 8002560:	08002681 	.word	0x08002681
 8002564:	08002681 	.word	0x08002681
 8002568:	080025ff 	.word	0x080025ff
 800256c:	08002681 	.word	0x08002681
 8002570:	08002681 	.word	0x08002681
 8002574:	08002681 	.word	0x08002681
 8002578:	0800263f 	.word	0x0800263f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800257c:	68fb      	ldr	r3, [r7, #12]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	68b9      	ldr	r1, [r7, #8]
 8002582:	4618      	mov	r0, r3
 8002584:	f000 f950 	bl	8002828 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002588:	68fb      	ldr	r3, [r7, #12]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	699a      	ldr	r2, [r3, #24]
 800258e:	68fb      	ldr	r3, [r7, #12]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	f042 0208 	orr.w	r2, r2, #8
 8002596:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002598:	68fb      	ldr	r3, [r7, #12]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	699a      	ldr	r2, [r3, #24]
 800259e:	68fb      	ldr	r3, [r7, #12]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	f022 0204 	bic.w	r2, r2, #4
 80025a6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80025a8:	68fb      	ldr	r3, [r7, #12]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	6999      	ldr	r1, [r3, #24]
 80025ae:	68bb      	ldr	r3, [r7, #8]
 80025b0:	691a      	ldr	r2, [r3, #16]
 80025b2:	68fb      	ldr	r3, [r7, #12]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	430a      	orrs	r2, r1
 80025b8:	619a      	str	r2, [r3, #24]
      break;
 80025ba:	e062      	b.n	8002682 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80025bc:	68fb      	ldr	r3, [r7, #12]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	68b9      	ldr	r1, [r7, #8]
 80025c2:	4618      	mov	r0, r3
 80025c4:	f000 f996 	bl	80028f4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	699a      	ldr	r2, [r3, #24]
 80025ce:	68fb      	ldr	r3, [r7, #12]
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80025d6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80025d8:	68fb      	ldr	r3, [r7, #12]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	699a      	ldr	r2, [r3, #24]
 80025de:	68fb      	ldr	r3, [r7, #12]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80025e6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80025e8:	68fb      	ldr	r3, [r7, #12]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	6999      	ldr	r1, [r3, #24]
 80025ee:	68bb      	ldr	r3, [r7, #8]
 80025f0:	691b      	ldr	r3, [r3, #16]
 80025f2:	021a      	lsls	r2, r3, #8
 80025f4:	68fb      	ldr	r3, [r7, #12]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	430a      	orrs	r2, r1
 80025fa:	619a      	str	r2, [r3, #24]
      break;
 80025fc:	e041      	b.n	8002682 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80025fe:	68fb      	ldr	r3, [r7, #12]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	68b9      	ldr	r1, [r7, #8]
 8002604:	4618      	mov	r0, r3
 8002606:	f000 f9df 	bl	80029c8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800260a:	68fb      	ldr	r3, [r7, #12]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	69da      	ldr	r2, [r3, #28]
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	f042 0208 	orr.w	r2, r2, #8
 8002618:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800261a:	68fb      	ldr	r3, [r7, #12]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	69da      	ldr	r2, [r3, #28]
 8002620:	68fb      	ldr	r3, [r7, #12]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	f022 0204 	bic.w	r2, r2, #4
 8002628:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800262a:	68fb      	ldr	r3, [r7, #12]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	69d9      	ldr	r1, [r3, #28]
 8002630:	68bb      	ldr	r3, [r7, #8]
 8002632:	691a      	ldr	r2, [r3, #16]
 8002634:	68fb      	ldr	r3, [r7, #12]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	430a      	orrs	r2, r1
 800263a:	61da      	str	r2, [r3, #28]
      break;
 800263c:	e021      	b.n	8002682 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800263e:	68fb      	ldr	r3, [r7, #12]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	68b9      	ldr	r1, [r7, #8]
 8002644:	4618      	mov	r0, r3
 8002646:	f000 fa29 	bl	8002a9c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800264a:	68fb      	ldr	r3, [r7, #12]
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	69da      	ldr	r2, [r3, #28]
 8002650:	68fb      	ldr	r3, [r7, #12]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002658:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800265a:	68fb      	ldr	r3, [r7, #12]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	69da      	ldr	r2, [r3, #28]
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002668:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800266a:	68fb      	ldr	r3, [r7, #12]
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	69d9      	ldr	r1, [r3, #28]
 8002670:	68bb      	ldr	r3, [r7, #8]
 8002672:	691b      	ldr	r3, [r3, #16]
 8002674:	021a      	lsls	r2, r3, #8
 8002676:	68fb      	ldr	r3, [r7, #12]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	430a      	orrs	r2, r1
 800267c:	61da      	str	r2, [r3, #28]
      break;
 800267e:	e000      	b.n	8002682 <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 8002680:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8002682:	68fb      	ldr	r3, [r7, #12]
 8002684:	2200      	movs	r2, #0
 8002686:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800268a:	2300      	movs	r3, #0
}
 800268c:	4618      	mov	r0, r3
 800268e:	3710      	adds	r7, #16
 8002690:	46bd      	mov	sp, r7
 8002692:	bd80      	pop	{r7, pc}

08002694 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002694:	b480      	push	{r7}
 8002696:	b085      	sub	sp, #20
 8002698:	af00      	add	r7, sp, #0
 800269a:	6078      	str	r0, [r7, #4]
 800269c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 800269e:	2300      	movs	r3, #0
 80026a0:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 80026a2:	683b      	ldr	r3, [r7, #0]
 80026a4:	2b0c      	cmp	r3, #12
 80026a6:	d831      	bhi.n	800270c <HAL_TIM_ReadCapturedValue+0x78>
 80026a8:	a201      	add	r2, pc, #4	; (adr r2, 80026b0 <HAL_TIM_ReadCapturedValue+0x1c>)
 80026aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80026ae:	bf00      	nop
 80026b0:	080026e5 	.word	0x080026e5
 80026b4:	0800270d 	.word	0x0800270d
 80026b8:	0800270d 	.word	0x0800270d
 80026bc:	0800270d 	.word	0x0800270d
 80026c0:	080026ef 	.word	0x080026ef
 80026c4:	0800270d 	.word	0x0800270d
 80026c8:	0800270d 	.word	0x0800270d
 80026cc:	0800270d 	.word	0x0800270d
 80026d0:	080026f9 	.word	0x080026f9
 80026d4:	0800270d 	.word	0x0800270d
 80026d8:	0800270d 	.word	0x0800270d
 80026dc:	0800270d 	.word	0x0800270d
 80026e0:	08002703 	.word	0x08002703
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80026ea:	60fb      	str	r3, [r7, #12]

      break;
 80026ec:	e00f      	b.n	800270e <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80026f4:	60fb      	str	r3, [r7, #12]

      break;
 80026f6:	e00a      	b.n	800270e <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80026fe:	60fb      	str	r3, [r7, #12]

      break;
 8002700:	e005      	b.n	800270e <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002708:	60fb      	str	r3, [r7, #12]

      break;
 800270a:	e000      	b.n	800270e <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 800270c:	bf00      	nop
  }

  return tmpreg;
 800270e:	68fb      	ldr	r3, [r7, #12]
}
 8002710:	4618      	mov	r0, r3
 8002712:	3714      	adds	r7, #20
 8002714:	46bd      	mov	sp, r7
 8002716:	bc80      	pop	{r7}
 8002718:	4770      	bx	lr
 800271a:	bf00      	nop

0800271c <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800271c:	b480      	push	{r7}
 800271e:	b083      	sub	sp, #12
 8002720:	af00      	add	r7, sp, #0
 8002722:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8002724:	bf00      	nop
 8002726:	370c      	adds	r7, #12
 8002728:	46bd      	mov	sp, r7
 800272a:	bc80      	pop	{r7}
 800272c:	4770      	bx	lr

0800272e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800272e:	b480      	push	{r7}
 8002730:	b083      	sub	sp, #12
 8002732:	af00      	add	r7, sp, #0
 8002734:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002736:	bf00      	nop
 8002738:	370c      	adds	r7, #12
 800273a:	46bd      	mov	sp, r7
 800273c:	bc80      	pop	{r7}
 800273e:	4770      	bx	lr

08002740 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002740:	b480      	push	{r7}
 8002742:	b083      	sub	sp, #12
 8002744:	af00      	add	r7, sp, #0
 8002746:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002748:	bf00      	nop
 800274a:	370c      	adds	r7, #12
 800274c:	46bd      	mov	sp, r7
 800274e:	bc80      	pop	{r7}
 8002750:	4770      	bx	lr

08002752 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002752:	b480      	push	{r7}
 8002754:	b083      	sub	sp, #12
 8002756:	af00      	add	r7, sp, #0
 8002758:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800275a:	bf00      	nop
 800275c:	370c      	adds	r7, #12
 800275e:	46bd      	mov	sp, r7
 8002760:	bc80      	pop	{r7}
 8002762:	4770      	bx	lr

08002764 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002764:	b480      	push	{r7}
 8002766:	b085      	sub	sp, #20
 8002768:	af00      	add	r7, sp, #0
 800276a:	6078      	str	r0, [r7, #4]
 800276c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	4a29      	ldr	r2, [pc, #164]	; (800281c <TIM_Base_SetConfig+0xb8>)
 8002778:	4293      	cmp	r3, r2
 800277a:	d00b      	beq.n	8002794 <TIM_Base_SetConfig+0x30>
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002782:	d007      	beq.n	8002794 <TIM_Base_SetConfig+0x30>
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	4a26      	ldr	r2, [pc, #152]	; (8002820 <TIM_Base_SetConfig+0xbc>)
 8002788:	4293      	cmp	r3, r2
 800278a:	d003      	beq.n	8002794 <TIM_Base_SetConfig+0x30>
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	4a25      	ldr	r2, [pc, #148]	; (8002824 <TIM_Base_SetConfig+0xc0>)
 8002790:	4293      	cmp	r3, r2
 8002792:	d108      	bne.n	80027a6 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002794:	68fb      	ldr	r3, [r7, #12]
 8002796:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800279a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800279c:	683b      	ldr	r3, [r7, #0]
 800279e:	685b      	ldr	r3, [r3, #4]
 80027a0:	68fa      	ldr	r2, [r7, #12]
 80027a2:	4313      	orrs	r3, r2
 80027a4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	4a1c      	ldr	r2, [pc, #112]	; (800281c <TIM_Base_SetConfig+0xb8>)
 80027aa:	4293      	cmp	r3, r2
 80027ac:	d00b      	beq.n	80027c6 <TIM_Base_SetConfig+0x62>
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80027b4:	d007      	beq.n	80027c6 <TIM_Base_SetConfig+0x62>
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	4a19      	ldr	r2, [pc, #100]	; (8002820 <TIM_Base_SetConfig+0xbc>)
 80027ba:	4293      	cmp	r3, r2
 80027bc:	d003      	beq.n	80027c6 <TIM_Base_SetConfig+0x62>
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	4a18      	ldr	r2, [pc, #96]	; (8002824 <TIM_Base_SetConfig+0xc0>)
 80027c2:	4293      	cmp	r3, r2
 80027c4:	d108      	bne.n	80027d8 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80027c6:	68fb      	ldr	r3, [r7, #12]
 80027c8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80027cc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80027ce:	683b      	ldr	r3, [r7, #0]
 80027d0:	68db      	ldr	r3, [r3, #12]
 80027d2:	68fa      	ldr	r2, [r7, #12]
 80027d4:	4313      	orrs	r3, r2
 80027d6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80027de:	683b      	ldr	r3, [r7, #0]
 80027e0:	695b      	ldr	r3, [r3, #20]
 80027e2:	4313      	orrs	r3, r2
 80027e4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	68fa      	ldr	r2, [r7, #12]
 80027ea:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80027ec:	683b      	ldr	r3, [r7, #0]
 80027ee:	689a      	ldr	r2, [r3, #8]
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80027f4:	683b      	ldr	r3, [r7, #0]
 80027f6:	681a      	ldr	r2, [r3, #0]
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	4a07      	ldr	r2, [pc, #28]	; (800281c <TIM_Base_SetConfig+0xb8>)
 8002800:	4293      	cmp	r3, r2
 8002802:	d103      	bne.n	800280c <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002804:	683b      	ldr	r3, [r7, #0]
 8002806:	691a      	ldr	r2, [r3, #16]
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	2201      	movs	r2, #1
 8002810:	615a      	str	r2, [r3, #20]
}
 8002812:	bf00      	nop
 8002814:	3714      	adds	r7, #20
 8002816:	46bd      	mov	sp, r7
 8002818:	bc80      	pop	{r7}
 800281a:	4770      	bx	lr
 800281c:	40012c00 	.word	0x40012c00
 8002820:	40000400 	.word	0x40000400
 8002824:	40000800 	.word	0x40000800

08002828 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002828:	b480      	push	{r7}
 800282a:	b087      	sub	sp, #28
 800282c:	af00      	add	r7, sp, #0
 800282e:	6078      	str	r0, [r7, #4]
 8002830:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	6a1b      	ldr	r3, [r3, #32]
 8002836:	f023 0201 	bic.w	r2, r3, #1
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	6a1b      	ldr	r3, [r3, #32]
 8002842:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	685b      	ldr	r3, [r3, #4]
 8002848:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	699b      	ldr	r3, [r3, #24]
 800284e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8002850:	68fb      	ldr	r3, [r7, #12]
 8002852:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002856:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8002858:	68fb      	ldr	r3, [r7, #12]
 800285a:	f023 0303 	bic.w	r3, r3, #3
 800285e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002860:	683b      	ldr	r3, [r7, #0]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	68fa      	ldr	r2, [r7, #12]
 8002866:	4313      	orrs	r3, r2
 8002868:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800286a:	697b      	ldr	r3, [r7, #20]
 800286c:	f023 0302 	bic.w	r3, r3, #2
 8002870:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8002872:	683b      	ldr	r3, [r7, #0]
 8002874:	689b      	ldr	r3, [r3, #8]
 8002876:	697a      	ldr	r2, [r7, #20]
 8002878:	4313      	orrs	r3, r2
 800287a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	4a1c      	ldr	r2, [pc, #112]	; (80028f0 <TIM_OC1_SetConfig+0xc8>)
 8002880:	4293      	cmp	r3, r2
 8002882:	d10c      	bne.n	800289e <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8002884:	697b      	ldr	r3, [r7, #20]
 8002886:	f023 0308 	bic.w	r3, r3, #8
 800288a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800288c:	683b      	ldr	r3, [r7, #0]
 800288e:	68db      	ldr	r3, [r3, #12]
 8002890:	697a      	ldr	r2, [r7, #20]
 8002892:	4313      	orrs	r3, r2
 8002894:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8002896:	697b      	ldr	r3, [r7, #20]
 8002898:	f023 0304 	bic.w	r3, r3, #4
 800289c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	4a13      	ldr	r2, [pc, #76]	; (80028f0 <TIM_OC1_SetConfig+0xc8>)
 80028a2:	4293      	cmp	r3, r2
 80028a4:	d111      	bne.n	80028ca <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80028a6:	693b      	ldr	r3, [r7, #16]
 80028a8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80028ac:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80028ae:	693b      	ldr	r3, [r7, #16]
 80028b0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80028b4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80028b6:	683b      	ldr	r3, [r7, #0]
 80028b8:	695b      	ldr	r3, [r3, #20]
 80028ba:	693a      	ldr	r2, [r7, #16]
 80028bc:	4313      	orrs	r3, r2
 80028be:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80028c0:	683b      	ldr	r3, [r7, #0]
 80028c2:	699b      	ldr	r3, [r3, #24]
 80028c4:	693a      	ldr	r2, [r7, #16]
 80028c6:	4313      	orrs	r3, r2
 80028c8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	693a      	ldr	r2, [r7, #16]
 80028ce:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	68fa      	ldr	r2, [r7, #12]
 80028d4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80028d6:	683b      	ldr	r3, [r7, #0]
 80028d8:	685a      	ldr	r2, [r3, #4]
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	697a      	ldr	r2, [r7, #20]
 80028e2:	621a      	str	r2, [r3, #32]
}
 80028e4:	bf00      	nop
 80028e6:	371c      	adds	r7, #28
 80028e8:	46bd      	mov	sp, r7
 80028ea:	bc80      	pop	{r7}
 80028ec:	4770      	bx	lr
 80028ee:	bf00      	nop
 80028f0:	40012c00 	.word	0x40012c00

080028f4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80028f4:	b480      	push	{r7}
 80028f6:	b087      	sub	sp, #28
 80028f8:	af00      	add	r7, sp, #0
 80028fa:	6078      	str	r0, [r7, #4]
 80028fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	6a1b      	ldr	r3, [r3, #32]
 8002902:	f023 0210 	bic.w	r2, r3, #16
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	6a1b      	ldr	r3, [r3, #32]
 800290e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	685b      	ldr	r3, [r3, #4]
 8002914:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	699b      	ldr	r3, [r3, #24]
 800291a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002922:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8002924:	68fb      	ldr	r3, [r7, #12]
 8002926:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800292a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800292c:	683b      	ldr	r3, [r7, #0]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	021b      	lsls	r3, r3, #8
 8002932:	68fa      	ldr	r2, [r7, #12]
 8002934:	4313      	orrs	r3, r2
 8002936:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8002938:	697b      	ldr	r3, [r7, #20]
 800293a:	f023 0320 	bic.w	r3, r3, #32
 800293e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8002940:	683b      	ldr	r3, [r7, #0]
 8002942:	689b      	ldr	r3, [r3, #8]
 8002944:	011b      	lsls	r3, r3, #4
 8002946:	697a      	ldr	r2, [r7, #20]
 8002948:	4313      	orrs	r3, r2
 800294a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	4a1d      	ldr	r2, [pc, #116]	; (80029c4 <TIM_OC2_SetConfig+0xd0>)
 8002950:	4293      	cmp	r3, r2
 8002952:	d10d      	bne.n	8002970 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8002954:	697b      	ldr	r3, [r7, #20]
 8002956:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800295a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800295c:	683b      	ldr	r3, [r7, #0]
 800295e:	68db      	ldr	r3, [r3, #12]
 8002960:	011b      	lsls	r3, r3, #4
 8002962:	697a      	ldr	r2, [r7, #20]
 8002964:	4313      	orrs	r3, r2
 8002966:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8002968:	697b      	ldr	r3, [r7, #20]
 800296a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800296e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	4a14      	ldr	r2, [pc, #80]	; (80029c4 <TIM_OC2_SetConfig+0xd0>)
 8002974:	4293      	cmp	r3, r2
 8002976:	d113      	bne.n	80029a0 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8002978:	693b      	ldr	r3, [r7, #16]
 800297a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800297e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8002980:	693b      	ldr	r3, [r7, #16]
 8002982:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002986:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8002988:	683b      	ldr	r3, [r7, #0]
 800298a:	695b      	ldr	r3, [r3, #20]
 800298c:	009b      	lsls	r3, r3, #2
 800298e:	693a      	ldr	r2, [r7, #16]
 8002990:	4313      	orrs	r3, r2
 8002992:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8002994:	683b      	ldr	r3, [r7, #0]
 8002996:	699b      	ldr	r3, [r3, #24]
 8002998:	009b      	lsls	r3, r3, #2
 800299a:	693a      	ldr	r2, [r7, #16]
 800299c:	4313      	orrs	r3, r2
 800299e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	693a      	ldr	r2, [r7, #16]
 80029a4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	68fa      	ldr	r2, [r7, #12]
 80029aa:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80029ac:	683b      	ldr	r3, [r7, #0]
 80029ae:	685a      	ldr	r2, [r3, #4]
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	697a      	ldr	r2, [r7, #20]
 80029b8:	621a      	str	r2, [r3, #32]
}
 80029ba:	bf00      	nop
 80029bc:	371c      	adds	r7, #28
 80029be:	46bd      	mov	sp, r7
 80029c0:	bc80      	pop	{r7}
 80029c2:	4770      	bx	lr
 80029c4:	40012c00 	.word	0x40012c00

080029c8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80029c8:	b480      	push	{r7}
 80029ca:	b087      	sub	sp, #28
 80029cc:	af00      	add	r7, sp, #0
 80029ce:	6078      	str	r0, [r7, #4]
 80029d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	6a1b      	ldr	r3, [r3, #32]
 80029d6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	6a1b      	ldr	r3, [r3, #32]
 80029e2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	685b      	ldr	r3, [r3, #4]
 80029e8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	69db      	ldr	r3, [r3, #28]
 80029ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80029f0:	68fb      	ldr	r3, [r7, #12]
 80029f2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80029f6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	f023 0303 	bic.w	r3, r3, #3
 80029fe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002a00:	683b      	ldr	r3, [r7, #0]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	68fa      	ldr	r2, [r7, #12]
 8002a06:	4313      	orrs	r3, r2
 8002a08:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8002a0a:	697b      	ldr	r3, [r7, #20]
 8002a0c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8002a10:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8002a12:	683b      	ldr	r3, [r7, #0]
 8002a14:	689b      	ldr	r3, [r3, #8]
 8002a16:	021b      	lsls	r3, r3, #8
 8002a18:	697a      	ldr	r2, [r7, #20]
 8002a1a:	4313      	orrs	r3, r2
 8002a1c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	4a1d      	ldr	r2, [pc, #116]	; (8002a98 <TIM_OC3_SetConfig+0xd0>)
 8002a22:	4293      	cmp	r3, r2
 8002a24:	d10d      	bne.n	8002a42 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8002a26:	697b      	ldr	r3, [r7, #20]
 8002a28:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002a2c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8002a2e:	683b      	ldr	r3, [r7, #0]
 8002a30:	68db      	ldr	r3, [r3, #12]
 8002a32:	021b      	lsls	r3, r3, #8
 8002a34:	697a      	ldr	r2, [r7, #20]
 8002a36:	4313      	orrs	r3, r2
 8002a38:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8002a3a:	697b      	ldr	r3, [r7, #20]
 8002a3c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002a40:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	4a14      	ldr	r2, [pc, #80]	; (8002a98 <TIM_OC3_SetConfig+0xd0>)
 8002a46:	4293      	cmp	r3, r2
 8002a48:	d113      	bne.n	8002a72 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8002a4a:	693b      	ldr	r3, [r7, #16]
 8002a4c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002a50:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8002a52:	693b      	ldr	r3, [r7, #16]
 8002a54:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002a58:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8002a5a:	683b      	ldr	r3, [r7, #0]
 8002a5c:	695b      	ldr	r3, [r3, #20]
 8002a5e:	011b      	lsls	r3, r3, #4
 8002a60:	693a      	ldr	r2, [r7, #16]
 8002a62:	4313      	orrs	r3, r2
 8002a64:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8002a66:	683b      	ldr	r3, [r7, #0]
 8002a68:	699b      	ldr	r3, [r3, #24]
 8002a6a:	011b      	lsls	r3, r3, #4
 8002a6c:	693a      	ldr	r2, [r7, #16]
 8002a6e:	4313      	orrs	r3, r2
 8002a70:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	693a      	ldr	r2, [r7, #16]
 8002a76:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	68fa      	ldr	r2, [r7, #12]
 8002a7c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8002a7e:	683b      	ldr	r3, [r7, #0]
 8002a80:	685a      	ldr	r2, [r3, #4]
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	697a      	ldr	r2, [r7, #20]
 8002a8a:	621a      	str	r2, [r3, #32]
}
 8002a8c:	bf00      	nop
 8002a8e:	371c      	adds	r7, #28
 8002a90:	46bd      	mov	sp, r7
 8002a92:	bc80      	pop	{r7}
 8002a94:	4770      	bx	lr
 8002a96:	bf00      	nop
 8002a98:	40012c00 	.word	0x40012c00

08002a9c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002a9c:	b480      	push	{r7}
 8002a9e:	b087      	sub	sp, #28
 8002aa0:	af00      	add	r7, sp, #0
 8002aa2:	6078      	str	r0, [r7, #4]
 8002aa4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	6a1b      	ldr	r3, [r3, #32]
 8002aaa:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	6a1b      	ldr	r3, [r3, #32]
 8002ab6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	685b      	ldr	r3, [r3, #4]
 8002abc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	69db      	ldr	r3, [r3, #28]
 8002ac2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002aca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8002acc:	68fb      	ldr	r3, [r7, #12]
 8002ace:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002ad2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002ad4:	683b      	ldr	r3, [r7, #0]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	021b      	lsls	r3, r3, #8
 8002ada:	68fa      	ldr	r2, [r7, #12]
 8002adc:	4313      	orrs	r3, r2
 8002ade:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8002ae0:	693b      	ldr	r3, [r7, #16]
 8002ae2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002ae6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8002ae8:	683b      	ldr	r3, [r7, #0]
 8002aea:	689b      	ldr	r3, [r3, #8]
 8002aec:	031b      	lsls	r3, r3, #12
 8002aee:	693a      	ldr	r2, [r7, #16]
 8002af0:	4313      	orrs	r3, r2
 8002af2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	4a0f      	ldr	r2, [pc, #60]	; (8002b34 <TIM_OC4_SetConfig+0x98>)
 8002af8:	4293      	cmp	r3, r2
 8002afa:	d109      	bne.n	8002b10 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8002afc:	697b      	ldr	r3, [r7, #20]
 8002afe:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002b02:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8002b04:	683b      	ldr	r3, [r7, #0]
 8002b06:	695b      	ldr	r3, [r3, #20]
 8002b08:	019b      	lsls	r3, r3, #6
 8002b0a:	697a      	ldr	r2, [r7, #20]
 8002b0c:	4313      	orrs	r3, r2
 8002b0e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	697a      	ldr	r2, [r7, #20]
 8002b14:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	68fa      	ldr	r2, [r7, #12]
 8002b1a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8002b1c:	683b      	ldr	r3, [r7, #0]
 8002b1e:	685a      	ldr	r2, [r3, #4]
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	693a      	ldr	r2, [r7, #16]
 8002b28:	621a      	str	r2, [r3, #32]
}
 8002b2a:	bf00      	nop
 8002b2c:	371c      	adds	r7, #28
 8002b2e:	46bd      	mov	sp, r7
 8002b30:	bc80      	pop	{r7}
 8002b32:	4770      	bx	lr
 8002b34:	40012c00 	.word	0x40012c00

08002b38 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8002b38:	b480      	push	{r7}
 8002b3a:	b087      	sub	sp, #28
 8002b3c:	af00      	add	r7, sp, #0
 8002b3e:	60f8      	str	r0, [r7, #12]
 8002b40:	60b9      	str	r1, [r7, #8]
 8002b42:	607a      	str	r2, [r7, #4]
 8002b44:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002b46:	68fb      	ldr	r3, [r7, #12]
 8002b48:	6a1b      	ldr	r3, [r3, #32]
 8002b4a:	f023 0201 	bic.w	r2, r3, #1
 8002b4e:	68fb      	ldr	r3, [r7, #12]
 8002b50:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002b52:	68fb      	ldr	r3, [r7, #12]
 8002b54:	699b      	ldr	r3, [r3, #24]
 8002b56:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	6a1b      	ldr	r3, [r3, #32]
 8002b5c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8002b5e:	68fb      	ldr	r3, [r7, #12]
 8002b60:	4a1f      	ldr	r2, [pc, #124]	; (8002be0 <TIM_TI1_SetConfig+0xa8>)
 8002b62:	4293      	cmp	r3, r2
 8002b64:	d00b      	beq.n	8002b7e <TIM_TI1_SetConfig+0x46>
 8002b66:	68fb      	ldr	r3, [r7, #12]
 8002b68:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002b6c:	d007      	beq.n	8002b7e <TIM_TI1_SetConfig+0x46>
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	4a1c      	ldr	r2, [pc, #112]	; (8002be4 <TIM_TI1_SetConfig+0xac>)
 8002b72:	4293      	cmp	r3, r2
 8002b74:	d003      	beq.n	8002b7e <TIM_TI1_SetConfig+0x46>
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	4a1b      	ldr	r2, [pc, #108]	; (8002be8 <TIM_TI1_SetConfig+0xb0>)
 8002b7a:	4293      	cmp	r3, r2
 8002b7c:	d101      	bne.n	8002b82 <TIM_TI1_SetConfig+0x4a>
 8002b7e:	2301      	movs	r3, #1
 8002b80:	e000      	b.n	8002b84 <TIM_TI1_SetConfig+0x4c>
 8002b82:	2300      	movs	r3, #0
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	d008      	beq.n	8002b9a <TIM_TI1_SetConfig+0x62>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8002b88:	697b      	ldr	r3, [r7, #20]
 8002b8a:	f023 0303 	bic.w	r3, r3, #3
 8002b8e:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8002b90:	697a      	ldr	r2, [r7, #20]
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	4313      	orrs	r3, r2
 8002b96:	617b      	str	r3, [r7, #20]
 8002b98:	e003      	b.n	8002ba2 <TIM_TI1_SetConfig+0x6a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8002b9a:	697b      	ldr	r3, [r7, #20]
 8002b9c:	f043 0301 	orr.w	r3, r3, #1
 8002ba0:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002ba2:	697b      	ldr	r3, [r7, #20]
 8002ba4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002ba8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8002baa:	683b      	ldr	r3, [r7, #0]
 8002bac:	011b      	lsls	r3, r3, #4
 8002bae:	b2db      	uxtb	r3, r3
 8002bb0:	697a      	ldr	r2, [r7, #20]
 8002bb2:	4313      	orrs	r3, r2
 8002bb4:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002bb6:	693b      	ldr	r3, [r7, #16]
 8002bb8:	f023 030a 	bic.w	r3, r3, #10
 8002bbc:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8002bbe:	68bb      	ldr	r3, [r7, #8]
 8002bc0:	f003 030a 	and.w	r3, r3, #10
 8002bc4:	693a      	ldr	r2, [r7, #16]
 8002bc6:	4313      	orrs	r3, r2
 8002bc8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002bca:	68fb      	ldr	r3, [r7, #12]
 8002bcc:	697a      	ldr	r2, [r7, #20]
 8002bce:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	693a      	ldr	r2, [r7, #16]
 8002bd4:	621a      	str	r2, [r3, #32]
}
 8002bd6:	bf00      	nop
 8002bd8:	371c      	adds	r7, #28
 8002bda:	46bd      	mov	sp, r7
 8002bdc:	bc80      	pop	{r7}
 8002bde:	4770      	bx	lr
 8002be0:	40012c00 	.word	0x40012c00
 8002be4:	40000400 	.word	0x40000400
 8002be8:	40000800 	.word	0x40000800

08002bec <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8002bec:	b480      	push	{r7}
 8002bee:	b087      	sub	sp, #28
 8002bf0:	af00      	add	r7, sp, #0
 8002bf2:	60f8      	str	r0, [r7, #12]
 8002bf4:	60b9      	str	r1, [r7, #8]
 8002bf6:	607a      	str	r2, [r7, #4]
 8002bf8:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002bfa:	68fb      	ldr	r3, [r7, #12]
 8002bfc:	6a1b      	ldr	r3, [r3, #32]
 8002bfe:	f023 0210 	bic.w	r2, r3, #16
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002c06:	68fb      	ldr	r3, [r7, #12]
 8002c08:	699b      	ldr	r3, [r3, #24]
 8002c0a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8002c0c:	68fb      	ldr	r3, [r7, #12]
 8002c0e:	6a1b      	ldr	r3, [r3, #32]
 8002c10:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8002c12:	697b      	ldr	r3, [r7, #20]
 8002c14:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002c18:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	021b      	lsls	r3, r3, #8
 8002c1e:	697a      	ldr	r2, [r7, #20]
 8002c20:	4313      	orrs	r3, r2
 8002c22:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002c24:	697b      	ldr	r3, [r7, #20]
 8002c26:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002c2a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8002c2c:	683b      	ldr	r3, [r7, #0]
 8002c2e:	031b      	lsls	r3, r3, #12
 8002c30:	b29b      	uxth	r3, r3
 8002c32:	697a      	ldr	r2, [r7, #20]
 8002c34:	4313      	orrs	r3, r2
 8002c36:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002c38:	693b      	ldr	r3, [r7, #16]
 8002c3a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002c3e:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8002c40:	68bb      	ldr	r3, [r7, #8]
 8002c42:	011b      	lsls	r3, r3, #4
 8002c44:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8002c48:	693a      	ldr	r2, [r7, #16]
 8002c4a:	4313      	orrs	r3, r2
 8002c4c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	697a      	ldr	r2, [r7, #20]
 8002c52:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002c54:	68fb      	ldr	r3, [r7, #12]
 8002c56:	693a      	ldr	r2, [r7, #16]
 8002c58:	621a      	str	r2, [r3, #32]
}
 8002c5a:	bf00      	nop
 8002c5c:	371c      	adds	r7, #28
 8002c5e:	46bd      	mov	sp, r7
 8002c60:	bc80      	pop	{r7}
 8002c62:	4770      	bx	lr

08002c64 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8002c64:	b480      	push	{r7}
 8002c66:	b087      	sub	sp, #28
 8002c68:	af00      	add	r7, sp, #0
 8002c6a:	60f8      	str	r0, [r7, #12]
 8002c6c:	60b9      	str	r1, [r7, #8]
 8002c6e:	607a      	str	r2, [r7, #4]
 8002c70:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002c72:	68fb      	ldr	r3, [r7, #12]
 8002c74:	6a1b      	ldr	r3, [r3, #32]
 8002c76:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002c7a:	68fb      	ldr	r3, [r7, #12]
 8002c7c:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8002c7e:	68fb      	ldr	r3, [r7, #12]
 8002c80:	69db      	ldr	r3, [r3, #28]
 8002c82:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	6a1b      	ldr	r3, [r3, #32]
 8002c88:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8002c8a:	697b      	ldr	r3, [r7, #20]
 8002c8c:	f023 0303 	bic.w	r3, r3, #3
 8002c90:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8002c92:	697a      	ldr	r2, [r7, #20]
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	4313      	orrs	r3, r2
 8002c98:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8002c9a:	697b      	ldr	r3, [r7, #20]
 8002c9c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002ca0:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8002ca2:	683b      	ldr	r3, [r7, #0]
 8002ca4:	011b      	lsls	r3, r3, #4
 8002ca6:	b2db      	uxtb	r3, r3
 8002ca8:	697a      	ldr	r2, [r7, #20]
 8002caa:	4313      	orrs	r3, r2
 8002cac:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P);
 8002cae:	693b      	ldr	r3, [r7, #16]
 8002cb0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8002cb4:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & TIM_CCER_CC3P);
 8002cb6:	68bb      	ldr	r3, [r7, #8]
 8002cb8:	021b      	lsls	r3, r3, #8
 8002cba:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002cbe:	693a      	ldr	r2, [r7, #16]
 8002cc0:	4313      	orrs	r3, r2
 8002cc2:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8002cc4:	68fb      	ldr	r3, [r7, #12]
 8002cc6:	697a      	ldr	r2, [r7, #20]
 8002cc8:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	693a      	ldr	r2, [r7, #16]
 8002cce:	621a      	str	r2, [r3, #32]
}
 8002cd0:	bf00      	nop
 8002cd2:	371c      	adds	r7, #28
 8002cd4:	46bd      	mov	sp, r7
 8002cd6:	bc80      	pop	{r7}
 8002cd8:	4770      	bx	lr

08002cda <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8002cda:	b480      	push	{r7}
 8002cdc:	b087      	sub	sp, #28
 8002cde:	af00      	add	r7, sp, #0
 8002ce0:	60f8      	str	r0, [r7, #12]
 8002ce2:	60b9      	str	r1, [r7, #8]
 8002ce4:	607a      	str	r2, [r7, #4]
 8002ce6:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	6a1b      	ldr	r3, [r3, #32]
 8002cec:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8002cf4:	68fb      	ldr	r3, [r7, #12]
 8002cf6:	69db      	ldr	r3, [r3, #28]
 8002cf8:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	6a1b      	ldr	r3, [r3, #32]
 8002cfe:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8002d00:	697b      	ldr	r3, [r7, #20]
 8002d02:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002d06:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	021b      	lsls	r3, r3, #8
 8002d0c:	697a      	ldr	r2, [r7, #20]
 8002d0e:	4313      	orrs	r3, r2
 8002d10:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8002d12:	697b      	ldr	r3, [r7, #20]
 8002d14:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002d18:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8002d1a:	683b      	ldr	r3, [r7, #0]
 8002d1c:	031b      	lsls	r3, r3, #12
 8002d1e:	b29b      	uxth	r3, r3
 8002d20:	697a      	ldr	r2, [r7, #20]
 8002d22:	4313      	orrs	r3, r2
 8002d24:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P);
 8002d26:	693b      	ldr	r3, [r7, #16]
 8002d28:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002d2c:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & TIM_CCER_CC4P);
 8002d2e:	68bb      	ldr	r3, [r7, #8]
 8002d30:	031b      	lsls	r3, r3, #12
 8002d32:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002d36:	693a      	ldr	r2, [r7, #16]
 8002d38:	4313      	orrs	r3, r2
 8002d3a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	697a      	ldr	r2, [r7, #20]
 8002d40:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8002d42:	68fb      	ldr	r3, [r7, #12]
 8002d44:	693a      	ldr	r2, [r7, #16]
 8002d46:	621a      	str	r2, [r3, #32]
}
 8002d48:	bf00      	nop
 8002d4a:	371c      	adds	r7, #28
 8002d4c:	46bd      	mov	sp, r7
 8002d4e:	bc80      	pop	{r7}
 8002d50:	4770      	bx	lr

08002d52 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8002d52:	b480      	push	{r7}
 8002d54:	b087      	sub	sp, #28
 8002d56:	af00      	add	r7, sp, #0
 8002d58:	60f8      	str	r0, [r7, #12]
 8002d5a:	60b9      	str	r1, [r7, #8]
 8002d5c:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8002d5e:	68bb      	ldr	r3, [r7, #8]
 8002d60:	f003 031f 	and.w	r3, r3, #31
 8002d64:	2201      	movs	r2, #1
 8002d66:	fa02 f303 	lsl.w	r3, r2, r3
 8002d6a:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	6a1a      	ldr	r2, [r3, #32]
 8002d70:	697b      	ldr	r3, [r7, #20]
 8002d72:	43db      	mvns	r3, r3
 8002d74:	401a      	ands	r2, r3
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8002d7a:	68fb      	ldr	r3, [r7, #12]
 8002d7c:	6a1a      	ldr	r2, [r3, #32]
 8002d7e:	68bb      	ldr	r3, [r7, #8]
 8002d80:	f003 031f 	and.w	r3, r3, #31
 8002d84:	6879      	ldr	r1, [r7, #4]
 8002d86:	fa01 f303 	lsl.w	r3, r1, r3
 8002d8a:	431a      	orrs	r2, r3
 8002d8c:	68fb      	ldr	r3, [r7, #12]
 8002d8e:	621a      	str	r2, [r3, #32]
}
 8002d90:	bf00      	nop
 8002d92:	371c      	adds	r7, #28
 8002d94:	46bd      	mov	sp, r7
 8002d96:	bc80      	pop	{r7}
 8002d98:	4770      	bx	lr
	...

08002d9c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002d9c:	b480      	push	{r7}
 8002d9e:	b085      	sub	sp, #20
 8002da0:	af00      	add	r7, sp, #0
 8002da2:	6078      	str	r0, [r7, #4]
 8002da4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002dac:	2b01      	cmp	r3, #1
 8002dae:	d101      	bne.n	8002db4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002db0:	2302      	movs	r3, #2
 8002db2:	e046      	b.n	8002e42 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	2201      	movs	r2, #1
 8002db8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	2202      	movs	r2, #2
 8002dc0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	685b      	ldr	r3, [r3, #4]
 8002dca:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	689b      	ldr	r3, [r3, #8]
 8002dd2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002dda:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002ddc:	683b      	ldr	r3, [r7, #0]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	68fa      	ldr	r2, [r7, #12]
 8002de2:	4313      	orrs	r3, r2
 8002de4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	68fa      	ldr	r2, [r7, #12]
 8002dec:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	4a16      	ldr	r2, [pc, #88]	; (8002e4c <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8002df4:	4293      	cmp	r3, r2
 8002df6:	d00e      	beq.n	8002e16 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002e00:	d009      	beq.n	8002e16 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	4a12      	ldr	r2, [pc, #72]	; (8002e50 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8002e08:	4293      	cmp	r3, r2
 8002e0a:	d004      	beq.n	8002e16 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	4a10      	ldr	r2, [pc, #64]	; (8002e54 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8002e12:	4293      	cmp	r3, r2
 8002e14:	d10c      	bne.n	8002e30 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002e16:	68bb      	ldr	r3, [r7, #8]
 8002e18:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002e1c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002e1e:	683b      	ldr	r3, [r7, #0]
 8002e20:	685b      	ldr	r3, [r3, #4]
 8002e22:	68ba      	ldr	r2, [r7, #8]
 8002e24:	4313      	orrs	r3, r2
 8002e26:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	68ba      	ldr	r2, [r7, #8]
 8002e2e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	2201      	movs	r2, #1
 8002e34:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	2200      	movs	r2, #0
 8002e3c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002e40:	2300      	movs	r3, #0
}
 8002e42:	4618      	mov	r0, r3
 8002e44:	3714      	adds	r7, #20
 8002e46:	46bd      	mov	sp, r7
 8002e48:	bc80      	pop	{r7}
 8002e4a:	4770      	bx	lr
 8002e4c:	40012c00 	.word	0x40012c00
 8002e50:	40000400 	.word	0x40000400
 8002e54:	40000800 	.word	0x40000800

08002e58 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8002e58:	b480      	push	{r7}
 8002e5a:	b085      	sub	sp, #20
 8002e5c:	af00      	add	r7, sp, #0
 8002e5e:	6078      	str	r0, [r7, #4]
 8002e60:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8002e62:	2300      	movs	r3, #0
 8002e64:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002e6c:	2b01      	cmp	r3, #1
 8002e6e:	d101      	bne.n	8002e74 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8002e70:	2302      	movs	r3, #2
 8002e72:	e03d      	b.n	8002ef0 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	2201      	movs	r2, #1
 8002e78:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8002e82:	683b      	ldr	r3, [r7, #0]
 8002e84:	68db      	ldr	r3, [r3, #12]
 8002e86:	4313      	orrs	r3, r2
 8002e88:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8002e8a:	68fb      	ldr	r3, [r7, #12]
 8002e8c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002e90:	683b      	ldr	r3, [r7, #0]
 8002e92:	689b      	ldr	r3, [r3, #8]
 8002e94:	4313      	orrs	r3, r2
 8002e96:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8002e9e:	683b      	ldr	r3, [r7, #0]
 8002ea0:	685b      	ldr	r3, [r3, #4]
 8002ea2:	4313      	orrs	r3, r2
 8002ea4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8002ea6:	68fb      	ldr	r3, [r7, #12]
 8002ea8:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8002eac:	683b      	ldr	r3, [r7, #0]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	4313      	orrs	r3, r2
 8002eb2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8002eba:	683b      	ldr	r3, [r7, #0]
 8002ebc:	691b      	ldr	r3, [r3, #16]
 8002ebe:	4313      	orrs	r3, r2
 8002ec0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8002ec2:	68fb      	ldr	r3, [r7, #12]
 8002ec4:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8002ec8:	683b      	ldr	r3, [r7, #0]
 8002eca:	695b      	ldr	r3, [r3, #20]
 8002ecc:	4313      	orrs	r3, r2
 8002ece:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8002ed6:	683b      	ldr	r3, [r7, #0]
 8002ed8:	69db      	ldr	r3, [r3, #28]
 8002eda:	4313      	orrs	r3, r2
 8002edc:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	68fa      	ldr	r2, [r7, #12]
 8002ee4:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	2200      	movs	r2, #0
 8002eea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002eee:	2300      	movs	r3, #0
}
 8002ef0:	4618      	mov	r0, r3
 8002ef2:	3714      	adds	r7, #20
 8002ef4:	46bd      	mov	sp, r7
 8002ef6:	bc80      	pop	{r7}
 8002ef8:	4770      	bx	lr

08002efa <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002efa:	b480      	push	{r7}
 8002efc:	b083      	sub	sp, #12
 8002efe:	af00      	add	r7, sp, #0
 8002f00:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002f02:	bf00      	nop
 8002f04:	370c      	adds	r7, #12
 8002f06:	46bd      	mov	sp, r7
 8002f08:	bc80      	pop	{r7}
 8002f0a:	4770      	bx	lr

08002f0c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002f0c:	b480      	push	{r7}
 8002f0e:	b083      	sub	sp, #12
 8002f10:	af00      	add	r7, sp, #0
 8002f12:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002f14:	bf00      	nop
 8002f16:	370c      	adds	r7, #12
 8002f18:	46bd      	mov	sp, r7
 8002f1a:	bc80      	pop	{r7}
 8002f1c:	4770      	bx	lr

08002f1e <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002f1e:	b580      	push	{r7, lr}
 8002f20:	b082      	sub	sp, #8
 8002f22:	af00      	add	r7, sp, #0
 8002f24:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	d101      	bne.n	8002f30 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002f2c:	2301      	movs	r3, #1
 8002f2e:	e03f      	b.n	8002fb0 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002f36:	b2db      	uxtb	r3, r3
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	d106      	bne.n	8002f4a <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	2200      	movs	r2, #0
 8002f40:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002f44:	6878      	ldr	r0, [r7, #4]
 8002f46:	f7fd ff89 	bl	8000e5c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	2224      	movs	r2, #36	; 0x24
 8002f4e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	68da      	ldr	r2, [r3, #12]
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002f60:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002f62:	6878      	ldr	r0, [r7, #4]
 8002f64:	f000 f904 	bl	8003170 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	691a      	ldr	r2, [r3, #16]
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002f76:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	695a      	ldr	r2, [r3, #20]
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002f86:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	68da      	ldr	r2, [r3, #12]
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002f96:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	2200      	movs	r2, #0
 8002f9c:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	2220      	movs	r2, #32
 8002fa2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	2220      	movs	r2, #32
 8002faa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002fae:	2300      	movs	r3, #0
}
 8002fb0:	4618      	mov	r0, r3
 8002fb2:	3708      	adds	r7, #8
 8002fb4:	46bd      	mov	sp, r7
 8002fb6:	bd80      	pop	{r7, pc}

08002fb8 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002fb8:	b580      	push	{r7, lr}
 8002fba:	b08a      	sub	sp, #40	; 0x28
 8002fbc:	af02      	add	r7, sp, #8
 8002fbe:	60f8      	str	r0, [r7, #12]
 8002fc0:	60b9      	str	r1, [r7, #8]
 8002fc2:	603b      	str	r3, [r7, #0]
 8002fc4:	4613      	mov	r3, r2
 8002fc6:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002fc8:	2300      	movs	r3, #0
 8002fca:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002fd2:	b2db      	uxtb	r3, r3
 8002fd4:	2b20      	cmp	r3, #32
 8002fd6:	d17c      	bne.n	80030d2 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8002fd8:	68bb      	ldr	r3, [r7, #8]
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	d002      	beq.n	8002fe4 <HAL_UART_Transmit+0x2c>
 8002fde:	88fb      	ldrh	r3, [r7, #6]
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	d101      	bne.n	8002fe8 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002fe4:	2301      	movs	r3, #1
 8002fe6:	e075      	b.n	80030d4 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8002fe8:	68fb      	ldr	r3, [r7, #12]
 8002fea:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002fee:	2b01      	cmp	r3, #1
 8002ff0:	d101      	bne.n	8002ff6 <HAL_UART_Transmit+0x3e>
 8002ff2:	2302      	movs	r3, #2
 8002ff4:	e06e      	b.n	80030d4 <HAL_UART_Transmit+0x11c>
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	2201      	movs	r2, #1
 8002ffa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002ffe:	68fb      	ldr	r3, [r7, #12]
 8003000:	2200      	movs	r2, #0
 8003002:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	2221      	movs	r2, #33	; 0x21
 8003008:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800300c:	f7fd fff0 	bl	8000ff0 <HAL_GetTick>
 8003010:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	88fa      	ldrh	r2, [r7, #6]
 8003016:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	88fa      	ldrh	r2, [r7, #6]
 800301c:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800301e:	68fb      	ldr	r3, [r7, #12]
 8003020:	689b      	ldr	r3, [r3, #8]
 8003022:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003026:	d108      	bne.n	800303a <HAL_UART_Transmit+0x82>
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	691b      	ldr	r3, [r3, #16]
 800302c:	2b00      	cmp	r3, #0
 800302e:	d104      	bne.n	800303a <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8003030:	2300      	movs	r3, #0
 8003032:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8003034:	68bb      	ldr	r3, [r7, #8]
 8003036:	61bb      	str	r3, [r7, #24]
 8003038:	e003      	b.n	8003042 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 800303a:	68bb      	ldr	r3, [r7, #8]
 800303c:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800303e:	2300      	movs	r3, #0
 8003040:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003042:	68fb      	ldr	r3, [r7, #12]
 8003044:	2200      	movs	r2, #0
 8003046:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 800304a:	e02a      	b.n	80030a2 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800304c:	683b      	ldr	r3, [r7, #0]
 800304e:	9300      	str	r3, [sp, #0]
 8003050:	697b      	ldr	r3, [r7, #20]
 8003052:	2200      	movs	r2, #0
 8003054:	2180      	movs	r1, #128	; 0x80
 8003056:	68f8      	ldr	r0, [r7, #12]
 8003058:	f000 f840 	bl	80030dc <UART_WaitOnFlagUntilTimeout>
 800305c:	4603      	mov	r3, r0
 800305e:	2b00      	cmp	r3, #0
 8003060:	d001      	beq.n	8003066 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8003062:	2303      	movs	r3, #3
 8003064:	e036      	b.n	80030d4 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8003066:	69fb      	ldr	r3, [r7, #28]
 8003068:	2b00      	cmp	r3, #0
 800306a:	d10b      	bne.n	8003084 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800306c:	69bb      	ldr	r3, [r7, #24]
 800306e:	881b      	ldrh	r3, [r3, #0]
 8003070:	461a      	mov	r2, r3
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800307a:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800307c:	69bb      	ldr	r3, [r7, #24]
 800307e:	3302      	adds	r3, #2
 8003080:	61bb      	str	r3, [r7, #24]
 8003082:	e007      	b.n	8003094 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003084:	69fb      	ldr	r3, [r7, #28]
 8003086:	781a      	ldrb	r2, [r3, #0]
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800308e:	69fb      	ldr	r3, [r7, #28]
 8003090:	3301      	adds	r3, #1
 8003092:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003098:	b29b      	uxth	r3, r3
 800309a:	3b01      	subs	r3, #1
 800309c:	b29a      	uxth	r2, r3
 800309e:	68fb      	ldr	r3, [r7, #12]
 80030a0:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80030a2:	68fb      	ldr	r3, [r7, #12]
 80030a4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80030a6:	b29b      	uxth	r3, r3
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	d1cf      	bne.n	800304c <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80030ac:	683b      	ldr	r3, [r7, #0]
 80030ae:	9300      	str	r3, [sp, #0]
 80030b0:	697b      	ldr	r3, [r7, #20]
 80030b2:	2200      	movs	r2, #0
 80030b4:	2140      	movs	r1, #64	; 0x40
 80030b6:	68f8      	ldr	r0, [r7, #12]
 80030b8:	f000 f810 	bl	80030dc <UART_WaitOnFlagUntilTimeout>
 80030bc:	4603      	mov	r3, r0
 80030be:	2b00      	cmp	r3, #0
 80030c0:	d001      	beq.n	80030c6 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80030c2:	2303      	movs	r3, #3
 80030c4:	e006      	b.n	80030d4 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	2220      	movs	r2, #32
 80030ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80030ce:	2300      	movs	r3, #0
 80030d0:	e000      	b.n	80030d4 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80030d2:	2302      	movs	r3, #2
  }
}
 80030d4:	4618      	mov	r0, r3
 80030d6:	3720      	adds	r7, #32
 80030d8:	46bd      	mov	sp, r7
 80030da:	bd80      	pop	{r7, pc}

080030dc <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 80030dc:	b580      	push	{r7, lr}
 80030de:	b084      	sub	sp, #16
 80030e0:	af00      	add	r7, sp, #0
 80030e2:	60f8      	str	r0, [r7, #12]
 80030e4:	60b9      	str	r1, [r7, #8]
 80030e6:	603b      	str	r3, [r7, #0]
 80030e8:	4613      	mov	r3, r2
 80030ea:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80030ec:	e02c      	b.n	8003148 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80030ee:	69bb      	ldr	r3, [r7, #24]
 80030f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80030f4:	d028      	beq.n	8003148 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80030f6:	69bb      	ldr	r3, [r7, #24]
 80030f8:	2b00      	cmp	r3, #0
 80030fa:	d007      	beq.n	800310c <UART_WaitOnFlagUntilTimeout+0x30>
 80030fc:	f7fd ff78 	bl	8000ff0 <HAL_GetTick>
 8003100:	4602      	mov	r2, r0
 8003102:	683b      	ldr	r3, [r7, #0]
 8003104:	1ad3      	subs	r3, r2, r3
 8003106:	69ba      	ldr	r2, [r7, #24]
 8003108:	429a      	cmp	r2, r3
 800310a:	d21d      	bcs.n	8003148 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	68da      	ldr	r2, [r3, #12]
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800311a:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	695a      	ldr	r2, [r3, #20]
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	f022 0201 	bic.w	r2, r2, #1
 800312a:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	2220      	movs	r2, #32
 8003130:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	2220      	movs	r2, #32
 8003138:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	2200      	movs	r2, #0
 8003140:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8003144:	2303      	movs	r3, #3
 8003146:	e00f      	b.n	8003168 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	681a      	ldr	r2, [r3, #0]
 800314e:	68bb      	ldr	r3, [r7, #8]
 8003150:	4013      	ands	r3, r2
 8003152:	68ba      	ldr	r2, [r7, #8]
 8003154:	429a      	cmp	r2, r3
 8003156:	bf0c      	ite	eq
 8003158:	2301      	moveq	r3, #1
 800315a:	2300      	movne	r3, #0
 800315c:	b2db      	uxtb	r3, r3
 800315e:	461a      	mov	r2, r3
 8003160:	79fb      	ldrb	r3, [r7, #7]
 8003162:	429a      	cmp	r2, r3
 8003164:	d0c3      	beq.n	80030ee <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003166:	2300      	movs	r3, #0
}
 8003168:	4618      	mov	r0, r3
 800316a:	3710      	adds	r7, #16
 800316c:	46bd      	mov	sp, r7
 800316e:	bd80      	pop	{r7, pc}

08003170 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003170:	b580      	push	{r7, lr}
 8003172:	b084      	sub	sp, #16
 8003174:	af00      	add	r7, sp, #0
 8003176:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	691b      	ldr	r3, [r3, #16]
 800317e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	68da      	ldr	r2, [r3, #12]
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	430a      	orrs	r2, r1
 800318c:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	689a      	ldr	r2, [r3, #8]
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	691b      	ldr	r3, [r3, #16]
 8003196:	431a      	orrs	r2, r3
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	695b      	ldr	r3, [r3, #20]
 800319c:	4313      	orrs	r3, r2
 800319e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	68db      	ldr	r3, [r3, #12]
 80031a6:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80031aa:	f023 030c 	bic.w	r3, r3, #12
 80031ae:	687a      	ldr	r2, [r7, #4]
 80031b0:	6812      	ldr	r2, [r2, #0]
 80031b2:	68b9      	ldr	r1, [r7, #8]
 80031b4:	430b      	orrs	r3, r1
 80031b6:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	695b      	ldr	r3, [r3, #20]
 80031be:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	699a      	ldr	r2, [r3, #24]
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	430a      	orrs	r2, r1
 80031cc:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	4a2c      	ldr	r2, [pc, #176]	; (8003284 <UART_SetConfig+0x114>)
 80031d4:	4293      	cmp	r3, r2
 80031d6:	d103      	bne.n	80031e0 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80031d8:	f7fe fd88 	bl	8001cec <HAL_RCC_GetPCLK2Freq>
 80031dc:	60f8      	str	r0, [r7, #12]
 80031de:	e002      	b.n	80031e6 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80031e0:	f7fe fd70 	bl	8001cc4 <HAL_RCC_GetPCLK1Freq>
 80031e4:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80031e6:	68fa      	ldr	r2, [r7, #12]
 80031e8:	4613      	mov	r3, r2
 80031ea:	009b      	lsls	r3, r3, #2
 80031ec:	4413      	add	r3, r2
 80031ee:	009a      	lsls	r2, r3, #2
 80031f0:	441a      	add	r2, r3
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	685b      	ldr	r3, [r3, #4]
 80031f6:	009b      	lsls	r3, r3, #2
 80031f8:	fbb2 f3f3 	udiv	r3, r2, r3
 80031fc:	4a22      	ldr	r2, [pc, #136]	; (8003288 <UART_SetConfig+0x118>)
 80031fe:	fba2 2303 	umull	r2, r3, r2, r3
 8003202:	095b      	lsrs	r3, r3, #5
 8003204:	0119      	lsls	r1, r3, #4
 8003206:	68fa      	ldr	r2, [r7, #12]
 8003208:	4613      	mov	r3, r2
 800320a:	009b      	lsls	r3, r3, #2
 800320c:	4413      	add	r3, r2
 800320e:	009a      	lsls	r2, r3, #2
 8003210:	441a      	add	r2, r3
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	685b      	ldr	r3, [r3, #4]
 8003216:	009b      	lsls	r3, r3, #2
 8003218:	fbb2 f2f3 	udiv	r2, r2, r3
 800321c:	4b1a      	ldr	r3, [pc, #104]	; (8003288 <UART_SetConfig+0x118>)
 800321e:	fba3 0302 	umull	r0, r3, r3, r2
 8003222:	095b      	lsrs	r3, r3, #5
 8003224:	2064      	movs	r0, #100	; 0x64
 8003226:	fb00 f303 	mul.w	r3, r0, r3
 800322a:	1ad3      	subs	r3, r2, r3
 800322c:	011b      	lsls	r3, r3, #4
 800322e:	3332      	adds	r3, #50	; 0x32
 8003230:	4a15      	ldr	r2, [pc, #84]	; (8003288 <UART_SetConfig+0x118>)
 8003232:	fba2 2303 	umull	r2, r3, r2, r3
 8003236:	095b      	lsrs	r3, r3, #5
 8003238:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800323c:	4419      	add	r1, r3
 800323e:	68fa      	ldr	r2, [r7, #12]
 8003240:	4613      	mov	r3, r2
 8003242:	009b      	lsls	r3, r3, #2
 8003244:	4413      	add	r3, r2
 8003246:	009a      	lsls	r2, r3, #2
 8003248:	441a      	add	r2, r3
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	685b      	ldr	r3, [r3, #4]
 800324e:	009b      	lsls	r3, r3, #2
 8003250:	fbb2 f2f3 	udiv	r2, r2, r3
 8003254:	4b0c      	ldr	r3, [pc, #48]	; (8003288 <UART_SetConfig+0x118>)
 8003256:	fba3 0302 	umull	r0, r3, r3, r2
 800325a:	095b      	lsrs	r3, r3, #5
 800325c:	2064      	movs	r0, #100	; 0x64
 800325e:	fb00 f303 	mul.w	r3, r0, r3
 8003262:	1ad3      	subs	r3, r2, r3
 8003264:	011b      	lsls	r3, r3, #4
 8003266:	3332      	adds	r3, #50	; 0x32
 8003268:	4a07      	ldr	r2, [pc, #28]	; (8003288 <UART_SetConfig+0x118>)
 800326a:	fba2 2303 	umull	r2, r3, r2, r3
 800326e:	095b      	lsrs	r3, r3, #5
 8003270:	f003 020f 	and.w	r2, r3, #15
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	440a      	add	r2, r1
 800327a:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 800327c:	bf00      	nop
 800327e:	3710      	adds	r7, #16
 8003280:	46bd      	mov	sp, r7
 8003282:	bd80      	pop	{r7, pc}
 8003284:	40013800 	.word	0x40013800
 8003288:	51eb851f 	.word	0x51eb851f

0800328c <__errno>:
 800328c:	4b01      	ldr	r3, [pc, #4]	; (8003294 <__errno+0x8>)
 800328e:	6818      	ldr	r0, [r3, #0]
 8003290:	4770      	bx	lr
 8003292:	bf00      	nop
 8003294:	2000000c 	.word	0x2000000c

08003298 <__libc_init_array>:
 8003298:	b570      	push	{r4, r5, r6, lr}
 800329a:	2500      	movs	r5, #0
 800329c:	4e0c      	ldr	r6, [pc, #48]	; (80032d0 <__libc_init_array+0x38>)
 800329e:	4c0d      	ldr	r4, [pc, #52]	; (80032d4 <__libc_init_array+0x3c>)
 80032a0:	1ba4      	subs	r4, r4, r6
 80032a2:	10a4      	asrs	r4, r4, #2
 80032a4:	42a5      	cmp	r5, r4
 80032a6:	d109      	bne.n	80032bc <__libc_init_array+0x24>
 80032a8:	f000 ff74 	bl	8004194 <_init>
 80032ac:	2500      	movs	r5, #0
 80032ae:	4e0a      	ldr	r6, [pc, #40]	; (80032d8 <__libc_init_array+0x40>)
 80032b0:	4c0a      	ldr	r4, [pc, #40]	; (80032dc <__libc_init_array+0x44>)
 80032b2:	1ba4      	subs	r4, r4, r6
 80032b4:	10a4      	asrs	r4, r4, #2
 80032b6:	42a5      	cmp	r5, r4
 80032b8:	d105      	bne.n	80032c6 <__libc_init_array+0x2e>
 80032ba:	bd70      	pop	{r4, r5, r6, pc}
 80032bc:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80032c0:	4798      	blx	r3
 80032c2:	3501      	adds	r5, #1
 80032c4:	e7ee      	b.n	80032a4 <__libc_init_array+0xc>
 80032c6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80032ca:	4798      	blx	r3
 80032cc:	3501      	adds	r5, #1
 80032ce:	e7f2      	b.n	80032b6 <__libc_init_array+0x1e>
 80032d0:	0800429c 	.word	0x0800429c
 80032d4:	0800429c 	.word	0x0800429c
 80032d8:	0800429c 	.word	0x0800429c
 80032dc:	080042a0 	.word	0x080042a0

080032e0 <memset>:
 80032e0:	4603      	mov	r3, r0
 80032e2:	4402      	add	r2, r0
 80032e4:	4293      	cmp	r3, r2
 80032e6:	d100      	bne.n	80032ea <memset+0xa>
 80032e8:	4770      	bx	lr
 80032ea:	f803 1b01 	strb.w	r1, [r3], #1
 80032ee:	e7f9      	b.n	80032e4 <memset+0x4>

080032f0 <iprintf>:
 80032f0:	b40f      	push	{r0, r1, r2, r3}
 80032f2:	4b0a      	ldr	r3, [pc, #40]	; (800331c <iprintf+0x2c>)
 80032f4:	b513      	push	{r0, r1, r4, lr}
 80032f6:	681c      	ldr	r4, [r3, #0]
 80032f8:	b124      	cbz	r4, 8003304 <iprintf+0x14>
 80032fa:	69a3      	ldr	r3, [r4, #24]
 80032fc:	b913      	cbnz	r3, 8003304 <iprintf+0x14>
 80032fe:	4620      	mov	r0, r4
 8003300:	f000 fa22 	bl	8003748 <__sinit>
 8003304:	ab05      	add	r3, sp, #20
 8003306:	9a04      	ldr	r2, [sp, #16]
 8003308:	68a1      	ldr	r1, [r4, #8]
 800330a:	4620      	mov	r0, r4
 800330c:	9301      	str	r3, [sp, #4]
 800330e:	f000 fbd7 	bl	8003ac0 <_vfiprintf_r>
 8003312:	b002      	add	sp, #8
 8003314:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003318:	b004      	add	sp, #16
 800331a:	4770      	bx	lr
 800331c:	2000000c 	.word	0x2000000c

08003320 <_puts_r>:
 8003320:	b570      	push	{r4, r5, r6, lr}
 8003322:	460e      	mov	r6, r1
 8003324:	4605      	mov	r5, r0
 8003326:	b118      	cbz	r0, 8003330 <_puts_r+0x10>
 8003328:	6983      	ldr	r3, [r0, #24]
 800332a:	b90b      	cbnz	r3, 8003330 <_puts_r+0x10>
 800332c:	f000 fa0c 	bl	8003748 <__sinit>
 8003330:	69ab      	ldr	r3, [r5, #24]
 8003332:	68ac      	ldr	r4, [r5, #8]
 8003334:	b913      	cbnz	r3, 800333c <_puts_r+0x1c>
 8003336:	4628      	mov	r0, r5
 8003338:	f000 fa06 	bl	8003748 <__sinit>
 800333c:	4b23      	ldr	r3, [pc, #140]	; (80033cc <_puts_r+0xac>)
 800333e:	429c      	cmp	r4, r3
 8003340:	d117      	bne.n	8003372 <_puts_r+0x52>
 8003342:	686c      	ldr	r4, [r5, #4]
 8003344:	89a3      	ldrh	r3, [r4, #12]
 8003346:	071b      	lsls	r3, r3, #28
 8003348:	d51d      	bpl.n	8003386 <_puts_r+0x66>
 800334a:	6923      	ldr	r3, [r4, #16]
 800334c:	b1db      	cbz	r3, 8003386 <_puts_r+0x66>
 800334e:	3e01      	subs	r6, #1
 8003350:	68a3      	ldr	r3, [r4, #8]
 8003352:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8003356:	3b01      	subs	r3, #1
 8003358:	60a3      	str	r3, [r4, #8]
 800335a:	b9e9      	cbnz	r1, 8003398 <_puts_r+0x78>
 800335c:	2b00      	cmp	r3, #0
 800335e:	da2e      	bge.n	80033be <_puts_r+0x9e>
 8003360:	4622      	mov	r2, r4
 8003362:	210a      	movs	r1, #10
 8003364:	4628      	mov	r0, r5
 8003366:	f000 f83f 	bl	80033e8 <__swbuf_r>
 800336a:	3001      	adds	r0, #1
 800336c:	d011      	beq.n	8003392 <_puts_r+0x72>
 800336e:	200a      	movs	r0, #10
 8003370:	e011      	b.n	8003396 <_puts_r+0x76>
 8003372:	4b17      	ldr	r3, [pc, #92]	; (80033d0 <_puts_r+0xb0>)
 8003374:	429c      	cmp	r4, r3
 8003376:	d101      	bne.n	800337c <_puts_r+0x5c>
 8003378:	68ac      	ldr	r4, [r5, #8]
 800337a:	e7e3      	b.n	8003344 <_puts_r+0x24>
 800337c:	4b15      	ldr	r3, [pc, #84]	; (80033d4 <_puts_r+0xb4>)
 800337e:	429c      	cmp	r4, r3
 8003380:	bf08      	it	eq
 8003382:	68ec      	ldreq	r4, [r5, #12]
 8003384:	e7de      	b.n	8003344 <_puts_r+0x24>
 8003386:	4621      	mov	r1, r4
 8003388:	4628      	mov	r0, r5
 800338a:	f000 f87f 	bl	800348c <__swsetup_r>
 800338e:	2800      	cmp	r0, #0
 8003390:	d0dd      	beq.n	800334e <_puts_r+0x2e>
 8003392:	f04f 30ff 	mov.w	r0, #4294967295
 8003396:	bd70      	pop	{r4, r5, r6, pc}
 8003398:	2b00      	cmp	r3, #0
 800339a:	da04      	bge.n	80033a6 <_puts_r+0x86>
 800339c:	69a2      	ldr	r2, [r4, #24]
 800339e:	429a      	cmp	r2, r3
 80033a0:	dc06      	bgt.n	80033b0 <_puts_r+0x90>
 80033a2:	290a      	cmp	r1, #10
 80033a4:	d004      	beq.n	80033b0 <_puts_r+0x90>
 80033a6:	6823      	ldr	r3, [r4, #0]
 80033a8:	1c5a      	adds	r2, r3, #1
 80033aa:	6022      	str	r2, [r4, #0]
 80033ac:	7019      	strb	r1, [r3, #0]
 80033ae:	e7cf      	b.n	8003350 <_puts_r+0x30>
 80033b0:	4622      	mov	r2, r4
 80033b2:	4628      	mov	r0, r5
 80033b4:	f000 f818 	bl	80033e8 <__swbuf_r>
 80033b8:	3001      	adds	r0, #1
 80033ba:	d1c9      	bne.n	8003350 <_puts_r+0x30>
 80033bc:	e7e9      	b.n	8003392 <_puts_r+0x72>
 80033be:	200a      	movs	r0, #10
 80033c0:	6823      	ldr	r3, [r4, #0]
 80033c2:	1c5a      	adds	r2, r3, #1
 80033c4:	6022      	str	r2, [r4, #0]
 80033c6:	7018      	strb	r0, [r3, #0]
 80033c8:	e7e5      	b.n	8003396 <_puts_r+0x76>
 80033ca:	bf00      	nop
 80033cc:	08004228 	.word	0x08004228
 80033d0:	08004248 	.word	0x08004248
 80033d4:	08004208 	.word	0x08004208

080033d8 <puts>:
 80033d8:	4b02      	ldr	r3, [pc, #8]	; (80033e4 <puts+0xc>)
 80033da:	4601      	mov	r1, r0
 80033dc:	6818      	ldr	r0, [r3, #0]
 80033de:	f7ff bf9f 	b.w	8003320 <_puts_r>
 80033e2:	bf00      	nop
 80033e4:	2000000c 	.word	0x2000000c

080033e8 <__swbuf_r>:
 80033e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80033ea:	460e      	mov	r6, r1
 80033ec:	4614      	mov	r4, r2
 80033ee:	4605      	mov	r5, r0
 80033f0:	b118      	cbz	r0, 80033fa <__swbuf_r+0x12>
 80033f2:	6983      	ldr	r3, [r0, #24]
 80033f4:	b90b      	cbnz	r3, 80033fa <__swbuf_r+0x12>
 80033f6:	f000 f9a7 	bl	8003748 <__sinit>
 80033fa:	4b21      	ldr	r3, [pc, #132]	; (8003480 <__swbuf_r+0x98>)
 80033fc:	429c      	cmp	r4, r3
 80033fe:	d12a      	bne.n	8003456 <__swbuf_r+0x6e>
 8003400:	686c      	ldr	r4, [r5, #4]
 8003402:	69a3      	ldr	r3, [r4, #24]
 8003404:	60a3      	str	r3, [r4, #8]
 8003406:	89a3      	ldrh	r3, [r4, #12]
 8003408:	071a      	lsls	r2, r3, #28
 800340a:	d52e      	bpl.n	800346a <__swbuf_r+0x82>
 800340c:	6923      	ldr	r3, [r4, #16]
 800340e:	b363      	cbz	r3, 800346a <__swbuf_r+0x82>
 8003410:	6923      	ldr	r3, [r4, #16]
 8003412:	6820      	ldr	r0, [r4, #0]
 8003414:	b2f6      	uxtb	r6, r6
 8003416:	1ac0      	subs	r0, r0, r3
 8003418:	6963      	ldr	r3, [r4, #20]
 800341a:	4637      	mov	r7, r6
 800341c:	4283      	cmp	r3, r0
 800341e:	dc04      	bgt.n	800342a <__swbuf_r+0x42>
 8003420:	4621      	mov	r1, r4
 8003422:	4628      	mov	r0, r5
 8003424:	f000 f926 	bl	8003674 <_fflush_r>
 8003428:	bb28      	cbnz	r0, 8003476 <__swbuf_r+0x8e>
 800342a:	68a3      	ldr	r3, [r4, #8]
 800342c:	3001      	adds	r0, #1
 800342e:	3b01      	subs	r3, #1
 8003430:	60a3      	str	r3, [r4, #8]
 8003432:	6823      	ldr	r3, [r4, #0]
 8003434:	1c5a      	adds	r2, r3, #1
 8003436:	6022      	str	r2, [r4, #0]
 8003438:	701e      	strb	r6, [r3, #0]
 800343a:	6963      	ldr	r3, [r4, #20]
 800343c:	4283      	cmp	r3, r0
 800343e:	d004      	beq.n	800344a <__swbuf_r+0x62>
 8003440:	89a3      	ldrh	r3, [r4, #12]
 8003442:	07db      	lsls	r3, r3, #31
 8003444:	d519      	bpl.n	800347a <__swbuf_r+0x92>
 8003446:	2e0a      	cmp	r6, #10
 8003448:	d117      	bne.n	800347a <__swbuf_r+0x92>
 800344a:	4621      	mov	r1, r4
 800344c:	4628      	mov	r0, r5
 800344e:	f000 f911 	bl	8003674 <_fflush_r>
 8003452:	b190      	cbz	r0, 800347a <__swbuf_r+0x92>
 8003454:	e00f      	b.n	8003476 <__swbuf_r+0x8e>
 8003456:	4b0b      	ldr	r3, [pc, #44]	; (8003484 <__swbuf_r+0x9c>)
 8003458:	429c      	cmp	r4, r3
 800345a:	d101      	bne.n	8003460 <__swbuf_r+0x78>
 800345c:	68ac      	ldr	r4, [r5, #8]
 800345e:	e7d0      	b.n	8003402 <__swbuf_r+0x1a>
 8003460:	4b09      	ldr	r3, [pc, #36]	; (8003488 <__swbuf_r+0xa0>)
 8003462:	429c      	cmp	r4, r3
 8003464:	bf08      	it	eq
 8003466:	68ec      	ldreq	r4, [r5, #12]
 8003468:	e7cb      	b.n	8003402 <__swbuf_r+0x1a>
 800346a:	4621      	mov	r1, r4
 800346c:	4628      	mov	r0, r5
 800346e:	f000 f80d 	bl	800348c <__swsetup_r>
 8003472:	2800      	cmp	r0, #0
 8003474:	d0cc      	beq.n	8003410 <__swbuf_r+0x28>
 8003476:	f04f 37ff 	mov.w	r7, #4294967295
 800347a:	4638      	mov	r0, r7
 800347c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800347e:	bf00      	nop
 8003480:	08004228 	.word	0x08004228
 8003484:	08004248 	.word	0x08004248
 8003488:	08004208 	.word	0x08004208

0800348c <__swsetup_r>:
 800348c:	4b32      	ldr	r3, [pc, #200]	; (8003558 <__swsetup_r+0xcc>)
 800348e:	b570      	push	{r4, r5, r6, lr}
 8003490:	681d      	ldr	r5, [r3, #0]
 8003492:	4606      	mov	r6, r0
 8003494:	460c      	mov	r4, r1
 8003496:	b125      	cbz	r5, 80034a2 <__swsetup_r+0x16>
 8003498:	69ab      	ldr	r3, [r5, #24]
 800349a:	b913      	cbnz	r3, 80034a2 <__swsetup_r+0x16>
 800349c:	4628      	mov	r0, r5
 800349e:	f000 f953 	bl	8003748 <__sinit>
 80034a2:	4b2e      	ldr	r3, [pc, #184]	; (800355c <__swsetup_r+0xd0>)
 80034a4:	429c      	cmp	r4, r3
 80034a6:	d10f      	bne.n	80034c8 <__swsetup_r+0x3c>
 80034a8:	686c      	ldr	r4, [r5, #4]
 80034aa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80034ae:	b29a      	uxth	r2, r3
 80034b0:	0715      	lsls	r5, r2, #28
 80034b2:	d42c      	bmi.n	800350e <__swsetup_r+0x82>
 80034b4:	06d0      	lsls	r0, r2, #27
 80034b6:	d411      	bmi.n	80034dc <__swsetup_r+0x50>
 80034b8:	2209      	movs	r2, #9
 80034ba:	6032      	str	r2, [r6, #0]
 80034bc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80034c0:	81a3      	strh	r3, [r4, #12]
 80034c2:	f04f 30ff 	mov.w	r0, #4294967295
 80034c6:	e03e      	b.n	8003546 <__swsetup_r+0xba>
 80034c8:	4b25      	ldr	r3, [pc, #148]	; (8003560 <__swsetup_r+0xd4>)
 80034ca:	429c      	cmp	r4, r3
 80034cc:	d101      	bne.n	80034d2 <__swsetup_r+0x46>
 80034ce:	68ac      	ldr	r4, [r5, #8]
 80034d0:	e7eb      	b.n	80034aa <__swsetup_r+0x1e>
 80034d2:	4b24      	ldr	r3, [pc, #144]	; (8003564 <__swsetup_r+0xd8>)
 80034d4:	429c      	cmp	r4, r3
 80034d6:	bf08      	it	eq
 80034d8:	68ec      	ldreq	r4, [r5, #12]
 80034da:	e7e6      	b.n	80034aa <__swsetup_r+0x1e>
 80034dc:	0751      	lsls	r1, r2, #29
 80034de:	d512      	bpl.n	8003506 <__swsetup_r+0x7a>
 80034e0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80034e2:	b141      	cbz	r1, 80034f6 <__swsetup_r+0x6a>
 80034e4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80034e8:	4299      	cmp	r1, r3
 80034ea:	d002      	beq.n	80034f2 <__swsetup_r+0x66>
 80034ec:	4630      	mov	r0, r6
 80034ee:	f000 fa19 	bl	8003924 <_free_r>
 80034f2:	2300      	movs	r3, #0
 80034f4:	6363      	str	r3, [r4, #52]	; 0x34
 80034f6:	89a3      	ldrh	r3, [r4, #12]
 80034f8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80034fc:	81a3      	strh	r3, [r4, #12]
 80034fe:	2300      	movs	r3, #0
 8003500:	6063      	str	r3, [r4, #4]
 8003502:	6923      	ldr	r3, [r4, #16]
 8003504:	6023      	str	r3, [r4, #0]
 8003506:	89a3      	ldrh	r3, [r4, #12]
 8003508:	f043 0308 	orr.w	r3, r3, #8
 800350c:	81a3      	strh	r3, [r4, #12]
 800350e:	6923      	ldr	r3, [r4, #16]
 8003510:	b94b      	cbnz	r3, 8003526 <__swsetup_r+0x9a>
 8003512:	89a3      	ldrh	r3, [r4, #12]
 8003514:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8003518:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800351c:	d003      	beq.n	8003526 <__swsetup_r+0x9a>
 800351e:	4621      	mov	r1, r4
 8003520:	4630      	mov	r0, r6
 8003522:	f000 f9bf 	bl	80038a4 <__smakebuf_r>
 8003526:	89a2      	ldrh	r2, [r4, #12]
 8003528:	f012 0301 	ands.w	r3, r2, #1
 800352c:	d00c      	beq.n	8003548 <__swsetup_r+0xbc>
 800352e:	2300      	movs	r3, #0
 8003530:	60a3      	str	r3, [r4, #8]
 8003532:	6963      	ldr	r3, [r4, #20]
 8003534:	425b      	negs	r3, r3
 8003536:	61a3      	str	r3, [r4, #24]
 8003538:	6923      	ldr	r3, [r4, #16]
 800353a:	b953      	cbnz	r3, 8003552 <__swsetup_r+0xc6>
 800353c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003540:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8003544:	d1ba      	bne.n	80034bc <__swsetup_r+0x30>
 8003546:	bd70      	pop	{r4, r5, r6, pc}
 8003548:	0792      	lsls	r2, r2, #30
 800354a:	bf58      	it	pl
 800354c:	6963      	ldrpl	r3, [r4, #20]
 800354e:	60a3      	str	r3, [r4, #8]
 8003550:	e7f2      	b.n	8003538 <__swsetup_r+0xac>
 8003552:	2000      	movs	r0, #0
 8003554:	e7f7      	b.n	8003546 <__swsetup_r+0xba>
 8003556:	bf00      	nop
 8003558:	2000000c 	.word	0x2000000c
 800355c:	08004228 	.word	0x08004228
 8003560:	08004248 	.word	0x08004248
 8003564:	08004208 	.word	0x08004208

08003568 <__sflush_r>:
 8003568:	898a      	ldrh	r2, [r1, #12]
 800356a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800356e:	4605      	mov	r5, r0
 8003570:	0710      	lsls	r0, r2, #28
 8003572:	460c      	mov	r4, r1
 8003574:	d458      	bmi.n	8003628 <__sflush_r+0xc0>
 8003576:	684b      	ldr	r3, [r1, #4]
 8003578:	2b00      	cmp	r3, #0
 800357a:	dc05      	bgt.n	8003588 <__sflush_r+0x20>
 800357c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800357e:	2b00      	cmp	r3, #0
 8003580:	dc02      	bgt.n	8003588 <__sflush_r+0x20>
 8003582:	2000      	movs	r0, #0
 8003584:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003588:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800358a:	2e00      	cmp	r6, #0
 800358c:	d0f9      	beq.n	8003582 <__sflush_r+0x1a>
 800358e:	2300      	movs	r3, #0
 8003590:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8003594:	682f      	ldr	r7, [r5, #0]
 8003596:	6a21      	ldr	r1, [r4, #32]
 8003598:	602b      	str	r3, [r5, #0]
 800359a:	d032      	beq.n	8003602 <__sflush_r+0x9a>
 800359c:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800359e:	89a3      	ldrh	r3, [r4, #12]
 80035a0:	075a      	lsls	r2, r3, #29
 80035a2:	d505      	bpl.n	80035b0 <__sflush_r+0x48>
 80035a4:	6863      	ldr	r3, [r4, #4]
 80035a6:	1ac0      	subs	r0, r0, r3
 80035a8:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80035aa:	b10b      	cbz	r3, 80035b0 <__sflush_r+0x48>
 80035ac:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80035ae:	1ac0      	subs	r0, r0, r3
 80035b0:	2300      	movs	r3, #0
 80035b2:	4602      	mov	r2, r0
 80035b4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80035b6:	6a21      	ldr	r1, [r4, #32]
 80035b8:	4628      	mov	r0, r5
 80035ba:	47b0      	blx	r6
 80035bc:	1c43      	adds	r3, r0, #1
 80035be:	89a3      	ldrh	r3, [r4, #12]
 80035c0:	d106      	bne.n	80035d0 <__sflush_r+0x68>
 80035c2:	6829      	ldr	r1, [r5, #0]
 80035c4:	291d      	cmp	r1, #29
 80035c6:	d848      	bhi.n	800365a <__sflush_r+0xf2>
 80035c8:	4a29      	ldr	r2, [pc, #164]	; (8003670 <__sflush_r+0x108>)
 80035ca:	40ca      	lsrs	r2, r1
 80035cc:	07d6      	lsls	r6, r2, #31
 80035ce:	d544      	bpl.n	800365a <__sflush_r+0xf2>
 80035d0:	2200      	movs	r2, #0
 80035d2:	6062      	str	r2, [r4, #4]
 80035d4:	6922      	ldr	r2, [r4, #16]
 80035d6:	04d9      	lsls	r1, r3, #19
 80035d8:	6022      	str	r2, [r4, #0]
 80035da:	d504      	bpl.n	80035e6 <__sflush_r+0x7e>
 80035dc:	1c42      	adds	r2, r0, #1
 80035de:	d101      	bne.n	80035e4 <__sflush_r+0x7c>
 80035e0:	682b      	ldr	r3, [r5, #0]
 80035e2:	b903      	cbnz	r3, 80035e6 <__sflush_r+0x7e>
 80035e4:	6560      	str	r0, [r4, #84]	; 0x54
 80035e6:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80035e8:	602f      	str	r7, [r5, #0]
 80035ea:	2900      	cmp	r1, #0
 80035ec:	d0c9      	beq.n	8003582 <__sflush_r+0x1a>
 80035ee:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80035f2:	4299      	cmp	r1, r3
 80035f4:	d002      	beq.n	80035fc <__sflush_r+0x94>
 80035f6:	4628      	mov	r0, r5
 80035f8:	f000 f994 	bl	8003924 <_free_r>
 80035fc:	2000      	movs	r0, #0
 80035fe:	6360      	str	r0, [r4, #52]	; 0x34
 8003600:	e7c0      	b.n	8003584 <__sflush_r+0x1c>
 8003602:	2301      	movs	r3, #1
 8003604:	4628      	mov	r0, r5
 8003606:	47b0      	blx	r6
 8003608:	1c41      	adds	r1, r0, #1
 800360a:	d1c8      	bne.n	800359e <__sflush_r+0x36>
 800360c:	682b      	ldr	r3, [r5, #0]
 800360e:	2b00      	cmp	r3, #0
 8003610:	d0c5      	beq.n	800359e <__sflush_r+0x36>
 8003612:	2b1d      	cmp	r3, #29
 8003614:	d001      	beq.n	800361a <__sflush_r+0xb2>
 8003616:	2b16      	cmp	r3, #22
 8003618:	d101      	bne.n	800361e <__sflush_r+0xb6>
 800361a:	602f      	str	r7, [r5, #0]
 800361c:	e7b1      	b.n	8003582 <__sflush_r+0x1a>
 800361e:	89a3      	ldrh	r3, [r4, #12]
 8003620:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003624:	81a3      	strh	r3, [r4, #12]
 8003626:	e7ad      	b.n	8003584 <__sflush_r+0x1c>
 8003628:	690f      	ldr	r7, [r1, #16]
 800362a:	2f00      	cmp	r7, #0
 800362c:	d0a9      	beq.n	8003582 <__sflush_r+0x1a>
 800362e:	0793      	lsls	r3, r2, #30
 8003630:	bf18      	it	ne
 8003632:	2300      	movne	r3, #0
 8003634:	680e      	ldr	r6, [r1, #0]
 8003636:	bf08      	it	eq
 8003638:	694b      	ldreq	r3, [r1, #20]
 800363a:	eba6 0807 	sub.w	r8, r6, r7
 800363e:	600f      	str	r7, [r1, #0]
 8003640:	608b      	str	r3, [r1, #8]
 8003642:	f1b8 0f00 	cmp.w	r8, #0
 8003646:	dd9c      	ble.n	8003582 <__sflush_r+0x1a>
 8003648:	4643      	mov	r3, r8
 800364a:	463a      	mov	r2, r7
 800364c:	6a21      	ldr	r1, [r4, #32]
 800364e:	4628      	mov	r0, r5
 8003650:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8003652:	47b0      	blx	r6
 8003654:	2800      	cmp	r0, #0
 8003656:	dc06      	bgt.n	8003666 <__sflush_r+0xfe>
 8003658:	89a3      	ldrh	r3, [r4, #12]
 800365a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800365e:	81a3      	strh	r3, [r4, #12]
 8003660:	f04f 30ff 	mov.w	r0, #4294967295
 8003664:	e78e      	b.n	8003584 <__sflush_r+0x1c>
 8003666:	4407      	add	r7, r0
 8003668:	eba8 0800 	sub.w	r8, r8, r0
 800366c:	e7e9      	b.n	8003642 <__sflush_r+0xda>
 800366e:	bf00      	nop
 8003670:	20400001 	.word	0x20400001

08003674 <_fflush_r>:
 8003674:	b538      	push	{r3, r4, r5, lr}
 8003676:	690b      	ldr	r3, [r1, #16]
 8003678:	4605      	mov	r5, r0
 800367a:	460c      	mov	r4, r1
 800367c:	b1db      	cbz	r3, 80036b6 <_fflush_r+0x42>
 800367e:	b118      	cbz	r0, 8003688 <_fflush_r+0x14>
 8003680:	6983      	ldr	r3, [r0, #24]
 8003682:	b90b      	cbnz	r3, 8003688 <_fflush_r+0x14>
 8003684:	f000 f860 	bl	8003748 <__sinit>
 8003688:	4b0c      	ldr	r3, [pc, #48]	; (80036bc <_fflush_r+0x48>)
 800368a:	429c      	cmp	r4, r3
 800368c:	d109      	bne.n	80036a2 <_fflush_r+0x2e>
 800368e:	686c      	ldr	r4, [r5, #4]
 8003690:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003694:	b17b      	cbz	r3, 80036b6 <_fflush_r+0x42>
 8003696:	4621      	mov	r1, r4
 8003698:	4628      	mov	r0, r5
 800369a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800369e:	f7ff bf63 	b.w	8003568 <__sflush_r>
 80036a2:	4b07      	ldr	r3, [pc, #28]	; (80036c0 <_fflush_r+0x4c>)
 80036a4:	429c      	cmp	r4, r3
 80036a6:	d101      	bne.n	80036ac <_fflush_r+0x38>
 80036a8:	68ac      	ldr	r4, [r5, #8]
 80036aa:	e7f1      	b.n	8003690 <_fflush_r+0x1c>
 80036ac:	4b05      	ldr	r3, [pc, #20]	; (80036c4 <_fflush_r+0x50>)
 80036ae:	429c      	cmp	r4, r3
 80036b0:	bf08      	it	eq
 80036b2:	68ec      	ldreq	r4, [r5, #12]
 80036b4:	e7ec      	b.n	8003690 <_fflush_r+0x1c>
 80036b6:	2000      	movs	r0, #0
 80036b8:	bd38      	pop	{r3, r4, r5, pc}
 80036ba:	bf00      	nop
 80036bc:	08004228 	.word	0x08004228
 80036c0:	08004248 	.word	0x08004248
 80036c4:	08004208 	.word	0x08004208

080036c8 <std>:
 80036c8:	2300      	movs	r3, #0
 80036ca:	b510      	push	{r4, lr}
 80036cc:	4604      	mov	r4, r0
 80036ce:	e9c0 3300 	strd	r3, r3, [r0]
 80036d2:	6083      	str	r3, [r0, #8]
 80036d4:	8181      	strh	r1, [r0, #12]
 80036d6:	6643      	str	r3, [r0, #100]	; 0x64
 80036d8:	81c2      	strh	r2, [r0, #14]
 80036da:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80036de:	6183      	str	r3, [r0, #24]
 80036e0:	4619      	mov	r1, r3
 80036e2:	2208      	movs	r2, #8
 80036e4:	305c      	adds	r0, #92	; 0x5c
 80036e6:	f7ff fdfb 	bl	80032e0 <memset>
 80036ea:	4b05      	ldr	r3, [pc, #20]	; (8003700 <std+0x38>)
 80036ec:	6224      	str	r4, [r4, #32]
 80036ee:	6263      	str	r3, [r4, #36]	; 0x24
 80036f0:	4b04      	ldr	r3, [pc, #16]	; (8003704 <std+0x3c>)
 80036f2:	62a3      	str	r3, [r4, #40]	; 0x28
 80036f4:	4b04      	ldr	r3, [pc, #16]	; (8003708 <std+0x40>)
 80036f6:	62e3      	str	r3, [r4, #44]	; 0x2c
 80036f8:	4b04      	ldr	r3, [pc, #16]	; (800370c <std+0x44>)
 80036fa:	6323      	str	r3, [r4, #48]	; 0x30
 80036fc:	bd10      	pop	{r4, pc}
 80036fe:	bf00      	nop
 8003700:	0800401d 	.word	0x0800401d
 8003704:	0800403f 	.word	0x0800403f
 8003708:	08004077 	.word	0x08004077
 800370c:	0800409b 	.word	0x0800409b

08003710 <_cleanup_r>:
 8003710:	4901      	ldr	r1, [pc, #4]	; (8003718 <_cleanup_r+0x8>)
 8003712:	f000 b885 	b.w	8003820 <_fwalk_reent>
 8003716:	bf00      	nop
 8003718:	08003675 	.word	0x08003675

0800371c <__sfmoreglue>:
 800371c:	b570      	push	{r4, r5, r6, lr}
 800371e:	2568      	movs	r5, #104	; 0x68
 8003720:	1e4a      	subs	r2, r1, #1
 8003722:	4355      	muls	r5, r2
 8003724:	460e      	mov	r6, r1
 8003726:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800372a:	f000 f947 	bl	80039bc <_malloc_r>
 800372e:	4604      	mov	r4, r0
 8003730:	b140      	cbz	r0, 8003744 <__sfmoreglue+0x28>
 8003732:	2100      	movs	r1, #0
 8003734:	e9c0 1600 	strd	r1, r6, [r0]
 8003738:	300c      	adds	r0, #12
 800373a:	60a0      	str	r0, [r4, #8]
 800373c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8003740:	f7ff fdce 	bl	80032e0 <memset>
 8003744:	4620      	mov	r0, r4
 8003746:	bd70      	pop	{r4, r5, r6, pc}

08003748 <__sinit>:
 8003748:	6983      	ldr	r3, [r0, #24]
 800374a:	b510      	push	{r4, lr}
 800374c:	4604      	mov	r4, r0
 800374e:	bb33      	cbnz	r3, 800379e <__sinit+0x56>
 8003750:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 8003754:	6503      	str	r3, [r0, #80]	; 0x50
 8003756:	4b12      	ldr	r3, [pc, #72]	; (80037a0 <__sinit+0x58>)
 8003758:	4a12      	ldr	r2, [pc, #72]	; (80037a4 <__sinit+0x5c>)
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	6282      	str	r2, [r0, #40]	; 0x28
 800375e:	4298      	cmp	r0, r3
 8003760:	bf04      	itt	eq
 8003762:	2301      	moveq	r3, #1
 8003764:	6183      	streq	r3, [r0, #24]
 8003766:	f000 f81f 	bl	80037a8 <__sfp>
 800376a:	6060      	str	r0, [r4, #4]
 800376c:	4620      	mov	r0, r4
 800376e:	f000 f81b 	bl	80037a8 <__sfp>
 8003772:	60a0      	str	r0, [r4, #8]
 8003774:	4620      	mov	r0, r4
 8003776:	f000 f817 	bl	80037a8 <__sfp>
 800377a:	2200      	movs	r2, #0
 800377c:	60e0      	str	r0, [r4, #12]
 800377e:	2104      	movs	r1, #4
 8003780:	6860      	ldr	r0, [r4, #4]
 8003782:	f7ff ffa1 	bl	80036c8 <std>
 8003786:	2201      	movs	r2, #1
 8003788:	2109      	movs	r1, #9
 800378a:	68a0      	ldr	r0, [r4, #8]
 800378c:	f7ff ff9c 	bl	80036c8 <std>
 8003790:	2202      	movs	r2, #2
 8003792:	2112      	movs	r1, #18
 8003794:	68e0      	ldr	r0, [r4, #12]
 8003796:	f7ff ff97 	bl	80036c8 <std>
 800379a:	2301      	movs	r3, #1
 800379c:	61a3      	str	r3, [r4, #24]
 800379e:	bd10      	pop	{r4, pc}
 80037a0:	08004204 	.word	0x08004204
 80037a4:	08003711 	.word	0x08003711

080037a8 <__sfp>:
 80037a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80037aa:	4b1b      	ldr	r3, [pc, #108]	; (8003818 <__sfp+0x70>)
 80037ac:	4607      	mov	r7, r0
 80037ae:	681e      	ldr	r6, [r3, #0]
 80037b0:	69b3      	ldr	r3, [r6, #24]
 80037b2:	b913      	cbnz	r3, 80037ba <__sfp+0x12>
 80037b4:	4630      	mov	r0, r6
 80037b6:	f7ff ffc7 	bl	8003748 <__sinit>
 80037ba:	3648      	adds	r6, #72	; 0x48
 80037bc:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80037c0:	3b01      	subs	r3, #1
 80037c2:	d503      	bpl.n	80037cc <__sfp+0x24>
 80037c4:	6833      	ldr	r3, [r6, #0]
 80037c6:	b133      	cbz	r3, 80037d6 <__sfp+0x2e>
 80037c8:	6836      	ldr	r6, [r6, #0]
 80037ca:	e7f7      	b.n	80037bc <__sfp+0x14>
 80037cc:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80037d0:	b16d      	cbz	r5, 80037ee <__sfp+0x46>
 80037d2:	3468      	adds	r4, #104	; 0x68
 80037d4:	e7f4      	b.n	80037c0 <__sfp+0x18>
 80037d6:	2104      	movs	r1, #4
 80037d8:	4638      	mov	r0, r7
 80037da:	f7ff ff9f 	bl	800371c <__sfmoreglue>
 80037de:	6030      	str	r0, [r6, #0]
 80037e0:	2800      	cmp	r0, #0
 80037e2:	d1f1      	bne.n	80037c8 <__sfp+0x20>
 80037e4:	230c      	movs	r3, #12
 80037e6:	4604      	mov	r4, r0
 80037e8:	603b      	str	r3, [r7, #0]
 80037ea:	4620      	mov	r0, r4
 80037ec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80037ee:	4b0b      	ldr	r3, [pc, #44]	; (800381c <__sfp+0x74>)
 80037f0:	6665      	str	r5, [r4, #100]	; 0x64
 80037f2:	e9c4 5500 	strd	r5, r5, [r4]
 80037f6:	60a5      	str	r5, [r4, #8]
 80037f8:	e9c4 3503 	strd	r3, r5, [r4, #12]
 80037fc:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8003800:	2208      	movs	r2, #8
 8003802:	4629      	mov	r1, r5
 8003804:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8003808:	f7ff fd6a 	bl	80032e0 <memset>
 800380c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8003810:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8003814:	e7e9      	b.n	80037ea <__sfp+0x42>
 8003816:	bf00      	nop
 8003818:	08004204 	.word	0x08004204
 800381c:	ffff0001 	.word	0xffff0001

08003820 <_fwalk_reent>:
 8003820:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003824:	4680      	mov	r8, r0
 8003826:	4689      	mov	r9, r1
 8003828:	2600      	movs	r6, #0
 800382a:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800382e:	b914      	cbnz	r4, 8003836 <_fwalk_reent+0x16>
 8003830:	4630      	mov	r0, r6
 8003832:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003836:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 800383a:	3f01      	subs	r7, #1
 800383c:	d501      	bpl.n	8003842 <_fwalk_reent+0x22>
 800383e:	6824      	ldr	r4, [r4, #0]
 8003840:	e7f5      	b.n	800382e <_fwalk_reent+0xe>
 8003842:	89ab      	ldrh	r3, [r5, #12]
 8003844:	2b01      	cmp	r3, #1
 8003846:	d907      	bls.n	8003858 <_fwalk_reent+0x38>
 8003848:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800384c:	3301      	adds	r3, #1
 800384e:	d003      	beq.n	8003858 <_fwalk_reent+0x38>
 8003850:	4629      	mov	r1, r5
 8003852:	4640      	mov	r0, r8
 8003854:	47c8      	blx	r9
 8003856:	4306      	orrs	r6, r0
 8003858:	3568      	adds	r5, #104	; 0x68
 800385a:	e7ee      	b.n	800383a <_fwalk_reent+0x1a>

0800385c <__swhatbuf_r>:
 800385c:	b570      	push	{r4, r5, r6, lr}
 800385e:	460e      	mov	r6, r1
 8003860:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003864:	b096      	sub	sp, #88	; 0x58
 8003866:	2900      	cmp	r1, #0
 8003868:	4614      	mov	r4, r2
 800386a:	461d      	mov	r5, r3
 800386c:	da07      	bge.n	800387e <__swhatbuf_r+0x22>
 800386e:	2300      	movs	r3, #0
 8003870:	602b      	str	r3, [r5, #0]
 8003872:	89b3      	ldrh	r3, [r6, #12]
 8003874:	061a      	lsls	r2, r3, #24
 8003876:	d410      	bmi.n	800389a <__swhatbuf_r+0x3e>
 8003878:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800387c:	e00e      	b.n	800389c <__swhatbuf_r+0x40>
 800387e:	466a      	mov	r2, sp
 8003880:	f000 fc32 	bl	80040e8 <_fstat_r>
 8003884:	2800      	cmp	r0, #0
 8003886:	dbf2      	blt.n	800386e <__swhatbuf_r+0x12>
 8003888:	9a01      	ldr	r2, [sp, #4]
 800388a:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800388e:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8003892:	425a      	negs	r2, r3
 8003894:	415a      	adcs	r2, r3
 8003896:	602a      	str	r2, [r5, #0]
 8003898:	e7ee      	b.n	8003878 <__swhatbuf_r+0x1c>
 800389a:	2340      	movs	r3, #64	; 0x40
 800389c:	2000      	movs	r0, #0
 800389e:	6023      	str	r3, [r4, #0]
 80038a0:	b016      	add	sp, #88	; 0x58
 80038a2:	bd70      	pop	{r4, r5, r6, pc}

080038a4 <__smakebuf_r>:
 80038a4:	898b      	ldrh	r3, [r1, #12]
 80038a6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80038a8:	079d      	lsls	r5, r3, #30
 80038aa:	4606      	mov	r6, r0
 80038ac:	460c      	mov	r4, r1
 80038ae:	d507      	bpl.n	80038c0 <__smakebuf_r+0x1c>
 80038b0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80038b4:	6023      	str	r3, [r4, #0]
 80038b6:	6123      	str	r3, [r4, #16]
 80038b8:	2301      	movs	r3, #1
 80038ba:	6163      	str	r3, [r4, #20]
 80038bc:	b002      	add	sp, #8
 80038be:	bd70      	pop	{r4, r5, r6, pc}
 80038c0:	ab01      	add	r3, sp, #4
 80038c2:	466a      	mov	r2, sp
 80038c4:	f7ff ffca 	bl	800385c <__swhatbuf_r>
 80038c8:	9900      	ldr	r1, [sp, #0]
 80038ca:	4605      	mov	r5, r0
 80038cc:	4630      	mov	r0, r6
 80038ce:	f000 f875 	bl	80039bc <_malloc_r>
 80038d2:	b948      	cbnz	r0, 80038e8 <__smakebuf_r+0x44>
 80038d4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80038d8:	059a      	lsls	r2, r3, #22
 80038da:	d4ef      	bmi.n	80038bc <__smakebuf_r+0x18>
 80038dc:	f023 0303 	bic.w	r3, r3, #3
 80038e0:	f043 0302 	orr.w	r3, r3, #2
 80038e4:	81a3      	strh	r3, [r4, #12]
 80038e6:	e7e3      	b.n	80038b0 <__smakebuf_r+0xc>
 80038e8:	4b0d      	ldr	r3, [pc, #52]	; (8003920 <__smakebuf_r+0x7c>)
 80038ea:	62b3      	str	r3, [r6, #40]	; 0x28
 80038ec:	89a3      	ldrh	r3, [r4, #12]
 80038ee:	6020      	str	r0, [r4, #0]
 80038f0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80038f4:	81a3      	strh	r3, [r4, #12]
 80038f6:	9b00      	ldr	r3, [sp, #0]
 80038f8:	6120      	str	r0, [r4, #16]
 80038fa:	6163      	str	r3, [r4, #20]
 80038fc:	9b01      	ldr	r3, [sp, #4]
 80038fe:	b15b      	cbz	r3, 8003918 <__smakebuf_r+0x74>
 8003900:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003904:	4630      	mov	r0, r6
 8003906:	f000 fc01 	bl	800410c <_isatty_r>
 800390a:	b128      	cbz	r0, 8003918 <__smakebuf_r+0x74>
 800390c:	89a3      	ldrh	r3, [r4, #12]
 800390e:	f023 0303 	bic.w	r3, r3, #3
 8003912:	f043 0301 	orr.w	r3, r3, #1
 8003916:	81a3      	strh	r3, [r4, #12]
 8003918:	89a3      	ldrh	r3, [r4, #12]
 800391a:	431d      	orrs	r5, r3
 800391c:	81a5      	strh	r5, [r4, #12]
 800391e:	e7cd      	b.n	80038bc <__smakebuf_r+0x18>
 8003920:	08003711 	.word	0x08003711

08003924 <_free_r>:
 8003924:	b538      	push	{r3, r4, r5, lr}
 8003926:	4605      	mov	r5, r0
 8003928:	2900      	cmp	r1, #0
 800392a:	d043      	beq.n	80039b4 <_free_r+0x90>
 800392c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003930:	1f0c      	subs	r4, r1, #4
 8003932:	2b00      	cmp	r3, #0
 8003934:	bfb8      	it	lt
 8003936:	18e4      	addlt	r4, r4, r3
 8003938:	f000 fc18 	bl	800416c <__malloc_lock>
 800393c:	4a1e      	ldr	r2, [pc, #120]	; (80039b8 <_free_r+0x94>)
 800393e:	6813      	ldr	r3, [r2, #0]
 8003940:	4610      	mov	r0, r2
 8003942:	b933      	cbnz	r3, 8003952 <_free_r+0x2e>
 8003944:	6063      	str	r3, [r4, #4]
 8003946:	6014      	str	r4, [r2, #0]
 8003948:	4628      	mov	r0, r5
 800394a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800394e:	f000 bc0e 	b.w	800416e <__malloc_unlock>
 8003952:	42a3      	cmp	r3, r4
 8003954:	d90b      	bls.n	800396e <_free_r+0x4a>
 8003956:	6821      	ldr	r1, [r4, #0]
 8003958:	1862      	adds	r2, r4, r1
 800395a:	4293      	cmp	r3, r2
 800395c:	bf01      	itttt	eq
 800395e:	681a      	ldreq	r2, [r3, #0]
 8003960:	685b      	ldreq	r3, [r3, #4]
 8003962:	1852      	addeq	r2, r2, r1
 8003964:	6022      	streq	r2, [r4, #0]
 8003966:	6063      	str	r3, [r4, #4]
 8003968:	6004      	str	r4, [r0, #0]
 800396a:	e7ed      	b.n	8003948 <_free_r+0x24>
 800396c:	4613      	mov	r3, r2
 800396e:	685a      	ldr	r2, [r3, #4]
 8003970:	b10a      	cbz	r2, 8003976 <_free_r+0x52>
 8003972:	42a2      	cmp	r2, r4
 8003974:	d9fa      	bls.n	800396c <_free_r+0x48>
 8003976:	6819      	ldr	r1, [r3, #0]
 8003978:	1858      	adds	r0, r3, r1
 800397a:	42a0      	cmp	r0, r4
 800397c:	d10b      	bne.n	8003996 <_free_r+0x72>
 800397e:	6820      	ldr	r0, [r4, #0]
 8003980:	4401      	add	r1, r0
 8003982:	1858      	adds	r0, r3, r1
 8003984:	4282      	cmp	r2, r0
 8003986:	6019      	str	r1, [r3, #0]
 8003988:	d1de      	bne.n	8003948 <_free_r+0x24>
 800398a:	6810      	ldr	r0, [r2, #0]
 800398c:	6852      	ldr	r2, [r2, #4]
 800398e:	4401      	add	r1, r0
 8003990:	6019      	str	r1, [r3, #0]
 8003992:	605a      	str	r2, [r3, #4]
 8003994:	e7d8      	b.n	8003948 <_free_r+0x24>
 8003996:	d902      	bls.n	800399e <_free_r+0x7a>
 8003998:	230c      	movs	r3, #12
 800399a:	602b      	str	r3, [r5, #0]
 800399c:	e7d4      	b.n	8003948 <_free_r+0x24>
 800399e:	6820      	ldr	r0, [r4, #0]
 80039a0:	1821      	adds	r1, r4, r0
 80039a2:	428a      	cmp	r2, r1
 80039a4:	bf01      	itttt	eq
 80039a6:	6811      	ldreq	r1, [r2, #0]
 80039a8:	6852      	ldreq	r2, [r2, #4]
 80039aa:	1809      	addeq	r1, r1, r0
 80039ac:	6021      	streq	r1, [r4, #0]
 80039ae:	6062      	str	r2, [r4, #4]
 80039b0:	605c      	str	r4, [r3, #4]
 80039b2:	e7c9      	b.n	8003948 <_free_r+0x24>
 80039b4:	bd38      	pop	{r3, r4, r5, pc}
 80039b6:	bf00      	nop
 80039b8:	200000a0 	.word	0x200000a0

080039bc <_malloc_r>:
 80039bc:	b570      	push	{r4, r5, r6, lr}
 80039be:	1ccd      	adds	r5, r1, #3
 80039c0:	f025 0503 	bic.w	r5, r5, #3
 80039c4:	3508      	adds	r5, #8
 80039c6:	2d0c      	cmp	r5, #12
 80039c8:	bf38      	it	cc
 80039ca:	250c      	movcc	r5, #12
 80039cc:	2d00      	cmp	r5, #0
 80039ce:	4606      	mov	r6, r0
 80039d0:	db01      	blt.n	80039d6 <_malloc_r+0x1a>
 80039d2:	42a9      	cmp	r1, r5
 80039d4:	d903      	bls.n	80039de <_malloc_r+0x22>
 80039d6:	230c      	movs	r3, #12
 80039d8:	6033      	str	r3, [r6, #0]
 80039da:	2000      	movs	r0, #0
 80039dc:	bd70      	pop	{r4, r5, r6, pc}
 80039de:	f000 fbc5 	bl	800416c <__malloc_lock>
 80039e2:	4a21      	ldr	r2, [pc, #132]	; (8003a68 <_malloc_r+0xac>)
 80039e4:	6814      	ldr	r4, [r2, #0]
 80039e6:	4621      	mov	r1, r4
 80039e8:	b991      	cbnz	r1, 8003a10 <_malloc_r+0x54>
 80039ea:	4c20      	ldr	r4, [pc, #128]	; (8003a6c <_malloc_r+0xb0>)
 80039ec:	6823      	ldr	r3, [r4, #0]
 80039ee:	b91b      	cbnz	r3, 80039f8 <_malloc_r+0x3c>
 80039f0:	4630      	mov	r0, r6
 80039f2:	f000 fb03 	bl	8003ffc <_sbrk_r>
 80039f6:	6020      	str	r0, [r4, #0]
 80039f8:	4629      	mov	r1, r5
 80039fa:	4630      	mov	r0, r6
 80039fc:	f000 fafe 	bl	8003ffc <_sbrk_r>
 8003a00:	1c43      	adds	r3, r0, #1
 8003a02:	d124      	bne.n	8003a4e <_malloc_r+0x92>
 8003a04:	230c      	movs	r3, #12
 8003a06:	4630      	mov	r0, r6
 8003a08:	6033      	str	r3, [r6, #0]
 8003a0a:	f000 fbb0 	bl	800416e <__malloc_unlock>
 8003a0e:	e7e4      	b.n	80039da <_malloc_r+0x1e>
 8003a10:	680b      	ldr	r3, [r1, #0]
 8003a12:	1b5b      	subs	r3, r3, r5
 8003a14:	d418      	bmi.n	8003a48 <_malloc_r+0x8c>
 8003a16:	2b0b      	cmp	r3, #11
 8003a18:	d90f      	bls.n	8003a3a <_malloc_r+0x7e>
 8003a1a:	600b      	str	r3, [r1, #0]
 8003a1c:	18cc      	adds	r4, r1, r3
 8003a1e:	50cd      	str	r5, [r1, r3]
 8003a20:	4630      	mov	r0, r6
 8003a22:	f000 fba4 	bl	800416e <__malloc_unlock>
 8003a26:	f104 000b 	add.w	r0, r4, #11
 8003a2a:	1d23      	adds	r3, r4, #4
 8003a2c:	f020 0007 	bic.w	r0, r0, #7
 8003a30:	1ac3      	subs	r3, r0, r3
 8003a32:	d0d3      	beq.n	80039dc <_malloc_r+0x20>
 8003a34:	425a      	negs	r2, r3
 8003a36:	50e2      	str	r2, [r4, r3]
 8003a38:	e7d0      	b.n	80039dc <_malloc_r+0x20>
 8003a3a:	684b      	ldr	r3, [r1, #4]
 8003a3c:	428c      	cmp	r4, r1
 8003a3e:	bf16      	itet	ne
 8003a40:	6063      	strne	r3, [r4, #4]
 8003a42:	6013      	streq	r3, [r2, #0]
 8003a44:	460c      	movne	r4, r1
 8003a46:	e7eb      	b.n	8003a20 <_malloc_r+0x64>
 8003a48:	460c      	mov	r4, r1
 8003a4a:	6849      	ldr	r1, [r1, #4]
 8003a4c:	e7cc      	b.n	80039e8 <_malloc_r+0x2c>
 8003a4e:	1cc4      	adds	r4, r0, #3
 8003a50:	f024 0403 	bic.w	r4, r4, #3
 8003a54:	42a0      	cmp	r0, r4
 8003a56:	d005      	beq.n	8003a64 <_malloc_r+0xa8>
 8003a58:	1a21      	subs	r1, r4, r0
 8003a5a:	4630      	mov	r0, r6
 8003a5c:	f000 face 	bl	8003ffc <_sbrk_r>
 8003a60:	3001      	adds	r0, #1
 8003a62:	d0cf      	beq.n	8003a04 <_malloc_r+0x48>
 8003a64:	6025      	str	r5, [r4, #0]
 8003a66:	e7db      	b.n	8003a20 <_malloc_r+0x64>
 8003a68:	200000a0 	.word	0x200000a0
 8003a6c:	200000a4 	.word	0x200000a4

08003a70 <__sfputc_r>:
 8003a70:	6893      	ldr	r3, [r2, #8]
 8003a72:	b410      	push	{r4}
 8003a74:	3b01      	subs	r3, #1
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	6093      	str	r3, [r2, #8]
 8003a7a:	da07      	bge.n	8003a8c <__sfputc_r+0x1c>
 8003a7c:	6994      	ldr	r4, [r2, #24]
 8003a7e:	42a3      	cmp	r3, r4
 8003a80:	db01      	blt.n	8003a86 <__sfputc_r+0x16>
 8003a82:	290a      	cmp	r1, #10
 8003a84:	d102      	bne.n	8003a8c <__sfputc_r+0x1c>
 8003a86:	bc10      	pop	{r4}
 8003a88:	f7ff bcae 	b.w	80033e8 <__swbuf_r>
 8003a8c:	6813      	ldr	r3, [r2, #0]
 8003a8e:	1c58      	adds	r0, r3, #1
 8003a90:	6010      	str	r0, [r2, #0]
 8003a92:	7019      	strb	r1, [r3, #0]
 8003a94:	4608      	mov	r0, r1
 8003a96:	bc10      	pop	{r4}
 8003a98:	4770      	bx	lr

08003a9a <__sfputs_r>:
 8003a9a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003a9c:	4606      	mov	r6, r0
 8003a9e:	460f      	mov	r7, r1
 8003aa0:	4614      	mov	r4, r2
 8003aa2:	18d5      	adds	r5, r2, r3
 8003aa4:	42ac      	cmp	r4, r5
 8003aa6:	d101      	bne.n	8003aac <__sfputs_r+0x12>
 8003aa8:	2000      	movs	r0, #0
 8003aaa:	e007      	b.n	8003abc <__sfputs_r+0x22>
 8003aac:	463a      	mov	r2, r7
 8003aae:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003ab2:	4630      	mov	r0, r6
 8003ab4:	f7ff ffdc 	bl	8003a70 <__sfputc_r>
 8003ab8:	1c43      	adds	r3, r0, #1
 8003aba:	d1f3      	bne.n	8003aa4 <__sfputs_r+0xa>
 8003abc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08003ac0 <_vfiprintf_r>:
 8003ac0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003ac4:	460c      	mov	r4, r1
 8003ac6:	b09d      	sub	sp, #116	; 0x74
 8003ac8:	4617      	mov	r7, r2
 8003aca:	461d      	mov	r5, r3
 8003acc:	4606      	mov	r6, r0
 8003ace:	b118      	cbz	r0, 8003ad8 <_vfiprintf_r+0x18>
 8003ad0:	6983      	ldr	r3, [r0, #24]
 8003ad2:	b90b      	cbnz	r3, 8003ad8 <_vfiprintf_r+0x18>
 8003ad4:	f7ff fe38 	bl	8003748 <__sinit>
 8003ad8:	4b7c      	ldr	r3, [pc, #496]	; (8003ccc <_vfiprintf_r+0x20c>)
 8003ada:	429c      	cmp	r4, r3
 8003adc:	d158      	bne.n	8003b90 <_vfiprintf_r+0xd0>
 8003ade:	6874      	ldr	r4, [r6, #4]
 8003ae0:	89a3      	ldrh	r3, [r4, #12]
 8003ae2:	0718      	lsls	r0, r3, #28
 8003ae4:	d55e      	bpl.n	8003ba4 <_vfiprintf_r+0xe4>
 8003ae6:	6923      	ldr	r3, [r4, #16]
 8003ae8:	2b00      	cmp	r3, #0
 8003aea:	d05b      	beq.n	8003ba4 <_vfiprintf_r+0xe4>
 8003aec:	2300      	movs	r3, #0
 8003aee:	9309      	str	r3, [sp, #36]	; 0x24
 8003af0:	2320      	movs	r3, #32
 8003af2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8003af6:	2330      	movs	r3, #48	; 0x30
 8003af8:	f04f 0b01 	mov.w	fp, #1
 8003afc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8003b00:	9503      	str	r5, [sp, #12]
 8003b02:	46b8      	mov	r8, r7
 8003b04:	4645      	mov	r5, r8
 8003b06:	f815 3b01 	ldrb.w	r3, [r5], #1
 8003b0a:	b10b      	cbz	r3, 8003b10 <_vfiprintf_r+0x50>
 8003b0c:	2b25      	cmp	r3, #37	; 0x25
 8003b0e:	d154      	bne.n	8003bba <_vfiprintf_r+0xfa>
 8003b10:	ebb8 0a07 	subs.w	sl, r8, r7
 8003b14:	d00b      	beq.n	8003b2e <_vfiprintf_r+0x6e>
 8003b16:	4653      	mov	r3, sl
 8003b18:	463a      	mov	r2, r7
 8003b1a:	4621      	mov	r1, r4
 8003b1c:	4630      	mov	r0, r6
 8003b1e:	f7ff ffbc 	bl	8003a9a <__sfputs_r>
 8003b22:	3001      	adds	r0, #1
 8003b24:	f000 80c2 	beq.w	8003cac <_vfiprintf_r+0x1ec>
 8003b28:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003b2a:	4453      	add	r3, sl
 8003b2c:	9309      	str	r3, [sp, #36]	; 0x24
 8003b2e:	f898 3000 	ldrb.w	r3, [r8]
 8003b32:	2b00      	cmp	r3, #0
 8003b34:	f000 80ba 	beq.w	8003cac <_vfiprintf_r+0x1ec>
 8003b38:	2300      	movs	r3, #0
 8003b3a:	f04f 32ff 	mov.w	r2, #4294967295
 8003b3e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003b42:	9304      	str	r3, [sp, #16]
 8003b44:	9307      	str	r3, [sp, #28]
 8003b46:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8003b4a:	931a      	str	r3, [sp, #104]	; 0x68
 8003b4c:	46a8      	mov	r8, r5
 8003b4e:	2205      	movs	r2, #5
 8003b50:	f818 1b01 	ldrb.w	r1, [r8], #1
 8003b54:	485e      	ldr	r0, [pc, #376]	; (8003cd0 <_vfiprintf_r+0x210>)
 8003b56:	f000 fafb 	bl	8004150 <memchr>
 8003b5a:	9b04      	ldr	r3, [sp, #16]
 8003b5c:	bb78      	cbnz	r0, 8003bbe <_vfiprintf_r+0xfe>
 8003b5e:	06d9      	lsls	r1, r3, #27
 8003b60:	bf44      	itt	mi
 8003b62:	2220      	movmi	r2, #32
 8003b64:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8003b68:	071a      	lsls	r2, r3, #28
 8003b6a:	bf44      	itt	mi
 8003b6c:	222b      	movmi	r2, #43	; 0x2b
 8003b6e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8003b72:	782a      	ldrb	r2, [r5, #0]
 8003b74:	2a2a      	cmp	r2, #42	; 0x2a
 8003b76:	d02a      	beq.n	8003bce <_vfiprintf_r+0x10e>
 8003b78:	46a8      	mov	r8, r5
 8003b7a:	2000      	movs	r0, #0
 8003b7c:	250a      	movs	r5, #10
 8003b7e:	9a07      	ldr	r2, [sp, #28]
 8003b80:	4641      	mov	r1, r8
 8003b82:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003b86:	3b30      	subs	r3, #48	; 0x30
 8003b88:	2b09      	cmp	r3, #9
 8003b8a:	d969      	bls.n	8003c60 <_vfiprintf_r+0x1a0>
 8003b8c:	b360      	cbz	r0, 8003be8 <_vfiprintf_r+0x128>
 8003b8e:	e024      	b.n	8003bda <_vfiprintf_r+0x11a>
 8003b90:	4b50      	ldr	r3, [pc, #320]	; (8003cd4 <_vfiprintf_r+0x214>)
 8003b92:	429c      	cmp	r4, r3
 8003b94:	d101      	bne.n	8003b9a <_vfiprintf_r+0xda>
 8003b96:	68b4      	ldr	r4, [r6, #8]
 8003b98:	e7a2      	b.n	8003ae0 <_vfiprintf_r+0x20>
 8003b9a:	4b4f      	ldr	r3, [pc, #316]	; (8003cd8 <_vfiprintf_r+0x218>)
 8003b9c:	429c      	cmp	r4, r3
 8003b9e:	bf08      	it	eq
 8003ba0:	68f4      	ldreq	r4, [r6, #12]
 8003ba2:	e79d      	b.n	8003ae0 <_vfiprintf_r+0x20>
 8003ba4:	4621      	mov	r1, r4
 8003ba6:	4630      	mov	r0, r6
 8003ba8:	f7ff fc70 	bl	800348c <__swsetup_r>
 8003bac:	2800      	cmp	r0, #0
 8003bae:	d09d      	beq.n	8003aec <_vfiprintf_r+0x2c>
 8003bb0:	f04f 30ff 	mov.w	r0, #4294967295
 8003bb4:	b01d      	add	sp, #116	; 0x74
 8003bb6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003bba:	46a8      	mov	r8, r5
 8003bbc:	e7a2      	b.n	8003b04 <_vfiprintf_r+0x44>
 8003bbe:	4a44      	ldr	r2, [pc, #272]	; (8003cd0 <_vfiprintf_r+0x210>)
 8003bc0:	4645      	mov	r5, r8
 8003bc2:	1a80      	subs	r0, r0, r2
 8003bc4:	fa0b f000 	lsl.w	r0, fp, r0
 8003bc8:	4318      	orrs	r0, r3
 8003bca:	9004      	str	r0, [sp, #16]
 8003bcc:	e7be      	b.n	8003b4c <_vfiprintf_r+0x8c>
 8003bce:	9a03      	ldr	r2, [sp, #12]
 8003bd0:	1d11      	adds	r1, r2, #4
 8003bd2:	6812      	ldr	r2, [r2, #0]
 8003bd4:	9103      	str	r1, [sp, #12]
 8003bd6:	2a00      	cmp	r2, #0
 8003bd8:	db01      	blt.n	8003bde <_vfiprintf_r+0x11e>
 8003bda:	9207      	str	r2, [sp, #28]
 8003bdc:	e004      	b.n	8003be8 <_vfiprintf_r+0x128>
 8003bde:	4252      	negs	r2, r2
 8003be0:	f043 0302 	orr.w	r3, r3, #2
 8003be4:	9207      	str	r2, [sp, #28]
 8003be6:	9304      	str	r3, [sp, #16]
 8003be8:	f898 3000 	ldrb.w	r3, [r8]
 8003bec:	2b2e      	cmp	r3, #46	; 0x2e
 8003bee:	d10e      	bne.n	8003c0e <_vfiprintf_r+0x14e>
 8003bf0:	f898 3001 	ldrb.w	r3, [r8, #1]
 8003bf4:	2b2a      	cmp	r3, #42	; 0x2a
 8003bf6:	d138      	bne.n	8003c6a <_vfiprintf_r+0x1aa>
 8003bf8:	9b03      	ldr	r3, [sp, #12]
 8003bfa:	f108 0802 	add.w	r8, r8, #2
 8003bfe:	1d1a      	adds	r2, r3, #4
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	9203      	str	r2, [sp, #12]
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	bfb8      	it	lt
 8003c08:	f04f 33ff 	movlt.w	r3, #4294967295
 8003c0c:	9305      	str	r3, [sp, #20]
 8003c0e:	4d33      	ldr	r5, [pc, #204]	; (8003cdc <_vfiprintf_r+0x21c>)
 8003c10:	2203      	movs	r2, #3
 8003c12:	f898 1000 	ldrb.w	r1, [r8]
 8003c16:	4628      	mov	r0, r5
 8003c18:	f000 fa9a 	bl	8004150 <memchr>
 8003c1c:	b140      	cbz	r0, 8003c30 <_vfiprintf_r+0x170>
 8003c1e:	2340      	movs	r3, #64	; 0x40
 8003c20:	1b40      	subs	r0, r0, r5
 8003c22:	fa03 f000 	lsl.w	r0, r3, r0
 8003c26:	9b04      	ldr	r3, [sp, #16]
 8003c28:	f108 0801 	add.w	r8, r8, #1
 8003c2c:	4303      	orrs	r3, r0
 8003c2e:	9304      	str	r3, [sp, #16]
 8003c30:	f898 1000 	ldrb.w	r1, [r8]
 8003c34:	2206      	movs	r2, #6
 8003c36:	482a      	ldr	r0, [pc, #168]	; (8003ce0 <_vfiprintf_r+0x220>)
 8003c38:	f108 0701 	add.w	r7, r8, #1
 8003c3c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8003c40:	f000 fa86 	bl	8004150 <memchr>
 8003c44:	2800      	cmp	r0, #0
 8003c46:	d037      	beq.n	8003cb8 <_vfiprintf_r+0x1f8>
 8003c48:	4b26      	ldr	r3, [pc, #152]	; (8003ce4 <_vfiprintf_r+0x224>)
 8003c4a:	bb1b      	cbnz	r3, 8003c94 <_vfiprintf_r+0x1d4>
 8003c4c:	9b03      	ldr	r3, [sp, #12]
 8003c4e:	3307      	adds	r3, #7
 8003c50:	f023 0307 	bic.w	r3, r3, #7
 8003c54:	3308      	adds	r3, #8
 8003c56:	9303      	str	r3, [sp, #12]
 8003c58:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003c5a:	444b      	add	r3, r9
 8003c5c:	9309      	str	r3, [sp, #36]	; 0x24
 8003c5e:	e750      	b.n	8003b02 <_vfiprintf_r+0x42>
 8003c60:	fb05 3202 	mla	r2, r5, r2, r3
 8003c64:	2001      	movs	r0, #1
 8003c66:	4688      	mov	r8, r1
 8003c68:	e78a      	b.n	8003b80 <_vfiprintf_r+0xc0>
 8003c6a:	2300      	movs	r3, #0
 8003c6c:	250a      	movs	r5, #10
 8003c6e:	4619      	mov	r1, r3
 8003c70:	f108 0801 	add.w	r8, r8, #1
 8003c74:	9305      	str	r3, [sp, #20]
 8003c76:	4640      	mov	r0, r8
 8003c78:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003c7c:	3a30      	subs	r2, #48	; 0x30
 8003c7e:	2a09      	cmp	r2, #9
 8003c80:	d903      	bls.n	8003c8a <_vfiprintf_r+0x1ca>
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d0c3      	beq.n	8003c0e <_vfiprintf_r+0x14e>
 8003c86:	9105      	str	r1, [sp, #20]
 8003c88:	e7c1      	b.n	8003c0e <_vfiprintf_r+0x14e>
 8003c8a:	fb05 2101 	mla	r1, r5, r1, r2
 8003c8e:	2301      	movs	r3, #1
 8003c90:	4680      	mov	r8, r0
 8003c92:	e7f0      	b.n	8003c76 <_vfiprintf_r+0x1b6>
 8003c94:	ab03      	add	r3, sp, #12
 8003c96:	9300      	str	r3, [sp, #0]
 8003c98:	4622      	mov	r2, r4
 8003c9a:	4b13      	ldr	r3, [pc, #76]	; (8003ce8 <_vfiprintf_r+0x228>)
 8003c9c:	a904      	add	r1, sp, #16
 8003c9e:	4630      	mov	r0, r6
 8003ca0:	f3af 8000 	nop.w
 8003ca4:	f1b0 3fff 	cmp.w	r0, #4294967295
 8003ca8:	4681      	mov	r9, r0
 8003caa:	d1d5      	bne.n	8003c58 <_vfiprintf_r+0x198>
 8003cac:	89a3      	ldrh	r3, [r4, #12]
 8003cae:	065b      	lsls	r3, r3, #25
 8003cb0:	f53f af7e 	bmi.w	8003bb0 <_vfiprintf_r+0xf0>
 8003cb4:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003cb6:	e77d      	b.n	8003bb4 <_vfiprintf_r+0xf4>
 8003cb8:	ab03      	add	r3, sp, #12
 8003cba:	9300      	str	r3, [sp, #0]
 8003cbc:	4622      	mov	r2, r4
 8003cbe:	4b0a      	ldr	r3, [pc, #40]	; (8003ce8 <_vfiprintf_r+0x228>)
 8003cc0:	a904      	add	r1, sp, #16
 8003cc2:	4630      	mov	r0, r6
 8003cc4:	f000 f888 	bl	8003dd8 <_printf_i>
 8003cc8:	e7ec      	b.n	8003ca4 <_vfiprintf_r+0x1e4>
 8003cca:	bf00      	nop
 8003ccc:	08004228 	.word	0x08004228
 8003cd0:	08004268 	.word	0x08004268
 8003cd4:	08004248 	.word	0x08004248
 8003cd8:	08004208 	.word	0x08004208
 8003cdc:	0800426e 	.word	0x0800426e
 8003ce0:	08004272 	.word	0x08004272
 8003ce4:	00000000 	.word	0x00000000
 8003ce8:	08003a9b 	.word	0x08003a9b

08003cec <_printf_common>:
 8003cec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003cf0:	4691      	mov	r9, r2
 8003cf2:	461f      	mov	r7, r3
 8003cf4:	688a      	ldr	r2, [r1, #8]
 8003cf6:	690b      	ldr	r3, [r1, #16]
 8003cf8:	4606      	mov	r6, r0
 8003cfa:	4293      	cmp	r3, r2
 8003cfc:	bfb8      	it	lt
 8003cfe:	4613      	movlt	r3, r2
 8003d00:	f8c9 3000 	str.w	r3, [r9]
 8003d04:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003d08:	460c      	mov	r4, r1
 8003d0a:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003d0e:	b112      	cbz	r2, 8003d16 <_printf_common+0x2a>
 8003d10:	3301      	adds	r3, #1
 8003d12:	f8c9 3000 	str.w	r3, [r9]
 8003d16:	6823      	ldr	r3, [r4, #0]
 8003d18:	0699      	lsls	r1, r3, #26
 8003d1a:	bf42      	ittt	mi
 8003d1c:	f8d9 3000 	ldrmi.w	r3, [r9]
 8003d20:	3302      	addmi	r3, #2
 8003d22:	f8c9 3000 	strmi.w	r3, [r9]
 8003d26:	6825      	ldr	r5, [r4, #0]
 8003d28:	f015 0506 	ands.w	r5, r5, #6
 8003d2c:	d107      	bne.n	8003d3e <_printf_common+0x52>
 8003d2e:	f104 0a19 	add.w	sl, r4, #25
 8003d32:	68e3      	ldr	r3, [r4, #12]
 8003d34:	f8d9 2000 	ldr.w	r2, [r9]
 8003d38:	1a9b      	subs	r3, r3, r2
 8003d3a:	42ab      	cmp	r3, r5
 8003d3c:	dc29      	bgt.n	8003d92 <_printf_common+0xa6>
 8003d3e:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8003d42:	6822      	ldr	r2, [r4, #0]
 8003d44:	3300      	adds	r3, #0
 8003d46:	bf18      	it	ne
 8003d48:	2301      	movne	r3, #1
 8003d4a:	0692      	lsls	r2, r2, #26
 8003d4c:	d42e      	bmi.n	8003dac <_printf_common+0xc0>
 8003d4e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003d52:	4639      	mov	r1, r7
 8003d54:	4630      	mov	r0, r6
 8003d56:	47c0      	blx	r8
 8003d58:	3001      	adds	r0, #1
 8003d5a:	d021      	beq.n	8003da0 <_printf_common+0xb4>
 8003d5c:	6823      	ldr	r3, [r4, #0]
 8003d5e:	68e5      	ldr	r5, [r4, #12]
 8003d60:	f003 0306 	and.w	r3, r3, #6
 8003d64:	2b04      	cmp	r3, #4
 8003d66:	bf18      	it	ne
 8003d68:	2500      	movne	r5, #0
 8003d6a:	f8d9 2000 	ldr.w	r2, [r9]
 8003d6e:	f04f 0900 	mov.w	r9, #0
 8003d72:	bf08      	it	eq
 8003d74:	1aad      	subeq	r5, r5, r2
 8003d76:	68a3      	ldr	r3, [r4, #8]
 8003d78:	6922      	ldr	r2, [r4, #16]
 8003d7a:	bf08      	it	eq
 8003d7c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003d80:	4293      	cmp	r3, r2
 8003d82:	bfc4      	itt	gt
 8003d84:	1a9b      	subgt	r3, r3, r2
 8003d86:	18ed      	addgt	r5, r5, r3
 8003d88:	341a      	adds	r4, #26
 8003d8a:	454d      	cmp	r5, r9
 8003d8c:	d11a      	bne.n	8003dc4 <_printf_common+0xd8>
 8003d8e:	2000      	movs	r0, #0
 8003d90:	e008      	b.n	8003da4 <_printf_common+0xb8>
 8003d92:	2301      	movs	r3, #1
 8003d94:	4652      	mov	r2, sl
 8003d96:	4639      	mov	r1, r7
 8003d98:	4630      	mov	r0, r6
 8003d9a:	47c0      	blx	r8
 8003d9c:	3001      	adds	r0, #1
 8003d9e:	d103      	bne.n	8003da8 <_printf_common+0xbc>
 8003da0:	f04f 30ff 	mov.w	r0, #4294967295
 8003da4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003da8:	3501      	adds	r5, #1
 8003daa:	e7c2      	b.n	8003d32 <_printf_common+0x46>
 8003dac:	2030      	movs	r0, #48	; 0x30
 8003dae:	18e1      	adds	r1, r4, r3
 8003db0:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003db4:	1c5a      	adds	r2, r3, #1
 8003db6:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003dba:	4422      	add	r2, r4
 8003dbc:	3302      	adds	r3, #2
 8003dbe:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003dc2:	e7c4      	b.n	8003d4e <_printf_common+0x62>
 8003dc4:	2301      	movs	r3, #1
 8003dc6:	4622      	mov	r2, r4
 8003dc8:	4639      	mov	r1, r7
 8003dca:	4630      	mov	r0, r6
 8003dcc:	47c0      	blx	r8
 8003dce:	3001      	adds	r0, #1
 8003dd0:	d0e6      	beq.n	8003da0 <_printf_common+0xb4>
 8003dd2:	f109 0901 	add.w	r9, r9, #1
 8003dd6:	e7d8      	b.n	8003d8a <_printf_common+0x9e>

08003dd8 <_printf_i>:
 8003dd8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003ddc:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8003de0:	460c      	mov	r4, r1
 8003de2:	7e09      	ldrb	r1, [r1, #24]
 8003de4:	b085      	sub	sp, #20
 8003de6:	296e      	cmp	r1, #110	; 0x6e
 8003de8:	4617      	mov	r7, r2
 8003dea:	4606      	mov	r6, r0
 8003dec:	4698      	mov	r8, r3
 8003dee:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8003df0:	f000 80b3 	beq.w	8003f5a <_printf_i+0x182>
 8003df4:	d822      	bhi.n	8003e3c <_printf_i+0x64>
 8003df6:	2963      	cmp	r1, #99	; 0x63
 8003df8:	d036      	beq.n	8003e68 <_printf_i+0x90>
 8003dfa:	d80a      	bhi.n	8003e12 <_printf_i+0x3a>
 8003dfc:	2900      	cmp	r1, #0
 8003dfe:	f000 80b9 	beq.w	8003f74 <_printf_i+0x19c>
 8003e02:	2958      	cmp	r1, #88	; 0x58
 8003e04:	f000 8083 	beq.w	8003f0e <_printf_i+0x136>
 8003e08:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003e0c:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8003e10:	e032      	b.n	8003e78 <_printf_i+0xa0>
 8003e12:	2964      	cmp	r1, #100	; 0x64
 8003e14:	d001      	beq.n	8003e1a <_printf_i+0x42>
 8003e16:	2969      	cmp	r1, #105	; 0x69
 8003e18:	d1f6      	bne.n	8003e08 <_printf_i+0x30>
 8003e1a:	6820      	ldr	r0, [r4, #0]
 8003e1c:	6813      	ldr	r3, [r2, #0]
 8003e1e:	0605      	lsls	r5, r0, #24
 8003e20:	f103 0104 	add.w	r1, r3, #4
 8003e24:	d52a      	bpl.n	8003e7c <_printf_i+0xa4>
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	6011      	str	r1, [r2, #0]
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	da03      	bge.n	8003e36 <_printf_i+0x5e>
 8003e2e:	222d      	movs	r2, #45	; 0x2d
 8003e30:	425b      	negs	r3, r3
 8003e32:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8003e36:	486f      	ldr	r0, [pc, #444]	; (8003ff4 <_printf_i+0x21c>)
 8003e38:	220a      	movs	r2, #10
 8003e3a:	e039      	b.n	8003eb0 <_printf_i+0xd8>
 8003e3c:	2973      	cmp	r1, #115	; 0x73
 8003e3e:	f000 809d 	beq.w	8003f7c <_printf_i+0x1a4>
 8003e42:	d808      	bhi.n	8003e56 <_printf_i+0x7e>
 8003e44:	296f      	cmp	r1, #111	; 0x6f
 8003e46:	d020      	beq.n	8003e8a <_printf_i+0xb2>
 8003e48:	2970      	cmp	r1, #112	; 0x70
 8003e4a:	d1dd      	bne.n	8003e08 <_printf_i+0x30>
 8003e4c:	6823      	ldr	r3, [r4, #0]
 8003e4e:	f043 0320 	orr.w	r3, r3, #32
 8003e52:	6023      	str	r3, [r4, #0]
 8003e54:	e003      	b.n	8003e5e <_printf_i+0x86>
 8003e56:	2975      	cmp	r1, #117	; 0x75
 8003e58:	d017      	beq.n	8003e8a <_printf_i+0xb2>
 8003e5a:	2978      	cmp	r1, #120	; 0x78
 8003e5c:	d1d4      	bne.n	8003e08 <_printf_i+0x30>
 8003e5e:	2378      	movs	r3, #120	; 0x78
 8003e60:	4865      	ldr	r0, [pc, #404]	; (8003ff8 <_printf_i+0x220>)
 8003e62:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8003e66:	e055      	b.n	8003f14 <_printf_i+0x13c>
 8003e68:	6813      	ldr	r3, [r2, #0]
 8003e6a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003e6e:	1d19      	adds	r1, r3, #4
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	6011      	str	r1, [r2, #0]
 8003e74:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003e78:	2301      	movs	r3, #1
 8003e7a:	e08c      	b.n	8003f96 <_printf_i+0x1be>
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	f010 0f40 	tst.w	r0, #64	; 0x40
 8003e82:	6011      	str	r1, [r2, #0]
 8003e84:	bf18      	it	ne
 8003e86:	b21b      	sxthne	r3, r3
 8003e88:	e7cf      	b.n	8003e2a <_printf_i+0x52>
 8003e8a:	6813      	ldr	r3, [r2, #0]
 8003e8c:	6825      	ldr	r5, [r4, #0]
 8003e8e:	1d18      	adds	r0, r3, #4
 8003e90:	6010      	str	r0, [r2, #0]
 8003e92:	0628      	lsls	r0, r5, #24
 8003e94:	d501      	bpl.n	8003e9a <_printf_i+0xc2>
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	e002      	b.n	8003ea0 <_printf_i+0xc8>
 8003e9a:	0668      	lsls	r0, r5, #25
 8003e9c:	d5fb      	bpl.n	8003e96 <_printf_i+0xbe>
 8003e9e:	881b      	ldrh	r3, [r3, #0]
 8003ea0:	296f      	cmp	r1, #111	; 0x6f
 8003ea2:	bf14      	ite	ne
 8003ea4:	220a      	movne	r2, #10
 8003ea6:	2208      	moveq	r2, #8
 8003ea8:	4852      	ldr	r0, [pc, #328]	; (8003ff4 <_printf_i+0x21c>)
 8003eaa:	2100      	movs	r1, #0
 8003eac:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8003eb0:	6865      	ldr	r5, [r4, #4]
 8003eb2:	2d00      	cmp	r5, #0
 8003eb4:	60a5      	str	r5, [r4, #8]
 8003eb6:	f2c0 8095 	blt.w	8003fe4 <_printf_i+0x20c>
 8003eba:	6821      	ldr	r1, [r4, #0]
 8003ebc:	f021 0104 	bic.w	r1, r1, #4
 8003ec0:	6021      	str	r1, [r4, #0]
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d13d      	bne.n	8003f42 <_printf_i+0x16a>
 8003ec6:	2d00      	cmp	r5, #0
 8003ec8:	f040 808e 	bne.w	8003fe8 <_printf_i+0x210>
 8003ecc:	4665      	mov	r5, ip
 8003ece:	2a08      	cmp	r2, #8
 8003ed0:	d10b      	bne.n	8003eea <_printf_i+0x112>
 8003ed2:	6823      	ldr	r3, [r4, #0]
 8003ed4:	07db      	lsls	r3, r3, #31
 8003ed6:	d508      	bpl.n	8003eea <_printf_i+0x112>
 8003ed8:	6923      	ldr	r3, [r4, #16]
 8003eda:	6862      	ldr	r2, [r4, #4]
 8003edc:	429a      	cmp	r2, r3
 8003ede:	bfde      	ittt	le
 8003ee0:	2330      	movle	r3, #48	; 0x30
 8003ee2:	f805 3c01 	strble.w	r3, [r5, #-1]
 8003ee6:	f105 35ff 	addle.w	r5, r5, #4294967295
 8003eea:	ebac 0305 	sub.w	r3, ip, r5
 8003eee:	6123      	str	r3, [r4, #16]
 8003ef0:	f8cd 8000 	str.w	r8, [sp]
 8003ef4:	463b      	mov	r3, r7
 8003ef6:	aa03      	add	r2, sp, #12
 8003ef8:	4621      	mov	r1, r4
 8003efa:	4630      	mov	r0, r6
 8003efc:	f7ff fef6 	bl	8003cec <_printf_common>
 8003f00:	3001      	adds	r0, #1
 8003f02:	d14d      	bne.n	8003fa0 <_printf_i+0x1c8>
 8003f04:	f04f 30ff 	mov.w	r0, #4294967295
 8003f08:	b005      	add	sp, #20
 8003f0a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8003f0e:	4839      	ldr	r0, [pc, #228]	; (8003ff4 <_printf_i+0x21c>)
 8003f10:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8003f14:	6813      	ldr	r3, [r2, #0]
 8003f16:	6821      	ldr	r1, [r4, #0]
 8003f18:	1d1d      	adds	r5, r3, #4
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	6015      	str	r5, [r2, #0]
 8003f1e:	060a      	lsls	r2, r1, #24
 8003f20:	d50b      	bpl.n	8003f3a <_printf_i+0x162>
 8003f22:	07ca      	lsls	r2, r1, #31
 8003f24:	bf44      	itt	mi
 8003f26:	f041 0120 	orrmi.w	r1, r1, #32
 8003f2a:	6021      	strmi	r1, [r4, #0]
 8003f2c:	b91b      	cbnz	r3, 8003f36 <_printf_i+0x15e>
 8003f2e:	6822      	ldr	r2, [r4, #0]
 8003f30:	f022 0220 	bic.w	r2, r2, #32
 8003f34:	6022      	str	r2, [r4, #0]
 8003f36:	2210      	movs	r2, #16
 8003f38:	e7b7      	b.n	8003eaa <_printf_i+0xd2>
 8003f3a:	064d      	lsls	r5, r1, #25
 8003f3c:	bf48      	it	mi
 8003f3e:	b29b      	uxthmi	r3, r3
 8003f40:	e7ef      	b.n	8003f22 <_printf_i+0x14a>
 8003f42:	4665      	mov	r5, ip
 8003f44:	fbb3 f1f2 	udiv	r1, r3, r2
 8003f48:	fb02 3311 	mls	r3, r2, r1, r3
 8003f4c:	5cc3      	ldrb	r3, [r0, r3]
 8003f4e:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8003f52:	460b      	mov	r3, r1
 8003f54:	2900      	cmp	r1, #0
 8003f56:	d1f5      	bne.n	8003f44 <_printf_i+0x16c>
 8003f58:	e7b9      	b.n	8003ece <_printf_i+0xf6>
 8003f5a:	6813      	ldr	r3, [r2, #0]
 8003f5c:	6825      	ldr	r5, [r4, #0]
 8003f5e:	1d18      	adds	r0, r3, #4
 8003f60:	6961      	ldr	r1, [r4, #20]
 8003f62:	6010      	str	r0, [r2, #0]
 8003f64:	0628      	lsls	r0, r5, #24
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	d501      	bpl.n	8003f6e <_printf_i+0x196>
 8003f6a:	6019      	str	r1, [r3, #0]
 8003f6c:	e002      	b.n	8003f74 <_printf_i+0x19c>
 8003f6e:	066a      	lsls	r2, r5, #25
 8003f70:	d5fb      	bpl.n	8003f6a <_printf_i+0x192>
 8003f72:	8019      	strh	r1, [r3, #0]
 8003f74:	2300      	movs	r3, #0
 8003f76:	4665      	mov	r5, ip
 8003f78:	6123      	str	r3, [r4, #16]
 8003f7a:	e7b9      	b.n	8003ef0 <_printf_i+0x118>
 8003f7c:	6813      	ldr	r3, [r2, #0]
 8003f7e:	1d19      	adds	r1, r3, #4
 8003f80:	6011      	str	r1, [r2, #0]
 8003f82:	681d      	ldr	r5, [r3, #0]
 8003f84:	6862      	ldr	r2, [r4, #4]
 8003f86:	2100      	movs	r1, #0
 8003f88:	4628      	mov	r0, r5
 8003f8a:	f000 f8e1 	bl	8004150 <memchr>
 8003f8e:	b108      	cbz	r0, 8003f94 <_printf_i+0x1bc>
 8003f90:	1b40      	subs	r0, r0, r5
 8003f92:	6060      	str	r0, [r4, #4]
 8003f94:	6863      	ldr	r3, [r4, #4]
 8003f96:	6123      	str	r3, [r4, #16]
 8003f98:	2300      	movs	r3, #0
 8003f9a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003f9e:	e7a7      	b.n	8003ef0 <_printf_i+0x118>
 8003fa0:	6923      	ldr	r3, [r4, #16]
 8003fa2:	462a      	mov	r2, r5
 8003fa4:	4639      	mov	r1, r7
 8003fa6:	4630      	mov	r0, r6
 8003fa8:	47c0      	blx	r8
 8003faa:	3001      	adds	r0, #1
 8003fac:	d0aa      	beq.n	8003f04 <_printf_i+0x12c>
 8003fae:	6823      	ldr	r3, [r4, #0]
 8003fb0:	079b      	lsls	r3, r3, #30
 8003fb2:	d413      	bmi.n	8003fdc <_printf_i+0x204>
 8003fb4:	68e0      	ldr	r0, [r4, #12]
 8003fb6:	9b03      	ldr	r3, [sp, #12]
 8003fb8:	4298      	cmp	r0, r3
 8003fba:	bfb8      	it	lt
 8003fbc:	4618      	movlt	r0, r3
 8003fbe:	e7a3      	b.n	8003f08 <_printf_i+0x130>
 8003fc0:	2301      	movs	r3, #1
 8003fc2:	464a      	mov	r2, r9
 8003fc4:	4639      	mov	r1, r7
 8003fc6:	4630      	mov	r0, r6
 8003fc8:	47c0      	blx	r8
 8003fca:	3001      	adds	r0, #1
 8003fcc:	d09a      	beq.n	8003f04 <_printf_i+0x12c>
 8003fce:	3501      	adds	r5, #1
 8003fd0:	68e3      	ldr	r3, [r4, #12]
 8003fd2:	9a03      	ldr	r2, [sp, #12]
 8003fd4:	1a9b      	subs	r3, r3, r2
 8003fd6:	42ab      	cmp	r3, r5
 8003fd8:	dcf2      	bgt.n	8003fc0 <_printf_i+0x1e8>
 8003fda:	e7eb      	b.n	8003fb4 <_printf_i+0x1dc>
 8003fdc:	2500      	movs	r5, #0
 8003fde:	f104 0919 	add.w	r9, r4, #25
 8003fe2:	e7f5      	b.n	8003fd0 <_printf_i+0x1f8>
 8003fe4:	2b00      	cmp	r3, #0
 8003fe6:	d1ac      	bne.n	8003f42 <_printf_i+0x16a>
 8003fe8:	7803      	ldrb	r3, [r0, #0]
 8003fea:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003fee:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003ff2:	e76c      	b.n	8003ece <_printf_i+0xf6>
 8003ff4:	08004279 	.word	0x08004279
 8003ff8:	0800428a 	.word	0x0800428a

08003ffc <_sbrk_r>:
 8003ffc:	b538      	push	{r3, r4, r5, lr}
 8003ffe:	2300      	movs	r3, #0
 8004000:	4c05      	ldr	r4, [pc, #20]	; (8004018 <_sbrk_r+0x1c>)
 8004002:	4605      	mov	r5, r0
 8004004:	4608      	mov	r0, r1
 8004006:	6023      	str	r3, [r4, #0]
 8004008:	f7fc fd56 	bl	8000ab8 <_sbrk>
 800400c:	1c43      	adds	r3, r0, #1
 800400e:	d102      	bne.n	8004016 <_sbrk_r+0x1a>
 8004010:	6823      	ldr	r3, [r4, #0]
 8004012:	b103      	cbz	r3, 8004016 <_sbrk_r+0x1a>
 8004014:	602b      	str	r3, [r5, #0]
 8004016:	bd38      	pop	{r3, r4, r5, pc}
 8004018:	20000180 	.word	0x20000180

0800401c <__sread>:
 800401c:	b510      	push	{r4, lr}
 800401e:	460c      	mov	r4, r1
 8004020:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004024:	f000 f8a4 	bl	8004170 <_read_r>
 8004028:	2800      	cmp	r0, #0
 800402a:	bfab      	itete	ge
 800402c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800402e:	89a3      	ldrhlt	r3, [r4, #12]
 8004030:	181b      	addge	r3, r3, r0
 8004032:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8004036:	bfac      	ite	ge
 8004038:	6563      	strge	r3, [r4, #84]	; 0x54
 800403a:	81a3      	strhlt	r3, [r4, #12]
 800403c:	bd10      	pop	{r4, pc}

0800403e <__swrite>:
 800403e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004042:	461f      	mov	r7, r3
 8004044:	898b      	ldrh	r3, [r1, #12]
 8004046:	4605      	mov	r5, r0
 8004048:	05db      	lsls	r3, r3, #23
 800404a:	460c      	mov	r4, r1
 800404c:	4616      	mov	r6, r2
 800404e:	d505      	bpl.n	800405c <__swrite+0x1e>
 8004050:	2302      	movs	r3, #2
 8004052:	2200      	movs	r2, #0
 8004054:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004058:	f000 f868 	bl	800412c <_lseek_r>
 800405c:	89a3      	ldrh	r3, [r4, #12]
 800405e:	4632      	mov	r2, r6
 8004060:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004064:	81a3      	strh	r3, [r4, #12]
 8004066:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800406a:	463b      	mov	r3, r7
 800406c:	4628      	mov	r0, r5
 800406e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004072:	f000 b817 	b.w	80040a4 <_write_r>

08004076 <__sseek>:
 8004076:	b510      	push	{r4, lr}
 8004078:	460c      	mov	r4, r1
 800407a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800407e:	f000 f855 	bl	800412c <_lseek_r>
 8004082:	1c43      	adds	r3, r0, #1
 8004084:	89a3      	ldrh	r3, [r4, #12]
 8004086:	bf15      	itete	ne
 8004088:	6560      	strne	r0, [r4, #84]	; 0x54
 800408a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800408e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8004092:	81a3      	strheq	r3, [r4, #12]
 8004094:	bf18      	it	ne
 8004096:	81a3      	strhne	r3, [r4, #12]
 8004098:	bd10      	pop	{r4, pc}

0800409a <__sclose>:
 800409a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800409e:	f000 b813 	b.w	80040c8 <_close_r>
	...

080040a4 <_write_r>:
 80040a4:	b538      	push	{r3, r4, r5, lr}
 80040a6:	4605      	mov	r5, r0
 80040a8:	4608      	mov	r0, r1
 80040aa:	4611      	mov	r1, r2
 80040ac:	2200      	movs	r2, #0
 80040ae:	4c05      	ldr	r4, [pc, #20]	; (80040c4 <_write_r+0x20>)
 80040b0:	6022      	str	r2, [r4, #0]
 80040b2:	461a      	mov	r2, r3
 80040b4:	f7fc fcb3 	bl	8000a1e <_write>
 80040b8:	1c43      	adds	r3, r0, #1
 80040ba:	d102      	bne.n	80040c2 <_write_r+0x1e>
 80040bc:	6823      	ldr	r3, [r4, #0]
 80040be:	b103      	cbz	r3, 80040c2 <_write_r+0x1e>
 80040c0:	602b      	str	r3, [r5, #0]
 80040c2:	bd38      	pop	{r3, r4, r5, pc}
 80040c4:	20000180 	.word	0x20000180

080040c8 <_close_r>:
 80040c8:	b538      	push	{r3, r4, r5, lr}
 80040ca:	2300      	movs	r3, #0
 80040cc:	4c05      	ldr	r4, [pc, #20]	; (80040e4 <_close_r+0x1c>)
 80040ce:	4605      	mov	r5, r0
 80040d0:	4608      	mov	r0, r1
 80040d2:	6023      	str	r3, [r4, #0]
 80040d4:	f7fc fcbf 	bl	8000a56 <_close>
 80040d8:	1c43      	adds	r3, r0, #1
 80040da:	d102      	bne.n	80040e2 <_close_r+0x1a>
 80040dc:	6823      	ldr	r3, [r4, #0]
 80040de:	b103      	cbz	r3, 80040e2 <_close_r+0x1a>
 80040e0:	602b      	str	r3, [r5, #0]
 80040e2:	bd38      	pop	{r3, r4, r5, pc}
 80040e4:	20000180 	.word	0x20000180

080040e8 <_fstat_r>:
 80040e8:	b538      	push	{r3, r4, r5, lr}
 80040ea:	2300      	movs	r3, #0
 80040ec:	4c06      	ldr	r4, [pc, #24]	; (8004108 <_fstat_r+0x20>)
 80040ee:	4605      	mov	r5, r0
 80040f0:	4608      	mov	r0, r1
 80040f2:	4611      	mov	r1, r2
 80040f4:	6023      	str	r3, [r4, #0]
 80040f6:	f7fc fcb9 	bl	8000a6c <_fstat>
 80040fa:	1c43      	adds	r3, r0, #1
 80040fc:	d102      	bne.n	8004104 <_fstat_r+0x1c>
 80040fe:	6823      	ldr	r3, [r4, #0]
 8004100:	b103      	cbz	r3, 8004104 <_fstat_r+0x1c>
 8004102:	602b      	str	r3, [r5, #0]
 8004104:	bd38      	pop	{r3, r4, r5, pc}
 8004106:	bf00      	nop
 8004108:	20000180 	.word	0x20000180

0800410c <_isatty_r>:
 800410c:	b538      	push	{r3, r4, r5, lr}
 800410e:	2300      	movs	r3, #0
 8004110:	4c05      	ldr	r4, [pc, #20]	; (8004128 <_isatty_r+0x1c>)
 8004112:	4605      	mov	r5, r0
 8004114:	4608      	mov	r0, r1
 8004116:	6023      	str	r3, [r4, #0]
 8004118:	f7fc fcb7 	bl	8000a8a <_isatty>
 800411c:	1c43      	adds	r3, r0, #1
 800411e:	d102      	bne.n	8004126 <_isatty_r+0x1a>
 8004120:	6823      	ldr	r3, [r4, #0]
 8004122:	b103      	cbz	r3, 8004126 <_isatty_r+0x1a>
 8004124:	602b      	str	r3, [r5, #0]
 8004126:	bd38      	pop	{r3, r4, r5, pc}
 8004128:	20000180 	.word	0x20000180

0800412c <_lseek_r>:
 800412c:	b538      	push	{r3, r4, r5, lr}
 800412e:	4605      	mov	r5, r0
 8004130:	4608      	mov	r0, r1
 8004132:	4611      	mov	r1, r2
 8004134:	2200      	movs	r2, #0
 8004136:	4c05      	ldr	r4, [pc, #20]	; (800414c <_lseek_r+0x20>)
 8004138:	6022      	str	r2, [r4, #0]
 800413a:	461a      	mov	r2, r3
 800413c:	f7fc fcaf 	bl	8000a9e <_lseek>
 8004140:	1c43      	adds	r3, r0, #1
 8004142:	d102      	bne.n	800414a <_lseek_r+0x1e>
 8004144:	6823      	ldr	r3, [r4, #0]
 8004146:	b103      	cbz	r3, 800414a <_lseek_r+0x1e>
 8004148:	602b      	str	r3, [r5, #0]
 800414a:	bd38      	pop	{r3, r4, r5, pc}
 800414c:	20000180 	.word	0x20000180

08004150 <memchr>:
 8004150:	b510      	push	{r4, lr}
 8004152:	b2c9      	uxtb	r1, r1
 8004154:	4402      	add	r2, r0
 8004156:	4290      	cmp	r0, r2
 8004158:	4603      	mov	r3, r0
 800415a:	d101      	bne.n	8004160 <memchr+0x10>
 800415c:	2300      	movs	r3, #0
 800415e:	e003      	b.n	8004168 <memchr+0x18>
 8004160:	781c      	ldrb	r4, [r3, #0]
 8004162:	3001      	adds	r0, #1
 8004164:	428c      	cmp	r4, r1
 8004166:	d1f6      	bne.n	8004156 <memchr+0x6>
 8004168:	4618      	mov	r0, r3
 800416a:	bd10      	pop	{r4, pc}

0800416c <__malloc_lock>:
 800416c:	4770      	bx	lr

0800416e <__malloc_unlock>:
 800416e:	4770      	bx	lr

08004170 <_read_r>:
 8004170:	b538      	push	{r3, r4, r5, lr}
 8004172:	4605      	mov	r5, r0
 8004174:	4608      	mov	r0, r1
 8004176:	4611      	mov	r1, r2
 8004178:	2200      	movs	r2, #0
 800417a:	4c05      	ldr	r4, [pc, #20]	; (8004190 <_read_r+0x20>)
 800417c:	6022      	str	r2, [r4, #0]
 800417e:	461a      	mov	r2, r3
 8004180:	f7fc fc30 	bl	80009e4 <_read>
 8004184:	1c43      	adds	r3, r0, #1
 8004186:	d102      	bne.n	800418e <_read_r+0x1e>
 8004188:	6823      	ldr	r3, [r4, #0]
 800418a:	b103      	cbz	r3, 800418e <_read_r+0x1e>
 800418c:	602b      	str	r3, [r5, #0]
 800418e:	bd38      	pop	{r3, r4, r5, pc}
 8004190:	20000180 	.word	0x20000180

08004194 <_init>:
 8004194:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004196:	bf00      	nop
 8004198:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800419a:	bc08      	pop	{r3}
 800419c:	469e      	mov	lr, r3
 800419e:	4770      	bx	lr

080041a0 <_fini>:
 80041a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80041a2:	bf00      	nop
 80041a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80041a6:	bc08      	pop	{r3}
 80041a8:	469e      	mov	lr, r3
 80041aa:	4770      	bx	lr
