
l496zg_usb_cdc.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000833c  080001b0  080001b0  000011b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000138  080084ec  080084ec  000094ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008624  08008624  0000a34c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08008624  08008624  00009624  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800862c  0800862c  0000a34c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800862c  0800862c  0000962c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008630  08008630  00009630  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000034c  20000000  08008634  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000e5c  2000034c  08008980  0000a34c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200011a8  08008980  0000b1a8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000a34c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00010dc3  00000000  00000000  0000a37c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003248  00000000  00000000  0001b13f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ed0  00000000  00000000  0001e388  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000b03  00000000  00000000  0001f258  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002a848  00000000  00000000  0001fd5b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000129cc  00000000  00000000  0004a5a3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f4f39  00000000  00000000  0005cf6f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00151ea8  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003ff8  00000000  00000000  00151eec  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005e  00000000  00000000  00155ee4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	@ (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	@ (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	2000034c 	.word	0x2000034c
 80001cc:	00000000 	.word	0x00000000
 80001d0:	080084d4 	.word	0x080084d4

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	@ (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	@ (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	@ (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000350 	.word	0x20000350
 80001ec:	080084d4 	.word	0x080084d4

080001f0 <strlen>:
 80001f0:	4603      	mov	r3, r0
 80001f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001f6:	2a00      	cmp	r2, #0
 80001f8:	d1fb      	bne.n	80001f2 <strlen+0x2>
 80001fa:	1a18      	subs	r0, r3, r0
 80001fc:	3801      	subs	r0, #1
 80001fe:	4770      	bx	lr

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80002a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80002a4:	b0dc      	sub	sp, #368	@ 0x170
 80002a6:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80002a8:	f000 faf5 	bl	8000896 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80002ac:	f000 f912 	bl	80004d4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80002b0:	f000 f974 	bl	800059c <MX_GPIO_Init>
  MX_USB_DEVICE_Init();
 80002b4:	f006 fdc0 	bl	8006e38 <MX_USB_DEVICE_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    if (Flag == 1)
 80002b8:	4b7a      	ldr	r3, [pc, #488]	@ (80004a4 <main+0x204>)
 80002ba:	781b      	ldrb	r3, [r3, #0]
 80002bc:	b2db      	uxtb	r3, r3
 80002be:	2b01      	cmp	r3, #1
 80002c0:	d1fa      	bne.n	80002b8 <main+0x18>

      // 	text = "toggle finish\r\n";   // reassign ได้
      // 	CDC_Transmit_FS((uint8_t *)text, strlen(text));

      // }
      if (strncmp((char *)Buffer, "try_more", 8) == 0)
 80002c2:	4b79      	ldr	r3, [pc, #484]	@ (80004a8 <main+0x208>)
 80002c4:	681b      	ldr	r3, [r3, #0]
 80002c6:	2208      	movs	r2, #8
 80002c8:	4978      	ldr	r1, [pc, #480]	@ (80004ac <main+0x20c>)
 80002ca:	4618      	mov	r0, r3
 80002cc:	f007 fd28 	bl	8007d20 <strncmp>
 80002d0:	4603      	mov	r3, r0
 80002d2:	2b00      	cmp	r3, #0
 80002d4:	f040 80d1 	bne.w	800047a <main+0x1da>
      {
        for (int i = 0; i < 5; i++)
 80002d8:	2300      	movs	r3, #0
 80002da:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
 80002de:	e0c6      	b.n	800046e <main+0x1ce>
        {
          char text[64];
          char timetext[256];
          DWT->CTRL |= 1;
 80002e0:	4b73      	ldr	r3, [pc, #460]	@ (80004b0 <main+0x210>)
 80002e2:	681b      	ldr	r3, [r3, #0]
 80002e4:	4a72      	ldr	r2, [pc, #456]	@ (80004b0 <main+0x210>)
 80002e6:	f043 0301 	orr.w	r3, r3, #1
 80002ea:	6013      	str	r3, [r2, #0]
          sprintf(text, "Iteration %d\r\n", i);
 80002ec:	1d3b      	adds	r3, r7, #4
 80002ee:	f8d7 2164 	ldr.w	r2, [r7, #356]	@ 0x164
 80002f2:	4970      	ldr	r1, [pc, #448]	@ (80004b4 <main+0x214>)
 80002f4:	4618      	mov	r0, r3
 80002f6:	f007 fce9 	bl	8007ccc <siprintf>
          CDC_Transmit_FS((uint8_t *)text, strlen(text));
 80002fa:	1d3b      	adds	r3, r7, #4
 80002fc:	4618      	mov	r0, r3
 80002fe:	f7ff ff77 	bl	80001f0 <strlen>
 8000302:	4603      	mov	r3, r0
 8000304:	b29a      	uxth	r2, r3
 8000306:	1d3b      	adds	r3, r7, #4
 8000308:	4611      	mov	r1, r2
 800030a:	4618      	mov	r0, r3
 800030c:	f006 fe82 	bl	8007014 <CDC_Transmit_FS>
          HAL_Delay(5000);
 8000310:	f241 3088 	movw	r0, #5000	@ 0x1388
 8000314:	f000 fb34 	bl	8000980 <HAL_Delay>

          uint32_t startTick32 = DWT->CYCCNT;
 8000318:	4b65      	ldr	r3, [pc, #404]	@ (80004b0 <main+0x210>)
 800031a:	685b      	ldr	r3, [r3, #4]
 800031c:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
          CDC_Transmit_FS(data32, strlen(data32));
 8000320:	4865      	ldr	r0, [pc, #404]	@ (80004b8 <main+0x218>)
 8000322:	f7ff ff65 	bl	80001f0 <strlen>
 8000326:	4603      	mov	r3, r0
 8000328:	b29b      	uxth	r3, r3
 800032a:	4619      	mov	r1, r3
 800032c:	4862      	ldr	r0, [pc, #392]	@ (80004b8 <main+0x218>)
 800032e:	f006 fe71 	bl	8007014 <CDC_Transmit_FS>
          uint32_t endTick32 = DWT->CYCCNT;
 8000332:	4b5f      	ldr	r3, [pc, #380]	@ (80004b0 <main+0x210>)
 8000334:	685b      	ldr	r3, [r3, #4]
 8000336:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
          HAL_Delay(5000);
 800033a:	f241 3088 	movw	r0, #5000	@ 0x1388
 800033e:	f000 fb1f 	bl	8000980 <HAL_Delay>

          uint32_t startTick64 = DWT->CYCCNT;
 8000342:	4b5b      	ldr	r3, [pc, #364]	@ (80004b0 <main+0x210>)
 8000344:	685b      	ldr	r3, [r3, #4]
 8000346:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
          CDC_Transmit_FS(data64, strlen(data64));
 800034a:	485c      	ldr	r0, [pc, #368]	@ (80004bc <main+0x21c>)
 800034c:	f7ff ff50 	bl	80001f0 <strlen>
 8000350:	4603      	mov	r3, r0
 8000352:	b29b      	uxth	r3, r3
 8000354:	4619      	mov	r1, r3
 8000356:	4859      	ldr	r0, [pc, #356]	@ (80004bc <main+0x21c>)
 8000358:	f006 fe5c 	bl	8007014 <CDC_Transmit_FS>
          uint32_t endTick64 = DWT->CYCCNT;
 800035c:	4b54      	ldr	r3, [pc, #336]	@ (80004b0 <main+0x210>)
 800035e:	685b      	ldr	r3, [r3, #4]
 8000360:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
          HAL_Delay(5000);
 8000364:	f241 3088 	movw	r0, #5000	@ 0x1388
 8000368:	f000 fb0a 	bl	8000980 <HAL_Delay>

          uint32_t startTick128 = DWT->CYCCNT;
 800036c:	4b50      	ldr	r3, [pc, #320]	@ (80004b0 <main+0x210>)
 800036e:	685b      	ldr	r3, [r3, #4]
 8000370:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
          CDC_Transmit_FS(data128, strlen(data128));
 8000374:	4852      	ldr	r0, [pc, #328]	@ (80004c0 <main+0x220>)
 8000376:	f7ff ff3b 	bl	80001f0 <strlen>
 800037a:	4603      	mov	r3, r0
 800037c:	b29b      	uxth	r3, r3
 800037e:	4619      	mov	r1, r3
 8000380:	484f      	ldr	r0, [pc, #316]	@ (80004c0 <main+0x220>)
 8000382:	f006 fe47 	bl	8007014 <CDC_Transmit_FS>
          uint32_t endTick128 = DWT->CYCCNT;
 8000386:	4b4a      	ldr	r3, [pc, #296]	@ (80004b0 <main+0x210>)
 8000388:	685b      	ldr	r3, [r3, #4]
 800038a:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
          HAL_Delay(5000);
 800038e:	f241 3088 	movw	r0, #5000	@ 0x1388
 8000392:	f000 faf5 	bl	8000980 <HAL_Delay>

          uint32_t startTick256 = DWT->CYCCNT;
 8000396:	4b46      	ldr	r3, [pc, #280]	@ (80004b0 <main+0x210>)
 8000398:	685b      	ldr	r3, [r3, #4]
 800039a:	f8c7 3148 	str.w	r3, [r7, #328]	@ 0x148
          CDC_Transmit_FS(data256, strlen(data256));
 800039e:	4849      	ldr	r0, [pc, #292]	@ (80004c4 <main+0x224>)
 80003a0:	f7ff ff26 	bl	80001f0 <strlen>
 80003a4:	4603      	mov	r3, r0
 80003a6:	b29b      	uxth	r3, r3
 80003a8:	4619      	mov	r1, r3
 80003aa:	4846      	ldr	r0, [pc, #280]	@ (80004c4 <main+0x224>)
 80003ac:	f006 fe32 	bl	8007014 <CDC_Transmit_FS>
          uint32_t endTick256 = DWT->CYCCNT;
 80003b0:	4b3f      	ldr	r3, [pc, #252]	@ (80004b0 <main+0x210>)
 80003b2:	685b      	ldr	r3, [r3, #4]
 80003b4:	f8c7 3144 	str.w	r3, [r7, #324]	@ 0x144
          HAL_Delay(5000);
 80003b8:	f241 3088 	movw	r0, #5000	@ 0x1388
 80003bc:	f000 fae0 	bl	8000980 <HAL_Delay>
          sprintf(timetext,
                  "32 bytes time: %lu us\r\n"
                  "64 bytes time: %lu us\r\n"
                  "128 bytes time: %lu us\r\n"
                  "256 bytes time: %lu us\r\n",
                  (endTick32 - startTick32) / (HAL_RCC_GetHCLKFreq() / 1000000),
 80003c0:	f8d7 215c 	ldr.w	r2, [r7, #348]	@ 0x15c
 80003c4:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 80003c8:	1ad4      	subs	r4, r2, r3
 80003ca:	f002 fd89 	bl	8002ee0 <HAL_RCC_GetHCLKFreq>
 80003ce:	4603      	mov	r3, r0
 80003d0:	4a3d      	ldr	r2, [pc, #244]	@ (80004c8 <main+0x228>)
 80003d2:	fba2 2303 	umull	r2, r3, r2, r3
 80003d6:	0c9b      	lsrs	r3, r3, #18
          sprintf(timetext,
 80003d8:	fbb4 f6f3 	udiv	r6, r4, r3
                  (endTick64 - startTick64) / (HAL_RCC_GetHCLKFreq() / 1000000),
 80003dc:	f8d7 2154 	ldr.w	r2, [r7, #340]	@ 0x154
 80003e0:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 80003e4:	1ad4      	subs	r4, r2, r3
 80003e6:	f002 fd7b 	bl	8002ee0 <HAL_RCC_GetHCLKFreq>
 80003ea:	4603      	mov	r3, r0
 80003ec:	4a36      	ldr	r2, [pc, #216]	@ (80004c8 <main+0x228>)
 80003ee:	fba2 2303 	umull	r2, r3, r2, r3
 80003f2:	0c9b      	lsrs	r3, r3, #18
          sprintf(timetext,
 80003f4:	fbb4 f8f3 	udiv	r8, r4, r3
                  (endTick128 - startTick128) / (HAL_RCC_GetHCLKFreq() / 1000000),
 80003f8:	f8d7 214c 	ldr.w	r2, [r7, #332]	@ 0x14c
 80003fc:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 8000400:	1ad4      	subs	r4, r2, r3
 8000402:	f002 fd6d 	bl	8002ee0 <HAL_RCC_GetHCLKFreq>
 8000406:	4603      	mov	r3, r0
 8000408:	4a2f      	ldr	r2, [pc, #188]	@ (80004c8 <main+0x228>)
 800040a:	fba2 2303 	umull	r2, r3, r2, r3
 800040e:	0c9b      	lsrs	r3, r3, #18
          sprintf(timetext,
 8000410:	fbb4 f4f3 	udiv	r4, r4, r3
                  (endTick256 - startTick256) / (HAL_RCC_GetHCLKFreq() / 1000000));
 8000414:	f8d7 2144 	ldr.w	r2, [r7, #324]	@ 0x144
 8000418:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 800041c:	1ad5      	subs	r5, r2, r3
 800041e:	f002 fd5f 	bl	8002ee0 <HAL_RCC_GetHCLKFreq>
 8000422:	4603      	mov	r3, r0
 8000424:	4a28      	ldr	r2, [pc, #160]	@ (80004c8 <main+0x228>)
 8000426:	fba2 2303 	umull	r2, r3, r2, r3
 800042a:	0c9b      	lsrs	r3, r3, #18
          sprintf(timetext,
 800042c:	fbb5 f3f3 	udiv	r3, r5, r3
 8000430:	f107 0044 	add.w	r0, r7, #68	@ 0x44
 8000434:	9301      	str	r3, [sp, #4]
 8000436:	9400      	str	r4, [sp, #0]
 8000438:	4643      	mov	r3, r8
 800043a:	4632      	mov	r2, r6
 800043c:	4923      	ldr	r1, [pc, #140]	@ (80004cc <main+0x22c>)
 800043e:	f007 fc45 	bl	8007ccc <siprintf>
          CDC_Transmit_FS((uint8_t *)timetext, strlen(timetext));
 8000442:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8000446:	4618      	mov	r0, r3
 8000448:	f7ff fed2 	bl	80001f0 <strlen>
 800044c:	4603      	mov	r3, r0
 800044e:	b29a      	uxth	r2, r3
 8000450:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8000454:	4611      	mov	r1, r2
 8000456:	4618      	mov	r0, r3
 8000458:	f006 fddc 	bl	8007014 <CDC_Transmit_FS>
          HAL_Delay(5000);
 800045c:	f241 3088 	movw	r0, #5000	@ 0x1388
 8000460:	f000 fa8e 	bl	8000980 <HAL_Delay>
        for (int i = 0; i < 5; i++)
 8000464:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
 8000468:	3301      	adds	r3, #1
 800046a:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
 800046e:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
 8000472:	2b04      	cmp	r3, #4
 8000474:	f77f af34 	ble.w	80002e0 <main+0x40>
 8000478:	e008      	b.n	800048c <main+0x1ec>
        }
      }
      else
      {
        CDC_Transmit_FS(Buffer, Buflen);
 800047a:	4b0b      	ldr	r3, [pc, #44]	@ (80004a8 <main+0x208>)
 800047c:	681b      	ldr	r3, [r3, #0]
 800047e:	4a14      	ldr	r2, [pc, #80]	@ (80004d0 <main+0x230>)
 8000480:	6812      	ldr	r2, [r2, #0]
 8000482:	b292      	uxth	r2, r2
 8000484:	4611      	mov	r1, r2
 8000486:	4618      	mov	r0, r3
 8000488:	f006 fdc4 	bl	8007014 <CDC_Transmit_FS>
      }
      Buflen = 0;
 800048c:	4b10      	ldr	r3, [pc, #64]	@ (80004d0 <main+0x230>)
 800048e:	2200      	movs	r2, #0
 8000490:	601a      	str	r2, [r3, #0]
      Flag = 0;
 8000492:	4b04      	ldr	r3, [pc, #16]	@ (80004a4 <main+0x204>)
 8000494:	2200      	movs	r2, #0
 8000496:	701a      	strb	r2, [r3, #0]
      HAL_Delay(1000);
 8000498:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800049c:	f000 fa70 	bl	8000980 <HAL_Delay>
    if (Flag == 1)
 80004a0:	e70a      	b.n	80002b8 <main+0x18>
 80004a2:	bf00      	nop
 80004a4:	20000370 	.word	0x20000370
 80004a8:	20000368 	.word	0x20000368
 80004ac:	080084ec 	.word	0x080084ec
 80004b0:	e0001000 	.word	0xe0001000
 80004b4:	080084f8 	.word	0x080084f8
 80004b8:	20000000 	.word	0x20000000
 80004bc:	20000024 	.word	0x20000024
 80004c0:	20000068 	.word	0x20000068
 80004c4:	200000ec 	.word	0x200000ec
 80004c8:	431bde83 	.word	0x431bde83
 80004cc:	08008508 	.word	0x08008508
 80004d0:	2000036c 	.word	0x2000036c

080004d4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80004d4:	b580      	push	{r7, lr}
 80004d6:	b096      	sub	sp, #88	@ 0x58
 80004d8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80004da:	f107 0314 	add.w	r3, r7, #20
 80004de:	2244      	movs	r2, #68	@ 0x44
 80004e0:	2100      	movs	r1, #0
 80004e2:	4618      	mov	r0, r3
 80004e4:	f007 fc14 	bl	8007d10 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80004e8:	463b      	mov	r3, r7
 80004ea:	2200      	movs	r2, #0
 80004ec:	601a      	str	r2, [r3, #0]
 80004ee:	605a      	str	r2, [r3, #4]
 80004f0:	609a      	str	r2, [r3, #8]
 80004f2:	60da      	str	r2, [r3, #12]
 80004f4:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80004f6:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80004fa:	f001 fed5 	bl	80022a8 <HAL_PWREx_ControlVoltageScaling>
 80004fe:	4603      	mov	r3, r0
 8000500:	2b00      	cmp	r3, #0
 8000502:	d001      	beq.n	8000508 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000504:	f000 f8f2 	bl	80006ec <Error_Handler>
  }

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8000508:	f001 feb0 	bl	800226c <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 800050c:	4b22      	ldr	r3, [pc, #136]	@ (8000598 <SystemClock_Config+0xc4>)
 800050e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8000512:	4a21      	ldr	r2, [pc, #132]	@ (8000598 <SystemClock_Config+0xc4>)
 8000514:	f023 0318 	bic.w	r3, r3, #24
 8000518:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 800051c:	2314      	movs	r3, #20
 800051e:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8000520:	2301      	movs	r3, #1
 8000522:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000524:	2301      	movs	r3, #1
 8000526:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000528:	2300      	movs	r3, #0
 800052a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 800052c:	2360      	movs	r3, #96	@ 0x60
 800052e:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000530:	2302      	movs	r3, #2
 8000532:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8000534:	2301      	movs	r3, #1
 8000536:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000538:	2301      	movs	r3, #1
 800053a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 71;
 800053c:	2347      	movs	r3, #71	@ 0x47
 800053e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000540:	2302      	movs	r3, #2
 8000542:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000544:	2302      	movs	r3, #2
 8000546:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV6;
 8000548:	2306      	movs	r3, #6
 800054a:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800054c:	f107 0314 	add.w	r3, r7, #20
 8000550:	4618      	mov	r0, r3
 8000552:	f001 ff1f 	bl	8002394 <HAL_RCC_OscConfig>
 8000556:	4603      	mov	r3, r0
 8000558:	2b00      	cmp	r3, #0
 800055a:	d001      	beq.n	8000560 <SystemClock_Config+0x8c>
  {
    Error_Handler();
 800055c:	f000 f8c6 	bl	80006ec <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000560:	230f      	movs	r3, #15
 8000562:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000564:	2303      	movs	r3, #3
 8000566:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000568:	2300      	movs	r3, #0
 800056a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800056c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000570:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000572:	2300      	movs	r3, #0
 8000574:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000576:	463b      	mov	r3, r7
 8000578:	2102      	movs	r1, #2
 800057a:	4618      	mov	r0, r3
 800057c:	f002 fb24 	bl	8002bc8 <HAL_RCC_ClockConfig>
 8000580:	4603      	mov	r3, r0
 8000582:	2b00      	cmp	r3, #0
 8000584:	d001      	beq.n	800058a <SystemClock_Config+0xb6>
  {
    Error_Handler();
 8000586:	f000 f8b1 	bl	80006ec <Error_Handler>
  }

  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 800058a:	f003 f811 	bl	80035b0 <HAL_RCCEx_EnableMSIPLLMode>
}
 800058e:	bf00      	nop
 8000590:	3758      	adds	r7, #88	@ 0x58
 8000592:	46bd      	mov	sp, r7
 8000594:	bd80      	pop	{r7, pc}
 8000596:	bf00      	nop
 8000598:	40021000 	.word	0x40021000

0800059c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800059c:	b580      	push	{r7, lr}
 800059e:	b08a      	sub	sp, #40	@ 0x28
 80005a0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005a2:	f107 0314 	add.w	r3, r7, #20
 80005a6:	2200      	movs	r2, #0
 80005a8:	601a      	str	r2, [r3, #0]
 80005aa:	605a      	str	r2, [r3, #4]
 80005ac:	609a      	str	r2, [r3, #8]
 80005ae:	60da      	str	r2, [r3, #12]
 80005b0:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80005b2:	4b4a      	ldr	r3, [pc, #296]	@ (80006dc <MX_GPIO_Init+0x140>)
 80005b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80005b6:	4a49      	ldr	r2, [pc, #292]	@ (80006dc <MX_GPIO_Init+0x140>)
 80005b8:	f043 0304 	orr.w	r3, r3, #4
 80005bc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80005be:	4b47      	ldr	r3, [pc, #284]	@ (80006dc <MX_GPIO_Init+0x140>)
 80005c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80005c2:	f003 0304 	and.w	r3, r3, #4
 80005c6:	613b      	str	r3, [r7, #16]
 80005c8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80005ca:	4b44      	ldr	r3, [pc, #272]	@ (80006dc <MX_GPIO_Init+0x140>)
 80005cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80005ce:	4a43      	ldr	r2, [pc, #268]	@ (80006dc <MX_GPIO_Init+0x140>)
 80005d0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80005d4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80005d6:	4b41      	ldr	r3, [pc, #260]	@ (80006dc <MX_GPIO_Init+0x140>)
 80005d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80005da:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80005de:	60fb      	str	r3, [r7, #12]
 80005e0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80005e2:	4b3e      	ldr	r3, [pc, #248]	@ (80006dc <MX_GPIO_Init+0x140>)
 80005e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80005e6:	4a3d      	ldr	r2, [pc, #244]	@ (80006dc <MX_GPIO_Init+0x140>)
 80005e8:	f043 0302 	orr.w	r3, r3, #2
 80005ec:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80005ee:	4b3b      	ldr	r3, [pc, #236]	@ (80006dc <MX_GPIO_Init+0x140>)
 80005f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80005f2:	f003 0302 	and.w	r3, r3, #2
 80005f6:	60bb      	str	r3, [r7, #8]
 80005f8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80005fa:	4b38      	ldr	r3, [pc, #224]	@ (80006dc <MX_GPIO_Init+0x140>)
 80005fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80005fe:	4a37      	ldr	r2, [pc, #220]	@ (80006dc <MX_GPIO_Init+0x140>)
 8000600:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000604:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000606:	4b35      	ldr	r3, [pc, #212]	@ (80006dc <MX_GPIO_Init+0x140>)
 8000608:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800060a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800060e:	607b      	str	r3, [r7, #4]
 8000610:	687b      	ldr	r3, [r7, #4]
  HAL_PWREx_EnableVddIO2();
 8000612:	f001 feaf 	bl	8002374 <HAL_PWREx_EnableVddIO2>
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000616:	4b31      	ldr	r3, [pc, #196]	@ (80006dc <MX_GPIO_Init+0x140>)
 8000618:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800061a:	4a30      	ldr	r2, [pc, #192]	@ (80006dc <MX_GPIO_Init+0x140>)
 800061c:	f043 0301 	orr.w	r3, r3, #1
 8000620:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000622:	4b2e      	ldr	r3, [pc, #184]	@ (80006dc <MX_GPIO_Init+0x140>)
 8000624:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000626:	f003 0301 	and.w	r3, r3, #1
 800062a:	603b      	str	r3, [r7, #0]
 800062c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 800062e:	2200      	movs	r2, #0
 8000630:	f44f 4181 	mov.w	r1, #16512	@ 0x4080
 8000634:	482a      	ldr	r0, [pc, #168]	@ (80006e0 <MX_GPIO_Init+0x144>)
 8000636:	f000 fc6b 	bl	8000f10 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 800063a:	2200      	movs	r2, #0
 800063c:	2140      	movs	r1, #64	@ 0x40
 800063e:	4829      	ldr	r0, [pc, #164]	@ (80006e4 <MX_GPIO_Init+0x148>)
 8000640:	f000 fc66 	bl	8000f10 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000644:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000648:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800064a:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800064e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000650:	2300      	movs	r3, #0
 8000652:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000654:	f107 0314 	add.w	r3, r7, #20
 8000658:	4619      	mov	r1, r3
 800065a:	4823      	ldr	r0, [pc, #140]	@ (80006e8 <MX_GPIO_Init+0x14c>)
 800065c:	f000 fac6 	bl	8000bec <HAL_GPIO_Init>

  /*Configure GPIO pins : LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD3_Pin|LD2_Pin;
 8000660:	f44f 4381 	mov.w	r3, #16512	@ 0x4080
 8000664:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000666:	2301      	movs	r3, #1
 8000668:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800066a:	2300      	movs	r3, #0
 800066c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800066e:	2300      	movs	r3, #0
 8000670:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000672:	f107 0314 	add.w	r3, r7, #20
 8000676:	4619      	mov	r1, r3
 8000678:	4819      	ldr	r0, [pc, #100]	@ (80006e0 <MX_GPIO_Init+0x144>)
 800067a:	f000 fab7 	bl	8000bec <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 800067e:	2320      	movs	r3, #32
 8000680:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000682:	2300      	movs	r3, #0
 8000684:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000686:	2300      	movs	r3, #0
 8000688:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 800068a:	f107 0314 	add.w	r3, r7, #20
 800068e:	4619      	mov	r1, r3
 8000690:	4814      	ldr	r0, [pc, #80]	@ (80006e4 <MX_GPIO_Init+0x148>)
 8000692:	f000 faab 	bl	8000bec <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8000696:	2340      	movs	r3, #64	@ 0x40
 8000698:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800069a:	2301      	movs	r3, #1
 800069c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800069e:	2300      	movs	r3, #0
 80006a0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006a2:	2300      	movs	r3, #0
 80006a4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 80006a6:	f107 0314 	add.w	r3, r7, #20
 80006aa:	4619      	mov	r1, r3
 80006ac:	480d      	ldr	r0, [pc, #52]	@ (80006e4 <MX_GPIO_Init+0x148>)
 80006ae:	f000 fa9d 	bl	8000bec <HAL_GPIO_Init>

  /*Configure GPIO pins : STLK_RX_Pin STLK_TX_Pin */
  GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 80006b2:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 80006b6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80006b8:	2302      	movs	r3, #2
 80006ba:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006bc:	2300      	movs	r3, #0
 80006be:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80006c0:	2303      	movs	r3, #3
 80006c2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 80006c4:	2308      	movs	r3, #8
 80006c6:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80006c8:	f107 0314 	add.w	r3, r7, #20
 80006cc:	4619      	mov	r1, r3
 80006ce:	4805      	ldr	r0, [pc, #20]	@ (80006e4 <MX_GPIO_Init+0x148>)
 80006d0:	f000 fa8c 	bl	8000bec <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80006d4:	bf00      	nop
 80006d6:	3728      	adds	r7, #40	@ 0x28
 80006d8:	46bd      	mov	sp, r7
 80006da:	bd80      	pop	{r7, pc}
 80006dc:	40021000 	.word	0x40021000
 80006e0:	48000400 	.word	0x48000400
 80006e4:	48001800 	.word	0x48001800
 80006e8:	48000800 	.word	0x48000800

080006ec <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80006ec:	b480      	push	{r7}
 80006ee:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80006f0:	b672      	cpsid	i
}
 80006f2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80006f4:	bf00      	nop
 80006f6:	e7fd      	b.n	80006f4 <Error_Handler+0x8>

080006f8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80006f8:	b480      	push	{r7}
 80006fa:	b083      	sub	sp, #12
 80006fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80006fe:	4b0f      	ldr	r3, [pc, #60]	@ (800073c <HAL_MspInit+0x44>)
 8000700:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000702:	4a0e      	ldr	r2, [pc, #56]	@ (800073c <HAL_MspInit+0x44>)
 8000704:	f043 0301 	orr.w	r3, r3, #1
 8000708:	6613      	str	r3, [r2, #96]	@ 0x60
 800070a:	4b0c      	ldr	r3, [pc, #48]	@ (800073c <HAL_MspInit+0x44>)
 800070c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800070e:	f003 0301 	and.w	r3, r3, #1
 8000712:	607b      	str	r3, [r7, #4]
 8000714:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000716:	4b09      	ldr	r3, [pc, #36]	@ (800073c <HAL_MspInit+0x44>)
 8000718:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800071a:	4a08      	ldr	r2, [pc, #32]	@ (800073c <HAL_MspInit+0x44>)
 800071c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000720:	6593      	str	r3, [r2, #88]	@ 0x58
 8000722:	4b06      	ldr	r3, [pc, #24]	@ (800073c <HAL_MspInit+0x44>)
 8000724:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000726:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800072a:	603b      	str	r3, [r7, #0]
 800072c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800072e:	bf00      	nop
 8000730:	370c      	adds	r7, #12
 8000732:	46bd      	mov	sp, r7
 8000734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000738:	4770      	bx	lr
 800073a:	bf00      	nop
 800073c:	40021000 	.word	0x40021000

08000740 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000740:	b480      	push	{r7}
 8000742:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000744:	bf00      	nop
 8000746:	e7fd      	b.n	8000744 <NMI_Handler+0x4>

08000748 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000748:	b480      	push	{r7}
 800074a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800074c:	bf00      	nop
 800074e:	e7fd      	b.n	800074c <HardFault_Handler+0x4>

08000750 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000750:	b480      	push	{r7}
 8000752:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000754:	bf00      	nop
 8000756:	e7fd      	b.n	8000754 <MemManage_Handler+0x4>

08000758 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000758:	b480      	push	{r7}
 800075a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800075c:	bf00      	nop
 800075e:	e7fd      	b.n	800075c <BusFault_Handler+0x4>

08000760 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000760:	b480      	push	{r7}
 8000762:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000764:	bf00      	nop
 8000766:	e7fd      	b.n	8000764 <UsageFault_Handler+0x4>

08000768 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000768:	b480      	push	{r7}
 800076a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800076c:	bf00      	nop
 800076e:	46bd      	mov	sp, r7
 8000770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000774:	4770      	bx	lr

08000776 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000776:	b480      	push	{r7}
 8000778:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800077a:	bf00      	nop
 800077c:	46bd      	mov	sp, r7
 800077e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000782:	4770      	bx	lr

08000784 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000784:	b480      	push	{r7}
 8000786:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000788:	bf00      	nop
 800078a:	46bd      	mov	sp, r7
 800078c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000790:	4770      	bx	lr

08000792 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000792:	b580      	push	{r7, lr}
 8000794:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000796:	f000 f8d3 	bl	8000940 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800079a:	bf00      	nop
 800079c:	bd80      	pop	{r7, pc}
	...

080007a0 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB OTG FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 80007a0:	b580      	push	{r7, lr}
 80007a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 80007a4:	4802      	ldr	r0, [pc, #8]	@ (80007b0 <OTG_FS_IRQHandler+0x10>)
 80007a6:	f000 fd09 	bl	80011bc <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 80007aa:	bf00      	nop
 80007ac:	bd80      	pop	{r7, pc}
 80007ae:	bf00      	nop
 80007b0:	2000095c 	.word	0x2000095c

080007b4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80007b4:	b580      	push	{r7, lr}
 80007b6:	b086      	sub	sp, #24
 80007b8:	af00      	add	r7, sp, #0
 80007ba:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80007bc:	4a14      	ldr	r2, [pc, #80]	@ (8000810 <_sbrk+0x5c>)
 80007be:	4b15      	ldr	r3, [pc, #84]	@ (8000814 <_sbrk+0x60>)
 80007c0:	1ad3      	subs	r3, r2, r3
 80007c2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80007c4:	697b      	ldr	r3, [r7, #20]
 80007c6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80007c8:	4b13      	ldr	r3, [pc, #76]	@ (8000818 <_sbrk+0x64>)
 80007ca:	681b      	ldr	r3, [r3, #0]
 80007cc:	2b00      	cmp	r3, #0
 80007ce:	d102      	bne.n	80007d6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80007d0:	4b11      	ldr	r3, [pc, #68]	@ (8000818 <_sbrk+0x64>)
 80007d2:	4a12      	ldr	r2, [pc, #72]	@ (800081c <_sbrk+0x68>)
 80007d4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80007d6:	4b10      	ldr	r3, [pc, #64]	@ (8000818 <_sbrk+0x64>)
 80007d8:	681a      	ldr	r2, [r3, #0]
 80007da:	687b      	ldr	r3, [r7, #4]
 80007dc:	4413      	add	r3, r2
 80007de:	693a      	ldr	r2, [r7, #16]
 80007e0:	429a      	cmp	r2, r3
 80007e2:	d207      	bcs.n	80007f4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80007e4:	f007 fabe 	bl	8007d64 <__errno>
 80007e8:	4603      	mov	r3, r0
 80007ea:	220c      	movs	r2, #12
 80007ec:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80007ee:	f04f 33ff 	mov.w	r3, #4294967295
 80007f2:	e009      	b.n	8000808 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80007f4:	4b08      	ldr	r3, [pc, #32]	@ (8000818 <_sbrk+0x64>)
 80007f6:	681b      	ldr	r3, [r3, #0]
 80007f8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80007fa:	4b07      	ldr	r3, [pc, #28]	@ (8000818 <_sbrk+0x64>)
 80007fc:	681a      	ldr	r2, [r3, #0]
 80007fe:	687b      	ldr	r3, [r7, #4]
 8000800:	4413      	add	r3, r2
 8000802:	4a05      	ldr	r2, [pc, #20]	@ (8000818 <_sbrk+0x64>)
 8000804:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000806:	68fb      	ldr	r3, [r7, #12]
}
 8000808:	4618      	mov	r0, r3
 800080a:	3718      	adds	r7, #24
 800080c:	46bd      	mov	sp, r7
 800080e:	bd80      	pop	{r7, pc}
 8000810:	20040000 	.word	0x20040000
 8000814:	00000400 	.word	0x00000400
 8000818:	20000374 	.word	0x20000374
 800081c:	200011a8 	.word	0x200011a8

08000820 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000820:	b480      	push	{r7}
 8000822:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000824:	4b06      	ldr	r3, [pc, #24]	@ (8000840 <SystemInit+0x20>)
 8000826:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800082a:	4a05      	ldr	r2, [pc, #20]	@ (8000840 <SystemInit+0x20>)
 800082c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000830:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8000834:	bf00      	nop
 8000836:	46bd      	mov	sp, r7
 8000838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800083c:	4770      	bx	lr
 800083e:	bf00      	nop
 8000840:	e000ed00 	.word	0xe000ed00

08000844 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000844:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800087c <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000848:	f7ff ffea 	bl	8000820 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800084c:	480c      	ldr	r0, [pc, #48]	@ (8000880 <LoopForever+0x6>)
  ldr r1, =_edata
 800084e:	490d      	ldr	r1, [pc, #52]	@ (8000884 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000850:	4a0d      	ldr	r2, [pc, #52]	@ (8000888 <LoopForever+0xe>)
  movs r3, #0
 8000852:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000854:	e002      	b.n	800085c <LoopCopyDataInit>

08000856 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000856:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000858:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800085a:	3304      	adds	r3, #4

0800085c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800085c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800085e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000860:	d3f9      	bcc.n	8000856 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000862:	4a0a      	ldr	r2, [pc, #40]	@ (800088c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000864:	4c0a      	ldr	r4, [pc, #40]	@ (8000890 <LoopForever+0x16>)
  movs r3, #0
 8000866:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000868:	e001      	b.n	800086e <LoopFillZerobss>

0800086a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800086a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800086c:	3204      	adds	r2, #4

0800086e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800086e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000870:	d3fb      	bcc.n	800086a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000872:	f007 fa7d 	bl	8007d70 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000876:	f7ff fd13 	bl	80002a0 <main>

0800087a <LoopForever>:

LoopForever:
    b LoopForever
 800087a:	e7fe      	b.n	800087a <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 800087c:	20040000 	.word	0x20040000
  ldr r0, =_sdata
 8000880:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000884:	2000034c 	.word	0x2000034c
  ldr r2, =_sidata
 8000888:	08008634 	.word	0x08008634
  ldr r2, =_sbss
 800088c:	2000034c 	.word	0x2000034c
  ldr r4, =_ebss
 8000890:	200011a8 	.word	0x200011a8

08000894 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000894:	e7fe      	b.n	8000894 <ADC1_2_IRQHandler>

08000896 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000896:	b580      	push	{r7, lr}
 8000898:	b082      	sub	sp, #8
 800089a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800089c:	2300      	movs	r3, #0
 800089e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80008a0:	2003      	movs	r0, #3
 80008a2:	f000 f961 	bl	8000b68 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80008a6:	2000      	movs	r0, #0
 80008a8:	f000 f80e 	bl	80008c8 <HAL_InitTick>
 80008ac:	4603      	mov	r3, r0
 80008ae:	2b00      	cmp	r3, #0
 80008b0:	d002      	beq.n	80008b8 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80008b2:	2301      	movs	r3, #1
 80008b4:	71fb      	strb	r3, [r7, #7]
 80008b6:	e001      	b.n	80008bc <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80008b8:	f7ff ff1e 	bl	80006f8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80008bc:	79fb      	ldrb	r3, [r7, #7]
}
 80008be:	4618      	mov	r0, r3
 80008c0:	3708      	adds	r7, #8
 80008c2:	46bd      	mov	sp, r7
 80008c4:	bd80      	pop	{r7, pc}
	...

080008c8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80008c8:	b580      	push	{r7, lr}
 80008ca:	b084      	sub	sp, #16
 80008cc:	af00      	add	r7, sp, #0
 80008ce:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80008d0:	2300      	movs	r3, #0
 80008d2:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80008d4:	4b17      	ldr	r3, [pc, #92]	@ (8000934 <HAL_InitTick+0x6c>)
 80008d6:	781b      	ldrb	r3, [r3, #0]
 80008d8:	2b00      	cmp	r3, #0
 80008da:	d023      	beq.n	8000924 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80008dc:	4b16      	ldr	r3, [pc, #88]	@ (8000938 <HAL_InitTick+0x70>)
 80008de:	681a      	ldr	r2, [r3, #0]
 80008e0:	4b14      	ldr	r3, [pc, #80]	@ (8000934 <HAL_InitTick+0x6c>)
 80008e2:	781b      	ldrb	r3, [r3, #0]
 80008e4:	4619      	mov	r1, r3
 80008e6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80008ea:	fbb3 f3f1 	udiv	r3, r3, r1
 80008ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80008f2:	4618      	mov	r0, r3
 80008f4:	f000 f96d 	bl	8000bd2 <HAL_SYSTICK_Config>
 80008f8:	4603      	mov	r3, r0
 80008fa:	2b00      	cmp	r3, #0
 80008fc:	d10f      	bne.n	800091e <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80008fe:	687b      	ldr	r3, [r7, #4]
 8000900:	2b0f      	cmp	r3, #15
 8000902:	d809      	bhi.n	8000918 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000904:	2200      	movs	r2, #0
 8000906:	6879      	ldr	r1, [r7, #4]
 8000908:	f04f 30ff 	mov.w	r0, #4294967295
 800090c:	f000 f937 	bl	8000b7e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000910:	4a0a      	ldr	r2, [pc, #40]	@ (800093c <HAL_InitTick+0x74>)
 8000912:	687b      	ldr	r3, [r7, #4]
 8000914:	6013      	str	r3, [r2, #0]
 8000916:	e007      	b.n	8000928 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8000918:	2301      	movs	r3, #1
 800091a:	73fb      	strb	r3, [r7, #15]
 800091c:	e004      	b.n	8000928 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 800091e:	2301      	movs	r3, #1
 8000920:	73fb      	strb	r3, [r7, #15]
 8000922:	e001      	b.n	8000928 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000924:	2301      	movs	r3, #1
 8000926:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000928:	7bfb      	ldrb	r3, [r7, #15]
}
 800092a:	4618      	mov	r0, r3
 800092c:	3710      	adds	r7, #16
 800092e:	46bd      	mov	sp, r7
 8000930:	bd80      	pop	{r7, pc}
 8000932:	bf00      	nop
 8000934:	200001f8 	.word	0x200001f8
 8000938:	200001f0 	.word	0x200001f0
 800093c:	200001f4 	.word	0x200001f4

08000940 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000940:	b480      	push	{r7}
 8000942:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000944:	4b06      	ldr	r3, [pc, #24]	@ (8000960 <HAL_IncTick+0x20>)
 8000946:	781b      	ldrb	r3, [r3, #0]
 8000948:	461a      	mov	r2, r3
 800094a:	4b06      	ldr	r3, [pc, #24]	@ (8000964 <HAL_IncTick+0x24>)
 800094c:	681b      	ldr	r3, [r3, #0]
 800094e:	4413      	add	r3, r2
 8000950:	4a04      	ldr	r2, [pc, #16]	@ (8000964 <HAL_IncTick+0x24>)
 8000952:	6013      	str	r3, [r2, #0]
}
 8000954:	bf00      	nop
 8000956:	46bd      	mov	sp, r7
 8000958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800095c:	4770      	bx	lr
 800095e:	bf00      	nop
 8000960:	200001f8 	.word	0x200001f8
 8000964:	20000378 	.word	0x20000378

08000968 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000968:	b480      	push	{r7}
 800096a:	af00      	add	r7, sp, #0
  return uwTick;
 800096c:	4b03      	ldr	r3, [pc, #12]	@ (800097c <HAL_GetTick+0x14>)
 800096e:	681b      	ldr	r3, [r3, #0]
}
 8000970:	4618      	mov	r0, r3
 8000972:	46bd      	mov	sp, r7
 8000974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000978:	4770      	bx	lr
 800097a:	bf00      	nop
 800097c:	20000378 	.word	0x20000378

08000980 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000980:	b580      	push	{r7, lr}
 8000982:	b084      	sub	sp, #16
 8000984:	af00      	add	r7, sp, #0
 8000986:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000988:	f7ff ffee 	bl	8000968 <HAL_GetTick>
 800098c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800098e:	687b      	ldr	r3, [r7, #4]
 8000990:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000992:	68fb      	ldr	r3, [r7, #12]
 8000994:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000998:	d005      	beq.n	80009a6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 800099a:	4b0a      	ldr	r3, [pc, #40]	@ (80009c4 <HAL_Delay+0x44>)
 800099c:	781b      	ldrb	r3, [r3, #0]
 800099e:	461a      	mov	r2, r3
 80009a0:	68fb      	ldr	r3, [r7, #12]
 80009a2:	4413      	add	r3, r2
 80009a4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80009a6:	bf00      	nop
 80009a8:	f7ff ffde 	bl	8000968 <HAL_GetTick>
 80009ac:	4602      	mov	r2, r0
 80009ae:	68bb      	ldr	r3, [r7, #8]
 80009b0:	1ad3      	subs	r3, r2, r3
 80009b2:	68fa      	ldr	r2, [r7, #12]
 80009b4:	429a      	cmp	r2, r3
 80009b6:	d8f7      	bhi.n	80009a8 <HAL_Delay+0x28>
  {
  }
}
 80009b8:	bf00      	nop
 80009ba:	bf00      	nop
 80009bc:	3710      	adds	r7, #16
 80009be:	46bd      	mov	sp, r7
 80009c0:	bd80      	pop	{r7, pc}
 80009c2:	bf00      	nop
 80009c4:	200001f8 	.word	0x200001f8

080009c8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80009c8:	b480      	push	{r7}
 80009ca:	b085      	sub	sp, #20
 80009cc:	af00      	add	r7, sp, #0
 80009ce:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80009d0:	687b      	ldr	r3, [r7, #4]
 80009d2:	f003 0307 	and.w	r3, r3, #7
 80009d6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80009d8:	4b0c      	ldr	r3, [pc, #48]	@ (8000a0c <__NVIC_SetPriorityGrouping+0x44>)
 80009da:	68db      	ldr	r3, [r3, #12]
 80009dc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80009de:	68ba      	ldr	r2, [r7, #8]
 80009e0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80009e4:	4013      	ands	r3, r2
 80009e6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80009e8:	68fb      	ldr	r3, [r7, #12]
 80009ea:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80009ec:	68bb      	ldr	r3, [r7, #8]
 80009ee:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80009f0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80009f4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80009f8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80009fa:	4a04      	ldr	r2, [pc, #16]	@ (8000a0c <__NVIC_SetPriorityGrouping+0x44>)
 80009fc:	68bb      	ldr	r3, [r7, #8]
 80009fe:	60d3      	str	r3, [r2, #12]
}
 8000a00:	bf00      	nop
 8000a02:	3714      	adds	r7, #20
 8000a04:	46bd      	mov	sp, r7
 8000a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a0a:	4770      	bx	lr
 8000a0c:	e000ed00 	.word	0xe000ed00

08000a10 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000a10:	b480      	push	{r7}
 8000a12:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000a14:	4b04      	ldr	r3, [pc, #16]	@ (8000a28 <__NVIC_GetPriorityGrouping+0x18>)
 8000a16:	68db      	ldr	r3, [r3, #12]
 8000a18:	0a1b      	lsrs	r3, r3, #8
 8000a1a:	f003 0307 	and.w	r3, r3, #7
}
 8000a1e:	4618      	mov	r0, r3
 8000a20:	46bd      	mov	sp, r7
 8000a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a26:	4770      	bx	lr
 8000a28:	e000ed00 	.word	0xe000ed00

08000a2c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000a2c:	b480      	push	{r7}
 8000a2e:	b083      	sub	sp, #12
 8000a30:	af00      	add	r7, sp, #0
 8000a32:	4603      	mov	r3, r0
 8000a34:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000a36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a3a:	2b00      	cmp	r3, #0
 8000a3c:	db0b      	blt.n	8000a56 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000a3e:	79fb      	ldrb	r3, [r7, #7]
 8000a40:	f003 021f 	and.w	r2, r3, #31
 8000a44:	4907      	ldr	r1, [pc, #28]	@ (8000a64 <__NVIC_EnableIRQ+0x38>)
 8000a46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a4a:	095b      	lsrs	r3, r3, #5
 8000a4c:	2001      	movs	r0, #1
 8000a4e:	fa00 f202 	lsl.w	r2, r0, r2
 8000a52:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000a56:	bf00      	nop
 8000a58:	370c      	adds	r7, #12
 8000a5a:	46bd      	mov	sp, r7
 8000a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a60:	4770      	bx	lr
 8000a62:	bf00      	nop
 8000a64:	e000e100 	.word	0xe000e100

08000a68 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000a68:	b480      	push	{r7}
 8000a6a:	b083      	sub	sp, #12
 8000a6c:	af00      	add	r7, sp, #0
 8000a6e:	4603      	mov	r3, r0
 8000a70:	6039      	str	r1, [r7, #0]
 8000a72:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000a74:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a78:	2b00      	cmp	r3, #0
 8000a7a:	db0a      	blt.n	8000a92 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000a7c:	683b      	ldr	r3, [r7, #0]
 8000a7e:	b2da      	uxtb	r2, r3
 8000a80:	490c      	ldr	r1, [pc, #48]	@ (8000ab4 <__NVIC_SetPriority+0x4c>)
 8000a82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a86:	0112      	lsls	r2, r2, #4
 8000a88:	b2d2      	uxtb	r2, r2
 8000a8a:	440b      	add	r3, r1
 8000a8c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000a90:	e00a      	b.n	8000aa8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000a92:	683b      	ldr	r3, [r7, #0]
 8000a94:	b2da      	uxtb	r2, r3
 8000a96:	4908      	ldr	r1, [pc, #32]	@ (8000ab8 <__NVIC_SetPriority+0x50>)
 8000a98:	79fb      	ldrb	r3, [r7, #7]
 8000a9a:	f003 030f 	and.w	r3, r3, #15
 8000a9e:	3b04      	subs	r3, #4
 8000aa0:	0112      	lsls	r2, r2, #4
 8000aa2:	b2d2      	uxtb	r2, r2
 8000aa4:	440b      	add	r3, r1
 8000aa6:	761a      	strb	r2, [r3, #24]
}
 8000aa8:	bf00      	nop
 8000aaa:	370c      	adds	r7, #12
 8000aac:	46bd      	mov	sp, r7
 8000aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ab2:	4770      	bx	lr
 8000ab4:	e000e100 	.word	0xe000e100
 8000ab8:	e000ed00 	.word	0xe000ed00

08000abc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000abc:	b480      	push	{r7}
 8000abe:	b089      	sub	sp, #36	@ 0x24
 8000ac0:	af00      	add	r7, sp, #0
 8000ac2:	60f8      	str	r0, [r7, #12]
 8000ac4:	60b9      	str	r1, [r7, #8]
 8000ac6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000ac8:	68fb      	ldr	r3, [r7, #12]
 8000aca:	f003 0307 	and.w	r3, r3, #7
 8000ace:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000ad0:	69fb      	ldr	r3, [r7, #28]
 8000ad2:	f1c3 0307 	rsb	r3, r3, #7
 8000ad6:	2b04      	cmp	r3, #4
 8000ad8:	bf28      	it	cs
 8000ada:	2304      	movcs	r3, #4
 8000adc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000ade:	69fb      	ldr	r3, [r7, #28]
 8000ae0:	3304      	adds	r3, #4
 8000ae2:	2b06      	cmp	r3, #6
 8000ae4:	d902      	bls.n	8000aec <NVIC_EncodePriority+0x30>
 8000ae6:	69fb      	ldr	r3, [r7, #28]
 8000ae8:	3b03      	subs	r3, #3
 8000aea:	e000      	b.n	8000aee <NVIC_EncodePriority+0x32>
 8000aec:	2300      	movs	r3, #0
 8000aee:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000af0:	f04f 32ff 	mov.w	r2, #4294967295
 8000af4:	69bb      	ldr	r3, [r7, #24]
 8000af6:	fa02 f303 	lsl.w	r3, r2, r3
 8000afa:	43da      	mvns	r2, r3
 8000afc:	68bb      	ldr	r3, [r7, #8]
 8000afe:	401a      	ands	r2, r3
 8000b00:	697b      	ldr	r3, [r7, #20]
 8000b02:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000b04:	f04f 31ff 	mov.w	r1, #4294967295
 8000b08:	697b      	ldr	r3, [r7, #20]
 8000b0a:	fa01 f303 	lsl.w	r3, r1, r3
 8000b0e:	43d9      	mvns	r1, r3
 8000b10:	687b      	ldr	r3, [r7, #4]
 8000b12:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000b14:	4313      	orrs	r3, r2
         );
}
 8000b16:	4618      	mov	r0, r3
 8000b18:	3724      	adds	r7, #36	@ 0x24
 8000b1a:	46bd      	mov	sp, r7
 8000b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b20:	4770      	bx	lr
	...

08000b24 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000b24:	b580      	push	{r7, lr}
 8000b26:	b082      	sub	sp, #8
 8000b28:	af00      	add	r7, sp, #0
 8000b2a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000b2c:	687b      	ldr	r3, [r7, #4]
 8000b2e:	3b01      	subs	r3, #1
 8000b30:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000b34:	d301      	bcc.n	8000b3a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000b36:	2301      	movs	r3, #1
 8000b38:	e00f      	b.n	8000b5a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000b3a:	4a0a      	ldr	r2, [pc, #40]	@ (8000b64 <SysTick_Config+0x40>)
 8000b3c:	687b      	ldr	r3, [r7, #4]
 8000b3e:	3b01      	subs	r3, #1
 8000b40:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000b42:	210f      	movs	r1, #15
 8000b44:	f04f 30ff 	mov.w	r0, #4294967295
 8000b48:	f7ff ff8e 	bl	8000a68 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000b4c:	4b05      	ldr	r3, [pc, #20]	@ (8000b64 <SysTick_Config+0x40>)
 8000b4e:	2200      	movs	r2, #0
 8000b50:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000b52:	4b04      	ldr	r3, [pc, #16]	@ (8000b64 <SysTick_Config+0x40>)
 8000b54:	2207      	movs	r2, #7
 8000b56:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000b58:	2300      	movs	r3, #0
}
 8000b5a:	4618      	mov	r0, r3
 8000b5c:	3708      	adds	r7, #8
 8000b5e:	46bd      	mov	sp, r7
 8000b60:	bd80      	pop	{r7, pc}
 8000b62:	bf00      	nop
 8000b64:	e000e010 	.word	0xe000e010

08000b68 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000b68:	b580      	push	{r7, lr}
 8000b6a:	b082      	sub	sp, #8
 8000b6c:	af00      	add	r7, sp, #0
 8000b6e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000b70:	6878      	ldr	r0, [r7, #4]
 8000b72:	f7ff ff29 	bl	80009c8 <__NVIC_SetPriorityGrouping>
}
 8000b76:	bf00      	nop
 8000b78:	3708      	adds	r7, #8
 8000b7a:	46bd      	mov	sp, r7
 8000b7c:	bd80      	pop	{r7, pc}

08000b7e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000b7e:	b580      	push	{r7, lr}
 8000b80:	b086      	sub	sp, #24
 8000b82:	af00      	add	r7, sp, #0
 8000b84:	4603      	mov	r3, r0
 8000b86:	60b9      	str	r1, [r7, #8]
 8000b88:	607a      	str	r2, [r7, #4]
 8000b8a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000b8c:	2300      	movs	r3, #0
 8000b8e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000b90:	f7ff ff3e 	bl	8000a10 <__NVIC_GetPriorityGrouping>
 8000b94:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000b96:	687a      	ldr	r2, [r7, #4]
 8000b98:	68b9      	ldr	r1, [r7, #8]
 8000b9a:	6978      	ldr	r0, [r7, #20]
 8000b9c:	f7ff ff8e 	bl	8000abc <NVIC_EncodePriority>
 8000ba0:	4602      	mov	r2, r0
 8000ba2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000ba6:	4611      	mov	r1, r2
 8000ba8:	4618      	mov	r0, r3
 8000baa:	f7ff ff5d 	bl	8000a68 <__NVIC_SetPriority>
}
 8000bae:	bf00      	nop
 8000bb0:	3718      	adds	r7, #24
 8000bb2:	46bd      	mov	sp, r7
 8000bb4:	bd80      	pop	{r7, pc}

08000bb6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000bb6:	b580      	push	{r7, lr}
 8000bb8:	b082      	sub	sp, #8
 8000bba:	af00      	add	r7, sp, #0
 8000bbc:	4603      	mov	r3, r0
 8000bbe:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000bc0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000bc4:	4618      	mov	r0, r3
 8000bc6:	f7ff ff31 	bl	8000a2c <__NVIC_EnableIRQ>
}
 8000bca:	bf00      	nop
 8000bcc:	3708      	adds	r7, #8
 8000bce:	46bd      	mov	sp, r7
 8000bd0:	bd80      	pop	{r7, pc}

08000bd2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000bd2:	b580      	push	{r7, lr}
 8000bd4:	b082      	sub	sp, #8
 8000bd6:	af00      	add	r7, sp, #0
 8000bd8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000bda:	6878      	ldr	r0, [r7, #4]
 8000bdc:	f7ff ffa2 	bl	8000b24 <SysTick_Config>
 8000be0:	4603      	mov	r3, r0
}
 8000be2:	4618      	mov	r0, r3
 8000be4:	3708      	adds	r7, #8
 8000be6:	46bd      	mov	sp, r7
 8000be8:	bd80      	pop	{r7, pc}
	...

08000bec <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000bec:	b480      	push	{r7}
 8000bee:	b087      	sub	sp, #28
 8000bf0:	af00      	add	r7, sp, #0
 8000bf2:	6078      	str	r0, [r7, #4]
 8000bf4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000bf6:	2300      	movs	r3, #0
 8000bf8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000bfa:	e166      	b.n	8000eca <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000bfc:	683b      	ldr	r3, [r7, #0]
 8000bfe:	681a      	ldr	r2, [r3, #0]
 8000c00:	2101      	movs	r1, #1
 8000c02:	697b      	ldr	r3, [r7, #20]
 8000c04:	fa01 f303 	lsl.w	r3, r1, r3
 8000c08:	4013      	ands	r3, r2
 8000c0a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000c0c:	68fb      	ldr	r3, [r7, #12]
 8000c0e:	2b00      	cmp	r3, #0
 8000c10:	f000 8158 	beq.w	8000ec4 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000c14:	683b      	ldr	r3, [r7, #0]
 8000c16:	685b      	ldr	r3, [r3, #4]
 8000c18:	f003 0303 	and.w	r3, r3, #3
 8000c1c:	2b01      	cmp	r3, #1
 8000c1e:	d005      	beq.n	8000c2c <HAL_GPIO_Init+0x40>
 8000c20:	683b      	ldr	r3, [r7, #0]
 8000c22:	685b      	ldr	r3, [r3, #4]
 8000c24:	f003 0303 	and.w	r3, r3, #3
 8000c28:	2b02      	cmp	r3, #2
 8000c2a:	d130      	bne.n	8000c8e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000c2c:	687b      	ldr	r3, [r7, #4]
 8000c2e:	689b      	ldr	r3, [r3, #8]
 8000c30:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8000c32:	697b      	ldr	r3, [r7, #20]
 8000c34:	005b      	lsls	r3, r3, #1
 8000c36:	2203      	movs	r2, #3
 8000c38:	fa02 f303 	lsl.w	r3, r2, r3
 8000c3c:	43db      	mvns	r3, r3
 8000c3e:	693a      	ldr	r2, [r7, #16]
 8000c40:	4013      	ands	r3, r2
 8000c42:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000c44:	683b      	ldr	r3, [r7, #0]
 8000c46:	68da      	ldr	r2, [r3, #12]
 8000c48:	697b      	ldr	r3, [r7, #20]
 8000c4a:	005b      	lsls	r3, r3, #1
 8000c4c:	fa02 f303 	lsl.w	r3, r2, r3
 8000c50:	693a      	ldr	r2, [r7, #16]
 8000c52:	4313      	orrs	r3, r2
 8000c54:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000c56:	687b      	ldr	r3, [r7, #4]
 8000c58:	693a      	ldr	r2, [r7, #16]
 8000c5a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000c5c:	687b      	ldr	r3, [r7, #4]
 8000c5e:	685b      	ldr	r3, [r3, #4]
 8000c60:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000c62:	2201      	movs	r2, #1
 8000c64:	697b      	ldr	r3, [r7, #20]
 8000c66:	fa02 f303 	lsl.w	r3, r2, r3
 8000c6a:	43db      	mvns	r3, r3
 8000c6c:	693a      	ldr	r2, [r7, #16]
 8000c6e:	4013      	ands	r3, r2
 8000c70:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000c72:	683b      	ldr	r3, [r7, #0]
 8000c74:	685b      	ldr	r3, [r3, #4]
 8000c76:	091b      	lsrs	r3, r3, #4
 8000c78:	f003 0201 	and.w	r2, r3, #1
 8000c7c:	697b      	ldr	r3, [r7, #20]
 8000c7e:	fa02 f303 	lsl.w	r3, r2, r3
 8000c82:	693a      	ldr	r2, [r7, #16]
 8000c84:	4313      	orrs	r3, r2
 8000c86:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000c88:	687b      	ldr	r3, [r7, #4]
 8000c8a:	693a      	ldr	r2, [r7, #16]
 8000c8c:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000c8e:	683b      	ldr	r3, [r7, #0]
 8000c90:	685b      	ldr	r3, [r3, #4]
 8000c92:	f003 0303 	and.w	r3, r3, #3
 8000c96:	2b03      	cmp	r3, #3
 8000c98:	d017      	beq.n	8000cca <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8000c9a:	687b      	ldr	r3, [r7, #4]
 8000c9c:	68db      	ldr	r3, [r3, #12]
 8000c9e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000ca0:	697b      	ldr	r3, [r7, #20]
 8000ca2:	005b      	lsls	r3, r3, #1
 8000ca4:	2203      	movs	r2, #3
 8000ca6:	fa02 f303 	lsl.w	r3, r2, r3
 8000caa:	43db      	mvns	r3, r3
 8000cac:	693a      	ldr	r2, [r7, #16]
 8000cae:	4013      	ands	r3, r2
 8000cb0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000cb2:	683b      	ldr	r3, [r7, #0]
 8000cb4:	689a      	ldr	r2, [r3, #8]
 8000cb6:	697b      	ldr	r3, [r7, #20]
 8000cb8:	005b      	lsls	r3, r3, #1
 8000cba:	fa02 f303 	lsl.w	r3, r2, r3
 8000cbe:	693a      	ldr	r2, [r7, #16]
 8000cc0:	4313      	orrs	r3, r2
 8000cc2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000cc4:	687b      	ldr	r3, [r7, #4]
 8000cc6:	693a      	ldr	r2, [r7, #16]
 8000cc8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000cca:	683b      	ldr	r3, [r7, #0]
 8000ccc:	685b      	ldr	r3, [r3, #4]
 8000cce:	f003 0303 	and.w	r3, r3, #3
 8000cd2:	2b02      	cmp	r3, #2
 8000cd4:	d123      	bne.n	8000d1e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000cd6:	697b      	ldr	r3, [r7, #20]
 8000cd8:	08da      	lsrs	r2, r3, #3
 8000cda:	687b      	ldr	r3, [r7, #4]
 8000cdc:	3208      	adds	r2, #8
 8000cde:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000ce2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000ce4:	697b      	ldr	r3, [r7, #20]
 8000ce6:	f003 0307 	and.w	r3, r3, #7
 8000cea:	009b      	lsls	r3, r3, #2
 8000cec:	220f      	movs	r2, #15
 8000cee:	fa02 f303 	lsl.w	r3, r2, r3
 8000cf2:	43db      	mvns	r3, r3
 8000cf4:	693a      	ldr	r2, [r7, #16]
 8000cf6:	4013      	ands	r3, r2
 8000cf8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000cfa:	683b      	ldr	r3, [r7, #0]
 8000cfc:	691a      	ldr	r2, [r3, #16]
 8000cfe:	697b      	ldr	r3, [r7, #20]
 8000d00:	f003 0307 	and.w	r3, r3, #7
 8000d04:	009b      	lsls	r3, r3, #2
 8000d06:	fa02 f303 	lsl.w	r3, r2, r3
 8000d0a:	693a      	ldr	r2, [r7, #16]
 8000d0c:	4313      	orrs	r3, r2
 8000d0e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000d10:	697b      	ldr	r3, [r7, #20]
 8000d12:	08da      	lsrs	r2, r3, #3
 8000d14:	687b      	ldr	r3, [r7, #4]
 8000d16:	3208      	adds	r2, #8
 8000d18:	6939      	ldr	r1, [r7, #16]
 8000d1a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000d1e:	687b      	ldr	r3, [r7, #4]
 8000d20:	681b      	ldr	r3, [r3, #0]
 8000d22:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8000d24:	697b      	ldr	r3, [r7, #20]
 8000d26:	005b      	lsls	r3, r3, #1
 8000d28:	2203      	movs	r2, #3
 8000d2a:	fa02 f303 	lsl.w	r3, r2, r3
 8000d2e:	43db      	mvns	r3, r3
 8000d30:	693a      	ldr	r2, [r7, #16]
 8000d32:	4013      	ands	r3, r2
 8000d34:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000d36:	683b      	ldr	r3, [r7, #0]
 8000d38:	685b      	ldr	r3, [r3, #4]
 8000d3a:	f003 0203 	and.w	r2, r3, #3
 8000d3e:	697b      	ldr	r3, [r7, #20]
 8000d40:	005b      	lsls	r3, r3, #1
 8000d42:	fa02 f303 	lsl.w	r3, r2, r3
 8000d46:	693a      	ldr	r2, [r7, #16]
 8000d48:	4313      	orrs	r3, r2
 8000d4a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000d4c:	687b      	ldr	r3, [r7, #4]
 8000d4e:	693a      	ldr	r2, [r7, #16]
 8000d50:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000d52:	683b      	ldr	r3, [r7, #0]
 8000d54:	685b      	ldr	r3, [r3, #4]
 8000d56:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8000d5a:	2b00      	cmp	r3, #0
 8000d5c:	f000 80b2 	beq.w	8000ec4 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d60:	4b61      	ldr	r3, [pc, #388]	@ (8000ee8 <HAL_GPIO_Init+0x2fc>)
 8000d62:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000d64:	4a60      	ldr	r2, [pc, #384]	@ (8000ee8 <HAL_GPIO_Init+0x2fc>)
 8000d66:	f043 0301 	orr.w	r3, r3, #1
 8000d6a:	6613      	str	r3, [r2, #96]	@ 0x60
 8000d6c:	4b5e      	ldr	r3, [pc, #376]	@ (8000ee8 <HAL_GPIO_Init+0x2fc>)
 8000d6e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000d70:	f003 0301 	and.w	r3, r3, #1
 8000d74:	60bb      	str	r3, [r7, #8]
 8000d76:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000d78:	4a5c      	ldr	r2, [pc, #368]	@ (8000eec <HAL_GPIO_Init+0x300>)
 8000d7a:	697b      	ldr	r3, [r7, #20]
 8000d7c:	089b      	lsrs	r3, r3, #2
 8000d7e:	3302      	adds	r3, #2
 8000d80:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000d84:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000d86:	697b      	ldr	r3, [r7, #20]
 8000d88:	f003 0303 	and.w	r3, r3, #3
 8000d8c:	009b      	lsls	r3, r3, #2
 8000d8e:	220f      	movs	r2, #15
 8000d90:	fa02 f303 	lsl.w	r3, r2, r3
 8000d94:	43db      	mvns	r3, r3
 8000d96:	693a      	ldr	r2, [r7, #16]
 8000d98:	4013      	ands	r3, r2
 8000d9a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000d9c:	687b      	ldr	r3, [r7, #4]
 8000d9e:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8000da2:	d02b      	beq.n	8000dfc <HAL_GPIO_Init+0x210>
 8000da4:	687b      	ldr	r3, [r7, #4]
 8000da6:	4a52      	ldr	r2, [pc, #328]	@ (8000ef0 <HAL_GPIO_Init+0x304>)
 8000da8:	4293      	cmp	r3, r2
 8000daa:	d025      	beq.n	8000df8 <HAL_GPIO_Init+0x20c>
 8000dac:	687b      	ldr	r3, [r7, #4]
 8000dae:	4a51      	ldr	r2, [pc, #324]	@ (8000ef4 <HAL_GPIO_Init+0x308>)
 8000db0:	4293      	cmp	r3, r2
 8000db2:	d01f      	beq.n	8000df4 <HAL_GPIO_Init+0x208>
 8000db4:	687b      	ldr	r3, [r7, #4]
 8000db6:	4a50      	ldr	r2, [pc, #320]	@ (8000ef8 <HAL_GPIO_Init+0x30c>)
 8000db8:	4293      	cmp	r3, r2
 8000dba:	d019      	beq.n	8000df0 <HAL_GPIO_Init+0x204>
 8000dbc:	687b      	ldr	r3, [r7, #4]
 8000dbe:	4a4f      	ldr	r2, [pc, #316]	@ (8000efc <HAL_GPIO_Init+0x310>)
 8000dc0:	4293      	cmp	r3, r2
 8000dc2:	d013      	beq.n	8000dec <HAL_GPIO_Init+0x200>
 8000dc4:	687b      	ldr	r3, [r7, #4]
 8000dc6:	4a4e      	ldr	r2, [pc, #312]	@ (8000f00 <HAL_GPIO_Init+0x314>)
 8000dc8:	4293      	cmp	r3, r2
 8000dca:	d00d      	beq.n	8000de8 <HAL_GPIO_Init+0x1fc>
 8000dcc:	687b      	ldr	r3, [r7, #4]
 8000dce:	4a4d      	ldr	r2, [pc, #308]	@ (8000f04 <HAL_GPIO_Init+0x318>)
 8000dd0:	4293      	cmp	r3, r2
 8000dd2:	d007      	beq.n	8000de4 <HAL_GPIO_Init+0x1f8>
 8000dd4:	687b      	ldr	r3, [r7, #4]
 8000dd6:	4a4c      	ldr	r2, [pc, #304]	@ (8000f08 <HAL_GPIO_Init+0x31c>)
 8000dd8:	4293      	cmp	r3, r2
 8000dda:	d101      	bne.n	8000de0 <HAL_GPIO_Init+0x1f4>
 8000ddc:	2307      	movs	r3, #7
 8000dde:	e00e      	b.n	8000dfe <HAL_GPIO_Init+0x212>
 8000de0:	2308      	movs	r3, #8
 8000de2:	e00c      	b.n	8000dfe <HAL_GPIO_Init+0x212>
 8000de4:	2306      	movs	r3, #6
 8000de6:	e00a      	b.n	8000dfe <HAL_GPIO_Init+0x212>
 8000de8:	2305      	movs	r3, #5
 8000dea:	e008      	b.n	8000dfe <HAL_GPIO_Init+0x212>
 8000dec:	2304      	movs	r3, #4
 8000dee:	e006      	b.n	8000dfe <HAL_GPIO_Init+0x212>
 8000df0:	2303      	movs	r3, #3
 8000df2:	e004      	b.n	8000dfe <HAL_GPIO_Init+0x212>
 8000df4:	2302      	movs	r3, #2
 8000df6:	e002      	b.n	8000dfe <HAL_GPIO_Init+0x212>
 8000df8:	2301      	movs	r3, #1
 8000dfa:	e000      	b.n	8000dfe <HAL_GPIO_Init+0x212>
 8000dfc:	2300      	movs	r3, #0
 8000dfe:	697a      	ldr	r2, [r7, #20]
 8000e00:	f002 0203 	and.w	r2, r2, #3
 8000e04:	0092      	lsls	r2, r2, #2
 8000e06:	4093      	lsls	r3, r2
 8000e08:	693a      	ldr	r2, [r7, #16]
 8000e0a:	4313      	orrs	r3, r2
 8000e0c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000e0e:	4937      	ldr	r1, [pc, #220]	@ (8000eec <HAL_GPIO_Init+0x300>)
 8000e10:	697b      	ldr	r3, [r7, #20]
 8000e12:	089b      	lsrs	r3, r3, #2
 8000e14:	3302      	adds	r3, #2
 8000e16:	693a      	ldr	r2, [r7, #16]
 8000e18:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8000e1c:	4b3b      	ldr	r3, [pc, #236]	@ (8000f0c <HAL_GPIO_Init+0x320>)
 8000e1e:	689b      	ldr	r3, [r3, #8]
 8000e20:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000e22:	68fb      	ldr	r3, [r7, #12]
 8000e24:	43db      	mvns	r3, r3
 8000e26:	693a      	ldr	r2, [r7, #16]
 8000e28:	4013      	ands	r3, r2
 8000e2a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000e2c:	683b      	ldr	r3, [r7, #0]
 8000e2e:	685b      	ldr	r3, [r3, #4]
 8000e30:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000e34:	2b00      	cmp	r3, #0
 8000e36:	d003      	beq.n	8000e40 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8000e38:	693a      	ldr	r2, [r7, #16]
 8000e3a:	68fb      	ldr	r3, [r7, #12]
 8000e3c:	4313      	orrs	r3, r2
 8000e3e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8000e40:	4a32      	ldr	r2, [pc, #200]	@ (8000f0c <HAL_GPIO_Init+0x320>)
 8000e42:	693b      	ldr	r3, [r7, #16]
 8000e44:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8000e46:	4b31      	ldr	r3, [pc, #196]	@ (8000f0c <HAL_GPIO_Init+0x320>)
 8000e48:	68db      	ldr	r3, [r3, #12]
 8000e4a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000e4c:	68fb      	ldr	r3, [r7, #12]
 8000e4e:	43db      	mvns	r3, r3
 8000e50:	693a      	ldr	r2, [r7, #16]
 8000e52:	4013      	ands	r3, r2
 8000e54:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000e56:	683b      	ldr	r3, [r7, #0]
 8000e58:	685b      	ldr	r3, [r3, #4]
 8000e5a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000e5e:	2b00      	cmp	r3, #0
 8000e60:	d003      	beq.n	8000e6a <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 8000e62:	693a      	ldr	r2, [r7, #16]
 8000e64:	68fb      	ldr	r3, [r7, #12]
 8000e66:	4313      	orrs	r3, r2
 8000e68:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8000e6a:	4a28      	ldr	r2, [pc, #160]	@ (8000f0c <HAL_GPIO_Init+0x320>)
 8000e6c:	693b      	ldr	r3, [r7, #16]
 8000e6e:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8000e70:	4b26      	ldr	r3, [pc, #152]	@ (8000f0c <HAL_GPIO_Init+0x320>)
 8000e72:	685b      	ldr	r3, [r3, #4]
 8000e74:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000e76:	68fb      	ldr	r3, [r7, #12]
 8000e78:	43db      	mvns	r3, r3
 8000e7a:	693a      	ldr	r2, [r7, #16]
 8000e7c:	4013      	ands	r3, r2
 8000e7e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000e80:	683b      	ldr	r3, [r7, #0]
 8000e82:	685b      	ldr	r3, [r3, #4]
 8000e84:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000e88:	2b00      	cmp	r3, #0
 8000e8a:	d003      	beq.n	8000e94 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 8000e8c:	693a      	ldr	r2, [r7, #16]
 8000e8e:	68fb      	ldr	r3, [r7, #12]
 8000e90:	4313      	orrs	r3, r2
 8000e92:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8000e94:	4a1d      	ldr	r2, [pc, #116]	@ (8000f0c <HAL_GPIO_Init+0x320>)
 8000e96:	693b      	ldr	r3, [r7, #16]
 8000e98:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8000e9a:	4b1c      	ldr	r3, [pc, #112]	@ (8000f0c <HAL_GPIO_Init+0x320>)
 8000e9c:	681b      	ldr	r3, [r3, #0]
 8000e9e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000ea0:	68fb      	ldr	r3, [r7, #12]
 8000ea2:	43db      	mvns	r3, r3
 8000ea4:	693a      	ldr	r2, [r7, #16]
 8000ea6:	4013      	ands	r3, r2
 8000ea8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000eaa:	683b      	ldr	r3, [r7, #0]
 8000eac:	685b      	ldr	r3, [r3, #4]
 8000eae:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000eb2:	2b00      	cmp	r3, #0
 8000eb4:	d003      	beq.n	8000ebe <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 8000eb6:	693a      	ldr	r2, [r7, #16]
 8000eb8:	68fb      	ldr	r3, [r7, #12]
 8000eba:	4313      	orrs	r3, r2
 8000ebc:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8000ebe:	4a13      	ldr	r2, [pc, #76]	@ (8000f0c <HAL_GPIO_Init+0x320>)
 8000ec0:	693b      	ldr	r3, [r7, #16]
 8000ec2:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8000ec4:	697b      	ldr	r3, [r7, #20]
 8000ec6:	3301      	adds	r3, #1
 8000ec8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000eca:	683b      	ldr	r3, [r7, #0]
 8000ecc:	681a      	ldr	r2, [r3, #0]
 8000ece:	697b      	ldr	r3, [r7, #20]
 8000ed0:	fa22 f303 	lsr.w	r3, r2, r3
 8000ed4:	2b00      	cmp	r3, #0
 8000ed6:	f47f ae91 	bne.w	8000bfc <HAL_GPIO_Init+0x10>
  }
}
 8000eda:	bf00      	nop
 8000edc:	bf00      	nop
 8000ede:	371c      	adds	r7, #28
 8000ee0:	46bd      	mov	sp, r7
 8000ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ee6:	4770      	bx	lr
 8000ee8:	40021000 	.word	0x40021000
 8000eec:	40010000 	.word	0x40010000
 8000ef0:	48000400 	.word	0x48000400
 8000ef4:	48000800 	.word	0x48000800
 8000ef8:	48000c00 	.word	0x48000c00
 8000efc:	48001000 	.word	0x48001000
 8000f00:	48001400 	.word	0x48001400
 8000f04:	48001800 	.word	0x48001800
 8000f08:	48001c00 	.word	0x48001c00
 8000f0c:	40010400 	.word	0x40010400

08000f10 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000f10:	b480      	push	{r7}
 8000f12:	b083      	sub	sp, #12
 8000f14:	af00      	add	r7, sp, #0
 8000f16:	6078      	str	r0, [r7, #4]
 8000f18:	460b      	mov	r3, r1
 8000f1a:	807b      	strh	r3, [r7, #2]
 8000f1c:	4613      	mov	r3, r2
 8000f1e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000f20:	787b      	ldrb	r3, [r7, #1]
 8000f22:	2b00      	cmp	r3, #0
 8000f24:	d003      	beq.n	8000f2e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000f26:	887a      	ldrh	r2, [r7, #2]
 8000f28:	687b      	ldr	r3, [r7, #4]
 8000f2a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000f2c:	e002      	b.n	8000f34 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000f2e:	887a      	ldrh	r2, [r7, #2]
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8000f34:	bf00      	nop
 8000f36:	370c      	adds	r7, #12
 8000f38:	46bd      	mov	sp, r7
 8000f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f3e:	4770      	bx	lr

08000f40 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8000f40:	b580      	push	{r7, lr}
 8000f42:	b086      	sub	sp, #24
 8000f44:	af02      	add	r7, sp, #8
 8000f46:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	2b00      	cmp	r3, #0
 8000f4c:	d101      	bne.n	8000f52 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8000f4e:	2301      	movs	r3, #1
 8000f50:	e101      	b.n	8001156 <HAL_PCD_Init+0x216>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8000f58:	b2db      	uxtb	r3, r3
 8000f5a:	2b00      	cmp	r3, #0
 8000f5c:	d106      	bne.n	8000f6c <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	2200      	movs	r2, #0
 8000f62:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8000f66:	6878      	ldr	r0, [r7, #4]
 8000f68:	f006 f9ae 	bl	80072c8 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	2203      	movs	r2, #3
 8000f70:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Disable DMA mode for FS instance */
  hpcd->Init.dma_enable = 0U;
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	2200      	movs	r2, #0
 8000f78:	719a      	strb	r2, [r3, #6]

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	681b      	ldr	r3, [r3, #0]
 8000f7e:	4618      	mov	r0, r3
 8000f80:	f002 fdcf 	bl	8003b22 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	6818      	ldr	r0, [r3, #0]
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	7c1a      	ldrb	r2, [r3, #16]
 8000f8c:	f88d 2000 	strb.w	r2, [sp]
 8000f90:	3304      	adds	r3, #4
 8000f92:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000f94:	f002 fcea 	bl	800396c <USB_CoreInit>
 8000f98:	4603      	mov	r3, r0
 8000f9a:	2b00      	cmp	r3, #0
 8000f9c:	d005      	beq.n	8000faa <HAL_PCD_Init+0x6a>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	2202      	movs	r2, #2
 8000fa2:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8000fa6:	2301      	movs	r3, #1
 8000fa8:	e0d5      	b.n	8001156 <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	681b      	ldr	r3, [r3, #0]
 8000fae:	2100      	movs	r1, #0
 8000fb0:	4618      	mov	r0, r3
 8000fb2:	f002 fdc7 	bl	8003b44 <USB_SetCurrentMode>
 8000fb6:	4603      	mov	r3, r0
 8000fb8:	2b00      	cmp	r3, #0
 8000fba:	d005      	beq.n	8000fc8 <HAL_PCD_Init+0x88>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	2202      	movs	r2, #2
 8000fc0:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8000fc4:	2301      	movs	r3, #1
 8000fc6:	e0c6      	b.n	8001156 <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8000fc8:	2300      	movs	r3, #0
 8000fca:	73fb      	strb	r3, [r7, #15]
 8000fcc:	e04a      	b.n	8001064 <HAL_PCD_Init+0x124>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8000fce:	7bfa      	ldrb	r2, [r7, #15]
 8000fd0:	6879      	ldr	r1, [r7, #4]
 8000fd2:	4613      	mov	r3, r2
 8000fd4:	00db      	lsls	r3, r3, #3
 8000fd6:	4413      	add	r3, r2
 8000fd8:	009b      	lsls	r3, r3, #2
 8000fda:	440b      	add	r3, r1
 8000fdc:	3315      	adds	r3, #21
 8000fde:	2201      	movs	r2, #1
 8000fe0:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8000fe2:	7bfa      	ldrb	r2, [r7, #15]
 8000fe4:	6879      	ldr	r1, [r7, #4]
 8000fe6:	4613      	mov	r3, r2
 8000fe8:	00db      	lsls	r3, r3, #3
 8000fea:	4413      	add	r3, r2
 8000fec:	009b      	lsls	r3, r3, #2
 8000fee:	440b      	add	r3, r1
 8000ff0:	3314      	adds	r3, #20
 8000ff2:	7bfa      	ldrb	r2, [r7, #15]
 8000ff4:	701a      	strb	r2, [r3, #0]
#if defined (USB_OTG_FS)
    hpcd->IN_ep[i].tx_fifo_num = i;
 8000ff6:	7bfa      	ldrb	r2, [r7, #15]
 8000ff8:	7bfb      	ldrb	r3, [r7, #15]
 8000ffa:	b298      	uxth	r0, r3
 8000ffc:	6879      	ldr	r1, [r7, #4]
 8000ffe:	4613      	mov	r3, r2
 8001000:	00db      	lsls	r3, r3, #3
 8001002:	4413      	add	r3, r2
 8001004:	009b      	lsls	r3, r3, #2
 8001006:	440b      	add	r3, r1
 8001008:	332e      	adds	r3, #46	@ 0x2e
 800100a:	4602      	mov	r2, r0
 800100c:	801a      	strh	r2, [r3, #0]
#endif /* defined (USB_OTG_FS) */
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800100e:	7bfa      	ldrb	r2, [r7, #15]
 8001010:	6879      	ldr	r1, [r7, #4]
 8001012:	4613      	mov	r3, r2
 8001014:	00db      	lsls	r3, r3, #3
 8001016:	4413      	add	r3, r2
 8001018:	009b      	lsls	r3, r3, #2
 800101a:	440b      	add	r3, r1
 800101c:	3318      	adds	r3, #24
 800101e:	2200      	movs	r2, #0
 8001020:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8001022:	7bfa      	ldrb	r2, [r7, #15]
 8001024:	6879      	ldr	r1, [r7, #4]
 8001026:	4613      	mov	r3, r2
 8001028:	00db      	lsls	r3, r3, #3
 800102a:	4413      	add	r3, r2
 800102c:	009b      	lsls	r3, r3, #2
 800102e:	440b      	add	r3, r1
 8001030:	331c      	adds	r3, #28
 8001032:	2200      	movs	r2, #0
 8001034:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8001036:	7bfa      	ldrb	r2, [r7, #15]
 8001038:	6879      	ldr	r1, [r7, #4]
 800103a:	4613      	mov	r3, r2
 800103c:	00db      	lsls	r3, r3, #3
 800103e:	4413      	add	r3, r2
 8001040:	009b      	lsls	r3, r3, #2
 8001042:	440b      	add	r3, r1
 8001044:	3320      	adds	r3, #32
 8001046:	2200      	movs	r2, #0
 8001048:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800104a:	7bfa      	ldrb	r2, [r7, #15]
 800104c:	6879      	ldr	r1, [r7, #4]
 800104e:	4613      	mov	r3, r2
 8001050:	00db      	lsls	r3, r3, #3
 8001052:	4413      	add	r3, r2
 8001054:	009b      	lsls	r3, r3, #2
 8001056:	440b      	add	r3, r1
 8001058:	3324      	adds	r3, #36	@ 0x24
 800105a:	2200      	movs	r2, #0
 800105c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800105e:	7bfb      	ldrb	r3, [r7, #15]
 8001060:	3301      	adds	r3, #1
 8001062:	73fb      	strb	r3, [r7, #15]
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	791b      	ldrb	r3, [r3, #4]
 8001068:	7bfa      	ldrb	r2, [r7, #15]
 800106a:	429a      	cmp	r2, r3
 800106c:	d3af      	bcc.n	8000fce <HAL_PCD_Init+0x8e>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800106e:	2300      	movs	r3, #0
 8001070:	73fb      	strb	r3, [r7, #15]
 8001072:	e044      	b.n	80010fe <HAL_PCD_Init+0x1be>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8001074:	7bfa      	ldrb	r2, [r7, #15]
 8001076:	6879      	ldr	r1, [r7, #4]
 8001078:	4613      	mov	r3, r2
 800107a:	00db      	lsls	r3, r3, #3
 800107c:	4413      	add	r3, r2
 800107e:	009b      	lsls	r3, r3, #2
 8001080:	440b      	add	r3, r1
 8001082:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8001086:	2200      	movs	r2, #0
 8001088:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800108a:	7bfa      	ldrb	r2, [r7, #15]
 800108c:	6879      	ldr	r1, [r7, #4]
 800108e:	4613      	mov	r3, r2
 8001090:	00db      	lsls	r3, r3, #3
 8001092:	4413      	add	r3, r2
 8001094:	009b      	lsls	r3, r3, #2
 8001096:	440b      	add	r3, r1
 8001098:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 800109c:	7bfa      	ldrb	r2, [r7, #15]
 800109e:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80010a0:	7bfa      	ldrb	r2, [r7, #15]
 80010a2:	6879      	ldr	r1, [r7, #4]
 80010a4:	4613      	mov	r3, r2
 80010a6:	00db      	lsls	r3, r3, #3
 80010a8:	4413      	add	r3, r2
 80010aa:	009b      	lsls	r3, r3, #2
 80010ac:	440b      	add	r3, r1
 80010ae:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 80010b2:	2200      	movs	r2, #0
 80010b4:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80010b6:	7bfa      	ldrb	r2, [r7, #15]
 80010b8:	6879      	ldr	r1, [r7, #4]
 80010ba:	4613      	mov	r3, r2
 80010bc:	00db      	lsls	r3, r3, #3
 80010be:	4413      	add	r3, r2
 80010c0:	009b      	lsls	r3, r3, #2
 80010c2:	440b      	add	r3, r1
 80010c4:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 80010c8:	2200      	movs	r2, #0
 80010ca:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80010cc:	7bfa      	ldrb	r2, [r7, #15]
 80010ce:	6879      	ldr	r1, [r7, #4]
 80010d0:	4613      	mov	r3, r2
 80010d2:	00db      	lsls	r3, r3, #3
 80010d4:	4413      	add	r3, r2
 80010d6:	009b      	lsls	r3, r3, #2
 80010d8:	440b      	add	r3, r1
 80010da:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 80010de:	2200      	movs	r2, #0
 80010e0:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80010e2:	7bfa      	ldrb	r2, [r7, #15]
 80010e4:	6879      	ldr	r1, [r7, #4]
 80010e6:	4613      	mov	r3, r2
 80010e8:	00db      	lsls	r3, r3, #3
 80010ea:	4413      	add	r3, r2
 80010ec:	009b      	lsls	r3, r3, #2
 80010ee:	440b      	add	r3, r1
 80010f0:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 80010f4:	2200      	movs	r2, #0
 80010f6:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80010f8:	7bfb      	ldrb	r3, [r7, #15]
 80010fa:	3301      	adds	r3, #1
 80010fc:	73fb      	strb	r3, [r7, #15]
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	791b      	ldrb	r3, [r3, #4]
 8001102:	7bfa      	ldrb	r2, [r7, #15]
 8001104:	429a      	cmp	r2, r3
 8001106:	d3b5      	bcc.n	8001074 <HAL_PCD_Init+0x134>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	6818      	ldr	r0, [r3, #0]
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	7c1a      	ldrb	r2, [r3, #16]
 8001110:	f88d 2000 	strb.w	r2, [sp]
 8001114:	3304      	adds	r3, #4
 8001116:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001118:	f002 fd60 	bl	8003bdc <USB_DevInit>
 800111c:	4603      	mov	r3, r0
 800111e:	2b00      	cmp	r3, #0
 8001120:	d005      	beq.n	800112e <HAL_PCD_Init+0x1ee>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	2202      	movs	r2, #2
 8001126:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800112a:	2301      	movs	r3, #1
 800112c:	e013      	b.n	8001156 <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	2200      	movs	r2, #0
 8001132:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	2201      	movs	r2, #1
 8001138:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	7b1b      	ldrb	r3, [r3, #12]
 8001140:	2b01      	cmp	r3, #1
 8001142:	d102      	bne.n	800114a <HAL_PCD_Init+0x20a>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8001144:	6878      	ldr	r0, [r7, #4]
 8001146:	f001 f86d 	bl	8002224 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	681b      	ldr	r3, [r3, #0]
 800114e:	4618      	mov	r0, r3
 8001150:	f003 fd17 	bl	8004b82 <USB_DevDisconnect>

  return HAL_OK;
 8001154:	2300      	movs	r3, #0
}
 8001156:	4618      	mov	r0, r3
 8001158:	3710      	adds	r7, #16
 800115a:	46bd      	mov	sp, r7
 800115c:	bd80      	pop	{r7, pc}

0800115e <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 800115e:	b580      	push	{r7, lr}
 8001160:	b084      	sub	sp, #16
 8001162:	af00      	add	r7, sp, #0
 8001164:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS)
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	681b      	ldr	r3, [r3, #0]
 800116a:	60fb      	str	r3, [r7, #12]
#endif /* defined (USB_OTG_FS) */

  __HAL_LOCK(hpcd);
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8001172:	2b01      	cmp	r3, #1
 8001174:	d101      	bne.n	800117a <HAL_PCD_Start+0x1c>
 8001176:	2302      	movs	r3, #2
 8001178:	e01c      	b.n	80011b4 <HAL_PCD_Start+0x56>
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	2201      	movs	r2, #1
 800117e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
#if defined (USB_OTG_FS)
  if (hpcd->Init.battery_charging_enable == 1U)
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	7b5b      	ldrb	r3, [r3, #13]
 8001186:	2b01      	cmp	r3, #1
 8001188:	d105      	bne.n	8001196 <HAL_PCD_Start+0x38>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800118a:	68fb      	ldr	r3, [r7, #12]
 800118c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800118e:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8001192:	68fb      	ldr	r3, [r7, #12]
 8001194:	639a      	str	r2, [r3, #56]	@ 0x38
  }
#endif /* defined (USB_OTG_FS) */
  __HAL_PCD_ENABLE(hpcd);
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	681b      	ldr	r3, [r3, #0]
 800119a:	4618      	mov	r0, r3
 800119c:	f002 fcb0 	bl	8003b00 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	681b      	ldr	r3, [r3, #0]
 80011a4:	4618      	mov	r0, r3
 80011a6:	f003 fccb 	bl	8004b40 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	2200      	movs	r2, #0
 80011ae:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80011b2:	2300      	movs	r3, #0
}
 80011b4:	4618      	mov	r0, r3
 80011b6:	3710      	adds	r7, #16
 80011b8:	46bd      	mov	sp, r7
 80011ba:	bd80      	pop	{r7, pc}

080011bc <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80011bc:	b590      	push	{r4, r7, lr}
 80011be:	b08d      	sub	sp, #52	@ 0x34
 80011c0:	af00      	add	r7, sp, #0
 80011c2:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	681b      	ldr	r3, [r3, #0]
 80011c8:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80011ca:	6a3b      	ldr	r3, [r7, #32]
 80011cc:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	681b      	ldr	r3, [r3, #0]
 80011d2:	4618      	mov	r0, r3
 80011d4:	f003 fd89 	bl	8004cea <USB_GetMode>
 80011d8:	4603      	mov	r3, r0
 80011da:	2b00      	cmp	r3, #0
 80011dc:	f040 8481 	bne.w	8001ae2 <HAL_PCD_IRQHandler+0x926>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	681b      	ldr	r3, [r3, #0]
 80011e4:	4618      	mov	r0, r3
 80011e6:	f003 fced 	bl	8004bc4 <USB_ReadInterrupts>
 80011ea:	4603      	mov	r3, r0
 80011ec:	2b00      	cmp	r3, #0
 80011ee:	f000 8477 	beq.w	8001ae0 <HAL_PCD_IRQHandler+0x924>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 80011f2:	69fb      	ldr	r3, [r7, #28]
 80011f4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80011f8:	689b      	ldr	r3, [r3, #8]
 80011fa:	0a1b      	lsrs	r3, r3, #8
 80011fc:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	681b      	ldr	r3, [r3, #0]
 800120a:	4618      	mov	r0, r3
 800120c:	f003 fcda 	bl	8004bc4 <USB_ReadInterrupts>
 8001210:	4603      	mov	r3, r0
 8001212:	f003 0302 	and.w	r3, r3, #2
 8001216:	2b02      	cmp	r3, #2
 8001218:	d107      	bne.n	800122a <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	681b      	ldr	r3, [r3, #0]
 800121e:	695a      	ldr	r2, [r3, #20]
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	681b      	ldr	r3, [r3, #0]
 8001224:	f002 0202 	and.w	r2, r2, #2
 8001228:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	681b      	ldr	r3, [r3, #0]
 800122e:	4618      	mov	r0, r3
 8001230:	f003 fcc8 	bl	8004bc4 <USB_ReadInterrupts>
 8001234:	4603      	mov	r3, r0
 8001236:	f003 0310 	and.w	r3, r3, #16
 800123a:	2b10      	cmp	r3, #16
 800123c:	d161      	bne.n	8001302 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	681b      	ldr	r3, [r3, #0]
 8001242:	699a      	ldr	r2, [r3, #24]
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	681b      	ldr	r3, [r3, #0]
 8001248:	f022 0210 	bic.w	r2, r2, #16
 800124c:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 800124e:	6a3b      	ldr	r3, [r7, #32]
 8001250:	6a1b      	ldr	r3, [r3, #32]
 8001252:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8001254:	69bb      	ldr	r3, [r7, #24]
 8001256:	f003 020f 	and.w	r2, r3, #15
 800125a:	4613      	mov	r3, r2
 800125c:	00db      	lsls	r3, r3, #3
 800125e:	4413      	add	r3, r2
 8001260:	009b      	lsls	r3, r3, #2
 8001262:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8001266:	687a      	ldr	r2, [r7, #4]
 8001268:	4413      	add	r3, r2
 800126a:	3304      	adds	r3, #4
 800126c:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 800126e:	69bb      	ldr	r3, [r7, #24]
 8001270:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8001274:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8001278:	d124      	bne.n	80012c4 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 800127a:	69ba      	ldr	r2, [r7, #24]
 800127c:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 8001280:	4013      	ands	r3, r2
 8001282:	2b00      	cmp	r3, #0
 8001284:	d035      	beq.n	80012f2 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8001286:	697b      	ldr	r3, [r7, #20]
 8001288:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 800128a:	69bb      	ldr	r3, [r7, #24]
 800128c:	091b      	lsrs	r3, r3, #4
 800128e:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8001290:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001294:	b29b      	uxth	r3, r3
 8001296:	461a      	mov	r2, r3
 8001298:	6a38      	ldr	r0, [r7, #32]
 800129a:	f003 faff 	bl	800489c <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800129e:	697b      	ldr	r3, [r7, #20]
 80012a0:	68da      	ldr	r2, [r3, #12]
 80012a2:	69bb      	ldr	r3, [r7, #24]
 80012a4:	091b      	lsrs	r3, r3, #4
 80012a6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80012aa:	441a      	add	r2, r3
 80012ac:	697b      	ldr	r3, [r7, #20]
 80012ae:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80012b0:	697b      	ldr	r3, [r7, #20]
 80012b2:	695a      	ldr	r2, [r3, #20]
 80012b4:	69bb      	ldr	r3, [r7, #24]
 80012b6:	091b      	lsrs	r3, r3, #4
 80012b8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80012bc:	441a      	add	r2, r3
 80012be:	697b      	ldr	r3, [r7, #20]
 80012c0:	615a      	str	r2, [r3, #20]
 80012c2:	e016      	b.n	80012f2 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 80012c4:	69bb      	ldr	r3, [r7, #24]
 80012c6:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 80012ca:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80012ce:	d110      	bne.n	80012f2 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80012d6:	2208      	movs	r2, #8
 80012d8:	4619      	mov	r1, r3
 80012da:	6a38      	ldr	r0, [r7, #32]
 80012dc:	f003 fade 	bl	800489c <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80012e0:	697b      	ldr	r3, [r7, #20]
 80012e2:	695a      	ldr	r2, [r3, #20]
 80012e4:	69bb      	ldr	r3, [r7, #24]
 80012e6:	091b      	lsrs	r3, r3, #4
 80012e8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80012ec:	441a      	add	r2, r3
 80012ee:	697b      	ldr	r3, [r7, #20]
 80012f0:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	681b      	ldr	r3, [r3, #0]
 80012f6:	699a      	ldr	r2, [r3, #24]
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	681b      	ldr	r3, [r3, #0]
 80012fc:	f042 0210 	orr.w	r2, r2, #16
 8001300:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	681b      	ldr	r3, [r3, #0]
 8001306:	4618      	mov	r0, r3
 8001308:	f003 fc5c 	bl	8004bc4 <USB_ReadInterrupts>
 800130c:	4603      	mov	r3, r0
 800130e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001312:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8001316:	f040 80a7 	bne.w	8001468 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 800131a:	2300      	movs	r3, #0
 800131c:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	681b      	ldr	r3, [r3, #0]
 8001322:	4618      	mov	r0, r3
 8001324:	f003 fc61 	bl	8004bea <USB_ReadDevAllOutEpInterrupt>
 8001328:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 800132a:	e099      	b.n	8001460 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 800132c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800132e:	f003 0301 	and.w	r3, r3, #1
 8001332:	2b00      	cmp	r3, #0
 8001334:	f000 808e 	beq.w	8001454 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	681b      	ldr	r3, [r3, #0]
 800133c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800133e:	b2d2      	uxtb	r2, r2
 8001340:	4611      	mov	r1, r2
 8001342:	4618      	mov	r0, r3
 8001344:	f003 fc85 	bl	8004c52 <USB_ReadDevOutEPInterrupt>
 8001348:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 800134a:	693b      	ldr	r3, [r7, #16]
 800134c:	f003 0301 	and.w	r3, r3, #1
 8001350:	2b00      	cmp	r3, #0
 8001352:	d00c      	beq.n	800136e <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8001354:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001356:	015a      	lsls	r2, r3, #5
 8001358:	69fb      	ldr	r3, [r7, #28]
 800135a:	4413      	add	r3, r2
 800135c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001360:	461a      	mov	r2, r3
 8001362:	2301      	movs	r3, #1
 8001364:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8001366:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001368:	6878      	ldr	r0, [r7, #4]
 800136a:	f000 fe81 	bl	8002070 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 800136e:	693b      	ldr	r3, [r7, #16]
 8001370:	f003 0308 	and.w	r3, r3, #8
 8001374:	2b00      	cmp	r3, #0
 8001376:	d00c      	beq.n	8001392 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8001378:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800137a:	015a      	lsls	r2, r3, #5
 800137c:	69fb      	ldr	r3, [r7, #28]
 800137e:	4413      	add	r3, r2
 8001380:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001384:	461a      	mov	r2, r3
 8001386:	2308      	movs	r3, #8
 8001388:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 800138a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800138c:	6878      	ldr	r0, [r7, #4]
 800138e:	f000 febd 	bl	800210c <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8001392:	693b      	ldr	r3, [r7, #16]
 8001394:	f003 0310 	and.w	r3, r3, #16
 8001398:	2b00      	cmp	r3, #0
 800139a:	d008      	beq.n	80013ae <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 800139c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800139e:	015a      	lsls	r2, r3, #5
 80013a0:	69fb      	ldr	r3, [r7, #28]
 80013a2:	4413      	add	r3, r2
 80013a4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80013a8:	461a      	mov	r2, r3
 80013aa:	2310      	movs	r3, #16
 80013ac:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 80013ae:	693b      	ldr	r3, [r7, #16]
 80013b0:	f003 0302 	and.w	r3, r3, #2
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	d030      	beq.n	800141a <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 80013b8:	6a3b      	ldr	r3, [r7, #32]
 80013ba:	695b      	ldr	r3, [r3, #20]
 80013bc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80013c0:	2b80      	cmp	r3, #128	@ 0x80
 80013c2:	d109      	bne.n	80013d8 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 80013c4:	69fb      	ldr	r3, [r7, #28]
 80013c6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80013ca:	685b      	ldr	r3, [r3, #4]
 80013cc:	69fa      	ldr	r2, [r7, #28]
 80013ce:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80013d2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80013d6:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 80013d8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80013da:	4613      	mov	r3, r2
 80013dc:	00db      	lsls	r3, r3, #3
 80013de:	4413      	add	r3, r2
 80013e0:	009b      	lsls	r3, r3, #2
 80013e2:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80013e6:	687a      	ldr	r2, [r7, #4]
 80013e8:	4413      	add	r3, r2
 80013ea:	3304      	adds	r3, #4
 80013ec:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80013ee:	697b      	ldr	r3, [r7, #20]
 80013f0:	78db      	ldrb	r3, [r3, #3]
 80013f2:	2b01      	cmp	r3, #1
 80013f4:	d108      	bne.n	8001408 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 80013f6:	697b      	ldr	r3, [r7, #20]
 80013f8:	2200      	movs	r2, #0
 80013fa:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 80013fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80013fe:	b2db      	uxtb	r3, r3
 8001400:	4619      	mov	r1, r3
 8001402:	6878      	ldr	r0, [r7, #4]
 8001404:	f006 f8b4 	bl	8007570 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8001408:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800140a:	015a      	lsls	r2, r3, #5
 800140c:	69fb      	ldr	r3, [r7, #28]
 800140e:	4413      	add	r3, r2
 8001410:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001414:	461a      	mov	r2, r3
 8001416:	2302      	movs	r3, #2
 8001418:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800141a:	693b      	ldr	r3, [r7, #16]
 800141c:	f003 0320 	and.w	r3, r3, #32
 8001420:	2b00      	cmp	r3, #0
 8001422:	d008      	beq.n	8001436 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8001424:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001426:	015a      	lsls	r2, r3, #5
 8001428:	69fb      	ldr	r3, [r7, #28]
 800142a:	4413      	add	r3, r2
 800142c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001430:	461a      	mov	r2, r3
 8001432:	2320      	movs	r3, #32
 8001434:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8001436:	693b      	ldr	r3, [r7, #16]
 8001438:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800143c:	2b00      	cmp	r3, #0
 800143e:	d009      	beq.n	8001454 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8001440:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001442:	015a      	lsls	r2, r3, #5
 8001444:	69fb      	ldr	r3, [r7, #28]
 8001446:	4413      	add	r3, r2
 8001448:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800144c:	461a      	mov	r2, r3
 800144e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001452:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8001454:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001456:	3301      	adds	r3, #1
 8001458:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 800145a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800145c:	085b      	lsrs	r3, r3, #1
 800145e:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8001460:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001462:	2b00      	cmp	r3, #0
 8001464:	f47f af62 	bne.w	800132c <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	681b      	ldr	r3, [r3, #0]
 800146c:	4618      	mov	r0, r3
 800146e:	f003 fba9 	bl	8004bc4 <USB_ReadInterrupts>
 8001472:	4603      	mov	r3, r0
 8001474:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001478:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800147c:	f040 80a4 	bne.w	80015c8 <HAL_PCD_IRQHandler+0x40c>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	681b      	ldr	r3, [r3, #0]
 8001484:	4618      	mov	r0, r3
 8001486:	f003 fbca 	bl	8004c1e <USB_ReadDevAllInEpInterrupt>
 800148a:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 800148c:	2300      	movs	r3, #0
 800148e:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 8001490:	e096      	b.n	80015c0 <HAL_PCD_IRQHandler+0x404>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8001492:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001494:	f003 0301 	and.w	r3, r3, #1
 8001498:	2b00      	cmp	r3, #0
 800149a:	f000 808b 	beq.w	80015b4 <HAL_PCD_IRQHandler+0x3f8>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	681b      	ldr	r3, [r3, #0]
 80014a2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80014a4:	b2d2      	uxtb	r2, r2
 80014a6:	4611      	mov	r1, r2
 80014a8:	4618      	mov	r0, r3
 80014aa:	f003 fbf0 	bl	8004c8e <USB_ReadDevInEPInterrupt>
 80014ae:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 80014b0:	693b      	ldr	r3, [r7, #16]
 80014b2:	f003 0301 	and.w	r3, r3, #1
 80014b6:	2b00      	cmp	r3, #0
 80014b8:	d020      	beq.n	80014fc <HAL_PCD_IRQHandler+0x340>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80014ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80014bc:	f003 030f 	and.w	r3, r3, #15
 80014c0:	2201      	movs	r2, #1
 80014c2:	fa02 f303 	lsl.w	r3, r2, r3
 80014c6:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80014c8:	69fb      	ldr	r3, [r7, #28]
 80014ca:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80014ce:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80014d0:	68fb      	ldr	r3, [r7, #12]
 80014d2:	43db      	mvns	r3, r3
 80014d4:	69f9      	ldr	r1, [r7, #28]
 80014d6:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80014da:	4013      	ands	r3, r2
 80014dc:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 80014de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80014e0:	015a      	lsls	r2, r3, #5
 80014e2:	69fb      	ldr	r3, [r7, #28]
 80014e4:	4413      	add	r3, r2
 80014e6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80014ea:	461a      	mov	r2, r3
 80014ec:	2301      	movs	r3, #1
 80014ee:	6093      	str	r3, [r2, #8]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 80014f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80014f2:	b2db      	uxtb	r3, r3
 80014f4:	4619      	mov	r1, r3
 80014f6:	6878      	ldr	r0, [r7, #4]
 80014f8:	f005 ffa5 	bl	8007446 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 80014fc:	693b      	ldr	r3, [r7, #16]
 80014fe:	f003 0308 	and.w	r3, r3, #8
 8001502:	2b00      	cmp	r3, #0
 8001504:	d008      	beq.n	8001518 <HAL_PCD_IRQHandler+0x35c>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8001506:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001508:	015a      	lsls	r2, r3, #5
 800150a:	69fb      	ldr	r3, [r7, #28]
 800150c:	4413      	add	r3, r2
 800150e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8001512:	461a      	mov	r2, r3
 8001514:	2308      	movs	r3, #8
 8001516:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8001518:	693b      	ldr	r3, [r7, #16]
 800151a:	f003 0310 	and.w	r3, r3, #16
 800151e:	2b00      	cmp	r3, #0
 8001520:	d008      	beq.n	8001534 <HAL_PCD_IRQHandler+0x378>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8001522:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001524:	015a      	lsls	r2, r3, #5
 8001526:	69fb      	ldr	r3, [r7, #28]
 8001528:	4413      	add	r3, r2
 800152a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800152e:	461a      	mov	r2, r3
 8001530:	2310      	movs	r3, #16
 8001532:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8001534:	693b      	ldr	r3, [r7, #16]
 8001536:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800153a:	2b00      	cmp	r3, #0
 800153c:	d008      	beq.n	8001550 <HAL_PCD_IRQHandler+0x394>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 800153e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001540:	015a      	lsls	r2, r3, #5
 8001542:	69fb      	ldr	r3, [r7, #28]
 8001544:	4413      	add	r3, r2
 8001546:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800154a:	461a      	mov	r2, r3
 800154c:	2340      	movs	r3, #64	@ 0x40
 800154e:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8001550:	693b      	ldr	r3, [r7, #16]
 8001552:	f003 0302 	and.w	r3, r3, #2
 8001556:	2b00      	cmp	r3, #0
 8001558:	d023      	beq.n	80015a2 <HAL_PCD_IRQHandler+0x3e6>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 800155a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800155c:	6a38      	ldr	r0, [r7, #32]
 800155e:	f002 fc85 	bl	8003e6c <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8001562:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001564:	4613      	mov	r3, r2
 8001566:	00db      	lsls	r3, r3, #3
 8001568:	4413      	add	r3, r2
 800156a:	009b      	lsls	r3, r3, #2
 800156c:	3310      	adds	r3, #16
 800156e:	687a      	ldr	r2, [r7, #4]
 8001570:	4413      	add	r3, r2
 8001572:	3304      	adds	r3, #4
 8001574:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8001576:	697b      	ldr	r3, [r7, #20]
 8001578:	78db      	ldrb	r3, [r3, #3]
 800157a:	2b01      	cmp	r3, #1
 800157c:	d108      	bne.n	8001590 <HAL_PCD_IRQHandler+0x3d4>
            {
              ep->is_iso_incomplete = 0U;
 800157e:	697b      	ldr	r3, [r7, #20]
 8001580:	2200      	movs	r2, #0
 8001582:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8001584:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001586:	b2db      	uxtb	r3, r3
 8001588:	4619      	mov	r1, r3
 800158a:	6878      	ldr	r0, [r7, #4]
 800158c:	f006 f802 	bl	8007594 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8001590:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001592:	015a      	lsls	r2, r3, #5
 8001594:	69fb      	ldr	r3, [r7, #28]
 8001596:	4413      	add	r3, r2
 8001598:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800159c:	461a      	mov	r2, r3
 800159e:	2302      	movs	r3, #2
 80015a0:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 80015a2:	693b      	ldr	r3, [r7, #16]
 80015a4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80015a8:	2b00      	cmp	r3, #0
 80015aa:	d003      	beq.n	80015b4 <HAL_PCD_IRQHandler+0x3f8>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 80015ac:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80015ae:	6878      	ldr	r0, [r7, #4]
 80015b0:	f000 fcd6 	bl	8001f60 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 80015b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015b6:	3301      	adds	r3, #1
 80015b8:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 80015ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80015bc:	085b      	lsrs	r3, r3, #1
 80015be:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 80015c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80015c2:	2b00      	cmp	r3, #0
 80015c4:	f47f af65 	bne.w	8001492 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	4618      	mov	r0, r3
 80015ce:	f003 faf9 	bl	8004bc4 <USB_ReadInterrupts>
 80015d2:	4603      	mov	r3, r0
 80015d4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80015d8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80015dc:	d122      	bne.n	8001624 <HAL_PCD_IRQHandler+0x468>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80015de:	69fb      	ldr	r3, [r7, #28]
 80015e0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80015e4:	685b      	ldr	r3, [r3, #4]
 80015e6:	69fa      	ldr	r2, [r7, #28]
 80015e8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80015ec:	f023 0301 	bic.w	r3, r3, #1
 80015f0:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 80015f8:	2b01      	cmp	r3, #1
 80015fa:	d108      	bne.n	800160e <HAL_PCD_IRQHandler+0x452>
      {
        hpcd->LPM_State = LPM_L0;
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	2200      	movs	r2, #0
 8001600:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8001604:	2100      	movs	r1, #0
 8001606:	6878      	ldr	r0, [r7, #4]
 8001608:	f006 fa36 	bl	8007a78 <HAL_PCDEx_LPM_Callback>
 800160c:	e002      	b.n	8001614 <HAL_PCD_IRQHandler+0x458>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 800160e:	6878      	ldr	r0, [r7, #4]
 8001610:	f005 ff86 	bl	8007520 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	695a      	ldr	r2, [r3, #20]
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 8001622:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	4618      	mov	r0, r3
 800162a:	f003 facb 	bl	8004bc4 <USB_ReadInterrupts>
 800162e:	4603      	mov	r3, r0
 8001630:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001634:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8001638:	d112      	bne.n	8001660 <HAL_PCD_IRQHandler+0x4a4>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 800163a:	69fb      	ldr	r3, [r7, #28]
 800163c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001640:	689b      	ldr	r3, [r3, #8]
 8001642:	f003 0301 	and.w	r3, r3, #1
 8001646:	2b01      	cmp	r3, #1
 8001648:	d102      	bne.n	8001650 <HAL_PCD_IRQHandler+0x494>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 800164a:	6878      	ldr	r0, [r7, #4]
 800164c:	f005 ff42 	bl	80074d4 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	695a      	ldr	r2, [r3, #20]
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 800165e:	615a      	str	r2, [r3, #20]
    }

    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	4618      	mov	r0, r3
 8001666:	f003 faad 	bl	8004bc4 <USB_ReadInterrupts>
 800166a:	4603      	mov	r3, r0
 800166c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8001670:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8001674:	d121      	bne.n	80016ba <HAL_PCD_IRQHandler+0x4fe>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	681b      	ldr	r3, [r3, #0]
 800167a:	695a      	ldr	r2, [r3, #20]
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	f002 6200 	and.w	r2, r2, #134217728	@ 0x8000000
 8001684:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 800168c:	2b00      	cmp	r3, #0
 800168e:	d111      	bne.n	80016b4 <HAL_PCD_IRQHandler+0x4f8>
      {
        hpcd->LPM_State = LPM_L1;
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	2201      	movs	r2, #1
 8001694:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800169e:	089b      	lsrs	r3, r3, #2
 80016a0:	f003 020f 	and.w	r2, r3, #15
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	f8c3 24d0 	str.w	r2, [r3, #1232]	@ 0x4d0

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 80016aa:	2101      	movs	r1, #1
 80016ac:	6878      	ldr	r0, [r7, #4]
 80016ae:	f006 f9e3 	bl	8007a78 <HAL_PCDEx_LPM_Callback>
 80016b2:	e002      	b.n	80016ba <HAL_PCD_IRQHandler+0x4fe>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 80016b4:	6878      	ldr	r0, [r7, #4]
 80016b6:	f005 ff0d 	bl	80074d4 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	4618      	mov	r0, r3
 80016c0:	f003 fa80 	bl	8004bc4 <USB_ReadInterrupts>
 80016c4:	4603      	mov	r3, r0
 80016c6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80016ca:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80016ce:	f040 80b6 	bne.w	800183e <HAL_PCD_IRQHandler+0x682>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80016d2:	69fb      	ldr	r3, [r7, #28]
 80016d4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80016d8:	685b      	ldr	r3, [r3, #4]
 80016da:	69fa      	ldr	r2, [r7, #28]
 80016dc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80016e0:	f023 0301 	bic.w	r3, r3, #1
 80016e4:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	2110      	movs	r1, #16
 80016ec:	4618      	mov	r0, r3
 80016ee:	f002 fbbd 	bl	8003e6c <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80016f2:	2300      	movs	r3, #0
 80016f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80016f6:	e046      	b.n	8001786 <HAL_PCD_IRQHandler+0x5ca>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 80016f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80016fa:	015a      	lsls	r2, r3, #5
 80016fc:	69fb      	ldr	r3, [r7, #28]
 80016fe:	4413      	add	r3, r2
 8001700:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8001704:	461a      	mov	r2, r3
 8001706:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800170a:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800170c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800170e:	015a      	lsls	r2, r3, #5
 8001710:	69fb      	ldr	r3, [r7, #28]
 8001712:	4413      	add	r3, r2
 8001714:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8001718:	681b      	ldr	r3, [r3, #0]
 800171a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800171c:	0151      	lsls	r1, r2, #5
 800171e:	69fa      	ldr	r2, [r7, #28]
 8001720:	440a      	add	r2, r1
 8001722:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8001726:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800172a:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 800172c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800172e:	015a      	lsls	r2, r3, #5
 8001730:	69fb      	ldr	r3, [r7, #28]
 8001732:	4413      	add	r3, r2
 8001734:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001738:	461a      	mov	r2, r3
 800173a:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800173e:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8001740:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001742:	015a      	lsls	r2, r3, #5
 8001744:	69fb      	ldr	r3, [r7, #28]
 8001746:	4413      	add	r3, r2
 8001748:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800174c:	681b      	ldr	r3, [r3, #0]
 800174e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001750:	0151      	lsls	r1, r2, #5
 8001752:	69fa      	ldr	r2, [r7, #28]
 8001754:	440a      	add	r2, r1
 8001756:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800175a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800175e:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8001760:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001762:	015a      	lsls	r2, r3, #5
 8001764:	69fb      	ldr	r3, [r7, #28]
 8001766:	4413      	add	r3, r2
 8001768:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001770:	0151      	lsls	r1, r2, #5
 8001772:	69fa      	ldr	r2, [r7, #28]
 8001774:	440a      	add	r2, r1
 8001776:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800177a:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800177e:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001780:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001782:	3301      	adds	r3, #1
 8001784:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	791b      	ldrb	r3, [r3, #4]
 800178a:	461a      	mov	r2, r3
 800178c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800178e:	4293      	cmp	r3, r2
 8001790:	d3b2      	bcc.n	80016f8 <HAL_PCD_IRQHandler+0x53c>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8001792:	69fb      	ldr	r3, [r7, #28]
 8001794:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001798:	69db      	ldr	r3, [r3, #28]
 800179a:	69fa      	ldr	r2, [r7, #28]
 800179c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80017a0:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 80017a4:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	7bdb      	ldrb	r3, [r3, #15]
 80017aa:	2b00      	cmp	r3, #0
 80017ac:	d016      	beq.n	80017dc <HAL_PCD_IRQHandler+0x620>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 80017ae:	69fb      	ldr	r3, [r7, #28]
 80017b0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80017b4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80017b8:	69fa      	ldr	r2, [r7, #28]
 80017ba:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80017be:	f043 030b 	orr.w	r3, r3, #11
 80017c2:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 80017c6:	69fb      	ldr	r3, [r7, #28]
 80017c8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80017cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80017ce:	69fa      	ldr	r2, [r7, #28]
 80017d0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80017d4:	f043 030b 	orr.w	r3, r3, #11
 80017d8:	6453      	str	r3, [r2, #68]	@ 0x44
 80017da:	e015      	b.n	8001808 <HAL_PCD_IRQHandler+0x64c>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 80017dc:	69fb      	ldr	r3, [r7, #28]
 80017de:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80017e2:	695b      	ldr	r3, [r3, #20]
 80017e4:	69fa      	ldr	r2, [r7, #28]
 80017e6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80017ea:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80017ee:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 80017f2:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 80017f4:	69fb      	ldr	r3, [r7, #28]
 80017f6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80017fa:	691b      	ldr	r3, [r3, #16]
 80017fc:	69fa      	ldr	r2, [r7, #28]
 80017fe:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8001802:	f043 030b 	orr.w	r3, r3, #11
 8001806:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8001808:	69fb      	ldr	r3, [r7, #28]
 800180a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	69fa      	ldr	r2, [r7, #28]
 8001812:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8001816:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800181a:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	681a      	ldr	r2, [r3, #0]
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8001826:	4619      	mov	r1, r3
 8001828:	4610      	mov	r0, r2
 800182a:	f003 fa8f 	bl	8004d4c <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	695a      	ldr	r2, [r3, #20]
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	681b      	ldr	r3, [r3, #0]
 8001838:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 800183c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	4618      	mov	r0, r3
 8001844:	f003 f9be 	bl	8004bc4 <USB_ReadInterrupts>
 8001848:	4603      	mov	r3, r0
 800184a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800184e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001852:	d123      	bne.n	800189c <HAL_PCD_IRQHandler+0x6e0>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	4618      	mov	r0, r3
 800185a:	f003 fa54 	bl	8004d06 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	4618      	mov	r0, r3
 8001864:	f002 fb7b 	bl	8003f5e <USB_GetDevSpeed>
 8001868:	4603      	mov	r3, r0
 800186a:	461a      	mov	r2, r3
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	681c      	ldr	r4, [r3, #0]
 8001874:	f001 fb34 	bl	8002ee0 <HAL_RCC_GetHCLKFreq>
 8001878:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800187e:	461a      	mov	r2, r3
 8001880:	4620      	mov	r0, r4
 8001882:	f002 f8a1 	bl	80039c8 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8001886:	6878      	ldr	r0, [r7, #4]
 8001888:	f005 fe05 	bl	8007496 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	695a      	ldr	r2, [r3, #20]
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 800189a:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	4618      	mov	r0, r3
 80018a2:	f003 f98f 	bl	8004bc4 <USB_ReadInterrupts>
 80018a6:	4603      	mov	r3, r0
 80018a8:	f003 0308 	and.w	r3, r3, #8
 80018ac:	2b08      	cmp	r3, #8
 80018ae:	d10a      	bne.n	80018c6 <HAL_PCD_IRQHandler+0x70a>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 80018b0:	6878      	ldr	r0, [r7, #4]
 80018b2:	f005 fde2 	bl	800747a <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	695a      	ldr	r2, [r3, #20]
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	f002 0208 	and.w	r2, r2, #8
 80018c4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	4618      	mov	r0, r3
 80018cc:	f003 f97a 	bl	8004bc4 <USB_ReadInterrupts>
 80018d0:	4603      	mov	r3, r0
 80018d2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80018d6:	2b80      	cmp	r3, #128	@ 0x80
 80018d8:	d123      	bne.n	8001922 <HAL_PCD_IRQHandler+0x766>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 80018da:	6a3b      	ldr	r3, [r7, #32]
 80018dc:	699b      	ldr	r3, [r3, #24]
 80018de:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80018e2:	6a3b      	ldr	r3, [r7, #32]
 80018e4:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80018e6:	2301      	movs	r3, #1
 80018e8:	627b      	str	r3, [r7, #36]	@ 0x24
 80018ea:	e014      	b.n	8001916 <HAL_PCD_IRQHandler+0x75a>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 80018ec:	6879      	ldr	r1, [r7, #4]
 80018ee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80018f0:	4613      	mov	r3, r2
 80018f2:	00db      	lsls	r3, r3, #3
 80018f4:	4413      	add	r3, r2
 80018f6:	009b      	lsls	r3, r3, #2
 80018f8:	440b      	add	r3, r1
 80018fa:	f203 2357 	addw	r3, r3, #599	@ 0x257
 80018fe:	781b      	ldrb	r3, [r3, #0]
 8001900:	2b01      	cmp	r3, #1
 8001902:	d105      	bne.n	8001910 <HAL_PCD_IRQHandler+0x754>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8001904:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001906:	b2db      	uxtb	r3, r3
 8001908:	4619      	mov	r1, r3
 800190a:	6878      	ldr	r0, [r7, #4]
 800190c:	f000 faf7 	bl	8001efe <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8001910:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001912:	3301      	adds	r3, #1
 8001914:	627b      	str	r3, [r7, #36]	@ 0x24
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	791b      	ldrb	r3, [r3, #4]
 800191a:	461a      	mov	r2, r3
 800191c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800191e:	4293      	cmp	r3, r2
 8001920:	d3e4      	bcc.n	80018ec <HAL_PCD_IRQHandler+0x730>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	4618      	mov	r0, r3
 8001928:	f003 f94c 	bl	8004bc4 <USB_ReadInterrupts>
 800192c:	4603      	mov	r3, r0
 800192e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001932:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8001936:	d13c      	bne.n	80019b2 <HAL_PCD_IRQHandler+0x7f6>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8001938:	2301      	movs	r3, #1
 800193a:	627b      	str	r3, [r7, #36]	@ 0x24
 800193c:	e02b      	b.n	8001996 <HAL_PCD_IRQHandler+0x7da>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 800193e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001940:	015a      	lsls	r2, r3, #5
 8001942:	69fb      	ldr	r3, [r7, #28]
 8001944:	4413      	add	r3, r2
 8001946:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800194e:	6879      	ldr	r1, [r7, #4]
 8001950:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001952:	4613      	mov	r3, r2
 8001954:	00db      	lsls	r3, r3, #3
 8001956:	4413      	add	r3, r2
 8001958:	009b      	lsls	r3, r3, #2
 800195a:	440b      	add	r3, r1
 800195c:	3318      	adds	r3, #24
 800195e:	781b      	ldrb	r3, [r3, #0]
 8001960:	2b01      	cmp	r3, #1
 8001962:	d115      	bne.n	8001990 <HAL_PCD_IRQHandler+0x7d4>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8001964:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8001966:	2b00      	cmp	r3, #0
 8001968:	da12      	bge.n	8001990 <HAL_PCD_IRQHandler+0x7d4>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 800196a:	6879      	ldr	r1, [r7, #4]
 800196c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800196e:	4613      	mov	r3, r2
 8001970:	00db      	lsls	r3, r3, #3
 8001972:	4413      	add	r3, r2
 8001974:	009b      	lsls	r3, r3, #2
 8001976:	440b      	add	r3, r1
 8001978:	3317      	adds	r3, #23
 800197a:	2201      	movs	r2, #1
 800197c:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 800197e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001980:	b2db      	uxtb	r3, r3
 8001982:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001986:	b2db      	uxtb	r3, r3
 8001988:	4619      	mov	r1, r3
 800198a:	6878      	ldr	r0, [r7, #4]
 800198c:	f000 fab7 	bl	8001efe <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8001990:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001992:	3301      	adds	r3, #1
 8001994:	627b      	str	r3, [r7, #36]	@ 0x24
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	791b      	ldrb	r3, [r3, #4]
 800199a:	461a      	mov	r2, r3
 800199c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800199e:	4293      	cmp	r3, r2
 80019a0:	d3cd      	bcc.n	800193e <HAL_PCD_IRQHandler+0x782>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	695a      	ldr	r2, [r3, #20]
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 80019b0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	4618      	mov	r0, r3
 80019b8:	f003 f904 	bl	8004bc4 <USB_ReadInterrupts>
 80019bc:	4603      	mov	r3, r0
 80019be:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80019c2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80019c6:	d156      	bne.n	8001a76 <HAL_PCD_IRQHandler+0x8ba>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80019c8:	2301      	movs	r3, #1
 80019ca:	627b      	str	r3, [r7, #36]	@ 0x24
 80019cc:	e045      	b.n	8001a5a <HAL_PCD_IRQHandler+0x89e>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 80019ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019d0:	015a      	lsls	r2, r3, #5
 80019d2:	69fb      	ldr	r3, [r7, #28]
 80019d4:	4413      	add	r3, r2
 80019d6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 80019de:	6879      	ldr	r1, [r7, #4]
 80019e0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80019e2:	4613      	mov	r3, r2
 80019e4:	00db      	lsls	r3, r3, #3
 80019e6:	4413      	add	r3, r2
 80019e8:	009b      	lsls	r3, r3, #2
 80019ea:	440b      	add	r3, r1
 80019ec:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 80019f0:	781b      	ldrb	r3, [r3, #0]
 80019f2:	2b01      	cmp	r3, #1
 80019f4:	d12e      	bne.n	8001a54 <HAL_PCD_IRQHandler+0x898>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 80019f6:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 80019f8:	2b00      	cmp	r3, #0
 80019fa:	da2b      	bge.n	8001a54 <HAL_PCD_IRQHandler+0x898>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 80019fc:	69bb      	ldr	r3, [r7, #24]
 80019fe:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 8001a08:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8001a0c:	429a      	cmp	r2, r3
 8001a0e:	d121      	bne.n	8001a54 <HAL_PCD_IRQHandler+0x898>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8001a10:	6879      	ldr	r1, [r7, #4]
 8001a12:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001a14:	4613      	mov	r3, r2
 8001a16:	00db      	lsls	r3, r3, #3
 8001a18:	4413      	add	r3, r2
 8001a1a:	009b      	lsls	r3, r3, #2
 8001a1c:	440b      	add	r3, r1
 8001a1e:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8001a22:	2201      	movs	r2, #1
 8001a24:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8001a26:	6a3b      	ldr	r3, [r7, #32]
 8001a28:	699b      	ldr	r3, [r3, #24]
 8001a2a:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8001a2e:	6a3b      	ldr	r3, [r7, #32]
 8001a30:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8001a32:	6a3b      	ldr	r3, [r7, #32]
 8001a34:	695b      	ldr	r3, [r3, #20]
 8001a36:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d10a      	bne.n	8001a54 <HAL_PCD_IRQHandler+0x898>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8001a3e:	69fb      	ldr	r3, [r7, #28]
 8001a40:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001a44:	685b      	ldr	r3, [r3, #4]
 8001a46:	69fa      	ldr	r2, [r7, #28]
 8001a48:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8001a4c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001a50:	6053      	str	r3, [r2, #4]
            break;
 8001a52:	e008      	b.n	8001a66 <HAL_PCD_IRQHandler+0x8aa>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8001a54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a56:	3301      	adds	r3, #1
 8001a58:	627b      	str	r3, [r7, #36]	@ 0x24
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	791b      	ldrb	r3, [r3, #4]
 8001a5e:	461a      	mov	r2, r3
 8001a60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a62:	4293      	cmp	r3, r2
 8001a64:	d3b3      	bcc.n	80019ce <HAL_PCD_IRQHandler+0x812>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	695a      	ldr	r2, [r3, #20]
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 8001a74:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	4618      	mov	r0, r3
 8001a7c:	f003 f8a2 	bl	8004bc4 <USB_ReadInterrupts>
 8001a80:	4603      	mov	r3, r0
 8001a82:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8001a86:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001a8a:	d10a      	bne.n	8001aa2 <HAL_PCD_IRQHandler+0x8e6>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8001a8c:	6878      	ldr	r0, [r7, #4]
 8001a8e:	f005 fd93 	bl	80075b8 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	695a      	ldr	r2, [r3, #20]
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8001aa0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	4618      	mov	r0, r3
 8001aa8:	f003 f88c 	bl	8004bc4 <USB_ReadInterrupts>
 8001aac:	4603      	mov	r3, r0
 8001aae:	f003 0304 	and.w	r3, r3, #4
 8001ab2:	2b04      	cmp	r3, #4
 8001ab4:	d115      	bne.n	8001ae2 <HAL_PCD_IRQHandler+0x926>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	685b      	ldr	r3, [r3, #4]
 8001abc:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8001abe:	69bb      	ldr	r3, [r7, #24]
 8001ac0:	f003 0304 	and.w	r3, r3, #4
 8001ac4:	2b00      	cmp	r3, #0
 8001ac6:	d002      	beq.n	8001ace <HAL_PCD_IRQHandler+0x912>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8001ac8:	6878      	ldr	r0, [r7, #4]
 8001aca:	f005 fd83 	bl	80075d4 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	6859      	ldr	r1, [r3, #4]
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	69ba      	ldr	r2, [r7, #24]
 8001ada:	430a      	orrs	r2, r1
 8001adc:	605a      	str	r2, [r3, #4]
 8001ade:	e000      	b.n	8001ae2 <HAL_PCD_IRQHandler+0x926>
      return;
 8001ae0:	bf00      	nop
    }
  }
}
 8001ae2:	3734      	adds	r7, #52	@ 0x34
 8001ae4:	46bd      	mov	sp, r7
 8001ae6:	bd90      	pop	{r4, r7, pc}

08001ae8 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8001ae8:	b580      	push	{r7, lr}
 8001aea:	b082      	sub	sp, #8
 8001aec:	af00      	add	r7, sp, #0
 8001aee:	6078      	str	r0, [r7, #4]
 8001af0:	460b      	mov	r3, r1
 8001af2:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8001afa:	2b01      	cmp	r3, #1
 8001afc:	d101      	bne.n	8001b02 <HAL_PCD_SetAddress+0x1a>
 8001afe:	2302      	movs	r3, #2
 8001b00:	e012      	b.n	8001b28 <HAL_PCD_SetAddress+0x40>
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	2201      	movs	r2, #1
 8001b06:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	78fa      	ldrb	r2, [r7, #3]
 8001b0e:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	78fa      	ldrb	r2, [r7, #3]
 8001b16:	4611      	mov	r1, r2
 8001b18:	4618      	mov	r0, r3
 8001b1a:	f002 ffeb 	bl	8004af4 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	2200      	movs	r2, #0
 8001b22:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8001b26:	2300      	movs	r3, #0
}
 8001b28:	4618      	mov	r0, r3
 8001b2a:	3708      	adds	r7, #8
 8001b2c:	46bd      	mov	sp, r7
 8001b2e:	bd80      	pop	{r7, pc}

08001b30 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8001b30:	b580      	push	{r7, lr}
 8001b32:	b084      	sub	sp, #16
 8001b34:	af00      	add	r7, sp, #0
 8001b36:	6078      	str	r0, [r7, #4]
 8001b38:	4608      	mov	r0, r1
 8001b3a:	4611      	mov	r1, r2
 8001b3c:	461a      	mov	r2, r3
 8001b3e:	4603      	mov	r3, r0
 8001b40:	70fb      	strb	r3, [r7, #3]
 8001b42:	460b      	mov	r3, r1
 8001b44:	803b      	strh	r3, [r7, #0]
 8001b46:	4613      	mov	r3, r2
 8001b48:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8001b4a:	2300      	movs	r3, #0
 8001b4c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8001b4e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	da0f      	bge.n	8001b76 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001b56:	78fb      	ldrb	r3, [r7, #3]
 8001b58:	f003 020f 	and.w	r2, r3, #15
 8001b5c:	4613      	mov	r3, r2
 8001b5e:	00db      	lsls	r3, r3, #3
 8001b60:	4413      	add	r3, r2
 8001b62:	009b      	lsls	r3, r3, #2
 8001b64:	3310      	adds	r3, #16
 8001b66:	687a      	ldr	r2, [r7, #4]
 8001b68:	4413      	add	r3, r2
 8001b6a:	3304      	adds	r3, #4
 8001b6c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8001b6e:	68fb      	ldr	r3, [r7, #12]
 8001b70:	2201      	movs	r2, #1
 8001b72:	705a      	strb	r2, [r3, #1]
 8001b74:	e00f      	b.n	8001b96 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001b76:	78fb      	ldrb	r3, [r7, #3]
 8001b78:	f003 020f 	and.w	r2, r3, #15
 8001b7c:	4613      	mov	r3, r2
 8001b7e:	00db      	lsls	r3, r3, #3
 8001b80:	4413      	add	r3, r2
 8001b82:	009b      	lsls	r3, r3, #2
 8001b84:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8001b88:	687a      	ldr	r2, [r7, #4]
 8001b8a:	4413      	add	r3, r2
 8001b8c:	3304      	adds	r3, #4
 8001b8e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8001b90:	68fb      	ldr	r3, [r7, #12]
 8001b92:	2200      	movs	r2, #0
 8001b94:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8001b96:	78fb      	ldrb	r3, [r7, #3]
 8001b98:	f003 030f 	and.w	r3, r3, #15
 8001b9c:	b2da      	uxtb	r2, r3
 8001b9e:	68fb      	ldr	r3, [r7, #12]
 8001ba0:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8001ba2:	883b      	ldrh	r3, [r7, #0]
 8001ba4:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8001ba8:	68fb      	ldr	r3, [r7, #12]
 8001baa:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8001bac:	68fb      	ldr	r3, [r7, #12]
 8001bae:	78ba      	ldrb	r2, [r7, #2]
 8001bb0:	711a      	strb	r2, [r3, #4]

#if defined (USB_OTG_FS)
  if (ep->is_in != 0U)
 8001bb2:	68fb      	ldr	r3, [r7, #12]
 8001bb4:	785b      	ldrb	r3, [r3, #1]
 8001bb6:	2b00      	cmp	r3, #0
 8001bb8:	d004      	beq.n	8001bc4 <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8001bba:	68fb      	ldr	r3, [r7, #12]
 8001bbc:	781b      	ldrb	r3, [r3, #0]
 8001bbe:	461a      	mov	r2, r3
 8001bc0:	68fb      	ldr	r3, [r7, #12]
 8001bc2:	835a      	strh	r2, [r3, #26]
  }
#endif /* defined (USB_OTG_FS) */

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8001bc4:	78bb      	ldrb	r3, [r7, #2]
 8001bc6:	2b02      	cmp	r3, #2
 8001bc8:	d102      	bne.n	8001bd0 <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 8001bca:	68fb      	ldr	r3, [r7, #12]
 8001bcc:	2200      	movs	r2, #0
 8001bce:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8001bd6:	2b01      	cmp	r3, #1
 8001bd8:	d101      	bne.n	8001bde <HAL_PCD_EP_Open+0xae>
 8001bda:	2302      	movs	r3, #2
 8001bdc:	e00e      	b.n	8001bfc <HAL_PCD_EP_Open+0xcc>
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	2201      	movs	r2, #1
 8001be2:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	68f9      	ldr	r1, [r7, #12]
 8001bec:	4618      	mov	r0, r3
 8001bee:	f002 f9d5 	bl	8003f9c <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	2200      	movs	r2, #0
 8001bf6:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 8001bfa:	7afb      	ldrb	r3, [r7, #11]
}
 8001bfc:	4618      	mov	r0, r3
 8001bfe:	3710      	adds	r7, #16
 8001c00:	46bd      	mov	sp, r7
 8001c02:	bd80      	pop	{r7, pc}

08001c04 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8001c04:	b580      	push	{r7, lr}
 8001c06:	b084      	sub	sp, #16
 8001c08:	af00      	add	r7, sp, #0
 8001c0a:	6078      	str	r0, [r7, #4]
 8001c0c:	460b      	mov	r3, r1
 8001c0e:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8001c10:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001c14:	2b00      	cmp	r3, #0
 8001c16:	da0f      	bge.n	8001c38 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001c18:	78fb      	ldrb	r3, [r7, #3]
 8001c1a:	f003 020f 	and.w	r2, r3, #15
 8001c1e:	4613      	mov	r3, r2
 8001c20:	00db      	lsls	r3, r3, #3
 8001c22:	4413      	add	r3, r2
 8001c24:	009b      	lsls	r3, r3, #2
 8001c26:	3310      	adds	r3, #16
 8001c28:	687a      	ldr	r2, [r7, #4]
 8001c2a:	4413      	add	r3, r2
 8001c2c:	3304      	adds	r3, #4
 8001c2e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8001c30:	68fb      	ldr	r3, [r7, #12]
 8001c32:	2201      	movs	r2, #1
 8001c34:	705a      	strb	r2, [r3, #1]
 8001c36:	e00f      	b.n	8001c58 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001c38:	78fb      	ldrb	r3, [r7, #3]
 8001c3a:	f003 020f 	and.w	r2, r3, #15
 8001c3e:	4613      	mov	r3, r2
 8001c40:	00db      	lsls	r3, r3, #3
 8001c42:	4413      	add	r3, r2
 8001c44:	009b      	lsls	r3, r3, #2
 8001c46:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8001c4a:	687a      	ldr	r2, [r7, #4]
 8001c4c:	4413      	add	r3, r2
 8001c4e:	3304      	adds	r3, #4
 8001c50:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8001c52:	68fb      	ldr	r3, [r7, #12]
 8001c54:	2200      	movs	r2, #0
 8001c56:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8001c58:	78fb      	ldrb	r3, [r7, #3]
 8001c5a:	f003 030f 	and.w	r3, r3, #15
 8001c5e:	b2da      	uxtb	r2, r3
 8001c60:	68fb      	ldr	r3, [r7, #12]
 8001c62:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8001c6a:	2b01      	cmp	r3, #1
 8001c6c:	d101      	bne.n	8001c72 <HAL_PCD_EP_Close+0x6e>
 8001c6e:	2302      	movs	r3, #2
 8001c70:	e00e      	b.n	8001c90 <HAL_PCD_EP_Close+0x8c>
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	2201      	movs	r2, #1
 8001c76:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	68f9      	ldr	r1, [r7, #12]
 8001c80:	4618      	mov	r0, r3
 8001c82:	f002 fa13 	bl	80040ac <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	2200      	movs	r2, #0
 8001c8a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 8001c8e:	2300      	movs	r3, #0
}
 8001c90:	4618      	mov	r0, r3
 8001c92:	3710      	adds	r7, #16
 8001c94:	46bd      	mov	sp, r7
 8001c96:	bd80      	pop	{r7, pc}

08001c98 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8001c98:	b580      	push	{r7, lr}
 8001c9a:	b086      	sub	sp, #24
 8001c9c:	af00      	add	r7, sp, #0
 8001c9e:	60f8      	str	r0, [r7, #12]
 8001ca0:	607a      	str	r2, [r7, #4]
 8001ca2:	603b      	str	r3, [r7, #0]
 8001ca4:	460b      	mov	r3, r1
 8001ca6:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001ca8:	7afb      	ldrb	r3, [r7, #11]
 8001caa:	f003 020f 	and.w	r2, r3, #15
 8001cae:	4613      	mov	r3, r2
 8001cb0:	00db      	lsls	r3, r3, #3
 8001cb2:	4413      	add	r3, r2
 8001cb4:	009b      	lsls	r3, r3, #2
 8001cb6:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8001cba:	68fa      	ldr	r2, [r7, #12]
 8001cbc:	4413      	add	r3, r2
 8001cbe:	3304      	adds	r3, #4
 8001cc0:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8001cc2:	697b      	ldr	r3, [r7, #20]
 8001cc4:	687a      	ldr	r2, [r7, #4]
 8001cc6:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8001cc8:	697b      	ldr	r3, [r7, #20]
 8001cca:	683a      	ldr	r2, [r7, #0]
 8001ccc:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8001cce:	697b      	ldr	r3, [r7, #20]
 8001cd0:	2200      	movs	r2, #0
 8001cd2:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 8001cd4:	697b      	ldr	r3, [r7, #20]
 8001cd6:	2200      	movs	r2, #0
 8001cd8:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8001cda:	7afb      	ldrb	r3, [r7, #11]
 8001cdc:	f003 030f 	and.w	r3, r3, #15
 8001ce0:	b2da      	uxtb	r2, r3
 8001ce2:	697b      	ldr	r3, [r7, #20]
 8001ce4:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8001ce6:	68fb      	ldr	r3, [r7, #12]
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	6979      	ldr	r1, [r7, #20]
 8001cec:	4618      	mov	r0, r3
 8001cee:	f002 fab9 	bl	8004264 <USB_EPStartXfer>

  return HAL_OK;
 8001cf2:	2300      	movs	r3, #0
}
 8001cf4:	4618      	mov	r0, r3
 8001cf6:	3718      	adds	r7, #24
 8001cf8:	46bd      	mov	sp, r7
 8001cfa:	bd80      	pop	{r7, pc}

08001cfc <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8001cfc:	b480      	push	{r7}
 8001cfe:	b083      	sub	sp, #12
 8001d00:	af00      	add	r7, sp, #0
 8001d02:	6078      	str	r0, [r7, #4]
 8001d04:	460b      	mov	r3, r1
 8001d06:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8001d08:	78fb      	ldrb	r3, [r7, #3]
 8001d0a:	f003 020f 	and.w	r2, r3, #15
 8001d0e:	6879      	ldr	r1, [r7, #4]
 8001d10:	4613      	mov	r3, r2
 8001d12:	00db      	lsls	r3, r3, #3
 8001d14:	4413      	add	r3, r2
 8001d16:	009b      	lsls	r3, r3, #2
 8001d18:	440b      	add	r3, r1
 8001d1a:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 8001d1e:	681b      	ldr	r3, [r3, #0]
}
 8001d20:	4618      	mov	r0, r3
 8001d22:	370c      	adds	r7, #12
 8001d24:	46bd      	mov	sp, r7
 8001d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d2a:	4770      	bx	lr

08001d2c <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8001d2c:	b580      	push	{r7, lr}
 8001d2e:	b086      	sub	sp, #24
 8001d30:	af00      	add	r7, sp, #0
 8001d32:	60f8      	str	r0, [r7, #12]
 8001d34:	607a      	str	r2, [r7, #4]
 8001d36:	603b      	str	r3, [r7, #0]
 8001d38:	460b      	mov	r3, r1
 8001d3a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001d3c:	7afb      	ldrb	r3, [r7, #11]
 8001d3e:	f003 020f 	and.w	r2, r3, #15
 8001d42:	4613      	mov	r3, r2
 8001d44:	00db      	lsls	r3, r3, #3
 8001d46:	4413      	add	r3, r2
 8001d48:	009b      	lsls	r3, r3, #2
 8001d4a:	3310      	adds	r3, #16
 8001d4c:	68fa      	ldr	r2, [r7, #12]
 8001d4e:	4413      	add	r3, r2
 8001d50:	3304      	adds	r3, #4
 8001d52:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8001d54:	697b      	ldr	r3, [r7, #20]
 8001d56:	687a      	ldr	r2, [r7, #4]
 8001d58:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8001d5a:	697b      	ldr	r3, [r7, #20]
 8001d5c:	683a      	ldr	r2, [r7, #0]
 8001d5e:	611a      	str	r2, [r3, #16]
#if defined (USB)
  ep->xfer_fill_db = 1U;
  ep->xfer_len_db = len;
#endif /* defined (USB) */
  ep->xfer_count = 0U;
 8001d60:	697b      	ldr	r3, [r7, #20]
 8001d62:	2200      	movs	r2, #0
 8001d64:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 8001d66:	697b      	ldr	r3, [r7, #20]
 8001d68:	2201      	movs	r2, #1
 8001d6a:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8001d6c:	7afb      	ldrb	r3, [r7, #11]
 8001d6e:	f003 030f 	and.w	r3, r3, #15
 8001d72:	b2da      	uxtb	r2, r3
 8001d74:	697b      	ldr	r3, [r7, #20]
 8001d76:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8001d78:	68fb      	ldr	r3, [r7, #12]
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	6979      	ldr	r1, [r7, #20]
 8001d7e:	4618      	mov	r0, r3
 8001d80:	f002 fa70 	bl	8004264 <USB_EPStartXfer>

  return HAL_OK;
 8001d84:	2300      	movs	r3, #0
}
 8001d86:	4618      	mov	r0, r3
 8001d88:	3718      	adds	r7, #24
 8001d8a:	46bd      	mov	sp, r7
 8001d8c:	bd80      	pop	{r7, pc}

08001d8e <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8001d8e:	b580      	push	{r7, lr}
 8001d90:	b084      	sub	sp, #16
 8001d92:	af00      	add	r7, sp, #0
 8001d94:	6078      	str	r0, [r7, #4]
 8001d96:	460b      	mov	r3, r1
 8001d98:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8001d9a:	78fb      	ldrb	r3, [r7, #3]
 8001d9c:	f003 030f 	and.w	r3, r3, #15
 8001da0:	687a      	ldr	r2, [r7, #4]
 8001da2:	7912      	ldrb	r2, [r2, #4]
 8001da4:	4293      	cmp	r3, r2
 8001da6:	d901      	bls.n	8001dac <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8001da8:	2301      	movs	r3, #1
 8001daa:	e04e      	b.n	8001e4a <HAL_PCD_EP_SetStall+0xbc>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8001dac:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001db0:	2b00      	cmp	r3, #0
 8001db2:	da0f      	bge.n	8001dd4 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001db4:	78fb      	ldrb	r3, [r7, #3]
 8001db6:	f003 020f 	and.w	r2, r3, #15
 8001dba:	4613      	mov	r3, r2
 8001dbc:	00db      	lsls	r3, r3, #3
 8001dbe:	4413      	add	r3, r2
 8001dc0:	009b      	lsls	r3, r3, #2
 8001dc2:	3310      	adds	r3, #16
 8001dc4:	687a      	ldr	r2, [r7, #4]
 8001dc6:	4413      	add	r3, r2
 8001dc8:	3304      	adds	r3, #4
 8001dca:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8001dcc:	68fb      	ldr	r3, [r7, #12]
 8001dce:	2201      	movs	r2, #1
 8001dd0:	705a      	strb	r2, [r3, #1]
 8001dd2:	e00d      	b.n	8001df0 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8001dd4:	78fa      	ldrb	r2, [r7, #3]
 8001dd6:	4613      	mov	r3, r2
 8001dd8:	00db      	lsls	r3, r3, #3
 8001dda:	4413      	add	r3, r2
 8001ddc:	009b      	lsls	r3, r3, #2
 8001dde:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8001de2:	687a      	ldr	r2, [r7, #4]
 8001de4:	4413      	add	r3, r2
 8001de6:	3304      	adds	r3, #4
 8001de8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8001dea:	68fb      	ldr	r3, [r7, #12]
 8001dec:	2200      	movs	r2, #0
 8001dee:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8001df0:	68fb      	ldr	r3, [r7, #12]
 8001df2:	2201      	movs	r2, #1
 8001df4:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8001df6:	78fb      	ldrb	r3, [r7, #3]
 8001df8:	f003 030f 	and.w	r3, r3, #15
 8001dfc:	b2da      	uxtb	r2, r3
 8001dfe:	68fb      	ldr	r3, [r7, #12]
 8001e00:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8001e08:	2b01      	cmp	r3, #1
 8001e0a:	d101      	bne.n	8001e10 <HAL_PCD_EP_SetStall+0x82>
 8001e0c:	2302      	movs	r3, #2
 8001e0e:	e01c      	b.n	8001e4a <HAL_PCD_EP_SetStall+0xbc>
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	2201      	movs	r2, #1
 8001e14:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	68f9      	ldr	r1, [r7, #12]
 8001e1e:	4618      	mov	r0, r3
 8001e20:	f002 fd94 	bl	800494c <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8001e24:	78fb      	ldrb	r3, [r7, #3]
 8001e26:	f003 030f 	and.w	r3, r3, #15
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	d108      	bne.n	8001e40 <HAL_PCD_EP_SetStall+0xb2>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	681a      	ldr	r2, [r3, #0]
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8001e38:	4619      	mov	r1, r3
 8001e3a:	4610      	mov	r0, r2
 8001e3c:	f002 ff86 	bl	8004d4c <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	2200      	movs	r2, #0
 8001e44:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8001e48:	2300      	movs	r3, #0
}
 8001e4a:	4618      	mov	r0, r3
 8001e4c:	3710      	adds	r7, #16
 8001e4e:	46bd      	mov	sp, r7
 8001e50:	bd80      	pop	{r7, pc}

08001e52 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8001e52:	b580      	push	{r7, lr}
 8001e54:	b084      	sub	sp, #16
 8001e56:	af00      	add	r7, sp, #0
 8001e58:	6078      	str	r0, [r7, #4]
 8001e5a:	460b      	mov	r3, r1
 8001e5c:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8001e5e:	78fb      	ldrb	r3, [r7, #3]
 8001e60:	f003 030f 	and.w	r3, r3, #15
 8001e64:	687a      	ldr	r2, [r7, #4]
 8001e66:	7912      	ldrb	r2, [r2, #4]
 8001e68:	4293      	cmp	r3, r2
 8001e6a:	d901      	bls.n	8001e70 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8001e6c:	2301      	movs	r3, #1
 8001e6e:	e042      	b.n	8001ef6 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8001e70:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001e74:	2b00      	cmp	r3, #0
 8001e76:	da0f      	bge.n	8001e98 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001e78:	78fb      	ldrb	r3, [r7, #3]
 8001e7a:	f003 020f 	and.w	r2, r3, #15
 8001e7e:	4613      	mov	r3, r2
 8001e80:	00db      	lsls	r3, r3, #3
 8001e82:	4413      	add	r3, r2
 8001e84:	009b      	lsls	r3, r3, #2
 8001e86:	3310      	adds	r3, #16
 8001e88:	687a      	ldr	r2, [r7, #4]
 8001e8a:	4413      	add	r3, r2
 8001e8c:	3304      	adds	r3, #4
 8001e8e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8001e90:	68fb      	ldr	r3, [r7, #12]
 8001e92:	2201      	movs	r2, #1
 8001e94:	705a      	strb	r2, [r3, #1]
 8001e96:	e00f      	b.n	8001eb8 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001e98:	78fb      	ldrb	r3, [r7, #3]
 8001e9a:	f003 020f 	and.w	r2, r3, #15
 8001e9e:	4613      	mov	r3, r2
 8001ea0:	00db      	lsls	r3, r3, #3
 8001ea2:	4413      	add	r3, r2
 8001ea4:	009b      	lsls	r3, r3, #2
 8001ea6:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8001eaa:	687a      	ldr	r2, [r7, #4]
 8001eac:	4413      	add	r3, r2
 8001eae:	3304      	adds	r3, #4
 8001eb0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8001eb2:	68fb      	ldr	r3, [r7, #12]
 8001eb4:	2200      	movs	r2, #0
 8001eb6:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8001eb8:	68fb      	ldr	r3, [r7, #12]
 8001eba:	2200      	movs	r2, #0
 8001ebc:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8001ebe:	78fb      	ldrb	r3, [r7, #3]
 8001ec0:	f003 030f 	and.w	r3, r3, #15
 8001ec4:	b2da      	uxtb	r2, r3
 8001ec6:	68fb      	ldr	r3, [r7, #12]
 8001ec8:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8001ed0:	2b01      	cmp	r3, #1
 8001ed2:	d101      	bne.n	8001ed8 <HAL_PCD_EP_ClrStall+0x86>
 8001ed4:	2302      	movs	r3, #2
 8001ed6:	e00e      	b.n	8001ef6 <HAL_PCD_EP_ClrStall+0xa4>
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	2201      	movs	r2, #1
 8001edc:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	68f9      	ldr	r1, [r7, #12]
 8001ee6:	4618      	mov	r0, r3
 8001ee8:	f002 fd9e 	bl	8004a28 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	2200      	movs	r2, #0
 8001ef0:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8001ef4:	2300      	movs	r3, #0
}
 8001ef6:	4618      	mov	r0, r3
 8001ef8:	3710      	adds	r7, #16
 8001efa:	46bd      	mov	sp, r7
 8001efc:	bd80      	pop	{r7, pc}

08001efe <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8001efe:	b580      	push	{r7, lr}
 8001f00:	b084      	sub	sp, #16
 8001f02:	af00      	add	r7, sp, #0
 8001f04:	6078      	str	r0, [r7, #4]
 8001f06:	460b      	mov	r3, r1
 8001f08:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8001f0a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	da0c      	bge.n	8001f2c <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001f12:	78fb      	ldrb	r3, [r7, #3]
 8001f14:	f003 020f 	and.w	r2, r3, #15
 8001f18:	4613      	mov	r3, r2
 8001f1a:	00db      	lsls	r3, r3, #3
 8001f1c:	4413      	add	r3, r2
 8001f1e:	009b      	lsls	r3, r3, #2
 8001f20:	3310      	adds	r3, #16
 8001f22:	687a      	ldr	r2, [r7, #4]
 8001f24:	4413      	add	r3, r2
 8001f26:	3304      	adds	r3, #4
 8001f28:	60fb      	str	r3, [r7, #12]
 8001f2a:	e00c      	b.n	8001f46 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001f2c:	78fb      	ldrb	r3, [r7, #3]
 8001f2e:	f003 020f 	and.w	r2, r3, #15
 8001f32:	4613      	mov	r3, r2
 8001f34:	00db      	lsls	r3, r3, #3
 8001f36:	4413      	add	r3, r2
 8001f38:	009b      	lsls	r3, r3, #2
 8001f3a:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8001f3e:	687a      	ldr	r2, [r7, #4]
 8001f40:	4413      	add	r3, r2
 8001f42:	3304      	adds	r3, #4
 8001f44:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	68f9      	ldr	r1, [r7, #12]
 8001f4c:	4618      	mov	r0, r3
 8001f4e:	f002 fbc1 	bl	80046d4 <USB_EPStopXfer>
 8001f52:	4603      	mov	r3, r0
 8001f54:	72fb      	strb	r3, [r7, #11]

  return ret;
 8001f56:	7afb      	ldrb	r3, [r7, #11]
}
 8001f58:	4618      	mov	r0, r3
 8001f5a:	3710      	adds	r7, #16
 8001f5c:	46bd      	mov	sp, r7
 8001f5e:	bd80      	pop	{r7, pc}

08001f60 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8001f60:	b580      	push	{r7, lr}
 8001f62:	b088      	sub	sp, #32
 8001f64:	af00      	add	r7, sp, #0
 8001f66:	6078      	str	r0, [r7, #4]
 8001f68:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8001f70:	697b      	ldr	r3, [r7, #20]
 8001f72:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8001f74:	683a      	ldr	r2, [r7, #0]
 8001f76:	4613      	mov	r3, r2
 8001f78:	00db      	lsls	r3, r3, #3
 8001f7a:	4413      	add	r3, r2
 8001f7c:	009b      	lsls	r3, r3, #2
 8001f7e:	3310      	adds	r3, #16
 8001f80:	687a      	ldr	r2, [r7, #4]
 8001f82:	4413      	add	r3, r2
 8001f84:	3304      	adds	r3, #4
 8001f86:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8001f88:	68fb      	ldr	r3, [r7, #12]
 8001f8a:	695a      	ldr	r2, [r3, #20]
 8001f8c:	68fb      	ldr	r3, [r7, #12]
 8001f8e:	691b      	ldr	r3, [r3, #16]
 8001f90:	429a      	cmp	r2, r3
 8001f92:	d901      	bls.n	8001f98 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8001f94:	2301      	movs	r3, #1
 8001f96:	e067      	b.n	8002068 <PCD_WriteEmptyTxFifo+0x108>
  }

  len = ep->xfer_len - ep->xfer_count;
 8001f98:	68fb      	ldr	r3, [r7, #12]
 8001f9a:	691a      	ldr	r2, [r3, #16]
 8001f9c:	68fb      	ldr	r3, [r7, #12]
 8001f9e:	695b      	ldr	r3, [r3, #20]
 8001fa0:	1ad3      	subs	r3, r2, r3
 8001fa2:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8001fa4:	68fb      	ldr	r3, [r7, #12]
 8001fa6:	689b      	ldr	r3, [r3, #8]
 8001fa8:	69fa      	ldr	r2, [r7, #28]
 8001faa:	429a      	cmp	r2, r3
 8001fac:	d902      	bls.n	8001fb4 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8001fae:	68fb      	ldr	r3, [r7, #12]
 8001fb0:	689b      	ldr	r3, [r3, #8]
 8001fb2:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8001fb4:	69fb      	ldr	r3, [r7, #28]
 8001fb6:	3303      	adds	r3, #3
 8001fb8:	089b      	lsrs	r3, r3, #2
 8001fba:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8001fbc:	e026      	b.n	800200c <PCD_WriteEmptyTxFifo+0xac>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8001fbe:	68fb      	ldr	r3, [r7, #12]
 8001fc0:	691a      	ldr	r2, [r3, #16]
 8001fc2:	68fb      	ldr	r3, [r7, #12]
 8001fc4:	695b      	ldr	r3, [r3, #20]
 8001fc6:	1ad3      	subs	r3, r2, r3
 8001fc8:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8001fca:	68fb      	ldr	r3, [r7, #12]
 8001fcc:	689b      	ldr	r3, [r3, #8]
 8001fce:	69fa      	ldr	r2, [r7, #28]
 8001fd0:	429a      	cmp	r2, r3
 8001fd2:	d902      	bls.n	8001fda <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8001fd4:	68fb      	ldr	r3, [r7, #12]
 8001fd6:	689b      	ldr	r3, [r3, #8]
 8001fd8:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8001fda:	69fb      	ldr	r3, [r7, #28]
 8001fdc:	3303      	adds	r3, #3
 8001fde:	089b      	lsrs	r3, r3, #2
 8001fe0:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len);
 8001fe2:	68fb      	ldr	r3, [r7, #12]
 8001fe4:	68d9      	ldr	r1, [r3, #12]
 8001fe6:	683b      	ldr	r3, [r7, #0]
 8001fe8:	b2da      	uxtb	r2, r3
 8001fea:	69fb      	ldr	r3, [r7, #28]
 8001fec:	b29b      	uxth	r3, r3
 8001fee:	6978      	ldr	r0, [r7, #20]
 8001ff0:	f002 fc1a 	bl	8004828 <USB_WritePacket>

    ep->xfer_buff  += len;
 8001ff4:	68fb      	ldr	r3, [r7, #12]
 8001ff6:	68da      	ldr	r2, [r3, #12]
 8001ff8:	69fb      	ldr	r3, [r7, #28]
 8001ffa:	441a      	add	r2, r3
 8001ffc:	68fb      	ldr	r3, [r7, #12]
 8001ffe:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8002000:	68fb      	ldr	r3, [r7, #12]
 8002002:	695a      	ldr	r2, [r3, #20]
 8002004:	69fb      	ldr	r3, [r7, #28]
 8002006:	441a      	add	r2, r3
 8002008:	68fb      	ldr	r3, [r7, #12]
 800200a:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800200c:	683b      	ldr	r3, [r7, #0]
 800200e:	015a      	lsls	r2, r3, #5
 8002010:	693b      	ldr	r3, [r7, #16]
 8002012:	4413      	add	r3, r2
 8002014:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002018:	699b      	ldr	r3, [r3, #24]
 800201a:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800201c:	69ba      	ldr	r2, [r7, #24]
 800201e:	429a      	cmp	r2, r3
 8002020:	d809      	bhi.n	8002036 <PCD_WriteEmptyTxFifo+0xd6>
 8002022:	68fb      	ldr	r3, [r7, #12]
 8002024:	695a      	ldr	r2, [r3, #20]
 8002026:	68fb      	ldr	r3, [r7, #12]
 8002028:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800202a:	429a      	cmp	r2, r3
 800202c:	d203      	bcs.n	8002036 <PCD_WriteEmptyTxFifo+0xd6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800202e:	68fb      	ldr	r3, [r7, #12]
 8002030:	691b      	ldr	r3, [r3, #16]
 8002032:	2b00      	cmp	r3, #0
 8002034:	d1c3      	bne.n	8001fbe <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8002036:	68fb      	ldr	r3, [r7, #12]
 8002038:	691a      	ldr	r2, [r3, #16]
 800203a:	68fb      	ldr	r3, [r7, #12]
 800203c:	695b      	ldr	r3, [r3, #20]
 800203e:	429a      	cmp	r2, r3
 8002040:	d811      	bhi.n	8002066 <PCD_WriteEmptyTxFifo+0x106>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8002042:	683b      	ldr	r3, [r7, #0]
 8002044:	f003 030f 	and.w	r3, r3, #15
 8002048:	2201      	movs	r2, #1
 800204a:	fa02 f303 	lsl.w	r3, r2, r3
 800204e:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8002050:	693b      	ldr	r3, [r7, #16]
 8002052:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002056:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002058:	68bb      	ldr	r3, [r7, #8]
 800205a:	43db      	mvns	r3, r3
 800205c:	6939      	ldr	r1, [r7, #16]
 800205e:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8002062:	4013      	ands	r3, r2
 8002064:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 8002066:	2300      	movs	r3, #0
}
 8002068:	4618      	mov	r0, r3
 800206a:	3720      	adds	r7, #32
 800206c:	46bd      	mov	sp, r7
 800206e:	bd80      	pop	{r7, pc}

08002070 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8002070:	b580      	push	{r7, lr}
 8002072:	b086      	sub	sp, #24
 8002074:	af00      	add	r7, sp, #0
 8002076:	6078      	str	r0, [r7, #4]
 8002078:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002080:	697b      	ldr	r3, [r7, #20]
 8002082:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8002084:	697b      	ldr	r3, [r7, #20]
 8002086:	333c      	adds	r3, #60	@ 0x3c
 8002088:	3304      	adds	r3, #4
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800208e:	683b      	ldr	r3, [r7, #0]
 8002090:	015a      	lsls	r2, r3, #5
 8002092:	693b      	ldr	r3, [r7, #16]
 8002094:	4413      	add	r3, r2
 8002096:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800209a:	689b      	ldr	r3, [r3, #8]
 800209c:	60bb      	str	r3, [r7, #8]

  if (gSNPSiD == USB_OTG_CORE_ID_310A)
 800209e:	68fb      	ldr	r3, [r7, #12]
 80020a0:	4a19      	ldr	r2, [pc, #100]	@ (8002108 <PCD_EP_OutXfrComplete_int+0x98>)
 80020a2:	4293      	cmp	r3, r2
 80020a4:	d124      	bne.n	80020f0 <PCD_EP_OutXfrComplete_int+0x80>
  {
    /* StupPktRcvd = 1 this is a setup packet */
    if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 80020a6:	68bb      	ldr	r3, [r7, #8]
 80020a8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80020ac:	2b00      	cmp	r3, #0
 80020ae:	d00a      	beq.n	80020c6 <PCD_EP_OutXfrComplete_int+0x56>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80020b0:	683b      	ldr	r3, [r7, #0]
 80020b2:	015a      	lsls	r2, r3, #5
 80020b4:	693b      	ldr	r3, [r7, #16]
 80020b6:	4413      	add	r3, r2
 80020b8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80020bc:	461a      	mov	r2, r3
 80020be:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80020c2:	6093      	str	r3, [r2, #8]
 80020c4:	e01a      	b.n	80020fc <PCD_EP_OutXfrComplete_int+0x8c>
    }
    else
    {
      if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80020c6:	68bb      	ldr	r3, [r7, #8]
 80020c8:	f003 0320 	and.w	r3, r3, #32
 80020cc:	2b00      	cmp	r3, #0
 80020ce:	d008      	beq.n	80020e2 <PCD_EP_OutXfrComplete_int+0x72>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80020d0:	683b      	ldr	r3, [r7, #0]
 80020d2:	015a      	lsls	r2, r3, #5
 80020d4:	693b      	ldr	r3, [r7, #16]
 80020d6:	4413      	add	r3, r2
 80020d8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80020dc:	461a      	mov	r2, r3
 80020de:	2320      	movs	r3, #32
 80020e0:	6093      	str	r3, [r2, #8]
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80020e2:	683b      	ldr	r3, [r7, #0]
 80020e4:	b2db      	uxtb	r3, r3
 80020e6:	4619      	mov	r1, r3
 80020e8:	6878      	ldr	r0, [r7, #4]
 80020ea:	f005 f991 	bl	8007410 <HAL_PCD_DataOutStageCallback>
 80020ee:	e005      	b.n	80020fc <PCD_EP_OutXfrComplete_int+0x8c>
  else
  {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
    HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80020f0:	683b      	ldr	r3, [r7, #0]
 80020f2:	b2db      	uxtb	r3, r3
 80020f4:	4619      	mov	r1, r3
 80020f6:	6878      	ldr	r0, [r7, #4]
 80020f8:	f005 f98a 	bl	8007410 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  return HAL_OK;
 80020fc:	2300      	movs	r3, #0
}
 80020fe:	4618      	mov	r0, r3
 8002100:	3718      	adds	r7, #24
 8002102:	46bd      	mov	sp, r7
 8002104:	bd80      	pop	{r7, pc}
 8002106:	bf00      	nop
 8002108:	4f54310a 	.word	0x4f54310a

0800210c <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800210c:	b580      	push	{r7, lr}
 800210e:	b086      	sub	sp, #24
 8002110:	af00      	add	r7, sp, #0
 8002112:	6078      	str	r0, [r7, #4]
 8002114:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800211c:	697b      	ldr	r3, [r7, #20]
 800211e:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8002120:	697b      	ldr	r3, [r7, #20]
 8002122:	333c      	adds	r3, #60	@ 0x3c
 8002124:	3304      	adds	r3, #4
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800212a:	683b      	ldr	r3, [r7, #0]
 800212c:	015a      	lsls	r2, r3, #5
 800212e:	693b      	ldr	r3, [r7, #16]
 8002130:	4413      	add	r3, r2
 8002132:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002136:	689b      	ldr	r3, [r3, #8]
 8002138:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800213a:	68fb      	ldr	r3, [r7, #12]
 800213c:	4a0c      	ldr	r2, [pc, #48]	@ (8002170 <PCD_EP_OutSetupPacket_int+0x64>)
 800213e:	4293      	cmp	r3, r2
 8002140:	d90e      	bls.n	8002160 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8002142:	68bb      	ldr	r3, [r7, #8]
 8002144:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002148:	2b00      	cmp	r3, #0
 800214a:	d009      	beq.n	8002160 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800214c:	683b      	ldr	r3, [r7, #0]
 800214e:	015a      	lsls	r2, r3, #5
 8002150:	693b      	ldr	r3, [r7, #16]
 8002152:	4413      	add	r3, r2
 8002154:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002158:	461a      	mov	r2, r3
 800215a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800215e:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8002160:	6878      	ldr	r0, [r7, #4]
 8002162:	f005 f943 	bl	80073ec <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  return HAL_OK;
 8002166:	2300      	movs	r3, #0
}
 8002168:	4618      	mov	r0, r3
 800216a:	3718      	adds	r7, #24
 800216c:	46bd      	mov	sp, r7
 800216e:	bd80      	pop	{r7, pc}
 8002170:	4f54300a 	.word	0x4f54300a

08002174 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8002174:	b480      	push	{r7}
 8002176:	b085      	sub	sp, #20
 8002178:	af00      	add	r7, sp, #0
 800217a:	6078      	str	r0, [r7, #4]
 800217c:	460b      	mov	r3, r1
 800217e:	70fb      	strb	r3, [r7, #3]
 8002180:	4613      	mov	r3, r2
 8002182:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800218a:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 800218c:	78fb      	ldrb	r3, [r7, #3]
 800218e:	2b00      	cmp	r3, #0
 8002190:	d107      	bne.n	80021a2 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8002192:	883b      	ldrh	r3, [r7, #0]
 8002194:	0419      	lsls	r1, r3, #16
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	68ba      	ldr	r2, [r7, #8]
 800219c:	430a      	orrs	r2, r1
 800219e:	629a      	str	r2, [r3, #40]	@ 0x28
 80021a0:	e028      	b.n	80021f4 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80021a8:	0c1b      	lsrs	r3, r3, #16
 80021aa:	68ba      	ldr	r2, [r7, #8]
 80021ac:	4413      	add	r3, r2
 80021ae:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80021b0:	2300      	movs	r3, #0
 80021b2:	73fb      	strb	r3, [r7, #15]
 80021b4:	e00d      	b.n	80021d2 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	681a      	ldr	r2, [r3, #0]
 80021ba:	7bfb      	ldrb	r3, [r7, #15]
 80021bc:	3340      	adds	r3, #64	@ 0x40
 80021be:	009b      	lsls	r3, r3, #2
 80021c0:	4413      	add	r3, r2
 80021c2:	685b      	ldr	r3, [r3, #4]
 80021c4:	0c1b      	lsrs	r3, r3, #16
 80021c6:	68ba      	ldr	r2, [r7, #8]
 80021c8:	4413      	add	r3, r2
 80021ca:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80021cc:	7bfb      	ldrb	r3, [r7, #15]
 80021ce:	3301      	adds	r3, #1
 80021d0:	73fb      	strb	r3, [r7, #15]
 80021d2:	7bfa      	ldrb	r2, [r7, #15]
 80021d4:	78fb      	ldrb	r3, [r7, #3]
 80021d6:	3b01      	subs	r3, #1
 80021d8:	429a      	cmp	r2, r3
 80021da:	d3ec      	bcc.n	80021b6 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 80021dc:	883b      	ldrh	r3, [r7, #0]
 80021de:	0418      	lsls	r0, r3, #16
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	6819      	ldr	r1, [r3, #0]
 80021e4:	78fb      	ldrb	r3, [r7, #3]
 80021e6:	3b01      	subs	r3, #1
 80021e8:	68ba      	ldr	r2, [r7, #8]
 80021ea:	4302      	orrs	r2, r0
 80021ec:	3340      	adds	r3, #64	@ 0x40
 80021ee:	009b      	lsls	r3, r3, #2
 80021f0:	440b      	add	r3, r1
 80021f2:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 80021f4:	2300      	movs	r3, #0
}
 80021f6:	4618      	mov	r0, r3
 80021f8:	3714      	adds	r7, #20
 80021fa:	46bd      	mov	sp, r7
 80021fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002200:	4770      	bx	lr

08002202 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8002202:	b480      	push	{r7}
 8002204:	b083      	sub	sp, #12
 8002206:	af00      	add	r7, sp, #0
 8002208:	6078      	str	r0, [r7, #4]
 800220a:	460b      	mov	r3, r1
 800220c:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	887a      	ldrh	r2, [r7, #2]
 8002214:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8002216:	2300      	movs	r3, #0
}
 8002218:	4618      	mov	r0, r3
 800221a:	370c      	adds	r7, #12
 800221c:	46bd      	mov	sp, r7
 800221e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002222:	4770      	bx	lr

08002224 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8002224:	b480      	push	{r7}
 8002226:	b085      	sub	sp, #20
 8002228:	af00      	add	r7, sp, #0
 800222a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	2201      	movs	r2, #1
 8002236:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	2200      	movs	r2, #0
 800223e:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8002242:	68fb      	ldr	r3, [r7, #12]
 8002244:	699b      	ldr	r3, [r3, #24]
 8002246:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800224a:	68fb      	ldr	r3, [r7, #12]
 800224c:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 800224e:	68fb      	ldr	r3, [r7, #12]
 8002250:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002252:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002256:	f043 0303 	orr.w	r3, r3, #3
 800225a:	68fa      	ldr	r2, [r7, #12]
 800225c:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 800225e:	2300      	movs	r3, #0
}
 8002260:	4618      	mov	r0, r3
 8002262:	3714      	adds	r7, #20
 8002264:	46bd      	mov	sp, r7
 8002266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800226a:	4770      	bx	lr

0800226c <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 800226c:	b480      	push	{r7}
 800226e:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002270:	4b05      	ldr	r3, [pc, #20]	@ (8002288 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	4a04      	ldr	r2, [pc, #16]	@ (8002288 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8002276:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800227a:	6013      	str	r3, [r2, #0]
}
 800227c:	bf00      	nop
 800227e:	46bd      	mov	sp, r7
 8002280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002284:	4770      	bx	lr
 8002286:	bf00      	nop
 8002288:	40007000 	.word	0x40007000

0800228c <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 800228c:	b480      	push	{r7}
 800228e:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8002290:	4b04      	ldr	r3, [pc, #16]	@ (80022a4 <HAL_PWREx_GetVoltageRange+0x18>)
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8002298:	4618      	mov	r0, r3
 800229a:	46bd      	mov	sp, r7
 800229c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022a0:	4770      	bx	lr
 80022a2:	bf00      	nop
 80022a4:	40007000 	.word	0x40007000

080022a8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80022a8:	b480      	push	{r7}
 80022aa:	b085      	sub	sp, #20
 80022ac:	af00      	add	r7, sp, #0
 80022ae:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80022b6:	d130      	bne.n	800231a <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80022b8:	4b23      	ldr	r3, [pc, #140]	@ (8002348 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80022c0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80022c4:	d038      	beq.n	8002338 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80022c6:	4b20      	ldr	r3, [pc, #128]	@ (8002348 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80022ce:	4a1e      	ldr	r2, [pc, #120]	@ (8002348 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80022d0:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80022d4:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80022d6:	4b1d      	ldr	r3, [pc, #116]	@ (800234c <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	2232      	movs	r2, #50	@ 0x32
 80022dc:	fb02 f303 	mul.w	r3, r2, r3
 80022e0:	4a1b      	ldr	r2, [pc, #108]	@ (8002350 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80022e2:	fba2 2303 	umull	r2, r3, r2, r3
 80022e6:	0c9b      	lsrs	r3, r3, #18
 80022e8:	3301      	adds	r3, #1
 80022ea:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80022ec:	e002      	b.n	80022f4 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80022ee:	68fb      	ldr	r3, [r7, #12]
 80022f0:	3b01      	subs	r3, #1
 80022f2:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80022f4:	4b14      	ldr	r3, [pc, #80]	@ (8002348 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80022f6:	695b      	ldr	r3, [r3, #20]
 80022f8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80022fc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002300:	d102      	bne.n	8002308 <HAL_PWREx_ControlVoltageScaling+0x60>
 8002302:	68fb      	ldr	r3, [r7, #12]
 8002304:	2b00      	cmp	r3, #0
 8002306:	d1f2      	bne.n	80022ee <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002308:	4b0f      	ldr	r3, [pc, #60]	@ (8002348 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800230a:	695b      	ldr	r3, [r3, #20]
 800230c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002310:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002314:	d110      	bne.n	8002338 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8002316:	2303      	movs	r3, #3
 8002318:	e00f      	b.n	800233a <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800231a:	4b0b      	ldr	r3, [pc, #44]	@ (8002348 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002322:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002326:	d007      	beq.n	8002338 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002328:	4b07      	ldr	r3, [pc, #28]	@ (8002348 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002330:	4a05      	ldr	r2, [pc, #20]	@ (8002348 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002332:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002336:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8002338:	2300      	movs	r3, #0
}
 800233a:	4618      	mov	r0, r3
 800233c:	3714      	adds	r7, #20
 800233e:	46bd      	mov	sp, r7
 8002340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002344:	4770      	bx	lr
 8002346:	bf00      	nop
 8002348:	40007000 	.word	0x40007000
 800234c:	200001f0 	.word	0x200001f0
 8002350:	431bde83 	.word	0x431bde83

08002354 <HAL_PWREx_EnableVddUSB>:
  * @brief Enable VDDUSB supply.
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
 8002354:	b480      	push	{r7}
 8002356:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 8002358:	4b05      	ldr	r3, [pc, #20]	@ (8002370 <HAL_PWREx_EnableVddUSB+0x1c>)
 800235a:	685b      	ldr	r3, [r3, #4]
 800235c:	4a04      	ldr	r2, [pc, #16]	@ (8002370 <HAL_PWREx_EnableVddUSB+0x1c>)
 800235e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002362:	6053      	str	r3, [r2, #4]
}
 8002364:	bf00      	nop
 8002366:	46bd      	mov	sp, r7
 8002368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800236c:	4770      	bx	lr
 800236e:	bf00      	nop
 8002370:	40007000 	.word	0x40007000

08002374 <HAL_PWREx_EnableVddIO2>:
  * @brief Enable VDDIO2 supply.
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
 8002374:	b480      	push	{r7}
 8002376:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 8002378:	4b05      	ldr	r3, [pc, #20]	@ (8002390 <HAL_PWREx_EnableVddIO2+0x1c>)
 800237a:	685b      	ldr	r3, [r3, #4]
 800237c:	4a04      	ldr	r2, [pc, #16]	@ (8002390 <HAL_PWREx_EnableVddIO2+0x1c>)
 800237e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002382:	6053      	str	r3, [r2, #4]
}
 8002384:	bf00      	nop
 8002386:	46bd      	mov	sp, r7
 8002388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800238c:	4770      	bx	lr
 800238e:	bf00      	nop
 8002390:	40007000 	.word	0x40007000

08002394 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002394:	b580      	push	{r7, lr}
 8002396:	b088      	sub	sp, #32
 8002398:	af00      	add	r7, sp, #0
 800239a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d102      	bne.n	80023a8 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80023a2:	2301      	movs	r3, #1
 80023a4:	f000 bc08 	b.w	8002bb8 <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80023a8:	4b96      	ldr	r3, [pc, #600]	@ (8002604 <HAL_RCC_OscConfig+0x270>)
 80023aa:	689b      	ldr	r3, [r3, #8]
 80023ac:	f003 030c 	and.w	r3, r3, #12
 80023b0:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80023b2:	4b94      	ldr	r3, [pc, #592]	@ (8002604 <HAL_RCC_OscConfig+0x270>)
 80023b4:	68db      	ldr	r3, [r3, #12]
 80023b6:	f003 0303 	and.w	r3, r3, #3
 80023ba:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	f003 0310 	and.w	r3, r3, #16
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	f000 80e4 	beq.w	8002592 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80023ca:	69bb      	ldr	r3, [r7, #24]
 80023cc:	2b00      	cmp	r3, #0
 80023ce:	d007      	beq.n	80023e0 <HAL_RCC_OscConfig+0x4c>
 80023d0:	69bb      	ldr	r3, [r7, #24]
 80023d2:	2b0c      	cmp	r3, #12
 80023d4:	f040 808b 	bne.w	80024ee <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80023d8:	697b      	ldr	r3, [r7, #20]
 80023da:	2b01      	cmp	r3, #1
 80023dc:	f040 8087 	bne.w	80024ee <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80023e0:	4b88      	ldr	r3, [pc, #544]	@ (8002604 <HAL_RCC_OscConfig+0x270>)
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	f003 0302 	and.w	r3, r3, #2
 80023e8:	2b00      	cmp	r3, #0
 80023ea:	d005      	beq.n	80023f8 <HAL_RCC_OscConfig+0x64>
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	699b      	ldr	r3, [r3, #24]
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	d101      	bne.n	80023f8 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 80023f4:	2301      	movs	r3, #1
 80023f6:	e3df      	b.n	8002bb8 <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	6a1a      	ldr	r2, [r3, #32]
 80023fc:	4b81      	ldr	r3, [pc, #516]	@ (8002604 <HAL_RCC_OscConfig+0x270>)
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	f003 0308 	and.w	r3, r3, #8
 8002404:	2b00      	cmp	r3, #0
 8002406:	d004      	beq.n	8002412 <HAL_RCC_OscConfig+0x7e>
 8002408:	4b7e      	ldr	r3, [pc, #504]	@ (8002604 <HAL_RCC_OscConfig+0x270>)
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002410:	e005      	b.n	800241e <HAL_RCC_OscConfig+0x8a>
 8002412:	4b7c      	ldr	r3, [pc, #496]	@ (8002604 <HAL_RCC_OscConfig+0x270>)
 8002414:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002418:	091b      	lsrs	r3, r3, #4
 800241a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800241e:	4293      	cmp	r3, r2
 8002420:	d223      	bcs.n	800246a <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	6a1b      	ldr	r3, [r3, #32]
 8002426:	4618      	mov	r0, r3
 8002428:	f000 fd66 	bl	8002ef8 <RCC_SetFlashLatencyFromMSIRange>
 800242c:	4603      	mov	r3, r0
 800242e:	2b00      	cmp	r3, #0
 8002430:	d001      	beq.n	8002436 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8002432:	2301      	movs	r3, #1
 8002434:	e3c0      	b.n	8002bb8 <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002436:	4b73      	ldr	r3, [pc, #460]	@ (8002604 <HAL_RCC_OscConfig+0x270>)
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	4a72      	ldr	r2, [pc, #456]	@ (8002604 <HAL_RCC_OscConfig+0x270>)
 800243c:	f043 0308 	orr.w	r3, r3, #8
 8002440:	6013      	str	r3, [r2, #0]
 8002442:	4b70      	ldr	r3, [pc, #448]	@ (8002604 <HAL_RCC_OscConfig+0x270>)
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	6a1b      	ldr	r3, [r3, #32]
 800244e:	496d      	ldr	r1, [pc, #436]	@ (8002604 <HAL_RCC_OscConfig+0x270>)
 8002450:	4313      	orrs	r3, r2
 8002452:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002454:	4b6b      	ldr	r3, [pc, #428]	@ (8002604 <HAL_RCC_OscConfig+0x270>)
 8002456:	685b      	ldr	r3, [r3, #4]
 8002458:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	69db      	ldr	r3, [r3, #28]
 8002460:	021b      	lsls	r3, r3, #8
 8002462:	4968      	ldr	r1, [pc, #416]	@ (8002604 <HAL_RCC_OscConfig+0x270>)
 8002464:	4313      	orrs	r3, r2
 8002466:	604b      	str	r3, [r1, #4]
 8002468:	e025      	b.n	80024b6 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800246a:	4b66      	ldr	r3, [pc, #408]	@ (8002604 <HAL_RCC_OscConfig+0x270>)
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	4a65      	ldr	r2, [pc, #404]	@ (8002604 <HAL_RCC_OscConfig+0x270>)
 8002470:	f043 0308 	orr.w	r3, r3, #8
 8002474:	6013      	str	r3, [r2, #0]
 8002476:	4b63      	ldr	r3, [pc, #396]	@ (8002604 <HAL_RCC_OscConfig+0x270>)
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	6a1b      	ldr	r3, [r3, #32]
 8002482:	4960      	ldr	r1, [pc, #384]	@ (8002604 <HAL_RCC_OscConfig+0x270>)
 8002484:	4313      	orrs	r3, r2
 8002486:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002488:	4b5e      	ldr	r3, [pc, #376]	@ (8002604 <HAL_RCC_OscConfig+0x270>)
 800248a:	685b      	ldr	r3, [r3, #4]
 800248c:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	69db      	ldr	r3, [r3, #28]
 8002494:	021b      	lsls	r3, r3, #8
 8002496:	495b      	ldr	r1, [pc, #364]	@ (8002604 <HAL_RCC_OscConfig+0x270>)
 8002498:	4313      	orrs	r3, r2
 800249a:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800249c:	69bb      	ldr	r3, [r7, #24]
 800249e:	2b00      	cmp	r3, #0
 80024a0:	d109      	bne.n	80024b6 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	6a1b      	ldr	r3, [r3, #32]
 80024a6:	4618      	mov	r0, r3
 80024a8:	f000 fd26 	bl	8002ef8 <RCC_SetFlashLatencyFromMSIRange>
 80024ac:	4603      	mov	r3, r0
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	d001      	beq.n	80024b6 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 80024b2:	2301      	movs	r3, #1
 80024b4:	e380      	b.n	8002bb8 <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80024b6:	f000 fc87 	bl	8002dc8 <HAL_RCC_GetSysClockFreq>
 80024ba:	4602      	mov	r2, r0
 80024bc:	4b51      	ldr	r3, [pc, #324]	@ (8002604 <HAL_RCC_OscConfig+0x270>)
 80024be:	689b      	ldr	r3, [r3, #8]
 80024c0:	091b      	lsrs	r3, r3, #4
 80024c2:	f003 030f 	and.w	r3, r3, #15
 80024c6:	4950      	ldr	r1, [pc, #320]	@ (8002608 <HAL_RCC_OscConfig+0x274>)
 80024c8:	5ccb      	ldrb	r3, [r1, r3]
 80024ca:	f003 031f 	and.w	r3, r3, #31
 80024ce:	fa22 f303 	lsr.w	r3, r2, r3
 80024d2:	4a4e      	ldr	r2, [pc, #312]	@ (800260c <HAL_RCC_OscConfig+0x278>)
 80024d4:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80024d6:	4b4e      	ldr	r3, [pc, #312]	@ (8002610 <HAL_RCC_OscConfig+0x27c>)
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	4618      	mov	r0, r3
 80024dc:	f7fe f9f4 	bl	80008c8 <HAL_InitTick>
 80024e0:	4603      	mov	r3, r0
 80024e2:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80024e4:	7bfb      	ldrb	r3, [r7, #15]
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	d052      	beq.n	8002590 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 80024ea:	7bfb      	ldrb	r3, [r7, #15]
 80024ec:	e364      	b.n	8002bb8 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	699b      	ldr	r3, [r3, #24]
 80024f2:	2b00      	cmp	r3, #0
 80024f4:	d032      	beq.n	800255c <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80024f6:	4b43      	ldr	r3, [pc, #268]	@ (8002604 <HAL_RCC_OscConfig+0x270>)
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	4a42      	ldr	r2, [pc, #264]	@ (8002604 <HAL_RCC_OscConfig+0x270>)
 80024fc:	f043 0301 	orr.w	r3, r3, #1
 8002500:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002502:	f7fe fa31 	bl	8000968 <HAL_GetTick>
 8002506:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002508:	e008      	b.n	800251c <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800250a:	f7fe fa2d 	bl	8000968 <HAL_GetTick>
 800250e:	4602      	mov	r2, r0
 8002510:	693b      	ldr	r3, [r7, #16]
 8002512:	1ad3      	subs	r3, r2, r3
 8002514:	2b02      	cmp	r3, #2
 8002516:	d901      	bls.n	800251c <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8002518:	2303      	movs	r3, #3
 800251a:	e34d      	b.n	8002bb8 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800251c:	4b39      	ldr	r3, [pc, #228]	@ (8002604 <HAL_RCC_OscConfig+0x270>)
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	f003 0302 	and.w	r3, r3, #2
 8002524:	2b00      	cmp	r3, #0
 8002526:	d0f0      	beq.n	800250a <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002528:	4b36      	ldr	r3, [pc, #216]	@ (8002604 <HAL_RCC_OscConfig+0x270>)
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	4a35      	ldr	r2, [pc, #212]	@ (8002604 <HAL_RCC_OscConfig+0x270>)
 800252e:	f043 0308 	orr.w	r3, r3, #8
 8002532:	6013      	str	r3, [r2, #0]
 8002534:	4b33      	ldr	r3, [pc, #204]	@ (8002604 <HAL_RCC_OscConfig+0x270>)
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	6a1b      	ldr	r3, [r3, #32]
 8002540:	4930      	ldr	r1, [pc, #192]	@ (8002604 <HAL_RCC_OscConfig+0x270>)
 8002542:	4313      	orrs	r3, r2
 8002544:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002546:	4b2f      	ldr	r3, [pc, #188]	@ (8002604 <HAL_RCC_OscConfig+0x270>)
 8002548:	685b      	ldr	r3, [r3, #4]
 800254a:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	69db      	ldr	r3, [r3, #28]
 8002552:	021b      	lsls	r3, r3, #8
 8002554:	492b      	ldr	r1, [pc, #172]	@ (8002604 <HAL_RCC_OscConfig+0x270>)
 8002556:	4313      	orrs	r3, r2
 8002558:	604b      	str	r3, [r1, #4]
 800255a:	e01a      	b.n	8002592 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800255c:	4b29      	ldr	r3, [pc, #164]	@ (8002604 <HAL_RCC_OscConfig+0x270>)
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	4a28      	ldr	r2, [pc, #160]	@ (8002604 <HAL_RCC_OscConfig+0x270>)
 8002562:	f023 0301 	bic.w	r3, r3, #1
 8002566:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002568:	f7fe f9fe 	bl	8000968 <HAL_GetTick>
 800256c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800256e:	e008      	b.n	8002582 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002570:	f7fe f9fa 	bl	8000968 <HAL_GetTick>
 8002574:	4602      	mov	r2, r0
 8002576:	693b      	ldr	r3, [r7, #16]
 8002578:	1ad3      	subs	r3, r2, r3
 800257a:	2b02      	cmp	r3, #2
 800257c:	d901      	bls.n	8002582 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 800257e:	2303      	movs	r3, #3
 8002580:	e31a      	b.n	8002bb8 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002582:	4b20      	ldr	r3, [pc, #128]	@ (8002604 <HAL_RCC_OscConfig+0x270>)
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	f003 0302 	and.w	r3, r3, #2
 800258a:	2b00      	cmp	r3, #0
 800258c:	d1f0      	bne.n	8002570 <HAL_RCC_OscConfig+0x1dc>
 800258e:	e000      	b.n	8002592 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002590:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	f003 0301 	and.w	r3, r3, #1
 800259a:	2b00      	cmp	r3, #0
 800259c:	d073      	beq.n	8002686 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800259e:	69bb      	ldr	r3, [r7, #24]
 80025a0:	2b08      	cmp	r3, #8
 80025a2:	d005      	beq.n	80025b0 <HAL_RCC_OscConfig+0x21c>
 80025a4:	69bb      	ldr	r3, [r7, #24]
 80025a6:	2b0c      	cmp	r3, #12
 80025a8:	d10e      	bne.n	80025c8 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80025aa:	697b      	ldr	r3, [r7, #20]
 80025ac:	2b03      	cmp	r3, #3
 80025ae:	d10b      	bne.n	80025c8 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80025b0:	4b14      	ldr	r3, [pc, #80]	@ (8002604 <HAL_RCC_OscConfig+0x270>)
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	d063      	beq.n	8002684 <HAL_RCC_OscConfig+0x2f0>
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	685b      	ldr	r3, [r3, #4]
 80025c0:	2b00      	cmp	r3, #0
 80025c2:	d15f      	bne.n	8002684 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80025c4:	2301      	movs	r3, #1
 80025c6:	e2f7      	b.n	8002bb8 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	685b      	ldr	r3, [r3, #4]
 80025cc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80025d0:	d106      	bne.n	80025e0 <HAL_RCC_OscConfig+0x24c>
 80025d2:	4b0c      	ldr	r3, [pc, #48]	@ (8002604 <HAL_RCC_OscConfig+0x270>)
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	4a0b      	ldr	r2, [pc, #44]	@ (8002604 <HAL_RCC_OscConfig+0x270>)
 80025d8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80025dc:	6013      	str	r3, [r2, #0]
 80025de:	e025      	b.n	800262c <HAL_RCC_OscConfig+0x298>
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	685b      	ldr	r3, [r3, #4]
 80025e4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80025e8:	d114      	bne.n	8002614 <HAL_RCC_OscConfig+0x280>
 80025ea:	4b06      	ldr	r3, [pc, #24]	@ (8002604 <HAL_RCC_OscConfig+0x270>)
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	4a05      	ldr	r2, [pc, #20]	@ (8002604 <HAL_RCC_OscConfig+0x270>)
 80025f0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80025f4:	6013      	str	r3, [r2, #0]
 80025f6:	4b03      	ldr	r3, [pc, #12]	@ (8002604 <HAL_RCC_OscConfig+0x270>)
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	4a02      	ldr	r2, [pc, #8]	@ (8002604 <HAL_RCC_OscConfig+0x270>)
 80025fc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002600:	6013      	str	r3, [r2, #0]
 8002602:	e013      	b.n	800262c <HAL_RCC_OscConfig+0x298>
 8002604:	40021000 	.word	0x40021000
 8002608:	080085b0 	.word	0x080085b0
 800260c:	200001f0 	.word	0x200001f0
 8002610:	200001f4 	.word	0x200001f4
 8002614:	4ba0      	ldr	r3, [pc, #640]	@ (8002898 <HAL_RCC_OscConfig+0x504>)
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	4a9f      	ldr	r2, [pc, #636]	@ (8002898 <HAL_RCC_OscConfig+0x504>)
 800261a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800261e:	6013      	str	r3, [r2, #0]
 8002620:	4b9d      	ldr	r3, [pc, #628]	@ (8002898 <HAL_RCC_OscConfig+0x504>)
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	4a9c      	ldr	r2, [pc, #624]	@ (8002898 <HAL_RCC_OscConfig+0x504>)
 8002626:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800262a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	685b      	ldr	r3, [r3, #4]
 8002630:	2b00      	cmp	r3, #0
 8002632:	d013      	beq.n	800265c <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002634:	f7fe f998 	bl	8000968 <HAL_GetTick>
 8002638:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800263a:	e008      	b.n	800264e <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800263c:	f7fe f994 	bl	8000968 <HAL_GetTick>
 8002640:	4602      	mov	r2, r0
 8002642:	693b      	ldr	r3, [r7, #16]
 8002644:	1ad3      	subs	r3, r2, r3
 8002646:	2b64      	cmp	r3, #100	@ 0x64
 8002648:	d901      	bls.n	800264e <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800264a:	2303      	movs	r3, #3
 800264c:	e2b4      	b.n	8002bb8 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800264e:	4b92      	ldr	r3, [pc, #584]	@ (8002898 <HAL_RCC_OscConfig+0x504>)
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002656:	2b00      	cmp	r3, #0
 8002658:	d0f0      	beq.n	800263c <HAL_RCC_OscConfig+0x2a8>
 800265a:	e014      	b.n	8002686 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800265c:	f7fe f984 	bl	8000968 <HAL_GetTick>
 8002660:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002662:	e008      	b.n	8002676 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002664:	f7fe f980 	bl	8000968 <HAL_GetTick>
 8002668:	4602      	mov	r2, r0
 800266a:	693b      	ldr	r3, [r7, #16]
 800266c:	1ad3      	subs	r3, r2, r3
 800266e:	2b64      	cmp	r3, #100	@ 0x64
 8002670:	d901      	bls.n	8002676 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8002672:	2303      	movs	r3, #3
 8002674:	e2a0      	b.n	8002bb8 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002676:	4b88      	ldr	r3, [pc, #544]	@ (8002898 <HAL_RCC_OscConfig+0x504>)
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800267e:	2b00      	cmp	r3, #0
 8002680:	d1f0      	bne.n	8002664 <HAL_RCC_OscConfig+0x2d0>
 8002682:	e000      	b.n	8002686 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002684:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	f003 0302 	and.w	r3, r3, #2
 800268e:	2b00      	cmp	r3, #0
 8002690:	d060      	beq.n	8002754 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8002692:	69bb      	ldr	r3, [r7, #24]
 8002694:	2b04      	cmp	r3, #4
 8002696:	d005      	beq.n	80026a4 <HAL_RCC_OscConfig+0x310>
 8002698:	69bb      	ldr	r3, [r7, #24]
 800269a:	2b0c      	cmp	r3, #12
 800269c:	d119      	bne.n	80026d2 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800269e:	697b      	ldr	r3, [r7, #20]
 80026a0:	2b02      	cmp	r3, #2
 80026a2:	d116      	bne.n	80026d2 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80026a4:	4b7c      	ldr	r3, [pc, #496]	@ (8002898 <HAL_RCC_OscConfig+0x504>)
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	d005      	beq.n	80026bc <HAL_RCC_OscConfig+0x328>
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	68db      	ldr	r3, [r3, #12]
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	d101      	bne.n	80026bc <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80026b8:	2301      	movs	r3, #1
 80026ba:	e27d      	b.n	8002bb8 <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80026bc:	4b76      	ldr	r3, [pc, #472]	@ (8002898 <HAL_RCC_OscConfig+0x504>)
 80026be:	685b      	ldr	r3, [r3, #4]
 80026c0:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	691b      	ldr	r3, [r3, #16]
 80026c8:	061b      	lsls	r3, r3, #24
 80026ca:	4973      	ldr	r1, [pc, #460]	@ (8002898 <HAL_RCC_OscConfig+0x504>)
 80026cc:	4313      	orrs	r3, r2
 80026ce:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80026d0:	e040      	b.n	8002754 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	68db      	ldr	r3, [r3, #12]
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	d023      	beq.n	8002722 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80026da:	4b6f      	ldr	r3, [pc, #444]	@ (8002898 <HAL_RCC_OscConfig+0x504>)
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	4a6e      	ldr	r2, [pc, #440]	@ (8002898 <HAL_RCC_OscConfig+0x504>)
 80026e0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80026e4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026e6:	f7fe f93f 	bl	8000968 <HAL_GetTick>
 80026ea:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80026ec:	e008      	b.n	8002700 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80026ee:	f7fe f93b 	bl	8000968 <HAL_GetTick>
 80026f2:	4602      	mov	r2, r0
 80026f4:	693b      	ldr	r3, [r7, #16]
 80026f6:	1ad3      	subs	r3, r2, r3
 80026f8:	2b02      	cmp	r3, #2
 80026fa:	d901      	bls.n	8002700 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80026fc:	2303      	movs	r3, #3
 80026fe:	e25b      	b.n	8002bb8 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002700:	4b65      	ldr	r3, [pc, #404]	@ (8002898 <HAL_RCC_OscConfig+0x504>)
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002708:	2b00      	cmp	r3, #0
 800270a:	d0f0      	beq.n	80026ee <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800270c:	4b62      	ldr	r3, [pc, #392]	@ (8002898 <HAL_RCC_OscConfig+0x504>)
 800270e:	685b      	ldr	r3, [r3, #4]
 8002710:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	691b      	ldr	r3, [r3, #16]
 8002718:	061b      	lsls	r3, r3, #24
 800271a:	495f      	ldr	r1, [pc, #380]	@ (8002898 <HAL_RCC_OscConfig+0x504>)
 800271c:	4313      	orrs	r3, r2
 800271e:	604b      	str	r3, [r1, #4]
 8002720:	e018      	b.n	8002754 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002722:	4b5d      	ldr	r3, [pc, #372]	@ (8002898 <HAL_RCC_OscConfig+0x504>)
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	4a5c      	ldr	r2, [pc, #368]	@ (8002898 <HAL_RCC_OscConfig+0x504>)
 8002728:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800272c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800272e:	f7fe f91b 	bl	8000968 <HAL_GetTick>
 8002732:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002734:	e008      	b.n	8002748 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002736:	f7fe f917 	bl	8000968 <HAL_GetTick>
 800273a:	4602      	mov	r2, r0
 800273c:	693b      	ldr	r3, [r7, #16]
 800273e:	1ad3      	subs	r3, r2, r3
 8002740:	2b02      	cmp	r3, #2
 8002742:	d901      	bls.n	8002748 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002744:	2303      	movs	r3, #3
 8002746:	e237      	b.n	8002bb8 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002748:	4b53      	ldr	r3, [pc, #332]	@ (8002898 <HAL_RCC_OscConfig+0x504>)
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002750:	2b00      	cmp	r3, #0
 8002752:	d1f0      	bne.n	8002736 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	f003 0308 	and.w	r3, r3, #8
 800275c:	2b00      	cmp	r3, #0
 800275e:	d03c      	beq.n	80027da <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	695b      	ldr	r3, [r3, #20]
 8002764:	2b00      	cmp	r3, #0
 8002766:	d01c      	beq.n	80027a2 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002768:	4b4b      	ldr	r3, [pc, #300]	@ (8002898 <HAL_RCC_OscConfig+0x504>)
 800276a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800276e:	4a4a      	ldr	r2, [pc, #296]	@ (8002898 <HAL_RCC_OscConfig+0x504>)
 8002770:	f043 0301 	orr.w	r3, r3, #1
 8002774:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002778:	f7fe f8f6 	bl	8000968 <HAL_GetTick>
 800277c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800277e:	e008      	b.n	8002792 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002780:	f7fe f8f2 	bl	8000968 <HAL_GetTick>
 8002784:	4602      	mov	r2, r0
 8002786:	693b      	ldr	r3, [r7, #16]
 8002788:	1ad3      	subs	r3, r2, r3
 800278a:	2b02      	cmp	r3, #2
 800278c:	d901      	bls.n	8002792 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800278e:	2303      	movs	r3, #3
 8002790:	e212      	b.n	8002bb8 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002792:	4b41      	ldr	r3, [pc, #260]	@ (8002898 <HAL_RCC_OscConfig+0x504>)
 8002794:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002798:	f003 0302 	and.w	r3, r3, #2
 800279c:	2b00      	cmp	r3, #0
 800279e:	d0ef      	beq.n	8002780 <HAL_RCC_OscConfig+0x3ec>
 80027a0:	e01b      	b.n	80027da <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80027a2:	4b3d      	ldr	r3, [pc, #244]	@ (8002898 <HAL_RCC_OscConfig+0x504>)
 80027a4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80027a8:	4a3b      	ldr	r2, [pc, #236]	@ (8002898 <HAL_RCC_OscConfig+0x504>)
 80027aa:	f023 0301 	bic.w	r3, r3, #1
 80027ae:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80027b2:	f7fe f8d9 	bl	8000968 <HAL_GetTick>
 80027b6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80027b8:	e008      	b.n	80027cc <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80027ba:	f7fe f8d5 	bl	8000968 <HAL_GetTick>
 80027be:	4602      	mov	r2, r0
 80027c0:	693b      	ldr	r3, [r7, #16]
 80027c2:	1ad3      	subs	r3, r2, r3
 80027c4:	2b02      	cmp	r3, #2
 80027c6:	d901      	bls.n	80027cc <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80027c8:	2303      	movs	r3, #3
 80027ca:	e1f5      	b.n	8002bb8 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80027cc:	4b32      	ldr	r3, [pc, #200]	@ (8002898 <HAL_RCC_OscConfig+0x504>)
 80027ce:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80027d2:	f003 0302 	and.w	r3, r3, #2
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d1ef      	bne.n	80027ba <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	f003 0304 	and.w	r3, r3, #4
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	f000 80a6 	beq.w	8002934 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80027e8:	2300      	movs	r3, #0
 80027ea:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80027ec:	4b2a      	ldr	r3, [pc, #168]	@ (8002898 <HAL_RCC_OscConfig+0x504>)
 80027ee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80027f0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80027f4:	2b00      	cmp	r3, #0
 80027f6:	d10d      	bne.n	8002814 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80027f8:	4b27      	ldr	r3, [pc, #156]	@ (8002898 <HAL_RCC_OscConfig+0x504>)
 80027fa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80027fc:	4a26      	ldr	r2, [pc, #152]	@ (8002898 <HAL_RCC_OscConfig+0x504>)
 80027fe:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002802:	6593      	str	r3, [r2, #88]	@ 0x58
 8002804:	4b24      	ldr	r3, [pc, #144]	@ (8002898 <HAL_RCC_OscConfig+0x504>)
 8002806:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002808:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800280c:	60bb      	str	r3, [r7, #8]
 800280e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002810:	2301      	movs	r3, #1
 8002812:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002814:	4b21      	ldr	r3, [pc, #132]	@ (800289c <HAL_RCC_OscConfig+0x508>)
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800281c:	2b00      	cmp	r3, #0
 800281e:	d118      	bne.n	8002852 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002820:	4b1e      	ldr	r3, [pc, #120]	@ (800289c <HAL_RCC_OscConfig+0x508>)
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	4a1d      	ldr	r2, [pc, #116]	@ (800289c <HAL_RCC_OscConfig+0x508>)
 8002826:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800282a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800282c:	f7fe f89c 	bl	8000968 <HAL_GetTick>
 8002830:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002832:	e008      	b.n	8002846 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002834:	f7fe f898 	bl	8000968 <HAL_GetTick>
 8002838:	4602      	mov	r2, r0
 800283a:	693b      	ldr	r3, [r7, #16]
 800283c:	1ad3      	subs	r3, r2, r3
 800283e:	2b02      	cmp	r3, #2
 8002840:	d901      	bls.n	8002846 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8002842:	2303      	movs	r3, #3
 8002844:	e1b8      	b.n	8002bb8 <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002846:	4b15      	ldr	r3, [pc, #84]	@ (800289c <HAL_RCC_OscConfig+0x508>)
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800284e:	2b00      	cmp	r3, #0
 8002850:	d0f0      	beq.n	8002834 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	689b      	ldr	r3, [r3, #8]
 8002856:	2b01      	cmp	r3, #1
 8002858:	d108      	bne.n	800286c <HAL_RCC_OscConfig+0x4d8>
 800285a:	4b0f      	ldr	r3, [pc, #60]	@ (8002898 <HAL_RCC_OscConfig+0x504>)
 800285c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002860:	4a0d      	ldr	r2, [pc, #52]	@ (8002898 <HAL_RCC_OscConfig+0x504>)
 8002862:	f043 0301 	orr.w	r3, r3, #1
 8002866:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800286a:	e029      	b.n	80028c0 <HAL_RCC_OscConfig+0x52c>
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	689b      	ldr	r3, [r3, #8]
 8002870:	2b05      	cmp	r3, #5
 8002872:	d115      	bne.n	80028a0 <HAL_RCC_OscConfig+0x50c>
 8002874:	4b08      	ldr	r3, [pc, #32]	@ (8002898 <HAL_RCC_OscConfig+0x504>)
 8002876:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800287a:	4a07      	ldr	r2, [pc, #28]	@ (8002898 <HAL_RCC_OscConfig+0x504>)
 800287c:	f043 0304 	orr.w	r3, r3, #4
 8002880:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002884:	4b04      	ldr	r3, [pc, #16]	@ (8002898 <HAL_RCC_OscConfig+0x504>)
 8002886:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800288a:	4a03      	ldr	r2, [pc, #12]	@ (8002898 <HAL_RCC_OscConfig+0x504>)
 800288c:	f043 0301 	orr.w	r3, r3, #1
 8002890:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002894:	e014      	b.n	80028c0 <HAL_RCC_OscConfig+0x52c>
 8002896:	bf00      	nop
 8002898:	40021000 	.word	0x40021000
 800289c:	40007000 	.word	0x40007000
 80028a0:	4b9d      	ldr	r3, [pc, #628]	@ (8002b18 <HAL_RCC_OscConfig+0x784>)
 80028a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80028a6:	4a9c      	ldr	r2, [pc, #624]	@ (8002b18 <HAL_RCC_OscConfig+0x784>)
 80028a8:	f023 0301 	bic.w	r3, r3, #1
 80028ac:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80028b0:	4b99      	ldr	r3, [pc, #612]	@ (8002b18 <HAL_RCC_OscConfig+0x784>)
 80028b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80028b6:	4a98      	ldr	r2, [pc, #608]	@ (8002b18 <HAL_RCC_OscConfig+0x784>)
 80028b8:	f023 0304 	bic.w	r3, r3, #4
 80028bc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	689b      	ldr	r3, [r3, #8]
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	d016      	beq.n	80028f6 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80028c8:	f7fe f84e 	bl	8000968 <HAL_GetTick>
 80028cc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80028ce:	e00a      	b.n	80028e6 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80028d0:	f7fe f84a 	bl	8000968 <HAL_GetTick>
 80028d4:	4602      	mov	r2, r0
 80028d6:	693b      	ldr	r3, [r7, #16]
 80028d8:	1ad3      	subs	r3, r2, r3
 80028da:	f241 3288 	movw	r2, #5000	@ 0x1388
 80028de:	4293      	cmp	r3, r2
 80028e0:	d901      	bls.n	80028e6 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80028e2:	2303      	movs	r3, #3
 80028e4:	e168      	b.n	8002bb8 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80028e6:	4b8c      	ldr	r3, [pc, #560]	@ (8002b18 <HAL_RCC_OscConfig+0x784>)
 80028e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80028ec:	f003 0302 	and.w	r3, r3, #2
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	d0ed      	beq.n	80028d0 <HAL_RCC_OscConfig+0x53c>
 80028f4:	e015      	b.n	8002922 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80028f6:	f7fe f837 	bl	8000968 <HAL_GetTick>
 80028fa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80028fc:	e00a      	b.n	8002914 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80028fe:	f7fe f833 	bl	8000968 <HAL_GetTick>
 8002902:	4602      	mov	r2, r0
 8002904:	693b      	ldr	r3, [r7, #16]
 8002906:	1ad3      	subs	r3, r2, r3
 8002908:	f241 3288 	movw	r2, #5000	@ 0x1388
 800290c:	4293      	cmp	r3, r2
 800290e:	d901      	bls.n	8002914 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8002910:	2303      	movs	r3, #3
 8002912:	e151      	b.n	8002bb8 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002914:	4b80      	ldr	r3, [pc, #512]	@ (8002b18 <HAL_RCC_OscConfig+0x784>)
 8002916:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800291a:	f003 0302 	and.w	r3, r3, #2
 800291e:	2b00      	cmp	r3, #0
 8002920:	d1ed      	bne.n	80028fe <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002922:	7ffb      	ldrb	r3, [r7, #31]
 8002924:	2b01      	cmp	r3, #1
 8002926:	d105      	bne.n	8002934 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002928:	4b7b      	ldr	r3, [pc, #492]	@ (8002b18 <HAL_RCC_OscConfig+0x784>)
 800292a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800292c:	4a7a      	ldr	r2, [pc, #488]	@ (8002b18 <HAL_RCC_OscConfig+0x784>)
 800292e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002932:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	f003 0320 	and.w	r3, r3, #32
 800293c:	2b00      	cmp	r3, #0
 800293e:	d03c      	beq.n	80029ba <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002944:	2b00      	cmp	r3, #0
 8002946:	d01c      	beq.n	8002982 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002948:	4b73      	ldr	r3, [pc, #460]	@ (8002b18 <HAL_RCC_OscConfig+0x784>)
 800294a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800294e:	4a72      	ldr	r2, [pc, #456]	@ (8002b18 <HAL_RCC_OscConfig+0x784>)
 8002950:	f043 0301 	orr.w	r3, r3, #1
 8002954:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002958:	f7fe f806 	bl	8000968 <HAL_GetTick>
 800295c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800295e:	e008      	b.n	8002972 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002960:	f7fe f802 	bl	8000968 <HAL_GetTick>
 8002964:	4602      	mov	r2, r0
 8002966:	693b      	ldr	r3, [r7, #16]
 8002968:	1ad3      	subs	r3, r2, r3
 800296a:	2b02      	cmp	r3, #2
 800296c:	d901      	bls.n	8002972 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 800296e:	2303      	movs	r3, #3
 8002970:	e122      	b.n	8002bb8 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002972:	4b69      	ldr	r3, [pc, #420]	@ (8002b18 <HAL_RCC_OscConfig+0x784>)
 8002974:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002978:	f003 0302 	and.w	r3, r3, #2
 800297c:	2b00      	cmp	r3, #0
 800297e:	d0ef      	beq.n	8002960 <HAL_RCC_OscConfig+0x5cc>
 8002980:	e01b      	b.n	80029ba <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002982:	4b65      	ldr	r3, [pc, #404]	@ (8002b18 <HAL_RCC_OscConfig+0x784>)
 8002984:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002988:	4a63      	ldr	r2, [pc, #396]	@ (8002b18 <HAL_RCC_OscConfig+0x784>)
 800298a:	f023 0301 	bic.w	r3, r3, #1
 800298e:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002992:	f7fd ffe9 	bl	8000968 <HAL_GetTick>
 8002996:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002998:	e008      	b.n	80029ac <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800299a:	f7fd ffe5 	bl	8000968 <HAL_GetTick>
 800299e:	4602      	mov	r2, r0
 80029a0:	693b      	ldr	r3, [r7, #16]
 80029a2:	1ad3      	subs	r3, r2, r3
 80029a4:	2b02      	cmp	r3, #2
 80029a6:	d901      	bls.n	80029ac <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 80029a8:	2303      	movs	r3, #3
 80029aa:	e105      	b.n	8002bb8 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80029ac:	4b5a      	ldr	r3, [pc, #360]	@ (8002b18 <HAL_RCC_OscConfig+0x784>)
 80029ae:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80029b2:	f003 0302 	and.w	r3, r3, #2
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d1ef      	bne.n	800299a <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80029be:	2b00      	cmp	r3, #0
 80029c0:	f000 80f9 	beq.w	8002bb6 <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80029c8:	2b02      	cmp	r3, #2
 80029ca:	f040 80cf 	bne.w	8002b6c <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80029ce:	4b52      	ldr	r3, [pc, #328]	@ (8002b18 <HAL_RCC_OscConfig+0x784>)
 80029d0:	68db      	ldr	r3, [r3, #12]
 80029d2:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80029d4:	697b      	ldr	r3, [r7, #20]
 80029d6:	f003 0203 	and.w	r2, r3, #3
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80029de:	429a      	cmp	r2, r3
 80029e0:	d12c      	bne.n	8002a3c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80029e2:	697b      	ldr	r3, [r7, #20]
 80029e4:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029ec:	3b01      	subs	r3, #1
 80029ee:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80029f0:	429a      	cmp	r2, r3
 80029f2:	d123      	bne.n	8002a3c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80029f4:	697b      	ldr	r3, [r7, #20]
 80029f6:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80029fe:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002a00:	429a      	cmp	r2, r3
 8002a02:	d11b      	bne.n	8002a3c <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002a04:	697b      	ldr	r3, [r7, #20]
 8002a06:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002a0e:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002a10:	429a      	cmp	r2, r3
 8002a12:	d113      	bne.n	8002a3c <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002a14:	697b      	ldr	r3, [r7, #20]
 8002a16:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002a1e:	085b      	lsrs	r3, r3, #1
 8002a20:	3b01      	subs	r3, #1
 8002a22:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002a24:	429a      	cmp	r2, r3
 8002a26:	d109      	bne.n	8002a3c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002a28:	697b      	ldr	r3, [r7, #20]
 8002a2a:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a32:	085b      	lsrs	r3, r3, #1
 8002a34:	3b01      	subs	r3, #1
 8002a36:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002a38:	429a      	cmp	r2, r3
 8002a3a:	d071      	beq.n	8002b20 <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002a3c:	69bb      	ldr	r3, [r7, #24]
 8002a3e:	2b0c      	cmp	r3, #12
 8002a40:	d068      	beq.n	8002b14 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8002a42:	4b35      	ldr	r3, [pc, #212]	@ (8002b18 <HAL_RCC_OscConfig+0x784>)
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	d105      	bne.n	8002a5a <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8002a4e:	4b32      	ldr	r3, [pc, #200]	@ (8002b18 <HAL_RCC_OscConfig+0x784>)
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d001      	beq.n	8002a5e <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 8002a5a:	2301      	movs	r3, #1
 8002a5c:	e0ac      	b.n	8002bb8 <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8002a5e:	4b2e      	ldr	r3, [pc, #184]	@ (8002b18 <HAL_RCC_OscConfig+0x784>)
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	4a2d      	ldr	r2, [pc, #180]	@ (8002b18 <HAL_RCC_OscConfig+0x784>)
 8002a64:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002a68:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002a6a:	f7fd ff7d 	bl	8000968 <HAL_GetTick>
 8002a6e:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002a70:	e008      	b.n	8002a84 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a72:	f7fd ff79 	bl	8000968 <HAL_GetTick>
 8002a76:	4602      	mov	r2, r0
 8002a78:	693b      	ldr	r3, [r7, #16]
 8002a7a:	1ad3      	subs	r3, r2, r3
 8002a7c:	2b02      	cmp	r3, #2
 8002a7e:	d901      	bls.n	8002a84 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 8002a80:	2303      	movs	r3, #3
 8002a82:	e099      	b.n	8002bb8 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002a84:	4b24      	ldr	r3, [pc, #144]	@ (8002b18 <HAL_RCC_OscConfig+0x784>)
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	d1f0      	bne.n	8002a72 <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002a90:	4b21      	ldr	r3, [pc, #132]	@ (8002b18 <HAL_RCC_OscConfig+0x784>)
 8002a92:	68da      	ldr	r2, [r3, #12]
 8002a94:	4b21      	ldr	r3, [pc, #132]	@ (8002b1c <HAL_RCC_OscConfig+0x788>)
 8002a96:	4013      	ands	r3, r2
 8002a98:	687a      	ldr	r2, [r7, #4]
 8002a9a:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8002a9c:	687a      	ldr	r2, [r7, #4]
 8002a9e:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8002aa0:	3a01      	subs	r2, #1
 8002aa2:	0112      	lsls	r2, r2, #4
 8002aa4:	4311      	orrs	r1, r2
 8002aa6:	687a      	ldr	r2, [r7, #4]
 8002aa8:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8002aaa:	0212      	lsls	r2, r2, #8
 8002aac:	4311      	orrs	r1, r2
 8002aae:	687a      	ldr	r2, [r7, #4]
 8002ab0:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8002ab2:	0852      	lsrs	r2, r2, #1
 8002ab4:	3a01      	subs	r2, #1
 8002ab6:	0552      	lsls	r2, r2, #21
 8002ab8:	4311      	orrs	r1, r2
 8002aba:	687a      	ldr	r2, [r7, #4]
 8002abc:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8002abe:	0852      	lsrs	r2, r2, #1
 8002ac0:	3a01      	subs	r2, #1
 8002ac2:	0652      	lsls	r2, r2, #25
 8002ac4:	4311      	orrs	r1, r2
 8002ac6:	687a      	ldr	r2, [r7, #4]
 8002ac8:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8002aca:	06d2      	lsls	r2, r2, #27
 8002acc:	430a      	orrs	r2, r1
 8002ace:	4912      	ldr	r1, [pc, #72]	@ (8002b18 <HAL_RCC_OscConfig+0x784>)
 8002ad0:	4313      	orrs	r3, r2
 8002ad2:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002ad4:	4b10      	ldr	r3, [pc, #64]	@ (8002b18 <HAL_RCC_OscConfig+0x784>)
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	4a0f      	ldr	r2, [pc, #60]	@ (8002b18 <HAL_RCC_OscConfig+0x784>)
 8002ada:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002ade:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002ae0:	4b0d      	ldr	r3, [pc, #52]	@ (8002b18 <HAL_RCC_OscConfig+0x784>)
 8002ae2:	68db      	ldr	r3, [r3, #12]
 8002ae4:	4a0c      	ldr	r2, [pc, #48]	@ (8002b18 <HAL_RCC_OscConfig+0x784>)
 8002ae6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002aea:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002aec:	f7fd ff3c 	bl	8000968 <HAL_GetTick>
 8002af0:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002af2:	e008      	b.n	8002b06 <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002af4:	f7fd ff38 	bl	8000968 <HAL_GetTick>
 8002af8:	4602      	mov	r2, r0
 8002afa:	693b      	ldr	r3, [r7, #16]
 8002afc:	1ad3      	subs	r3, r2, r3
 8002afe:	2b02      	cmp	r3, #2
 8002b00:	d901      	bls.n	8002b06 <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 8002b02:	2303      	movs	r3, #3
 8002b04:	e058      	b.n	8002bb8 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002b06:	4b04      	ldr	r3, [pc, #16]	@ (8002b18 <HAL_RCC_OscConfig+0x784>)
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d0f0      	beq.n	8002af4 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002b12:	e050      	b.n	8002bb6 <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8002b14:	2301      	movs	r3, #1
 8002b16:	e04f      	b.n	8002bb8 <HAL_RCC_OscConfig+0x824>
 8002b18:	40021000 	.word	0x40021000
 8002b1c:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002b20:	4b27      	ldr	r3, [pc, #156]	@ (8002bc0 <HAL_RCC_OscConfig+0x82c>)
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	d144      	bne.n	8002bb6 <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8002b2c:	4b24      	ldr	r3, [pc, #144]	@ (8002bc0 <HAL_RCC_OscConfig+0x82c>)
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	4a23      	ldr	r2, [pc, #140]	@ (8002bc0 <HAL_RCC_OscConfig+0x82c>)
 8002b32:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002b36:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002b38:	4b21      	ldr	r3, [pc, #132]	@ (8002bc0 <HAL_RCC_OscConfig+0x82c>)
 8002b3a:	68db      	ldr	r3, [r3, #12]
 8002b3c:	4a20      	ldr	r2, [pc, #128]	@ (8002bc0 <HAL_RCC_OscConfig+0x82c>)
 8002b3e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002b42:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002b44:	f7fd ff10 	bl	8000968 <HAL_GetTick>
 8002b48:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002b4a:	e008      	b.n	8002b5e <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002b4c:	f7fd ff0c 	bl	8000968 <HAL_GetTick>
 8002b50:	4602      	mov	r2, r0
 8002b52:	693b      	ldr	r3, [r7, #16]
 8002b54:	1ad3      	subs	r3, r2, r3
 8002b56:	2b02      	cmp	r3, #2
 8002b58:	d901      	bls.n	8002b5e <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 8002b5a:	2303      	movs	r3, #3
 8002b5c:	e02c      	b.n	8002bb8 <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002b5e:	4b18      	ldr	r3, [pc, #96]	@ (8002bc0 <HAL_RCC_OscConfig+0x82c>)
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	d0f0      	beq.n	8002b4c <HAL_RCC_OscConfig+0x7b8>
 8002b6a:	e024      	b.n	8002bb6 <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002b6c:	69bb      	ldr	r3, [r7, #24]
 8002b6e:	2b0c      	cmp	r3, #12
 8002b70:	d01f      	beq.n	8002bb2 <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002b72:	4b13      	ldr	r3, [pc, #76]	@ (8002bc0 <HAL_RCC_OscConfig+0x82c>)
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	4a12      	ldr	r2, [pc, #72]	@ (8002bc0 <HAL_RCC_OscConfig+0x82c>)
 8002b78:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002b7c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b7e:	f7fd fef3 	bl	8000968 <HAL_GetTick>
 8002b82:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002b84:	e008      	b.n	8002b98 <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002b86:	f7fd feef 	bl	8000968 <HAL_GetTick>
 8002b8a:	4602      	mov	r2, r0
 8002b8c:	693b      	ldr	r3, [r7, #16]
 8002b8e:	1ad3      	subs	r3, r2, r3
 8002b90:	2b02      	cmp	r3, #2
 8002b92:	d901      	bls.n	8002b98 <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 8002b94:	2303      	movs	r3, #3
 8002b96:	e00f      	b.n	8002bb8 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002b98:	4b09      	ldr	r3, [pc, #36]	@ (8002bc0 <HAL_RCC_OscConfig+0x82c>)
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	d1f0      	bne.n	8002b86 <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8002ba4:	4b06      	ldr	r3, [pc, #24]	@ (8002bc0 <HAL_RCC_OscConfig+0x82c>)
 8002ba6:	68da      	ldr	r2, [r3, #12]
 8002ba8:	4905      	ldr	r1, [pc, #20]	@ (8002bc0 <HAL_RCC_OscConfig+0x82c>)
 8002baa:	4b06      	ldr	r3, [pc, #24]	@ (8002bc4 <HAL_RCC_OscConfig+0x830>)
 8002bac:	4013      	ands	r3, r2
 8002bae:	60cb      	str	r3, [r1, #12]
 8002bb0:	e001      	b.n	8002bb6 <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8002bb2:	2301      	movs	r3, #1
 8002bb4:	e000      	b.n	8002bb8 <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 8002bb6:	2300      	movs	r3, #0
}
 8002bb8:	4618      	mov	r0, r3
 8002bba:	3720      	adds	r7, #32
 8002bbc:	46bd      	mov	sp, r7
 8002bbe:	bd80      	pop	{r7, pc}
 8002bc0:	40021000 	.word	0x40021000
 8002bc4:	feeefffc 	.word	0xfeeefffc

08002bc8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002bc8:	b580      	push	{r7, lr}
 8002bca:	b084      	sub	sp, #16
 8002bcc:	af00      	add	r7, sp, #0
 8002bce:	6078      	str	r0, [r7, #4]
 8002bd0:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	d101      	bne.n	8002bdc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002bd8:	2301      	movs	r3, #1
 8002bda:	e0e7      	b.n	8002dac <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002bdc:	4b75      	ldr	r3, [pc, #468]	@ (8002db4 <HAL_RCC_ClockConfig+0x1ec>)
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	f003 0307 	and.w	r3, r3, #7
 8002be4:	683a      	ldr	r2, [r7, #0]
 8002be6:	429a      	cmp	r2, r3
 8002be8:	d910      	bls.n	8002c0c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002bea:	4b72      	ldr	r3, [pc, #456]	@ (8002db4 <HAL_RCC_ClockConfig+0x1ec>)
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	f023 0207 	bic.w	r2, r3, #7
 8002bf2:	4970      	ldr	r1, [pc, #448]	@ (8002db4 <HAL_RCC_ClockConfig+0x1ec>)
 8002bf4:	683b      	ldr	r3, [r7, #0]
 8002bf6:	4313      	orrs	r3, r2
 8002bf8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002bfa:	4b6e      	ldr	r3, [pc, #440]	@ (8002db4 <HAL_RCC_ClockConfig+0x1ec>)
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	f003 0307 	and.w	r3, r3, #7
 8002c02:	683a      	ldr	r2, [r7, #0]
 8002c04:	429a      	cmp	r2, r3
 8002c06:	d001      	beq.n	8002c0c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002c08:	2301      	movs	r3, #1
 8002c0a:	e0cf      	b.n	8002dac <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	f003 0302 	and.w	r3, r3, #2
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	d010      	beq.n	8002c3a <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	689a      	ldr	r2, [r3, #8]
 8002c1c:	4b66      	ldr	r3, [pc, #408]	@ (8002db8 <HAL_RCC_ClockConfig+0x1f0>)
 8002c1e:	689b      	ldr	r3, [r3, #8]
 8002c20:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002c24:	429a      	cmp	r2, r3
 8002c26:	d908      	bls.n	8002c3a <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002c28:	4b63      	ldr	r3, [pc, #396]	@ (8002db8 <HAL_RCC_ClockConfig+0x1f0>)
 8002c2a:	689b      	ldr	r3, [r3, #8]
 8002c2c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	689b      	ldr	r3, [r3, #8]
 8002c34:	4960      	ldr	r1, [pc, #384]	@ (8002db8 <HAL_RCC_ClockConfig+0x1f0>)
 8002c36:	4313      	orrs	r3, r2
 8002c38:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	f003 0301 	and.w	r3, r3, #1
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d04c      	beq.n	8002ce0 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	685b      	ldr	r3, [r3, #4]
 8002c4a:	2b03      	cmp	r3, #3
 8002c4c:	d107      	bne.n	8002c5e <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002c4e:	4b5a      	ldr	r3, [pc, #360]	@ (8002db8 <HAL_RCC_ClockConfig+0x1f0>)
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d121      	bne.n	8002c9e <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8002c5a:	2301      	movs	r3, #1
 8002c5c:	e0a6      	b.n	8002dac <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	685b      	ldr	r3, [r3, #4]
 8002c62:	2b02      	cmp	r3, #2
 8002c64:	d107      	bne.n	8002c76 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002c66:	4b54      	ldr	r3, [pc, #336]	@ (8002db8 <HAL_RCC_ClockConfig+0x1f0>)
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d115      	bne.n	8002c9e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002c72:	2301      	movs	r3, #1
 8002c74:	e09a      	b.n	8002dac <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	685b      	ldr	r3, [r3, #4]
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	d107      	bne.n	8002c8e <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002c7e:	4b4e      	ldr	r3, [pc, #312]	@ (8002db8 <HAL_RCC_ClockConfig+0x1f0>)
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	f003 0302 	and.w	r3, r3, #2
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	d109      	bne.n	8002c9e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002c8a:	2301      	movs	r3, #1
 8002c8c:	e08e      	b.n	8002dac <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002c8e:	4b4a      	ldr	r3, [pc, #296]	@ (8002db8 <HAL_RCC_ClockConfig+0x1f0>)
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	d101      	bne.n	8002c9e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002c9a:	2301      	movs	r3, #1
 8002c9c:	e086      	b.n	8002dac <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002c9e:	4b46      	ldr	r3, [pc, #280]	@ (8002db8 <HAL_RCC_ClockConfig+0x1f0>)
 8002ca0:	689b      	ldr	r3, [r3, #8]
 8002ca2:	f023 0203 	bic.w	r2, r3, #3
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	685b      	ldr	r3, [r3, #4]
 8002caa:	4943      	ldr	r1, [pc, #268]	@ (8002db8 <HAL_RCC_ClockConfig+0x1f0>)
 8002cac:	4313      	orrs	r3, r2
 8002cae:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002cb0:	f7fd fe5a 	bl	8000968 <HAL_GetTick>
 8002cb4:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002cb6:	e00a      	b.n	8002cce <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002cb8:	f7fd fe56 	bl	8000968 <HAL_GetTick>
 8002cbc:	4602      	mov	r2, r0
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	1ad3      	subs	r3, r2, r3
 8002cc2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002cc6:	4293      	cmp	r3, r2
 8002cc8:	d901      	bls.n	8002cce <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8002cca:	2303      	movs	r3, #3
 8002ccc:	e06e      	b.n	8002dac <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002cce:	4b3a      	ldr	r3, [pc, #232]	@ (8002db8 <HAL_RCC_ClockConfig+0x1f0>)
 8002cd0:	689b      	ldr	r3, [r3, #8]
 8002cd2:	f003 020c 	and.w	r2, r3, #12
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	685b      	ldr	r3, [r3, #4]
 8002cda:	009b      	lsls	r3, r3, #2
 8002cdc:	429a      	cmp	r2, r3
 8002cde:	d1eb      	bne.n	8002cb8 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	f003 0302 	and.w	r3, r3, #2
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d010      	beq.n	8002d0e <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	689a      	ldr	r2, [r3, #8]
 8002cf0:	4b31      	ldr	r3, [pc, #196]	@ (8002db8 <HAL_RCC_ClockConfig+0x1f0>)
 8002cf2:	689b      	ldr	r3, [r3, #8]
 8002cf4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002cf8:	429a      	cmp	r2, r3
 8002cfa:	d208      	bcs.n	8002d0e <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002cfc:	4b2e      	ldr	r3, [pc, #184]	@ (8002db8 <HAL_RCC_ClockConfig+0x1f0>)
 8002cfe:	689b      	ldr	r3, [r3, #8]
 8002d00:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	689b      	ldr	r3, [r3, #8]
 8002d08:	492b      	ldr	r1, [pc, #172]	@ (8002db8 <HAL_RCC_ClockConfig+0x1f0>)
 8002d0a:	4313      	orrs	r3, r2
 8002d0c:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002d0e:	4b29      	ldr	r3, [pc, #164]	@ (8002db4 <HAL_RCC_ClockConfig+0x1ec>)
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	f003 0307 	and.w	r3, r3, #7
 8002d16:	683a      	ldr	r2, [r7, #0]
 8002d18:	429a      	cmp	r2, r3
 8002d1a:	d210      	bcs.n	8002d3e <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002d1c:	4b25      	ldr	r3, [pc, #148]	@ (8002db4 <HAL_RCC_ClockConfig+0x1ec>)
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	f023 0207 	bic.w	r2, r3, #7
 8002d24:	4923      	ldr	r1, [pc, #140]	@ (8002db4 <HAL_RCC_ClockConfig+0x1ec>)
 8002d26:	683b      	ldr	r3, [r7, #0]
 8002d28:	4313      	orrs	r3, r2
 8002d2a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d2c:	4b21      	ldr	r3, [pc, #132]	@ (8002db4 <HAL_RCC_ClockConfig+0x1ec>)
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	f003 0307 	and.w	r3, r3, #7
 8002d34:	683a      	ldr	r2, [r7, #0]
 8002d36:	429a      	cmp	r2, r3
 8002d38:	d001      	beq.n	8002d3e <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8002d3a:	2301      	movs	r3, #1
 8002d3c:	e036      	b.n	8002dac <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	f003 0304 	and.w	r3, r3, #4
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d008      	beq.n	8002d5c <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002d4a:	4b1b      	ldr	r3, [pc, #108]	@ (8002db8 <HAL_RCC_ClockConfig+0x1f0>)
 8002d4c:	689b      	ldr	r3, [r3, #8]
 8002d4e:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	68db      	ldr	r3, [r3, #12]
 8002d56:	4918      	ldr	r1, [pc, #96]	@ (8002db8 <HAL_RCC_ClockConfig+0x1f0>)
 8002d58:	4313      	orrs	r3, r2
 8002d5a:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	f003 0308 	and.w	r3, r3, #8
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	d009      	beq.n	8002d7c <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002d68:	4b13      	ldr	r3, [pc, #76]	@ (8002db8 <HAL_RCC_ClockConfig+0x1f0>)
 8002d6a:	689b      	ldr	r3, [r3, #8]
 8002d6c:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	691b      	ldr	r3, [r3, #16]
 8002d74:	00db      	lsls	r3, r3, #3
 8002d76:	4910      	ldr	r1, [pc, #64]	@ (8002db8 <HAL_RCC_ClockConfig+0x1f0>)
 8002d78:	4313      	orrs	r3, r2
 8002d7a:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002d7c:	f000 f824 	bl	8002dc8 <HAL_RCC_GetSysClockFreq>
 8002d80:	4602      	mov	r2, r0
 8002d82:	4b0d      	ldr	r3, [pc, #52]	@ (8002db8 <HAL_RCC_ClockConfig+0x1f0>)
 8002d84:	689b      	ldr	r3, [r3, #8]
 8002d86:	091b      	lsrs	r3, r3, #4
 8002d88:	f003 030f 	and.w	r3, r3, #15
 8002d8c:	490b      	ldr	r1, [pc, #44]	@ (8002dbc <HAL_RCC_ClockConfig+0x1f4>)
 8002d8e:	5ccb      	ldrb	r3, [r1, r3]
 8002d90:	f003 031f 	and.w	r3, r3, #31
 8002d94:	fa22 f303 	lsr.w	r3, r2, r3
 8002d98:	4a09      	ldr	r2, [pc, #36]	@ (8002dc0 <HAL_RCC_ClockConfig+0x1f8>)
 8002d9a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002d9c:	4b09      	ldr	r3, [pc, #36]	@ (8002dc4 <HAL_RCC_ClockConfig+0x1fc>)
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	4618      	mov	r0, r3
 8002da2:	f7fd fd91 	bl	80008c8 <HAL_InitTick>
 8002da6:	4603      	mov	r3, r0
 8002da8:	72fb      	strb	r3, [r7, #11]

  return status;
 8002daa:	7afb      	ldrb	r3, [r7, #11]
}
 8002dac:	4618      	mov	r0, r3
 8002dae:	3710      	adds	r7, #16
 8002db0:	46bd      	mov	sp, r7
 8002db2:	bd80      	pop	{r7, pc}
 8002db4:	40022000 	.word	0x40022000
 8002db8:	40021000 	.word	0x40021000
 8002dbc:	080085b0 	.word	0x080085b0
 8002dc0:	200001f0 	.word	0x200001f0
 8002dc4:	200001f4 	.word	0x200001f4

08002dc8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002dc8:	b480      	push	{r7}
 8002dca:	b089      	sub	sp, #36	@ 0x24
 8002dcc:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8002dce:	2300      	movs	r3, #0
 8002dd0:	61fb      	str	r3, [r7, #28]
 8002dd2:	2300      	movs	r3, #0
 8002dd4:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002dd6:	4b3e      	ldr	r3, [pc, #248]	@ (8002ed0 <HAL_RCC_GetSysClockFreq+0x108>)
 8002dd8:	689b      	ldr	r3, [r3, #8]
 8002dda:	f003 030c 	and.w	r3, r3, #12
 8002dde:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002de0:	4b3b      	ldr	r3, [pc, #236]	@ (8002ed0 <HAL_RCC_GetSysClockFreq+0x108>)
 8002de2:	68db      	ldr	r3, [r3, #12]
 8002de4:	f003 0303 	and.w	r3, r3, #3
 8002de8:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002dea:	693b      	ldr	r3, [r7, #16]
 8002dec:	2b00      	cmp	r3, #0
 8002dee:	d005      	beq.n	8002dfc <HAL_RCC_GetSysClockFreq+0x34>
 8002df0:	693b      	ldr	r3, [r7, #16]
 8002df2:	2b0c      	cmp	r3, #12
 8002df4:	d121      	bne.n	8002e3a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	2b01      	cmp	r3, #1
 8002dfa:	d11e      	bne.n	8002e3a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002dfc:	4b34      	ldr	r3, [pc, #208]	@ (8002ed0 <HAL_RCC_GetSysClockFreq+0x108>)
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	f003 0308 	and.w	r3, r3, #8
 8002e04:	2b00      	cmp	r3, #0
 8002e06:	d107      	bne.n	8002e18 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002e08:	4b31      	ldr	r3, [pc, #196]	@ (8002ed0 <HAL_RCC_GetSysClockFreq+0x108>)
 8002e0a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002e0e:	0a1b      	lsrs	r3, r3, #8
 8002e10:	f003 030f 	and.w	r3, r3, #15
 8002e14:	61fb      	str	r3, [r7, #28]
 8002e16:	e005      	b.n	8002e24 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002e18:	4b2d      	ldr	r3, [pc, #180]	@ (8002ed0 <HAL_RCC_GetSysClockFreq+0x108>)
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	091b      	lsrs	r3, r3, #4
 8002e1e:	f003 030f 	and.w	r3, r3, #15
 8002e22:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8002e24:	4a2b      	ldr	r2, [pc, #172]	@ (8002ed4 <HAL_RCC_GetSysClockFreq+0x10c>)
 8002e26:	69fb      	ldr	r3, [r7, #28]
 8002e28:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002e2c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002e2e:	693b      	ldr	r3, [r7, #16]
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d10d      	bne.n	8002e50 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8002e34:	69fb      	ldr	r3, [r7, #28]
 8002e36:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002e38:	e00a      	b.n	8002e50 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8002e3a:	693b      	ldr	r3, [r7, #16]
 8002e3c:	2b04      	cmp	r3, #4
 8002e3e:	d102      	bne.n	8002e46 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002e40:	4b25      	ldr	r3, [pc, #148]	@ (8002ed8 <HAL_RCC_GetSysClockFreq+0x110>)
 8002e42:	61bb      	str	r3, [r7, #24]
 8002e44:	e004      	b.n	8002e50 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8002e46:	693b      	ldr	r3, [r7, #16]
 8002e48:	2b08      	cmp	r3, #8
 8002e4a:	d101      	bne.n	8002e50 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002e4c:	4b23      	ldr	r3, [pc, #140]	@ (8002edc <HAL_RCC_GetSysClockFreq+0x114>)
 8002e4e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8002e50:	693b      	ldr	r3, [r7, #16]
 8002e52:	2b0c      	cmp	r3, #12
 8002e54:	d134      	bne.n	8002ec0 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002e56:	4b1e      	ldr	r3, [pc, #120]	@ (8002ed0 <HAL_RCC_GetSysClockFreq+0x108>)
 8002e58:	68db      	ldr	r3, [r3, #12]
 8002e5a:	f003 0303 	and.w	r3, r3, #3
 8002e5e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002e60:	68bb      	ldr	r3, [r7, #8]
 8002e62:	2b02      	cmp	r3, #2
 8002e64:	d003      	beq.n	8002e6e <HAL_RCC_GetSysClockFreq+0xa6>
 8002e66:	68bb      	ldr	r3, [r7, #8]
 8002e68:	2b03      	cmp	r3, #3
 8002e6a:	d003      	beq.n	8002e74 <HAL_RCC_GetSysClockFreq+0xac>
 8002e6c:	e005      	b.n	8002e7a <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8002e6e:	4b1a      	ldr	r3, [pc, #104]	@ (8002ed8 <HAL_RCC_GetSysClockFreq+0x110>)
 8002e70:	617b      	str	r3, [r7, #20]
      break;
 8002e72:	e005      	b.n	8002e80 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8002e74:	4b19      	ldr	r3, [pc, #100]	@ (8002edc <HAL_RCC_GetSysClockFreq+0x114>)
 8002e76:	617b      	str	r3, [r7, #20]
      break;
 8002e78:	e002      	b.n	8002e80 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8002e7a:	69fb      	ldr	r3, [r7, #28]
 8002e7c:	617b      	str	r3, [r7, #20]
      break;
 8002e7e:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002e80:	4b13      	ldr	r3, [pc, #76]	@ (8002ed0 <HAL_RCC_GetSysClockFreq+0x108>)
 8002e82:	68db      	ldr	r3, [r3, #12]
 8002e84:	091b      	lsrs	r3, r3, #4
 8002e86:	f003 0307 	and.w	r3, r3, #7
 8002e8a:	3301      	adds	r3, #1
 8002e8c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002e8e:	4b10      	ldr	r3, [pc, #64]	@ (8002ed0 <HAL_RCC_GetSysClockFreq+0x108>)
 8002e90:	68db      	ldr	r3, [r3, #12]
 8002e92:	0a1b      	lsrs	r3, r3, #8
 8002e94:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002e98:	697a      	ldr	r2, [r7, #20]
 8002e9a:	fb03 f202 	mul.w	r2, r3, r2
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ea4:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002ea6:	4b0a      	ldr	r3, [pc, #40]	@ (8002ed0 <HAL_RCC_GetSysClockFreq+0x108>)
 8002ea8:	68db      	ldr	r3, [r3, #12]
 8002eaa:	0e5b      	lsrs	r3, r3, #25
 8002eac:	f003 0303 	and.w	r3, r3, #3
 8002eb0:	3301      	adds	r3, #1
 8002eb2:	005b      	lsls	r3, r3, #1
 8002eb4:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8002eb6:	697a      	ldr	r2, [r7, #20]
 8002eb8:	683b      	ldr	r3, [r7, #0]
 8002eba:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ebe:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8002ec0:	69bb      	ldr	r3, [r7, #24]
}
 8002ec2:	4618      	mov	r0, r3
 8002ec4:	3724      	adds	r7, #36	@ 0x24
 8002ec6:	46bd      	mov	sp, r7
 8002ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ecc:	4770      	bx	lr
 8002ece:	bf00      	nop
 8002ed0:	40021000 	.word	0x40021000
 8002ed4:	080085c0 	.word	0x080085c0
 8002ed8:	00f42400 	.word	0x00f42400
 8002edc:	007a1200 	.word	0x007a1200

08002ee0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002ee0:	b480      	push	{r7}
 8002ee2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002ee4:	4b03      	ldr	r3, [pc, #12]	@ (8002ef4 <HAL_RCC_GetHCLKFreq+0x14>)
 8002ee6:	681b      	ldr	r3, [r3, #0]
}
 8002ee8:	4618      	mov	r0, r3
 8002eea:	46bd      	mov	sp, r7
 8002eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ef0:	4770      	bx	lr
 8002ef2:	bf00      	nop
 8002ef4:	200001f0 	.word	0x200001f0

08002ef8 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002ef8:	b580      	push	{r7, lr}
 8002efa:	b086      	sub	sp, #24
 8002efc:	af00      	add	r7, sp, #0
 8002efe:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002f00:	2300      	movs	r3, #0
 8002f02:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002f04:	4b2a      	ldr	r3, [pc, #168]	@ (8002fb0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002f06:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f08:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002f0c:	2b00      	cmp	r3, #0
 8002f0e:	d003      	beq.n	8002f18 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002f10:	f7ff f9bc 	bl	800228c <HAL_PWREx_GetVoltageRange>
 8002f14:	6178      	str	r0, [r7, #20]
 8002f16:	e014      	b.n	8002f42 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002f18:	4b25      	ldr	r3, [pc, #148]	@ (8002fb0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002f1a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f1c:	4a24      	ldr	r2, [pc, #144]	@ (8002fb0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002f1e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002f22:	6593      	str	r3, [r2, #88]	@ 0x58
 8002f24:	4b22      	ldr	r3, [pc, #136]	@ (8002fb0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002f26:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f28:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002f2c:	60fb      	str	r3, [r7, #12]
 8002f2e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8002f30:	f7ff f9ac 	bl	800228c <HAL_PWREx_GetVoltageRange>
 8002f34:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8002f36:	4b1e      	ldr	r3, [pc, #120]	@ (8002fb0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002f38:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f3a:	4a1d      	ldr	r2, [pc, #116]	@ (8002fb0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002f3c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002f40:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002f42:	697b      	ldr	r3, [r7, #20]
 8002f44:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002f48:	d10b      	bne.n	8002f62 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	2b80      	cmp	r3, #128	@ 0x80
 8002f4e:	d919      	bls.n	8002f84 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	2ba0      	cmp	r3, #160	@ 0xa0
 8002f54:	d902      	bls.n	8002f5c <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002f56:	2302      	movs	r3, #2
 8002f58:	613b      	str	r3, [r7, #16]
 8002f5a:	e013      	b.n	8002f84 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002f5c:	2301      	movs	r3, #1
 8002f5e:	613b      	str	r3, [r7, #16]
 8002f60:	e010      	b.n	8002f84 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	2b80      	cmp	r3, #128	@ 0x80
 8002f66:	d902      	bls.n	8002f6e <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8002f68:	2303      	movs	r3, #3
 8002f6a:	613b      	str	r3, [r7, #16]
 8002f6c:	e00a      	b.n	8002f84 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	2b80      	cmp	r3, #128	@ 0x80
 8002f72:	d102      	bne.n	8002f7a <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002f74:	2302      	movs	r3, #2
 8002f76:	613b      	str	r3, [r7, #16]
 8002f78:	e004      	b.n	8002f84 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	2b70      	cmp	r3, #112	@ 0x70
 8002f7e:	d101      	bne.n	8002f84 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002f80:	2301      	movs	r3, #1
 8002f82:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002f84:	4b0b      	ldr	r3, [pc, #44]	@ (8002fb4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	f023 0207 	bic.w	r2, r3, #7
 8002f8c:	4909      	ldr	r1, [pc, #36]	@ (8002fb4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002f8e:	693b      	ldr	r3, [r7, #16]
 8002f90:	4313      	orrs	r3, r2
 8002f92:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002f94:	4b07      	ldr	r3, [pc, #28]	@ (8002fb4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	f003 0307 	and.w	r3, r3, #7
 8002f9c:	693a      	ldr	r2, [r7, #16]
 8002f9e:	429a      	cmp	r2, r3
 8002fa0:	d001      	beq.n	8002fa6 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8002fa2:	2301      	movs	r3, #1
 8002fa4:	e000      	b.n	8002fa8 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8002fa6:	2300      	movs	r3, #0
}
 8002fa8:	4618      	mov	r0, r3
 8002faa:	3718      	adds	r7, #24
 8002fac:	46bd      	mov	sp, r7
 8002fae:	bd80      	pop	{r7, pc}
 8002fb0:	40021000 	.word	0x40021000
 8002fb4:	40022000 	.word	0x40022000

08002fb8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002fb8:	b580      	push	{r7, lr}
 8002fba:	b086      	sub	sp, #24
 8002fbc:	af00      	add	r7, sp, #0
 8002fbe:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002fc0:	2300      	movs	r3, #0
 8002fc2:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002fc4:	2300      	movs	r3, #0
 8002fc6:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	d041      	beq.n	8003058 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002fd8:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8002fdc:	d02a      	beq.n	8003034 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8002fde:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8002fe2:	d824      	bhi.n	800302e <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002fe4:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002fe8:	d008      	beq.n	8002ffc <HAL_RCCEx_PeriphCLKConfig+0x44>
 8002fea:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002fee:	d81e      	bhi.n	800302e <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002ff0:	2b00      	cmp	r3, #0
 8002ff2:	d00a      	beq.n	800300a <HAL_RCCEx_PeriphCLKConfig+0x52>
 8002ff4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002ff8:	d010      	beq.n	800301c <HAL_RCCEx_PeriphCLKConfig+0x64>
 8002ffa:	e018      	b.n	800302e <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002ffc:	4b86      	ldr	r3, [pc, #536]	@ (8003218 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002ffe:	68db      	ldr	r3, [r3, #12]
 8003000:	4a85      	ldr	r2, [pc, #532]	@ (8003218 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003002:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003006:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003008:	e015      	b.n	8003036 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	3304      	adds	r3, #4
 800300e:	2100      	movs	r1, #0
 8003010:	4618      	mov	r0, r3
 8003012:	f000 fadd 	bl	80035d0 <RCCEx_PLLSAI1_Config>
 8003016:	4603      	mov	r3, r0
 8003018:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800301a:	e00c      	b.n	8003036 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	3320      	adds	r3, #32
 8003020:	2100      	movs	r1, #0
 8003022:	4618      	mov	r0, r3
 8003024:	f000 fbc6 	bl	80037b4 <RCCEx_PLLSAI2_Config>
 8003028:	4603      	mov	r3, r0
 800302a:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800302c:	e003      	b.n	8003036 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800302e:	2301      	movs	r3, #1
 8003030:	74fb      	strb	r3, [r7, #19]
      break;
 8003032:	e000      	b.n	8003036 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8003034:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003036:	7cfb      	ldrb	r3, [r7, #19]
 8003038:	2b00      	cmp	r3, #0
 800303a:	d10b      	bne.n	8003054 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800303c:	4b76      	ldr	r3, [pc, #472]	@ (8003218 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800303e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003042:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800304a:	4973      	ldr	r1, [pc, #460]	@ (8003218 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800304c:	4313      	orrs	r3, r2
 800304e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8003052:	e001      	b.n	8003058 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003054:	7cfb      	ldrb	r3, [r7, #19]
 8003056:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003060:	2b00      	cmp	r3, #0
 8003062:	d041      	beq.n	80030e8 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003068:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800306c:	d02a      	beq.n	80030c4 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 800306e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003072:	d824      	bhi.n	80030be <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003074:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003078:	d008      	beq.n	800308c <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800307a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800307e:	d81e      	bhi.n	80030be <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003080:	2b00      	cmp	r3, #0
 8003082:	d00a      	beq.n	800309a <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8003084:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003088:	d010      	beq.n	80030ac <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800308a:	e018      	b.n	80030be <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800308c:	4b62      	ldr	r3, [pc, #392]	@ (8003218 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800308e:	68db      	ldr	r3, [r3, #12]
 8003090:	4a61      	ldr	r2, [pc, #388]	@ (8003218 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003092:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003096:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003098:	e015      	b.n	80030c6 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	3304      	adds	r3, #4
 800309e:	2100      	movs	r1, #0
 80030a0:	4618      	mov	r0, r3
 80030a2:	f000 fa95 	bl	80035d0 <RCCEx_PLLSAI1_Config>
 80030a6:	4603      	mov	r3, r0
 80030a8:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80030aa:	e00c      	b.n	80030c6 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	3320      	adds	r3, #32
 80030b0:	2100      	movs	r1, #0
 80030b2:	4618      	mov	r0, r3
 80030b4:	f000 fb7e 	bl	80037b4 <RCCEx_PLLSAI2_Config>
 80030b8:	4603      	mov	r3, r0
 80030ba:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80030bc:	e003      	b.n	80030c6 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80030be:	2301      	movs	r3, #1
 80030c0:	74fb      	strb	r3, [r7, #19]
      break;
 80030c2:	e000      	b.n	80030c6 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 80030c4:	bf00      	nop
    }

    if(ret == HAL_OK)
 80030c6:	7cfb      	ldrb	r3, [r7, #19]
 80030c8:	2b00      	cmp	r3, #0
 80030ca:	d10b      	bne.n	80030e4 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80030cc:	4b52      	ldr	r3, [pc, #328]	@ (8003218 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80030ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80030d2:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80030da:	494f      	ldr	r1, [pc, #316]	@ (8003218 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80030dc:	4313      	orrs	r3, r2
 80030de:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 80030e2:	e001      	b.n	80030e8 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80030e4:	7cfb      	ldrb	r3, [r7, #19]
 80030e6:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	f000 80a0 	beq.w	8003236 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80030f6:	2300      	movs	r3, #0
 80030f8:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80030fa:	4b47      	ldr	r3, [pc, #284]	@ (8003218 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80030fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80030fe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003102:	2b00      	cmp	r3, #0
 8003104:	d101      	bne.n	800310a <HAL_RCCEx_PeriphCLKConfig+0x152>
 8003106:	2301      	movs	r3, #1
 8003108:	e000      	b.n	800310c <HAL_RCCEx_PeriphCLKConfig+0x154>
 800310a:	2300      	movs	r3, #0
 800310c:	2b00      	cmp	r3, #0
 800310e:	d00d      	beq.n	800312c <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003110:	4b41      	ldr	r3, [pc, #260]	@ (8003218 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003112:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003114:	4a40      	ldr	r2, [pc, #256]	@ (8003218 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003116:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800311a:	6593      	str	r3, [r2, #88]	@ 0x58
 800311c:	4b3e      	ldr	r3, [pc, #248]	@ (8003218 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800311e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003120:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003124:	60bb      	str	r3, [r7, #8]
 8003126:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003128:	2301      	movs	r3, #1
 800312a:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800312c:	4b3b      	ldr	r3, [pc, #236]	@ (800321c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	4a3a      	ldr	r2, [pc, #232]	@ (800321c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003132:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003136:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003138:	f7fd fc16 	bl	8000968 <HAL_GetTick>
 800313c:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800313e:	e009      	b.n	8003154 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003140:	f7fd fc12 	bl	8000968 <HAL_GetTick>
 8003144:	4602      	mov	r2, r0
 8003146:	68fb      	ldr	r3, [r7, #12]
 8003148:	1ad3      	subs	r3, r2, r3
 800314a:	2b02      	cmp	r3, #2
 800314c:	d902      	bls.n	8003154 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 800314e:	2303      	movs	r3, #3
 8003150:	74fb      	strb	r3, [r7, #19]
        break;
 8003152:	e005      	b.n	8003160 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003154:	4b31      	ldr	r3, [pc, #196]	@ (800321c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800315c:	2b00      	cmp	r3, #0
 800315e:	d0ef      	beq.n	8003140 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8003160:	7cfb      	ldrb	r3, [r7, #19]
 8003162:	2b00      	cmp	r3, #0
 8003164:	d15c      	bne.n	8003220 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003166:	4b2c      	ldr	r3, [pc, #176]	@ (8003218 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003168:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800316c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003170:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003172:	697b      	ldr	r3, [r7, #20]
 8003174:	2b00      	cmp	r3, #0
 8003176:	d01f      	beq.n	80031b8 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800317e:	697a      	ldr	r2, [r7, #20]
 8003180:	429a      	cmp	r2, r3
 8003182:	d019      	beq.n	80031b8 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003184:	4b24      	ldr	r3, [pc, #144]	@ (8003218 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003186:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800318a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800318e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003190:	4b21      	ldr	r3, [pc, #132]	@ (8003218 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003192:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003196:	4a20      	ldr	r2, [pc, #128]	@ (8003218 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003198:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800319c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80031a0:	4b1d      	ldr	r3, [pc, #116]	@ (8003218 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80031a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80031a6:	4a1c      	ldr	r2, [pc, #112]	@ (8003218 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80031a8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80031ac:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80031b0:	4a19      	ldr	r2, [pc, #100]	@ (8003218 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80031b2:	697b      	ldr	r3, [r7, #20]
 80031b4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80031b8:	697b      	ldr	r3, [r7, #20]
 80031ba:	f003 0301 	and.w	r3, r3, #1
 80031be:	2b00      	cmp	r3, #0
 80031c0:	d016      	beq.n	80031f0 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80031c2:	f7fd fbd1 	bl	8000968 <HAL_GetTick>
 80031c6:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80031c8:	e00b      	b.n	80031e2 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80031ca:	f7fd fbcd 	bl	8000968 <HAL_GetTick>
 80031ce:	4602      	mov	r2, r0
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	1ad3      	subs	r3, r2, r3
 80031d4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80031d8:	4293      	cmp	r3, r2
 80031da:	d902      	bls.n	80031e2 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 80031dc:	2303      	movs	r3, #3
 80031de:	74fb      	strb	r3, [r7, #19]
            break;
 80031e0:	e006      	b.n	80031f0 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80031e2:	4b0d      	ldr	r3, [pc, #52]	@ (8003218 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80031e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80031e8:	f003 0302 	and.w	r3, r3, #2
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d0ec      	beq.n	80031ca <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 80031f0:	7cfb      	ldrb	r3, [r7, #19]
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d10c      	bne.n	8003210 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80031f6:	4b08      	ldr	r3, [pc, #32]	@ (8003218 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80031f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80031fc:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003206:	4904      	ldr	r1, [pc, #16]	@ (8003218 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003208:	4313      	orrs	r3, r2
 800320a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800320e:	e009      	b.n	8003224 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003210:	7cfb      	ldrb	r3, [r7, #19]
 8003212:	74bb      	strb	r3, [r7, #18]
 8003214:	e006      	b.n	8003224 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8003216:	bf00      	nop
 8003218:	40021000 	.word	0x40021000
 800321c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003220:	7cfb      	ldrb	r3, [r7, #19]
 8003222:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003224:	7c7b      	ldrb	r3, [r7, #17]
 8003226:	2b01      	cmp	r3, #1
 8003228:	d105      	bne.n	8003236 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800322a:	4ba6      	ldr	r3, [pc, #664]	@ (80034c4 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800322c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800322e:	4aa5      	ldr	r2, [pc, #660]	@ (80034c4 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003230:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003234:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	f003 0301 	and.w	r3, r3, #1
 800323e:	2b00      	cmp	r3, #0
 8003240:	d00a      	beq.n	8003258 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003242:	4ba0      	ldr	r3, [pc, #640]	@ (80034c4 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003244:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003248:	f023 0203 	bic.w	r2, r3, #3
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003250:	499c      	ldr	r1, [pc, #624]	@ (80034c4 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003252:	4313      	orrs	r3, r2
 8003254:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	f003 0302 	and.w	r3, r3, #2
 8003260:	2b00      	cmp	r3, #0
 8003262:	d00a      	beq.n	800327a <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003264:	4b97      	ldr	r3, [pc, #604]	@ (80034c4 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003266:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800326a:	f023 020c 	bic.w	r2, r3, #12
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003272:	4994      	ldr	r1, [pc, #592]	@ (80034c4 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003274:	4313      	orrs	r3, r2
 8003276:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	f003 0304 	and.w	r3, r3, #4
 8003282:	2b00      	cmp	r3, #0
 8003284:	d00a      	beq.n	800329c <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003286:	4b8f      	ldr	r3, [pc, #572]	@ (80034c4 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003288:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800328c:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003294:	498b      	ldr	r1, [pc, #556]	@ (80034c4 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003296:	4313      	orrs	r3, r2
 8003298:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	f003 0308 	and.w	r3, r3, #8
 80032a4:	2b00      	cmp	r3, #0
 80032a6:	d00a      	beq.n	80032be <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80032a8:	4b86      	ldr	r3, [pc, #536]	@ (80034c4 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80032aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80032ae:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80032b6:	4983      	ldr	r1, [pc, #524]	@ (80034c4 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80032b8:	4313      	orrs	r3, r2
 80032ba:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	f003 0310 	and.w	r3, r3, #16
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d00a      	beq.n	80032e0 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80032ca:	4b7e      	ldr	r3, [pc, #504]	@ (80034c4 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80032cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80032d0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80032d8:	497a      	ldr	r1, [pc, #488]	@ (80034c4 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80032da:	4313      	orrs	r3, r2
 80032dc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	f003 0320 	and.w	r3, r3, #32
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	d00a      	beq.n	8003302 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80032ec:	4b75      	ldr	r3, [pc, #468]	@ (80034c4 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80032ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80032f2:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80032fa:	4972      	ldr	r1, [pc, #456]	@ (80034c4 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80032fc:	4313      	orrs	r3, r2
 80032fe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800330a:	2b00      	cmp	r3, #0
 800330c:	d00a      	beq.n	8003324 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800330e:	4b6d      	ldr	r3, [pc, #436]	@ (80034c4 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003310:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003314:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800331c:	4969      	ldr	r1, [pc, #420]	@ (80034c4 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800331e:	4313      	orrs	r3, r2
 8003320:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800332c:	2b00      	cmp	r3, #0
 800332e:	d00a      	beq.n	8003346 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003330:	4b64      	ldr	r3, [pc, #400]	@ (80034c4 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003332:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003336:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800333e:	4961      	ldr	r1, [pc, #388]	@ (80034c4 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003340:	4313      	orrs	r3, r2
 8003342:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800334e:	2b00      	cmp	r3, #0
 8003350:	d00a      	beq.n	8003368 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003352:	4b5c      	ldr	r3, [pc, #368]	@ (80034c4 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003354:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003358:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003360:	4958      	ldr	r1, [pc, #352]	@ (80034c4 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003362:	4313      	orrs	r3, r2
 8003364:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003370:	2b00      	cmp	r3, #0
 8003372:	d00a      	beq.n	800338a <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003374:	4b53      	ldr	r3, [pc, #332]	@ (80034c4 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003376:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800337a:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003382:	4950      	ldr	r1, [pc, #320]	@ (80034c4 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003384:	4313      	orrs	r3, r2
 8003386:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003392:	2b00      	cmp	r3, #0
 8003394:	d00a      	beq.n	80033ac <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003396:	4b4b      	ldr	r3, [pc, #300]	@ (80034c4 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003398:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800339c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80033a4:	4947      	ldr	r1, [pc, #284]	@ (80034c4 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80033a6:	4313      	orrs	r3, r2
 80033a8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	d00a      	beq.n	80033ce <HAL_RCCEx_PeriphCLKConfig+0x416>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80033b8:	4b42      	ldr	r3, [pc, #264]	@ (80034c4 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80033ba:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80033be:	f023 0203 	bic.w	r2, r3, #3
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80033c6:	493f      	ldr	r1, [pc, #252]	@ (80034c4 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80033c8:	4313      	orrs	r3, r2
 80033ca:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d028      	beq.n	800342c <HAL_RCCEx_PeriphCLKConfig+0x474>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80033da:	4b3a      	ldr	r3, [pc, #232]	@ (80034c4 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80033dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80033e0:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80033e8:	4936      	ldr	r1, [pc, #216]	@ (80034c4 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80033ea:	4313      	orrs	r3, r2
 80033ec:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80033f4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80033f8:	d106      	bne.n	8003408 <HAL_RCCEx_PeriphCLKConfig+0x450>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80033fa:	4b32      	ldr	r3, [pc, #200]	@ (80034c4 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80033fc:	68db      	ldr	r3, [r3, #12]
 80033fe:	4a31      	ldr	r2, [pc, #196]	@ (80034c4 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003400:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003404:	60d3      	str	r3, [r2, #12]
 8003406:	e011      	b.n	800342c <HAL_RCCEx_PeriphCLKConfig+0x474>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800340c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003410:	d10c      	bne.n	800342c <HAL_RCCEx_PeriphCLKConfig+0x474>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	3304      	adds	r3, #4
 8003416:	2101      	movs	r1, #1
 8003418:	4618      	mov	r0, r3
 800341a:	f000 f8d9 	bl	80035d0 <RCCEx_PLLSAI1_Config>
 800341e:	4603      	mov	r3, r0
 8003420:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8003422:	7cfb      	ldrb	r3, [r7, #19]
 8003424:	2b00      	cmp	r3, #0
 8003426:	d001      	beq.n	800342c <HAL_RCCEx_PeriphCLKConfig+0x474>
        {
          /* set overall return value */
          status = ret;
 8003428:	7cfb      	ldrb	r3, [r7, #19]
 800342a:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003434:	2b00      	cmp	r3, #0
 8003436:	d028      	beq.n	800348a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003438:	4b22      	ldr	r3, [pc, #136]	@ (80034c4 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800343a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800343e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003446:	491f      	ldr	r1, [pc, #124]	@ (80034c4 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003448:	4313      	orrs	r3, r2
 800344a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003452:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003456:	d106      	bne.n	8003466 <HAL_RCCEx_PeriphCLKConfig+0x4ae>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003458:	4b1a      	ldr	r3, [pc, #104]	@ (80034c4 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800345a:	68db      	ldr	r3, [r3, #12]
 800345c:	4a19      	ldr	r2, [pc, #100]	@ (80034c4 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800345e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003462:	60d3      	str	r3, [r2, #12]
 8003464:	e011      	b.n	800348a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800346a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800346e:	d10c      	bne.n	800348a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	3304      	adds	r3, #4
 8003474:	2101      	movs	r1, #1
 8003476:	4618      	mov	r0, r3
 8003478:	f000 f8aa 	bl	80035d0 <RCCEx_PLLSAI1_Config>
 800347c:	4603      	mov	r3, r0
 800347e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003480:	7cfb      	ldrb	r3, [r7, #19]
 8003482:	2b00      	cmp	r3, #0
 8003484:	d001      	beq.n	800348a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
      {
        /* set overall return value */
        status = ret;
 8003486:	7cfb      	ldrb	r3, [r7, #19]
 8003488:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003492:	2b00      	cmp	r3, #0
 8003494:	d02a      	beq.n	80034ec <HAL_RCCEx_PeriphCLKConfig+0x534>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003496:	4b0b      	ldr	r3, [pc, #44]	@ (80034c4 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003498:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800349c:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80034a4:	4907      	ldr	r1, [pc, #28]	@ (80034c4 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80034a6:	4313      	orrs	r3, r2
 80034a8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80034b0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80034b4:	d108      	bne.n	80034c8 <HAL_RCCEx_PeriphCLKConfig+0x510>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80034b6:	4b03      	ldr	r3, [pc, #12]	@ (80034c4 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80034b8:	68db      	ldr	r3, [r3, #12]
 80034ba:	4a02      	ldr	r2, [pc, #8]	@ (80034c4 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80034bc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80034c0:	60d3      	str	r3, [r2, #12]
 80034c2:	e013      	b.n	80034ec <HAL_RCCEx_PeriphCLKConfig+0x534>
 80034c4:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80034cc:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80034d0:	d10c      	bne.n	80034ec <HAL_RCCEx_PeriphCLKConfig+0x534>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	3304      	adds	r3, #4
 80034d6:	2101      	movs	r1, #1
 80034d8:	4618      	mov	r0, r3
 80034da:	f000 f879 	bl	80035d0 <RCCEx_PLLSAI1_Config>
 80034de:	4603      	mov	r3, r0
 80034e0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80034e2:	7cfb      	ldrb	r3, [r7, #19]
 80034e4:	2b00      	cmp	r3, #0
 80034e6:	d001      	beq.n	80034ec <HAL_RCCEx_PeriphCLKConfig+0x534>
      {
        /* set overall return value */
        status = ret;
 80034e8:	7cfb      	ldrb	r3, [r7, #19]
 80034ea:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80034f4:	2b00      	cmp	r3, #0
 80034f6:	d02f      	beq.n	8003558 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80034f8:	4b2c      	ldr	r3, [pc, #176]	@ (80035ac <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 80034fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80034fe:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003506:	4929      	ldr	r1, [pc, #164]	@ (80035ac <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 8003508:	4313      	orrs	r3, r2
 800350a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003512:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003516:	d10d      	bne.n	8003534 <HAL_RCCEx_PeriphCLKConfig+0x57c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	3304      	adds	r3, #4
 800351c:	2102      	movs	r1, #2
 800351e:	4618      	mov	r0, r3
 8003520:	f000 f856 	bl	80035d0 <RCCEx_PLLSAI1_Config>
 8003524:	4603      	mov	r3, r0
 8003526:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003528:	7cfb      	ldrb	r3, [r7, #19]
 800352a:	2b00      	cmp	r3, #0
 800352c:	d014      	beq.n	8003558 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
      {
        /* set overall return value */
        status = ret;
 800352e:	7cfb      	ldrb	r3, [r7, #19]
 8003530:	74bb      	strb	r3, [r7, #18]
 8003532:	e011      	b.n	8003558 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003538:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800353c:	d10c      	bne.n	8003558 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	3320      	adds	r3, #32
 8003542:	2102      	movs	r1, #2
 8003544:	4618      	mov	r0, r3
 8003546:	f000 f935 	bl	80037b4 <RCCEx_PLLSAI2_Config>
 800354a:	4603      	mov	r3, r0
 800354c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800354e:	7cfb      	ldrb	r3, [r7, #19]
 8003550:	2b00      	cmp	r3, #0
 8003552:	d001      	beq.n	8003558 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
      {
        /* set overall return value */
        status = ret;
 8003554:	7cfb      	ldrb	r3, [r7, #19]
 8003556:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003560:	2b00      	cmp	r3, #0
 8003562:	d00b      	beq.n	800357c <HAL_RCCEx_PeriphCLKConfig+0x5c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003564:	4b11      	ldr	r3, [pc, #68]	@ (80035ac <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 8003566:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800356a:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003574:	490d      	ldr	r1, [pc, #52]	@ (80035ac <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 8003576:	4313      	orrs	r3, r2
 8003578:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003584:	2b00      	cmp	r3, #0
 8003586:	d00b      	beq.n	80035a0 <HAL_RCCEx_PeriphCLKConfig+0x5e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003588:	4b08      	ldr	r3, [pc, #32]	@ (80035ac <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 800358a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800358e:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003598:	4904      	ldr	r1, [pc, #16]	@ (80035ac <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 800359a:	4313      	orrs	r3, r2
 800359c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80035a0:	7cbb      	ldrb	r3, [r7, #18]
}
 80035a2:	4618      	mov	r0, r3
 80035a4:	3718      	adds	r7, #24
 80035a6:	46bd      	mov	sp, r7
 80035a8:	bd80      	pop	{r7, pc}
 80035aa:	bf00      	nop
 80035ac:	40021000 	.word	0x40021000

080035b0 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 80035b0:	b480      	push	{r7}
 80035b2:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 80035b4:	4b05      	ldr	r3, [pc, #20]	@ (80035cc <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	4a04      	ldr	r2, [pc, #16]	@ (80035cc <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 80035ba:	f043 0304 	orr.w	r3, r3, #4
 80035be:	6013      	str	r3, [r2, #0]
}
 80035c0:	bf00      	nop
 80035c2:	46bd      	mov	sp, r7
 80035c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035c8:	4770      	bx	lr
 80035ca:	bf00      	nop
 80035cc:	40021000 	.word	0x40021000

080035d0 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80035d0:	b580      	push	{r7, lr}
 80035d2:	b084      	sub	sp, #16
 80035d4:	af00      	add	r7, sp, #0
 80035d6:	6078      	str	r0, [r7, #4]
 80035d8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80035da:	2300      	movs	r3, #0
 80035dc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80035de:	4b74      	ldr	r3, [pc, #464]	@ (80037b0 <RCCEx_PLLSAI1_Config+0x1e0>)
 80035e0:	68db      	ldr	r3, [r3, #12]
 80035e2:	f003 0303 	and.w	r3, r3, #3
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	d018      	beq.n	800361c <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80035ea:	4b71      	ldr	r3, [pc, #452]	@ (80037b0 <RCCEx_PLLSAI1_Config+0x1e0>)
 80035ec:	68db      	ldr	r3, [r3, #12]
 80035ee:	f003 0203 	and.w	r2, r3, #3
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	429a      	cmp	r2, r3
 80035f8:	d10d      	bne.n	8003616 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	681b      	ldr	r3, [r3, #0]
       ||
 80035fe:	2b00      	cmp	r3, #0
 8003600:	d009      	beq.n	8003616 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8003602:	4b6b      	ldr	r3, [pc, #428]	@ (80037b0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003604:	68db      	ldr	r3, [r3, #12]
 8003606:	091b      	lsrs	r3, r3, #4
 8003608:	f003 0307 	and.w	r3, r3, #7
 800360c:	1c5a      	adds	r2, r3, #1
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	685b      	ldr	r3, [r3, #4]
       ||
 8003612:	429a      	cmp	r2, r3
 8003614:	d047      	beq.n	80036a6 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003616:	2301      	movs	r3, #1
 8003618:	73fb      	strb	r3, [r7, #15]
 800361a:	e044      	b.n	80036a6 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	2b03      	cmp	r3, #3
 8003622:	d018      	beq.n	8003656 <RCCEx_PLLSAI1_Config+0x86>
 8003624:	2b03      	cmp	r3, #3
 8003626:	d825      	bhi.n	8003674 <RCCEx_PLLSAI1_Config+0xa4>
 8003628:	2b01      	cmp	r3, #1
 800362a:	d002      	beq.n	8003632 <RCCEx_PLLSAI1_Config+0x62>
 800362c:	2b02      	cmp	r3, #2
 800362e:	d009      	beq.n	8003644 <RCCEx_PLLSAI1_Config+0x74>
 8003630:	e020      	b.n	8003674 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003632:	4b5f      	ldr	r3, [pc, #380]	@ (80037b0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	f003 0302 	and.w	r3, r3, #2
 800363a:	2b00      	cmp	r3, #0
 800363c:	d11d      	bne.n	800367a <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 800363e:	2301      	movs	r3, #1
 8003640:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003642:	e01a      	b.n	800367a <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003644:	4b5a      	ldr	r3, [pc, #360]	@ (80037b0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800364c:	2b00      	cmp	r3, #0
 800364e:	d116      	bne.n	800367e <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8003650:	2301      	movs	r3, #1
 8003652:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003654:	e013      	b.n	800367e <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003656:	4b56      	ldr	r3, [pc, #344]	@ (80037b0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800365e:	2b00      	cmp	r3, #0
 8003660:	d10f      	bne.n	8003682 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003662:	4b53      	ldr	r3, [pc, #332]	@ (80037b0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800366a:	2b00      	cmp	r3, #0
 800366c:	d109      	bne.n	8003682 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 800366e:	2301      	movs	r3, #1
 8003670:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003672:	e006      	b.n	8003682 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003674:	2301      	movs	r3, #1
 8003676:	73fb      	strb	r3, [r7, #15]
      break;
 8003678:	e004      	b.n	8003684 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800367a:	bf00      	nop
 800367c:	e002      	b.n	8003684 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800367e:	bf00      	nop
 8003680:	e000      	b.n	8003684 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003682:	bf00      	nop
    }

    if(status == HAL_OK)
 8003684:	7bfb      	ldrb	r3, [r7, #15]
 8003686:	2b00      	cmp	r3, #0
 8003688:	d10d      	bne.n	80036a6 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800368a:	4b49      	ldr	r3, [pc, #292]	@ (80037b0 <RCCEx_PLLSAI1_Config+0x1e0>)
 800368c:	68db      	ldr	r3, [r3, #12]
 800368e:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	6819      	ldr	r1, [r3, #0]
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	685b      	ldr	r3, [r3, #4]
 800369a:	3b01      	subs	r3, #1
 800369c:	011b      	lsls	r3, r3, #4
 800369e:	430b      	orrs	r3, r1
 80036a0:	4943      	ldr	r1, [pc, #268]	@ (80037b0 <RCCEx_PLLSAI1_Config+0x1e0>)
 80036a2:	4313      	orrs	r3, r2
 80036a4:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80036a6:	7bfb      	ldrb	r3, [r7, #15]
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	d17c      	bne.n	80037a6 <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80036ac:	4b40      	ldr	r3, [pc, #256]	@ (80037b0 <RCCEx_PLLSAI1_Config+0x1e0>)
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	4a3f      	ldr	r2, [pc, #252]	@ (80037b0 <RCCEx_PLLSAI1_Config+0x1e0>)
 80036b2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80036b6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80036b8:	f7fd f956 	bl	8000968 <HAL_GetTick>
 80036bc:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80036be:	e009      	b.n	80036d4 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80036c0:	f7fd f952 	bl	8000968 <HAL_GetTick>
 80036c4:	4602      	mov	r2, r0
 80036c6:	68bb      	ldr	r3, [r7, #8]
 80036c8:	1ad3      	subs	r3, r2, r3
 80036ca:	2b02      	cmp	r3, #2
 80036cc:	d902      	bls.n	80036d4 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80036ce:	2303      	movs	r3, #3
 80036d0:	73fb      	strb	r3, [r7, #15]
        break;
 80036d2:	e005      	b.n	80036e0 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80036d4:	4b36      	ldr	r3, [pc, #216]	@ (80037b0 <RCCEx_PLLSAI1_Config+0x1e0>)
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80036dc:	2b00      	cmp	r3, #0
 80036de:	d1ef      	bne.n	80036c0 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80036e0:	7bfb      	ldrb	r3, [r7, #15]
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d15f      	bne.n	80037a6 <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80036e6:	683b      	ldr	r3, [r7, #0]
 80036e8:	2b00      	cmp	r3, #0
 80036ea:	d110      	bne.n	800370e <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80036ec:	4b30      	ldr	r3, [pc, #192]	@ (80037b0 <RCCEx_PLLSAI1_Config+0x1e0>)
 80036ee:	691b      	ldr	r3, [r3, #16]
 80036f0:	f023 4378 	bic.w	r3, r3, #4160749568	@ 0xf8000000
 80036f4:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80036f8:	687a      	ldr	r2, [r7, #4]
 80036fa:	6892      	ldr	r2, [r2, #8]
 80036fc:	0211      	lsls	r1, r2, #8
 80036fe:	687a      	ldr	r2, [r7, #4]
 8003700:	68d2      	ldr	r2, [r2, #12]
 8003702:	06d2      	lsls	r2, r2, #27
 8003704:	430a      	orrs	r2, r1
 8003706:	492a      	ldr	r1, [pc, #168]	@ (80037b0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003708:	4313      	orrs	r3, r2
 800370a:	610b      	str	r3, [r1, #16]
 800370c:	e027      	b.n	800375e <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800370e:	683b      	ldr	r3, [r7, #0]
 8003710:	2b01      	cmp	r3, #1
 8003712:	d112      	bne.n	800373a <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003714:	4b26      	ldr	r3, [pc, #152]	@ (80037b0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003716:	691b      	ldr	r3, [r3, #16]
 8003718:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 800371c:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003720:	687a      	ldr	r2, [r7, #4]
 8003722:	6892      	ldr	r2, [r2, #8]
 8003724:	0211      	lsls	r1, r2, #8
 8003726:	687a      	ldr	r2, [r7, #4]
 8003728:	6912      	ldr	r2, [r2, #16]
 800372a:	0852      	lsrs	r2, r2, #1
 800372c:	3a01      	subs	r2, #1
 800372e:	0552      	lsls	r2, r2, #21
 8003730:	430a      	orrs	r2, r1
 8003732:	491f      	ldr	r1, [pc, #124]	@ (80037b0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003734:	4313      	orrs	r3, r2
 8003736:	610b      	str	r3, [r1, #16]
 8003738:	e011      	b.n	800375e <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800373a:	4b1d      	ldr	r3, [pc, #116]	@ (80037b0 <RCCEx_PLLSAI1_Config+0x1e0>)
 800373c:	691b      	ldr	r3, [r3, #16]
 800373e:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8003742:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003746:	687a      	ldr	r2, [r7, #4]
 8003748:	6892      	ldr	r2, [r2, #8]
 800374a:	0211      	lsls	r1, r2, #8
 800374c:	687a      	ldr	r2, [r7, #4]
 800374e:	6952      	ldr	r2, [r2, #20]
 8003750:	0852      	lsrs	r2, r2, #1
 8003752:	3a01      	subs	r2, #1
 8003754:	0652      	lsls	r2, r2, #25
 8003756:	430a      	orrs	r2, r1
 8003758:	4915      	ldr	r1, [pc, #84]	@ (80037b0 <RCCEx_PLLSAI1_Config+0x1e0>)
 800375a:	4313      	orrs	r3, r2
 800375c:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800375e:	4b14      	ldr	r3, [pc, #80]	@ (80037b0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	4a13      	ldr	r2, [pc, #76]	@ (80037b0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003764:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8003768:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800376a:	f7fd f8fd 	bl	8000968 <HAL_GetTick>
 800376e:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003770:	e009      	b.n	8003786 <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003772:	f7fd f8f9 	bl	8000968 <HAL_GetTick>
 8003776:	4602      	mov	r2, r0
 8003778:	68bb      	ldr	r3, [r7, #8]
 800377a:	1ad3      	subs	r3, r2, r3
 800377c:	2b02      	cmp	r3, #2
 800377e:	d902      	bls.n	8003786 <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 8003780:	2303      	movs	r3, #3
 8003782:	73fb      	strb	r3, [r7, #15]
          break;
 8003784:	e005      	b.n	8003792 <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003786:	4b0a      	ldr	r3, [pc, #40]	@ (80037b0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800378e:	2b00      	cmp	r3, #0
 8003790:	d0ef      	beq.n	8003772 <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 8003792:	7bfb      	ldrb	r3, [r7, #15]
 8003794:	2b00      	cmp	r3, #0
 8003796:	d106      	bne.n	80037a6 <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8003798:	4b05      	ldr	r3, [pc, #20]	@ (80037b0 <RCCEx_PLLSAI1_Config+0x1e0>)
 800379a:	691a      	ldr	r2, [r3, #16]
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	699b      	ldr	r3, [r3, #24]
 80037a0:	4903      	ldr	r1, [pc, #12]	@ (80037b0 <RCCEx_PLLSAI1_Config+0x1e0>)
 80037a2:	4313      	orrs	r3, r2
 80037a4:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80037a6:	7bfb      	ldrb	r3, [r7, #15]
}
 80037a8:	4618      	mov	r0, r3
 80037aa:	3710      	adds	r7, #16
 80037ac:	46bd      	mov	sp, r7
 80037ae:	bd80      	pop	{r7, pc}
 80037b0:	40021000 	.word	0x40021000

080037b4 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80037b4:	b580      	push	{r7, lr}
 80037b6:	b084      	sub	sp, #16
 80037b8:	af00      	add	r7, sp, #0
 80037ba:	6078      	str	r0, [r7, #4]
 80037bc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80037be:	2300      	movs	r3, #0
 80037c0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80037c2:	4b69      	ldr	r3, [pc, #420]	@ (8003968 <RCCEx_PLLSAI2_Config+0x1b4>)
 80037c4:	68db      	ldr	r3, [r3, #12]
 80037c6:	f003 0303 	and.w	r3, r3, #3
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d018      	beq.n	8003800 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80037ce:	4b66      	ldr	r3, [pc, #408]	@ (8003968 <RCCEx_PLLSAI2_Config+0x1b4>)
 80037d0:	68db      	ldr	r3, [r3, #12]
 80037d2:	f003 0203 	and.w	r2, r3, #3
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	429a      	cmp	r2, r3
 80037dc:	d10d      	bne.n	80037fa <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	681b      	ldr	r3, [r3, #0]
       ||
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	d009      	beq.n	80037fa <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 80037e6:	4b60      	ldr	r3, [pc, #384]	@ (8003968 <RCCEx_PLLSAI2_Config+0x1b4>)
 80037e8:	68db      	ldr	r3, [r3, #12]
 80037ea:	091b      	lsrs	r3, r3, #4
 80037ec:	f003 0307 	and.w	r3, r3, #7
 80037f0:	1c5a      	adds	r2, r3, #1
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	685b      	ldr	r3, [r3, #4]
       ||
 80037f6:	429a      	cmp	r2, r3
 80037f8:	d047      	beq.n	800388a <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80037fa:	2301      	movs	r3, #1
 80037fc:	73fb      	strb	r3, [r7, #15]
 80037fe:	e044      	b.n	800388a <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	2b03      	cmp	r3, #3
 8003806:	d018      	beq.n	800383a <RCCEx_PLLSAI2_Config+0x86>
 8003808:	2b03      	cmp	r3, #3
 800380a:	d825      	bhi.n	8003858 <RCCEx_PLLSAI2_Config+0xa4>
 800380c:	2b01      	cmp	r3, #1
 800380e:	d002      	beq.n	8003816 <RCCEx_PLLSAI2_Config+0x62>
 8003810:	2b02      	cmp	r3, #2
 8003812:	d009      	beq.n	8003828 <RCCEx_PLLSAI2_Config+0x74>
 8003814:	e020      	b.n	8003858 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003816:	4b54      	ldr	r3, [pc, #336]	@ (8003968 <RCCEx_PLLSAI2_Config+0x1b4>)
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	f003 0302 	and.w	r3, r3, #2
 800381e:	2b00      	cmp	r3, #0
 8003820:	d11d      	bne.n	800385e <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8003822:	2301      	movs	r3, #1
 8003824:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003826:	e01a      	b.n	800385e <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003828:	4b4f      	ldr	r3, [pc, #316]	@ (8003968 <RCCEx_PLLSAI2_Config+0x1b4>)
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003830:	2b00      	cmp	r3, #0
 8003832:	d116      	bne.n	8003862 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8003834:	2301      	movs	r3, #1
 8003836:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003838:	e013      	b.n	8003862 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800383a:	4b4b      	ldr	r3, [pc, #300]	@ (8003968 <RCCEx_PLLSAI2_Config+0x1b4>)
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003842:	2b00      	cmp	r3, #0
 8003844:	d10f      	bne.n	8003866 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003846:	4b48      	ldr	r3, [pc, #288]	@ (8003968 <RCCEx_PLLSAI2_Config+0x1b4>)
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800384e:	2b00      	cmp	r3, #0
 8003850:	d109      	bne.n	8003866 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8003852:	2301      	movs	r3, #1
 8003854:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003856:	e006      	b.n	8003866 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003858:	2301      	movs	r3, #1
 800385a:	73fb      	strb	r3, [r7, #15]
      break;
 800385c:	e004      	b.n	8003868 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800385e:	bf00      	nop
 8003860:	e002      	b.n	8003868 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003862:	bf00      	nop
 8003864:	e000      	b.n	8003868 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003866:	bf00      	nop
    }

    if(status == HAL_OK)
 8003868:	7bfb      	ldrb	r3, [r7, #15]
 800386a:	2b00      	cmp	r3, #0
 800386c:	d10d      	bne.n	800388a <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800386e:	4b3e      	ldr	r3, [pc, #248]	@ (8003968 <RCCEx_PLLSAI2_Config+0x1b4>)
 8003870:	68db      	ldr	r3, [r3, #12]
 8003872:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	6819      	ldr	r1, [r3, #0]
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	685b      	ldr	r3, [r3, #4]
 800387e:	3b01      	subs	r3, #1
 8003880:	011b      	lsls	r3, r3, #4
 8003882:	430b      	orrs	r3, r1
 8003884:	4938      	ldr	r1, [pc, #224]	@ (8003968 <RCCEx_PLLSAI2_Config+0x1b4>)
 8003886:	4313      	orrs	r3, r2
 8003888:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800388a:	7bfb      	ldrb	r3, [r7, #15]
 800388c:	2b00      	cmp	r3, #0
 800388e:	d166      	bne.n	800395e <RCCEx_PLLSAI2_Config+0x1aa>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8003890:	4b35      	ldr	r3, [pc, #212]	@ (8003968 <RCCEx_PLLSAI2_Config+0x1b4>)
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	4a34      	ldr	r2, [pc, #208]	@ (8003968 <RCCEx_PLLSAI2_Config+0x1b4>)
 8003896:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800389a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800389c:	f7fd f864 	bl	8000968 <HAL_GetTick>
 80038a0:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80038a2:	e009      	b.n	80038b8 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80038a4:	f7fd f860 	bl	8000968 <HAL_GetTick>
 80038a8:	4602      	mov	r2, r0
 80038aa:	68bb      	ldr	r3, [r7, #8]
 80038ac:	1ad3      	subs	r3, r2, r3
 80038ae:	2b02      	cmp	r3, #2
 80038b0:	d902      	bls.n	80038b8 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80038b2:	2303      	movs	r3, #3
 80038b4:	73fb      	strb	r3, [r7, #15]
        break;
 80038b6:	e005      	b.n	80038c4 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80038b8:	4b2b      	ldr	r3, [pc, #172]	@ (8003968 <RCCEx_PLLSAI2_Config+0x1b4>)
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80038c0:	2b00      	cmp	r3, #0
 80038c2:	d1ef      	bne.n	80038a4 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80038c4:	7bfb      	ldrb	r3, [r7, #15]
 80038c6:	2b00      	cmp	r3, #0
 80038c8:	d149      	bne.n	800395e <RCCEx_PLLSAI2_Config+0x1aa>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80038ca:	683b      	ldr	r3, [r7, #0]
 80038cc:	2b00      	cmp	r3, #0
 80038ce:	d110      	bne.n	80038f2 <RCCEx_PLLSAI2_Config+0x13e>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI2 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80038d0:	4b25      	ldr	r3, [pc, #148]	@ (8003968 <RCCEx_PLLSAI2_Config+0x1b4>)
 80038d2:	695b      	ldr	r3, [r3, #20]
 80038d4:	f023 4378 	bic.w	r3, r3, #4160749568	@ 0xf8000000
 80038d8:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80038dc:	687a      	ldr	r2, [r7, #4]
 80038de:	6892      	ldr	r2, [r2, #8]
 80038e0:	0211      	lsls	r1, r2, #8
 80038e2:	687a      	ldr	r2, [r7, #4]
 80038e4:	68d2      	ldr	r2, [r2, #12]
 80038e6:	06d2      	lsls	r2, r2, #27
 80038e8:	430a      	orrs	r2, r1
 80038ea:	491f      	ldr	r1, [pc, #124]	@ (8003968 <RCCEx_PLLSAI2_Config+0x1b4>)
 80038ec:	4313      	orrs	r3, r2
 80038ee:	614b      	str	r3, [r1, #20]
 80038f0:	e011      	b.n	8003916 <RCCEx_PLLSAI2_Config+0x162>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80038f2:	4b1d      	ldr	r3, [pc, #116]	@ (8003968 <RCCEx_PLLSAI2_Config+0x1b4>)
 80038f4:	695b      	ldr	r3, [r3, #20]
 80038f6:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 80038fa:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80038fe:	687a      	ldr	r2, [r7, #4]
 8003900:	6892      	ldr	r2, [r2, #8]
 8003902:	0211      	lsls	r1, r2, #8
 8003904:	687a      	ldr	r2, [r7, #4]
 8003906:	6912      	ldr	r2, [r2, #16]
 8003908:	0852      	lsrs	r2, r2, #1
 800390a:	3a01      	subs	r2, #1
 800390c:	0652      	lsls	r2, r2, #25
 800390e:	430a      	orrs	r2, r1
 8003910:	4915      	ldr	r1, [pc, #84]	@ (8003968 <RCCEx_PLLSAI2_Config+0x1b4>)
 8003912:	4313      	orrs	r3, r2
 8003914:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8003916:	4b14      	ldr	r3, [pc, #80]	@ (8003968 <RCCEx_PLLSAI2_Config+0x1b4>)
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	4a13      	ldr	r2, [pc, #76]	@ (8003968 <RCCEx_PLLSAI2_Config+0x1b4>)
 800391c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003920:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003922:	f7fd f821 	bl	8000968 <HAL_GetTick>
 8003926:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003928:	e009      	b.n	800393e <RCCEx_PLLSAI2_Config+0x18a>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800392a:	f7fd f81d 	bl	8000968 <HAL_GetTick>
 800392e:	4602      	mov	r2, r0
 8003930:	68bb      	ldr	r3, [r7, #8]
 8003932:	1ad3      	subs	r3, r2, r3
 8003934:	2b02      	cmp	r3, #2
 8003936:	d902      	bls.n	800393e <RCCEx_PLLSAI2_Config+0x18a>
        {
          status = HAL_TIMEOUT;
 8003938:	2303      	movs	r3, #3
 800393a:	73fb      	strb	r3, [r7, #15]
          break;
 800393c:	e005      	b.n	800394a <RCCEx_PLLSAI2_Config+0x196>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800393e:	4b0a      	ldr	r3, [pc, #40]	@ (8003968 <RCCEx_PLLSAI2_Config+0x1b4>)
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003946:	2b00      	cmp	r3, #0
 8003948:	d0ef      	beq.n	800392a <RCCEx_PLLSAI2_Config+0x176>
        }
      }

      if(status == HAL_OK)
 800394a:	7bfb      	ldrb	r3, [r7, #15]
 800394c:	2b00      	cmp	r3, #0
 800394e:	d106      	bne.n	800395e <RCCEx_PLLSAI2_Config+0x1aa>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8003950:	4b05      	ldr	r3, [pc, #20]	@ (8003968 <RCCEx_PLLSAI2_Config+0x1b4>)
 8003952:	695a      	ldr	r2, [r3, #20]
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	695b      	ldr	r3, [r3, #20]
 8003958:	4903      	ldr	r1, [pc, #12]	@ (8003968 <RCCEx_PLLSAI2_Config+0x1b4>)
 800395a:	4313      	orrs	r3, r2
 800395c:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 800395e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003960:	4618      	mov	r0, r3
 8003962:	3710      	adds	r7, #16
 8003964:	46bd      	mov	sp, r7
 8003966:	bd80      	pop	{r7, pc}
 8003968:	40021000 	.word	0x40021000

0800396c <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800396c:	b084      	sub	sp, #16
 800396e:	b580      	push	{r7, lr}
 8003970:	b084      	sub	sp, #16
 8003972:	af00      	add	r7, sp, #0
 8003974:	6078      	str	r0, [r7, #4]
 8003976:	f107 001c 	add.w	r0, r7, #28
 800397a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  /* Select FS Embedded PHY */
  USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	68db      	ldr	r3, [r3, #12]
 8003982:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	60da      	str	r2, [r3, #12]

  /* Reset after a PHY select */
  ret = USB_CoreReset(USBx);
 800398a:	6878      	ldr	r0, [r7, #4]
 800398c:	f001 fa26 	bl	8004ddc <USB_CoreReset>
 8003990:	4603      	mov	r3, r0
 8003992:	73fb      	strb	r3, [r7, #15]

  if (cfg.battery_charging_enable == 0U)
 8003994:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8003998:	2b00      	cmp	r3, #0
 800399a:	d106      	bne.n	80039aa <USB_CoreInit+0x3e>
  {
    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80039a0:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	639a      	str	r2, [r3, #56]	@ 0x38
 80039a8:	e005      	b.n	80039b6 <USB_CoreInit+0x4a>
  }
  else
  {
    /* Deactivate the USB Transceiver */
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80039ae:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return ret;
 80039b6:	7bfb      	ldrb	r3, [r7, #15]
}
 80039b8:	4618      	mov	r0, r3
 80039ba:	3710      	adds	r7, #16
 80039bc:	46bd      	mov	sp, r7
 80039be:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80039c2:	b004      	add	sp, #16
 80039c4:	4770      	bx	lr
	...

080039c8 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 80039c8:	b480      	push	{r7}
 80039ca:	b087      	sub	sp, #28
 80039cc:	af00      	add	r7, sp, #0
 80039ce:	60f8      	str	r0, [r7, #12]
 80039d0:	60b9      	str	r1, [r7, #8]
 80039d2:	4613      	mov	r3, r2
 80039d4:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 80039d6:	79fb      	ldrb	r3, [r7, #7]
 80039d8:	2b02      	cmp	r3, #2
 80039da:	d165      	bne.n	8003aa8 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 80039dc:	68bb      	ldr	r3, [r7, #8]
 80039de:	4a3e      	ldr	r2, [pc, #248]	@ (8003ad8 <USB_SetTurnaroundTime+0x110>)
 80039e0:	4293      	cmp	r3, r2
 80039e2:	d906      	bls.n	80039f2 <USB_SetTurnaroundTime+0x2a>
 80039e4:	68bb      	ldr	r3, [r7, #8]
 80039e6:	4a3d      	ldr	r2, [pc, #244]	@ (8003adc <USB_SetTurnaroundTime+0x114>)
 80039e8:	4293      	cmp	r3, r2
 80039ea:	d202      	bcs.n	80039f2 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 80039ec:	230f      	movs	r3, #15
 80039ee:	617b      	str	r3, [r7, #20]
 80039f0:	e05c      	b.n	8003aac <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 80039f2:	68bb      	ldr	r3, [r7, #8]
 80039f4:	4a39      	ldr	r2, [pc, #228]	@ (8003adc <USB_SetTurnaroundTime+0x114>)
 80039f6:	4293      	cmp	r3, r2
 80039f8:	d306      	bcc.n	8003a08 <USB_SetTurnaroundTime+0x40>
 80039fa:	68bb      	ldr	r3, [r7, #8]
 80039fc:	4a38      	ldr	r2, [pc, #224]	@ (8003ae0 <USB_SetTurnaroundTime+0x118>)
 80039fe:	4293      	cmp	r3, r2
 8003a00:	d202      	bcs.n	8003a08 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8003a02:	230e      	movs	r3, #14
 8003a04:	617b      	str	r3, [r7, #20]
 8003a06:	e051      	b.n	8003aac <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8003a08:	68bb      	ldr	r3, [r7, #8]
 8003a0a:	4a35      	ldr	r2, [pc, #212]	@ (8003ae0 <USB_SetTurnaroundTime+0x118>)
 8003a0c:	4293      	cmp	r3, r2
 8003a0e:	d306      	bcc.n	8003a1e <USB_SetTurnaroundTime+0x56>
 8003a10:	68bb      	ldr	r3, [r7, #8]
 8003a12:	4a34      	ldr	r2, [pc, #208]	@ (8003ae4 <USB_SetTurnaroundTime+0x11c>)
 8003a14:	4293      	cmp	r3, r2
 8003a16:	d202      	bcs.n	8003a1e <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8003a18:	230d      	movs	r3, #13
 8003a1a:	617b      	str	r3, [r7, #20]
 8003a1c:	e046      	b.n	8003aac <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8003a1e:	68bb      	ldr	r3, [r7, #8]
 8003a20:	4a30      	ldr	r2, [pc, #192]	@ (8003ae4 <USB_SetTurnaroundTime+0x11c>)
 8003a22:	4293      	cmp	r3, r2
 8003a24:	d306      	bcc.n	8003a34 <USB_SetTurnaroundTime+0x6c>
 8003a26:	68bb      	ldr	r3, [r7, #8]
 8003a28:	4a2f      	ldr	r2, [pc, #188]	@ (8003ae8 <USB_SetTurnaroundTime+0x120>)
 8003a2a:	4293      	cmp	r3, r2
 8003a2c:	d802      	bhi.n	8003a34 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8003a2e:	230c      	movs	r3, #12
 8003a30:	617b      	str	r3, [r7, #20]
 8003a32:	e03b      	b.n	8003aac <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8003a34:	68bb      	ldr	r3, [r7, #8]
 8003a36:	4a2c      	ldr	r2, [pc, #176]	@ (8003ae8 <USB_SetTurnaroundTime+0x120>)
 8003a38:	4293      	cmp	r3, r2
 8003a3a:	d906      	bls.n	8003a4a <USB_SetTurnaroundTime+0x82>
 8003a3c:	68bb      	ldr	r3, [r7, #8]
 8003a3e:	4a2b      	ldr	r2, [pc, #172]	@ (8003aec <USB_SetTurnaroundTime+0x124>)
 8003a40:	4293      	cmp	r3, r2
 8003a42:	d802      	bhi.n	8003a4a <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8003a44:	230b      	movs	r3, #11
 8003a46:	617b      	str	r3, [r7, #20]
 8003a48:	e030      	b.n	8003aac <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8003a4a:	68bb      	ldr	r3, [r7, #8]
 8003a4c:	4a27      	ldr	r2, [pc, #156]	@ (8003aec <USB_SetTurnaroundTime+0x124>)
 8003a4e:	4293      	cmp	r3, r2
 8003a50:	d906      	bls.n	8003a60 <USB_SetTurnaroundTime+0x98>
 8003a52:	68bb      	ldr	r3, [r7, #8]
 8003a54:	4a26      	ldr	r2, [pc, #152]	@ (8003af0 <USB_SetTurnaroundTime+0x128>)
 8003a56:	4293      	cmp	r3, r2
 8003a58:	d802      	bhi.n	8003a60 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8003a5a:	230a      	movs	r3, #10
 8003a5c:	617b      	str	r3, [r7, #20]
 8003a5e:	e025      	b.n	8003aac <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8003a60:	68bb      	ldr	r3, [r7, #8]
 8003a62:	4a23      	ldr	r2, [pc, #140]	@ (8003af0 <USB_SetTurnaroundTime+0x128>)
 8003a64:	4293      	cmp	r3, r2
 8003a66:	d906      	bls.n	8003a76 <USB_SetTurnaroundTime+0xae>
 8003a68:	68bb      	ldr	r3, [r7, #8]
 8003a6a:	4a22      	ldr	r2, [pc, #136]	@ (8003af4 <USB_SetTurnaroundTime+0x12c>)
 8003a6c:	4293      	cmp	r3, r2
 8003a6e:	d202      	bcs.n	8003a76 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8003a70:	2309      	movs	r3, #9
 8003a72:	617b      	str	r3, [r7, #20]
 8003a74:	e01a      	b.n	8003aac <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8003a76:	68bb      	ldr	r3, [r7, #8]
 8003a78:	4a1e      	ldr	r2, [pc, #120]	@ (8003af4 <USB_SetTurnaroundTime+0x12c>)
 8003a7a:	4293      	cmp	r3, r2
 8003a7c:	d306      	bcc.n	8003a8c <USB_SetTurnaroundTime+0xc4>
 8003a7e:	68bb      	ldr	r3, [r7, #8]
 8003a80:	4a1d      	ldr	r2, [pc, #116]	@ (8003af8 <USB_SetTurnaroundTime+0x130>)
 8003a82:	4293      	cmp	r3, r2
 8003a84:	d802      	bhi.n	8003a8c <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8003a86:	2308      	movs	r3, #8
 8003a88:	617b      	str	r3, [r7, #20]
 8003a8a:	e00f      	b.n	8003aac <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8003a8c:	68bb      	ldr	r3, [r7, #8]
 8003a8e:	4a1a      	ldr	r2, [pc, #104]	@ (8003af8 <USB_SetTurnaroundTime+0x130>)
 8003a90:	4293      	cmp	r3, r2
 8003a92:	d906      	bls.n	8003aa2 <USB_SetTurnaroundTime+0xda>
 8003a94:	68bb      	ldr	r3, [r7, #8]
 8003a96:	4a19      	ldr	r2, [pc, #100]	@ (8003afc <USB_SetTurnaroundTime+0x134>)
 8003a98:	4293      	cmp	r3, r2
 8003a9a:	d202      	bcs.n	8003aa2 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8003a9c:	2307      	movs	r3, #7
 8003a9e:	617b      	str	r3, [r7, #20]
 8003aa0:	e004      	b.n	8003aac <USB_SetTurnaroundTime+0xe4>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8003aa2:	2306      	movs	r3, #6
 8003aa4:	617b      	str	r3, [r7, #20]
 8003aa6:	e001      	b.n	8003aac <USB_SetTurnaroundTime+0xe4>
    }
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8003aa8:	2309      	movs	r3, #9
 8003aaa:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	68db      	ldr	r3, [r3, #12]
 8003ab0:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	68da      	ldr	r2, [r3, #12]
 8003abc:	697b      	ldr	r3, [r7, #20]
 8003abe:	029b      	lsls	r3, r3, #10
 8003ac0:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 8003ac4:	431a      	orrs	r2, r3
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8003aca:	2300      	movs	r3, #0
}
 8003acc:	4618      	mov	r0, r3
 8003ace:	371c      	adds	r7, #28
 8003ad0:	46bd      	mov	sp, r7
 8003ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ad6:	4770      	bx	lr
 8003ad8:	00d8acbf 	.word	0x00d8acbf
 8003adc:	00e4e1c0 	.word	0x00e4e1c0
 8003ae0:	00f42400 	.word	0x00f42400
 8003ae4:	01067380 	.word	0x01067380
 8003ae8:	011a499f 	.word	0x011a499f
 8003aec:	01312cff 	.word	0x01312cff
 8003af0:	014ca43f 	.word	0x014ca43f
 8003af4:	016e3600 	.word	0x016e3600
 8003af8:	01a6ab1f 	.word	0x01a6ab1f
 8003afc:	01e84800 	.word	0x01e84800

08003b00 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8003b00:	b480      	push	{r7}
 8003b02:	b083      	sub	sp, #12
 8003b04:	af00      	add	r7, sp, #0
 8003b06:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	689b      	ldr	r3, [r3, #8]
 8003b0c:	f043 0201 	orr.w	r2, r3, #1
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8003b14:	2300      	movs	r3, #0
}
 8003b16:	4618      	mov	r0, r3
 8003b18:	370c      	adds	r7, #12
 8003b1a:	46bd      	mov	sp, r7
 8003b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b20:	4770      	bx	lr

08003b22 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8003b22:	b480      	push	{r7}
 8003b24:	b083      	sub	sp, #12
 8003b26:	af00      	add	r7, sp, #0
 8003b28:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	689b      	ldr	r3, [r3, #8]
 8003b2e:	f023 0201 	bic.w	r2, r3, #1
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8003b36:	2300      	movs	r3, #0
}
 8003b38:	4618      	mov	r0, r3
 8003b3a:	370c      	adds	r7, #12
 8003b3c:	46bd      	mov	sp, r7
 8003b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b42:	4770      	bx	lr

08003b44 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_ModeTypeDef mode)
{
 8003b44:	b580      	push	{r7, lr}
 8003b46:	b084      	sub	sp, #16
 8003b48:	af00      	add	r7, sp, #0
 8003b4a:	6078      	str	r0, [r7, #4]
 8003b4c:	460b      	mov	r3, r1
 8003b4e:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8003b50:	2300      	movs	r3, #0
 8003b52:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	68db      	ldr	r3, [r3, #12]
 8003b58:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8003b60:	78fb      	ldrb	r3, [r7, #3]
 8003b62:	2b01      	cmp	r3, #1
 8003b64:	d115      	bne.n	8003b92 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	68db      	ldr	r3, [r3, #12]
 8003b6a:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8003b72:	200a      	movs	r0, #10
 8003b74:	f7fc ff04 	bl	8000980 <HAL_Delay>
      ms += 10U;
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	330a      	adds	r3, #10
 8003b7c:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8003b7e:	6878      	ldr	r0, [r7, #4]
 8003b80:	f001 f8b3 	bl	8004cea <USB_GetMode>
 8003b84:	4603      	mov	r3, r0
 8003b86:	2b01      	cmp	r3, #1
 8003b88:	d01e      	beq.n	8003bc8 <USB_SetCurrentMode+0x84>
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	2bc7      	cmp	r3, #199	@ 0xc7
 8003b8e:	d9f0      	bls.n	8003b72 <USB_SetCurrentMode+0x2e>
 8003b90:	e01a      	b.n	8003bc8 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8003b92:	78fb      	ldrb	r3, [r7, #3]
 8003b94:	2b00      	cmp	r3, #0
 8003b96:	d115      	bne.n	8003bc4 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	68db      	ldr	r3, [r3, #12]
 8003b9c:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8003ba4:	200a      	movs	r0, #10
 8003ba6:	f7fc feeb 	bl	8000980 <HAL_Delay>
      ms += 10U;
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	330a      	adds	r3, #10
 8003bae:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8003bb0:	6878      	ldr	r0, [r7, #4]
 8003bb2:	f001 f89a 	bl	8004cea <USB_GetMode>
 8003bb6:	4603      	mov	r3, r0
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	d005      	beq.n	8003bc8 <USB_SetCurrentMode+0x84>
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	2bc7      	cmp	r3, #199	@ 0xc7
 8003bc0:	d9f0      	bls.n	8003ba4 <USB_SetCurrentMode+0x60>
 8003bc2:	e001      	b.n	8003bc8 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8003bc4:	2301      	movs	r3, #1
 8003bc6:	e005      	b.n	8003bd4 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	2bc8      	cmp	r3, #200	@ 0xc8
 8003bcc:	d101      	bne.n	8003bd2 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8003bce:	2301      	movs	r3, #1
 8003bd0:	e000      	b.n	8003bd4 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8003bd2:	2300      	movs	r3, #0
}
 8003bd4:	4618      	mov	r0, r3
 8003bd6:	3710      	adds	r7, #16
 8003bd8:	46bd      	mov	sp, r7
 8003bda:	bd80      	pop	{r7, pc}

08003bdc <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8003bdc:	b084      	sub	sp, #16
 8003bde:	b580      	push	{r7, lr}
 8003be0:	b086      	sub	sp, #24
 8003be2:	af00      	add	r7, sp, #0
 8003be4:	6078      	str	r0, [r7, #4]
 8003be6:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8003bea:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8003bee:	2300      	movs	r3, #0
 8003bf0:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8003bf6:	2300      	movs	r3, #0
 8003bf8:	613b      	str	r3, [r7, #16]
 8003bfa:	e009      	b.n	8003c10 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8003bfc:	687a      	ldr	r2, [r7, #4]
 8003bfe:	693b      	ldr	r3, [r7, #16]
 8003c00:	3340      	adds	r3, #64	@ 0x40
 8003c02:	009b      	lsls	r3, r3, #2
 8003c04:	4413      	add	r3, r2
 8003c06:	2200      	movs	r2, #0
 8003c08:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8003c0a:	693b      	ldr	r3, [r7, #16]
 8003c0c:	3301      	adds	r3, #1
 8003c0e:	613b      	str	r3, [r7, #16]
 8003c10:	693b      	ldr	r3, [r7, #16]
 8003c12:	2b0e      	cmp	r3, #14
 8003c14:	d9f2      	bls.n	8003bfc <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8003c16:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d11c      	bne.n	8003c58 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8003c1e:	68fb      	ldr	r3, [r7, #12]
 8003c20:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003c24:	685b      	ldr	r3, [r3, #4]
 8003c26:	68fa      	ldr	r2, [r7, #12]
 8003c28:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003c2c:	f043 0302 	orr.w	r3, r3, #2
 8003c30:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c36:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	601a      	str	r2, [r3, #0]
 8003c56:	e005      	b.n	8003c64 <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c5c:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8003c6a:	461a      	mov	r2, r3
 8003c6c:	2300      	movs	r3, #0
 8003c6e:	6013      	str	r3, [r2, #0]

  /* Set Core speed to Full speed mode */
  (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8003c70:	2103      	movs	r1, #3
 8003c72:	6878      	ldr	r0, [r7, #4]
 8003c74:	f000 f95a 	bl	8003f2c <USB_SetDevSpeed>

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8003c78:	2110      	movs	r1, #16
 8003c7a:	6878      	ldr	r0, [r7, #4]
 8003c7c:	f000 f8f6 	bl	8003e6c <USB_FlushTxFifo>
 8003c80:	4603      	mov	r3, r0
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d001      	beq.n	8003c8a <USB_DevInit+0xae>
  {
    ret = HAL_ERROR;
 8003c86:	2301      	movs	r3, #1
 8003c88:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8003c8a:	6878      	ldr	r0, [r7, #4]
 8003c8c:	f000 f920 	bl	8003ed0 <USB_FlushRxFifo>
 8003c90:	4603      	mov	r3, r0
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	d001      	beq.n	8003c9a <USB_DevInit+0xbe>
  {
    ret = HAL_ERROR;
 8003c96:	2301      	movs	r3, #1
 8003c98:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8003c9a:	68fb      	ldr	r3, [r7, #12]
 8003c9c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003ca0:	461a      	mov	r2, r3
 8003ca2:	2300      	movs	r3, #0
 8003ca4:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003cac:	461a      	mov	r2, r3
 8003cae:	2300      	movs	r3, #0
 8003cb0:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003cb8:	461a      	mov	r2, r3
 8003cba:	2300      	movs	r3, #0
 8003cbc:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8003cbe:	2300      	movs	r3, #0
 8003cc0:	613b      	str	r3, [r7, #16]
 8003cc2:	e043      	b.n	8003d4c <USB_DevInit+0x170>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8003cc4:	693b      	ldr	r3, [r7, #16]
 8003cc6:	015a      	lsls	r2, r3, #5
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	4413      	add	r3, r2
 8003ccc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8003cd6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003cda:	d118      	bne.n	8003d0e <USB_DevInit+0x132>
    {
      if (i == 0U)
 8003cdc:	693b      	ldr	r3, [r7, #16]
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	d10a      	bne.n	8003cf8 <USB_DevInit+0x11c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8003ce2:	693b      	ldr	r3, [r7, #16]
 8003ce4:	015a      	lsls	r2, r3, #5
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	4413      	add	r3, r2
 8003cea:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003cee:	461a      	mov	r2, r3
 8003cf0:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8003cf4:	6013      	str	r3, [r2, #0]
 8003cf6:	e013      	b.n	8003d20 <USB_DevInit+0x144>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8003cf8:	693b      	ldr	r3, [r7, #16]
 8003cfa:	015a      	lsls	r2, r3, #5
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	4413      	add	r3, r2
 8003d00:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003d04:	461a      	mov	r2, r3
 8003d06:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8003d0a:	6013      	str	r3, [r2, #0]
 8003d0c:	e008      	b.n	8003d20 <USB_DevInit+0x144>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8003d0e:	693b      	ldr	r3, [r7, #16]
 8003d10:	015a      	lsls	r2, r3, #5
 8003d12:	68fb      	ldr	r3, [r7, #12]
 8003d14:	4413      	add	r3, r2
 8003d16:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003d1a:	461a      	mov	r2, r3
 8003d1c:	2300      	movs	r3, #0
 8003d1e:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8003d20:	693b      	ldr	r3, [r7, #16]
 8003d22:	015a      	lsls	r2, r3, #5
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	4413      	add	r3, r2
 8003d28:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003d2c:	461a      	mov	r2, r3
 8003d2e:	2300      	movs	r3, #0
 8003d30:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8003d32:	693b      	ldr	r3, [r7, #16]
 8003d34:	015a      	lsls	r2, r3, #5
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	4413      	add	r3, r2
 8003d3a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003d3e:	461a      	mov	r2, r3
 8003d40:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8003d44:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8003d46:	693b      	ldr	r3, [r7, #16]
 8003d48:	3301      	adds	r3, #1
 8003d4a:	613b      	str	r3, [r7, #16]
 8003d4c:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8003d50:	461a      	mov	r2, r3
 8003d52:	693b      	ldr	r3, [r7, #16]
 8003d54:	4293      	cmp	r3, r2
 8003d56:	d3b5      	bcc.n	8003cc4 <USB_DevInit+0xe8>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8003d58:	2300      	movs	r3, #0
 8003d5a:	613b      	str	r3, [r7, #16]
 8003d5c:	e043      	b.n	8003de6 <USB_DevInit+0x20a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8003d5e:	693b      	ldr	r3, [r7, #16]
 8003d60:	015a      	lsls	r2, r3, #5
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	4413      	add	r3, r2
 8003d66:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8003d70:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003d74:	d118      	bne.n	8003da8 <USB_DevInit+0x1cc>
    {
      if (i == 0U)
 8003d76:	693b      	ldr	r3, [r7, #16]
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	d10a      	bne.n	8003d92 <USB_DevInit+0x1b6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8003d7c:	693b      	ldr	r3, [r7, #16]
 8003d7e:	015a      	lsls	r2, r3, #5
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	4413      	add	r3, r2
 8003d84:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003d88:	461a      	mov	r2, r3
 8003d8a:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8003d8e:	6013      	str	r3, [r2, #0]
 8003d90:	e013      	b.n	8003dba <USB_DevInit+0x1de>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8003d92:	693b      	ldr	r3, [r7, #16]
 8003d94:	015a      	lsls	r2, r3, #5
 8003d96:	68fb      	ldr	r3, [r7, #12]
 8003d98:	4413      	add	r3, r2
 8003d9a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003d9e:	461a      	mov	r2, r3
 8003da0:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8003da4:	6013      	str	r3, [r2, #0]
 8003da6:	e008      	b.n	8003dba <USB_DevInit+0x1de>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8003da8:	693b      	ldr	r3, [r7, #16]
 8003daa:	015a      	lsls	r2, r3, #5
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	4413      	add	r3, r2
 8003db0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003db4:	461a      	mov	r2, r3
 8003db6:	2300      	movs	r3, #0
 8003db8:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8003dba:	693b      	ldr	r3, [r7, #16]
 8003dbc:	015a      	lsls	r2, r3, #5
 8003dbe:	68fb      	ldr	r3, [r7, #12]
 8003dc0:	4413      	add	r3, r2
 8003dc2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003dc6:	461a      	mov	r2, r3
 8003dc8:	2300      	movs	r3, #0
 8003dca:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8003dcc:	693b      	ldr	r3, [r7, #16]
 8003dce:	015a      	lsls	r2, r3, #5
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	4413      	add	r3, r2
 8003dd4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003dd8:	461a      	mov	r2, r3
 8003dda:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8003dde:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8003de0:	693b      	ldr	r3, [r7, #16]
 8003de2:	3301      	adds	r3, #1
 8003de4:	613b      	str	r3, [r7, #16]
 8003de6:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8003dea:	461a      	mov	r2, r3
 8003dec:	693b      	ldr	r3, [r7, #16]
 8003dee:	4293      	cmp	r3, r2
 8003df0:	d3b5      	bcc.n	8003d5e <USB_DevInit+0x182>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003df8:	691b      	ldr	r3, [r3, #16]
 8003dfa:	68fa      	ldr	r2, [r7, #12]
 8003dfc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003e00:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003e04:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	2200      	movs	r2, #0
 8003e0a:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8003e12:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	699b      	ldr	r3, [r3, #24]
 8003e18:	f043 0210 	orr.w	r2, r3, #16
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	619a      	str	r2, [r3, #24]

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	699a      	ldr	r2, [r3, #24]
 8003e24:	4b10      	ldr	r3, [pc, #64]	@ (8003e68 <USB_DevInit+0x28c>)
 8003e26:	4313      	orrs	r3, r2
 8003e28:	687a      	ldr	r2, [r7, #4]
 8003e2a:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8003e2c:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	d005      	beq.n	8003e40 <USB_DevInit+0x264>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	699b      	ldr	r3, [r3, #24]
 8003e38:	f043 0208 	orr.w	r2, r3, #8
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8003e40:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8003e44:	2b01      	cmp	r3, #1
 8003e46:	d107      	bne.n	8003e58 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	699b      	ldr	r3, [r3, #24]
 8003e4c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8003e50:	f043 0304 	orr.w	r3, r3, #4
 8003e54:	687a      	ldr	r2, [r7, #4]
 8003e56:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8003e58:	7dfb      	ldrb	r3, [r7, #23]
}
 8003e5a:	4618      	mov	r0, r3
 8003e5c:	3718      	adds	r7, #24
 8003e5e:	46bd      	mov	sp, r7
 8003e60:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8003e64:	b004      	add	sp, #16
 8003e66:	4770      	bx	lr
 8003e68:	803c3800 	.word	0x803c3800

08003e6c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8003e6c:	b480      	push	{r7}
 8003e6e:	b085      	sub	sp, #20
 8003e70:	af00      	add	r7, sp, #0
 8003e72:	6078      	str	r0, [r7, #4]
 8003e74:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8003e76:	2300      	movs	r3, #0
 8003e78:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	3301      	adds	r3, #1
 8003e7e:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8003e86:	d901      	bls.n	8003e8c <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8003e88:	2303      	movs	r3, #3
 8003e8a:	e01b      	b.n	8003ec4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	691b      	ldr	r3, [r3, #16]
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	daf2      	bge.n	8003e7a <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8003e94:	2300      	movs	r3, #0
 8003e96:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8003e98:	683b      	ldr	r3, [r7, #0]
 8003e9a:	019b      	lsls	r3, r3, #6
 8003e9c:	f043 0220 	orr.w	r2, r3, #32
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	3301      	adds	r3, #1
 8003ea8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8003eaa:	68fb      	ldr	r3, [r7, #12]
 8003eac:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8003eb0:	d901      	bls.n	8003eb6 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8003eb2:	2303      	movs	r3, #3
 8003eb4:	e006      	b.n	8003ec4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	691b      	ldr	r3, [r3, #16]
 8003eba:	f003 0320 	and.w	r3, r3, #32
 8003ebe:	2b20      	cmp	r3, #32
 8003ec0:	d0f0      	beq.n	8003ea4 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8003ec2:	2300      	movs	r3, #0
}
 8003ec4:	4618      	mov	r0, r3
 8003ec6:	3714      	adds	r7, #20
 8003ec8:	46bd      	mov	sp, r7
 8003eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ece:	4770      	bx	lr

08003ed0 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8003ed0:	b480      	push	{r7}
 8003ed2:	b085      	sub	sp, #20
 8003ed4:	af00      	add	r7, sp, #0
 8003ed6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8003ed8:	2300      	movs	r3, #0
 8003eda:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	3301      	adds	r3, #1
 8003ee0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8003ee8:	d901      	bls.n	8003eee <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8003eea:	2303      	movs	r3, #3
 8003eec:	e018      	b.n	8003f20 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	691b      	ldr	r3, [r3, #16]
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	daf2      	bge.n	8003edc <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8003ef6:	2300      	movs	r3, #0
 8003ef8:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	2210      	movs	r2, #16
 8003efe:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	3301      	adds	r3, #1
 8003f04:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8003f0c:	d901      	bls.n	8003f12 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8003f0e:	2303      	movs	r3, #3
 8003f10:	e006      	b.n	8003f20 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	691b      	ldr	r3, [r3, #16]
 8003f16:	f003 0310 	and.w	r3, r3, #16
 8003f1a:	2b10      	cmp	r3, #16
 8003f1c:	d0f0      	beq.n	8003f00 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8003f1e:	2300      	movs	r3, #0
}
 8003f20:	4618      	mov	r0, r3
 8003f22:	3714      	adds	r7, #20
 8003f24:	46bd      	mov	sp, r7
 8003f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f2a:	4770      	bx	lr

08003f2c <USB_SetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8003f2c:	b480      	push	{r7}
 8003f2e:	b085      	sub	sp, #20
 8003f30:	af00      	add	r7, sp, #0
 8003f32:	6078      	str	r0, [r7, #4]
 8003f34:	460b      	mov	r3, r1
 8003f36:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8003f3c:	68fb      	ldr	r3, [r7, #12]
 8003f3e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003f42:	681a      	ldr	r2, [r3, #0]
 8003f44:	78fb      	ldrb	r3, [r7, #3]
 8003f46:	68f9      	ldr	r1, [r7, #12]
 8003f48:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8003f4c:	4313      	orrs	r3, r2
 8003f4e:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8003f50:	2300      	movs	r3, #0
}
 8003f52:	4618      	mov	r0, r3
 8003f54:	3714      	adds	r7, #20
 8003f56:	46bd      	mov	sp, r7
 8003f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f5c:	4770      	bx	lr

08003f5e <USB_GetDevSpeed>:
  * @retval speed  device speed
  *          This parameter can be one of these values:
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 8003f5e:	b480      	push	{r7}
 8003f60:	b087      	sub	sp, #28
 8003f62:	af00      	add	r7, sp, #0
 8003f64:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8003f6a:	693b      	ldr	r3, [r7, #16]
 8003f6c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003f70:	689b      	ldr	r3, [r3, #8]
 8003f72:	f003 0306 	and.w	r3, r3, #6
 8003f76:	60fb      	str	r3, [r7, #12]

  if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	2b02      	cmp	r3, #2
 8003f7c:	d002      	beq.n	8003f84 <USB_GetDevSpeed+0x26>
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	2b06      	cmp	r3, #6
 8003f82:	d102      	bne.n	8003f8a <USB_GetDevSpeed+0x2c>
      (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8003f84:	2302      	movs	r3, #2
 8003f86:	75fb      	strb	r3, [r7, #23]
 8003f88:	e001      	b.n	8003f8e <USB_GetDevSpeed+0x30>
  }
  else
  {
    speed = 0xFU;
 8003f8a:	230f      	movs	r3, #15
 8003f8c:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8003f8e:	7dfb      	ldrb	r3, [r7, #23]
}
 8003f90:	4618      	mov	r0, r3
 8003f92:	371c      	adds	r7, #28
 8003f94:	46bd      	mov	sp, r7
 8003f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f9a:	4770      	bx	lr

08003f9c <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8003f9c:	b480      	push	{r7}
 8003f9e:	b085      	sub	sp, #20
 8003fa0:	af00      	add	r7, sp, #0
 8003fa2:	6078      	str	r0, [r7, #4]
 8003fa4:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8003faa:	683b      	ldr	r3, [r7, #0]
 8003fac:	781b      	ldrb	r3, [r3, #0]
 8003fae:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8003fb0:	683b      	ldr	r3, [r7, #0]
 8003fb2:	785b      	ldrb	r3, [r3, #1]
 8003fb4:	2b01      	cmp	r3, #1
 8003fb6:	d13a      	bne.n	800402e <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003fbe:	69da      	ldr	r2, [r3, #28]
 8003fc0:	683b      	ldr	r3, [r7, #0]
 8003fc2:	781b      	ldrb	r3, [r3, #0]
 8003fc4:	f003 030f 	and.w	r3, r3, #15
 8003fc8:	2101      	movs	r1, #1
 8003fca:	fa01 f303 	lsl.w	r3, r1, r3
 8003fce:	b29b      	uxth	r3, r3
 8003fd0:	68f9      	ldr	r1, [r7, #12]
 8003fd2:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8003fd6:	4313      	orrs	r3, r2
 8003fd8:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8003fda:	68bb      	ldr	r3, [r7, #8]
 8003fdc:	015a      	lsls	r2, r3, #5
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	4413      	add	r3, r2
 8003fe2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003fec:	2b00      	cmp	r3, #0
 8003fee:	d155      	bne.n	800409c <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8003ff0:	68bb      	ldr	r3, [r7, #8]
 8003ff2:	015a      	lsls	r2, r3, #5
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	4413      	add	r3, r2
 8003ff8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003ffc:	681a      	ldr	r2, [r3, #0]
 8003ffe:	683b      	ldr	r3, [r7, #0]
 8004000:	689b      	ldr	r3, [r3, #8]
 8004002:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8004006:	683b      	ldr	r3, [r7, #0]
 8004008:	791b      	ldrb	r3, [r3, #4]
 800400a:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800400c:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800400e:	68bb      	ldr	r3, [r7, #8]
 8004010:	059b      	lsls	r3, r3, #22
 8004012:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8004014:	4313      	orrs	r3, r2
 8004016:	68ba      	ldr	r2, [r7, #8]
 8004018:	0151      	lsls	r1, r2, #5
 800401a:	68fa      	ldr	r2, [r7, #12]
 800401c:	440a      	add	r2, r1
 800401e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004022:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004026:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800402a:	6013      	str	r3, [r2, #0]
 800402c:	e036      	b.n	800409c <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004034:	69da      	ldr	r2, [r3, #28]
 8004036:	683b      	ldr	r3, [r7, #0]
 8004038:	781b      	ldrb	r3, [r3, #0]
 800403a:	f003 030f 	and.w	r3, r3, #15
 800403e:	2101      	movs	r1, #1
 8004040:	fa01 f303 	lsl.w	r3, r1, r3
 8004044:	041b      	lsls	r3, r3, #16
 8004046:	68f9      	ldr	r1, [r7, #12]
 8004048:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800404c:	4313      	orrs	r3, r2
 800404e:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8004050:	68bb      	ldr	r3, [r7, #8]
 8004052:	015a      	lsls	r2, r3, #5
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	4413      	add	r3, r2
 8004058:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004062:	2b00      	cmp	r3, #0
 8004064:	d11a      	bne.n	800409c <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8004066:	68bb      	ldr	r3, [r7, #8]
 8004068:	015a      	lsls	r2, r3, #5
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	4413      	add	r3, r2
 800406e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004072:	681a      	ldr	r2, [r3, #0]
 8004074:	683b      	ldr	r3, [r7, #0]
 8004076:	689b      	ldr	r3, [r3, #8]
 8004078:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800407c:	683b      	ldr	r3, [r7, #0]
 800407e:	791b      	ldrb	r3, [r3, #4]
 8004080:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8004082:	430b      	orrs	r3, r1
 8004084:	4313      	orrs	r3, r2
 8004086:	68ba      	ldr	r2, [r7, #8]
 8004088:	0151      	lsls	r1, r2, #5
 800408a:	68fa      	ldr	r2, [r7, #12]
 800408c:	440a      	add	r2, r1
 800408e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004092:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004096:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800409a:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 800409c:	2300      	movs	r3, #0
}
 800409e:	4618      	mov	r0, r3
 80040a0:	3714      	adds	r7, #20
 80040a2:	46bd      	mov	sp, r7
 80040a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040a8:	4770      	bx	lr
	...

080040ac <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80040ac:	b480      	push	{r7}
 80040ae:	b085      	sub	sp, #20
 80040b0:	af00      	add	r7, sp, #0
 80040b2:	6078      	str	r0, [r7, #4]
 80040b4:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80040ba:	683b      	ldr	r3, [r7, #0]
 80040bc:	781b      	ldrb	r3, [r3, #0]
 80040be:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 80040c0:	683b      	ldr	r3, [r7, #0]
 80040c2:	785b      	ldrb	r3, [r3, #1]
 80040c4:	2b01      	cmp	r3, #1
 80040c6:	d161      	bne.n	800418c <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80040c8:	68bb      	ldr	r3, [r7, #8]
 80040ca:	015a      	lsls	r2, r3, #5
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	4413      	add	r3, r2
 80040d0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80040da:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80040de:	d11f      	bne.n	8004120 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 80040e0:	68bb      	ldr	r3, [r7, #8]
 80040e2:	015a      	lsls	r2, r3, #5
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	4413      	add	r3, r2
 80040e8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	68ba      	ldr	r2, [r7, #8]
 80040f0:	0151      	lsls	r1, r2, #5
 80040f2:	68fa      	ldr	r2, [r7, #12]
 80040f4:	440a      	add	r2, r1
 80040f6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80040fa:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80040fe:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8004100:	68bb      	ldr	r3, [r7, #8]
 8004102:	015a      	lsls	r2, r3, #5
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	4413      	add	r3, r2
 8004108:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	68ba      	ldr	r2, [r7, #8]
 8004110:	0151      	lsls	r1, r2, #5
 8004112:	68fa      	ldr	r2, [r7, #12]
 8004114:	440a      	add	r2, r1
 8004116:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800411a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800411e:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004126:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004128:	683b      	ldr	r3, [r7, #0]
 800412a:	781b      	ldrb	r3, [r3, #0]
 800412c:	f003 030f 	and.w	r3, r3, #15
 8004130:	2101      	movs	r1, #1
 8004132:	fa01 f303 	lsl.w	r3, r1, r3
 8004136:	b29b      	uxth	r3, r3
 8004138:	43db      	mvns	r3, r3
 800413a:	68f9      	ldr	r1, [r7, #12]
 800413c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004140:	4013      	ands	r3, r2
 8004142:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800414a:	69da      	ldr	r2, [r3, #28]
 800414c:	683b      	ldr	r3, [r7, #0]
 800414e:	781b      	ldrb	r3, [r3, #0]
 8004150:	f003 030f 	and.w	r3, r3, #15
 8004154:	2101      	movs	r1, #1
 8004156:	fa01 f303 	lsl.w	r3, r1, r3
 800415a:	b29b      	uxth	r3, r3
 800415c:	43db      	mvns	r3, r3
 800415e:	68f9      	ldr	r1, [r7, #12]
 8004160:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004164:	4013      	ands	r3, r2
 8004166:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8004168:	68bb      	ldr	r3, [r7, #8]
 800416a:	015a      	lsls	r2, r3, #5
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	4413      	add	r3, r2
 8004170:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004174:	681a      	ldr	r2, [r3, #0]
 8004176:	68bb      	ldr	r3, [r7, #8]
 8004178:	0159      	lsls	r1, r3, #5
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	440b      	add	r3, r1
 800417e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004182:	4619      	mov	r1, r3
 8004184:	4b35      	ldr	r3, [pc, #212]	@ (800425c <USB_DeactivateEndpoint+0x1b0>)
 8004186:	4013      	ands	r3, r2
 8004188:	600b      	str	r3, [r1, #0]
 800418a:	e060      	b.n	800424e <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800418c:	68bb      	ldr	r3, [r7, #8]
 800418e:	015a      	lsls	r2, r3, #5
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	4413      	add	r3, r2
 8004194:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800419e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80041a2:	d11f      	bne.n	80041e4 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80041a4:	68bb      	ldr	r3, [r7, #8]
 80041a6:	015a      	lsls	r2, r3, #5
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	4413      	add	r3, r2
 80041ac:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	68ba      	ldr	r2, [r7, #8]
 80041b4:	0151      	lsls	r1, r2, #5
 80041b6:	68fa      	ldr	r2, [r7, #12]
 80041b8:	440a      	add	r2, r1
 80041ba:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80041be:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80041c2:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 80041c4:	68bb      	ldr	r3, [r7, #8]
 80041c6:	015a      	lsls	r2, r3, #5
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	4413      	add	r3, r2
 80041cc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	68ba      	ldr	r2, [r7, #8]
 80041d4:	0151      	lsls	r1, r2, #5
 80041d6:	68fa      	ldr	r2, [r7, #12]
 80041d8:	440a      	add	r2, r1
 80041da:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80041de:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80041e2:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80041ea:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80041ec:	683b      	ldr	r3, [r7, #0]
 80041ee:	781b      	ldrb	r3, [r3, #0]
 80041f0:	f003 030f 	and.w	r3, r3, #15
 80041f4:	2101      	movs	r1, #1
 80041f6:	fa01 f303 	lsl.w	r3, r1, r3
 80041fa:	041b      	lsls	r3, r3, #16
 80041fc:	43db      	mvns	r3, r3
 80041fe:	68f9      	ldr	r1, [r7, #12]
 8004200:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004204:	4013      	ands	r3, r2
 8004206:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800420e:	69da      	ldr	r2, [r3, #28]
 8004210:	683b      	ldr	r3, [r7, #0]
 8004212:	781b      	ldrb	r3, [r3, #0]
 8004214:	f003 030f 	and.w	r3, r3, #15
 8004218:	2101      	movs	r1, #1
 800421a:	fa01 f303 	lsl.w	r3, r1, r3
 800421e:	041b      	lsls	r3, r3, #16
 8004220:	43db      	mvns	r3, r3
 8004222:	68f9      	ldr	r1, [r7, #12]
 8004224:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004228:	4013      	ands	r3, r2
 800422a:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800422c:	68bb      	ldr	r3, [r7, #8]
 800422e:	015a      	lsls	r2, r3, #5
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	4413      	add	r3, r2
 8004234:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004238:	681a      	ldr	r2, [r3, #0]
 800423a:	68bb      	ldr	r3, [r7, #8]
 800423c:	0159      	lsls	r1, r3, #5
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	440b      	add	r3, r1
 8004242:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004246:	4619      	mov	r1, r3
 8004248:	4b05      	ldr	r3, [pc, #20]	@ (8004260 <USB_DeactivateEndpoint+0x1b4>)
 800424a:	4013      	ands	r3, r2
 800424c:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800424e:	2300      	movs	r3, #0
}
 8004250:	4618      	mov	r0, r3
 8004252:	3714      	adds	r7, #20
 8004254:	46bd      	mov	sp, r7
 8004256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800425a:	4770      	bx	lr
 800425c:	ec337800 	.word	0xec337800
 8004260:	eff37800 	.word	0xeff37800

08004264 <USB_EPStartXfer>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8004264:	b580      	push	{r7, lr}
 8004266:	b086      	sub	sp, #24
 8004268:	af00      	add	r7, sp, #0
 800426a:	6078      	str	r0, [r7, #4]
 800426c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 8004272:	683b      	ldr	r3, [r7, #0]
 8004274:	781b      	ldrb	r3, [r3, #0]
 8004276:	613b      	str	r3, [r7, #16]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8004278:	683b      	ldr	r3, [r7, #0]
 800427a:	785b      	ldrb	r3, [r3, #1]
 800427c:	2b01      	cmp	r3, #1
 800427e:	f040 812d 	bne.w	80044dc <USB_EPStartXfer+0x278>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8004282:	683b      	ldr	r3, [r7, #0]
 8004284:	691b      	ldr	r3, [r3, #16]
 8004286:	2b00      	cmp	r3, #0
 8004288:	d132      	bne.n	80042f0 <USB_EPStartXfer+0x8c>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800428a:	693b      	ldr	r3, [r7, #16]
 800428c:	015a      	lsls	r2, r3, #5
 800428e:	697b      	ldr	r3, [r7, #20]
 8004290:	4413      	add	r3, r2
 8004292:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004296:	691b      	ldr	r3, [r3, #16]
 8004298:	693a      	ldr	r2, [r7, #16]
 800429a:	0151      	lsls	r1, r2, #5
 800429c:	697a      	ldr	r2, [r7, #20]
 800429e:	440a      	add	r2, r1
 80042a0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80042a4:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 80042a8:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 80042ac:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80042ae:	693b      	ldr	r3, [r7, #16]
 80042b0:	015a      	lsls	r2, r3, #5
 80042b2:	697b      	ldr	r3, [r7, #20]
 80042b4:	4413      	add	r3, r2
 80042b6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80042ba:	691b      	ldr	r3, [r3, #16]
 80042bc:	693a      	ldr	r2, [r7, #16]
 80042be:	0151      	lsls	r1, r2, #5
 80042c0:	697a      	ldr	r2, [r7, #20]
 80042c2:	440a      	add	r2, r1
 80042c4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80042c8:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80042cc:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80042ce:	693b      	ldr	r3, [r7, #16]
 80042d0:	015a      	lsls	r2, r3, #5
 80042d2:	697b      	ldr	r3, [r7, #20]
 80042d4:	4413      	add	r3, r2
 80042d6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80042da:	691b      	ldr	r3, [r3, #16]
 80042dc:	693a      	ldr	r2, [r7, #16]
 80042de:	0151      	lsls	r1, r2, #5
 80042e0:	697a      	ldr	r2, [r7, #20]
 80042e2:	440a      	add	r2, r1
 80042e4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80042e8:	0cdb      	lsrs	r3, r3, #19
 80042ea:	04db      	lsls	r3, r3, #19
 80042ec:	6113      	str	r3, [r2, #16]
 80042ee:	e097      	b.n	8004420 <USB_EPStartXfer+0x1bc>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80042f0:	693b      	ldr	r3, [r7, #16]
 80042f2:	015a      	lsls	r2, r3, #5
 80042f4:	697b      	ldr	r3, [r7, #20]
 80042f6:	4413      	add	r3, r2
 80042f8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80042fc:	691b      	ldr	r3, [r3, #16]
 80042fe:	693a      	ldr	r2, [r7, #16]
 8004300:	0151      	lsls	r1, r2, #5
 8004302:	697a      	ldr	r2, [r7, #20]
 8004304:	440a      	add	r2, r1
 8004306:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800430a:	0cdb      	lsrs	r3, r3, #19
 800430c:	04db      	lsls	r3, r3, #19
 800430e:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8004310:	693b      	ldr	r3, [r7, #16]
 8004312:	015a      	lsls	r2, r3, #5
 8004314:	697b      	ldr	r3, [r7, #20]
 8004316:	4413      	add	r3, r2
 8004318:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800431c:	691b      	ldr	r3, [r3, #16]
 800431e:	693a      	ldr	r2, [r7, #16]
 8004320:	0151      	lsls	r1, r2, #5
 8004322:	697a      	ldr	r2, [r7, #20]
 8004324:	440a      	add	r2, r1
 8004326:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800432a:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800432e:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8004332:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 8004334:	693b      	ldr	r3, [r7, #16]
 8004336:	2b00      	cmp	r3, #0
 8004338:	d11a      	bne.n	8004370 <USB_EPStartXfer+0x10c>
      {
        if (ep->xfer_len > ep->maxpacket)
 800433a:	683b      	ldr	r3, [r7, #0]
 800433c:	691a      	ldr	r2, [r3, #16]
 800433e:	683b      	ldr	r3, [r7, #0]
 8004340:	689b      	ldr	r3, [r3, #8]
 8004342:	429a      	cmp	r2, r3
 8004344:	d903      	bls.n	800434e <USB_EPStartXfer+0xea>
        {
          ep->xfer_len = ep->maxpacket;
 8004346:	683b      	ldr	r3, [r7, #0]
 8004348:	689a      	ldr	r2, [r3, #8]
 800434a:	683b      	ldr	r3, [r7, #0]
 800434c:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800434e:	693b      	ldr	r3, [r7, #16]
 8004350:	015a      	lsls	r2, r3, #5
 8004352:	697b      	ldr	r3, [r7, #20]
 8004354:	4413      	add	r3, r2
 8004356:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800435a:	691b      	ldr	r3, [r3, #16]
 800435c:	693a      	ldr	r2, [r7, #16]
 800435e:	0151      	lsls	r1, r2, #5
 8004360:	697a      	ldr	r2, [r7, #20]
 8004362:	440a      	add	r2, r1
 8004364:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004368:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800436c:	6113      	str	r3, [r2, #16]
 800436e:	e044      	b.n	80043fa <USB_EPStartXfer+0x196>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8004370:	683b      	ldr	r3, [r7, #0]
 8004372:	691a      	ldr	r2, [r3, #16]
 8004374:	683b      	ldr	r3, [r7, #0]
 8004376:	689b      	ldr	r3, [r3, #8]
 8004378:	4413      	add	r3, r2
 800437a:	1e5a      	subs	r2, r3, #1
 800437c:	683b      	ldr	r3, [r7, #0]
 800437e:	689b      	ldr	r3, [r3, #8]
 8004380:	fbb2 f3f3 	udiv	r3, r2, r3
 8004384:	81fb      	strh	r3, [r7, #14]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (pktcnt << 19));
 8004386:	693b      	ldr	r3, [r7, #16]
 8004388:	015a      	lsls	r2, r3, #5
 800438a:	697b      	ldr	r3, [r7, #20]
 800438c:	4413      	add	r3, r2
 800438e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004392:	691a      	ldr	r2, [r3, #16]
 8004394:	89fb      	ldrh	r3, [r7, #14]
 8004396:	04d9      	lsls	r1, r3, #19
 8004398:	4b8f      	ldr	r3, [pc, #572]	@ (80045d8 <USB_EPStartXfer+0x374>)
 800439a:	400b      	ands	r3, r1
 800439c:	6939      	ldr	r1, [r7, #16]
 800439e:	0148      	lsls	r0, r1, #5
 80043a0:	6979      	ldr	r1, [r7, #20]
 80043a2:	4401      	add	r1, r0
 80043a4:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 80043a8:	4313      	orrs	r3, r2
 80043aa:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 80043ac:	683b      	ldr	r3, [r7, #0]
 80043ae:	791b      	ldrb	r3, [r3, #4]
 80043b0:	2b01      	cmp	r3, #1
 80043b2:	d122      	bne.n	80043fa <USB_EPStartXfer+0x196>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 80043b4:	693b      	ldr	r3, [r7, #16]
 80043b6:	015a      	lsls	r2, r3, #5
 80043b8:	697b      	ldr	r3, [r7, #20]
 80043ba:	4413      	add	r3, r2
 80043bc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80043c0:	691b      	ldr	r3, [r3, #16]
 80043c2:	693a      	ldr	r2, [r7, #16]
 80043c4:	0151      	lsls	r1, r2, #5
 80043c6:	697a      	ldr	r2, [r7, #20]
 80043c8:	440a      	add	r2, r1
 80043ca:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80043ce:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 80043d2:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (pktcnt << 29));
 80043d4:	693b      	ldr	r3, [r7, #16]
 80043d6:	015a      	lsls	r2, r3, #5
 80043d8:	697b      	ldr	r3, [r7, #20]
 80043da:	4413      	add	r3, r2
 80043dc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80043e0:	691a      	ldr	r2, [r3, #16]
 80043e2:	89fb      	ldrh	r3, [r7, #14]
 80043e4:	075b      	lsls	r3, r3, #29
 80043e6:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 80043ea:	6939      	ldr	r1, [r7, #16]
 80043ec:	0148      	lsls	r0, r1, #5
 80043ee:	6979      	ldr	r1, [r7, #20]
 80043f0:	4401      	add	r1, r0
 80043f2:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 80043f6:	4313      	orrs	r3, r2
 80043f8:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 80043fa:	693b      	ldr	r3, [r7, #16]
 80043fc:	015a      	lsls	r2, r3, #5
 80043fe:	697b      	ldr	r3, [r7, #20]
 8004400:	4413      	add	r3, r2
 8004402:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004406:	691a      	ldr	r2, [r3, #16]
 8004408:	683b      	ldr	r3, [r7, #0]
 800440a:	691b      	ldr	r3, [r3, #16]
 800440c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004410:	6939      	ldr	r1, [r7, #16]
 8004412:	0148      	lsls	r0, r1, #5
 8004414:	6979      	ldr	r1, [r7, #20]
 8004416:	4401      	add	r1, r0
 8004418:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800441c:	4313      	orrs	r3, r2
 800441e:	610b      	str	r3, [r1, #16]
    }
    /* EP enable, IN data in FIFO */
    USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8004420:	693b      	ldr	r3, [r7, #16]
 8004422:	015a      	lsls	r2, r3, #5
 8004424:	697b      	ldr	r3, [r7, #20]
 8004426:	4413      	add	r3, r2
 8004428:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	693a      	ldr	r2, [r7, #16]
 8004430:	0151      	lsls	r1, r2, #5
 8004432:	697a      	ldr	r2, [r7, #20]
 8004434:	440a      	add	r2, r1
 8004436:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800443a:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800443e:	6013      	str	r3, [r2, #0]

    if (ep->type != EP_TYPE_ISOC)
 8004440:	683b      	ldr	r3, [r7, #0]
 8004442:	791b      	ldrb	r3, [r3, #4]
 8004444:	2b01      	cmp	r3, #1
 8004446:	d015      	beq.n	8004474 <USB_EPStartXfer+0x210>
    {
      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 8004448:	683b      	ldr	r3, [r7, #0]
 800444a:	691b      	ldr	r3, [r3, #16]
 800444c:	2b00      	cmp	r3, #0
 800444e:	f000 813a 	beq.w	80046c6 <USB_EPStartXfer+0x462>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8004452:	697b      	ldr	r3, [r7, #20]
 8004454:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004458:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800445a:	683b      	ldr	r3, [r7, #0]
 800445c:	781b      	ldrb	r3, [r3, #0]
 800445e:	f003 030f 	and.w	r3, r3, #15
 8004462:	2101      	movs	r1, #1
 8004464:	fa01 f303 	lsl.w	r3, r1, r3
 8004468:	6979      	ldr	r1, [r7, #20]
 800446a:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800446e:	4313      	orrs	r3, r2
 8004470:	634b      	str	r3, [r1, #52]	@ 0x34
 8004472:	e128      	b.n	80046c6 <USB_EPStartXfer+0x462>
      }
    }
    else
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8004474:	697b      	ldr	r3, [r7, #20]
 8004476:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800447a:	689b      	ldr	r3, [r3, #8]
 800447c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004480:	2b00      	cmp	r3, #0
 8004482:	d110      	bne.n	80044a6 <USB_EPStartXfer+0x242>
      {
        USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8004484:	693b      	ldr	r3, [r7, #16]
 8004486:	015a      	lsls	r2, r3, #5
 8004488:	697b      	ldr	r3, [r7, #20]
 800448a:	4413      	add	r3, r2
 800448c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	693a      	ldr	r2, [r7, #16]
 8004494:	0151      	lsls	r1, r2, #5
 8004496:	697a      	ldr	r2, [r7, #20]
 8004498:	440a      	add	r2, r1
 800449a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800449e:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80044a2:	6013      	str	r3, [r2, #0]
 80044a4:	e00f      	b.n	80044c6 <USB_EPStartXfer+0x262>
      }
      else
      {
        USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80044a6:	693b      	ldr	r3, [r7, #16]
 80044a8:	015a      	lsls	r2, r3, #5
 80044aa:	697b      	ldr	r3, [r7, #20]
 80044ac:	4413      	add	r3, r2
 80044ae:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	693a      	ldr	r2, [r7, #16]
 80044b6:	0151      	lsls	r1, r2, #5
 80044b8:	697a      	ldr	r2, [r7, #20]
 80044ba:	440a      	add	r2, r1
 80044bc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80044c0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80044c4:	6013      	str	r3, [r2, #0]
      }

      (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len);
 80044c6:	683b      	ldr	r3, [r7, #0]
 80044c8:	68d9      	ldr	r1, [r3, #12]
 80044ca:	683b      	ldr	r3, [r7, #0]
 80044cc:	781a      	ldrb	r2, [r3, #0]
 80044ce:	683b      	ldr	r3, [r7, #0]
 80044d0:	691b      	ldr	r3, [r3, #16]
 80044d2:	b29b      	uxth	r3, r3
 80044d4:	6878      	ldr	r0, [r7, #4]
 80044d6:	f000 f9a7 	bl	8004828 <USB_WritePacket>
 80044da:	e0f4      	b.n	80046c6 <USB_EPStartXfer+0x462>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 80044dc:	693b      	ldr	r3, [r7, #16]
 80044de:	015a      	lsls	r2, r3, #5
 80044e0:	697b      	ldr	r3, [r7, #20]
 80044e2:	4413      	add	r3, r2
 80044e4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80044e8:	691b      	ldr	r3, [r3, #16]
 80044ea:	693a      	ldr	r2, [r7, #16]
 80044ec:	0151      	lsls	r1, r2, #5
 80044ee:	697a      	ldr	r2, [r7, #20]
 80044f0:	440a      	add	r2, r1
 80044f2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80044f6:	0cdb      	lsrs	r3, r3, #19
 80044f8:	04db      	lsls	r3, r3, #19
 80044fa:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 80044fc:	693b      	ldr	r3, [r7, #16]
 80044fe:	015a      	lsls	r2, r3, #5
 8004500:	697b      	ldr	r3, [r7, #20]
 8004502:	4413      	add	r3, r2
 8004504:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004508:	691b      	ldr	r3, [r3, #16]
 800450a:	693a      	ldr	r2, [r7, #16]
 800450c:	0151      	lsls	r1, r2, #5
 800450e:	697a      	ldr	r2, [r7, #20]
 8004510:	440a      	add	r2, r1
 8004512:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004516:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800451a:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800451e:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 8004520:	693b      	ldr	r3, [r7, #16]
 8004522:	2b00      	cmp	r3, #0
 8004524:	d12f      	bne.n	8004586 <USB_EPStartXfer+0x322>
    {
      if (ep->xfer_len > 0U)
 8004526:	683b      	ldr	r3, [r7, #0]
 8004528:	691b      	ldr	r3, [r3, #16]
 800452a:	2b00      	cmp	r3, #0
 800452c:	d003      	beq.n	8004536 <USB_EPStartXfer+0x2d2>
      {
        ep->xfer_len = ep->maxpacket;
 800452e:	683b      	ldr	r3, [r7, #0]
 8004530:	689a      	ldr	r2, [r3, #8]
 8004532:	683b      	ldr	r3, [r7, #0]
 8004534:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 8004536:	683b      	ldr	r3, [r7, #0]
 8004538:	689a      	ldr	r2, [r3, #8]
 800453a:	683b      	ldr	r3, [r7, #0]
 800453c:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 800453e:	693b      	ldr	r3, [r7, #16]
 8004540:	015a      	lsls	r2, r3, #5
 8004542:	697b      	ldr	r3, [r7, #20]
 8004544:	4413      	add	r3, r2
 8004546:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800454a:	691a      	ldr	r2, [r3, #16]
 800454c:	683b      	ldr	r3, [r7, #0]
 800454e:	6a1b      	ldr	r3, [r3, #32]
 8004550:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004554:	6939      	ldr	r1, [r7, #16]
 8004556:	0148      	lsls	r0, r1, #5
 8004558:	6979      	ldr	r1, [r7, #20]
 800455a:	4401      	add	r1, r0
 800455c:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8004560:	4313      	orrs	r3, r2
 8004562:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8004564:	693b      	ldr	r3, [r7, #16]
 8004566:	015a      	lsls	r2, r3, #5
 8004568:	697b      	ldr	r3, [r7, #20]
 800456a:	4413      	add	r3, r2
 800456c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004570:	691b      	ldr	r3, [r3, #16]
 8004572:	693a      	ldr	r2, [r7, #16]
 8004574:	0151      	lsls	r1, r2, #5
 8004576:	697a      	ldr	r2, [r7, #20]
 8004578:	440a      	add	r2, r1
 800457a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800457e:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8004582:	6113      	str	r3, [r2, #16]
 8004584:	e062      	b.n	800464c <USB_EPStartXfer+0x3e8>
    }
    else
    {
      if (ep->xfer_len == 0U)
 8004586:	683b      	ldr	r3, [r7, #0]
 8004588:	691b      	ldr	r3, [r3, #16]
 800458a:	2b00      	cmp	r3, #0
 800458c:	d126      	bne.n	80045dc <USB_EPStartXfer+0x378>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800458e:	693b      	ldr	r3, [r7, #16]
 8004590:	015a      	lsls	r2, r3, #5
 8004592:	697b      	ldr	r3, [r7, #20]
 8004594:	4413      	add	r3, r2
 8004596:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800459a:	691a      	ldr	r2, [r3, #16]
 800459c:	683b      	ldr	r3, [r7, #0]
 800459e:	689b      	ldr	r3, [r3, #8]
 80045a0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80045a4:	6939      	ldr	r1, [r7, #16]
 80045a6:	0148      	lsls	r0, r1, #5
 80045a8:	6979      	ldr	r1, [r7, #20]
 80045aa:	4401      	add	r1, r0
 80045ac:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80045b0:	4313      	orrs	r3, r2
 80045b2:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80045b4:	693b      	ldr	r3, [r7, #16]
 80045b6:	015a      	lsls	r2, r3, #5
 80045b8:	697b      	ldr	r3, [r7, #20]
 80045ba:	4413      	add	r3, r2
 80045bc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80045c0:	691b      	ldr	r3, [r3, #16]
 80045c2:	693a      	ldr	r2, [r7, #16]
 80045c4:	0151      	lsls	r1, r2, #5
 80045c6:	697a      	ldr	r2, [r7, #20]
 80045c8:	440a      	add	r2, r1
 80045ca:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80045ce:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80045d2:	6113      	str	r3, [r2, #16]
 80045d4:	e03a      	b.n	800464c <USB_EPStartXfer+0x3e8>
 80045d6:	bf00      	nop
 80045d8:	1ff80000 	.word	0x1ff80000
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 80045dc:	683b      	ldr	r3, [r7, #0]
 80045de:	691a      	ldr	r2, [r3, #16]
 80045e0:	683b      	ldr	r3, [r7, #0]
 80045e2:	689b      	ldr	r3, [r3, #8]
 80045e4:	4413      	add	r3, r2
 80045e6:	1e5a      	subs	r2, r3, #1
 80045e8:	683b      	ldr	r3, [r7, #0]
 80045ea:	689b      	ldr	r3, [r3, #8]
 80045ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80045f0:	81fb      	strh	r3, [r7, #14]
        ep->xfer_size = ep->maxpacket * pktcnt;
 80045f2:	683b      	ldr	r3, [r7, #0]
 80045f4:	689b      	ldr	r3, [r3, #8]
 80045f6:	89fa      	ldrh	r2, [r7, #14]
 80045f8:	fb03 f202 	mul.w	r2, r3, r2
 80045fc:	683b      	ldr	r3, [r7, #0]
 80045fe:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8004600:	693b      	ldr	r3, [r7, #16]
 8004602:	015a      	lsls	r2, r3, #5
 8004604:	697b      	ldr	r3, [r7, #20]
 8004606:	4413      	add	r3, r2
 8004608:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800460c:	691a      	ldr	r2, [r3, #16]
 800460e:	89fb      	ldrh	r3, [r7, #14]
 8004610:	04d9      	lsls	r1, r3, #19
 8004612:	4b2f      	ldr	r3, [pc, #188]	@ (80046d0 <USB_EPStartXfer+0x46c>)
 8004614:	400b      	ands	r3, r1
 8004616:	6939      	ldr	r1, [r7, #16]
 8004618:	0148      	lsls	r0, r1, #5
 800461a:	6979      	ldr	r1, [r7, #20]
 800461c:	4401      	add	r1, r0
 800461e:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8004622:	4313      	orrs	r3, r2
 8004624:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8004626:	693b      	ldr	r3, [r7, #16]
 8004628:	015a      	lsls	r2, r3, #5
 800462a:	697b      	ldr	r3, [r7, #20]
 800462c:	4413      	add	r3, r2
 800462e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004632:	691a      	ldr	r2, [r3, #16]
 8004634:	683b      	ldr	r3, [r7, #0]
 8004636:	6a1b      	ldr	r3, [r3, #32]
 8004638:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800463c:	6939      	ldr	r1, [r7, #16]
 800463e:	0148      	lsls	r0, r1, #5
 8004640:	6979      	ldr	r1, [r7, #20]
 8004642:	4401      	add	r1, r0
 8004644:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8004648:	4313      	orrs	r3, r2
 800464a:	610b      	str	r3, [r1, #16]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800464c:	683b      	ldr	r3, [r7, #0]
 800464e:	791b      	ldrb	r3, [r3, #4]
 8004650:	2b01      	cmp	r3, #1
 8004652:	d128      	bne.n	80046a6 <USB_EPStartXfer+0x442>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8004654:	697b      	ldr	r3, [r7, #20]
 8004656:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800465a:	689b      	ldr	r3, [r3, #8]
 800465c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004660:	2b00      	cmp	r3, #0
 8004662:	d110      	bne.n	8004686 <USB_EPStartXfer+0x422>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8004664:	693b      	ldr	r3, [r7, #16]
 8004666:	015a      	lsls	r2, r3, #5
 8004668:	697b      	ldr	r3, [r7, #20]
 800466a:	4413      	add	r3, r2
 800466c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	693a      	ldr	r2, [r7, #16]
 8004674:	0151      	lsls	r1, r2, #5
 8004676:	697a      	ldr	r2, [r7, #20]
 8004678:	440a      	add	r2, r1
 800467a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800467e:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8004682:	6013      	str	r3, [r2, #0]
 8004684:	e00f      	b.n	80046a6 <USB_EPStartXfer+0x442>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8004686:	693b      	ldr	r3, [r7, #16]
 8004688:	015a      	lsls	r2, r3, #5
 800468a:	697b      	ldr	r3, [r7, #20]
 800468c:	4413      	add	r3, r2
 800468e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	693a      	ldr	r2, [r7, #16]
 8004696:	0151      	lsls	r1, r2, #5
 8004698:	697a      	ldr	r2, [r7, #20]
 800469a:	440a      	add	r2, r1
 800469c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80046a0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80046a4:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 80046a6:	693b      	ldr	r3, [r7, #16]
 80046a8:	015a      	lsls	r2, r3, #5
 80046aa:	697b      	ldr	r3, [r7, #20]
 80046ac:	4413      	add	r3, r2
 80046ae:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	693a      	ldr	r2, [r7, #16]
 80046b6:	0151      	lsls	r1, r2, #5
 80046b8:	697a      	ldr	r2, [r7, #20]
 80046ba:	440a      	add	r2, r1
 80046bc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80046c0:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 80046c4:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80046c6:	2300      	movs	r3, #0
}
 80046c8:	4618      	mov	r0, r3
 80046ca:	3718      	adds	r7, #24
 80046cc:	46bd      	mov	sp, r7
 80046ce:	bd80      	pop	{r7, pc}
 80046d0:	1ff80000 	.word	0x1ff80000

080046d4 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80046d4:	b480      	push	{r7}
 80046d6:	b087      	sub	sp, #28
 80046d8:	af00      	add	r7, sp, #0
 80046da:	6078      	str	r0, [r7, #4]
 80046dc:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80046de:	2300      	movs	r3, #0
 80046e0:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 80046e2:	2300      	movs	r3, #0
 80046e4:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 80046ea:	683b      	ldr	r3, [r7, #0]
 80046ec:	785b      	ldrb	r3, [r3, #1]
 80046ee:	2b01      	cmp	r3, #1
 80046f0:	d14a      	bne.n	8004788 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80046f2:	683b      	ldr	r3, [r7, #0]
 80046f4:	781b      	ldrb	r3, [r3, #0]
 80046f6:	015a      	lsls	r2, r3, #5
 80046f8:	693b      	ldr	r3, [r7, #16]
 80046fa:	4413      	add	r3, r2
 80046fc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004706:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800470a:	f040 8086 	bne.w	800481a <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 800470e:	683b      	ldr	r3, [r7, #0]
 8004710:	781b      	ldrb	r3, [r3, #0]
 8004712:	015a      	lsls	r2, r3, #5
 8004714:	693b      	ldr	r3, [r7, #16]
 8004716:	4413      	add	r3, r2
 8004718:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	683a      	ldr	r2, [r7, #0]
 8004720:	7812      	ldrb	r2, [r2, #0]
 8004722:	0151      	lsls	r1, r2, #5
 8004724:	693a      	ldr	r2, [r7, #16]
 8004726:	440a      	add	r2, r1
 8004728:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800472c:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8004730:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8004732:	683b      	ldr	r3, [r7, #0]
 8004734:	781b      	ldrb	r3, [r3, #0]
 8004736:	015a      	lsls	r2, r3, #5
 8004738:	693b      	ldr	r3, [r7, #16]
 800473a:	4413      	add	r3, r2
 800473c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	683a      	ldr	r2, [r7, #0]
 8004744:	7812      	ldrb	r2, [r2, #0]
 8004746:	0151      	lsls	r1, r2, #5
 8004748:	693a      	ldr	r2, [r7, #16]
 800474a:	440a      	add	r2, r1
 800474c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004750:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8004754:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	3301      	adds	r3, #1
 800475a:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	f242 7210 	movw	r2, #10000	@ 0x2710
 8004762:	4293      	cmp	r3, r2
 8004764:	d902      	bls.n	800476c <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8004766:	2301      	movs	r3, #1
 8004768:	75fb      	strb	r3, [r7, #23]
          break;
 800476a:	e056      	b.n	800481a <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 800476c:	683b      	ldr	r3, [r7, #0]
 800476e:	781b      	ldrb	r3, [r3, #0]
 8004770:	015a      	lsls	r2, r3, #5
 8004772:	693b      	ldr	r3, [r7, #16]
 8004774:	4413      	add	r3, r2
 8004776:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004780:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004784:	d0e7      	beq.n	8004756 <USB_EPStopXfer+0x82>
 8004786:	e048      	b.n	800481a <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8004788:	683b      	ldr	r3, [r7, #0]
 800478a:	781b      	ldrb	r3, [r3, #0]
 800478c:	015a      	lsls	r2, r3, #5
 800478e:	693b      	ldr	r3, [r7, #16]
 8004790:	4413      	add	r3, r2
 8004792:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800479c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80047a0:	d13b      	bne.n	800481a <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 80047a2:	683b      	ldr	r3, [r7, #0]
 80047a4:	781b      	ldrb	r3, [r3, #0]
 80047a6:	015a      	lsls	r2, r3, #5
 80047a8:	693b      	ldr	r3, [r7, #16]
 80047aa:	4413      	add	r3, r2
 80047ac:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	683a      	ldr	r2, [r7, #0]
 80047b4:	7812      	ldrb	r2, [r2, #0]
 80047b6:	0151      	lsls	r1, r2, #5
 80047b8:	693a      	ldr	r2, [r7, #16]
 80047ba:	440a      	add	r2, r1
 80047bc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80047c0:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80047c4:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 80047c6:	683b      	ldr	r3, [r7, #0]
 80047c8:	781b      	ldrb	r3, [r3, #0]
 80047ca:	015a      	lsls	r2, r3, #5
 80047cc:	693b      	ldr	r3, [r7, #16]
 80047ce:	4413      	add	r3, r2
 80047d0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	683a      	ldr	r2, [r7, #0]
 80047d8:	7812      	ldrb	r2, [r2, #0]
 80047da:	0151      	lsls	r1, r2, #5
 80047dc:	693a      	ldr	r2, [r7, #16]
 80047de:	440a      	add	r2, r1
 80047e0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80047e4:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80047e8:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 80047ea:	68fb      	ldr	r3, [r7, #12]
 80047ec:	3301      	adds	r3, #1
 80047ee:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	f242 7210 	movw	r2, #10000	@ 0x2710
 80047f6:	4293      	cmp	r3, r2
 80047f8:	d902      	bls.n	8004800 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 80047fa:	2301      	movs	r3, #1
 80047fc:	75fb      	strb	r3, [r7, #23]
          break;
 80047fe:	e00c      	b.n	800481a <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8004800:	683b      	ldr	r3, [r7, #0]
 8004802:	781b      	ldrb	r3, [r3, #0]
 8004804:	015a      	lsls	r2, r3, #5
 8004806:	693b      	ldr	r3, [r7, #16]
 8004808:	4413      	add	r3, r2
 800480a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004814:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004818:	d0e7      	beq.n	80047ea <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 800481a:	7dfb      	ldrb	r3, [r7, #23]
}
 800481c:	4618      	mov	r0, r3
 800481e:	371c      	adds	r7, #28
 8004820:	46bd      	mov	sp, r7
 8004822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004826:	4770      	bx	lr

08004828 <USB_WritePacket>:
  * @param  len  Number of bytes to write
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len)
{
 8004828:	b480      	push	{r7}
 800482a:	b089      	sub	sp, #36	@ 0x24
 800482c:	af00      	add	r7, sp, #0
 800482e:	60f8      	str	r0, [r7, #12]
 8004830:	60b9      	str	r1, [r7, #8]
 8004832:	4611      	mov	r1, r2
 8004834:	461a      	mov	r2, r3
 8004836:	460b      	mov	r3, r1
 8004838:	71fb      	strb	r3, [r7, #7]
 800483a:	4613      	mov	r3, r2
 800483c:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800483e:	68fb      	ldr	r3, [r7, #12]
 8004840:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8004842:	68bb      	ldr	r3, [r7, #8]
 8004844:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  count32b = ((uint32_t)len + 3U) / 4U;
 8004846:	88bb      	ldrh	r3, [r7, #4]
 8004848:	3303      	adds	r3, #3
 800484a:	089b      	lsrs	r3, r3, #2
 800484c:	613b      	str	r3, [r7, #16]
  for (i = 0U; i < count32b; i++)
 800484e:	2300      	movs	r3, #0
 8004850:	61bb      	str	r3, [r7, #24]
 8004852:	e018      	b.n	8004886 <USB_WritePacket+0x5e>
  {
    USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8004854:	79fb      	ldrb	r3, [r7, #7]
 8004856:	031a      	lsls	r2, r3, #12
 8004858:	697b      	ldr	r3, [r7, #20]
 800485a:	4413      	add	r3, r2
 800485c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004860:	461a      	mov	r2, r3
 8004862:	69fb      	ldr	r3, [r7, #28]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	6013      	str	r3, [r2, #0]
    pSrc++;
 8004868:	69fb      	ldr	r3, [r7, #28]
 800486a:	3301      	adds	r3, #1
 800486c:	61fb      	str	r3, [r7, #28]
    pSrc++;
 800486e:	69fb      	ldr	r3, [r7, #28]
 8004870:	3301      	adds	r3, #1
 8004872:	61fb      	str	r3, [r7, #28]
    pSrc++;
 8004874:	69fb      	ldr	r3, [r7, #28]
 8004876:	3301      	adds	r3, #1
 8004878:	61fb      	str	r3, [r7, #28]
    pSrc++;
 800487a:	69fb      	ldr	r3, [r7, #28]
 800487c:	3301      	adds	r3, #1
 800487e:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 8004880:	69bb      	ldr	r3, [r7, #24]
 8004882:	3301      	adds	r3, #1
 8004884:	61bb      	str	r3, [r7, #24]
 8004886:	69ba      	ldr	r2, [r7, #24]
 8004888:	693b      	ldr	r3, [r7, #16]
 800488a:	429a      	cmp	r2, r3
 800488c:	d3e2      	bcc.n	8004854 <USB_WritePacket+0x2c>
  }

  return HAL_OK;
 800488e:	2300      	movs	r3, #0
}
 8004890:	4618      	mov	r0, r3
 8004892:	3724      	adds	r7, #36	@ 0x24
 8004894:	46bd      	mov	sp, r7
 8004896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800489a:	4770      	bx	lr

0800489c <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800489c:	b480      	push	{r7}
 800489e:	b08b      	sub	sp, #44	@ 0x2c
 80048a0:	af00      	add	r7, sp, #0
 80048a2:	60f8      	str	r0, [r7, #12]
 80048a4:	60b9      	str	r1, [r7, #8]
 80048a6:	4613      	mov	r3, r2
 80048a8:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 80048ae:	68bb      	ldr	r3, [r7, #8]
 80048b0:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 80048b2:	88fb      	ldrh	r3, [r7, #6]
 80048b4:	089b      	lsrs	r3, r3, #2
 80048b6:	b29b      	uxth	r3, r3
 80048b8:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 80048ba:	88fb      	ldrh	r3, [r7, #6]
 80048bc:	f003 0303 	and.w	r3, r3, #3
 80048c0:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 80048c2:	2300      	movs	r3, #0
 80048c4:	623b      	str	r3, [r7, #32]
 80048c6:	e014      	b.n	80048f2 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 80048c8:	69bb      	ldr	r3, [r7, #24]
 80048ca:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80048ce:	681a      	ldr	r2, [r3, #0]
 80048d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048d2:	601a      	str	r2, [r3, #0]
    pDest++;
 80048d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048d6:	3301      	adds	r3, #1
 80048d8:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80048da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048dc:	3301      	adds	r3, #1
 80048de:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80048e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048e2:	3301      	adds	r3, #1
 80048e4:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80048e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048e8:	3301      	adds	r3, #1
 80048ea:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 80048ec:	6a3b      	ldr	r3, [r7, #32]
 80048ee:	3301      	adds	r3, #1
 80048f0:	623b      	str	r3, [r7, #32]
 80048f2:	6a3a      	ldr	r2, [r7, #32]
 80048f4:	697b      	ldr	r3, [r7, #20]
 80048f6:	429a      	cmp	r2, r3
 80048f8:	d3e6      	bcc.n	80048c8 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 80048fa:	8bfb      	ldrh	r3, [r7, #30]
 80048fc:	2b00      	cmp	r3, #0
 80048fe:	d01e      	beq.n	800493e <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8004900:	2300      	movs	r3, #0
 8004902:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8004904:	69bb      	ldr	r3, [r7, #24]
 8004906:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800490a:	461a      	mov	r2, r3
 800490c:	f107 0310 	add.w	r3, r7, #16
 8004910:	6812      	ldr	r2, [r2, #0]
 8004912:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8004914:	693a      	ldr	r2, [r7, #16]
 8004916:	6a3b      	ldr	r3, [r7, #32]
 8004918:	b2db      	uxtb	r3, r3
 800491a:	00db      	lsls	r3, r3, #3
 800491c:	fa22 f303 	lsr.w	r3, r2, r3
 8004920:	b2da      	uxtb	r2, r3
 8004922:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004924:	701a      	strb	r2, [r3, #0]
      i++;
 8004926:	6a3b      	ldr	r3, [r7, #32]
 8004928:	3301      	adds	r3, #1
 800492a:	623b      	str	r3, [r7, #32]
      pDest++;
 800492c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800492e:	3301      	adds	r3, #1
 8004930:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8004932:	8bfb      	ldrh	r3, [r7, #30]
 8004934:	3b01      	subs	r3, #1
 8004936:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8004938:	8bfb      	ldrh	r3, [r7, #30]
 800493a:	2b00      	cmp	r3, #0
 800493c:	d1ea      	bne.n	8004914 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800493e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8004940:	4618      	mov	r0, r3
 8004942:	372c      	adds	r7, #44	@ 0x2c
 8004944:	46bd      	mov	sp, r7
 8004946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800494a:	4770      	bx	lr

0800494c <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800494c:	b480      	push	{r7}
 800494e:	b085      	sub	sp, #20
 8004950:	af00      	add	r7, sp, #0
 8004952:	6078      	str	r0, [r7, #4]
 8004954:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800495a:	683b      	ldr	r3, [r7, #0]
 800495c:	781b      	ldrb	r3, [r3, #0]
 800495e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8004960:	683b      	ldr	r3, [r7, #0]
 8004962:	785b      	ldrb	r3, [r3, #1]
 8004964:	2b01      	cmp	r3, #1
 8004966:	d12c      	bne.n	80049c2 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8004968:	68bb      	ldr	r3, [r7, #8]
 800496a:	015a      	lsls	r2, r3, #5
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	4413      	add	r3, r2
 8004970:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	2b00      	cmp	r3, #0
 8004978:	db12      	blt.n	80049a0 <USB_EPSetStall+0x54>
 800497a:	68bb      	ldr	r3, [r7, #8]
 800497c:	2b00      	cmp	r3, #0
 800497e:	d00f      	beq.n	80049a0 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8004980:	68bb      	ldr	r3, [r7, #8]
 8004982:	015a      	lsls	r2, r3, #5
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	4413      	add	r3, r2
 8004988:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	68ba      	ldr	r2, [r7, #8]
 8004990:	0151      	lsls	r1, r2, #5
 8004992:	68fa      	ldr	r2, [r7, #12]
 8004994:	440a      	add	r2, r1
 8004996:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800499a:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800499e:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 80049a0:	68bb      	ldr	r3, [r7, #8]
 80049a2:	015a      	lsls	r2, r3, #5
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	4413      	add	r3, r2
 80049a8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	68ba      	ldr	r2, [r7, #8]
 80049b0:	0151      	lsls	r1, r2, #5
 80049b2:	68fa      	ldr	r2, [r7, #12]
 80049b4:	440a      	add	r2, r1
 80049b6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80049ba:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80049be:	6013      	str	r3, [r2, #0]
 80049c0:	e02b      	b.n	8004a1a <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 80049c2:	68bb      	ldr	r3, [r7, #8]
 80049c4:	015a      	lsls	r2, r3, #5
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	4413      	add	r3, r2
 80049ca:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	2b00      	cmp	r3, #0
 80049d2:	db12      	blt.n	80049fa <USB_EPSetStall+0xae>
 80049d4:	68bb      	ldr	r3, [r7, #8]
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	d00f      	beq.n	80049fa <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 80049da:	68bb      	ldr	r3, [r7, #8]
 80049dc:	015a      	lsls	r2, r3, #5
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	4413      	add	r3, r2
 80049e2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	68ba      	ldr	r2, [r7, #8]
 80049ea:	0151      	lsls	r1, r2, #5
 80049ec:	68fa      	ldr	r2, [r7, #12]
 80049ee:	440a      	add	r2, r1
 80049f0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80049f4:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80049f8:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 80049fa:	68bb      	ldr	r3, [r7, #8]
 80049fc:	015a      	lsls	r2, r3, #5
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	4413      	add	r3, r2
 8004a02:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	68ba      	ldr	r2, [r7, #8]
 8004a0a:	0151      	lsls	r1, r2, #5
 8004a0c:	68fa      	ldr	r2, [r7, #12]
 8004a0e:	440a      	add	r2, r1
 8004a10:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004a14:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8004a18:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8004a1a:	2300      	movs	r3, #0
}
 8004a1c:	4618      	mov	r0, r3
 8004a1e:	3714      	adds	r7, #20
 8004a20:	46bd      	mov	sp, r7
 8004a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a26:	4770      	bx	lr

08004a28 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8004a28:	b480      	push	{r7}
 8004a2a:	b085      	sub	sp, #20
 8004a2c:	af00      	add	r7, sp, #0
 8004a2e:	6078      	str	r0, [r7, #4]
 8004a30:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8004a36:	683b      	ldr	r3, [r7, #0]
 8004a38:	781b      	ldrb	r3, [r3, #0]
 8004a3a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8004a3c:	683b      	ldr	r3, [r7, #0]
 8004a3e:	785b      	ldrb	r3, [r3, #1]
 8004a40:	2b01      	cmp	r3, #1
 8004a42:	d128      	bne.n	8004a96 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8004a44:	68bb      	ldr	r3, [r7, #8]
 8004a46:	015a      	lsls	r2, r3, #5
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	4413      	add	r3, r2
 8004a4c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	68ba      	ldr	r2, [r7, #8]
 8004a54:	0151      	lsls	r1, r2, #5
 8004a56:	68fa      	ldr	r2, [r7, #12]
 8004a58:	440a      	add	r2, r1
 8004a5a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004a5e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8004a62:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8004a64:	683b      	ldr	r3, [r7, #0]
 8004a66:	791b      	ldrb	r3, [r3, #4]
 8004a68:	2b03      	cmp	r3, #3
 8004a6a:	d003      	beq.n	8004a74 <USB_EPClearStall+0x4c>
 8004a6c:	683b      	ldr	r3, [r7, #0]
 8004a6e:	791b      	ldrb	r3, [r3, #4]
 8004a70:	2b02      	cmp	r3, #2
 8004a72:	d138      	bne.n	8004ae6 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8004a74:	68bb      	ldr	r3, [r7, #8]
 8004a76:	015a      	lsls	r2, r3, #5
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	4413      	add	r3, r2
 8004a7c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	68ba      	ldr	r2, [r7, #8]
 8004a84:	0151      	lsls	r1, r2, #5
 8004a86:	68fa      	ldr	r2, [r7, #12]
 8004a88:	440a      	add	r2, r1
 8004a8a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004a8e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004a92:	6013      	str	r3, [r2, #0]
 8004a94:	e027      	b.n	8004ae6 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8004a96:	68bb      	ldr	r3, [r7, #8]
 8004a98:	015a      	lsls	r2, r3, #5
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	4413      	add	r3, r2
 8004a9e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	68ba      	ldr	r2, [r7, #8]
 8004aa6:	0151      	lsls	r1, r2, #5
 8004aa8:	68fa      	ldr	r2, [r7, #12]
 8004aaa:	440a      	add	r2, r1
 8004aac:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004ab0:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8004ab4:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8004ab6:	683b      	ldr	r3, [r7, #0]
 8004ab8:	791b      	ldrb	r3, [r3, #4]
 8004aba:	2b03      	cmp	r3, #3
 8004abc:	d003      	beq.n	8004ac6 <USB_EPClearStall+0x9e>
 8004abe:	683b      	ldr	r3, [r7, #0]
 8004ac0:	791b      	ldrb	r3, [r3, #4]
 8004ac2:	2b02      	cmp	r3, #2
 8004ac4:	d10f      	bne.n	8004ae6 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8004ac6:	68bb      	ldr	r3, [r7, #8]
 8004ac8:	015a      	lsls	r2, r3, #5
 8004aca:	68fb      	ldr	r3, [r7, #12]
 8004acc:	4413      	add	r3, r2
 8004ace:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	68ba      	ldr	r2, [r7, #8]
 8004ad6:	0151      	lsls	r1, r2, #5
 8004ad8:	68fa      	ldr	r2, [r7, #12]
 8004ada:	440a      	add	r2, r1
 8004adc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004ae0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004ae4:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8004ae6:	2300      	movs	r3, #0
}
 8004ae8:	4618      	mov	r0, r3
 8004aea:	3714      	adds	r7, #20
 8004aec:	46bd      	mov	sp, r7
 8004aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004af2:	4770      	bx	lr

08004af4 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8004af4:	b480      	push	{r7}
 8004af6:	b085      	sub	sp, #20
 8004af8:	af00      	add	r7, sp, #0
 8004afa:	6078      	str	r0, [r7, #4]
 8004afc:	460b      	mov	r3, r1
 8004afe:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	68fa      	ldr	r2, [r7, #12]
 8004b0e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004b12:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8004b16:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004b1e:	681a      	ldr	r2, [r3, #0]
 8004b20:	78fb      	ldrb	r3, [r7, #3]
 8004b22:	011b      	lsls	r3, r3, #4
 8004b24:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 8004b28:	68f9      	ldr	r1, [r7, #12]
 8004b2a:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004b2e:	4313      	orrs	r3, r2
 8004b30:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8004b32:	2300      	movs	r3, #0
}
 8004b34:	4618      	mov	r0, r3
 8004b36:	3714      	adds	r7, #20
 8004b38:	46bd      	mov	sp, r7
 8004b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b3e:	4770      	bx	lr

08004b40 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8004b40:	b480      	push	{r7}
 8004b42:	b085      	sub	sp, #20
 8004b44:	af00      	add	r7, sp, #0
 8004b46:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	68fa      	ldr	r2, [r7, #12]
 8004b56:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8004b5a:	f023 0303 	bic.w	r3, r3, #3
 8004b5e:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004b66:	685b      	ldr	r3, [r3, #4]
 8004b68:	68fa      	ldr	r2, [r7, #12]
 8004b6a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004b6e:	f023 0302 	bic.w	r3, r3, #2
 8004b72:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8004b74:	2300      	movs	r3, #0
}
 8004b76:	4618      	mov	r0, r3
 8004b78:	3714      	adds	r7, #20
 8004b7a:	46bd      	mov	sp, r7
 8004b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b80:	4770      	bx	lr

08004b82 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8004b82:	b480      	push	{r7}
 8004b84:	b085      	sub	sp, #20
 8004b86:	af00      	add	r7, sp, #0
 8004b88:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	68fa      	ldr	r2, [r7, #12]
 8004b98:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8004b9c:	f023 0303 	bic.w	r3, r3, #3
 8004ba0:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8004ba2:	68fb      	ldr	r3, [r7, #12]
 8004ba4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004ba8:	685b      	ldr	r3, [r3, #4]
 8004baa:	68fa      	ldr	r2, [r7, #12]
 8004bac:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004bb0:	f043 0302 	orr.w	r3, r3, #2
 8004bb4:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8004bb6:	2300      	movs	r3, #0
}
 8004bb8:	4618      	mov	r0, r3
 8004bba:	3714      	adds	r7, #20
 8004bbc:	46bd      	mov	sp, r7
 8004bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bc2:	4770      	bx	lr

08004bc4 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8004bc4:	b480      	push	{r7}
 8004bc6:	b085      	sub	sp, #20
 8004bc8:	af00      	add	r7, sp, #0
 8004bca:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	695b      	ldr	r3, [r3, #20]
 8004bd0:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	699b      	ldr	r3, [r3, #24]
 8004bd6:	68fa      	ldr	r2, [r7, #12]
 8004bd8:	4013      	ands	r3, r2
 8004bda:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8004bdc:	68fb      	ldr	r3, [r7, #12]
}
 8004bde:	4618      	mov	r0, r3
 8004be0:	3714      	adds	r7, #20
 8004be2:	46bd      	mov	sp, r7
 8004be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004be8:	4770      	bx	lr

08004bea <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8004bea:	b480      	push	{r7}
 8004bec:	b085      	sub	sp, #20
 8004bee:	af00      	add	r7, sp, #0
 8004bf0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004bfc:	699b      	ldr	r3, [r3, #24]
 8004bfe:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004c06:	69db      	ldr	r3, [r3, #28]
 8004c08:	68ba      	ldr	r2, [r7, #8]
 8004c0a:	4013      	ands	r3, r2
 8004c0c:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8004c0e:	68bb      	ldr	r3, [r7, #8]
 8004c10:	0c1b      	lsrs	r3, r3, #16
}
 8004c12:	4618      	mov	r0, r3
 8004c14:	3714      	adds	r7, #20
 8004c16:	46bd      	mov	sp, r7
 8004c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c1c:	4770      	bx	lr

08004c1e <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8004c1e:	b480      	push	{r7}
 8004c20:	b085      	sub	sp, #20
 8004c22:	af00      	add	r7, sp, #0
 8004c24:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004c30:	699b      	ldr	r3, [r3, #24]
 8004c32:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8004c34:	68fb      	ldr	r3, [r7, #12]
 8004c36:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004c3a:	69db      	ldr	r3, [r3, #28]
 8004c3c:	68ba      	ldr	r2, [r7, #8]
 8004c3e:	4013      	ands	r3, r2
 8004c40:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8004c42:	68bb      	ldr	r3, [r7, #8]
 8004c44:	b29b      	uxth	r3, r3
}
 8004c46:	4618      	mov	r0, r3
 8004c48:	3714      	adds	r7, #20
 8004c4a:	46bd      	mov	sp, r7
 8004c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c50:	4770      	bx	lr

08004c52 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8004c52:	b480      	push	{r7}
 8004c54:	b085      	sub	sp, #20
 8004c56:	af00      	add	r7, sp, #0
 8004c58:	6078      	str	r0, [r7, #4]
 8004c5a:	460b      	mov	r3, r1
 8004c5c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8004c62:	78fb      	ldrb	r3, [r7, #3]
 8004c64:	015a      	lsls	r2, r3, #5
 8004c66:	68fb      	ldr	r3, [r7, #12]
 8004c68:	4413      	add	r3, r2
 8004c6a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004c6e:	689b      	ldr	r3, [r3, #8]
 8004c70:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8004c72:	68fb      	ldr	r3, [r7, #12]
 8004c74:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004c78:	695b      	ldr	r3, [r3, #20]
 8004c7a:	68ba      	ldr	r2, [r7, #8]
 8004c7c:	4013      	ands	r3, r2
 8004c7e:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8004c80:	68bb      	ldr	r3, [r7, #8]
}
 8004c82:	4618      	mov	r0, r3
 8004c84:	3714      	adds	r7, #20
 8004c86:	46bd      	mov	sp, r7
 8004c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c8c:	4770      	bx	lr

08004c8e <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8004c8e:	b480      	push	{r7}
 8004c90:	b087      	sub	sp, #28
 8004c92:	af00      	add	r7, sp, #0
 8004c94:	6078      	str	r0, [r7, #4]
 8004c96:	460b      	mov	r3, r1
 8004c98:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8004c9e:	697b      	ldr	r3, [r7, #20]
 8004ca0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004ca4:	691b      	ldr	r3, [r3, #16]
 8004ca6:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8004ca8:	697b      	ldr	r3, [r7, #20]
 8004caa:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004cae:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004cb0:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8004cb2:	78fb      	ldrb	r3, [r7, #3]
 8004cb4:	f003 030f 	and.w	r3, r3, #15
 8004cb8:	68fa      	ldr	r2, [r7, #12]
 8004cba:	fa22 f303 	lsr.w	r3, r2, r3
 8004cbe:	01db      	lsls	r3, r3, #7
 8004cc0:	b2db      	uxtb	r3, r3
 8004cc2:	693a      	ldr	r2, [r7, #16]
 8004cc4:	4313      	orrs	r3, r2
 8004cc6:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8004cc8:	78fb      	ldrb	r3, [r7, #3]
 8004cca:	015a      	lsls	r2, r3, #5
 8004ccc:	697b      	ldr	r3, [r7, #20]
 8004cce:	4413      	add	r3, r2
 8004cd0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004cd4:	689b      	ldr	r3, [r3, #8]
 8004cd6:	693a      	ldr	r2, [r7, #16]
 8004cd8:	4013      	ands	r3, r2
 8004cda:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8004cdc:	68bb      	ldr	r3, [r7, #8]
}
 8004cde:	4618      	mov	r0, r3
 8004ce0:	371c      	adds	r7, #28
 8004ce2:	46bd      	mov	sp, r7
 8004ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ce8:	4770      	bx	lr

08004cea <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8004cea:	b480      	push	{r7}
 8004cec:	b083      	sub	sp, #12
 8004cee:	af00      	add	r7, sp, #0
 8004cf0:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	695b      	ldr	r3, [r3, #20]
 8004cf6:	f003 0301 	and.w	r3, r3, #1
}
 8004cfa:	4618      	mov	r0, r3
 8004cfc:	370c      	adds	r7, #12
 8004cfe:	46bd      	mov	sp, r7
 8004d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d04:	4770      	bx	lr

08004d06 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 8004d06:	b480      	push	{r7}
 8004d08:	b085      	sub	sp, #20
 8004d0a:	af00      	add	r7, sp, #0
 8004d0c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	68fa      	ldr	r2, [r7, #12]
 8004d1c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004d20:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8004d24:	f023 0307 	bic.w	r3, r3, #7
 8004d28:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8004d2a:	68fb      	ldr	r3, [r7, #12]
 8004d2c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004d30:	685b      	ldr	r3, [r3, #4]
 8004d32:	68fa      	ldr	r2, [r7, #12]
 8004d34:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004d38:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004d3c:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8004d3e:	2300      	movs	r3, #0
}
 8004d40:	4618      	mov	r0, r3
 8004d42:	3714      	adds	r7, #20
 8004d44:	46bd      	mov	sp, r7
 8004d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d4a:	4770      	bx	lr

08004d4c <USB_EP0_OutStart>:
  * @param  USBx  Selected device
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, const uint8_t *psetup)
{
 8004d4c:	b480      	push	{r7}
 8004d4e:	b085      	sub	sp, #20
 8004d50:	af00      	add	r7, sp, #0
 8004d52:	6078      	str	r0, [r7, #4]
 8004d54:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	60fb      	str	r3, [r7, #12]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	333c      	adds	r3, #60	@ 0x3c
 8004d5e:	3304      	adds	r3, #4
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	60bb      	str	r3, [r7, #8]
  UNUSED(psetup);

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8004d64:	68bb      	ldr	r3, [r7, #8]
 8004d66:	4a1c      	ldr	r2, [pc, #112]	@ (8004dd8 <USB_EP0_OutStart+0x8c>)
 8004d68:	4293      	cmp	r3, r2
 8004d6a:	d90a      	bls.n	8004d82 <USB_EP0_OutStart+0x36>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004d78:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004d7c:	d101      	bne.n	8004d82 <USB_EP0_OutStart+0x36>
    {
      return HAL_OK;
 8004d7e:	2300      	movs	r3, #0
 8004d80:	e024      	b.n	8004dcc <USB_EP0_OutStart+0x80>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004d88:	461a      	mov	r2, r3
 8004d8a:	2300      	movs	r3, #0
 8004d8c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004d94:	691b      	ldr	r3, [r3, #16]
 8004d96:	68fa      	ldr	r2, [r7, #12]
 8004d98:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004d9c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8004da0:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8004da2:	68fb      	ldr	r3, [r7, #12]
 8004da4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004da8:	691b      	ldr	r3, [r3, #16]
 8004daa:	68fa      	ldr	r2, [r7, #12]
 8004dac:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004db0:	f043 0318 	orr.w	r3, r3, #24
 8004db4:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004dbc:	691b      	ldr	r3, [r3, #16]
 8004dbe:	68fa      	ldr	r2, [r7, #12]
 8004dc0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004dc4:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 8004dc8:	6113      	str	r3, [r2, #16]

  return HAL_OK;
 8004dca:	2300      	movs	r3, #0
}
 8004dcc:	4618      	mov	r0, r3
 8004dce:	3714      	adds	r7, #20
 8004dd0:	46bd      	mov	sp, r7
 8004dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dd6:	4770      	bx	lr
 8004dd8:	4f54300a 	.word	0x4f54300a

08004ddc <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8004ddc:	b480      	push	{r7}
 8004dde:	b085      	sub	sp, #20
 8004de0:	af00      	add	r7, sp, #0
 8004de2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004de4:	2300      	movs	r3, #0
 8004de6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8004de8:	68fb      	ldr	r3, [r7, #12]
 8004dea:	3301      	adds	r3, #1
 8004dec:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8004df4:	d901      	bls.n	8004dfa <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8004df6:	2303      	movs	r3, #3
 8004df8:	e01b      	b.n	8004e32 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	691b      	ldr	r3, [r3, #16]
 8004dfe:	2b00      	cmp	r3, #0
 8004e00:	daf2      	bge.n	8004de8 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8004e02:	2300      	movs	r3, #0
 8004e04:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	691b      	ldr	r3, [r3, #16]
 8004e0a:	f043 0201 	orr.w	r2, r3, #1
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	3301      	adds	r3, #1
 8004e16:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8004e1e:	d901      	bls.n	8004e24 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8004e20:	2303      	movs	r3, #3
 8004e22:	e006      	b.n	8004e32 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	691b      	ldr	r3, [r3, #16]
 8004e28:	f003 0301 	and.w	r3, r3, #1
 8004e2c:	2b01      	cmp	r3, #1
 8004e2e:	d0f0      	beq.n	8004e12 <USB_CoreReset+0x36>

  return HAL_OK;
 8004e30:	2300      	movs	r3, #0
}
 8004e32:	4618      	mov	r0, r3
 8004e34:	3714      	adds	r7, #20
 8004e36:	46bd      	mov	sp, r7
 8004e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e3c:	4770      	bx	lr
	...

08004e40 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8004e40:	b580      	push	{r7, lr}
 8004e42:	b084      	sub	sp, #16
 8004e44:	af00      	add	r7, sp, #0
 8004e46:	6078      	str	r0, [r7, #4]
 8004e48:	460b      	mov	r3, r1
 8004e4a:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8004e4c:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 8004e50:	f002 fe60 	bl	8007b14 <USBD_static_malloc>
 8004e54:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	2b00      	cmp	r3, #0
 8004e5a:	d109      	bne.n	8004e70 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	32b0      	adds	r2, #176	@ 0xb0
 8004e66:	2100      	movs	r1, #0
 8004e68:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 8004e6c:	2302      	movs	r3, #2
 8004e6e:	e0d4      	b.n	800501a <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 8004e70:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 8004e74:	2100      	movs	r1, #0
 8004e76:	68f8      	ldr	r0, [r7, #12]
 8004e78:	f002 ff4a 	bl	8007d10 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	32b0      	adds	r2, #176	@ 0xb0
 8004e86:	68f9      	ldr	r1, [r7, #12]
 8004e88:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	32b0      	adds	r2, #176	@ 0xb0
 8004e96:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	7c1b      	ldrb	r3, [r3, #16]
 8004ea4:	2b00      	cmp	r3, #0
 8004ea6:	d138      	bne.n	8004f1a <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8004ea8:	4b5e      	ldr	r3, [pc, #376]	@ (8005024 <USBD_CDC_Init+0x1e4>)
 8004eaa:	7819      	ldrb	r1, [r3, #0]
 8004eac:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004eb0:	2202      	movs	r2, #2
 8004eb2:	6878      	ldr	r0, [r7, #4]
 8004eb4:	f002 fc1a 	bl	80076ec <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8004eb8:	4b5a      	ldr	r3, [pc, #360]	@ (8005024 <USBD_CDC_Init+0x1e4>)
 8004eba:	781b      	ldrb	r3, [r3, #0]
 8004ebc:	f003 020f 	and.w	r2, r3, #15
 8004ec0:	6879      	ldr	r1, [r7, #4]
 8004ec2:	4613      	mov	r3, r2
 8004ec4:	009b      	lsls	r3, r3, #2
 8004ec6:	4413      	add	r3, r2
 8004ec8:	009b      	lsls	r3, r3, #2
 8004eca:	440b      	add	r3, r1
 8004ecc:	3324      	adds	r3, #36	@ 0x24
 8004ece:	2201      	movs	r2, #1
 8004ed0:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8004ed2:	4b55      	ldr	r3, [pc, #340]	@ (8005028 <USBD_CDC_Init+0x1e8>)
 8004ed4:	7819      	ldrb	r1, [r3, #0]
 8004ed6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004eda:	2202      	movs	r2, #2
 8004edc:	6878      	ldr	r0, [r7, #4]
 8004ede:	f002 fc05 	bl	80076ec <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8004ee2:	4b51      	ldr	r3, [pc, #324]	@ (8005028 <USBD_CDC_Init+0x1e8>)
 8004ee4:	781b      	ldrb	r3, [r3, #0]
 8004ee6:	f003 020f 	and.w	r2, r3, #15
 8004eea:	6879      	ldr	r1, [r7, #4]
 8004eec:	4613      	mov	r3, r2
 8004eee:	009b      	lsls	r3, r3, #2
 8004ef0:	4413      	add	r3, r2
 8004ef2:	009b      	lsls	r3, r3, #2
 8004ef4:	440b      	add	r3, r1
 8004ef6:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8004efa:	2201      	movs	r2, #1
 8004efc:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8004efe:	4b4b      	ldr	r3, [pc, #300]	@ (800502c <USBD_CDC_Init+0x1ec>)
 8004f00:	781b      	ldrb	r3, [r3, #0]
 8004f02:	f003 020f 	and.w	r2, r3, #15
 8004f06:	6879      	ldr	r1, [r7, #4]
 8004f08:	4613      	mov	r3, r2
 8004f0a:	009b      	lsls	r3, r3, #2
 8004f0c:	4413      	add	r3, r2
 8004f0e:	009b      	lsls	r3, r3, #2
 8004f10:	440b      	add	r3, r1
 8004f12:	3326      	adds	r3, #38	@ 0x26
 8004f14:	2210      	movs	r2, #16
 8004f16:	801a      	strh	r2, [r3, #0]
 8004f18:	e035      	b.n	8004f86 <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8004f1a:	4b42      	ldr	r3, [pc, #264]	@ (8005024 <USBD_CDC_Init+0x1e4>)
 8004f1c:	7819      	ldrb	r1, [r3, #0]
 8004f1e:	2340      	movs	r3, #64	@ 0x40
 8004f20:	2202      	movs	r2, #2
 8004f22:	6878      	ldr	r0, [r7, #4]
 8004f24:	f002 fbe2 	bl	80076ec <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8004f28:	4b3e      	ldr	r3, [pc, #248]	@ (8005024 <USBD_CDC_Init+0x1e4>)
 8004f2a:	781b      	ldrb	r3, [r3, #0]
 8004f2c:	f003 020f 	and.w	r2, r3, #15
 8004f30:	6879      	ldr	r1, [r7, #4]
 8004f32:	4613      	mov	r3, r2
 8004f34:	009b      	lsls	r3, r3, #2
 8004f36:	4413      	add	r3, r2
 8004f38:	009b      	lsls	r3, r3, #2
 8004f3a:	440b      	add	r3, r1
 8004f3c:	3324      	adds	r3, #36	@ 0x24
 8004f3e:	2201      	movs	r2, #1
 8004f40:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8004f42:	4b39      	ldr	r3, [pc, #228]	@ (8005028 <USBD_CDC_Init+0x1e8>)
 8004f44:	7819      	ldrb	r1, [r3, #0]
 8004f46:	2340      	movs	r3, #64	@ 0x40
 8004f48:	2202      	movs	r2, #2
 8004f4a:	6878      	ldr	r0, [r7, #4]
 8004f4c:	f002 fbce 	bl	80076ec <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8004f50:	4b35      	ldr	r3, [pc, #212]	@ (8005028 <USBD_CDC_Init+0x1e8>)
 8004f52:	781b      	ldrb	r3, [r3, #0]
 8004f54:	f003 020f 	and.w	r2, r3, #15
 8004f58:	6879      	ldr	r1, [r7, #4]
 8004f5a:	4613      	mov	r3, r2
 8004f5c:	009b      	lsls	r3, r3, #2
 8004f5e:	4413      	add	r3, r2
 8004f60:	009b      	lsls	r3, r3, #2
 8004f62:	440b      	add	r3, r1
 8004f64:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8004f68:	2201      	movs	r2, #1
 8004f6a:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8004f6c:	4b2f      	ldr	r3, [pc, #188]	@ (800502c <USBD_CDC_Init+0x1ec>)
 8004f6e:	781b      	ldrb	r3, [r3, #0]
 8004f70:	f003 020f 	and.w	r2, r3, #15
 8004f74:	6879      	ldr	r1, [r7, #4]
 8004f76:	4613      	mov	r3, r2
 8004f78:	009b      	lsls	r3, r3, #2
 8004f7a:	4413      	add	r3, r2
 8004f7c:	009b      	lsls	r3, r3, #2
 8004f7e:	440b      	add	r3, r1
 8004f80:	3326      	adds	r3, #38	@ 0x26
 8004f82:	2210      	movs	r2, #16
 8004f84:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8004f86:	4b29      	ldr	r3, [pc, #164]	@ (800502c <USBD_CDC_Init+0x1ec>)
 8004f88:	7819      	ldrb	r1, [r3, #0]
 8004f8a:	2308      	movs	r3, #8
 8004f8c:	2203      	movs	r2, #3
 8004f8e:	6878      	ldr	r0, [r7, #4]
 8004f90:	f002 fbac 	bl	80076ec <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 8004f94:	4b25      	ldr	r3, [pc, #148]	@ (800502c <USBD_CDC_Init+0x1ec>)
 8004f96:	781b      	ldrb	r3, [r3, #0]
 8004f98:	f003 020f 	and.w	r2, r3, #15
 8004f9c:	6879      	ldr	r1, [r7, #4]
 8004f9e:	4613      	mov	r3, r2
 8004fa0:	009b      	lsls	r3, r3, #2
 8004fa2:	4413      	add	r3, r2
 8004fa4:	009b      	lsls	r3, r3, #2
 8004fa6:	440b      	add	r3, r1
 8004fa8:	3324      	adds	r3, #36	@ 0x24
 8004faa:	2201      	movs	r2, #1
 8004fac:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	2200      	movs	r2, #0
 8004fb2:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8004fbc:	687a      	ldr	r2, [r7, #4]
 8004fbe:	33b0      	adds	r3, #176	@ 0xb0
 8004fc0:	009b      	lsls	r3, r3, #2
 8004fc2:	4413      	add	r3, r2
 8004fc4:	685b      	ldr	r3, [r3, #4]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8004fca:	68fb      	ldr	r3, [r7, #12]
 8004fcc:	2200      	movs	r2, #0
 8004fce:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 8004fd2:	68fb      	ldr	r3, [r7, #12]
 8004fd4:	2200      	movs	r2, #0
 8004fd6:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 8004fda:	68fb      	ldr	r3, [r7, #12]
 8004fdc:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 8004fe0:	2b00      	cmp	r3, #0
 8004fe2:	d101      	bne.n	8004fe8 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 8004fe4:	2302      	movs	r3, #2
 8004fe6:	e018      	b.n	800501a <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	7c1b      	ldrb	r3, [r3, #16]
 8004fec:	2b00      	cmp	r3, #0
 8004fee:	d10a      	bne.n	8005006 <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8004ff0:	4b0d      	ldr	r3, [pc, #52]	@ (8005028 <USBD_CDC_Init+0x1e8>)
 8004ff2:	7819      	ldrb	r1, [r3, #0]
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8004ffa:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004ffe:	6878      	ldr	r0, [r7, #4]
 8005000:	f002 fcee 	bl	80079e0 <USBD_LL_PrepareReceive>
 8005004:	e008      	b.n	8005018 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8005006:	4b08      	ldr	r3, [pc, #32]	@ (8005028 <USBD_CDC_Init+0x1e8>)
 8005008:	7819      	ldrb	r1, [r3, #0]
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8005010:	2340      	movs	r3, #64	@ 0x40
 8005012:	6878      	ldr	r0, [r7, #4]
 8005014:	f002 fce4 	bl	80079e0 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8005018:	2300      	movs	r3, #0
}
 800501a:	4618      	mov	r0, r3
 800501c:	3710      	adds	r7, #16
 800501e:	46bd      	mov	sp, r7
 8005020:	bd80      	pop	{r7, pc}
 8005022:	bf00      	nop
 8005024:	20000283 	.word	0x20000283
 8005028:	20000284 	.word	0x20000284
 800502c:	20000285 	.word	0x20000285

08005030 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8005030:	b580      	push	{r7, lr}
 8005032:	b082      	sub	sp, #8
 8005034:	af00      	add	r7, sp, #0
 8005036:	6078      	str	r0, [r7, #4]
 8005038:	460b      	mov	r3, r1
 800503a:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 800503c:	4b3a      	ldr	r3, [pc, #232]	@ (8005128 <USBD_CDC_DeInit+0xf8>)
 800503e:	781b      	ldrb	r3, [r3, #0]
 8005040:	4619      	mov	r1, r3
 8005042:	6878      	ldr	r0, [r7, #4]
 8005044:	f002 fb90 	bl	8007768 <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 8005048:	4b37      	ldr	r3, [pc, #220]	@ (8005128 <USBD_CDC_DeInit+0xf8>)
 800504a:	781b      	ldrb	r3, [r3, #0]
 800504c:	f003 020f 	and.w	r2, r3, #15
 8005050:	6879      	ldr	r1, [r7, #4]
 8005052:	4613      	mov	r3, r2
 8005054:	009b      	lsls	r3, r3, #2
 8005056:	4413      	add	r3, r2
 8005058:	009b      	lsls	r3, r3, #2
 800505a:	440b      	add	r3, r1
 800505c:	3324      	adds	r3, #36	@ 0x24
 800505e:	2200      	movs	r2, #0
 8005060:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 8005062:	4b32      	ldr	r3, [pc, #200]	@ (800512c <USBD_CDC_DeInit+0xfc>)
 8005064:	781b      	ldrb	r3, [r3, #0]
 8005066:	4619      	mov	r1, r3
 8005068:	6878      	ldr	r0, [r7, #4]
 800506a:	f002 fb7d 	bl	8007768 <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 800506e:	4b2f      	ldr	r3, [pc, #188]	@ (800512c <USBD_CDC_DeInit+0xfc>)
 8005070:	781b      	ldrb	r3, [r3, #0]
 8005072:	f003 020f 	and.w	r2, r3, #15
 8005076:	6879      	ldr	r1, [r7, #4]
 8005078:	4613      	mov	r3, r2
 800507a:	009b      	lsls	r3, r3, #2
 800507c:	4413      	add	r3, r2
 800507e:	009b      	lsls	r3, r3, #2
 8005080:	440b      	add	r3, r1
 8005082:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8005086:	2200      	movs	r2, #0
 8005088:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 800508a:	4b29      	ldr	r3, [pc, #164]	@ (8005130 <USBD_CDC_DeInit+0x100>)
 800508c:	781b      	ldrb	r3, [r3, #0]
 800508e:	4619      	mov	r1, r3
 8005090:	6878      	ldr	r0, [r7, #4]
 8005092:	f002 fb69 	bl	8007768 <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 8005096:	4b26      	ldr	r3, [pc, #152]	@ (8005130 <USBD_CDC_DeInit+0x100>)
 8005098:	781b      	ldrb	r3, [r3, #0]
 800509a:	f003 020f 	and.w	r2, r3, #15
 800509e:	6879      	ldr	r1, [r7, #4]
 80050a0:	4613      	mov	r3, r2
 80050a2:	009b      	lsls	r3, r3, #2
 80050a4:	4413      	add	r3, r2
 80050a6:	009b      	lsls	r3, r3, #2
 80050a8:	440b      	add	r3, r1
 80050aa:	3324      	adds	r3, #36	@ 0x24
 80050ac:	2200      	movs	r2, #0
 80050ae:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 80050b0:	4b1f      	ldr	r3, [pc, #124]	@ (8005130 <USBD_CDC_DeInit+0x100>)
 80050b2:	781b      	ldrb	r3, [r3, #0]
 80050b4:	f003 020f 	and.w	r2, r3, #15
 80050b8:	6879      	ldr	r1, [r7, #4]
 80050ba:	4613      	mov	r3, r2
 80050bc:	009b      	lsls	r3, r3, #2
 80050be:	4413      	add	r3, r2
 80050c0:	009b      	lsls	r3, r3, #2
 80050c2:	440b      	add	r3, r1
 80050c4:	3326      	adds	r3, #38	@ 0x26
 80050c6:	2200      	movs	r2, #0
 80050c8:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	32b0      	adds	r2, #176	@ 0xb0
 80050d4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80050d8:	2b00      	cmp	r3, #0
 80050da:	d01f      	beq.n	800511c <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80050e2:	687a      	ldr	r2, [r7, #4]
 80050e4:	33b0      	adds	r3, #176	@ 0xb0
 80050e6:	009b      	lsls	r3, r3, #2
 80050e8:	4413      	add	r3, r2
 80050ea:	685b      	ldr	r3, [r3, #4]
 80050ec:	685b      	ldr	r3, [r3, #4]
 80050ee:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	32b0      	adds	r2, #176	@ 0xb0
 80050fa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80050fe:	4618      	mov	r0, r3
 8005100:	f002 fd16 	bl	8007b30 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	32b0      	adds	r2, #176	@ 0xb0
 800510e:	2100      	movs	r1, #0
 8005110:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	2200      	movs	r2, #0
 8005118:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 800511c:	2300      	movs	r3, #0
}
 800511e:	4618      	mov	r0, r3
 8005120:	3708      	adds	r7, #8
 8005122:	46bd      	mov	sp, r7
 8005124:	bd80      	pop	{r7, pc}
 8005126:	bf00      	nop
 8005128:	20000283 	.word	0x20000283
 800512c:	20000284 	.word	0x20000284
 8005130:	20000285 	.word	0x20000285

08005134 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8005134:	b580      	push	{r7, lr}
 8005136:	b086      	sub	sp, #24
 8005138:	af00      	add	r7, sp, #0
 800513a:	6078      	str	r0, [r7, #4]
 800513c:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	32b0      	adds	r2, #176	@ 0xb0
 8005148:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800514c:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800514e:	2300      	movs	r3, #0
 8005150:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 8005152:	2300      	movs	r3, #0
 8005154:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 8005156:	2300      	movs	r3, #0
 8005158:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 800515a:	693b      	ldr	r3, [r7, #16]
 800515c:	2b00      	cmp	r3, #0
 800515e:	d101      	bne.n	8005164 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 8005160:	2303      	movs	r3, #3
 8005162:	e0bf      	b.n	80052e4 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8005164:	683b      	ldr	r3, [r7, #0]
 8005166:	781b      	ldrb	r3, [r3, #0]
 8005168:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800516c:	2b00      	cmp	r3, #0
 800516e:	d050      	beq.n	8005212 <USBD_CDC_Setup+0xde>
 8005170:	2b20      	cmp	r3, #32
 8005172:	f040 80af 	bne.w	80052d4 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 8005176:	683b      	ldr	r3, [r7, #0]
 8005178:	88db      	ldrh	r3, [r3, #6]
 800517a:	2b00      	cmp	r3, #0
 800517c:	d03a      	beq.n	80051f4 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800517e:	683b      	ldr	r3, [r7, #0]
 8005180:	781b      	ldrb	r3, [r3, #0]
 8005182:	b25b      	sxtb	r3, r3
 8005184:	2b00      	cmp	r3, #0
 8005186:	da1b      	bge.n	80051c0 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800518e:	687a      	ldr	r2, [r7, #4]
 8005190:	33b0      	adds	r3, #176	@ 0xb0
 8005192:	009b      	lsls	r3, r3, #2
 8005194:	4413      	add	r3, r2
 8005196:	685b      	ldr	r3, [r3, #4]
 8005198:	689b      	ldr	r3, [r3, #8]
 800519a:	683a      	ldr	r2, [r7, #0]
 800519c:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 800519e:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 80051a0:	683a      	ldr	r2, [r7, #0]
 80051a2:	88d2      	ldrh	r2, [r2, #6]
 80051a4:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 80051a6:	683b      	ldr	r3, [r7, #0]
 80051a8:	88db      	ldrh	r3, [r3, #6]
 80051aa:	2b07      	cmp	r3, #7
 80051ac:	bf28      	it	cs
 80051ae:	2307      	movcs	r3, #7
 80051b0:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 80051b2:	693b      	ldr	r3, [r7, #16]
 80051b4:	89fa      	ldrh	r2, [r7, #14]
 80051b6:	4619      	mov	r1, r3
 80051b8:	6878      	ldr	r0, [r7, #4]
 80051ba:	f001 fdbd 	bl	8006d38 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 80051be:	e090      	b.n	80052e2 <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 80051c0:	683b      	ldr	r3, [r7, #0]
 80051c2:	785a      	ldrb	r2, [r3, #1]
 80051c4:	693b      	ldr	r3, [r7, #16]
 80051c6:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 80051ca:	683b      	ldr	r3, [r7, #0]
 80051cc:	88db      	ldrh	r3, [r3, #6]
 80051ce:	2b3f      	cmp	r3, #63	@ 0x3f
 80051d0:	d803      	bhi.n	80051da <USBD_CDC_Setup+0xa6>
 80051d2:	683b      	ldr	r3, [r7, #0]
 80051d4:	88db      	ldrh	r3, [r3, #6]
 80051d6:	b2da      	uxtb	r2, r3
 80051d8:	e000      	b.n	80051dc <USBD_CDC_Setup+0xa8>
 80051da:	2240      	movs	r2, #64	@ 0x40
 80051dc:	693b      	ldr	r3, [r7, #16]
 80051de:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 80051e2:	6939      	ldr	r1, [r7, #16]
 80051e4:	693b      	ldr	r3, [r7, #16]
 80051e6:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 80051ea:	461a      	mov	r2, r3
 80051ec:	6878      	ldr	r0, [r7, #4]
 80051ee:	f001 fdcf 	bl	8006d90 <USBD_CtlPrepareRx>
      break;
 80051f2:	e076      	b.n	80052e2 <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80051fa:	687a      	ldr	r2, [r7, #4]
 80051fc:	33b0      	adds	r3, #176	@ 0xb0
 80051fe:	009b      	lsls	r3, r3, #2
 8005200:	4413      	add	r3, r2
 8005202:	685b      	ldr	r3, [r3, #4]
 8005204:	689b      	ldr	r3, [r3, #8]
 8005206:	683a      	ldr	r2, [r7, #0]
 8005208:	7850      	ldrb	r0, [r2, #1]
 800520a:	2200      	movs	r2, #0
 800520c:	6839      	ldr	r1, [r7, #0]
 800520e:	4798      	blx	r3
      break;
 8005210:	e067      	b.n	80052e2 <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8005212:	683b      	ldr	r3, [r7, #0]
 8005214:	785b      	ldrb	r3, [r3, #1]
 8005216:	2b0b      	cmp	r3, #11
 8005218:	d851      	bhi.n	80052be <USBD_CDC_Setup+0x18a>
 800521a:	a201      	add	r2, pc, #4	@ (adr r2, 8005220 <USBD_CDC_Setup+0xec>)
 800521c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005220:	08005251 	.word	0x08005251
 8005224:	080052cd 	.word	0x080052cd
 8005228:	080052bf 	.word	0x080052bf
 800522c:	080052bf 	.word	0x080052bf
 8005230:	080052bf 	.word	0x080052bf
 8005234:	080052bf 	.word	0x080052bf
 8005238:	080052bf 	.word	0x080052bf
 800523c:	080052bf 	.word	0x080052bf
 8005240:	080052bf 	.word	0x080052bf
 8005244:	080052bf 	.word	0x080052bf
 8005248:	0800527b 	.word	0x0800527b
 800524c:	080052a5 	.word	0x080052a5
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8005256:	b2db      	uxtb	r3, r3
 8005258:	2b03      	cmp	r3, #3
 800525a:	d107      	bne.n	800526c <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800525c:	f107 030a 	add.w	r3, r7, #10
 8005260:	2202      	movs	r2, #2
 8005262:	4619      	mov	r1, r3
 8005264:	6878      	ldr	r0, [r7, #4]
 8005266:	f001 fd67 	bl	8006d38 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800526a:	e032      	b.n	80052d2 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800526c:	6839      	ldr	r1, [r7, #0]
 800526e:	6878      	ldr	r0, [r7, #4]
 8005270:	f001 fce5 	bl	8006c3e <USBD_CtlError>
            ret = USBD_FAIL;
 8005274:	2303      	movs	r3, #3
 8005276:	75fb      	strb	r3, [r7, #23]
          break;
 8005278:	e02b      	b.n	80052d2 <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8005280:	b2db      	uxtb	r3, r3
 8005282:	2b03      	cmp	r3, #3
 8005284:	d107      	bne.n	8005296 <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8005286:	f107 030d 	add.w	r3, r7, #13
 800528a:	2201      	movs	r2, #1
 800528c:	4619      	mov	r1, r3
 800528e:	6878      	ldr	r0, [r7, #4]
 8005290:	f001 fd52 	bl	8006d38 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8005294:	e01d      	b.n	80052d2 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8005296:	6839      	ldr	r1, [r7, #0]
 8005298:	6878      	ldr	r0, [r7, #4]
 800529a:	f001 fcd0 	bl	8006c3e <USBD_CtlError>
            ret = USBD_FAIL;
 800529e:	2303      	movs	r3, #3
 80052a0:	75fb      	strb	r3, [r7, #23]
          break;
 80052a2:	e016      	b.n	80052d2 <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80052aa:	b2db      	uxtb	r3, r3
 80052ac:	2b03      	cmp	r3, #3
 80052ae:	d00f      	beq.n	80052d0 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 80052b0:	6839      	ldr	r1, [r7, #0]
 80052b2:	6878      	ldr	r0, [r7, #4]
 80052b4:	f001 fcc3 	bl	8006c3e <USBD_CtlError>
            ret = USBD_FAIL;
 80052b8:	2303      	movs	r3, #3
 80052ba:	75fb      	strb	r3, [r7, #23]
          }
          break;
 80052bc:	e008      	b.n	80052d0 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 80052be:	6839      	ldr	r1, [r7, #0]
 80052c0:	6878      	ldr	r0, [r7, #4]
 80052c2:	f001 fcbc 	bl	8006c3e <USBD_CtlError>
          ret = USBD_FAIL;
 80052c6:	2303      	movs	r3, #3
 80052c8:	75fb      	strb	r3, [r7, #23]
          break;
 80052ca:	e002      	b.n	80052d2 <USBD_CDC_Setup+0x19e>
          break;
 80052cc:	bf00      	nop
 80052ce:	e008      	b.n	80052e2 <USBD_CDC_Setup+0x1ae>
          break;
 80052d0:	bf00      	nop
      }
      break;
 80052d2:	e006      	b.n	80052e2 <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 80052d4:	6839      	ldr	r1, [r7, #0]
 80052d6:	6878      	ldr	r0, [r7, #4]
 80052d8:	f001 fcb1 	bl	8006c3e <USBD_CtlError>
      ret = USBD_FAIL;
 80052dc:	2303      	movs	r3, #3
 80052de:	75fb      	strb	r3, [r7, #23]
      break;
 80052e0:	bf00      	nop
  }

  return (uint8_t)ret;
 80052e2:	7dfb      	ldrb	r3, [r7, #23]
}
 80052e4:	4618      	mov	r0, r3
 80052e6:	3718      	adds	r7, #24
 80052e8:	46bd      	mov	sp, r7
 80052ea:	bd80      	pop	{r7, pc}

080052ec <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80052ec:	b580      	push	{r7, lr}
 80052ee:	b084      	sub	sp, #16
 80052f0:	af00      	add	r7, sp, #0
 80052f2:	6078      	str	r0, [r7, #4]
 80052f4:	460b      	mov	r3, r1
 80052f6:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80052fe:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	32b0      	adds	r2, #176	@ 0xb0
 800530a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800530e:	2b00      	cmp	r3, #0
 8005310:	d101      	bne.n	8005316 <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 8005312:	2303      	movs	r3, #3
 8005314:	e065      	b.n	80053e2 <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	32b0      	adds	r2, #176	@ 0xb0
 8005320:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005324:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8005326:	78fb      	ldrb	r3, [r7, #3]
 8005328:	f003 020f 	and.w	r2, r3, #15
 800532c:	6879      	ldr	r1, [r7, #4]
 800532e:	4613      	mov	r3, r2
 8005330:	009b      	lsls	r3, r3, #2
 8005332:	4413      	add	r3, r2
 8005334:	009b      	lsls	r3, r3, #2
 8005336:	440b      	add	r3, r1
 8005338:	3318      	adds	r3, #24
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	2b00      	cmp	r3, #0
 800533e:	d02f      	beq.n	80053a0 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 8005340:	78fb      	ldrb	r3, [r7, #3]
 8005342:	f003 020f 	and.w	r2, r3, #15
 8005346:	6879      	ldr	r1, [r7, #4]
 8005348:	4613      	mov	r3, r2
 800534a:	009b      	lsls	r3, r3, #2
 800534c:	4413      	add	r3, r2
 800534e:	009b      	lsls	r3, r3, #2
 8005350:	440b      	add	r3, r1
 8005352:	3318      	adds	r3, #24
 8005354:	681a      	ldr	r2, [r3, #0]
 8005356:	78fb      	ldrb	r3, [r7, #3]
 8005358:	f003 010f 	and.w	r1, r3, #15
 800535c:	68f8      	ldr	r0, [r7, #12]
 800535e:	460b      	mov	r3, r1
 8005360:	00db      	lsls	r3, r3, #3
 8005362:	440b      	add	r3, r1
 8005364:	009b      	lsls	r3, r3, #2
 8005366:	4403      	add	r3, r0
 8005368:	331c      	adds	r3, #28
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	fbb2 f1f3 	udiv	r1, r2, r3
 8005370:	fb01 f303 	mul.w	r3, r1, r3
 8005374:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8005376:	2b00      	cmp	r3, #0
 8005378:	d112      	bne.n	80053a0 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 800537a:	78fb      	ldrb	r3, [r7, #3]
 800537c:	f003 020f 	and.w	r2, r3, #15
 8005380:	6879      	ldr	r1, [r7, #4]
 8005382:	4613      	mov	r3, r2
 8005384:	009b      	lsls	r3, r3, #2
 8005386:	4413      	add	r3, r2
 8005388:	009b      	lsls	r3, r3, #2
 800538a:	440b      	add	r3, r1
 800538c:	3318      	adds	r3, #24
 800538e:	2200      	movs	r2, #0
 8005390:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8005392:	78f9      	ldrb	r1, [r7, #3]
 8005394:	2300      	movs	r3, #0
 8005396:	2200      	movs	r2, #0
 8005398:	6878      	ldr	r0, [r7, #4]
 800539a:	f002 fae9 	bl	8007970 <USBD_LL_Transmit>
 800539e:	e01f      	b.n	80053e0 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 80053a0:	68bb      	ldr	r3, [r7, #8]
 80053a2:	2200      	movs	r2, #0
 80053a4:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80053ae:	687a      	ldr	r2, [r7, #4]
 80053b0:	33b0      	adds	r3, #176	@ 0xb0
 80053b2:	009b      	lsls	r3, r3, #2
 80053b4:	4413      	add	r3, r2
 80053b6:	685b      	ldr	r3, [r3, #4]
 80053b8:	691b      	ldr	r3, [r3, #16]
 80053ba:	2b00      	cmp	r3, #0
 80053bc:	d010      	beq.n	80053e0 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80053c4:	687a      	ldr	r2, [r7, #4]
 80053c6:	33b0      	adds	r3, #176	@ 0xb0
 80053c8:	009b      	lsls	r3, r3, #2
 80053ca:	4413      	add	r3, r2
 80053cc:	685b      	ldr	r3, [r3, #4]
 80053ce:	691b      	ldr	r3, [r3, #16]
 80053d0:	68ba      	ldr	r2, [r7, #8]
 80053d2:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 80053d6:	68ba      	ldr	r2, [r7, #8]
 80053d8:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 80053dc:	78fa      	ldrb	r2, [r7, #3]
 80053de:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 80053e0:	2300      	movs	r3, #0
}
 80053e2:	4618      	mov	r0, r3
 80053e4:	3710      	adds	r7, #16
 80053e6:	46bd      	mov	sp, r7
 80053e8:	bd80      	pop	{r7, pc}

080053ea <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80053ea:	b580      	push	{r7, lr}
 80053ec:	b084      	sub	sp, #16
 80053ee:	af00      	add	r7, sp, #0
 80053f0:	6078      	str	r0, [r7, #4]
 80053f2:	460b      	mov	r3, r1
 80053f4:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	32b0      	adds	r2, #176	@ 0xb0
 8005400:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005404:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	32b0      	adds	r2, #176	@ 0xb0
 8005410:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005414:	2b00      	cmp	r3, #0
 8005416:	d101      	bne.n	800541c <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 8005418:	2303      	movs	r3, #3
 800541a:	e01a      	b.n	8005452 <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800541c:	78fb      	ldrb	r3, [r7, #3]
 800541e:	4619      	mov	r1, r3
 8005420:	6878      	ldr	r0, [r7, #4]
 8005422:	f002 fb15 	bl	8007a50 <USBD_LL_GetRxDataSize>
 8005426:	4602      	mov	r2, r0
 8005428:	68fb      	ldr	r3, [r7, #12]
 800542a:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8005434:	687a      	ldr	r2, [r7, #4]
 8005436:	33b0      	adds	r3, #176	@ 0xb0
 8005438:	009b      	lsls	r3, r3, #2
 800543a:	4413      	add	r3, r2
 800543c:	685b      	ldr	r3, [r3, #4]
 800543e:	68db      	ldr	r3, [r3, #12]
 8005440:	68fa      	ldr	r2, [r7, #12]
 8005442:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 8005446:	68fa      	ldr	r2, [r7, #12]
 8005448:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 800544c:	4611      	mov	r1, r2
 800544e:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8005450:	2300      	movs	r3, #0
}
 8005452:	4618      	mov	r0, r3
 8005454:	3710      	adds	r7, #16
 8005456:	46bd      	mov	sp, r7
 8005458:	bd80      	pop	{r7, pc}

0800545a <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800545a:	b580      	push	{r7, lr}
 800545c:	b084      	sub	sp, #16
 800545e:	af00      	add	r7, sp, #0
 8005460:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	32b0      	adds	r2, #176	@ 0xb0
 800546c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005470:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8005472:	68fb      	ldr	r3, [r7, #12]
 8005474:	2b00      	cmp	r3, #0
 8005476:	d101      	bne.n	800547c <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8005478:	2303      	movs	r3, #3
 800547a:	e024      	b.n	80054c6 <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8005482:	687a      	ldr	r2, [r7, #4]
 8005484:	33b0      	adds	r3, #176	@ 0xb0
 8005486:	009b      	lsls	r3, r3, #2
 8005488:	4413      	add	r3, r2
 800548a:	685b      	ldr	r3, [r3, #4]
 800548c:	2b00      	cmp	r3, #0
 800548e:	d019      	beq.n	80054c4 <USBD_CDC_EP0_RxReady+0x6a>
 8005490:	68fb      	ldr	r3, [r7, #12]
 8005492:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 8005496:	2bff      	cmp	r3, #255	@ 0xff
 8005498:	d014      	beq.n	80054c4 <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80054a0:	687a      	ldr	r2, [r7, #4]
 80054a2:	33b0      	adds	r3, #176	@ 0xb0
 80054a4:	009b      	lsls	r3, r3, #2
 80054a6:	4413      	add	r3, r2
 80054a8:	685b      	ldr	r3, [r3, #4]
 80054aa:	689b      	ldr	r3, [r3, #8]
 80054ac:	68fa      	ldr	r2, [r7, #12]
 80054ae:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 80054b2:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 80054b4:	68fa      	ldr	r2, [r7, #12]
 80054b6:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 80054ba:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	22ff      	movs	r2, #255	@ 0xff
 80054c0:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 80054c4:	2300      	movs	r3, #0
}
 80054c6:	4618      	mov	r0, r3
 80054c8:	3710      	adds	r7, #16
 80054ca:	46bd      	mov	sp, r7
 80054cc:	bd80      	pop	{r7, pc}
	...

080054d0 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 80054d0:	b580      	push	{r7, lr}
 80054d2:	b086      	sub	sp, #24
 80054d4:	af00      	add	r7, sp, #0
 80054d6:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 80054d8:	2182      	movs	r1, #130	@ 0x82
 80054da:	4818      	ldr	r0, [pc, #96]	@ (800553c <USBD_CDC_GetFSCfgDesc+0x6c>)
 80054dc:	f000 fd4f 	bl	8005f7e <USBD_GetEpDesc>
 80054e0:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 80054e2:	2101      	movs	r1, #1
 80054e4:	4815      	ldr	r0, [pc, #84]	@ (800553c <USBD_CDC_GetFSCfgDesc+0x6c>)
 80054e6:	f000 fd4a 	bl	8005f7e <USBD_GetEpDesc>
 80054ea:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 80054ec:	2181      	movs	r1, #129	@ 0x81
 80054ee:	4813      	ldr	r0, [pc, #76]	@ (800553c <USBD_CDC_GetFSCfgDesc+0x6c>)
 80054f0:	f000 fd45 	bl	8005f7e <USBD_GetEpDesc>
 80054f4:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 80054f6:	697b      	ldr	r3, [r7, #20]
 80054f8:	2b00      	cmp	r3, #0
 80054fa:	d002      	beq.n	8005502 <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 80054fc:	697b      	ldr	r3, [r7, #20]
 80054fe:	2210      	movs	r2, #16
 8005500:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8005502:	693b      	ldr	r3, [r7, #16]
 8005504:	2b00      	cmp	r3, #0
 8005506:	d006      	beq.n	8005516 <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8005508:	693b      	ldr	r3, [r7, #16]
 800550a:	2200      	movs	r2, #0
 800550c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005510:	711a      	strb	r2, [r3, #4]
 8005512:	2200      	movs	r2, #0
 8005514:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	2b00      	cmp	r3, #0
 800551a:	d006      	beq.n	800552a <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	2200      	movs	r2, #0
 8005520:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005524:	711a      	strb	r2, [r3, #4]
 8005526:	2200      	movs	r2, #0
 8005528:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	2243      	movs	r2, #67	@ 0x43
 800552e:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8005530:	4b02      	ldr	r3, [pc, #8]	@ (800553c <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 8005532:	4618      	mov	r0, r3
 8005534:	3718      	adds	r7, #24
 8005536:	46bd      	mov	sp, r7
 8005538:	bd80      	pop	{r7, pc}
 800553a:	bf00      	nop
 800553c:	20000240 	.word	0x20000240

08005540 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8005540:	b580      	push	{r7, lr}
 8005542:	b086      	sub	sp, #24
 8005544:	af00      	add	r7, sp, #0
 8005546:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8005548:	2182      	movs	r1, #130	@ 0x82
 800554a:	4818      	ldr	r0, [pc, #96]	@ (80055ac <USBD_CDC_GetHSCfgDesc+0x6c>)
 800554c:	f000 fd17 	bl	8005f7e <USBD_GetEpDesc>
 8005550:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8005552:	2101      	movs	r1, #1
 8005554:	4815      	ldr	r0, [pc, #84]	@ (80055ac <USBD_CDC_GetHSCfgDesc+0x6c>)
 8005556:	f000 fd12 	bl	8005f7e <USBD_GetEpDesc>
 800555a:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800555c:	2181      	movs	r1, #129	@ 0x81
 800555e:	4813      	ldr	r0, [pc, #76]	@ (80055ac <USBD_CDC_GetHSCfgDesc+0x6c>)
 8005560:	f000 fd0d 	bl	8005f7e <USBD_GetEpDesc>
 8005564:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8005566:	697b      	ldr	r3, [r7, #20]
 8005568:	2b00      	cmp	r3, #0
 800556a:	d002      	beq.n	8005572 <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 800556c:	697b      	ldr	r3, [r7, #20]
 800556e:	2210      	movs	r2, #16
 8005570:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8005572:	693b      	ldr	r3, [r7, #16]
 8005574:	2b00      	cmp	r3, #0
 8005576:	d006      	beq.n	8005586 <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8005578:	693b      	ldr	r3, [r7, #16]
 800557a:	2200      	movs	r2, #0
 800557c:	711a      	strb	r2, [r3, #4]
 800557e:	2200      	movs	r2, #0
 8005580:	f042 0202 	orr.w	r2, r2, #2
 8005584:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	2b00      	cmp	r3, #0
 800558a:	d006      	beq.n	800559a <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800558c:	68fb      	ldr	r3, [r7, #12]
 800558e:	2200      	movs	r2, #0
 8005590:	711a      	strb	r2, [r3, #4]
 8005592:	2200      	movs	r2, #0
 8005594:	f042 0202 	orr.w	r2, r2, #2
 8005598:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	2243      	movs	r2, #67	@ 0x43
 800559e:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 80055a0:	4b02      	ldr	r3, [pc, #8]	@ (80055ac <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 80055a2:	4618      	mov	r0, r3
 80055a4:	3718      	adds	r7, #24
 80055a6:	46bd      	mov	sp, r7
 80055a8:	bd80      	pop	{r7, pc}
 80055aa:	bf00      	nop
 80055ac:	20000240 	.word	0x20000240

080055b0 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 80055b0:	b580      	push	{r7, lr}
 80055b2:	b086      	sub	sp, #24
 80055b4:	af00      	add	r7, sp, #0
 80055b6:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 80055b8:	2182      	movs	r1, #130	@ 0x82
 80055ba:	4818      	ldr	r0, [pc, #96]	@ (800561c <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 80055bc:	f000 fcdf 	bl	8005f7e <USBD_GetEpDesc>
 80055c0:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 80055c2:	2101      	movs	r1, #1
 80055c4:	4815      	ldr	r0, [pc, #84]	@ (800561c <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 80055c6:	f000 fcda 	bl	8005f7e <USBD_GetEpDesc>
 80055ca:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 80055cc:	2181      	movs	r1, #129	@ 0x81
 80055ce:	4813      	ldr	r0, [pc, #76]	@ (800561c <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 80055d0:	f000 fcd5 	bl	8005f7e <USBD_GetEpDesc>
 80055d4:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 80055d6:	697b      	ldr	r3, [r7, #20]
 80055d8:	2b00      	cmp	r3, #0
 80055da:	d002      	beq.n	80055e2 <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 80055dc:	697b      	ldr	r3, [r7, #20]
 80055de:	2210      	movs	r2, #16
 80055e0:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 80055e2:	693b      	ldr	r3, [r7, #16]
 80055e4:	2b00      	cmp	r3, #0
 80055e6:	d006      	beq.n	80055f6 <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80055e8:	693b      	ldr	r3, [r7, #16]
 80055ea:	2200      	movs	r2, #0
 80055ec:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80055f0:	711a      	strb	r2, [r3, #4]
 80055f2:	2200      	movs	r2, #0
 80055f4:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 80055f6:	68fb      	ldr	r3, [r7, #12]
 80055f8:	2b00      	cmp	r3, #0
 80055fa:	d006      	beq.n	800560a <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	2200      	movs	r2, #0
 8005600:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005604:	711a      	strb	r2, [r3, #4]
 8005606:	2200      	movs	r2, #0
 8005608:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	2243      	movs	r2, #67	@ 0x43
 800560e:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8005610:	4b02      	ldr	r3, [pc, #8]	@ (800561c <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 8005612:	4618      	mov	r0, r3
 8005614:	3718      	adds	r7, #24
 8005616:	46bd      	mov	sp, r7
 8005618:	bd80      	pop	{r7, pc}
 800561a:	bf00      	nop
 800561c:	20000240 	.word	0x20000240

08005620 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8005620:	b480      	push	{r7}
 8005622:	b083      	sub	sp, #12
 8005624:	af00      	add	r7, sp, #0
 8005626:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	220a      	movs	r2, #10
 800562c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800562e:	4b03      	ldr	r3, [pc, #12]	@ (800563c <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8005630:	4618      	mov	r0, r3
 8005632:	370c      	adds	r7, #12
 8005634:	46bd      	mov	sp, r7
 8005636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800563a:	4770      	bx	lr
 800563c:	200001fc 	.word	0x200001fc

08005640 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8005640:	b480      	push	{r7}
 8005642:	b083      	sub	sp, #12
 8005644:	af00      	add	r7, sp, #0
 8005646:	6078      	str	r0, [r7, #4]
 8005648:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800564a:	683b      	ldr	r3, [r7, #0]
 800564c:	2b00      	cmp	r3, #0
 800564e:	d101      	bne.n	8005654 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8005650:	2303      	movs	r3, #3
 8005652:	e009      	b.n	8005668 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800565a:	687a      	ldr	r2, [r7, #4]
 800565c:	33b0      	adds	r3, #176	@ 0xb0
 800565e:	009b      	lsls	r3, r3, #2
 8005660:	4413      	add	r3, r2
 8005662:	683a      	ldr	r2, [r7, #0]
 8005664:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 8005666:	2300      	movs	r3, #0
}
 8005668:	4618      	mov	r0, r3
 800566a:	370c      	adds	r7, #12
 800566c:	46bd      	mov	sp, r7
 800566e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005672:	4770      	bx	lr

08005674 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8005674:	b480      	push	{r7}
 8005676:	b087      	sub	sp, #28
 8005678:	af00      	add	r7, sp, #0
 800567a:	60f8      	str	r0, [r7, #12]
 800567c:	60b9      	str	r1, [r7, #8]
 800567e:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8005680:	68fb      	ldr	r3, [r7, #12]
 8005682:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005686:	68fb      	ldr	r3, [r7, #12]
 8005688:	32b0      	adds	r2, #176	@ 0xb0
 800568a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800568e:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8005690:	697b      	ldr	r3, [r7, #20]
 8005692:	2b00      	cmp	r3, #0
 8005694:	d101      	bne.n	800569a <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8005696:	2303      	movs	r3, #3
 8005698:	e008      	b.n	80056ac <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 800569a:	697b      	ldr	r3, [r7, #20]
 800569c:	68ba      	ldr	r2, [r7, #8]
 800569e:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 80056a2:	697b      	ldr	r3, [r7, #20]
 80056a4:	687a      	ldr	r2, [r7, #4]
 80056a6:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 80056aa:	2300      	movs	r3, #0
}
 80056ac:	4618      	mov	r0, r3
 80056ae:	371c      	adds	r7, #28
 80056b0:	46bd      	mov	sp, r7
 80056b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056b6:	4770      	bx	lr

080056b8 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 80056b8:	b480      	push	{r7}
 80056ba:	b085      	sub	sp, #20
 80056bc:	af00      	add	r7, sp, #0
 80056be:	6078      	str	r0, [r7, #4]
 80056c0:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	32b0      	adds	r2, #176	@ 0xb0
 80056cc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80056d0:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 80056d2:	68fb      	ldr	r3, [r7, #12]
 80056d4:	2b00      	cmp	r3, #0
 80056d6:	d101      	bne.n	80056dc <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 80056d8:	2303      	movs	r3, #3
 80056da:	e004      	b.n	80056e6 <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	683a      	ldr	r2, [r7, #0]
 80056e0:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 80056e4:	2300      	movs	r3, #0
}
 80056e6:	4618      	mov	r0, r3
 80056e8:	3714      	adds	r7, #20
 80056ea:	46bd      	mov	sp, r7
 80056ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056f0:	4770      	bx	lr
	...

080056f4 <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 80056f4:	b580      	push	{r7, lr}
 80056f6:	b084      	sub	sp, #16
 80056f8:	af00      	add	r7, sp, #0
 80056fa:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	32b0      	adds	r2, #176	@ 0xb0
 8005706:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800570a:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 800570c:	2301      	movs	r3, #1
 800570e:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8005710:	68bb      	ldr	r3, [r7, #8]
 8005712:	2b00      	cmp	r3, #0
 8005714:	d101      	bne.n	800571a <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8005716:	2303      	movs	r3, #3
 8005718:	e025      	b.n	8005766 <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
 800571a:	68bb      	ldr	r3, [r7, #8]
 800571c:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8005720:	2b00      	cmp	r3, #0
 8005722:	d11f      	bne.n	8005764 <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 8005724:	68bb      	ldr	r3, [r7, #8]
 8005726:	2201      	movs	r2, #1
 8005728:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 800572c:	4b10      	ldr	r3, [pc, #64]	@ (8005770 <USBD_CDC_TransmitPacket+0x7c>)
 800572e:	781b      	ldrb	r3, [r3, #0]
 8005730:	f003 020f 	and.w	r2, r3, #15
 8005734:	68bb      	ldr	r3, [r7, #8]
 8005736:	f8d3 1210 	ldr.w	r1, [r3, #528]	@ 0x210
 800573a:	6878      	ldr	r0, [r7, #4]
 800573c:	4613      	mov	r3, r2
 800573e:	009b      	lsls	r3, r3, #2
 8005740:	4413      	add	r3, r2
 8005742:	009b      	lsls	r3, r3, #2
 8005744:	4403      	add	r3, r0
 8005746:	3318      	adds	r3, #24
 8005748:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 800574a:	4b09      	ldr	r3, [pc, #36]	@ (8005770 <USBD_CDC_TransmitPacket+0x7c>)
 800574c:	7819      	ldrb	r1, [r3, #0]
 800574e:	68bb      	ldr	r3, [r7, #8]
 8005750:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 8005754:	68bb      	ldr	r3, [r7, #8]
 8005756:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 800575a:	6878      	ldr	r0, [r7, #4]
 800575c:	f002 f908 	bl	8007970 <USBD_LL_Transmit>

    ret = USBD_OK;
 8005760:	2300      	movs	r3, #0
 8005762:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 8005764:	7bfb      	ldrb	r3, [r7, #15]
}
 8005766:	4618      	mov	r0, r3
 8005768:	3710      	adds	r7, #16
 800576a:	46bd      	mov	sp, r7
 800576c:	bd80      	pop	{r7, pc}
 800576e:	bf00      	nop
 8005770:	20000283 	.word	0x20000283

08005774 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8005774:	b580      	push	{r7, lr}
 8005776:	b084      	sub	sp, #16
 8005778:	af00      	add	r7, sp, #0
 800577a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	32b0      	adds	r2, #176	@ 0xb0
 8005786:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800578a:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	32b0      	adds	r2, #176	@ 0xb0
 8005796:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800579a:	2b00      	cmp	r3, #0
 800579c:	d101      	bne.n	80057a2 <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 800579e:	2303      	movs	r3, #3
 80057a0:	e018      	b.n	80057d4 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	7c1b      	ldrb	r3, [r3, #16]
 80057a6:	2b00      	cmp	r3, #0
 80057a8:	d10a      	bne.n	80057c0 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80057aa:	4b0c      	ldr	r3, [pc, #48]	@ (80057dc <USBD_CDC_ReceivePacket+0x68>)
 80057ac:	7819      	ldrb	r1, [r3, #0]
 80057ae:	68fb      	ldr	r3, [r7, #12]
 80057b0:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80057b4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80057b8:	6878      	ldr	r0, [r7, #4]
 80057ba:	f002 f911 	bl	80079e0 <USBD_LL_PrepareReceive>
 80057be:	e008      	b.n	80057d2 <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80057c0:	4b06      	ldr	r3, [pc, #24]	@ (80057dc <USBD_CDC_ReceivePacket+0x68>)
 80057c2:	7819      	ldrb	r1, [r3, #0]
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80057ca:	2340      	movs	r3, #64	@ 0x40
 80057cc:	6878      	ldr	r0, [r7, #4]
 80057ce:	f002 f907 	bl	80079e0 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 80057d2:	2300      	movs	r3, #0
}
 80057d4:	4618      	mov	r0, r3
 80057d6:	3710      	adds	r7, #16
 80057d8:	46bd      	mov	sp, r7
 80057da:	bd80      	pop	{r7, pc}
 80057dc:	20000284 	.word	0x20000284

080057e0 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 80057e0:	b580      	push	{r7, lr}
 80057e2:	b086      	sub	sp, #24
 80057e4:	af00      	add	r7, sp, #0
 80057e6:	60f8      	str	r0, [r7, #12]
 80057e8:	60b9      	str	r1, [r7, #8]
 80057ea:	4613      	mov	r3, r2
 80057ec:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	2b00      	cmp	r3, #0
 80057f2:	d101      	bne.n	80057f8 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 80057f4:	2303      	movs	r3, #3
 80057f6:	e01f      	b.n	8005838 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	2200      	movs	r2, #0
 80057fc:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 8005800:	68fb      	ldr	r3, [r7, #12]
 8005802:	2200      	movs	r2, #0
 8005804:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 8005808:	68fb      	ldr	r3, [r7, #12]
 800580a:	2200      	movs	r2, #0
 800580c:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8005810:	68bb      	ldr	r3, [r7, #8]
 8005812:	2b00      	cmp	r3, #0
 8005814:	d003      	beq.n	800581e <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8005816:	68fb      	ldr	r3, [r7, #12]
 8005818:	68ba      	ldr	r2, [r7, #8]
 800581a:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800581e:	68fb      	ldr	r3, [r7, #12]
 8005820:	2201      	movs	r2, #1
 8005822:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 8005826:	68fb      	ldr	r3, [r7, #12]
 8005828:	79fa      	ldrb	r2, [r7, #7]
 800582a:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800582c:	68f8      	ldr	r0, [r7, #12]
 800582e:	f001 fedf 	bl	80075f0 <USBD_LL_Init>
 8005832:	4603      	mov	r3, r0
 8005834:	75fb      	strb	r3, [r7, #23]

  return ret;
 8005836:	7dfb      	ldrb	r3, [r7, #23]
}
 8005838:	4618      	mov	r0, r3
 800583a:	3718      	adds	r7, #24
 800583c:	46bd      	mov	sp, r7
 800583e:	bd80      	pop	{r7, pc}

08005840 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8005840:	b580      	push	{r7, lr}
 8005842:	b084      	sub	sp, #16
 8005844:	af00      	add	r7, sp, #0
 8005846:	6078      	str	r0, [r7, #4]
 8005848:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800584a:	2300      	movs	r3, #0
 800584c:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800584e:	683b      	ldr	r3, [r7, #0]
 8005850:	2b00      	cmp	r3, #0
 8005852:	d101      	bne.n	8005858 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8005854:	2303      	movs	r3, #3
 8005856:	e025      	b.n	80058a4 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	683a      	ldr	r2, [r7, #0]
 800585c:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	32ae      	adds	r2, #174	@ 0xae
 800586a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800586e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005870:	2b00      	cmp	r3, #0
 8005872:	d00f      	beq.n	8005894 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	32ae      	adds	r2, #174	@ 0xae
 800587e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005882:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005884:	f107 020e 	add.w	r2, r7, #14
 8005888:	4610      	mov	r0, r2
 800588a:	4798      	blx	r3
 800588c:	4602      	mov	r2, r0
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800589a:	1c5a      	adds	r2, r3, #1
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 80058a2:	2300      	movs	r3, #0
}
 80058a4:	4618      	mov	r0, r3
 80058a6:	3710      	adds	r7, #16
 80058a8:	46bd      	mov	sp, r7
 80058aa:	bd80      	pop	{r7, pc}

080058ac <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 80058ac:	b580      	push	{r7, lr}
 80058ae:	b082      	sub	sp, #8
 80058b0:	af00      	add	r7, sp, #0
 80058b2:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 80058b4:	6878      	ldr	r0, [r7, #4]
 80058b6:	f001 fee7 	bl	8007688 <USBD_LL_Start>
 80058ba:	4603      	mov	r3, r0
}
 80058bc:	4618      	mov	r0, r3
 80058be:	3708      	adds	r7, #8
 80058c0:	46bd      	mov	sp, r7
 80058c2:	bd80      	pop	{r7, pc}

080058c4 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 80058c4:	b480      	push	{r7}
 80058c6:	b083      	sub	sp, #12
 80058c8:	af00      	add	r7, sp, #0
 80058ca:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80058cc:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 80058ce:	4618      	mov	r0, r3
 80058d0:	370c      	adds	r7, #12
 80058d2:	46bd      	mov	sp, r7
 80058d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058d8:	4770      	bx	lr

080058da <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80058da:	b580      	push	{r7, lr}
 80058dc:	b084      	sub	sp, #16
 80058de:	af00      	add	r7, sp, #0
 80058e0:	6078      	str	r0, [r7, #4]
 80058e2:	460b      	mov	r3, r1
 80058e4:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 80058e6:	2300      	movs	r3, #0
 80058e8:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80058f0:	2b00      	cmp	r3, #0
 80058f2:	d009      	beq.n	8005908 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	78fa      	ldrb	r2, [r7, #3]
 80058fe:	4611      	mov	r1, r2
 8005900:	6878      	ldr	r0, [r7, #4]
 8005902:	4798      	blx	r3
 8005904:	4603      	mov	r3, r0
 8005906:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8005908:	7bfb      	ldrb	r3, [r7, #15]
}
 800590a:	4618      	mov	r0, r3
 800590c:	3710      	adds	r7, #16
 800590e:	46bd      	mov	sp, r7
 8005910:	bd80      	pop	{r7, pc}

08005912 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8005912:	b580      	push	{r7, lr}
 8005914:	b084      	sub	sp, #16
 8005916:	af00      	add	r7, sp, #0
 8005918:	6078      	str	r0, [r7, #4]
 800591a:	460b      	mov	r3, r1
 800591c:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800591e:	2300      	movs	r3, #0
 8005920:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8005928:	685b      	ldr	r3, [r3, #4]
 800592a:	78fa      	ldrb	r2, [r7, #3]
 800592c:	4611      	mov	r1, r2
 800592e:	6878      	ldr	r0, [r7, #4]
 8005930:	4798      	blx	r3
 8005932:	4603      	mov	r3, r0
 8005934:	2b00      	cmp	r3, #0
 8005936:	d001      	beq.n	800593c <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 8005938:	2303      	movs	r3, #3
 800593a:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800593c:	7bfb      	ldrb	r3, [r7, #15]
}
 800593e:	4618      	mov	r0, r3
 8005940:	3710      	adds	r7, #16
 8005942:	46bd      	mov	sp, r7
 8005944:	bd80      	pop	{r7, pc}

08005946 <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8005946:	b580      	push	{r7, lr}
 8005948:	b084      	sub	sp, #16
 800594a:	af00      	add	r7, sp, #0
 800594c:	6078      	str	r0, [r7, #4]
 800594e:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8005956:	6839      	ldr	r1, [r7, #0]
 8005958:	4618      	mov	r0, r3
 800595a:	f001 f936 	bl	8006bca <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	2201      	movs	r2, #1
 8005962:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 800596c:	461a      	mov	r2, r3
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800597a:	f003 031f 	and.w	r3, r3, #31
 800597e:	2b02      	cmp	r3, #2
 8005980:	d01a      	beq.n	80059b8 <USBD_LL_SetupStage+0x72>
 8005982:	2b02      	cmp	r3, #2
 8005984:	d822      	bhi.n	80059cc <USBD_LL_SetupStage+0x86>
 8005986:	2b00      	cmp	r3, #0
 8005988:	d002      	beq.n	8005990 <USBD_LL_SetupStage+0x4a>
 800598a:	2b01      	cmp	r3, #1
 800598c:	d00a      	beq.n	80059a4 <USBD_LL_SetupStage+0x5e>
 800598e:	e01d      	b.n	80059cc <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8005996:	4619      	mov	r1, r3
 8005998:	6878      	ldr	r0, [r7, #4]
 800599a:	f000 fb63 	bl	8006064 <USBD_StdDevReq>
 800599e:	4603      	mov	r3, r0
 80059a0:	73fb      	strb	r3, [r7, #15]
      break;
 80059a2:	e020      	b.n	80059e6 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80059aa:	4619      	mov	r1, r3
 80059ac:	6878      	ldr	r0, [r7, #4]
 80059ae:	f000 fbcb 	bl	8006148 <USBD_StdItfReq>
 80059b2:	4603      	mov	r3, r0
 80059b4:	73fb      	strb	r3, [r7, #15]
      break;
 80059b6:	e016      	b.n	80059e6 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80059be:	4619      	mov	r1, r3
 80059c0:	6878      	ldr	r0, [r7, #4]
 80059c2:	f000 fc2d 	bl	8006220 <USBD_StdEPReq>
 80059c6:	4603      	mov	r3, r0
 80059c8:	73fb      	strb	r3, [r7, #15]
      break;
 80059ca:	e00c      	b.n	80059e6 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 80059d2:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 80059d6:	b2db      	uxtb	r3, r3
 80059d8:	4619      	mov	r1, r3
 80059da:	6878      	ldr	r0, [r7, #4]
 80059dc:	f001 fefa 	bl	80077d4 <USBD_LL_StallEP>
 80059e0:	4603      	mov	r3, r0
 80059e2:	73fb      	strb	r3, [r7, #15]
      break;
 80059e4:	bf00      	nop
  }

  return ret;
 80059e6:	7bfb      	ldrb	r3, [r7, #15]
}
 80059e8:	4618      	mov	r0, r3
 80059ea:	3710      	adds	r7, #16
 80059ec:	46bd      	mov	sp, r7
 80059ee:	bd80      	pop	{r7, pc}

080059f0 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 80059f0:	b580      	push	{r7, lr}
 80059f2:	b086      	sub	sp, #24
 80059f4:	af00      	add	r7, sp, #0
 80059f6:	60f8      	str	r0, [r7, #12]
 80059f8:	460b      	mov	r3, r1
 80059fa:	607a      	str	r2, [r7, #4]
 80059fc:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 80059fe:	2300      	movs	r3, #0
 8005a00:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 8005a02:	7afb      	ldrb	r3, [r7, #11]
 8005a04:	2b00      	cmp	r3, #0
 8005a06:	d16e      	bne.n	8005ae6 <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 8005a08:	68fb      	ldr	r3, [r7, #12]
 8005a0a:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8005a0e:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8005a10:	68fb      	ldr	r3, [r7, #12]
 8005a12:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8005a16:	2b03      	cmp	r3, #3
 8005a18:	f040 8098 	bne.w	8005b4c <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 8005a1c:	693b      	ldr	r3, [r7, #16]
 8005a1e:	689a      	ldr	r2, [r3, #8]
 8005a20:	693b      	ldr	r3, [r7, #16]
 8005a22:	68db      	ldr	r3, [r3, #12]
 8005a24:	429a      	cmp	r2, r3
 8005a26:	d913      	bls.n	8005a50 <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 8005a28:	693b      	ldr	r3, [r7, #16]
 8005a2a:	689a      	ldr	r2, [r3, #8]
 8005a2c:	693b      	ldr	r3, [r7, #16]
 8005a2e:	68db      	ldr	r3, [r3, #12]
 8005a30:	1ad2      	subs	r2, r2, r3
 8005a32:	693b      	ldr	r3, [r7, #16]
 8005a34:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8005a36:	693b      	ldr	r3, [r7, #16]
 8005a38:	68da      	ldr	r2, [r3, #12]
 8005a3a:	693b      	ldr	r3, [r7, #16]
 8005a3c:	689b      	ldr	r3, [r3, #8]
 8005a3e:	4293      	cmp	r3, r2
 8005a40:	bf28      	it	cs
 8005a42:	4613      	movcs	r3, r2
 8005a44:	461a      	mov	r2, r3
 8005a46:	6879      	ldr	r1, [r7, #4]
 8005a48:	68f8      	ldr	r0, [r7, #12]
 8005a4a:	f001 f9be 	bl	8006dca <USBD_CtlContinueRx>
 8005a4e:	e07d      	b.n	8005b4c <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 8005a50:	68fb      	ldr	r3, [r7, #12]
 8005a52:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8005a56:	f003 031f 	and.w	r3, r3, #31
 8005a5a:	2b02      	cmp	r3, #2
 8005a5c:	d014      	beq.n	8005a88 <USBD_LL_DataOutStage+0x98>
 8005a5e:	2b02      	cmp	r3, #2
 8005a60:	d81d      	bhi.n	8005a9e <USBD_LL_DataOutStage+0xae>
 8005a62:	2b00      	cmp	r3, #0
 8005a64:	d002      	beq.n	8005a6c <USBD_LL_DataOutStage+0x7c>
 8005a66:	2b01      	cmp	r3, #1
 8005a68:	d003      	beq.n	8005a72 <USBD_LL_DataOutStage+0x82>
 8005a6a:	e018      	b.n	8005a9e <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 8005a6c:	2300      	movs	r3, #0
 8005a6e:	75bb      	strb	r3, [r7, #22]
            break;
 8005a70:	e018      	b.n	8005aa4 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 8005a72:	68fb      	ldr	r3, [r7, #12]
 8005a74:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8005a78:	b2db      	uxtb	r3, r3
 8005a7a:	4619      	mov	r1, r3
 8005a7c:	68f8      	ldr	r0, [r7, #12]
 8005a7e:	f000 fa64 	bl	8005f4a <USBD_CoreFindIF>
 8005a82:	4603      	mov	r3, r0
 8005a84:	75bb      	strb	r3, [r7, #22]
            break;
 8005a86:	e00d      	b.n	8005aa4 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8005a8e:	b2db      	uxtb	r3, r3
 8005a90:	4619      	mov	r1, r3
 8005a92:	68f8      	ldr	r0, [r7, #12]
 8005a94:	f000 fa66 	bl	8005f64 <USBD_CoreFindEP>
 8005a98:	4603      	mov	r3, r0
 8005a9a:	75bb      	strb	r3, [r7, #22]
            break;
 8005a9c:	e002      	b.n	8005aa4 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 8005a9e:	2300      	movs	r3, #0
 8005aa0:	75bb      	strb	r3, [r7, #22]
            break;
 8005aa2:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8005aa4:	7dbb      	ldrb	r3, [r7, #22]
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	d119      	bne.n	8005ade <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005aaa:	68fb      	ldr	r3, [r7, #12]
 8005aac:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8005ab0:	b2db      	uxtb	r3, r3
 8005ab2:	2b03      	cmp	r3, #3
 8005ab4:	d113      	bne.n	8005ade <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 8005ab6:	7dba      	ldrb	r2, [r7, #22]
 8005ab8:	68fb      	ldr	r3, [r7, #12]
 8005aba:	32ae      	adds	r2, #174	@ 0xae
 8005abc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005ac0:	691b      	ldr	r3, [r3, #16]
 8005ac2:	2b00      	cmp	r3, #0
 8005ac4:	d00b      	beq.n	8005ade <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 8005ac6:	7dba      	ldrb	r2, [r7, #22]
 8005ac8:	68fb      	ldr	r3, [r7, #12]
 8005aca:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 8005ace:	7dba      	ldrb	r2, [r7, #22]
 8005ad0:	68fb      	ldr	r3, [r7, #12]
 8005ad2:	32ae      	adds	r2, #174	@ 0xae
 8005ad4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005ad8:	691b      	ldr	r3, [r3, #16]
 8005ada:	68f8      	ldr	r0, [r7, #12]
 8005adc:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8005ade:	68f8      	ldr	r0, [r7, #12]
 8005ae0:	f001 f984 	bl	8006dec <USBD_CtlSendStatus>
 8005ae4:	e032      	b.n	8005b4c <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 8005ae6:	7afb      	ldrb	r3, [r7, #11]
 8005ae8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005aec:	b2db      	uxtb	r3, r3
 8005aee:	4619      	mov	r1, r3
 8005af0:	68f8      	ldr	r0, [r7, #12]
 8005af2:	f000 fa37 	bl	8005f64 <USBD_CoreFindEP>
 8005af6:	4603      	mov	r3, r0
 8005af8:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8005afa:	7dbb      	ldrb	r3, [r7, #22]
 8005afc:	2bff      	cmp	r3, #255	@ 0xff
 8005afe:	d025      	beq.n	8005b4c <USBD_LL_DataOutStage+0x15c>
 8005b00:	7dbb      	ldrb	r3, [r7, #22]
 8005b02:	2b00      	cmp	r3, #0
 8005b04:	d122      	bne.n	8005b4c <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005b06:	68fb      	ldr	r3, [r7, #12]
 8005b08:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8005b0c:	b2db      	uxtb	r3, r3
 8005b0e:	2b03      	cmp	r3, #3
 8005b10:	d117      	bne.n	8005b42 <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 8005b12:	7dba      	ldrb	r2, [r7, #22]
 8005b14:	68fb      	ldr	r3, [r7, #12]
 8005b16:	32ae      	adds	r2, #174	@ 0xae
 8005b18:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005b1c:	699b      	ldr	r3, [r3, #24]
 8005b1e:	2b00      	cmp	r3, #0
 8005b20:	d00f      	beq.n	8005b42 <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 8005b22:	7dba      	ldrb	r2, [r7, #22]
 8005b24:	68fb      	ldr	r3, [r7, #12]
 8005b26:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 8005b2a:	7dba      	ldrb	r2, [r7, #22]
 8005b2c:	68fb      	ldr	r3, [r7, #12]
 8005b2e:	32ae      	adds	r2, #174	@ 0xae
 8005b30:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005b34:	699b      	ldr	r3, [r3, #24]
 8005b36:	7afa      	ldrb	r2, [r7, #11]
 8005b38:	4611      	mov	r1, r2
 8005b3a:	68f8      	ldr	r0, [r7, #12]
 8005b3c:	4798      	blx	r3
 8005b3e:	4603      	mov	r3, r0
 8005b40:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 8005b42:	7dfb      	ldrb	r3, [r7, #23]
 8005b44:	2b00      	cmp	r3, #0
 8005b46:	d001      	beq.n	8005b4c <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 8005b48:	7dfb      	ldrb	r3, [r7, #23]
 8005b4a:	e000      	b.n	8005b4e <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 8005b4c:	2300      	movs	r3, #0
}
 8005b4e:	4618      	mov	r0, r3
 8005b50:	3718      	adds	r7, #24
 8005b52:	46bd      	mov	sp, r7
 8005b54:	bd80      	pop	{r7, pc}

08005b56 <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8005b56:	b580      	push	{r7, lr}
 8005b58:	b086      	sub	sp, #24
 8005b5a:	af00      	add	r7, sp, #0
 8005b5c:	60f8      	str	r0, [r7, #12]
 8005b5e:	460b      	mov	r3, r1
 8005b60:	607a      	str	r2, [r7, #4]
 8005b62:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 8005b64:	7afb      	ldrb	r3, [r7, #11]
 8005b66:	2b00      	cmp	r3, #0
 8005b68:	d16f      	bne.n	8005c4a <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 8005b6a:	68fb      	ldr	r3, [r7, #12]
 8005b6c:	3314      	adds	r3, #20
 8005b6e:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8005b70:	68fb      	ldr	r3, [r7, #12]
 8005b72:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8005b76:	2b02      	cmp	r3, #2
 8005b78:	d15a      	bne.n	8005c30 <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 8005b7a:	693b      	ldr	r3, [r7, #16]
 8005b7c:	689a      	ldr	r2, [r3, #8]
 8005b7e:	693b      	ldr	r3, [r7, #16]
 8005b80:	68db      	ldr	r3, [r3, #12]
 8005b82:	429a      	cmp	r2, r3
 8005b84:	d914      	bls.n	8005bb0 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8005b86:	693b      	ldr	r3, [r7, #16]
 8005b88:	689a      	ldr	r2, [r3, #8]
 8005b8a:	693b      	ldr	r3, [r7, #16]
 8005b8c:	68db      	ldr	r3, [r3, #12]
 8005b8e:	1ad2      	subs	r2, r2, r3
 8005b90:	693b      	ldr	r3, [r7, #16]
 8005b92:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8005b94:	693b      	ldr	r3, [r7, #16]
 8005b96:	689b      	ldr	r3, [r3, #8]
 8005b98:	461a      	mov	r2, r3
 8005b9a:	6879      	ldr	r1, [r7, #4]
 8005b9c:	68f8      	ldr	r0, [r7, #12]
 8005b9e:	f001 f8e6 	bl	8006d6e <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8005ba2:	2300      	movs	r3, #0
 8005ba4:	2200      	movs	r2, #0
 8005ba6:	2100      	movs	r1, #0
 8005ba8:	68f8      	ldr	r0, [r7, #12]
 8005baa:	f001 ff19 	bl	80079e0 <USBD_LL_PrepareReceive>
 8005bae:	e03f      	b.n	8005c30 <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8005bb0:	693b      	ldr	r3, [r7, #16]
 8005bb2:	68da      	ldr	r2, [r3, #12]
 8005bb4:	693b      	ldr	r3, [r7, #16]
 8005bb6:	689b      	ldr	r3, [r3, #8]
 8005bb8:	429a      	cmp	r2, r3
 8005bba:	d11c      	bne.n	8005bf6 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8005bbc:	693b      	ldr	r3, [r7, #16]
 8005bbe:	685a      	ldr	r2, [r3, #4]
 8005bc0:	693b      	ldr	r3, [r7, #16]
 8005bc2:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8005bc4:	429a      	cmp	r2, r3
 8005bc6:	d316      	bcc.n	8005bf6 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 8005bc8:	693b      	ldr	r3, [r7, #16]
 8005bca:	685a      	ldr	r2, [r3, #4]
 8005bcc:	68fb      	ldr	r3, [r7, #12]
 8005bce:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 8005bd2:	429a      	cmp	r2, r3
 8005bd4:	d20f      	bcs.n	8005bf6 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8005bd6:	2200      	movs	r2, #0
 8005bd8:	2100      	movs	r1, #0
 8005bda:	68f8      	ldr	r0, [r7, #12]
 8005bdc:	f001 f8c7 	bl	8006d6e <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8005be0:	68fb      	ldr	r3, [r7, #12]
 8005be2:	2200      	movs	r2, #0
 8005be4:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8005be8:	2300      	movs	r3, #0
 8005bea:	2200      	movs	r2, #0
 8005bec:	2100      	movs	r1, #0
 8005bee:	68f8      	ldr	r0, [r7, #12]
 8005bf0:	f001 fef6 	bl	80079e0 <USBD_LL_PrepareReceive>
 8005bf4:	e01c      	b.n	8005c30 <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8005bfc:	b2db      	uxtb	r3, r3
 8005bfe:	2b03      	cmp	r3, #3
 8005c00:	d10f      	bne.n	8005c22 <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 8005c02:	68fb      	ldr	r3, [r7, #12]
 8005c04:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8005c08:	68db      	ldr	r3, [r3, #12]
 8005c0a:	2b00      	cmp	r3, #0
 8005c0c:	d009      	beq.n	8005c22 <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 8005c0e:	68fb      	ldr	r3, [r7, #12]
 8005c10:	2200      	movs	r2, #0
 8005c12:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 8005c16:	68fb      	ldr	r3, [r7, #12]
 8005c18:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8005c1c:	68db      	ldr	r3, [r3, #12]
 8005c1e:	68f8      	ldr	r0, [r7, #12]
 8005c20:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8005c22:	2180      	movs	r1, #128	@ 0x80
 8005c24:	68f8      	ldr	r0, [r7, #12]
 8005c26:	f001 fdd5 	bl	80077d4 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8005c2a:	68f8      	ldr	r0, [r7, #12]
 8005c2c:	f001 f8f1 	bl	8006e12 <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 8005c30:	68fb      	ldr	r3, [r7, #12]
 8005c32:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 8005c36:	2b00      	cmp	r3, #0
 8005c38:	d03a      	beq.n	8005cb0 <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 8005c3a:	68f8      	ldr	r0, [r7, #12]
 8005c3c:	f7ff fe42 	bl	80058c4 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8005c40:	68fb      	ldr	r3, [r7, #12]
 8005c42:	2200      	movs	r2, #0
 8005c44:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 8005c48:	e032      	b.n	8005cb0 <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 8005c4a:	7afb      	ldrb	r3, [r7, #11]
 8005c4c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8005c50:	b2db      	uxtb	r3, r3
 8005c52:	4619      	mov	r1, r3
 8005c54:	68f8      	ldr	r0, [r7, #12]
 8005c56:	f000 f985 	bl	8005f64 <USBD_CoreFindEP>
 8005c5a:	4603      	mov	r3, r0
 8005c5c:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8005c5e:	7dfb      	ldrb	r3, [r7, #23]
 8005c60:	2bff      	cmp	r3, #255	@ 0xff
 8005c62:	d025      	beq.n	8005cb0 <USBD_LL_DataInStage+0x15a>
 8005c64:	7dfb      	ldrb	r3, [r7, #23]
 8005c66:	2b00      	cmp	r3, #0
 8005c68:	d122      	bne.n	8005cb0 <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005c6a:	68fb      	ldr	r3, [r7, #12]
 8005c6c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8005c70:	b2db      	uxtb	r3, r3
 8005c72:	2b03      	cmp	r3, #3
 8005c74:	d11c      	bne.n	8005cb0 <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 8005c76:	7dfa      	ldrb	r2, [r7, #23]
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	32ae      	adds	r2, #174	@ 0xae
 8005c7c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005c80:	695b      	ldr	r3, [r3, #20]
 8005c82:	2b00      	cmp	r3, #0
 8005c84:	d014      	beq.n	8005cb0 <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 8005c86:	7dfa      	ldrb	r2, [r7, #23]
 8005c88:	68fb      	ldr	r3, [r7, #12]
 8005c8a:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 8005c8e:	7dfa      	ldrb	r2, [r7, #23]
 8005c90:	68fb      	ldr	r3, [r7, #12]
 8005c92:	32ae      	adds	r2, #174	@ 0xae
 8005c94:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005c98:	695b      	ldr	r3, [r3, #20]
 8005c9a:	7afa      	ldrb	r2, [r7, #11]
 8005c9c:	4611      	mov	r1, r2
 8005c9e:	68f8      	ldr	r0, [r7, #12]
 8005ca0:	4798      	blx	r3
 8005ca2:	4603      	mov	r3, r0
 8005ca4:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 8005ca6:	7dbb      	ldrb	r3, [r7, #22]
 8005ca8:	2b00      	cmp	r3, #0
 8005caa:	d001      	beq.n	8005cb0 <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 8005cac:	7dbb      	ldrb	r3, [r7, #22]
 8005cae:	e000      	b.n	8005cb2 <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 8005cb0:	2300      	movs	r3, #0
}
 8005cb2:	4618      	mov	r0, r3
 8005cb4:	3718      	adds	r7, #24
 8005cb6:	46bd      	mov	sp, r7
 8005cb8:	bd80      	pop	{r7, pc}

08005cba <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8005cba:	b580      	push	{r7, lr}
 8005cbc:	b084      	sub	sp, #16
 8005cbe:	af00      	add	r7, sp, #0
 8005cc0:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 8005cc2:	2300      	movs	r3, #0
 8005cc4:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	2201      	movs	r2, #1
 8005cca:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	2200      	movs	r2, #0
 8005cd2:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	2200      	movs	r2, #0
 8005cda:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	2200      	movs	r2, #0
 8005ce0:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	2200      	movs	r2, #0
 8005ce8:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8005cf2:	2b00      	cmp	r3, #0
 8005cf4:	d014      	beq.n	8005d20 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8005cfc:	685b      	ldr	r3, [r3, #4]
 8005cfe:	2b00      	cmp	r3, #0
 8005d00:	d00e      	beq.n	8005d20 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8005d08:	685b      	ldr	r3, [r3, #4]
 8005d0a:	687a      	ldr	r2, [r7, #4]
 8005d0c:	6852      	ldr	r2, [r2, #4]
 8005d0e:	b2d2      	uxtb	r2, r2
 8005d10:	4611      	mov	r1, r2
 8005d12:	6878      	ldr	r0, [r7, #4]
 8005d14:	4798      	blx	r3
 8005d16:	4603      	mov	r3, r0
 8005d18:	2b00      	cmp	r3, #0
 8005d1a:	d001      	beq.n	8005d20 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 8005d1c:	2303      	movs	r3, #3
 8005d1e:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8005d20:	2340      	movs	r3, #64	@ 0x40
 8005d22:	2200      	movs	r2, #0
 8005d24:	2100      	movs	r1, #0
 8005d26:	6878      	ldr	r0, [r7, #4]
 8005d28:	f001 fce0 	bl	80076ec <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	2201      	movs	r2, #1
 8005d30:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	2240      	movs	r2, #64	@ 0x40
 8005d38:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8005d3c:	2340      	movs	r3, #64	@ 0x40
 8005d3e:	2200      	movs	r2, #0
 8005d40:	2180      	movs	r1, #128	@ 0x80
 8005d42:	6878      	ldr	r0, [r7, #4]
 8005d44:	f001 fcd2 	bl	80076ec <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	2201      	movs	r2, #1
 8005d4c:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	2240      	movs	r2, #64	@ 0x40
 8005d52:	621a      	str	r2, [r3, #32]

  return ret;
 8005d54:	7bfb      	ldrb	r3, [r7, #15]
}
 8005d56:	4618      	mov	r0, r3
 8005d58:	3710      	adds	r7, #16
 8005d5a:	46bd      	mov	sp, r7
 8005d5c:	bd80      	pop	{r7, pc}

08005d5e <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8005d5e:	b480      	push	{r7}
 8005d60:	b083      	sub	sp, #12
 8005d62:	af00      	add	r7, sp, #0
 8005d64:	6078      	str	r0, [r7, #4]
 8005d66:	460b      	mov	r3, r1
 8005d68:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	78fa      	ldrb	r2, [r7, #3]
 8005d6e:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8005d70:	2300      	movs	r3, #0
}
 8005d72:	4618      	mov	r0, r3
 8005d74:	370c      	adds	r7, #12
 8005d76:	46bd      	mov	sp, r7
 8005d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d7c:	4770      	bx	lr

08005d7e <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8005d7e:	b480      	push	{r7}
 8005d80:	b083      	sub	sp, #12
 8005d82:	af00      	add	r7, sp, #0
 8005d84:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8005d8c:	b2db      	uxtb	r3, r3
 8005d8e:	2b04      	cmp	r3, #4
 8005d90:	d006      	beq.n	8005da0 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8005d98:	b2da      	uxtb	r2, r3
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	2204      	movs	r2, #4
 8005da4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 8005da8:	2300      	movs	r3, #0
}
 8005daa:	4618      	mov	r0, r3
 8005dac:	370c      	adds	r7, #12
 8005dae:	46bd      	mov	sp, r7
 8005db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005db4:	4770      	bx	lr

08005db6 <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8005db6:	b480      	push	{r7}
 8005db8:	b083      	sub	sp, #12
 8005dba:	af00      	add	r7, sp, #0
 8005dbc:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8005dc4:	b2db      	uxtb	r3, r3
 8005dc6:	2b04      	cmp	r3, #4
 8005dc8:	d106      	bne.n	8005dd8 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 8005dd0:	b2da      	uxtb	r2, r3
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 8005dd8:	2300      	movs	r3, #0
}
 8005dda:	4618      	mov	r0, r3
 8005ddc:	370c      	adds	r7, #12
 8005dde:	46bd      	mov	sp, r7
 8005de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005de4:	4770      	bx	lr

08005de6 <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8005de6:	b580      	push	{r7, lr}
 8005de8:	b082      	sub	sp, #8
 8005dea:	af00      	add	r7, sp, #0
 8005dec:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8005df4:	b2db      	uxtb	r3, r3
 8005df6:	2b03      	cmp	r3, #3
 8005df8:	d110      	bne.n	8005e1c <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8005e00:	2b00      	cmp	r3, #0
 8005e02:	d00b      	beq.n	8005e1c <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8005e0a:	69db      	ldr	r3, [r3, #28]
 8005e0c:	2b00      	cmp	r3, #0
 8005e0e:	d005      	beq.n	8005e1c <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8005e16:	69db      	ldr	r3, [r3, #28]
 8005e18:	6878      	ldr	r0, [r7, #4]
 8005e1a:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 8005e1c:	2300      	movs	r3, #0
}
 8005e1e:	4618      	mov	r0, r3
 8005e20:	3708      	adds	r7, #8
 8005e22:	46bd      	mov	sp, r7
 8005e24:	bd80      	pop	{r7, pc}

08005e26 <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8005e26:	b580      	push	{r7, lr}
 8005e28:	b082      	sub	sp, #8
 8005e2a:	af00      	add	r7, sp, #0
 8005e2c:	6078      	str	r0, [r7, #4]
 8005e2e:	460b      	mov	r3, r1
 8005e30:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	32ae      	adds	r2, #174	@ 0xae
 8005e3c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005e40:	2b00      	cmp	r3, #0
 8005e42:	d101      	bne.n	8005e48 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 8005e44:	2303      	movs	r3, #3
 8005e46:	e01c      	b.n	8005e82 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8005e4e:	b2db      	uxtb	r3, r3
 8005e50:	2b03      	cmp	r3, #3
 8005e52:	d115      	bne.n	8005e80 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	32ae      	adds	r2, #174	@ 0xae
 8005e5e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005e62:	6a1b      	ldr	r3, [r3, #32]
 8005e64:	2b00      	cmp	r3, #0
 8005e66:	d00b      	beq.n	8005e80 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	32ae      	adds	r2, #174	@ 0xae
 8005e72:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005e76:	6a1b      	ldr	r3, [r3, #32]
 8005e78:	78fa      	ldrb	r2, [r7, #3]
 8005e7a:	4611      	mov	r1, r2
 8005e7c:	6878      	ldr	r0, [r7, #4]
 8005e7e:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8005e80:	2300      	movs	r3, #0
}
 8005e82:	4618      	mov	r0, r3
 8005e84:	3708      	adds	r7, #8
 8005e86:	46bd      	mov	sp, r7
 8005e88:	bd80      	pop	{r7, pc}

08005e8a <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8005e8a:	b580      	push	{r7, lr}
 8005e8c:	b082      	sub	sp, #8
 8005e8e:	af00      	add	r7, sp, #0
 8005e90:	6078      	str	r0, [r7, #4]
 8005e92:	460b      	mov	r3, r1
 8005e94:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	32ae      	adds	r2, #174	@ 0xae
 8005ea0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005ea4:	2b00      	cmp	r3, #0
 8005ea6:	d101      	bne.n	8005eac <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 8005ea8:	2303      	movs	r3, #3
 8005eaa:	e01c      	b.n	8005ee6 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8005eb2:	b2db      	uxtb	r3, r3
 8005eb4:	2b03      	cmp	r3, #3
 8005eb6:	d115      	bne.n	8005ee4 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	32ae      	adds	r2, #174	@ 0xae
 8005ec2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005ec6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ec8:	2b00      	cmp	r3, #0
 8005eca:	d00b      	beq.n	8005ee4 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	32ae      	adds	r2, #174	@ 0xae
 8005ed6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005eda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005edc:	78fa      	ldrb	r2, [r7, #3]
 8005ede:	4611      	mov	r1, r2
 8005ee0:	6878      	ldr	r0, [r7, #4]
 8005ee2:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8005ee4:	2300      	movs	r3, #0
}
 8005ee6:	4618      	mov	r0, r3
 8005ee8:	3708      	adds	r7, #8
 8005eea:	46bd      	mov	sp, r7
 8005eec:	bd80      	pop	{r7, pc}

08005eee <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8005eee:	b480      	push	{r7}
 8005ef0:	b083      	sub	sp, #12
 8005ef2:	af00      	add	r7, sp, #0
 8005ef4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8005ef6:	2300      	movs	r3, #0
}
 8005ef8:	4618      	mov	r0, r3
 8005efa:	370c      	adds	r7, #12
 8005efc:	46bd      	mov	sp, r7
 8005efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f02:	4770      	bx	lr

08005f04 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8005f04:	b580      	push	{r7, lr}
 8005f06:	b084      	sub	sp, #16
 8005f08:	af00      	add	r7, sp, #0
 8005f0a:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 8005f0c:	2300      	movs	r3, #0
 8005f0e:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	2201      	movs	r2, #1
 8005f14:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8005f1e:	2b00      	cmp	r3, #0
 8005f20:	d00e      	beq.n	8005f40 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8005f28:	685b      	ldr	r3, [r3, #4]
 8005f2a:	687a      	ldr	r2, [r7, #4]
 8005f2c:	6852      	ldr	r2, [r2, #4]
 8005f2e:	b2d2      	uxtb	r2, r2
 8005f30:	4611      	mov	r1, r2
 8005f32:	6878      	ldr	r0, [r7, #4]
 8005f34:	4798      	blx	r3
 8005f36:	4603      	mov	r3, r0
 8005f38:	2b00      	cmp	r3, #0
 8005f3a:	d001      	beq.n	8005f40 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 8005f3c:	2303      	movs	r3, #3
 8005f3e:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8005f40:	7bfb      	ldrb	r3, [r7, #15]
}
 8005f42:	4618      	mov	r0, r3
 8005f44:	3710      	adds	r7, #16
 8005f46:	46bd      	mov	sp, r7
 8005f48:	bd80      	pop	{r7, pc}

08005f4a <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8005f4a:	b480      	push	{r7}
 8005f4c:	b083      	sub	sp, #12
 8005f4e:	af00      	add	r7, sp, #0
 8005f50:	6078      	str	r0, [r7, #4]
 8005f52:	460b      	mov	r3, r1
 8005f54:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8005f56:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8005f58:	4618      	mov	r0, r3
 8005f5a:	370c      	adds	r7, #12
 8005f5c:	46bd      	mov	sp, r7
 8005f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f62:	4770      	bx	lr

08005f64 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8005f64:	b480      	push	{r7}
 8005f66:	b083      	sub	sp, #12
 8005f68:	af00      	add	r7, sp, #0
 8005f6a:	6078      	str	r0, [r7, #4]
 8005f6c:	460b      	mov	r3, r1
 8005f6e:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8005f70:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8005f72:	4618      	mov	r0, r3
 8005f74:	370c      	adds	r7, #12
 8005f76:	46bd      	mov	sp, r7
 8005f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f7c:	4770      	bx	lr

08005f7e <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 8005f7e:	b580      	push	{r7, lr}
 8005f80:	b086      	sub	sp, #24
 8005f82:	af00      	add	r7, sp, #0
 8005f84:	6078      	str	r0, [r7, #4]
 8005f86:	460b      	mov	r3, r1
 8005f88:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 8005f92:	2300      	movs	r3, #0
 8005f94:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 8005f96:	68fb      	ldr	r3, [r7, #12]
 8005f98:	885b      	ldrh	r3, [r3, #2]
 8005f9a:	b29b      	uxth	r3, r3
 8005f9c:	68fa      	ldr	r2, [r7, #12]
 8005f9e:	7812      	ldrb	r2, [r2, #0]
 8005fa0:	4293      	cmp	r3, r2
 8005fa2:	d91f      	bls.n	8005fe4 <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 8005fa4:	68fb      	ldr	r3, [r7, #12]
 8005fa6:	781b      	ldrb	r3, [r3, #0]
 8005fa8:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 8005faa:	e013      	b.n	8005fd4 <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 8005fac:	f107 030a 	add.w	r3, r7, #10
 8005fb0:	4619      	mov	r1, r3
 8005fb2:	6978      	ldr	r0, [r7, #20]
 8005fb4:	f000 f81b 	bl	8005fee <USBD_GetNextDesc>
 8005fb8:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8005fba:	697b      	ldr	r3, [r7, #20]
 8005fbc:	785b      	ldrb	r3, [r3, #1]
 8005fbe:	2b05      	cmp	r3, #5
 8005fc0:	d108      	bne.n	8005fd4 <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 8005fc2:	697b      	ldr	r3, [r7, #20]
 8005fc4:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 8005fc6:	693b      	ldr	r3, [r7, #16]
 8005fc8:	789b      	ldrb	r3, [r3, #2]
 8005fca:	78fa      	ldrb	r2, [r7, #3]
 8005fcc:	429a      	cmp	r2, r3
 8005fce:	d008      	beq.n	8005fe2 <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 8005fd0:	2300      	movs	r3, #0
 8005fd2:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 8005fd4:	68fb      	ldr	r3, [r7, #12]
 8005fd6:	885b      	ldrh	r3, [r3, #2]
 8005fd8:	b29a      	uxth	r2, r3
 8005fda:	897b      	ldrh	r3, [r7, #10]
 8005fdc:	429a      	cmp	r2, r3
 8005fde:	d8e5      	bhi.n	8005fac <USBD_GetEpDesc+0x2e>
 8005fe0:	e000      	b.n	8005fe4 <USBD_GetEpDesc+0x66>
          break;
 8005fe2:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 8005fe4:	693b      	ldr	r3, [r7, #16]
}
 8005fe6:	4618      	mov	r0, r3
 8005fe8:	3718      	adds	r7, #24
 8005fea:	46bd      	mov	sp, r7
 8005fec:	bd80      	pop	{r7, pc}

08005fee <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8005fee:	b480      	push	{r7}
 8005ff0:	b085      	sub	sp, #20
 8005ff2:	af00      	add	r7, sp, #0
 8005ff4:	6078      	str	r0, [r7, #4]
 8005ff6:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 8005ffc:	683b      	ldr	r3, [r7, #0]
 8005ffe:	881b      	ldrh	r3, [r3, #0]
 8006000:	68fa      	ldr	r2, [r7, #12]
 8006002:	7812      	ldrb	r2, [r2, #0]
 8006004:	4413      	add	r3, r2
 8006006:	b29a      	uxth	r2, r3
 8006008:	683b      	ldr	r3, [r7, #0]
 800600a:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 800600c:	68fb      	ldr	r3, [r7, #12]
 800600e:	781b      	ldrb	r3, [r3, #0]
 8006010:	461a      	mov	r2, r3
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	4413      	add	r3, r2
 8006016:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8006018:	68fb      	ldr	r3, [r7, #12]
}
 800601a:	4618      	mov	r0, r3
 800601c:	3714      	adds	r7, #20
 800601e:	46bd      	mov	sp, r7
 8006020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006024:	4770      	bx	lr

08006026 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8006026:	b480      	push	{r7}
 8006028:	b087      	sub	sp, #28
 800602a:	af00      	add	r7, sp, #0
 800602c:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8006032:	697b      	ldr	r3, [r7, #20]
 8006034:	781b      	ldrb	r3, [r3, #0]
 8006036:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8006038:	697b      	ldr	r3, [r7, #20]
 800603a:	3301      	adds	r3, #1
 800603c:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800603e:	697b      	ldr	r3, [r7, #20]
 8006040:	781b      	ldrb	r3, [r3, #0]
 8006042:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8006044:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8006048:	021b      	lsls	r3, r3, #8
 800604a:	b21a      	sxth	r2, r3
 800604c:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8006050:	4313      	orrs	r3, r2
 8006052:	b21b      	sxth	r3, r3
 8006054:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8006056:	89fb      	ldrh	r3, [r7, #14]
}
 8006058:	4618      	mov	r0, r3
 800605a:	371c      	adds	r7, #28
 800605c:	46bd      	mov	sp, r7
 800605e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006062:	4770      	bx	lr

08006064 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006064:	b580      	push	{r7, lr}
 8006066:	b084      	sub	sp, #16
 8006068:	af00      	add	r7, sp, #0
 800606a:	6078      	str	r0, [r7, #4]
 800606c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800606e:	2300      	movs	r3, #0
 8006070:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8006072:	683b      	ldr	r3, [r7, #0]
 8006074:	781b      	ldrb	r3, [r3, #0]
 8006076:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800607a:	2b40      	cmp	r3, #64	@ 0x40
 800607c:	d005      	beq.n	800608a <USBD_StdDevReq+0x26>
 800607e:	2b40      	cmp	r3, #64	@ 0x40
 8006080:	d857      	bhi.n	8006132 <USBD_StdDevReq+0xce>
 8006082:	2b00      	cmp	r3, #0
 8006084:	d00f      	beq.n	80060a6 <USBD_StdDevReq+0x42>
 8006086:	2b20      	cmp	r3, #32
 8006088:	d153      	bne.n	8006132 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	32ae      	adds	r2, #174	@ 0xae
 8006094:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006098:	689b      	ldr	r3, [r3, #8]
 800609a:	6839      	ldr	r1, [r7, #0]
 800609c:	6878      	ldr	r0, [r7, #4]
 800609e:	4798      	blx	r3
 80060a0:	4603      	mov	r3, r0
 80060a2:	73fb      	strb	r3, [r7, #15]
      break;
 80060a4:	e04a      	b.n	800613c <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80060a6:	683b      	ldr	r3, [r7, #0]
 80060a8:	785b      	ldrb	r3, [r3, #1]
 80060aa:	2b09      	cmp	r3, #9
 80060ac:	d83b      	bhi.n	8006126 <USBD_StdDevReq+0xc2>
 80060ae:	a201      	add	r2, pc, #4	@ (adr r2, 80060b4 <USBD_StdDevReq+0x50>)
 80060b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80060b4:	08006109 	.word	0x08006109
 80060b8:	0800611d 	.word	0x0800611d
 80060bc:	08006127 	.word	0x08006127
 80060c0:	08006113 	.word	0x08006113
 80060c4:	08006127 	.word	0x08006127
 80060c8:	080060e7 	.word	0x080060e7
 80060cc:	080060dd 	.word	0x080060dd
 80060d0:	08006127 	.word	0x08006127
 80060d4:	080060ff 	.word	0x080060ff
 80060d8:	080060f1 	.word	0x080060f1
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 80060dc:	6839      	ldr	r1, [r7, #0]
 80060de:	6878      	ldr	r0, [r7, #4]
 80060e0:	f000 fa3c 	bl	800655c <USBD_GetDescriptor>
          break;
 80060e4:	e024      	b.n	8006130 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 80060e6:	6839      	ldr	r1, [r7, #0]
 80060e8:	6878      	ldr	r0, [r7, #4]
 80060ea:	f000 fbcb 	bl	8006884 <USBD_SetAddress>
          break;
 80060ee:	e01f      	b.n	8006130 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 80060f0:	6839      	ldr	r1, [r7, #0]
 80060f2:	6878      	ldr	r0, [r7, #4]
 80060f4:	f000 fc0a 	bl	800690c <USBD_SetConfig>
 80060f8:	4603      	mov	r3, r0
 80060fa:	73fb      	strb	r3, [r7, #15]
          break;
 80060fc:	e018      	b.n	8006130 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 80060fe:	6839      	ldr	r1, [r7, #0]
 8006100:	6878      	ldr	r0, [r7, #4]
 8006102:	f000 fcad 	bl	8006a60 <USBD_GetConfig>
          break;
 8006106:	e013      	b.n	8006130 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8006108:	6839      	ldr	r1, [r7, #0]
 800610a:	6878      	ldr	r0, [r7, #4]
 800610c:	f000 fcde 	bl	8006acc <USBD_GetStatus>
          break;
 8006110:	e00e      	b.n	8006130 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8006112:	6839      	ldr	r1, [r7, #0]
 8006114:	6878      	ldr	r0, [r7, #4]
 8006116:	f000 fd0d 	bl	8006b34 <USBD_SetFeature>
          break;
 800611a:	e009      	b.n	8006130 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800611c:	6839      	ldr	r1, [r7, #0]
 800611e:	6878      	ldr	r0, [r7, #4]
 8006120:	f000 fd31 	bl	8006b86 <USBD_ClrFeature>
          break;
 8006124:	e004      	b.n	8006130 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 8006126:	6839      	ldr	r1, [r7, #0]
 8006128:	6878      	ldr	r0, [r7, #4]
 800612a:	f000 fd88 	bl	8006c3e <USBD_CtlError>
          break;
 800612e:	bf00      	nop
      }
      break;
 8006130:	e004      	b.n	800613c <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 8006132:	6839      	ldr	r1, [r7, #0]
 8006134:	6878      	ldr	r0, [r7, #4]
 8006136:	f000 fd82 	bl	8006c3e <USBD_CtlError>
      break;
 800613a:	bf00      	nop
  }

  return ret;
 800613c:	7bfb      	ldrb	r3, [r7, #15]
}
 800613e:	4618      	mov	r0, r3
 8006140:	3710      	adds	r7, #16
 8006142:	46bd      	mov	sp, r7
 8006144:	bd80      	pop	{r7, pc}
 8006146:	bf00      	nop

08006148 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006148:	b580      	push	{r7, lr}
 800614a:	b084      	sub	sp, #16
 800614c:	af00      	add	r7, sp, #0
 800614e:	6078      	str	r0, [r7, #4]
 8006150:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8006152:	2300      	movs	r3, #0
 8006154:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8006156:	683b      	ldr	r3, [r7, #0]
 8006158:	781b      	ldrb	r3, [r3, #0]
 800615a:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800615e:	2b40      	cmp	r3, #64	@ 0x40
 8006160:	d005      	beq.n	800616e <USBD_StdItfReq+0x26>
 8006162:	2b40      	cmp	r3, #64	@ 0x40
 8006164:	d852      	bhi.n	800620c <USBD_StdItfReq+0xc4>
 8006166:	2b00      	cmp	r3, #0
 8006168:	d001      	beq.n	800616e <USBD_StdItfReq+0x26>
 800616a:	2b20      	cmp	r3, #32
 800616c:	d14e      	bne.n	800620c <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006174:	b2db      	uxtb	r3, r3
 8006176:	3b01      	subs	r3, #1
 8006178:	2b02      	cmp	r3, #2
 800617a:	d840      	bhi.n	80061fe <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800617c:	683b      	ldr	r3, [r7, #0]
 800617e:	889b      	ldrh	r3, [r3, #4]
 8006180:	b2db      	uxtb	r3, r3
 8006182:	2b01      	cmp	r3, #1
 8006184:	d836      	bhi.n	80061f4 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 8006186:	683b      	ldr	r3, [r7, #0]
 8006188:	889b      	ldrh	r3, [r3, #4]
 800618a:	b2db      	uxtb	r3, r3
 800618c:	4619      	mov	r1, r3
 800618e:	6878      	ldr	r0, [r7, #4]
 8006190:	f7ff fedb 	bl	8005f4a <USBD_CoreFindIF>
 8006194:	4603      	mov	r3, r0
 8006196:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8006198:	7bbb      	ldrb	r3, [r7, #14]
 800619a:	2bff      	cmp	r3, #255	@ 0xff
 800619c:	d01d      	beq.n	80061da <USBD_StdItfReq+0x92>
 800619e:	7bbb      	ldrb	r3, [r7, #14]
 80061a0:	2b00      	cmp	r3, #0
 80061a2:	d11a      	bne.n	80061da <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 80061a4:	7bba      	ldrb	r2, [r7, #14]
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	32ae      	adds	r2, #174	@ 0xae
 80061aa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80061ae:	689b      	ldr	r3, [r3, #8]
 80061b0:	2b00      	cmp	r3, #0
 80061b2:	d00f      	beq.n	80061d4 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 80061b4:	7bba      	ldrb	r2, [r7, #14]
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 80061bc:	7bba      	ldrb	r2, [r7, #14]
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	32ae      	adds	r2, #174	@ 0xae
 80061c2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80061c6:	689b      	ldr	r3, [r3, #8]
 80061c8:	6839      	ldr	r1, [r7, #0]
 80061ca:	6878      	ldr	r0, [r7, #4]
 80061cc:	4798      	blx	r3
 80061ce:	4603      	mov	r3, r0
 80061d0:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 80061d2:	e004      	b.n	80061de <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 80061d4:	2303      	movs	r3, #3
 80061d6:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 80061d8:	e001      	b.n	80061de <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 80061da:	2303      	movs	r3, #3
 80061dc:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 80061de:	683b      	ldr	r3, [r7, #0]
 80061e0:	88db      	ldrh	r3, [r3, #6]
 80061e2:	2b00      	cmp	r3, #0
 80061e4:	d110      	bne.n	8006208 <USBD_StdItfReq+0xc0>
 80061e6:	7bfb      	ldrb	r3, [r7, #15]
 80061e8:	2b00      	cmp	r3, #0
 80061ea:	d10d      	bne.n	8006208 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 80061ec:	6878      	ldr	r0, [r7, #4]
 80061ee:	f000 fdfd 	bl	8006dec <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 80061f2:	e009      	b.n	8006208 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 80061f4:	6839      	ldr	r1, [r7, #0]
 80061f6:	6878      	ldr	r0, [r7, #4]
 80061f8:	f000 fd21 	bl	8006c3e <USBD_CtlError>
          break;
 80061fc:	e004      	b.n	8006208 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 80061fe:	6839      	ldr	r1, [r7, #0]
 8006200:	6878      	ldr	r0, [r7, #4]
 8006202:	f000 fd1c 	bl	8006c3e <USBD_CtlError>
          break;
 8006206:	e000      	b.n	800620a <USBD_StdItfReq+0xc2>
          break;
 8006208:	bf00      	nop
      }
      break;
 800620a:	e004      	b.n	8006216 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 800620c:	6839      	ldr	r1, [r7, #0]
 800620e:	6878      	ldr	r0, [r7, #4]
 8006210:	f000 fd15 	bl	8006c3e <USBD_CtlError>
      break;
 8006214:	bf00      	nop
  }

  return ret;
 8006216:	7bfb      	ldrb	r3, [r7, #15]
}
 8006218:	4618      	mov	r0, r3
 800621a:	3710      	adds	r7, #16
 800621c:	46bd      	mov	sp, r7
 800621e:	bd80      	pop	{r7, pc}

08006220 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006220:	b580      	push	{r7, lr}
 8006222:	b084      	sub	sp, #16
 8006224:	af00      	add	r7, sp, #0
 8006226:	6078      	str	r0, [r7, #4]
 8006228:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 800622a:	2300      	movs	r3, #0
 800622c:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 800622e:	683b      	ldr	r3, [r7, #0]
 8006230:	889b      	ldrh	r3, [r3, #4]
 8006232:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8006234:	683b      	ldr	r3, [r7, #0]
 8006236:	781b      	ldrb	r3, [r3, #0]
 8006238:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800623c:	2b40      	cmp	r3, #64	@ 0x40
 800623e:	d007      	beq.n	8006250 <USBD_StdEPReq+0x30>
 8006240:	2b40      	cmp	r3, #64	@ 0x40
 8006242:	f200 817f 	bhi.w	8006544 <USBD_StdEPReq+0x324>
 8006246:	2b00      	cmp	r3, #0
 8006248:	d02a      	beq.n	80062a0 <USBD_StdEPReq+0x80>
 800624a:	2b20      	cmp	r3, #32
 800624c:	f040 817a 	bne.w	8006544 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 8006250:	7bbb      	ldrb	r3, [r7, #14]
 8006252:	4619      	mov	r1, r3
 8006254:	6878      	ldr	r0, [r7, #4]
 8006256:	f7ff fe85 	bl	8005f64 <USBD_CoreFindEP>
 800625a:	4603      	mov	r3, r0
 800625c:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800625e:	7b7b      	ldrb	r3, [r7, #13]
 8006260:	2bff      	cmp	r3, #255	@ 0xff
 8006262:	f000 8174 	beq.w	800654e <USBD_StdEPReq+0x32e>
 8006266:	7b7b      	ldrb	r3, [r7, #13]
 8006268:	2b00      	cmp	r3, #0
 800626a:	f040 8170 	bne.w	800654e <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 800626e:	7b7a      	ldrb	r2, [r7, #13]
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 8006276:	7b7a      	ldrb	r2, [r7, #13]
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	32ae      	adds	r2, #174	@ 0xae
 800627c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006280:	689b      	ldr	r3, [r3, #8]
 8006282:	2b00      	cmp	r3, #0
 8006284:	f000 8163 	beq.w	800654e <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 8006288:	7b7a      	ldrb	r2, [r7, #13]
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	32ae      	adds	r2, #174	@ 0xae
 800628e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006292:	689b      	ldr	r3, [r3, #8]
 8006294:	6839      	ldr	r1, [r7, #0]
 8006296:	6878      	ldr	r0, [r7, #4]
 8006298:	4798      	blx	r3
 800629a:	4603      	mov	r3, r0
 800629c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800629e:	e156      	b.n	800654e <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80062a0:	683b      	ldr	r3, [r7, #0]
 80062a2:	785b      	ldrb	r3, [r3, #1]
 80062a4:	2b03      	cmp	r3, #3
 80062a6:	d008      	beq.n	80062ba <USBD_StdEPReq+0x9a>
 80062a8:	2b03      	cmp	r3, #3
 80062aa:	f300 8145 	bgt.w	8006538 <USBD_StdEPReq+0x318>
 80062ae:	2b00      	cmp	r3, #0
 80062b0:	f000 809b 	beq.w	80063ea <USBD_StdEPReq+0x1ca>
 80062b4:	2b01      	cmp	r3, #1
 80062b6:	d03c      	beq.n	8006332 <USBD_StdEPReq+0x112>
 80062b8:	e13e      	b.n	8006538 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80062c0:	b2db      	uxtb	r3, r3
 80062c2:	2b02      	cmp	r3, #2
 80062c4:	d002      	beq.n	80062cc <USBD_StdEPReq+0xac>
 80062c6:	2b03      	cmp	r3, #3
 80062c8:	d016      	beq.n	80062f8 <USBD_StdEPReq+0xd8>
 80062ca:	e02c      	b.n	8006326 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80062cc:	7bbb      	ldrb	r3, [r7, #14]
 80062ce:	2b00      	cmp	r3, #0
 80062d0:	d00d      	beq.n	80062ee <USBD_StdEPReq+0xce>
 80062d2:	7bbb      	ldrb	r3, [r7, #14]
 80062d4:	2b80      	cmp	r3, #128	@ 0x80
 80062d6:	d00a      	beq.n	80062ee <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 80062d8:	7bbb      	ldrb	r3, [r7, #14]
 80062da:	4619      	mov	r1, r3
 80062dc:	6878      	ldr	r0, [r7, #4]
 80062de:	f001 fa79 	bl	80077d4 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 80062e2:	2180      	movs	r1, #128	@ 0x80
 80062e4:	6878      	ldr	r0, [r7, #4]
 80062e6:	f001 fa75 	bl	80077d4 <USBD_LL_StallEP>
 80062ea:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80062ec:	e020      	b.n	8006330 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 80062ee:	6839      	ldr	r1, [r7, #0]
 80062f0:	6878      	ldr	r0, [r7, #4]
 80062f2:	f000 fca4 	bl	8006c3e <USBD_CtlError>
              break;
 80062f6:	e01b      	b.n	8006330 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 80062f8:	683b      	ldr	r3, [r7, #0]
 80062fa:	885b      	ldrh	r3, [r3, #2]
 80062fc:	2b00      	cmp	r3, #0
 80062fe:	d10e      	bne.n	800631e <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8006300:	7bbb      	ldrb	r3, [r7, #14]
 8006302:	2b00      	cmp	r3, #0
 8006304:	d00b      	beq.n	800631e <USBD_StdEPReq+0xfe>
 8006306:	7bbb      	ldrb	r3, [r7, #14]
 8006308:	2b80      	cmp	r3, #128	@ 0x80
 800630a:	d008      	beq.n	800631e <USBD_StdEPReq+0xfe>
 800630c:	683b      	ldr	r3, [r7, #0]
 800630e:	88db      	ldrh	r3, [r3, #6]
 8006310:	2b00      	cmp	r3, #0
 8006312:	d104      	bne.n	800631e <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8006314:	7bbb      	ldrb	r3, [r7, #14]
 8006316:	4619      	mov	r1, r3
 8006318:	6878      	ldr	r0, [r7, #4]
 800631a:	f001 fa5b 	bl	80077d4 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800631e:	6878      	ldr	r0, [r7, #4]
 8006320:	f000 fd64 	bl	8006dec <USBD_CtlSendStatus>

              break;
 8006324:	e004      	b.n	8006330 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 8006326:	6839      	ldr	r1, [r7, #0]
 8006328:	6878      	ldr	r0, [r7, #4]
 800632a:	f000 fc88 	bl	8006c3e <USBD_CtlError>
              break;
 800632e:	bf00      	nop
          }
          break;
 8006330:	e107      	b.n	8006542 <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006338:	b2db      	uxtb	r3, r3
 800633a:	2b02      	cmp	r3, #2
 800633c:	d002      	beq.n	8006344 <USBD_StdEPReq+0x124>
 800633e:	2b03      	cmp	r3, #3
 8006340:	d016      	beq.n	8006370 <USBD_StdEPReq+0x150>
 8006342:	e04b      	b.n	80063dc <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8006344:	7bbb      	ldrb	r3, [r7, #14]
 8006346:	2b00      	cmp	r3, #0
 8006348:	d00d      	beq.n	8006366 <USBD_StdEPReq+0x146>
 800634a:	7bbb      	ldrb	r3, [r7, #14]
 800634c:	2b80      	cmp	r3, #128	@ 0x80
 800634e:	d00a      	beq.n	8006366 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8006350:	7bbb      	ldrb	r3, [r7, #14]
 8006352:	4619      	mov	r1, r3
 8006354:	6878      	ldr	r0, [r7, #4]
 8006356:	f001 fa3d 	bl	80077d4 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800635a:	2180      	movs	r1, #128	@ 0x80
 800635c:	6878      	ldr	r0, [r7, #4]
 800635e:	f001 fa39 	bl	80077d4 <USBD_LL_StallEP>
 8006362:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8006364:	e040      	b.n	80063e8 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 8006366:	6839      	ldr	r1, [r7, #0]
 8006368:	6878      	ldr	r0, [r7, #4]
 800636a:	f000 fc68 	bl	8006c3e <USBD_CtlError>
              break;
 800636e:	e03b      	b.n	80063e8 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8006370:	683b      	ldr	r3, [r7, #0]
 8006372:	885b      	ldrh	r3, [r3, #2]
 8006374:	2b00      	cmp	r3, #0
 8006376:	d136      	bne.n	80063e6 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8006378:	7bbb      	ldrb	r3, [r7, #14]
 800637a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800637e:	2b00      	cmp	r3, #0
 8006380:	d004      	beq.n	800638c <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8006382:	7bbb      	ldrb	r3, [r7, #14]
 8006384:	4619      	mov	r1, r3
 8006386:	6878      	ldr	r0, [r7, #4]
 8006388:	f001 fa5a 	bl	8007840 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800638c:	6878      	ldr	r0, [r7, #4]
 800638e:	f000 fd2d 	bl	8006dec <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 8006392:	7bbb      	ldrb	r3, [r7, #14]
 8006394:	4619      	mov	r1, r3
 8006396:	6878      	ldr	r0, [r7, #4]
 8006398:	f7ff fde4 	bl	8005f64 <USBD_CoreFindEP>
 800639c:	4603      	mov	r3, r0
 800639e:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80063a0:	7b7b      	ldrb	r3, [r7, #13]
 80063a2:	2bff      	cmp	r3, #255	@ 0xff
 80063a4:	d01f      	beq.n	80063e6 <USBD_StdEPReq+0x1c6>
 80063a6:	7b7b      	ldrb	r3, [r7, #13]
 80063a8:	2b00      	cmp	r3, #0
 80063aa:	d11c      	bne.n	80063e6 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 80063ac:	7b7a      	ldrb	r2, [r7, #13]
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 80063b4:	7b7a      	ldrb	r2, [r7, #13]
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	32ae      	adds	r2, #174	@ 0xae
 80063ba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80063be:	689b      	ldr	r3, [r3, #8]
 80063c0:	2b00      	cmp	r3, #0
 80063c2:	d010      	beq.n	80063e6 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 80063c4:	7b7a      	ldrb	r2, [r7, #13]
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	32ae      	adds	r2, #174	@ 0xae
 80063ca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80063ce:	689b      	ldr	r3, [r3, #8]
 80063d0:	6839      	ldr	r1, [r7, #0]
 80063d2:	6878      	ldr	r0, [r7, #4]
 80063d4:	4798      	blx	r3
 80063d6:	4603      	mov	r3, r0
 80063d8:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 80063da:	e004      	b.n	80063e6 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 80063dc:	6839      	ldr	r1, [r7, #0]
 80063de:	6878      	ldr	r0, [r7, #4]
 80063e0:	f000 fc2d 	bl	8006c3e <USBD_CtlError>
              break;
 80063e4:	e000      	b.n	80063e8 <USBD_StdEPReq+0x1c8>
              break;
 80063e6:	bf00      	nop
          }
          break;
 80063e8:	e0ab      	b.n	8006542 <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80063f0:	b2db      	uxtb	r3, r3
 80063f2:	2b02      	cmp	r3, #2
 80063f4:	d002      	beq.n	80063fc <USBD_StdEPReq+0x1dc>
 80063f6:	2b03      	cmp	r3, #3
 80063f8:	d032      	beq.n	8006460 <USBD_StdEPReq+0x240>
 80063fa:	e097      	b.n	800652c <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80063fc:	7bbb      	ldrb	r3, [r7, #14]
 80063fe:	2b00      	cmp	r3, #0
 8006400:	d007      	beq.n	8006412 <USBD_StdEPReq+0x1f2>
 8006402:	7bbb      	ldrb	r3, [r7, #14]
 8006404:	2b80      	cmp	r3, #128	@ 0x80
 8006406:	d004      	beq.n	8006412 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 8006408:	6839      	ldr	r1, [r7, #0]
 800640a:	6878      	ldr	r0, [r7, #4]
 800640c:	f000 fc17 	bl	8006c3e <USBD_CtlError>
                break;
 8006410:	e091      	b.n	8006536 <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8006412:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006416:	2b00      	cmp	r3, #0
 8006418:	da0b      	bge.n	8006432 <USBD_StdEPReq+0x212>
 800641a:	7bbb      	ldrb	r3, [r7, #14]
 800641c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8006420:	4613      	mov	r3, r2
 8006422:	009b      	lsls	r3, r3, #2
 8006424:	4413      	add	r3, r2
 8006426:	009b      	lsls	r3, r3, #2
 8006428:	3310      	adds	r3, #16
 800642a:	687a      	ldr	r2, [r7, #4]
 800642c:	4413      	add	r3, r2
 800642e:	3304      	adds	r3, #4
 8006430:	e00b      	b.n	800644a <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8006432:	7bbb      	ldrb	r3, [r7, #14]
 8006434:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8006438:	4613      	mov	r3, r2
 800643a:	009b      	lsls	r3, r3, #2
 800643c:	4413      	add	r3, r2
 800643e:	009b      	lsls	r3, r3, #2
 8006440:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8006444:	687a      	ldr	r2, [r7, #4]
 8006446:	4413      	add	r3, r2
 8006448:	3304      	adds	r3, #4
 800644a:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800644c:	68bb      	ldr	r3, [r7, #8]
 800644e:	2200      	movs	r2, #0
 8006450:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8006452:	68bb      	ldr	r3, [r7, #8]
 8006454:	2202      	movs	r2, #2
 8006456:	4619      	mov	r1, r3
 8006458:	6878      	ldr	r0, [r7, #4]
 800645a:	f000 fc6d 	bl	8006d38 <USBD_CtlSendData>
              break;
 800645e:	e06a      	b.n	8006536 <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8006460:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006464:	2b00      	cmp	r3, #0
 8006466:	da11      	bge.n	800648c <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8006468:	7bbb      	ldrb	r3, [r7, #14]
 800646a:	f003 020f 	and.w	r2, r3, #15
 800646e:	6879      	ldr	r1, [r7, #4]
 8006470:	4613      	mov	r3, r2
 8006472:	009b      	lsls	r3, r3, #2
 8006474:	4413      	add	r3, r2
 8006476:	009b      	lsls	r3, r3, #2
 8006478:	440b      	add	r3, r1
 800647a:	3324      	adds	r3, #36	@ 0x24
 800647c:	881b      	ldrh	r3, [r3, #0]
 800647e:	2b00      	cmp	r3, #0
 8006480:	d117      	bne.n	80064b2 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8006482:	6839      	ldr	r1, [r7, #0]
 8006484:	6878      	ldr	r0, [r7, #4]
 8006486:	f000 fbda 	bl	8006c3e <USBD_CtlError>
                  break;
 800648a:	e054      	b.n	8006536 <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800648c:	7bbb      	ldrb	r3, [r7, #14]
 800648e:	f003 020f 	and.w	r2, r3, #15
 8006492:	6879      	ldr	r1, [r7, #4]
 8006494:	4613      	mov	r3, r2
 8006496:	009b      	lsls	r3, r3, #2
 8006498:	4413      	add	r3, r2
 800649a:	009b      	lsls	r3, r3, #2
 800649c:	440b      	add	r3, r1
 800649e:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 80064a2:	881b      	ldrh	r3, [r3, #0]
 80064a4:	2b00      	cmp	r3, #0
 80064a6:	d104      	bne.n	80064b2 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 80064a8:	6839      	ldr	r1, [r7, #0]
 80064aa:	6878      	ldr	r0, [r7, #4]
 80064ac:	f000 fbc7 	bl	8006c3e <USBD_CtlError>
                  break;
 80064b0:	e041      	b.n	8006536 <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80064b2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80064b6:	2b00      	cmp	r3, #0
 80064b8:	da0b      	bge.n	80064d2 <USBD_StdEPReq+0x2b2>
 80064ba:	7bbb      	ldrb	r3, [r7, #14]
 80064bc:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80064c0:	4613      	mov	r3, r2
 80064c2:	009b      	lsls	r3, r3, #2
 80064c4:	4413      	add	r3, r2
 80064c6:	009b      	lsls	r3, r3, #2
 80064c8:	3310      	adds	r3, #16
 80064ca:	687a      	ldr	r2, [r7, #4]
 80064cc:	4413      	add	r3, r2
 80064ce:	3304      	adds	r3, #4
 80064d0:	e00b      	b.n	80064ea <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80064d2:	7bbb      	ldrb	r3, [r7, #14]
 80064d4:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80064d8:	4613      	mov	r3, r2
 80064da:	009b      	lsls	r3, r3, #2
 80064dc:	4413      	add	r3, r2
 80064de:	009b      	lsls	r3, r3, #2
 80064e0:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80064e4:	687a      	ldr	r2, [r7, #4]
 80064e6:	4413      	add	r3, r2
 80064e8:	3304      	adds	r3, #4
 80064ea:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 80064ec:	7bbb      	ldrb	r3, [r7, #14]
 80064ee:	2b00      	cmp	r3, #0
 80064f0:	d002      	beq.n	80064f8 <USBD_StdEPReq+0x2d8>
 80064f2:	7bbb      	ldrb	r3, [r7, #14]
 80064f4:	2b80      	cmp	r3, #128	@ 0x80
 80064f6:	d103      	bne.n	8006500 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 80064f8:	68bb      	ldr	r3, [r7, #8]
 80064fa:	2200      	movs	r2, #0
 80064fc:	601a      	str	r2, [r3, #0]
 80064fe:	e00e      	b.n	800651e <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8006500:	7bbb      	ldrb	r3, [r7, #14]
 8006502:	4619      	mov	r1, r3
 8006504:	6878      	ldr	r0, [r7, #4]
 8006506:	f001 f9d1 	bl	80078ac <USBD_LL_IsStallEP>
 800650a:	4603      	mov	r3, r0
 800650c:	2b00      	cmp	r3, #0
 800650e:	d003      	beq.n	8006518 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 8006510:	68bb      	ldr	r3, [r7, #8]
 8006512:	2201      	movs	r2, #1
 8006514:	601a      	str	r2, [r3, #0]
 8006516:	e002      	b.n	800651e <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 8006518:	68bb      	ldr	r3, [r7, #8]
 800651a:	2200      	movs	r2, #0
 800651c:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800651e:	68bb      	ldr	r3, [r7, #8]
 8006520:	2202      	movs	r2, #2
 8006522:	4619      	mov	r1, r3
 8006524:	6878      	ldr	r0, [r7, #4]
 8006526:	f000 fc07 	bl	8006d38 <USBD_CtlSendData>
              break;
 800652a:	e004      	b.n	8006536 <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 800652c:	6839      	ldr	r1, [r7, #0]
 800652e:	6878      	ldr	r0, [r7, #4]
 8006530:	f000 fb85 	bl	8006c3e <USBD_CtlError>
              break;
 8006534:	bf00      	nop
          }
          break;
 8006536:	e004      	b.n	8006542 <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 8006538:	6839      	ldr	r1, [r7, #0]
 800653a:	6878      	ldr	r0, [r7, #4]
 800653c:	f000 fb7f 	bl	8006c3e <USBD_CtlError>
          break;
 8006540:	bf00      	nop
      }
      break;
 8006542:	e005      	b.n	8006550 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 8006544:	6839      	ldr	r1, [r7, #0]
 8006546:	6878      	ldr	r0, [r7, #4]
 8006548:	f000 fb79 	bl	8006c3e <USBD_CtlError>
      break;
 800654c:	e000      	b.n	8006550 <USBD_StdEPReq+0x330>
      break;
 800654e:	bf00      	nop
  }

  return ret;
 8006550:	7bfb      	ldrb	r3, [r7, #15]
}
 8006552:	4618      	mov	r0, r3
 8006554:	3710      	adds	r7, #16
 8006556:	46bd      	mov	sp, r7
 8006558:	bd80      	pop	{r7, pc}
	...

0800655c <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800655c:	b580      	push	{r7, lr}
 800655e:	b084      	sub	sp, #16
 8006560:	af00      	add	r7, sp, #0
 8006562:	6078      	str	r0, [r7, #4]
 8006564:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8006566:	2300      	movs	r3, #0
 8006568:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800656a:	2300      	movs	r3, #0
 800656c:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800656e:	2300      	movs	r3, #0
 8006570:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8006572:	683b      	ldr	r3, [r7, #0]
 8006574:	885b      	ldrh	r3, [r3, #2]
 8006576:	0a1b      	lsrs	r3, r3, #8
 8006578:	b29b      	uxth	r3, r3
 800657a:	3b01      	subs	r3, #1
 800657c:	2b0e      	cmp	r3, #14
 800657e:	f200 8152 	bhi.w	8006826 <USBD_GetDescriptor+0x2ca>
 8006582:	a201      	add	r2, pc, #4	@ (adr r2, 8006588 <USBD_GetDescriptor+0x2c>)
 8006584:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006588:	080065f9 	.word	0x080065f9
 800658c:	08006611 	.word	0x08006611
 8006590:	08006651 	.word	0x08006651
 8006594:	08006827 	.word	0x08006827
 8006598:	08006827 	.word	0x08006827
 800659c:	080067c7 	.word	0x080067c7
 80065a0:	080067f3 	.word	0x080067f3
 80065a4:	08006827 	.word	0x08006827
 80065a8:	08006827 	.word	0x08006827
 80065ac:	08006827 	.word	0x08006827
 80065b0:	08006827 	.word	0x08006827
 80065b4:	08006827 	.word	0x08006827
 80065b8:	08006827 	.word	0x08006827
 80065bc:	08006827 	.word	0x08006827
 80065c0:	080065c5 	.word	0x080065c5
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80065ca:	69db      	ldr	r3, [r3, #28]
 80065cc:	2b00      	cmp	r3, #0
 80065ce:	d00b      	beq.n	80065e8 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80065d6:	69db      	ldr	r3, [r3, #28]
 80065d8:	687a      	ldr	r2, [r7, #4]
 80065da:	7c12      	ldrb	r2, [r2, #16]
 80065dc:	f107 0108 	add.w	r1, r7, #8
 80065e0:	4610      	mov	r0, r2
 80065e2:	4798      	blx	r3
 80065e4:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80065e6:	e126      	b.n	8006836 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 80065e8:	6839      	ldr	r1, [r7, #0]
 80065ea:	6878      	ldr	r0, [r7, #4]
 80065ec:	f000 fb27 	bl	8006c3e <USBD_CtlError>
        err++;
 80065f0:	7afb      	ldrb	r3, [r7, #11]
 80065f2:	3301      	adds	r3, #1
 80065f4:	72fb      	strb	r3, [r7, #11]
      break;
 80065f6:	e11e      	b.n	8006836 <USBD_GetDescriptor+0x2da>
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	687a      	ldr	r2, [r7, #4]
 8006602:	7c12      	ldrb	r2, [r2, #16]
 8006604:	f107 0108 	add.w	r1, r7, #8
 8006608:	4610      	mov	r0, r2
 800660a:	4798      	blx	r3
 800660c:	60f8      	str	r0, [r7, #12]
      break;
 800660e:	e112      	b.n	8006836 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	7c1b      	ldrb	r3, [r3, #16]
 8006614:	2b00      	cmp	r3, #0
 8006616:	d10d      	bne.n	8006634 <USBD_GetDescriptor+0xd8>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800661e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006620:	f107 0208 	add.w	r2, r7, #8
 8006624:	4610      	mov	r0, r2
 8006626:	4798      	blx	r3
 8006628:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800662a:	68fb      	ldr	r3, [r7, #12]
 800662c:	3301      	adds	r3, #1
 800662e:	2202      	movs	r2, #2
 8006630:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8006632:	e100      	b.n	8006836 <USBD_GetDescriptor+0x2da>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800663a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800663c:	f107 0208 	add.w	r2, r7, #8
 8006640:	4610      	mov	r0, r2
 8006642:	4798      	blx	r3
 8006644:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8006646:	68fb      	ldr	r3, [r7, #12]
 8006648:	3301      	adds	r3, #1
 800664a:	2202      	movs	r2, #2
 800664c:	701a      	strb	r2, [r3, #0]
      break;
 800664e:	e0f2      	b.n	8006836 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8006650:	683b      	ldr	r3, [r7, #0]
 8006652:	885b      	ldrh	r3, [r3, #2]
 8006654:	b2db      	uxtb	r3, r3
 8006656:	2b05      	cmp	r3, #5
 8006658:	f200 80ac 	bhi.w	80067b4 <USBD_GetDescriptor+0x258>
 800665c:	a201      	add	r2, pc, #4	@ (adr r2, 8006664 <USBD_GetDescriptor+0x108>)
 800665e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006662:	bf00      	nop
 8006664:	0800667d 	.word	0x0800667d
 8006668:	080066b1 	.word	0x080066b1
 800666c:	080066e5 	.word	0x080066e5
 8006670:	08006719 	.word	0x08006719
 8006674:	0800674d 	.word	0x0800674d
 8006678:	08006781 	.word	0x08006781
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006682:	685b      	ldr	r3, [r3, #4]
 8006684:	2b00      	cmp	r3, #0
 8006686:	d00b      	beq.n	80066a0 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800668e:	685b      	ldr	r3, [r3, #4]
 8006690:	687a      	ldr	r2, [r7, #4]
 8006692:	7c12      	ldrb	r2, [r2, #16]
 8006694:	f107 0108 	add.w	r1, r7, #8
 8006698:	4610      	mov	r0, r2
 800669a:	4798      	blx	r3
 800669c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800669e:	e091      	b.n	80067c4 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80066a0:	6839      	ldr	r1, [r7, #0]
 80066a2:	6878      	ldr	r0, [r7, #4]
 80066a4:	f000 facb 	bl	8006c3e <USBD_CtlError>
            err++;
 80066a8:	7afb      	ldrb	r3, [r7, #11]
 80066aa:	3301      	adds	r3, #1
 80066ac:	72fb      	strb	r3, [r7, #11]
          break;
 80066ae:	e089      	b.n	80067c4 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80066b6:	689b      	ldr	r3, [r3, #8]
 80066b8:	2b00      	cmp	r3, #0
 80066ba:	d00b      	beq.n	80066d4 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80066c2:	689b      	ldr	r3, [r3, #8]
 80066c4:	687a      	ldr	r2, [r7, #4]
 80066c6:	7c12      	ldrb	r2, [r2, #16]
 80066c8:	f107 0108 	add.w	r1, r7, #8
 80066cc:	4610      	mov	r0, r2
 80066ce:	4798      	blx	r3
 80066d0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80066d2:	e077      	b.n	80067c4 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80066d4:	6839      	ldr	r1, [r7, #0]
 80066d6:	6878      	ldr	r0, [r7, #4]
 80066d8:	f000 fab1 	bl	8006c3e <USBD_CtlError>
            err++;
 80066dc:	7afb      	ldrb	r3, [r7, #11]
 80066de:	3301      	adds	r3, #1
 80066e0:	72fb      	strb	r3, [r7, #11]
          break;
 80066e2:	e06f      	b.n	80067c4 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80066ea:	68db      	ldr	r3, [r3, #12]
 80066ec:	2b00      	cmp	r3, #0
 80066ee:	d00b      	beq.n	8006708 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80066f6:	68db      	ldr	r3, [r3, #12]
 80066f8:	687a      	ldr	r2, [r7, #4]
 80066fa:	7c12      	ldrb	r2, [r2, #16]
 80066fc:	f107 0108 	add.w	r1, r7, #8
 8006700:	4610      	mov	r0, r2
 8006702:	4798      	blx	r3
 8006704:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006706:	e05d      	b.n	80067c4 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8006708:	6839      	ldr	r1, [r7, #0]
 800670a:	6878      	ldr	r0, [r7, #4]
 800670c:	f000 fa97 	bl	8006c3e <USBD_CtlError>
            err++;
 8006710:	7afb      	ldrb	r3, [r7, #11]
 8006712:	3301      	adds	r3, #1
 8006714:	72fb      	strb	r3, [r7, #11]
          break;
 8006716:	e055      	b.n	80067c4 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800671e:	691b      	ldr	r3, [r3, #16]
 8006720:	2b00      	cmp	r3, #0
 8006722:	d00b      	beq.n	800673c <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800672a:	691b      	ldr	r3, [r3, #16]
 800672c:	687a      	ldr	r2, [r7, #4]
 800672e:	7c12      	ldrb	r2, [r2, #16]
 8006730:	f107 0108 	add.w	r1, r7, #8
 8006734:	4610      	mov	r0, r2
 8006736:	4798      	blx	r3
 8006738:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800673a:	e043      	b.n	80067c4 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800673c:	6839      	ldr	r1, [r7, #0]
 800673e:	6878      	ldr	r0, [r7, #4]
 8006740:	f000 fa7d 	bl	8006c3e <USBD_CtlError>
            err++;
 8006744:	7afb      	ldrb	r3, [r7, #11]
 8006746:	3301      	adds	r3, #1
 8006748:	72fb      	strb	r3, [r7, #11]
          break;
 800674a:	e03b      	b.n	80067c4 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006752:	695b      	ldr	r3, [r3, #20]
 8006754:	2b00      	cmp	r3, #0
 8006756:	d00b      	beq.n	8006770 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800675e:	695b      	ldr	r3, [r3, #20]
 8006760:	687a      	ldr	r2, [r7, #4]
 8006762:	7c12      	ldrb	r2, [r2, #16]
 8006764:	f107 0108 	add.w	r1, r7, #8
 8006768:	4610      	mov	r0, r2
 800676a:	4798      	blx	r3
 800676c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800676e:	e029      	b.n	80067c4 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8006770:	6839      	ldr	r1, [r7, #0]
 8006772:	6878      	ldr	r0, [r7, #4]
 8006774:	f000 fa63 	bl	8006c3e <USBD_CtlError>
            err++;
 8006778:	7afb      	ldrb	r3, [r7, #11]
 800677a:	3301      	adds	r3, #1
 800677c:	72fb      	strb	r3, [r7, #11]
          break;
 800677e:	e021      	b.n	80067c4 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006786:	699b      	ldr	r3, [r3, #24]
 8006788:	2b00      	cmp	r3, #0
 800678a:	d00b      	beq.n	80067a4 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006792:	699b      	ldr	r3, [r3, #24]
 8006794:	687a      	ldr	r2, [r7, #4]
 8006796:	7c12      	ldrb	r2, [r2, #16]
 8006798:	f107 0108 	add.w	r1, r7, #8
 800679c:	4610      	mov	r0, r2
 800679e:	4798      	blx	r3
 80067a0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80067a2:	e00f      	b.n	80067c4 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80067a4:	6839      	ldr	r1, [r7, #0]
 80067a6:	6878      	ldr	r0, [r7, #4]
 80067a8:	f000 fa49 	bl	8006c3e <USBD_CtlError>
            err++;
 80067ac:	7afb      	ldrb	r3, [r7, #11]
 80067ae:	3301      	adds	r3, #1
 80067b0:	72fb      	strb	r3, [r7, #11]
          break;
 80067b2:	e007      	b.n	80067c4 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 80067b4:	6839      	ldr	r1, [r7, #0]
 80067b6:	6878      	ldr	r0, [r7, #4]
 80067b8:	f000 fa41 	bl	8006c3e <USBD_CtlError>
          err++;
 80067bc:	7afb      	ldrb	r3, [r7, #11]
 80067be:	3301      	adds	r3, #1
 80067c0:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 80067c2:	bf00      	nop
      }
      break;
 80067c4:	e037      	b.n	8006836 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	7c1b      	ldrb	r3, [r3, #16]
 80067ca:	2b00      	cmp	r3, #0
 80067cc:	d109      	bne.n	80067e2 <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80067d4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80067d6:	f107 0208 	add.w	r2, r7, #8
 80067da:	4610      	mov	r0, r2
 80067dc:	4798      	blx	r3
 80067de:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80067e0:	e029      	b.n	8006836 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 80067e2:	6839      	ldr	r1, [r7, #0]
 80067e4:	6878      	ldr	r0, [r7, #4]
 80067e6:	f000 fa2a 	bl	8006c3e <USBD_CtlError>
        err++;
 80067ea:	7afb      	ldrb	r3, [r7, #11]
 80067ec:	3301      	adds	r3, #1
 80067ee:	72fb      	strb	r3, [r7, #11]
      break;
 80067f0:	e021      	b.n	8006836 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	7c1b      	ldrb	r3, [r3, #16]
 80067f6:	2b00      	cmp	r3, #0
 80067f8:	d10d      	bne.n	8006816 <USBD_GetDescriptor+0x2ba>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006800:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006802:	f107 0208 	add.w	r2, r7, #8
 8006806:	4610      	mov	r0, r2
 8006808:	4798      	blx	r3
 800680a:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800680c:	68fb      	ldr	r3, [r7, #12]
 800680e:	3301      	adds	r3, #1
 8006810:	2207      	movs	r2, #7
 8006812:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8006814:	e00f      	b.n	8006836 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8006816:	6839      	ldr	r1, [r7, #0]
 8006818:	6878      	ldr	r0, [r7, #4]
 800681a:	f000 fa10 	bl	8006c3e <USBD_CtlError>
        err++;
 800681e:	7afb      	ldrb	r3, [r7, #11]
 8006820:	3301      	adds	r3, #1
 8006822:	72fb      	strb	r3, [r7, #11]
      break;
 8006824:	e007      	b.n	8006836 <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 8006826:	6839      	ldr	r1, [r7, #0]
 8006828:	6878      	ldr	r0, [r7, #4]
 800682a:	f000 fa08 	bl	8006c3e <USBD_CtlError>
      err++;
 800682e:	7afb      	ldrb	r3, [r7, #11]
 8006830:	3301      	adds	r3, #1
 8006832:	72fb      	strb	r3, [r7, #11]
      break;
 8006834:	bf00      	nop
  }

  if (err != 0U)
 8006836:	7afb      	ldrb	r3, [r7, #11]
 8006838:	2b00      	cmp	r3, #0
 800683a:	d11e      	bne.n	800687a <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 800683c:	683b      	ldr	r3, [r7, #0]
 800683e:	88db      	ldrh	r3, [r3, #6]
 8006840:	2b00      	cmp	r3, #0
 8006842:	d016      	beq.n	8006872 <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 8006844:	893b      	ldrh	r3, [r7, #8]
 8006846:	2b00      	cmp	r3, #0
 8006848:	d00e      	beq.n	8006868 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 800684a:	683b      	ldr	r3, [r7, #0]
 800684c:	88da      	ldrh	r2, [r3, #6]
 800684e:	893b      	ldrh	r3, [r7, #8]
 8006850:	4293      	cmp	r3, r2
 8006852:	bf28      	it	cs
 8006854:	4613      	movcs	r3, r2
 8006856:	b29b      	uxth	r3, r3
 8006858:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800685a:	893b      	ldrh	r3, [r7, #8]
 800685c:	461a      	mov	r2, r3
 800685e:	68f9      	ldr	r1, [r7, #12]
 8006860:	6878      	ldr	r0, [r7, #4]
 8006862:	f000 fa69 	bl	8006d38 <USBD_CtlSendData>
 8006866:	e009      	b.n	800687c <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8006868:	6839      	ldr	r1, [r7, #0]
 800686a:	6878      	ldr	r0, [r7, #4]
 800686c:	f000 f9e7 	bl	8006c3e <USBD_CtlError>
 8006870:	e004      	b.n	800687c <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 8006872:	6878      	ldr	r0, [r7, #4]
 8006874:	f000 faba 	bl	8006dec <USBD_CtlSendStatus>
 8006878:	e000      	b.n	800687c <USBD_GetDescriptor+0x320>
    return;
 800687a:	bf00      	nop
  }
}
 800687c:	3710      	adds	r7, #16
 800687e:	46bd      	mov	sp, r7
 8006880:	bd80      	pop	{r7, pc}
 8006882:	bf00      	nop

08006884 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006884:	b580      	push	{r7, lr}
 8006886:	b084      	sub	sp, #16
 8006888:	af00      	add	r7, sp, #0
 800688a:	6078      	str	r0, [r7, #4]
 800688c:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800688e:	683b      	ldr	r3, [r7, #0]
 8006890:	889b      	ldrh	r3, [r3, #4]
 8006892:	2b00      	cmp	r3, #0
 8006894:	d131      	bne.n	80068fa <USBD_SetAddress+0x76>
 8006896:	683b      	ldr	r3, [r7, #0]
 8006898:	88db      	ldrh	r3, [r3, #6]
 800689a:	2b00      	cmp	r3, #0
 800689c:	d12d      	bne.n	80068fa <USBD_SetAddress+0x76>
 800689e:	683b      	ldr	r3, [r7, #0]
 80068a0:	885b      	ldrh	r3, [r3, #2]
 80068a2:	2b7f      	cmp	r3, #127	@ 0x7f
 80068a4:	d829      	bhi.n	80068fa <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 80068a6:	683b      	ldr	r3, [r7, #0]
 80068a8:	885b      	ldrh	r3, [r3, #2]
 80068aa:	b2db      	uxtb	r3, r3
 80068ac:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80068b0:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80068b8:	b2db      	uxtb	r3, r3
 80068ba:	2b03      	cmp	r3, #3
 80068bc:	d104      	bne.n	80068c8 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 80068be:	6839      	ldr	r1, [r7, #0]
 80068c0:	6878      	ldr	r0, [r7, #4]
 80068c2:	f000 f9bc 	bl	8006c3e <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80068c6:	e01d      	b.n	8006904 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	7bfa      	ldrb	r2, [r7, #15]
 80068cc:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 80068d0:	7bfb      	ldrb	r3, [r7, #15]
 80068d2:	4619      	mov	r1, r3
 80068d4:	6878      	ldr	r0, [r7, #4]
 80068d6:	f001 f815 	bl	8007904 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 80068da:	6878      	ldr	r0, [r7, #4]
 80068dc:	f000 fa86 	bl	8006dec <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 80068e0:	7bfb      	ldrb	r3, [r7, #15]
 80068e2:	2b00      	cmp	r3, #0
 80068e4:	d004      	beq.n	80068f0 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	2202      	movs	r2, #2
 80068ea:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80068ee:	e009      	b.n	8006904 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	2201      	movs	r2, #1
 80068f4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80068f8:	e004      	b.n	8006904 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 80068fa:	6839      	ldr	r1, [r7, #0]
 80068fc:	6878      	ldr	r0, [r7, #4]
 80068fe:	f000 f99e 	bl	8006c3e <USBD_CtlError>
  }
}
 8006902:	bf00      	nop
 8006904:	bf00      	nop
 8006906:	3710      	adds	r7, #16
 8006908:	46bd      	mov	sp, r7
 800690a:	bd80      	pop	{r7, pc}

0800690c <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800690c:	b580      	push	{r7, lr}
 800690e:	b084      	sub	sp, #16
 8006910:	af00      	add	r7, sp, #0
 8006912:	6078      	str	r0, [r7, #4]
 8006914:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8006916:	2300      	movs	r3, #0
 8006918:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800691a:	683b      	ldr	r3, [r7, #0]
 800691c:	885b      	ldrh	r3, [r3, #2]
 800691e:	b2da      	uxtb	r2, r3
 8006920:	4b4e      	ldr	r3, [pc, #312]	@ (8006a5c <USBD_SetConfig+0x150>)
 8006922:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8006924:	4b4d      	ldr	r3, [pc, #308]	@ (8006a5c <USBD_SetConfig+0x150>)
 8006926:	781b      	ldrb	r3, [r3, #0]
 8006928:	2b01      	cmp	r3, #1
 800692a:	d905      	bls.n	8006938 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800692c:	6839      	ldr	r1, [r7, #0]
 800692e:	6878      	ldr	r0, [r7, #4]
 8006930:	f000 f985 	bl	8006c3e <USBD_CtlError>
    return USBD_FAIL;
 8006934:	2303      	movs	r3, #3
 8006936:	e08c      	b.n	8006a52 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800693e:	b2db      	uxtb	r3, r3
 8006940:	2b02      	cmp	r3, #2
 8006942:	d002      	beq.n	800694a <USBD_SetConfig+0x3e>
 8006944:	2b03      	cmp	r3, #3
 8006946:	d029      	beq.n	800699c <USBD_SetConfig+0x90>
 8006948:	e075      	b.n	8006a36 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800694a:	4b44      	ldr	r3, [pc, #272]	@ (8006a5c <USBD_SetConfig+0x150>)
 800694c:	781b      	ldrb	r3, [r3, #0]
 800694e:	2b00      	cmp	r3, #0
 8006950:	d020      	beq.n	8006994 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 8006952:	4b42      	ldr	r3, [pc, #264]	@ (8006a5c <USBD_SetConfig+0x150>)
 8006954:	781b      	ldrb	r3, [r3, #0]
 8006956:	461a      	mov	r2, r3
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800695c:	4b3f      	ldr	r3, [pc, #252]	@ (8006a5c <USBD_SetConfig+0x150>)
 800695e:	781b      	ldrb	r3, [r3, #0]
 8006960:	4619      	mov	r1, r3
 8006962:	6878      	ldr	r0, [r7, #4]
 8006964:	f7fe ffb9 	bl	80058da <USBD_SetClassConfig>
 8006968:	4603      	mov	r3, r0
 800696a:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800696c:	7bfb      	ldrb	r3, [r7, #15]
 800696e:	2b00      	cmp	r3, #0
 8006970:	d008      	beq.n	8006984 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 8006972:	6839      	ldr	r1, [r7, #0]
 8006974:	6878      	ldr	r0, [r7, #4]
 8006976:	f000 f962 	bl	8006c3e <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	2202      	movs	r2, #2
 800697e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8006982:	e065      	b.n	8006a50 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8006984:	6878      	ldr	r0, [r7, #4]
 8006986:	f000 fa31 	bl	8006dec <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	2203      	movs	r2, #3
 800698e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8006992:	e05d      	b.n	8006a50 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8006994:	6878      	ldr	r0, [r7, #4]
 8006996:	f000 fa29 	bl	8006dec <USBD_CtlSendStatus>
      break;
 800699a:	e059      	b.n	8006a50 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800699c:	4b2f      	ldr	r3, [pc, #188]	@ (8006a5c <USBD_SetConfig+0x150>)
 800699e:	781b      	ldrb	r3, [r3, #0]
 80069a0:	2b00      	cmp	r3, #0
 80069a2:	d112      	bne.n	80069ca <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	2202      	movs	r2, #2
 80069a8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 80069ac:	4b2b      	ldr	r3, [pc, #172]	@ (8006a5c <USBD_SetConfig+0x150>)
 80069ae:	781b      	ldrb	r3, [r3, #0]
 80069b0:	461a      	mov	r2, r3
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 80069b6:	4b29      	ldr	r3, [pc, #164]	@ (8006a5c <USBD_SetConfig+0x150>)
 80069b8:	781b      	ldrb	r3, [r3, #0]
 80069ba:	4619      	mov	r1, r3
 80069bc:	6878      	ldr	r0, [r7, #4]
 80069be:	f7fe ffa8 	bl	8005912 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 80069c2:	6878      	ldr	r0, [r7, #4]
 80069c4:	f000 fa12 	bl	8006dec <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 80069c8:	e042      	b.n	8006a50 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 80069ca:	4b24      	ldr	r3, [pc, #144]	@ (8006a5c <USBD_SetConfig+0x150>)
 80069cc:	781b      	ldrb	r3, [r3, #0]
 80069ce:	461a      	mov	r2, r3
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	685b      	ldr	r3, [r3, #4]
 80069d4:	429a      	cmp	r2, r3
 80069d6:	d02a      	beq.n	8006a2e <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	685b      	ldr	r3, [r3, #4]
 80069dc:	b2db      	uxtb	r3, r3
 80069de:	4619      	mov	r1, r3
 80069e0:	6878      	ldr	r0, [r7, #4]
 80069e2:	f7fe ff96 	bl	8005912 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 80069e6:	4b1d      	ldr	r3, [pc, #116]	@ (8006a5c <USBD_SetConfig+0x150>)
 80069e8:	781b      	ldrb	r3, [r3, #0]
 80069ea:	461a      	mov	r2, r3
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 80069f0:	4b1a      	ldr	r3, [pc, #104]	@ (8006a5c <USBD_SetConfig+0x150>)
 80069f2:	781b      	ldrb	r3, [r3, #0]
 80069f4:	4619      	mov	r1, r3
 80069f6:	6878      	ldr	r0, [r7, #4]
 80069f8:	f7fe ff6f 	bl	80058da <USBD_SetClassConfig>
 80069fc:	4603      	mov	r3, r0
 80069fe:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8006a00:	7bfb      	ldrb	r3, [r7, #15]
 8006a02:	2b00      	cmp	r3, #0
 8006a04:	d00f      	beq.n	8006a26 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 8006a06:	6839      	ldr	r1, [r7, #0]
 8006a08:	6878      	ldr	r0, [r7, #4]
 8006a0a:	f000 f918 	bl	8006c3e <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	685b      	ldr	r3, [r3, #4]
 8006a12:	b2db      	uxtb	r3, r3
 8006a14:	4619      	mov	r1, r3
 8006a16:	6878      	ldr	r0, [r7, #4]
 8006a18:	f7fe ff7b 	bl	8005912 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	2202      	movs	r2, #2
 8006a20:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8006a24:	e014      	b.n	8006a50 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8006a26:	6878      	ldr	r0, [r7, #4]
 8006a28:	f000 f9e0 	bl	8006dec <USBD_CtlSendStatus>
      break;
 8006a2c:	e010      	b.n	8006a50 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8006a2e:	6878      	ldr	r0, [r7, #4]
 8006a30:	f000 f9dc 	bl	8006dec <USBD_CtlSendStatus>
      break;
 8006a34:	e00c      	b.n	8006a50 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 8006a36:	6839      	ldr	r1, [r7, #0]
 8006a38:	6878      	ldr	r0, [r7, #4]
 8006a3a:	f000 f900 	bl	8006c3e <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8006a3e:	4b07      	ldr	r3, [pc, #28]	@ (8006a5c <USBD_SetConfig+0x150>)
 8006a40:	781b      	ldrb	r3, [r3, #0]
 8006a42:	4619      	mov	r1, r3
 8006a44:	6878      	ldr	r0, [r7, #4]
 8006a46:	f7fe ff64 	bl	8005912 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 8006a4a:	2303      	movs	r3, #3
 8006a4c:	73fb      	strb	r3, [r7, #15]
      break;
 8006a4e:	bf00      	nop
  }

  return ret;
 8006a50:	7bfb      	ldrb	r3, [r7, #15]
}
 8006a52:	4618      	mov	r0, r3
 8006a54:	3710      	adds	r7, #16
 8006a56:	46bd      	mov	sp, r7
 8006a58:	bd80      	pop	{r7, pc}
 8006a5a:	bf00      	nop
 8006a5c:	2000037c 	.word	0x2000037c

08006a60 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006a60:	b580      	push	{r7, lr}
 8006a62:	b082      	sub	sp, #8
 8006a64:	af00      	add	r7, sp, #0
 8006a66:	6078      	str	r0, [r7, #4]
 8006a68:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8006a6a:	683b      	ldr	r3, [r7, #0]
 8006a6c:	88db      	ldrh	r3, [r3, #6]
 8006a6e:	2b01      	cmp	r3, #1
 8006a70:	d004      	beq.n	8006a7c <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8006a72:	6839      	ldr	r1, [r7, #0]
 8006a74:	6878      	ldr	r0, [r7, #4]
 8006a76:	f000 f8e2 	bl	8006c3e <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8006a7a:	e023      	b.n	8006ac4 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006a82:	b2db      	uxtb	r3, r3
 8006a84:	2b02      	cmp	r3, #2
 8006a86:	dc02      	bgt.n	8006a8e <USBD_GetConfig+0x2e>
 8006a88:	2b00      	cmp	r3, #0
 8006a8a:	dc03      	bgt.n	8006a94 <USBD_GetConfig+0x34>
 8006a8c:	e015      	b.n	8006aba <USBD_GetConfig+0x5a>
 8006a8e:	2b03      	cmp	r3, #3
 8006a90:	d00b      	beq.n	8006aaa <USBD_GetConfig+0x4a>
 8006a92:	e012      	b.n	8006aba <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	2200      	movs	r2, #0
 8006a98:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	3308      	adds	r3, #8
 8006a9e:	2201      	movs	r2, #1
 8006aa0:	4619      	mov	r1, r3
 8006aa2:	6878      	ldr	r0, [r7, #4]
 8006aa4:	f000 f948 	bl	8006d38 <USBD_CtlSendData>
        break;
 8006aa8:	e00c      	b.n	8006ac4 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	3304      	adds	r3, #4
 8006aae:	2201      	movs	r2, #1
 8006ab0:	4619      	mov	r1, r3
 8006ab2:	6878      	ldr	r0, [r7, #4]
 8006ab4:	f000 f940 	bl	8006d38 <USBD_CtlSendData>
        break;
 8006ab8:	e004      	b.n	8006ac4 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 8006aba:	6839      	ldr	r1, [r7, #0]
 8006abc:	6878      	ldr	r0, [r7, #4]
 8006abe:	f000 f8be 	bl	8006c3e <USBD_CtlError>
        break;
 8006ac2:	bf00      	nop
}
 8006ac4:	bf00      	nop
 8006ac6:	3708      	adds	r7, #8
 8006ac8:	46bd      	mov	sp, r7
 8006aca:	bd80      	pop	{r7, pc}

08006acc <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006acc:	b580      	push	{r7, lr}
 8006ace:	b082      	sub	sp, #8
 8006ad0:	af00      	add	r7, sp, #0
 8006ad2:	6078      	str	r0, [r7, #4]
 8006ad4:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006adc:	b2db      	uxtb	r3, r3
 8006ade:	3b01      	subs	r3, #1
 8006ae0:	2b02      	cmp	r3, #2
 8006ae2:	d81e      	bhi.n	8006b22 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8006ae4:	683b      	ldr	r3, [r7, #0]
 8006ae6:	88db      	ldrh	r3, [r3, #6]
 8006ae8:	2b02      	cmp	r3, #2
 8006aea:	d004      	beq.n	8006af6 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8006aec:	6839      	ldr	r1, [r7, #0]
 8006aee:	6878      	ldr	r0, [r7, #4]
 8006af0:	f000 f8a5 	bl	8006c3e <USBD_CtlError>
        break;
 8006af4:	e01a      	b.n	8006b2c <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	2201      	movs	r2, #1
 8006afa:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 8006b02:	2b00      	cmp	r3, #0
 8006b04:	d005      	beq.n	8006b12 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	68db      	ldr	r3, [r3, #12]
 8006b0a:	f043 0202 	orr.w	r2, r3, #2
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	330c      	adds	r3, #12
 8006b16:	2202      	movs	r2, #2
 8006b18:	4619      	mov	r1, r3
 8006b1a:	6878      	ldr	r0, [r7, #4]
 8006b1c:	f000 f90c 	bl	8006d38 <USBD_CtlSendData>
      break;
 8006b20:	e004      	b.n	8006b2c <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 8006b22:	6839      	ldr	r1, [r7, #0]
 8006b24:	6878      	ldr	r0, [r7, #4]
 8006b26:	f000 f88a 	bl	8006c3e <USBD_CtlError>
      break;
 8006b2a:	bf00      	nop
  }
}
 8006b2c:	bf00      	nop
 8006b2e:	3708      	adds	r7, #8
 8006b30:	46bd      	mov	sp, r7
 8006b32:	bd80      	pop	{r7, pc}

08006b34 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006b34:	b580      	push	{r7, lr}
 8006b36:	b082      	sub	sp, #8
 8006b38:	af00      	add	r7, sp, #0
 8006b3a:	6078      	str	r0, [r7, #4]
 8006b3c:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8006b3e:	683b      	ldr	r3, [r7, #0]
 8006b40:	885b      	ldrh	r3, [r3, #2]
 8006b42:	2b01      	cmp	r3, #1
 8006b44:	d107      	bne.n	8006b56 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	2201      	movs	r2, #1
 8006b4a:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8006b4e:	6878      	ldr	r0, [r7, #4]
 8006b50:	f000 f94c 	bl	8006dec <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 8006b54:	e013      	b.n	8006b7e <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 8006b56:	683b      	ldr	r3, [r7, #0]
 8006b58:	885b      	ldrh	r3, [r3, #2]
 8006b5a:	2b02      	cmp	r3, #2
 8006b5c:	d10b      	bne.n	8006b76 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 8006b5e:	683b      	ldr	r3, [r7, #0]
 8006b60:	889b      	ldrh	r3, [r3, #4]
 8006b62:	0a1b      	lsrs	r3, r3, #8
 8006b64:	b29b      	uxth	r3, r3
 8006b66:	b2da      	uxtb	r2, r3
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 8006b6e:	6878      	ldr	r0, [r7, #4]
 8006b70:	f000 f93c 	bl	8006dec <USBD_CtlSendStatus>
}
 8006b74:	e003      	b.n	8006b7e <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 8006b76:	6839      	ldr	r1, [r7, #0]
 8006b78:	6878      	ldr	r0, [r7, #4]
 8006b7a:	f000 f860 	bl	8006c3e <USBD_CtlError>
}
 8006b7e:	bf00      	nop
 8006b80:	3708      	adds	r7, #8
 8006b82:	46bd      	mov	sp, r7
 8006b84:	bd80      	pop	{r7, pc}

08006b86 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006b86:	b580      	push	{r7, lr}
 8006b88:	b082      	sub	sp, #8
 8006b8a:	af00      	add	r7, sp, #0
 8006b8c:	6078      	str	r0, [r7, #4]
 8006b8e:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006b96:	b2db      	uxtb	r3, r3
 8006b98:	3b01      	subs	r3, #1
 8006b9a:	2b02      	cmp	r3, #2
 8006b9c:	d80b      	bhi.n	8006bb6 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8006b9e:	683b      	ldr	r3, [r7, #0]
 8006ba0:	885b      	ldrh	r3, [r3, #2]
 8006ba2:	2b01      	cmp	r3, #1
 8006ba4:	d10c      	bne.n	8006bc0 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	2200      	movs	r2, #0
 8006baa:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8006bae:	6878      	ldr	r0, [r7, #4]
 8006bb0:	f000 f91c 	bl	8006dec <USBD_CtlSendStatus>
      }
      break;
 8006bb4:	e004      	b.n	8006bc0 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 8006bb6:	6839      	ldr	r1, [r7, #0]
 8006bb8:	6878      	ldr	r0, [r7, #4]
 8006bba:	f000 f840 	bl	8006c3e <USBD_CtlError>
      break;
 8006bbe:	e000      	b.n	8006bc2 <USBD_ClrFeature+0x3c>
      break;
 8006bc0:	bf00      	nop
  }
}
 8006bc2:	bf00      	nop
 8006bc4:	3708      	adds	r7, #8
 8006bc6:	46bd      	mov	sp, r7
 8006bc8:	bd80      	pop	{r7, pc}

08006bca <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8006bca:	b580      	push	{r7, lr}
 8006bcc:	b084      	sub	sp, #16
 8006bce:	af00      	add	r7, sp, #0
 8006bd0:	6078      	str	r0, [r7, #4]
 8006bd2:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8006bd4:	683b      	ldr	r3, [r7, #0]
 8006bd6:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8006bd8:	68fb      	ldr	r3, [r7, #12]
 8006bda:	781a      	ldrb	r2, [r3, #0]
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8006be0:	68fb      	ldr	r3, [r7, #12]
 8006be2:	3301      	adds	r3, #1
 8006be4:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8006be6:	68fb      	ldr	r3, [r7, #12]
 8006be8:	781a      	ldrb	r2, [r3, #0]
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8006bee:	68fb      	ldr	r3, [r7, #12]
 8006bf0:	3301      	adds	r3, #1
 8006bf2:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8006bf4:	68f8      	ldr	r0, [r7, #12]
 8006bf6:	f7ff fa16 	bl	8006026 <SWAPBYTE>
 8006bfa:	4603      	mov	r3, r0
 8006bfc:	461a      	mov	r2, r3
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8006c02:	68fb      	ldr	r3, [r7, #12]
 8006c04:	3301      	adds	r3, #1
 8006c06:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8006c08:	68fb      	ldr	r3, [r7, #12]
 8006c0a:	3301      	adds	r3, #1
 8006c0c:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8006c0e:	68f8      	ldr	r0, [r7, #12]
 8006c10:	f7ff fa09 	bl	8006026 <SWAPBYTE>
 8006c14:	4603      	mov	r3, r0
 8006c16:	461a      	mov	r2, r3
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8006c1c:	68fb      	ldr	r3, [r7, #12]
 8006c1e:	3301      	adds	r3, #1
 8006c20:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8006c22:	68fb      	ldr	r3, [r7, #12]
 8006c24:	3301      	adds	r3, #1
 8006c26:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8006c28:	68f8      	ldr	r0, [r7, #12]
 8006c2a:	f7ff f9fc 	bl	8006026 <SWAPBYTE>
 8006c2e:	4603      	mov	r3, r0
 8006c30:	461a      	mov	r2, r3
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	80da      	strh	r2, [r3, #6]
}
 8006c36:	bf00      	nop
 8006c38:	3710      	adds	r7, #16
 8006c3a:	46bd      	mov	sp, r7
 8006c3c:	bd80      	pop	{r7, pc}

08006c3e <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006c3e:	b580      	push	{r7, lr}
 8006c40:	b082      	sub	sp, #8
 8006c42:	af00      	add	r7, sp, #0
 8006c44:	6078      	str	r0, [r7, #4]
 8006c46:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8006c48:	2180      	movs	r1, #128	@ 0x80
 8006c4a:	6878      	ldr	r0, [r7, #4]
 8006c4c:	f000 fdc2 	bl	80077d4 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8006c50:	2100      	movs	r1, #0
 8006c52:	6878      	ldr	r0, [r7, #4]
 8006c54:	f000 fdbe 	bl	80077d4 <USBD_LL_StallEP>
}
 8006c58:	bf00      	nop
 8006c5a:	3708      	adds	r7, #8
 8006c5c:	46bd      	mov	sp, r7
 8006c5e:	bd80      	pop	{r7, pc}

08006c60 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8006c60:	b580      	push	{r7, lr}
 8006c62:	b086      	sub	sp, #24
 8006c64:	af00      	add	r7, sp, #0
 8006c66:	60f8      	str	r0, [r7, #12]
 8006c68:	60b9      	str	r1, [r7, #8]
 8006c6a:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8006c6c:	2300      	movs	r3, #0
 8006c6e:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8006c70:	68fb      	ldr	r3, [r7, #12]
 8006c72:	2b00      	cmp	r3, #0
 8006c74:	d042      	beq.n	8006cfc <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 8006c76:	68fb      	ldr	r3, [r7, #12]
 8006c78:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 8006c7a:	6938      	ldr	r0, [r7, #16]
 8006c7c:	f000 f842 	bl	8006d04 <USBD_GetLen>
 8006c80:	4603      	mov	r3, r0
 8006c82:	3301      	adds	r3, #1
 8006c84:	005b      	lsls	r3, r3, #1
 8006c86:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006c8a:	d808      	bhi.n	8006c9e <USBD_GetString+0x3e>
 8006c8c:	6938      	ldr	r0, [r7, #16]
 8006c8e:	f000 f839 	bl	8006d04 <USBD_GetLen>
 8006c92:	4603      	mov	r3, r0
 8006c94:	3301      	adds	r3, #1
 8006c96:	b29b      	uxth	r3, r3
 8006c98:	005b      	lsls	r3, r3, #1
 8006c9a:	b29a      	uxth	r2, r3
 8006c9c:	e001      	b.n	8006ca2 <USBD_GetString+0x42>
 8006c9e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8006ca6:	7dfb      	ldrb	r3, [r7, #23]
 8006ca8:	68ba      	ldr	r2, [r7, #8]
 8006caa:	4413      	add	r3, r2
 8006cac:	687a      	ldr	r2, [r7, #4]
 8006cae:	7812      	ldrb	r2, [r2, #0]
 8006cb0:	701a      	strb	r2, [r3, #0]
  idx++;
 8006cb2:	7dfb      	ldrb	r3, [r7, #23]
 8006cb4:	3301      	adds	r3, #1
 8006cb6:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8006cb8:	7dfb      	ldrb	r3, [r7, #23]
 8006cba:	68ba      	ldr	r2, [r7, #8]
 8006cbc:	4413      	add	r3, r2
 8006cbe:	2203      	movs	r2, #3
 8006cc0:	701a      	strb	r2, [r3, #0]
  idx++;
 8006cc2:	7dfb      	ldrb	r3, [r7, #23]
 8006cc4:	3301      	adds	r3, #1
 8006cc6:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8006cc8:	e013      	b.n	8006cf2 <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 8006cca:	7dfb      	ldrb	r3, [r7, #23]
 8006ccc:	68ba      	ldr	r2, [r7, #8]
 8006cce:	4413      	add	r3, r2
 8006cd0:	693a      	ldr	r2, [r7, #16]
 8006cd2:	7812      	ldrb	r2, [r2, #0]
 8006cd4:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8006cd6:	693b      	ldr	r3, [r7, #16]
 8006cd8:	3301      	adds	r3, #1
 8006cda:	613b      	str	r3, [r7, #16]
    idx++;
 8006cdc:	7dfb      	ldrb	r3, [r7, #23]
 8006cde:	3301      	adds	r3, #1
 8006ce0:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 8006ce2:	7dfb      	ldrb	r3, [r7, #23]
 8006ce4:	68ba      	ldr	r2, [r7, #8]
 8006ce6:	4413      	add	r3, r2
 8006ce8:	2200      	movs	r2, #0
 8006cea:	701a      	strb	r2, [r3, #0]
    idx++;
 8006cec:	7dfb      	ldrb	r3, [r7, #23]
 8006cee:	3301      	adds	r3, #1
 8006cf0:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8006cf2:	693b      	ldr	r3, [r7, #16]
 8006cf4:	781b      	ldrb	r3, [r3, #0]
 8006cf6:	2b00      	cmp	r3, #0
 8006cf8:	d1e7      	bne.n	8006cca <USBD_GetString+0x6a>
 8006cfa:	e000      	b.n	8006cfe <USBD_GetString+0x9e>
    return;
 8006cfc:	bf00      	nop
  }
}
 8006cfe:	3718      	adds	r7, #24
 8006d00:	46bd      	mov	sp, r7
 8006d02:	bd80      	pop	{r7, pc}

08006d04 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8006d04:	b480      	push	{r7}
 8006d06:	b085      	sub	sp, #20
 8006d08:	af00      	add	r7, sp, #0
 8006d0a:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8006d0c:	2300      	movs	r3, #0
 8006d0e:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8006d14:	e005      	b.n	8006d22 <USBD_GetLen+0x1e>
  {
    len++;
 8006d16:	7bfb      	ldrb	r3, [r7, #15]
 8006d18:	3301      	adds	r3, #1
 8006d1a:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8006d1c:	68bb      	ldr	r3, [r7, #8]
 8006d1e:	3301      	adds	r3, #1
 8006d20:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8006d22:	68bb      	ldr	r3, [r7, #8]
 8006d24:	781b      	ldrb	r3, [r3, #0]
 8006d26:	2b00      	cmp	r3, #0
 8006d28:	d1f5      	bne.n	8006d16 <USBD_GetLen+0x12>
  }

  return len;
 8006d2a:	7bfb      	ldrb	r3, [r7, #15]
}
 8006d2c:	4618      	mov	r0, r3
 8006d2e:	3714      	adds	r7, #20
 8006d30:	46bd      	mov	sp, r7
 8006d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d36:	4770      	bx	lr

08006d38 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8006d38:	b580      	push	{r7, lr}
 8006d3a:	b084      	sub	sp, #16
 8006d3c:	af00      	add	r7, sp, #0
 8006d3e:	60f8      	str	r0, [r7, #12]
 8006d40:	60b9      	str	r1, [r7, #8]
 8006d42:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8006d44:	68fb      	ldr	r3, [r7, #12]
 8006d46:	2202      	movs	r2, #2
 8006d48:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 8006d4c:	68fb      	ldr	r3, [r7, #12]
 8006d4e:	687a      	ldr	r2, [r7, #4]
 8006d50:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8006d52:	68fb      	ldr	r3, [r7, #12]
 8006d54:	687a      	ldr	r2, [r7, #4]
 8006d56:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	68ba      	ldr	r2, [r7, #8]
 8006d5c:	2100      	movs	r1, #0
 8006d5e:	68f8      	ldr	r0, [r7, #12]
 8006d60:	f000 fe06 	bl	8007970 <USBD_LL_Transmit>

  return USBD_OK;
 8006d64:	2300      	movs	r3, #0
}
 8006d66:	4618      	mov	r0, r3
 8006d68:	3710      	adds	r7, #16
 8006d6a:	46bd      	mov	sp, r7
 8006d6c:	bd80      	pop	{r7, pc}

08006d6e <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8006d6e:	b580      	push	{r7, lr}
 8006d70:	b084      	sub	sp, #16
 8006d72:	af00      	add	r7, sp, #0
 8006d74:	60f8      	str	r0, [r7, #12]
 8006d76:	60b9      	str	r1, [r7, #8]
 8006d78:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	68ba      	ldr	r2, [r7, #8]
 8006d7e:	2100      	movs	r1, #0
 8006d80:	68f8      	ldr	r0, [r7, #12]
 8006d82:	f000 fdf5 	bl	8007970 <USBD_LL_Transmit>

  return USBD_OK;
 8006d86:	2300      	movs	r3, #0
}
 8006d88:	4618      	mov	r0, r3
 8006d8a:	3710      	adds	r7, #16
 8006d8c:	46bd      	mov	sp, r7
 8006d8e:	bd80      	pop	{r7, pc}

08006d90 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 8006d90:	b580      	push	{r7, lr}
 8006d92:	b084      	sub	sp, #16
 8006d94:	af00      	add	r7, sp, #0
 8006d96:	60f8      	str	r0, [r7, #12]
 8006d98:	60b9      	str	r1, [r7, #8]
 8006d9a:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8006d9c:	68fb      	ldr	r3, [r7, #12]
 8006d9e:	2203      	movs	r2, #3
 8006da0:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 8006da4:	68fb      	ldr	r3, [r7, #12]
 8006da6:	687a      	ldr	r2, [r7, #4]
 8006da8:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 8006dac:	68fb      	ldr	r3, [r7, #12]
 8006dae:	687a      	ldr	r2, [r7, #4]
 8006db0:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	68ba      	ldr	r2, [r7, #8]
 8006db8:	2100      	movs	r1, #0
 8006dba:	68f8      	ldr	r0, [r7, #12]
 8006dbc:	f000 fe10 	bl	80079e0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8006dc0:	2300      	movs	r3, #0
}
 8006dc2:	4618      	mov	r0, r3
 8006dc4:	3710      	adds	r7, #16
 8006dc6:	46bd      	mov	sp, r7
 8006dc8:	bd80      	pop	{r7, pc}

08006dca <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8006dca:	b580      	push	{r7, lr}
 8006dcc:	b084      	sub	sp, #16
 8006dce:	af00      	add	r7, sp, #0
 8006dd0:	60f8      	str	r0, [r7, #12]
 8006dd2:	60b9      	str	r1, [r7, #8]
 8006dd4:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	68ba      	ldr	r2, [r7, #8]
 8006dda:	2100      	movs	r1, #0
 8006ddc:	68f8      	ldr	r0, [r7, #12]
 8006dde:	f000 fdff 	bl	80079e0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8006de2:	2300      	movs	r3, #0
}
 8006de4:	4618      	mov	r0, r3
 8006de6:	3710      	adds	r7, #16
 8006de8:	46bd      	mov	sp, r7
 8006dea:	bd80      	pop	{r7, pc}

08006dec <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8006dec:	b580      	push	{r7, lr}
 8006dee:	b082      	sub	sp, #8
 8006df0:	af00      	add	r7, sp, #0
 8006df2:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	2204      	movs	r2, #4
 8006df8:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8006dfc:	2300      	movs	r3, #0
 8006dfe:	2200      	movs	r2, #0
 8006e00:	2100      	movs	r1, #0
 8006e02:	6878      	ldr	r0, [r7, #4]
 8006e04:	f000 fdb4 	bl	8007970 <USBD_LL_Transmit>

  return USBD_OK;
 8006e08:	2300      	movs	r3, #0
}
 8006e0a:	4618      	mov	r0, r3
 8006e0c:	3708      	adds	r7, #8
 8006e0e:	46bd      	mov	sp, r7
 8006e10:	bd80      	pop	{r7, pc}

08006e12 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8006e12:	b580      	push	{r7, lr}
 8006e14:	b082      	sub	sp, #8
 8006e16:	af00      	add	r7, sp, #0
 8006e18:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	2205      	movs	r2, #5
 8006e1e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8006e22:	2300      	movs	r3, #0
 8006e24:	2200      	movs	r2, #0
 8006e26:	2100      	movs	r1, #0
 8006e28:	6878      	ldr	r0, [r7, #4]
 8006e2a:	f000 fdd9 	bl	80079e0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8006e2e:	2300      	movs	r3, #0
}
 8006e30:	4618      	mov	r0, r3
 8006e32:	3708      	adds	r7, #8
 8006e34:	46bd      	mov	sp, r7
 8006e36:	bd80      	pop	{r7, pc}

08006e38 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8006e38:	b580      	push	{r7, lr}
 8006e3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8006e3c:	2200      	movs	r2, #0
 8006e3e:	4912      	ldr	r1, [pc, #72]	@ (8006e88 <MX_USB_DEVICE_Init+0x50>)
 8006e40:	4812      	ldr	r0, [pc, #72]	@ (8006e8c <MX_USB_DEVICE_Init+0x54>)
 8006e42:	f7fe fccd 	bl	80057e0 <USBD_Init>
 8006e46:	4603      	mov	r3, r0
 8006e48:	2b00      	cmp	r3, #0
 8006e4a:	d001      	beq.n	8006e50 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8006e4c:	f7f9 fc4e 	bl	80006ec <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8006e50:	490f      	ldr	r1, [pc, #60]	@ (8006e90 <MX_USB_DEVICE_Init+0x58>)
 8006e52:	480e      	ldr	r0, [pc, #56]	@ (8006e8c <MX_USB_DEVICE_Init+0x54>)
 8006e54:	f7fe fcf4 	bl	8005840 <USBD_RegisterClass>
 8006e58:	4603      	mov	r3, r0
 8006e5a:	2b00      	cmp	r3, #0
 8006e5c:	d001      	beq.n	8006e62 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8006e5e:	f7f9 fc45 	bl	80006ec <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 8006e62:	490c      	ldr	r1, [pc, #48]	@ (8006e94 <MX_USB_DEVICE_Init+0x5c>)
 8006e64:	4809      	ldr	r0, [pc, #36]	@ (8006e8c <MX_USB_DEVICE_Init+0x54>)
 8006e66:	f7fe fbeb 	bl	8005640 <USBD_CDC_RegisterInterface>
 8006e6a:	4603      	mov	r3, r0
 8006e6c:	2b00      	cmp	r3, #0
 8006e6e:	d001      	beq.n	8006e74 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8006e70:	f7f9 fc3c 	bl	80006ec <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8006e74:	4805      	ldr	r0, [pc, #20]	@ (8006e8c <MX_USB_DEVICE_Init+0x54>)
 8006e76:	f7fe fd19 	bl	80058ac <USBD_Start>
 8006e7a:	4603      	mov	r3, r0
 8006e7c:	2b00      	cmp	r3, #0
 8006e7e:	d001      	beq.n	8006e84 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8006e80:	f7f9 fc34 	bl	80006ec <Error_Handler>
  }
  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8006e84:	bf00      	nop
 8006e86:	bd80      	pop	{r7, pc}
 8006e88:	2000029c 	.word	0x2000029c
 8006e8c:	20000380 	.word	0x20000380
 8006e90:	20000208 	.word	0x20000208
 8006e94:	20000288 	.word	0x20000288

08006e98 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8006e98:	b580      	push	{r7, lr}
 8006e9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8006e9c:	2200      	movs	r2, #0
 8006e9e:	4905      	ldr	r1, [pc, #20]	@ (8006eb4 <CDC_Init_FS+0x1c>)
 8006ea0:	4805      	ldr	r0, [pc, #20]	@ (8006eb8 <CDC_Init_FS+0x20>)
 8006ea2:	f7fe fbe7 	bl	8005674 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8006ea6:	4905      	ldr	r1, [pc, #20]	@ (8006ebc <CDC_Init_FS+0x24>)
 8006ea8:	4803      	ldr	r0, [pc, #12]	@ (8006eb8 <CDC_Init_FS+0x20>)
 8006eaa:	f7fe fc05 	bl	80056b8 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8006eae:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8006eb0:	4618      	mov	r0, r3
 8006eb2:	bd80      	pop	{r7, pc}
 8006eb4:	200006dc 	.word	0x200006dc
 8006eb8:	20000380 	.word	0x20000380
 8006ebc:	2000065c 	.word	0x2000065c

08006ec0 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8006ec0:	b480      	push	{r7}
 8006ec2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8006ec4:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8006ec6:	4618      	mov	r0, r3
 8006ec8:	46bd      	mov	sp, r7
 8006eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ece:	4770      	bx	lr

08006ed0 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8006ed0:	b480      	push	{r7}
 8006ed2:	b083      	sub	sp, #12
 8006ed4:	af00      	add	r7, sp, #0
 8006ed6:	4603      	mov	r3, r0
 8006ed8:	6039      	str	r1, [r7, #0]
 8006eda:	71fb      	strb	r3, [r7, #7]
 8006edc:	4613      	mov	r3, r2
 8006ede:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8006ee0:	79fb      	ldrb	r3, [r7, #7]
 8006ee2:	2b23      	cmp	r3, #35	@ 0x23
 8006ee4:	d84a      	bhi.n	8006f7c <CDC_Control_FS+0xac>
 8006ee6:	a201      	add	r2, pc, #4	@ (adr r2, 8006eec <CDC_Control_FS+0x1c>)
 8006ee8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006eec:	08006f7d 	.word	0x08006f7d
 8006ef0:	08006f7d 	.word	0x08006f7d
 8006ef4:	08006f7d 	.word	0x08006f7d
 8006ef8:	08006f7d 	.word	0x08006f7d
 8006efc:	08006f7d 	.word	0x08006f7d
 8006f00:	08006f7d 	.word	0x08006f7d
 8006f04:	08006f7d 	.word	0x08006f7d
 8006f08:	08006f7d 	.word	0x08006f7d
 8006f0c:	08006f7d 	.word	0x08006f7d
 8006f10:	08006f7d 	.word	0x08006f7d
 8006f14:	08006f7d 	.word	0x08006f7d
 8006f18:	08006f7d 	.word	0x08006f7d
 8006f1c:	08006f7d 	.word	0x08006f7d
 8006f20:	08006f7d 	.word	0x08006f7d
 8006f24:	08006f7d 	.word	0x08006f7d
 8006f28:	08006f7d 	.word	0x08006f7d
 8006f2c:	08006f7d 	.word	0x08006f7d
 8006f30:	08006f7d 	.word	0x08006f7d
 8006f34:	08006f7d 	.word	0x08006f7d
 8006f38:	08006f7d 	.word	0x08006f7d
 8006f3c:	08006f7d 	.word	0x08006f7d
 8006f40:	08006f7d 	.word	0x08006f7d
 8006f44:	08006f7d 	.word	0x08006f7d
 8006f48:	08006f7d 	.word	0x08006f7d
 8006f4c:	08006f7d 	.word	0x08006f7d
 8006f50:	08006f7d 	.word	0x08006f7d
 8006f54:	08006f7d 	.word	0x08006f7d
 8006f58:	08006f7d 	.word	0x08006f7d
 8006f5c:	08006f7d 	.word	0x08006f7d
 8006f60:	08006f7d 	.word	0x08006f7d
 8006f64:	08006f7d 	.word	0x08006f7d
 8006f68:	08006f7d 	.word	0x08006f7d
 8006f6c:	08006f7d 	.word	0x08006f7d
 8006f70:	08006f7d 	.word	0x08006f7d
 8006f74:	08006f7d 	.word	0x08006f7d
 8006f78:	08006f7d 	.word	0x08006f7d
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8006f7c:	bf00      	nop
  }

  return (USBD_OK);
 8006f7e:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8006f80:	4618      	mov	r0, r3
 8006f82:	370c      	adds	r7, #12
 8006f84:	46bd      	mov	sp, r7
 8006f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f8a:	4770      	bx	lr

08006f8c <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8006f8c:	b580      	push	{r7, lr}
 8006f8e:	b084      	sub	sp, #16
 8006f90:	af00      	add	r7, sp, #0
 8006f92:	6078      	str	r0, [r7, #4]
 8006f94:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8006f96:	6879      	ldr	r1, [r7, #4]
 8006f98:	481a      	ldr	r0, [pc, #104]	@ (8007004 <CDC_Receive_FS+0x78>)
 8006f9a:	f7fe fb8d 	bl	80056b8 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8006f9e:	4819      	ldr	r0, [pc, #100]	@ (8007004 <CDC_Receive_FS+0x78>)
 8006fa0:	f7fe fbe8 	bl	8005774 <USBD_CDC_ReceivePacket>
  uint8_t len = (uint8_t) *Len;
 8006fa4:	683b      	ldr	r3, [r7, #0]
 8006fa6:	681b      	ldr	r3, [r3, #0]
 8006fa8:	73fb      	strb	r3, [r7, #15]
  free(Buffer);                           // คืนหน่วยความจำเก่า (ถ้ามี)
 8006faa:	4b17      	ldr	r3, [pc, #92]	@ (8007008 <CDC_Receive_FS+0x7c>)
 8006fac:	681b      	ldr	r3, [r3, #0]
 8006fae:	4618      	mov	r0, r3
 8006fb0:	f000 fdd6 	bl	8007b60 <free>
  Buffer = (uint8_t*)malloc(len);         // จองหน่วยความจำใหม่
 8006fb4:	7bfb      	ldrb	r3, [r7, #15]
 8006fb6:	4618      	mov	r0, r3
 8006fb8:	f000 fdca 	bl	8007b50 <malloc>
 8006fbc:	4603      	mov	r3, r0
 8006fbe:	461a      	mov	r2, r3
 8006fc0:	4b11      	ldr	r3, [pc, #68]	@ (8007008 <CDC_Receive_FS+0x7c>)
 8006fc2:	601a      	str	r2, [r3, #0]
  if (Buffer != NULL) {
 8006fc4:	4b10      	ldr	r3, [pc, #64]	@ (8007008 <CDC_Receive_FS+0x7c>)
 8006fc6:	681b      	ldr	r3, [r3, #0]
 8006fc8:	2b00      	cmp	r3, #0
 8006fca:	d00c      	beq.n	8006fe6 <CDC_Receive_FS+0x5a>
      memcpy(Buffer, Buf, len);           // copy ข้อมูล
 8006fcc:	4b0e      	ldr	r3, [pc, #56]	@ (8007008 <CDC_Receive_FS+0x7c>)
 8006fce:	681b      	ldr	r3, [r3, #0]
 8006fd0:	7bfa      	ldrb	r2, [r7, #15]
 8006fd2:	6879      	ldr	r1, [r7, #4]
 8006fd4:	4618      	mov	r0, r3
 8006fd6:	f000 fef1 	bl	8007dbc <memcpy>
      Buflen = len;
 8006fda:	7bfb      	ldrb	r3, [r7, #15]
 8006fdc:	4a0b      	ldr	r2, [pc, #44]	@ (800700c <CDC_Receive_FS+0x80>)
 8006fde:	6013      	str	r3, [r2, #0]
      Flag = 1;
 8006fe0:	4b0b      	ldr	r3, [pc, #44]	@ (8007010 <CDC_Receive_FS+0x84>)
 8006fe2:	2201      	movs	r2, #1
 8006fe4:	701a      	strb	r2, [r3, #0]
  }
  memset(Buf, 0, len);                    // clear buffer ชั่วคราว
 8006fe6:	7bfb      	ldrb	r3, [r7, #15]
 8006fe8:	461a      	mov	r2, r3
 8006fea:	2100      	movs	r1, #0
 8006fec:	6878      	ldr	r0, [r7, #4]
 8006fee:	f000 fe8f 	bl	8007d10 <memset>
  Flag = 1 ;
 8006ff2:	4b07      	ldr	r3, [pc, #28]	@ (8007010 <CDC_Receive_FS+0x84>)
 8006ff4:	2201      	movs	r2, #1
 8006ff6:	701a      	strb	r2, [r3, #0]
  return (USBD_OK);
 8006ff8:	2300      	movs	r3, #0

  /* USER CODE END 6 */
}
 8006ffa:	4618      	mov	r0, r3
 8006ffc:	3710      	adds	r7, #16
 8006ffe:	46bd      	mov	sp, r7
 8007000:	bd80      	pop	{r7, pc}
 8007002:	bf00      	nop
 8007004:	20000380 	.word	0x20000380
 8007008:	20000368 	.word	0x20000368
 800700c:	2000036c 	.word	0x2000036c
 8007010:	20000370 	.word	0x20000370

08007014 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 8007014:	b580      	push	{r7, lr}
 8007016:	b084      	sub	sp, #16
 8007018:	af00      	add	r7, sp, #0
 800701a:	6078      	str	r0, [r7, #4]
 800701c:	460b      	mov	r3, r1
 800701e:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 8007020:	2300      	movs	r3, #0
 8007022:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8007024:	4b0d      	ldr	r3, [pc, #52]	@ (800705c <CDC_Transmit_FS+0x48>)
 8007026:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800702a:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800702c:	68bb      	ldr	r3, [r7, #8]
 800702e:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8007032:	2b00      	cmp	r3, #0
 8007034:	d001      	beq.n	800703a <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 8007036:	2301      	movs	r3, #1
 8007038:	e00b      	b.n	8007052 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800703a:	887b      	ldrh	r3, [r7, #2]
 800703c:	461a      	mov	r2, r3
 800703e:	6879      	ldr	r1, [r7, #4]
 8007040:	4806      	ldr	r0, [pc, #24]	@ (800705c <CDC_Transmit_FS+0x48>)
 8007042:	f7fe fb17 	bl	8005674 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 8007046:	4805      	ldr	r0, [pc, #20]	@ (800705c <CDC_Transmit_FS+0x48>)
 8007048:	f7fe fb54 	bl	80056f4 <USBD_CDC_TransmitPacket>
 800704c:	4603      	mov	r3, r0
 800704e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 8007050:	7bfb      	ldrb	r3, [r7, #15]
}
 8007052:	4618      	mov	r0, r3
 8007054:	3710      	adds	r7, #16
 8007056:	46bd      	mov	sp, r7
 8007058:	bd80      	pop	{r7, pc}
 800705a:	bf00      	nop
 800705c:	20000380 	.word	0x20000380

08007060 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 8007060:	b480      	push	{r7}
 8007062:	b087      	sub	sp, #28
 8007064:	af00      	add	r7, sp, #0
 8007066:	60f8      	str	r0, [r7, #12]
 8007068:	60b9      	str	r1, [r7, #8]
 800706a:	4613      	mov	r3, r2
 800706c:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800706e:	2300      	movs	r3, #0
 8007070:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 8007072:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8007076:	4618      	mov	r0, r3
 8007078:	371c      	adds	r7, #28
 800707a:	46bd      	mov	sp, r7
 800707c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007080:	4770      	bx	lr
	...

08007084 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007084:	b480      	push	{r7}
 8007086:	b083      	sub	sp, #12
 8007088:	af00      	add	r7, sp, #0
 800708a:	4603      	mov	r3, r0
 800708c:	6039      	str	r1, [r7, #0]
 800708e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8007090:	683b      	ldr	r3, [r7, #0]
 8007092:	2212      	movs	r2, #18
 8007094:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8007096:	4b03      	ldr	r3, [pc, #12]	@ (80070a4 <USBD_FS_DeviceDescriptor+0x20>)
}
 8007098:	4618      	mov	r0, r3
 800709a:	370c      	adds	r7, #12
 800709c:	46bd      	mov	sp, r7
 800709e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070a2:	4770      	bx	lr
 80070a4:	200002bc 	.word	0x200002bc

080070a8 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80070a8:	b480      	push	{r7}
 80070aa:	b083      	sub	sp, #12
 80070ac:	af00      	add	r7, sp, #0
 80070ae:	4603      	mov	r3, r0
 80070b0:	6039      	str	r1, [r7, #0]
 80070b2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 80070b4:	683b      	ldr	r3, [r7, #0]
 80070b6:	2204      	movs	r2, #4
 80070b8:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 80070ba:	4b03      	ldr	r3, [pc, #12]	@ (80070c8 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 80070bc:	4618      	mov	r0, r3
 80070be:	370c      	adds	r7, #12
 80070c0:	46bd      	mov	sp, r7
 80070c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070c6:	4770      	bx	lr
 80070c8:	200002dc 	.word	0x200002dc

080070cc <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80070cc:	b580      	push	{r7, lr}
 80070ce:	b082      	sub	sp, #8
 80070d0:	af00      	add	r7, sp, #0
 80070d2:	4603      	mov	r3, r0
 80070d4:	6039      	str	r1, [r7, #0]
 80070d6:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80070d8:	79fb      	ldrb	r3, [r7, #7]
 80070da:	2b00      	cmp	r3, #0
 80070dc:	d105      	bne.n	80070ea <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 80070de:	683a      	ldr	r2, [r7, #0]
 80070e0:	4907      	ldr	r1, [pc, #28]	@ (8007100 <USBD_FS_ProductStrDescriptor+0x34>)
 80070e2:	4808      	ldr	r0, [pc, #32]	@ (8007104 <USBD_FS_ProductStrDescriptor+0x38>)
 80070e4:	f7ff fdbc 	bl	8006c60 <USBD_GetString>
 80070e8:	e004      	b.n	80070f4 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 80070ea:	683a      	ldr	r2, [r7, #0]
 80070ec:	4904      	ldr	r1, [pc, #16]	@ (8007100 <USBD_FS_ProductStrDescriptor+0x34>)
 80070ee:	4805      	ldr	r0, [pc, #20]	@ (8007104 <USBD_FS_ProductStrDescriptor+0x38>)
 80070f0:	f7ff fdb6 	bl	8006c60 <USBD_GetString>
  }
  return USBD_StrDesc;
 80070f4:	4b02      	ldr	r3, [pc, #8]	@ (8007100 <USBD_FS_ProductStrDescriptor+0x34>)
}
 80070f6:	4618      	mov	r0, r3
 80070f8:	3708      	adds	r7, #8
 80070fa:	46bd      	mov	sp, r7
 80070fc:	bd80      	pop	{r7, pc}
 80070fe:	bf00      	nop
 8007100:	2000075c 	.word	0x2000075c
 8007104:	08008568 	.word	0x08008568

08007108 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007108:	b580      	push	{r7, lr}
 800710a:	b082      	sub	sp, #8
 800710c:	af00      	add	r7, sp, #0
 800710e:	4603      	mov	r3, r0
 8007110:	6039      	str	r1, [r7, #0]
 8007112:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8007114:	683a      	ldr	r2, [r7, #0]
 8007116:	4904      	ldr	r1, [pc, #16]	@ (8007128 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8007118:	4804      	ldr	r0, [pc, #16]	@ (800712c <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800711a:	f7ff fda1 	bl	8006c60 <USBD_GetString>
  return USBD_StrDesc;
 800711e:	4b02      	ldr	r3, [pc, #8]	@ (8007128 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8007120:	4618      	mov	r0, r3
 8007122:	3708      	adds	r7, #8
 8007124:	46bd      	mov	sp, r7
 8007126:	bd80      	pop	{r7, pc}
 8007128:	2000075c 	.word	0x2000075c
 800712c:	08008580 	.word	0x08008580

08007130 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007130:	b580      	push	{r7, lr}
 8007132:	b082      	sub	sp, #8
 8007134:	af00      	add	r7, sp, #0
 8007136:	4603      	mov	r3, r0
 8007138:	6039      	str	r1, [r7, #0]
 800713a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800713c:	683b      	ldr	r3, [r7, #0]
 800713e:	221a      	movs	r2, #26
 8007140:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8007142:	f000 f855 	bl	80071f0 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8007146:	4b02      	ldr	r3, [pc, #8]	@ (8007150 <USBD_FS_SerialStrDescriptor+0x20>)
}
 8007148:	4618      	mov	r0, r3
 800714a:	3708      	adds	r7, #8
 800714c:	46bd      	mov	sp, r7
 800714e:	bd80      	pop	{r7, pc}
 8007150:	200002e0 	.word	0x200002e0

08007154 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007154:	b580      	push	{r7, lr}
 8007156:	b082      	sub	sp, #8
 8007158:	af00      	add	r7, sp, #0
 800715a:	4603      	mov	r3, r0
 800715c:	6039      	str	r1, [r7, #0]
 800715e:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8007160:	79fb      	ldrb	r3, [r7, #7]
 8007162:	2b00      	cmp	r3, #0
 8007164:	d105      	bne.n	8007172 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8007166:	683a      	ldr	r2, [r7, #0]
 8007168:	4907      	ldr	r1, [pc, #28]	@ (8007188 <USBD_FS_ConfigStrDescriptor+0x34>)
 800716a:	4808      	ldr	r0, [pc, #32]	@ (800718c <USBD_FS_ConfigStrDescriptor+0x38>)
 800716c:	f7ff fd78 	bl	8006c60 <USBD_GetString>
 8007170:	e004      	b.n	800717c <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8007172:	683a      	ldr	r2, [r7, #0]
 8007174:	4904      	ldr	r1, [pc, #16]	@ (8007188 <USBD_FS_ConfigStrDescriptor+0x34>)
 8007176:	4805      	ldr	r0, [pc, #20]	@ (800718c <USBD_FS_ConfigStrDescriptor+0x38>)
 8007178:	f7ff fd72 	bl	8006c60 <USBD_GetString>
  }
  return USBD_StrDesc;
 800717c:	4b02      	ldr	r3, [pc, #8]	@ (8007188 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800717e:	4618      	mov	r0, r3
 8007180:	3708      	adds	r7, #8
 8007182:	46bd      	mov	sp, r7
 8007184:	bd80      	pop	{r7, pc}
 8007186:	bf00      	nop
 8007188:	2000075c 	.word	0x2000075c
 800718c:	08008594 	.word	0x08008594

08007190 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007190:	b580      	push	{r7, lr}
 8007192:	b082      	sub	sp, #8
 8007194:	af00      	add	r7, sp, #0
 8007196:	4603      	mov	r3, r0
 8007198:	6039      	str	r1, [r7, #0]
 800719a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800719c:	79fb      	ldrb	r3, [r7, #7]
 800719e:	2b00      	cmp	r3, #0
 80071a0:	d105      	bne.n	80071ae <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80071a2:	683a      	ldr	r2, [r7, #0]
 80071a4:	4907      	ldr	r1, [pc, #28]	@ (80071c4 <USBD_FS_InterfaceStrDescriptor+0x34>)
 80071a6:	4808      	ldr	r0, [pc, #32]	@ (80071c8 <USBD_FS_InterfaceStrDescriptor+0x38>)
 80071a8:	f7ff fd5a 	bl	8006c60 <USBD_GetString>
 80071ac:	e004      	b.n	80071b8 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80071ae:	683a      	ldr	r2, [r7, #0]
 80071b0:	4904      	ldr	r1, [pc, #16]	@ (80071c4 <USBD_FS_InterfaceStrDescriptor+0x34>)
 80071b2:	4805      	ldr	r0, [pc, #20]	@ (80071c8 <USBD_FS_InterfaceStrDescriptor+0x38>)
 80071b4:	f7ff fd54 	bl	8006c60 <USBD_GetString>
  }
  return USBD_StrDesc;
 80071b8:	4b02      	ldr	r3, [pc, #8]	@ (80071c4 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 80071ba:	4618      	mov	r0, r3
 80071bc:	3708      	adds	r7, #8
 80071be:	46bd      	mov	sp, r7
 80071c0:	bd80      	pop	{r7, pc}
 80071c2:	bf00      	nop
 80071c4:	2000075c 	.word	0x2000075c
 80071c8:	080085a0 	.word	0x080085a0

080071cc <USBD_FS_USR_BOSDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_USR_BOSDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80071cc:	b480      	push	{r7}
 80071ce:	b083      	sub	sp, #12
 80071d0:	af00      	add	r7, sp, #0
 80071d2:	4603      	mov	r3, r0
 80071d4:	6039      	str	r1, [r7, #0]
 80071d6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_BOSDesc);
 80071d8:	683b      	ldr	r3, [r7, #0]
 80071da:	220c      	movs	r2, #12
 80071dc:	801a      	strh	r2, [r3, #0]
  return (uint8_t*)USBD_FS_BOSDesc;
 80071de:	4b03      	ldr	r3, [pc, #12]	@ (80071ec <USBD_FS_USR_BOSDescriptor+0x20>)
}
 80071e0:	4618      	mov	r0, r3
 80071e2:	370c      	adds	r7, #12
 80071e4:	46bd      	mov	sp, r7
 80071e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071ea:	4770      	bx	lr
 80071ec:	200002d0 	.word	0x200002d0

080071f0 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 80071f0:	b580      	push	{r7, lr}
 80071f2:	b084      	sub	sp, #16
 80071f4:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 80071f6:	4b0f      	ldr	r3, [pc, #60]	@ (8007234 <Get_SerialNum+0x44>)
 80071f8:	681b      	ldr	r3, [r3, #0]
 80071fa:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 80071fc:	4b0e      	ldr	r3, [pc, #56]	@ (8007238 <Get_SerialNum+0x48>)
 80071fe:	681b      	ldr	r3, [r3, #0]
 8007200:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8007202:	4b0e      	ldr	r3, [pc, #56]	@ (800723c <Get_SerialNum+0x4c>)
 8007204:	681b      	ldr	r3, [r3, #0]
 8007206:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8007208:	68fa      	ldr	r2, [r7, #12]
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	4413      	add	r3, r2
 800720e:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8007210:	68fb      	ldr	r3, [r7, #12]
 8007212:	2b00      	cmp	r3, #0
 8007214:	d009      	beq.n	800722a <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8007216:	2208      	movs	r2, #8
 8007218:	4909      	ldr	r1, [pc, #36]	@ (8007240 <Get_SerialNum+0x50>)
 800721a:	68f8      	ldr	r0, [r7, #12]
 800721c:	f000 f814 	bl	8007248 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8007220:	2204      	movs	r2, #4
 8007222:	4908      	ldr	r1, [pc, #32]	@ (8007244 <Get_SerialNum+0x54>)
 8007224:	68b8      	ldr	r0, [r7, #8]
 8007226:	f000 f80f 	bl	8007248 <IntToUnicode>
  }
}
 800722a:	bf00      	nop
 800722c:	3710      	adds	r7, #16
 800722e:	46bd      	mov	sp, r7
 8007230:	bd80      	pop	{r7, pc}
 8007232:	bf00      	nop
 8007234:	1fff7590 	.word	0x1fff7590
 8007238:	1fff7594 	.word	0x1fff7594
 800723c:	1fff7598 	.word	0x1fff7598
 8007240:	200002e2 	.word	0x200002e2
 8007244:	200002f2 	.word	0x200002f2

08007248 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8007248:	b480      	push	{r7}
 800724a:	b087      	sub	sp, #28
 800724c:	af00      	add	r7, sp, #0
 800724e:	60f8      	str	r0, [r7, #12]
 8007250:	60b9      	str	r1, [r7, #8]
 8007252:	4613      	mov	r3, r2
 8007254:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8007256:	2300      	movs	r3, #0
 8007258:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800725a:	2300      	movs	r3, #0
 800725c:	75fb      	strb	r3, [r7, #23]
 800725e:	e027      	b.n	80072b0 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8007260:	68fb      	ldr	r3, [r7, #12]
 8007262:	0f1b      	lsrs	r3, r3, #28
 8007264:	2b09      	cmp	r3, #9
 8007266:	d80b      	bhi.n	8007280 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8007268:	68fb      	ldr	r3, [r7, #12]
 800726a:	0f1b      	lsrs	r3, r3, #28
 800726c:	b2da      	uxtb	r2, r3
 800726e:	7dfb      	ldrb	r3, [r7, #23]
 8007270:	005b      	lsls	r3, r3, #1
 8007272:	4619      	mov	r1, r3
 8007274:	68bb      	ldr	r3, [r7, #8]
 8007276:	440b      	add	r3, r1
 8007278:	3230      	adds	r2, #48	@ 0x30
 800727a:	b2d2      	uxtb	r2, r2
 800727c:	701a      	strb	r2, [r3, #0]
 800727e:	e00a      	b.n	8007296 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8007280:	68fb      	ldr	r3, [r7, #12]
 8007282:	0f1b      	lsrs	r3, r3, #28
 8007284:	b2da      	uxtb	r2, r3
 8007286:	7dfb      	ldrb	r3, [r7, #23]
 8007288:	005b      	lsls	r3, r3, #1
 800728a:	4619      	mov	r1, r3
 800728c:	68bb      	ldr	r3, [r7, #8]
 800728e:	440b      	add	r3, r1
 8007290:	3237      	adds	r2, #55	@ 0x37
 8007292:	b2d2      	uxtb	r2, r2
 8007294:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8007296:	68fb      	ldr	r3, [r7, #12]
 8007298:	011b      	lsls	r3, r3, #4
 800729a:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800729c:	7dfb      	ldrb	r3, [r7, #23]
 800729e:	005b      	lsls	r3, r3, #1
 80072a0:	3301      	adds	r3, #1
 80072a2:	68ba      	ldr	r2, [r7, #8]
 80072a4:	4413      	add	r3, r2
 80072a6:	2200      	movs	r2, #0
 80072a8:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 80072aa:	7dfb      	ldrb	r3, [r7, #23]
 80072ac:	3301      	adds	r3, #1
 80072ae:	75fb      	strb	r3, [r7, #23]
 80072b0:	7dfa      	ldrb	r2, [r7, #23]
 80072b2:	79fb      	ldrb	r3, [r7, #7]
 80072b4:	429a      	cmp	r2, r3
 80072b6:	d3d3      	bcc.n	8007260 <IntToUnicode+0x18>
  }
}
 80072b8:	bf00      	nop
 80072ba:	bf00      	nop
 80072bc:	371c      	adds	r7, #28
 80072be:	46bd      	mov	sp, r7
 80072c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072c4:	4770      	bx	lr
	...

080072c8 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 80072c8:	b580      	push	{r7, lr}
 80072ca:	b0ae      	sub	sp, #184	@ 0xb8
 80072cc:	af00      	add	r7, sp, #0
 80072ce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80072d0:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80072d4:	2200      	movs	r2, #0
 80072d6:	601a      	str	r2, [r3, #0]
 80072d8:	605a      	str	r2, [r3, #4]
 80072da:	609a      	str	r2, [r3, #8]
 80072dc:	60da      	str	r2, [r3, #12]
 80072de:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80072e0:	f107 0318 	add.w	r3, r7, #24
 80072e4:	228c      	movs	r2, #140	@ 0x8c
 80072e6:	2100      	movs	r1, #0
 80072e8:	4618      	mov	r0, r3
 80072ea:	f000 fd11 	bl	8007d10 <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	681b      	ldr	r3, [r3, #0]
 80072f2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80072f6:	d173      	bne.n	80073e0 <HAL_PCD_MspInit+0x118>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 80072f8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80072fc:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 80072fe:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8007302:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 8007306:	2301      	movs	r3, #1
 8007308:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 800730a:	2301      	movs	r3, #1
 800730c:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 800730e:	2318      	movs	r3, #24
 8007310:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV2;
 8007312:	2302      	movs	r3, #2
 8007314:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8007316:	2302      	movs	r3, #2
 8007318:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 800731a:	2302      	movs	r3, #2
 800731c:	633b      	str	r3, [r7, #48]	@ 0x30
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK;
 800731e:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8007322:	637b      	str	r3, [r7, #52]	@ 0x34
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8007324:	f107 0318 	add.w	r3, r7, #24
 8007328:	4618      	mov	r0, r3
 800732a:	f7fb fe45 	bl	8002fb8 <HAL_RCCEx_PeriphCLKConfig>
 800732e:	4603      	mov	r3, r0
 8007330:	2b00      	cmp	r3, #0
 8007332:	d001      	beq.n	8007338 <HAL_PCD_MspInit+0x70>
    {
      Error_Handler();
 8007334:	f7f9 f9da 	bl	80006ec <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007338:	4b2b      	ldr	r3, [pc, #172]	@ (80073e8 <HAL_PCD_MspInit+0x120>)
 800733a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800733c:	4a2a      	ldr	r2, [pc, #168]	@ (80073e8 <HAL_PCD_MspInit+0x120>)
 800733e:	f043 0301 	orr.w	r3, r3, #1
 8007342:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8007344:	4b28      	ldr	r3, [pc, #160]	@ (80073e8 <HAL_PCD_MspInit+0x120>)
 8007346:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007348:	f003 0301 	and.w	r3, r3, #1
 800734c:	617b      	str	r3, [r7, #20]
 800734e:	697b      	ldr	r3, [r7, #20]
    PA8     ------> USB_OTG_FS_SOF
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8007350:	f44f 53e8 	mov.w	r3, #7424	@ 0x1d00
 8007354:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007358:	2302      	movs	r3, #2
 800735a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800735e:	2300      	movs	r3, #0
 8007360:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007364:	2303      	movs	r3, #3
 8007366:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800736a:	230a      	movs	r3, #10
 800736c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007370:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8007374:	4619      	mov	r1, r3
 8007376:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800737a:	f7f9 fc37 	bl	8000bec <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800737e:	4b1a      	ldr	r3, [pc, #104]	@ (80073e8 <HAL_PCD_MspInit+0x120>)
 8007380:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007382:	4a19      	ldr	r2, [pc, #100]	@ (80073e8 <HAL_PCD_MspInit+0x120>)
 8007384:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8007388:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800738a:	4b17      	ldr	r3, [pc, #92]	@ (80073e8 <HAL_PCD_MspInit+0x120>)
 800738c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800738e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8007392:	613b      	str	r3, [r7, #16]
 8007394:	693b      	ldr	r3, [r7, #16]

    /* Enable VDDUSB */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007396:	4b14      	ldr	r3, [pc, #80]	@ (80073e8 <HAL_PCD_MspInit+0x120>)
 8007398:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800739a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800739e:	2b00      	cmp	r3, #0
 80073a0:	d114      	bne.n	80073cc <HAL_PCD_MspInit+0x104>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80073a2:	4b11      	ldr	r3, [pc, #68]	@ (80073e8 <HAL_PCD_MspInit+0x120>)
 80073a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80073a6:	4a10      	ldr	r2, [pc, #64]	@ (80073e8 <HAL_PCD_MspInit+0x120>)
 80073a8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80073ac:	6593      	str	r3, [r2, #88]	@ 0x58
 80073ae:	4b0e      	ldr	r3, [pc, #56]	@ (80073e8 <HAL_PCD_MspInit+0x120>)
 80073b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80073b2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80073b6:	60fb      	str	r3, [r7, #12]
 80073b8:	68fb      	ldr	r3, [r7, #12]
      HAL_PWREx_EnableVddUSB();
 80073ba:	f7fa ffcb 	bl	8002354 <HAL_PWREx_EnableVddUSB>
      __HAL_RCC_PWR_CLK_DISABLE();
 80073be:	4b0a      	ldr	r3, [pc, #40]	@ (80073e8 <HAL_PCD_MspInit+0x120>)
 80073c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80073c2:	4a09      	ldr	r2, [pc, #36]	@ (80073e8 <HAL_PCD_MspInit+0x120>)
 80073c4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80073c8:	6593      	str	r3, [r2, #88]	@ 0x58
 80073ca:	e001      	b.n	80073d0 <HAL_PCD_MspInit+0x108>
    }
    else
    {
      HAL_PWREx_EnableVddUSB();
 80073cc:	f7fa ffc2 	bl	8002354 <HAL_PWREx_EnableVddUSB>
    }

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 80073d0:	2200      	movs	r2, #0
 80073d2:	2100      	movs	r1, #0
 80073d4:	2043      	movs	r0, #67	@ 0x43
 80073d6:	f7f9 fbd2 	bl	8000b7e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 80073da:	2043      	movs	r0, #67	@ 0x43
 80073dc:	f7f9 fbeb 	bl	8000bb6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 80073e0:	bf00      	nop
 80073e2:	37b8      	adds	r7, #184	@ 0xb8
 80073e4:	46bd      	mov	sp, r7
 80073e6:	bd80      	pop	{r7, pc}
 80073e8:	40021000 	.word	0x40021000

080073ec <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80073ec:	b580      	push	{r7, lr}
 80073ee:	b082      	sub	sp, #8
 80073f0:	af00      	add	r7, sp, #0
 80073f2:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8007400:	4619      	mov	r1, r3
 8007402:	4610      	mov	r0, r2
 8007404:	f7fe fa9f 	bl	8005946 <USBD_LL_SetupStage>
}
 8007408:	bf00      	nop
 800740a:	3708      	adds	r7, #8
 800740c:	46bd      	mov	sp, r7
 800740e:	bd80      	pop	{r7, pc}

08007410 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007410:	b580      	push	{r7, lr}
 8007412:	b082      	sub	sp, #8
 8007414:	af00      	add	r7, sp, #0
 8007416:	6078      	str	r0, [r7, #4]
 8007418:	460b      	mov	r3, r1
 800741a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 8007422:	78fa      	ldrb	r2, [r7, #3]
 8007424:	6879      	ldr	r1, [r7, #4]
 8007426:	4613      	mov	r3, r2
 8007428:	00db      	lsls	r3, r3, #3
 800742a:	4413      	add	r3, r2
 800742c:	009b      	lsls	r3, r3, #2
 800742e:	440b      	add	r3, r1
 8007430:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8007434:	681a      	ldr	r2, [r3, #0]
 8007436:	78fb      	ldrb	r3, [r7, #3]
 8007438:	4619      	mov	r1, r3
 800743a:	f7fe fad9 	bl	80059f0 <USBD_LL_DataOutStage>
}
 800743e:	bf00      	nop
 8007440:	3708      	adds	r7, #8
 8007442:	46bd      	mov	sp, r7
 8007444:	bd80      	pop	{r7, pc}

08007446 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007446:	b580      	push	{r7, lr}
 8007448:	b082      	sub	sp, #8
 800744a:	af00      	add	r7, sp, #0
 800744c:	6078      	str	r0, [r7, #4]
 800744e:	460b      	mov	r3, r1
 8007450:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 8007458:	78fa      	ldrb	r2, [r7, #3]
 800745a:	6879      	ldr	r1, [r7, #4]
 800745c:	4613      	mov	r3, r2
 800745e:	00db      	lsls	r3, r3, #3
 8007460:	4413      	add	r3, r2
 8007462:	009b      	lsls	r3, r3, #2
 8007464:	440b      	add	r3, r1
 8007466:	3320      	adds	r3, #32
 8007468:	681a      	ldr	r2, [r3, #0]
 800746a:	78fb      	ldrb	r3, [r7, #3]
 800746c:	4619      	mov	r1, r3
 800746e:	f7fe fb72 	bl	8005b56 <USBD_LL_DataInStage>
}
 8007472:	bf00      	nop
 8007474:	3708      	adds	r7, #8
 8007476:	46bd      	mov	sp, r7
 8007478:	bd80      	pop	{r7, pc}

0800747a <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800747a:	b580      	push	{r7, lr}
 800747c:	b082      	sub	sp, #8
 800747e:	af00      	add	r7, sp, #0
 8007480:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8007488:	4618      	mov	r0, r3
 800748a:	f7fe fcac 	bl	8005de6 <USBD_LL_SOF>
}
 800748e:	bf00      	nop
 8007490:	3708      	adds	r7, #8
 8007492:	46bd      	mov	sp, r7
 8007494:	bd80      	pop	{r7, pc}

08007496 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007496:	b580      	push	{r7, lr}
 8007498:	b084      	sub	sp, #16
 800749a:	af00      	add	r7, sp, #0
 800749c:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800749e:	2301      	movs	r3, #1
 80074a0:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	79db      	ldrb	r3, [r3, #7]
 80074a6:	2b02      	cmp	r3, #2
 80074a8:	d001      	beq.n	80074ae <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 80074aa:	f7f9 f91f 	bl	80006ec <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80074b4:	7bfa      	ldrb	r2, [r7, #15]
 80074b6:	4611      	mov	r1, r2
 80074b8:	4618      	mov	r0, r3
 80074ba:	f7fe fc50 	bl	8005d5e <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80074c4:	4618      	mov	r0, r3
 80074c6:	f7fe fbf8 	bl	8005cba <USBD_LL_Reset>
}
 80074ca:	bf00      	nop
 80074cc:	3710      	adds	r7, #16
 80074ce:	46bd      	mov	sp, r7
 80074d0:	bd80      	pop	{r7, pc}
	...

080074d4 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80074d4:	b580      	push	{r7, lr}
 80074d6:	b082      	sub	sp, #8
 80074d8:	af00      	add	r7, sp, #0
 80074da:	6078      	str	r0, [r7, #4]
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	681b      	ldr	r3, [r3, #0]
 80074e0:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80074e4:	681b      	ldr	r3, [r3, #0]
 80074e6:	687a      	ldr	r2, [r7, #4]
 80074e8:	6812      	ldr	r2, [r2, #0]
 80074ea:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 80074ee:	f043 0301 	orr.w	r3, r3, #1
 80074f2:	6013      	str	r3, [r2, #0]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80074fa:	4618      	mov	r0, r3
 80074fc:	f7fe fc3f 	bl	8005d7e <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	7adb      	ldrb	r3, [r3, #11]
 8007504:	2b00      	cmp	r3, #0
 8007506:	d005      	beq.n	8007514 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8007508:	4b04      	ldr	r3, [pc, #16]	@ (800751c <HAL_PCD_SuspendCallback+0x48>)
 800750a:	691b      	ldr	r3, [r3, #16]
 800750c:	4a03      	ldr	r2, [pc, #12]	@ (800751c <HAL_PCD_SuspendCallback+0x48>)
 800750e:	f043 0306 	orr.w	r3, r3, #6
 8007512:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8007514:	bf00      	nop
 8007516:	3708      	adds	r7, #8
 8007518:	46bd      	mov	sp, r7
 800751a:	bd80      	pop	{r7, pc}
 800751c:	e000ed00 	.word	0xe000ed00

08007520 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007520:	b580      	push	{r7, lr}
 8007522:	b082      	sub	sp, #8
 8007524:	af00      	add	r7, sp, #0
 8007526:	6078      	str	r0, [r7, #4]
  __HAL_PCD_UNGATE_PHYCLOCK(hpcd);
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	681b      	ldr	r3, [r3, #0]
 800752c:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8007530:	681b      	ldr	r3, [r3, #0]
 8007532:	687a      	ldr	r2, [r7, #4]
 8007534:	6812      	ldr	r2, [r2, #0]
 8007536:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800753a:	f023 0301 	bic.w	r3, r3, #1
 800753e:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	7adb      	ldrb	r3, [r3, #11]
 8007544:	2b00      	cmp	r3, #0
 8007546:	d007      	beq.n	8007558 <HAL_PCD_ResumeCallback+0x38>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8007548:	4b08      	ldr	r3, [pc, #32]	@ (800756c <HAL_PCD_ResumeCallback+0x4c>)
 800754a:	691b      	ldr	r3, [r3, #16]
 800754c:	4a07      	ldr	r2, [pc, #28]	@ (800756c <HAL_PCD_ResumeCallback+0x4c>)
 800754e:	f023 0306 	bic.w	r3, r3, #6
 8007552:	6113      	str	r3, [r2, #16]
    SystemClockConfig_Resume();
 8007554:	f000 faf6 	bl	8007b44 <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800755e:	4618      	mov	r0, r3
 8007560:	f7fe fc29 	bl	8005db6 <USBD_LL_Resume>
}
 8007564:	bf00      	nop
 8007566:	3708      	adds	r7, #8
 8007568:	46bd      	mov	sp, r7
 800756a:	bd80      	pop	{r7, pc}
 800756c:	e000ed00 	.word	0xe000ed00

08007570 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007570:	b580      	push	{r7, lr}
 8007572:	b082      	sub	sp, #8
 8007574:	af00      	add	r7, sp, #0
 8007576:	6078      	str	r0, [r7, #4]
 8007578:	460b      	mov	r3, r1
 800757a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8007582:	78fa      	ldrb	r2, [r7, #3]
 8007584:	4611      	mov	r1, r2
 8007586:	4618      	mov	r0, r3
 8007588:	f7fe fc7f 	bl	8005e8a <USBD_LL_IsoOUTIncomplete>
}
 800758c:	bf00      	nop
 800758e:	3708      	adds	r7, #8
 8007590:	46bd      	mov	sp, r7
 8007592:	bd80      	pop	{r7, pc}

08007594 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007594:	b580      	push	{r7, lr}
 8007596:	b082      	sub	sp, #8
 8007598:	af00      	add	r7, sp, #0
 800759a:	6078      	str	r0, [r7, #4]
 800759c:	460b      	mov	r3, r1
 800759e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80075a6:	78fa      	ldrb	r2, [r7, #3]
 80075a8:	4611      	mov	r1, r2
 80075aa:	4618      	mov	r0, r3
 80075ac:	f7fe fc3b 	bl	8005e26 <USBD_LL_IsoINIncomplete>
}
 80075b0:	bf00      	nop
 80075b2:	3708      	adds	r7, #8
 80075b4:	46bd      	mov	sp, r7
 80075b6:	bd80      	pop	{r7, pc}

080075b8 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80075b8:	b580      	push	{r7, lr}
 80075ba:	b082      	sub	sp, #8
 80075bc:	af00      	add	r7, sp, #0
 80075be:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80075c6:	4618      	mov	r0, r3
 80075c8:	f7fe fc91 	bl	8005eee <USBD_LL_DevConnected>
}
 80075cc:	bf00      	nop
 80075ce:	3708      	adds	r7, #8
 80075d0:	46bd      	mov	sp, r7
 80075d2:	bd80      	pop	{r7, pc}

080075d4 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80075d4:	b580      	push	{r7, lr}
 80075d6:	b082      	sub	sp, #8
 80075d8:	af00      	add	r7, sp, #0
 80075da:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80075e2:	4618      	mov	r0, r3
 80075e4:	f7fe fc8e 	bl	8005f04 <USBD_LL_DevDisconnected>
}
 80075e8:	bf00      	nop
 80075ea:	3708      	adds	r7, #8
 80075ec:	46bd      	mov	sp, r7
 80075ee:	bd80      	pop	{r7, pc}

080075f0 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 80075f0:	b580      	push	{r7, lr}
 80075f2:	b082      	sub	sp, #8
 80075f4:	af00      	add	r7, sp, #0
 80075f6:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	781b      	ldrb	r3, [r3, #0]
 80075fc:	2b00      	cmp	r3, #0
 80075fe:	d13c      	bne.n	800767a <USBD_LL_Init+0x8a>
  /* Enable USB power on Pwrctrl CR2 register. */
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 8007600:	4a20      	ldr	r2, [pc, #128]	@ (8007684 <USBD_LL_Init+0x94>)
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	4a1e      	ldr	r2, [pc, #120]	@ (8007684 <USBD_LL_Init+0x94>)
 800760c:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8007610:	4b1c      	ldr	r3, [pc, #112]	@ (8007684 <USBD_LL_Init+0x94>)
 8007612:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8007616:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8007618:	4b1a      	ldr	r3, [pc, #104]	@ (8007684 <USBD_LL_Init+0x94>)
 800761a:	2206      	movs	r2, #6
 800761c:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800761e:	4b19      	ldr	r3, [pc, #100]	@ (8007684 <USBD_LL_Init+0x94>)
 8007620:	2202      	movs	r2, #2
 8007622:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8007624:	4b17      	ldr	r3, [pc, #92]	@ (8007684 <USBD_LL_Init+0x94>)
 8007626:	2202      	movs	r2, #2
 8007628:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800762a:	4b16      	ldr	r3, [pc, #88]	@ (8007684 <USBD_LL_Init+0x94>)
 800762c:	2200      	movs	r2, #0
 800762e:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8007630:	4b14      	ldr	r3, [pc, #80]	@ (8007684 <USBD_LL_Init+0x94>)
 8007632:	2200      	movs	r2, #0
 8007634:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8007636:	4b13      	ldr	r3, [pc, #76]	@ (8007684 <USBD_LL_Init+0x94>)
 8007638:	2200      	movs	r2, #0
 800763a:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 800763c:	4b11      	ldr	r3, [pc, #68]	@ (8007684 <USBD_LL_Init+0x94>)
 800763e:	2200      	movs	r2, #0
 8007640:	735a      	strb	r2, [r3, #13]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8007642:	4b10      	ldr	r3, [pc, #64]	@ (8007684 <USBD_LL_Init+0x94>)
 8007644:	2200      	movs	r2, #0
 8007646:	73da      	strb	r2, [r3, #15]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8007648:	4b0e      	ldr	r3, [pc, #56]	@ (8007684 <USBD_LL_Init+0x94>)
 800764a:	2200      	movs	r2, #0
 800764c:	739a      	strb	r2, [r3, #14]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800764e:	480d      	ldr	r0, [pc, #52]	@ (8007684 <USBD_LL_Init+0x94>)
 8007650:	f7f9 fc76 	bl	8000f40 <HAL_PCD_Init>
 8007654:	4603      	mov	r3, r0
 8007656:	2b00      	cmp	r3, #0
 8007658:	d001      	beq.n	800765e <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800765a:	f7f9 f847 	bl	80006ec <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800765e:	2180      	movs	r1, #128	@ 0x80
 8007660:	4808      	ldr	r0, [pc, #32]	@ (8007684 <USBD_LL_Init+0x94>)
 8007662:	f7fa fdce 	bl	8002202 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 8007666:	2240      	movs	r2, #64	@ 0x40
 8007668:	2100      	movs	r1, #0
 800766a:	4806      	ldr	r0, [pc, #24]	@ (8007684 <USBD_LL_Init+0x94>)
 800766c:	f7fa fd82 	bl	8002174 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 8007670:	2280      	movs	r2, #128	@ 0x80
 8007672:	2101      	movs	r1, #1
 8007674:	4803      	ldr	r0, [pc, #12]	@ (8007684 <USBD_LL_Init+0x94>)
 8007676:	f7fa fd7d 	bl	8002174 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800767a:	2300      	movs	r3, #0
}
 800767c:	4618      	mov	r0, r3
 800767e:	3708      	adds	r7, #8
 8007680:	46bd      	mov	sp, r7
 8007682:	bd80      	pop	{r7, pc}
 8007684:	2000095c 	.word	0x2000095c

08007688 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8007688:	b580      	push	{r7, lr}
 800768a:	b084      	sub	sp, #16
 800768c:	af00      	add	r7, sp, #0
 800768e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007690:	2300      	movs	r3, #0
 8007692:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007694:	2300      	movs	r3, #0
 8007696:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_Start(pdev->pData);
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800769e:	4618      	mov	r0, r3
 80076a0:	f7f9 fd5d 	bl	800115e <HAL_PCD_Start>
 80076a4:	4603      	mov	r3, r0
 80076a6:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 80076a8:	7bbb      	ldrb	r3, [r7, #14]
 80076aa:	2b03      	cmp	r3, #3
 80076ac:	d816      	bhi.n	80076dc <USBD_LL_Start+0x54>
 80076ae:	a201      	add	r2, pc, #4	@ (adr r2, 80076b4 <USBD_LL_Start+0x2c>)
 80076b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80076b4:	080076c5 	.word	0x080076c5
 80076b8:	080076cb 	.word	0x080076cb
 80076bc:	080076d1 	.word	0x080076d1
 80076c0:	080076d7 	.word	0x080076d7
    case HAL_OK :
      usb_status = USBD_OK;
 80076c4:	2300      	movs	r3, #0
 80076c6:	73fb      	strb	r3, [r7, #15]
    break;
 80076c8:	e00b      	b.n	80076e2 <USBD_LL_Start+0x5a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 80076ca:	2303      	movs	r3, #3
 80076cc:	73fb      	strb	r3, [r7, #15]
    break;
 80076ce:	e008      	b.n	80076e2 <USBD_LL_Start+0x5a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 80076d0:	2301      	movs	r3, #1
 80076d2:	73fb      	strb	r3, [r7, #15]
    break;
 80076d4:	e005      	b.n	80076e2 <USBD_LL_Start+0x5a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 80076d6:	2303      	movs	r3, #3
 80076d8:	73fb      	strb	r3, [r7, #15]
    break;
 80076da:	e002      	b.n	80076e2 <USBD_LL_Start+0x5a>
    default :
      usb_status = USBD_FAIL;
 80076dc:	2303      	movs	r3, #3
 80076de:	73fb      	strb	r3, [r7, #15]
    break;
 80076e0:	bf00      	nop
  }
  return usb_status;
 80076e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80076e4:	4618      	mov	r0, r3
 80076e6:	3710      	adds	r7, #16
 80076e8:	46bd      	mov	sp, r7
 80076ea:	bd80      	pop	{r7, pc}

080076ec <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 80076ec:	b580      	push	{r7, lr}
 80076ee:	b084      	sub	sp, #16
 80076f0:	af00      	add	r7, sp, #0
 80076f2:	6078      	str	r0, [r7, #4]
 80076f4:	4608      	mov	r0, r1
 80076f6:	4611      	mov	r1, r2
 80076f8:	461a      	mov	r2, r3
 80076fa:	4603      	mov	r3, r0
 80076fc:	70fb      	strb	r3, [r7, #3]
 80076fe:	460b      	mov	r3, r1
 8007700:	70bb      	strb	r3, [r7, #2]
 8007702:	4613      	mov	r3, r2
 8007704:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007706:	2300      	movs	r3, #0
 8007708:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800770a:	2300      	movs	r3, #0
 800770c:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8007714:	78bb      	ldrb	r3, [r7, #2]
 8007716:	883a      	ldrh	r2, [r7, #0]
 8007718:	78f9      	ldrb	r1, [r7, #3]
 800771a:	f7fa fa09 	bl	8001b30 <HAL_PCD_EP_Open>
 800771e:	4603      	mov	r3, r0
 8007720:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 8007722:	7bbb      	ldrb	r3, [r7, #14]
 8007724:	2b03      	cmp	r3, #3
 8007726:	d817      	bhi.n	8007758 <USBD_LL_OpenEP+0x6c>
 8007728:	a201      	add	r2, pc, #4	@ (adr r2, 8007730 <USBD_LL_OpenEP+0x44>)
 800772a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800772e:	bf00      	nop
 8007730:	08007741 	.word	0x08007741
 8007734:	08007747 	.word	0x08007747
 8007738:	0800774d 	.word	0x0800774d
 800773c:	08007753 	.word	0x08007753
    case HAL_OK :
      usb_status = USBD_OK;
 8007740:	2300      	movs	r3, #0
 8007742:	73fb      	strb	r3, [r7, #15]
    break;
 8007744:	e00b      	b.n	800775e <USBD_LL_OpenEP+0x72>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8007746:	2303      	movs	r3, #3
 8007748:	73fb      	strb	r3, [r7, #15]
    break;
 800774a:	e008      	b.n	800775e <USBD_LL_OpenEP+0x72>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800774c:	2301      	movs	r3, #1
 800774e:	73fb      	strb	r3, [r7, #15]
    break;
 8007750:	e005      	b.n	800775e <USBD_LL_OpenEP+0x72>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8007752:	2303      	movs	r3, #3
 8007754:	73fb      	strb	r3, [r7, #15]
    break;
 8007756:	e002      	b.n	800775e <USBD_LL_OpenEP+0x72>
    default :
      usb_status = USBD_FAIL;
 8007758:	2303      	movs	r3, #3
 800775a:	73fb      	strb	r3, [r7, #15]
    break;
 800775c:	bf00      	nop
  }
  return usb_status;
 800775e:	7bfb      	ldrb	r3, [r7, #15]
}
 8007760:	4618      	mov	r0, r3
 8007762:	3710      	adds	r7, #16
 8007764:	46bd      	mov	sp, r7
 8007766:	bd80      	pop	{r7, pc}

08007768 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8007768:	b580      	push	{r7, lr}
 800776a:	b084      	sub	sp, #16
 800776c:	af00      	add	r7, sp, #0
 800776e:	6078      	str	r0, [r7, #4]
 8007770:	460b      	mov	r3, r1
 8007772:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007774:	2300      	movs	r3, #0
 8007776:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007778:	2300      	movs	r3, #0
 800777a:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8007782:	78fa      	ldrb	r2, [r7, #3]
 8007784:	4611      	mov	r1, r2
 8007786:	4618      	mov	r0, r3
 8007788:	f7fa fa3c 	bl	8001c04 <HAL_PCD_EP_Close>
 800778c:	4603      	mov	r3, r0
 800778e:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 8007790:	7bbb      	ldrb	r3, [r7, #14]
 8007792:	2b03      	cmp	r3, #3
 8007794:	d816      	bhi.n	80077c4 <USBD_LL_CloseEP+0x5c>
 8007796:	a201      	add	r2, pc, #4	@ (adr r2, 800779c <USBD_LL_CloseEP+0x34>)
 8007798:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800779c:	080077ad 	.word	0x080077ad
 80077a0:	080077b3 	.word	0x080077b3
 80077a4:	080077b9 	.word	0x080077b9
 80077a8:	080077bf 	.word	0x080077bf
    case HAL_OK :
      usb_status = USBD_OK;
 80077ac:	2300      	movs	r3, #0
 80077ae:	73fb      	strb	r3, [r7, #15]
    break;
 80077b0:	e00b      	b.n	80077ca <USBD_LL_CloseEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 80077b2:	2303      	movs	r3, #3
 80077b4:	73fb      	strb	r3, [r7, #15]
    break;
 80077b6:	e008      	b.n	80077ca <USBD_LL_CloseEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 80077b8:	2301      	movs	r3, #1
 80077ba:	73fb      	strb	r3, [r7, #15]
    break;
 80077bc:	e005      	b.n	80077ca <USBD_LL_CloseEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 80077be:	2303      	movs	r3, #3
 80077c0:	73fb      	strb	r3, [r7, #15]
    break;
 80077c2:	e002      	b.n	80077ca <USBD_LL_CloseEP+0x62>
    default :
      usb_status = USBD_FAIL;
 80077c4:	2303      	movs	r3, #3
 80077c6:	73fb      	strb	r3, [r7, #15]
    break;
 80077c8:	bf00      	nop
  }
  return usb_status;
 80077ca:	7bfb      	ldrb	r3, [r7, #15]
}
 80077cc:	4618      	mov	r0, r3
 80077ce:	3710      	adds	r7, #16
 80077d0:	46bd      	mov	sp, r7
 80077d2:	bd80      	pop	{r7, pc}

080077d4 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80077d4:	b580      	push	{r7, lr}
 80077d6:	b084      	sub	sp, #16
 80077d8:	af00      	add	r7, sp, #0
 80077da:	6078      	str	r0, [r7, #4]
 80077dc:	460b      	mov	r3, r1
 80077de:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80077e0:	2300      	movs	r3, #0
 80077e2:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80077e4:	2300      	movs	r3, #0
 80077e6:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80077ee:	78fa      	ldrb	r2, [r7, #3]
 80077f0:	4611      	mov	r1, r2
 80077f2:	4618      	mov	r0, r3
 80077f4:	f7fa facb 	bl	8001d8e <HAL_PCD_EP_SetStall>
 80077f8:	4603      	mov	r3, r0
 80077fa:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 80077fc:	7bbb      	ldrb	r3, [r7, #14]
 80077fe:	2b03      	cmp	r3, #3
 8007800:	d816      	bhi.n	8007830 <USBD_LL_StallEP+0x5c>
 8007802:	a201      	add	r2, pc, #4	@ (adr r2, 8007808 <USBD_LL_StallEP+0x34>)
 8007804:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007808:	08007819 	.word	0x08007819
 800780c:	0800781f 	.word	0x0800781f
 8007810:	08007825 	.word	0x08007825
 8007814:	0800782b 	.word	0x0800782b
    case HAL_OK :
      usb_status = USBD_OK;
 8007818:	2300      	movs	r3, #0
 800781a:	73fb      	strb	r3, [r7, #15]
    break;
 800781c:	e00b      	b.n	8007836 <USBD_LL_StallEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800781e:	2303      	movs	r3, #3
 8007820:	73fb      	strb	r3, [r7, #15]
    break;
 8007822:	e008      	b.n	8007836 <USBD_LL_StallEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8007824:	2301      	movs	r3, #1
 8007826:	73fb      	strb	r3, [r7, #15]
    break;
 8007828:	e005      	b.n	8007836 <USBD_LL_StallEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800782a:	2303      	movs	r3, #3
 800782c:	73fb      	strb	r3, [r7, #15]
    break;
 800782e:	e002      	b.n	8007836 <USBD_LL_StallEP+0x62>
    default :
      usb_status = USBD_FAIL;
 8007830:	2303      	movs	r3, #3
 8007832:	73fb      	strb	r3, [r7, #15]
    break;
 8007834:	bf00      	nop
  }
  return usb_status;
 8007836:	7bfb      	ldrb	r3, [r7, #15]
}
 8007838:	4618      	mov	r0, r3
 800783a:	3710      	adds	r7, #16
 800783c:	46bd      	mov	sp, r7
 800783e:	bd80      	pop	{r7, pc}

08007840 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8007840:	b580      	push	{r7, lr}
 8007842:	b084      	sub	sp, #16
 8007844:	af00      	add	r7, sp, #0
 8007846:	6078      	str	r0, [r7, #4]
 8007848:	460b      	mov	r3, r1
 800784a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800784c:	2300      	movs	r3, #0
 800784e:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007850:	2300      	movs	r3, #0
 8007852:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800785a:	78fa      	ldrb	r2, [r7, #3]
 800785c:	4611      	mov	r1, r2
 800785e:	4618      	mov	r0, r3
 8007860:	f7fa faf7 	bl	8001e52 <HAL_PCD_EP_ClrStall>
 8007864:	4603      	mov	r3, r0
 8007866:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 8007868:	7bbb      	ldrb	r3, [r7, #14]
 800786a:	2b03      	cmp	r3, #3
 800786c:	d816      	bhi.n	800789c <USBD_LL_ClearStallEP+0x5c>
 800786e:	a201      	add	r2, pc, #4	@ (adr r2, 8007874 <USBD_LL_ClearStallEP+0x34>)
 8007870:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007874:	08007885 	.word	0x08007885
 8007878:	0800788b 	.word	0x0800788b
 800787c:	08007891 	.word	0x08007891
 8007880:	08007897 	.word	0x08007897
    case HAL_OK :
      usb_status = USBD_OK;
 8007884:	2300      	movs	r3, #0
 8007886:	73fb      	strb	r3, [r7, #15]
    break;
 8007888:	e00b      	b.n	80078a2 <USBD_LL_ClearStallEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800788a:	2303      	movs	r3, #3
 800788c:	73fb      	strb	r3, [r7, #15]
    break;
 800788e:	e008      	b.n	80078a2 <USBD_LL_ClearStallEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8007890:	2301      	movs	r3, #1
 8007892:	73fb      	strb	r3, [r7, #15]
    break;
 8007894:	e005      	b.n	80078a2 <USBD_LL_ClearStallEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8007896:	2303      	movs	r3, #3
 8007898:	73fb      	strb	r3, [r7, #15]
    break;
 800789a:	e002      	b.n	80078a2 <USBD_LL_ClearStallEP+0x62>
    default :
      usb_status = USBD_FAIL;
 800789c:	2303      	movs	r3, #3
 800789e:	73fb      	strb	r3, [r7, #15]
    break;
 80078a0:	bf00      	nop
  }
  return usb_status;
 80078a2:	7bfb      	ldrb	r3, [r7, #15]
}
 80078a4:	4618      	mov	r0, r3
 80078a6:	3710      	adds	r7, #16
 80078a8:	46bd      	mov	sp, r7
 80078aa:	bd80      	pop	{r7, pc}

080078ac <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80078ac:	b480      	push	{r7}
 80078ae:	b085      	sub	sp, #20
 80078b0:	af00      	add	r7, sp, #0
 80078b2:	6078      	str	r0, [r7, #4]
 80078b4:	460b      	mov	r3, r1
 80078b6:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80078be:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 80078c0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80078c4:	2b00      	cmp	r3, #0
 80078c6:	da0b      	bge.n	80078e0 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 80078c8:	78fb      	ldrb	r3, [r7, #3]
 80078ca:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80078ce:	68f9      	ldr	r1, [r7, #12]
 80078d0:	4613      	mov	r3, r2
 80078d2:	00db      	lsls	r3, r3, #3
 80078d4:	4413      	add	r3, r2
 80078d6:	009b      	lsls	r3, r3, #2
 80078d8:	440b      	add	r3, r1
 80078da:	3316      	adds	r3, #22
 80078dc:	781b      	ldrb	r3, [r3, #0]
 80078de:	e00b      	b.n	80078f8 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 80078e0:	78fb      	ldrb	r3, [r7, #3]
 80078e2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80078e6:	68f9      	ldr	r1, [r7, #12]
 80078e8:	4613      	mov	r3, r2
 80078ea:	00db      	lsls	r3, r3, #3
 80078ec:	4413      	add	r3, r2
 80078ee:	009b      	lsls	r3, r3, #2
 80078f0:	440b      	add	r3, r1
 80078f2:	f203 2356 	addw	r3, r3, #598	@ 0x256
 80078f6:	781b      	ldrb	r3, [r3, #0]
  }
}
 80078f8:	4618      	mov	r0, r3
 80078fa:	3714      	adds	r7, #20
 80078fc:	46bd      	mov	sp, r7
 80078fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007902:	4770      	bx	lr

08007904 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8007904:	b580      	push	{r7, lr}
 8007906:	b084      	sub	sp, #16
 8007908:	af00      	add	r7, sp, #0
 800790a:	6078      	str	r0, [r7, #4]
 800790c:	460b      	mov	r3, r1
 800790e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007910:	2300      	movs	r3, #0
 8007912:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007914:	2300      	movs	r3, #0
 8007916:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800791e:	78fa      	ldrb	r2, [r7, #3]
 8007920:	4611      	mov	r1, r2
 8007922:	4618      	mov	r0, r3
 8007924:	f7fa f8e0 	bl	8001ae8 <HAL_PCD_SetAddress>
 8007928:	4603      	mov	r3, r0
 800792a:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 800792c:	7bbb      	ldrb	r3, [r7, #14]
 800792e:	2b03      	cmp	r3, #3
 8007930:	d816      	bhi.n	8007960 <USBD_LL_SetUSBAddress+0x5c>
 8007932:	a201      	add	r2, pc, #4	@ (adr r2, 8007938 <USBD_LL_SetUSBAddress+0x34>)
 8007934:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007938:	08007949 	.word	0x08007949
 800793c:	0800794f 	.word	0x0800794f
 8007940:	08007955 	.word	0x08007955
 8007944:	0800795b 	.word	0x0800795b
    case HAL_OK :
      usb_status = USBD_OK;
 8007948:	2300      	movs	r3, #0
 800794a:	73fb      	strb	r3, [r7, #15]
    break;
 800794c:	e00b      	b.n	8007966 <USBD_LL_SetUSBAddress+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800794e:	2303      	movs	r3, #3
 8007950:	73fb      	strb	r3, [r7, #15]
    break;
 8007952:	e008      	b.n	8007966 <USBD_LL_SetUSBAddress+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8007954:	2301      	movs	r3, #1
 8007956:	73fb      	strb	r3, [r7, #15]
    break;
 8007958:	e005      	b.n	8007966 <USBD_LL_SetUSBAddress+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800795a:	2303      	movs	r3, #3
 800795c:	73fb      	strb	r3, [r7, #15]
    break;
 800795e:	e002      	b.n	8007966 <USBD_LL_SetUSBAddress+0x62>
    default :
      usb_status = USBD_FAIL;
 8007960:	2303      	movs	r3, #3
 8007962:	73fb      	strb	r3, [r7, #15]
    break;
 8007964:	bf00      	nop
  }
  return usb_status;
 8007966:	7bfb      	ldrb	r3, [r7, #15]
}
 8007968:	4618      	mov	r0, r3
 800796a:	3710      	adds	r7, #16
 800796c:	46bd      	mov	sp, r7
 800796e:	bd80      	pop	{r7, pc}

08007970 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8007970:	b580      	push	{r7, lr}
 8007972:	b086      	sub	sp, #24
 8007974:	af00      	add	r7, sp, #0
 8007976:	60f8      	str	r0, [r7, #12]
 8007978:	607a      	str	r2, [r7, #4]
 800797a:	603b      	str	r3, [r7, #0]
 800797c:	460b      	mov	r3, r1
 800797e:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007980:	2300      	movs	r3, #0
 8007982:	75bb      	strb	r3, [r7, #22]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007984:	2300      	movs	r3, #0
 8007986:	75fb      	strb	r3, [r7, #23]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8007988:	68fb      	ldr	r3, [r7, #12]
 800798a:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800798e:	7af9      	ldrb	r1, [r7, #11]
 8007990:	683b      	ldr	r3, [r7, #0]
 8007992:	687a      	ldr	r2, [r7, #4]
 8007994:	f7fa f9ca 	bl	8001d2c <HAL_PCD_EP_Transmit>
 8007998:	4603      	mov	r3, r0
 800799a:	75bb      	strb	r3, [r7, #22]

  switch (hal_status) {
 800799c:	7dbb      	ldrb	r3, [r7, #22]
 800799e:	2b03      	cmp	r3, #3
 80079a0:	d816      	bhi.n	80079d0 <USBD_LL_Transmit+0x60>
 80079a2:	a201      	add	r2, pc, #4	@ (adr r2, 80079a8 <USBD_LL_Transmit+0x38>)
 80079a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80079a8:	080079b9 	.word	0x080079b9
 80079ac:	080079bf 	.word	0x080079bf
 80079b0:	080079c5 	.word	0x080079c5
 80079b4:	080079cb 	.word	0x080079cb
    case HAL_OK :
      usb_status = USBD_OK;
 80079b8:	2300      	movs	r3, #0
 80079ba:	75fb      	strb	r3, [r7, #23]
    break;
 80079bc:	e00b      	b.n	80079d6 <USBD_LL_Transmit+0x66>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 80079be:	2303      	movs	r3, #3
 80079c0:	75fb      	strb	r3, [r7, #23]
    break;
 80079c2:	e008      	b.n	80079d6 <USBD_LL_Transmit+0x66>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 80079c4:	2301      	movs	r3, #1
 80079c6:	75fb      	strb	r3, [r7, #23]
    break;
 80079c8:	e005      	b.n	80079d6 <USBD_LL_Transmit+0x66>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 80079ca:	2303      	movs	r3, #3
 80079cc:	75fb      	strb	r3, [r7, #23]
    break;
 80079ce:	e002      	b.n	80079d6 <USBD_LL_Transmit+0x66>
    default :
      usb_status = USBD_FAIL;
 80079d0:	2303      	movs	r3, #3
 80079d2:	75fb      	strb	r3, [r7, #23]
    break;
 80079d4:	bf00      	nop
  }
  return usb_status;
 80079d6:	7dfb      	ldrb	r3, [r7, #23]
}
 80079d8:	4618      	mov	r0, r3
 80079da:	3718      	adds	r7, #24
 80079dc:	46bd      	mov	sp, r7
 80079de:	bd80      	pop	{r7, pc}

080079e0 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 80079e0:	b580      	push	{r7, lr}
 80079e2:	b086      	sub	sp, #24
 80079e4:	af00      	add	r7, sp, #0
 80079e6:	60f8      	str	r0, [r7, #12]
 80079e8:	607a      	str	r2, [r7, #4]
 80079ea:	603b      	str	r3, [r7, #0]
 80079ec:	460b      	mov	r3, r1
 80079ee:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80079f0:	2300      	movs	r3, #0
 80079f2:	75bb      	strb	r3, [r7, #22]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80079f4:	2300      	movs	r3, #0
 80079f6:	75fb      	strb	r3, [r7, #23]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 80079f8:	68fb      	ldr	r3, [r7, #12]
 80079fa:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 80079fe:	7af9      	ldrb	r1, [r7, #11]
 8007a00:	683b      	ldr	r3, [r7, #0]
 8007a02:	687a      	ldr	r2, [r7, #4]
 8007a04:	f7fa f948 	bl	8001c98 <HAL_PCD_EP_Receive>
 8007a08:	4603      	mov	r3, r0
 8007a0a:	75bb      	strb	r3, [r7, #22]

  switch (hal_status) {
 8007a0c:	7dbb      	ldrb	r3, [r7, #22]
 8007a0e:	2b03      	cmp	r3, #3
 8007a10:	d816      	bhi.n	8007a40 <USBD_LL_PrepareReceive+0x60>
 8007a12:	a201      	add	r2, pc, #4	@ (adr r2, 8007a18 <USBD_LL_PrepareReceive+0x38>)
 8007a14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007a18:	08007a29 	.word	0x08007a29
 8007a1c:	08007a2f 	.word	0x08007a2f
 8007a20:	08007a35 	.word	0x08007a35
 8007a24:	08007a3b 	.word	0x08007a3b
    case HAL_OK :
      usb_status = USBD_OK;
 8007a28:	2300      	movs	r3, #0
 8007a2a:	75fb      	strb	r3, [r7, #23]
    break;
 8007a2c:	e00b      	b.n	8007a46 <USBD_LL_PrepareReceive+0x66>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8007a2e:	2303      	movs	r3, #3
 8007a30:	75fb      	strb	r3, [r7, #23]
    break;
 8007a32:	e008      	b.n	8007a46 <USBD_LL_PrepareReceive+0x66>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8007a34:	2301      	movs	r3, #1
 8007a36:	75fb      	strb	r3, [r7, #23]
    break;
 8007a38:	e005      	b.n	8007a46 <USBD_LL_PrepareReceive+0x66>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8007a3a:	2303      	movs	r3, #3
 8007a3c:	75fb      	strb	r3, [r7, #23]
    break;
 8007a3e:	e002      	b.n	8007a46 <USBD_LL_PrepareReceive+0x66>
    default :
      usb_status = USBD_FAIL;
 8007a40:	2303      	movs	r3, #3
 8007a42:	75fb      	strb	r3, [r7, #23]
    break;
 8007a44:	bf00      	nop
  }
  return usb_status;
 8007a46:	7dfb      	ldrb	r3, [r7, #23]
}
 8007a48:	4618      	mov	r0, r3
 8007a4a:	3718      	adds	r7, #24
 8007a4c:	46bd      	mov	sp, r7
 8007a4e:	bd80      	pop	{r7, pc}

08007a50 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8007a50:	b580      	push	{r7, lr}
 8007a52:	b082      	sub	sp, #8
 8007a54:	af00      	add	r7, sp, #0
 8007a56:	6078      	str	r0, [r7, #4]
 8007a58:	460b      	mov	r3, r1
 8007a5a:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8007a62:	78fa      	ldrb	r2, [r7, #3]
 8007a64:	4611      	mov	r1, r2
 8007a66:	4618      	mov	r0, r3
 8007a68:	f7fa f948 	bl	8001cfc <HAL_PCD_EP_GetRxCount>
 8007a6c:	4603      	mov	r3, r0
}
 8007a6e:	4618      	mov	r0, r3
 8007a70:	3708      	adds	r7, #8
 8007a72:	46bd      	mov	sp, r7
 8007a74:	bd80      	pop	{r7, pc}
	...

08007a78 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd: PCD handle
  * @param  msg: LPM message
  * @retval None
  */
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8007a78:	b580      	push	{r7, lr}
 8007a7a:	b082      	sub	sp, #8
 8007a7c:	af00      	add	r7, sp, #0
 8007a7e:	6078      	str	r0, [r7, #4]
 8007a80:	460b      	mov	r3, r1
 8007a82:	70fb      	strb	r3, [r7, #3]
  switch (msg)
 8007a84:	78fb      	ldrb	r3, [r7, #3]
 8007a86:	2b00      	cmp	r3, #0
 8007a88:	d002      	beq.n	8007a90 <HAL_PCDEx_LPM_Callback+0x18>
 8007a8a:	2b01      	cmp	r3, #1
 8007a8c:	d01f      	beq.n	8007ace <HAL_PCDEx_LPM_Callback+0x56>
      /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
}
 8007a8e:	e03b      	b.n	8007b08 <HAL_PCDEx_LPM_Callback+0x90>
    if (hpcd->Init.low_power_enable)
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	7adb      	ldrb	r3, [r3, #11]
 8007a94:	2b00      	cmp	r3, #0
 8007a96:	d007      	beq.n	8007aa8 <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 8007a98:	f000 f854 	bl	8007b44 <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8007a9c:	4b1c      	ldr	r3, [pc, #112]	@ (8007b10 <HAL_PCDEx_LPM_Callback+0x98>)
 8007a9e:	691b      	ldr	r3, [r3, #16]
 8007aa0:	4a1b      	ldr	r2, [pc, #108]	@ (8007b10 <HAL_PCDEx_LPM_Callback+0x98>)
 8007aa2:	f023 0306 	bic.w	r3, r3, #6
 8007aa6:	6113      	str	r3, [r2, #16]
    __HAL_PCD_UNGATE_PHYCLOCK(hpcd);
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	681b      	ldr	r3, [r3, #0]
 8007aac:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8007ab0:	681b      	ldr	r3, [r3, #0]
 8007ab2:	687a      	ldr	r2, [r7, #4]
 8007ab4:	6812      	ldr	r2, [r2, #0]
 8007ab6:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8007aba:	f023 0301 	bic.w	r3, r3, #1
 8007abe:	6013      	str	r3, [r2, #0]
    USBD_LL_Resume(hpcd->pData);
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8007ac6:	4618      	mov	r0, r3
 8007ac8:	f7fe f975 	bl	8005db6 <USBD_LL_Resume>
    break;
 8007acc:	e01c      	b.n	8007b08 <HAL_PCDEx_LPM_Callback+0x90>
    __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	681b      	ldr	r3, [r3, #0]
 8007ad2:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8007ad6:	681b      	ldr	r3, [r3, #0]
 8007ad8:	687a      	ldr	r2, [r7, #4]
 8007ada:	6812      	ldr	r2, [r2, #0]
 8007adc:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8007ae0:	f043 0301 	orr.w	r3, r3, #1
 8007ae4:	6013      	str	r3, [r2, #0]
    USBD_LL_Suspend(hpcd->pData);
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8007aec:	4618      	mov	r0, r3
 8007aee:	f7fe f946 	bl	8005d7e <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	7adb      	ldrb	r3, [r3, #11]
 8007af6:	2b00      	cmp	r3, #0
 8007af8:	d005      	beq.n	8007b06 <HAL_PCDEx_LPM_Callback+0x8e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8007afa:	4b05      	ldr	r3, [pc, #20]	@ (8007b10 <HAL_PCDEx_LPM_Callback+0x98>)
 8007afc:	691b      	ldr	r3, [r3, #16]
 8007afe:	4a04      	ldr	r2, [pc, #16]	@ (8007b10 <HAL_PCDEx_LPM_Callback+0x98>)
 8007b00:	f043 0306 	orr.w	r3, r3, #6
 8007b04:	6113      	str	r3, [r2, #16]
    break;
 8007b06:	bf00      	nop
}
 8007b08:	bf00      	nop
 8007b0a:	3708      	adds	r7, #8
 8007b0c:	46bd      	mov	sp, r7
 8007b0e:	bd80      	pop	{r7, pc}
 8007b10:	e000ed00 	.word	0xe000ed00

08007b14 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8007b14:	b480      	push	{r7}
 8007b16:	b083      	sub	sp, #12
 8007b18:	af00      	add	r7, sp, #0
 8007b1a:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8007b1c:	4b03      	ldr	r3, [pc, #12]	@ (8007b2c <USBD_static_malloc+0x18>)
}
 8007b1e:	4618      	mov	r0, r3
 8007b20:	370c      	adds	r7, #12
 8007b22:	46bd      	mov	sp, r7
 8007b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b28:	4770      	bx	lr
 8007b2a:	bf00      	nop
 8007b2c:	20000e40 	.word	0x20000e40

08007b30 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8007b30:	b480      	push	{r7}
 8007b32:	b083      	sub	sp, #12
 8007b34:	af00      	add	r7, sp, #0
 8007b36:	6078      	str	r0, [r7, #4]

}
 8007b38:	bf00      	nop
 8007b3a:	370c      	adds	r7, #12
 8007b3c:	46bd      	mov	sp, r7
 8007b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b42:	4770      	bx	lr

08007b44 <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 8007b44:	b580      	push	{r7, lr}
 8007b46:	af00      	add	r7, sp, #0
  SystemClock_Config();
 8007b48:	f7f8 fcc4 	bl	80004d4 <SystemClock_Config>
}
 8007b4c:	bf00      	nop
 8007b4e:	bd80      	pop	{r7, pc}

08007b50 <malloc>:
 8007b50:	4b02      	ldr	r3, [pc, #8]	@ (8007b5c <malloc+0xc>)
 8007b52:	4601      	mov	r1, r0
 8007b54:	6818      	ldr	r0, [r3, #0]
 8007b56:	f000 b82d 	b.w	8007bb4 <_malloc_r>
 8007b5a:	bf00      	nop
 8007b5c:	200002fc 	.word	0x200002fc

08007b60 <free>:
 8007b60:	4b02      	ldr	r3, [pc, #8]	@ (8007b6c <free+0xc>)
 8007b62:	4601      	mov	r1, r0
 8007b64:	6818      	ldr	r0, [r3, #0]
 8007b66:	f000 b937 	b.w	8007dd8 <_free_r>
 8007b6a:	bf00      	nop
 8007b6c:	200002fc 	.word	0x200002fc

08007b70 <sbrk_aligned>:
 8007b70:	b570      	push	{r4, r5, r6, lr}
 8007b72:	4e0f      	ldr	r6, [pc, #60]	@ (8007bb0 <sbrk_aligned+0x40>)
 8007b74:	460c      	mov	r4, r1
 8007b76:	6831      	ldr	r1, [r6, #0]
 8007b78:	4605      	mov	r5, r0
 8007b7a:	b911      	cbnz	r1, 8007b82 <sbrk_aligned+0x12>
 8007b7c:	f000 f8e2 	bl	8007d44 <_sbrk_r>
 8007b80:	6030      	str	r0, [r6, #0]
 8007b82:	4621      	mov	r1, r4
 8007b84:	4628      	mov	r0, r5
 8007b86:	f000 f8dd 	bl	8007d44 <_sbrk_r>
 8007b8a:	1c43      	adds	r3, r0, #1
 8007b8c:	d103      	bne.n	8007b96 <sbrk_aligned+0x26>
 8007b8e:	f04f 34ff 	mov.w	r4, #4294967295
 8007b92:	4620      	mov	r0, r4
 8007b94:	bd70      	pop	{r4, r5, r6, pc}
 8007b96:	1cc4      	adds	r4, r0, #3
 8007b98:	f024 0403 	bic.w	r4, r4, #3
 8007b9c:	42a0      	cmp	r0, r4
 8007b9e:	d0f8      	beq.n	8007b92 <sbrk_aligned+0x22>
 8007ba0:	1a21      	subs	r1, r4, r0
 8007ba2:	4628      	mov	r0, r5
 8007ba4:	f000 f8ce 	bl	8007d44 <_sbrk_r>
 8007ba8:	3001      	adds	r0, #1
 8007baa:	d1f2      	bne.n	8007b92 <sbrk_aligned+0x22>
 8007bac:	e7ef      	b.n	8007b8e <sbrk_aligned+0x1e>
 8007bae:	bf00      	nop
 8007bb0:	20001060 	.word	0x20001060

08007bb4 <_malloc_r>:
 8007bb4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007bb8:	1ccd      	adds	r5, r1, #3
 8007bba:	f025 0503 	bic.w	r5, r5, #3
 8007bbe:	3508      	adds	r5, #8
 8007bc0:	2d0c      	cmp	r5, #12
 8007bc2:	bf38      	it	cc
 8007bc4:	250c      	movcc	r5, #12
 8007bc6:	2d00      	cmp	r5, #0
 8007bc8:	4606      	mov	r6, r0
 8007bca:	db01      	blt.n	8007bd0 <_malloc_r+0x1c>
 8007bcc:	42a9      	cmp	r1, r5
 8007bce:	d904      	bls.n	8007bda <_malloc_r+0x26>
 8007bd0:	230c      	movs	r3, #12
 8007bd2:	6033      	str	r3, [r6, #0]
 8007bd4:	2000      	movs	r0, #0
 8007bd6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007bda:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007cb0 <_malloc_r+0xfc>
 8007bde:	f000 f869 	bl	8007cb4 <__malloc_lock>
 8007be2:	f8d8 3000 	ldr.w	r3, [r8]
 8007be6:	461c      	mov	r4, r3
 8007be8:	bb44      	cbnz	r4, 8007c3c <_malloc_r+0x88>
 8007bea:	4629      	mov	r1, r5
 8007bec:	4630      	mov	r0, r6
 8007bee:	f7ff ffbf 	bl	8007b70 <sbrk_aligned>
 8007bf2:	1c43      	adds	r3, r0, #1
 8007bf4:	4604      	mov	r4, r0
 8007bf6:	d158      	bne.n	8007caa <_malloc_r+0xf6>
 8007bf8:	f8d8 4000 	ldr.w	r4, [r8]
 8007bfc:	4627      	mov	r7, r4
 8007bfe:	2f00      	cmp	r7, #0
 8007c00:	d143      	bne.n	8007c8a <_malloc_r+0xd6>
 8007c02:	2c00      	cmp	r4, #0
 8007c04:	d04b      	beq.n	8007c9e <_malloc_r+0xea>
 8007c06:	6823      	ldr	r3, [r4, #0]
 8007c08:	4639      	mov	r1, r7
 8007c0a:	4630      	mov	r0, r6
 8007c0c:	eb04 0903 	add.w	r9, r4, r3
 8007c10:	f000 f898 	bl	8007d44 <_sbrk_r>
 8007c14:	4581      	cmp	r9, r0
 8007c16:	d142      	bne.n	8007c9e <_malloc_r+0xea>
 8007c18:	6821      	ldr	r1, [r4, #0]
 8007c1a:	1a6d      	subs	r5, r5, r1
 8007c1c:	4629      	mov	r1, r5
 8007c1e:	4630      	mov	r0, r6
 8007c20:	f7ff ffa6 	bl	8007b70 <sbrk_aligned>
 8007c24:	3001      	adds	r0, #1
 8007c26:	d03a      	beq.n	8007c9e <_malloc_r+0xea>
 8007c28:	6823      	ldr	r3, [r4, #0]
 8007c2a:	442b      	add	r3, r5
 8007c2c:	6023      	str	r3, [r4, #0]
 8007c2e:	f8d8 3000 	ldr.w	r3, [r8]
 8007c32:	685a      	ldr	r2, [r3, #4]
 8007c34:	bb62      	cbnz	r2, 8007c90 <_malloc_r+0xdc>
 8007c36:	f8c8 7000 	str.w	r7, [r8]
 8007c3a:	e00f      	b.n	8007c5c <_malloc_r+0xa8>
 8007c3c:	6822      	ldr	r2, [r4, #0]
 8007c3e:	1b52      	subs	r2, r2, r5
 8007c40:	d420      	bmi.n	8007c84 <_malloc_r+0xd0>
 8007c42:	2a0b      	cmp	r2, #11
 8007c44:	d917      	bls.n	8007c76 <_malloc_r+0xc2>
 8007c46:	1961      	adds	r1, r4, r5
 8007c48:	42a3      	cmp	r3, r4
 8007c4a:	6025      	str	r5, [r4, #0]
 8007c4c:	bf18      	it	ne
 8007c4e:	6059      	strne	r1, [r3, #4]
 8007c50:	6863      	ldr	r3, [r4, #4]
 8007c52:	bf08      	it	eq
 8007c54:	f8c8 1000 	streq.w	r1, [r8]
 8007c58:	5162      	str	r2, [r4, r5]
 8007c5a:	604b      	str	r3, [r1, #4]
 8007c5c:	4630      	mov	r0, r6
 8007c5e:	f000 f82f 	bl	8007cc0 <__malloc_unlock>
 8007c62:	f104 000b 	add.w	r0, r4, #11
 8007c66:	1d23      	adds	r3, r4, #4
 8007c68:	f020 0007 	bic.w	r0, r0, #7
 8007c6c:	1ac2      	subs	r2, r0, r3
 8007c6e:	bf1c      	itt	ne
 8007c70:	1a1b      	subne	r3, r3, r0
 8007c72:	50a3      	strne	r3, [r4, r2]
 8007c74:	e7af      	b.n	8007bd6 <_malloc_r+0x22>
 8007c76:	6862      	ldr	r2, [r4, #4]
 8007c78:	42a3      	cmp	r3, r4
 8007c7a:	bf0c      	ite	eq
 8007c7c:	f8c8 2000 	streq.w	r2, [r8]
 8007c80:	605a      	strne	r2, [r3, #4]
 8007c82:	e7eb      	b.n	8007c5c <_malloc_r+0xa8>
 8007c84:	4623      	mov	r3, r4
 8007c86:	6864      	ldr	r4, [r4, #4]
 8007c88:	e7ae      	b.n	8007be8 <_malloc_r+0x34>
 8007c8a:	463c      	mov	r4, r7
 8007c8c:	687f      	ldr	r7, [r7, #4]
 8007c8e:	e7b6      	b.n	8007bfe <_malloc_r+0x4a>
 8007c90:	461a      	mov	r2, r3
 8007c92:	685b      	ldr	r3, [r3, #4]
 8007c94:	42a3      	cmp	r3, r4
 8007c96:	d1fb      	bne.n	8007c90 <_malloc_r+0xdc>
 8007c98:	2300      	movs	r3, #0
 8007c9a:	6053      	str	r3, [r2, #4]
 8007c9c:	e7de      	b.n	8007c5c <_malloc_r+0xa8>
 8007c9e:	230c      	movs	r3, #12
 8007ca0:	6033      	str	r3, [r6, #0]
 8007ca2:	4630      	mov	r0, r6
 8007ca4:	f000 f80c 	bl	8007cc0 <__malloc_unlock>
 8007ca8:	e794      	b.n	8007bd4 <_malloc_r+0x20>
 8007caa:	6005      	str	r5, [r0, #0]
 8007cac:	e7d6      	b.n	8007c5c <_malloc_r+0xa8>
 8007cae:	bf00      	nop
 8007cb0:	20001064 	.word	0x20001064

08007cb4 <__malloc_lock>:
 8007cb4:	4801      	ldr	r0, [pc, #4]	@ (8007cbc <__malloc_lock+0x8>)
 8007cb6:	f000 b87f 	b.w	8007db8 <__retarget_lock_acquire_recursive>
 8007cba:	bf00      	nop
 8007cbc:	200011a4 	.word	0x200011a4

08007cc0 <__malloc_unlock>:
 8007cc0:	4801      	ldr	r0, [pc, #4]	@ (8007cc8 <__malloc_unlock+0x8>)
 8007cc2:	f000 b87a 	b.w	8007dba <__retarget_lock_release_recursive>
 8007cc6:	bf00      	nop
 8007cc8:	200011a4 	.word	0x200011a4

08007ccc <siprintf>:
 8007ccc:	b40e      	push	{r1, r2, r3}
 8007cce:	b510      	push	{r4, lr}
 8007cd0:	b09d      	sub	sp, #116	@ 0x74
 8007cd2:	ab1f      	add	r3, sp, #124	@ 0x7c
 8007cd4:	9002      	str	r0, [sp, #8]
 8007cd6:	9006      	str	r0, [sp, #24]
 8007cd8:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8007cdc:	480a      	ldr	r0, [pc, #40]	@ (8007d08 <siprintf+0x3c>)
 8007cde:	9107      	str	r1, [sp, #28]
 8007ce0:	9104      	str	r1, [sp, #16]
 8007ce2:	490a      	ldr	r1, [pc, #40]	@ (8007d0c <siprintf+0x40>)
 8007ce4:	f853 2b04 	ldr.w	r2, [r3], #4
 8007ce8:	9105      	str	r1, [sp, #20]
 8007cea:	2400      	movs	r4, #0
 8007cec:	a902      	add	r1, sp, #8
 8007cee:	6800      	ldr	r0, [r0, #0]
 8007cf0:	9301      	str	r3, [sp, #4]
 8007cf2:	941b      	str	r4, [sp, #108]	@ 0x6c
 8007cf4:	f000 f916 	bl	8007f24 <_svfiprintf_r>
 8007cf8:	9b02      	ldr	r3, [sp, #8]
 8007cfa:	701c      	strb	r4, [r3, #0]
 8007cfc:	b01d      	add	sp, #116	@ 0x74
 8007cfe:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007d02:	b003      	add	sp, #12
 8007d04:	4770      	bx	lr
 8007d06:	bf00      	nop
 8007d08:	200002fc 	.word	0x200002fc
 8007d0c:	ffff0208 	.word	0xffff0208

08007d10 <memset>:
 8007d10:	4402      	add	r2, r0
 8007d12:	4603      	mov	r3, r0
 8007d14:	4293      	cmp	r3, r2
 8007d16:	d100      	bne.n	8007d1a <memset+0xa>
 8007d18:	4770      	bx	lr
 8007d1a:	f803 1b01 	strb.w	r1, [r3], #1
 8007d1e:	e7f9      	b.n	8007d14 <memset+0x4>

08007d20 <strncmp>:
 8007d20:	b510      	push	{r4, lr}
 8007d22:	b16a      	cbz	r2, 8007d40 <strncmp+0x20>
 8007d24:	3901      	subs	r1, #1
 8007d26:	1884      	adds	r4, r0, r2
 8007d28:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007d2c:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8007d30:	429a      	cmp	r2, r3
 8007d32:	d103      	bne.n	8007d3c <strncmp+0x1c>
 8007d34:	42a0      	cmp	r0, r4
 8007d36:	d001      	beq.n	8007d3c <strncmp+0x1c>
 8007d38:	2a00      	cmp	r2, #0
 8007d3a:	d1f5      	bne.n	8007d28 <strncmp+0x8>
 8007d3c:	1ad0      	subs	r0, r2, r3
 8007d3e:	bd10      	pop	{r4, pc}
 8007d40:	4610      	mov	r0, r2
 8007d42:	e7fc      	b.n	8007d3e <strncmp+0x1e>

08007d44 <_sbrk_r>:
 8007d44:	b538      	push	{r3, r4, r5, lr}
 8007d46:	4d06      	ldr	r5, [pc, #24]	@ (8007d60 <_sbrk_r+0x1c>)
 8007d48:	2300      	movs	r3, #0
 8007d4a:	4604      	mov	r4, r0
 8007d4c:	4608      	mov	r0, r1
 8007d4e:	602b      	str	r3, [r5, #0]
 8007d50:	f7f8 fd30 	bl	80007b4 <_sbrk>
 8007d54:	1c43      	adds	r3, r0, #1
 8007d56:	d102      	bne.n	8007d5e <_sbrk_r+0x1a>
 8007d58:	682b      	ldr	r3, [r5, #0]
 8007d5a:	b103      	cbz	r3, 8007d5e <_sbrk_r+0x1a>
 8007d5c:	6023      	str	r3, [r4, #0]
 8007d5e:	bd38      	pop	{r3, r4, r5, pc}
 8007d60:	200011a0 	.word	0x200011a0

08007d64 <__errno>:
 8007d64:	4b01      	ldr	r3, [pc, #4]	@ (8007d6c <__errno+0x8>)
 8007d66:	6818      	ldr	r0, [r3, #0]
 8007d68:	4770      	bx	lr
 8007d6a:	bf00      	nop
 8007d6c:	200002fc 	.word	0x200002fc

08007d70 <__libc_init_array>:
 8007d70:	b570      	push	{r4, r5, r6, lr}
 8007d72:	4d0d      	ldr	r5, [pc, #52]	@ (8007da8 <__libc_init_array+0x38>)
 8007d74:	4c0d      	ldr	r4, [pc, #52]	@ (8007dac <__libc_init_array+0x3c>)
 8007d76:	1b64      	subs	r4, r4, r5
 8007d78:	10a4      	asrs	r4, r4, #2
 8007d7a:	2600      	movs	r6, #0
 8007d7c:	42a6      	cmp	r6, r4
 8007d7e:	d109      	bne.n	8007d94 <__libc_init_array+0x24>
 8007d80:	4d0b      	ldr	r5, [pc, #44]	@ (8007db0 <__libc_init_array+0x40>)
 8007d82:	4c0c      	ldr	r4, [pc, #48]	@ (8007db4 <__libc_init_array+0x44>)
 8007d84:	f000 fba6 	bl	80084d4 <_init>
 8007d88:	1b64      	subs	r4, r4, r5
 8007d8a:	10a4      	asrs	r4, r4, #2
 8007d8c:	2600      	movs	r6, #0
 8007d8e:	42a6      	cmp	r6, r4
 8007d90:	d105      	bne.n	8007d9e <__libc_init_array+0x2e>
 8007d92:	bd70      	pop	{r4, r5, r6, pc}
 8007d94:	f855 3b04 	ldr.w	r3, [r5], #4
 8007d98:	4798      	blx	r3
 8007d9a:	3601      	adds	r6, #1
 8007d9c:	e7ee      	b.n	8007d7c <__libc_init_array+0xc>
 8007d9e:	f855 3b04 	ldr.w	r3, [r5], #4
 8007da2:	4798      	blx	r3
 8007da4:	3601      	adds	r6, #1
 8007da6:	e7f2      	b.n	8007d8e <__libc_init_array+0x1e>
 8007da8:	0800862c 	.word	0x0800862c
 8007dac:	0800862c 	.word	0x0800862c
 8007db0:	0800862c 	.word	0x0800862c
 8007db4:	08008630 	.word	0x08008630

08007db8 <__retarget_lock_acquire_recursive>:
 8007db8:	4770      	bx	lr

08007dba <__retarget_lock_release_recursive>:
 8007dba:	4770      	bx	lr

08007dbc <memcpy>:
 8007dbc:	440a      	add	r2, r1
 8007dbe:	4291      	cmp	r1, r2
 8007dc0:	f100 33ff 	add.w	r3, r0, #4294967295
 8007dc4:	d100      	bne.n	8007dc8 <memcpy+0xc>
 8007dc6:	4770      	bx	lr
 8007dc8:	b510      	push	{r4, lr}
 8007dca:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007dce:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007dd2:	4291      	cmp	r1, r2
 8007dd4:	d1f9      	bne.n	8007dca <memcpy+0xe>
 8007dd6:	bd10      	pop	{r4, pc}

08007dd8 <_free_r>:
 8007dd8:	b538      	push	{r3, r4, r5, lr}
 8007dda:	4605      	mov	r5, r0
 8007ddc:	2900      	cmp	r1, #0
 8007dde:	d041      	beq.n	8007e64 <_free_r+0x8c>
 8007de0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007de4:	1f0c      	subs	r4, r1, #4
 8007de6:	2b00      	cmp	r3, #0
 8007de8:	bfb8      	it	lt
 8007dea:	18e4      	addlt	r4, r4, r3
 8007dec:	f7ff ff62 	bl	8007cb4 <__malloc_lock>
 8007df0:	4a1d      	ldr	r2, [pc, #116]	@ (8007e68 <_free_r+0x90>)
 8007df2:	6813      	ldr	r3, [r2, #0]
 8007df4:	b933      	cbnz	r3, 8007e04 <_free_r+0x2c>
 8007df6:	6063      	str	r3, [r4, #4]
 8007df8:	6014      	str	r4, [r2, #0]
 8007dfa:	4628      	mov	r0, r5
 8007dfc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007e00:	f7ff bf5e 	b.w	8007cc0 <__malloc_unlock>
 8007e04:	42a3      	cmp	r3, r4
 8007e06:	d908      	bls.n	8007e1a <_free_r+0x42>
 8007e08:	6820      	ldr	r0, [r4, #0]
 8007e0a:	1821      	adds	r1, r4, r0
 8007e0c:	428b      	cmp	r3, r1
 8007e0e:	bf01      	itttt	eq
 8007e10:	6819      	ldreq	r1, [r3, #0]
 8007e12:	685b      	ldreq	r3, [r3, #4]
 8007e14:	1809      	addeq	r1, r1, r0
 8007e16:	6021      	streq	r1, [r4, #0]
 8007e18:	e7ed      	b.n	8007df6 <_free_r+0x1e>
 8007e1a:	461a      	mov	r2, r3
 8007e1c:	685b      	ldr	r3, [r3, #4]
 8007e1e:	b10b      	cbz	r3, 8007e24 <_free_r+0x4c>
 8007e20:	42a3      	cmp	r3, r4
 8007e22:	d9fa      	bls.n	8007e1a <_free_r+0x42>
 8007e24:	6811      	ldr	r1, [r2, #0]
 8007e26:	1850      	adds	r0, r2, r1
 8007e28:	42a0      	cmp	r0, r4
 8007e2a:	d10b      	bne.n	8007e44 <_free_r+0x6c>
 8007e2c:	6820      	ldr	r0, [r4, #0]
 8007e2e:	4401      	add	r1, r0
 8007e30:	1850      	adds	r0, r2, r1
 8007e32:	4283      	cmp	r3, r0
 8007e34:	6011      	str	r1, [r2, #0]
 8007e36:	d1e0      	bne.n	8007dfa <_free_r+0x22>
 8007e38:	6818      	ldr	r0, [r3, #0]
 8007e3a:	685b      	ldr	r3, [r3, #4]
 8007e3c:	6053      	str	r3, [r2, #4]
 8007e3e:	4408      	add	r0, r1
 8007e40:	6010      	str	r0, [r2, #0]
 8007e42:	e7da      	b.n	8007dfa <_free_r+0x22>
 8007e44:	d902      	bls.n	8007e4c <_free_r+0x74>
 8007e46:	230c      	movs	r3, #12
 8007e48:	602b      	str	r3, [r5, #0]
 8007e4a:	e7d6      	b.n	8007dfa <_free_r+0x22>
 8007e4c:	6820      	ldr	r0, [r4, #0]
 8007e4e:	1821      	adds	r1, r4, r0
 8007e50:	428b      	cmp	r3, r1
 8007e52:	bf04      	itt	eq
 8007e54:	6819      	ldreq	r1, [r3, #0]
 8007e56:	685b      	ldreq	r3, [r3, #4]
 8007e58:	6063      	str	r3, [r4, #4]
 8007e5a:	bf04      	itt	eq
 8007e5c:	1809      	addeq	r1, r1, r0
 8007e5e:	6021      	streq	r1, [r4, #0]
 8007e60:	6054      	str	r4, [r2, #4]
 8007e62:	e7ca      	b.n	8007dfa <_free_r+0x22>
 8007e64:	bd38      	pop	{r3, r4, r5, pc}
 8007e66:	bf00      	nop
 8007e68:	20001064 	.word	0x20001064

08007e6c <__ssputs_r>:
 8007e6c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007e70:	688e      	ldr	r6, [r1, #8]
 8007e72:	461f      	mov	r7, r3
 8007e74:	42be      	cmp	r6, r7
 8007e76:	680b      	ldr	r3, [r1, #0]
 8007e78:	4682      	mov	sl, r0
 8007e7a:	460c      	mov	r4, r1
 8007e7c:	4690      	mov	r8, r2
 8007e7e:	d82d      	bhi.n	8007edc <__ssputs_r+0x70>
 8007e80:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007e84:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8007e88:	d026      	beq.n	8007ed8 <__ssputs_r+0x6c>
 8007e8a:	6965      	ldr	r5, [r4, #20]
 8007e8c:	6909      	ldr	r1, [r1, #16]
 8007e8e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007e92:	eba3 0901 	sub.w	r9, r3, r1
 8007e96:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007e9a:	1c7b      	adds	r3, r7, #1
 8007e9c:	444b      	add	r3, r9
 8007e9e:	106d      	asrs	r5, r5, #1
 8007ea0:	429d      	cmp	r5, r3
 8007ea2:	bf38      	it	cc
 8007ea4:	461d      	movcc	r5, r3
 8007ea6:	0553      	lsls	r3, r2, #21
 8007ea8:	d527      	bpl.n	8007efa <__ssputs_r+0x8e>
 8007eaa:	4629      	mov	r1, r5
 8007eac:	f7ff fe82 	bl	8007bb4 <_malloc_r>
 8007eb0:	4606      	mov	r6, r0
 8007eb2:	b360      	cbz	r0, 8007f0e <__ssputs_r+0xa2>
 8007eb4:	6921      	ldr	r1, [r4, #16]
 8007eb6:	464a      	mov	r2, r9
 8007eb8:	f7ff ff80 	bl	8007dbc <memcpy>
 8007ebc:	89a3      	ldrh	r3, [r4, #12]
 8007ebe:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8007ec2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007ec6:	81a3      	strh	r3, [r4, #12]
 8007ec8:	6126      	str	r6, [r4, #16]
 8007eca:	6165      	str	r5, [r4, #20]
 8007ecc:	444e      	add	r6, r9
 8007ece:	eba5 0509 	sub.w	r5, r5, r9
 8007ed2:	6026      	str	r6, [r4, #0]
 8007ed4:	60a5      	str	r5, [r4, #8]
 8007ed6:	463e      	mov	r6, r7
 8007ed8:	42be      	cmp	r6, r7
 8007eda:	d900      	bls.n	8007ede <__ssputs_r+0x72>
 8007edc:	463e      	mov	r6, r7
 8007ede:	6820      	ldr	r0, [r4, #0]
 8007ee0:	4632      	mov	r2, r6
 8007ee2:	4641      	mov	r1, r8
 8007ee4:	f000 faa6 	bl	8008434 <memmove>
 8007ee8:	68a3      	ldr	r3, [r4, #8]
 8007eea:	1b9b      	subs	r3, r3, r6
 8007eec:	60a3      	str	r3, [r4, #8]
 8007eee:	6823      	ldr	r3, [r4, #0]
 8007ef0:	4433      	add	r3, r6
 8007ef2:	6023      	str	r3, [r4, #0]
 8007ef4:	2000      	movs	r0, #0
 8007ef6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007efa:	462a      	mov	r2, r5
 8007efc:	f000 fab4 	bl	8008468 <_realloc_r>
 8007f00:	4606      	mov	r6, r0
 8007f02:	2800      	cmp	r0, #0
 8007f04:	d1e0      	bne.n	8007ec8 <__ssputs_r+0x5c>
 8007f06:	6921      	ldr	r1, [r4, #16]
 8007f08:	4650      	mov	r0, sl
 8007f0a:	f7ff ff65 	bl	8007dd8 <_free_r>
 8007f0e:	230c      	movs	r3, #12
 8007f10:	f8ca 3000 	str.w	r3, [sl]
 8007f14:	89a3      	ldrh	r3, [r4, #12]
 8007f16:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007f1a:	81a3      	strh	r3, [r4, #12]
 8007f1c:	f04f 30ff 	mov.w	r0, #4294967295
 8007f20:	e7e9      	b.n	8007ef6 <__ssputs_r+0x8a>
	...

08007f24 <_svfiprintf_r>:
 8007f24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007f28:	4698      	mov	r8, r3
 8007f2a:	898b      	ldrh	r3, [r1, #12]
 8007f2c:	061b      	lsls	r3, r3, #24
 8007f2e:	b09d      	sub	sp, #116	@ 0x74
 8007f30:	4607      	mov	r7, r0
 8007f32:	460d      	mov	r5, r1
 8007f34:	4614      	mov	r4, r2
 8007f36:	d510      	bpl.n	8007f5a <_svfiprintf_r+0x36>
 8007f38:	690b      	ldr	r3, [r1, #16]
 8007f3a:	b973      	cbnz	r3, 8007f5a <_svfiprintf_r+0x36>
 8007f3c:	2140      	movs	r1, #64	@ 0x40
 8007f3e:	f7ff fe39 	bl	8007bb4 <_malloc_r>
 8007f42:	6028      	str	r0, [r5, #0]
 8007f44:	6128      	str	r0, [r5, #16]
 8007f46:	b930      	cbnz	r0, 8007f56 <_svfiprintf_r+0x32>
 8007f48:	230c      	movs	r3, #12
 8007f4a:	603b      	str	r3, [r7, #0]
 8007f4c:	f04f 30ff 	mov.w	r0, #4294967295
 8007f50:	b01d      	add	sp, #116	@ 0x74
 8007f52:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007f56:	2340      	movs	r3, #64	@ 0x40
 8007f58:	616b      	str	r3, [r5, #20]
 8007f5a:	2300      	movs	r3, #0
 8007f5c:	9309      	str	r3, [sp, #36]	@ 0x24
 8007f5e:	2320      	movs	r3, #32
 8007f60:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007f64:	f8cd 800c 	str.w	r8, [sp, #12]
 8007f68:	2330      	movs	r3, #48	@ 0x30
 8007f6a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8008108 <_svfiprintf_r+0x1e4>
 8007f6e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007f72:	f04f 0901 	mov.w	r9, #1
 8007f76:	4623      	mov	r3, r4
 8007f78:	469a      	mov	sl, r3
 8007f7a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007f7e:	b10a      	cbz	r2, 8007f84 <_svfiprintf_r+0x60>
 8007f80:	2a25      	cmp	r2, #37	@ 0x25
 8007f82:	d1f9      	bne.n	8007f78 <_svfiprintf_r+0x54>
 8007f84:	ebba 0b04 	subs.w	fp, sl, r4
 8007f88:	d00b      	beq.n	8007fa2 <_svfiprintf_r+0x7e>
 8007f8a:	465b      	mov	r3, fp
 8007f8c:	4622      	mov	r2, r4
 8007f8e:	4629      	mov	r1, r5
 8007f90:	4638      	mov	r0, r7
 8007f92:	f7ff ff6b 	bl	8007e6c <__ssputs_r>
 8007f96:	3001      	adds	r0, #1
 8007f98:	f000 80a7 	beq.w	80080ea <_svfiprintf_r+0x1c6>
 8007f9c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007f9e:	445a      	add	r2, fp
 8007fa0:	9209      	str	r2, [sp, #36]	@ 0x24
 8007fa2:	f89a 3000 	ldrb.w	r3, [sl]
 8007fa6:	2b00      	cmp	r3, #0
 8007fa8:	f000 809f 	beq.w	80080ea <_svfiprintf_r+0x1c6>
 8007fac:	2300      	movs	r3, #0
 8007fae:	f04f 32ff 	mov.w	r2, #4294967295
 8007fb2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007fb6:	f10a 0a01 	add.w	sl, sl, #1
 8007fba:	9304      	str	r3, [sp, #16]
 8007fbc:	9307      	str	r3, [sp, #28]
 8007fbe:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007fc2:	931a      	str	r3, [sp, #104]	@ 0x68
 8007fc4:	4654      	mov	r4, sl
 8007fc6:	2205      	movs	r2, #5
 8007fc8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007fcc:	484e      	ldr	r0, [pc, #312]	@ (8008108 <_svfiprintf_r+0x1e4>)
 8007fce:	f7f8 f917 	bl	8000200 <memchr>
 8007fd2:	9a04      	ldr	r2, [sp, #16]
 8007fd4:	b9d8      	cbnz	r0, 800800e <_svfiprintf_r+0xea>
 8007fd6:	06d0      	lsls	r0, r2, #27
 8007fd8:	bf44      	itt	mi
 8007fda:	2320      	movmi	r3, #32
 8007fdc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007fe0:	0711      	lsls	r1, r2, #28
 8007fe2:	bf44      	itt	mi
 8007fe4:	232b      	movmi	r3, #43	@ 0x2b
 8007fe6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007fea:	f89a 3000 	ldrb.w	r3, [sl]
 8007fee:	2b2a      	cmp	r3, #42	@ 0x2a
 8007ff0:	d015      	beq.n	800801e <_svfiprintf_r+0xfa>
 8007ff2:	9a07      	ldr	r2, [sp, #28]
 8007ff4:	4654      	mov	r4, sl
 8007ff6:	2000      	movs	r0, #0
 8007ff8:	f04f 0c0a 	mov.w	ip, #10
 8007ffc:	4621      	mov	r1, r4
 8007ffe:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008002:	3b30      	subs	r3, #48	@ 0x30
 8008004:	2b09      	cmp	r3, #9
 8008006:	d94b      	bls.n	80080a0 <_svfiprintf_r+0x17c>
 8008008:	b1b0      	cbz	r0, 8008038 <_svfiprintf_r+0x114>
 800800a:	9207      	str	r2, [sp, #28]
 800800c:	e014      	b.n	8008038 <_svfiprintf_r+0x114>
 800800e:	eba0 0308 	sub.w	r3, r0, r8
 8008012:	fa09 f303 	lsl.w	r3, r9, r3
 8008016:	4313      	orrs	r3, r2
 8008018:	9304      	str	r3, [sp, #16]
 800801a:	46a2      	mov	sl, r4
 800801c:	e7d2      	b.n	8007fc4 <_svfiprintf_r+0xa0>
 800801e:	9b03      	ldr	r3, [sp, #12]
 8008020:	1d19      	adds	r1, r3, #4
 8008022:	681b      	ldr	r3, [r3, #0]
 8008024:	9103      	str	r1, [sp, #12]
 8008026:	2b00      	cmp	r3, #0
 8008028:	bfbb      	ittet	lt
 800802a:	425b      	neglt	r3, r3
 800802c:	f042 0202 	orrlt.w	r2, r2, #2
 8008030:	9307      	strge	r3, [sp, #28]
 8008032:	9307      	strlt	r3, [sp, #28]
 8008034:	bfb8      	it	lt
 8008036:	9204      	strlt	r2, [sp, #16]
 8008038:	7823      	ldrb	r3, [r4, #0]
 800803a:	2b2e      	cmp	r3, #46	@ 0x2e
 800803c:	d10a      	bne.n	8008054 <_svfiprintf_r+0x130>
 800803e:	7863      	ldrb	r3, [r4, #1]
 8008040:	2b2a      	cmp	r3, #42	@ 0x2a
 8008042:	d132      	bne.n	80080aa <_svfiprintf_r+0x186>
 8008044:	9b03      	ldr	r3, [sp, #12]
 8008046:	1d1a      	adds	r2, r3, #4
 8008048:	681b      	ldr	r3, [r3, #0]
 800804a:	9203      	str	r2, [sp, #12]
 800804c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008050:	3402      	adds	r4, #2
 8008052:	9305      	str	r3, [sp, #20]
 8008054:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8008118 <_svfiprintf_r+0x1f4>
 8008058:	7821      	ldrb	r1, [r4, #0]
 800805a:	2203      	movs	r2, #3
 800805c:	4650      	mov	r0, sl
 800805e:	f7f8 f8cf 	bl	8000200 <memchr>
 8008062:	b138      	cbz	r0, 8008074 <_svfiprintf_r+0x150>
 8008064:	9b04      	ldr	r3, [sp, #16]
 8008066:	eba0 000a 	sub.w	r0, r0, sl
 800806a:	2240      	movs	r2, #64	@ 0x40
 800806c:	4082      	lsls	r2, r0
 800806e:	4313      	orrs	r3, r2
 8008070:	3401      	adds	r4, #1
 8008072:	9304      	str	r3, [sp, #16]
 8008074:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008078:	4824      	ldr	r0, [pc, #144]	@ (800810c <_svfiprintf_r+0x1e8>)
 800807a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800807e:	2206      	movs	r2, #6
 8008080:	f7f8 f8be 	bl	8000200 <memchr>
 8008084:	2800      	cmp	r0, #0
 8008086:	d036      	beq.n	80080f6 <_svfiprintf_r+0x1d2>
 8008088:	4b21      	ldr	r3, [pc, #132]	@ (8008110 <_svfiprintf_r+0x1ec>)
 800808a:	bb1b      	cbnz	r3, 80080d4 <_svfiprintf_r+0x1b0>
 800808c:	9b03      	ldr	r3, [sp, #12]
 800808e:	3307      	adds	r3, #7
 8008090:	f023 0307 	bic.w	r3, r3, #7
 8008094:	3308      	adds	r3, #8
 8008096:	9303      	str	r3, [sp, #12]
 8008098:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800809a:	4433      	add	r3, r6
 800809c:	9309      	str	r3, [sp, #36]	@ 0x24
 800809e:	e76a      	b.n	8007f76 <_svfiprintf_r+0x52>
 80080a0:	fb0c 3202 	mla	r2, ip, r2, r3
 80080a4:	460c      	mov	r4, r1
 80080a6:	2001      	movs	r0, #1
 80080a8:	e7a8      	b.n	8007ffc <_svfiprintf_r+0xd8>
 80080aa:	2300      	movs	r3, #0
 80080ac:	3401      	adds	r4, #1
 80080ae:	9305      	str	r3, [sp, #20]
 80080b0:	4619      	mov	r1, r3
 80080b2:	f04f 0c0a 	mov.w	ip, #10
 80080b6:	4620      	mov	r0, r4
 80080b8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80080bc:	3a30      	subs	r2, #48	@ 0x30
 80080be:	2a09      	cmp	r2, #9
 80080c0:	d903      	bls.n	80080ca <_svfiprintf_r+0x1a6>
 80080c2:	2b00      	cmp	r3, #0
 80080c4:	d0c6      	beq.n	8008054 <_svfiprintf_r+0x130>
 80080c6:	9105      	str	r1, [sp, #20]
 80080c8:	e7c4      	b.n	8008054 <_svfiprintf_r+0x130>
 80080ca:	fb0c 2101 	mla	r1, ip, r1, r2
 80080ce:	4604      	mov	r4, r0
 80080d0:	2301      	movs	r3, #1
 80080d2:	e7f0      	b.n	80080b6 <_svfiprintf_r+0x192>
 80080d4:	ab03      	add	r3, sp, #12
 80080d6:	9300      	str	r3, [sp, #0]
 80080d8:	462a      	mov	r2, r5
 80080da:	4b0e      	ldr	r3, [pc, #56]	@ (8008114 <_svfiprintf_r+0x1f0>)
 80080dc:	a904      	add	r1, sp, #16
 80080de:	4638      	mov	r0, r7
 80080e0:	f3af 8000 	nop.w
 80080e4:	1c42      	adds	r2, r0, #1
 80080e6:	4606      	mov	r6, r0
 80080e8:	d1d6      	bne.n	8008098 <_svfiprintf_r+0x174>
 80080ea:	89ab      	ldrh	r3, [r5, #12]
 80080ec:	065b      	lsls	r3, r3, #25
 80080ee:	f53f af2d 	bmi.w	8007f4c <_svfiprintf_r+0x28>
 80080f2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80080f4:	e72c      	b.n	8007f50 <_svfiprintf_r+0x2c>
 80080f6:	ab03      	add	r3, sp, #12
 80080f8:	9300      	str	r3, [sp, #0]
 80080fa:	462a      	mov	r2, r5
 80080fc:	4b05      	ldr	r3, [pc, #20]	@ (8008114 <_svfiprintf_r+0x1f0>)
 80080fe:	a904      	add	r1, sp, #16
 8008100:	4638      	mov	r0, r7
 8008102:	f000 f879 	bl	80081f8 <_printf_i>
 8008106:	e7ed      	b.n	80080e4 <_svfiprintf_r+0x1c0>
 8008108:	080085f0 	.word	0x080085f0
 800810c:	080085fa 	.word	0x080085fa
 8008110:	00000000 	.word	0x00000000
 8008114:	08007e6d 	.word	0x08007e6d
 8008118:	080085f6 	.word	0x080085f6

0800811c <_printf_common>:
 800811c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008120:	4616      	mov	r6, r2
 8008122:	4698      	mov	r8, r3
 8008124:	688a      	ldr	r2, [r1, #8]
 8008126:	690b      	ldr	r3, [r1, #16]
 8008128:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800812c:	4293      	cmp	r3, r2
 800812e:	bfb8      	it	lt
 8008130:	4613      	movlt	r3, r2
 8008132:	6033      	str	r3, [r6, #0]
 8008134:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8008138:	4607      	mov	r7, r0
 800813a:	460c      	mov	r4, r1
 800813c:	b10a      	cbz	r2, 8008142 <_printf_common+0x26>
 800813e:	3301      	adds	r3, #1
 8008140:	6033      	str	r3, [r6, #0]
 8008142:	6823      	ldr	r3, [r4, #0]
 8008144:	0699      	lsls	r1, r3, #26
 8008146:	bf42      	ittt	mi
 8008148:	6833      	ldrmi	r3, [r6, #0]
 800814a:	3302      	addmi	r3, #2
 800814c:	6033      	strmi	r3, [r6, #0]
 800814e:	6825      	ldr	r5, [r4, #0]
 8008150:	f015 0506 	ands.w	r5, r5, #6
 8008154:	d106      	bne.n	8008164 <_printf_common+0x48>
 8008156:	f104 0a19 	add.w	sl, r4, #25
 800815a:	68e3      	ldr	r3, [r4, #12]
 800815c:	6832      	ldr	r2, [r6, #0]
 800815e:	1a9b      	subs	r3, r3, r2
 8008160:	42ab      	cmp	r3, r5
 8008162:	dc26      	bgt.n	80081b2 <_printf_common+0x96>
 8008164:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8008168:	6822      	ldr	r2, [r4, #0]
 800816a:	3b00      	subs	r3, #0
 800816c:	bf18      	it	ne
 800816e:	2301      	movne	r3, #1
 8008170:	0692      	lsls	r2, r2, #26
 8008172:	d42b      	bmi.n	80081cc <_printf_common+0xb0>
 8008174:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8008178:	4641      	mov	r1, r8
 800817a:	4638      	mov	r0, r7
 800817c:	47c8      	blx	r9
 800817e:	3001      	adds	r0, #1
 8008180:	d01e      	beq.n	80081c0 <_printf_common+0xa4>
 8008182:	6823      	ldr	r3, [r4, #0]
 8008184:	6922      	ldr	r2, [r4, #16]
 8008186:	f003 0306 	and.w	r3, r3, #6
 800818a:	2b04      	cmp	r3, #4
 800818c:	bf02      	ittt	eq
 800818e:	68e5      	ldreq	r5, [r4, #12]
 8008190:	6833      	ldreq	r3, [r6, #0]
 8008192:	1aed      	subeq	r5, r5, r3
 8008194:	68a3      	ldr	r3, [r4, #8]
 8008196:	bf0c      	ite	eq
 8008198:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800819c:	2500      	movne	r5, #0
 800819e:	4293      	cmp	r3, r2
 80081a0:	bfc4      	itt	gt
 80081a2:	1a9b      	subgt	r3, r3, r2
 80081a4:	18ed      	addgt	r5, r5, r3
 80081a6:	2600      	movs	r6, #0
 80081a8:	341a      	adds	r4, #26
 80081aa:	42b5      	cmp	r5, r6
 80081ac:	d11a      	bne.n	80081e4 <_printf_common+0xc8>
 80081ae:	2000      	movs	r0, #0
 80081b0:	e008      	b.n	80081c4 <_printf_common+0xa8>
 80081b2:	2301      	movs	r3, #1
 80081b4:	4652      	mov	r2, sl
 80081b6:	4641      	mov	r1, r8
 80081b8:	4638      	mov	r0, r7
 80081ba:	47c8      	blx	r9
 80081bc:	3001      	adds	r0, #1
 80081be:	d103      	bne.n	80081c8 <_printf_common+0xac>
 80081c0:	f04f 30ff 	mov.w	r0, #4294967295
 80081c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80081c8:	3501      	adds	r5, #1
 80081ca:	e7c6      	b.n	800815a <_printf_common+0x3e>
 80081cc:	18e1      	adds	r1, r4, r3
 80081ce:	1c5a      	adds	r2, r3, #1
 80081d0:	2030      	movs	r0, #48	@ 0x30
 80081d2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80081d6:	4422      	add	r2, r4
 80081d8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80081dc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80081e0:	3302      	adds	r3, #2
 80081e2:	e7c7      	b.n	8008174 <_printf_common+0x58>
 80081e4:	2301      	movs	r3, #1
 80081e6:	4622      	mov	r2, r4
 80081e8:	4641      	mov	r1, r8
 80081ea:	4638      	mov	r0, r7
 80081ec:	47c8      	blx	r9
 80081ee:	3001      	adds	r0, #1
 80081f0:	d0e6      	beq.n	80081c0 <_printf_common+0xa4>
 80081f2:	3601      	adds	r6, #1
 80081f4:	e7d9      	b.n	80081aa <_printf_common+0x8e>
	...

080081f8 <_printf_i>:
 80081f8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80081fc:	7e0f      	ldrb	r7, [r1, #24]
 80081fe:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8008200:	2f78      	cmp	r7, #120	@ 0x78
 8008202:	4691      	mov	r9, r2
 8008204:	4680      	mov	r8, r0
 8008206:	460c      	mov	r4, r1
 8008208:	469a      	mov	sl, r3
 800820a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800820e:	d807      	bhi.n	8008220 <_printf_i+0x28>
 8008210:	2f62      	cmp	r7, #98	@ 0x62
 8008212:	d80a      	bhi.n	800822a <_printf_i+0x32>
 8008214:	2f00      	cmp	r7, #0
 8008216:	f000 80d1 	beq.w	80083bc <_printf_i+0x1c4>
 800821a:	2f58      	cmp	r7, #88	@ 0x58
 800821c:	f000 80b8 	beq.w	8008390 <_printf_i+0x198>
 8008220:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008224:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8008228:	e03a      	b.n	80082a0 <_printf_i+0xa8>
 800822a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800822e:	2b15      	cmp	r3, #21
 8008230:	d8f6      	bhi.n	8008220 <_printf_i+0x28>
 8008232:	a101      	add	r1, pc, #4	@ (adr r1, 8008238 <_printf_i+0x40>)
 8008234:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008238:	08008291 	.word	0x08008291
 800823c:	080082a5 	.word	0x080082a5
 8008240:	08008221 	.word	0x08008221
 8008244:	08008221 	.word	0x08008221
 8008248:	08008221 	.word	0x08008221
 800824c:	08008221 	.word	0x08008221
 8008250:	080082a5 	.word	0x080082a5
 8008254:	08008221 	.word	0x08008221
 8008258:	08008221 	.word	0x08008221
 800825c:	08008221 	.word	0x08008221
 8008260:	08008221 	.word	0x08008221
 8008264:	080083a3 	.word	0x080083a3
 8008268:	080082cf 	.word	0x080082cf
 800826c:	0800835d 	.word	0x0800835d
 8008270:	08008221 	.word	0x08008221
 8008274:	08008221 	.word	0x08008221
 8008278:	080083c5 	.word	0x080083c5
 800827c:	08008221 	.word	0x08008221
 8008280:	080082cf 	.word	0x080082cf
 8008284:	08008221 	.word	0x08008221
 8008288:	08008221 	.word	0x08008221
 800828c:	08008365 	.word	0x08008365
 8008290:	6833      	ldr	r3, [r6, #0]
 8008292:	1d1a      	adds	r2, r3, #4
 8008294:	681b      	ldr	r3, [r3, #0]
 8008296:	6032      	str	r2, [r6, #0]
 8008298:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800829c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80082a0:	2301      	movs	r3, #1
 80082a2:	e09c      	b.n	80083de <_printf_i+0x1e6>
 80082a4:	6833      	ldr	r3, [r6, #0]
 80082a6:	6820      	ldr	r0, [r4, #0]
 80082a8:	1d19      	adds	r1, r3, #4
 80082aa:	6031      	str	r1, [r6, #0]
 80082ac:	0606      	lsls	r6, r0, #24
 80082ae:	d501      	bpl.n	80082b4 <_printf_i+0xbc>
 80082b0:	681d      	ldr	r5, [r3, #0]
 80082b2:	e003      	b.n	80082bc <_printf_i+0xc4>
 80082b4:	0645      	lsls	r5, r0, #25
 80082b6:	d5fb      	bpl.n	80082b0 <_printf_i+0xb8>
 80082b8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80082bc:	2d00      	cmp	r5, #0
 80082be:	da03      	bge.n	80082c8 <_printf_i+0xd0>
 80082c0:	232d      	movs	r3, #45	@ 0x2d
 80082c2:	426d      	negs	r5, r5
 80082c4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80082c8:	4858      	ldr	r0, [pc, #352]	@ (800842c <_printf_i+0x234>)
 80082ca:	230a      	movs	r3, #10
 80082cc:	e011      	b.n	80082f2 <_printf_i+0xfa>
 80082ce:	6821      	ldr	r1, [r4, #0]
 80082d0:	6833      	ldr	r3, [r6, #0]
 80082d2:	0608      	lsls	r0, r1, #24
 80082d4:	f853 5b04 	ldr.w	r5, [r3], #4
 80082d8:	d402      	bmi.n	80082e0 <_printf_i+0xe8>
 80082da:	0649      	lsls	r1, r1, #25
 80082dc:	bf48      	it	mi
 80082de:	b2ad      	uxthmi	r5, r5
 80082e0:	2f6f      	cmp	r7, #111	@ 0x6f
 80082e2:	4852      	ldr	r0, [pc, #328]	@ (800842c <_printf_i+0x234>)
 80082e4:	6033      	str	r3, [r6, #0]
 80082e6:	bf14      	ite	ne
 80082e8:	230a      	movne	r3, #10
 80082ea:	2308      	moveq	r3, #8
 80082ec:	2100      	movs	r1, #0
 80082ee:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80082f2:	6866      	ldr	r6, [r4, #4]
 80082f4:	60a6      	str	r6, [r4, #8]
 80082f6:	2e00      	cmp	r6, #0
 80082f8:	db05      	blt.n	8008306 <_printf_i+0x10e>
 80082fa:	6821      	ldr	r1, [r4, #0]
 80082fc:	432e      	orrs	r6, r5
 80082fe:	f021 0104 	bic.w	r1, r1, #4
 8008302:	6021      	str	r1, [r4, #0]
 8008304:	d04b      	beq.n	800839e <_printf_i+0x1a6>
 8008306:	4616      	mov	r6, r2
 8008308:	fbb5 f1f3 	udiv	r1, r5, r3
 800830c:	fb03 5711 	mls	r7, r3, r1, r5
 8008310:	5dc7      	ldrb	r7, [r0, r7]
 8008312:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008316:	462f      	mov	r7, r5
 8008318:	42bb      	cmp	r3, r7
 800831a:	460d      	mov	r5, r1
 800831c:	d9f4      	bls.n	8008308 <_printf_i+0x110>
 800831e:	2b08      	cmp	r3, #8
 8008320:	d10b      	bne.n	800833a <_printf_i+0x142>
 8008322:	6823      	ldr	r3, [r4, #0]
 8008324:	07df      	lsls	r7, r3, #31
 8008326:	d508      	bpl.n	800833a <_printf_i+0x142>
 8008328:	6923      	ldr	r3, [r4, #16]
 800832a:	6861      	ldr	r1, [r4, #4]
 800832c:	4299      	cmp	r1, r3
 800832e:	bfde      	ittt	le
 8008330:	2330      	movle	r3, #48	@ 0x30
 8008332:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008336:	f106 36ff 	addle.w	r6, r6, #4294967295
 800833a:	1b92      	subs	r2, r2, r6
 800833c:	6122      	str	r2, [r4, #16]
 800833e:	f8cd a000 	str.w	sl, [sp]
 8008342:	464b      	mov	r3, r9
 8008344:	aa03      	add	r2, sp, #12
 8008346:	4621      	mov	r1, r4
 8008348:	4640      	mov	r0, r8
 800834a:	f7ff fee7 	bl	800811c <_printf_common>
 800834e:	3001      	adds	r0, #1
 8008350:	d14a      	bne.n	80083e8 <_printf_i+0x1f0>
 8008352:	f04f 30ff 	mov.w	r0, #4294967295
 8008356:	b004      	add	sp, #16
 8008358:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800835c:	6823      	ldr	r3, [r4, #0]
 800835e:	f043 0320 	orr.w	r3, r3, #32
 8008362:	6023      	str	r3, [r4, #0]
 8008364:	4832      	ldr	r0, [pc, #200]	@ (8008430 <_printf_i+0x238>)
 8008366:	2778      	movs	r7, #120	@ 0x78
 8008368:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800836c:	6823      	ldr	r3, [r4, #0]
 800836e:	6831      	ldr	r1, [r6, #0]
 8008370:	061f      	lsls	r7, r3, #24
 8008372:	f851 5b04 	ldr.w	r5, [r1], #4
 8008376:	d402      	bmi.n	800837e <_printf_i+0x186>
 8008378:	065f      	lsls	r7, r3, #25
 800837a:	bf48      	it	mi
 800837c:	b2ad      	uxthmi	r5, r5
 800837e:	6031      	str	r1, [r6, #0]
 8008380:	07d9      	lsls	r1, r3, #31
 8008382:	bf44      	itt	mi
 8008384:	f043 0320 	orrmi.w	r3, r3, #32
 8008388:	6023      	strmi	r3, [r4, #0]
 800838a:	b11d      	cbz	r5, 8008394 <_printf_i+0x19c>
 800838c:	2310      	movs	r3, #16
 800838e:	e7ad      	b.n	80082ec <_printf_i+0xf4>
 8008390:	4826      	ldr	r0, [pc, #152]	@ (800842c <_printf_i+0x234>)
 8008392:	e7e9      	b.n	8008368 <_printf_i+0x170>
 8008394:	6823      	ldr	r3, [r4, #0]
 8008396:	f023 0320 	bic.w	r3, r3, #32
 800839a:	6023      	str	r3, [r4, #0]
 800839c:	e7f6      	b.n	800838c <_printf_i+0x194>
 800839e:	4616      	mov	r6, r2
 80083a0:	e7bd      	b.n	800831e <_printf_i+0x126>
 80083a2:	6833      	ldr	r3, [r6, #0]
 80083a4:	6825      	ldr	r5, [r4, #0]
 80083a6:	6961      	ldr	r1, [r4, #20]
 80083a8:	1d18      	adds	r0, r3, #4
 80083aa:	6030      	str	r0, [r6, #0]
 80083ac:	062e      	lsls	r6, r5, #24
 80083ae:	681b      	ldr	r3, [r3, #0]
 80083b0:	d501      	bpl.n	80083b6 <_printf_i+0x1be>
 80083b2:	6019      	str	r1, [r3, #0]
 80083b4:	e002      	b.n	80083bc <_printf_i+0x1c4>
 80083b6:	0668      	lsls	r0, r5, #25
 80083b8:	d5fb      	bpl.n	80083b2 <_printf_i+0x1ba>
 80083ba:	8019      	strh	r1, [r3, #0]
 80083bc:	2300      	movs	r3, #0
 80083be:	6123      	str	r3, [r4, #16]
 80083c0:	4616      	mov	r6, r2
 80083c2:	e7bc      	b.n	800833e <_printf_i+0x146>
 80083c4:	6833      	ldr	r3, [r6, #0]
 80083c6:	1d1a      	adds	r2, r3, #4
 80083c8:	6032      	str	r2, [r6, #0]
 80083ca:	681e      	ldr	r6, [r3, #0]
 80083cc:	6862      	ldr	r2, [r4, #4]
 80083ce:	2100      	movs	r1, #0
 80083d0:	4630      	mov	r0, r6
 80083d2:	f7f7 ff15 	bl	8000200 <memchr>
 80083d6:	b108      	cbz	r0, 80083dc <_printf_i+0x1e4>
 80083d8:	1b80      	subs	r0, r0, r6
 80083da:	6060      	str	r0, [r4, #4]
 80083dc:	6863      	ldr	r3, [r4, #4]
 80083de:	6123      	str	r3, [r4, #16]
 80083e0:	2300      	movs	r3, #0
 80083e2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80083e6:	e7aa      	b.n	800833e <_printf_i+0x146>
 80083e8:	6923      	ldr	r3, [r4, #16]
 80083ea:	4632      	mov	r2, r6
 80083ec:	4649      	mov	r1, r9
 80083ee:	4640      	mov	r0, r8
 80083f0:	47d0      	blx	sl
 80083f2:	3001      	adds	r0, #1
 80083f4:	d0ad      	beq.n	8008352 <_printf_i+0x15a>
 80083f6:	6823      	ldr	r3, [r4, #0]
 80083f8:	079b      	lsls	r3, r3, #30
 80083fa:	d413      	bmi.n	8008424 <_printf_i+0x22c>
 80083fc:	68e0      	ldr	r0, [r4, #12]
 80083fe:	9b03      	ldr	r3, [sp, #12]
 8008400:	4298      	cmp	r0, r3
 8008402:	bfb8      	it	lt
 8008404:	4618      	movlt	r0, r3
 8008406:	e7a6      	b.n	8008356 <_printf_i+0x15e>
 8008408:	2301      	movs	r3, #1
 800840a:	4632      	mov	r2, r6
 800840c:	4649      	mov	r1, r9
 800840e:	4640      	mov	r0, r8
 8008410:	47d0      	blx	sl
 8008412:	3001      	adds	r0, #1
 8008414:	d09d      	beq.n	8008352 <_printf_i+0x15a>
 8008416:	3501      	adds	r5, #1
 8008418:	68e3      	ldr	r3, [r4, #12]
 800841a:	9903      	ldr	r1, [sp, #12]
 800841c:	1a5b      	subs	r3, r3, r1
 800841e:	42ab      	cmp	r3, r5
 8008420:	dcf2      	bgt.n	8008408 <_printf_i+0x210>
 8008422:	e7eb      	b.n	80083fc <_printf_i+0x204>
 8008424:	2500      	movs	r5, #0
 8008426:	f104 0619 	add.w	r6, r4, #25
 800842a:	e7f5      	b.n	8008418 <_printf_i+0x220>
 800842c:	08008601 	.word	0x08008601
 8008430:	08008612 	.word	0x08008612

08008434 <memmove>:
 8008434:	4288      	cmp	r0, r1
 8008436:	b510      	push	{r4, lr}
 8008438:	eb01 0402 	add.w	r4, r1, r2
 800843c:	d902      	bls.n	8008444 <memmove+0x10>
 800843e:	4284      	cmp	r4, r0
 8008440:	4623      	mov	r3, r4
 8008442:	d807      	bhi.n	8008454 <memmove+0x20>
 8008444:	1e43      	subs	r3, r0, #1
 8008446:	42a1      	cmp	r1, r4
 8008448:	d008      	beq.n	800845c <memmove+0x28>
 800844a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800844e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008452:	e7f8      	b.n	8008446 <memmove+0x12>
 8008454:	4402      	add	r2, r0
 8008456:	4601      	mov	r1, r0
 8008458:	428a      	cmp	r2, r1
 800845a:	d100      	bne.n	800845e <memmove+0x2a>
 800845c:	bd10      	pop	{r4, pc}
 800845e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008462:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008466:	e7f7      	b.n	8008458 <memmove+0x24>

08008468 <_realloc_r>:
 8008468:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800846c:	4607      	mov	r7, r0
 800846e:	4614      	mov	r4, r2
 8008470:	460d      	mov	r5, r1
 8008472:	b921      	cbnz	r1, 800847e <_realloc_r+0x16>
 8008474:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008478:	4611      	mov	r1, r2
 800847a:	f7ff bb9b 	b.w	8007bb4 <_malloc_r>
 800847e:	b92a      	cbnz	r2, 800848c <_realloc_r+0x24>
 8008480:	f7ff fcaa 	bl	8007dd8 <_free_r>
 8008484:	4625      	mov	r5, r4
 8008486:	4628      	mov	r0, r5
 8008488:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800848c:	f000 f81a 	bl	80084c4 <_malloc_usable_size_r>
 8008490:	4284      	cmp	r4, r0
 8008492:	4606      	mov	r6, r0
 8008494:	d802      	bhi.n	800849c <_realloc_r+0x34>
 8008496:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800849a:	d8f4      	bhi.n	8008486 <_realloc_r+0x1e>
 800849c:	4621      	mov	r1, r4
 800849e:	4638      	mov	r0, r7
 80084a0:	f7ff fb88 	bl	8007bb4 <_malloc_r>
 80084a4:	4680      	mov	r8, r0
 80084a6:	b908      	cbnz	r0, 80084ac <_realloc_r+0x44>
 80084a8:	4645      	mov	r5, r8
 80084aa:	e7ec      	b.n	8008486 <_realloc_r+0x1e>
 80084ac:	42b4      	cmp	r4, r6
 80084ae:	4622      	mov	r2, r4
 80084b0:	4629      	mov	r1, r5
 80084b2:	bf28      	it	cs
 80084b4:	4632      	movcs	r2, r6
 80084b6:	f7ff fc81 	bl	8007dbc <memcpy>
 80084ba:	4629      	mov	r1, r5
 80084bc:	4638      	mov	r0, r7
 80084be:	f7ff fc8b 	bl	8007dd8 <_free_r>
 80084c2:	e7f1      	b.n	80084a8 <_realloc_r+0x40>

080084c4 <_malloc_usable_size_r>:
 80084c4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80084c8:	1f18      	subs	r0, r3, #4
 80084ca:	2b00      	cmp	r3, #0
 80084cc:	bfbc      	itt	lt
 80084ce:	580b      	ldrlt	r3, [r1, r0]
 80084d0:	18c0      	addlt	r0, r0, r3
 80084d2:	4770      	bx	lr

080084d4 <_init>:
 80084d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80084d6:	bf00      	nop
 80084d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80084da:	bc08      	pop	{r3}
 80084dc:	469e      	mov	lr, r3
 80084de:	4770      	bx	lr

080084e0 <_fini>:
 80084e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80084e2:	bf00      	nop
 80084e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80084e6:	bc08      	pop	{r3}
 80084e8:	469e      	mov	lr, r3
 80084ea:	4770      	bx	lr
