Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date             : Wed Oct 20 14:47:22 2021
| Host             : abcoffice running 64-bit major release  (build 9200)
| Command          : report_power -file ov7725_udp_pc_power_routed.rpt -pb ov7725_udp_pc_power_summary_routed.pb -rpx ov7725_udp_pc_power_routed.rpx
| Design           : ov7725_udp_pc
| Device           : xc7z020clg400-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.246        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.138        |
| Device Static (W)        | 0.108        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 82.2         |
| Junction Temperature (C) | 27.8         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.007 |        8 |       --- |             --- |
| Slice Logic             |     0.001 |     2789 |       --- |             --- |
|   LUT as Logic          |     0.001 |     1235 |     53200 |            2.32 |
|   CARRY4                |    <0.001 |       80 |     13300 |            0.60 |
|   Register              |    <0.001 |     1185 |    106400 |            1.11 |
|   Others                |     0.000 |       67 |       --- |             --- |
|   BUFG                  |     0.000 |        1 |        32 |            3.13 |
|   F7/F8 Muxes           |     0.000 |       10 |     53200 |            0.02 |
|   LUT as Shift Register |     0.000 |        2 |     17400 |            0.01 |
| Signals                 |     0.001 |     2173 |       --- |             --- |
| Block RAM               |     0.001 |        1 |       140 |            0.71 |
| MMCM                    |     0.106 |        1 |         4 |           25.00 |
| I/O                     |     0.020 |       30 |       125 |           24.00 |
| Static Power            |     0.108 |          |           |                 |
| Total                   |     0.246 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.020 |       0.013 |      0.008 |
| Vccaux    |       1.800 |     0.072 |       0.062 |      0.011 |
| Vcco33    |       3.300 |     0.005 |       0.004 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.017 |       0.000 |      0.017 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Medium     | More than 5% of clocks are missing user specification  | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+--------------------+-------------------------------------+-----------------+
| Clock              | Domain                              | Constraint (ns) |
+--------------------+-------------------------------------+-----------------+
| clk_out1_clk_wiz_0 | u_clk_wiz_0/inst/clk_out1_clk_wiz_0 |            20.0 |
| clk_out2_clk_wiz_0 | u_clk_wiz_0/inst/clk_out2_clk_wiz_0 |             5.0 |
| clkfbout_clk_wiz_0 | u_clk_wiz_0/inst/clkfbout_clk_wiz_0 |            20.0 |
| cmos_pclk          | cam_pclk                            |            40.0 |
| eth_rxc            | eth_rxc                             |             8.0 |
| sys_clk            | sys_clk                             |            20.0 |
+--------------------+-------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------+-----------+
| Name                         | Power (W) |
+------------------------------+-----------+
| ov7725_udp_pc                |     0.138 |
|   u_clk_wiz_0                |     0.106 |
|     inst                     |     0.106 |
|   u_eth_top                  |     0.013 |
|     u_arp                    |     0.002 |
|       u_arp_rx               |     0.001 |
|     u_gmii_to_rgmii          |     0.007 |
|       u_rgmii_rx             |     0.007 |
|     u_udp                    |     0.004 |
|       u_udp_tx               |     0.002 |
|   u_img_data_pkt             |     0.003 |
|     async_fifo_1024x32b_inst |     0.002 |
|       U0                     |     0.002 |
+------------------------------+-----------+


