# PipelinedProcessor
Implementation of MIPS instructions for a 5-stage pipelined MIPS processor
