

================================================================
== Vitis HLS Report for 'udpTxEngine'
================================================================
* Date:           Fri Sep  8 14:09:05 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        UDP_prj
* Solution:       ultrascale_plus (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  2.50 ns|  1.881 ns|     0.20 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        2|        2|  5.000 ns|  5.000 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      104|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      194|    -|
|Register             |        -|     -|     1857|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|     1857|      298|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln310_fu_774_p2               |         +|   0|  0|  23|          16|           5|
    |add_ln311_fu_785_p2               |         +|   0|  0|  23|          16|           4|
    |ap_condition_234                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_290                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_294                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_303                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_306                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_309                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_319                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_383                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_698                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_85                   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op103_write_state2   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op129_write_state2   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op137_write_state3   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op139_write_state3   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op28_read_state1     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op50_read_state1     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op72_read_state1     |       and|   0|  0|   2|           1|           1|
    |grp_nbreadreq_fu_172_p3           |       and|   0|  0|   2|           1|           0|
    |tmp_6_i_nbreadreq_fu_194_p3       |       and|   0|  0|   2|           1|           0|
    |tmp_i_nbreadreq_fu_186_p3         |       and|   0|  0|   2|           1|           0|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_io                |        or|   0|  0|   2|           1|           1|
    |ap_block_state3_io                |        or|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter2  |        or|   0|  0|   2|           1|           1|
    |select_ln312_fu_536_p3            |    select|   0|  0|   4|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 104|          60|          35|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------------+----+-----------+-----+-----------+
    |                     Name                     | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------------+----+-----------+-----+-----------+
    |agmdDataOut_blk_n                             |   9|          2|    1|          2|
    |agmdpayloadLenOut_blk_n                       |   9|          2|    1|          2|
    |ap_done                                       |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter1_sendWord_last_1_reg_232  |  14|          3|    1|          3|
    |ap_phi_reg_pp0_iter1_sendWord_last_reg_251    |  14|          3|    1|          3|
    |prevWord_data                                 |   9|          2|  512|       1024|
    |prevWord_keep                                 |   9|          2|   64|        128|
    |txUdpDataOut_TDATA_blk_n                      |   9|          2|    1|          2|
    |txUdpDataOut_TDATA_int_regslice               |  20|          4|  512|       2048|
    |txUdpDataOut_TKEEP_int_regslice               |  20|          4|   64|        256|
    |txUdpDataOut_TLAST_int_regslice               |  20|          4|    1|          4|
    |txthMetaData_blk_n                            |   9|          2|    1|          2|
    |ute_state                                     |  43|          8|    3|         24|
    +----------------------------------------------+----+-----------+-----+-----------+
    |Total                                         | 194|         40| 1163|       3500|
    +----------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+-----+----+-----+-----------+
    |                     Name                     |  FF | LUT| Bits| Const Bits|
    +----------------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                                     |    1|   0|    1|          0|
    |ap_done_reg                                   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                       |    1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_sendWord_last_1_reg_232  |    1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_sendWord_last_reg_251    |    1|   0|    1|          0|
    |currLen_reg_864                               |   16|   0|   16|          0|
    |currMetaData_myIP                             |   32|   0|   32|          0|
    |currMetaData_myPort                           |   16|   0|   16|          0|
    |currMetaData_theirIP                          |   32|   0|   32|          0|
    |currMetaData_theirPort                        |   16|   0|   16|          0|
    |ip_len                                        |   16|   0|   16|          0|
    |prevWord_data                                 |  512|   0|  512|          0|
    |prevWord_keep                                 |   64|   0|   64|          0|
    |reg_316                                       |   36|   0|   36|          0|
    |sendWord_data_reg_800                         |  224|   0|  224|          0|
    |sendWord_keep_reg_805                         |   28|   0|   28|          0|
    |tmp_1_i_reg_835                               |    1|   0|    1|          0|
    |tmp_1_i_reg_835_pp0_iter1_reg                 |    1|   0|    1|          0|
    |tmp_2_i_reg_810                               |    1|   0|    1|          0|
    |tmp_2_i_reg_810_pp0_iter1_reg                 |    1|   0|    1|          0|
    |tmp_6_i_reg_860                               |    1|   0|    1|          0|
    |tmp_i_reg_856                                 |    1|   0|    1|          0|
    |trunc_ln338_reg_842                           |  288|   0|  288|          0|
    |trunc_ln366_reg_817                           |  224|   0|  224|          0|
    |trunc_ln367_reg_822                           |   28|   0|   28|          0|
    |trunc_ln368_reg_827                           |  288|   0|  288|          0|
    |udp_len                                       |   16|   0|   16|          0|
    |ute_state                                     |    3|   0|    3|          0|
    |ute_state_load_reg_796                        |    3|   0|    3|          0|
    |ute_state_load_reg_796_pp0_iter1_reg          |    3|   0|    3|          0|
    +----------------------------------------------+-----+----+-----+-----------+
    |Total                                         | 1857|   0| 1857|          0|
    +----------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------+-----+------+------------+-----------------------+--------------+
|             RTL Ports            | Dir | Bits |  Protocol  |     Source Object     |    C Type    |
+----------------------------------+-----+------+------------+-----------------------+--------------+
|ap_clk                            |   in|     1|  ap_ctrl_hs|            udpTxEngine|  return value|
|ap_rst                            |   in|     1|  ap_ctrl_hs|            udpTxEngine|  return value|
|ap_start                          |   in|     1|  ap_ctrl_hs|            udpTxEngine|  return value|
|ap_done                           |  out|     1|  ap_ctrl_hs|            udpTxEngine|  return value|
|ap_continue                       |   in|     1|  ap_ctrl_hs|            udpTxEngine|  return value|
|ap_idle                           |  out|     1|  ap_ctrl_hs|            udpTxEngine|  return value|
|ap_ready                          |  out|     1|  ap_ctrl_hs|            udpTxEngine|  return value|
|agmdDataOut_dout                  |   in|  1024|     ap_fifo|            agmdDataOut|       pointer|
|agmdDataOut_num_data_valid        |   in|     9|     ap_fifo|            agmdDataOut|       pointer|
|agmdDataOut_fifo_cap              |   in|     9|     ap_fifo|            agmdDataOut|       pointer|
|agmdDataOut_empty_n               |   in|     1|     ap_fifo|            agmdDataOut|       pointer|
|agmdDataOut_read                  |  out|     1|     ap_fifo|            agmdDataOut|       pointer|
|txthMetaData_dout                 |   in|   128|     ap_fifo|           txthMetaData|       pointer|
|txthMetaData_num_data_valid       |   in|     6|     ap_fifo|           txthMetaData|       pointer|
|txthMetaData_fifo_cap             |   in|     6|     ap_fifo|           txthMetaData|       pointer|
|txthMetaData_empty_n              |   in|     1|     ap_fifo|           txthMetaData|       pointer|
|txthMetaData_read                 |  out|     1|     ap_fifo|           txthMetaData|       pointer|
|agmdpayloadLenOut_dout            |   in|    16|     ap_fifo|      agmdpayloadLenOut|       pointer|
|agmdpayloadLenOut_num_data_valid  |   in|     9|     ap_fifo|      agmdpayloadLenOut|       pointer|
|agmdpayloadLenOut_fifo_cap        |   in|     9|     ap_fifo|      agmdpayloadLenOut|       pointer|
|agmdpayloadLenOut_empty_n         |   in|     1|     ap_fifo|      agmdpayloadLenOut|       pointer|
|agmdpayloadLenOut_read            |  out|     1|     ap_fifo|      agmdpayloadLenOut|       pointer|
|txUdpDataOut_TREADY               |   in|     1|        axis|  txUdpDataOut_V_last_V|       pointer|
|txUdpDataOut_TVALID               |  out|     1|        axis|  txUdpDataOut_V_last_V|       pointer|
|txUdpDataOut_TLAST                |  out|     1|        axis|  txUdpDataOut_V_last_V|       pointer|
|txUdpDataOut_TDATA                |  out|   512|        axis|  txUdpDataOut_V_data_V|       pointer|
|txUdpDataOut_TKEEP                |  out|    64|        axis|  txUdpDataOut_V_keep_V|       pointer|
|txUdpDataOut_TSTRB                |  out|    64|        axis|  txUdpDataOut_V_strb_V|       pointer|
+----------------------------------+-----+------+------------+-----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.88>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %agmdDataOut, void @empty_58, i32 0, i32 0, void @empty_42, i32 0, i32 0, void @empty_42, void @empty_42, void @empty_42, i32 0, i32 0, i32 0, i32 0, void @empty_42, void @empty_42, i32 4294967295, i32 0"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %agmdDataOut, void @empty_58, i32 0, i32 0, void @empty_42, i32 0, i32 0, void @empty_42, void @empty_42, void @empty_42, i32 0, i32 0, i32 0, i32 0, void @empty_42, void @empty_42, i32 4294967295, i32 0"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %agmdDataOut, void @empty_58, i32 0, i32 0, void @empty_42, i32 0, i32 0, void @empty_42, void @empty_42, void @empty_42, i32 0, i32 0, i32 0, i32 0, void @empty_42, void @empty_42, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %agmdpayloadLenOut, void @empty_58, i32 0, i32 0, void @empty_42, i32 0, i32 0, void @empty_42, void @empty_42, void @empty_42, i32 0, i32 0, i32 0, i32 0, void @empty_42, void @empty_42, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %agmdpayloadLenOut, void @empty_58, i32 0, i32 0, void @empty_42, i32 0, i32 0, void @empty_42, void @empty_42, void @empty_42, i32 0, i32 0, i32 0, i32 0, void @empty_42, void @empty_42, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %agmdpayloadLenOut, void @empty_58, i32 0, i32 0, void @empty_42, i32 0, i32 0, void @empty_42, void @empty_42, void @empty_42, i32 0, i32 0, i32 0, i32 0, void @empty_42, void @empty_42, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %txthMetaData, void @empty_58, i32 0, i32 0, void @empty_42, i32 0, i32 0, void @empty_42, void @empty_42, void @empty_42, i32 0, i32 0, i32 0, i32 0, void @empty_42, void @empty_42, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %txthMetaData, void @empty_58, i32 0, i32 0, void @empty_42, i32 0, i32 0, void @empty_42, void @empty_42, void @empty_42, i32 0, i32 0, i32 0, i32 0, void @empty_42, void @empty_42, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %txthMetaData, void @empty_58, i32 0, i32 0, void @empty_42, i32 0, i32 0, void @empty_42, void @empty_42, void @empty_42, i32 0, i32 0, i32 0, i32 0, void @empty_42, void @empty_42, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i512 %txUdpDataOut_V_data_V, i64 %txUdpDataOut_V_keep_V, i64 %txUdpDataOut_V_strb_V, i1 0, i1 %txUdpDataOut_V_last_V, i1 0, i1 0, void @empty_11"   --->   Operation 13 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %agmdpayloadLenOut, void @empty_58, i32 0, i32 0, void @empty_42, i32 0, i32 0, void @empty_42, void @empty_42, void @empty_42, i32 0, i32 0, i32 0, i32 0, void @empty_42, void @empty_42, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %agmdDataOut, void @empty_58, i32 0, i32 0, void @empty_42, i32 0, i32 0, void @empty_42, void @empty_42, void @empty_42, i32 0, i32 0, i32 0, i32 0, void @empty_42, void @empty_42, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %txthMetaData, void @empty_58, i32 0, i32 0, void @empty_42, i32 0, i32 0, void @empty_42, void @empty_42, void @empty_42, i32 0, i32 0, i32 0, i32 0, void @empty_42, void @empty_42, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %txUdpDataOut_V_last_V, i64 %txUdpDataOut_V_strb_V, i64 %txUdpDataOut_V_keep_V, i512 %txUdpDataOut_V_data_V, void @empty_0, i32 1, i32 1, void @empty_2, i32 0, i32 0, void @empty_42, void @empty_42, void @empty_42, i32 0, i32 0, i32 0, i32 0, void @empty_42, void @empty_42, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_42"   --->   Operation 18 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%ute_state_load = load i3 %ute_state" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:304]   --->   Operation 19 'load' 'ute_state_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%prevWord_data_load = load i512 %prevWord_data" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:341]   --->   Operation 20 'load' 'prevWord_data_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%prevWord_keep_load = load i64 %prevWord_keep" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:342]   --->   Operation 21 'load' 'prevWord_keep_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.67ns)   --->   "%switch_ln304 = switch i3 %ute_state_load, void %sw.bb.i, i3 4, void %sw.bb170.i, i3 1, void %sw.bb19.i, i3 2, void %sw.bb114.i, i3 3, void %sw.bb159.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:304]   --->   Operation 22 'switch' 'switch_ln304' <Predicate = true> <Delay = 0.67>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%sendWord_data = trunc i512 %prevWord_data_load" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:389]   --->   Operation 23 'trunc' 'sendWord_data' <Predicate = (ute_state_load == 3)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%sendWord_keep = trunc i64 %prevWord_keep_load" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:390]   --->   Operation 24 'trunc' 'sendWord_keep' <Predicate = (ute_state_load == 3)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.45ns)   --->   "%store_ln393 = store i3 0, i3 %ute_state" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:393]   --->   Operation 25 'store' 'store_ln393' <Predicate = (ute_state_load == 3)> <Delay = 0.45>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_2_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i1024P0A, i1024 %agmdDataOut, i32 1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:362]   --->   Operation 26 'nbreadreq' 'tmp_2_i' <Predicate = (ute_state_load == 2)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.38> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 256> <FIFO>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln362 = br i1 %tmp_2_i, void %if.end158.i, void %if.then116.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:362]   --->   Operation 27 'br' 'br_ln362' <Predicate = (ute_state_load == 2)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.15ns)   --->   "%agmdDataOut_read_2 = read i1024 @_ssdm_op_Read.ap_fifo.volatile.i1024P0A, i1024 %agmdDataOut" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:363]   --->   Operation 28 'read' 'agmdDataOut_read_2' <Predicate = (ute_state_load == 2 & tmp_2_i)> <Delay = 1.15> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.38> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 256> <FIFO>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%currWord_last_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i1024.i1024, i1024 %agmdDataOut_read_2, i1024 576" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:363]   --->   Operation 29 'bitselect' 'currWord_last_2' <Predicate = (ute_state_load == 2 & tmp_2_i)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln366 = trunc i512 %prevWord_data_load" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:366]   --->   Operation 30 'trunc' 'trunc_ln366' <Predicate = (ute_state_load == 2 & tmp_2_i)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln367 = trunc i64 %prevWord_keep_load" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:367]   --->   Operation 31 'trunc' 'trunc_ln367' <Predicate = (ute_state_load == 2 & tmp_2_i)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln368 = trunc i1024 %agmdDataOut_read_2" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:368]   --->   Operation 32 'trunc' 'trunc_ln368' <Predicate = (ute_state_load == 2 & tmp_2_i)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_31_i = partselect i36 @_ssdm_op_PartSelect.i36.i1024.i32.i32, i1024 %agmdDataOut_read_2, i32 512, i32 547" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:369]   --->   Operation 33 'partselect' 'tmp_31_i' <Predicate = (ute_state_load == 2 & tmp_2_i)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_32_i = partselect i224 @_ssdm_op_PartSelect.i224.i1024.i32.i32, i1024 %agmdDataOut_read_2, i32 288, i32 511" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:372]   --->   Operation 34 'partselect' 'tmp_32_i' <Predicate = (ute_state_load == 2 & tmp_2_i)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_33_i = partset i512 @_ssdm_op_PartSet.i512.i512.i224.i32.i32, i512 %prevWord_data_load, i224 %tmp_32_i, i32 0, i32 223" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:372]   --->   Operation 35 'partset' 'tmp_33_i' <Predicate = (ute_state_load == 2 & tmp_2_i)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.38ns)   --->   "%store_ln372 = store i512 %tmp_33_i, i512 %prevWord_data" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:372]   --->   Operation 36 'store' 'store_ln372' <Predicate = (ute_state_load == 2 & tmp_2_i)> <Delay = 0.38>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_34_i = partselect i28 @_ssdm_op_PartSelect.i28.i1024.i32.i32, i1024 %agmdDataOut_read_2, i32 548, i32 575" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:373]   --->   Operation 37 'partselect' 'tmp_34_i' <Predicate = (ute_state_load == 2 & tmp_2_i)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_35_i = partset i64 @_ssdm_op_PartSet.i64.i64.i28.i32.i32, i64 %prevWord_keep_load, i28 %tmp_34_i, i32 0, i32 27" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:373]   --->   Operation 38 'partset' 'tmp_35_i' <Predicate = (ute_state_load == 2 & tmp_2_i)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.38ns)   --->   "%store_ln373 = store i64 %tmp_35_i, i64 %prevWord_keep" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:373]   --->   Operation 39 'store' 'store_ln373' <Predicate = (ute_state_load == 2 & tmp_2_i)> <Delay = 0.38>
ST_1 : Operation 40 [1/1] (0.38ns)   --->   "%br_ln376 = br i1 %currWord_last_2, void %if.end157.i, void %if.then148.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:376]   --->   Operation 40 'br' 'br_ln376' <Predicate = (ute_state_load == 2 & tmp_2_i)> <Delay = 0.38>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i1024.i32, i1024 %agmdDataOut_read_2, i32 548" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:377]   --->   Operation 41 'bitselect' 'tmp_2' <Predicate = (ute_state_load == 2 & tmp_2_i & currWord_last_2)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln377 = br i1 %tmp_2, void %if.else153.i, void %if.then152.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:377]   --->   Operation 42 'br' 'br_ln377' <Predicate = (ute_state_load == 2 & tmp_2_i & currWord_last_2)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.45ns)   --->   "%store_ln381 = store i3 0, i3 %ute_state" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:381]   --->   Operation 43 'store' 'store_ln381' <Predicate = (ute_state_load == 2 & tmp_2_i & currWord_last_2 & !tmp_2)> <Delay = 0.45>
ST_1 : Operation 44 [1/1] (0.38ns)   --->   "%br_ln0 = br void %if.end157.i"   --->   Operation 44 'br' 'br_ln0' <Predicate = (ute_state_load == 2 & tmp_2_i & currWord_last_2 & !tmp_2)> <Delay = 0.38>
ST_1 : Operation 45 [1/1] (0.45ns)   --->   "%store_ln378 = store i3 3, i3 %ute_state" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:378]   --->   Operation 45 'store' 'store_ln378' <Predicate = (ute_state_load == 2 & tmp_2_i & currWord_last_2 & tmp_2)> <Delay = 0.45>
ST_1 : Operation 46 [1/1] (0.38ns)   --->   "%br_ln378 = br void %if.end157.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:378]   --->   Operation 46 'br' 'br_ln378' <Predicate = (ute_state_load == 2 & tmp_2_i & currWord_last_2 & tmp_2)> <Delay = 0.38>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln386 = br void %udpTxEngine.exit" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:386]   --->   Operation 47 'br' 'br_ln386' <Predicate = (ute_state_load == 2)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_1_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i1024P0A, i1024 %agmdDataOut, i32 1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:316]   --->   Operation 48 'nbreadreq' 'tmp_1_i' <Predicate = (ute_state_load == 1)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.38> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 256> <FIFO>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln316 = br i1 %tmp_1_i, void %if.end113.i, void %if.then21.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:316]   --->   Operation 49 'br' 'br_ln316' <Predicate = (ute_state_load == 1)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (1.15ns)   --->   "%agmdDataOut_read_1 = read i1024 @_ssdm_op_Read.ap_fifo.volatile.i1024P0A, i1024 %agmdDataOut" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:317]   --->   Operation 50 'read' 'agmdDataOut_read_1' <Predicate = (ute_state_load == 1 & tmp_1_i)> <Delay = 1.15> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.38> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 256> <FIFO>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%currWord_last_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i1024.i1024, i1024 %agmdDataOut_read_1, i1024 576" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:317]   --->   Operation 51 'bitselect' 'currWord_last_1' <Predicate = (ute_state_load == 1 & tmp_1_i)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln338 = trunc i1024 %agmdDataOut_read_1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:338]   --->   Operation 52 'trunc' 'trunc_ln338' <Predicate = (ute_state_load == 1 & tmp_1_i)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_23_i = partselect i36 @_ssdm_op_PartSelect.i36.i1024.i32.i32, i1024 %agmdDataOut_read_1, i32 512, i32 547" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:339]   --->   Operation 53 'partselect' 'tmp_23_i' <Predicate = (ute_state_load == 1 & tmp_1_i)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_24_i = partselect i224 @_ssdm_op_PartSelect.i224.i1024.i32.i32, i1024 %agmdDataOut_read_1, i32 288, i32 511" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:341]   --->   Operation 54 'partselect' 'tmp_24_i' <Predicate = (ute_state_load == 1 & tmp_1_i)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_25_i = partset i512 @_ssdm_op_PartSet.i512.i512.i224.i32.i32, i512 %prevWord_data_load, i224 %tmp_24_i, i32 0, i32 223" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:341]   --->   Operation 55 'partset' 'tmp_25_i' <Predicate = (ute_state_load == 1 & tmp_1_i)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.38ns)   --->   "%store_ln341 = store i512 %tmp_25_i, i512 %prevWord_data" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:341]   --->   Operation 56 'store' 'store_ln341' <Predicate = (ute_state_load == 1 & tmp_1_i)> <Delay = 0.38>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_26_i = partselect i28 @_ssdm_op_PartSelect.i28.i1024.i32.i32, i1024 %agmdDataOut_read_1, i32 548, i32 575" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:342]   --->   Operation 57 'partselect' 'tmp_26_i' <Predicate = (ute_state_load == 1 & tmp_1_i)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_27_i = partset i64 @_ssdm_op_PartSet.i64.i64.i28.i32.i32, i64 %prevWord_keep_load, i28 %tmp_26_i, i32 0, i32 27" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:342]   --->   Operation 58 'partset' 'tmp_27_i' <Predicate = (ute_state_load == 1 & tmp_1_i)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.38ns)   --->   "%store_ln342 = store i64 %tmp_27_i, i64 %prevWord_keep" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:342]   --->   Operation 59 'store' 'store_ln342' <Predicate = (ute_state_load == 1 & tmp_1_i)> <Delay = 0.38>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln346 = br i1 %currWord_last_1, void %if.else111.i, void %if.then103.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:346]   --->   Operation 60 'br' 'br_ln346' <Predicate = (ute_state_load == 1 & tmp_1_i)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.45ns)   --->   "%store_ln355 = store i3 2, i3 %ute_state" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:355]   --->   Operation 61 'store' 'store_ln355' <Predicate = (ute_state_load == 1 & tmp_1_i & !currWord_last_1)> <Delay = 0.45>
ST_1 : Operation 62 [1/1] (0.38ns)   --->   "%br_ln0 = br void %if.end112.i"   --->   Operation 62 'br' 'br_ln0' <Predicate = (ute_state_load == 1 & tmp_1_i & !currWord_last_1)> <Delay = 0.38>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i1024.i32, i1024 %agmdDataOut_read_1, i32 548" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:347]   --->   Operation 63 'bitselect' 'tmp_1' <Predicate = (ute_state_load == 1 & tmp_1_i & currWord_last_1)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln347 = br i1 %tmp_1, void %if.else.i, void %if.then107.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:347]   --->   Operation 64 'br' 'br_ln347' <Predicate = (ute_state_load == 1 & tmp_1_i & currWord_last_1)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.45ns)   --->   "%store_ln351 = store i3 0, i3 %ute_state" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:351]   --->   Operation 65 'store' 'store_ln351' <Predicate = (ute_state_load == 1 & tmp_1_i & currWord_last_1 & !tmp_1)> <Delay = 0.45>
ST_1 : Operation 66 [1/1] (0.38ns)   --->   "%br_ln0 = br void %if.end112.i"   --->   Operation 66 'br' 'br_ln0' <Predicate = (ute_state_load == 1 & tmp_1_i & currWord_last_1 & !tmp_1)> <Delay = 0.38>
ST_1 : Operation 67 [1/1] (0.45ns)   --->   "%store_ln348 = store i3 3, i3 %ute_state" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:348]   --->   Operation 67 'store' 'store_ln348' <Predicate = (ute_state_load == 1 & tmp_1_i & currWord_last_1 & tmp_1)> <Delay = 0.45>
ST_1 : Operation 68 [1/1] (0.38ns)   --->   "%br_ln348 = br void %if.end112.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:348]   --->   Operation 68 'br' 'br_ln348' <Predicate = (ute_state_load == 1 & tmp_1_i & currWord_last_1 & tmp_1)> <Delay = 0.38>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln360 = br void %udpTxEngine.exit" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:360]   --->   Operation 69 'br' 'br_ln360' <Predicate = (ute_state_load == 1)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_5_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i1024P0A, i1024 %agmdDataOut, i32 1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:396]   --->   Operation 70 'nbreadreq' 'tmp_5_i' <Predicate = (ute_state_load == 4)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.38> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 256> <FIFO>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln396 = br i1 %tmp_5_i, void %if.end178.i, void %if.then172.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:396]   --->   Operation 71 'br' 'br_ln396' <Predicate = (ute_state_load == 4)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (1.15ns)   --->   "%agmdDataOut_read = read i1024 @_ssdm_op_Read.ap_fifo.volatile.i1024P0A, i1024 %agmdDataOut" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:397]   --->   Operation 72 'read' 'agmdDataOut_read' <Predicate = (ute_state_load == 4 & tmp_5_i)> <Delay = 1.15> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.38> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 256> <FIFO>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%currWord_last = bitselect i1 @_ssdm_op_BitSelect.i1.i1024.i1024, i1024 %agmdDataOut_read, i1024 576" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:397]   --->   Operation 73 'bitselect' 'currWord_last' <Predicate = (ute_state_load == 4 & tmp_5_i)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln398 = br i1 %currWord_last, void %if.end177.i, void %if.then176.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:398]   --->   Operation 74 'br' 'br_ln398' <Predicate = (ute_state_load == 4 & tmp_5_i)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.45ns)   --->   "%store_ln399 = store i3 0, i3 %ute_state" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:399]   --->   Operation 75 'store' 'store_ln399' <Predicate = (ute_state_load == 4 & tmp_5_i & currWord_last)> <Delay = 0.45>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln399 = br void %if.end177.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:399]   --->   Operation 76 'br' 'br_ln399' <Predicate = (ute_state_load == 4 & tmp_5_i & currWord_last)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln400 = br void %if.end178.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:400]   --->   Operation 77 'br' 'br_ln400' <Predicate = (ute_state_load == 4 & tmp_5_i)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln401 = br void %udpTxEngine.exit" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:401]   --->   Operation 78 'br' 'br_ln401' <Predicate = (ute_state_load == 4)> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i128P0A, i128 %txthMetaData, i32 1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:306]   --->   Operation 79 'nbreadreq' 'tmp_i' <Predicate = (ute_state_load != 4 & ute_state_load != 1 & ute_state_load != 2 & ute_state_load != 3)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 32> <FIFO>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln306 = br i1 %tmp_i, void %if.end.i, void %land.lhs.true.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:306]   --->   Operation 80 'br' 'br_ln306' <Predicate = (ute_state_load != 4 & ute_state_load != 1 & ute_state_load != 2 & ute_state_load != 3)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_6_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i16P0A, i16 %agmdpayloadLenOut, i32 1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:306]   --->   Operation 81 'nbreadreq' 'tmp_6_i' <Predicate = (ute_state_load != 4 & ute_state_load != 1 & ute_state_load != 2 & ute_state_load != 3 & tmp_i)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 256> <FIFO>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln306 = br i1 %tmp_6_i, void %if.end.i, void %if.then.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:306]   --->   Operation 82 'br' 'br_ln306' <Predicate = (ute_state_load != 4 & ute_state_load != 1 & ute_state_load != 2 & ute_state_load != 3 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (1.15ns)   --->   "%txthMetaData_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %txthMetaData" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:307]   --->   Operation 83 'read' 'txthMetaData_read' <Predicate = (ute_state_load != 4 & ute_state_load != 1 & ute_state_load != 2 & ute_state_load != 3 & tmp_i & tmp_6_i)> <Delay = 1.15> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 32> <FIFO>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%trunc_ln307 = trunc i128 %txthMetaData_read" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:307]   --->   Operation 84 'trunc' 'trunc_ln307' <Predicate = (ute_state_load != 4 & ute_state_load != 1 & ute_state_load != 2 & ute_state_load != 3 & tmp_i & tmp_6_i)> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%store_ln307 = store i32 %trunc_ln307, i32 %currMetaData_theirIP" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:307]   --->   Operation 85 'store' 'store_ln307' <Predicate = (ute_state_load != 4 & ute_state_load != 1 & ute_state_load != 2 & ute_state_load != 3 & tmp_i & tmp_6_i)> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_36_i = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %txthMetaData_read, i32 32, i32 63" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:307]   --->   Operation 86 'partselect' 'tmp_36_i' <Predicate = (ute_state_load != 4 & ute_state_load != 1 & ute_state_load != 2 & ute_state_load != 3 & tmp_i & tmp_6_i)> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%store_ln307 = store i32 %tmp_36_i, i32 %currMetaData_myIP" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:307]   --->   Operation 87 'store' 'store_ln307' <Predicate = (ute_state_load != 4 & ute_state_load != 1 & ute_state_load != 2 & ute_state_load != 3 & tmp_i & tmp_6_i)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_37_i = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %txthMetaData_read, i32 64, i32 79" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:307]   --->   Operation 88 'partselect' 'tmp_37_i' <Predicate = (ute_state_load != 4 & ute_state_load != 1 & ute_state_load != 2 & ute_state_load != 3 & tmp_i & tmp_6_i)> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%store_ln307 = store i16 %tmp_37_i, i16 %currMetaData_theirPort" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:307]   --->   Operation 89 'store' 'store_ln307' <Predicate = (ute_state_load != 4 & ute_state_load != 1 & ute_state_load != 2 & ute_state_load != 3 & tmp_i & tmp_6_i)> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_38_i = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %txthMetaData_read, i32 80, i32 95" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:307]   --->   Operation 90 'partselect' 'tmp_38_i' <Predicate = (ute_state_load != 4 & ute_state_load != 1 & ute_state_load != 2 & ute_state_load != 3 & tmp_i & tmp_6_i)> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%store_ln307 = store i16 %tmp_38_i, i16 %currMetaData_myPort" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:307]   --->   Operation 91 'store' 'store_ln307' <Predicate = (ute_state_load != 4 & ute_state_load != 1 & ute_state_load != 2 & ute_state_load != 3 & tmp_i & tmp_6_i)> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i128, i128 %txthMetaData_read, i128 96" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:307]   --->   Operation 92 'bitselect' 'tmp' <Predicate = (ute_state_load != 4 & ute_state_load != 1 & ute_state_load != 2 & ute_state_load != 3 & tmp_i & tmp_6_i)> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (1.15ns)   --->   "%currLen = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %agmdpayloadLenOut" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:308]   --->   Operation 93 'read' 'currLen' <Predicate = (ute_state_load != 4 & ute_state_load != 1 & ute_state_load != 2 & ute_state_load != 3 & tmp_i & tmp_6_i)> <Delay = 1.15> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 256> <FIFO>
ST_1 : Operation 94 [1/1] (0.27ns)   --->   "%select_ln312 = select i1 %tmp, i3 1, i3 4" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:312]   --->   Operation 94 'select' 'select_ln312' <Predicate = (ute_state_load != 4 & ute_state_load != 1 & ute_state_load != 2 & ute_state_load != 3 & tmp_i & tmp_6_i)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (0.45ns)   --->   "%store_ln312 = store i3 %select_ln312, i3 %ute_state" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:312]   --->   Operation 95 'store' 'store_ln312' <Predicate = (ute_state_load != 4 & ute_state_load != 1 & ute_state_load != 2 & ute_state_load != 3 & tmp_i & tmp_6_i)> <Delay = 0.45>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln314 = br void %udpTxEngine.exit" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:314]   --->   Operation 96 'br' 'br_ln314' <Predicate = (ute_state_load != 4 & ute_state_load != 1 & ute_state_load != 2 & ute_state_load != 3)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.78>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln389 = zext i224 %sendWord_data" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:389]   --->   Operation 97 'zext' 'zext_ln389' <Predicate = (ute_state_load == 3)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln390 = zext i28 %sendWord_keep" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:390]   --->   Operation 98 'zext' 'zext_ln390' <Predicate = (ute_state_load == 3)> <Delay = 0.00>
ST_2 : Operation 99 [2/2] (0.00ns)   --->   "%write_ln392 = write void @_ssdm_op_Write.axis.volatile.i512P0A.i64P0A.i64P0A.i1P0A, i512 %txUdpDataOut_V_data_V, i64 %txUdpDataOut_V_keep_V, i64 %txUdpDataOut_V_strb_V, i1 %txUdpDataOut_V_last_V, i512 %zext_ln389, i64 %zext_ln390, i64 0, i1 1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:392]   --->   Operation 99 'write' 'write_ln392' <Predicate = (ute_state_load == 3)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%sendWord_data_2 = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i288.i224, i288 %trunc_ln368, i224 %trunc_ln366" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:368]   --->   Operation 100 'bitconcatenate' 'sendWord_data_2' <Predicate = (ute_state_load == 2 & tmp_2_i)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%sendWord_keep_2 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i36.i28, i36 %tmp_31_i, i28 %trunc_ln367" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:369]   --->   Operation 101 'bitconcatenate' 'sendWord_keep_2' <Predicate = (ute_state_load == 2 & tmp_2_i)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%sendWord_last_1 = phi i1 0, void %if.then152.i, i1 1, void %if.else153.i, i1 0, void %if.then116.i"   --->   Operation 102 'phi' 'sendWord_last_1' <Predicate = (ute_state_load == 2 & tmp_2_i)> <Delay = 0.00>
ST_2 : Operation 103 [2/2] (0.00ns)   --->   "%write_ln384 = write void @_ssdm_op_Write.axis.volatile.i512P0A.i64P0A.i64P0A.i1P0A, i512 %txUdpDataOut_V_data_V, i64 %txUdpDataOut_V_keep_V, i64 %txUdpDataOut_V_strb_V, i1 %txUdpDataOut_V_last_V, i512 %sendWord_data_2, i64 %sendWord_keep_2, i64 0, i1 %sendWord_last_1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:384]   --->   Operation 103 'write' 'write_ln384' <Predicate = (ute_state_load == 2 & tmp_2_i)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%inputVector = load i16 %ip_len" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:321]   --->   Operation 104 'load' 'inputVector' <Predicate = (ute_state_load == 1 & tmp_1_i)> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_9_i = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %inputVector, i32 8, i32 15" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.hpp:106->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:321]   --->   Operation 105 'partselect' 'tmp_9_i' <Predicate = (ute_state_load == 1 & tmp_1_i)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%trunc_ln106 = trunc i16 %inputVector" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.hpp:106->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:321]   --->   Operation 106 'trunc' 'trunc_ln106' <Predicate = (ute_state_load == 1 & tmp_1_i)> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%inputVector_1 = load i32 %currMetaData_myIP" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:328]   --->   Operation 107 'load' 'inputVector_1' <Predicate = (ute_state_load == 1 & tmp_1_i)> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_7_i = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %inputVector_1, i32 24, i32 31" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.hpp:106->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:328]   --->   Operation 108 'partselect' 'tmp_7_i' <Predicate = (ute_state_load == 1 & tmp_1_i)> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_8_i = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %inputVector_1, i32 16, i32 23" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.hpp:106->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:328]   --->   Operation 109 'partselect' 'tmp_8_i' <Predicate = (ute_state_load == 1 & tmp_1_i)> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_10_i = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %inputVector_1, i32 8, i32 15" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.hpp:106->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:328]   --->   Operation 110 'partselect' 'tmp_10_i' <Predicate = (ute_state_load == 1 & tmp_1_i)> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%trunc_ln106_1 = trunc i32 %inputVector_1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.hpp:106->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:328]   --->   Operation 111 'trunc' 'trunc_ln106_1' <Predicate = (ute_state_load == 1 & tmp_1_i)> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%inputVector_2 = load i32 %currMetaData_theirIP" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:329]   --->   Operation 112 'load' 'inputVector_2' <Predicate = (ute_state_load == 1 & tmp_1_i)> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_12_i = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %inputVector_2, i32 24, i32 31" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.hpp:106->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:329]   --->   Operation 113 'partselect' 'tmp_12_i' <Predicate = (ute_state_load == 1 & tmp_1_i)> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_13_i = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %inputVector_2, i32 16, i32 23" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.hpp:106->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:329]   --->   Operation 114 'partselect' 'tmp_13_i' <Predicate = (ute_state_load == 1 & tmp_1_i)> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_14_i = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %inputVector_2, i32 8, i32 15" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.hpp:106->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:329]   --->   Operation 115 'partselect' 'tmp_14_i' <Predicate = (ute_state_load == 1 & tmp_1_i)> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%trunc_ln106_2 = trunc i32 %inputVector_2" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.hpp:106->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:329]   --->   Operation 116 'trunc' 'trunc_ln106_2' <Predicate = (ute_state_load == 1 & tmp_1_i)> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%inputVector_3 = load i16 %currMetaData_myPort" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:331]   --->   Operation 117 'load' 'inputVector_3' <Predicate = (ute_state_load == 1 & tmp_1_i)> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_16_i = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %inputVector_3, i32 8, i32 15" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.hpp:106->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:331]   --->   Operation 118 'partselect' 'tmp_16_i' <Predicate = (ute_state_load == 1 & tmp_1_i)> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%trunc_ln106_3 = trunc i16 %inputVector_3" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.hpp:106->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:331]   --->   Operation 119 'trunc' 'trunc_ln106_3' <Predicate = (ute_state_load == 1 & tmp_1_i)> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%inputVector_4 = load i16 %currMetaData_theirPort" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:332]   --->   Operation 120 'load' 'inputVector_4' <Predicate = (ute_state_load == 1 & tmp_1_i)> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_18_i = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %inputVector_4, i32 8, i32 15" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.hpp:106->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:332]   --->   Operation 121 'partselect' 'tmp_18_i' <Predicate = (ute_state_load == 1 & tmp_1_i)> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%trunc_ln106_4 = trunc i16 %inputVector_4" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.hpp:106->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:332]   --->   Operation 122 'trunc' 'trunc_ln106_4' <Predicate = (ute_state_load == 1 & tmp_1_i)> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%inputVector_5 = load i16 %udp_len" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:333]   --->   Operation 123 'load' 'inputVector_5' <Predicate = (ute_state_load == 1 & tmp_1_i)> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_20_i = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %inputVector_5, i32 8, i32 15" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.hpp:106->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:333]   --->   Operation 124 'partselect' 'tmp_20_i' <Predicate = (ute_state_load == 1 & tmp_1_i)> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%trunc_ln106_5 = trunc i16 %inputVector_5" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.hpp:106->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:333]   --->   Operation 125 'trunc' 'trunc_ln106_5' <Predicate = (ute_state_load == 1 & tmp_1_i)> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%sendWord_data_1 = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i288.i16.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i64.i8.i8.i16, i288 %trunc_ln338, i16 0, i8 %trunc_ln106_5, i8 %tmp_20_i, i8 %trunc_ln106_4, i8 %tmp_18_i, i8 %trunc_ln106_3, i8 %tmp_16_i, i8 %trunc_ln106_2, i8 %tmp_14_i, i8 %tmp_13_i, i8 %tmp_12_i, i8 %trunc_ln106_1, i8 %tmp_10_i, i8 %tmp_8_i, i8 %tmp_7_i, i64 18966575579136, i8 %trunc_ln106, i8 %tmp_9_i, i16 69" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:338]   --->   Operation 126 'bitconcatenate' 'sendWord_data_1' <Predicate = (ute_state_load == 1 & tmp_1_i)> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%sendWord_keep_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i36.i28, i36 %tmp_23_i, i28 268435455" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:339]   --->   Operation 127 'bitconcatenate' 'sendWord_keep_1' <Predicate = (ute_state_load == 1 & tmp_1_i)> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%sendWord_last = phi i1 0, void %if.else111.i, i1 0, void %if.then107.i, i1 1, void %if.else.i"   --->   Operation 128 'phi' 'sendWord_last' <Predicate = (ute_state_load == 1 & tmp_1_i)> <Delay = 0.00>
ST_2 : Operation 129 [2/2] (0.00ns)   --->   "%write_ln358 = write void @_ssdm_op_Write.axis.volatile.i512P0A.i64P0A.i64P0A.i1P0A, i512 %txUdpDataOut_V_data_V, i64 %txUdpDataOut_V_keep_V, i64 %txUdpDataOut_V_strb_V, i1 %txUdpDataOut_V_last_V, i512 %sendWord_data_1, i64 %sendWord_keep_1, i64 0, i1 %sendWord_last" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:358]   --->   Operation 129 'write' 'write_ln358' <Predicate = (ute_state_load == 1 & tmp_1_i)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 130 [1/1] (0.78ns)   --->   "%add_ln310 = add i16 %currLen, i16 28" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:310]   --->   Operation 130 'add' 'add_ln310' <Predicate = (ute_state_load != 4 & ute_state_load != 1 & ute_state_load != 2 & ute_state_load != 3 & tmp_i & tmp_6_i)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%store_ln310 = store i16 %add_ln310, i16 %ip_len" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:310]   --->   Operation 131 'store' 'store_ln310' <Predicate = (ute_state_load != 4 & ute_state_load != 1 & ute_state_load != 2 & ute_state_load != 3 & tmp_i & tmp_6_i)> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.78ns)   --->   "%add_ln311 = add i16 %currLen, i16 8" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:311]   --->   Operation 132 'add' 'add_ln311' <Predicate = (ute_state_load != 4 & ute_state_load != 1 & ute_state_load != 2 & ute_state_load != 3 & tmp_i & tmp_6_i)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%store_ln311 = store i16 %add_ln311, i16 %udp_len" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:311]   --->   Operation 133 'store' 'store_ln311' <Predicate = (ute_state_load != 4 & ute_state_load != 1 & ute_state_load != 2 & ute_state_load != 3 & tmp_i & tmp_6_i)> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%br_ln313 = br void %if.end.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:313]   --->   Operation 134 'br' 'br_ln313' <Predicate = (ute_state_load != 4 & ute_state_load != 1 & ute_state_load != 2 & ute_state_load != 3 & tmp_i & tmp_6_i)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 135 [1/2] (0.00ns)   --->   "%write_ln392 = write void @_ssdm_op_Write.axis.volatile.i512P0A.i64P0A.i64P0A.i1P0A, i512 %txUdpDataOut_V_data_V, i64 %txUdpDataOut_V_keep_V, i64 %txUdpDataOut_V_strb_V, i1 %txUdpDataOut_V_last_V, i512 %zext_ln389, i64 %zext_ln390, i64 0, i1 1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:392]   --->   Operation 135 'write' 'write_ln392' <Predicate = (ute_state_load == 3)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 136 [1/1] (0.00ns)   --->   "%br_ln394 = br void %udpTxEngine.exit" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:394]   --->   Operation 136 'br' 'br_ln394' <Predicate = (ute_state_load == 3)> <Delay = 0.00>
ST_3 : Operation 137 [1/2] (0.00ns)   --->   "%write_ln384 = write void @_ssdm_op_Write.axis.volatile.i512P0A.i64P0A.i64P0A.i1P0A, i512 %txUdpDataOut_V_data_V, i64 %txUdpDataOut_V_keep_V, i64 %txUdpDataOut_V_strb_V, i1 %txUdpDataOut_V_last_V, i512 %sendWord_data_2, i64 %sendWord_keep_2, i64 0, i1 %sendWord_last_1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:384]   --->   Operation 137 'write' 'write_ln384' <Predicate = (ute_state_load == 2 & tmp_2_i)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 138 [1/1] (0.00ns)   --->   "%br_ln385 = br void %if.end158.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:385]   --->   Operation 138 'br' 'br_ln385' <Predicate = (ute_state_load == 2 & tmp_2_i)> <Delay = 0.00>
ST_3 : Operation 139 [1/2] (0.00ns)   --->   "%write_ln358 = write void @_ssdm_op_Write.axis.volatile.i512P0A.i64P0A.i64P0A.i1P0A, i512 %txUdpDataOut_V_data_V, i64 %txUdpDataOut_V_keep_V, i64 %txUdpDataOut_V_strb_V, i1 %txUdpDataOut_V_last_V, i512 %sendWord_data_1, i64 %sendWord_keep_1, i64 0, i1 %sendWord_last" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:358]   --->   Operation 139 'write' 'write_ln358' <Predicate = (ute_state_load == 1 & tmp_1_i)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 140 [1/1] (0.00ns)   --->   "%br_ln359 = br void %if.end113.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:359]   --->   Operation 140 'br' 'br_ln359' <Predicate = (ute_state_load == 1 & tmp_1_i)> <Delay = 0.00>
ST_3 : Operation 141 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 141 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ txUdpDataOut_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ txUdpDataOut_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ txUdpDataOut_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ txUdpDataOut_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ute_state]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ prevWord_data]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ prevWord_keep]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ txthMetaData]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ agmdpayloadLenOut]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ currMetaData_theirIP]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ currMetaData_myIP]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ currMetaData_theirPort]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ currMetaData_myPort]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ ip_len]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ udp_len]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ agmdDataOut]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0       (specinterface      ) [ 0000]
specinterface_ln0       (specinterface      ) [ 0000]
specinterface_ln0       (specinterface      ) [ 0000]
specinterface_ln0       (specinterface      ) [ 0000]
specinterface_ln0       (specinterface      ) [ 0000]
specinterface_ln0       (specinterface      ) [ 0000]
specinterface_ln0       (specinterface      ) [ 0000]
specinterface_ln0       (specinterface      ) [ 0000]
specinterface_ln0       (specinterface      ) [ 0000]
specaxissidechannel_ln0 (specaxissidechannel) [ 0000]
specinterface_ln0       (specinterface      ) [ 0000]
specinterface_ln0       (specinterface      ) [ 0000]
specinterface_ln0       (specinterface      ) [ 0000]
specinterface_ln0       (specinterface      ) [ 0000]
specpipeline_ln0        (specpipeline       ) [ 0000]
ute_state_load          (load               ) [ 0111]
prevWord_data_load      (load               ) [ 0000]
prevWord_keep_load      (load               ) [ 0000]
switch_ln304            (switch             ) [ 0000]
sendWord_data           (trunc              ) [ 0110]
sendWord_keep           (trunc              ) [ 0110]
store_ln393             (store              ) [ 0000]
tmp_2_i                 (nbreadreq          ) [ 0111]
br_ln362                (br                 ) [ 0000]
agmdDataOut_read_2      (read               ) [ 0000]
currWord_last_2         (bitselect          ) [ 0100]
trunc_ln366             (trunc              ) [ 0110]
trunc_ln367             (trunc              ) [ 0110]
trunc_ln368             (trunc              ) [ 0110]
tmp_31_i                (partselect         ) [ 0110]
tmp_32_i                (partselect         ) [ 0000]
tmp_33_i                (partset            ) [ 0000]
store_ln372             (store              ) [ 0000]
tmp_34_i                (partselect         ) [ 0000]
tmp_35_i                (partset            ) [ 0000]
store_ln373             (store              ) [ 0000]
br_ln376                (br                 ) [ 0110]
tmp_2                   (bitselect          ) [ 0100]
br_ln377                (br                 ) [ 0000]
store_ln381             (store              ) [ 0000]
br_ln0                  (br                 ) [ 0110]
store_ln378             (store              ) [ 0000]
br_ln378                (br                 ) [ 0110]
br_ln386                (br                 ) [ 0000]
tmp_1_i                 (nbreadreq          ) [ 0111]
br_ln316                (br                 ) [ 0000]
agmdDataOut_read_1      (read               ) [ 0000]
currWord_last_1         (bitselect          ) [ 0100]
trunc_ln338             (trunc              ) [ 0110]
tmp_23_i                (partselect         ) [ 0110]
tmp_24_i                (partselect         ) [ 0000]
tmp_25_i                (partset            ) [ 0000]
store_ln341             (store              ) [ 0000]
tmp_26_i                (partselect         ) [ 0000]
tmp_27_i                (partset            ) [ 0000]
store_ln342             (store              ) [ 0000]
br_ln346                (br                 ) [ 0000]
store_ln355             (store              ) [ 0000]
br_ln0                  (br                 ) [ 0110]
tmp_1                   (bitselect          ) [ 0100]
br_ln347                (br                 ) [ 0000]
store_ln351             (store              ) [ 0000]
br_ln0                  (br                 ) [ 0110]
store_ln348             (store              ) [ 0000]
br_ln348                (br                 ) [ 0110]
br_ln360                (br                 ) [ 0000]
tmp_5_i                 (nbreadreq          ) [ 0100]
br_ln396                (br                 ) [ 0000]
agmdDataOut_read        (read               ) [ 0000]
currWord_last           (bitselect          ) [ 0100]
br_ln398                (br                 ) [ 0000]
store_ln399             (store              ) [ 0000]
br_ln399                (br                 ) [ 0000]
br_ln400                (br                 ) [ 0000]
br_ln401                (br                 ) [ 0000]
tmp_i                   (nbreadreq          ) [ 0110]
br_ln306                (br                 ) [ 0000]
tmp_6_i                 (nbreadreq          ) [ 0110]
br_ln306                (br                 ) [ 0000]
txthMetaData_read       (read               ) [ 0000]
trunc_ln307             (trunc              ) [ 0000]
store_ln307             (store              ) [ 0000]
tmp_36_i                (partselect         ) [ 0000]
store_ln307             (store              ) [ 0000]
tmp_37_i                (partselect         ) [ 0000]
store_ln307             (store              ) [ 0000]
tmp_38_i                (partselect         ) [ 0000]
store_ln307             (store              ) [ 0000]
tmp                     (bitselect          ) [ 0000]
currLen                 (read               ) [ 0110]
select_ln312            (select             ) [ 0000]
store_ln312             (store              ) [ 0000]
br_ln314                (br                 ) [ 0000]
zext_ln389              (zext               ) [ 0101]
zext_ln390              (zext               ) [ 0101]
sendWord_data_2         (bitconcatenate     ) [ 0101]
sendWord_keep_2         (bitconcatenate     ) [ 0101]
sendWord_last_1         (phi                ) [ 0111]
inputVector             (load               ) [ 0000]
tmp_9_i                 (partselect         ) [ 0000]
trunc_ln106             (trunc              ) [ 0000]
inputVector_1           (load               ) [ 0000]
tmp_7_i                 (partselect         ) [ 0000]
tmp_8_i                 (partselect         ) [ 0000]
tmp_10_i                (partselect         ) [ 0000]
trunc_ln106_1           (trunc              ) [ 0000]
inputVector_2           (load               ) [ 0000]
tmp_12_i                (partselect         ) [ 0000]
tmp_13_i                (partselect         ) [ 0000]
tmp_14_i                (partselect         ) [ 0000]
trunc_ln106_2           (trunc              ) [ 0000]
inputVector_3           (load               ) [ 0000]
tmp_16_i                (partselect         ) [ 0000]
trunc_ln106_3           (trunc              ) [ 0000]
inputVector_4           (load               ) [ 0000]
tmp_18_i                (partselect         ) [ 0000]
trunc_ln106_4           (trunc              ) [ 0000]
inputVector_5           (load               ) [ 0000]
tmp_20_i                (partselect         ) [ 0000]
trunc_ln106_5           (trunc              ) [ 0000]
sendWord_data_1         (bitconcatenate     ) [ 0101]
sendWord_keep_1         (bitconcatenate     ) [ 0101]
sendWord_last           (phi                ) [ 0111]
add_ln310               (add                ) [ 0000]
store_ln310             (store              ) [ 0000]
add_ln311               (add                ) [ 0000]
store_ln311             (store              ) [ 0000]
br_ln313                (br                 ) [ 0000]
write_ln392             (write              ) [ 0000]
br_ln394                (br                 ) [ 0000]
write_ln384             (write              ) [ 0000]
br_ln385                (br                 ) [ 0000]
write_ln358             (write              ) [ 0000]
br_ln359                (br                 ) [ 0000]
ret_ln0                 (ret                ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="txUdpDataOut_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="txUdpDataOut_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="txUdpDataOut_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="txUdpDataOut_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="txUdpDataOut_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="txUdpDataOut_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="txUdpDataOut_V_last_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="txUdpDataOut_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="ute_state">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ute_state"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="prevWord_data">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prevWord_data"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="prevWord_keep">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prevWord_keep"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="txthMetaData">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="txthMetaData"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="agmdpayloadLenOut">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="agmdpayloadLenOut"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="currMetaData_theirIP">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="currMetaData_theirIP"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="currMetaData_myIP">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="currMetaData_myIP"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="currMetaData_theirPort">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="currMetaData_theirPort"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="currMetaData_myPort">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="currMetaData_myPort"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="ip_len">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ip_len"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="udp_len">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="udp_len"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="agmdDataOut">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="agmdDataOut"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_58"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_42"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecAXISSideChannel"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i1024P0A"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i1024P0A"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i1024.i1024"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i36.i1024.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i224.i1024.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i512.i512.i224.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i28.i1024.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i64.i64.i28.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i1024.i32"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i128.i128"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i512P0A.i64P0A.i64P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i512.i288.i224"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i36.i28"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i512.i288.i16.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i64.i8.i8.i16"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1004" name="grp_nbreadreq_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="0" index="1" bw="1024" slack="0"/>
<pin id="175" dir="0" index="2" bw="1" slack="0"/>
<pin id="176" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_2_i/1 tmp_1_i/1 tmp_5_i/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="grp_read_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1024" slack="0"/>
<pin id="182" dir="0" index="1" bw="1024" slack="0"/>
<pin id="183" dir="1" index="2" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="agmdDataOut_read_2/1 agmdDataOut_read_1/1 agmdDataOut_read/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="tmp_i_nbreadreq_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="0" index="1" bw="128" slack="0"/>
<pin id="189" dir="0" index="2" bw="1" slack="0"/>
<pin id="190" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_i/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="tmp_6_i_nbreadreq_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="0" index="1" bw="16" slack="0"/>
<pin id="197" dir="0" index="2" bw="1" slack="0"/>
<pin id="198" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_6_i/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="txthMetaData_read_read_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="128" slack="0"/>
<pin id="204" dir="0" index="1" bw="128" slack="0"/>
<pin id="205" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="txthMetaData_read/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="currLen_read_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="16" slack="0"/>
<pin id="210" dir="0" index="1" bw="16" slack="0"/>
<pin id="211" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="currLen/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="grp_write_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="0" slack="0"/>
<pin id="216" dir="0" index="1" bw="512" slack="0"/>
<pin id="217" dir="0" index="2" bw="64" slack="0"/>
<pin id="218" dir="0" index="3" bw="64" slack="0"/>
<pin id="219" dir="0" index="4" bw="1" slack="0"/>
<pin id="220" dir="0" index="5" bw="512" slack="0"/>
<pin id="221" dir="0" index="6" bw="64" slack="0"/>
<pin id="222" dir="0" index="7" bw="1" slack="0"/>
<pin id="223" dir="0" index="8" bw="1" slack="0"/>
<pin id="224" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln392/2 write_ln384/2 write_ln358/2 "/>
</bind>
</comp>

<comp id="232" class="1005" name="sendWord_last_1_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="1"/>
<pin id="234" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sendWord_last_1 (phireg) "/>
</bind>
</comp>

<comp id="238" class="1004" name="sendWord_last_1_phi_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="1"/>
<pin id="240" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="241" dir="0" index="2" bw="1" slack="1"/>
<pin id="242" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="243" dir="0" index="4" bw="1" slack="1"/>
<pin id="244" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="245" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sendWord_last_1/2 "/>
</bind>
</comp>

<comp id="251" class="1005" name="sendWord_last_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="1" slack="1"/>
<pin id="253" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sendWord_last (phireg) "/>
</bind>
</comp>

<comp id="257" class="1004" name="sendWord_last_phi_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="1" slack="1"/>
<pin id="259" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="260" dir="0" index="2" bw="1" slack="1"/>
<pin id="261" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="262" dir="0" index="4" bw="1" slack="1"/>
<pin id="263" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="264" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sendWord_last/2 "/>
</bind>
</comp>

<comp id="270" class="1004" name="grp_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="0"/>
<pin id="272" dir="0" index="1" bw="1024" slack="0"/>
<pin id="273" dir="0" index="2" bw="11" slack="0"/>
<pin id="274" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="currWord_last_2/1 currWord_last_1/1 currWord_last/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="grp_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="36" slack="0"/>
<pin id="280" dir="0" index="1" bw="1024" slack="0"/>
<pin id="281" dir="0" index="2" bw="11" slack="0"/>
<pin id="282" dir="0" index="3" bw="11" slack="0"/>
<pin id="283" dir="1" index="4" bw="36" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_31_i/1 tmp_23_i/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="grp_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="224" slack="0"/>
<pin id="290" dir="0" index="1" bw="1024" slack="0"/>
<pin id="291" dir="0" index="2" bw="10" slack="0"/>
<pin id="292" dir="0" index="3" bw="10" slack="0"/>
<pin id="293" dir="1" index="4" bw="224" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_32_i/1 tmp_24_i/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="grp_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="28" slack="0"/>
<pin id="300" dir="0" index="1" bw="1024" slack="0"/>
<pin id="301" dir="0" index="2" bw="11" slack="0"/>
<pin id="302" dir="0" index="3" bw="11" slack="0"/>
<pin id="303" dir="1" index="4" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_34_i/1 tmp_26_i/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="grp_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="0"/>
<pin id="310" dir="0" index="1" bw="1024" slack="0"/>
<pin id="311" dir="0" index="2" bw="11" slack="0"/>
<pin id="312" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/1 tmp_1/1 "/>
</bind>
</comp>

<comp id="316" class="1005" name="reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="36" slack="1"/>
<pin id="318" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="tmp_31_i tmp_23_i "/>
</bind>
</comp>

<comp id="320" class="1004" name="ute_state_load_load_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="3" slack="0"/>
<pin id="322" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ute_state_load/1 "/>
</bind>
</comp>

<comp id="324" class="1004" name="prevWord_data_load_load_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="512" slack="0"/>
<pin id="326" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="prevWord_data_load/1 "/>
</bind>
</comp>

<comp id="328" class="1004" name="prevWord_keep_load_load_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="64" slack="0"/>
<pin id="330" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="prevWord_keep_load/1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="sendWord_data_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="512" slack="0"/>
<pin id="334" dir="1" index="1" bw="224" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="sendWord_data/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="sendWord_keep_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="64" slack="0"/>
<pin id="338" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="sendWord_keep/1 "/>
</bind>
</comp>

<comp id="340" class="1004" name="store_ln393_store_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="1" slack="0"/>
<pin id="342" dir="0" index="1" bw="3" slack="0"/>
<pin id="343" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln393/1 "/>
</bind>
</comp>

<comp id="346" class="1004" name="trunc_ln366_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="512" slack="0"/>
<pin id="348" dir="1" index="1" bw="224" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln366/1 "/>
</bind>
</comp>

<comp id="350" class="1004" name="trunc_ln367_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="64" slack="0"/>
<pin id="352" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln367/1 "/>
</bind>
</comp>

<comp id="354" class="1004" name="trunc_ln368_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="1024" slack="0"/>
<pin id="356" dir="1" index="1" bw="288" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln368/1 "/>
</bind>
</comp>

<comp id="358" class="1004" name="tmp_33_i_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="512" slack="0"/>
<pin id="360" dir="0" index="1" bw="512" slack="0"/>
<pin id="361" dir="0" index="2" bw="224" slack="0"/>
<pin id="362" dir="0" index="3" bw="1" slack="0"/>
<pin id="363" dir="0" index="4" bw="9" slack="0"/>
<pin id="364" dir="1" index="5" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="tmp_33_i/1 "/>
</bind>
</comp>

<comp id="370" class="1004" name="store_ln372_store_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="512" slack="0"/>
<pin id="372" dir="0" index="1" bw="512" slack="0"/>
<pin id="373" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln372/1 "/>
</bind>
</comp>

<comp id="376" class="1004" name="tmp_35_i_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="64" slack="0"/>
<pin id="378" dir="0" index="1" bw="64" slack="0"/>
<pin id="379" dir="0" index="2" bw="28" slack="0"/>
<pin id="380" dir="0" index="3" bw="1" slack="0"/>
<pin id="381" dir="0" index="4" bw="6" slack="0"/>
<pin id="382" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="tmp_35_i/1 "/>
</bind>
</comp>

<comp id="388" class="1004" name="store_ln373_store_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="64" slack="0"/>
<pin id="390" dir="0" index="1" bw="64" slack="0"/>
<pin id="391" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln373/1 "/>
</bind>
</comp>

<comp id="394" class="1004" name="store_ln381_store_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="1" slack="0"/>
<pin id="396" dir="0" index="1" bw="3" slack="0"/>
<pin id="397" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln381/1 "/>
</bind>
</comp>

<comp id="400" class="1004" name="store_ln378_store_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="3" slack="0"/>
<pin id="402" dir="0" index="1" bw="3" slack="0"/>
<pin id="403" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln378/1 "/>
</bind>
</comp>

<comp id="406" class="1004" name="trunc_ln338_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="1024" slack="0"/>
<pin id="408" dir="1" index="1" bw="288" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln338/1 "/>
</bind>
</comp>

<comp id="410" class="1004" name="tmp_25_i_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="512" slack="0"/>
<pin id="412" dir="0" index="1" bw="512" slack="0"/>
<pin id="413" dir="0" index="2" bw="224" slack="0"/>
<pin id="414" dir="0" index="3" bw="1" slack="0"/>
<pin id="415" dir="0" index="4" bw="9" slack="0"/>
<pin id="416" dir="1" index="5" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="tmp_25_i/1 "/>
</bind>
</comp>

<comp id="422" class="1004" name="store_ln341_store_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="512" slack="0"/>
<pin id="424" dir="0" index="1" bw="512" slack="0"/>
<pin id="425" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln341/1 "/>
</bind>
</comp>

<comp id="428" class="1004" name="tmp_27_i_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="64" slack="0"/>
<pin id="430" dir="0" index="1" bw="64" slack="0"/>
<pin id="431" dir="0" index="2" bw="28" slack="0"/>
<pin id="432" dir="0" index="3" bw="1" slack="0"/>
<pin id="433" dir="0" index="4" bw="6" slack="0"/>
<pin id="434" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="tmp_27_i/1 "/>
</bind>
</comp>

<comp id="440" class="1004" name="store_ln342_store_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="64" slack="0"/>
<pin id="442" dir="0" index="1" bw="64" slack="0"/>
<pin id="443" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln342/1 "/>
</bind>
</comp>

<comp id="446" class="1004" name="store_ln355_store_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="3" slack="0"/>
<pin id="448" dir="0" index="1" bw="3" slack="0"/>
<pin id="449" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln355/1 "/>
</bind>
</comp>

<comp id="452" class="1004" name="store_ln351_store_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="1" slack="0"/>
<pin id="454" dir="0" index="1" bw="3" slack="0"/>
<pin id="455" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln351/1 "/>
</bind>
</comp>

<comp id="458" class="1004" name="store_ln348_store_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="3" slack="0"/>
<pin id="460" dir="0" index="1" bw="3" slack="0"/>
<pin id="461" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln348/1 "/>
</bind>
</comp>

<comp id="464" class="1004" name="store_ln399_store_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="1" slack="0"/>
<pin id="466" dir="0" index="1" bw="3" slack="0"/>
<pin id="467" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln399/1 "/>
</bind>
</comp>

<comp id="470" class="1004" name="trunc_ln307_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="128" slack="0"/>
<pin id="472" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln307/1 "/>
</bind>
</comp>

<comp id="474" class="1004" name="store_ln307_store_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="32" slack="0"/>
<pin id="476" dir="0" index="1" bw="32" slack="0"/>
<pin id="477" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln307/1 "/>
</bind>
</comp>

<comp id="480" class="1004" name="tmp_36_i_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="32" slack="0"/>
<pin id="482" dir="0" index="1" bw="128" slack="0"/>
<pin id="483" dir="0" index="2" bw="7" slack="0"/>
<pin id="484" dir="0" index="3" bw="7" slack="0"/>
<pin id="485" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_36_i/1 "/>
</bind>
</comp>

<comp id="490" class="1004" name="store_ln307_store_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="32" slack="0"/>
<pin id="492" dir="0" index="1" bw="32" slack="0"/>
<pin id="493" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln307/1 "/>
</bind>
</comp>

<comp id="496" class="1004" name="tmp_37_i_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="16" slack="0"/>
<pin id="498" dir="0" index="1" bw="128" slack="0"/>
<pin id="499" dir="0" index="2" bw="8" slack="0"/>
<pin id="500" dir="0" index="3" bw="8" slack="0"/>
<pin id="501" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_37_i/1 "/>
</bind>
</comp>

<comp id="506" class="1004" name="store_ln307_store_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="16" slack="0"/>
<pin id="508" dir="0" index="1" bw="16" slack="0"/>
<pin id="509" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln307/1 "/>
</bind>
</comp>

<comp id="512" class="1004" name="tmp_38_i_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="16" slack="0"/>
<pin id="514" dir="0" index="1" bw="128" slack="0"/>
<pin id="515" dir="0" index="2" bw="8" slack="0"/>
<pin id="516" dir="0" index="3" bw="8" slack="0"/>
<pin id="517" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_38_i/1 "/>
</bind>
</comp>

<comp id="522" class="1004" name="store_ln307_store_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="16" slack="0"/>
<pin id="524" dir="0" index="1" bw="16" slack="0"/>
<pin id="525" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln307/1 "/>
</bind>
</comp>

<comp id="528" class="1004" name="tmp_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="1" slack="0"/>
<pin id="530" dir="0" index="1" bw="128" slack="0"/>
<pin id="531" dir="0" index="2" bw="8" slack="0"/>
<pin id="532" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="536" class="1004" name="select_ln312_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="1" slack="0"/>
<pin id="538" dir="0" index="1" bw="3" slack="0"/>
<pin id="539" dir="0" index="2" bw="3" slack="0"/>
<pin id="540" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln312/1 "/>
</bind>
</comp>

<comp id="544" class="1004" name="store_ln312_store_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="3" slack="0"/>
<pin id="546" dir="0" index="1" bw="3" slack="0"/>
<pin id="547" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln312/1 "/>
</bind>
</comp>

<comp id="550" class="1004" name="zext_ln389_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="224" slack="1"/>
<pin id="552" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln389/2 "/>
</bind>
</comp>

<comp id="554" class="1004" name="zext_ln390_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="28" slack="1"/>
<pin id="556" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln390/2 "/>
</bind>
</comp>

<comp id="558" class="1004" name="sendWord_data_2_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="512" slack="0"/>
<pin id="560" dir="0" index="1" bw="288" slack="1"/>
<pin id="561" dir="0" index="2" bw="224" slack="1"/>
<pin id="562" dir="1" index="3" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="sendWord_data_2/2 "/>
</bind>
</comp>

<comp id="565" class="1004" name="sendWord_keep_2_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="64" slack="0"/>
<pin id="567" dir="0" index="1" bw="36" slack="1"/>
<pin id="568" dir="0" index="2" bw="28" slack="1"/>
<pin id="569" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="sendWord_keep_2/2 "/>
</bind>
</comp>

<comp id="573" class="1004" name="inputVector_load_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="16" slack="0"/>
<pin id="575" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="inputVector/2 "/>
</bind>
</comp>

<comp id="577" class="1004" name="tmp_9_i_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="8" slack="0"/>
<pin id="579" dir="0" index="1" bw="16" slack="0"/>
<pin id="580" dir="0" index="2" bw="5" slack="0"/>
<pin id="581" dir="0" index="3" bw="5" slack="0"/>
<pin id="582" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9_i/2 "/>
</bind>
</comp>

<comp id="587" class="1004" name="trunc_ln106_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="16" slack="0"/>
<pin id="589" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106/2 "/>
</bind>
</comp>

<comp id="591" class="1004" name="inputVector_1_load_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="32" slack="0"/>
<pin id="593" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="inputVector_1/2 "/>
</bind>
</comp>

<comp id="595" class="1004" name="tmp_7_i_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="8" slack="0"/>
<pin id="597" dir="0" index="1" bw="32" slack="0"/>
<pin id="598" dir="0" index="2" bw="6" slack="0"/>
<pin id="599" dir="0" index="3" bw="6" slack="0"/>
<pin id="600" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7_i/2 "/>
</bind>
</comp>

<comp id="605" class="1004" name="tmp_8_i_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="8" slack="0"/>
<pin id="607" dir="0" index="1" bw="32" slack="0"/>
<pin id="608" dir="0" index="2" bw="6" slack="0"/>
<pin id="609" dir="0" index="3" bw="6" slack="0"/>
<pin id="610" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8_i/2 "/>
</bind>
</comp>

<comp id="615" class="1004" name="tmp_10_i_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="8" slack="0"/>
<pin id="617" dir="0" index="1" bw="32" slack="0"/>
<pin id="618" dir="0" index="2" bw="5" slack="0"/>
<pin id="619" dir="0" index="3" bw="5" slack="0"/>
<pin id="620" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_10_i/2 "/>
</bind>
</comp>

<comp id="625" class="1004" name="trunc_ln106_1_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="32" slack="0"/>
<pin id="627" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106_1/2 "/>
</bind>
</comp>

<comp id="629" class="1004" name="inputVector_2_load_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="32" slack="0"/>
<pin id="631" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="inputVector_2/2 "/>
</bind>
</comp>

<comp id="633" class="1004" name="tmp_12_i_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="8" slack="0"/>
<pin id="635" dir="0" index="1" bw="32" slack="0"/>
<pin id="636" dir="0" index="2" bw="6" slack="0"/>
<pin id="637" dir="0" index="3" bw="6" slack="0"/>
<pin id="638" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_12_i/2 "/>
</bind>
</comp>

<comp id="643" class="1004" name="tmp_13_i_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="8" slack="0"/>
<pin id="645" dir="0" index="1" bw="32" slack="0"/>
<pin id="646" dir="0" index="2" bw="6" slack="0"/>
<pin id="647" dir="0" index="3" bw="6" slack="0"/>
<pin id="648" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_13_i/2 "/>
</bind>
</comp>

<comp id="653" class="1004" name="tmp_14_i_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="8" slack="0"/>
<pin id="655" dir="0" index="1" bw="32" slack="0"/>
<pin id="656" dir="0" index="2" bw="5" slack="0"/>
<pin id="657" dir="0" index="3" bw="5" slack="0"/>
<pin id="658" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_14_i/2 "/>
</bind>
</comp>

<comp id="663" class="1004" name="trunc_ln106_2_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="32" slack="0"/>
<pin id="665" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106_2/2 "/>
</bind>
</comp>

<comp id="667" class="1004" name="inputVector_3_load_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="16" slack="0"/>
<pin id="669" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="inputVector_3/2 "/>
</bind>
</comp>

<comp id="671" class="1004" name="tmp_16_i_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="8" slack="0"/>
<pin id="673" dir="0" index="1" bw="16" slack="0"/>
<pin id="674" dir="0" index="2" bw="5" slack="0"/>
<pin id="675" dir="0" index="3" bw="5" slack="0"/>
<pin id="676" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_16_i/2 "/>
</bind>
</comp>

<comp id="681" class="1004" name="trunc_ln106_3_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="16" slack="0"/>
<pin id="683" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106_3/2 "/>
</bind>
</comp>

<comp id="685" class="1004" name="inputVector_4_load_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="16" slack="0"/>
<pin id="687" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="inputVector_4/2 "/>
</bind>
</comp>

<comp id="689" class="1004" name="tmp_18_i_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="8" slack="0"/>
<pin id="691" dir="0" index="1" bw="16" slack="0"/>
<pin id="692" dir="0" index="2" bw="5" slack="0"/>
<pin id="693" dir="0" index="3" bw="5" slack="0"/>
<pin id="694" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_18_i/2 "/>
</bind>
</comp>

<comp id="699" class="1004" name="trunc_ln106_4_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="16" slack="0"/>
<pin id="701" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106_4/2 "/>
</bind>
</comp>

<comp id="703" class="1004" name="inputVector_5_load_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="16" slack="0"/>
<pin id="705" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="inputVector_5/2 "/>
</bind>
</comp>

<comp id="707" class="1004" name="tmp_20_i_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="8" slack="0"/>
<pin id="709" dir="0" index="1" bw="16" slack="0"/>
<pin id="710" dir="0" index="2" bw="5" slack="0"/>
<pin id="711" dir="0" index="3" bw="5" slack="0"/>
<pin id="712" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_20_i/2 "/>
</bind>
</comp>

<comp id="717" class="1004" name="trunc_ln106_5_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="16" slack="0"/>
<pin id="719" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106_5/2 "/>
</bind>
</comp>

<comp id="721" class="1004" name="sendWord_data_1_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="512" slack="0"/>
<pin id="723" dir="0" index="1" bw="288" slack="1"/>
<pin id="724" dir="0" index="2" bw="1" slack="0"/>
<pin id="725" dir="0" index="3" bw="8" slack="0"/>
<pin id="726" dir="0" index="4" bw="8" slack="0"/>
<pin id="727" dir="0" index="5" bw="8" slack="0"/>
<pin id="728" dir="0" index="6" bw="8" slack="0"/>
<pin id="729" dir="0" index="7" bw="8" slack="0"/>
<pin id="730" dir="0" index="8" bw="8" slack="0"/>
<pin id="731" dir="0" index="9" bw="8" slack="0"/>
<pin id="732" dir="0" index="10" bw="8" slack="0"/>
<pin id="733" dir="0" index="11" bw="8" slack="0"/>
<pin id="734" dir="0" index="12" bw="8" slack="0"/>
<pin id="735" dir="0" index="13" bw="8" slack="0"/>
<pin id="736" dir="0" index="14" bw="8" slack="0"/>
<pin id="737" dir="0" index="15" bw="8" slack="0"/>
<pin id="738" dir="0" index="16" bw="8" slack="0"/>
<pin id="739" dir="0" index="17" bw="46" slack="0"/>
<pin id="740" dir="0" index="18" bw="8" slack="0"/>
<pin id="741" dir="0" index="19" bw="8" slack="0"/>
<pin id="742" dir="0" index="20" bw="8" slack="0"/>
<pin id="743" dir="1" index="21" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="sendWord_data_1/2 "/>
</bind>
</comp>

<comp id="765" class="1004" name="sendWord_keep_1_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="64" slack="0"/>
<pin id="767" dir="0" index="1" bw="36" slack="1"/>
<pin id="768" dir="0" index="2" bw="1" slack="0"/>
<pin id="769" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="sendWord_keep_1/2 "/>
</bind>
</comp>

<comp id="774" class="1004" name="add_ln310_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="16" slack="1"/>
<pin id="776" dir="0" index="1" bw="6" slack="0"/>
<pin id="777" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln310/2 "/>
</bind>
</comp>

<comp id="779" class="1004" name="store_ln310_store_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="16" slack="0"/>
<pin id="781" dir="0" index="1" bw="16" slack="0"/>
<pin id="782" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln310/2 "/>
</bind>
</comp>

<comp id="785" class="1004" name="add_ln311_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="16" slack="1"/>
<pin id="787" dir="0" index="1" bw="5" slack="0"/>
<pin id="788" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln311/2 "/>
</bind>
</comp>

<comp id="790" class="1004" name="store_ln311_store_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="16" slack="0"/>
<pin id="792" dir="0" index="1" bw="16" slack="0"/>
<pin id="793" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln311/2 "/>
</bind>
</comp>

<comp id="796" class="1005" name="ute_state_load_reg_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="3" slack="1"/>
<pin id="798" dir="1" index="1" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opset="ute_state_load "/>
</bind>
</comp>

<comp id="800" class="1005" name="sendWord_data_reg_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="224" slack="1"/>
<pin id="802" dir="1" index="1" bw="224" slack="1"/>
</pin_list>
<bind>
<opset="sendWord_data "/>
</bind>
</comp>

<comp id="805" class="1005" name="sendWord_keep_reg_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="28" slack="1"/>
<pin id="807" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="sendWord_keep "/>
</bind>
</comp>

<comp id="810" class="1005" name="tmp_2_i_reg_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="1" slack="1"/>
<pin id="812" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_2_i "/>
</bind>
</comp>

<comp id="817" class="1005" name="trunc_ln366_reg_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="224" slack="1"/>
<pin id="819" dir="1" index="1" bw="224" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln366 "/>
</bind>
</comp>

<comp id="822" class="1005" name="trunc_ln367_reg_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="28" slack="1"/>
<pin id="824" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln367 "/>
</bind>
</comp>

<comp id="827" class="1005" name="trunc_ln368_reg_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="288" slack="1"/>
<pin id="829" dir="1" index="1" bw="288" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln368 "/>
</bind>
</comp>

<comp id="835" class="1005" name="tmp_1_i_reg_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="1" slack="1"/>
<pin id="837" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_1_i "/>
</bind>
</comp>

<comp id="842" class="1005" name="trunc_ln338_reg_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="288" slack="1"/>
<pin id="844" dir="1" index="1" bw="288" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln338 "/>
</bind>
</comp>

<comp id="856" class="1005" name="tmp_i_reg_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="1" slack="1"/>
<pin id="858" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="860" class="1005" name="tmp_6_i_reg_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="1" slack="1"/>
<pin id="862" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_6_i "/>
</bind>
</comp>

<comp id="864" class="1005" name="currLen_reg_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="16" slack="1"/>
<pin id="866" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="currLen "/>
</bind>
</comp>

<comp id="870" class="1005" name="zext_ln389_reg_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="512" slack="1"/>
<pin id="872" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln389 "/>
</bind>
</comp>

<comp id="875" class="1005" name="zext_ln390_reg_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="64" slack="1"/>
<pin id="877" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln390 "/>
</bind>
</comp>

<comp id="880" class="1005" name="sendWord_data_2_reg_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="512" slack="1"/>
<pin id="882" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="sendWord_data_2 "/>
</bind>
</comp>

<comp id="885" class="1005" name="sendWord_keep_2_reg_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="64" slack="1"/>
<pin id="887" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sendWord_keep_2 "/>
</bind>
</comp>

<comp id="890" class="1005" name="sendWord_data_1_reg_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="512" slack="1"/>
<pin id="892" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="sendWord_data_1 "/>
</bind>
</comp>

<comp id="895" class="1005" name="sendWord_keep_1_reg_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="64" slack="1"/>
<pin id="897" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sendWord_keep_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="177"><net_src comp="66" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="30" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="179"><net_src comp="50" pin="0"/><net_sink comp="172" pin=2"/></net>

<net id="184"><net_src comp="68" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="30" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="191"><net_src comp="102" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="14" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="193"><net_src comp="50" pin="0"/><net_sink comp="186" pin=2"/></net>

<net id="199"><net_src comp="104" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="200"><net_src comp="16" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="201"><net_src comp="50" pin="0"/><net_sink comp="194" pin=2"/></net>

<net id="206"><net_src comp="106" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="14" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="128" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="16" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="225"><net_src comp="130" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="226"><net_src comp="0" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="227"><net_src comp="2" pin="0"/><net_sink comp="214" pin=2"/></net>

<net id="228"><net_src comp="4" pin="0"/><net_sink comp="214" pin=3"/></net>

<net id="229"><net_src comp="6" pin="0"/><net_sink comp="214" pin=4"/></net>

<net id="230"><net_src comp="132" pin="0"/><net_sink comp="214" pin=7"/></net>

<net id="231"><net_src comp="134" pin="0"/><net_sink comp="214" pin=8"/></net>

<net id="235"><net_src comp="140" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="236"><net_src comp="134" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="232" pin="1"/><net_sink comp="214" pin=8"/></net>

<net id="246"><net_src comp="232" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="247"><net_src comp="232" pin="1"/><net_sink comp="238" pin=2"/></net>

<net id="248"><net_src comp="232" pin="1"/><net_sink comp="238" pin=4"/></net>

<net id="249"><net_src comp="238" pin="6"/><net_sink comp="214" pin=8"/></net>

<net id="250"><net_src comp="238" pin="6"/><net_sink comp="232" pin=0"/></net>

<net id="254"><net_src comp="140" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="255"><net_src comp="134" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="256"><net_src comp="251" pin="1"/><net_sink comp="214" pin=8"/></net>

<net id="265"><net_src comp="251" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="266"><net_src comp="251" pin="1"/><net_sink comp="257" pin=2"/></net>

<net id="267"><net_src comp="251" pin="1"/><net_sink comp="257" pin=4"/></net>

<net id="268"><net_src comp="257" pin="6"/><net_sink comp="214" pin=8"/></net>

<net id="269"><net_src comp="257" pin="6"/><net_sink comp="251" pin=0"/></net>

<net id="275"><net_src comp="70" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="276"><net_src comp="180" pin="2"/><net_sink comp="270" pin=1"/></net>

<net id="277"><net_src comp="72" pin="0"/><net_sink comp="270" pin=2"/></net>

<net id="284"><net_src comp="74" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="285"><net_src comp="180" pin="2"/><net_sink comp="278" pin=1"/></net>

<net id="286"><net_src comp="76" pin="0"/><net_sink comp="278" pin=2"/></net>

<net id="287"><net_src comp="78" pin="0"/><net_sink comp="278" pin=3"/></net>

<net id="294"><net_src comp="80" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="295"><net_src comp="180" pin="2"/><net_sink comp="288" pin=1"/></net>

<net id="296"><net_src comp="82" pin="0"/><net_sink comp="288" pin=2"/></net>

<net id="297"><net_src comp="84" pin="0"/><net_sink comp="288" pin=3"/></net>

<net id="304"><net_src comp="90" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="305"><net_src comp="180" pin="2"/><net_sink comp="298" pin=1"/></net>

<net id="306"><net_src comp="92" pin="0"/><net_sink comp="298" pin=2"/></net>

<net id="307"><net_src comp="94" pin="0"/><net_sink comp="298" pin=3"/></net>

<net id="313"><net_src comp="100" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="314"><net_src comp="180" pin="2"/><net_sink comp="308" pin=1"/></net>

<net id="315"><net_src comp="92" pin="0"/><net_sink comp="308" pin=2"/></net>

<net id="319"><net_src comp="278" pin="4"/><net_sink comp="316" pin=0"/></net>

<net id="323"><net_src comp="8" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="327"><net_src comp="10" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="331"><net_src comp="12" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="335"><net_src comp="324" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="339"><net_src comp="328" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="344"><net_src comp="64" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="345"><net_src comp="8" pin="0"/><net_sink comp="340" pin=1"/></net>

<net id="349"><net_src comp="324" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="353"><net_src comp="328" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="357"><net_src comp="180" pin="2"/><net_sink comp="354" pin=0"/></net>

<net id="365"><net_src comp="86" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="366"><net_src comp="324" pin="1"/><net_sink comp="358" pin=1"/></net>

<net id="367"><net_src comp="288" pin="4"/><net_sink comp="358" pin=2"/></net>

<net id="368"><net_src comp="36" pin="0"/><net_sink comp="358" pin=3"/></net>

<net id="369"><net_src comp="88" pin="0"/><net_sink comp="358" pin=4"/></net>

<net id="374"><net_src comp="358" pin="5"/><net_sink comp="370" pin=0"/></net>

<net id="375"><net_src comp="10" pin="0"/><net_sink comp="370" pin=1"/></net>

<net id="383"><net_src comp="96" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="384"><net_src comp="328" pin="1"/><net_sink comp="376" pin=1"/></net>

<net id="385"><net_src comp="298" pin="4"/><net_sink comp="376" pin=2"/></net>

<net id="386"><net_src comp="36" pin="0"/><net_sink comp="376" pin=3"/></net>

<net id="387"><net_src comp="98" pin="0"/><net_sink comp="376" pin=4"/></net>

<net id="392"><net_src comp="376" pin="5"/><net_sink comp="388" pin=0"/></net>

<net id="393"><net_src comp="12" pin="0"/><net_sink comp="388" pin=1"/></net>

<net id="398"><net_src comp="64" pin="0"/><net_sink comp="394" pin=0"/></net>

<net id="399"><net_src comp="8" pin="0"/><net_sink comp="394" pin=1"/></net>

<net id="404"><net_src comp="62" pin="0"/><net_sink comp="400" pin=0"/></net>

<net id="405"><net_src comp="8" pin="0"/><net_sink comp="400" pin=1"/></net>

<net id="409"><net_src comp="180" pin="2"/><net_sink comp="406" pin=0"/></net>

<net id="417"><net_src comp="86" pin="0"/><net_sink comp="410" pin=0"/></net>

<net id="418"><net_src comp="324" pin="1"/><net_sink comp="410" pin=1"/></net>

<net id="419"><net_src comp="288" pin="4"/><net_sink comp="410" pin=2"/></net>

<net id="420"><net_src comp="36" pin="0"/><net_sink comp="410" pin=3"/></net>

<net id="421"><net_src comp="88" pin="0"/><net_sink comp="410" pin=4"/></net>

<net id="426"><net_src comp="410" pin="5"/><net_sink comp="422" pin=0"/></net>

<net id="427"><net_src comp="10" pin="0"/><net_sink comp="422" pin=1"/></net>

<net id="435"><net_src comp="96" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="436"><net_src comp="328" pin="1"/><net_sink comp="428" pin=1"/></net>

<net id="437"><net_src comp="298" pin="4"/><net_sink comp="428" pin=2"/></net>

<net id="438"><net_src comp="36" pin="0"/><net_sink comp="428" pin=3"/></net>

<net id="439"><net_src comp="98" pin="0"/><net_sink comp="428" pin=4"/></net>

<net id="444"><net_src comp="428" pin="5"/><net_sink comp="440" pin=0"/></net>

<net id="445"><net_src comp="12" pin="0"/><net_sink comp="440" pin=1"/></net>

<net id="450"><net_src comp="60" pin="0"/><net_sink comp="446" pin=0"/></net>

<net id="451"><net_src comp="8" pin="0"/><net_sink comp="446" pin=1"/></net>

<net id="456"><net_src comp="64" pin="0"/><net_sink comp="452" pin=0"/></net>

<net id="457"><net_src comp="8" pin="0"/><net_sink comp="452" pin=1"/></net>

<net id="462"><net_src comp="62" pin="0"/><net_sink comp="458" pin=0"/></net>

<net id="463"><net_src comp="8" pin="0"/><net_sink comp="458" pin=1"/></net>

<net id="468"><net_src comp="64" pin="0"/><net_sink comp="464" pin=0"/></net>

<net id="469"><net_src comp="8" pin="0"/><net_sink comp="464" pin=1"/></net>

<net id="473"><net_src comp="202" pin="2"/><net_sink comp="470" pin=0"/></net>

<net id="478"><net_src comp="470" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="479"><net_src comp="18" pin="0"/><net_sink comp="474" pin=1"/></net>

<net id="486"><net_src comp="108" pin="0"/><net_sink comp="480" pin=0"/></net>

<net id="487"><net_src comp="202" pin="2"/><net_sink comp="480" pin=1"/></net>

<net id="488"><net_src comp="110" pin="0"/><net_sink comp="480" pin=2"/></net>

<net id="489"><net_src comp="112" pin="0"/><net_sink comp="480" pin=3"/></net>

<net id="494"><net_src comp="480" pin="4"/><net_sink comp="490" pin=0"/></net>

<net id="495"><net_src comp="20" pin="0"/><net_sink comp="490" pin=1"/></net>

<net id="502"><net_src comp="114" pin="0"/><net_sink comp="496" pin=0"/></net>

<net id="503"><net_src comp="202" pin="2"/><net_sink comp="496" pin=1"/></net>

<net id="504"><net_src comp="116" pin="0"/><net_sink comp="496" pin=2"/></net>

<net id="505"><net_src comp="118" pin="0"/><net_sink comp="496" pin=3"/></net>

<net id="510"><net_src comp="496" pin="4"/><net_sink comp="506" pin=0"/></net>

<net id="511"><net_src comp="22" pin="0"/><net_sink comp="506" pin=1"/></net>

<net id="518"><net_src comp="114" pin="0"/><net_sink comp="512" pin=0"/></net>

<net id="519"><net_src comp="202" pin="2"/><net_sink comp="512" pin=1"/></net>

<net id="520"><net_src comp="120" pin="0"/><net_sink comp="512" pin=2"/></net>

<net id="521"><net_src comp="122" pin="0"/><net_sink comp="512" pin=3"/></net>

<net id="526"><net_src comp="512" pin="4"/><net_sink comp="522" pin=0"/></net>

<net id="527"><net_src comp="24" pin="0"/><net_sink comp="522" pin=1"/></net>

<net id="533"><net_src comp="124" pin="0"/><net_sink comp="528" pin=0"/></net>

<net id="534"><net_src comp="202" pin="2"/><net_sink comp="528" pin=1"/></net>

<net id="535"><net_src comp="126" pin="0"/><net_sink comp="528" pin=2"/></net>

<net id="541"><net_src comp="528" pin="3"/><net_sink comp="536" pin=0"/></net>

<net id="542"><net_src comp="58" pin="0"/><net_sink comp="536" pin=1"/></net>

<net id="543"><net_src comp="56" pin="0"/><net_sink comp="536" pin=2"/></net>

<net id="548"><net_src comp="536" pin="3"/><net_sink comp="544" pin=0"/></net>

<net id="549"><net_src comp="8" pin="0"/><net_sink comp="544" pin=1"/></net>

<net id="553"><net_src comp="550" pin="1"/><net_sink comp="214" pin=5"/></net>

<net id="557"><net_src comp="554" pin="1"/><net_sink comp="214" pin=6"/></net>

<net id="563"><net_src comp="136" pin="0"/><net_sink comp="558" pin=0"/></net>

<net id="564"><net_src comp="558" pin="3"/><net_sink comp="214" pin=5"/></net>

<net id="570"><net_src comp="138" pin="0"/><net_sink comp="565" pin=0"/></net>

<net id="571"><net_src comp="316" pin="1"/><net_sink comp="565" pin=1"/></net>

<net id="572"><net_src comp="565" pin="3"/><net_sink comp="214" pin=6"/></net>

<net id="576"><net_src comp="26" pin="0"/><net_sink comp="573" pin=0"/></net>

<net id="583"><net_src comp="142" pin="0"/><net_sink comp="577" pin=0"/></net>

<net id="584"><net_src comp="573" pin="1"/><net_sink comp="577" pin=1"/></net>

<net id="585"><net_src comp="144" pin="0"/><net_sink comp="577" pin=2"/></net>

<net id="586"><net_src comp="146" pin="0"/><net_sink comp="577" pin=3"/></net>

<net id="590"><net_src comp="573" pin="1"/><net_sink comp="587" pin=0"/></net>

<net id="594"><net_src comp="20" pin="0"/><net_sink comp="591" pin=0"/></net>

<net id="601"><net_src comp="148" pin="0"/><net_sink comp="595" pin=0"/></net>

<net id="602"><net_src comp="591" pin="1"/><net_sink comp="595" pin=1"/></net>

<net id="603"><net_src comp="150" pin="0"/><net_sink comp="595" pin=2"/></net>

<net id="604"><net_src comp="152" pin="0"/><net_sink comp="595" pin=3"/></net>

<net id="611"><net_src comp="148" pin="0"/><net_sink comp="605" pin=0"/></net>

<net id="612"><net_src comp="591" pin="1"/><net_sink comp="605" pin=1"/></net>

<net id="613"><net_src comp="154" pin="0"/><net_sink comp="605" pin=2"/></net>

<net id="614"><net_src comp="156" pin="0"/><net_sink comp="605" pin=3"/></net>

<net id="621"><net_src comp="148" pin="0"/><net_sink comp="615" pin=0"/></net>

<net id="622"><net_src comp="591" pin="1"/><net_sink comp="615" pin=1"/></net>

<net id="623"><net_src comp="144" pin="0"/><net_sink comp="615" pin=2"/></net>

<net id="624"><net_src comp="146" pin="0"/><net_sink comp="615" pin=3"/></net>

<net id="628"><net_src comp="591" pin="1"/><net_sink comp="625" pin=0"/></net>

<net id="632"><net_src comp="18" pin="0"/><net_sink comp="629" pin=0"/></net>

<net id="639"><net_src comp="148" pin="0"/><net_sink comp="633" pin=0"/></net>

<net id="640"><net_src comp="629" pin="1"/><net_sink comp="633" pin=1"/></net>

<net id="641"><net_src comp="150" pin="0"/><net_sink comp="633" pin=2"/></net>

<net id="642"><net_src comp="152" pin="0"/><net_sink comp="633" pin=3"/></net>

<net id="649"><net_src comp="148" pin="0"/><net_sink comp="643" pin=0"/></net>

<net id="650"><net_src comp="629" pin="1"/><net_sink comp="643" pin=1"/></net>

<net id="651"><net_src comp="154" pin="0"/><net_sink comp="643" pin=2"/></net>

<net id="652"><net_src comp="156" pin="0"/><net_sink comp="643" pin=3"/></net>

<net id="659"><net_src comp="148" pin="0"/><net_sink comp="653" pin=0"/></net>

<net id="660"><net_src comp="629" pin="1"/><net_sink comp="653" pin=1"/></net>

<net id="661"><net_src comp="144" pin="0"/><net_sink comp="653" pin=2"/></net>

<net id="662"><net_src comp="146" pin="0"/><net_sink comp="653" pin=3"/></net>

<net id="666"><net_src comp="629" pin="1"/><net_sink comp="663" pin=0"/></net>

<net id="670"><net_src comp="24" pin="0"/><net_sink comp="667" pin=0"/></net>

<net id="677"><net_src comp="142" pin="0"/><net_sink comp="671" pin=0"/></net>

<net id="678"><net_src comp="667" pin="1"/><net_sink comp="671" pin=1"/></net>

<net id="679"><net_src comp="144" pin="0"/><net_sink comp="671" pin=2"/></net>

<net id="680"><net_src comp="146" pin="0"/><net_sink comp="671" pin=3"/></net>

<net id="684"><net_src comp="667" pin="1"/><net_sink comp="681" pin=0"/></net>

<net id="688"><net_src comp="22" pin="0"/><net_sink comp="685" pin=0"/></net>

<net id="695"><net_src comp="142" pin="0"/><net_sink comp="689" pin=0"/></net>

<net id="696"><net_src comp="685" pin="1"/><net_sink comp="689" pin=1"/></net>

<net id="697"><net_src comp="144" pin="0"/><net_sink comp="689" pin=2"/></net>

<net id="698"><net_src comp="146" pin="0"/><net_sink comp="689" pin=3"/></net>

<net id="702"><net_src comp="685" pin="1"/><net_sink comp="699" pin=0"/></net>

<net id="706"><net_src comp="28" pin="0"/><net_sink comp="703" pin=0"/></net>

<net id="713"><net_src comp="142" pin="0"/><net_sink comp="707" pin=0"/></net>

<net id="714"><net_src comp="703" pin="1"/><net_sink comp="707" pin=1"/></net>

<net id="715"><net_src comp="144" pin="0"/><net_sink comp="707" pin=2"/></net>

<net id="716"><net_src comp="146" pin="0"/><net_sink comp="707" pin=3"/></net>

<net id="720"><net_src comp="703" pin="1"/><net_sink comp="717" pin=0"/></net>

<net id="744"><net_src comp="158" pin="0"/><net_sink comp="721" pin=0"/></net>

<net id="745"><net_src comp="160" pin="0"/><net_sink comp="721" pin=2"/></net>

<net id="746"><net_src comp="717" pin="1"/><net_sink comp="721" pin=3"/></net>

<net id="747"><net_src comp="707" pin="4"/><net_sink comp="721" pin=4"/></net>

<net id="748"><net_src comp="699" pin="1"/><net_sink comp="721" pin=5"/></net>

<net id="749"><net_src comp="689" pin="4"/><net_sink comp="721" pin=6"/></net>

<net id="750"><net_src comp="681" pin="1"/><net_sink comp="721" pin=7"/></net>

<net id="751"><net_src comp="671" pin="4"/><net_sink comp="721" pin=8"/></net>

<net id="752"><net_src comp="663" pin="1"/><net_sink comp="721" pin=9"/></net>

<net id="753"><net_src comp="653" pin="4"/><net_sink comp="721" pin=10"/></net>

<net id="754"><net_src comp="643" pin="4"/><net_sink comp="721" pin=11"/></net>

<net id="755"><net_src comp="633" pin="4"/><net_sink comp="721" pin=12"/></net>

<net id="756"><net_src comp="625" pin="1"/><net_sink comp="721" pin=13"/></net>

<net id="757"><net_src comp="615" pin="4"/><net_sink comp="721" pin=14"/></net>

<net id="758"><net_src comp="605" pin="4"/><net_sink comp="721" pin=15"/></net>

<net id="759"><net_src comp="595" pin="4"/><net_sink comp="721" pin=16"/></net>

<net id="760"><net_src comp="162" pin="0"/><net_sink comp="721" pin=17"/></net>

<net id="761"><net_src comp="587" pin="1"/><net_sink comp="721" pin=18"/></net>

<net id="762"><net_src comp="577" pin="4"/><net_sink comp="721" pin=19"/></net>

<net id="763"><net_src comp="164" pin="0"/><net_sink comp="721" pin=20"/></net>

<net id="764"><net_src comp="721" pin="21"/><net_sink comp="214" pin=5"/></net>

<net id="770"><net_src comp="138" pin="0"/><net_sink comp="765" pin=0"/></net>

<net id="771"><net_src comp="316" pin="1"/><net_sink comp="765" pin=1"/></net>

<net id="772"><net_src comp="166" pin="0"/><net_sink comp="765" pin=2"/></net>

<net id="773"><net_src comp="765" pin="3"/><net_sink comp="214" pin=6"/></net>

<net id="778"><net_src comp="168" pin="0"/><net_sink comp="774" pin=1"/></net>

<net id="783"><net_src comp="774" pin="2"/><net_sink comp="779" pin=0"/></net>

<net id="784"><net_src comp="26" pin="0"/><net_sink comp="779" pin=1"/></net>

<net id="789"><net_src comp="170" pin="0"/><net_sink comp="785" pin=1"/></net>

<net id="794"><net_src comp="785" pin="2"/><net_sink comp="790" pin=0"/></net>

<net id="795"><net_src comp="28" pin="0"/><net_sink comp="790" pin=1"/></net>

<net id="799"><net_src comp="320" pin="1"/><net_sink comp="796" pin=0"/></net>

<net id="803"><net_src comp="332" pin="1"/><net_sink comp="800" pin=0"/></net>

<net id="804"><net_src comp="800" pin="1"/><net_sink comp="550" pin=0"/></net>

<net id="808"><net_src comp="336" pin="1"/><net_sink comp="805" pin=0"/></net>

<net id="809"><net_src comp="805" pin="1"/><net_sink comp="554" pin=0"/></net>

<net id="813"><net_src comp="172" pin="3"/><net_sink comp="810" pin=0"/></net>

<net id="820"><net_src comp="346" pin="1"/><net_sink comp="817" pin=0"/></net>

<net id="821"><net_src comp="817" pin="1"/><net_sink comp="558" pin=2"/></net>

<net id="825"><net_src comp="350" pin="1"/><net_sink comp="822" pin=0"/></net>

<net id="826"><net_src comp="822" pin="1"/><net_sink comp="565" pin=2"/></net>

<net id="830"><net_src comp="354" pin="1"/><net_sink comp="827" pin=0"/></net>

<net id="831"><net_src comp="827" pin="1"/><net_sink comp="558" pin=1"/></net>

<net id="838"><net_src comp="172" pin="3"/><net_sink comp="835" pin=0"/></net>

<net id="845"><net_src comp="406" pin="1"/><net_sink comp="842" pin=0"/></net>

<net id="846"><net_src comp="842" pin="1"/><net_sink comp="721" pin=1"/></net>

<net id="859"><net_src comp="186" pin="3"/><net_sink comp="856" pin=0"/></net>

<net id="863"><net_src comp="194" pin="3"/><net_sink comp="860" pin=0"/></net>

<net id="867"><net_src comp="208" pin="2"/><net_sink comp="864" pin=0"/></net>

<net id="868"><net_src comp="864" pin="1"/><net_sink comp="774" pin=0"/></net>

<net id="869"><net_src comp="864" pin="1"/><net_sink comp="785" pin=0"/></net>

<net id="873"><net_src comp="550" pin="1"/><net_sink comp="870" pin=0"/></net>

<net id="874"><net_src comp="870" pin="1"/><net_sink comp="214" pin=5"/></net>

<net id="878"><net_src comp="554" pin="1"/><net_sink comp="875" pin=0"/></net>

<net id="879"><net_src comp="875" pin="1"/><net_sink comp="214" pin=6"/></net>

<net id="883"><net_src comp="558" pin="3"/><net_sink comp="880" pin=0"/></net>

<net id="884"><net_src comp="880" pin="1"/><net_sink comp="214" pin=5"/></net>

<net id="888"><net_src comp="565" pin="3"/><net_sink comp="885" pin=0"/></net>

<net id="889"><net_src comp="885" pin="1"/><net_sink comp="214" pin=6"/></net>

<net id="893"><net_src comp="721" pin="21"/><net_sink comp="890" pin=0"/></net>

<net id="894"><net_src comp="890" pin="1"/><net_sink comp="214" pin=5"/></net>

<net id="898"><net_src comp="765" pin="3"/><net_sink comp="895" pin=0"/></net>

<net id="899"><net_src comp="895" pin="1"/><net_sink comp="214" pin=6"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: txUdpDataOut_V_data_V | {3 }
	Port: txUdpDataOut_V_keep_V | {3 }
	Port: txUdpDataOut_V_strb_V | {3 }
	Port: txUdpDataOut_V_last_V | {3 }
	Port: ute_state | {1 }
	Port: prevWord_data | {1 }
	Port: prevWord_keep | {1 }
	Port: txthMetaData | {}
	Port: agmdpayloadLenOut | {}
	Port: currMetaData_theirIP | {1 }
	Port: currMetaData_myIP | {1 }
	Port: currMetaData_theirPort | {1 }
	Port: currMetaData_myPort | {1 }
	Port: ip_len | {2 }
	Port: udp_len | {2 }
	Port: agmdDataOut | {}
 - Input state : 
	Port: udpTxEngine : txUdpDataOut_V_data_V | {}
	Port: udpTxEngine : txUdpDataOut_V_keep_V | {}
	Port: udpTxEngine : txUdpDataOut_V_strb_V | {}
	Port: udpTxEngine : txUdpDataOut_V_last_V | {}
	Port: udpTxEngine : ute_state | {1 }
	Port: udpTxEngine : prevWord_data | {1 }
	Port: udpTxEngine : prevWord_keep | {1 }
	Port: udpTxEngine : txthMetaData | {1 }
	Port: udpTxEngine : agmdpayloadLenOut | {1 }
	Port: udpTxEngine : currMetaData_theirIP | {2 }
	Port: udpTxEngine : currMetaData_myIP | {2 }
	Port: udpTxEngine : currMetaData_theirPort | {2 }
	Port: udpTxEngine : currMetaData_myPort | {2 }
	Port: udpTxEngine : ip_len | {2 }
	Port: udpTxEngine : udp_len | {2 }
	Port: udpTxEngine : agmdDataOut | {1 }
  - Chain level:
	State 1
		switch_ln304 : 1
		sendWord_data : 1
		sendWord_keep : 1
		trunc_ln366 : 1
		trunc_ln367 : 1
		tmp_33_i : 1
		store_ln372 : 2
		tmp_35_i : 1
		store_ln373 : 2
		br_ln376 : 1
		br_ln377 : 1
		tmp_25_i : 1
		store_ln341 : 2
		tmp_27_i : 1
		store_ln342 : 2
		br_ln346 : 1
		br_ln347 : 1
		br_ln398 : 1
		store_ln307 : 1
		store_ln307 : 1
		store_ln307 : 1
		store_ln307 : 1
		select_ln312 : 1
		store_ln312 : 2
	State 2
		write_ln392 : 1
		write_ln384 : 1
		tmp_9_i : 1
		trunc_ln106 : 1
		tmp_7_i : 1
		tmp_8_i : 1
		tmp_10_i : 1
		trunc_ln106_1 : 1
		tmp_12_i : 1
		tmp_13_i : 1
		tmp_14_i : 1
		trunc_ln106_2 : 1
		tmp_16_i : 1
		trunc_ln106_3 : 1
		tmp_18_i : 1
		trunc_ln106_4 : 1
		tmp_20_i : 1
		trunc_ln106_5 : 1
		sendWord_data_1 : 2
		write_ln358 : 3
		store_ln310 : 1
		store_ln311 : 1
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|
| Operation|        Functional Unit        |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|
|    add   |        add_ln310_fu_774       |    0    |    23   |
|          |        add_ln311_fu_785       |    0    |    23   |
|----------|-------------------------------|---------|---------|
|  select  |      select_ln312_fu_536      |    0    |    3    |
|----------|-------------------------------|---------|---------|
|          |      grp_nbreadreq_fu_172     |    0    |    0    |
| nbreadreq|     tmp_i_nbreadreq_fu_186    |    0    |    0    |
|          |    tmp_6_i_nbreadreq_fu_194   |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |        grp_read_fu_180        |    0    |    0    |
|   read   | txthMetaData_read_read_fu_202 |    0    |    0    |
|          |      currLen_read_fu_208      |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   write  |        grp_write_fu_214       |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |           grp_fu_270          |    0    |    0    |
| bitselect|           grp_fu_308          |    0    |    0    |
|          |           tmp_fu_528          |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |           grp_fu_278          |    0    |    0    |
|          |           grp_fu_288          |    0    |    0    |
|          |           grp_fu_298          |    0    |    0    |
|          |        tmp_36_i_fu_480        |    0    |    0    |
|          |        tmp_37_i_fu_496        |    0    |    0    |
|          |        tmp_38_i_fu_512        |    0    |    0    |
|          |         tmp_9_i_fu_577        |    0    |    0    |
|partselect|         tmp_7_i_fu_595        |    0    |    0    |
|          |         tmp_8_i_fu_605        |    0    |    0    |
|          |        tmp_10_i_fu_615        |    0    |    0    |
|          |        tmp_12_i_fu_633        |    0    |    0    |
|          |        tmp_13_i_fu_643        |    0    |    0    |
|          |        tmp_14_i_fu_653        |    0    |    0    |
|          |        tmp_16_i_fu_671        |    0    |    0    |
|          |        tmp_18_i_fu_689        |    0    |    0    |
|          |        tmp_20_i_fu_707        |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |      sendWord_data_fu_332     |    0    |    0    |
|          |      sendWord_keep_fu_336     |    0    |    0    |
|          |       trunc_ln366_fu_346      |    0    |    0    |
|          |       trunc_ln367_fu_350      |    0    |    0    |
|          |       trunc_ln368_fu_354      |    0    |    0    |
|          |       trunc_ln338_fu_406      |    0    |    0    |
|   trunc  |       trunc_ln307_fu_470      |    0    |    0    |
|          |       trunc_ln106_fu_587      |    0    |    0    |
|          |      trunc_ln106_1_fu_625     |    0    |    0    |
|          |      trunc_ln106_2_fu_663     |    0    |    0    |
|          |      trunc_ln106_3_fu_681     |    0    |    0    |
|          |      trunc_ln106_4_fu_699     |    0    |    0    |
|          |      trunc_ln106_5_fu_717     |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |        tmp_33_i_fu_358        |    0    |    0    |
|  partset |        tmp_35_i_fu_376        |    0    |    0    |
|          |        tmp_25_i_fu_410        |    0    |    0    |
|          |        tmp_27_i_fu_428        |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   zext   |       zext_ln389_fu_550       |    0    |    0    |
|          |       zext_ln390_fu_554       |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |     sendWord_data_2_fu_558    |    0    |    0    |
|bitconcatenate|     sendWord_keep_2_fu_565    |    0    |    0    |
|          |     sendWord_data_1_fu_721    |    0    |    0    |
|          |     sendWord_keep_1_fu_765    |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   Total  |                               |    0    |    49   |
|----------|-------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|    currLen_reg_864    |   16   |
|        reg_316        |   36   |
|sendWord_data_1_reg_890|   512  |
|sendWord_data_2_reg_880|   512  |
| sendWord_data_reg_800 |   224  |
|sendWord_keep_1_reg_895|   64   |
|sendWord_keep_2_reg_885|   64   |
| sendWord_keep_reg_805 |   28   |
|sendWord_last_1_reg_232|    1   |
| sendWord_last_reg_251 |    1   |
|    tmp_1_i_reg_835    |    1   |
|    tmp_2_i_reg_810    |    1   |
|    tmp_6_i_reg_860    |    1   |
|     tmp_i_reg_856     |    1   |
|  trunc_ln338_reg_842  |   288  |
|  trunc_ln366_reg_817  |   224  |
|  trunc_ln367_reg_822  |   28   |
|  trunc_ln368_reg_827  |   288  |
| ute_state_load_reg_796|    3   |
|   zext_ln389_reg_870  |   512  |
|   zext_ln390_reg_875  |   64   |
+-----------------------+--------+
|         Total         |  2869  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------|------|------|------|--------||---------||---------|
|           Comp          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------|------|------|------|--------||---------||---------|
|     grp_write_fu_214    |  p5  |   6  |  512 |  3072  ||    31   |
|     grp_write_fu_214    |  p6  |   6  |  64  |   384  ||    31   |
|     grp_write_fu_214    |  p8  |   5  |   1  |    5   ||    26   |
| sendWord_last_1_reg_232 |  p0  |   3  |   1  |    3   ||    9    |
|  sendWord_last_reg_251  |  p0  |   3  |   1  |    3   ||    9    |
|-------------------------|------|------|------|--------||---------||---------|
|          Total          |      |      |      |  3467  || 2.36214 ||   106   |
|-------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   49   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    2   |    -   |   106  |
|  Register |    -   |  2869  |    -   |
+-----------+--------+--------+--------+
|   Total   |    2   |  2869  |   155  |
+-----------+--------+--------+--------+
