{"Source Block": ["hdl/library/axi_adrv9001/axi_adrv9001_if.v@410:495@HdlStmIf", "    .tx_single_lane (tx1_single_lane),\n    .tx_symb_op (tx1_symb_op),\n    .tx_symb_8_16b (tx1_symb_8_16b)\n  );\n\n  generate if (DISABLE_TX2_SSI == 0) begin\n    adrv9001_tx #(\n     .CMOS_LVDS_N (CMOS_LVDS_N),\n     .NUM_LANES (TX_NUM_LANES),\n     .FPGA_TECHNOLOGY (FPGA_TECHNOLOGY),\n     .USE_BUFG (TX_USE_BUFG),\n     .USE_RX_CLK_FOR_TX (USE_RX_CLK_FOR_TX)\n    ) i_tx_2_phy (\n\n     .ref_clk (ref_clk),\n     .up_clk (up_clk),\n\n     .tx_output_enable(tx_output_enable),\n\n     .tx_dclk_out_n_NC (tx2_dclk_out_n_NC),\n     .tx_dclk_out_p_dclk_out (tx2_dclk_out_p_dclk_out),\n     .tx_dclk_in_n_NC (tx2_dclk_in_n_NC),\n     .tx_dclk_in_p_dclk_in (tx2_dclk_in_p_dclk_in),\n     .tx_idata_out_n_idata0 (tx2_idata_out_n_idata0),\n     .tx_idata_out_p_idata1 (tx2_idata_out_p_idata1),\n     .tx_qdata_out_n_qdata2 (tx2_qdata_out_n_qdata2),\n     .tx_qdata_out_p_qdata3 (tx2_qdata_out_p_qdata3),\n     .tx_strobe_out_n_NC (tx2_strobe_out_n_NC),\n     .tx_strobe_out_p_strobe_out (tx2_strobe_out_p_strobe_out),\n\n     .rx_clk_div (adc_2_clk_div),\n     .rx_clk (adc_2_clk),\n     .rx_ssi_rst (adc_2_ssi_rst),\n\n     .dac_rst (tx2_rst),\n     .dac_clk_div (dac_2_clk_div),\n\n     .dac_data_0 (dac_2_data_0),\n     .dac_data_1 (dac_2_data_1),\n     .dac_data_2 (dac_2_data_2),\n     .dac_data_3 (dac_2_data_3),\n     .dac_data_strb (dac_2_data_strobe),\n     .dac_data_clk (dac_2_data_clk),\n     .dac_data_valid (dac_2_data_valid),\n\n     .mssi_sync (mssi_sync)\n    );\n\n    adrv9001_tx_link #(\n      .CMOS_LVDS_N (CMOS_LVDS_N),\n      .CLK_DIV_IS_FAST_CLK (FPGA_TECHNOLOGY >= 100)\n    ) i_tx_2_link (\n      .dac_clk_div (dac_2_clk_div),\n      .dac_data_0 (dac_2_data_0),\n      .dac_data_1 (dac_2_data_1),\n      .dac_data_2 (dac_2_data_2),\n      .dac_data_3 (dac_2_data_3),\n      .dac_data_strobe (dac_2_data_strobe),\n      .dac_data_clk (dac_2_data_clk),\n      .dac_data_valid (dac_2_data_valid),\n      // DAC interface\n      .tx_clk (tx2_clk),\n      .tx_rst (tx2_rst),\n      .tx_data_valid (tx2_data_valid),\n      .tx_data_i (tx2_data_i),\n      .tx_data_q (tx2_data_q),\n      .tx_sdr_ddr_n (tx2_sdr_ddr_n),\n      .tx_single_lane (tx2_single_lane),\n      .tx_symb_op (tx2_symb_op),\n      .tx_symb_8_16b (tx2_symb_8_16b)\n    );\n  end else begin\n    assign tx2_clk = 1'b0;\n    assign tx2_dclk_out_n_NC = 1'b0;\n    assign tx2_dclk_out_p_dclk_out = 1'b0;\n    assign tx2_idata_out_n_idata0 = 1'b0;\n    assign tx2_idata_out_p_idata1 = 1'b0;\n    assign tx2_qdata_out_n_qdata2 = 1'b0;\n    assign tx2_qdata_out_p_qdata3 = 1'b0;\n    assign tx2_strobe_out_n_NC = 1'b0;\n    assign tx2_strobe_out_p_strobe_out = 1'b0;\n  end\n  endgenerate\n\nendmodule\n\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[417, "     .CMOS_LVDS_N (CMOS_LVDS_N),\n"], [418, "     .NUM_LANES (TX_NUM_LANES),\n"], [419, "     .FPGA_TECHNOLOGY (FPGA_TECHNOLOGY),\n"], [420, "     .USE_BUFG (TX_USE_BUFG),\n"], [421, "     .USE_RX_CLK_FOR_TX (USE_RX_CLK_FOR_TX)\n"], [424, "     .ref_clk (ref_clk),\n"], [425, "     .up_clk (up_clk),\n"], [427, "     .tx_output_enable(tx_output_enable),\n"], [429, "     .tx_dclk_out_n_NC (tx2_dclk_out_n_NC),\n"], [430, "     .tx_dclk_out_p_dclk_out (tx2_dclk_out_p_dclk_out),\n"], [431, "     .tx_dclk_in_n_NC (tx2_dclk_in_n_NC),\n"], [432, "     .tx_dclk_in_p_dclk_in (tx2_dclk_in_p_dclk_in),\n"], [433, "     .tx_idata_out_n_idata0 (tx2_idata_out_n_idata0),\n"], [434, "     .tx_idata_out_p_idata1 (tx2_idata_out_p_idata1),\n"], [435, "     .tx_qdata_out_n_qdata2 (tx2_qdata_out_n_qdata2),\n"], [436, "     .tx_qdata_out_p_qdata3 (tx2_qdata_out_p_qdata3),\n"], [437, "     .tx_strobe_out_n_NC (tx2_strobe_out_n_NC),\n"], [438, "     .tx_strobe_out_p_strobe_out (tx2_strobe_out_p_strobe_out),\n"], [440, "     .rx_clk_div (adc_2_clk_div),\n"], [441, "     .rx_clk (adc_2_clk),\n"], [442, "     .rx_ssi_rst (adc_2_ssi_rst),\n"], [444, "     .dac_rst (tx2_rst),\n"], [445, "     .dac_clk_div (dac_2_clk_div),\n"], [447, "     .dac_data_0 (dac_2_data_0),\n"], [448, "     .dac_data_1 (dac_2_data_1),\n"], [449, "     .dac_data_2 (dac_2_data_2),\n"], [450, "     .dac_data_3 (dac_2_data_3),\n"], [451, "     .dac_data_strb (dac_2_data_strobe),\n"], [452, "     .dac_data_clk (dac_2_data_clk),\n"], [453, "     .dac_data_valid (dac_2_data_valid),\n"], [455, "     .mssi_sync (mssi_sync)\n"], [456, "    );\n"], [479, "      .tx_symb_8_16b (tx2_symb_8_16b)\n"], [480, "    );\n"]], "Add": [[421, "      .CMOS_LVDS_N (CMOS_LVDS_N),\n"], [421, "      .NUM_LANES (TX_NUM_LANES),\n"], [421, "      .FPGA_TECHNOLOGY (FPGA_TECHNOLOGY),\n"], [421, "      .USE_BUFG (TX_USE_BUFG),\n"], [421, "      .USE_RX_CLK_FOR_TX (USE_RX_CLK_FOR_TX)\n"], [422, "      .ref_clk (ref_clk),\n"], [422, "      .up_clk (up_clk),\n"], [456, "      .tx_output_enable(tx_output_enable),\n"], [456, "      .tx_dclk_out_n_NC (tx2_dclk_out_n_NC),\n"], [456, "      .tx_dclk_out_p_dclk_out (tx2_dclk_out_p_dclk_out),\n"], [456, "      .tx_dclk_in_n_NC (tx2_dclk_in_n_NC),\n"], [456, "      .tx_dclk_in_p_dclk_in (tx2_dclk_in_p_dclk_in),\n"], [456, "      .tx_idata_out_n_idata0 (tx2_idata_out_n_idata0),\n"], [456, "      .tx_idata_out_p_idata1 (tx2_idata_out_p_idata1),\n"], [456, "      .tx_qdata_out_n_qdata2 (tx2_qdata_out_n_qdata2),\n"], [456, "      .tx_qdata_out_p_qdata3 (tx2_qdata_out_p_qdata3),\n"], [456, "      .tx_strobe_out_n_NC (tx2_strobe_out_n_NC),\n"], [456, "      .tx_strobe_out_p_strobe_out (tx2_strobe_out_p_strobe_out),\n"], [456, "      .rx_clk_div (adc_2_clk_div),\n"], [456, "      .rx_clk (adc_2_clk),\n"], [456, "      .rx_ssi_rst (adc_2_ssi_rst),\n"], [456, "      .dac_rst (tx2_rst),\n"], [456, "      .dac_clk_div (dac_2_clk_div),\n"], [456, "      .dac_data_0 (dac_2_data_0),\n"], [456, "      .dac_data_1 (dac_2_data_1),\n"], [456, "      .dac_data_2 (dac_2_data_2),\n"], [456, "      .dac_data_3 (dac_2_data_3),\n"], [456, "      .dac_data_strb (dac_2_data_strobe),\n"], [456, "      .dac_data_clk (dac_2_data_clk),\n"], [456, "      .dac_data_valid (dac_2_data_valid),\n"], [456, "      .mssi_sync (mssi_sync));\n"], [480, "      .tx_symb_8_16b (tx2_symb_8_16b));\n"]]}}