// Seed: 873519468
module module_0 (
    output wor  id_0,
    input  wire id_1,
    output tri1 id_2
);
  wire id_4;
  localparam id_5 = -1;
  parameter id_6 = id_5;
  bit id_7;
  assign module_1.id_6 = 0;
  wire id_8;
  assign id_0 = -1;
  initial id_7 = 1;
endmodule
module module_1 #(
    parameter id_0 = 32'd25
) (
    input supply0 _id_0,
    output wand id_1,
    output logic id_2,
    input tri id_3
);
  generate
    if (-1 == 1 && 1)
      if (1'h0) begin : LABEL_0
        assign id_2 = 1;
      end else begin : LABEL_1
        wand id_5;
        ;
        genvar id_6;
        assign id_5 = (1);
        logic [id_0  ==  -1 : (  -1  )] id_7;
        ;
      end
    else begin : LABEL_2
      logic id_8;
      ;
      always @(id_8 or posedge 1) id_2 = id_3;
    end
  endgenerate
  module_0 modCall_1 (
      id_1,
      id_3,
      id_1
  );
endmodule
