Info: constrained 'led[7]' to bel 'X9/Y0/io1'
Info: constrained 'led[6]' to bel 'X6/Y0/io0'
Info: constrained 'led[5]' to bel 'X5/Y0/io0'
Info: constrained 'led[4]' to bel 'X6/Y31/io0'
Info: constrained 'led[3]' to bel 'X5/Y31/io0'
Info: constrained 'led[2]' to bel 'X19/Y0/io1'
Info: constrained 'led[1]' to bel 'X4/Y31/io0'
Info: constrained 'led[0]' to bel 'X13/Y0/io0'

Info: Packing constants..
Info: Packing IOs..
Info: Packing LUT-FFs..
Info:     3484 LCs used as LUT4 only
Info:      221 LCs used as LUT4 and DFF
Info: Packing non-LUT FFs..
Info:      498 LCs used as DFF only
Info: Packing carries..
Info:        3 LCs used as CARRY only
Info: Packing RAMs..
Info: Placing PLLs..
Info: Packing special functions..
Info:   constrained ICESTORM_HFOSC 'OSCInst0_OSC' to X0/Y31/hfosc_1
Info:     Derived frequency constraint of 6.0 MHz for net clk
Info: Promoting globals..
Info: promoting clk_proc (fanout 621)
Info: promoting data_mem_inst.clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O [cen] (fanout 49)
Info: promoting data_mem_inst.clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O [cen] (fanout 32)
Info: promoting data_mem_inst.clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O [cen] (fanout 32)
Info: Constraining chains...
Info:        1 LCs used to legalise carry chains.
Info: Checksum: 0x608a3840

Info: Annotating ports with timing budgets for target frequency 12.00 MHz
Info: Checksum: 0x29fc9148

Info: Device utilisation:
Info: 	         ICESTORM_LC:  4209/ 5280    79%
Info: 	        ICESTORM_RAM:    20/   30    66%
Info: 	               SB_IO:     8/   96     8%
Info: 	               SB_GB:     5/    8    62%
Info: 	        ICESTORM_PLL:     0/    1     0%
Info: 	         SB_WARMBOOT:     0/    1     0%
Info: 	        ICESTORM_DSP:     0/    8     0%
Info: 	      ICESTORM_HFOSC:     1/    1   100%
Info: 	      ICESTORM_LFOSC:     0/    1     0%
Info: 	              SB_I2C:     0/    2     0%
Info: 	              SB_SPI:     0/    2     0%
Info: 	              IO_I3C:     0/    2     0%
Info: 	         SB_LEDDA_IP:     0/    1     0%
Info: 	         SB_RGBA_DRV:     0/    1     0%
Info: 	      ICESTORM_SPRAM:     0/    4     0%

Info: Placed 10 cells based on constraints.
Info: Creating initial analytic placement for 4108 cells, random placement wirelen = 100708.
Info:     at initial placer iter 0, wirelen = 759
Info:     at initial placer iter 1, wirelen = 766
Info:     at initial placer iter 2, wirelen = 752
Info:     at initial placer iter 3, wirelen = 754
Info: Running main analytical placer.
Info:     at iteration #1, type ALL: wirelen solved = 754, spread = 45419, legal = 45625; time = 0.10s
Info:     at iteration #2, type ALL: wirelen solved = 996, spread = 30098, legal = 31178; time = 0.12s
Info:     at iteration #3, type ALL: wirelen solved = 2363, spread = 28762, legal = 30164; time = 0.12s
Info:     at iteration #4, type ALL: wirelen solved = 2934, spread = 27452, legal = 28708; time = 0.13s
Info:     at iteration #5, type ALL: wirelen solved = 4020, spread = 26667, legal = 27934; time = 0.12s
Info:     at iteration #6, type ALL: wirelen solved = 5085, spread = 26514, legal = 27513; time = 0.12s
Info:     at iteration #7, type ALL: wirelen solved = 6378, spread = 25876, legal = 26980; time = 0.11s
Info:     at iteration #8, type ALL: wirelen solved = 7834, spread = 25208, legal = 26474; time = 0.11s
Info:     at iteration #9, type ALL: wirelen solved = 9832, spread = 24963, legal = 25994; time = 0.11s
Info:     at iteration #10, type ALL: wirelen solved = 10823, spread = 23935, legal = 25657; time = 0.11s
Info:     at iteration #11, type ALL: wirelen solved = 11909, spread = 23669, legal = 25662; time = 0.11s
Info:     at iteration #12, type ALL: wirelen solved = 12462, spread = 23567, legal = 24904; time = 0.12s
Info:     at iteration #13, type ALL: wirelen solved = 12998, spread = 23555, legal = 23914; time = 0.11s
Info:     at iteration #14, type ALL: wirelen solved = 13540, spread = 23044, legal = 23962; time = 0.10s
Info:     at iteration #15, type ALL: wirelen solved = 14312, spread = 22949, legal = 23826; time = 0.10s
Info:     at iteration #16, type ALL: wirelen solved = 14586, spread = 22669, legal = 23914; time = 0.10s
Info:     at iteration #17, type ALL: wirelen solved = 14716, spread = 22557, legal = 23510; time = 0.10s
Info:     at iteration #18, type ALL: wirelen solved = 15120, spread = 22278, legal = 23355; time = 0.10s
Info:     at iteration #19, type ALL: wirelen solved = 15431, spread = 22342, legal = 23232; time = 0.10s
Info:     at iteration #20, type ALL: wirelen solved = 15743, spread = 22375, legal = 23075; time = 0.10s
Info:     at iteration #21, type ALL: wirelen solved = 15887, spread = 22185, legal = 22815; time = 0.10s
Info:     at iteration #22, type ALL: wirelen solved = 16209, spread = 22188, legal = 23001; time = 0.10s
Info:     at iteration #23, type ALL: wirelen solved = 16263, spread = 21950, legal = 22885; time = 0.10s
Info:     at iteration #24, type ALL: wirelen solved = 16472, spread = 22033, legal = 22767; time = 0.10s
Info:     at iteration #25, type ALL: wirelen solved = 16594, spread = 22024, legal = 22799; time = 0.10s
Info:     at iteration #26, type ALL: wirelen solved = 16657, spread = 22116, legal = 22814; time = 0.10s
Info:     at iteration #27, type ALL: wirelen solved = 16839, spread = 22025, legal = 23013; time = 0.10s
Info:     at iteration #28, type ALL: wirelen solved = 16960, spread = 22052, legal = 22892; time = 0.10s
Info:     at iteration #29, type ALL: wirelen solved = 17055, spread = 21863, legal = 23063; time = 0.10s
Info: HeAP Placer Time: 4.31s
Info:   of which solving equations: 2.32s
Info:   of which spreading cells: 0.58s
Info:   of which strict legalisation: 0.20s

Info: Running simulated annealing placer for refinement.
Info:   at iteration #1: temp = 0.000000, timing cost = 2116, wirelen = 22767
Info:   at iteration #5: temp = 0.000000, timing cost = 1546, wirelen = 20487
Info:   at iteration #10: temp = 0.000000, timing cost = 1505, wirelen = 19882
Info:   at iteration #15: temp = 0.000000, timing cost = 1514, wirelen = 19611
Info:   at iteration #20: temp = 0.000000, timing cost = 1505, wirelen = 19497
Info:   at iteration #25: temp = 0.000000, timing cost = 1513, wirelen = 19441
Info:   at iteration #29: temp = 0.000000, timing cost = 1513, wirelen = 19421 
Info: SA placement time 7.23s

Info: Max frequency for clock               'clk': 14.59 MHz (PASS at 6.00 MHz)
Info: Max frequency for clock 'clk_proc_$glb_clk': 13.85 MHz (PASS at 12.00 MHz)

Info: Max delay posedge clk               -> <async>                  : 4.56 ns
Info: Max delay posedge clk               -> posedge clk_proc_$glb_clk: 60.62 ns
Info: Max delay posedge clk_proc_$glb_clk -> posedge clk              : 80.11 ns

Info: Slack histogram:
Info:  legend: * represents 9 endpoint(s)
Info:          + represents [1,9) endpoint(s)
Info: [ 11130,  18745) |+
Info: [ 18745,  26360) |**+
Info: [ 26360,  33975) |*+
Info: [ 33975,  41590) |**+
Info: [ 41590,  49205) |***************+
Info: [ 49205,  56820) |************+
Info: [ 56820,  64435) |**************+
Info: [ 64435,  72050) |**********************************************+
Info: [ 72050,  79665) |************************************************************ 
Info: [ 79665,  87280) |**+
Info: [ 87280,  94895) |+
Info: [ 94895, 102510) |+
Info: [102510, 110125) |+
Info: [110125, 117740) |+
Info: [117740, 125355) |*+
Info: [125355, 132970) | 
Info: [132970, 140585) |*********+
Info: [140585, 148200) |*************+
Info: [148200, 155815) |**********+
Info: [155815, 163430) |********************+
Info: Checksum: 0x1ae73b3d

Info: Routing..
Info: Setting up routing queue.
Info: Routing 13884 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining|       time spent     |
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs| batch(sec) total(sec)|
Info:       1000 |       21        978 |   21   978 |     12927|       0.37       0.37|
Info:       2000 |      119       1880 |   98   902 |     12101|       0.21       0.58|
Info:       3000 |      325       2674 |  206   794 |     11366|       0.22       0.80|
Info:       4000 |      670       3329 |  345   655 |     10825|       0.29       1.10|
Info:       5000 |      838       4161 |  168   832 |     10043|       0.70       1.80|
Info:       6000 |      865       5134 |   27   973 |      9112|       0.48       2.28|
Info:       7000 |      934       6065 |   69   931 |      8226|       0.42       2.70|
Info:       8000 |     1080       6919 |  146   854 |      7495|       0.41       3.11|
Info:       9000 |     1338       7661 |  258   742 |      6911|       0.63       3.74|
Info:      10000 |     1641       8358 |  303   697 |      6432|       0.71       4.45|
Info:      11000 |     1968       9031 |  327   673 |      6030|       0.71       5.15|
Info:      12000 |     2340       9659 |  372   628 |      5613|       0.65       5.80|
Info:      13000 |     2722      10277 |  382   618 |      5445|       0.83       6.63|
Info:      14000 |     3244      10755 |  522   478 |      5284|       0.83       7.46|
Info:      15000 |     3741      11258 |  497   503 |      5071|       0.91       8.37|
Info:      16000 |     4217      11782 |  476   524 |      4895|       0.93       9.29|
Info:      17000 |     4668      12331 |  451   549 |      4833|       0.86      10.15|
Info:      18000 |     5167      12832 |  499   501 |      4651|       0.91      11.06|
Info:      19000 |     5591      13408 |  424   576 |      4529|       1.01      12.06|
Info:      20000 |     6136      13863 |  545   455 |      4397|       1.08      13.14|
Info:      21000 |     6590      14409 |  454   546 |      4211|       0.92      14.07|
Info:      22000 |     7089      14910 |  499   501 |      3912|       0.95      15.02|
Info:      23000 |     7569      15430 |  480   520 |      3623|       0.96      15.97|
Info:      24000 |     8123      15876 |  554   446 |      3467|       0.92      16.90|
Info:      25000 |     8490      16509 |  367   633 |      3030|       0.74      17.64|
Info:      26000 |     8956      17043 |  466   534 |      2846|       1.12      18.75|
Info:      27000 |     9529      17470 |  573   427 |      2746|       1.04      19.80|
Info:      28000 |    10050      17949 |  521   479 |      2633|       1.25      21.04|
Info:      29000 |    10517      18482 |  467   533 |      2462|       1.15      22.19|
Info:      30000 |    10953      19046 |  436   564 |      2285|       1.11      23.30|
Info:      31000 |    11457      19542 |  504   496 |      2175|       1.03      24.33|
Info:      32000 |    11959      20040 |  502   498 |      2026|       1.20      25.53|
Info:      33000 |    12455      20544 |  496   504 |      1931|       1.30      26.84|
Info:      34000 |    12921      21078 |  466   534 |      1883|       1.15      27.98|
Info:      35000 |    13317      21682 |  396   604 |      1829|       1.01      29.00|
Info:      36000 |    13868      22131 |  551   449 |      1739|       1.15      30.15|
Info:      37000 |    14328      22671 |  460   540 |      1641|       0.97      31.12|
Info:      38000 |    14825      23174 |  497   503 |      1573|       1.16      32.28|
Info:      39000 |    15297      23702 |  472   528 |      1467|       0.96      33.24|
Info:      40000 |    15773      24226 |  476   524 |      1287|       0.92      34.15|
Info:      41000 |    16269      24730 |  496   504 |      1256|       1.32      35.47|
Info:      42000 |    16813      25186 |  544   456 |      1245|       1.38      36.85|
Info:      43000 |    17301      25698 |  488   512 |      1182|       1.36      38.21|
Info:      44000 |    17862      26137 |  561   439 |      1183|       1.52      39.73|
Info:      45000 |    18404      26595 |  542   458 |      1123|       1.24      40.97|
Info:      46000 |    18927      27072 |  523   477 |      1076|       1.49      42.46|
Info:      47000 |    19475      27524 |  548   452 |      1065|       1.08      43.54|
Info:      48000 |    19965      28034 |  490   510 |      1021|       1.27      44.81|
Info:      49000 |    20361      28638 |  396   604 |       940|       1.07      45.88|
Info:      50000 |    20870      29129 |  509   491 |       859|       1.25      47.13|
Info:      51000 |    21293      29706 |  423   577 |       673|       0.84      47.97|
Info:      52000 |    21778      30221 |  485   515 |       628|       1.13      49.10|
Info:      53000 |    22321      30678 |  543   457 |       596|       1.07      50.16|
Info:      54000 |    22768      31231 |  447   553 |       551|       1.13      51.30|
Info:      55000 |    23282      31717 |  514   486 |       533|       1.34      52.64|
Info:      56000 |    23779      32220 |  497   503 |       508|       1.18      53.82|
Info:      57000 |    24396      32603 |  617   383 |       499|       1.22      55.04|
Info:      58000 |    24900      33099 |  504   496 |       480|       1.21      56.25|
Info:      59000 |    25376      33623 |  476   524 |       449|       1.34      57.59|
Info:      60000 |    25882      34117 |  506   494 |       429|       1.56      59.14|
Info:      61000 |    26389      34610 |  507   493 |       287|       1.25      60.40|
Info:      61708 |    26607      35101 |  218   491 |         0|       1.17      61.57|
Info: Routing complete.
Info: Router1 time 61.57s
Info: Checksum: 0x7a9dbb17

Info: Critical path report for clock 'clk' (posedge -> posedge):
Info: curr total
Info:  1.4  1.4  Source data_mem_inst.read_buf_SB_LUT4_O_LC.O
Info:  1.8  3.2    Net data_out[4] budget 2.714000 ns (14,11) -> (15,12)
Info:                Sink processor.dataMemOut_fwd_mux.out_SB_LUT4_O_27_LC.I2
Info:  1.2  4.4  Source processor.dataMemOut_fwd_mux.out_SB_LUT4_O_27_LC.O
Info:  3.0  7.3    Net processor.dataMemOut_fwd_mux_out[4] budget 0.101000 ns (15,12) -> (17,13)
Info:                Sink processor.mem_fwd2_mux.out_SB_LUT4_O_27_LC.I2
Info:  1.2  8.5  Source processor.mem_fwd2_mux.out_SB_LUT4_O_27_LC.O
Info:  1.8 10.3    Net processor.mem_fwd2_mux_out[4] budget 1.097000 ns (17,13) -> (17,13)
Info:                Sink processor.wb_fwd2_mux.out_SB_LUT4_O_27_LC.I1
Info:  1.2 11.5  Source processor.wb_fwd2_mux.out_SB_LUT4_O_27_LC.O
Info:  4.9 16.4    Net data_WrData[4] budget 2.117000 ns (17,13) -> (21,27)
Info:                Sink processor.alu_mux.out_SB_LUT4_O_27_LC.I1
Info:  1.2 17.6  Source processor.alu_mux.out_SB_LUT4_O_27_LC.O
Info:  4.2 21.9    Net processor.alu_mux_out[4] budget 2.871000 ns (21,27) -> (18,16)
Info:                Sink processor.alu_main.adder_input_b_SB_LUT4_O_26_LC.I3
Info:  0.9 22.8  Source processor.alu_main.adder_input_b_SB_LUT4_O_26_LC.O
Info:  1.8 24.5    Net processor.alu_main.adder_input_b[4] budget 1.942000 ns (18,16) -> (17,15)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_6_LC.I1
Info:  0.7 25.2  Source processor.alu_main.adder_output_SB_LUT4_O_6_LC.COUT
Info:  0.0 25.2    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[6] budget 0.000000 ns (17,15) -> (17,15)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_5_LC.CIN
Info:  0.3 25.5  Source processor.alu_main.adder_output_SB_LUT4_O_5_LC.COUT
Info:  0.0 25.5    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[7] budget 0.000000 ns (17,15) -> (17,15)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_28_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3 25.7  Source processor.alu_main.ALUOut_SB_LUT4_O_28_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.6 26.3    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[8] budget 0.560000 ns (17,15) -> (17,16)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_4_LC.CIN
Info:  0.3 26.6  Source processor.alu_main.adder_output_SB_LUT4_O_4_LC.COUT
Info:  0.0 26.6    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[9] budget 0.000000 ns (17,16) -> (17,16)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_3_LC.CIN
Info:  0.3 26.9  Source processor.alu_main.adder_output_SB_LUT4_O_3_LC.COUT
Info:  0.0 26.9    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[10] budget 0.000000 ns (17,16) -> (17,16)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_2_LC.CIN
Info:  0.3 27.1  Source processor.alu_main.adder_output_SB_LUT4_O_2_LC.COUT
Info:  0.0 27.1    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[11] budget 0.000000 ns (17,16) -> (17,16)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_1_LC.CIN
Info:  0.3 27.4  Source processor.alu_main.adder_output_SB_LUT4_O_1_LC.COUT
Info:  0.0 27.4    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[12] budget 0.000000 ns (17,16) -> (17,16)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_LC.CIN
Info:  0.3 27.7  Source processor.alu_main.adder_output_SB_LUT4_O_LC.COUT
Info:  0.0 27.7    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[13] budget 0.000000 ns (17,16) -> (17,16)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_19_LC.CIN
Info:  0.3 28.0  Source processor.alu_main.adder_output_SB_LUT4_O_19_LC.COUT
Info:  0.0 28.0    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[14] budget 0.000000 ns (17,16) -> (17,16)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_18_LC.CIN
Info:  0.3 28.2  Source processor.alu_main.adder_output_SB_LUT4_O_18_LC.COUT
Info:  0.0 28.2    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[15] budget 0.000000 ns (17,16) -> (17,16)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_20_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3 28.5  Source processor.alu_main.ALUOut_SB_LUT4_O_20_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.6 29.1    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[16] budget 0.560000 ns (17,16) -> (17,17)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_19_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.CIN
Info:  0.3 29.4  Source processor.alu_main.ALUOut_SB_LUT4_O_19_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.COUT
Info:  0.0 29.4    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[17] budget 0.000000 ns (17,17) -> (17,17)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3 29.6  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0 29.6    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[18] budget 0.000000 ns (17,17) -> (17,17)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_17_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.CIN
Info:  0.3 29.9  Source processor.alu_main.ALUOut_SB_LUT4_O_17_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.COUT
Info:  0.7 30.6    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[19] budget 0.660000 ns (17,17) -> (17,17)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_16_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.I3
Info:  0.9 31.5  Source processor.alu_main.ALUOut_SB_LUT4_O_16_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  2.3 33.8    Net processor.alu_main.ALUOut_SB_LUT4_O_16_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 budget 2.265000 ns (17,17) -> (16,17)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_16_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.I3
Info:  0.9 34.6  Source processor.alu_main.ALUOut_SB_LUT4_O_16_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  3.0 37.6    Net processor.alu_main.ALUOut_SB_LUT4_O_16_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 budget 1.932000 ns (16,17) -> (16,20)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_16_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.I3
Info:  0.9 38.5  Source processor.alu_main.ALUOut_SB_LUT4_O_16_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  3.0 41.4    Net processor.alu_main.ALUOut_SB_LUT4_O_16_I3_SB_LUT4_O_I3 budget 2.773000 ns (16,20) -> (18,24)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_16_I3_SB_LUT4_O_LC.I3
Info:  0.9 42.3  Source processor.alu_main.ALUOut_SB_LUT4_O_16_I3_SB_LUT4_O_LC.O
Info:  1.8 44.0    Net processor.alu_main.ALUOut_SB_LUT4_O_16_I3 budget 3.033000 ns (18,24) -> (18,23)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_16_LC.I3
Info:  0.9 44.9  Source processor.alu_main.ALUOut_SB_LUT4_O_16_LC.O
Info:  3.6 48.5    Net processor.alu_result[18] budget 2.221000 ns (18,23) -> (14,18)
Info:                Sink processor.lui_mux.out_SB_LUT4_O_13_LC.I1
Info:  1.2 49.7  Source processor.lui_mux.out_SB_LUT4_O_13_LC.O
Info:  1.8 51.5    Net data_addr[18] budget 4.629000 ns (14,18) -> (14,17)
Info:                Sink data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.I0
Info:  1.3 52.8  Source data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  2.8 55.6    Net data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I2 budget 4.629000 ns (14,17) -> (20,17)
Info:                Sink data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_LC.I2
Info:  1.2 56.8  Source data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8 58.6    Net data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I3 budget 4.629000 ns (20,17) -> (20,17)
Info:                Sink data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_LC.I3
Info:  0.9 59.5  Source data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_LC.O
Info:  3.5 63.0    Net data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0 budget 4.629000 ns (20,17) -> (13,19)
Info:                Sink data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_LC.I0
Info:  1.3 64.3  Source data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_LC.O
Info:  6.3 70.6    Net data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_O budget 7.311000 ns (13,19) -> (8,1)
Info:                Sink data_mem_inst.led_reg_SB_DFFE_Q_1_DFFLC.CEN
Info:  0.1 70.7  Setup data_mem_inst.led_reg_SB_DFFE_Q_1_DFFLC.CEN
Info: 21.8 ns logic, 48.9 ns routing

Info: Critical path report for clock 'clk_proc_$glb_clk' (posedge -> posedge):
Info: curr total
Info:  1.4  1.4  Source processor.ex_mem_reg.data_out_SB_DFF_Q_3_DFFLC.O
Info:  1.8  3.2    Net processor.ex_mem_out[151] budget 0.878000 ns (11,30) -> (11,29)
Info:                Sink processor.forwarding_unit.MEM_CSRR_SB_LUT4_I3_I0_SB_LUT4_O_LC.I2
Info:  1.2  4.4  Source processor.forwarding_unit.MEM_CSRR_SB_LUT4_I3_I0_SB_LUT4_O_LC.O
Info:  1.8  6.1    Net processor.forwarding_unit.MEM_CSRR_SB_LUT4_I3_I0 budget 1.768000 ns (11,29) -> (11,28)
Info:                Sink processor.forwarding_unit.MEM_CSRR_SB_LUT4_I3_LC.I0
Info:  1.3  7.4  Source processor.forwarding_unit.MEM_CSRR_SB_LUT4_I3_LC.O
Info:  1.8  9.2    Net processor.forwarding_unit.MEM_CSRR_SB_LUT4_I3_O budget 1.768000 ns (11,28) -> (11,28)
Info:                Sink processor.forwarding_unit.MEM_fwd2_SB_LUT4_O_I1_SB_LUT4_O_LC.I3
Info:  0.9 10.0  Source processor.forwarding_unit.MEM_fwd2_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  4.9 14.9    Net processor.forwarding_unit.MEM_fwd2_SB_LUT4_O_I1 budget 1.875000 ns (11,28) -> (16,14)
Info:                Sink processor.forwarding_unit.MEM_fwd2_SB_LUT4_O_LC.I1
Info:  1.2 16.2  Source processor.forwarding_unit.MEM_fwd2_SB_LUT4_O_LC.O
Info:  3.5 19.7    Net processor.mfwd2 budget 2.083000 ns (16,14) -> (21,12)
Info:                Sink processor.mem_fwd2_mux.out_SB_LUT4_O_28_LC.I3
Info:  0.9 20.5  Source processor.mem_fwd2_mux.out_SB_LUT4_O_28_LC.O
Info:  1.8 22.3    Net processor.mem_fwd2_mux_out[3] budget 1.015000 ns (21,12) -> (21,12)
Info:                Sink processor.wb_fwd2_mux.out_SB_LUT4_O_28_LC.I1
Info:  1.2 23.5  Source processor.wb_fwd2_mux.out_SB_LUT4_O_28_LC.O
Info:  4.2 27.7    Net data_WrData[3] budget 1.904000 ns (21,12) -> (21,26)
Info:                Sink processor.alu_mux.out_SB_LUT4_O_28_LC.I1
Info:  1.2 29.0  Source processor.alu_mux.out_SB_LUT4_O_28_LC.O
Info:  4.2 33.2    Net processor.alu_mux_out[3] budget 2.266000 ns (21,26) -> (18,16)
Info:                Sink processor.alu_main.adder_input_b_SB_LUT4_O_27_LC.I3
Info:  0.9 34.1  Source processor.alu_main.adder_input_b_SB_LUT4_O_27_LC.O
Info:  1.8 35.8    Net processor.alu_main.adder_input_b[3] budget 1.874000 ns (18,16) -> (17,15)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_7_LC.I1
Info:  0.7 36.5  Source processor.alu_main.adder_output_SB_LUT4_O_7_LC.COUT
Info:  0.0 36.5    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[5] budget 0.000000 ns (17,15) -> (17,15)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_6_LC.CIN
Info:  0.3 36.8  Source processor.alu_main.adder_output_SB_LUT4_O_6_LC.COUT
Info:  0.0 36.8    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[6] budget 0.000000 ns (17,15) -> (17,15)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_5_LC.CIN
Info:  0.3 37.1  Source processor.alu_main.adder_output_SB_LUT4_O_5_LC.COUT
Info:  0.0 37.1    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[7] budget 0.000000 ns (17,15) -> (17,15)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_28_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3 37.3  Source processor.alu_main.ALUOut_SB_LUT4_O_28_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.6 37.9    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[8] budget 0.560000 ns (17,15) -> (17,16)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_4_LC.CIN
Info:  0.3 38.2  Source processor.alu_main.adder_output_SB_LUT4_O_4_LC.COUT
Info:  0.0 38.2    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[9] budget 0.000000 ns (17,16) -> (17,16)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_3_LC.CIN
Info:  0.3 38.5  Source processor.alu_main.adder_output_SB_LUT4_O_3_LC.COUT
Info:  0.0 38.5    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[10] budget 0.000000 ns (17,16) -> (17,16)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_2_LC.CIN
Info:  0.3 38.7  Source processor.alu_main.adder_output_SB_LUT4_O_2_LC.COUT
Info:  0.0 38.7    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[11] budget 0.000000 ns (17,16) -> (17,16)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_1_LC.CIN
Info:  0.3 39.0  Source processor.alu_main.adder_output_SB_LUT4_O_1_LC.COUT
Info:  0.0 39.0    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[12] budget 0.000000 ns (17,16) -> (17,16)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_LC.CIN
Info:  0.3 39.3  Source processor.alu_main.adder_output_SB_LUT4_O_LC.COUT
Info:  0.0 39.3    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[13] budget 0.000000 ns (17,16) -> (17,16)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_19_LC.CIN
Info:  0.3 39.6  Source processor.alu_main.adder_output_SB_LUT4_O_19_LC.COUT
Info:  0.0 39.6    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[14] budget 0.000000 ns (17,16) -> (17,16)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_18_LC.CIN
Info:  0.3 39.8  Source processor.alu_main.adder_output_SB_LUT4_O_18_LC.COUT
Info:  0.0 39.8    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[15] budget 0.000000 ns (17,16) -> (17,16)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_20_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3 40.1  Source processor.alu_main.ALUOut_SB_LUT4_O_20_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.6 40.7    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[16] budget 0.560000 ns (17,16) -> (17,17)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_19_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.CIN
Info:  0.3 41.0  Source processor.alu_main.ALUOut_SB_LUT4_O_19_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.COUT
Info:  0.0 41.0    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[17] budget 0.000000 ns (17,17) -> (17,17)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3 41.2  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0 41.2    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[18] budget 0.000000 ns (17,17) -> (17,17)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_17_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.CIN
Info:  0.3 41.5  Source processor.alu_main.ALUOut_SB_LUT4_O_17_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.COUT
Info:  0.0 41.5    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[19] budget 0.000000 ns (17,17) -> (17,17)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_16_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3 41.8  Source processor.alu_main.ALUOut_SB_LUT4_O_16_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0 41.8    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[20] budget 0.000000 ns (17,17) -> (17,17)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_15_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.CIN
Info:  0.3 42.1  Source processor.alu_main.ALUOut_SB_LUT4_O_15_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.COUT
Info:  0.0 42.1    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[21] budget 0.000000 ns (17,17) -> (17,17)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_14_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.CIN
Info:  0.3 42.3  Source processor.alu_main.ALUOut_SB_LUT4_O_14_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.COUT
Info:  0.0 42.3    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[22] budget 0.000000 ns (17,17) -> (17,17)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_13_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3 42.6  Source processor.alu_main.ALUOut_SB_LUT4_O_13_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0 42.6    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[23] budget 0.000000 ns (17,17) -> (17,17)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_16_LC.CIN
Info:  0.3 42.9  Source processor.alu_main.adder_output_SB_LUT4_O_16_LC.COUT
Info:  0.6 43.5    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[24] budget 0.560000 ns (17,17) -> (17,18)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3 43.7  Source processor.alu_main.ALUOut_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0 43.7    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[25] budget 0.000000 ns (17,18) -> (17,18)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_12_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.CIN
Info:  0.3 44.0  Source processor.alu_main.ALUOut_SB_LUT4_O_12_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.COUT
Info:  0.0 44.0    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[26] budget 0.000000 ns (17,18) -> (17,18)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_11_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.CIN
Info:  0.3 44.3  Source processor.alu_main.ALUOut_SB_LUT4_O_11_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.COUT
Info:  0.0 44.3    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[27] budget 0.000000 ns (17,18) -> (17,18)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_15_LC.CIN
Info:  0.3 44.6  Source processor.alu_main.adder_output_SB_LUT4_O_15_LC.COUT
Info:  0.0 44.6    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[28] budget 0.000000 ns (17,18) -> (17,18)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_14_LC.CIN
Info:  0.3 44.9  Source processor.alu_main.adder_output_SB_LUT4_O_14_LC.COUT
Info:  0.0 44.9    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[29] budget 0.000000 ns (17,18) -> (17,18)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_13_LC.CIN
Info:  0.3 45.1  Source processor.alu_main.adder_output_SB_LUT4_O_13_LC.COUT
Info:  0.0 45.1    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[30] budget 0.000000 ns (17,18) -> (17,18)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_11_LC.CIN
Info:  0.3 45.4  Source processor.alu_main.adder_output_SB_LUT4_O_11_LC.COUT
Info:  0.0 45.4    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[31] budget 0.000000 ns (17,18) -> (17,18)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_10_LC.CIN
Info:  0.3 45.7  Source processor.alu_main.adder_output_SB_LUT4_O_10_LC.COUT
Info:  1.2 46.9    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[32] budget 1.220000 ns (17,18) -> (17,19)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_9_LC.I3
Info:  0.9 47.8  Source processor.alu_main.adder_output_SB_LUT4_O_9_LC.O
Info:  2.8 50.6    Net processor.alu_main.adder_output[31] budget 2.401000 ns (17,19) -> (20,19)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_LC.I3
Info:  0.9 51.5  Source processor.alu_main.ALUOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  1.8 53.3    Net processor.alu_main.ALUOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 budget 1.937000 ns (20,19) -> (20,20)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.I1
Info:  1.2 54.5  Source processor.alu_main.ALUOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8 56.3    Net processor.alu_main.ALUOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3 budget 1.979000 ns (20,20) -> (20,21)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_4_I3_SB_LUT4_O_LC.I3
Info:  0.9 57.1  Source processor.alu_main.ALUOut_SB_LUT4_O_4_I3_SB_LUT4_O_LC.O
Info:  1.8 58.9    Net processor.alu_main.ALUOut_SB_LUT4_O_4_I3 budget 1.877000 ns (20,21) -> (21,21)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_4_LC.I3
Info:  0.9 59.8  Source processor.alu_main.ALUOut_SB_LUT4_O_4_LC.O
Info:  1.8 61.5    Net processor.alu_result[0] budget 1.876000 ns (21,21) -> (20,21)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_28_I2_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_LC.I0
Info:  1.3 62.8  Source processor.alu_main.ALUOut_SB_LUT4_O_28_I2_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_LC.O
Info:  1.8 64.6    Net processor.alu_main.ALUOut_SB_LUT4_O_28_I2_SB_LUT4_I0_O_SB_LUT4_I3_I2 budget 1.921000 ns (20,21) -> (21,20)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_28_I2_SB_LUT4_I0_O_SB_LUT4_I3_LC.I2
Info:  1.2 65.8  Source processor.alu_main.ALUOut_SB_LUT4_O_28_I2_SB_LUT4_I0_O_SB_LUT4_I3_LC.O
Info:  1.8 67.5    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 budget 1.945000 ns (21,20) -> (20,20)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_LC.I3
Info:  0.9 68.4  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  1.8 70.2    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I3_SB_LUT4_O_I1 budget 2.201000 ns (20,20) -> (21,19)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I3_SB_LUT4_O_LC.I1
Info:  1.2 71.4  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8 73.2    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I3 budget 1.876000 ns (21,19) -> (22,18)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_LC.I3
Info:  0.8 74.0  Setup processor.alu_main.Branch_Enable_SB_LUT4_O_LC.I3
Info: 28.5 ns logic, 45.5 ns routing

Info: Critical path report for cross-domain path 'posedge clk' -> '<async>':
Info: curr total
Info:  1.4  1.4  Source data_mem_inst.led_reg_SB_DFFE_Q_3_DFFLC.O
Info:  3.5  4.9    Net led[4]$SB_IO_OUT budget 81.943001 ns (10,30) -> (6,31)
Info:                Sink led[4]$sb_io.D_OUT_0
Info: 1.4 ns logic, 3.5 ns routing

Info: Critical path report for cross-domain path 'posedge clk' -> 'posedge clk_proc_$glb_clk':
Info: curr total
Info:  1.4  1.4  Source data_mem_inst.read_buf_SB_LUT4_O_LC.O
Info:  1.8  3.2    Net data_out[4] budget 2.714000 ns (14,11) -> (15,12)
Info:                Sink processor.dataMemOut_fwd_mux.out_SB_LUT4_O_27_LC.I2
Info:  1.2  4.4  Source processor.dataMemOut_fwd_mux.out_SB_LUT4_O_27_LC.O
Info:  3.0  7.3    Net processor.dataMemOut_fwd_mux_out[4] budget 0.101000 ns (15,12) -> (17,13)
Info:                Sink processor.mem_fwd2_mux.out_SB_LUT4_O_27_LC.I2
Info:  1.2  8.5  Source processor.mem_fwd2_mux.out_SB_LUT4_O_27_LC.O
Info:  1.8 10.3    Net processor.mem_fwd2_mux_out[4] budget 1.097000 ns (17,13) -> (17,13)
Info:                Sink processor.wb_fwd2_mux.out_SB_LUT4_O_27_LC.I1
Info:  1.2 11.5  Source processor.wb_fwd2_mux.out_SB_LUT4_O_27_LC.O
Info:  4.9 16.4    Net data_WrData[4] budget 2.117000 ns (17,13) -> (21,27)
Info:                Sink processor.alu_mux.out_SB_LUT4_O_27_LC.I1
Info:  1.2 17.6  Source processor.alu_mux.out_SB_LUT4_O_27_LC.O
Info:  4.2 21.9    Net processor.alu_mux_out[4] budget 2.871000 ns (21,27) -> (18,16)
Info:                Sink processor.alu_main.adder_input_b_SB_LUT4_O_26_LC.I3
Info:  0.9 22.8  Source processor.alu_main.adder_input_b_SB_LUT4_O_26_LC.O
Info:  1.8 24.5    Net processor.alu_main.adder_input_b[4] budget 1.942000 ns (18,16) -> (17,15)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_6_LC.I1
Info:  0.7 25.2  Source processor.alu_main.adder_output_SB_LUT4_O_6_LC.COUT
Info:  0.0 25.2    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[6] budget 0.000000 ns (17,15) -> (17,15)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_5_LC.CIN
Info:  0.3 25.5  Source processor.alu_main.adder_output_SB_LUT4_O_5_LC.COUT
Info:  0.0 25.5    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[7] budget 0.000000 ns (17,15) -> (17,15)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_28_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3 25.7  Source processor.alu_main.ALUOut_SB_LUT4_O_28_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.6 26.3    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[8] budget 0.560000 ns (17,15) -> (17,16)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_4_LC.CIN
Info:  0.3 26.6  Source processor.alu_main.adder_output_SB_LUT4_O_4_LC.COUT
Info:  0.0 26.6    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[9] budget 0.000000 ns (17,16) -> (17,16)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_3_LC.CIN
Info:  0.3 26.9  Source processor.alu_main.adder_output_SB_LUT4_O_3_LC.COUT
Info:  0.0 26.9    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[10] budget 0.000000 ns (17,16) -> (17,16)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_2_LC.CIN
Info:  0.3 27.1  Source processor.alu_main.adder_output_SB_LUT4_O_2_LC.COUT
Info:  0.0 27.1    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[11] budget 0.000000 ns (17,16) -> (17,16)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_1_LC.CIN
Info:  0.3 27.4  Source processor.alu_main.adder_output_SB_LUT4_O_1_LC.COUT
Info:  0.0 27.4    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[12] budget 0.000000 ns (17,16) -> (17,16)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_LC.CIN
Info:  0.3 27.7  Source processor.alu_main.adder_output_SB_LUT4_O_LC.COUT
Info:  0.0 27.7    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[13] budget 0.000000 ns (17,16) -> (17,16)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_19_LC.CIN
Info:  0.3 28.0  Source processor.alu_main.adder_output_SB_LUT4_O_19_LC.COUT
Info:  0.0 28.0    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[14] budget 0.000000 ns (17,16) -> (17,16)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_18_LC.CIN
Info:  0.3 28.2  Source processor.alu_main.adder_output_SB_LUT4_O_18_LC.COUT
Info:  0.0 28.2    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[15] budget 0.000000 ns (17,16) -> (17,16)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_20_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3 28.5  Source processor.alu_main.ALUOut_SB_LUT4_O_20_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.6 29.1    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[16] budget 0.560000 ns (17,16) -> (17,17)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_19_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.CIN
Info:  0.3 29.4  Source processor.alu_main.ALUOut_SB_LUT4_O_19_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.COUT
Info:  0.0 29.4    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[17] budget 0.000000 ns (17,17) -> (17,17)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3 29.6  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0 29.6    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[18] budget 0.000000 ns (17,17) -> (17,17)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_17_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.CIN
Info:  0.3 29.9  Source processor.alu_main.ALUOut_SB_LUT4_O_17_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.COUT
Info:  0.0 29.9    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[19] budget 0.000000 ns (17,17) -> (17,17)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_16_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3 30.2  Source processor.alu_main.ALUOut_SB_LUT4_O_16_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0 30.2    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[20] budget 0.000000 ns (17,17) -> (17,17)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_15_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.CIN
Info:  0.3 30.5  Source processor.alu_main.ALUOut_SB_LUT4_O_15_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.COUT
Info:  0.0 30.5    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[21] budget 0.000000 ns (17,17) -> (17,17)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_14_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.CIN
Info:  0.3 30.8  Source processor.alu_main.ALUOut_SB_LUT4_O_14_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.COUT
Info:  0.0 30.8    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[22] budget 0.000000 ns (17,17) -> (17,17)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_13_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3 31.0  Source processor.alu_main.ALUOut_SB_LUT4_O_13_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0 31.0    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[23] budget 0.000000 ns (17,17) -> (17,17)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_16_LC.CIN
Info:  0.3 31.3  Source processor.alu_main.adder_output_SB_LUT4_O_16_LC.COUT
Info:  0.6 31.9    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[24] budget 0.560000 ns (17,17) -> (17,18)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3 32.1  Source processor.alu_main.ALUOut_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0 32.1    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[25] budget 0.000000 ns (17,18) -> (17,18)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_12_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.CIN
Info:  0.3 32.4  Source processor.alu_main.ALUOut_SB_LUT4_O_12_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.COUT
Info:  0.0 32.4    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[26] budget 0.000000 ns (17,18) -> (17,18)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_11_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.CIN
Info:  0.3 32.7  Source processor.alu_main.ALUOut_SB_LUT4_O_11_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.COUT
Info:  0.0 32.7    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[27] budget 0.000000 ns (17,18) -> (17,18)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_15_LC.CIN
Info:  0.3 33.0  Source processor.alu_main.adder_output_SB_LUT4_O_15_LC.COUT
Info:  0.0 33.0    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[28] budget 0.000000 ns (17,18) -> (17,18)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_14_LC.CIN
Info:  0.3 33.3  Source processor.alu_main.adder_output_SB_LUT4_O_14_LC.COUT
Info:  0.0 33.3    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[29] budget 0.000000 ns (17,18) -> (17,18)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_13_LC.CIN
Info:  0.3 33.5  Source processor.alu_main.adder_output_SB_LUT4_O_13_LC.COUT
Info:  0.0 33.5    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[30] budget 0.000000 ns (17,18) -> (17,18)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_11_LC.CIN
Info:  0.3 33.8  Source processor.alu_main.adder_output_SB_LUT4_O_11_LC.COUT
Info:  0.0 33.8    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[31] budget 0.000000 ns (17,18) -> (17,18)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_10_LC.CIN
Info:  0.3 34.1  Source processor.alu_main.adder_output_SB_LUT4_O_10_LC.COUT
Info:  1.2 35.3    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[32] budget 1.220000 ns (17,18) -> (17,19)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_9_LC.I3
Info:  0.9 36.2  Source processor.alu_main.adder_output_SB_LUT4_O_9_LC.O
Info:  2.8 39.0    Net processor.alu_main.adder_output[31] budget 2.401000 ns (17,19) -> (20,19)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_LC.I3
Info:  0.9 39.9  Source processor.alu_main.ALUOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  1.8 41.7    Net processor.alu_main.ALUOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 budget 1.937000 ns (20,19) -> (20,20)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.I1
Info:  1.2 42.9  Source processor.alu_main.ALUOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8 44.7    Net processor.alu_main.ALUOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3 budget 1.979000 ns (20,20) -> (20,21)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_4_I3_SB_LUT4_O_LC.I3
Info:  0.9 45.5  Source processor.alu_main.ALUOut_SB_LUT4_O_4_I3_SB_LUT4_O_LC.O
Info:  1.8 47.3    Net processor.alu_main.ALUOut_SB_LUT4_O_4_I3 budget 1.877000 ns (20,21) -> (21,21)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_4_LC.I3
Info:  0.9 48.2  Source processor.alu_main.ALUOut_SB_LUT4_O_4_LC.O
Info:  1.8 49.9    Net processor.alu_result[0] budget 1.876000 ns (21,21) -> (20,21)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_28_I2_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_LC.I0
Info:  1.3 51.2  Source processor.alu_main.ALUOut_SB_LUT4_O_28_I2_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_LC.O
Info:  1.8 53.0    Net processor.alu_main.ALUOut_SB_LUT4_O_28_I2_SB_LUT4_I0_O_SB_LUT4_I3_I2 budget 1.921000 ns (20,21) -> (21,20)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_28_I2_SB_LUT4_I0_O_SB_LUT4_I3_LC.I2
Info:  1.2 54.2  Source processor.alu_main.ALUOut_SB_LUT4_O_28_I2_SB_LUT4_I0_O_SB_LUT4_I3_LC.O
Info:  1.8 55.9    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 budget 1.945000 ns (21,20) -> (20,20)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_LC.I3
Info:  0.9 56.8  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  1.8 58.6    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I3_SB_LUT4_O_I1 budget 2.201000 ns (20,20) -> (21,19)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I3_SB_LUT4_O_LC.I1
Info:  1.2 59.8  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8 61.6    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I3 budget 1.876000 ns (21,19) -> (22,18)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_LC.I3
Info:  0.8 62.4  Setup processor.alu_main.Branch_Enable_SB_LUT4_O_LC.I3
Info: 25.2 ns logic, 37.2 ns routing

Info: Critical path report for cross-domain path 'posedge clk_proc_$glb_clk' -> 'posedge clk':
Info: curr total
Info:  1.4  1.4  Source processor.ex_mem_reg.data_out_SB_DFF_Q_3_DFFLC.O
Info:  1.8  3.2    Net processor.ex_mem_out[151] budget 0.878000 ns (11,30) -> (11,29)
Info:                Sink processor.forwarding_unit.MEM_CSRR_SB_LUT4_I3_I0_SB_LUT4_O_LC.I2
Info:  1.2  4.4  Source processor.forwarding_unit.MEM_CSRR_SB_LUT4_I3_I0_SB_LUT4_O_LC.O
Info:  1.8  6.1    Net processor.forwarding_unit.MEM_CSRR_SB_LUT4_I3_I0 budget 1.768000 ns (11,29) -> (11,28)
Info:                Sink processor.forwarding_unit.MEM_CSRR_SB_LUT4_I3_LC.I0
Info:  1.3  7.4  Source processor.forwarding_unit.MEM_CSRR_SB_LUT4_I3_LC.O
Info:  1.8  9.2    Net processor.forwarding_unit.MEM_CSRR_SB_LUT4_I3_O budget 1.768000 ns (11,28) -> (11,28)
Info:                Sink processor.forwarding_unit.MEM_fwd2_SB_LUT4_O_I1_SB_LUT4_O_LC.I3
Info:  0.9 10.0  Source processor.forwarding_unit.MEM_fwd2_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  4.9 14.9    Net processor.forwarding_unit.MEM_fwd2_SB_LUT4_O_I1 budget 1.875000 ns (11,28) -> (16,14)
Info:                Sink processor.forwarding_unit.MEM_fwd2_SB_LUT4_O_LC.I1
Info:  1.2 16.2  Source processor.forwarding_unit.MEM_fwd2_SB_LUT4_O_LC.O
Info:  3.5 19.7    Net processor.mfwd2 budget 2.083000 ns (16,14) -> (21,12)
Info:                Sink processor.mem_fwd2_mux.out_SB_LUT4_O_28_LC.I3
Info:  0.9 20.5  Source processor.mem_fwd2_mux.out_SB_LUT4_O_28_LC.O
Info:  1.8 22.3    Net processor.mem_fwd2_mux_out[3] budget 1.015000 ns (21,12) -> (21,12)
Info:                Sink processor.wb_fwd2_mux.out_SB_LUT4_O_28_LC.I1
Info:  1.2 23.5  Source processor.wb_fwd2_mux.out_SB_LUT4_O_28_LC.O
Info:  4.2 27.7    Net data_WrData[3] budget 1.904000 ns (21,12) -> (21,26)
Info:                Sink processor.alu_mux.out_SB_LUT4_O_28_LC.I1
Info:  1.2 29.0  Source processor.alu_mux.out_SB_LUT4_O_28_LC.O
Info:  4.2 33.2    Net processor.alu_mux_out[3] budget 2.266000 ns (21,26) -> (18,16)
Info:                Sink processor.alu_main.adder_input_b_SB_LUT4_O_27_LC.I3
Info:  0.9 34.1  Source processor.alu_main.adder_input_b_SB_LUT4_O_27_LC.O
Info:  1.8 35.8    Net processor.alu_main.adder_input_b[3] budget 1.874000 ns (18,16) -> (17,15)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_7_LC.I1
Info:  0.7 36.5  Source processor.alu_main.adder_output_SB_LUT4_O_7_LC.COUT
Info:  0.0 36.5    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[5] budget 0.000000 ns (17,15) -> (17,15)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_6_LC.CIN
Info:  0.3 36.8  Source processor.alu_main.adder_output_SB_LUT4_O_6_LC.COUT
Info:  0.0 36.8    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[6] budget 0.000000 ns (17,15) -> (17,15)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_5_LC.CIN
Info:  0.3 37.1  Source processor.alu_main.adder_output_SB_LUT4_O_5_LC.COUT
Info:  0.0 37.1    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[7] budget 0.000000 ns (17,15) -> (17,15)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_28_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3 37.3  Source processor.alu_main.ALUOut_SB_LUT4_O_28_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.6 37.9    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[8] budget 0.560000 ns (17,15) -> (17,16)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_4_LC.CIN
Info:  0.3 38.2  Source processor.alu_main.adder_output_SB_LUT4_O_4_LC.COUT
Info:  0.0 38.2    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[9] budget 0.000000 ns (17,16) -> (17,16)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_3_LC.CIN
Info:  0.3 38.5  Source processor.alu_main.adder_output_SB_LUT4_O_3_LC.COUT
Info:  0.0 38.5    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[10] budget 0.000000 ns (17,16) -> (17,16)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_2_LC.CIN
Info:  0.3 38.7  Source processor.alu_main.adder_output_SB_LUT4_O_2_LC.COUT
Info:  0.0 38.7    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[11] budget 0.000000 ns (17,16) -> (17,16)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_1_LC.CIN
Info:  0.3 39.0  Source processor.alu_main.adder_output_SB_LUT4_O_1_LC.COUT
Info:  0.0 39.0    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[12] budget 0.000000 ns (17,16) -> (17,16)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_LC.CIN
Info:  0.3 39.3  Source processor.alu_main.adder_output_SB_LUT4_O_LC.COUT
Info:  0.0 39.3    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[13] budget 0.000000 ns (17,16) -> (17,16)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_19_LC.CIN
Info:  0.3 39.6  Source processor.alu_main.adder_output_SB_LUT4_O_19_LC.COUT
Info:  0.0 39.6    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[14] budget 0.000000 ns (17,16) -> (17,16)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_18_LC.CIN
Info:  0.3 39.8  Source processor.alu_main.adder_output_SB_LUT4_O_18_LC.COUT
Info:  0.0 39.8    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[15] budget 0.000000 ns (17,16) -> (17,16)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_20_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3 40.1  Source processor.alu_main.ALUOut_SB_LUT4_O_20_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.6 40.7    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[16] budget 0.560000 ns (17,16) -> (17,17)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_19_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.CIN
Info:  0.3 41.0  Source processor.alu_main.ALUOut_SB_LUT4_O_19_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.COUT
Info:  0.0 41.0    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[17] budget 0.000000 ns (17,17) -> (17,17)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3 41.2  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0 41.2    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[18] budget 0.000000 ns (17,17) -> (17,17)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_17_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.CIN
Info:  0.3 41.5  Source processor.alu_main.ALUOut_SB_LUT4_O_17_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.COUT
Info:  0.7 42.2    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[19] budget 0.660000 ns (17,17) -> (17,17)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_16_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.I3
Info:  0.9 43.1  Source processor.alu_main.ALUOut_SB_LUT4_O_16_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  2.3 45.4    Net processor.alu_main.ALUOut_SB_LUT4_O_16_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 budget 2.265000 ns (17,17) -> (16,17)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_16_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.I3
Info:  0.9 46.2  Source processor.alu_main.ALUOut_SB_LUT4_O_16_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  3.0 49.2    Net processor.alu_main.ALUOut_SB_LUT4_O_16_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 budget 1.932000 ns (16,17) -> (16,20)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_16_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.I3
Info:  0.9 50.1  Source processor.alu_main.ALUOut_SB_LUT4_O_16_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  3.0 53.0    Net processor.alu_main.ALUOut_SB_LUT4_O_16_I3_SB_LUT4_O_I3 budget 2.773000 ns (16,20) -> (18,24)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_16_I3_SB_LUT4_O_LC.I3
Info:  0.9 53.9  Source processor.alu_main.ALUOut_SB_LUT4_O_16_I3_SB_LUT4_O_LC.O
Info:  1.8 55.6    Net processor.alu_main.ALUOut_SB_LUT4_O_16_I3 budget 3.033000 ns (18,24) -> (18,23)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_16_LC.I3
Info:  0.9 56.5  Source processor.alu_main.ALUOut_SB_LUT4_O_16_LC.O
Info:  3.6 60.1    Net processor.alu_result[18] budget 2.221000 ns (18,23) -> (14,18)
Info:                Sink processor.lui_mux.out_SB_LUT4_O_13_LC.I1
Info:  1.2 61.3  Source processor.lui_mux.out_SB_LUT4_O_13_LC.O
Info:  1.8 63.1    Net data_addr[18] budget 4.629000 ns (14,18) -> (14,17)
Info:                Sink data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.I0
Info:  1.3 64.4  Source data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  2.8 67.2    Net data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I2 budget 4.629000 ns (14,17) -> (20,17)
Info:                Sink data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_LC.I2
Info:  1.2 68.4  Source data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8 70.2    Net data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I3 budget 4.629000 ns (20,17) -> (20,17)
Info:                Sink data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_LC.I3
Info:  0.9 71.1  Source data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_LC.O
Info:  3.5 74.6    Net data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0 budget 4.629000 ns (20,17) -> (13,19)
Info:                Sink data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_LC.I0
Info:  1.3 75.9  Source data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_LC.O
Info:  6.3 82.2    Net data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_O budget 7.311000 ns (13,19) -> (8,1)
Info:                Sink data_mem_inst.led_reg_SB_DFFE_Q_1_DFFLC.CEN
Info:  0.1 82.3  Setup data_mem_inst.led_reg_SB_DFFE_Q_1_DFFLC.CEN
Info: 25.1 ns logic, 57.1 ns routing

Info: Max frequency for clock               'clk': 14.15 MHz (PASS at 6.00 MHz)
Info: Max frequency for clock 'clk_proc_$glb_clk': 13.52 MHz (PASS at 12.00 MHz)

Info: Max delay posedge clk               -> <async>                  : 4.89 ns
Info: Max delay posedge clk               -> posedge clk_proc_$glb_clk: 62.38 ns
Info: Max delay posedge clk_proc_$glb_clk -> posedge clk              : 82.26 ns

Info: Slack histogram:
Info:  legend: * represents 7 endpoint(s)
Info:          + represents [1,7) endpoint(s)
Info: [  9350,  17054) |+
Info: [ 17054,  24758) |***+
Info: [ 24758,  32462) |**+
Info: [ 32462,  40166) |***+
Info: [ 40166,  47870) |*****************+
Info: [ 47870,  55574) |****************+
Info: [ 55574,  63278) |*************+
Info: [ 63278,  70982) |******************************************************+
Info: [ 70982,  78686) |************************************************************ 
Info: [ 78686,  86390) |**************************+
Info: [ 86390,  94094) |+
Info: [ 94094, 101798) |*+
Info: [101798, 109502) |+
Info: [109502, 117206) |*+
Info: [117206, 124910) |*+
Info: [124910, 132614) | 
Info: [132614, 140318) |****+
Info: [140318, 148022) |******************+
Info: [148022, 155726) |*******************+
Info: [155726, 163430) |**************************+
