# Learn Verilog/SystemVerilog/HDL!

```verilog
a   ┬ and           ┐
b   ┘               ├ or -  z
c   ┬ xor   ┬ and   ┘
d   ┘       │
e          ○┘
```
