<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › media › video › cx18 › cx18-scb.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>cx18-scb.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> *  cx18 System Control Block initialization</span>
<span class="cm"> *</span>
<span class="cm"> *  Copyright (C) 2007  Hans Verkuil &lt;hverkuil@xs4all.nl&gt;</span>
<span class="cm"> *  Copyright (C) 2008  Andy Walls &lt;awalls@md.metrocast.net&gt;</span>
<span class="cm"> *</span>
<span class="cm"> *  This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> *  it under the terms of the GNU General Public License as published by</span>
<span class="cm"> *  the Free Software Foundation; either version 2 of the License, or</span>
<span class="cm"> *  (at your option) any later version.</span>
<span class="cm"> *</span>
<span class="cm"> *  This program is distributed in the hope that it will be useful,</span>
<span class="cm"> *  but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> *  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<span class="cm"> *  GNU General Public License for more details.</span>
<span class="cm"> *</span>
<span class="cm"> *  You should have received a copy of the GNU General Public License</span>
<span class="cm"> *  along with this program; if not, write to the Free Software</span>
<span class="cm"> *  Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA</span>
<span class="cm"> *  02111-1307  USA</span>
<span class="cm"> */</span>

<span class="cp">#ifndef CX18_SCB_H</span>
<span class="cp">#define CX18_SCB_H</span>

<span class="cp">#include &quot;cx18-mailbox.h&quot;</span>

<span class="cm">/* NOTE: All ACK interrupts are in the SW2 register.  All non-ACK interrupts</span>
<span class="cm">   are in the SW1 register. */</span>

<span class="cp">#define IRQ_APU_TO_CPU         0x00000001</span>
<span class="cp">#define IRQ_CPU_TO_APU_ACK     0x00000001</span>
<span class="cp">#define IRQ_HPU_TO_CPU         0x00000002</span>
<span class="cp">#define IRQ_CPU_TO_HPU_ACK     0x00000002</span>
<span class="cp">#define IRQ_PPU_TO_CPU         0x00000004</span>
<span class="cp">#define IRQ_CPU_TO_PPU_ACK     0x00000004</span>
<span class="cp">#define IRQ_EPU_TO_CPU         0x00000008</span>
<span class="cp">#define IRQ_CPU_TO_EPU_ACK     0x00000008</span>

<span class="cp">#define IRQ_CPU_TO_APU         0x00000010</span>
<span class="cp">#define IRQ_APU_TO_CPU_ACK     0x00000010</span>
<span class="cp">#define IRQ_HPU_TO_APU         0x00000020</span>
<span class="cp">#define IRQ_APU_TO_HPU_ACK     0x00000020</span>
<span class="cp">#define IRQ_PPU_TO_APU         0x00000040</span>
<span class="cp">#define IRQ_APU_TO_PPU_ACK     0x00000040</span>
<span class="cp">#define IRQ_EPU_TO_APU         0x00000080</span>
<span class="cp">#define IRQ_APU_TO_EPU_ACK     0x00000080</span>

<span class="cp">#define IRQ_CPU_TO_HPU         0x00000100</span>
<span class="cp">#define IRQ_HPU_TO_CPU_ACK     0x00000100</span>
<span class="cp">#define IRQ_APU_TO_HPU         0x00000200</span>
<span class="cp">#define IRQ_HPU_TO_APU_ACK     0x00000200</span>
<span class="cp">#define IRQ_PPU_TO_HPU         0x00000400</span>
<span class="cp">#define IRQ_HPU_TO_PPU_ACK     0x00000400</span>
<span class="cp">#define IRQ_EPU_TO_HPU         0x00000800</span>
<span class="cp">#define IRQ_HPU_TO_EPU_ACK     0x00000800</span>

<span class="cp">#define IRQ_CPU_TO_PPU         0x00001000</span>
<span class="cp">#define IRQ_PPU_TO_CPU_ACK     0x00001000</span>
<span class="cp">#define IRQ_APU_TO_PPU         0x00002000</span>
<span class="cp">#define IRQ_PPU_TO_APU_ACK     0x00002000</span>
<span class="cp">#define IRQ_HPU_TO_PPU         0x00004000</span>
<span class="cp">#define IRQ_PPU_TO_HPU_ACK     0x00004000</span>
<span class="cp">#define IRQ_EPU_TO_PPU         0x00008000</span>
<span class="cp">#define IRQ_PPU_TO_EPU_ACK     0x00008000</span>

<span class="cp">#define IRQ_CPU_TO_EPU         0x00010000</span>
<span class="cp">#define IRQ_EPU_TO_CPU_ACK     0x00010000</span>
<span class="cp">#define IRQ_APU_TO_EPU         0x00020000</span>
<span class="cp">#define IRQ_EPU_TO_APU_ACK     0x00020000</span>
<span class="cp">#define IRQ_HPU_TO_EPU         0x00040000</span>
<span class="cp">#define IRQ_EPU_TO_HPU_ACK     0x00040000</span>
<span class="cp">#define IRQ_PPU_TO_EPU         0x00080000</span>
<span class="cp">#define IRQ_EPU_TO_PPU_ACK     0x00080000</span>

<span class="cp">#define SCB_OFFSET  0xDC0000</span>

<span class="cm">/* If Firmware uses fixed memory map, it shall not allocate the area</span>
<span class="cm">   between SCB_OFFSET and SCB_OFFSET+SCB_RESERVED_SIZE-1 inclusive */</span>
<span class="cp">#define SCB_RESERVED_SIZE 0x10000</span>


<span class="cm">/* This structure is used by EPU to provide memory descriptors in its memory */</span>
<span class="k">struct</span> <span class="n">cx18_mdl_ent</span> <span class="p">{</span>
    <span class="n">u32</span> <span class="n">paddr</span><span class="p">;</span>  <span class="cm">/* Physical address of a buffer segment */</span>
    <span class="n">u32</span> <span class="n">length</span><span class="p">;</span> <span class="cm">/* Length of the buffer segment */</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">cx18_scb</span> <span class="p">{</span>
	<span class="cm">/* These fields form the System Control Block which is used at boot time</span>
<span class="cm">	   for localizing the IPC data as well as the code positions for all</span>
<span class="cm">	   processors. The offsets are from the start of this struct. */</span>

	<span class="cm">/* Offset where to find the Inter-Processor Communication data */</span>
	<span class="n">u32</span> <span class="n">ipc_offset</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">reserved01</span><span class="p">[</span><span class="mi">7</span><span class="p">];</span>
	<span class="cm">/* Offset where to find the start of the CPU code */</span>
	<span class="n">u32</span> <span class="n">cpu_code_offset</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">reserved02</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>
	<span class="cm">/* Offset where to find the start of the APU code */</span>
	<span class="n">u32</span> <span class="n">apu_code_offset</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">reserved03</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>
	<span class="cm">/* Offset where to find the start of the HPU code */</span>
	<span class="n">u32</span> <span class="n">hpu_code_offset</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">reserved04</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>
	<span class="cm">/* Offset where to find the start of the PPU code */</span>
	<span class="n">u32</span> <span class="n">ppu_code_offset</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">reserved05</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>

	<span class="cm">/* These fields form Inter-Processor Communication data which is used</span>
<span class="cm">	   by all processors to locate the information needed for communicating</span>
<span class="cm">	   with other processors */</span>

	<span class="cm">/* Fields for CPU: */</span>

	<span class="cm">/* bit 0: 1/0 processor ready/not ready. Set other bits to 0. */</span>
	<span class="n">u32</span> <span class="n">cpu_state</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">reserved1</span><span class="p">[</span><span class="mi">7</span><span class="p">];</span>
	<span class="cm">/* Offset to the mailbox used for sending commands from APU to CPU */</span>
	<span class="n">u32</span> <span class="n">apu2cpu_mb_offset</span><span class="p">;</span>
	<span class="cm">/* Value to write to register SW1 register set (0xC7003100) after the</span>
<span class="cm">	   command is ready */</span>
	<span class="n">u32</span> <span class="n">apu2cpu_irq</span><span class="p">;</span>
	<span class="cm">/* Value to write to register SW2 register set (0xC7003140) after the</span>
<span class="cm">	   command is cleared */</span>
	<span class="n">u32</span> <span class="n">cpu2apu_irq_ack</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">reserved2</span><span class="p">[</span><span class="mi">13</span><span class="p">];</span>

	<span class="n">u32</span> <span class="n">hpu2cpu_mb_offset</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">hpu2cpu_irq</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">cpu2hpu_irq_ack</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">reserved3</span><span class="p">[</span><span class="mi">13</span><span class="p">];</span>

	<span class="n">u32</span> <span class="n">ppu2cpu_mb_offset</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">ppu2cpu_irq</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">cpu2ppu_irq_ack</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">reserved4</span><span class="p">[</span><span class="mi">13</span><span class="p">];</span>

	<span class="n">u32</span> <span class="n">epu2cpu_mb_offset</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">epu2cpu_irq</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">cpu2epu_irq_ack</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">reserved5</span><span class="p">[</span><span class="mi">13</span><span class="p">];</span>
	<span class="n">u32</span> <span class="n">reserved6</span><span class="p">[</span><span class="mi">8</span><span class="p">];</span>

	<span class="cm">/* Fields for APU: */</span>

	<span class="n">u32</span> <span class="n">apu_state</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">reserved11</span><span class="p">[</span><span class="mi">7</span><span class="p">];</span>
	<span class="n">u32</span> <span class="n">cpu2apu_mb_offset</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">cpu2apu_irq</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">apu2cpu_irq_ack</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">reserved12</span><span class="p">[</span><span class="mi">13</span><span class="p">];</span>

	<span class="n">u32</span> <span class="n">hpu2apu_mb_offset</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">hpu2apu_irq</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">apu2hpu_irq_ack</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">reserved13</span><span class="p">[</span><span class="mi">13</span><span class="p">];</span>

	<span class="n">u32</span> <span class="n">ppu2apu_mb_offset</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">ppu2apu_irq</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">apu2ppu_irq_ack</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">reserved14</span><span class="p">[</span><span class="mi">13</span><span class="p">];</span>

	<span class="n">u32</span> <span class="n">epu2apu_mb_offset</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">epu2apu_irq</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">apu2epu_irq_ack</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">reserved15</span><span class="p">[</span><span class="mi">13</span><span class="p">];</span>
	<span class="n">u32</span> <span class="n">reserved16</span><span class="p">[</span><span class="mi">8</span><span class="p">];</span>

	<span class="cm">/* Fields for HPU: */</span>

	<span class="n">u32</span> <span class="n">hpu_state</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">reserved21</span><span class="p">[</span><span class="mi">7</span><span class="p">];</span>
	<span class="n">u32</span> <span class="n">cpu2hpu_mb_offset</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">cpu2hpu_irq</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">hpu2cpu_irq_ack</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">reserved22</span><span class="p">[</span><span class="mi">13</span><span class="p">];</span>

	<span class="n">u32</span> <span class="n">apu2hpu_mb_offset</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">apu2hpu_irq</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">hpu2apu_irq_ack</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">reserved23</span><span class="p">[</span><span class="mi">13</span><span class="p">];</span>

	<span class="n">u32</span> <span class="n">ppu2hpu_mb_offset</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">ppu2hpu_irq</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">hpu2ppu_irq_ack</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">reserved24</span><span class="p">[</span><span class="mi">13</span><span class="p">];</span>

	<span class="n">u32</span> <span class="n">epu2hpu_mb_offset</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">epu2hpu_irq</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">hpu2epu_irq_ack</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">reserved25</span><span class="p">[</span><span class="mi">13</span><span class="p">];</span>
	<span class="n">u32</span> <span class="n">reserved26</span><span class="p">[</span><span class="mi">8</span><span class="p">];</span>

	<span class="cm">/* Fields for PPU: */</span>

	<span class="n">u32</span> <span class="n">ppu_state</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">reserved31</span><span class="p">[</span><span class="mi">7</span><span class="p">];</span>
	<span class="n">u32</span> <span class="n">cpu2ppu_mb_offset</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">cpu2ppu_irq</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">ppu2cpu_irq_ack</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">reserved32</span><span class="p">[</span><span class="mi">13</span><span class="p">];</span>

	<span class="n">u32</span> <span class="n">apu2ppu_mb_offset</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">apu2ppu_irq</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">ppu2apu_irq_ack</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">reserved33</span><span class="p">[</span><span class="mi">13</span><span class="p">];</span>

	<span class="n">u32</span> <span class="n">hpu2ppu_mb_offset</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">hpu2ppu_irq</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">ppu2hpu_irq_ack</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">reserved34</span><span class="p">[</span><span class="mi">13</span><span class="p">];</span>

	<span class="n">u32</span> <span class="n">epu2ppu_mb_offset</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">epu2ppu_irq</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">ppu2epu_irq_ack</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">reserved35</span><span class="p">[</span><span class="mi">13</span><span class="p">];</span>
	<span class="n">u32</span> <span class="n">reserved36</span><span class="p">[</span><span class="mi">8</span><span class="p">];</span>

	<span class="cm">/* Fields for EPU: */</span>

	<span class="n">u32</span> <span class="n">epu_state</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">reserved41</span><span class="p">[</span><span class="mi">7</span><span class="p">];</span>
	<span class="n">u32</span> <span class="n">cpu2epu_mb_offset</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">cpu2epu_irq</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">epu2cpu_irq_ack</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">reserved42</span><span class="p">[</span><span class="mi">13</span><span class="p">];</span>

	<span class="n">u32</span> <span class="n">apu2epu_mb_offset</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">apu2epu_irq</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">epu2apu_irq_ack</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">reserved43</span><span class="p">[</span><span class="mi">13</span><span class="p">];</span>

	<span class="n">u32</span> <span class="n">hpu2epu_mb_offset</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">hpu2epu_irq</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">epu2hpu_irq_ack</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">reserved44</span><span class="p">[</span><span class="mi">13</span><span class="p">];</span>

	<span class="n">u32</span> <span class="n">ppu2epu_mb_offset</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">ppu2epu_irq</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">epu2ppu_irq_ack</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">reserved45</span><span class="p">[</span><span class="mi">13</span><span class="p">];</span>
	<span class="n">u32</span> <span class="n">reserved46</span><span class="p">[</span><span class="mi">8</span><span class="p">];</span>

	<span class="n">u32</span> <span class="n">semaphores</span><span class="p">[</span><span class="mi">8</span><span class="p">];</span>  <span class="cm">/* Semaphores */</span>

	<span class="n">u32</span> <span class="n">reserved50</span><span class="p">[</span><span class="mi">32</span><span class="p">];</span> <span class="cm">/* Reserved for future use */</span>

	<span class="k">struct</span> <span class="n">cx18_mailbox</span>  <span class="n">apu2cpu_mb</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cx18_mailbox</span>  <span class="n">hpu2cpu_mb</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cx18_mailbox</span>  <span class="n">ppu2cpu_mb</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cx18_mailbox</span>  <span class="n">epu2cpu_mb</span><span class="p">;</span>

	<span class="k">struct</span> <span class="n">cx18_mailbox</span>  <span class="n">cpu2apu_mb</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cx18_mailbox</span>  <span class="n">hpu2apu_mb</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cx18_mailbox</span>  <span class="n">ppu2apu_mb</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cx18_mailbox</span>  <span class="n">epu2apu_mb</span><span class="p">;</span>

	<span class="k">struct</span> <span class="n">cx18_mailbox</span>  <span class="n">cpu2hpu_mb</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cx18_mailbox</span>  <span class="n">apu2hpu_mb</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cx18_mailbox</span>  <span class="n">ppu2hpu_mb</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cx18_mailbox</span>  <span class="n">epu2hpu_mb</span><span class="p">;</span>

	<span class="k">struct</span> <span class="n">cx18_mailbox</span>  <span class="n">cpu2ppu_mb</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cx18_mailbox</span>  <span class="n">apu2ppu_mb</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cx18_mailbox</span>  <span class="n">hpu2ppu_mb</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cx18_mailbox</span>  <span class="n">epu2ppu_mb</span><span class="p">;</span>

	<span class="k">struct</span> <span class="n">cx18_mailbox</span>  <span class="n">cpu2epu_mb</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cx18_mailbox</span>  <span class="n">apu2epu_mb</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cx18_mailbox</span>  <span class="n">hpu2epu_mb</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cx18_mailbox</span>  <span class="n">ppu2epu_mb</span><span class="p">;</span>

	<span class="k">struct</span> <span class="n">cx18_mdl_ack</span>  <span class="n">cpu_mdl_ack</span><span class="p">[</span><span class="n">CX18_MAX_STREAMS</span><span class="p">][</span><span class="n">CX18_MAX_MDL_ACKS</span><span class="p">];</span>
	<span class="k">struct</span> <span class="n">cx18_mdl_ent</span>  <span class="n">cpu_mdl</span><span class="p">[</span><span class="mi">1</span><span class="p">];</span>
<span class="p">};</span>

<span class="kt">void</span> <span class="n">cx18_init_scb</span><span class="p">(</span><span class="k">struct</span> <span class="n">cx18</span> <span class="o">*</span><span class="n">cx</span><span class="p">);</span>

<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
