//===- TableGen'erated file -------------------------------------*- C++ -*-===//
//
// DAG Instruction Selector for the ARM target
//
// Automatically generated file, do not edit!
//
//===----------------------------------------------------------------------===//

// *** NOTE: This file is #included into the middle of the target
// *** instruction selector class.  These functions are really methods.

// The main instruction selector code.
SDNode *SelectCode(SDNode *N) {
  // Some target values are emitted as 2 bytes, TARGET_VAL handles
  // this.
  #define TARGET_VAL(X) X & 255, unsigned(X) >> 8
  static const unsigned char MatcherTable[] = {
/*0*/     OPC_SwitchOpcode /*159 cases */, 83|128,84/*10835*/,  TARGET_VAL(ISD::ADD),// ->10840
/*5*/       OPC_Scope, 83, /*->90*/ // 63 children in Scope
/*7*/         OPC_RecordChild0, // #0 = $acc
/*8*/         OPC_MoveChild, 1,
/*10*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*13*/        OPC_MoveChild, 0,
/*15*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*18*/        OPC_MoveChild, 0,
/*20*/        OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*23*/        OPC_RecordChild0, // #1 = $a
/*24*/        OPC_MoveChild, 1,
/*26*/        OPC_CheckInteger, 16, 
/*28*/        OPC_CheckType, MVT::i32,
/*30*/        OPC_MoveParent,
/*31*/        OPC_MoveParent,
/*32*/        OPC_MoveChild, 1,
/*34*/        OPC_CheckInteger, 16, 
/*36*/        OPC_CheckType, MVT::i32,
/*38*/        OPC_MoveParent,
/*39*/        OPC_MoveParent,
/*40*/        OPC_MoveChild, 1,
/*42*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*45*/        OPC_MoveChild, 0,
/*47*/        OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*50*/        OPC_RecordChild0, // #2 = $b
/*51*/        OPC_MoveChild, 1,
/*53*/        OPC_CheckInteger, 16, 
/*55*/        OPC_CheckType, MVT::i32,
/*57*/        OPC_MoveParent,
/*58*/        OPC_MoveParent,
/*59*/        OPC_MoveChild, 1,
/*61*/        OPC_CheckInteger, 16, 
/*63*/        OPC_CheckType, MVT::i32,
/*65*/        OPC_MoveParent,
/*66*/        OPC_MoveParent,
/*67*/        OPC_MoveParent,
/*68*/        OPC_CheckType, MVT::i32,
/*70*/        OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*72*/        OPC_EmitInteger, MVT::i32, 14, 
/*75*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78*/        OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABB), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
              // Src: (add:i32 GPR:i32:$acc, (mul:i32 (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32), (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32))) - Complexity = 38
              // Dst: (SMLABB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*90*/      /*Scope*/ 83, /*->174*/
/*91*/        OPC_MoveChild, 0,
/*93*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*96*/        OPC_MoveChild, 0,
/*98*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*101*/       OPC_MoveChild, 0,
/*103*/       OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*106*/       OPC_RecordChild0, // #0 = $a
/*107*/       OPC_MoveChild, 1,
/*109*/       OPC_CheckInteger, 16, 
/*111*/       OPC_CheckType, MVT::i32,
/*113*/       OPC_MoveParent,
/*114*/       OPC_MoveParent,
/*115*/       OPC_MoveChild, 1,
/*117*/       OPC_CheckInteger, 16, 
/*119*/       OPC_CheckType, MVT::i32,
/*121*/       OPC_MoveParent,
/*122*/       OPC_MoveParent,
/*123*/       OPC_MoveChild, 1,
/*125*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*128*/       OPC_MoveChild, 0,
/*130*/       OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*133*/       OPC_RecordChild0, // #1 = $b
/*134*/       OPC_MoveChild, 1,
/*136*/       OPC_CheckInteger, 16, 
/*138*/       OPC_CheckType, MVT::i32,
/*140*/       OPC_MoveParent,
/*141*/       OPC_MoveParent,
/*142*/       OPC_MoveChild, 1,
/*144*/       OPC_CheckInteger, 16, 
/*146*/       OPC_CheckType, MVT::i32,
/*148*/       OPC_MoveParent,
/*149*/       OPC_MoveParent,
/*150*/       OPC_MoveParent,
/*151*/       OPC_RecordChild1, // #2 = $acc
/*152*/       OPC_CheckType, MVT::i32,
/*154*/       OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*156*/       OPC_EmitInteger, MVT::i32, 14, 
/*159*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*162*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABB), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
              // Src: (add:i32 (mul:i32 (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32), (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32)), GPR:i32:$acc) - Complexity = 38
              // Dst: (SMLABB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*174*/     /*Scope*/ 79|128,1/*207*/, /*->383*/
/*176*/       OPC_RecordChild0, // #0 = $Rn
/*177*/       OPC_MoveChild, 1,
/*179*/       OPC_Scope, 49, /*->230*/ // 4 children in Scope
/*181*/         OPC_CheckAndImm, 127|128,1/*255*/, 
/*184*/         OPC_MoveChild, 0,
/*186*/         OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*189*/         OPC_RecordChild0, // #1 = $Rm
/*190*/         OPC_RecordChild1, // #2 = $rot
/*191*/         OPC_MoveChild, 1,
/*193*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*196*/         OPC_CheckPredicate, 0, // Predicate_rot_imm
/*198*/         OPC_CheckType, MVT::i32,
/*200*/         OPC_MoveParent,
/*201*/         OPC_MoveParent,
/*202*/         OPC_MoveParent,
/*203*/         OPC_CheckType, MVT::i32,
/*205*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*207*/         OPC_EmitConvertToTarget, 2,
/*209*/         OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*212*/         OPC_EmitInteger, MVT::i32, 14, 
/*215*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*218*/         OPC_MorphNodeTo, TARGET_VAL(ARM::UXTAB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                // Src: (add:i32 GPR:i32:$Rn, (and:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32)) - Complexity = 34
                // Dst: (UXTAB:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*230*/       /*Scope*/ 50, /*->281*/
/*231*/         OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*235*/         OPC_MoveChild, 0,
/*237*/         OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*240*/         OPC_RecordChild0, // #1 = $Rm
/*241*/         OPC_RecordChild1, // #2 = $rot
/*242*/         OPC_MoveChild, 1,
/*244*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*247*/         OPC_CheckPredicate, 0, // Predicate_rot_imm
/*249*/         OPC_CheckType, MVT::i32,
/*251*/         OPC_MoveParent,
/*252*/         OPC_MoveParent,
/*253*/         OPC_MoveParent,
/*254*/         OPC_CheckType, MVT::i32,
/*256*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*258*/         OPC_EmitConvertToTarget, 2,
/*260*/         OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*263*/         OPC_EmitInteger, MVT::i32, 14, 
/*266*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*269*/         OPC_MorphNodeTo, TARGET_VAL(ARM::UXTAH), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                // Src: (add:i32 GPR:i32:$Rn, (and:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 65535:i32)) - Complexity = 34
                // Dst: (UXTAH:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*281*/       /*Scope*/ 49, /*->331*/
/*282*/         OPC_CheckAndImm, 127|128,1/*255*/, 
/*285*/         OPC_MoveChild, 0,
/*287*/         OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*290*/         OPC_RecordChild0, // #1 = $Rm
/*291*/         OPC_RecordChild1, // #2 = $rot
/*292*/         OPC_MoveChild, 1,
/*294*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*297*/         OPC_CheckPredicate, 0, // Predicate_rot_imm
/*299*/         OPC_CheckType, MVT::i32,
/*301*/         OPC_MoveParent,
/*302*/         OPC_MoveParent,
/*303*/         OPC_MoveParent,
/*304*/         OPC_CheckType, MVT::i32,
/*306*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*308*/         OPC_EmitConvertToTarget, 2,
/*310*/         OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*313*/         OPC_EmitInteger, MVT::i32, 14, 
/*316*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*319*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                // Src: (add:i32 rGPR:i32:$Rn, (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32)) - Complexity = 34
                // Dst: (t2UXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*331*/       /*Scope*/ 50, /*->382*/
/*332*/         OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*336*/         OPC_MoveChild, 0,
/*338*/         OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*341*/         OPC_RecordChild0, // #1 = $Rm
/*342*/         OPC_RecordChild1, // #2 = $rot
/*343*/         OPC_MoveChild, 1,
/*345*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*348*/         OPC_CheckPredicate, 0, // Predicate_rot_imm
/*350*/         OPC_CheckType, MVT::i32,
/*352*/         OPC_MoveParent,
/*353*/         OPC_MoveParent,
/*354*/         OPC_MoveParent,
/*355*/         OPC_CheckType, MVT::i32,
/*357*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*359*/         OPC_EmitConvertToTarget, 2,
/*361*/         OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*364*/         OPC_EmitInteger, MVT::i32, 14, 
/*367*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*370*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAH), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                // Src: (add:i32 rGPR:i32:$Rn, (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 65535:i32)) - Complexity = 34
                // Dst: (t2UXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*382*/       0, /*End of Scope*/
/*383*/     /*Scope*/ 82|128,1/*210*/, /*->595*/
/*385*/       OPC_MoveChild, 0,
/*387*/       OPC_Scope, 50, /*->439*/ // 4 children in Scope
/*389*/         OPC_CheckAndImm, 127|128,1/*255*/, 
/*392*/         OPC_MoveChild, 0,
/*394*/         OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*397*/         OPC_RecordChild0, // #0 = $Rm
/*398*/         OPC_RecordChild1, // #1 = $rot
/*399*/         OPC_MoveChild, 1,
/*401*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*404*/         OPC_CheckPredicate, 0, // Predicate_rot_imm
/*406*/         OPC_CheckType, MVT::i32,
/*408*/         OPC_MoveParent,
/*409*/         OPC_MoveParent,
/*410*/         OPC_MoveParent,
/*411*/         OPC_RecordChild1, // #2 = $Rn
/*412*/         OPC_CheckType, MVT::i32,
/*414*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*416*/         OPC_EmitConvertToTarget, 1,
/*418*/         OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*421*/         OPC_EmitInteger, MVT::i32, 14, 
/*424*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*427*/         OPC_MorphNodeTo, TARGET_VAL(ARM::UXTAB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                // Src: (add:i32 (and:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32), GPR:i32:$Rn) - Complexity = 34
                // Dst: (UXTAB:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*439*/       /*Scope*/ 51, /*->491*/
/*440*/         OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*444*/         OPC_MoveChild, 0,
/*446*/         OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*449*/         OPC_RecordChild0, // #0 = $Rm
/*450*/         OPC_RecordChild1, // #1 = $rot
/*451*/         OPC_MoveChild, 1,
/*453*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*456*/         OPC_CheckPredicate, 0, // Predicate_rot_imm
/*458*/         OPC_CheckType, MVT::i32,
/*460*/         OPC_MoveParent,
/*461*/         OPC_MoveParent,
/*462*/         OPC_MoveParent,
/*463*/         OPC_RecordChild1, // #2 = $Rn
/*464*/         OPC_CheckType, MVT::i32,
/*466*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*468*/         OPC_EmitConvertToTarget, 1,
/*470*/         OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*473*/         OPC_EmitInteger, MVT::i32, 14, 
/*476*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*479*/         OPC_MorphNodeTo, TARGET_VAL(ARM::UXTAH), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                // Src: (add:i32 (and:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 65535:i32), GPR:i32:$Rn) - Complexity = 34
                // Dst: (UXTAH:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*491*/       /*Scope*/ 50, /*->542*/
/*492*/         OPC_CheckAndImm, 127|128,1/*255*/, 
/*495*/         OPC_MoveChild, 0,
/*497*/         OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*500*/         OPC_RecordChild0, // #0 = $Rm
/*501*/         OPC_RecordChild1, // #1 = $rot
/*502*/         OPC_MoveChild, 1,
/*504*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*507*/         OPC_CheckPredicate, 0, // Predicate_rot_imm
/*509*/         OPC_CheckType, MVT::i32,
/*511*/         OPC_MoveParent,
/*512*/         OPC_MoveParent,
/*513*/         OPC_MoveParent,
/*514*/         OPC_RecordChild1, // #2 = $Rn
/*515*/         OPC_CheckType, MVT::i32,
/*517*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*519*/         OPC_EmitConvertToTarget, 1,
/*521*/         OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*524*/         OPC_EmitInteger, MVT::i32, 14, 
/*527*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*530*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                // Src: (add:i32 (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32), rGPR:i32:$Rn) - Complexity = 34
                // Dst: (t2UXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*542*/       /*Scope*/ 51, /*->594*/
/*543*/         OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*547*/         OPC_MoveChild, 0,
/*549*/         OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*552*/         OPC_RecordChild0, // #0 = $Rm
/*553*/         OPC_RecordChild1, // #1 = $rot
/*554*/         OPC_MoveChild, 1,
/*556*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*559*/         OPC_CheckPredicate, 0, // Predicate_rot_imm
/*561*/         OPC_CheckType, MVT::i32,
/*563*/         OPC_MoveParent,
/*564*/         OPC_MoveParent,
/*565*/         OPC_MoveParent,
/*566*/         OPC_RecordChild1, // #2 = $Rn
/*567*/         OPC_CheckType, MVT::i32,
/*569*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*571*/         OPC_EmitConvertToTarget, 1,
/*573*/         OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*576*/         OPC_EmitInteger, MVT::i32, 14, 
/*579*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*582*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAH), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                // Src: (add:i32 (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 65535:i32), rGPR:i32:$Rn) - Complexity = 34
                // Dst: (t2UXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*594*/       0, /*End of Scope*/
/*595*/     /*Scope*/ 74|128,1/*202*/, /*->799*/
/*597*/       OPC_RecordChild0, // #0 = $acc
/*598*/       OPC_MoveChild, 1,
/*600*/       OPC_SwitchOpcode /*2 cases */, 127,  TARGET_VAL(ISD::MUL),// ->731
/*604*/         OPC_MoveChild, 0,
/*606*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*609*/         OPC_Scope, 59, /*->670*/ // 2 children in Scope
/*611*/           OPC_MoveChild, 0,
/*613*/           OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*616*/           OPC_RecordChild0, // #1 = $a
/*617*/           OPC_MoveChild, 1,
/*619*/           OPC_CheckInteger, 16, 
/*621*/           OPC_CheckType, MVT::i32,
/*623*/           OPC_MoveParent,
/*624*/           OPC_MoveParent,
/*625*/           OPC_MoveChild, 1,
/*627*/           OPC_CheckInteger, 16, 
/*629*/           OPC_CheckType, MVT::i32,
/*631*/           OPC_MoveParent,
/*632*/           OPC_MoveParent,
/*633*/           OPC_MoveChild, 1,
/*635*/           OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*638*/           OPC_RecordChild0, // #2 = $b
/*639*/           OPC_MoveChild, 1,
/*641*/           OPC_CheckInteger, 16, 
/*643*/           OPC_CheckType, MVT::i32,
/*645*/           OPC_MoveParent,
/*646*/           OPC_MoveParent,
/*647*/           OPC_MoveParent,
/*648*/           OPC_CheckType, MVT::i32,
/*650*/           OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*652*/           OPC_EmitInteger, MVT::i32, 14, 
/*655*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*658*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 GPR:i32:$acc, (mul:i32 (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32), (sra:i32 GPR:i32:$b, 16:i32))) - Complexity = 30
                  // Dst: (SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*670*/         /*Scope*/ 59, /*->730*/
/*671*/           OPC_RecordChild0, // #1 = $a
/*672*/           OPC_MoveChild, 1,
/*674*/           OPC_CheckInteger, 16, 
/*676*/           OPC_CheckType, MVT::i32,
/*678*/           OPC_MoveParent,
/*679*/           OPC_MoveParent,
/*680*/           OPC_MoveChild, 1,
/*682*/           OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*685*/           OPC_MoveChild, 0,
/*687*/           OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*690*/           OPC_RecordChild0, // #2 = $b
/*691*/           OPC_MoveChild, 1,
/*693*/           OPC_CheckInteger, 16, 
/*695*/           OPC_CheckType, MVT::i32,
/*697*/           OPC_MoveParent,
/*698*/           OPC_MoveParent,
/*699*/           OPC_MoveChild, 1,
/*701*/           OPC_CheckInteger, 16, 
/*703*/           OPC_CheckType, MVT::i32,
/*705*/           OPC_MoveParent,
/*706*/           OPC_MoveParent,
/*707*/           OPC_MoveParent,
/*708*/           OPC_CheckType, MVT::i32,
/*710*/           OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*712*/           OPC_EmitInteger, MVT::i32, 14, 
/*715*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*718*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SMLATB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 GPR:i32:$acc, (mul:i32 (sra:i32 GPR:i32:$a, 16:i32), (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32))) - Complexity = 30
                  // Dst: (SMLATB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*730*/         0, /*End of Scope*/
              /*SwitchOpcode*/ 64,  TARGET_VAL(ISD::SRA),// ->798
/*734*/         OPC_MoveChild, 0,
/*736*/         OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*739*/         OPC_RecordChild0, // #1 = $a
/*740*/         OPC_MoveChild, 1,
/*742*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*745*/         OPC_MoveChild, 0,
/*747*/         OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*750*/         OPC_RecordChild0, // #2 = $b
/*751*/         OPC_MoveChild, 1,
/*753*/         OPC_CheckInteger, 16, 
/*755*/         OPC_CheckType, MVT::i32,
/*757*/         OPC_MoveParent,
/*758*/         OPC_MoveParent,
/*759*/         OPC_MoveChild, 1,
/*761*/         OPC_CheckInteger, 16, 
/*763*/         OPC_CheckType, MVT::i32,
/*765*/         OPC_MoveParent,
/*766*/         OPC_MoveParent,
/*767*/         OPC_MoveParent,
/*768*/         OPC_MoveChild, 1,
/*770*/         OPC_CheckInteger, 16, 
/*772*/         OPC_CheckType, MVT::i32,
/*774*/         OPC_MoveParent,
/*775*/         OPC_MoveParent,
/*776*/         OPC_CheckType, MVT::i32,
/*778*/         OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*780*/         OPC_EmitInteger, MVT::i32, 14, 
/*783*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*786*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                // Src: (add:i32 GPR:i32:$acc, (sra:i32 (mul:i32 GPR:i32:$a, (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32)), 16:i32)) - Complexity = 30
                // Dst: (SMLAWB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
              0, // EndSwitchOpcode
/*799*/     /*Scope*/ 6|128,1/*134*/, /*->935*/
/*801*/       OPC_MoveChild, 0,
/*803*/       OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*806*/       OPC_MoveChild, 0,
/*808*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*811*/       OPC_Scope, 60, /*->873*/ // 2 children in Scope
/*813*/         OPC_MoveChild, 0,
/*815*/         OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*818*/         OPC_RecordChild0, // #0 = $a
/*819*/         OPC_MoveChild, 1,
/*821*/         OPC_CheckInteger, 16, 
/*823*/         OPC_CheckType, MVT::i32,
/*825*/         OPC_MoveParent,
/*826*/         OPC_MoveParent,
/*827*/         OPC_MoveChild, 1,
/*829*/         OPC_CheckInteger, 16, 
/*831*/         OPC_CheckType, MVT::i32,
/*833*/         OPC_MoveParent,
/*834*/         OPC_MoveParent,
/*835*/         OPC_MoveChild, 1,
/*837*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*840*/         OPC_RecordChild0, // #1 = $b
/*841*/         OPC_MoveChild, 1,
/*843*/         OPC_CheckInteger, 16, 
/*845*/         OPC_CheckType, MVT::i32,
/*847*/         OPC_MoveParent,
/*848*/         OPC_MoveParent,
/*849*/         OPC_MoveParent,
/*850*/         OPC_RecordChild1, // #2 = $acc
/*851*/         OPC_CheckType, MVT::i32,
/*853*/         OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*855*/         OPC_EmitInteger, MVT::i32, 14, 
/*858*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*861*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32), (sra:i32 GPR:i32:$b, 16:i32)), GPR:i32:$acc) - Complexity = 30
                // Dst: (SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*873*/       /*Scope*/ 60, /*->934*/
/*874*/         OPC_RecordChild0, // #0 = $b
/*875*/         OPC_MoveChild, 1,
/*877*/         OPC_CheckInteger, 16, 
/*879*/         OPC_CheckType, MVT::i32,
/*881*/         OPC_MoveParent,
/*882*/         OPC_MoveParent,
/*883*/         OPC_MoveChild, 1,
/*885*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*888*/         OPC_MoveChild, 0,
/*890*/         OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*893*/         OPC_RecordChild0, // #1 = $a
/*894*/         OPC_MoveChild, 1,
/*896*/         OPC_CheckInteger, 16, 
/*898*/         OPC_CheckType, MVT::i32,
/*900*/         OPC_MoveParent,
/*901*/         OPC_MoveParent,
/*902*/         OPC_MoveChild, 1,
/*904*/         OPC_CheckInteger, 16, 
/*906*/         OPC_CheckType, MVT::i32,
/*908*/         OPC_MoveParent,
/*909*/         OPC_MoveParent,
/*910*/         OPC_MoveParent,
/*911*/         OPC_RecordChild1, // #2 = $acc
/*912*/         OPC_CheckType, MVT::i32,
/*914*/         OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*916*/         OPC_EmitInteger, MVT::i32, 14, 
/*919*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*922*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sra:i32 GPR:i32:$b, 16:i32), (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32)), GPR:i32:$acc) - Complexity = 30
                // Dst: (SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*934*/       0, /*End of Scope*/
/*935*/     /*Scope*/ 70, /*->1006*/
/*936*/       OPC_RecordChild0, // #0 = $acc
/*937*/       OPC_MoveChild, 1,
/*939*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*942*/       OPC_MoveChild, 0,
/*944*/       OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*947*/       OPC_MoveChild, 0,
/*949*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*952*/       OPC_MoveChild, 0,
/*954*/       OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*957*/       OPC_RecordChild0, // #1 = $b
/*958*/       OPC_MoveChild, 1,
/*960*/       OPC_CheckInteger, 16, 
/*962*/       OPC_CheckType, MVT::i32,
/*964*/       OPC_MoveParent,
/*965*/       OPC_MoveParent,
/*966*/       OPC_MoveChild, 1,
/*968*/       OPC_CheckInteger, 16, 
/*970*/       OPC_CheckType, MVT::i32,
/*972*/       OPC_MoveParent,
/*973*/       OPC_MoveParent,
/*974*/       OPC_RecordChild1, // #2 = $a
/*975*/       OPC_MoveParent,
/*976*/       OPC_MoveChild, 1,
/*978*/       OPC_CheckInteger, 16, 
/*980*/       OPC_CheckType, MVT::i32,
/*982*/       OPC_MoveParent,
/*983*/       OPC_MoveParent,
/*984*/       OPC_CheckType, MVT::i32,
/*986*/       OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*988*/       OPC_EmitInteger, MVT::i32, 14, 
/*991*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*994*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
              // Src: (add:i32 GPR:i32:$acc, (sra:i32 (mul:i32 (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32), GPR:i32:$a), 16:i32)) - Complexity = 30
              // Dst: (SMLAWB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*1006*/    /*Scope*/ 6|128,1/*134*/, /*->1142*/
/*1008*/      OPC_MoveChild, 0,
/*1010*/      OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1013*/      OPC_MoveChild, 0,
/*1015*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*1018*/      OPC_Scope, 60, /*->1080*/ // 2 children in Scope
/*1020*/        OPC_RecordChild0, // #0 = $a
/*1021*/        OPC_MoveChild, 1,
/*1023*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1026*/        OPC_MoveChild, 0,
/*1028*/        OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*1031*/        OPC_RecordChild0, // #1 = $b
/*1032*/        OPC_MoveChild, 1,
/*1034*/        OPC_CheckInteger, 16, 
/*1036*/        OPC_CheckType, MVT::i32,
/*1038*/        OPC_MoveParent,
/*1039*/        OPC_MoveParent,
/*1040*/        OPC_MoveChild, 1,
/*1042*/        OPC_CheckInteger, 16, 
/*1044*/        OPC_CheckType, MVT::i32,
/*1046*/        OPC_MoveParent,
/*1047*/        OPC_MoveParent,
/*1048*/        OPC_MoveParent,
/*1049*/        OPC_MoveChild, 1,
/*1051*/        OPC_CheckInteger, 16, 
/*1053*/        OPC_CheckType, MVT::i32,
/*1055*/        OPC_MoveParent,
/*1056*/        OPC_MoveParent,
/*1057*/        OPC_RecordChild1, // #2 = $acc
/*1058*/        OPC_CheckType, MVT::i32,
/*1060*/        OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*1062*/        OPC_EmitInteger, MVT::i32, 14, 
/*1065*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1068*/        OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (sra:i32 (mul:i32 GPR:i32:$a, (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32)), 16:i32), GPR:i32:$acc) - Complexity = 30
                // Dst: (SMLAWB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*1080*/      /*Scope*/ 60, /*->1141*/
/*1081*/        OPC_MoveChild, 0,
/*1083*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1086*/        OPC_MoveChild, 0,
/*1088*/        OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*1091*/        OPC_RecordChild0, // #0 = $b
/*1092*/        OPC_MoveChild, 1,
/*1094*/        OPC_CheckInteger, 16, 
/*1096*/        OPC_CheckType, MVT::i32,
/*1098*/        OPC_MoveParent,
/*1099*/        OPC_MoveParent,
/*1100*/        OPC_MoveChild, 1,
/*1102*/        OPC_CheckInteger, 16, 
/*1104*/        OPC_CheckType, MVT::i32,
/*1106*/        OPC_MoveParent,
/*1107*/        OPC_MoveParent,
/*1108*/        OPC_RecordChild1, // #1 = $a
/*1109*/        OPC_MoveParent,
/*1110*/        OPC_MoveChild, 1,
/*1112*/        OPC_CheckInteger, 16, 
/*1114*/        OPC_CheckType, MVT::i32,
/*1116*/        OPC_MoveParent,
/*1117*/        OPC_MoveParent,
/*1118*/        OPC_RecordChild1, // #2 = $acc
/*1119*/        OPC_CheckType, MVT::i32,
/*1121*/        OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*1123*/        OPC_EmitInteger, MVT::i32, 14, 
/*1126*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1129*/        OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (sra:i32 (mul:i32 (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32), GPR:i32:$a), 16:i32), GPR:i32:$acc) - Complexity = 30
                // Dst: (SMLAWB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*1141*/      0, /*End of Scope*/
/*1142*/    /*Scope*/ 3|128,1/*131*/, /*->1275*/
/*1144*/      OPC_RecordChild0, // #0 = $Rn
/*1145*/      OPC_MoveChild, 1,
/*1147*/      OPC_Scope, 30, /*->1179*/ // 4 children in Scope
/*1149*/        OPC_CheckAndImm, 127|128,1/*255*/, 
/*1152*/        OPC_RecordChild0, // #1 = $Rm
/*1153*/        OPC_MoveParent,
/*1154*/        OPC_CheckType, MVT::i32,
/*1156*/        OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*1158*/        OPC_EmitInteger, MVT::i32, 0, 
/*1161*/        OPC_EmitInteger, MVT::i32, 14, 
/*1164*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1167*/        OPC_MorphNodeTo, TARGET_VAL(ARM::UXTAB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 GPR:i32:$Rn, (and:i32 GPR:i32:$Rm, 255:i32)) - Complexity = 27
                // Dst: (UXTAB:i32 GPR:i32:$Rn, GPR:i32:$Rm, 0:i32)
/*1179*/      /*Scope*/ 31, /*->1211*/
/*1180*/        OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*1184*/        OPC_RecordChild0, // #1 = $Rm
/*1185*/        OPC_MoveParent,
/*1186*/        OPC_CheckType, MVT::i32,
/*1188*/        OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*1190*/        OPC_EmitInteger, MVT::i32, 0, 
/*1193*/        OPC_EmitInteger, MVT::i32, 14, 
/*1196*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1199*/        OPC_MorphNodeTo, TARGET_VAL(ARM::UXTAH), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 GPR:i32:$Rn, (and:i32 GPR:i32:$Rm, 65535:i32)) - Complexity = 27
                // Dst: (UXTAH:i32 GPR:i32:$Rn, GPR:i32:$Rm, 0:i32)
/*1211*/      /*Scope*/ 30, /*->1242*/
/*1212*/        OPC_CheckAndImm, 127|128,1/*255*/, 
/*1215*/        OPC_RecordChild0, // #1 = $Rm
/*1216*/        OPC_MoveParent,
/*1217*/        OPC_CheckType, MVT::i32,
/*1219*/        OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*1221*/        OPC_EmitInteger, MVT::i32, 0, 
/*1224*/        OPC_EmitInteger, MVT::i32, 14, 
/*1227*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1230*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 rGPR:i32:$Rn, (and:i32 rGPR:i32:$Rm, 255:i32)) - Complexity = 27
                // Dst: (t2UXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*1242*/      /*Scope*/ 31, /*->1274*/
/*1243*/        OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*1247*/        OPC_RecordChild0, // #1 = $Rm
/*1248*/        OPC_MoveParent,
/*1249*/        OPC_CheckType, MVT::i32,
/*1251*/        OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*1253*/        OPC_EmitInteger, MVT::i32, 0, 
/*1256*/        OPC_EmitInteger, MVT::i32, 14, 
/*1259*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1262*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAH), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 rGPR:i32:$Rn, (and:i32 rGPR:i32:$Rm, 65535:i32)) - Complexity = 27
                // Dst: (t2UXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*1274*/      0, /*End of Scope*/
/*1275*/    /*Scope*/ 6|128,1/*134*/, /*->1411*/
/*1277*/      OPC_MoveChild, 0,
/*1279*/      OPC_Scope, 31, /*->1312*/ // 4 children in Scope
/*1281*/        OPC_CheckAndImm, 127|128,1/*255*/, 
/*1284*/        OPC_RecordChild0, // #0 = $Rm
/*1285*/        OPC_MoveParent,
/*1286*/        OPC_RecordChild1, // #1 = $Rn
/*1287*/        OPC_CheckType, MVT::i32,
/*1289*/        OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*1291*/        OPC_EmitInteger, MVT::i32, 0, 
/*1294*/        OPC_EmitInteger, MVT::i32, 14, 
/*1297*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1300*/        OPC_MorphNodeTo, TARGET_VAL(ARM::UXTAB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (and:i32 GPR:i32:$Rm, 255:i32), GPR:i32:$Rn) - Complexity = 27
                // Dst: (UXTAB:i32 GPR:i32:$Rn, GPR:i32:$Rm, 0:i32)
/*1312*/      /*Scope*/ 32, /*->1345*/
/*1313*/        OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*1317*/        OPC_RecordChild0, // #0 = $Rm
/*1318*/        OPC_MoveParent,
/*1319*/        OPC_RecordChild1, // #1 = $Rn
/*1320*/        OPC_CheckType, MVT::i32,
/*1322*/        OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*1324*/        OPC_EmitInteger, MVT::i32, 0, 
/*1327*/        OPC_EmitInteger, MVT::i32, 14, 
/*1330*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1333*/        OPC_MorphNodeTo, TARGET_VAL(ARM::UXTAH), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (and:i32 GPR:i32:$Rm, 65535:i32), GPR:i32:$Rn) - Complexity = 27
                // Dst: (UXTAH:i32 GPR:i32:$Rn, GPR:i32:$Rm, 0:i32)
/*1345*/      /*Scope*/ 31, /*->1377*/
/*1346*/        OPC_CheckAndImm, 127|128,1/*255*/, 
/*1349*/        OPC_RecordChild0, // #0 = $Rm
/*1350*/        OPC_MoveParent,
/*1351*/        OPC_RecordChild1, // #1 = $Rn
/*1352*/        OPC_CheckType, MVT::i32,
/*1354*/        OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*1356*/        OPC_EmitInteger, MVT::i32, 0, 
/*1359*/        OPC_EmitInteger, MVT::i32, 14, 
/*1362*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1365*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (and:i32 rGPR:i32:$Rm, 255:i32), rGPR:i32:$Rn) - Complexity = 27
                // Dst: (t2UXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*1377*/      /*Scope*/ 32, /*->1410*/
/*1378*/        OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*1382*/        OPC_RecordChild0, // #0 = $Rm
/*1383*/        OPC_MoveParent,
/*1384*/        OPC_RecordChild1, // #1 = $Rn
/*1385*/        OPC_CheckType, MVT::i32,
/*1387*/        OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*1389*/        OPC_EmitInteger, MVT::i32, 0, 
/*1392*/        OPC_EmitInteger, MVT::i32, 14, 
/*1395*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1398*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAH), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (and:i32 rGPR:i32:$Rm, 65535:i32), rGPR:i32:$Rn) - Complexity = 27
                // Dst: (t2UXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*1410*/      0, /*End of Scope*/
/*1411*/    /*Scope*/ 33|128,1/*161*/, /*->1574*/
/*1413*/      OPC_RecordChild0, // #0 = $Ra
/*1414*/      OPC_MoveChild, 1,
/*1416*/      OPC_SwitchOpcode /*2 cases */, 75,  TARGET_VAL(ISD::MUL),// ->1495
/*1420*/        OPC_MoveChild, 0,
/*1422*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1425*/        OPC_RecordChild0, // #1 = $Rn
/*1426*/        OPC_MoveChild, 1,
/*1428*/        OPC_CheckInteger, 16, 
/*1430*/        OPC_CheckType, MVT::i32,
/*1432*/        OPC_MoveParent,
/*1433*/        OPC_MoveParent,
/*1434*/        OPC_MoveChild, 1,
/*1436*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1439*/        OPC_RecordChild0, // #2 = $Rm
/*1440*/        OPC_MoveChild, 1,
/*1442*/        OPC_CheckInteger, 16, 
/*1444*/        OPC_CheckType, MVT::i32,
/*1446*/        OPC_MoveParent,
/*1447*/        OPC_MoveParent,
/*1448*/        OPC_MoveParent,
/*1449*/        OPC_CheckType, MVT::i32,
/*1451*/        OPC_Scope, 20, /*->1473*/ // 2 children in Scope
/*1453*/          OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*1455*/          OPC_EmitInteger, MVT::i32, 14, 
/*1458*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1461*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SMLATT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 GPR:i32:$Ra, (mul:i32 (sra:i32 GPRnopc:i32:$Rn, 16:i32), (sra:i32 GPRnopc:i32:$Rm, 16:i32))) - Complexity = 22
                  // Dst: (SMLATT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*1473*/        /*Scope*/ 20, /*->1494*/
/*1474*/          OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*1476*/          OPC_EmitInteger, MVT::i32, 14, 
/*1479*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1482*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLATT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 rGPR:i32:$Ra, (mul:i32 (sra:i32 rGPR:i32:$Rn, 16:i32), (sra:i32 rGPR:i32:$Rm, 16:i32))) - Complexity = 22
                  // Dst: (t2SMLATT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*1494*/        0, /*End of Scope*/
              /*SwitchOpcode*/ 75,  TARGET_VAL(ISD::SRA),// ->1573
/*1498*/        OPC_MoveChild, 0,
/*1500*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*1503*/        OPC_RecordChild0, // #1 = $Rn
/*1504*/        OPC_MoveChild, 1,
/*1506*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1509*/        OPC_RecordChild0, // #2 = $Rm
/*1510*/        OPC_MoveChild, 1,
/*1512*/        OPC_CheckInteger, 16, 
/*1514*/        OPC_CheckType, MVT::i32,
/*1516*/        OPC_MoveParent,
/*1517*/        OPC_MoveParent,
/*1518*/        OPC_MoveParent,
/*1519*/        OPC_MoveChild, 1,
/*1521*/        OPC_CheckInteger, 16, 
/*1523*/        OPC_CheckType, MVT::i32,
/*1525*/        OPC_MoveParent,
/*1526*/        OPC_MoveParent,
/*1527*/        OPC_CheckType, MVT::i32,
/*1529*/        OPC_Scope, 20, /*->1551*/ // 2 children in Scope
/*1531*/          OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*1533*/          OPC_EmitInteger, MVT::i32, 14, 
/*1536*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1539*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 GPR:i32:$Ra, (sra:i32 (mul:i32 GPRnopc:i32:$Rn, (sra:i32 GPRnopc:i32:$Rm, 16:i32)), 16:i32)) - Complexity = 22
                  // Dst: (SMLAWT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*1551*/        /*Scope*/ 20, /*->1572*/
/*1552*/          OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*1554*/          OPC_EmitInteger, MVT::i32, 14, 
/*1557*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1560*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLAWT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 rGPR:i32:$Ra, (sra:i32 (mul:i32 rGPR:i32:$Rn, (sra:i32 rGPR:i32:$Rm, 16:i32)), 16:i32)) - Complexity = 22
                  // Dst: (t2SMLAWT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*1572*/        0, /*End of Scope*/
              0, // EndSwitchOpcode
/*1574*/    /*Scope*/ 57, /*->1632*/
/*1575*/      OPC_MoveChild, 0,
/*1577*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*1580*/      OPC_MoveChild, 0,
/*1582*/      OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1585*/      OPC_RecordChild0, // #0 = $Rn
/*1586*/      OPC_MoveChild, 1,
/*1588*/      OPC_CheckInteger, 16, 
/*1590*/      OPC_CheckType, MVT::i32,
/*1592*/      OPC_MoveParent,
/*1593*/      OPC_MoveParent,
/*1594*/      OPC_MoveChild, 1,
/*1596*/      OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1599*/      OPC_RecordChild0, // #1 = $Rm
/*1600*/      OPC_MoveChild, 1,
/*1602*/      OPC_CheckInteger, 16, 
/*1604*/      OPC_CheckType, MVT::i32,
/*1606*/      OPC_MoveParent,
/*1607*/      OPC_MoveParent,
/*1608*/      OPC_MoveParent,
/*1609*/      OPC_RecordChild1, // #2 = $Ra
/*1610*/      OPC_CheckType, MVT::i32,
/*1612*/      OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*1614*/      OPC_EmitInteger, MVT::i32, 14, 
/*1617*/      OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1620*/      OPC_MorphNodeTo, TARGET_VAL(ARM::SMLATT), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
              // Src: (add:i32 (mul:i32 (sra:i32 GPRnopc:i32:$Rn, 16:i32), (sra:i32 GPRnopc:i32:$Rm, 16:i32)), GPR:i32:$Ra) - Complexity = 22
              // Dst: (SMLATT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*1632*/    /*Scope*/ 57, /*->1690*/
/*1633*/      OPC_RecordChild0, // #0 = $Ra
/*1634*/      OPC_MoveChild, 1,
/*1636*/      OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1639*/      OPC_MoveChild, 0,
/*1641*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*1644*/      OPC_MoveChild, 0,
/*1646*/      OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1649*/      OPC_RecordChild0, // #1 = $Rm
/*1650*/      OPC_MoveChild, 1,
/*1652*/      OPC_CheckInteger, 16, 
/*1654*/      OPC_CheckType, MVT::i32,
/*1656*/      OPC_MoveParent,
/*1657*/      OPC_MoveParent,
/*1658*/      OPC_RecordChild1, // #2 = $Rn
/*1659*/      OPC_MoveParent,
/*1660*/      OPC_MoveChild, 1,
/*1662*/      OPC_CheckInteger, 16, 
/*1664*/      OPC_CheckType, MVT::i32,
/*1666*/      OPC_MoveParent,
/*1667*/      OPC_MoveParent,
/*1668*/      OPC_CheckType, MVT::i32,
/*1670*/      OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*1672*/      OPC_EmitInteger, MVT::i32, 14, 
/*1675*/      OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1678*/      OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWT), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
              // Src: (add:i32 GPR:i32:$Ra, (sra:i32 (mul:i32 (sra:i32 GPRnopc:i32:$Rm, 16:i32), GPRnopc:i32:$Rn), 16:i32)) - Complexity = 22
              // Dst: (SMLAWT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*1690*/    /*Scope*/ 37|128,1/*165*/, /*->1857*/
/*1692*/      OPC_MoveChild, 0,
/*1694*/      OPC_SwitchOpcode /*2 cases */, 103,  TARGET_VAL(ISD::SRA),// ->1801
/*1698*/        OPC_MoveChild, 0,
/*1700*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*1703*/        OPC_Scope, 47, /*->1752*/ // 2 children in Scope
/*1705*/          OPC_RecordChild0, // #0 = $Rn
/*1706*/          OPC_MoveChild, 1,
/*1708*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1711*/          OPC_RecordChild0, // #1 = $Rm
/*1712*/          OPC_MoveChild, 1,
/*1714*/          OPC_CheckInteger, 16, 
/*1716*/          OPC_CheckType, MVT::i32,
/*1718*/          OPC_MoveParent,
/*1719*/          OPC_MoveParent,
/*1720*/          OPC_MoveParent,
/*1721*/          OPC_MoveChild, 1,
/*1723*/          OPC_CheckInteger, 16, 
/*1725*/          OPC_CheckType, MVT::i32,
/*1727*/          OPC_MoveParent,
/*1728*/          OPC_MoveParent,
/*1729*/          OPC_RecordChild1, // #2 = $Ra
/*1730*/          OPC_CheckType, MVT::i32,
/*1732*/          OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*1734*/          OPC_EmitInteger, MVT::i32, 14, 
/*1737*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1740*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 (sra:i32 (mul:i32 GPRnopc:i32:$Rn, (sra:i32 GPRnopc:i32:$Rm, 16:i32)), 16:i32), GPR:i32:$Ra) - Complexity = 22
                  // Dst: (SMLAWT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*1752*/        /*Scope*/ 47, /*->1800*/
/*1753*/          OPC_MoveChild, 0,
/*1755*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1758*/          OPC_RecordChild0, // #0 = $Rm
/*1759*/          OPC_MoveChild, 1,
/*1761*/          OPC_CheckInteger, 16, 
/*1763*/          OPC_CheckType, MVT::i32,
/*1765*/          OPC_MoveParent,
/*1766*/          OPC_MoveParent,
/*1767*/          OPC_RecordChild1, // #1 = $Rn
/*1768*/          OPC_MoveParent,
/*1769*/          OPC_MoveChild, 1,
/*1771*/          OPC_CheckInteger, 16, 
/*1773*/          OPC_CheckType, MVT::i32,
/*1775*/          OPC_MoveParent,
/*1776*/          OPC_MoveParent,
/*1777*/          OPC_RecordChild1, // #2 = $Ra
/*1778*/          OPC_CheckType, MVT::i32,
/*1780*/          OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*1782*/          OPC_EmitInteger, MVT::i32, 14, 
/*1785*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1788*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (sra:i32 (mul:i32 (sra:i32 GPRnopc:i32:$Rm, 16:i32), GPRnopc:i32:$Rn), 16:i32), GPR:i32:$Ra) - Complexity = 22
                  // Dst: (SMLAWT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*1800*/        0, /*End of Scope*/
              /*SwitchOpcode*/ 52,  TARGET_VAL(ISD::MUL),// ->1856
/*1804*/        OPC_MoveChild, 0,
/*1806*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1809*/        OPC_RecordChild0, // #0 = $Rn
/*1810*/        OPC_MoveChild, 1,
/*1812*/        OPC_CheckInteger, 16, 
/*1814*/        OPC_CheckType, MVT::i32,
/*1816*/        OPC_MoveParent,
/*1817*/        OPC_MoveParent,
/*1818*/        OPC_MoveChild, 1,
/*1820*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1823*/        OPC_RecordChild0, // #1 = $Rm
/*1824*/        OPC_MoveChild, 1,
/*1826*/        OPC_CheckInteger, 16, 
/*1828*/        OPC_CheckType, MVT::i32,
/*1830*/        OPC_MoveParent,
/*1831*/        OPC_MoveParent,
/*1832*/        OPC_MoveParent,
/*1833*/        OPC_RecordChild1, // #2 = $Ra
/*1834*/        OPC_CheckType, MVT::i32,
/*1836*/        OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*1838*/        OPC_EmitInteger, MVT::i32, 14, 
/*1841*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1844*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLATT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sra:i32 rGPR:i32:$Rn, 16:i32), (sra:i32 rGPR:i32:$Rm, 16:i32)), rGPR:i32:$Ra) - Complexity = 22
                // Dst: (t2SMLATT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
              0, // EndSwitchOpcode
/*1857*/    /*Scope*/ 57, /*->1915*/
/*1858*/      OPC_RecordChild0, // #0 = $Ra
/*1859*/      OPC_MoveChild, 1,
/*1861*/      OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1864*/      OPC_MoveChild, 0,
/*1866*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*1869*/      OPC_MoveChild, 0,
/*1871*/      OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1874*/      OPC_RecordChild0, // #1 = $Rm
/*1875*/      OPC_MoveChild, 1,
/*1877*/      OPC_CheckInteger, 16, 
/*1879*/      OPC_CheckType, MVT::i32,
/*1881*/      OPC_MoveParent,
/*1882*/      OPC_MoveParent,
/*1883*/      OPC_RecordChild1, // #2 = $Rn
/*1884*/      OPC_MoveParent,
/*1885*/      OPC_MoveChild, 1,
/*1887*/      OPC_CheckInteger, 16, 
/*1889*/      OPC_CheckType, MVT::i32,
/*1891*/      OPC_MoveParent,
/*1892*/      OPC_MoveParent,
/*1893*/      OPC_CheckType, MVT::i32,
/*1895*/      OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*1897*/      OPC_EmitInteger, MVT::i32, 14, 
/*1900*/      OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1903*/      OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLAWT), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
              // Src: (add:i32 rGPR:i32:$Ra, (sra:i32 (mul:i32 (sra:i32 rGPR:i32:$Rm, 16:i32), rGPR:i32:$Rn), 16:i32)) - Complexity = 22
              // Dst: (t2SMLAWT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*1915*/    /*Scope*/ 108, /*->2024*/
/*1916*/      OPC_MoveChild, 0,
/*1918*/      OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1921*/      OPC_MoveChild, 0,
/*1923*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*1926*/      OPC_Scope, 47, /*->1975*/ // 2 children in Scope
/*1928*/        OPC_RecordChild0, // #0 = $Rn
/*1929*/        OPC_MoveChild, 1,
/*1931*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1934*/        OPC_RecordChild0, // #1 = $Rm
/*1935*/        OPC_MoveChild, 1,
/*1937*/        OPC_CheckInteger, 16, 
/*1939*/        OPC_CheckType, MVT::i32,
/*1941*/        OPC_MoveParent,
/*1942*/        OPC_MoveParent,
/*1943*/        OPC_MoveParent,
/*1944*/        OPC_MoveChild, 1,
/*1946*/        OPC_CheckInteger, 16, 
/*1948*/        OPC_CheckType, MVT::i32,
/*1950*/        OPC_MoveParent,
/*1951*/        OPC_MoveParent,
/*1952*/        OPC_RecordChild1, // #2 = $Ra
/*1953*/        OPC_CheckType, MVT::i32,
/*1955*/        OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*1957*/        OPC_EmitInteger, MVT::i32, 14, 
/*1960*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1963*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLAWT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (sra:i32 (mul:i32 rGPR:i32:$Rn, (sra:i32 rGPR:i32:$Rm, 16:i32)), 16:i32), rGPR:i32:$Ra) - Complexity = 22
                // Dst: (t2SMLAWT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*1975*/      /*Scope*/ 47, /*->2023*/
/*1976*/        OPC_MoveChild, 0,
/*1978*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1981*/        OPC_RecordChild0, // #0 = $Rm
/*1982*/        OPC_MoveChild, 1,
/*1984*/        OPC_CheckInteger, 16, 
/*1986*/        OPC_CheckType, MVT::i32,
/*1988*/        OPC_MoveParent,
/*1989*/        OPC_MoveParent,
/*1990*/        OPC_RecordChild1, // #1 = $Rn
/*1991*/        OPC_MoveParent,
/*1992*/        OPC_MoveChild, 1,
/*1994*/        OPC_CheckInteger, 16, 
/*1996*/        OPC_CheckType, MVT::i32,
/*1998*/        OPC_MoveParent,
/*1999*/        OPC_MoveParent,
/*2000*/        OPC_RecordChild1, // #2 = $Ra
/*2001*/        OPC_CheckType, MVT::i32,
/*2003*/        OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*2005*/        OPC_EmitInteger, MVT::i32, 14, 
/*2008*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2011*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLAWT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (sra:i32 (mul:i32 (sra:i32 rGPR:i32:$Rm, 16:i32), rGPR:i32:$Rn), 16:i32), rGPR:i32:$Ra) - Complexity = 22
                // Dst: (t2SMLAWT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*2023*/      0, /*End of Scope*/
/*2024*/    /*Scope*/ 97|128,1/*225*/, /*->2251*/
/*2026*/      OPC_RecordChild0, // #0 = $Ra
/*2027*/      OPC_MoveChild, 1,
/*2029*/      OPC_SwitchOpcode /*2 cases */, 14|128,1/*142*/,  TARGET_VAL(ISD::MUL),// ->2176
/*2034*/        OPC_MoveChild, 0,
/*2036*/        OPC_SwitchOpcode /*2 cases */, 66,  TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->2106
/*2040*/          OPC_RecordChild0, // #1 = $Rn
/*2041*/          OPC_MoveChild, 1,
/*2043*/          OPC_CheckValueType, MVT::i16,
/*2045*/          OPC_MoveParent,
/*2046*/          OPC_MoveParent,
/*2047*/          OPC_MoveChild, 1,
/*2049*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*2052*/          OPC_RecordChild0, // #2 = $Rm
/*2053*/          OPC_MoveChild, 1,
/*2055*/          OPC_CheckInteger, 16, 
/*2057*/          OPC_CheckType, MVT::i32,
/*2059*/          OPC_MoveParent,
/*2060*/          OPC_MoveParent,
/*2061*/          OPC_MoveParent,
/*2062*/          OPC_Scope, 20, /*->2084*/ // 2 children in Scope
/*2064*/            OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*2066*/            OPC_EmitInteger, MVT::i32, 14, 
/*2069*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2072*/            OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 GPR:i32:$Ra, (mul:i32 (sext_inreg:i32 GPRnopc:i32:$Rn, i16:Other), (sra:i32 GPRnopc:i32:$Rm, 16:i32))) - Complexity = 17
                    // Dst: (SMLABT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*2084*/          /*Scope*/ 20, /*->2105*/
/*2085*/            OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*2087*/            OPC_EmitInteger, MVT::i32, 14, 
/*2090*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2093*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLABT), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 rGPR:i32:$Ra, (mul:i32 (sext_inreg:i32 rGPR:i32:$Rn, i16:Other), (sra:i32 rGPR:i32:$Rm, 16:i32))) - Complexity = 17
                    // Dst: (t2SMLABT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*2105*/          0, /*End of Scope*/
                /*SwitchOpcode*/ 66,  TARGET_VAL(ISD::SRA),// ->2175
/*2109*/          OPC_RecordChild0, // #1 = $Rn
/*2110*/          OPC_MoveChild, 1,
/*2112*/          OPC_CheckInteger, 16, 
/*2114*/          OPC_CheckType, MVT::i32,
/*2116*/          OPC_MoveParent,
/*2117*/          OPC_MoveParent,
/*2118*/          OPC_MoveChild, 1,
/*2120*/          OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2123*/          OPC_RecordChild0, // #2 = $Rm
/*2124*/          OPC_MoveChild, 1,
/*2126*/          OPC_CheckValueType, MVT::i16,
/*2128*/          OPC_MoveParent,
/*2129*/          OPC_MoveParent,
/*2130*/          OPC_MoveParent,
/*2131*/          OPC_Scope, 20, /*->2153*/ // 2 children in Scope
/*2133*/            OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*2135*/            OPC_EmitInteger, MVT::i32, 14, 
/*2138*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2141*/            OPC_MorphNodeTo, TARGET_VAL(ARM::SMLATB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 GPR:i32:$Ra, (mul:i32 (sra:i32 GPRnopc:i32:$Rn, 16:i32), (sext_inreg:i32 GPRnopc:i32:$Rm, i16:Other))) - Complexity = 17
                    // Dst: (SMLATB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*2153*/          /*Scope*/ 20, /*->2174*/
/*2154*/            OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*2156*/            OPC_EmitInteger, MVT::i32, 14, 
/*2159*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2162*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLATB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 rGPR:i32:$Ra, (mul:i32 (sra:i32 rGPR:i32:$Rn, 16:i32), (sext_inreg:i32 rGPR:i32:$Rm, i16:Other))) - Complexity = 17
                    // Dst: (t2SMLATB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*2174*/          0, /*End of Scope*/
                0, // EndSwitchOpcode
              /*SwitchOpcode*/ 71,  TARGET_VAL(ISD::SRA),// ->2250
/*2179*/        OPC_MoveChild, 0,
/*2181*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*2184*/        OPC_RecordChild0, // #1 = $Rn
/*2185*/        OPC_MoveChild, 1,
/*2187*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2190*/        OPC_RecordChild0, // #2 = $Rm
/*2191*/        OPC_MoveChild, 1,
/*2193*/        OPC_CheckValueType, MVT::i16,
/*2195*/        OPC_MoveParent,
/*2196*/        OPC_MoveParent,
/*2197*/        OPC_MoveParent,
/*2198*/        OPC_MoveChild, 1,
/*2200*/        OPC_CheckInteger, 16, 
/*2202*/        OPC_CheckType, MVT::i32,
/*2204*/        OPC_MoveParent,
/*2205*/        OPC_MoveParent,
/*2206*/        OPC_Scope, 20, /*->2228*/ // 2 children in Scope
/*2208*/          OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*2210*/          OPC_EmitInteger, MVT::i32, 14, 
/*2213*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2216*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 GPR:i32:$Ra, (sra:i32 (mul:i32 GPRnopc:i32:$Rn, (sext_inreg:i32 GPRnopc:i32:$Rm, i16:Other)), 16:i32)) - Complexity = 17
                  // Dst: (SMLAWB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*2228*/        /*Scope*/ 20, /*->2249*/
/*2229*/          OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*2231*/          OPC_EmitInteger, MVT::i32, 14, 
/*2234*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2237*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLAWB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 rGPR:i32:$Ra, (sra:i32 (mul:i32 rGPR:i32:$Rn, (sext_inreg:i32 rGPR:i32:$Rm, i16:Other)), 16:i32)) - Complexity = 17
                  // Dst: (t2SMLAWB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*2249*/        0, /*End of Scope*/
              0, // EndSwitchOpcode
/*2251*/    /*Scope*/ 101, /*->2353*/
/*2252*/      OPC_MoveChild, 0,
/*2254*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*2257*/      OPC_MoveChild, 0,
/*2259*/      OPC_SwitchOpcode /*2 cases */, 43,  TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->2306
/*2263*/        OPC_RecordChild0, // #0 = $Rn
/*2264*/        OPC_MoveChild, 1,
/*2266*/        OPC_CheckValueType, MVT::i16,
/*2268*/        OPC_MoveParent,
/*2269*/        OPC_MoveParent,
/*2270*/        OPC_MoveChild, 1,
/*2272*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*2275*/        OPC_RecordChild0, // #1 = $Rm
/*2276*/        OPC_MoveChild, 1,
/*2278*/        OPC_CheckInteger, 16, 
/*2280*/        OPC_CheckType, MVT::i32,
/*2282*/        OPC_MoveParent,
/*2283*/        OPC_MoveParent,
/*2284*/        OPC_MoveParent,
/*2285*/        OPC_RecordChild1, // #2 = $Ra
/*2286*/        OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*2288*/        OPC_EmitInteger, MVT::i32, 14, 
/*2291*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2294*/        OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sext_inreg:i32 GPRnopc:i32:$Rn, i16:Other), (sra:i32 GPRnopc:i32:$Rm, 16:i32)), GPR:i32:$Ra) - Complexity = 17
                // Dst: (SMLABT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
              /*SwitchOpcode*/ 43,  TARGET_VAL(ISD::SRA),// ->2352
/*2309*/        OPC_RecordChild0, // #0 = $Rm
/*2310*/        OPC_MoveChild, 1,
/*2312*/        OPC_CheckInteger, 16, 
/*2314*/        OPC_CheckType, MVT::i32,
/*2316*/        OPC_MoveParent,
/*2317*/        OPC_MoveParent,
/*2318*/        OPC_MoveChild, 1,
/*2320*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2323*/        OPC_RecordChild0, // #1 = $Rn
/*2324*/        OPC_MoveChild, 1,
/*2326*/        OPC_CheckValueType, MVT::i16,
/*2328*/        OPC_MoveParent,
/*2329*/        OPC_MoveParent,
/*2330*/        OPC_MoveParent,
/*2331*/        OPC_RecordChild1, // #2 = $Ra
/*2332*/        OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*2334*/        OPC_EmitInteger, MVT::i32, 14, 
/*2337*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2340*/        OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sra:i32 GPRnopc:i32:$Rm, 16:i32), (sext_inreg:i32 GPRnopc:i32:$Rn, i16:Other)), GPR:i32:$Ra) - Complexity = 17
                // Dst: (SMLABT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
              0, // EndSwitchOpcode
/*2353*/    /*Scope*/ 53, /*->2407*/
/*2354*/      OPC_RecordChild0, // #0 = $Ra
/*2355*/      OPC_MoveChild, 1,
/*2357*/      OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*2360*/      OPC_MoveChild, 0,
/*2362*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*2365*/      OPC_MoveChild, 0,
/*2367*/      OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2370*/      OPC_RecordChild0, // #1 = $Rm
/*2371*/      OPC_MoveChild, 1,
/*2373*/      OPC_CheckValueType, MVT::i16,
/*2375*/      OPC_MoveParent,
/*2376*/      OPC_MoveParent,
/*2377*/      OPC_RecordChild1, // #2 = $Rn
/*2378*/      OPC_MoveParent,
/*2379*/      OPC_MoveChild, 1,
/*2381*/      OPC_CheckInteger, 16, 
/*2383*/      OPC_CheckType, MVT::i32,
/*2385*/      OPC_MoveParent,
/*2386*/      OPC_MoveParent,
/*2387*/      OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*2389*/      OPC_EmitInteger, MVT::i32, 14, 
/*2392*/      OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2395*/      OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
              // Src: (add:i32 GPR:i32:$Ra, (sra:i32 (mul:i32 (sext_inreg:i32 GPRnopc:i32:$Rm, i16:Other), GPRnopc:i32:$Rn), 16:i32)) - Complexity = 17
              // Dst: (SMLAWB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*2407*/    /*Scope*/ 73|128,1/*201*/, /*->2610*/
/*2409*/      OPC_MoveChild, 0,
/*2411*/      OPC_SwitchOpcode /*2 cases */, 95,  TARGET_VAL(ISD::SRA),// ->2510
/*2415*/        OPC_MoveChild, 0,
/*2417*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*2420*/        OPC_Scope, 43, /*->2465*/ // 2 children in Scope
/*2422*/          OPC_RecordChild0, // #0 = $Rn
/*2423*/          OPC_MoveChild, 1,
/*2425*/          OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2428*/          OPC_RecordChild0, // #1 = $Rm
/*2429*/          OPC_MoveChild, 1,
/*2431*/          OPC_CheckValueType, MVT::i16,
/*2433*/          OPC_MoveParent,
/*2434*/          OPC_MoveParent,
/*2435*/          OPC_MoveParent,
/*2436*/          OPC_MoveChild, 1,
/*2438*/          OPC_CheckInteger, 16, 
/*2440*/          OPC_CheckType, MVT::i32,
/*2442*/          OPC_MoveParent,
/*2443*/          OPC_MoveParent,
/*2444*/          OPC_RecordChild1, // #2 = $Ra
/*2445*/          OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*2447*/          OPC_EmitInteger, MVT::i32, 14, 
/*2450*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2453*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 (sra:i32 (mul:i32 GPRnopc:i32:$Rn, (sext_inreg:i32 GPRnopc:i32:$Rm, i16:Other)), 16:i32), GPR:i32:$Ra) - Complexity = 17
                  // Dst: (SMLAWB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*2465*/        /*Scope*/ 43, /*->2509*/
/*2466*/          OPC_MoveChild, 0,
/*2468*/          OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2471*/          OPC_RecordChild0, // #0 = $Rm
/*2472*/          OPC_MoveChild, 1,
/*2474*/          OPC_CheckValueType, MVT::i16,
/*2476*/          OPC_MoveParent,
/*2477*/          OPC_MoveParent,
/*2478*/          OPC_RecordChild1, // #1 = $Rn
/*2479*/          OPC_MoveParent,
/*2480*/          OPC_MoveChild, 1,
/*2482*/          OPC_CheckInteger, 16, 
/*2484*/          OPC_CheckType, MVT::i32,
/*2486*/          OPC_MoveParent,
/*2487*/          OPC_MoveParent,
/*2488*/          OPC_RecordChild1, // #2 = $Ra
/*2489*/          OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*2491*/          OPC_EmitInteger, MVT::i32, 14, 
/*2494*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2497*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (sra:i32 (mul:i32 (sext_inreg:i32 GPRnopc:i32:$Rm, i16:Other), GPRnopc:i32:$Rn), 16:i32), GPR:i32:$Ra) - Complexity = 17
                  // Dst: (SMLAWB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*2509*/        0, /*End of Scope*/
              /*SwitchOpcode*/ 96,  TARGET_VAL(ISD::MUL),// ->2609
/*2513*/        OPC_MoveChild, 0,
/*2515*/        OPC_SwitchOpcode /*2 cases */, 43,  TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->2562
/*2519*/          OPC_RecordChild0, // #0 = $Rn
/*2520*/          OPC_MoveChild, 1,
/*2522*/          OPC_CheckValueType, MVT::i16,
/*2524*/          OPC_MoveParent,
/*2525*/          OPC_MoveParent,
/*2526*/          OPC_MoveChild, 1,
/*2528*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*2531*/          OPC_RecordChild0, // #1 = $Rm
/*2532*/          OPC_MoveChild, 1,
/*2534*/          OPC_CheckInteger, 16, 
/*2536*/          OPC_CheckType, MVT::i32,
/*2538*/          OPC_MoveParent,
/*2539*/          OPC_MoveParent,
/*2540*/          OPC_MoveParent,
/*2541*/          OPC_RecordChild1, // #2 = $Ra
/*2542*/          OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*2544*/          OPC_EmitInteger, MVT::i32, 14, 
/*2547*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2550*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLABT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 (mul:i32 (sext_inreg:i32 rGPR:i32:$Rn, i16:Other), (sra:i32 rGPR:i32:$Rm, 16:i32)), rGPR:i32:$Ra) - Complexity = 17
                  // Dst: (t2SMLABT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
                /*SwitchOpcode*/ 43,  TARGET_VAL(ISD::SRA),// ->2608
/*2565*/          OPC_RecordChild0, // #0 = $Rm
/*2566*/          OPC_MoveChild, 1,
/*2568*/          OPC_CheckInteger, 16, 
/*2570*/          OPC_CheckType, MVT::i32,
/*2572*/          OPC_MoveParent,
/*2573*/          OPC_MoveParent,
/*2574*/          OPC_MoveChild, 1,
/*2576*/          OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2579*/          OPC_RecordChild0, // #1 = $Rn
/*2580*/          OPC_MoveChild, 1,
/*2582*/          OPC_CheckValueType, MVT::i16,
/*2584*/          OPC_MoveParent,
/*2585*/          OPC_MoveParent,
/*2586*/          OPC_MoveParent,
/*2587*/          OPC_RecordChild1, // #2 = $Ra
/*2588*/          OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*2590*/          OPC_EmitInteger, MVT::i32, 14, 
/*2593*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2596*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLABT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (mul:i32 (sra:i32 rGPR:i32:$Rm, 16:i32), (sext_inreg:i32 rGPR:i32:$Rn, i16:Other)), rGPR:i32:$Ra) - Complexity = 17
                  // Dst: (t2SMLABT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
                0, // EndSwitchOpcode
              0, // EndSwitchOpcode
/*2610*/    /*Scope*/ 53, /*->2664*/
/*2611*/      OPC_RecordChild0, // #0 = $Ra
/*2612*/      OPC_MoveChild, 1,
/*2614*/      OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*2617*/      OPC_MoveChild, 0,
/*2619*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*2622*/      OPC_MoveChild, 0,
/*2624*/      OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2627*/      OPC_RecordChild0, // #1 = $Rm
/*2628*/      OPC_MoveChild, 1,
/*2630*/      OPC_CheckValueType, MVT::i16,
/*2632*/      OPC_MoveParent,
/*2633*/      OPC_MoveParent,
/*2634*/      OPC_RecordChild1, // #2 = $Rn
/*2635*/      OPC_MoveParent,
/*2636*/      OPC_MoveChild, 1,
/*2638*/      OPC_CheckInteger, 16, 
/*2640*/      OPC_CheckType, MVT::i32,
/*2642*/      OPC_MoveParent,
/*2643*/      OPC_MoveParent,
/*2644*/      OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*2646*/      OPC_EmitInteger, MVT::i32, 14, 
/*2649*/      OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2652*/      OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLAWB), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
              // Src: (add:i32 rGPR:i32:$Ra, (sra:i32 (mul:i32 (sext_inreg:i32 rGPR:i32:$Rm, i16:Other), rGPR:i32:$Rn), 16:i32)) - Complexity = 17
              // Dst: (t2SMLAWB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*2664*/    /*Scope*/ 100, /*->2765*/
/*2665*/      OPC_MoveChild, 0,
/*2667*/      OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*2670*/      OPC_MoveChild, 0,
/*2672*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*2675*/      OPC_Scope, 43, /*->2720*/ // 2 children in Scope
/*2677*/        OPC_RecordChild0, // #0 = $Rn
/*2678*/        OPC_MoveChild, 1,
/*2680*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2683*/        OPC_RecordChild0, // #1 = $Rm
/*2684*/        OPC_MoveChild, 1,
/*2686*/        OPC_CheckValueType, MVT::i16,
/*2688*/        OPC_MoveParent,
/*2689*/        OPC_MoveParent,
/*2690*/        OPC_MoveParent,
/*2691*/        OPC_MoveChild, 1,
/*2693*/        OPC_CheckInteger, 16, 
/*2695*/        OPC_CheckType, MVT::i32,
/*2697*/        OPC_MoveParent,
/*2698*/        OPC_MoveParent,
/*2699*/        OPC_RecordChild1, // #2 = $Ra
/*2700*/        OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*2702*/        OPC_EmitInteger, MVT::i32, 14, 
/*2705*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2708*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLAWB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (sra:i32 (mul:i32 rGPR:i32:$Rn, (sext_inreg:i32 rGPR:i32:$Rm, i16:Other)), 16:i32), rGPR:i32:$Ra) - Complexity = 17
                // Dst: (t2SMLAWB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*2720*/      /*Scope*/ 43, /*->2764*/
/*2721*/        OPC_MoveChild, 0,
/*2723*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2726*/        OPC_RecordChild0, // #0 = $Rm
/*2727*/        OPC_MoveChild, 1,
/*2729*/        OPC_CheckValueType, MVT::i16,
/*2731*/        OPC_MoveParent,
/*2732*/        OPC_MoveParent,
/*2733*/        OPC_RecordChild1, // #1 = $Rn
/*2734*/        OPC_MoveParent,
/*2735*/        OPC_MoveChild, 1,
/*2737*/        OPC_CheckInteger, 16, 
/*2739*/        OPC_CheckType, MVT::i32,
/*2741*/        OPC_MoveParent,
/*2742*/        OPC_MoveParent,
/*2743*/        OPC_RecordChild1, // #2 = $Ra
/*2744*/        OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*2746*/        OPC_EmitInteger, MVT::i32, 14, 
/*2749*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2752*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLAWB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (sra:i32 (mul:i32 (sext_inreg:i32 rGPR:i32:$Rm, i16:Other), rGPR:i32:$Rn), 16:i32), rGPR:i32:$Ra) - Complexity = 17
                // Dst: (t2SMLAWB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*2764*/      0, /*End of Scope*/
/*2765*/    /*Scope*/ 84|128,1/*212*/, /*->2979*/
/*2767*/      OPC_RecordChild0, // #0 = $Rn
/*2768*/      OPC_Scope, 31, /*->2801*/ // 3 children in Scope
/*2770*/        OPC_RecordChild1, // #1 = $shift
/*2771*/        OPC_CheckType, MVT::i32,
/*2773*/        OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*2775*/        OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*2778*/        OPC_EmitInteger, MVT::i32, 14, 
/*2781*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2784*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2787*/        OPC_MorphNodeTo, TARGET_VAL(ARM::ADDrsr), 0,
                    1/*#VTs*/, MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
                // Src: (add:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                // Dst: (ADDrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*2801*/      /*Scope*/ 15|128,1/*143*/, /*->2946*/
/*2803*/        OPC_MoveChild, 1,
/*2805*/        OPC_SwitchOpcode /*2 cases */, 90,  TARGET_VAL(ISD::MUL),// ->2899
/*2809*/          OPC_Scope, 43, /*->2854*/ // 2 children in Scope
/*2811*/            OPC_RecordChild0, // #1 = $a
/*2812*/            OPC_MoveChild, 0,
/*2814*/            OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*2816*/            OPC_MoveParent,
/*2817*/            OPC_MoveChild, 1,
/*2819*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*2822*/            OPC_RecordChild0, // #2 = $b
/*2823*/            OPC_MoveChild, 1,
/*2825*/            OPC_CheckInteger, 16, 
/*2827*/            OPC_CheckType, MVT::i32,
/*2829*/            OPC_MoveParent,
/*2830*/            OPC_MoveParent,
/*2831*/            OPC_MoveParent,
/*2832*/            OPC_CheckType, MVT::i32,
/*2834*/            OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*2836*/            OPC_EmitInteger, MVT::i32, 14, 
/*2839*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2842*/            OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 GPR:i32:$acc, (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$a, (sra:i32 GPR:i32:$b, 16:i32))) - Complexity = 15
                    // Dst: (SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*2854*/          /*Scope*/ 43, /*->2898*/
/*2855*/            OPC_MoveChild, 0,
/*2857*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*2860*/            OPC_RecordChild0, // #1 = $a
/*2861*/            OPC_MoveChild, 1,
/*2863*/            OPC_CheckInteger, 16, 
/*2865*/            OPC_CheckType, MVT::i32,
/*2867*/            OPC_MoveParent,
/*2868*/            OPC_MoveParent,
/*2869*/            OPC_RecordChild1, // #2 = $b
/*2870*/            OPC_MoveChild, 1,
/*2872*/            OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*2874*/            OPC_MoveParent,
/*2875*/            OPC_MoveParent,
/*2876*/            OPC_CheckType, MVT::i32,
/*2878*/            OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*2880*/            OPC_EmitInteger, MVT::i32, 14, 
/*2883*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2886*/            OPC_MorphNodeTo, TARGET_VAL(ARM::SMLATB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 GPR:i32:$acc, (mul:i32 (sra:i32 GPR:i32:$a, 16:i32), GPR:i32<<P:Predicate_sext_16_node>>:$b)) - Complexity = 15
                    // Dst: (SMLATB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*2898*/          0, /*End of Scope*/
                /*SwitchOpcode*/ 43,  TARGET_VAL(ISD::SRA),// ->2945
/*2902*/          OPC_MoveChild, 0,
/*2904*/          OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*2907*/          OPC_RecordChild0, // #1 = $a
/*2908*/          OPC_RecordChild1, // #2 = $b
/*2909*/          OPC_MoveChild, 1,
/*2911*/          OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*2913*/          OPC_MoveParent,
/*2914*/          OPC_MoveParent,
/*2915*/          OPC_MoveChild, 1,
/*2917*/          OPC_CheckInteger, 16, 
/*2919*/          OPC_CheckType, MVT::i32,
/*2921*/          OPC_MoveParent,
/*2922*/          OPC_MoveParent,
/*2923*/          OPC_CheckType, MVT::i32,
/*2925*/          OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*2927*/          OPC_EmitInteger, MVT::i32, 14, 
/*2930*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2933*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 GPR:i32:$acc, (sra:i32 (mul:i32 GPR:i32:$a, GPR:i32<<P:Predicate_sext_16_node>>:$b), 16:i32)) - Complexity = 15
                  // Dst: (SMLAWB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
                0, // EndSwitchOpcode
/*2946*/      /*Scope*/ 31, /*->2978*/
/*2947*/        OPC_RecordChild1, // #1 = $Rn
/*2948*/        OPC_CheckType, MVT::i32,
/*2950*/        OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*2952*/        OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*2955*/        OPC_EmitInteger, MVT::i32, 14, 
/*2958*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2961*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2964*/        OPC_MorphNodeTo, TARGET_VAL(ARM::ADDrsr), 0,
                    1/*#VTs*/, MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
                // Src: (add:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                // Dst: (ADDrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*2978*/      0, /*End of Scope*/
/*2979*/    /*Scope*/ 97, /*->3077*/
/*2980*/      OPC_MoveChild, 0,
/*2982*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*2985*/      OPC_Scope, 44, /*->3031*/ // 2 children in Scope
/*2987*/        OPC_RecordChild0, // #0 = $a
/*2988*/        OPC_MoveChild, 0,
/*2990*/        OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*2992*/        OPC_MoveParent,
/*2993*/        OPC_MoveChild, 1,
/*2995*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*2998*/        OPC_RecordChild0, // #1 = $b
/*2999*/        OPC_MoveChild, 1,
/*3001*/        OPC_CheckInteger, 16, 
/*3003*/        OPC_CheckType, MVT::i32,
/*3005*/        OPC_MoveParent,
/*3006*/        OPC_MoveParent,
/*3007*/        OPC_MoveParent,
/*3008*/        OPC_RecordChild1, // #2 = $acc
/*3009*/        OPC_CheckType, MVT::i32,
/*3011*/        OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*3013*/        OPC_EmitInteger, MVT::i32, 14, 
/*3016*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3019*/        OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$a, (sra:i32 GPR:i32:$b, 16:i32)), GPR:i32:$acc) - Complexity = 15
                // Dst: (SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*3031*/      /*Scope*/ 44, /*->3076*/
/*3032*/        OPC_MoveChild, 0,
/*3034*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*3037*/        OPC_RecordChild0, // #0 = $b
/*3038*/        OPC_MoveChild, 1,
/*3040*/        OPC_CheckInteger, 16, 
/*3042*/        OPC_CheckType, MVT::i32,
/*3044*/        OPC_MoveParent,
/*3045*/        OPC_MoveParent,
/*3046*/        OPC_RecordChild1, // #1 = $a
/*3047*/        OPC_MoveChild, 1,
/*3049*/        OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*3051*/        OPC_MoveParent,
/*3052*/        OPC_MoveParent,
/*3053*/        OPC_RecordChild1, // #2 = $acc
/*3054*/        OPC_CheckType, MVT::i32,
/*3056*/        OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*3058*/        OPC_EmitInteger, MVT::i32, 14, 
/*3061*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3064*/        OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sra:i32 GPR:i32:$b, 16:i32), GPR:i32<<P:Predicate_sext_16_node>>:$a), GPR:i32:$acc) - Complexity = 15
                // Dst: (SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*3076*/      0, /*End of Scope*/
/*3077*/    /*Scope*/ 49, /*->3127*/
/*3078*/      OPC_RecordChild0, // #0 = $acc
/*3079*/      OPC_MoveChild, 1,
/*3081*/      OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*3084*/      OPC_MoveChild, 0,
/*3086*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*3089*/      OPC_RecordChild0, // #1 = $b
/*3090*/      OPC_MoveChild, 0,
/*3092*/      OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*3094*/      OPC_MoveParent,
/*3095*/      OPC_RecordChild1, // #2 = $a
/*3096*/      OPC_MoveParent,
/*3097*/      OPC_MoveChild, 1,
/*3099*/      OPC_CheckInteger, 16, 
/*3101*/      OPC_CheckType, MVT::i32,
/*3103*/      OPC_MoveParent,
/*3104*/      OPC_MoveParent,
/*3105*/      OPC_CheckType, MVT::i32,
/*3107*/      OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*3109*/      OPC_EmitInteger, MVT::i32, 14, 
/*3112*/      OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3115*/      OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
              // Src: (add:i32 GPR:i32:$acc, (sra:i32 (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$b, GPR:i32:$a), 16:i32)) - Complexity = 15
              // Dst: (SMLAWB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*3127*/    /*Scope*/ 91, /*->3219*/
/*3128*/      OPC_MoveChild, 0,
/*3130*/      OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*3133*/      OPC_MoveChild, 0,
/*3135*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*3138*/      OPC_RecordChild0, // #0 = $a
/*3139*/      OPC_Scope, 38, /*->3179*/ // 2 children in Scope
/*3141*/        OPC_RecordChild1, // #1 = $b
/*3142*/        OPC_MoveChild, 1,
/*3144*/        OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*3146*/        OPC_MoveParent,
/*3147*/        OPC_MoveParent,
/*3148*/        OPC_MoveChild, 1,
/*3150*/        OPC_CheckInteger, 16, 
/*3152*/        OPC_CheckType, MVT::i32,
/*3154*/        OPC_MoveParent,
/*3155*/        OPC_MoveParent,
/*3156*/        OPC_RecordChild1, // #2 = $acc
/*3157*/        OPC_CheckType, MVT::i32,
/*3159*/        OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*3161*/        OPC_EmitInteger, MVT::i32, 14, 
/*3164*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3167*/        OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (sra:i32 (mul:i32 GPR:i32:$a, GPR:i32<<P:Predicate_sext_16_node>>:$b), 16:i32), GPR:i32:$acc) - Complexity = 15
                // Dst: (SMLAWB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*3179*/      /*Scope*/ 38, /*->3218*/
/*3180*/        OPC_MoveChild, 0,
/*3182*/        OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*3184*/        OPC_MoveParent,
/*3185*/        OPC_RecordChild1, // #1 = $a
/*3186*/        OPC_MoveParent,
/*3187*/        OPC_MoveChild, 1,
/*3189*/        OPC_CheckInteger, 16, 
/*3191*/        OPC_CheckType, MVT::i32,
/*3193*/        OPC_MoveParent,
/*3194*/        OPC_MoveParent,
/*3195*/        OPC_RecordChild1, // #2 = $acc
/*3196*/        OPC_CheckType, MVT::i32,
/*3198*/        OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*3200*/        OPC_EmitInteger, MVT::i32, 14, 
/*3203*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3206*/        OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (sra:i32 (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$b, GPR:i32:$a), 16:i32), GPR:i32:$acc) - Complexity = 15
                // Dst: (SMLAWB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*3218*/      0, /*End of Scope*/
/*3219*/    /*Scope*/ 18|128,1/*146*/, /*->3367*/
/*3221*/      OPC_RecordChild0, // #0 = $Rn
/*3222*/      OPC_MoveChild, 1,
/*3224*/      OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*3227*/      OPC_MoveChild, 0,
/*3229*/      OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*3232*/      OPC_RecordChild0, // #1 = $Rm
/*3233*/      OPC_RecordChild1, // #2 = $rot
/*3234*/      OPC_MoveChild, 1,
/*3236*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*3239*/      OPC_CheckPredicate, 0, // Predicate_rot_imm
/*3241*/      OPC_CheckType, MVT::i32,
/*3243*/      OPC_MoveParent,
/*3244*/      OPC_MoveParent,
/*3245*/      OPC_MoveChild, 1,
/*3247*/      OPC_Scope, 58, /*->3307*/ // 2 children in Scope
/*3249*/        OPC_CheckValueType, MVT::i8,
/*3251*/        OPC_MoveParent,
/*3252*/        OPC_MoveParent,
/*3253*/        OPC_Scope, 25, /*->3280*/ // 2 children in Scope
/*3255*/          OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*3257*/          OPC_EmitConvertToTarget, 2,
/*3259*/          OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*3262*/          OPC_EmitInteger, MVT::i32, 14, 
/*3265*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3268*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SXTAB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                  // Src: (add:i32 GPR:i32:$Rn, (sext_inreg:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other)) - Complexity = 13
                  // Dst: (SXTAB:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*3280*/        /*Scope*/ 25, /*->3306*/
/*3281*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*3283*/          OPC_EmitConvertToTarget, 2,
/*3285*/          OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*3288*/          OPC_EmitInteger, MVT::i32, 14, 
/*3291*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3294*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                  // Src: (add:i32 rGPR:i32:$Rn, (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other)) - Complexity = 13
                  // Dst: (t2SXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*3306*/        0, /*End of Scope*/
/*3307*/      /*Scope*/ 58, /*->3366*/
/*3308*/        OPC_CheckValueType, MVT::i16,
/*3310*/        OPC_MoveParent,
/*3311*/        OPC_MoveParent,
/*3312*/        OPC_Scope, 25, /*->3339*/ // 2 children in Scope
/*3314*/          OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*3316*/          OPC_EmitConvertToTarget, 2,
/*3318*/          OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*3321*/          OPC_EmitInteger, MVT::i32, 14, 
/*3324*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3327*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SXTAH), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                  // Src: (add:i32 GPR:i32:$Rn, (sext_inreg:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i16:Other)) - Complexity = 13
                  // Dst: (SXTAH:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*3339*/        /*Scope*/ 25, /*->3365*/
/*3340*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*3342*/          OPC_EmitConvertToTarget, 2,
/*3344*/          OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*3347*/          OPC_EmitInteger, MVT::i32, 14, 
/*3350*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3353*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAH), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                  // Src: (add:i32 rGPR:i32:$Rn, (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i16:Other)) - Complexity = 13
                  // Dst: (t2SXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*3365*/        0, /*End of Scope*/
/*3366*/      0, /*End of Scope*/
/*3367*/    /*Scope*/ 19|128,1/*147*/, /*->3516*/
/*3369*/      OPC_MoveChild, 0,
/*3371*/      OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*3374*/      OPC_MoveChild, 0,
/*3376*/      OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*3379*/      OPC_RecordChild0, // #0 = $Rm
/*3380*/      OPC_RecordChild1, // #1 = $rot
/*3381*/      OPC_MoveChild, 1,
/*3383*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*3386*/      OPC_CheckPredicate, 0, // Predicate_rot_imm
/*3388*/      OPC_CheckType, MVT::i32,
/*3390*/      OPC_MoveParent,
/*3391*/      OPC_MoveParent,
/*3392*/      OPC_MoveChild, 1,
/*3394*/      OPC_Scope, 59, /*->3455*/ // 2 children in Scope
/*3396*/        OPC_CheckValueType, MVT::i8,
/*3398*/        OPC_MoveParent,
/*3399*/        OPC_MoveParent,
/*3400*/        OPC_RecordChild1, // #2 = $Rn
/*3401*/        OPC_Scope, 25, /*->3428*/ // 2 children in Scope
/*3403*/          OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*3405*/          OPC_EmitConvertToTarget, 1,
/*3407*/          OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*3410*/          OPC_EmitInteger, MVT::i32, 14, 
/*3413*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3416*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SXTAB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (add:i32 (sext_inreg:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other), GPR:i32:$Rn) - Complexity = 13
                  // Dst: (SXTAB:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*3428*/        /*Scope*/ 25, /*->3454*/
/*3429*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*3431*/          OPC_EmitConvertToTarget, 1,
/*3433*/          OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*3436*/          OPC_EmitInteger, MVT::i32, 14, 
/*3439*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3442*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (add:i32 (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other), rGPR:i32:$Rn) - Complexity = 13
                  // Dst: (t2SXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*3454*/        0, /*End of Scope*/
/*3455*/      /*Scope*/ 59, /*->3515*/
/*3456*/        OPC_CheckValueType, MVT::i16,
/*3458*/        OPC_MoveParent,
/*3459*/        OPC_MoveParent,
/*3460*/        OPC_RecordChild1, // #2 = $Rn
/*3461*/        OPC_Scope, 25, /*->3488*/ // 2 children in Scope
/*3463*/          OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*3465*/          OPC_EmitConvertToTarget, 1,
/*3467*/          OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*3470*/          OPC_EmitInteger, MVT::i32, 14, 
/*3473*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3476*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SXTAH), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (add:i32 (sext_inreg:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i16:Other), GPR:i32:$Rn) - Complexity = 13
                  // Dst: (SXTAH:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*3488*/        /*Scope*/ 25, /*->3514*/
/*3489*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*3491*/          OPC_EmitConvertToTarget, 1,
/*3493*/          OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*3496*/          OPC_EmitInteger, MVT::i32, 14, 
/*3499*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3502*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAH), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (add:i32 (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i16:Other), rGPR:i32:$Rn) - Complexity = 13
                  // Dst: (t2SXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*3514*/        0, /*End of Scope*/
/*3515*/      0, /*End of Scope*/
/*3516*/    /*Scope*/ 70|128,1/*198*/, /*->3716*/
/*3518*/      OPC_RecordChild0, // #0 = $Rn
/*3519*/      OPC_Scope, 30, /*->3551*/ // 5 children in Scope
/*3521*/        OPC_RecordChild1, // #1 = $shift
/*3522*/        OPC_CheckType, MVT::i32,
/*3524*/        OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*3526*/        OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*3529*/        OPC_EmitInteger, MVT::i32, 14, 
/*3532*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3535*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3538*/        OPC_MorphNodeTo, TARGET_VAL(ARM::ADDrsi), 0,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                // Src: (add:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                // Dst: (ADDrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*3551*/      /*Scope*/ 50, /*->3602*/
/*3552*/        OPC_MoveChild, 1,
/*3554*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*3557*/        OPC_MoveChild, 0,
/*3559*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*3562*/        OPC_RecordChild0, // #1 = $Rn
/*3563*/        OPC_MoveChild, 1,
/*3565*/        OPC_CheckValueType, MVT::i16,
/*3567*/        OPC_MoveParent,
/*3568*/        OPC_MoveParent,
/*3569*/        OPC_MoveChild, 1,
/*3571*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*3574*/        OPC_RecordChild0, // #2 = $Rm
/*3575*/        OPC_MoveChild, 1,
/*3577*/        OPC_CheckValueType, MVT::i16,
/*3579*/        OPC_MoveParent,
/*3580*/        OPC_MoveParent,
/*3581*/        OPC_MoveParent,
/*3582*/        OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*3584*/        OPC_EmitInteger, MVT::i32, 14, 
/*3587*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3590*/        OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                // Src: (add:i32 GPR:i32:$Ra, (mul:i32 (sext_inreg:i32 GPRnopc:i32:$Rn, i16:Other), (sext_inreg:i32 GPRnopc:i32:$Rm, i16:Other))) - Complexity = 12
                // Dst: (SMLABB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*3602*/      /*Scope*/ 30, /*->3633*/
/*3603*/        OPC_RecordChild1, // #1 = $ShiftedRm
/*3604*/        OPC_CheckType, MVT::i32,
/*3606*/        OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*3608*/        OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*3611*/        OPC_EmitInteger, MVT::i32, 14, 
/*3614*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3617*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3620*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDrs), 0,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                // Src: (add:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                // Dst: (t2ADDrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*3633*/      /*Scope*/ 50, /*->3684*/
/*3634*/        OPC_MoveChild, 1,
/*3636*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*3639*/        OPC_MoveChild, 0,
/*3641*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*3644*/        OPC_RecordChild0, // #1 = $Rn
/*3645*/        OPC_MoveChild, 1,
/*3647*/        OPC_CheckValueType, MVT::i16,
/*3649*/        OPC_MoveParent,
/*3650*/        OPC_MoveParent,
/*3651*/        OPC_MoveChild, 1,
/*3653*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*3656*/        OPC_RecordChild0, // #2 = $Rm
/*3657*/        OPC_MoveChild, 1,
/*3659*/        OPC_CheckValueType, MVT::i16,
/*3661*/        OPC_MoveParent,
/*3662*/        OPC_MoveParent,
/*3663*/        OPC_MoveParent,
/*3664*/        OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*3666*/        OPC_EmitInteger, MVT::i32, 14, 
/*3669*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3672*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLABB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                // Src: (add:i32 rGPR:i32:$Ra, (mul:i32 (sext_inreg:i32 rGPR:i32:$Rn, i16:Other), (sext_inreg:i32 rGPR:i32:$Rm, i16:Other))) - Complexity = 12
                // Dst: (t2SMLABB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*3684*/      /*Scope*/ 30, /*->3715*/
/*3685*/        OPC_RecordChild1, // #1 = $Rn
/*3686*/        OPC_CheckType, MVT::i32,
/*3688*/        OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*3690*/        OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*3693*/        OPC_EmitInteger, MVT::i32, 14, 
/*3696*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3699*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3702*/        OPC_MorphNodeTo, TARGET_VAL(ARM::ADDrsi), 0,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                // Src: (add:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn) - Complexity = 12
                // Dst: (ADDrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*3715*/      0, /*End of Scope*/
/*3716*/    /*Scope*/ 51, /*->3768*/
/*3717*/      OPC_MoveChild, 0,
/*3719*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*3722*/      OPC_MoveChild, 0,
/*3724*/      OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*3727*/      OPC_RecordChild0, // #0 = $Rn
/*3728*/      OPC_MoveChild, 1,
/*3730*/      OPC_CheckValueType, MVT::i16,
/*3732*/      OPC_MoveParent,
/*3733*/      OPC_MoveParent,
/*3734*/      OPC_MoveChild, 1,
/*3736*/      OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*3739*/      OPC_RecordChild0, // #1 = $Rm
/*3740*/      OPC_MoveChild, 1,
/*3742*/      OPC_CheckValueType, MVT::i16,
/*3744*/      OPC_MoveParent,
/*3745*/      OPC_MoveParent,
/*3746*/      OPC_MoveParent,
/*3747*/      OPC_RecordChild1, // #2 = $Ra
/*3748*/      OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*3750*/      OPC_EmitInteger, MVT::i32, 14, 
/*3753*/      OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3756*/      OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABB), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
              // Src: (add:i32 (mul:i32 (sext_inreg:i32 GPRnopc:i32:$Rn, i16:Other), (sext_inreg:i32 GPRnopc:i32:$Rm, i16:Other)), GPR:i32:$Ra) - Complexity = 12
              // Dst: (SMLABB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*3768*/    /*Scope*/ 31, /*->3800*/
/*3769*/      OPC_RecordChild0, // #0 = $ShiftedRm
/*3770*/      OPC_RecordChild1, // #1 = $Rn
/*3771*/      OPC_CheckType, MVT::i32,
/*3773*/      OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*3775*/      OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*3778*/      OPC_EmitInteger, MVT::i32, 14, 
/*3781*/      OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3784*/      OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3787*/      OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDrs), 0,
                  1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
              // Src: (add:i32 t2_so_reg:i32:$ShiftedRm, GPRnopc:i32:$Rn) - Complexity = 12
              // Dst: (t2ADDrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*3800*/    /*Scope*/ 51, /*->3852*/
/*3801*/      OPC_MoveChild, 0,
/*3803*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*3806*/      OPC_MoveChild, 0,
/*3808*/      OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*3811*/      OPC_RecordChild0, // #0 = $Rn
/*3812*/      OPC_MoveChild, 1,
/*3814*/      OPC_CheckValueType, MVT::i16,
/*3816*/      OPC_MoveParent,
/*3817*/      OPC_MoveParent,
/*3818*/      OPC_MoveChild, 1,
/*3820*/      OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*3823*/      OPC_RecordChild0, // #1 = $Rm
/*3824*/      OPC_MoveChild, 1,
/*3826*/      OPC_CheckValueType, MVT::i16,
/*3828*/      OPC_MoveParent,
/*3829*/      OPC_MoveParent,
/*3830*/      OPC_MoveParent,
/*3831*/      OPC_RecordChild1, // #2 = $Ra
/*3832*/      OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*3834*/      OPC_EmitInteger, MVT::i32, 14, 
/*3837*/      OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3840*/      OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLABB), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
              // Src: (add:i32 (mul:i32 (sext_inreg:i32 rGPR:i32:$Rn, i16:Other), (sext_inreg:i32 rGPR:i32:$Rm, i16:Other)), rGPR:i32:$Ra) - Complexity = 12
              // Dst: (t2SMLABB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*3852*/    /*Scope*/ 87|128,1/*215*/, /*->4069*/
/*3854*/      OPC_RecordChild0, // #0 = $src1
/*3855*/      OPC_MoveChild, 1,
/*3857*/      OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*3860*/      OPC_MoveChild, 0,
/*3862*/      OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*3865*/      OPC_MoveChild, 0,
/*3867*/      OPC_Scope, 99, /*->3968*/ // 2 children in Scope
/*3869*/        OPC_CheckInteger, 13, 
/*3871*/        OPC_MoveParent,
/*3872*/        OPC_RecordChild1, // #1 = $Vn
/*3873*/        OPC_SwitchType /*3 cases */, 29,  MVT::v8i8,// ->3905
/*3876*/          OPC_CheckChild1Type, MVT::v8i8,
/*3878*/          OPC_RecordChild2, // #2 = $Vm
/*3879*/          OPC_CheckChild2Type, MVT::v8i8,
/*3881*/          OPC_MoveParent,
/*3882*/          OPC_MoveParent,
/*3883*/          OPC_CheckType, MVT::v8i16,
/*3885*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*3887*/          OPC_EmitInteger, MVT::i32, 14, 
/*3890*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3893*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABALsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v8i16 QPR:v8i16:$src1, (zext:v8i16 (intrinsic_wo_chain:v8i8 13:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm))) - Complexity = 14
                  // Dst: (VABALsv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
                /*SwitchType*/ 29,  MVT::v4i16,// ->3936
/*3907*/          OPC_CheckChild1Type, MVT::v4i16,
/*3909*/          OPC_RecordChild2, // #2 = $Vm
/*3910*/          OPC_CheckChild2Type, MVT::v4i16,
/*3912*/          OPC_MoveParent,
/*3913*/          OPC_MoveParent,
/*3914*/          OPC_CheckType, MVT::v4i32,
/*3916*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*3918*/          OPC_EmitInteger, MVT::i32, 14, 
/*3921*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3924*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABALsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (zext:v4i32 (intrinsic_wo_chain:v4i16 13:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm))) - Complexity = 14
                  // Dst: (VABALsv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
                /*SwitchType*/ 29,  MVT::v2i32,// ->3967
/*3938*/          OPC_CheckChild1Type, MVT::v2i32,
/*3940*/          OPC_RecordChild2, // #2 = $Vm
/*3941*/          OPC_CheckChild2Type, MVT::v2i32,
/*3943*/          OPC_MoveParent,
/*3944*/          OPC_MoveParent,
/*3945*/          OPC_CheckType, MVT::v2i64,
/*3947*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*3949*/          OPC_EmitInteger, MVT::i32, 14, 
/*3952*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3955*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABALsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v2i64 QPR:v2i64:$src1, (zext:v2i64 (intrinsic_wo_chain:v2i32 13:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm))) - Complexity = 14
                  // Dst: (VABALsv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                0, // EndSwitchType
/*3968*/      /*Scope*/ 99, /*->4068*/
/*3969*/        OPC_CheckInteger, 14, 
/*3971*/        OPC_MoveParent,
/*3972*/        OPC_RecordChild1, // #1 = $Vn
/*3973*/        OPC_SwitchType /*3 cases */, 29,  MVT::v8i8,// ->4005
/*3976*/          OPC_CheckChild1Type, MVT::v8i8,
/*3978*/          OPC_RecordChild2, // #2 = $Vm
/*3979*/          OPC_CheckChild2Type, MVT::v8i8,
/*3981*/          OPC_MoveParent,
/*3982*/          OPC_MoveParent,
/*3983*/          OPC_CheckType, MVT::v8i16,
/*3985*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*3987*/          OPC_EmitInteger, MVT::i32, 14, 
/*3990*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3993*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABALuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v8i16 QPR:v8i16:$src1, (zext:v8i16 (intrinsic_wo_chain:v8i8 14:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm))) - Complexity = 14
                  // Dst: (VABALuv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
                /*SwitchType*/ 29,  MVT::v4i16,// ->4036
/*4007*/          OPC_CheckChild1Type, MVT::v4i16,
/*4009*/          OPC_RecordChild2, // #2 = $Vm
/*4010*/          OPC_CheckChild2Type, MVT::v4i16,
/*4012*/          OPC_MoveParent,
/*4013*/          OPC_MoveParent,
/*4014*/          OPC_CheckType, MVT::v4i32,
/*4016*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*4018*/          OPC_EmitInteger, MVT::i32, 14, 
/*4021*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4024*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABALuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (zext:v4i32 (intrinsic_wo_chain:v4i16 14:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm))) - Complexity = 14
                  // Dst: (VABALuv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
                /*SwitchType*/ 29,  MVT::v2i32,// ->4067
/*4038*/          OPC_CheckChild1Type, MVT::v2i32,
/*4040*/          OPC_RecordChild2, // #2 = $Vm
/*4041*/          OPC_CheckChild2Type, MVT::v2i32,
/*4043*/          OPC_MoveParent,
/*4044*/          OPC_MoveParent,
/*4045*/          OPC_CheckType, MVT::v2i64,
/*4047*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*4049*/          OPC_EmitInteger, MVT::i32, 14, 
/*4052*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4055*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABALuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v2i64 QPR:v2i64:$src1, (zext:v2i64 (intrinsic_wo_chain:v2i32 14:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm))) - Complexity = 14
                  // Dst: (VABALuv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                0, // EndSwitchType
/*4068*/      0, /*End of Scope*/
/*4069*/    /*Scope*/ 92|128,1/*220*/, /*->4291*/
/*4071*/      OPC_MoveChild, 0,
/*4073*/      OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*4076*/      OPC_MoveChild, 0,
/*4078*/      OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*4081*/      OPC_MoveChild, 0,
/*4083*/      OPC_Scope, 102, /*->4187*/ // 2 children in Scope
/*4085*/        OPC_CheckInteger, 13, 
/*4087*/        OPC_MoveParent,
/*4088*/        OPC_RecordChild1, // #0 = $Vn
/*4089*/        OPC_SwitchType /*3 cases */, 30,  MVT::v8i8,// ->4122
/*4092*/          OPC_CheckChild1Type, MVT::v8i8,
/*4094*/          OPC_RecordChild2, // #1 = $Vm
/*4095*/          OPC_CheckChild2Type, MVT::v8i8,
/*4097*/          OPC_MoveParent,
/*4098*/          OPC_MoveParent,
/*4099*/          OPC_RecordChild1, // #2 = $src1
/*4100*/          OPC_CheckType, MVT::v8i16,
/*4102*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*4104*/          OPC_EmitInteger, MVT::i32, 14, 
/*4107*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4110*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABALsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v8i16 (zext:v8i16 (intrinsic_wo_chain:v8i8 13:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)), QPR:v8i16:$src1) - Complexity = 14
                  // Dst: (VABALsv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
                /*SwitchType*/ 30,  MVT::v4i16,// ->4154
/*4124*/          OPC_CheckChild1Type, MVT::v4i16,
/*4126*/          OPC_RecordChild2, // #1 = $Vm
/*4127*/          OPC_CheckChild2Type, MVT::v4i16,
/*4129*/          OPC_MoveParent,
/*4130*/          OPC_MoveParent,
/*4131*/          OPC_RecordChild1, // #2 = $src1
/*4132*/          OPC_CheckType, MVT::v4i32,
/*4134*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*4136*/          OPC_EmitInteger, MVT::i32, 14, 
/*4139*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4142*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABALsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v4i32 (zext:v4i32 (intrinsic_wo_chain:v4i16 13:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)), QPR:v4i32:$src1) - Complexity = 14
                  // Dst: (VABALsv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
                /*SwitchType*/ 30,  MVT::v2i32,// ->4186
/*4156*/          OPC_CheckChild1Type, MVT::v2i32,
/*4158*/          OPC_RecordChild2, // #1 = $Vm
/*4159*/          OPC_CheckChild2Type, MVT::v2i32,
/*4161*/          OPC_MoveParent,
/*4162*/          OPC_MoveParent,
/*4163*/          OPC_RecordChild1, // #2 = $src1
/*4164*/          OPC_CheckType, MVT::v2i64,
/*4166*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*4168*/          OPC_EmitInteger, MVT::i32, 14, 
/*4171*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4174*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABALsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v2i64 (zext:v2i64 (intrinsic_wo_chain:v2i32 13:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)), QPR:v2i64:$src1) - Complexity = 14
                  // Dst: (VABALsv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                0, // EndSwitchType
/*4187*/      /*Scope*/ 102, /*->4290*/
/*4188*/        OPC_CheckInteger, 14, 
/*4190*/        OPC_MoveParent,
/*4191*/        OPC_RecordChild1, // #0 = $Vn
/*4192*/        OPC_SwitchType /*3 cases */, 30,  MVT::v8i8,// ->4225
/*4195*/          OPC_CheckChild1Type, MVT::v8i8,
/*4197*/          OPC_RecordChild2, // #1 = $Vm
/*4198*/          OPC_CheckChild2Type, MVT::v8i8,
/*4200*/          OPC_MoveParent,
/*4201*/          OPC_MoveParent,
/*4202*/          OPC_RecordChild1, // #2 = $src1
/*4203*/          OPC_CheckType, MVT::v8i16,
/*4205*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*4207*/          OPC_EmitInteger, MVT::i32, 14, 
/*4210*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4213*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABALuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v8i16 (zext:v8i16 (intrinsic_wo_chain:v8i8 14:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)), QPR:v8i16:$src1) - Complexity = 14
                  // Dst: (VABALuv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
                /*SwitchType*/ 30,  MVT::v4i16,// ->4257
/*4227*/          OPC_CheckChild1Type, MVT::v4i16,
/*4229*/          OPC_RecordChild2, // #1 = $Vm
/*4230*/          OPC_CheckChild2Type, MVT::v4i16,
/*4232*/          OPC_MoveParent,
/*4233*/          OPC_MoveParent,
/*4234*/          OPC_RecordChild1, // #2 = $src1
/*4235*/          OPC_CheckType, MVT::v4i32,
/*4237*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*4239*/          OPC_EmitInteger, MVT::i32, 14, 
/*4242*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4245*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABALuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v4i32 (zext:v4i32 (intrinsic_wo_chain:v4i16 14:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)), QPR:v4i32:$src1) - Complexity = 14
                  // Dst: (VABALuv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
                /*SwitchType*/ 30,  MVT::v2i32,// ->4289
/*4259*/          OPC_CheckChild1Type, MVT::v2i32,
/*4261*/          OPC_RecordChild2, // #1 = $Vm
/*4262*/          OPC_CheckChild2Type, MVT::v2i32,
/*4264*/          OPC_MoveParent,
/*4265*/          OPC_MoveParent,
/*4266*/          OPC_RecordChild1, // #2 = $src1
/*4267*/          OPC_CheckType, MVT::v2i64,
/*4269*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*4271*/          OPC_EmitInteger, MVT::i32, 14, 
/*4274*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4277*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABALuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v2i64 (zext:v2i64 (intrinsic_wo_chain:v2i32 14:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)), QPR:v2i64:$src1) - Complexity = 14
                  // Dst: (VABALuv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                0, // EndSwitchType
/*4290*/      0, /*End of Scope*/
/*4291*/    /*Scope*/ 2|128,3/*386*/, /*->4679*/
/*4293*/      OPC_RecordChild0, // #0 = $src1
/*4294*/      OPC_MoveChild, 1,
/*4296*/      OPC_SwitchOpcode /*3 cases */, 57|128,1/*185*/,  TARGET_VAL(ISD::MUL),// ->4486
/*4301*/        OPC_Scope, 9|128,1/*137*/, /*->4441*/ // 2 children in Scope
/*4304*/          OPC_RecordChild0, // #1 = $Vn
/*4305*/          OPC_MoveChild, 1,
/*4307*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*4310*/          OPC_RecordChild0, // #2 = $Vm
/*4311*/          OPC_Scope, 63, /*->4376*/ // 2 children in Scope
/*4313*/            OPC_CheckChild0Type, MVT::v4i16,
/*4315*/            OPC_RecordChild1, // #3 = $lane
/*4316*/            OPC_MoveChild, 1,
/*4318*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4321*/            OPC_MoveParent,
/*4322*/            OPC_MoveParent,
/*4323*/            OPC_MoveParent,
/*4324*/            OPC_SwitchType /*2 cases */, 23,  MVT::v4i16,// ->4350
/*4327*/              OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*4329*/              OPC_EmitConvertToTarget, 3,
/*4331*/              OPC_EmitInteger, MVT::i32, 14, 
/*4334*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4337*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i16), 0,
                          1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (add:v4i16 DPR:v4i16:$src1, (mul:v4i16 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                      // Dst: (VMLAslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                    /*SwitchType*/ 23,  MVT::v8i16,// ->4375
/*4352*/              OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*4354*/              OPC_EmitConvertToTarget, 3,
/*4356*/              OPC_EmitInteger, MVT::i32, 14, 
/*4359*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4362*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (add:v8i16 QPR:v8i16:$src1, (mul:v8i16 QPR:v8i16:$Vn, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                      // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                    0, // EndSwitchType
/*4376*/          /*Scope*/ 63, /*->4440*/
/*4377*/            OPC_CheckChild0Type, MVT::v2i32,
/*4379*/            OPC_RecordChild1, // #3 = $lane
/*4380*/            OPC_MoveChild, 1,
/*4382*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4385*/            OPC_MoveParent,
/*4386*/            OPC_MoveParent,
/*4387*/            OPC_MoveParent,
/*4388*/            OPC_SwitchType /*2 cases */, 23,  MVT::v2i32,// ->4414
/*4391*/              OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*4393*/              OPC_EmitConvertToTarget, 3,
/*4395*/              OPC_EmitInteger, MVT::i32, 14, 
/*4398*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4401*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv2i32), 0,
                          1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (add:v2i32 DPR:v2i32:$src1, (mul:v2i32 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                      // Dst: (VMLAslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                    /*SwitchType*/ 23,  MVT::v4i32,// ->4439
/*4416*/              OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*4418*/              OPC_EmitConvertToTarget, 3,
/*4420*/              OPC_EmitInteger, MVT::i32, 14, 
/*4423*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4426*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (add:v4i32 QPR:v4i32:$src1, (mul:v4i32 QPR:v4i32:$Vn, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                      // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                    0, // EndSwitchType
/*4440*/          0, /*End of Scope*/
/*4441*/        /*Scope*/ 43, /*->4485*/
/*4442*/          OPC_MoveChild, 0,
/*4444*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*4447*/          OPC_RecordChild0, // #1 = $Vm
/*4448*/          OPC_CheckChild0Type, MVT::v4i16,
/*4450*/          OPC_RecordChild1, // #2 = $lane
/*4451*/          OPC_MoveChild, 1,
/*4453*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4456*/          OPC_MoveParent,
/*4457*/          OPC_MoveParent,
/*4458*/          OPC_RecordChild1, // #3 = $Vn
/*4459*/          OPC_MoveParent,
/*4460*/          OPC_CheckType, MVT::v4i16,
/*4462*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*4464*/          OPC_EmitConvertToTarget, 2,
/*4466*/          OPC_EmitInteger, MVT::i32, 14, 
/*4469*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4472*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                  // Src: (add:v4i16 DPR:v4i16:$src1, (mul:v4i16 (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn)) - Complexity = 12
                  // Dst: (VMLAslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*4485*/        0, /*End of Scope*/
              /*SwitchOpcode*/ 93,  TARGET_VAL(ARMISD::VMULLs),// ->4582
/*4489*/        OPC_RecordChild0, // #1 = $Vn
/*4490*/        OPC_Scope, 44, /*->4536*/ // 2 children in Scope
/*4492*/          OPC_CheckChild0Type, MVT::v4i16,
/*4494*/          OPC_MoveChild, 1,
/*4496*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*4499*/          OPC_RecordChild0, // #2 = $Vm
/*4500*/          OPC_CheckChild0Type, MVT::v4i16,
/*4502*/          OPC_RecordChild1, // #3 = $lane
/*4503*/          OPC_MoveChild, 1,
/*4505*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4508*/          OPC_MoveParent,
/*4509*/          OPC_MoveParent,
/*4510*/          OPC_MoveParent,
/*4511*/          OPC_CheckType, MVT::v4i32,
/*4513*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*4515*/          OPC_EmitConvertToTarget, 3,
/*4517*/          OPC_EmitInteger, MVT::i32, 14, 
/*4520*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4523*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALslsv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvmulls:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                  // Dst: (VMLALslsv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*4536*/        /*Scope*/ 44, /*->4581*/
/*4537*/          OPC_CheckChild0Type, MVT::v2i32,
/*4539*/          OPC_MoveChild, 1,
/*4541*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*4544*/          OPC_RecordChild0, // #2 = $Vm
/*4545*/          OPC_CheckChild0Type, MVT::v2i32,
/*4547*/          OPC_RecordChild1, // #3 = $lane
/*4548*/          OPC_MoveChild, 1,
/*4550*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4553*/          OPC_MoveParent,
/*4554*/          OPC_MoveParent,
/*4555*/          OPC_MoveParent,
/*4556*/          OPC_CheckType, MVT::v2i64,
/*4558*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*4560*/          OPC_EmitConvertToTarget, 3,
/*4562*/          OPC_EmitInteger, MVT::i32, 14, 
/*4565*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4568*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALslsv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvmulls:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                  // Dst: (VMLALslsv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*4581*/        0, /*End of Scope*/
              /*SwitchOpcode*/ 93,  TARGET_VAL(ARMISD::VMULLu),// ->4678
/*4585*/        OPC_RecordChild0, // #1 = $Vn
/*4586*/        OPC_Scope, 44, /*->4632*/ // 2 children in Scope
/*4588*/          OPC_CheckChild0Type, MVT::v4i16,
/*4590*/          OPC_MoveChild, 1,
/*4592*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*4595*/          OPC_RecordChild0, // #2 = $Vm
/*4596*/          OPC_CheckChild0Type, MVT::v4i16,
/*4598*/          OPC_RecordChild1, // #3 = $lane
/*4599*/          OPC_MoveChild, 1,
/*4601*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4604*/          OPC_MoveParent,
/*4605*/          OPC_MoveParent,
/*4606*/          OPC_MoveParent,
/*4607*/          OPC_CheckType, MVT::v4i32,
/*4609*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*4611*/          OPC_EmitConvertToTarget, 3,
/*4613*/          OPC_EmitInteger, MVT::i32, 14, 
/*4616*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4619*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsluv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvmullu:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                  // Dst: (VMLALsluv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*4632*/        /*Scope*/ 44, /*->4677*/
/*4633*/          OPC_CheckChild0Type, MVT::v2i32,
/*4635*/          OPC_MoveChild, 1,
/*4637*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*4640*/          OPC_RecordChild0, // #2 = $Vm
/*4641*/          OPC_CheckChild0Type, MVT::v2i32,
/*4643*/          OPC_RecordChild1, // #3 = $lane
/*4644*/          OPC_MoveChild, 1,
/*4646*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4649*/          OPC_MoveParent,
/*4650*/          OPC_MoveParent,
/*4651*/          OPC_MoveParent,
/*4652*/          OPC_CheckType, MVT::v2i64,
/*4654*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*4656*/          OPC_EmitConvertToTarget, 3,
/*4658*/          OPC_EmitInteger, MVT::i32, 14, 
/*4661*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4664*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsluv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvmullu:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                  // Dst: (VMLALsluv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*4677*/        0, /*End of Scope*/
              0, // EndSwitchOpcode
/*4679*/    /*Scope*/ 97, /*->4777*/
/*4680*/      OPC_MoveChild, 0,
/*4682*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*4685*/      OPC_Scope, 44, /*->4731*/ // 2 children in Scope
/*4687*/        OPC_RecordChild0, // #0 = $Vn
/*4688*/        OPC_MoveChild, 1,
/*4690*/        OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*4693*/        OPC_RecordChild0, // #1 = $Vm
/*4694*/        OPC_CheckChild0Type, MVT::v4i16,
/*4696*/        OPC_RecordChild1, // #2 = $lane
/*4697*/        OPC_MoveChild, 1,
/*4699*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4702*/        OPC_MoveParent,
/*4703*/        OPC_MoveParent,
/*4704*/        OPC_MoveParent,
/*4705*/        OPC_RecordChild1, // #3 = $src1
/*4706*/        OPC_CheckType, MVT::v4i16,
/*4708*/        OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*4710*/        OPC_EmitConvertToTarget, 2,
/*4712*/        OPC_EmitInteger, MVT::i32, 14, 
/*4715*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4718*/        OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                // Src: (add:v4i16 (mul:v4i16 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)), DPR:v4i16:$src1) - Complexity = 12
                // Dst: (VMLAslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*4731*/      /*Scope*/ 44, /*->4776*/
/*4732*/        OPC_MoveChild, 0,
/*4734*/        OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*4737*/        OPC_RecordChild0, // #0 = $Vm
/*4738*/        OPC_CheckChild0Type, MVT::v4i16,
/*4740*/        OPC_RecordChild1, // #1 = $lane
/*4741*/        OPC_MoveChild, 1,
/*4743*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4746*/        OPC_MoveParent,
/*4747*/        OPC_MoveParent,
/*4748*/        OPC_RecordChild1, // #2 = $Vn
/*4749*/        OPC_MoveParent,
/*4750*/        OPC_RecordChild1, // #3 = $src1
/*4751*/        OPC_CheckType, MVT::v4i16,
/*4753*/        OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*4755*/        OPC_EmitConvertToTarget, 1,
/*4757*/        OPC_EmitInteger, MVT::i32, 14, 
/*4760*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4763*/        OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                // Src: (add:v4i16 (mul:v4i16 (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn), DPR:v4i16:$src1) - Complexity = 12
                // Dst: (VMLAslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*4776*/      0, /*End of Scope*/
/*4777*/    /*Scope*/ 49, /*->4827*/
/*4778*/      OPC_RecordChild0, // #0 = $src1
/*4779*/      OPC_MoveChild, 1,
/*4781*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*4784*/      OPC_MoveChild, 0,
/*4786*/      OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*4789*/      OPC_RecordChild0, // #1 = $Vm
/*4790*/      OPC_CheckChild0Type, MVT::v2i32,
/*4792*/      OPC_RecordChild1, // #2 = $lane
/*4793*/      OPC_MoveChild, 1,
/*4795*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4798*/      OPC_MoveParent,
/*4799*/      OPC_MoveParent,
/*4800*/      OPC_RecordChild1, // #3 = $Vn
/*4801*/      OPC_MoveParent,
/*4802*/      OPC_CheckType, MVT::v2i32,
/*4804*/      OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*4806*/      OPC_EmitConvertToTarget, 2,
/*4808*/      OPC_EmitInteger, MVT::i32, 14, 
/*4811*/      OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4814*/      OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
              // Src: (add:v2i32 DPR:v2i32:$src1, (mul:v2i32 (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn)) - Complexity = 12
              // Dst: (VMLAslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*4827*/    /*Scope*/ 97, /*->4925*/
/*4828*/      OPC_MoveChild, 0,
/*4830*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*4833*/      OPC_Scope, 44, /*->4879*/ // 2 children in Scope
/*4835*/        OPC_RecordChild0, // #0 = $Vn
/*4836*/        OPC_MoveChild, 1,
/*4838*/        OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*4841*/        OPC_RecordChild0, // #1 = $Vm
/*4842*/        OPC_CheckChild0Type, MVT::v2i32,
/*4844*/        OPC_RecordChild1, // #2 = $lane
/*4845*/        OPC_MoveChild, 1,
/*4847*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4850*/        OPC_MoveParent,
/*4851*/        OPC_MoveParent,
/*4852*/        OPC_MoveParent,
/*4853*/        OPC_RecordChild1, // #3 = $src1
/*4854*/        OPC_CheckType, MVT::v2i32,
/*4856*/        OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*4858*/        OPC_EmitConvertToTarget, 2,
/*4860*/        OPC_EmitInteger, MVT::i32, 14, 
/*4863*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4866*/        OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                // Src: (add:v2i32 (mul:v2i32 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)), DPR:v2i32:$src1) - Complexity = 12
                // Dst: (VMLAslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*4879*/      /*Scope*/ 44, /*->4924*/
/*4880*/        OPC_MoveChild, 0,
/*4882*/        OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*4885*/        OPC_RecordChild0, // #0 = $Vm
/*4886*/        OPC_CheckChild0Type, MVT::v2i32,
/*4888*/        OPC_RecordChild1, // #1 = $lane
/*4889*/        OPC_MoveChild, 1,
/*4891*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4894*/        OPC_MoveParent,
/*4895*/        OPC_MoveParent,
/*4896*/        OPC_RecordChild1, // #2 = $Vn
/*4897*/        OPC_MoveParent,
/*4898*/        OPC_RecordChild1, // #3 = $src1
/*4899*/        OPC_CheckType, MVT::v2i32,
/*4901*/        OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*4903*/        OPC_EmitConvertToTarget, 1,
/*4905*/        OPC_EmitInteger, MVT::i32, 14, 
/*4908*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4911*/        OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                // Src: (add:v2i32 (mul:v2i32 (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn), DPR:v2i32:$src1) - Complexity = 12
                // Dst: (VMLAslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*4924*/      0, /*End of Scope*/
/*4925*/    /*Scope*/ 49, /*->4975*/
/*4926*/      OPC_RecordChild0, // #0 = $src1
/*4927*/      OPC_MoveChild, 1,
/*4929*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*4932*/      OPC_MoveChild, 0,
/*4934*/      OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*4937*/      OPC_RecordChild0, // #1 = $Vm
/*4938*/      OPC_CheckChild0Type, MVT::v4i16,
/*4940*/      OPC_RecordChild1, // #2 = $lane
/*4941*/      OPC_MoveChild, 1,
/*4943*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4946*/      OPC_MoveParent,
/*4947*/      OPC_MoveParent,
/*4948*/      OPC_RecordChild1, // #3 = $Vn
/*4949*/      OPC_MoveParent,
/*4950*/      OPC_CheckType, MVT::v8i16,
/*4952*/      OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*4954*/      OPC_EmitConvertToTarget, 2,
/*4956*/      OPC_EmitInteger, MVT::i32, 14, 
/*4959*/      OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4962*/      OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
              // Src: (add:v8i16 QPR:v8i16:$src1, (mul:v8i16 (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), QPR:v8i16:$Vn)) - Complexity = 12
              // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*4975*/    /*Scope*/ 97, /*->5073*/
/*4976*/      OPC_MoveChild, 0,
/*4978*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*4981*/      OPC_Scope, 44, /*->5027*/ // 2 children in Scope
/*4983*/        OPC_RecordChild0, // #0 = $Vn
/*4984*/        OPC_MoveChild, 1,
/*4986*/        OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*4989*/        OPC_RecordChild0, // #1 = $Vm
/*4990*/        OPC_CheckChild0Type, MVT::v4i16,
/*4992*/        OPC_RecordChild1, // #2 = $lane
/*4993*/        OPC_MoveChild, 1,
/*4995*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4998*/        OPC_MoveParent,
/*4999*/        OPC_MoveParent,
/*5000*/        OPC_MoveParent,
/*5001*/        OPC_RecordChild1, // #3 = $src1
/*5002*/        OPC_CheckType, MVT::v8i16,
/*5004*/        OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*5006*/        OPC_EmitConvertToTarget, 2,
/*5008*/        OPC_EmitInteger, MVT::i32, 14, 
/*5011*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5014*/        OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                // Src: (add:v8i16 (mul:v8i16 QPR:v8i16:$Vn, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)), QPR:v8i16:$src1) - Complexity = 12
                // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*5027*/      /*Scope*/ 44, /*->5072*/
/*5028*/        OPC_MoveChild, 0,
/*5030*/        OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5033*/        OPC_RecordChild0, // #0 = $Vm
/*5034*/        OPC_CheckChild0Type, MVT::v4i16,
/*5036*/        OPC_RecordChild1, // #1 = $lane
/*5037*/        OPC_MoveChild, 1,
/*5039*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5042*/        OPC_MoveParent,
/*5043*/        OPC_MoveParent,
/*5044*/        OPC_RecordChild1, // #2 = $Vn
/*5045*/        OPC_MoveParent,
/*5046*/        OPC_RecordChild1, // #3 = $src1
/*5047*/        OPC_CheckType, MVT::v8i16,
/*5049*/        OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*5051*/        OPC_EmitConvertToTarget, 1,
/*5053*/        OPC_EmitInteger, MVT::i32, 14, 
/*5056*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5059*/        OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                // Src: (add:v8i16 (mul:v8i16 (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), QPR:v8i16:$Vn), QPR:v8i16:$src1) - Complexity = 12
                // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*5072*/      0, /*End of Scope*/
/*5073*/    /*Scope*/ 49, /*->5123*/
/*5074*/      OPC_RecordChild0, // #0 = $src1
/*5075*/      OPC_MoveChild, 1,
/*5077*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*5080*/      OPC_MoveChild, 0,
/*5082*/      OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5085*/      OPC_RecordChild0, // #1 = $Vm
/*5086*/      OPC_CheckChild0Type, MVT::v2i32,
/*5088*/      OPC_RecordChild1, // #2 = $lane
/*5089*/      OPC_MoveChild, 1,
/*5091*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5094*/      OPC_MoveParent,
/*5095*/      OPC_MoveParent,
/*5096*/      OPC_RecordChild1, // #3 = $Vn
/*5097*/      OPC_MoveParent,
/*5098*/      OPC_CheckType, MVT::v4i32,
/*5100*/      OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*5102*/      OPC_EmitConvertToTarget, 2,
/*5104*/      OPC_EmitInteger, MVT::i32, 14, 
/*5107*/      OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5110*/      OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
              // Src: (add:v4i32 QPR:v4i32:$src1, (mul:v4i32 (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), QPR:v4i32:$Vn)) - Complexity = 12
              // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*5123*/    /*Scope*/ 39|128,2/*295*/, /*->5420*/
/*5125*/      OPC_MoveChild, 0,
/*5127*/      OPC_SwitchOpcode /*3 cases */, 92,  TARGET_VAL(ISD::MUL),// ->5223
/*5131*/        OPC_Scope, 44, /*->5177*/ // 2 children in Scope
/*5133*/          OPC_RecordChild0, // #0 = $Vn
/*5134*/          OPC_MoveChild, 1,
/*5136*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5139*/          OPC_RecordChild0, // #1 = $Vm
/*5140*/          OPC_CheckChild0Type, MVT::v2i32,
/*5142*/          OPC_RecordChild1, // #2 = $lane
/*5143*/          OPC_MoveChild, 1,
/*5145*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5148*/          OPC_MoveParent,
/*5149*/          OPC_MoveParent,
/*5150*/          OPC_MoveParent,
/*5151*/          OPC_RecordChild1, // #3 = $src1
/*5152*/          OPC_CheckType, MVT::v4i32,
/*5154*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*5156*/          OPC_EmitConvertToTarget, 2,
/*5158*/          OPC_EmitInteger, MVT::i32, 14, 
/*5161*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5164*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                  // Src: (add:v4i32 (mul:v4i32 QPR:v4i32:$Vn, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)), QPR:v4i32:$src1) - Complexity = 12
                  // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*5177*/        /*Scope*/ 44, /*->5222*/
/*5178*/          OPC_MoveChild, 0,
/*5180*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5183*/          OPC_RecordChild0, // #0 = $Vm
/*5184*/          OPC_CheckChild0Type, MVT::v2i32,
/*5186*/          OPC_RecordChild1, // #1 = $lane
/*5187*/          OPC_MoveChild, 1,
/*5189*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5192*/          OPC_MoveParent,
/*5193*/          OPC_MoveParent,
/*5194*/          OPC_RecordChild1, // #2 = $Vn
/*5195*/          OPC_MoveParent,
/*5196*/          OPC_RecordChild1, // #3 = $src1
/*5197*/          OPC_CheckType, MVT::v4i32,
/*5199*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*5201*/          OPC_EmitConvertToTarget, 1,
/*5203*/          OPC_EmitInteger, MVT::i32, 14, 
/*5206*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5209*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                  // Src: (add:v4i32 (mul:v4i32 (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), QPR:v4i32:$Vn), QPR:v4i32:$src1) - Complexity = 12
                  // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*5222*/        0, /*End of Scope*/
              /*SwitchOpcode*/ 95,  TARGET_VAL(ARMISD::VMULLs),// ->5321
/*5226*/        OPC_RecordChild0, // #0 = $Vn
/*5227*/        OPC_Scope, 45, /*->5274*/ // 2 children in Scope
/*5229*/          OPC_CheckChild0Type, MVT::v4i16,
/*5231*/          OPC_MoveChild, 1,
/*5233*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5236*/          OPC_RecordChild0, // #1 = $Vm
/*5237*/          OPC_CheckChild0Type, MVT::v4i16,
/*5239*/          OPC_RecordChild1, // #2 = $lane
/*5240*/          OPC_MoveChild, 1,
/*5242*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5245*/          OPC_MoveParent,
/*5246*/          OPC_MoveParent,
/*5247*/          OPC_MoveParent,
/*5248*/          OPC_RecordChild1, // #3 = $src1
/*5249*/          OPC_CheckType, MVT::v4i32,
/*5251*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*5253*/          OPC_EmitConvertToTarget, 2,
/*5255*/          OPC_EmitInteger, MVT::i32, 14, 
/*5258*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5261*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALslsv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                  // Src: (add:v4i32 (NEONvmulls:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)), QPR:v4i32:$src1) - Complexity = 12
                  // Dst: (VMLALslsv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*5274*/        /*Scope*/ 45, /*->5320*/
/*5275*/          OPC_CheckChild0Type, MVT::v2i32,
/*5277*/          OPC_MoveChild, 1,
/*5279*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5282*/          OPC_RecordChild0, // #1 = $Vm
/*5283*/          OPC_CheckChild0Type, MVT::v2i32,
/*5285*/          OPC_RecordChild1, // #2 = $lane
/*5286*/          OPC_MoveChild, 1,
/*5288*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5291*/          OPC_MoveParent,
/*5292*/          OPC_MoveParent,
/*5293*/          OPC_MoveParent,
/*5294*/          OPC_RecordChild1, // #3 = $src1
/*5295*/          OPC_CheckType, MVT::v2i64,
/*5297*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*5299*/          OPC_EmitConvertToTarget, 2,
/*5301*/          OPC_EmitInteger, MVT::i32, 14, 
/*5304*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5307*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALslsv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                  // Src: (add:v2i64 (NEONvmulls:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)), QPR:v2i64:$src1) - Complexity = 12
                  // Dst: (VMLALslsv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*5320*/        0, /*End of Scope*/
              /*SwitchOpcode*/ 95,  TARGET_VAL(ARMISD::VMULLu),// ->5419
/*5324*/        OPC_RecordChild0, // #0 = $Vn
/*5325*/        OPC_Scope, 45, /*->5372*/ // 2 children in Scope
/*5327*/          OPC_CheckChild0Type, MVT::v4i16,
/*5329*/          OPC_MoveChild, 1,
/*5331*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5334*/          OPC_RecordChild0, // #1 = $Vm
/*5335*/          OPC_CheckChild0Type, MVT::v4i16,
/*5337*/          OPC_RecordChild1, // #2 = $lane
/*5338*/          OPC_MoveChild, 1,
/*5340*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5343*/          OPC_MoveParent,
/*5344*/          OPC_MoveParent,
/*5345*/          OPC_MoveParent,
/*5346*/          OPC_RecordChild1, // #3 = $src1
/*5347*/          OPC_CheckType, MVT::v4i32,
/*5349*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*5351*/          OPC_EmitConvertToTarget, 2,
/*5353*/          OPC_EmitInteger, MVT::i32, 14, 
/*5356*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5359*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsluv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                  // Src: (add:v4i32 (NEONvmullu:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)), QPR:v4i32:$src1) - Complexity = 12
                  // Dst: (VMLALsluv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*5372*/        /*Scope*/ 45, /*->5418*/
/*5373*/          OPC_CheckChild0Type, MVT::v2i32,
/*5375*/          OPC_MoveChild, 1,
/*5377*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5380*/          OPC_RecordChild0, // #1 = $Vm
/*5381*/          OPC_CheckChild0Type, MVT::v2i32,
/*5383*/          OPC_RecordChild1, // #2 = $lane
/*5384*/          OPC_MoveChild, 1,
/*5386*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5389*/          OPC_MoveParent,
/*5390*/          OPC_MoveParent,
/*5391*/          OPC_MoveParent,
/*5392*/          OPC_RecordChild1, // #3 = $src1
/*5393*/          OPC_CheckType, MVT::v2i64,
/*5395*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*5397*/          OPC_EmitConvertToTarget, 2,
/*5399*/          OPC_EmitInteger, MVT::i32, 14, 
/*5402*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5405*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsluv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                  // Src: (add:v2i64 (NEONvmullu:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)), QPR:v2i64:$src1) - Complexity = 12
                  // Dst: (VMLALsluv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*5418*/        0, /*End of Scope*/
              0, // EndSwitchOpcode
/*5420*/    /*Scope*/ 53|128,1/*181*/, /*->5603*/
/*5422*/      OPC_RecordChild0, // #0 = $src1
/*5423*/      OPC_MoveChild, 1,
/*5425*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*5428*/      OPC_Scope, 113, /*->5543*/ // 2 children in Scope
/*5430*/        OPC_RecordChild0, // #1 = $src2
/*5431*/        OPC_MoveChild, 1,
/*5433*/        OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5436*/        OPC_RecordChild0, // #2 = $src3
/*5437*/        OPC_Scope, 51, /*->5490*/ // 2 children in Scope
/*5439*/          OPC_CheckChild0Type, MVT::v8i16,
/*5441*/          OPC_RecordChild1, // #3 = $lane
/*5442*/          OPC_MoveChild, 1,
/*5444*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5447*/          OPC_MoveParent,
/*5448*/          OPC_MoveParent,
/*5449*/          OPC_MoveParent,
/*5450*/          OPC_CheckType, MVT::v8i16,
/*5452*/          OPC_EmitConvertToTarget, 3,
/*5454*/          OPC_EmitNodeXForm, 1, 4, // DSubReg_i16_reg
/*5457*/          OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 2, 5,  // Results = #6 
/*5466*/          OPC_EmitConvertToTarget, 3,
/*5468*/          OPC_EmitNodeXForm, 2, 7, // SubReg_i16_lane
/*5471*/          OPC_EmitInteger, MVT::i32, 14, 
/*5474*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5477*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                  // Src: (add:v8i16 QPR:v8i16:$src1, (mul:v8i16 QPR:v8i16:$src2, (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane))) - Complexity = 12
                  // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*5490*/        /*Scope*/ 51, /*->5542*/
/*5491*/          OPC_CheckChild0Type, MVT::v4i32,
/*5493*/          OPC_RecordChild1, // #3 = $lane
/*5494*/          OPC_MoveChild, 1,
/*5496*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5499*/          OPC_MoveParent,
/*5500*/          OPC_MoveParent,
/*5501*/          OPC_MoveParent,
/*5502*/          OPC_CheckType, MVT::v4i32,
/*5504*/          OPC_EmitConvertToTarget, 3,
/*5506*/          OPC_EmitNodeXForm, 3, 4, // DSubReg_i32_reg
/*5509*/          OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 2, 5,  // Results = #6 
/*5518*/          OPC_EmitConvertToTarget, 3,
/*5520*/          OPC_EmitNodeXForm, 4, 7, // SubReg_i32_lane
/*5523*/          OPC_EmitInteger, MVT::i32, 14, 
/*5526*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5529*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (mul:v4i32 QPR:v4i32:$src2, (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane))) - Complexity = 12
                  // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*5542*/        0, /*End of Scope*/
/*5543*/      /*Scope*/ 58, /*->5602*/
/*5544*/        OPC_MoveChild, 0,
/*5546*/        OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5549*/        OPC_RecordChild0, // #1 = $src3
/*5550*/        OPC_CheckChild0Type, MVT::v8i16,
/*5552*/        OPC_RecordChild1, // #2 = $lane
/*5553*/        OPC_MoveChild, 1,
/*5555*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5558*/        OPC_MoveParent,
/*5559*/        OPC_MoveParent,
/*5560*/        OPC_RecordChild1, // #3 = $src2
/*5561*/        OPC_MoveParent,
/*5562*/        OPC_CheckType, MVT::v8i16,
/*5564*/        OPC_EmitConvertToTarget, 2,
/*5566*/        OPC_EmitNodeXForm, 1, 4, // DSubReg_i16_reg
/*5569*/        OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 1, 5,  // Results = #6 
/*5578*/        OPC_EmitConvertToTarget, 2,
/*5580*/        OPC_EmitNodeXForm, 2, 7, // SubReg_i16_lane
/*5583*/        OPC_EmitInteger, MVT::i32, 14, 
/*5586*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5589*/        OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                // Src: (add:v8i16 QPR:v8i16:$src1, (mul:v8i16 (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane), QPR:v8i16:$src2)) - Complexity = 12
                // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*5602*/      0, /*End of Scope*/
/*5603*/    /*Scope*/ 127, /*->5731*/
/*5604*/      OPC_MoveChild, 0,
/*5606*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*5609*/      OPC_Scope, 59, /*->5670*/ // 2 children in Scope
/*5611*/        OPC_RecordChild0, // #0 = $src2
/*5612*/        OPC_MoveChild, 1,
/*5614*/        OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5617*/        OPC_RecordChild0, // #1 = $src3
/*5618*/        OPC_CheckChild0Type, MVT::v8i16,
/*5620*/        OPC_RecordChild1, // #2 = $lane
/*5621*/        OPC_MoveChild, 1,
/*5623*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5626*/        OPC_MoveParent,
/*5627*/        OPC_MoveParent,
/*5628*/        OPC_MoveParent,
/*5629*/        OPC_RecordChild1, // #3 = $src1
/*5630*/        OPC_CheckType, MVT::v8i16,
/*5632*/        OPC_EmitConvertToTarget, 2,
/*5634*/        OPC_EmitNodeXForm, 1, 4, // DSubReg_i16_reg
/*5637*/        OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 1, 5,  // Results = #6 
/*5646*/        OPC_EmitConvertToTarget, 2,
/*5648*/        OPC_EmitNodeXForm, 2, 7, // SubReg_i16_lane
/*5651*/        OPC_EmitInteger, MVT::i32, 14, 
/*5654*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5657*/        OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 3, 0, 6, 8, 9, 10, 
                // Src: (add:v8i16 (mul:v8i16 QPR:v8i16:$src2, (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane)), QPR:v8i16:$src1) - Complexity = 12
                // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*5670*/      /*Scope*/ 59, /*->5730*/
/*5671*/        OPC_MoveChild, 0,
/*5673*/        OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5676*/        OPC_RecordChild0, // #0 = $src3
/*5677*/        OPC_CheckChild0Type, MVT::v8i16,
/*5679*/        OPC_RecordChild1, // #1 = $lane
/*5680*/        OPC_MoveChild, 1,
/*5682*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5685*/        OPC_MoveParent,
/*5686*/        OPC_MoveParent,
/*5687*/        OPC_RecordChild1, // #2 = $src2
/*5688*/        OPC_MoveParent,
/*5689*/        OPC_RecordChild1, // #3 = $src1
/*5690*/        OPC_CheckType, MVT::v8i16,
/*5692*/        OPC_EmitConvertToTarget, 1,
/*5694*/        OPC_EmitNodeXForm, 1, 4, // DSubReg_i16_reg
/*5697*/        OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 5,  // Results = #6 
/*5706*/        OPC_EmitConvertToTarget, 1,
/*5708*/        OPC_EmitNodeXForm, 2, 7, // SubReg_i16_lane
/*5711*/        OPC_EmitInteger, MVT::i32, 14, 
/*5714*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5717*/        OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 3, 2, 6, 8, 9, 10, 
                // Src: (add:v8i16 (mul:v8i16 (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane), QPR:v8i16:$src2), QPR:v8i16:$src1) - Complexity = 12
                // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*5730*/      0, /*End of Scope*/
/*5731*/    /*Scope*/ 64, /*->5796*/
/*5732*/      OPC_RecordChild0, // #0 = $src1
/*5733*/      OPC_MoveChild, 1,
/*5735*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*5738*/      OPC_MoveChild, 0,
/*5740*/      OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5743*/      OPC_RecordChild0, // #1 = $src3
/*5744*/      OPC_CheckChild0Type, MVT::v4i32,
/*5746*/      OPC_RecordChild1, // #2 = $lane
/*5747*/      OPC_MoveChild, 1,
/*5749*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5752*/      OPC_MoveParent,
/*5753*/      OPC_MoveParent,
/*5754*/      OPC_RecordChild1, // #3 = $src2
/*5755*/      OPC_MoveParent,
/*5756*/      OPC_CheckType, MVT::v4i32,
/*5758*/      OPC_EmitConvertToTarget, 2,
/*5760*/      OPC_EmitNodeXForm, 3, 4, // DSubReg_i32_reg
/*5763*/      OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 5,  // Results = #6 
/*5772*/      OPC_EmitConvertToTarget, 2,
/*5774*/      OPC_EmitNodeXForm, 4, 7, // SubReg_i32_lane
/*5777*/      OPC_EmitInteger, MVT::i32, 14, 
/*5780*/      OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5783*/      OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
              // Src: (add:v4i32 QPR:v4i32:$src1, (mul:v4i32 (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane), QPR:v4i32:$src2)) - Complexity = 12
              // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*5796*/    /*Scope*/ 127, /*->5924*/
/*5797*/      OPC_MoveChild, 0,
/*5799*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*5802*/      OPC_Scope, 59, /*->5863*/ // 2 children in Scope
/*5804*/        OPC_RecordChild0, // #0 = $src2
/*5805*/        OPC_MoveChild, 1,
/*5807*/        OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5810*/        OPC_RecordChild0, // #1 = $src3
/*5811*/        OPC_CheckChild0Type, MVT::v4i32,
/*5813*/        OPC_RecordChild1, // #2 = $lane
/*5814*/        OPC_MoveChild, 1,
/*5816*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5819*/        OPC_MoveParent,
/*5820*/        OPC_MoveParent,
/*5821*/        OPC_MoveParent,
/*5822*/        OPC_RecordChild1, // #3 = $src1
/*5823*/        OPC_CheckType, MVT::v4i32,
/*5825*/        OPC_EmitConvertToTarget, 2,
/*5827*/        OPC_EmitNodeXForm, 3, 4, // DSubReg_i32_reg
/*5830*/        OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 5,  // Results = #6 
/*5839*/        OPC_EmitConvertToTarget, 2,
/*5841*/        OPC_EmitNodeXForm, 4, 7, // SubReg_i32_lane
/*5844*/        OPC_EmitInteger, MVT::i32, 14, 
/*5847*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5850*/        OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 3, 0, 6, 8, 9, 10, 
                // Src: (add:v4i32 (mul:v4i32 QPR:v4i32:$src2, (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane)), QPR:v4i32:$src1) - Complexity = 12
                // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*5863*/      /*Scope*/ 59, /*->5923*/
/*5864*/        OPC_MoveChild, 0,
/*5866*/        OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5869*/        OPC_RecordChild0, // #0 = $src3
/*5870*/        OPC_CheckChild0Type, MVT::v4i32,
/*5872*/        OPC_RecordChild1, // #1 = $lane
/*5873*/        OPC_MoveChild, 1,
/*5875*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5878*/        OPC_MoveParent,
/*5879*/        OPC_MoveParent,
/*5880*/        OPC_RecordChild1, // #2 = $src2
/*5881*/        OPC_MoveParent,
/*5882*/        OPC_RecordChild1, // #3 = $src1
/*5883*/        OPC_CheckType, MVT::v4i32,
/*5885*/        OPC_EmitConvertToTarget, 1,
/*5887*/        OPC_EmitNodeXForm, 3, 4, // DSubReg_i32_reg
/*5890*/        OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 5,  // Results = #6 
/*5899*/        OPC_EmitConvertToTarget, 1,
/*5901*/        OPC_EmitNodeXForm, 4, 7, // SubReg_i32_lane
/*5904*/        OPC_EmitInteger, MVT::i32, 14, 
/*5907*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5910*/        OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 3, 2, 6, 8, 9, 10, 
                // Src: (add:v4i32 (mul:v4i32 (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane), QPR:v4i32:$src2), QPR:v4i32:$src1) - Complexity = 12
                // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*5923*/      0, /*End of Scope*/
/*5924*/    /*Scope*/ 118|128,2/*374*/, /*->6300*/
/*5926*/      OPC_RecordChild0, // #0 = $src1
/*5927*/      OPC_MoveChild, 1,
/*5929*/      OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*5932*/      OPC_MoveChild, 0,
/*5934*/      OPC_Scope, 52|128,1/*180*/, /*->6117*/ // 2 children in Scope
/*5937*/        OPC_CheckInteger, 13, 
/*5939*/        OPC_MoveParent,
/*5940*/        OPC_RecordChild1, // #1 = $Vn
/*5941*/        OPC_Scope, 28, /*->5971*/ // 6 children in Scope
/*5943*/          OPC_CheckChild1Type, MVT::v8i8,
/*5945*/          OPC_RecordChild2, // #2 = $Vm
/*5946*/          OPC_CheckChild2Type, MVT::v8i8,
/*5948*/          OPC_MoveParent,
/*5949*/          OPC_CheckType, MVT::v8i8,
/*5951*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*5953*/          OPC_EmitInteger, MVT::i32, 14, 
/*5956*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5959*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v8i8 DPR:v8i8:$src1, (intrinsic_wo_chain:v8i8 13:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 11
                  // Dst: (VABAsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*5971*/        /*Scope*/ 28, /*->6000*/
/*5972*/          OPC_CheckChild1Type, MVT::v4i16,
/*5974*/          OPC_RecordChild2, // #2 = $Vm
/*5975*/          OPC_CheckChild2Type, MVT::v4i16,
/*5977*/          OPC_MoveParent,
/*5978*/          OPC_CheckType, MVT::v4i16,
/*5980*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*5982*/          OPC_EmitInteger, MVT::i32, 14, 
/*5985*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5988*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v4i16 DPR:v4i16:$src1, (intrinsic_wo_chain:v4i16 13:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 11
                  // Dst: (VABAsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*6000*/        /*Scope*/ 28, /*->6029*/
/*6001*/          OPC_CheckChild1Type, MVT::v2i32,
/*6003*/          OPC_RecordChild2, // #2 = $Vm
/*6004*/          OPC_CheckChild2Type, MVT::v2i32,
/*6006*/          OPC_MoveParent,
/*6007*/          OPC_CheckType, MVT::v2i32,
/*6009*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*6011*/          OPC_EmitInteger, MVT::i32, 14, 
/*6014*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6017*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v2i32 DPR:v2i32:$src1, (intrinsic_wo_chain:v2i32 13:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 11
                  // Dst: (VABAsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*6029*/        /*Scope*/ 28, /*->6058*/
/*6030*/          OPC_CheckChild1Type, MVT::v16i8,
/*6032*/          OPC_RecordChild2, // #2 = $Vm
/*6033*/          OPC_CheckChild2Type, MVT::v16i8,
/*6035*/          OPC_MoveParent,
/*6036*/          OPC_CheckType, MVT::v16i8,
/*6038*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*6040*/          OPC_EmitInteger, MVT::i32, 14, 
/*6043*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6046*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v16i8 QPR:v16i8:$src1, (intrinsic_wo_chain:v16i8 13:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm)) - Complexity = 11
                  // Dst: (VABAsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*6058*/        /*Scope*/ 28, /*->6087*/
/*6059*/          OPC_CheckChild1Type, MVT::v8i16,
/*6061*/          OPC_RecordChild2, // #2 = $Vm
/*6062*/          OPC_CheckChild2Type, MVT::v8i16,
/*6064*/          OPC_MoveParent,
/*6065*/          OPC_CheckType, MVT::v8i16,
/*6067*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*6069*/          OPC_EmitInteger, MVT::i32, 14, 
/*6072*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6075*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v8i16 QPR:v8i16:$src1, (intrinsic_wo_chain:v8i16 13:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm)) - Complexity = 11
                  // Dst: (VABAsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*6087*/        /*Scope*/ 28, /*->6116*/
/*6088*/          OPC_CheckChild1Type, MVT::v4i32,
/*6090*/          OPC_RecordChild2, // #2 = $Vm
/*6091*/          OPC_CheckChild2Type, MVT::v4i32,
/*6093*/          OPC_MoveParent,
/*6094*/          OPC_CheckType, MVT::v4i32,
/*6096*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*6098*/          OPC_EmitInteger, MVT::i32, 14, 
/*6101*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6104*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 13:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm)) - Complexity = 11
                  // Dst: (VABAsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*6116*/        0, /*End of Scope*/
/*6117*/      /*Scope*/ 52|128,1/*180*/, /*->6299*/
/*6119*/        OPC_CheckInteger, 14, 
/*6121*/        OPC_MoveParent,
/*6122*/        OPC_RecordChild1, // #1 = $Vn
/*6123*/        OPC_Scope, 28, /*->6153*/ // 6 children in Scope
/*6125*/          OPC_CheckChild1Type, MVT::v8i8,
/*6127*/          OPC_RecordChild2, // #2 = $Vm
/*6128*/          OPC_CheckChild2Type, MVT::v8i8,
/*6130*/          OPC_MoveParent,
/*6131*/          OPC_CheckType, MVT::v8i8,
/*6133*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*6135*/          OPC_EmitInteger, MVT::i32, 14, 
/*6138*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6141*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v8i8 DPR:v8i8:$src1, (intrinsic_wo_chain:v8i8 14:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 11
                  // Dst: (VABAuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*6153*/        /*Scope*/ 28, /*->6182*/
/*6154*/          OPC_CheckChild1Type, MVT::v4i16,
/*6156*/          OPC_RecordChild2, // #2 = $Vm
/*6157*/          OPC_CheckChild2Type, MVT::v4i16,
/*6159*/          OPC_MoveParent,
/*6160*/          OPC_CheckType, MVT::v4i16,
/*6162*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*6164*/          OPC_EmitInteger, MVT::i32, 14, 
/*6167*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6170*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v4i16 DPR:v4i16:$src1, (intrinsic_wo_chain:v4i16 14:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 11
                  // Dst: (VABAuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*6182*/        /*Scope*/ 28, /*->6211*/
/*6183*/          OPC_CheckChild1Type, MVT::v2i32,
/*6185*/          OPC_RecordChild2, // #2 = $Vm
/*6186*/          OPC_CheckChild2Type, MVT::v2i32,
/*6188*/          OPC_MoveParent,
/*6189*/          OPC_CheckType, MVT::v2i32,
/*6191*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*6193*/          OPC_EmitInteger, MVT::i32, 14, 
/*6196*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6199*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v2i32 DPR:v2i32:$src1, (intrinsic_wo_chain:v2i32 14:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 11
                  // Dst: (VABAuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*6211*/        /*Scope*/ 28, /*->6240*/
/*6212*/          OPC_CheckChild1Type, MVT::v16i8,
/*6214*/          OPC_RecordChild2, // #2 = $Vm
/*6215*/          OPC_CheckChild2Type, MVT::v16i8,
/*6217*/          OPC_MoveParent,
/*6218*/          OPC_CheckType, MVT::v16i8,
/*6220*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*6222*/          OPC_EmitInteger, MVT::i32, 14, 
/*6225*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6228*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v16i8 QPR:v16i8:$src1, (intrinsic_wo_chain:v16i8 14:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm)) - Complexity = 11
                  // Dst: (VABAuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*6240*/        /*Scope*/ 28, /*->6269*/
/*6241*/          OPC_CheckChild1Type, MVT::v8i16,
/*6243*/          OPC_RecordChild2, // #2 = $Vm
/*6244*/          OPC_CheckChild2Type, MVT::v8i16,
/*6246*/          OPC_MoveParent,
/*6247*/          OPC_CheckType, MVT::v8i16,
/*6249*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*6251*/          OPC_EmitInteger, MVT::i32, 14, 
/*6254*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6257*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v8i16 QPR:v8i16:$src1, (intrinsic_wo_chain:v8i16 14:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm)) - Complexity = 11
                  // Dst: (VABAuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*6269*/        /*Scope*/ 28, /*->6298*/
/*6270*/          OPC_CheckChild1Type, MVT::v4i32,
/*6272*/          OPC_RecordChild2, // #2 = $Vm
/*6273*/          OPC_CheckChild2Type, MVT::v4i32,
/*6275*/          OPC_MoveParent,
/*6276*/          OPC_CheckType, MVT::v4i32,
/*6278*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*6280*/          OPC_EmitInteger, MVT::i32, 14, 
/*6283*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6286*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 14:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm)) - Complexity = 11
                  // Dst: (VABAuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*6298*/        0, /*End of Scope*/
/*6299*/      0, /*End of Scope*/
/*6300*/    /*Scope*/ 1|128,3/*385*/, /*->6687*/
/*6302*/      OPC_MoveChild, 0,
/*6304*/      OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*6307*/      OPC_MoveChild, 0,
/*6309*/      OPC_Scope, 58|128,1/*186*/, /*->6498*/ // 2 children in Scope
/*6312*/        OPC_CheckInteger, 13, 
/*6314*/        OPC_MoveParent,
/*6315*/        OPC_RecordChild1, // #0 = $Vn
/*6316*/        OPC_Scope, 29, /*->6347*/ // 6 children in Scope
/*6318*/          OPC_CheckChild1Type, MVT::v8i8,
/*6320*/          OPC_RecordChild2, // #1 = $Vm
/*6321*/          OPC_CheckChild2Type, MVT::v8i8,
/*6323*/          OPC_MoveParent,
/*6324*/          OPC_RecordChild1, // #2 = $src1
/*6325*/          OPC_CheckType, MVT::v8i8,
/*6327*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*6329*/          OPC_EmitInteger, MVT::i32, 14, 
/*6332*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6335*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v8i8 (intrinsic_wo_chain:v8i8 13:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm), DPR:v8i8:$src1) - Complexity = 11
                  // Dst: (VABAsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*6347*/        /*Scope*/ 29, /*->6377*/
/*6348*/          OPC_CheckChild1Type, MVT::v4i16,
/*6350*/          OPC_RecordChild2, // #1 = $Vm
/*6351*/          OPC_CheckChild2Type, MVT::v4i16,
/*6353*/          OPC_MoveParent,
/*6354*/          OPC_RecordChild1, // #2 = $src1
/*6355*/          OPC_CheckType, MVT::v4i16,
/*6357*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*6359*/          OPC_EmitInteger, MVT::i32, 14, 
/*6362*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6365*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v4i16 (intrinsic_wo_chain:v4i16 13:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm), DPR:v4i16:$src1) - Complexity = 11
                  // Dst: (VABAsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*6377*/        /*Scope*/ 29, /*->6407*/
/*6378*/          OPC_CheckChild1Type, MVT::v2i32,
/*6380*/          OPC_RecordChild2, // #1 = $Vm
/*6381*/          OPC_CheckChild2Type, MVT::v2i32,
/*6383*/          OPC_MoveParent,
/*6384*/          OPC_RecordChild1, // #2 = $src1
/*6385*/          OPC_CheckType, MVT::v2i32,
/*6387*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*6389*/          OPC_EmitInteger, MVT::i32, 14, 
/*6392*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6395*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v2i32 (intrinsic_wo_chain:v2i32 13:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm), DPR:v2i32:$src1) - Complexity = 11
                  // Dst: (VABAsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*6407*/        /*Scope*/ 29, /*->6437*/
/*6408*/          OPC_CheckChild1Type, MVT::v16i8,
/*6410*/          OPC_RecordChild2, // #1 = $Vm
/*6411*/          OPC_CheckChild2Type, MVT::v16i8,
/*6413*/          OPC_MoveParent,
/*6414*/          OPC_RecordChild1, // #2 = $src1
/*6415*/          OPC_CheckType, MVT::v16i8,
/*6417*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*6419*/          OPC_EmitInteger, MVT::i32, 14, 
/*6422*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6425*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v16i8 (intrinsic_wo_chain:v16i8 13:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm), QPR:v16i8:$src1) - Complexity = 11
                  // Dst: (VABAsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*6437*/        /*Scope*/ 29, /*->6467*/
/*6438*/          OPC_CheckChild1Type, MVT::v8i16,
/*6440*/          OPC_RecordChild2, // #1 = $Vm
/*6441*/          OPC_CheckChild2Type, MVT::v8i16,
/*6443*/          OPC_MoveParent,
/*6444*/          OPC_RecordChild1, // #2 = $src1
/*6445*/          OPC_CheckType, MVT::v8i16,
/*6447*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*6449*/          OPC_EmitInteger, MVT::i32, 14, 
/*6452*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6455*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v8i16 (intrinsic_wo_chain:v8i16 13:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm), QPR:v8i16:$src1) - Complexity = 11
                  // Dst: (VABAsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*6467*/        /*Scope*/ 29, /*->6497*/
/*6468*/          OPC_CheckChild1Type, MVT::v4i32,
/*6470*/          OPC_RecordChild2, // #1 = $Vm
/*6471*/          OPC_CheckChild2Type, MVT::v4i32,
/*6473*/          OPC_MoveParent,
/*6474*/          OPC_RecordChild1, // #2 = $src1
/*6475*/          OPC_CheckType, MVT::v4i32,
/*6477*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*6479*/          OPC_EmitInteger, MVT::i32, 14, 
/*6482*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6485*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v4i32 (intrinsic_wo_chain:v4i32 13:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm), QPR:v4i32:$src1) - Complexity = 11
                  // Dst: (VABAsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*6497*/        0, /*End of Scope*/
/*6498*/      /*Scope*/ 58|128,1/*186*/, /*->6686*/
/*6500*/        OPC_CheckInteger, 14, 
/*6502*/        OPC_MoveParent,
/*6503*/        OPC_RecordChild1, // #0 = $Vn
/*6504*/        OPC_Scope, 29, /*->6535*/ // 6 children in Scope
/*6506*/          OPC_CheckChild1Type, MVT::v8i8,
/*6508*/          OPC_RecordChild2, // #1 = $Vm
/*6509*/          OPC_CheckChild2Type, MVT::v8i8,
/*6511*/          OPC_MoveParent,
/*6512*/          OPC_RecordChild1, // #2 = $src1
/*6513*/          OPC_CheckType, MVT::v8i8,
/*6515*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*6517*/          OPC_EmitInteger, MVT::i32, 14, 
/*6520*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6523*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v8i8 (intrinsic_wo_chain:v8i8 14:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm), DPR:v8i8:$src1) - Complexity = 11
                  // Dst: (VABAuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*6535*/        /*Scope*/ 29, /*->6565*/
/*6536*/          OPC_CheckChild1Type, MVT::v4i16,
/*6538*/          OPC_RecordChild2, // #1 = $Vm
/*6539*/          OPC_CheckChild2Type, MVT::v4i16,
/*6541*/          OPC_MoveParent,
/*6542*/          OPC_RecordChild1, // #2 = $src1
/*6543*/          OPC_CheckType, MVT::v4i16,
/*6545*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*6547*/          OPC_EmitInteger, MVT::i32, 14, 
/*6550*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6553*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v4i16 (intrinsic_wo_chain:v4i16 14:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm), DPR:v4i16:$src1) - Complexity = 11
                  // Dst: (VABAuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*6565*/        /*Scope*/ 29, /*->6595*/
/*6566*/          OPC_CheckChild1Type, MVT::v2i32,
/*6568*/          OPC_RecordChild2, // #1 = $Vm
/*6569*/          OPC_CheckChild2Type, MVT::v2i32,
/*6571*/          OPC_MoveParent,
/*6572*/          OPC_RecordChild1, // #2 = $src1
/*6573*/          OPC_CheckType, MVT::v2i32,
/*6575*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*6577*/          OPC_EmitInteger, MVT::i32, 14, 
/*6580*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6583*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v2i32 (intrinsic_wo_chain:v2i32 14:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm), DPR:v2i32:$src1) - Complexity = 11
                  // Dst: (VABAuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*6595*/        /*Scope*/ 29, /*->6625*/
/*6596*/          OPC_CheckChild1Type, MVT::v16i8,
/*6598*/          OPC_RecordChild2, // #1 = $Vm
/*6599*/          OPC_CheckChild2Type, MVT::v16i8,
/*6601*/          OPC_MoveParent,
/*6602*/          OPC_RecordChild1, // #2 = $src1
/*6603*/          OPC_CheckType, MVT::v16i8,
/*6605*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*6607*/          OPC_EmitInteger, MVT::i32, 14, 
/*6610*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6613*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v16i8 (intrinsic_wo_chain:v16i8 14:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm), QPR:v16i8:$src1) - Complexity = 11
                  // Dst: (VABAuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*6625*/        /*Scope*/ 29, /*->6655*/
/*6626*/          OPC_CheckChild1Type, MVT::v8i16,
/*6628*/          OPC_RecordChild2, // #1 = $Vm
/*6629*/          OPC_CheckChild2Type, MVT::v8i16,
/*6631*/          OPC_MoveParent,
/*6632*/          OPC_RecordChild1, // #2 = $src1
/*6633*/          OPC_CheckType, MVT::v8i16,
/*6635*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*6637*/          OPC_EmitInteger, MVT::i32, 14, 
/*6640*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6643*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v8i16 (intrinsic_wo_chain:v8i16 14:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm), QPR:v8i16:$src1) - Complexity = 11
                  // Dst: (VABAuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*6655*/        /*Scope*/ 29, /*->6685*/
/*6656*/          OPC_CheckChild1Type, MVT::v4i32,
/*6658*/          OPC_RecordChild2, // #1 = $Vm
/*6659*/          OPC_CheckChild2Type, MVT::v4i32,
/*6661*/          OPC_MoveParent,
/*6662*/          OPC_RecordChild1, // #2 = $src1
/*6663*/          OPC_CheckType, MVT::v4i32,
/*6665*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*6667*/          OPC_EmitInteger, MVT::i32, 14, 
/*6670*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6673*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v4i32 (intrinsic_wo_chain:v4i32 14:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm), QPR:v4i32:$src1) - Complexity = 11
                  // Dst: (VABAuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*6685*/        0, /*End of Scope*/
/*6686*/      0, /*End of Scope*/
/*6687*/    /*Scope*/ 84, /*->6772*/
/*6688*/      OPC_RecordChild0, // #0 = $acc
/*6689*/      OPC_Scope, 40, /*->6731*/ // 2 children in Scope
/*6691*/        OPC_MoveChild, 1,
/*6693*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*6696*/        OPC_RecordChild0, // #1 = $a
/*6697*/        OPC_MoveChild, 0,
/*6699*/        OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*6701*/        OPC_MoveParent,
/*6702*/        OPC_RecordChild1, // #2 = $b
/*6703*/        OPC_MoveChild, 1,
/*6705*/        OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*6707*/        OPC_MoveParent,
/*6708*/        OPC_MoveParent,
/*6709*/        OPC_CheckType, MVT::i32,
/*6711*/        OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*6713*/        OPC_EmitInteger, MVT::i32, 14, 
/*6716*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6719*/        OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                // Src: (add:i32 GPR:i32:$acc, (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$a, GPR:i32<<P:Predicate_sext_16_node>>:$b)) - Complexity = 8
                // Dst: (SMLABB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*6731*/      /*Scope*/ 39, /*->6771*/
/*6732*/        OPC_RecordChild1, // #1 = $imm
/*6733*/        OPC_MoveChild, 1,
/*6735*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6738*/        OPC_CheckPredicate, 2, // Predicate_imm0_255_neg
/*6740*/        OPC_MoveParent,
/*6741*/        OPC_CheckType, MVT::i32,
/*6743*/        OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*6745*/        OPC_EmitConvertToTarget, 1,
/*6747*/        OPC_EmitNodeXForm, 5, 2, // imm_neg_XFORM
/*6750*/        OPC_EmitInteger, MVT::i32, 14, 
/*6753*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6756*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6759*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                // Src: (add:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_imm0_255_neg>><<X:imm_neg_XFORM>>:$imm) - Complexity = 8
                // Dst: (t2SUBri:i32 GPR:i32:$src, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_imm0_255_neg>>:$imm))
/*6771*/      0, /*End of Scope*/
/*6772*/    /*Scope*/ 41, /*->6814*/
/*6773*/      OPC_MoveChild, 0,
/*6775*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*6778*/      OPC_RecordChild0, // #0 = $a
/*6779*/      OPC_MoveChild, 0,
/*6781*/      OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*6783*/      OPC_MoveParent,
/*6784*/      OPC_RecordChild1, // #1 = $b
/*6785*/      OPC_MoveChild, 1,
/*6787*/      OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*6789*/      OPC_MoveParent,
/*6790*/      OPC_MoveParent,
/*6791*/      OPC_RecordChild1, // #2 = $acc
/*6792*/      OPC_CheckType, MVT::i32,
/*6794*/      OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*6796*/      OPC_EmitInteger, MVT::i32, 14, 
/*6799*/      OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6802*/      OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABB), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
              // Src: (add:i32 (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$a, GPR:i32<<P:Predicate_sext_16_node>>:$b), GPR:i32:$acc) - Complexity = 8
              // Dst: (SMLABB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*6814*/    /*Scope*/ 70|128,2/*326*/, /*->7142*/
/*6816*/      OPC_RecordChild0, // #0 = $Rn
/*6817*/      OPC_RecordChild1, // #1 = $imm
/*6818*/      OPC_MoveChild, 1,
/*6820*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6823*/      OPC_Scope, 30, /*->6855*/ // 10 children in Scope
/*6825*/        OPC_CheckPredicate, 3, // Predicate_so_imm
/*6827*/        OPC_MoveParent,
/*6828*/        OPC_CheckType, MVT::i32,
/*6830*/        OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*6832*/        OPC_EmitConvertToTarget, 1,
/*6834*/        OPC_EmitInteger, MVT::i32, 14, 
/*6837*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6840*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6843*/        OPC_MorphNodeTo, TARGET_VAL(ARM::ADDri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (add:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm) - Complexity = 7
                // Dst: (ADDri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*6855*/      /*Scope*/ 33, /*->6889*/
/*6856*/        OPC_CheckPredicate, 4, // Predicate_so_imm_neg
/*6858*/        OPC_MoveParent,
/*6859*/        OPC_CheckType, MVT::i32,
/*6861*/        OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*6863*/        OPC_EmitConvertToTarget, 1,
/*6865*/        OPC_EmitNodeXForm, 6, 2, // so_imm_neg_XFORM
/*6868*/        OPC_EmitInteger, MVT::i32, 14, 
/*6871*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6874*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6877*/        OPC_MorphNodeTo, TARGET_VAL(ARM::SUBri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                // Src: (add:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_so_imm_neg>><<X:so_imm_neg_XFORM>>:$imm) - Complexity = 7
                // Dst: (SUBri:i32 GPR:i32:$src, (so_imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_so_imm_neg>>:$imm))
/*6889*/      /*Scope*/ 30, /*->6920*/
/*6890*/        OPC_CheckPredicate, 5, // Predicate_imm0_7
/*6892*/        OPC_MoveParent,
/*6893*/        OPC_CheckType, MVT::i32,
/*6895*/        OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*6897*/        OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*6900*/        OPC_EmitConvertToTarget, 1,
/*6902*/        OPC_EmitInteger, MVT::i32, 14, 
/*6905*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6908*/        OPC_MorphNodeTo, TARGET_VAL(ARM::tADDi3), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (add:i32 tGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm0_7>>:$imm3) - Complexity = 7
                // Dst: (tADDi3:i32 tGPR:i32:$Rm, (imm:i32):$imm3)
/*6920*/      /*Scope*/ 30, /*->6951*/
/*6921*/        OPC_CheckPredicate, 6, // Predicate_imm8_255
/*6923*/        OPC_MoveParent,
/*6924*/        OPC_CheckType, MVT::i32,
/*6926*/        OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*6928*/        OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*6931*/        OPC_EmitConvertToTarget, 1,
/*6933*/        OPC_EmitInteger, MVT::i32, 14, 
/*6936*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6939*/        OPC_MorphNodeTo, TARGET_VAL(ARM::tADDi8), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (add:i32 tGPR:i32:$Rn, (imm:i32)<<P:Predicate_imm8_255>>:$imm8) - Complexity = 7
                // Dst: (tADDi8:i32 tGPR:i32:$Rn, (imm:i32):$imm8)
/*6951*/      /*Scope*/ 33, /*->6985*/
/*6952*/        OPC_CheckPredicate, 7, // Predicate_imm0_7_neg
/*6954*/        OPC_MoveParent,
/*6955*/        OPC_CheckType, MVT::i32,
/*6957*/        OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*6959*/        OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*6962*/        OPC_EmitConvertToTarget, 1,
/*6964*/        OPC_EmitNodeXForm, 5, 3, // imm_neg_XFORM
/*6967*/        OPC_EmitInteger, MVT::i32, 14, 
/*6970*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6973*/        OPC_MorphNodeTo, TARGET_VAL(ARM::tSUBi3), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                // Src: (add:i32 tGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm0_7_neg>><<X:imm_neg_XFORM>>:$imm3) - Complexity = 7
                // Dst: (tSUBi3:i32 tGPR:i32:$Rm, (imm_neg_XFORM:i32 (imm:i32):$imm3))
/*6985*/      /*Scope*/ 33, /*->7019*/
/*6986*/        OPC_CheckPredicate, 8, // Predicate_imm8_255_neg
/*6988*/        OPC_MoveParent,
/*6989*/        OPC_CheckType, MVT::i32,
/*6991*/        OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*6993*/        OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*6996*/        OPC_EmitConvertToTarget, 1,
/*6998*/        OPC_EmitNodeXForm, 5, 3, // imm_neg_XFORM
/*7001*/        OPC_EmitInteger, MVT::i32, 14, 
/*7004*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7007*/        OPC_MorphNodeTo, TARGET_VAL(ARM::tSUBi8), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                // Src: (add:i32 tGPR:i32:$Rn, (imm:i32)<<P:Predicate_imm8_255_neg>><<X:imm_neg_XFORM>>:$imm8) - Complexity = 7
                // Dst: (tSUBi8:i32 tGPR:i32:$Rn, (imm_neg_XFORM:i32 (imm:i32):$imm8))
/*7019*/      /*Scope*/ 30, /*->7050*/
/*7020*/        OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*7022*/        OPC_MoveParent,
/*7023*/        OPC_CheckType, MVT::i32,
/*7025*/        OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*7027*/        OPC_EmitConvertToTarget, 1,
/*7029*/        OPC_EmitInteger, MVT::i32, 14, 
/*7032*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7035*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7038*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (add:i32 GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                // Dst: (t2ADDri:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*7050*/      /*Scope*/ 26, /*->7077*/
/*7051*/        OPC_CheckPredicate, 10, // Predicate_imm0_4095
/*7053*/        OPC_MoveParent,
/*7054*/        OPC_CheckType, MVT::i32,
/*7056*/        OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*7058*/        OPC_EmitConvertToTarget, 1,
/*7060*/        OPC_EmitInteger, MVT::i32, 14, 
/*7063*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7066*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDri12), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (add:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_imm0_4095>>:$imm) - Complexity = 7
                // Dst: (t2ADDri12:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*7077*/      /*Scope*/ 33, /*->7111*/
/*7078*/        OPC_CheckPredicate, 11, // Predicate_t2_so_imm_neg
/*7080*/        OPC_MoveParent,
/*7081*/        OPC_CheckType, MVT::i32,
/*7083*/        OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*7085*/        OPC_EmitConvertToTarget, 1,
/*7087*/        OPC_EmitNodeXForm, 7, 2, // t2_so_imm_neg_XFORM
/*7090*/        OPC_EmitInteger, MVT::i32, 14, 
/*7093*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7096*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7099*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                // Src: (add:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_neg>><<X:t2_so_imm_neg_XFORM>>:$imm) - Complexity = 7
                // Dst: (t2SUBri:i32 GPR:i32:$src, (t2_so_imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_neg>>:$imm))
/*7111*/      /*Scope*/ 29, /*->7141*/
/*7112*/        OPC_CheckPredicate, 12, // Predicate_imm0_4095_neg
/*7114*/        OPC_MoveParent,
/*7115*/        OPC_CheckType, MVT::i32,
/*7117*/        OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*7119*/        OPC_EmitConvertToTarget, 1,
/*7121*/        OPC_EmitNodeXForm, 5, 2, // imm_neg_XFORM
/*7124*/        OPC_EmitInteger, MVT::i32, 14, 
/*7127*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7130*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBri12), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (add:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_imm0_4095_neg>><<X:imm_neg_XFORM>>:$imm) - Complexity = 7
                // Dst: (t2SUBri12:i32 GPR:i32:$src, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_imm0_4095_neg>>:$imm))
/*7141*/      0, /*End of Scope*/
/*7142*/    /*Scope*/ 94, /*->7237*/
/*7143*/      OPC_MoveChild, 0,
/*7145*/      OPC_SwitchOpcode /*2 cases */, 58,  TARGET_VAL(ISD::MUL),// ->7207
/*7149*/        OPC_RecordChild0, // #0 = $Rn
/*7150*/        OPC_RecordChild1, // #1 = $Rm
/*7151*/        OPC_MoveParent,
/*7152*/        OPC_RecordChild1, // #2 = $Ra
/*7153*/        OPC_CheckType, MVT::i32,
/*7155*/        OPC_Scope, 24, /*->7181*/ // 2 children in Scope
/*7157*/          OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*7159*/          OPC_EmitInteger, MVT::i32, 14, 
/*7162*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7165*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7168*/          OPC_MorphNodeTo, TARGET_VAL(ARM::MLA), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 1, 2, 3, 4, 5, 
                  // Src: (add:i32 (mul:i32 GPR:i32:$Rn, GPR:i32:$Rm), GPR:i32:$Ra) - Complexity = 6
                  // Dst: (MLA:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*7181*/        /*Scope*/ 24, /*->7206*/
/*7182*/          OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (!Subtarget->hasV6Ops())
/*7184*/          OPC_EmitInteger, MVT::i32, 14, 
/*7187*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7190*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7193*/          OPC_MorphNodeTo, TARGET_VAL(ARM::MLAv5), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 1, 2, 3, 4, 5, 
                  // Src: (add:i32 (mul:i32 GPR:i32:$Rn, GPR:i32:$Rm), GPR:i32:$Ra) - Complexity = 6
                  // Dst: (MLAv5:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*7206*/        0, /*End of Scope*/
              /*SwitchOpcode*/ 26,  TARGET_VAL(ISD::MULHS),// ->7236
/*7210*/        OPC_RecordChild0, // #0 = $Rn
/*7211*/        OPC_RecordChild1, // #1 = $Rm
/*7212*/        OPC_MoveParent,
/*7213*/        OPC_RecordChild1, // #2 = $Ra
/*7214*/        OPC_CheckType, MVT::i32,
/*7216*/        OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*7218*/        OPC_EmitInteger, MVT::i32, 14, 
/*7221*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7224*/        OPC_MorphNodeTo, TARGET_VAL(ARM::SMMLA), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (mulhs:i32 GPR:i32:$Rn, GPR:i32:$Rm), GPR:i32:$Ra) - Complexity = 6
                // Dst: (SMMLA:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
              0, // EndSwitchOpcode
/*7237*/    /*Scope*/ 67, /*->7305*/
/*7238*/      OPC_RecordChild0, // #0 = $Rn
/*7239*/      OPC_MoveChild, 1,
/*7241*/      OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*7244*/      OPC_RecordChild0, // #1 = $Rm
/*7245*/      OPC_MoveChild, 1,
/*7247*/      OPC_Scope, 27, /*->7276*/ // 2 children in Scope
/*7249*/        OPC_CheckValueType, MVT::i8,
/*7251*/        OPC_MoveParent,
/*7252*/        OPC_MoveParent,
/*7253*/        OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*7255*/        OPC_EmitInteger, MVT::i32, 0, 
/*7258*/        OPC_EmitInteger, MVT::i32, 14, 
/*7261*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7264*/        OPC_MorphNodeTo, TARGET_VAL(ARM::SXTAB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 GPR:i32:$Rn, (sext_inreg:i32 GPRnopc:i32:$Rm, i8:Other)) - Complexity = 6
                // Dst: (SXTAB:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, 0:i32)
/*7276*/      /*Scope*/ 27, /*->7304*/
/*7277*/        OPC_CheckValueType, MVT::i16,
/*7279*/        OPC_MoveParent,
/*7280*/        OPC_MoveParent,
/*7281*/        OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*7283*/        OPC_EmitInteger, MVT::i32, 0, 
/*7286*/        OPC_EmitInteger, MVT::i32, 14, 
/*7289*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7292*/        OPC_MorphNodeTo, TARGET_VAL(ARM::SXTAH), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 GPR:i32:$Rn, (sext_inreg:i32 GPRnopc:i32:$Rm, i16:Other)) - Complexity = 6
                // Dst: (SXTAH:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, 0:i32)
/*7304*/      0, /*End of Scope*/
/*7305*/    /*Scope*/ 62, /*->7368*/
/*7306*/      OPC_MoveChild, 0,
/*7308*/      OPC_SwitchOpcode /*2 cases */, 26,  TARGET_VAL(ISD::MUL),// ->7338
/*7312*/        OPC_RecordChild0, // #0 = $Rn
/*7313*/        OPC_RecordChild1, // #1 = $Rm
/*7314*/        OPC_MoveParent,
/*7315*/        OPC_RecordChild1, // #2 = $Ra
/*7316*/        OPC_CheckType, MVT::i32,
/*7318*/        OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*7320*/        OPC_EmitInteger, MVT::i32, 14, 
/*7323*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7326*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2MLA), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 rGPR:i32:$Rn, rGPR:i32:$Rm), rGPR:i32:$Ra) - Complexity = 6
                // Dst: (t2MLA:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
              /*SwitchOpcode*/ 26,  TARGET_VAL(ISD::MULHS),// ->7367
/*7341*/        OPC_RecordChild0, // #0 = $Rm
/*7342*/        OPC_RecordChild1, // #1 = $Rn
/*7343*/        OPC_MoveParent,
/*7344*/        OPC_RecordChild1, // #2 = $Ra
/*7345*/        OPC_CheckType, MVT::i32,
/*7347*/        OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*7349*/        OPC_EmitInteger, MVT::i32, 14, 
/*7352*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7355*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMMLA), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (mulhs:i32 rGPR:i32:$Rm, rGPR:i32:$Rn), rGPR:i32:$Ra) - Complexity = 6
                // Dst: (t2SMMLA:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
              0, // EndSwitchOpcode
/*7368*/    /*Scope*/ 74|128,1/*202*/, /*->7572*/
/*7370*/      OPC_RecordChild0, // #0 = $Rn
/*7371*/      OPC_MoveChild, 1,
/*7373*/      OPC_SwitchOpcode /*3 cases */, 61,  TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->7438
/*7377*/        OPC_RecordChild0, // #1 = $Rm
/*7378*/        OPC_MoveChild, 1,
/*7380*/        OPC_Scope, 27, /*->7409*/ // 2 children in Scope
/*7382*/          OPC_CheckValueType, MVT::i8,
/*7384*/          OPC_MoveParent,
/*7385*/          OPC_MoveParent,
/*7386*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*7388*/          OPC_EmitInteger, MVT::i32, 0, 
/*7391*/          OPC_EmitInteger, MVT::i32, 14, 
/*7394*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7397*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 rGPR:i32:$Rn, (sext_inreg:i32 rGPR:i32:$Rm, i8:Other)) - Complexity = 6
                  // Dst: (t2SXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*7409*/        /*Scope*/ 27, /*->7437*/
/*7410*/          OPC_CheckValueType, MVT::i16,
/*7412*/          OPC_MoveParent,
/*7413*/          OPC_MoveParent,
/*7414*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*7416*/          OPC_EmitInteger, MVT::i32, 0, 
/*7419*/          OPC_EmitInteger, MVT::i32, 14, 
/*7422*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7425*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAH), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 rGPR:i32:$Rn, (sext_inreg:i32 rGPR:i32:$Rm, i16:Other)) - Complexity = 6
                  // Dst: (t2SXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*7437*/        0, /*End of Scope*/
              /*SwitchOpcode*/ 78,  TARGET_VAL(ISD::MUL),// ->7519
/*7441*/        OPC_RecordChild0, // #1 = $Rn
/*7442*/        OPC_RecordChild1, // #2 = $Rm
/*7443*/        OPC_MoveParent,
/*7444*/        OPC_CheckType, MVT::i32,
/*7446*/        OPC_Scope, 24, /*->7472*/ // 3 children in Scope
/*7448*/          OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*7450*/          OPC_EmitInteger, MVT::i32, 14, 
/*7453*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7456*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7459*/          OPC_MorphNodeTo, TARGET_VAL(ARM::MLA), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 0, 3, 4, 5, 
                  // Src: (add:i32 GPR:i32:$Ra, (mul:i32 GPR:i32:$Rn, GPR:i32:$Rm)) - Complexity = 6
                  // Dst: (MLA:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*7472*/        /*Scope*/ 24, /*->7497*/
/*7473*/          OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (!Subtarget->hasV6Ops())
/*7475*/          OPC_EmitInteger, MVT::i32, 14, 
/*7478*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7481*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7484*/          OPC_MorphNodeTo, TARGET_VAL(ARM::MLAv5), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 0, 3, 4, 5, 
                  // Src: (add:i32 GPR:i32:$Ra, (mul:i32 GPR:i32:$Rn, GPR:i32:$Rm)) - Complexity = 6
                  // Dst: (MLAv5:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*7497*/        /*Scope*/ 20, /*->7518*/
/*7498*/          OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*7500*/          OPC_EmitInteger, MVT::i32, 14, 
/*7503*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7506*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2MLA), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 rGPR:i32:$Ra, (mul:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)) - Complexity = 6
                  // Dst: (t2MLA:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*7518*/        0, /*End of Scope*/
              /*SwitchOpcode*/ 49,  TARGET_VAL(ISD::MULHS),// ->7571
/*7522*/        OPC_RecordChild0, // #1 = $Rn
/*7523*/        OPC_RecordChild1, // #2 = $Rm
/*7524*/        OPC_MoveParent,
/*7525*/        OPC_CheckType, MVT::i32,
/*7527*/        OPC_Scope, 20, /*->7549*/ // 2 children in Scope
/*7529*/          OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*7531*/          OPC_EmitInteger, MVT::i32, 14, 
/*7534*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7537*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SMMLA), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 GPR:i32:$Ra, (mulhs:i32 GPR:i32:$Rn, GPR:i32:$Rm)) - Complexity = 6
                  // Dst: (SMMLA:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*7549*/        /*Scope*/ 20, /*->7570*/
/*7550*/          OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*7552*/          OPC_EmitInteger, MVT::i32, 14, 
/*7555*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7558*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMMLA), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
                  // Src: (add:i32 rGPR:i32:$Ra, (mulhs:i32 rGPR:i32:$Rm, rGPR:i32:$Rn)) - Complexity = 6
                  // Dst: (t2SMMLA:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*7570*/        0, /*End of Scope*/
              0, // EndSwitchOpcode
/*7572*/    /*Scope*/ 122, /*->7695*/
/*7573*/      OPC_MoveChild, 0,
/*7575*/      OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*7578*/      OPC_RecordChild0, // #0 = $Rm
/*7579*/      OPC_MoveChild, 1,
/*7581*/      OPC_Scope, 55, /*->7638*/ // 2 children in Scope
/*7583*/        OPC_CheckValueType, MVT::i8,
/*7585*/        OPC_MoveParent,
/*7586*/        OPC_MoveParent,
/*7587*/        OPC_RecordChild1, // #1 = $Rn
/*7588*/        OPC_Scope, 23, /*->7613*/ // 2 children in Scope
/*7590*/          OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*7592*/          OPC_EmitInteger, MVT::i32, 0, 
/*7595*/          OPC_EmitInteger, MVT::i32, 14, 
/*7598*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7601*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SXTAB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (sext_inreg:i32 GPRnopc:i32:$Rm, i8:Other), GPR:i32:$Rn) - Complexity = 6
                  // Dst: (SXTAB:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, 0:i32)
/*7613*/        /*Scope*/ 23, /*->7637*/
/*7614*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*7616*/          OPC_EmitInteger, MVT::i32, 0, 
/*7619*/          OPC_EmitInteger, MVT::i32, 14, 
/*7622*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7625*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (sext_inreg:i32 rGPR:i32:$Rm, i8:Other), rGPR:i32:$Rn) - Complexity = 6
                  // Dst: (t2SXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*7637*/        0, /*End of Scope*/
/*7638*/      /*Scope*/ 55, /*->7694*/
/*7639*/        OPC_CheckValueType, MVT::i16,
/*7641*/        OPC_MoveParent,
/*7642*/        OPC_MoveParent,
/*7643*/        OPC_RecordChild1, // #1 = $Rn
/*7644*/        OPC_Scope, 23, /*->7669*/ // 2 children in Scope
/*7646*/          OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*7648*/          OPC_EmitInteger, MVT::i32, 0, 
/*7651*/          OPC_EmitInteger, MVT::i32, 14, 
/*7654*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7657*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SXTAH), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (sext_inreg:i32 GPRnopc:i32:$Rm, i16:Other), GPR:i32:$Rn) - Complexity = 6
                  // Dst: (SXTAH:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, 0:i32)
/*7669*/        /*Scope*/ 23, /*->7693*/
/*7670*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*7672*/          OPC_EmitInteger, MVT::i32, 0, 
/*7675*/          OPC_EmitInteger, MVT::i32, 14, 
/*7678*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7681*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAH), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (sext_inreg:i32 rGPR:i32:$Rm, i16:Other), rGPR:i32:$Rn) - Complexity = 6
                  // Dst: (t2SXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*7693*/        0, /*End of Scope*/
/*7694*/      0, /*End of Scope*/
/*7695*/    /*Scope*/ 94, /*->7790*/
/*7696*/      OPC_RecordChild0, // #0 = $Rn
/*7697*/      OPC_RecordChild1, // #1 = $Rm
/*7698*/      OPC_CheckType, MVT::i32,
/*7700*/      OPC_Scope, 23, /*->7725*/ // 3 children in Scope
/*7702*/        OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*7704*/        OPC_EmitInteger, MVT::i32, 14, 
/*7707*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7710*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7713*/        OPC_MorphNodeTo, TARGET_VAL(ARM::ADDrr), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                // Dst: (ADDrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*7725*/      /*Scope*/ 23, /*->7749*/
/*7726*/        OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*7728*/        OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*7731*/        OPC_EmitInteger, MVT::i32, 14, 
/*7734*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7737*/        OPC_MorphNodeTo, TARGET_VAL(ARM::tADDrr), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (add:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                // Dst: (tADDrr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*7749*/      /*Scope*/ 39, /*->7789*/
/*7750*/        OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*7752*/        OPC_EmitInteger, MVT::i32, 14, 
/*7755*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7758*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7761*/        OPC_Scope, 12, /*->7775*/ // 2 children in Scope
/*7763*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                  // Dst: (t2ADDrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*7775*/        /*Scope*/ 12, /*->7788*/
/*7776*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 rGPR:i32:$Rm, GPRnopc:i32:$Rn) - Complexity = 3
                  // Dst: (t2ADDrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*7788*/        0, /*End of Scope*/
/*7789*/      0, /*End of Scope*/
/*7790*/    /*Scope*/ 92|128,1/*220*/, /*->8012*/
/*7792*/      OPC_MoveChild, 0,
/*7794*/      OPC_SwitchOpcode /*2 cases */, 105,  TARGET_VAL(ISD::SIGN_EXTEND),// ->7903
/*7798*/        OPC_RecordChild0, // #0 = $Vn
/*7799*/        OPC_Scope, 33, /*->7834*/ // 3 children in Scope
/*7801*/          OPC_CheckChild0Type, MVT::v8i8,
/*7803*/          OPC_MoveParent,
/*7804*/          OPC_MoveChild, 1,
/*7806*/          OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND),
/*7809*/          OPC_RecordChild0, // #1 = $Vm
/*7810*/          OPC_CheckChild0Type, MVT::v8i8,
/*7812*/          OPC_MoveParent,
/*7813*/          OPC_CheckType, MVT::v8i16,
/*7815*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*7817*/          OPC_EmitInteger, MVT::i32, 14, 
/*7820*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7823*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VADDLsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v8i16 (sext:v8i16 DPR:v8i8:$Vn), (sext:v8i16 DPR:v8i8:$Vm)) - Complexity = 9
                  // Dst: (VADDLsv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*7834*/        /*Scope*/ 33, /*->7868*/
/*7835*/          OPC_CheckChild0Type, MVT::v4i16,
/*7837*/          OPC_MoveParent,
/*7838*/          OPC_MoveChild, 1,
/*7840*/          OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND),
/*7843*/          OPC_RecordChild0, // #1 = $Vm
/*7844*/          OPC_CheckChild0Type, MVT::v4i16,
/*7846*/          OPC_MoveParent,
/*7847*/          OPC_CheckType, MVT::v4i32,
/*7849*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*7851*/          OPC_EmitInteger, MVT::i32, 14, 
/*7854*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7857*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VADDLsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v4i32 (sext:v4i32 DPR:v4i16:$Vn), (sext:v4i32 DPR:v4i16:$Vm)) - Complexity = 9
                  // Dst: (VADDLsv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*7868*/        /*Scope*/ 33, /*->7902*/
/*7869*/          OPC_CheckChild0Type, MVT::v2i32,
/*7871*/          OPC_MoveParent,
/*7872*/          OPC_MoveChild, 1,
/*7874*/          OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND),
/*7877*/          OPC_RecordChild0, // #1 = $Vm
/*7878*/          OPC_CheckChild0Type, MVT::v2i32,
/*7880*/          OPC_MoveParent,
/*7881*/          OPC_CheckType, MVT::v2i64,
/*7883*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*7885*/          OPC_EmitInteger, MVT::i32, 14, 
/*7888*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7891*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VADDLsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v2i64 (sext:v2i64 DPR:v2i32:$Vn), (sext:v2i64 DPR:v2i32:$Vm)) - Complexity = 9
                  // Dst: (VADDLsv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*7902*/        0, /*End of Scope*/
              /*SwitchOpcode*/ 105,  TARGET_VAL(ISD::ZERO_EXTEND),// ->8011
/*7906*/        OPC_RecordChild0, // #0 = $Vn
/*7907*/        OPC_Scope, 33, /*->7942*/ // 3 children in Scope
/*7909*/          OPC_CheckChild0Type, MVT::v8i8,
/*7911*/          OPC_MoveParent,
/*7912*/          OPC_MoveChild, 1,
/*7914*/          OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*7917*/          OPC_RecordChild0, // #1 = $Vm
/*7918*/          OPC_CheckChild0Type, MVT::v8i8,
/*7920*/          OPC_MoveParent,
/*7921*/          OPC_CheckType, MVT::v8i16,
/*7923*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*7925*/          OPC_EmitInteger, MVT::i32, 14, 
/*7928*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7931*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VADDLuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v8i16 (zext:v8i16 DPR:v8i8:$Vn), (zext:v8i16 DPR:v8i8:$Vm)) - Complexity = 9
                  // Dst: (VADDLuv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*7942*/        /*Scope*/ 33, /*->7976*/
/*7943*/          OPC_CheckChild0Type, MVT::v4i16,
/*7945*/          OPC_MoveParent,
/*7946*/          OPC_MoveChild, 1,
/*7948*/          OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*7951*/          OPC_RecordChild0, // #1 = $Vm
/*7952*/          OPC_CheckChild0Type, MVT::v4i16,
/*7954*/          OPC_MoveParent,
/*7955*/          OPC_CheckType, MVT::v4i32,
/*7957*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*7959*/          OPC_EmitInteger, MVT::i32, 14, 
/*7962*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7965*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VADDLuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v4i32 (zext:v4i32 DPR:v4i16:$Vn), (zext:v4i32 DPR:v4i16:$Vm)) - Complexity = 9
                  // Dst: (VADDLuv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*7976*/        /*Scope*/ 33, /*->8010*/
/*7977*/          OPC_CheckChild0Type, MVT::v2i32,
/*7979*/          OPC_MoveParent,
/*7980*/          OPC_MoveChild, 1,
/*7982*/          OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*7985*/          OPC_RecordChild0, // #1 = $Vm
/*7986*/          OPC_CheckChild0Type, MVT::v2i32,
/*7988*/          OPC_MoveParent,
/*7989*/          OPC_CheckType, MVT::v2i64,
/*7991*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*7993*/          OPC_EmitInteger, MVT::i32, 14, 
/*7996*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7999*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VADDLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v2i64 (zext:v2i64 DPR:v2i32:$Vn), (zext:v2i64 DPR:v2i32:$Vm)) - Complexity = 9
                  // Dst: (VADDLuv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*8010*/        0, /*End of Scope*/
              0, // EndSwitchOpcode
/*8012*/    /*Scope*/ 65|128,6/*833*/, /*->8847*/
/*8014*/      OPC_RecordChild0, // #0 = $src1
/*8015*/      OPC_MoveChild, 1,
/*8017*/      OPC_SwitchOpcode /*4 cases */, 75|128,1/*203*/,  TARGET_VAL(ARMISD::VSHRs),// ->8225
/*8022*/        OPC_RecordChild0, // #1 = $Vm
/*8023*/        OPC_RecordChild1, // #2 = $SIMM
/*8024*/        OPC_MoveChild, 1,
/*8026*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8029*/        OPC_MoveParent,
/*8030*/        OPC_MoveParent,
/*8031*/        OPC_SwitchType /*8 cases */, 22,  MVT::v8i8,// ->8056
/*8034*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*8036*/          OPC_EmitConvertToTarget, 2,
/*8038*/          OPC_EmitInteger, MVT::i32, 14, 
/*8041*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8044*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v8i8 DPR:v8i8:$src1, (NEONvshrs:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i16,// ->8080
/*8058*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*8060*/          OPC_EmitConvertToTarget, 2,
/*8062*/          OPC_EmitInteger, MVT::i32, 14, 
/*8065*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8068*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v4i16 DPR:v4i16:$src1, (NEONvshrs:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i32,// ->8104
/*8082*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*8084*/          OPC_EmitConvertToTarget, 2,
/*8086*/          OPC_EmitInteger, MVT::i32, 14, 
/*8089*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8092*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v2i32 DPR:v2i32:$src1, (NEONvshrs:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v1i64,// ->8128
/*8106*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*8108*/          OPC_EmitConvertToTarget, 2,
/*8110*/          OPC_EmitInteger, MVT::i32, 14, 
/*8113*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8116*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v1i64 DPR:v1i64:$src1, (NEONvshrs:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAsv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v16i8,// ->8152
/*8130*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*8132*/          OPC_EmitConvertToTarget, 2,
/*8134*/          OPC_EmitInteger, MVT::i32, 14, 
/*8137*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8140*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v16i8 QPR:v16i8:$src1, (NEONvshrs:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v8i16,// ->8176
/*8154*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*8156*/          OPC_EmitConvertToTarget, 2,
/*8158*/          OPC_EmitInteger, MVT::i32, 14, 
/*8161*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8164*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v8i16 QPR:v8i16:$src1, (NEONvshrs:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i32,// ->8200
/*8178*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*8180*/          OPC_EmitConvertToTarget, 2,
/*8182*/          OPC_EmitInteger, MVT::i32, 14, 
/*8185*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8188*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvshrs:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i64,// ->8224
/*8202*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*8204*/          OPC_EmitConvertToTarget, 2,
/*8206*/          OPC_EmitInteger, MVT::i32, 14, 
/*8209*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8212*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvshrs:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAsv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
                0, // EndSwitchType
              /*SwitchOpcode*/ 75|128,1/*203*/,  TARGET_VAL(ARMISD::VSHRu),// ->8432
/*8229*/        OPC_RecordChild0, // #1 = $Vm
/*8230*/        OPC_RecordChild1, // #2 = $SIMM
/*8231*/        OPC_MoveChild, 1,
/*8233*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8236*/        OPC_MoveParent,
/*8237*/        OPC_MoveParent,
/*8238*/        OPC_SwitchType /*8 cases */, 22,  MVT::v8i8,// ->8263
/*8241*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*8243*/          OPC_EmitConvertToTarget, 2,
/*8245*/          OPC_EmitInteger, MVT::i32, 14, 
/*8248*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8251*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v8i8 DPR:v8i8:$src1, (NEONvshru:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i16,// ->8287
/*8265*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*8267*/          OPC_EmitConvertToTarget, 2,
/*8269*/          OPC_EmitInteger, MVT::i32, 14, 
/*8272*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8275*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v4i16 DPR:v4i16:$src1, (NEONvshru:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i32,// ->8311
/*8289*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*8291*/          OPC_EmitConvertToTarget, 2,
/*8293*/          OPC_EmitInteger, MVT::i32, 14, 
/*8296*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8299*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v2i32 DPR:v2i32:$src1, (NEONvshru:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v1i64,// ->8335
/*8313*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*8315*/          OPC_EmitConvertToTarget, 2,
/*8317*/          OPC_EmitInteger, MVT::i32, 14, 
/*8320*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8323*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v1i64 DPR:v1i64:$src1, (NEONvshru:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAuv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v16i8,// ->8359
/*8337*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*8339*/          OPC_EmitConvertToTarget, 2,
/*8341*/          OPC_EmitInteger, MVT::i32, 14, 
/*8344*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8347*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v16i8 QPR:v16i8:$src1, (NEONvshru:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v8i16,// ->8383
/*8361*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*8363*/          OPC_EmitConvertToTarget, 2,
/*8365*/          OPC_EmitInteger, MVT::i32, 14, 
/*8368*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8371*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v8i16 QPR:v8i16:$src1, (NEONvshru:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i32,// ->8407
/*8385*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*8387*/          OPC_EmitConvertToTarget, 2,
/*8389*/          OPC_EmitInteger, MVT::i32, 14, 
/*8392*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8395*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvshru:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i64,// ->8431
/*8409*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*8411*/          OPC_EmitConvertToTarget, 2,
/*8413*/          OPC_EmitInteger, MVT::i32, 14, 
/*8416*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8419*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvshru:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAuv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
                0, // EndSwitchType
              /*SwitchOpcode*/ 75|128,1/*203*/,  TARGET_VAL(ARMISD::VRSHRs),// ->8639
/*8436*/        OPC_RecordChild0, // #1 = $Vm
/*8437*/        OPC_RecordChild1, // #2 = $SIMM
/*8438*/        OPC_MoveChild, 1,
/*8440*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8443*/        OPC_MoveParent,
/*8444*/        OPC_MoveParent,
/*8445*/        OPC_SwitchType /*8 cases */, 22,  MVT::v8i8,// ->8470
/*8448*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*8450*/          OPC_EmitConvertToTarget, 2,
/*8452*/          OPC_EmitInteger, MVT::i32, 14, 
/*8455*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8458*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v8i8 DPR:v8i8:$src1, (NEONvrshrs:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i16,// ->8494
/*8472*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*8474*/          OPC_EmitConvertToTarget, 2,
/*8476*/          OPC_EmitInteger, MVT::i32, 14, 
/*8479*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8482*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v4i16 DPR:v4i16:$src1, (NEONvrshrs:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i32,// ->8518
/*8496*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*8498*/          OPC_EmitConvertToTarget, 2,
/*8500*/          OPC_EmitInteger, MVT::i32, 14, 
/*8503*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8506*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v2i32 DPR:v2i32:$src1, (NEONvrshrs:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v1i64,// ->8542
/*8520*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*8522*/          OPC_EmitConvertToTarget, 2,
/*8524*/          OPC_EmitInteger, MVT::i32, 14, 
/*8527*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8530*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v1i64 DPR:v1i64:$src1, (NEONvrshrs:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAsv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v16i8,// ->8566
/*8544*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*8546*/          OPC_EmitConvertToTarget, 2,
/*8548*/          OPC_EmitInteger, MVT::i32, 14, 
/*8551*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8554*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v16i8 QPR:v16i8:$src1, (NEONvrshrs:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v8i16,// ->8590
/*8568*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*8570*/          OPC_EmitConvertToTarget, 2,
/*8572*/          OPC_EmitInteger, MVT::i32, 14, 
/*8575*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8578*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v8i16 QPR:v8i16:$src1, (NEONvrshrs:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i32,// ->8614
/*8592*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*8594*/          OPC_EmitConvertToTarget, 2,
/*8596*/          OPC_EmitInteger, MVT::i32, 14, 
/*8599*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8602*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvrshrs:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i64,// ->8638
/*8616*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*8618*/          OPC_EmitConvertToTarget, 2,
/*8620*/          OPC_EmitInteger, MVT::i32, 14, 
/*8623*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8626*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvrshrs:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAsv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
                0, // EndSwitchType
              /*SwitchOpcode*/ 75|128,1/*203*/,  TARGET_VAL(ARMISD::VRSHRu),// ->8846
/*8643*/        OPC_RecordChild0, // #1 = $Vm
/*8644*/        OPC_RecordChild1, // #2 = $SIMM
/*8645*/        OPC_MoveChild, 1,
/*8647*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8650*/        OPC_MoveParent,
/*8651*/        OPC_MoveParent,
/*8652*/        OPC_SwitchType /*8 cases */, 22,  MVT::v8i8,// ->8677
/*8655*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*8657*/          OPC_EmitConvertToTarget, 2,
/*8659*/          OPC_EmitInteger, MVT::i32, 14, 
/*8662*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8665*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v8i8 DPR:v8i8:$src1, (NEONvrshru:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i16,// ->8701
/*8679*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*8681*/          OPC_EmitConvertToTarget, 2,
/*8683*/          OPC_EmitInteger, MVT::i32, 14, 
/*8686*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8689*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v4i16 DPR:v4i16:$src1, (NEONvrshru:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i32,// ->8725
/*8703*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*8705*/          OPC_EmitConvertToTarget, 2,
/*8707*/          OPC_EmitInteger, MVT::i32, 14, 
/*8710*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8713*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v2i32 DPR:v2i32:$src1, (NEONvrshru:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v1i64,// ->8749
/*8727*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*8729*/          OPC_EmitConvertToTarget, 2,
/*8731*/          OPC_EmitInteger, MVT::i32, 14, 
/*8734*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8737*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v1i64 DPR:v1i64:$src1, (NEONvrshru:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAuv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v16i8,// ->8773
/*8751*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*8753*/          OPC_EmitConvertToTarget, 2,
/*8755*/          OPC_EmitInteger, MVT::i32, 14, 
/*8758*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8761*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v16i8 QPR:v16i8:$src1, (NEONvrshru:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v8i16,// ->8797
/*8775*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*8777*/          OPC_EmitConvertToTarget, 2,
/*8779*/          OPC_EmitInteger, MVT::i32, 14, 
/*8782*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8785*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v8i16 QPR:v8i16:$src1, (NEONvrshru:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i32,// ->8821
/*8799*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*8801*/          OPC_EmitConvertToTarget, 2,
/*8803*/          OPC_EmitInteger, MVT::i32, 14, 
/*8806*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8809*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvrshru:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i64,// ->8845
/*8823*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*8825*/          OPC_EmitConvertToTarget, 2,
/*8827*/          OPC_EmitInteger, MVT::i32, 14, 
/*8830*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8833*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvrshru:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAuv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
                0, // EndSwitchType
              0, // EndSwitchOpcode
/*8847*/    /*Scope*/ 68|128,6/*836*/, /*->9685*/
/*8849*/      OPC_MoveChild, 0,
/*8851*/      OPC_SwitchOpcode /*4 cases */, 76|128,1/*204*/,  TARGET_VAL(ARMISD::VSHRs),// ->9060
/*8856*/        OPC_RecordChild0, // #0 = $Vm
/*8857*/        OPC_RecordChild1, // #1 = $SIMM
/*8858*/        OPC_MoveChild, 1,
/*8860*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8863*/        OPC_MoveParent,
/*8864*/        OPC_MoveParent,
/*8865*/        OPC_RecordChild1, // #2 = $src1
/*8866*/        OPC_SwitchType /*8 cases */, 22,  MVT::v8i8,// ->8891
/*8869*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*8871*/          OPC_EmitConvertToTarget, 1,
/*8873*/          OPC_EmitInteger, MVT::i32, 14, 
/*8876*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8879*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v8i8 (NEONvshrs:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM), DPR:v8i8:$src1) - Complexity = 9
                  // Dst: (VSRAsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i16,// ->8915
/*8893*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*8895*/          OPC_EmitConvertToTarget, 1,
/*8897*/          OPC_EmitInteger, MVT::i32, 14, 
/*8900*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8903*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v4i16 (NEONvshrs:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM), DPR:v4i16:$src1) - Complexity = 9
                  // Dst: (VSRAsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i32,// ->8939
/*8917*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*8919*/          OPC_EmitConvertToTarget, 1,
/*8921*/          OPC_EmitInteger, MVT::i32, 14, 
/*8924*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8927*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v2i32 (NEONvshrs:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM), DPR:v2i32:$src1) - Complexity = 9
                  // Dst: (VSRAsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v1i64,// ->8963
/*8941*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*8943*/          OPC_EmitConvertToTarget, 1,
/*8945*/          OPC_EmitInteger, MVT::i32, 14, 
/*8948*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8951*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v1i64 (NEONvshrs:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM), DPR:v1i64:$src1) - Complexity = 9
                  // Dst: (VSRAsv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v16i8,// ->8987
/*8965*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*8967*/          OPC_EmitConvertToTarget, 1,
/*8969*/          OPC_EmitInteger, MVT::i32, 14, 
/*8972*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8975*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v16i8 (NEONvshrs:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM), QPR:v16i8:$src1) - Complexity = 9
                  // Dst: (VSRAsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v8i16,// ->9011
/*8989*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*8991*/          OPC_EmitConvertToTarget, 1,
/*8993*/          OPC_EmitInteger, MVT::i32, 14, 
/*8996*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8999*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v8i16 (NEONvshrs:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM), QPR:v8i16:$src1) - Complexity = 9
                  // Dst: (VSRAsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i32,// ->9035
/*9013*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*9015*/          OPC_EmitConvertToTarget, 1,
/*9017*/          OPC_EmitInteger, MVT::i32, 14, 
/*9020*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9023*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v4i32 (NEONvshrs:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM), QPR:v4i32:$src1) - Complexity = 9
                  // Dst: (VSRAsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i64,// ->9059
/*9037*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*9039*/          OPC_EmitConvertToTarget, 1,
/*9041*/          OPC_EmitInteger, MVT::i32, 14, 
/*9044*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9047*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v2i64 (NEONvshrs:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM), QPR:v2i64:$src1) - Complexity = 9
                  // Dst: (VSRAsv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
                0, // EndSwitchType
              /*SwitchOpcode*/ 76|128,1/*204*/,  TARGET_VAL(ARMISD::VSHRu),// ->9268
/*9064*/        OPC_RecordChild0, // #0 = $Vm
/*9065*/        OPC_RecordChild1, // #1 = $SIMM
/*9066*/        OPC_MoveChild, 1,
/*9068*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9071*/        OPC_MoveParent,
/*9072*/        OPC_MoveParent,
/*9073*/        OPC_RecordChild1, // #2 = $src1
/*9074*/        OPC_SwitchType /*8 cases */, 22,  MVT::v8i8,// ->9099
/*9077*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*9079*/          OPC_EmitConvertToTarget, 1,
/*9081*/          OPC_EmitInteger, MVT::i32, 14, 
/*9084*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9087*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v8i8 (NEONvshru:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM), DPR:v8i8:$src1) - Complexity = 9
                  // Dst: (VSRAuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i16,// ->9123
/*9101*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*9103*/          OPC_EmitConvertToTarget, 1,
/*9105*/          OPC_EmitInteger, MVT::i32, 14, 
/*9108*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9111*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v4i16 (NEONvshru:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM), DPR:v4i16:$src1) - Complexity = 9
                  // Dst: (VSRAuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i32,// ->9147
/*9125*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*9127*/          OPC_EmitConvertToTarget, 1,
/*9129*/          OPC_EmitInteger, MVT::i32, 14, 
/*9132*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9135*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v2i32 (NEONvshru:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM), DPR:v2i32:$src1) - Complexity = 9
                  // Dst: (VSRAuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v1i64,// ->9171
/*9149*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*9151*/          OPC_EmitConvertToTarget, 1,
/*9153*/          OPC_EmitInteger, MVT::i32, 14, 
/*9156*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9159*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v1i64 (NEONvshru:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM), DPR:v1i64:$src1) - Complexity = 9
                  // Dst: (VSRAuv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v16i8,// ->9195
/*9173*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*9175*/          OPC_EmitConvertToTarget, 1,
/*9177*/          OPC_EmitInteger, MVT::i32, 14, 
/*9180*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9183*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v16i8 (NEONvshru:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM), QPR:v16i8:$src1) - Complexity = 9
                  // Dst: (VSRAuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v8i16,// ->9219
/*9197*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*9199*/          OPC_EmitConvertToTarget, 1,
/*9201*/          OPC_EmitInteger, MVT::i32, 14, 
/*9204*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9207*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v8i16 (NEONvshru:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM), QPR:v8i16:$src1) - Complexity = 9
                  // Dst: (VSRAuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i32,// ->9243
/*9221*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*9223*/          OPC_EmitConvertToTarget, 1,
/*9225*/          OPC_EmitInteger, MVT::i32, 14, 
/*9228*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9231*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v4i32 (NEONvshru:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM), QPR:v4i32:$src1) - Complexity = 9
                  // Dst: (VSRAuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i64,// ->9267
/*9245*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*9247*/          OPC_EmitConvertToTarget, 1,
/*9249*/          OPC_EmitInteger, MVT::i32, 14, 
/*9252*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9255*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v2i64 (NEONvshru:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM), QPR:v2i64:$src1) - Complexity = 9
                  // Dst: (VSRAuv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
                0, // EndSwitchType
              /*SwitchOpcode*/ 76|128,1/*204*/,  TARGET_VAL(ARMISD::VRSHRs),// ->9476
/*9272*/        OPC_RecordChild0, // #0 = $Vm
/*9273*/        OPC_RecordChild1, // #1 = $SIMM
/*9274*/        OPC_MoveChild, 1,
/*9276*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9279*/        OPC_MoveParent,
/*9280*/        OPC_MoveParent,
/*9281*/        OPC_RecordChild1, // #2 = $src1
/*9282*/        OPC_SwitchType /*8 cases */, 22,  MVT::v8i8,// ->9307
/*9285*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*9287*/          OPC_EmitConvertToTarget, 1,
/*9289*/          OPC_EmitInteger, MVT::i32, 14, 
/*9292*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9295*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v8i8 (NEONvrshrs:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM), DPR:v8i8:$src1) - Complexity = 9
                  // Dst: (VRSRAsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i16,// ->9331
/*9309*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*9311*/          OPC_EmitConvertToTarget, 1,
/*9313*/          OPC_EmitInteger, MVT::i32, 14, 
/*9316*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9319*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v4i16 (NEONvrshrs:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM), DPR:v4i16:$src1) - Complexity = 9
                  // Dst: (VRSRAsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i32,// ->9355
/*9333*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*9335*/          OPC_EmitConvertToTarget, 1,
/*9337*/          OPC_EmitInteger, MVT::i32, 14, 
/*9340*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9343*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v2i32 (NEONvrshrs:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM), DPR:v2i32:$src1) - Complexity = 9
                  // Dst: (VRSRAsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v1i64,// ->9379
/*9357*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*9359*/          OPC_EmitConvertToTarget, 1,
/*9361*/          OPC_EmitInteger, MVT::i32, 14, 
/*9364*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9367*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v1i64 (NEONvrshrs:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM), DPR:v1i64:$src1) - Complexity = 9
                  // Dst: (VRSRAsv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v16i8,// ->9403
/*9381*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*9383*/          OPC_EmitConvertToTarget, 1,
/*9385*/          OPC_EmitInteger, MVT::i32, 14, 
/*9388*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9391*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v16i8 (NEONvrshrs:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM), QPR:v16i8:$src1) - Complexity = 9
                  // Dst: (VRSRAsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v8i16,// ->9427
/*9405*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*9407*/          OPC_EmitConvertToTarget, 1,
/*9409*/          OPC_EmitInteger, MVT::i32, 14, 
/*9412*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9415*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v8i16 (NEONvrshrs:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM), QPR:v8i16:$src1) - Complexity = 9
                  // Dst: (VRSRAsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i32,// ->9451
/*9429*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*9431*/          OPC_EmitConvertToTarget, 1,
/*9433*/          OPC_EmitInteger, MVT::i32, 14, 
/*9436*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9439*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v4i32 (NEONvrshrs:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM), QPR:v4i32:$src1) - Complexity = 9
                  // Dst: (VRSRAsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i64,// ->9475
/*9453*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*9455*/          OPC_EmitConvertToTarget, 1,
/*9457*/          OPC_EmitInteger, MVT::i32, 14, 
/*9460*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9463*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v2i64 (NEONvrshrs:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM), QPR:v2i64:$src1) - Complexity = 9
                  // Dst: (VRSRAsv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
                0, // EndSwitchType
              /*SwitchOpcode*/ 76|128,1/*204*/,  TARGET_VAL(ARMISD::VRSHRu),// ->9684
/*9480*/        OPC_RecordChild0, // #0 = $Vm
/*9481*/        OPC_RecordChild1, // #1 = $SIMM
/*9482*/        OPC_MoveChild, 1,
/*9484*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9487*/        OPC_MoveParent,
/*9488*/        OPC_MoveParent,
/*9489*/        OPC_RecordChild1, // #2 = $src1
/*9490*/        OPC_SwitchType /*8 cases */, 22,  MVT::v8i8,// ->9515
/*9493*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*9495*/          OPC_EmitConvertToTarget, 1,
/*9497*/          OPC_EmitInteger, MVT::i32, 14, 
/*9500*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9503*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v8i8 (NEONvrshru:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM), DPR:v8i8:$src1) - Complexity = 9
                  // Dst: (VRSRAuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i16,// ->9539
/*9517*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*9519*/          OPC_EmitConvertToTarget, 1,
/*9521*/          OPC_EmitInteger, MVT::i32, 14, 
/*9524*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9527*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v4i16 (NEONvrshru:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM), DPR:v4i16:$src1) - Complexity = 9
                  // Dst: (VRSRAuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i32,// ->9563
/*9541*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*9543*/          OPC_EmitConvertToTarget, 1,
/*9545*/          OPC_EmitInteger, MVT::i32, 14, 
/*9548*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9551*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v2i32 (NEONvrshru:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM), DPR:v2i32:$src1) - Complexity = 9
                  // Dst: (VRSRAuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v1i64,// ->9587
/*9565*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*9567*/          OPC_EmitConvertToTarget, 1,
/*9569*/          OPC_EmitInteger, MVT::i32, 14, 
/*9572*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9575*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v1i64 (NEONvrshru:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM), DPR:v1i64:$src1) - Complexity = 9
                  // Dst: (VRSRAuv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v16i8,// ->9611
/*9589*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*9591*/          OPC_EmitConvertToTarget, 1,
/*9593*/          OPC_EmitInteger, MVT::i32, 14, 
/*9596*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9599*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v16i8 (NEONvrshru:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM), QPR:v16i8:$src1) - Complexity = 9
                  // Dst: (VRSRAuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v8i16,// ->9635
/*9613*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*9615*/          OPC_EmitConvertToTarget, 1,
/*9617*/          OPC_EmitInteger, MVT::i32, 14, 
/*9620*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9623*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v8i16 (NEONvrshru:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM), QPR:v8i16:$src1) - Complexity = 9
                  // Dst: (VRSRAuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i32,// ->9659
/*9637*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*9639*/          OPC_EmitConvertToTarget, 1,
/*9641*/          OPC_EmitInteger, MVT::i32, 14, 
/*9644*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9647*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v4i32 (NEONvrshru:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM), QPR:v4i32:$src1) - Complexity = 9
                  // Dst: (VRSRAuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i64,// ->9683
/*9661*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*9663*/          OPC_EmitConvertToTarget, 1,
/*9665*/          OPC_EmitInteger, MVT::i32, 14, 
/*9668*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9671*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v2i64 (NEONvrshru:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM), QPR:v2i64:$src1) - Complexity = 9
                  // Dst: (VRSRAuv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
                0, // EndSwitchType
              0, // EndSwitchOpcode
/*9685*/    /*Scope*/ 98|128,3/*482*/, /*->10169*/
/*9687*/      OPC_RecordChild0, // #0 = $Vn
/*9688*/      OPC_MoveChild, 1,
/*9690*/      OPC_SwitchOpcode /*5 cases */, 78,  TARGET_VAL(ISD::SIGN_EXTEND),// ->9772
/*9694*/        OPC_RecordChild0, // #1 = $Vm
/*9695*/        OPC_Scope, 24, /*->9721*/ // 3 children in Scope
/*9697*/          OPC_CheckChild0Type, MVT::v8i8,
/*9699*/          OPC_MoveParent,
/*9700*/          OPC_CheckType, MVT::v8i16,
/*9702*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*9704*/          OPC_EmitInteger, MVT::i32, 14, 
/*9707*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9710*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v8i16 QPR:v8i16:$Vn, (sext:v8i16 DPR:v8i8:$Vm)) - Complexity = 6
                  // Dst: (VADDWsv8i16:v8i16 QPR:v8i16:$Vn, DPR:v8i8:$Vm)
/*9721*/        /*Scope*/ 24, /*->9746*/
/*9722*/          OPC_CheckChild0Type, MVT::v4i16,
/*9724*/          OPC_MoveParent,
/*9725*/          OPC_CheckType, MVT::v4i32,
/*9727*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*9729*/          OPC_EmitInteger, MVT::i32, 14, 
/*9732*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9735*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v4i32 QPR:v4i32:$Vn, (sext:v4i32 DPR:v4i16:$Vm)) - Complexity = 6
                  // Dst: (VADDWsv4i32:v4i32 QPR:v4i32:$Vn, DPR:v4i16:$Vm)
/*9746*/        /*Scope*/ 24, /*->9771*/
/*9747*/          OPC_CheckChild0Type, MVT::v2i32,
/*9749*/          OPC_MoveParent,
/*9750*/          OPC_CheckType, MVT::v2i64,
/*9752*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*9754*/          OPC_EmitInteger, MVT::i32, 14, 
/*9757*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9760*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v2i64 QPR:v2i64:$Vn, (sext:v2i64 DPR:v2i32:$Vm)) - Complexity = 6
                  // Dst: (VADDWsv2i64:v2i64 QPR:v2i64:$Vn, DPR:v2i32:$Vm)
/*9771*/        0, /*End of Scope*/
              /*SwitchOpcode*/ 78,  TARGET_VAL(ISD::ZERO_EXTEND),// ->9853
/*9775*/        OPC_RecordChild0, // #1 = $Vm
/*9776*/        OPC_Scope, 24, /*->9802*/ // 3 children in Scope
/*9778*/          OPC_CheckChild0Type, MVT::v8i8,
/*9780*/          OPC_MoveParent,
/*9781*/          OPC_CheckType, MVT::v8i16,
/*9783*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*9785*/          OPC_EmitInteger, MVT::i32, 14, 
/*9788*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9791*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v8i16 QPR:v8i16:$Vn, (zext:v8i16 DPR:v8i8:$Vm)) - Complexity = 6
                  // Dst: (VADDWuv8i16:v8i16 QPR:v8i16:$Vn, DPR:v8i8:$Vm)
/*9802*/        /*Scope*/ 24, /*->9827*/
/*9803*/          OPC_CheckChild0Type, MVT::v4i16,
/*9805*/          OPC_MoveParent,
/*9806*/          OPC_CheckType, MVT::v4i32,
/*9808*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*9810*/          OPC_EmitInteger, MVT::i32, 14, 
/*9813*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9816*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v4i32 QPR:v4i32:$Vn, (zext:v4i32 DPR:v4i16:$Vm)) - Complexity = 6
                  // Dst: (VADDWuv4i32:v4i32 QPR:v4i32:$Vn, DPR:v4i16:$Vm)
/*9827*/        /*Scope*/ 24, /*->9852*/
/*9828*/          OPC_CheckChild0Type, MVT::v2i32,
/*9830*/          OPC_MoveParent,
/*9831*/          OPC_CheckType, MVT::v2i64,
/*9833*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*9835*/          OPC_EmitInteger, MVT::i32, 14, 
/*9838*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9841*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v2i64 QPR:v2i64:$Vn, (zext:v2i64 DPR:v2i32:$Vm)) - Complexity = 6
                  // Dst: (VADDWuv2i64:v2i64 QPR:v2i64:$Vn, DPR:v2i32:$Vm)
/*9852*/        0, /*End of Scope*/
              /*SwitchOpcode*/ 9|128,1/*137*/,  TARGET_VAL(ISD::MUL),// ->9994
/*9857*/        OPC_RecordChild0, // #1 = $Vn
/*9858*/        OPC_RecordChild1, // #2 = $Vm
/*9859*/        OPC_MoveParent,
/*9860*/        OPC_SwitchType /*6 cases */, 20,  MVT::v8i8,// ->9883
/*9863*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*9865*/          OPC_EmitInteger, MVT::i32, 14, 
/*9868*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9871*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v8i8 DPR:v8i8:$src1, (mul:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 6
                  // Dst: (VMLAv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
                /*SwitchType*/ 20,  MVT::v4i16,// ->9905
/*9885*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*9887*/          OPC_EmitInteger, MVT::i32, 14, 
/*9890*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9893*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v4i16 DPR:v4i16:$src1, (mul:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 6
                  // Dst: (VMLAv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
                /*SwitchType*/ 20,  MVT::v2i32,// ->9927
/*9907*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*9909*/          OPC_EmitInteger, MVT::i32, 14, 
/*9912*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9915*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v2i32 DPR:v2i32:$src1, (mul:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 6
                  // Dst: (VMLAv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                /*SwitchType*/ 20,  MVT::v16i8,// ->9949
/*9929*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*9931*/          OPC_EmitInteger, MVT::i32, 14, 
/*9934*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9937*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v16i8 QPR:v16i8:$src1, (mul:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)) - Complexity = 6
                  // Dst: (VMLAv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
                /*SwitchType*/ 20,  MVT::v8i16,// ->9971
/*9951*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*9953*/          OPC_EmitInteger, MVT::i32, 14, 
/*9956*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9959*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v8i16 QPR:v8i16:$src1, (mul:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)) - Complexity = 6
                  // Dst: (VMLAv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
                /*SwitchType*/ 20,  MVT::v4i32,// ->9993
/*9973*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*9975*/          OPC_EmitInteger, MVT::i32, 14, 
/*9978*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9981*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (mul:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)) - Complexity = 6
                  // Dst: (VMLAv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
                0, // EndSwitchType
              /*SwitchOpcode*/ 84,  TARGET_VAL(ARMISD::VMULLs),// ->10081
/*9997*/        OPC_RecordChild0, // #1 = $Vn
/*9998*/        OPC_Scope, 26, /*->10026*/ // 3 children in Scope
/*10000*/         OPC_CheckChild0Type, MVT::v8i8,
/*10002*/         OPC_RecordChild1, // #2 = $Vm
/*10003*/         OPC_MoveParent,
/*10004*/         OPC_CheckType, MVT::v8i16,
/*10006*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10008*/         OPC_EmitInteger, MVT::i32, 14, 
/*10011*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10014*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v8i16 QPR:v8i16:$src1, (NEONvmulls:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 6
                  // Dst: (VMLALsv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*10026*/       /*Scope*/ 26, /*->10053*/
/*10027*/         OPC_CheckChild0Type, MVT::v4i16,
/*10029*/         OPC_RecordChild1, // #2 = $Vm
/*10030*/         OPC_MoveParent,
/*10031*/         OPC_CheckType, MVT::v4i32,
/*10033*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10035*/         OPC_EmitInteger, MVT::i32, 14, 
/*10038*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10041*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvmulls:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 6
                  // Dst: (VMLALsv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*10053*/       /*Scope*/ 26, /*->10080*/
/*10054*/         OPC_CheckChild0Type, MVT::v2i32,
/*10056*/         OPC_RecordChild1, // #2 = $Vm
/*10057*/         OPC_MoveParent,
/*10058*/         OPC_CheckType, MVT::v2i64,
/*10060*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10062*/         OPC_EmitInteger, MVT::i32, 14, 
/*10065*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10068*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvmulls:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 6
                  // Dst: (VMLALsv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*10080*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 84,  TARGET_VAL(ARMISD::VMULLu),// ->10168
/*10084*/       OPC_RecordChild0, // #1 = $Vn
/*10085*/       OPC_Scope, 26, /*->10113*/ // 3 children in Scope
/*10087*/         OPC_CheckChild0Type, MVT::v8i8,
/*10089*/         OPC_RecordChild1, // #2 = $Vm
/*10090*/         OPC_MoveParent,
/*10091*/         OPC_CheckType, MVT::v8i16,
/*10093*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10095*/         OPC_EmitInteger, MVT::i32, 14, 
/*10098*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10101*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v8i16 QPR:v8i16:$src1, (NEONvmullu:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 6
                  // Dst: (VMLALuv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*10113*/       /*Scope*/ 26, /*->10140*/
/*10114*/         OPC_CheckChild0Type, MVT::v4i16,
/*10116*/         OPC_RecordChild1, // #2 = $Vm
/*10117*/         OPC_MoveParent,
/*10118*/         OPC_CheckType, MVT::v4i32,
/*10120*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10122*/         OPC_EmitInteger, MVT::i32, 14, 
/*10125*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10128*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvmullu:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 6
                  // Dst: (VMLALuv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*10140*/       /*Scope*/ 26, /*->10167*/
/*10141*/         OPC_CheckChild0Type, MVT::v2i32,
/*10143*/         OPC_RecordChild1, // #2 = $Vm
/*10144*/         OPC_MoveParent,
/*10145*/         OPC_CheckType, MVT::v2i64,
/*10147*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10149*/         OPC_EmitInteger, MVT::i32, 14, 
/*10152*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10155*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvmullu:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 6
                  // Dst: (VMLALuv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*10167*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*10169*/   /*Scope*/ 110|128,3/*494*/, /*->10665*/
/*10171*/     OPC_MoveChild, 0,
/*10173*/     OPC_SwitchOpcode /*5 cases */, 81,  TARGET_VAL(ISD::SIGN_EXTEND),// ->10258
/*10177*/       OPC_RecordChild0, // #0 = $Vm
/*10178*/       OPC_Scope, 25, /*->10205*/ // 3 children in Scope
/*10180*/         OPC_CheckChild0Type, MVT::v8i8,
/*10182*/         OPC_MoveParent,
/*10183*/         OPC_RecordChild1, // #1 = $Vn
/*10184*/         OPC_CheckType, MVT::v8i16,
/*10186*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10188*/         OPC_EmitInteger, MVT::i32, 14, 
/*10191*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10194*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (add:v8i16 (sext:v8i16 DPR:v8i8:$Vm), QPR:v8i16:$Vn) - Complexity = 6
                  // Dst: (VADDWsv8i16:v8i16 QPR:v8i16:$Vn, DPR:v8i8:$Vm)
/*10205*/       /*Scope*/ 25, /*->10231*/
/*10206*/         OPC_CheckChild0Type, MVT::v4i16,
/*10208*/         OPC_MoveParent,
/*10209*/         OPC_RecordChild1, // #1 = $Vn
/*10210*/         OPC_CheckType, MVT::v4i32,
/*10212*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10214*/         OPC_EmitInteger, MVT::i32, 14, 
/*10217*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10220*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (add:v4i32 (sext:v4i32 DPR:v4i16:$Vm), QPR:v4i32:$Vn) - Complexity = 6
                  // Dst: (VADDWsv4i32:v4i32 QPR:v4i32:$Vn, DPR:v4i16:$Vm)
/*10231*/       /*Scope*/ 25, /*->10257*/
/*10232*/         OPC_CheckChild0Type, MVT::v2i32,
/*10234*/         OPC_MoveParent,
/*10235*/         OPC_RecordChild1, // #1 = $Vn
/*10236*/         OPC_CheckType, MVT::v2i64,
/*10238*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10240*/         OPC_EmitInteger, MVT::i32, 14, 
/*10243*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10246*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (add:v2i64 (sext:v2i64 DPR:v2i32:$Vm), QPR:v2i64:$Vn) - Complexity = 6
                  // Dst: (VADDWsv2i64:v2i64 QPR:v2i64:$Vn, DPR:v2i32:$Vm)
/*10257*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 81,  TARGET_VAL(ISD::ZERO_EXTEND),// ->10342
/*10261*/       OPC_RecordChild0, // #0 = $Vm
/*10262*/       OPC_Scope, 25, /*->10289*/ // 3 children in Scope
/*10264*/         OPC_CheckChild0Type, MVT::v8i8,
/*10266*/         OPC_MoveParent,
/*10267*/         OPC_RecordChild1, // #1 = $Vn
/*10268*/         OPC_CheckType, MVT::v8i16,
/*10270*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10272*/         OPC_EmitInteger, MVT::i32, 14, 
/*10275*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10278*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (add:v8i16 (zext:v8i16 DPR:v8i8:$Vm), QPR:v8i16:$Vn) - Complexity = 6
                  // Dst: (VADDWuv8i16:v8i16 QPR:v8i16:$Vn, DPR:v8i8:$Vm)
/*10289*/       /*Scope*/ 25, /*->10315*/
/*10290*/         OPC_CheckChild0Type, MVT::v4i16,
/*10292*/         OPC_MoveParent,
/*10293*/         OPC_RecordChild1, // #1 = $Vn
/*10294*/         OPC_CheckType, MVT::v4i32,
/*10296*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10298*/         OPC_EmitInteger, MVT::i32, 14, 
/*10301*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10304*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (add:v4i32 (zext:v4i32 DPR:v4i16:$Vm), QPR:v4i32:$Vn) - Complexity = 6
                  // Dst: (VADDWuv4i32:v4i32 QPR:v4i32:$Vn, DPR:v4i16:$Vm)
/*10315*/       /*Scope*/ 25, /*->10341*/
/*10316*/         OPC_CheckChild0Type, MVT::v2i32,
/*10318*/         OPC_MoveParent,
/*10319*/         OPC_RecordChild1, // #1 = $Vn
/*10320*/         OPC_CheckType, MVT::v2i64,
/*10322*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10324*/         OPC_EmitInteger, MVT::i32, 14, 
/*10327*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10330*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (add:v2i64 (zext:v2i64 DPR:v2i32:$Vm), QPR:v2i64:$Vn) - Complexity = 6
                  // Dst: (VADDWuv2i64:v2i64 QPR:v2i64:$Vn, DPR:v2i32:$Vm)
/*10341*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 10|128,1/*138*/,  TARGET_VAL(ISD::MUL),// ->10484
/*10346*/       OPC_RecordChild0, // #0 = $Vn
/*10347*/       OPC_RecordChild1, // #1 = $Vm
/*10348*/       OPC_MoveParent,
/*10349*/       OPC_RecordChild1, // #2 = $src1
/*10350*/       OPC_SwitchType /*6 cases */, 20,  MVT::v8i8,// ->10373
/*10353*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10355*/         OPC_EmitInteger, MVT::i32, 14, 
/*10358*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10361*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v8i8 (mul:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm), DPR:v8i8:$src1) - Complexity = 6
                  // Dst: (VMLAv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
                /*SwitchType*/ 20,  MVT::v4i16,// ->10395
/*10375*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10377*/         OPC_EmitInteger, MVT::i32, 14, 
/*10380*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10383*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v4i16 (mul:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm), DPR:v4i16:$src1) - Complexity = 6
                  // Dst: (VMLAv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
                /*SwitchType*/ 20,  MVT::v2i32,// ->10417
/*10397*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10399*/         OPC_EmitInteger, MVT::i32, 14, 
/*10402*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10405*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v2i32 (mul:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm), DPR:v2i32:$src1) - Complexity = 6
                  // Dst: (VMLAv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                /*SwitchType*/ 20,  MVT::v16i8,// ->10439
/*10419*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10421*/         OPC_EmitInteger, MVT::i32, 14, 
/*10424*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10427*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v16i8 (mul:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm), QPR:v16i8:$src1) - Complexity = 6
                  // Dst: (VMLAv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
                /*SwitchType*/ 20,  MVT::v8i16,// ->10461
/*10441*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10443*/         OPC_EmitInteger, MVT::i32, 14, 
/*10446*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10449*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v8i16 (mul:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm), QPR:v8i16:$src1) - Complexity = 6
                  // Dst: (VMLAv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
                /*SwitchType*/ 20,  MVT::v4i32,// ->10483
/*10463*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10465*/         OPC_EmitInteger, MVT::i32, 14, 
/*10468*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10471*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v4i32 (mul:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm), QPR:v4i32:$src1) - Complexity = 6
                  // Dst: (VMLAv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
                0, // EndSwitchType
              /*SwitchOpcode*/ 87,  TARGET_VAL(ARMISD::VMULLs),// ->10574
/*10487*/       OPC_RecordChild0, // #0 = $Vn
/*10488*/       OPC_Scope, 27, /*->10517*/ // 3 children in Scope
/*10490*/         OPC_CheckChild0Type, MVT::v8i8,
/*10492*/         OPC_RecordChild1, // #1 = $Vm
/*10493*/         OPC_MoveParent,
/*10494*/         OPC_RecordChild1, // #2 = $src1
/*10495*/         OPC_CheckType, MVT::v8i16,
/*10497*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10499*/         OPC_EmitInteger, MVT::i32, 14, 
/*10502*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10505*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v8i16 (NEONvmulls:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm), QPR:v8i16:$src1) - Complexity = 6
                  // Dst: (VMLALsv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*10517*/       /*Scope*/ 27, /*->10545*/
/*10518*/         OPC_CheckChild0Type, MVT::v4i16,
/*10520*/         OPC_RecordChild1, // #1 = $Vm
/*10521*/         OPC_MoveParent,
/*10522*/         OPC_RecordChild1, // #2 = $src1
/*10523*/         OPC_CheckType, MVT::v4i32,
/*10525*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10527*/         OPC_EmitInteger, MVT::i32, 14, 
/*10530*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10533*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v4i32 (NEONvmulls:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm), QPR:v4i32:$src1) - Complexity = 6
                  // Dst: (VMLALsv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*10545*/       /*Scope*/ 27, /*->10573*/
/*10546*/         OPC_CheckChild0Type, MVT::v2i32,
/*10548*/         OPC_RecordChild1, // #1 = $Vm
/*10549*/         OPC_MoveParent,
/*10550*/         OPC_RecordChild1, // #2 = $src1
/*10551*/         OPC_CheckType, MVT::v2i64,
/*10553*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10555*/         OPC_EmitInteger, MVT::i32, 14, 
/*10558*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10561*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v2i64 (NEONvmulls:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm), QPR:v2i64:$src1) - Complexity = 6
                  // Dst: (VMLALsv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*10573*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 87,  TARGET_VAL(ARMISD::VMULLu),// ->10664
/*10577*/       OPC_RecordChild0, // #0 = $Vn
/*10578*/       OPC_Scope, 27, /*->10607*/ // 3 children in Scope
/*10580*/         OPC_CheckChild0Type, MVT::v8i8,
/*10582*/         OPC_RecordChild1, // #1 = $Vm
/*10583*/         OPC_MoveParent,
/*10584*/         OPC_RecordChild1, // #2 = $src1
/*10585*/         OPC_CheckType, MVT::v8i16,
/*10587*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10589*/         OPC_EmitInteger, MVT::i32, 14, 
/*10592*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10595*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v8i16 (NEONvmullu:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm), QPR:v8i16:$src1) - Complexity = 6
                  // Dst: (VMLALuv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*10607*/       /*Scope*/ 27, /*->10635*/
/*10608*/         OPC_CheckChild0Type, MVT::v4i16,
/*10610*/         OPC_RecordChild1, // #1 = $Vm
/*10611*/         OPC_MoveParent,
/*10612*/         OPC_RecordChild1, // #2 = $src1
/*10613*/         OPC_CheckType, MVT::v4i32,
/*10615*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10617*/         OPC_EmitInteger, MVT::i32, 14, 
/*10620*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10623*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v4i32 (NEONvmullu:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm), QPR:v4i32:$src1) - Complexity = 6
                  // Dst: (VMLALuv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*10635*/       /*Scope*/ 27, /*->10663*/
/*10636*/         OPC_CheckChild0Type, MVT::v2i32,
/*10638*/         OPC_RecordChild1, // #1 = $Vm
/*10639*/         OPC_MoveParent,
/*10640*/         OPC_RecordChild1, // #2 = $src1
/*10641*/         OPC_CheckType, MVT::v2i64,
/*10643*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10645*/         OPC_EmitInteger, MVT::i32, 14, 
/*10648*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10651*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v2i64 (NEONvmullu:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm), QPR:v2i64:$src1) - Complexity = 6
                  // Dst: (VMLALuv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*10663*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*10665*/   /*Scope*/ 44|128,1/*172*/, /*->10839*/
/*10667*/     OPC_RecordChild0, // #0 = $Vn
/*10668*/     OPC_RecordChild1, // #1 = $Vm
/*10669*/     OPC_SwitchType /*8 cases */, 19,  MVT::v8i8,// ->10691
/*10672*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10674*/       OPC_EmitInteger, MVT::i32, 14, 
/*10677*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10680*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VADDv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (add:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VADDv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 19,  MVT::v4i16,// ->10712
/*10693*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10695*/       OPC_EmitInteger, MVT::i32, 14, 
/*10698*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10701*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VADDv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (add:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VADDv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 19,  MVT::v2i32,// ->10733
/*10714*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10716*/       OPC_EmitInteger, MVT::i32, 14, 
/*10719*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10722*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VADDv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (add:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VADDv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 19,  MVT::v16i8,// ->10754
/*10735*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10737*/       OPC_EmitInteger, MVT::i32, 14, 
/*10740*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10743*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VADDv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (add:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VADDv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              /*SwitchType*/ 19,  MVT::v8i16,// ->10775
/*10756*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10758*/       OPC_EmitInteger, MVT::i32, 14, 
/*10761*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10764*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VADDv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (add:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VADDv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 19,  MVT::v4i32,// ->10796
/*10777*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10779*/       OPC_EmitInteger, MVT::i32, 14, 
/*10782*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10785*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VADDv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (add:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VADDv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 19,  MVT::v1i64,// ->10817
/*10798*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10800*/       OPC_EmitInteger, MVT::i32, 14, 
/*10803*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10806*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VADDv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (add:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 3
                // Dst: (VADDv1i64:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
              /*SwitchType*/ 19,  MVT::v2i64,// ->10838
/*10819*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10821*/       OPC_EmitInteger, MVT::i32, 14, 
/*10824*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10827*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VADDv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (add:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 3
                // Dst: (VADDv2i64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
              0, // EndSwitchType
/*10839*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 106|128,33/*4330*/,  TARGET_VAL(ISD::OR),// ->15174
/*10844*/   OPC_Scope, 48|128,6/*816*/, /*->11663*/ // 15 children in Scope
/*10847*/     OPC_MoveChild, 0,
/*10849*/     OPC_Scope, 91, /*->10942*/ // 9 children in Scope
/*10851*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*10854*/       OPC_MoveChild, 0,
/*10856*/       OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*10859*/       OPC_RecordChild0, // #0 = $Rm
/*10860*/       OPC_MoveChild, 1,
/*10862*/       OPC_CheckInteger, 24, 
/*10864*/       OPC_CheckType, MVT::i32,
/*10866*/       OPC_MoveParent,
/*10867*/       OPC_MoveParent,
/*10868*/       OPC_MoveChild, 1,
/*10870*/       OPC_CheckInteger, 16, 
/*10872*/       OPC_CheckType, MVT::i32,
/*10874*/       OPC_MoveParent,
/*10875*/       OPC_MoveParent,
/*10876*/       OPC_MoveChild, 1,
/*10878*/       OPC_CheckAndImm, 127|128,1/*255*/, 
/*10881*/       OPC_MoveChild, 0,
/*10883*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*10886*/       OPC_MoveChild, 0,
/*10888*/       OPC_CheckSame, 0,
/*10890*/       OPC_MoveParent,
/*10891*/       OPC_MoveChild, 1,
/*10893*/       OPC_CheckInteger, 8, 
/*10895*/       OPC_CheckType, MVT::i32,
/*10897*/       OPC_MoveParent,
/*10898*/       OPC_MoveParent,
/*10899*/       OPC_MoveParent,
/*10900*/       OPC_CheckType, MVT::i32,
/*10902*/       OPC_Scope, 18, /*->10922*/ // 2 children in Scope
/*10904*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*10906*/         OPC_EmitInteger, MVT::i32, 14, 
/*10909*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10912*/         OPC_MorphNodeTo, TARGET_VAL(ARM::REVSH), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (or:i32 (sra:i32 (shl:i32 GPR:i32:$Rm, 24:i32), 16:i32), (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 35
                  // Dst: (REVSH:i32 GPR:i32:$Rm)
/*10922*/       /*Scope*/ 18, /*->10941*/
/*10923*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*10925*/         OPC_EmitInteger, MVT::i32, 14, 
/*10928*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10931*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2REVSH), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (or:i32 (sra:i32 (shl:i32 rGPR:i32:$Rm, 24:i32), 16:i32), (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 35
                  // Dst: (t2REVSH:i32 rGPR:i32:$Rm)
/*10941*/       0, /*End of Scope*/
/*10942*/     /*Scope*/ 91, /*->11034*/
/*10943*/       OPC_CheckAndImm, 127|128,1/*255*/, 
/*10946*/       OPC_MoveChild, 0,
/*10948*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*10951*/       OPC_RecordChild0, // #0 = $Rm
/*10952*/       OPC_MoveChild, 1,
/*10954*/       OPC_CheckInteger, 8, 
/*10956*/       OPC_CheckType, MVT::i32,
/*10958*/       OPC_MoveParent,
/*10959*/       OPC_MoveParent,
/*10960*/       OPC_MoveParent,
/*10961*/       OPC_MoveChild, 1,
/*10963*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*10966*/       OPC_MoveChild, 0,
/*10968*/       OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*10971*/       OPC_MoveChild, 0,
/*10973*/       OPC_CheckSame, 0,
/*10975*/       OPC_MoveParent,
/*10976*/       OPC_MoveChild, 1,
/*10978*/       OPC_CheckInteger, 24, 
/*10980*/       OPC_CheckType, MVT::i32,
/*10982*/       OPC_MoveParent,
/*10983*/       OPC_MoveParent,
/*10984*/       OPC_MoveChild, 1,
/*10986*/       OPC_CheckInteger, 16, 
/*10988*/       OPC_CheckType, MVT::i32,
/*10990*/       OPC_MoveParent,
/*10991*/       OPC_MoveParent,
/*10992*/       OPC_CheckType, MVT::i32,
/*10994*/       OPC_Scope, 18, /*->11014*/ // 2 children in Scope
/*10996*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*10998*/         OPC_EmitInteger, MVT::i32, 14, 
/*11001*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11004*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2REVSH), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (or:i32 (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 255:i32), (sra:i32 (shl:i32 rGPR:i32:$Rm, 24:i32), 16:i32)) - Complexity = 35
                  // Dst: (t2REVSH:i32 rGPR:i32:$Rm)
/*11014*/       /*Scope*/ 18, /*->11033*/
/*11015*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*11017*/         OPC_EmitInteger, MVT::i32, 14, 
/*11020*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11023*/         OPC_MorphNodeTo, TARGET_VAL(ARM::REVSH), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (or:i32 (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 255:i32), (sra:i32 (shl:i32 GPR:i32:$Rm, 24:i32), 16:i32)) - Complexity = 35
                  // Dst: (REVSH:i32 GPR:i32:$Rm)
/*11033*/       0, /*End of Scope*/
/*11034*/     /*Scope*/ 57, /*->11092*/
/*11035*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*11039*/       OPC_RecordChild0, // #0 = $Rn
/*11040*/       OPC_MoveParent,
/*11041*/       OPC_MoveChild, 1,
/*11043*/       OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*11049*/       OPC_MoveChild, 0,
/*11051*/       OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*11054*/       OPC_RecordChild0, // #1 = $Rm
/*11055*/       OPC_RecordChild1, // #2 = $sh
/*11056*/       OPC_MoveChild, 1,
/*11058*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11061*/       OPC_CheckPredicate, 13, // Predicate_pkh_lsl_amt
/*11063*/       OPC_CheckType, MVT::i32,
/*11065*/       OPC_MoveParent,
/*11066*/       OPC_MoveParent,
/*11067*/       OPC_MoveParent,
/*11068*/       OPC_CheckType, MVT::i32,
/*11070*/       OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*11072*/       OPC_EmitConvertToTarget, 2,
/*11074*/       OPC_EmitInteger, MVT::i32, 14, 
/*11077*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11080*/       OPC_MorphNodeTo, TARGET_VAL(ARM::PKHBT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (or:i32 (and:i32 GPRnopc:i32:$Rn, 65535:i32), (and:i32 (shl:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_pkh_lsl_amt>>:$sh), 4294901760:i32)) - Complexity = 26
                // Dst: (PKHBT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, (imm:i32):$sh)
/*11092*/     /*Scope*/ 100, /*->11193*/
/*11093*/       OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*11099*/       OPC_RecordChild0, // #0 = $Rn
/*11100*/       OPC_MoveParent,
/*11101*/       OPC_MoveChild, 1,
/*11103*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*11107*/       OPC_MoveChild, 0,
/*11109*/       OPC_SwitchOpcode /*2 cases */, 38,  TARGET_VAL(ISD::SRA),// ->11151
/*11113*/         OPC_RecordChild0, // #1 = $Rm
/*11114*/         OPC_RecordChild1, // #2 = $sh
/*11115*/         OPC_MoveChild, 1,
/*11117*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11120*/         OPC_CheckPredicate, 14, // Predicate_pkh_asr_amt
/*11122*/         OPC_CheckType, MVT::i32,
/*11124*/         OPC_MoveParent,
/*11125*/         OPC_MoveParent,
/*11126*/         OPC_MoveParent,
/*11127*/         OPC_CheckType, MVT::i32,
/*11129*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*11131*/         OPC_EmitConvertToTarget, 2,
/*11133*/         OPC_EmitInteger, MVT::i32, 14, 
/*11136*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11139*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PKHTB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (or:i32 (and:i32 GPRnopc:i32:$Rn, 4294901760:i32), (and:i32 (sra:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_pkh_asr_amt>>:$sh), 65535:i32)) - Complexity = 26
                  // Dst: (PKHTB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, (imm:i32):$sh)
                /*SwitchOpcode*/ 38,  TARGET_VAL(ISD::SRL),// ->11192
/*11154*/         OPC_RecordChild0, // #1 = $src2
/*11155*/         OPC_RecordChild1, // #2 = $sh
/*11156*/         OPC_MoveChild, 1,
/*11158*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11161*/         OPC_CheckPredicate, 15, // Predicate_imm1_15
/*11163*/         OPC_CheckType, MVT::i32,
/*11165*/         OPC_MoveParent,
/*11166*/         OPC_MoveParent,
/*11167*/         OPC_MoveParent,
/*11168*/         OPC_CheckType, MVT::i32,
/*11170*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*11172*/         OPC_EmitConvertToTarget, 2,
/*11174*/         OPC_EmitInteger, MVT::i32, 14, 
/*11177*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11180*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PKHTB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (or:i32 (and:i32 GPRnopc:i32:$src1, 4294901760:i32), (and:i32 (srl:i32 GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh), 65535:i32)) - Complexity = 26
                  // Dst: (PKHTB:i32 GPRnopc:i32:$src1, GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh)
                0, // EndSwitchOpcode
/*11193*/     /*Scope*/ 57, /*->11251*/
/*11194*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*11198*/       OPC_RecordChild0, // #0 = $Rn
/*11199*/       OPC_MoveParent,
/*11200*/       OPC_MoveChild, 1,
/*11202*/       OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*11208*/       OPC_MoveChild, 0,
/*11210*/       OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*11213*/       OPC_RecordChild0, // #1 = $Rm
/*11214*/       OPC_RecordChild1, // #2 = $sh
/*11215*/       OPC_MoveChild, 1,
/*11217*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11220*/       OPC_CheckPredicate, 13, // Predicate_pkh_lsl_amt
/*11222*/       OPC_CheckType, MVT::i32,
/*11224*/       OPC_MoveParent,
/*11225*/       OPC_MoveParent,
/*11226*/       OPC_MoveParent,
/*11227*/       OPC_CheckType, MVT::i32,
/*11229*/       OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*11231*/       OPC_EmitConvertToTarget, 2,
/*11233*/       OPC_EmitInteger, MVT::i32, 14, 
/*11236*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11239*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHBT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (or:i32 (and:i32 rGPR:i32:$Rn, 65535:i32), (and:i32 (shl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_pkh_lsl_amt>>:$sh), 4294901760:i32)) - Complexity = 26
                // Dst: (t2PKHBT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (imm:i32):$sh)
/*11251*/     /*Scope*/ 27|128,1/*155*/, /*->11408*/
/*11253*/       OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*11259*/       OPC_Scope, 94, /*->11355*/ // 2 children in Scope
/*11261*/         OPC_RecordChild0, // #0 = $Rn
/*11262*/         OPC_MoveParent,
/*11263*/         OPC_MoveChild, 1,
/*11265*/         OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*11269*/         OPC_MoveChild, 0,
/*11271*/         OPC_SwitchOpcode /*2 cases */, 38,  TARGET_VAL(ISD::SRA),// ->11313
/*11275*/           OPC_RecordChild0, // #1 = $Rm
/*11276*/           OPC_RecordChild1, // #2 = $sh
/*11277*/           OPC_MoveChild, 1,
/*11279*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11282*/           OPC_CheckPredicate, 14, // Predicate_pkh_asr_amt
/*11284*/           OPC_CheckType, MVT::i32,
/*11286*/           OPC_MoveParent,
/*11287*/           OPC_MoveParent,
/*11288*/           OPC_MoveParent,
/*11289*/           OPC_CheckType, MVT::i32,
/*11291*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*11293*/           OPC_EmitConvertToTarget, 2,
/*11295*/           OPC_EmitInteger, MVT::i32, 14, 
/*11298*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11301*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHTB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (or:i32 (and:i32 rGPR:i32:$Rn, 4294901760:i32), (and:i32 (sra:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_pkh_asr_amt>>:$sh), 65535:i32)) - Complexity = 26
                    // Dst: (t2PKHTB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (imm:i32):$sh)
                  /*SwitchOpcode*/ 38,  TARGET_VAL(ISD::SRL),// ->11354
/*11316*/           OPC_RecordChild0, // #1 = $src2
/*11317*/           OPC_RecordChild1, // #2 = $sh
/*11318*/           OPC_MoveChild, 1,
/*11320*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11323*/           OPC_CheckPredicate, 15, // Predicate_imm1_15
/*11325*/           OPC_CheckType, MVT::i32,
/*11327*/           OPC_MoveParent,
/*11328*/           OPC_MoveParent,
/*11329*/           OPC_MoveParent,
/*11330*/           OPC_CheckType, MVT::i32,
/*11332*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*11334*/           OPC_EmitConvertToTarget, 2,
/*11336*/           OPC_EmitInteger, MVT::i32, 14, 
/*11339*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11342*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHTB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (or:i32 (and:i32 rGPR:i32:$src1, 4294901760:i32), (and:i32 (srl:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh), 65535:i32)) - Complexity = 26
                    // Dst: (t2PKHTB:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh)
                  0, // EndSwitchOpcode
/*11355*/       /*Scope*/ 51, /*->11407*/
/*11356*/         OPC_MoveChild, 0,
/*11358*/         OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*11361*/         OPC_RecordChild0, // #0 = $Rm
/*11362*/         OPC_RecordChild1, // #1 = $sh
/*11363*/         OPC_MoveChild, 1,
/*11365*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11368*/         OPC_CheckPredicate, 13, // Predicate_pkh_lsl_amt
/*11370*/         OPC_CheckType, MVT::i32,
/*11372*/         OPC_MoveParent,
/*11373*/         OPC_MoveParent,
/*11374*/         OPC_MoveParent,
/*11375*/         OPC_MoveChild, 1,
/*11377*/         OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*11381*/         OPC_RecordChild0, // #2 = $Rn
/*11382*/         OPC_MoveParent,
/*11383*/         OPC_CheckType, MVT::i32,
/*11385*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*11387*/         OPC_EmitConvertToTarget, 1,
/*11389*/         OPC_EmitInteger, MVT::i32, 14, 
/*11392*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11395*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PKHBT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (or:i32 (and:i32 (shl:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_pkh_lsl_amt>>:$sh), 4294901760:i32), (and:i32 GPRnopc:i32:$Rn, 65535:i32)) - Complexity = 26
                  // Dst: (PKHBT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, (imm:i32):$sh)
/*11407*/       0, /*End of Scope*/
/*11408*/     /*Scope*/ 57, /*->11466*/
/*11409*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*11413*/       OPC_MoveChild, 0,
/*11415*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*11418*/       OPC_RecordChild0, // #0 = $Rm
/*11419*/       OPC_RecordChild1, // #1 = $sh
/*11420*/       OPC_MoveChild, 1,
/*11422*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11425*/       OPC_CheckPredicate, 14, // Predicate_pkh_asr_amt
/*11427*/       OPC_CheckType, MVT::i32,
/*11429*/       OPC_MoveParent,
/*11430*/       OPC_MoveParent,
/*11431*/       OPC_MoveParent,
/*11432*/       OPC_MoveChild, 1,
/*11434*/       OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*11440*/       OPC_RecordChild0, // #2 = $Rn
/*11441*/       OPC_MoveParent,
/*11442*/       OPC_CheckType, MVT::i32,
/*11444*/       OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*11446*/       OPC_EmitConvertToTarget, 1,
/*11448*/       OPC_EmitInteger, MVT::i32, 14, 
/*11451*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11454*/       OPC_MorphNodeTo, TARGET_VAL(ARM::PKHTB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (or:i32 (and:i32 (sra:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_pkh_asr_amt>>:$sh), 65535:i32), (and:i32 GPRnopc:i32:$Rn, 4294901760:i32)) - Complexity = 26
                // Dst: (PKHTB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, (imm:i32):$sh)
/*11466*/     /*Scope*/ 57, /*->11524*/
/*11467*/       OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*11473*/       OPC_MoveChild, 0,
/*11475*/       OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*11478*/       OPC_RecordChild0, // #0 = $Rm
/*11479*/       OPC_RecordChild1, // #1 = $sh
/*11480*/       OPC_MoveChild, 1,
/*11482*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11485*/       OPC_CheckPredicate, 13, // Predicate_pkh_lsl_amt
/*11487*/       OPC_CheckType, MVT::i32,
/*11489*/       OPC_MoveParent,
/*11490*/       OPC_MoveParent,
/*11491*/       OPC_MoveParent,
/*11492*/       OPC_MoveChild, 1,
/*11494*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*11498*/       OPC_RecordChild0, // #2 = $Rn
/*11499*/       OPC_MoveParent,
/*11500*/       OPC_CheckType, MVT::i32,
/*11502*/       OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*11504*/       OPC_EmitConvertToTarget, 1,
/*11506*/       OPC_EmitInteger, MVT::i32, 14, 
/*11509*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11512*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHBT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (or:i32 (and:i32 (shl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_pkh_lsl_amt>>:$sh), 4294901760:i32), (and:i32 rGPR:i32:$Rn, 65535:i32)) - Complexity = 26
                // Dst: (t2PKHBT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (imm:i32):$sh)
/*11524*/     /*Scope*/ 8|128,1/*136*/, /*->11662*/
/*11526*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*11530*/       OPC_MoveChild, 0,
/*11532*/       OPC_SwitchOpcode /*2 cases */, 48,  TARGET_VAL(ISD::SRA),// ->11584
/*11536*/         OPC_RecordChild0, // #0 = $Rm
/*11537*/         OPC_RecordChild1, // #1 = $sh
/*11538*/         OPC_MoveChild, 1,
/*11540*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11543*/         OPC_CheckPredicate, 14, // Predicate_pkh_asr_amt
/*11545*/         OPC_CheckType, MVT::i32,
/*11547*/         OPC_MoveParent,
/*11548*/         OPC_MoveParent,
/*11549*/         OPC_MoveParent,
/*11550*/         OPC_MoveChild, 1,
/*11552*/         OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*11558*/         OPC_RecordChild0, // #2 = $Rn
/*11559*/         OPC_MoveParent,
/*11560*/         OPC_CheckType, MVT::i32,
/*11562*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*11564*/         OPC_EmitConvertToTarget, 1,
/*11566*/         OPC_EmitInteger, MVT::i32, 14, 
/*11569*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11572*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHTB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (or:i32 (and:i32 (sra:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_pkh_asr_amt>>:$sh), 65535:i32), (and:i32 rGPR:i32:$Rn, 4294901760:i32)) - Complexity = 26
                  // Dst: (t2PKHTB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (imm:i32):$sh)
                /*SwitchOpcode*/ 74,  TARGET_VAL(ISD::SRL),// ->11661
/*11587*/         OPC_RecordChild0, // #0 = $src2
/*11588*/         OPC_RecordChild1, // #1 = $sh
/*11589*/         OPC_MoveChild, 1,
/*11591*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11594*/         OPC_CheckPredicate, 15, // Predicate_imm1_15
/*11596*/         OPC_CheckType, MVT::i32,
/*11598*/         OPC_MoveParent,
/*11599*/         OPC_MoveParent,
/*11600*/         OPC_MoveParent,
/*11601*/         OPC_MoveChild, 1,
/*11603*/         OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*11609*/         OPC_RecordChild0, // #2 = $src1
/*11610*/         OPC_MoveParent,
/*11611*/         OPC_CheckType, MVT::i32,
/*11613*/         OPC_Scope, 22, /*->11637*/ // 2 children in Scope
/*11615*/           OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*11617*/           OPC_EmitConvertToTarget, 1,
/*11619*/           OPC_EmitInteger, MVT::i32, 14, 
/*11622*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11625*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PKHTB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (or:i32 (and:i32 (srl:i32 GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh), 65535:i32), (and:i32 GPRnopc:i32:$src1, 4294901760:i32)) - Complexity = 26
                    // Dst: (PKHTB:i32 GPRnopc:i32:$src1, GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh)
/*11637*/         /*Scope*/ 22, /*->11660*/
/*11638*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*11640*/           OPC_EmitConvertToTarget, 1,
/*11642*/           OPC_EmitInteger, MVT::i32, 14, 
/*11645*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11648*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHTB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (or:i32 (and:i32 (srl:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh), 65535:i32), (and:i32 rGPR:i32:$src1, 4294901760:i32)) - Complexity = 26
                    // Dst: (t2PKHTB:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh)
/*11660*/         0, /*End of Scope*/
                0, // EndSwitchOpcode
/*11662*/     0, /*End of Scope*/
/*11663*/   /*Scope*/ 51, /*->11715*/
/*11664*/     OPC_RecordChild0, // #0 = $Rn
/*11665*/     OPC_MoveChild, 1,
/*11667*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*11670*/     OPC_RecordChild0, // #1 = $ShiftedRm
/*11671*/     OPC_MoveChild, 1,
/*11673*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11684*/     OPC_MoveParent,
/*11685*/     OPC_MoveParent,
/*11686*/     OPC_CheckType, MVT::i32,
/*11688*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*11690*/     OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*11693*/     OPC_EmitInteger, MVT::i32, 14, 
/*11696*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11699*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11702*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNrs), 0,
                  1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
              // Src: (or:i32 rGPR:i32:$Rn, (xor:i32 t2_so_reg:i32:$ShiftedRm, -1:i32)) - Complexity = 20
              // Dst: (t2ORNrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*11715*/   /*Scope*/ 74|128,4/*586*/, /*->12303*/
/*11717*/     OPC_MoveChild, 0,
/*11719*/     OPC_Scope, 49, /*->11770*/ // 10 children in Scope
/*11721*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*11724*/       OPC_RecordChild0, // #0 = $ShiftedRm
/*11725*/       OPC_MoveChild, 1,
/*11727*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11738*/       OPC_MoveParent,
/*11739*/       OPC_MoveParent,
/*11740*/       OPC_RecordChild1, // #1 = $Rn
/*11741*/       OPC_CheckType, MVT::i32,
/*11743*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*11745*/       OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*11748*/       OPC_EmitInteger, MVT::i32, 14, 
/*11751*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11754*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11757*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNrs), 0,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                // Src: (or:i32 (xor:i32 t2_so_reg:i32:$ShiftedRm, -1:i32), rGPR:i32:$Rn) - Complexity = 20
                // Dst: (t2ORNrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*11770*/     /*Scope*/ 68, /*->11839*/
/*11771*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*11775*/       OPC_RecordChild0, // #0 = $Rn
/*11776*/       OPC_MoveParent,
/*11777*/       OPC_MoveChild, 1,
/*11779*/       OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*11785*/       OPC_RecordChild0, // #1 = $Rm
/*11786*/       OPC_MoveParent,
/*11787*/       OPC_CheckType, MVT::i32,
/*11789*/       OPC_Scope, 23, /*->11814*/ // 2 children in Scope
/*11791*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*11793*/         OPC_EmitInteger, MVT::i32, 0, 
/*11796*/         OPC_EmitInteger, MVT::i32, 14, 
/*11799*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11802*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PKHBT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (or:i32 (and:i32 GPRnopc:i32:$Rn, 65535:i32), (and:i32 GPRnopc:i32:$Rm, 4294901760:i32)) - Complexity = 19
                  // Dst: (PKHBT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, 0:i32)
/*11814*/       /*Scope*/ 23, /*->11838*/
/*11815*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*11817*/         OPC_EmitInteger, MVT::i32, 0, 
/*11820*/         OPC_EmitInteger, MVT::i32, 14, 
/*11823*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11826*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHBT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (or:i32 (and:i32 rGPR:i32:$src1, 65535:i32), (and:i32 rGPR:i32:$src2, 4294901760:i32)) - Complexity = 19
                  // Dst: (t2PKHBT:i32 rGPR:i32:$src1, rGPR:i32:$src2, 0:i32)
/*11838*/       0, /*End of Scope*/
/*11839*/     /*Scope*/ 68, /*->11908*/
/*11840*/       OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*11846*/       OPC_RecordChild0, // #0 = $src2
/*11847*/       OPC_MoveParent,
/*11848*/       OPC_MoveChild, 1,
/*11850*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*11854*/       OPC_RecordChild0, // #1 = $src1
/*11855*/       OPC_MoveParent,
/*11856*/       OPC_CheckType, MVT::i32,
/*11858*/       OPC_Scope, 23, /*->11883*/ // 2 children in Scope
/*11860*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*11862*/         OPC_EmitInteger, MVT::i32, 0, 
/*11865*/         OPC_EmitInteger, MVT::i32, 14, 
/*11868*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11871*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHBT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (or:i32 (and:i32 rGPR:i32:$src2, 4294901760:i32), (and:i32 rGPR:i32:$src1, 65535:i32)) - Complexity = 19
                  // Dst: (t2PKHBT:i32 rGPR:i32:$src1, rGPR:i32:$src2, 0:i32)
/*11883*/       /*Scope*/ 23, /*->11907*/
/*11884*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*11886*/         OPC_EmitInteger, MVT::i32, 0, 
/*11889*/         OPC_EmitInteger, MVT::i32, 14, 
/*11892*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11895*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PKHBT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (or:i32 (and:i32 GPRnopc:i32:$Rm, 4294901760:i32), (and:i32 GPRnopc:i32:$Rn, 65535:i32)) - Complexity = 19
                  // Dst: (PKHBT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, 0:i32)
/*11907*/       0, /*End of Scope*/
/*11908*/     /*Scope*/ 48, /*->11957*/
/*11909*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*11913*/       OPC_RecordChild0, // #0 = $Rn
/*11914*/       OPC_MoveParent,
/*11915*/       OPC_MoveChild, 1,
/*11917*/       OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*11920*/       OPC_RecordChild0, // #1 = $Rm
/*11921*/       OPC_RecordChild1, // #2 = $sh
/*11922*/       OPC_MoveChild, 1,
/*11924*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11927*/       OPC_CheckPredicate, 16, // Predicate_imm16_31
/*11929*/       OPC_CheckType, MVT::i32,
/*11931*/       OPC_MoveParent,
/*11932*/       OPC_MoveParent,
/*11933*/       OPC_CheckType, MVT::i32,
/*11935*/       OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*11937*/       OPC_EmitConvertToTarget, 2,
/*11939*/       OPC_EmitInteger, MVT::i32, 14, 
/*11942*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11945*/       OPC_MorphNodeTo, TARGET_VAL(ARM::PKHBT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (or:i32 (and:i32 GPRnopc:i32:$Rn, 65535:i32), (shl:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_imm16_31>>:$sh)) - Complexity = 18
                // Dst: (PKHBT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*11957*/     /*Scope*/ 50, /*->12008*/
/*11958*/       OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*11964*/       OPC_RecordChild0, // #0 = $src1
/*11965*/       OPC_MoveParent,
/*11966*/       OPC_MoveChild, 1,
/*11968*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*11971*/       OPC_RecordChild0, // #1 = $src2
/*11972*/       OPC_RecordChild1, // #2 = $sh
/*11973*/       OPC_MoveChild, 1,
/*11975*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11978*/       OPC_CheckPredicate, 16, // Predicate_imm16_31
/*11980*/       OPC_CheckType, MVT::i32,
/*11982*/       OPC_MoveParent,
/*11983*/       OPC_MoveParent,
/*11984*/       OPC_CheckType, MVT::i32,
/*11986*/       OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*11988*/       OPC_EmitConvertToTarget, 2,
/*11990*/       OPC_EmitInteger, MVT::i32, 14, 
/*11993*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11996*/       OPC_MorphNodeTo, TARGET_VAL(ARM::PKHTB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (or:i32 (and:i32 GPRnopc:i32:$src1, 4294901760:i32), (srl:i32 GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)) - Complexity = 18
                // Dst: (PKHTB:i32 GPRnopc:i32:$src1, GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*12008*/     /*Scope*/ 48, /*->12057*/
/*12009*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*12013*/       OPC_RecordChild0, // #0 = $src1
/*12014*/       OPC_MoveParent,
/*12015*/       OPC_MoveChild, 1,
/*12017*/       OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*12020*/       OPC_RecordChild0, // #1 = $src2
/*12021*/       OPC_RecordChild1, // #2 = $sh
/*12022*/       OPC_MoveChild, 1,
/*12024*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12027*/       OPC_CheckPredicate, 16, // Predicate_imm16_31
/*12029*/       OPC_CheckType, MVT::i32,
/*12031*/       OPC_MoveParent,
/*12032*/       OPC_MoveParent,
/*12033*/       OPC_CheckType, MVT::i32,
/*12035*/       OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*12037*/       OPC_EmitConvertToTarget, 2,
/*12039*/       OPC_EmitInteger, MVT::i32, 14, 
/*12042*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12045*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHBT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (or:i32 (and:i32 rGPR:i32:$src1, 65535:i32), (shl:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)) - Complexity = 18
                // Dst: (t2PKHBT:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*12057*/     /*Scope*/ 50, /*->12108*/
/*12058*/       OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*12064*/       OPC_RecordChild0, // #0 = $src1
/*12065*/       OPC_MoveParent,
/*12066*/       OPC_MoveChild, 1,
/*12068*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*12071*/       OPC_RecordChild0, // #1 = $src2
/*12072*/       OPC_RecordChild1, // #2 = $sh
/*12073*/       OPC_MoveChild, 1,
/*12075*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12078*/       OPC_CheckPredicate, 16, // Predicate_imm16_31
/*12080*/       OPC_CheckType, MVT::i32,
/*12082*/       OPC_MoveParent,
/*12083*/       OPC_MoveParent,
/*12084*/       OPC_CheckType, MVT::i32,
/*12086*/       OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*12088*/       OPC_EmitConvertToTarget, 2,
/*12090*/       OPC_EmitInteger, MVT::i32, 14, 
/*12093*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12096*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHTB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (or:i32 (and:i32 rGPR:i32:$src1, 4294901760:i32), (srl:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)) - Complexity = 18
                // Dst: (t2PKHTB:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*12108*/     /*Scope*/ 74, /*->12183*/
/*12109*/       OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*12112*/       OPC_RecordChild0, // #0 = $src2
/*12113*/       OPC_RecordChild1, // #1 = $sh
/*12114*/       OPC_MoveChild, 1,
/*12116*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12119*/       OPC_CheckPredicate, 16, // Predicate_imm16_31
/*12121*/       OPC_CheckType, MVT::i32,
/*12123*/       OPC_MoveParent,
/*12124*/       OPC_MoveParent,
/*12125*/       OPC_MoveChild, 1,
/*12127*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*12131*/       OPC_RecordChild0, // #2 = $src1
/*12132*/       OPC_MoveParent,
/*12133*/       OPC_CheckType, MVT::i32,
/*12135*/       OPC_Scope, 22, /*->12159*/ // 2 children in Scope
/*12137*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*12139*/         OPC_EmitConvertToTarget, 1,
/*12141*/         OPC_EmitInteger, MVT::i32, 14, 
/*12144*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12147*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHBT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (or:i32 (shl:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh), (and:i32 rGPR:i32:$src1, 65535:i32)) - Complexity = 18
                  // Dst: (t2PKHBT:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*12159*/       /*Scope*/ 22, /*->12182*/
/*12160*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*12162*/         OPC_EmitConvertToTarget, 1,
/*12164*/         OPC_EmitInteger, MVT::i32, 14, 
/*12167*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12170*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PKHBT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (or:i32 (shl:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_imm16_31>>:$sh), (and:i32 GPRnopc:i32:$Rn, 65535:i32)) - Complexity = 18
                  // Dst: (PKHBT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*12182*/       0, /*End of Scope*/
/*12183*/     /*Scope*/ 76, /*->12260*/
/*12184*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*12187*/       OPC_RecordChild0, // #0 = $src2
/*12188*/       OPC_RecordChild1, // #1 = $sh
/*12189*/       OPC_MoveChild, 1,
/*12191*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12194*/       OPC_CheckPredicate, 16, // Predicate_imm16_31
/*12196*/       OPC_CheckType, MVT::i32,
/*12198*/       OPC_MoveParent,
/*12199*/       OPC_MoveParent,
/*12200*/       OPC_MoveChild, 1,
/*12202*/       OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*12208*/       OPC_RecordChild0, // #2 = $src1
/*12209*/       OPC_MoveParent,
/*12210*/       OPC_CheckType, MVT::i32,
/*12212*/       OPC_Scope, 22, /*->12236*/ // 2 children in Scope
/*12214*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*12216*/         OPC_EmitConvertToTarget, 1,
/*12218*/         OPC_EmitInteger, MVT::i32, 14, 
/*12221*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12224*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHTB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (or:i32 (srl:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh), (and:i32 rGPR:i32:$src1, 4294901760:i32)) - Complexity = 18
                  // Dst: (t2PKHTB:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*12236*/       /*Scope*/ 22, /*->12259*/
/*12237*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*12239*/         OPC_EmitConvertToTarget, 1,
/*12241*/         OPC_EmitInteger, MVT::i32, 14, 
/*12244*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12247*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PKHTB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (or:i32 (srl:i32 GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh), (and:i32 GPRnopc:i32:$src1, 4294901760:i32)) - Complexity = 18
                  // Dst: (PKHTB:i32 GPRnopc:i32:$src1, GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*12259*/       0, /*End of Scope*/
/*12260*/     /*Scope*/ 41, /*->12302*/
/*12261*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*12265*/       OPC_RecordChild0, // #0 = $src
/*12266*/       OPC_MoveParent,
/*12267*/       OPC_RecordChild1, // #1 = $imm
/*12268*/       OPC_MoveChild, 1,
/*12270*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12273*/       OPC_CheckPredicate, 17, // Predicate_lo16AllZero
/*12275*/       OPC_MoveParent,
/*12276*/       OPC_CheckType, MVT::i32,
/*12278*/       OPC_CheckPatternPredicate, 9, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*12280*/       OPC_EmitConvertToTarget, 1,
/*12282*/       OPC_EmitNodeXForm, 8, 2, // hi16
/*12285*/       OPC_EmitInteger, MVT::i32, 14, 
/*12288*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12291*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOVTi16), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (or:i32 (and:i32 GPR:i32:$src, 65535:i32), (imm:i32)<<P:Predicate_lo16AllZero>><<X:hi16>>:$imm) - Complexity = 15
                // Dst: (MOVTi16:i32 GPR:i32:$src, (hi16:i32 (imm:i32):$imm))
/*12302*/     0, /*End of Scope*/
/*12303*/   /*Scope*/ 32, /*->12336*/
/*12304*/     OPC_RecordChild0, // #0 = $Rn
/*12305*/     OPC_RecordChild1, // #1 = $shift
/*12306*/     OPC_CheckType, MVT::i32,
/*12308*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*12310*/     OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*12313*/     OPC_EmitInteger, MVT::i32, 14, 
/*12316*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12319*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12322*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ORRrsr), 0,
                  1/*#VTs*/, MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
              // Src: (or:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
              // Dst: (ORRrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*12336*/   /*Scope*/ 43, /*->12380*/
/*12337*/     OPC_MoveChild, 0,
/*12339*/     OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*12343*/     OPC_RecordChild0, // #0 = $src
/*12344*/     OPC_MoveParent,
/*12345*/     OPC_RecordChild1, // #1 = $imm
/*12346*/     OPC_MoveChild, 1,
/*12348*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12351*/     OPC_CheckPredicate, 17, // Predicate_lo16AllZero
/*12353*/     OPC_MoveParent,
/*12354*/     OPC_CheckType, MVT::i32,
/*12356*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*12358*/     OPC_EmitConvertToTarget, 1,
/*12360*/     OPC_EmitNodeXForm, 8, 2, // hi16
/*12363*/     OPC_EmitInteger, MVT::i32, 14, 
/*12366*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12369*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVTi16), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
              // Src: (or:i32 (and:i32 rGPR:i32:$src, 65535:i32), (imm:i32)<<P:Predicate_lo16AllZero>><<X:hi16>>:$imm) - Complexity = 15
              // Dst: (t2MOVTi16:i32 rGPR:i32:$src, (hi16:i32 (imm:i32):$imm))
/*12380*/   /*Scope*/ 21|128,1/*149*/, /*->12531*/
/*12382*/     OPC_RecordChild0, // #0 = $Rn
/*12383*/     OPC_Scope, 56, /*->12441*/ // 3 children in Scope
/*12385*/       OPC_MoveChild, 1,
/*12387*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*12390*/       OPC_RecordChild0, // #1 = $imm
/*12391*/       OPC_MoveChild, 0,
/*12393*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12396*/       OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*12398*/       OPC_MoveParent,
/*12399*/       OPC_MoveChild, 1,
/*12401*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12412*/       OPC_MoveParent,
/*12413*/       OPC_MoveParent,
/*12414*/       OPC_CheckType, MVT::i32,
/*12416*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*12418*/       OPC_EmitConvertToTarget, 1,
/*12420*/       OPC_EmitInteger, MVT::i32, 14, 
/*12423*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12426*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12429*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (or:i32 rGPR:i32:$Rn, (xor:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, -1:i32)) - Complexity = 15
                // Dst: (t2ORNri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*12441*/     /*Scope*/ 31, /*->12473*/
/*12442*/       OPC_RecordChild1, // #1 = $Rn
/*12443*/       OPC_CheckType, MVT::i32,
/*12445*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*12447*/       OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*12450*/       OPC_EmitInteger, MVT::i32, 14, 
/*12453*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12456*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12459*/       OPC_MorphNodeTo, TARGET_VAL(ARM::ORRrsr), 0,
                    1/*#VTs*/, MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
                // Src: (or:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                // Dst: (ORRrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*12473*/     /*Scope*/ 56, /*->12530*/
/*12474*/       OPC_MoveChild, 1,
/*12476*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*12479*/       OPC_MoveChild, 0,
/*12481*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12492*/       OPC_MoveParent,
/*12493*/       OPC_RecordChild1, // #1 = $imm
/*12494*/       OPC_MoveChild, 1,
/*12496*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12499*/       OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*12501*/       OPC_MoveParent,
/*12502*/       OPC_MoveParent,
/*12503*/       OPC_CheckType, MVT::i32,
/*12505*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*12507*/       OPC_EmitConvertToTarget, 1,
/*12509*/       OPC_EmitInteger, MVT::i32, 14, 
/*12512*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12515*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12518*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (or:i32 rGPR:i32:$Rn, (xor:i32 -1:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)) - Complexity = 15
                // Dst: (t2ORNri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*12530*/     0, /*End of Scope*/
/*12531*/   /*Scope*/ 113, /*->12645*/
/*12532*/     OPC_MoveChild, 0,
/*12534*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*12537*/     OPC_Scope, 52, /*->12591*/ // 2 children in Scope
/*12539*/       OPC_RecordChild0, // #0 = $imm
/*12540*/       OPC_MoveChild, 0,
/*12542*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12545*/       OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*12547*/       OPC_MoveParent,
/*12548*/       OPC_MoveChild, 1,
/*12550*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12561*/       OPC_MoveParent,
/*12562*/       OPC_MoveParent,
/*12563*/       OPC_RecordChild1, // #1 = $Rn
/*12564*/       OPC_CheckType, MVT::i32,
/*12566*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*12568*/       OPC_EmitConvertToTarget, 0,
/*12570*/       OPC_EmitInteger, MVT::i32, 14, 
/*12573*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12576*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12579*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: (or:i32 (xor:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, -1:i32), rGPR:i32:$Rn) - Complexity = 15
                // Dst: (t2ORNri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*12591*/     /*Scope*/ 52, /*->12644*/
/*12592*/       OPC_MoveChild, 0,
/*12594*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12605*/       OPC_MoveParent,
/*12606*/       OPC_RecordChild1, // #0 = $imm
/*12607*/       OPC_MoveChild, 1,
/*12609*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12612*/       OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*12614*/       OPC_MoveParent,
/*12615*/       OPC_MoveParent,
/*12616*/       OPC_RecordChild1, // #1 = $Rn
/*12617*/       OPC_CheckType, MVT::i32,
/*12619*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*12621*/       OPC_EmitConvertToTarget, 0,
/*12623*/       OPC_EmitInteger, MVT::i32, 14, 
/*12626*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12629*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12632*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: (or:i32 (xor:i32 -1:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm), rGPR:i32:$Rn) - Complexity = 15
                // Dst: (t2ORNri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*12644*/     0, /*End of Scope*/
/*12645*/   /*Scope*/ 40|128,1/*168*/, /*->12815*/
/*12647*/     OPC_RecordChild0, // #0 = $Rn
/*12648*/     OPC_Scope, 117, /*->12767*/ // 2 children in Scope
/*12650*/       OPC_RecordChild1, // #1 = $shift
/*12651*/       OPC_CheckType, MVT::i32,
/*12653*/       OPC_Scope, 27, /*->12682*/ // 4 children in Scope
/*12655*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*12657*/         OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*12660*/         OPC_EmitInteger, MVT::i32, 14, 
/*12663*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12666*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12669*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ORRrsi), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (or:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                  // Dst: (ORRrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*12682*/       /*Scope*/ 27, /*->12710*/
/*12683*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*12685*/         OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*12688*/         OPC_EmitInteger, MVT::i32, 14, 
/*12691*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12694*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12697*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORRrs), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (or:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                  // Dst: (t2ORRrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*12710*/       /*Scope*/ 27, /*->12738*/
/*12711*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*12713*/         OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*12716*/         OPC_EmitInteger, MVT::i32, 14, 
/*12719*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12722*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12725*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ORRrsi), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (or:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn) - Complexity = 12
                  // Dst: (ORRrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*12738*/       /*Scope*/ 27, /*->12766*/
/*12739*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*12741*/         OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*12744*/         OPC_EmitInteger, MVT::i32, 14, 
/*12747*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12750*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12753*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORRrs), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (or:i32 t2_so_reg:i32:$ShiftedRm, rGPR:i32:$Rn) - Complexity = 12
                  // Dst: (t2ORRrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*12766*/       0, /*End of Scope*/
/*12767*/     /*Scope*/ 46, /*->12814*/
/*12768*/       OPC_MoveChild, 1,
/*12770*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*12773*/       OPC_RecordChild0, // #1 = $Rm
/*12774*/       OPC_MoveChild, 1,
/*12776*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12787*/       OPC_MoveParent,
/*12788*/       OPC_MoveParent,
/*12789*/       OPC_CheckType, MVT::i32,
/*12791*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*12793*/       OPC_EmitInteger, MVT::i32, 14, 
/*12796*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12799*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12802*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNrr), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (or:i32 rGPR:i32:$Rn, (xor:i32 rGPR:i32:$Rm, -1:i32)) - Complexity = 11
                // Dst: (t2ORNrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*12814*/     0, /*End of Scope*/
/*12815*/   /*Scope*/ 13|128,13/*1677*/, /*->14494*/
/*12817*/     OPC_MoveChild, 0,
/*12819*/     OPC_SwitchOpcode /*2 cases */, 42,  TARGET_VAL(ISD::XOR),// ->12865
/*12823*/       OPC_RecordChild0, // #0 = $Rm
/*12824*/       OPC_MoveChild, 1,
/*12826*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12837*/       OPC_MoveParent,
/*12838*/       OPC_MoveParent,
/*12839*/       OPC_RecordChild1, // #1 = $Rn
/*12840*/       OPC_CheckType, MVT::i32,
/*12842*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*12844*/       OPC_EmitInteger, MVT::i32, 14, 
/*12847*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12850*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12853*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNrr), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (or:i32 (xor:i32 rGPR:i32:$Rm, -1:i32), rGPR:i32:$Rn) - Complexity = 11
                // Dst: (t2ORNrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
              /*SwitchOpcode*/ 88|128,12/*1624*/,  TARGET_VAL(ISD::AND),// ->14493
/*12869*/       OPC_Scope, 20|128,5/*660*/, /*->13532*/ // 4 children in Scope
/*12872*/         OPC_RecordChild0, // #0 = $Vn
/*12873*/         OPC_Scope, 84|128,3/*468*/, /*->13344*/ // 2 children in Scope
/*12876*/           OPC_RecordChild1, // #1 = $Vd
/*12877*/           OPC_MoveParent,
/*12878*/           OPC_MoveChild, 1,
/*12880*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*12883*/           OPC_Scope, 6|128,1/*134*/, /*->13020*/ // 4 children in Scope
/*12886*/             OPC_RecordChild0, // #2 = $Vm
/*12887*/             OPC_MoveChild, 1,
/*12889*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*12892*/             OPC_MoveChild, 0,
/*12894*/             OPC_Scope, 75, /*->12971*/ // 2 children in Scope
/*12896*/               OPC_CheckSame, 1,
/*12898*/               OPC_MoveParent,
/*12899*/               OPC_MoveChild, 1,
/*12901*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*12904*/               OPC_MoveChild, 0,
/*12906*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*12909*/               OPC_MoveChild, 0,
/*12911*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*12914*/               OPC_MoveParent,
/*12915*/               OPC_CheckPredicate, 18, // Predicate_NEONimmAllOnesV
/*12917*/               OPC_SwitchType /*2 cases */, 24,  MVT::v8i8,// ->12944
/*12920*/                 OPC_MoveParent,
/*12921*/                 OPC_MoveParent,
/*12922*/                 OPC_MoveParent,
/*12923*/                 OPC_MoveParent,
/*12924*/                 OPC_CheckType, MVT::v2i32,
/*12926*/                 OPC_EmitInteger, MVT::i32, 14, 
/*12929*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12932*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                              1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                          // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd), (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                          // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                        /*SwitchType*/ 24,  MVT::v16i8,// ->12970
/*12946*/                 OPC_MoveParent,
/*12947*/                 OPC_MoveParent,
/*12948*/                 OPC_MoveParent,
/*12949*/                 OPC_MoveParent,
/*12950*/                 OPC_CheckType, MVT::v4i32,
/*12952*/                 OPC_EmitInteger, MVT::i32, 14, 
/*12955*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12958*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                              1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                          // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd), (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                          // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
                        0, // EndSwitchType
/*12971*/             /*Scope*/ 47, /*->13019*/
/*12972*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*12975*/               OPC_MoveChild, 0,
/*12977*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*12980*/               OPC_MoveChild, 0,
/*12982*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*12985*/               OPC_MoveParent,
/*12986*/               OPC_CheckPredicate, 18, // Predicate_NEONimmAllOnesV
/*12988*/               OPC_CheckType, MVT::v8i8,
/*12990*/               OPC_MoveParent,
/*12991*/               OPC_MoveParent,
/*12992*/               OPC_MoveChild, 1,
/*12994*/               OPC_CheckSame, 1,
/*12996*/               OPC_MoveParent,
/*12997*/               OPC_MoveParent,
/*12998*/               OPC_MoveParent,
/*12999*/               OPC_CheckType, MVT::v2i32,
/*13001*/               OPC_EmitInteger, MVT::i32, 14, 
/*13004*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13007*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd), (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd))) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*13019*/             0, /*End of Scope*/
/*13020*/           /*Scope*/ 107, /*->13128*/
/*13021*/             OPC_MoveChild, 0,
/*13023*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*13026*/             OPC_MoveChild, 0,
/*13028*/             OPC_Scope, 48, /*->13078*/ // 2 children in Scope
/*13030*/               OPC_CheckSame, 1,
/*13032*/               OPC_MoveParent,
/*13033*/               OPC_MoveChild, 1,
/*13035*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13038*/               OPC_MoveChild, 0,
/*13040*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13043*/               OPC_MoveChild, 0,
/*13045*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13048*/               OPC_MoveParent,
/*13049*/               OPC_CheckPredicate, 18, // Predicate_NEONimmAllOnesV
/*13051*/               OPC_CheckType, MVT::v8i8,
/*13053*/               OPC_MoveParent,
/*13054*/               OPC_MoveParent,
/*13055*/               OPC_MoveParent,
/*13056*/               OPC_RecordChild1, // #2 = $Vm
/*13057*/               OPC_MoveParent,
/*13058*/               OPC_CheckType, MVT::v2i32,
/*13060*/               OPC_EmitInteger, MVT::i32, 14, 
/*13063*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13066*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd), (and:v2i32 (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v2i32:$Vm)) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*13078*/             /*Scope*/ 48, /*->13127*/
/*13079*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13082*/               OPC_MoveChild, 0,
/*13084*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13087*/               OPC_MoveChild, 0,
/*13089*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13092*/               OPC_MoveParent,
/*13093*/               OPC_CheckPredicate, 18, // Predicate_NEONimmAllOnesV
/*13095*/               OPC_CheckType, MVT::v8i8,
/*13097*/               OPC_MoveParent,
/*13098*/               OPC_MoveParent,
/*13099*/               OPC_MoveChild, 1,
/*13101*/               OPC_CheckSame, 1,
/*13103*/               OPC_MoveParent,
/*13104*/               OPC_MoveParent,
/*13105*/               OPC_RecordChild1, // #2 = $Vm
/*13106*/               OPC_MoveParent,
/*13107*/               OPC_CheckType, MVT::v2i32,
/*13109*/               OPC_EmitInteger, MVT::i32, 14, 
/*13112*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13115*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd), (and:v2i32 (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd), DPR:v2i32:$Vm)) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*13127*/             0, /*End of Scope*/
/*13128*/           /*Scope*/ 106, /*->13235*/
/*13129*/             OPC_RecordChild0, // #2 = $Vm
/*13130*/             OPC_MoveChild, 1,
/*13132*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*13135*/             OPC_MoveChild, 0,
/*13137*/             OPC_Scope, 47, /*->13186*/ // 2 children in Scope
/*13139*/               OPC_CheckSame, 0,
/*13141*/               OPC_MoveParent,
/*13142*/               OPC_MoveChild, 1,
/*13144*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13147*/               OPC_MoveChild, 0,
/*13149*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13152*/               OPC_MoveChild, 0,
/*13154*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13157*/               OPC_MoveParent,
/*13158*/               OPC_CheckPredicate, 18, // Predicate_NEONimmAllOnesV
/*13160*/               OPC_CheckType, MVT::v8i8,
/*13162*/               OPC_MoveParent,
/*13163*/               OPC_MoveParent,
/*13164*/               OPC_MoveParent,
/*13165*/               OPC_MoveParent,
/*13166*/               OPC_CheckType, MVT::v2i32,
/*13168*/               OPC_EmitInteger, MVT::i32, 14, 
/*13171*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13174*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn), (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*13186*/             /*Scope*/ 47, /*->13234*/
/*13187*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13190*/               OPC_MoveChild, 0,
/*13192*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13195*/               OPC_MoveChild, 0,
/*13197*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13200*/               OPC_MoveParent,
/*13201*/               OPC_CheckPredicate, 18, // Predicate_NEONimmAllOnesV
/*13203*/               OPC_CheckType, MVT::v8i8,
/*13205*/               OPC_MoveParent,
/*13206*/               OPC_MoveParent,
/*13207*/               OPC_MoveChild, 1,
/*13209*/               OPC_CheckSame, 0,
/*13211*/               OPC_MoveParent,
/*13212*/               OPC_MoveParent,
/*13213*/               OPC_MoveParent,
/*13214*/               OPC_CheckType, MVT::v2i32,
/*13216*/               OPC_EmitInteger, MVT::i32, 14, 
/*13219*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13222*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn), (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd))) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*13234*/             0, /*End of Scope*/
/*13235*/           /*Scope*/ 107, /*->13343*/
/*13236*/             OPC_MoveChild, 0,
/*13238*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*13241*/             OPC_MoveChild, 0,
/*13243*/             OPC_Scope, 48, /*->13293*/ // 2 children in Scope
/*13245*/               OPC_CheckSame, 0,
/*13247*/               OPC_MoveParent,
/*13248*/               OPC_MoveChild, 1,
/*13250*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13253*/               OPC_MoveChild, 0,
/*13255*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13258*/               OPC_MoveChild, 0,
/*13260*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13263*/               OPC_MoveParent,
/*13264*/               OPC_CheckPredicate, 18, // Predicate_NEONimmAllOnesV
/*13266*/               OPC_CheckType, MVT::v8i8,
/*13268*/               OPC_MoveParent,
/*13269*/               OPC_MoveParent,
/*13270*/               OPC_MoveParent,
/*13271*/               OPC_RecordChild1, // #2 = $Vm
/*13272*/               OPC_MoveParent,
/*13273*/               OPC_CheckType, MVT::v2i32,
/*13275*/               OPC_EmitInteger, MVT::i32, 14, 
/*13278*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13281*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn), (and:v2i32 (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v2i32:$Vm)) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*13293*/             /*Scope*/ 48, /*->13342*/
/*13294*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13297*/               OPC_MoveChild, 0,
/*13299*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13302*/               OPC_MoveChild, 0,
/*13304*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13307*/               OPC_MoveParent,
/*13308*/               OPC_CheckPredicate, 18, // Predicate_NEONimmAllOnesV
/*13310*/               OPC_CheckType, MVT::v8i8,
/*13312*/               OPC_MoveParent,
/*13313*/               OPC_MoveParent,
/*13314*/               OPC_MoveChild, 1,
/*13316*/               OPC_CheckSame, 0,
/*13318*/               OPC_MoveParent,
/*13319*/               OPC_MoveParent,
/*13320*/               OPC_RecordChild1, // #2 = $Vm
/*13321*/               OPC_MoveParent,
/*13322*/               OPC_CheckType, MVT::v2i32,
/*13324*/               OPC_EmitInteger, MVT::i32, 14, 
/*13327*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13330*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn), (and:v2i32 (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd), DPR:v2i32:$Vm)) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*13342*/             0, /*End of Scope*/
/*13343*/           0, /*End of Scope*/
/*13344*/         /*Scope*/ 57|128,1/*185*/, /*->13531*/
/*13346*/           OPC_MoveChild, 1,
/*13348*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*13351*/           OPC_Scope, 88, /*->13441*/ // 2 children in Scope
/*13353*/             OPC_RecordChild0, // #1 = $Vd
/*13354*/             OPC_MoveChild, 1,
/*13356*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13359*/             OPC_MoveChild, 0,
/*13361*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13364*/             OPC_MoveChild, 0,
/*13366*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13369*/             OPC_MoveParent,
/*13370*/             OPC_CheckPredicate, 18, // Predicate_NEONimmAllOnesV
/*13372*/             OPC_CheckType, MVT::v8i8,
/*13374*/             OPC_MoveParent,
/*13375*/             OPC_MoveParent,
/*13376*/             OPC_MoveParent,
/*13377*/             OPC_MoveParent,
/*13378*/             OPC_MoveChild, 1,
/*13380*/             OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*13383*/             OPC_Scope, 27, /*->13412*/ // 2 children in Scope
/*13385*/               OPC_RecordChild0, // #2 = $Vn
/*13386*/               OPC_MoveChild, 1,
/*13388*/               OPC_CheckSame, 1,
/*13390*/               OPC_MoveParent,
/*13391*/               OPC_MoveParent,
/*13392*/               OPC_CheckType, MVT::v2i32,
/*13394*/               OPC_EmitInteger, MVT::i32, 14, 
/*13397*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13400*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd)) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*13412*/             /*Scope*/ 27, /*->13440*/
/*13413*/               OPC_MoveChild, 0,
/*13415*/               OPC_CheckSame, 1,
/*13417*/               OPC_MoveParent,
/*13418*/               OPC_RecordChild1, // #2 = $Vn
/*13419*/               OPC_MoveParent,
/*13420*/               OPC_CheckType, MVT::v2i32,
/*13422*/               OPC_EmitInteger, MVT::i32, 14, 
/*13425*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13428*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn)) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*13440*/             0, /*End of Scope*/
/*13441*/           /*Scope*/ 88, /*->13530*/
/*13442*/             OPC_MoveChild, 0,
/*13444*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13447*/             OPC_MoveChild, 0,
/*13449*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13452*/             OPC_MoveChild, 0,
/*13454*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13457*/             OPC_MoveParent,
/*13458*/             OPC_CheckPredicate, 18, // Predicate_NEONimmAllOnesV
/*13460*/             OPC_CheckType, MVT::v8i8,
/*13462*/             OPC_MoveParent,
/*13463*/             OPC_MoveParent,
/*13464*/             OPC_RecordChild1, // #1 = $Vd
/*13465*/             OPC_MoveParent,
/*13466*/             OPC_MoveParent,
/*13467*/             OPC_MoveChild, 1,
/*13469*/             OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*13472*/             OPC_Scope, 27, /*->13501*/ // 2 children in Scope
/*13474*/               OPC_RecordChild0, // #2 = $Vn
/*13475*/               OPC_MoveChild, 1,
/*13477*/               OPC_CheckSame, 1,
/*13479*/               OPC_MoveParent,
/*13480*/               OPC_MoveParent,
/*13481*/               OPC_CheckType, MVT::v2i32,
/*13483*/               OPC_EmitInteger, MVT::i32, 14, 
/*13486*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13489*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd)), (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd)) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*13501*/             /*Scope*/ 27, /*->13529*/
/*13502*/               OPC_MoveChild, 0,
/*13504*/               OPC_CheckSame, 1,
/*13506*/               OPC_MoveParent,
/*13507*/               OPC_RecordChild1, // #2 = $Vn
/*13508*/               OPC_MoveParent,
/*13509*/               OPC_CheckType, MVT::v2i32,
/*13511*/               OPC_EmitInteger, MVT::i32, 14, 
/*13514*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13517*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd)), (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn)) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*13529*/             0, /*End of Scope*/
/*13530*/           0, /*End of Scope*/
/*13531*/         0, /*End of Scope*/
/*13532*/       /*Scope*/ 59|128,1/*187*/, /*->13721*/
/*13534*/         OPC_MoveChild, 0,
/*13536*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*13539*/         OPC_Scope, 89, /*->13630*/ // 2 children in Scope
/*13541*/           OPC_RecordChild0, // #0 = $Vd
/*13542*/           OPC_MoveChild, 1,
/*13544*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13547*/           OPC_MoveChild, 0,
/*13549*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13552*/           OPC_MoveChild, 0,
/*13554*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13557*/           OPC_MoveParent,
/*13558*/           OPC_CheckPredicate, 18, // Predicate_NEONimmAllOnesV
/*13560*/           OPC_CheckType, MVT::v8i8,
/*13562*/           OPC_MoveParent,
/*13563*/           OPC_MoveParent,
/*13564*/           OPC_MoveParent,
/*13565*/           OPC_RecordChild1, // #1 = $Vm
/*13566*/           OPC_MoveParent,
/*13567*/           OPC_MoveChild, 1,
/*13569*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*13572*/           OPC_Scope, 27, /*->13601*/ // 2 children in Scope
/*13574*/             OPC_RecordChild0, // #2 = $Vn
/*13575*/             OPC_MoveChild, 1,
/*13577*/             OPC_CheckSame, 0,
/*13579*/             OPC_MoveParent,
/*13580*/             OPC_MoveParent,
/*13581*/             OPC_CheckType, MVT::v2i32,
/*13583*/             OPC_EmitInteger, MVT::i32, 14, 
/*13586*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13589*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v2i32 (and:v2i32 (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v2i32:$Vm), (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd)) - Complexity = 22
                      // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*13601*/           /*Scope*/ 27, /*->13629*/
/*13602*/             OPC_MoveChild, 0,
/*13604*/             OPC_CheckSame, 0,
/*13606*/             OPC_MoveParent,
/*13607*/             OPC_RecordChild1, // #2 = $Vn
/*13608*/             OPC_MoveParent,
/*13609*/             OPC_CheckType, MVT::v2i32,
/*13611*/             OPC_EmitInteger, MVT::i32, 14, 
/*13614*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13617*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v2i32 (and:v2i32 (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v2i32:$Vm), (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn)) - Complexity = 22
                      // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*13629*/           0, /*End of Scope*/
/*13630*/         /*Scope*/ 89, /*->13720*/
/*13631*/           OPC_MoveChild, 0,
/*13633*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13636*/           OPC_MoveChild, 0,
/*13638*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13641*/           OPC_MoveChild, 0,
/*13643*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13646*/           OPC_MoveParent,
/*13647*/           OPC_CheckPredicate, 18, // Predicate_NEONimmAllOnesV
/*13649*/           OPC_CheckType, MVT::v8i8,
/*13651*/           OPC_MoveParent,
/*13652*/           OPC_MoveParent,
/*13653*/           OPC_RecordChild1, // #0 = $Vd
/*13654*/           OPC_MoveParent,
/*13655*/           OPC_RecordChild1, // #1 = $Vm
/*13656*/           OPC_MoveParent,
/*13657*/           OPC_MoveChild, 1,
/*13659*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*13662*/           OPC_Scope, 27, /*->13691*/ // 2 children in Scope
/*13664*/             OPC_RecordChild0, // #2 = $Vn
/*13665*/             OPC_MoveChild, 1,
/*13667*/             OPC_CheckSame, 0,
/*13669*/             OPC_MoveParent,
/*13670*/             OPC_MoveParent,
/*13671*/             OPC_CheckType, MVT::v2i32,
/*13673*/             OPC_EmitInteger, MVT::i32, 14, 
/*13676*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13679*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v2i32 (and:v2i32 (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd), DPR:v2i32:$Vm), (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd)) - Complexity = 22
                      // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*13691*/           /*Scope*/ 27, /*->13719*/
/*13692*/             OPC_MoveChild, 0,
/*13694*/             OPC_CheckSame, 0,
/*13696*/             OPC_MoveParent,
/*13697*/             OPC_RecordChild1, // #2 = $Vn
/*13698*/             OPC_MoveParent,
/*13699*/             OPC_CheckType, MVT::v2i32,
/*13701*/             OPC_EmitInteger, MVT::i32, 14, 
/*13704*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13707*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v2i32 (and:v2i32 (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd), DPR:v2i32:$Vm), (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn)) - Complexity = 22
                      // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*13719*/           0, /*End of Scope*/
/*13720*/         0, /*End of Scope*/
/*13721*/       /*Scope*/ 68|128,4/*580*/, /*->14303*/
/*13723*/         OPC_RecordChild0, // #0 = $Vn
/*13724*/         OPC_Scope, 4|128,3/*388*/, /*->14115*/ // 2 children in Scope
/*13727*/           OPC_RecordChild1, // #1 = $Vd
/*13728*/           OPC_MoveParent,
/*13729*/           OPC_MoveChild, 1,
/*13731*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*13734*/           OPC_Scope, 55, /*->13791*/ // 4 children in Scope
/*13736*/             OPC_RecordChild0, // #2 = $Vm
/*13737*/             OPC_MoveChild, 1,
/*13739*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*13742*/             OPC_MoveChild, 0,
/*13744*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13747*/             OPC_MoveChild, 0,
/*13749*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13752*/             OPC_MoveChild, 0,
/*13754*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13757*/             OPC_MoveParent,
/*13758*/             OPC_CheckPredicate, 18, // Predicate_NEONimmAllOnesV
/*13760*/             OPC_CheckType, MVT::v16i8,
/*13762*/             OPC_MoveParent,
/*13763*/             OPC_MoveParent,
/*13764*/             OPC_MoveChild, 1,
/*13766*/             OPC_CheckSame, 1,
/*13768*/             OPC_MoveParent,
/*13769*/             OPC_MoveParent,
/*13770*/             OPC_MoveParent,
/*13771*/             OPC_CheckType, MVT::v4i32,
/*13773*/             OPC_EmitInteger, MVT::i32, 14, 
/*13776*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13779*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd), (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd))) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*13791*/           /*Scope*/ 107, /*->13899*/
/*13792*/             OPC_MoveChild, 0,
/*13794*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*13797*/             OPC_MoveChild, 0,
/*13799*/             OPC_Scope, 48, /*->13849*/ // 2 children in Scope
/*13801*/               OPC_CheckSame, 1,
/*13803*/               OPC_MoveParent,
/*13804*/               OPC_MoveChild, 1,
/*13806*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13809*/               OPC_MoveChild, 0,
/*13811*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13814*/               OPC_MoveChild, 0,
/*13816*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13819*/               OPC_MoveParent,
/*13820*/               OPC_CheckPredicate, 18, // Predicate_NEONimmAllOnesV
/*13822*/               OPC_CheckType, MVT::v16i8,
/*13824*/               OPC_MoveParent,
/*13825*/               OPC_MoveParent,
/*13826*/               OPC_MoveParent,
/*13827*/               OPC_RecordChild1, // #2 = $Vm
/*13828*/               OPC_MoveParent,
/*13829*/               OPC_CheckType, MVT::v4i32,
/*13831*/               OPC_EmitInteger, MVT::i32, 14, 
/*13834*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13837*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd), (and:v4i32 (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v4i32:$Vm)) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*13849*/             /*Scope*/ 48, /*->13898*/
/*13850*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13853*/               OPC_MoveChild, 0,
/*13855*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13858*/               OPC_MoveChild, 0,
/*13860*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13863*/               OPC_MoveParent,
/*13864*/               OPC_CheckPredicate, 18, // Predicate_NEONimmAllOnesV
/*13866*/               OPC_CheckType, MVT::v16i8,
/*13868*/               OPC_MoveParent,
/*13869*/               OPC_MoveParent,
/*13870*/               OPC_MoveChild, 1,
/*13872*/               OPC_CheckSame, 1,
/*13874*/               OPC_MoveParent,
/*13875*/               OPC_MoveParent,
/*13876*/               OPC_RecordChild1, // #2 = $Vm
/*13877*/               OPC_MoveParent,
/*13878*/               OPC_CheckType, MVT::v4i32,
/*13880*/               OPC_EmitInteger, MVT::i32, 14, 
/*13883*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13886*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd), (and:v4i32 (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd), QPR:v4i32:$Vm)) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*13898*/             0, /*End of Scope*/
/*13899*/           /*Scope*/ 106, /*->14006*/
/*13900*/             OPC_RecordChild0, // #2 = $Vm
/*13901*/             OPC_MoveChild, 1,
/*13903*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*13906*/             OPC_MoveChild, 0,
/*13908*/             OPC_Scope, 47, /*->13957*/ // 2 children in Scope
/*13910*/               OPC_CheckSame, 0,
/*13912*/               OPC_MoveParent,
/*13913*/               OPC_MoveChild, 1,
/*13915*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13918*/               OPC_MoveChild, 0,
/*13920*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13923*/               OPC_MoveChild, 0,
/*13925*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13928*/               OPC_MoveParent,
/*13929*/               OPC_CheckPredicate, 18, // Predicate_NEONimmAllOnesV
/*13931*/               OPC_CheckType, MVT::v16i8,
/*13933*/               OPC_MoveParent,
/*13934*/               OPC_MoveParent,
/*13935*/               OPC_MoveParent,
/*13936*/               OPC_MoveParent,
/*13937*/               OPC_CheckType, MVT::v4i32,
/*13939*/               OPC_EmitInteger, MVT::i32, 14, 
/*13942*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13945*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn), (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*13957*/             /*Scope*/ 47, /*->14005*/
/*13958*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13961*/               OPC_MoveChild, 0,
/*13963*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13966*/               OPC_MoveChild, 0,
/*13968*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13971*/               OPC_MoveParent,
/*13972*/               OPC_CheckPredicate, 18, // Predicate_NEONimmAllOnesV
/*13974*/               OPC_CheckType, MVT::v16i8,
/*13976*/               OPC_MoveParent,
/*13977*/               OPC_MoveParent,
/*13978*/               OPC_MoveChild, 1,
/*13980*/               OPC_CheckSame, 0,
/*13982*/               OPC_MoveParent,
/*13983*/               OPC_MoveParent,
/*13984*/               OPC_MoveParent,
/*13985*/               OPC_CheckType, MVT::v4i32,
/*13987*/               OPC_EmitInteger, MVT::i32, 14, 
/*13990*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13993*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn), (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd))) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*14005*/             0, /*End of Scope*/
/*14006*/           /*Scope*/ 107, /*->14114*/
/*14007*/             OPC_MoveChild, 0,
/*14009*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*14012*/             OPC_MoveChild, 0,
/*14014*/             OPC_Scope, 48, /*->14064*/ // 2 children in Scope
/*14016*/               OPC_CheckSame, 0,
/*14018*/               OPC_MoveParent,
/*14019*/               OPC_MoveChild, 1,
/*14021*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14024*/               OPC_MoveChild, 0,
/*14026*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14029*/               OPC_MoveChild, 0,
/*14031*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14034*/               OPC_MoveParent,
/*14035*/               OPC_CheckPredicate, 18, // Predicate_NEONimmAllOnesV
/*14037*/               OPC_CheckType, MVT::v16i8,
/*14039*/               OPC_MoveParent,
/*14040*/               OPC_MoveParent,
/*14041*/               OPC_MoveParent,
/*14042*/               OPC_RecordChild1, // #2 = $Vm
/*14043*/               OPC_MoveParent,
/*14044*/               OPC_CheckType, MVT::v4i32,
/*14046*/               OPC_EmitInteger, MVT::i32, 14, 
/*14049*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14052*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn), (and:v4i32 (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v4i32:$Vm)) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*14064*/             /*Scope*/ 48, /*->14113*/
/*14065*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14068*/               OPC_MoveChild, 0,
/*14070*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14073*/               OPC_MoveChild, 0,
/*14075*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14078*/               OPC_MoveParent,
/*14079*/               OPC_CheckPredicate, 18, // Predicate_NEONimmAllOnesV
/*14081*/               OPC_CheckType, MVT::v16i8,
/*14083*/               OPC_MoveParent,
/*14084*/               OPC_MoveParent,
/*14085*/               OPC_MoveChild, 1,
/*14087*/               OPC_CheckSame, 0,
/*14089*/               OPC_MoveParent,
/*14090*/               OPC_MoveParent,
/*14091*/               OPC_RecordChild1, // #2 = $Vm
/*14092*/               OPC_MoveParent,
/*14093*/               OPC_CheckType, MVT::v4i32,
/*14095*/               OPC_EmitInteger, MVT::i32, 14, 
/*14098*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14101*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn), (and:v4i32 (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd), QPR:v4i32:$Vm)) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*14113*/             0, /*End of Scope*/
/*14114*/           0, /*End of Scope*/
/*14115*/         /*Scope*/ 57|128,1/*185*/, /*->14302*/
/*14117*/           OPC_MoveChild, 1,
/*14119*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*14122*/           OPC_Scope, 88, /*->14212*/ // 2 children in Scope
/*14124*/             OPC_RecordChild0, // #1 = $Vd
/*14125*/             OPC_MoveChild, 1,
/*14127*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14130*/             OPC_MoveChild, 0,
/*14132*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14135*/             OPC_MoveChild, 0,
/*14137*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14140*/             OPC_MoveParent,
/*14141*/             OPC_CheckPredicate, 18, // Predicate_NEONimmAllOnesV
/*14143*/             OPC_CheckType, MVT::v16i8,
/*14145*/             OPC_MoveParent,
/*14146*/             OPC_MoveParent,
/*14147*/             OPC_MoveParent,
/*14148*/             OPC_MoveParent,
/*14149*/             OPC_MoveChild, 1,
/*14151*/             OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*14154*/             OPC_Scope, 27, /*->14183*/ // 2 children in Scope
/*14156*/               OPC_RecordChild0, // #2 = $Vn
/*14157*/               OPC_MoveChild, 1,
/*14159*/               OPC_CheckSame, 1,
/*14161*/               OPC_MoveParent,
/*14162*/               OPC_MoveParent,
/*14163*/               OPC_CheckType, MVT::v4i32,
/*14165*/               OPC_EmitInteger, MVT::i32, 14, 
/*14168*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14171*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd)) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*14183*/             /*Scope*/ 27, /*->14211*/
/*14184*/               OPC_MoveChild, 0,
/*14186*/               OPC_CheckSame, 1,
/*14188*/               OPC_MoveParent,
/*14189*/               OPC_RecordChild1, // #2 = $Vn
/*14190*/               OPC_MoveParent,
/*14191*/               OPC_CheckType, MVT::v4i32,
/*14193*/               OPC_EmitInteger, MVT::i32, 14, 
/*14196*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14199*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn)) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*14211*/             0, /*End of Scope*/
/*14212*/           /*Scope*/ 88, /*->14301*/
/*14213*/             OPC_MoveChild, 0,
/*14215*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14218*/             OPC_MoveChild, 0,
/*14220*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14223*/             OPC_MoveChild, 0,
/*14225*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14228*/             OPC_MoveParent,
/*14229*/             OPC_CheckPredicate, 18, // Predicate_NEONimmAllOnesV
/*14231*/             OPC_CheckType, MVT::v16i8,
/*14233*/             OPC_MoveParent,
/*14234*/             OPC_MoveParent,
/*14235*/             OPC_RecordChild1, // #1 = $Vd
/*14236*/             OPC_MoveParent,
/*14237*/             OPC_MoveParent,
/*14238*/             OPC_MoveChild, 1,
/*14240*/             OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*14243*/             OPC_Scope, 27, /*->14272*/ // 2 children in Scope
/*14245*/               OPC_RecordChild0, // #2 = $Vn
/*14246*/               OPC_MoveChild, 1,
/*14248*/               OPC_CheckSame, 1,
/*14250*/               OPC_MoveParent,
/*14251*/               OPC_MoveParent,
/*14252*/               OPC_CheckType, MVT::v4i32,
/*14254*/               OPC_EmitInteger, MVT::i32, 14, 
/*14257*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14260*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd)), (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd)) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*14272*/             /*Scope*/ 27, /*->14300*/
/*14273*/               OPC_MoveChild, 0,
/*14275*/               OPC_CheckSame, 1,
/*14277*/               OPC_MoveParent,
/*14278*/               OPC_RecordChild1, // #2 = $Vn
/*14279*/               OPC_MoveParent,
/*14280*/               OPC_CheckType, MVT::v4i32,
/*14282*/               OPC_EmitInteger, MVT::i32, 14, 
/*14285*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14288*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd)), (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn)) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*14300*/             0, /*End of Scope*/
/*14301*/           0, /*End of Scope*/
/*14302*/         0, /*End of Scope*/
/*14303*/       /*Scope*/ 59|128,1/*187*/, /*->14492*/
/*14305*/         OPC_MoveChild, 0,
/*14307*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*14310*/         OPC_Scope, 89, /*->14401*/ // 2 children in Scope
/*14312*/           OPC_RecordChild0, // #0 = $Vd
/*14313*/           OPC_MoveChild, 1,
/*14315*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14318*/           OPC_MoveChild, 0,
/*14320*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14323*/           OPC_MoveChild, 0,
/*14325*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14328*/           OPC_MoveParent,
/*14329*/           OPC_CheckPredicate, 18, // Predicate_NEONimmAllOnesV
/*14331*/           OPC_CheckType, MVT::v16i8,
/*14333*/           OPC_MoveParent,
/*14334*/           OPC_MoveParent,
/*14335*/           OPC_MoveParent,
/*14336*/           OPC_RecordChild1, // #1 = $Vm
/*14337*/           OPC_MoveParent,
/*14338*/           OPC_MoveChild, 1,
/*14340*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*14343*/           OPC_Scope, 27, /*->14372*/ // 2 children in Scope
/*14345*/             OPC_RecordChild0, // #2 = $Vn
/*14346*/             OPC_MoveChild, 1,
/*14348*/             OPC_CheckSame, 0,
/*14350*/             OPC_MoveParent,
/*14351*/             OPC_MoveParent,
/*14352*/             OPC_CheckType, MVT::v4i32,
/*14354*/             OPC_EmitInteger, MVT::i32, 14, 
/*14357*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14360*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v4i32:$Vm), (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd)) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*14372*/           /*Scope*/ 27, /*->14400*/
/*14373*/             OPC_MoveChild, 0,
/*14375*/             OPC_CheckSame, 0,
/*14377*/             OPC_MoveParent,
/*14378*/             OPC_RecordChild1, // #2 = $Vn
/*14379*/             OPC_MoveParent,
/*14380*/             OPC_CheckType, MVT::v4i32,
/*14382*/             OPC_EmitInteger, MVT::i32, 14, 
/*14385*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14388*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v4i32:$Vm), (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn)) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*14400*/           0, /*End of Scope*/
/*14401*/         /*Scope*/ 89, /*->14491*/
/*14402*/           OPC_MoveChild, 0,
/*14404*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14407*/           OPC_MoveChild, 0,
/*14409*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14412*/           OPC_MoveChild, 0,
/*14414*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14417*/           OPC_MoveParent,
/*14418*/           OPC_CheckPredicate, 18, // Predicate_NEONimmAllOnesV
/*14420*/           OPC_CheckType, MVT::v16i8,
/*14422*/           OPC_MoveParent,
/*14423*/           OPC_MoveParent,
/*14424*/           OPC_RecordChild1, // #0 = $Vd
/*14425*/           OPC_MoveParent,
/*14426*/           OPC_RecordChild1, // #1 = $Vm
/*14427*/           OPC_MoveParent,
/*14428*/           OPC_MoveChild, 1,
/*14430*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*14433*/           OPC_Scope, 27, /*->14462*/ // 2 children in Scope
/*14435*/             OPC_RecordChild0, // #2 = $Vn
/*14436*/             OPC_MoveChild, 1,
/*14438*/             OPC_CheckSame, 0,
/*14440*/             OPC_MoveParent,
/*14441*/             OPC_MoveParent,
/*14442*/             OPC_CheckType, MVT::v4i32,
/*14444*/             OPC_EmitInteger, MVT::i32, 14, 
/*14447*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14450*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd), QPR:v4i32:$Vm), (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd)) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*14462*/           /*Scope*/ 27, /*->14490*/
/*14463*/             OPC_MoveChild, 0,
/*14465*/             OPC_CheckSame, 0,
/*14467*/             OPC_MoveParent,
/*14468*/             OPC_RecordChild1, // #2 = $Vn
/*14469*/             OPC_MoveParent,
/*14470*/             OPC_CheckType, MVT::v4i32,
/*14472*/             OPC_EmitInteger, MVT::i32, 14, 
/*14475*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14478*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd), QPR:v4i32:$Vm), (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn)) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*14490*/           0, /*End of Scope*/
/*14491*/         0, /*End of Scope*/
/*14492*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*14494*/   /*Scope*/ 0|128,1/*128*/, /*->14624*/
/*14496*/     OPC_RecordChild0, // #0 = $Vn
/*14497*/     OPC_MoveChild, 1,
/*14499*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*14502*/     OPC_Scope, 73, /*->14577*/ // 2 children in Scope
/*14504*/       OPC_RecordChild0, // #1 = $Vm
/*14505*/       OPC_MoveChild, 1,
/*14507*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14510*/       OPC_MoveChild, 0,
/*14512*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14515*/       OPC_MoveChild, 0,
/*14517*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14520*/       OPC_MoveParent,
/*14521*/       OPC_CheckPredicate, 18, // Predicate_NEONimmAllOnesV
/*14523*/       OPC_SwitchType /*2 cases */, 24,  MVT::v8i8,// ->14550
/*14526*/         OPC_MoveParent,
/*14527*/         OPC_MoveParent,
/*14528*/         OPC_MoveParent,
/*14529*/         OPC_CheckType, MVT::v2i32,
/*14531*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*14533*/         OPC_EmitInteger, MVT::i32, 14, 
/*14536*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14539*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VORNd), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (or:v2i32 DPR:v2i32:$Vn, (xor:v2i32 DPR:v2i32:$Vm, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))) - Complexity = 16
                  // Dst: (VORNd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                /*SwitchType*/ 24,  MVT::v16i8,// ->14576
/*14552*/         OPC_MoveParent,
/*14553*/         OPC_MoveParent,
/*14554*/         OPC_MoveParent,
/*14555*/         OPC_CheckType, MVT::v4i32,
/*14557*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*14559*/         OPC_EmitInteger, MVT::i32, 14, 
/*14562*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14565*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VORNq), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (or:v4i32 QPR:v4i32:$Vn, (xor:v4i32 QPR:v4i32:$Vm, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))) - Complexity = 16
                  // Dst: (VORNq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
                0, // EndSwitchType
/*14577*/     /*Scope*/ 45, /*->14623*/
/*14578*/       OPC_MoveChild, 0,
/*14580*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14583*/       OPC_MoveChild, 0,
/*14585*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14588*/       OPC_MoveChild, 0,
/*14590*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14593*/       OPC_MoveParent,
/*14594*/       OPC_CheckPredicate, 18, // Predicate_NEONimmAllOnesV
/*14596*/       OPC_CheckType, MVT::v8i8,
/*14598*/       OPC_MoveParent,
/*14599*/       OPC_MoveParent,
/*14600*/       OPC_RecordChild1, // #1 = $Vm
/*14601*/       OPC_MoveParent,
/*14602*/       OPC_CheckType, MVT::v2i32,
/*14604*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*14606*/       OPC_EmitInteger, MVT::i32, 14, 
/*14609*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14612*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VORNd), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (or:v2i32 DPR:v2i32:$Vn, (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vm)) - Complexity = 16
                // Dst: (VORNd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*14623*/     0, /*End of Scope*/
/*14624*/   /*Scope*/ 101, /*->14726*/
/*14625*/     OPC_MoveChild, 0,
/*14627*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*14630*/     OPC_Scope, 46, /*->14678*/ // 2 children in Scope
/*14632*/       OPC_RecordChild0, // #0 = $Vm
/*14633*/       OPC_MoveChild, 1,
/*14635*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14638*/       OPC_MoveChild, 0,
/*14640*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14643*/       OPC_MoveChild, 0,
/*14645*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14648*/       OPC_MoveParent,
/*14649*/       OPC_CheckPredicate, 18, // Predicate_NEONimmAllOnesV
/*14651*/       OPC_CheckType, MVT::v8i8,
/*14653*/       OPC_MoveParent,
/*14654*/       OPC_MoveParent,
/*14655*/       OPC_MoveParent,
/*14656*/       OPC_RecordChild1, // #1 = $Vn
/*14657*/       OPC_CheckType, MVT::v2i32,
/*14659*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*14661*/       OPC_EmitInteger, MVT::i32, 14, 
/*14664*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14667*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VORNd), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (or:v2i32 (xor:v2i32 DPR:v2i32:$Vm, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v2i32:$Vn) - Complexity = 16
                // Dst: (VORNd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*14678*/     /*Scope*/ 46, /*->14725*/
/*14679*/       OPC_MoveChild, 0,
/*14681*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14684*/       OPC_MoveChild, 0,
/*14686*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14689*/       OPC_MoveChild, 0,
/*14691*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14694*/       OPC_MoveParent,
/*14695*/       OPC_CheckPredicate, 18, // Predicate_NEONimmAllOnesV
/*14697*/       OPC_CheckType, MVT::v8i8,
/*14699*/       OPC_MoveParent,
/*14700*/       OPC_MoveParent,
/*14701*/       OPC_RecordChild1, // #0 = $Vm
/*14702*/       OPC_MoveParent,
/*14703*/       OPC_RecordChild1, // #1 = $Vn
/*14704*/       OPC_CheckType, MVT::v2i32,
/*14706*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*14708*/       OPC_EmitInteger, MVT::i32, 14, 
/*14711*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14714*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VORNd), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (or:v2i32 (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vm), DPR:v2i32:$Vn) - Complexity = 16
                // Dst: (VORNd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*14725*/     0, /*End of Scope*/
/*14726*/   /*Scope*/ 51, /*->14778*/
/*14727*/     OPC_RecordChild0, // #0 = $Vn
/*14728*/     OPC_MoveChild, 1,
/*14730*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*14733*/     OPC_MoveChild, 0,
/*14735*/     OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14738*/     OPC_MoveChild, 0,
/*14740*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14743*/     OPC_MoveChild, 0,
/*14745*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14748*/     OPC_MoveParent,
/*14749*/     OPC_CheckPredicate, 18, // Predicate_NEONimmAllOnesV
/*14751*/     OPC_CheckType, MVT::v16i8,
/*14753*/     OPC_MoveParent,
/*14754*/     OPC_MoveParent,
/*14755*/     OPC_RecordChild1, // #1 = $Vm
/*14756*/     OPC_MoveParent,
/*14757*/     OPC_CheckType, MVT::v4i32,
/*14759*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*14761*/     OPC_EmitInteger, MVT::i32, 14, 
/*14764*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14767*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VORNq), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (or:v4i32 QPR:v4i32:$Vn, (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vm)) - Complexity = 16
              // Dst: (VORNq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*14778*/   /*Scope*/ 101, /*->14880*/
/*14779*/     OPC_MoveChild, 0,
/*14781*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*14784*/     OPC_Scope, 46, /*->14832*/ // 2 children in Scope
/*14786*/       OPC_RecordChild0, // #0 = $Vm
/*14787*/       OPC_MoveChild, 1,
/*14789*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14792*/       OPC_MoveChild, 0,
/*14794*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14797*/       OPC_MoveChild, 0,
/*14799*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14802*/       OPC_MoveParent,
/*14803*/       OPC_CheckPredicate, 18, // Predicate_NEONimmAllOnesV
/*14805*/       OPC_CheckType, MVT::v16i8,
/*14807*/       OPC_MoveParent,
/*14808*/       OPC_MoveParent,
/*14809*/       OPC_MoveParent,
/*14810*/       OPC_RecordChild1, // #1 = $Vn
/*14811*/       OPC_CheckType, MVT::v4i32,
/*14813*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*14815*/       OPC_EmitInteger, MVT::i32, 14, 
/*14818*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14821*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VORNq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (or:v4i32 (xor:v4i32 QPR:v4i32:$Vm, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v4i32:$Vn) - Complexity = 16
                // Dst: (VORNq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*14832*/     /*Scope*/ 46, /*->14879*/
/*14833*/       OPC_MoveChild, 0,
/*14835*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14838*/       OPC_MoveChild, 0,
/*14840*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14843*/       OPC_MoveChild, 0,
/*14845*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14848*/       OPC_MoveParent,
/*14849*/       OPC_CheckPredicate, 18, // Predicate_NEONimmAllOnesV
/*14851*/       OPC_CheckType, MVT::v16i8,
/*14853*/       OPC_MoveParent,
/*14854*/       OPC_MoveParent,
/*14855*/       OPC_RecordChild1, // #0 = $Vm
/*14856*/       OPC_MoveParent,
/*14857*/       OPC_RecordChild1, // #1 = $Vn
/*14858*/       OPC_CheckType, MVT::v4i32,
/*14860*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*14862*/       OPC_EmitInteger, MVT::i32, 14, 
/*14865*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14868*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VORNq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (or:v4i32 (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vm), QPR:v4i32:$Vn) - Complexity = 16
                // Dst: (VORNq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*14879*/     0, /*End of Scope*/
/*14880*/   /*Scope*/ 61, /*->14942*/
/*14881*/     OPC_CheckOrImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*14887*/     OPC_RecordChild0, // #0 = $src
/*14888*/     OPC_CheckType, MVT::i32,
/*14890*/     OPC_Scope, 24, /*->14916*/ // 2 children in Scope
/*14892*/       OPC_CheckPatternPredicate, 9, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*14894*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,3/*65535*/, 
/*14899*/       OPC_EmitInteger, MVT::i32, 14, 
/*14902*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14905*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOVTi16), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (or:i32 GPR:i32:$src, 4294901760:i32) - Complexity = 8
                // Dst: (MOVTi16:i32 GPR:i32:$src, 65535:i32)
/*14916*/     /*Scope*/ 24, /*->14941*/
/*14917*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*14919*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,3/*65535*/, 
/*14924*/       OPC_EmitInteger, MVT::i32, 14, 
/*14927*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14930*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVTi16), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (or:i32 rGPR:i32:$src, 4294901760:i32) - Complexity = 8
                // Dst: (t2MOVTi16:i32 rGPR:i32:$src, 65535:i32)
/*14941*/     0, /*End of Scope*/
/*14942*/   /*Scope*/ 101|128,1/*229*/, /*->15173*/
/*14944*/     OPC_RecordChild0, // #0 = $Rn
/*14945*/     OPC_RecordChild1, // #1 = $imm
/*14946*/     OPC_Scope, 103, /*->15051*/ // 4 children in Scope
/*14948*/       OPC_MoveChild, 1,
/*14950*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*14953*/       OPC_Scope, 30, /*->14985*/ // 3 children in Scope
/*14955*/         OPC_CheckPredicate, 3, // Predicate_so_imm
/*14957*/         OPC_MoveParent,
/*14958*/         OPC_CheckType, MVT::i32,
/*14960*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*14962*/         OPC_EmitConvertToTarget, 1,
/*14964*/         OPC_EmitInteger, MVT::i32, 14, 
/*14967*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14970*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14973*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ORRri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (or:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm) - Complexity = 7
                  // Dst: (ORRri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*14985*/       /*Scope*/ 30, /*->15016*/
/*14986*/         OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*14988*/         OPC_MoveParent,
/*14989*/         OPC_CheckType, MVT::i32,
/*14991*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*14993*/         OPC_EmitConvertToTarget, 1,
/*14995*/         OPC_EmitInteger, MVT::i32, 14, 
/*14998*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15001*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15004*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORRri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (or:i32 rGPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                  // Dst: (t2ORRri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*15016*/       /*Scope*/ 33, /*->15050*/
/*15017*/         OPC_CheckPredicate, 19, // Predicate_t2_so_imm_not
/*15019*/         OPC_MoveParent,
/*15020*/         OPC_CheckType, MVT::i32,
/*15022*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*15024*/         OPC_EmitConvertToTarget, 1,
/*15026*/         OPC_EmitNodeXForm, 9, 2, // t2_so_imm_not_XFORM
/*15029*/         OPC_EmitInteger, MVT::i32, 14, 
/*15032*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15035*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15038*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (or:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_not>><<X:t2_so_imm_not_XFORM>>:$imm) - Complexity = 7
                  // Dst: (t2ORNri:i32 rGPR:i32:$src, (t2_so_imm_not_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_not>>:$imm))
/*15050*/       0, /*End of Scope*/
/*15051*/     /*Scope*/ 76, /*->15128*/
/*15052*/       OPC_CheckType, MVT::i32,
/*15054*/       OPC_Scope, 23, /*->15079*/ // 3 children in Scope
/*15056*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*15058*/         OPC_EmitInteger, MVT::i32, 14, 
/*15061*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15064*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15067*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ORRrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (or:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                  // Dst: (ORRrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*15079*/       /*Scope*/ 23, /*->15103*/
/*15080*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*15082*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*15085*/         OPC_EmitInteger, MVT::i32, 14, 
/*15088*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15091*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tORR), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (or:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                  // Dst: (tORR:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*15103*/       /*Scope*/ 23, /*->15127*/
/*15104*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*15106*/         OPC_EmitInteger, MVT::i32, 14, 
/*15109*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15112*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15115*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORRrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (or:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                  // Dst: (t2ORRrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*15127*/       0, /*End of Scope*/
/*15128*/     /*Scope*/ 21, /*->15150*/
/*15129*/       OPC_CheckType, MVT::v2i32,
/*15131*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*15133*/       OPC_EmitInteger, MVT::i32, 14, 
/*15136*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15139*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VORRd), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (or:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VORRd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*15150*/     /*Scope*/ 21, /*->15172*/
/*15151*/       OPC_CheckType, MVT::v4i32,
/*15153*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*15155*/       OPC_EmitInteger, MVT::i32, 14, 
/*15158*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15161*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VORRq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (or:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VORRq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*15172*/     0, /*End of Scope*/
/*15173*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 108|128,9/*1260*/,  TARGET_VAL(ISD::MUL),// ->16438
/*15178*/   OPC_Scope, 95|128,2/*351*/, /*->15532*/ // 8 children in Scope
/*15181*/     OPC_MoveChild, 0,
/*15183*/     OPC_SwitchOpcode /*2 cases */, 21|128,2/*277*/,  TARGET_VAL(ISD::SRA),// ->15465
/*15188*/       OPC_Scope, 104, /*->15294*/ // 2 children in Scope
/*15190*/         OPC_MoveChild, 0,
/*15192*/         OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*15195*/         OPC_RecordChild0, // #0 = $a
/*15196*/         OPC_MoveChild, 1,
/*15198*/         OPC_CheckInteger, 16, 
/*15200*/         OPC_CheckType, MVT::i32,
/*15202*/         OPC_MoveParent,
/*15203*/         OPC_MoveParent,
/*15204*/         OPC_MoveChild, 1,
/*15206*/         OPC_CheckInteger, 16, 
/*15208*/         OPC_CheckType, MVT::i32,
/*15210*/         OPC_MoveParent,
/*15211*/         OPC_MoveParent,
/*15212*/         OPC_MoveChild, 1,
/*15214*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*15217*/         OPC_Scope, 43, /*->15262*/ // 2 children in Scope
/*15219*/           OPC_MoveChild, 0,
/*15221*/           OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*15224*/           OPC_RecordChild0, // #1 = $b
/*15225*/           OPC_MoveChild, 1,
/*15227*/           OPC_CheckInteger, 16, 
/*15229*/           OPC_CheckType, MVT::i32,
/*15231*/           OPC_MoveParent,
/*15232*/           OPC_MoveParent,
/*15233*/           OPC_MoveChild, 1,
/*15235*/           OPC_CheckInteger, 16, 
/*15237*/           OPC_CheckType, MVT::i32,
/*15239*/           OPC_MoveParent,
/*15240*/           OPC_MoveParent,
/*15241*/           OPC_CheckType, MVT::i32,
/*15243*/           OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*15245*/           OPC_EmitInteger, MVT::i32, 14, 
/*15248*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15251*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SMULBB), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (mul:i32 (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32), (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32)) - Complexity = 35
                    // Dst: (SMULBB:i32 GPR:i32:$a, GPR:i32:$b)
/*15262*/         /*Scope*/ 30, /*->15293*/
/*15263*/           OPC_RecordChild0, // #1 = $b
/*15264*/           OPC_MoveChild, 1,
/*15266*/           OPC_CheckInteger, 16, 
/*15268*/           OPC_CheckType, MVT::i32,
/*15270*/           OPC_MoveParent,
/*15271*/           OPC_MoveParent,
/*15272*/           OPC_CheckType, MVT::i32,
/*15274*/           OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*15276*/           OPC_EmitInteger, MVT::i32, 14, 
/*15279*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15282*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SMULBT), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (mul:i32 (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32), (sra:i32 GPR:i32:$b, 16:i32)) - Complexity = 27
                    // Dst: (SMULBT:i32 GPR:i32:$a, GPR:i32:$b)
/*15293*/         0, /*End of Scope*/
/*15294*/       /*Scope*/ 40|128,1/*168*/, /*->15464*/
/*15296*/         OPC_RecordChild0, // #0 = $a
/*15297*/         OPC_MoveChild, 1,
/*15299*/         OPC_CheckInteger, 16, 
/*15301*/         OPC_CheckType, MVT::i32,
/*15303*/         OPC_MoveParent,
/*15304*/         OPC_MoveParent,
/*15305*/         OPC_MoveChild, 1,
/*15307*/         OPC_SwitchOpcode /*2 cases */, 100,  TARGET_VAL(ISD::SRA),// ->15411
/*15311*/           OPC_Scope, 43, /*->15356*/ // 2 children in Scope
/*15313*/             OPC_MoveChild, 0,
/*15315*/             OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*15318*/             OPC_RecordChild0, // #1 = $b
/*15319*/             OPC_MoveChild, 1,
/*15321*/             OPC_CheckInteger, 16, 
/*15323*/             OPC_CheckType, MVT::i32,
/*15325*/             OPC_MoveParent,
/*15326*/             OPC_MoveParent,
/*15327*/             OPC_MoveChild, 1,
/*15329*/             OPC_CheckInteger, 16, 
/*15331*/             OPC_CheckType, MVT::i32,
/*15333*/             OPC_MoveParent,
/*15334*/             OPC_MoveParent,
/*15335*/             OPC_CheckType, MVT::i32,
/*15337*/             OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*15339*/             OPC_EmitInteger, MVT::i32, 14, 
/*15342*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15345*/             OPC_MorphNodeTo, TARGET_VAL(ARM::SMULTB), 0,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (mul:i32 (sra:i32 GPR:i32:$a, 16:i32), (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32)) - Complexity = 27
                      // Dst: (SMULTB:i32 GPR:i32:$a, GPR:i32:$b)
/*15356*/           /*Scope*/ 53, /*->15410*/
/*15357*/             OPC_RecordChild0, // #1 = $Rm
/*15358*/             OPC_MoveChild, 1,
/*15360*/             OPC_CheckInteger, 16, 
/*15362*/             OPC_CheckType, MVT::i32,
/*15364*/             OPC_MoveParent,
/*15365*/             OPC_MoveParent,
/*15366*/             OPC_CheckType, MVT::i32,
/*15368*/             OPC_Scope, 19, /*->15389*/ // 2 children in Scope
/*15370*/               OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*15372*/               OPC_EmitInteger, MVT::i32, 14, 
/*15375*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15378*/               OPC_MorphNodeTo, TARGET_VAL(ARM::SMULTT), 0,
                            1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                        // Src: (mul:i32 (sra:i32 GPR:i32:$Rn, 16:i32), (sra:i32 GPR:i32:$Rm, 16:i32)) - Complexity = 19
                        // Dst: (SMULTT:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*15389*/             /*Scope*/ 19, /*->15409*/
/*15390*/               OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*15392*/               OPC_EmitInteger, MVT::i32, 14, 
/*15395*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15398*/               OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMULTT), 0,
                            1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                        // Src: (mul:i32 (sra:i32 rGPR:i32:$Rn, 16:i32), (sra:i32 rGPR:i32:$Rm, 16:i32)) - Complexity = 19
                        // Dst: (t2SMULTT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*15409*/             0, /*End of Scope*/
/*15410*/           0, /*End of Scope*/
                  /*SwitchOpcode*/ 49,  TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->15463
/*15414*/           OPC_RecordChild0, // #1 = $Rm
/*15415*/           OPC_MoveChild, 1,
/*15417*/           OPC_CheckValueType, MVT::i16,
/*15419*/           OPC_MoveParent,
/*15420*/           OPC_MoveParent,
/*15421*/           OPC_Scope, 19, /*->15442*/ // 2 children in Scope
/*15423*/             OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*15425*/             OPC_EmitInteger, MVT::i32, 14, 
/*15428*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15431*/             OPC_MorphNodeTo, TARGET_VAL(ARM::SMULTB), 0,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (mul:i32 (sra:i32 GPR:i32:$Rn, 16:i32), (sext_inreg:i32 GPR:i32:$Rm, i16:Other)) - Complexity = 14
                      // Dst: (SMULTB:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*15442*/           /*Scope*/ 19, /*->15462*/
/*15443*/             OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*15445*/             OPC_EmitInteger, MVT::i32, 14, 
/*15448*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15451*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMULTB), 0,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (mul:i32 (sra:i32 rGPR:i32:$Rn, 16:i32), (sext_inreg:i32 rGPR:i32:$Rm, i16:Other)) - Complexity = 14
                      // Dst: (t2SMULTB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*15462*/           0, /*End of Scope*/
                  0, // EndSwitchOpcode
/*15464*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 63,  TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->15531
/*15468*/       OPC_RecordChild0, // #0 = $Rn
/*15469*/       OPC_MoveChild, 1,
/*15471*/       OPC_CheckValueType, MVT::i16,
/*15473*/       OPC_MoveParent,
/*15474*/       OPC_MoveParent,
/*15475*/       OPC_MoveChild, 1,
/*15477*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*15480*/       OPC_RecordChild0, // #1 = $Rm
/*15481*/       OPC_MoveChild, 1,
/*15483*/       OPC_CheckInteger, 16, 
/*15485*/       OPC_CheckType, MVT::i32,
/*15487*/       OPC_MoveParent,
/*15488*/       OPC_MoveParent,
/*15489*/       OPC_Scope, 19, /*->15510*/ // 2 children in Scope
/*15491*/         OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*15493*/         OPC_EmitInteger, MVT::i32, 14, 
/*15496*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15499*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SMULBT), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:i32 (sext_inreg:i32 GPR:i32:$Rn, i16:Other), (sra:i32 GPR:i32:$Rm, 16:i32)) - Complexity = 14
                  // Dst: (SMULBT:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*15510*/       /*Scope*/ 19, /*->15530*/
/*15511*/         OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*15513*/         OPC_EmitInteger, MVT::i32, 14, 
/*15516*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15519*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMULBT), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:i32 (sext_inreg:i32 rGPR:i32:$Rn, i16:Other), (sra:i32 rGPR:i32:$Rm, 16:i32)) - Complexity = 14
                  // Dst: (t2SMULBT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*15530*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*15532*/   /*Scope*/ 41, /*->15574*/
/*15533*/     OPC_RecordChild0, // #0 = $a
/*15534*/     OPC_MoveChild, 0,
/*15536*/     OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*15538*/     OPC_MoveParent,
/*15539*/     OPC_MoveChild, 1,
/*15541*/     OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*15544*/     OPC_RecordChild0, // #1 = $b
/*15545*/     OPC_MoveChild, 1,
/*15547*/     OPC_CheckInteger, 16, 
/*15549*/     OPC_CheckType, MVT::i32,
/*15551*/     OPC_MoveParent,
/*15552*/     OPC_MoveParent,
/*15553*/     OPC_CheckType, MVT::i32,
/*15555*/     OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*15557*/     OPC_EmitInteger, MVT::i32, 14, 
/*15560*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15563*/     OPC_MorphNodeTo, TARGET_VAL(ARM::SMULBT), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$a, (sra:i32 GPR:i32:$b, 16:i32)) - Complexity = 12
              // Dst: (SMULBT:i32 GPR:i32:$a, GPR:i32:$b)
/*15574*/   /*Scope*/ 107, /*->15682*/
/*15575*/     OPC_MoveChild, 0,
/*15577*/     OPC_SwitchOpcode /*2 cases */, 36,  TARGET_VAL(ISD::SRA),// ->15617
/*15581*/       OPC_RecordChild0, // #0 = $a
/*15582*/       OPC_MoveChild, 1,
/*15584*/       OPC_CheckInteger, 16, 
/*15586*/       OPC_CheckType, MVT::i32,
/*15588*/       OPC_MoveParent,
/*15589*/       OPC_MoveParent,
/*15590*/       OPC_RecordChild1, // #1 = $b
/*15591*/       OPC_MoveChild, 1,
/*15593*/       OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*15595*/       OPC_MoveParent,
/*15596*/       OPC_CheckType, MVT::i32,
/*15598*/       OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*15600*/       OPC_EmitInteger, MVT::i32, 14, 
/*15603*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15606*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMULTB), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (mul:i32 (sra:i32 GPR:i32:$a, 16:i32), GPR:i32<<P:Predicate_sext_16_node>>:$b) - Complexity = 12
                // Dst: (SMULTB:i32 GPR:i32:$a, GPR:i32:$b)
              /*SwitchOpcode*/ 61,  TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->15681
/*15620*/       OPC_RecordChild0, // #0 = $Rn
/*15621*/       OPC_MoveChild, 1,
/*15623*/       OPC_CheckValueType, MVT::i16,
/*15625*/       OPC_MoveParent,
/*15626*/       OPC_MoveParent,
/*15627*/       OPC_MoveChild, 1,
/*15629*/       OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*15632*/       OPC_RecordChild0, // #1 = $Rm
/*15633*/       OPC_MoveChild, 1,
/*15635*/       OPC_CheckValueType, MVT::i16,
/*15637*/       OPC_MoveParent,
/*15638*/       OPC_MoveParent,
/*15639*/       OPC_Scope, 19, /*->15660*/ // 2 children in Scope
/*15641*/         OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*15643*/         OPC_EmitInteger, MVT::i32, 14, 
/*15646*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15649*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SMULBB), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:i32 (sext_inreg:i32 GPR:i32:$Rn, i16:Other), (sext_inreg:i32 GPR:i32:$Rm, i16:Other)) - Complexity = 9
                  // Dst: (SMULBB:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*15660*/       /*Scope*/ 19, /*->15680*/
/*15661*/         OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*15663*/         OPC_EmitInteger, MVT::i32, 14, 
/*15666*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15669*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMULBB), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:i32 (sext_inreg:i32 rGPR:i32:$Rn, i16:Other), (sext_inreg:i32 rGPR:i32:$Rm, i16:Other)) - Complexity = 9
                  // Dst: (t2SMULBB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*15680*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*15682*/   /*Scope*/ 10|128,2/*266*/, /*->15950*/
/*15684*/     OPC_RecordChild0, // #0 = $a
/*15685*/     OPC_Scope, 32, /*->15719*/ // 3 children in Scope
/*15687*/       OPC_MoveChild, 0,
/*15689*/       OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*15691*/       OPC_MoveParent,
/*15692*/       OPC_RecordChild1, // #1 = $b
/*15693*/       OPC_MoveChild, 1,
/*15695*/       OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*15697*/       OPC_MoveParent,
/*15698*/       OPC_CheckType, MVT::i32,
/*15700*/       OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*15702*/       OPC_EmitInteger, MVT::i32, 14, 
/*15705*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15708*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMULBB), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$a, GPR:i32<<P:Predicate_sext_16_node>>:$b) - Complexity = 5
                // Dst: (SMULBB:i32 GPR:i32:$a, GPR:i32:$b)
/*15719*/     /*Scope*/ 97, /*->15817*/
/*15720*/       OPC_RecordChild1, // #1 = $Rm
/*15721*/       OPC_CheckType, MVT::i32,
/*15723*/       OPC_Scope, 23, /*->15748*/ // 4 children in Scope
/*15725*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*15727*/         OPC_EmitInteger, MVT::i32, 14, 
/*15730*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15733*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15736*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MUL), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (mul:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                  // Dst: (MUL:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*15748*/       /*Scope*/ 23, /*->15772*/
/*15749*/         OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (!Subtarget->hasV6Ops())
/*15751*/         OPC_EmitInteger, MVT::i32, 14, 
/*15754*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15757*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15760*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MULv5), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (mul:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                  // Dst: (MULv5:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*15772*/       /*Scope*/ 23, /*->15796*/
/*15773*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*15775*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*15778*/         OPC_EmitInteger, MVT::i32, 14, 
/*15781*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15784*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tMUL), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (mul:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                  // Dst: (tMUL:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*15796*/       /*Scope*/ 19, /*->15816*/
/*15797*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*15799*/         OPC_EmitInteger, MVT::i32, 14, 
/*15802*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15805*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2MUL), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                  // Dst: (t2MUL:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*15816*/       0, /*End of Scope*/
/*15817*/     /*Scope*/ 2|128,1/*130*/, /*->15949*/
/*15819*/       OPC_MoveChild, 1,
/*15821*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*15824*/       OPC_RecordChild0, // #1 = $Vm
/*15825*/       OPC_Scope, 60, /*->15887*/ // 2 children in Scope
/*15827*/         OPC_CheckChild0Type, MVT::v4i16,
/*15829*/         OPC_RecordChild1, // #2 = $lane
/*15830*/         OPC_MoveChild, 1,
/*15832*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*15835*/         OPC_MoveParent,
/*15836*/         OPC_MoveParent,
/*15837*/         OPC_SwitchType /*2 cases */, 22,  MVT::v4i16,// ->15862
/*15840*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*15842*/           OPC_EmitConvertToTarget, 2,
/*15844*/           OPC_EmitInteger, MVT::i32, 14, 
/*15847*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15850*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (mul:v4i16 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 9
                    // Dst: (VMULslv4i16:v4i16 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                  /*SwitchType*/ 22,  MVT::v8i16,// ->15886
/*15864*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*15866*/           OPC_EmitConvertToTarget, 2,
/*15868*/           OPC_EmitInteger, MVT::i32, 14, 
/*15871*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15874*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (mul:v8i16 QPR:v8i16:$Vn, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 9
                    // Dst: (VMULslv8i16:v8i16 QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                  0, // EndSwitchType
/*15887*/       /*Scope*/ 60, /*->15948*/
/*15888*/         OPC_CheckChild0Type, MVT::v2i32,
/*15890*/         OPC_RecordChild1, // #2 = $lane
/*15891*/         OPC_MoveChild, 1,
/*15893*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*15896*/         OPC_MoveParent,
/*15897*/         OPC_MoveParent,
/*15898*/         OPC_SwitchType /*2 cases */, 22,  MVT::v2i32,// ->15923
/*15901*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*15903*/           OPC_EmitConvertToTarget, 2,
/*15905*/           OPC_EmitInteger, MVT::i32, 14, 
/*15908*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15911*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (mul:v2i32 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 9
                    // Dst: (VMULslv2i32:v2i32 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                  /*SwitchType*/ 22,  MVT::v4i32,// ->15947
/*15925*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*15927*/           OPC_EmitConvertToTarget, 2,
/*15929*/           OPC_EmitInteger, MVT::i32, 14, 
/*15932*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15935*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (mul:v4i32 QPR:v4i32:$Vn, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 9
                    // Dst: (VMULslv4i32:v4i32 QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                  0, // EndSwitchType
/*15948*/       0, /*End of Scope*/
/*15949*/     0, /*End of Scope*/
/*15950*/   /*Scope*/ 4|128,1/*132*/, /*->16084*/
/*15952*/     OPC_MoveChild, 0,
/*15954*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*15957*/     OPC_RecordChild0, // #0 = $Vm
/*15958*/     OPC_Scope, 61, /*->16021*/ // 2 children in Scope
/*15960*/       OPC_CheckChild0Type, MVT::v4i16,
/*15962*/       OPC_RecordChild1, // #1 = $lane
/*15963*/       OPC_MoveChild, 1,
/*15965*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*15968*/       OPC_MoveParent,
/*15969*/       OPC_MoveParent,
/*15970*/       OPC_RecordChild1, // #2 = $Vn
/*15971*/       OPC_SwitchType /*2 cases */, 22,  MVT::v4i16,// ->15996
/*15974*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*15976*/         OPC_EmitConvertToTarget, 1,
/*15978*/         OPC_EmitInteger, MVT::i32, 14, 
/*15981*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15984*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (mul:v4i16 (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn) - Complexity = 9
                  // Dst: (VMULslv4i16:v4i16 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                /*SwitchType*/ 22,  MVT::v8i16,// ->16020
/*15998*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*16000*/         OPC_EmitConvertToTarget, 1,
/*16002*/         OPC_EmitInteger, MVT::i32, 14, 
/*16005*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16008*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (mul:v8i16 (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), QPR:v8i16:$Vn) - Complexity = 9
                  // Dst: (VMULslv8i16:v8i16 QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                0, // EndSwitchType
/*16021*/     /*Scope*/ 61, /*->16083*/
/*16022*/       OPC_CheckChild0Type, MVT::v2i32,
/*16024*/       OPC_RecordChild1, // #1 = $lane
/*16025*/       OPC_MoveChild, 1,
/*16027*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*16030*/       OPC_MoveParent,
/*16031*/       OPC_MoveParent,
/*16032*/       OPC_RecordChild1, // #2 = $Vn
/*16033*/       OPC_SwitchType /*2 cases */, 22,  MVT::v2i32,// ->16058
/*16036*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*16038*/         OPC_EmitConvertToTarget, 1,
/*16040*/         OPC_EmitInteger, MVT::i32, 14, 
/*16043*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16046*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (mul:v2i32 (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn) - Complexity = 9
                  // Dst: (VMULslv2i32:v2i32 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                /*SwitchType*/ 22,  MVT::v4i32,// ->16082
/*16060*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*16062*/         OPC_EmitConvertToTarget, 1,
/*16064*/         OPC_EmitInteger, MVT::i32, 14, 
/*16067*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16070*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (mul:v4i32 (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), QPR:v4i32:$Vn) - Complexity = 9
                  // Dst: (VMULslv4i32:v4i32 QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                0, // EndSwitchType
/*16083*/     0, /*End of Scope*/
/*16084*/   /*Scope*/ 109, /*->16194*/
/*16085*/     OPC_RecordChild0, // #0 = $src1
/*16086*/     OPC_MoveChild, 1,
/*16088*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*16091*/     OPC_RecordChild0, // #1 = $src2
/*16092*/     OPC_Scope, 49, /*->16143*/ // 2 children in Scope
/*16094*/       OPC_CheckChild0Type, MVT::v8i16,
/*16096*/       OPC_RecordChild1, // #2 = $lane
/*16097*/       OPC_MoveChild, 1,
/*16099*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*16102*/       OPC_MoveParent,
/*16103*/       OPC_MoveParent,
/*16104*/       OPC_CheckType, MVT::v8i16,
/*16106*/       OPC_EmitConvertToTarget, 2,
/*16108*/       OPC_EmitNodeXForm, 1, 3, // DSubReg_i16_reg
/*16111*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 1, 4,  // Results = #5 
/*16120*/       OPC_EmitConvertToTarget, 2,
/*16122*/       OPC_EmitNodeXForm, 2, 6, // SubReg_i16_lane
/*16125*/       OPC_EmitInteger, MVT::i32, 14, 
/*16128*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16131*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                // Src: (mul:v8i16 QPR:v8i16:$src1, (NEONvduplane:v8i16 QPR:v8i16:$src2, (imm:i32):$lane)) - Complexity = 9
                // Dst: (VMULslv8i16:v8i16 QPR:v8i16:$src1, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src2, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*16143*/     /*Scope*/ 49, /*->16193*/
/*16144*/       OPC_CheckChild0Type, MVT::v4i32,
/*16146*/       OPC_RecordChild1, // #2 = $lane
/*16147*/       OPC_MoveChild, 1,
/*16149*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*16152*/       OPC_MoveParent,
/*16153*/       OPC_MoveParent,
/*16154*/       OPC_CheckType, MVT::v4i32,
/*16156*/       OPC_EmitConvertToTarget, 2,
/*16158*/       OPC_EmitNodeXForm, 3, 3, // DSubReg_i32_reg
/*16161*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 4,  // Results = #5 
/*16170*/       OPC_EmitConvertToTarget, 2,
/*16172*/       OPC_EmitNodeXForm, 4, 6, // SubReg_i32_lane
/*16175*/       OPC_EmitInteger, MVT::i32, 14, 
/*16178*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16181*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                // Src: (mul:v4i32 QPR:v4i32:$src1, (NEONvduplane:v4i32 QPR:v4i32:$src2, (imm:i32):$lane)) - Complexity = 9
                // Dst: (VMULslv4i32:v4i32 QPR:v4i32:$src1, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*16193*/     0, /*End of Scope*/
/*16194*/   /*Scope*/ 110, /*->16305*/
/*16195*/     OPC_MoveChild, 0,
/*16197*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*16200*/     OPC_RecordChild0, // #0 = $src2
/*16201*/     OPC_Scope, 50, /*->16253*/ // 2 children in Scope
/*16203*/       OPC_CheckChild0Type, MVT::v8i16,
/*16205*/       OPC_RecordChild1, // #1 = $lane
/*16206*/       OPC_MoveChild, 1,
/*16208*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*16211*/       OPC_MoveParent,
/*16212*/       OPC_MoveParent,
/*16213*/       OPC_RecordChild1, // #2 = $src1
/*16214*/       OPC_CheckType, MVT::v8i16,
/*16216*/       OPC_EmitConvertToTarget, 1,
/*16218*/       OPC_EmitNodeXForm, 1, 3, // DSubReg_i16_reg
/*16221*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 4,  // Results = #5 
/*16230*/       OPC_EmitConvertToTarget, 1,
/*16232*/       OPC_EmitNodeXForm, 2, 6, // SubReg_i16_lane
/*16235*/       OPC_EmitInteger, MVT::i32, 14, 
/*16238*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16241*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                // Src: (mul:v8i16 (NEONvduplane:v8i16 QPR:v8i16:$src2, (imm:i32):$lane), QPR:v8i16:$src1) - Complexity = 9
                // Dst: (VMULslv8i16:v8i16 QPR:v8i16:$src1, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src2, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*16253*/     /*Scope*/ 50, /*->16304*/
/*16254*/       OPC_CheckChild0Type, MVT::v4i32,
/*16256*/       OPC_RecordChild1, // #1 = $lane
/*16257*/       OPC_MoveChild, 1,
/*16259*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*16262*/       OPC_MoveParent,
/*16263*/       OPC_MoveParent,
/*16264*/       OPC_RecordChild1, // #2 = $src1
/*16265*/       OPC_CheckType, MVT::v4i32,
/*16267*/       OPC_EmitConvertToTarget, 1,
/*16269*/       OPC_EmitNodeXForm, 3, 3, // DSubReg_i32_reg
/*16272*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 4,  // Results = #5 
/*16281*/       OPC_EmitConvertToTarget, 1,
/*16283*/       OPC_EmitNodeXForm, 4, 6, // SubReg_i32_lane
/*16286*/       OPC_EmitInteger, MVT::i32, 14, 
/*16289*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16292*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                // Src: (mul:v4i32 (NEONvduplane:v4i32 QPR:v4i32:$src2, (imm:i32):$lane), QPR:v4i32:$src1) - Complexity = 9
                // Dst: (VMULslv4i32:v4i32 QPR:v4i32:$src1, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*16304*/     0, /*End of Scope*/
/*16305*/   /*Scope*/ 2|128,1/*130*/, /*->16437*/
/*16307*/     OPC_RecordChild0, // #0 = $Vn
/*16308*/     OPC_RecordChild1, // #1 = $Vm
/*16309*/     OPC_SwitchType /*6 cases */, 19,  MVT::v8i8,// ->16331
/*16312*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*16314*/       OPC_EmitInteger, MVT::i32, 14, 
/*16317*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16320*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (mul:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VMULv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 19,  MVT::v4i16,// ->16352
/*16333*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*16335*/       OPC_EmitInteger, MVT::i32, 14, 
/*16338*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16341*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (mul:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VMULv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 19,  MVT::v2i32,// ->16373
/*16354*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*16356*/       OPC_EmitInteger, MVT::i32, 14, 
/*16359*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16362*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (mul:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VMULv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 19,  MVT::v16i8,// ->16394
/*16375*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*16377*/       OPC_EmitInteger, MVT::i32, 14, 
/*16380*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16383*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (mul:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VMULv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              /*SwitchType*/ 19,  MVT::v8i16,// ->16415
/*16396*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*16398*/       OPC_EmitInteger, MVT::i32, 14, 
/*16401*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16404*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (mul:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VMULv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 19,  MVT::v4i32,// ->16436
/*16417*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*16419*/       OPC_EmitInteger, MVT::i32, 14, 
/*16422*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16425*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (mul:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VMULv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              0, // EndSwitchType
/*16437*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 109|128,18/*2413*/,  TARGET_VAL(ISD::AND),// ->18855
/*16442*/   OPC_Scope, 69, /*->16513*/ // 30 children in Scope
/*16444*/     OPC_CheckAndImm, 127|128,1|128,124|128,7/*16711935*/, 
/*16449*/     OPC_MoveChild, 0,
/*16451*/     OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*16454*/     OPC_RecordChild0, // #0 = $Src
/*16455*/     OPC_MoveChild, 1,
/*16457*/     OPC_CheckInteger, 8, 
/*16459*/     OPC_CheckType, MVT::i32,
/*16461*/     OPC_MoveParent,
/*16462*/     OPC_MoveParent,
/*16463*/     OPC_CheckType, MVT::i32,
/*16465*/     OPC_Scope, 22, /*->16489*/ // 2 children in Scope
/*16467*/       OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*16469*/       OPC_EmitInteger, MVT::i32, 1, 
/*16472*/       OPC_EmitInteger, MVT::i32, 14, 
/*16475*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16478*/       OPC_MorphNodeTo, TARGET_VAL(ARM::UXTB16), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (and:i32 (srl:i32 GPR:i32:$Src, 8:i32), 16711935:i32) - Complexity = 32
                // Dst: (UXTB16:i32 GPR:i32:$Src, 1:i32)
/*16489*/     /*Scope*/ 22, /*->16512*/
/*16490*/       OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*16492*/       OPC_EmitInteger, MVT::i32, 1, 
/*16495*/       OPC_EmitInteger, MVT::i32, 14, 
/*16498*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16501*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTB16), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (and:i32 (srl:i32 rGPR:i32:$Src, 8:i32), 16711935:i32) - Complexity = 32
                // Dst: (t2UXTB16:i32 rGPR:i32:$Src, 1:i32)
/*16512*/     0, /*End of Scope*/
/*16513*/   /*Scope*/ 47, /*->16561*/
/*16514*/     OPC_CheckAndImm, 127|128,1/*255*/, 
/*16517*/     OPC_MoveChild, 0,
/*16519*/     OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*16522*/     OPC_RecordChild0, // #0 = $Rm
/*16523*/     OPC_RecordChild1, // #1 = $rot
/*16524*/     OPC_MoveChild, 1,
/*16526*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*16529*/     OPC_CheckPredicate, 0, // Predicate_rot_imm
/*16531*/     OPC_CheckType, MVT::i32,
/*16533*/     OPC_MoveParent,
/*16534*/     OPC_MoveParent,
/*16535*/     OPC_CheckType, MVT::i32,
/*16537*/     OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*16539*/     OPC_EmitConvertToTarget, 1,
/*16541*/     OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*16544*/     OPC_EmitInteger, MVT::i32, 14, 
/*16547*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16550*/     OPC_MorphNodeTo, TARGET_VAL(ARM::UXTB), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
              // Src: (and:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32) - Complexity = 31
              // Dst: (UXTB:i32 GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*16561*/   /*Scope*/ 48, /*->16610*/
/*16562*/     OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*16566*/     OPC_MoveChild, 0,
/*16568*/     OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*16571*/     OPC_RecordChild0, // #0 = $Rm
/*16572*/     OPC_RecordChild1, // #1 = $rot
/*16573*/     OPC_MoveChild, 1,
/*16575*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*16578*/     OPC_CheckPredicate, 0, // Predicate_rot_imm
/*16580*/     OPC_CheckType, MVT::i32,
/*16582*/     OPC_MoveParent,
/*16583*/     OPC_MoveParent,
/*16584*/     OPC_CheckType, MVT::i32,
/*16586*/     OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*16588*/     OPC_EmitConvertToTarget, 1,
/*16590*/     OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*16593*/     OPC_EmitInteger, MVT::i32, 14, 
/*16596*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16599*/     OPC_MorphNodeTo, TARGET_VAL(ARM::UXTH), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
              // Src: (and:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 65535:i32) - Complexity = 31
              // Dst: (UXTH:i32 GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*16610*/   /*Scope*/ 49, /*->16660*/
/*16611*/     OPC_CheckAndImm, 127|128,1|128,124|128,7/*16711935*/, 
/*16616*/     OPC_MoveChild, 0,
/*16618*/     OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*16621*/     OPC_RecordChild0, // #0 = $Rm
/*16622*/     OPC_RecordChild1, // #1 = $rot
/*16623*/     OPC_MoveChild, 1,
/*16625*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*16628*/     OPC_CheckPredicate, 0, // Predicate_rot_imm
/*16630*/     OPC_CheckType, MVT::i32,
/*16632*/     OPC_MoveParent,
/*16633*/     OPC_MoveParent,
/*16634*/     OPC_CheckType, MVT::i32,
/*16636*/     OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*16638*/     OPC_EmitConvertToTarget, 1,
/*16640*/     OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*16643*/     OPC_EmitInteger, MVT::i32, 14, 
/*16646*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16649*/     OPC_MorphNodeTo, TARGET_VAL(ARM::UXTB16), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
              // Src: (and:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 16711935:i32) - Complexity = 31
              // Dst: (UXTB16:i32 GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*16660*/   /*Scope*/ 47, /*->16708*/
/*16661*/     OPC_CheckAndImm, 127|128,1/*255*/, 
/*16664*/     OPC_MoveChild, 0,
/*16666*/     OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*16669*/     OPC_RecordChild0, // #0 = $Rm
/*16670*/     OPC_RecordChild1, // #1 = $rot
/*16671*/     OPC_MoveChild, 1,
/*16673*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*16676*/     OPC_CheckPredicate, 0, // Predicate_rot_imm
/*16678*/     OPC_CheckType, MVT::i32,
/*16680*/     OPC_MoveParent,
/*16681*/     OPC_MoveParent,
/*16682*/     OPC_CheckType, MVT::i32,
/*16684*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*16686*/     OPC_EmitConvertToTarget, 1,
/*16688*/     OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*16691*/     OPC_EmitInteger, MVT::i32, 14, 
/*16694*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16697*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTB), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
              // Src: (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32) - Complexity = 31
              // Dst: (t2UXTB:i32 rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*16708*/   /*Scope*/ 48, /*->16757*/
/*16709*/     OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*16713*/     OPC_MoveChild, 0,
/*16715*/     OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*16718*/     OPC_RecordChild0, // #0 = $Rm
/*16719*/     OPC_RecordChild1, // #1 = $rot
/*16720*/     OPC_MoveChild, 1,
/*16722*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*16725*/     OPC_CheckPredicate, 0, // Predicate_rot_imm
/*16727*/     OPC_CheckType, MVT::i32,
/*16729*/     OPC_MoveParent,
/*16730*/     OPC_MoveParent,
/*16731*/     OPC_CheckType, MVT::i32,
/*16733*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*16735*/     OPC_EmitConvertToTarget, 1,
/*16737*/     OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*16740*/     OPC_EmitInteger, MVT::i32, 14, 
/*16743*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16746*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTH), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
              // Src: (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 65535:i32) - Complexity = 31
              // Dst: (t2UXTH:i32 rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*16757*/   /*Scope*/ 49, /*->16807*/
/*16758*/     OPC_CheckAndImm, 127|128,1|128,124|128,7/*16711935*/, 
/*16763*/     OPC_MoveChild, 0,
/*16765*/     OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*16768*/     OPC_RecordChild0, // #0 = $Rm
/*16769*/     OPC_RecordChild1, // #1 = $rot
/*16770*/     OPC_MoveChild, 1,
/*16772*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*16775*/     OPC_CheckPredicate, 0, // Predicate_rot_imm
/*16777*/     OPC_CheckType, MVT::i32,
/*16779*/     OPC_MoveParent,
/*16780*/     OPC_MoveParent,
/*16781*/     OPC_CheckType, MVT::i32,
/*16783*/     OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*16785*/     OPC_EmitConvertToTarget, 1,
/*16787*/     OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*16790*/     OPC_EmitInteger, MVT::i32, 14, 
/*16793*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16796*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTB16), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
              // Src: (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 16711935:i32) - Complexity = 31
              // Dst: (t2UXTB16:i32 rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*16807*/   /*Scope*/ 28, /*->16836*/
/*16808*/     OPC_CheckAndImm, 127|128,1/*255*/, 
/*16811*/     OPC_RecordChild0, // #0 = $Src
/*16812*/     OPC_CheckType, MVT::i32,
/*16814*/     OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*16816*/     OPC_EmitInteger, MVT::i32, 0, 
/*16819*/     OPC_EmitInteger, MVT::i32, 14, 
/*16822*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16825*/     OPC_MorphNodeTo, TARGET_VAL(ARM::UXTB), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (and:i32 GPR:i32:$Src, 255:i32) - Complexity = 24
              // Dst: (UXTB:i32 GPR:i32:$Src, 0:i32)
/*16836*/   /*Scope*/ 29, /*->16866*/
/*16837*/     OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*16841*/     OPC_RecordChild0, // #0 = $Src
/*16842*/     OPC_CheckType, MVT::i32,
/*16844*/     OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*16846*/     OPC_EmitInteger, MVT::i32, 0, 
/*16849*/     OPC_EmitInteger, MVT::i32, 14, 
/*16852*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16855*/     OPC_MorphNodeTo, TARGET_VAL(ARM::UXTH), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (and:i32 GPR:i32:$Src, 65535:i32) - Complexity = 24
              // Dst: (UXTH:i32 GPR:i32:$Src, 0:i32)
/*16866*/   /*Scope*/ 30, /*->16897*/
/*16867*/     OPC_CheckAndImm, 127|128,1|128,124|128,7/*16711935*/, 
/*16872*/     OPC_RecordChild0, // #0 = $Src
/*16873*/     OPC_CheckType, MVT::i32,
/*16875*/     OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*16877*/     OPC_EmitInteger, MVT::i32, 0, 
/*16880*/     OPC_EmitInteger, MVT::i32, 14, 
/*16883*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16886*/     OPC_MorphNodeTo, TARGET_VAL(ARM::UXTB16), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (and:i32 GPR:i32:$Src, 16711935:i32) - Complexity = 24
              // Dst: (UXTB16:i32 GPR:i32:$Src, 0:i32)
/*16897*/   /*Scope*/ 28, /*->16926*/
/*16898*/     OPC_CheckAndImm, 127|128,1/*255*/, 
/*16901*/     OPC_RecordChild0, // #0 = $Rm
/*16902*/     OPC_CheckType, MVT::i32,
/*16904*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*16906*/     OPC_EmitInteger, MVT::i32, 0, 
/*16909*/     OPC_EmitInteger, MVT::i32, 14, 
/*16912*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16915*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTB), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (and:i32 rGPR:i32:$Rm, 255:i32) - Complexity = 24
              // Dst: (t2UXTB:i32 rGPR:i32:$Rm, 0:i32)
/*16926*/   /*Scope*/ 29, /*->16956*/
/*16927*/     OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*16931*/     OPC_RecordChild0, // #0 = $Rm
/*16932*/     OPC_CheckType, MVT::i32,
/*16934*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*16936*/     OPC_EmitInteger, MVT::i32, 0, 
/*16939*/     OPC_EmitInteger, MVT::i32, 14, 
/*16942*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16945*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTH), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (and:i32 rGPR:i32:$Rm, 65535:i32) - Complexity = 24
              // Dst: (t2UXTH:i32 rGPR:i32:$Rm, 0:i32)
/*16956*/   /*Scope*/ 30, /*->16987*/
/*16957*/     OPC_CheckAndImm, 127|128,1|128,124|128,7/*16711935*/, 
/*16962*/     OPC_RecordChild0, // #0 = $Rm
/*16963*/     OPC_CheckType, MVT::i32,
/*16965*/     OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*16967*/     OPC_EmitInteger, MVT::i32, 0, 
/*16970*/     OPC_EmitInteger, MVT::i32, 14, 
/*16973*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16976*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTB16), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (and:i32 rGPR:i32:$Rm, 16711935:i32) - Complexity = 24
              // Dst: (t2UXTB16:i32 rGPR:i32:$Rm, 0:i32)
/*16987*/   /*Scope*/ 52, /*->17040*/
/*16988*/     OPC_RecordChild0, // #0 = $Rn
/*16989*/     OPC_MoveChild, 1,
/*16991*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*16994*/     OPC_RecordChild0, // #1 = $shift
/*16995*/     OPC_MoveChild, 1,
/*16997*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17008*/     OPC_MoveParent,
/*17009*/     OPC_MoveParent,
/*17010*/     OPC_CheckType, MVT::i32,
/*17012*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*17014*/     OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*17017*/     OPC_EmitInteger, MVT::i32, 14, 
/*17020*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17023*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17026*/     OPC_MorphNodeTo, TARGET_VAL(ARM::BICrsr), 0,
                  1/*#VTs*/, MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
              // Src: (and:i32 GPR:i32:$Rn, (xor:i32 so_reg_reg:i32:$shift, -1:i32)) - Complexity = 23
              // Dst: (BICrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*17040*/   /*Scope*/ 52, /*->17093*/
/*17041*/     OPC_MoveChild, 0,
/*17043*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*17046*/     OPC_RecordChild0, // #0 = $shift
/*17047*/     OPC_MoveChild, 1,
/*17049*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17060*/     OPC_MoveParent,
/*17061*/     OPC_MoveParent,
/*17062*/     OPC_RecordChild1, // #1 = $Rn
/*17063*/     OPC_CheckType, MVT::i32,
/*17065*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*17067*/     OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*17070*/     OPC_EmitInteger, MVT::i32, 14, 
/*17073*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17076*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17079*/     OPC_MorphNodeTo, TARGET_VAL(ARM::BICrsr), 0,
                  1/*#VTs*/, MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
              // Src: (and:i32 (xor:i32 so_reg_reg:i32:$shift, -1:i32), GPR:i32:$Rn) - Complexity = 23
              // Dst: (BICrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*17093*/   /*Scope*/ 82, /*->17176*/
/*17094*/     OPC_RecordChild0, // #0 = $Rn
/*17095*/     OPC_MoveChild, 1,
/*17097*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*17100*/     OPC_RecordChild0, // #1 = $shift
/*17101*/     OPC_MoveChild, 1,
/*17103*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17114*/     OPC_MoveParent,
/*17115*/     OPC_MoveParent,
/*17116*/     OPC_CheckType, MVT::i32,
/*17118*/     OPC_Scope, 27, /*->17147*/ // 2 children in Scope
/*17120*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*17122*/       OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*17125*/       OPC_EmitInteger, MVT::i32, 14, 
/*17128*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17131*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17134*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BICrsi), 0,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                // Src: (and:i32 GPR:i32:$Rn, (xor:i32 so_reg_imm:i32:$shift, -1:i32)) - Complexity = 20
                // Dst: (BICrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*17147*/     /*Scope*/ 27, /*->17175*/
/*17148*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*17150*/       OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*17153*/       OPC_EmitInteger, MVT::i32, 14, 
/*17156*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17159*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17162*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICrs), 0,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                // Src: (and:i32 rGPR:i32:$Rn, (xor:i32 t2_so_reg:i32:$ShiftedRm, -1:i32)) - Complexity = 20
                // Dst: (t2BICrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*17175*/     0, /*End of Scope*/
/*17176*/   /*Scope*/ 82, /*->17259*/
/*17177*/     OPC_MoveChild, 0,
/*17179*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*17182*/     OPC_RecordChild0, // #0 = $shift
/*17183*/     OPC_MoveChild, 1,
/*17185*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17196*/     OPC_MoveParent,
/*17197*/     OPC_MoveParent,
/*17198*/     OPC_RecordChild1, // #1 = $Rn
/*17199*/     OPC_CheckType, MVT::i32,
/*17201*/     OPC_Scope, 27, /*->17230*/ // 2 children in Scope
/*17203*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*17205*/       OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*17208*/       OPC_EmitInteger, MVT::i32, 14, 
/*17211*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17214*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17217*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BICrsi), 0,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                // Src: (and:i32 (xor:i32 so_reg_imm:i32:$shift, -1:i32), GPR:i32:$Rn) - Complexity = 20
                // Dst: (BICrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*17230*/     /*Scope*/ 27, /*->17258*/
/*17231*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*17233*/       OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*17236*/       OPC_EmitInteger, MVT::i32, 14, 
/*17239*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17242*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17245*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICrs), 0,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                // Src: (and:i32 (xor:i32 t2_so_reg:i32:$ShiftedRm, -1:i32), rGPR:i32:$Rn) - Complexity = 20
                // Dst: (t2BICrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*17258*/     0, /*End of Scope*/
/*17259*/   /*Scope*/ 102|128,1/*230*/, /*->17491*/
/*17261*/     OPC_RecordChild0, // #0 = $Rn
/*17262*/     OPC_Scope, 31, /*->17295*/ // 4 children in Scope
/*17264*/       OPC_RecordChild1, // #1 = $shift
/*17265*/       OPC_CheckType, MVT::i32,
/*17267*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*17269*/       OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*17272*/       OPC_EmitInteger, MVT::i32, 14, 
/*17275*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17278*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17281*/       OPC_MorphNodeTo, TARGET_VAL(ARM::ANDrsr), 0,
                    1/*#VTs*/, MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
                // Src: (and:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                // Dst: (ANDrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*17295*/     /*Scope*/ 105, /*->17401*/
/*17296*/       OPC_MoveChild, 1,
/*17298*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*17301*/       OPC_RecordChild0, // #1 = $imm
/*17302*/       OPC_MoveChild, 0,
/*17304*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17307*/       OPC_Scope, 45, /*->17354*/ // 2 children in Scope
/*17309*/         OPC_CheckPredicate, 3, // Predicate_so_imm
/*17311*/         OPC_MoveParent,
/*17312*/         OPC_MoveChild, 1,
/*17314*/         OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17325*/         OPC_MoveParent,
/*17326*/         OPC_MoveParent,
/*17327*/         OPC_CheckType, MVT::i32,
/*17329*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*17331*/         OPC_EmitConvertToTarget, 1,
/*17333*/         OPC_EmitInteger, MVT::i32, 14, 
/*17336*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17339*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17342*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BICri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (and:i32 GPR:i32:$Rn, (xor:i32 (imm:i32)<<P:Predicate_so_imm>>:$imm, -1:i32)) - Complexity = 15
                  // Dst: (BICri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*17354*/       /*Scope*/ 45, /*->17400*/
/*17355*/         OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*17357*/         OPC_MoveParent,
/*17358*/         OPC_MoveChild, 1,
/*17360*/         OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17371*/         OPC_MoveParent,
/*17372*/         OPC_MoveParent,
/*17373*/         OPC_CheckType, MVT::i32,
/*17375*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*17377*/         OPC_EmitConvertToTarget, 1,
/*17379*/         OPC_EmitInteger, MVT::i32, 14, 
/*17382*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17385*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17388*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (and:i32 rGPR:i32:$Rn, (xor:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, -1:i32)) - Complexity = 15
                  // Dst: (t2BICri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*17400*/       0, /*End of Scope*/
/*17401*/     /*Scope*/ 31, /*->17433*/
/*17402*/       OPC_RecordChild1, // #1 = $Rn
/*17403*/       OPC_CheckType, MVT::i32,
/*17405*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*17407*/       OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*17410*/       OPC_EmitInteger, MVT::i32, 14, 
/*17413*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17416*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17419*/       OPC_MorphNodeTo, TARGET_VAL(ARM::ANDrsr), 0,
                    1/*#VTs*/, MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
                // Src: (and:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                // Dst: (ANDrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*17433*/     /*Scope*/ 56, /*->17490*/
/*17434*/       OPC_MoveChild, 1,
/*17436*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*17439*/       OPC_MoveChild, 0,
/*17441*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17452*/       OPC_MoveParent,
/*17453*/       OPC_RecordChild1, // #1 = $imm
/*17454*/       OPC_MoveChild, 1,
/*17456*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17459*/       OPC_CheckPredicate, 3, // Predicate_so_imm
/*17461*/       OPC_MoveParent,
/*17462*/       OPC_MoveParent,
/*17463*/       OPC_CheckType, MVT::i32,
/*17465*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*17467*/       OPC_EmitConvertToTarget, 1,
/*17469*/       OPC_EmitInteger, MVT::i32, 14, 
/*17472*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17475*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17478*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BICri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (and:i32 GPR:i32:$Rn, (xor:i32 -1:i32, (imm:i32)<<P:Predicate_so_imm>>:$imm)) - Complexity = 15
                // Dst: (BICri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*17490*/     0, /*End of Scope*/
/*17491*/   /*Scope*/ 113, /*->17605*/
/*17492*/     OPC_MoveChild, 0,
/*17494*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*17497*/     OPC_Scope, 52, /*->17551*/ // 2 children in Scope
/*17499*/       OPC_RecordChild0, // #0 = $imm
/*17500*/       OPC_MoveChild, 0,
/*17502*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17505*/       OPC_CheckPredicate, 3, // Predicate_so_imm
/*17507*/       OPC_MoveParent,
/*17508*/       OPC_MoveChild, 1,
/*17510*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17521*/       OPC_MoveParent,
/*17522*/       OPC_MoveParent,
/*17523*/       OPC_RecordChild1, // #1 = $Rn
/*17524*/       OPC_CheckType, MVT::i32,
/*17526*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*17528*/       OPC_EmitConvertToTarget, 0,
/*17530*/       OPC_EmitInteger, MVT::i32, 14, 
/*17533*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17536*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17539*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BICri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: (and:i32 (xor:i32 (imm:i32)<<P:Predicate_so_imm>>:$imm, -1:i32), GPR:i32:$Rn) - Complexity = 15
                // Dst: (BICri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*17551*/     /*Scope*/ 52, /*->17604*/
/*17552*/       OPC_MoveChild, 0,
/*17554*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17565*/       OPC_MoveParent,
/*17566*/       OPC_RecordChild1, // #0 = $imm
/*17567*/       OPC_MoveChild, 1,
/*17569*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17572*/       OPC_CheckPredicate, 3, // Predicate_so_imm
/*17574*/       OPC_MoveParent,
/*17575*/       OPC_MoveParent,
/*17576*/       OPC_RecordChild1, // #1 = $Rn
/*17577*/       OPC_CheckType, MVT::i32,
/*17579*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*17581*/       OPC_EmitConvertToTarget, 0,
/*17583*/       OPC_EmitInteger, MVT::i32, 14, 
/*17586*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17589*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17592*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BICri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: (and:i32 (xor:i32 -1:i32, (imm:i32)<<P:Predicate_so_imm>>:$imm), GPR:i32:$Rn) - Complexity = 15
                // Dst: (BICri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*17604*/     0, /*End of Scope*/
/*17605*/   /*Scope*/ 57, /*->17663*/
/*17606*/     OPC_RecordChild0, // #0 = $Rn
/*17607*/     OPC_MoveChild, 1,
/*17609*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*17612*/     OPC_MoveChild, 0,
/*17614*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17625*/     OPC_MoveParent,
/*17626*/     OPC_RecordChild1, // #1 = $imm
/*17627*/     OPC_MoveChild, 1,
/*17629*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17632*/     OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*17634*/     OPC_MoveParent,
/*17635*/     OPC_MoveParent,
/*17636*/     OPC_CheckType, MVT::i32,
/*17638*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*17640*/     OPC_EmitConvertToTarget, 1,
/*17642*/     OPC_EmitInteger, MVT::i32, 14, 
/*17645*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17648*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17651*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICri), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
              // Src: (and:i32 rGPR:i32:$Rn, (xor:i32 -1:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)) - Complexity = 15
              // Dst: (t2BICri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*17663*/   /*Scope*/ 113, /*->17777*/
/*17664*/     OPC_MoveChild, 0,
/*17666*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*17669*/     OPC_Scope, 52, /*->17723*/ // 2 children in Scope
/*17671*/       OPC_RecordChild0, // #0 = $imm
/*17672*/       OPC_MoveChild, 0,
/*17674*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17677*/       OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*17679*/       OPC_MoveParent,
/*17680*/       OPC_MoveChild, 1,
/*17682*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17693*/       OPC_MoveParent,
/*17694*/       OPC_MoveParent,
/*17695*/       OPC_RecordChild1, // #1 = $Rn
/*17696*/       OPC_CheckType, MVT::i32,
/*17698*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*17700*/       OPC_EmitConvertToTarget, 0,
/*17702*/       OPC_EmitInteger, MVT::i32, 14, 
/*17705*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17708*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17711*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: (and:i32 (xor:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, -1:i32), rGPR:i32:$Rn) - Complexity = 15
                // Dst: (t2BICri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*17723*/     /*Scope*/ 52, /*->17776*/
/*17724*/       OPC_MoveChild, 0,
/*17726*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17737*/       OPC_MoveParent,
/*17738*/       OPC_RecordChild1, // #0 = $imm
/*17739*/       OPC_MoveChild, 1,
/*17741*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17744*/       OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*17746*/       OPC_MoveParent,
/*17747*/       OPC_MoveParent,
/*17748*/       OPC_RecordChild1, // #1 = $Rn
/*17749*/       OPC_CheckType, MVT::i32,
/*17751*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*17753*/       OPC_EmitConvertToTarget, 0,
/*17755*/       OPC_EmitInteger, MVT::i32, 14, 
/*17758*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17761*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17764*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: (and:i32 (xor:i32 -1:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm), rGPR:i32:$Rn) - Complexity = 15
                // Dst: (t2BICri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*17776*/     0, /*End of Scope*/
/*17777*/   /*Scope*/ 91|128,1/*219*/, /*->17998*/
/*17779*/     OPC_RecordChild0, // #0 = $Rn
/*17780*/     OPC_Scope, 117, /*->17899*/ // 2 children in Scope
/*17782*/       OPC_RecordChild1, // #1 = $shift
/*17783*/       OPC_CheckType, MVT::i32,
/*17785*/       OPC_Scope, 27, /*->17814*/ // 4 children in Scope
/*17787*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*17789*/         OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*17792*/         OPC_EmitInteger, MVT::i32, 14, 
/*17795*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17798*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17801*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ANDrsi), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (and:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                  // Dst: (ANDrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*17814*/       /*Scope*/ 27, /*->17842*/
/*17815*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*17817*/         OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*17820*/         OPC_EmitInteger, MVT::i32, 14, 
/*17823*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17826*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17829*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ANDrs), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (and:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                  // Dst: (t2ANDrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*17842*/       /*Scope*/ 27, /*->17870*/
/*17843*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*17845*/         OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*17848*/         OPC_EmitInteger, MVT::i32, 14, 
/*17851*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17854*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17857*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ANDrsi), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (and:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn) - Complexity = 12
                  // Dst: (ANDrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*17870*/       /*Scope*/ 27, /*->17898*/
/*17871*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*17873*/         OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*17876*/         OPC_EmitInteger, MVT::i32, 14, 
/*17879*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17882*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17885*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ANDrs), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (and:i32 t2_so_reg:i32:$ShiftedRm, rGPR:i32:$Rn) - Complexity = 12
                  // Dst: (t2ANDrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*17898*/       0, /*End of Scope*/
/*17899*/     /*Scope*/ 97, /*->17997*/
/*17900*/       OPC_MoveChild, 1,
/*17902*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*17905*/       OPC_RecordChild0, // #1 = $Rm
/*17906*/       OPC_MoveChild, 1,
/*17908*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17919*/       OPC_MoveParent,
/*17920*/       OPC_MoveParent,
/*17921*/       OPC_CheckType, MVT::i32,
/*17923*/       OPC_Scope, 23, /*->17948*/ // 3 children in Scope
/*17925*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*17927*/         OPC_EmitInteger, MVT::i32, 14, 
/*17930*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17933*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17936*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BICrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (and:i32 GPR:i32:$Rn, (xor:i32 GPR:i32:$Rm, -1:i32)) - Complexity = 11
                  // Dst: (BICrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*17948*/       /*Scope*/ 23, /*->17972*/
/*17949*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*17951*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*17954*/         OPC_EmitInteger, MVT::i32, 14, 
/*17957*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17960*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tBIC), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (and:i32 tGPR:i32:$Rn, (xor:i32 tGPR:i32:$Rm, -1:i32)) - Complexity = 11
                  // Dst: (tBIC:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*17972*/       /*Scope*/ 23, /*->17996*/
/*17973*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*17975*/         OPC_EmitInteger, MVT::i32, 14, 
/*17978*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17981*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17984*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (and:i32 rGPR:i32:$Rn, (xor:i32 rGPR:i32:$Rm, -1:i32)) - Complexity = 11
                  // Dst: (t2BICrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*17996*/       0, /*End of Scope*/
/*17997*/     0, /*End of Scope*/
/*17998*/   /*Scope*/ 98, /*->18097*/
/*17999*/     OPC_MoveChild, 0,
/*18001*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*18004*/     OPC_RecordChild0, // #0 = $Rm
/*18005*/     OPC_MoveChild, 1,
/*18007*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18018*/     OPC_MoveParent,
/*18019*/     OPC_MoveParent,
/*18020*/     OPC_RecordChild1, // #1 = $Rn
/*18021*/     OPC_CheckType, MVT::i32,
/*18023*/     OPC_Scope, 23, /*->18048*/ // 3 children in Scope
/*18025*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*18027*/       OPC_EmitInteger, MVT::i32, 14, 
/*18030*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18033*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18036*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BICrr), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (and:i32 (xor:i32 GPR:i32:$Rm, -1:i32), GPR:i32:$Rn) - Complexity = 11
                // Dst: (BICrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*18048*/     /*Scope*/ 23, /*->18072*/
/*18049*/       OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*18051*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*18054*/       OPC_EmitInteger, MVT::i32, 14, 
/*18057*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18060*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tBIC), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
                // Src: (and:i32 (xor:i32 tGPR:i32:$Rm, -1:i32), tGPR:i32:$Rn) - Complexity = 11
                // Dst: (tBIC:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*18072*/     /*Scope*/ 23, /*->18096*/
/*18073*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*18075*/       OPC_EmitInteger, MVT::i32, 14, 
/*18078*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18081*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18084*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICrr), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (and:i32 (xor:i32 rGPR:i32:$Rm, -1:i32), rGPR:i32:$Rn) - Complexity = 11
                // Dst: (t2BICrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*18096*/     0, /*End of Scope*/
/*18097*/   /*Scope*/ 0|128,1/*128*/, /*->18227*/
/*18099*/     OPC_RecordChild0, // #0 = $Vn
/*18100*/     OPC_MoveChild, 1,
/*18102*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*18105*/     OPC_Scope, 73, /*->18180*/ // 2 children in Scope
/*18107*/       OPC_RecordChild0, // #1 = $Vm
/*18108*/       OPC_MoveChild, 1,
/*18110*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*18113*/       OPC_MoveChild, 0,
/*18115*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*18118*/       OPC_MoveChild, 0,
/*18120*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*18123*/       OPC_MoveParent,
/*18124*/       OPC_CheckPredicate, 18, // Predicate_NEONimmAllOnesV
/*18126*/       OPC_SwitchType /*2 cases */, 24,  MVT::v8i8,// ->18153
/*18129*/         OPC_MoveParent,
/*18130*/         OPC_MoveParent,
/*18131*/         OPC_MoveParent,
/*18132*/         OPC_CheckType, MVT::v2i32,
/*18134*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*18136*/         OPC_EmitInteger, MVT::i32, 14, 
/*18139*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18142*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VBICd), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (and:v2i32 DPR:v2i32:$Vn, (xor:v2i32 DPR:v2i32:$Vm, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))) - Complexity = 16
                  // Dst: (VBICd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                /*SwitchType*/ 24,  MVT::v16i8,// ->18179
/*18155*/         OPC_MoveParent,
/*18156*/         OPC_MoveParent,
/*18157*/         OPC_MoveParent,
/*18158*/         OPC_CheckType, MVT::v4i32,
/*18160*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*18162*/         OPC_EmitInteger, MVT::i32, 14, 
/*18165*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18168*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VBICq), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (and:v4i32 QPR:v4i32:$Vn, (xor:v4i32 QPR:v4i32:$Vm, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))) - Complexity = 16
                  // Dst: (VBICq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
                0, // EndSwitchType
/*18180*/     /*Scope*/ 45, /*->18226*/
/*18181*/       OPC_MoveChild, 0,
/*18183*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*18186*/       OPC_MoveChild, 0,
/*18188*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*18191*/       OPC_MoveChild, 0,
/*18193*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*18196*/       OPC_MoveParent,
/*18197*/       OPC_CheckPredicate, 18, // Predicate_NEONimmAllOnesV
/*18199*/       OPC_CheckType, MVT::v8i8,
/*18201*/       OPC_MoveParent,
/*18202*/       OPC_MoveParent,
/*18203*/       OPC_RecordChild1, // #1 = $Vm
/*18204*/       OPC_MoveParent,
/*18205*/       OPC_CheckType, MVT::v2i32,
/*18207*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*18209*/       OPC_EmitInteger, MVT::i32, 14, 
/*18212*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18215*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBICd), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (and:v2i32 DPR:v2i32:$Vn, (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vm)) - Complexity = 16
                // Dst: (VBICd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*18226*/     0, /*End of Scope*/
/*18227*/   /*Scope*/ 101, /*->18329*/
/*18228*/     OPC_MoveChild, 0,
/*18230*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*18233*/     OPC_Scope, 46, /*->18281*/ // 2 children in Scope
/*18235*/       OPC_RecordChild0, // #0 = $Vm
/*18236*/       OPC_MoveChild, 1,
/*18238*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*18241*/       OPC_MoveChild, 0,
/*18243*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*18246*/       OPC_MoveChild, 0,
/*18248*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*18251*/       OPC_MoveParent,
/*18252*/       OPC_CheckPredicate, 18, // Predicate_NEONimmAllOnesV
/*18254*/       OPC_CheckType, MVT::v8i8,
/*18256*/       OPC_MoveParent,
/*18257*/       OPC_MoveParent,
/*18258*/       OPC_MoveParent,
/*18259*/       OPC_RecordChild1, // #1 = $Vn
/*18260*/       OPC_CheckType, MVT::v2i32,
/*18262*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*18264*/       OPC_EmitInteger, MVT::i32, 14, 
/*18267*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18270*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBICd), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (and:v2i32 (xor:v2i32 DPR:v2i32:$Vm, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v2i32:$Vn) - Complexity = 16
                // Dst: (VBICd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*18281*/     /*Scope*/ 46, /*->18328*/
/*18282*/       OPC_MoveChild, 0,
/*18284*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*18287*/       OPC_MoveChild, 0,
/*18289*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*18292*/       OPC_MoveChild, 0,
/*18294*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*18297*/       OPC_MoveParent,
/*18298*/       OPC_CheckPredicate, 18, // Predicate_NEONimmAllOnesV
/*18300*/       OPC_CheckType, MVT::v8i8,
/*18302*/       OPC_MoveParent,
/*18303*/       OPC_MoveParent,
/*18304*/       OPC_RecordChild1, // #0 = $Vm
/*18305*/       OPC_MoveParent,
/*18306*/       OPC_RecordChild1, // #1 = $Vn
/*18307*/       OPC_CheckType, MVT::v2i32,
/*18309*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*18311*/       OPC_EmitInteger, MVT::i32, 14, 
/*18314*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18317*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBICd), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (and:v2i32 (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vm), DPR:v2i32:$Vn) - Complexity = 16
                // Dst: (VBICd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*18328*/     0, /*End of Scope*/
/*18329*/   /*Scope*/ 51, /*->18381*/
/*18330*/     OPC_RecordChild0, // #0 = $Vn
/*18331*/     OPC_MoveChild, 1,
/*18333*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*18336*/     OPC_MoveChild, 0,
/*18338*/     OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*18341*/     OPC_MoveChild, 0,
/*18343*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*18346*/     OPC_MoveChild, 0,
/*18348*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*18351*/     OPC_MoveParent,
/*18352*/     OPC_CheckPredicate, 18, // Predicate_NEONimmAllOnesV
/*18354*/     OPC_CheckType, MVT::v16i8,
/*18356*/     OPC_MoveParent,
/*18357*/     OPC_MoveParent,
/*18358*/     OPC_RecordChild1, // #1 = $Vm
/*18359*/     OPC_MoveParent,
/*18360*/     OPC_CheckType, MVT::v4i32,
/*18362*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*18364*/     OPC_EmitInteger, MVT::i32, 14, 
/*18367*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18370*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VBICq), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (and:v4i32 QPR:v4i32:$Vn, (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vm)) - Complexity = 16
              // Dst: (VBICq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*18381*/   /*Scope*/ 101, /*->18483*/
/*18382*/     OPC_MoveChild, 0,
/*18384*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*18387*/     OPC_Scope, 46, /*->18435*/ // 2 children in Scope
/*18389*/       OPC_RecordChild0, // #0 = $Vm
/*18390*/       OPC_MoveChild, 1,
/*18392*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*18395*/       OPC_MoveChild, 0,
/*18397*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*18400*/       OPC_MoveChild, 0,
/*18402*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*18405*/       OPC_MoveParent,
/*18406*/       OPC_CheckPredicate, 18, // Predicate_NEONimmAllOnesV
/*18408*/       OPC_CheckType, MVT::v16i8,
/*18410*/       OPC_MoveParent,
/*18411*/       OPC_MoveParent,
/*18412*/       OPC_MoveParent,
/*18413*/       OPC_RecordChild1, // #1 = $Vn
/*18414*/       OPC_CheckType, MVT::v4i32,
/*18416*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*18418*/       OPC_EmitInteger, MVT::i32, 14, 
/*18421*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18424*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBICq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (and:v4i32 (xor:v4i32 QPR:v4i32:$Vm, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v4i32:$Vn) - Complexity = 16
                // Dst: (VBICq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*18435*/     /*Scope*/ 46, /*->18482*/
/*18436*/       OPC_MoveChild, 0,
/*18438*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*18441*/       OPC_MoveChild, 0,
/*18443*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*18446*/       OPC_MoveChild, 0,
/*18448*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*18451*/       OPC_MoveParent,
/*18452*/       OPC_CheckPredicate, 18, // Predicate_NEONimmAllOnesV
/*18454*/       OPC_CheckType, MVT::v16i8,
/*18456*/       OPC_MoveParent,
/*18457*/       OPC_MoveParent,
/*18458*/       OPC_RecordChild1, // #0 = $Vm
/*18459*/       OPC_MoveParent,
/*18460*/       OPC_RecordChild1, // #1 = $Vn
/*18461*/       OPC_CheckType, MVT::v4i32,
/*18463*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*18465*/       OPC_EmitInteger, MVT::i32, 14, 
/*18468*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18471*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBICq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (and:v4i32 (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vm), QPR:v4i32:$Vn) - Complexity = 16
                // Dst: (VBICq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*18482*/     0, /*End of Scope*/
/*18483*/   /*Scope*/ 24, /*->18508*/
/*18484*/     OPC_CheckAndImm, 127|128,1/*255*/, 
/*18487*/     OPC_RecordChild0, // #0 = $Rm
/*18488*/     OPC_CheckType, MVT::i32,
/*18490*/     OPC_CheckPatternPredicate, 10, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*18492*/     OPC_EmitInteger, MVT::i32, 14, 
/*18495*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18498*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tUXTB), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (and:i32 tGPR:i32:$Rm, 255:i32) - Complexity = 8
              // Dst: (tUXTB:i32 tGPR:i32:$Rm)
/*18508*/   /*Scope*/ 25, /*->18534*/
/*18509*/     OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*18513*/     OPC_RecordChild0, // #0 = $Rm
/*18514*/     OPC_CheckType, MVT::i32,
/*18516*/     OPC_CheckPatternPredicate, 10, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*18518*/     OPC_EmitInteger, MVT::i32, 14, 
/*18521*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18524*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tUXTH), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (and:i32 tGPR:i32:$Rm, 65535:i32) - Complexity = 8
              // Dst: (tUXTH:i32 tGPR:i32:$Rm)
/*18534*/   /*Scope*/ 62|128,2/*318*/, /*->18854*/
/*18536*/     OPC_RecordChild0, // #0 = $src
/*18537*/     OPC_RecordChild1, // #1 = $imm
/*18538*/     OPC_Scope, 63|128,1/*191*/, /*->18732*/ // 4 children in Scope
/*18541*/       OPC_MoveChild, 1,
/*18543*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18546*/       OPC_Scope, 33, /*->18581*/ // 6 children in Scope
/*18548*/         OPC_CheckPredicate, 19, // Predicate_t2_so_imm_not
/*18550*/         OPC_MoveParent,
/*18551*/         OPC_CheckType, MVT::i32,
/*18553*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*18555*/         OPC_EmitConvertToTarget, 1,
/*18557*/         OPC_EmitNodeXForm, 9, 2, // t2_so_imm_not_XFORM
/*18560*/         OPC_EmitInteger, MVT::i32, 14, 
/*18563*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18566*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18569*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (and:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_not>><<X:t2_so_imm_not_XFORM>>:$imm) - Complexity = 8
                  // Dst: (t2BICri:i32 rGPR:i32:$src, (t2_so_imm_not_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_not>>:$imm))
/*18581*/       /*Scope*/ 30, /*->18612*/
/*18582*/         OPC_CheckPredicate, 3, // Predicate_so_imm
/*18584*/         OPC_MoveParent,
/*18585*/         OPC_CheckType, MVT::i32,
/*18587*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*18589*/         OPC_EmitConvertToTarget, 1,
/*18591*/         OPC_EmitInteger, MVT::i32, 14, 
/*18594*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18597*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18600*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ANDri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (and:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm) - Complexity = 7
                  // Dst: (ANDri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*18612*/       /*Scope*/ 26, /*->18639*/
/*18613*/         OPC_CheckPredicate, 20, // Predicate_bf_inv_mask_imm
/*18615*/         OPC_MoveParent,
/*18616*/         OPC_CheckType, MVT::i32,
/*18618*/         OPC_CheckPatternPredicate, 9, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*18620*/         OPC_EmitConvertToTarget, 1,
/*18622*/         OPC_EmitInteger, MVT::i32, 14, 
/*18625*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18628*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BFC), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (and:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_bf_inv_mask_imm>>:$imm) - Complexity = 7
                  // Dst: (BFC:i32 GPR:i32:$src, (imm:i32):$imm)
/*18639*/       /*Scope*/ 33, /*->18673*/
/*18640*/         OPC_CheckPredicate, 21, // Predicate_so_imm_not
/*18642*/         OPC_MoveParent,
/*18643*/         OPC_CheckType, MVT::i32,
/*18645*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*18647*/         OPC_EmitConvertToTarget, 1,
/*18649*/         OPC_EmitNodeXForm, 10, 2, // so_imm_not_XFORM
/*18652*/         OPC_EmitInteger, MVT::i32, 14, 
/*18655*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18658*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18661*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BICri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (and:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_so_imm_not>><<X:so_imm_not_XFORM>>:$imm) - Complexity = 7
                  // Dst: (BICri:i32 GPR:i32:$src, (so_imm_not_XFORM:i32 (imm:i32)<<P:Predicate_so_imm_not>>:$imm))
/*18673*/       /*Scope*/ 30, /*->18704*/
/*18674*/         OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*18676*/         OPC_MoveParent,
/*18677*/         OPC_CheckType, MVT::i32,
/*18679*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*18681*/         OPC_EmitConvertToTarget, 1,
/*18683*/         OPC_EmitInteger, MVT::i32, 14, 
/*18686*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18689*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18692*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ANDri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (and:i32 rGPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                  // Dst: (t2ANDri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*18704*/       /*Scope*/ 26, /*->18731*/
/*18705*/         OPC_CheckPredicate, 20, // Predicate_bf_inv_mask_imm
/*18707*/         OPC_MoveParent,
/*18708*/         OPC_CheckType, MVT::i32,
/*18710*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*18712*/         OPC_EmitConvertToTarget, 1,
/*18714*/         OPC_EmitInteger, MVT::i32, 14, 
/*18717*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18720*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2BFC), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (and:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_bf_inv_mask_imm>>:$imm) - Complexity = 7
                  // Dst: (t2BFC:i32 rGPR:i32:$src, (imm:i32):$imm)
/*18731*/       0, /*End of Scope*/
/*18732*/     /*Scope*/ 76, /*->18809*/
/*18733*/       OPC_CheckType, MVT::i32,
/*18735*/       OPC_Scope, 23, /*->18760*/ // 3 children in Scope
/*18737*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*18739*/         OPC_EmitInteger, MVT::i32, 14, 
/*18742*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18745*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18748*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ANDrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (and:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                  // Dst: (ANDrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*18760*/       /*Scope*/ 23, /*->18784*/
/*18761*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*18763*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*18766*/         OPC_EmitInteger, MVT::i32, 14, 
/*18769*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18772*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tAND), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (and:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                  // Dst: (tAND:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*18784*/       /*Scope*/ 23, /*->18808*/
/*18785*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*18787*/         OPC_EmitInteger, MVT::i32, 14, 
/*18790*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18793*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18796*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ANDrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (and:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                  // Dst: (t2ANDrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*18808*/       0, /*End of Scope*/
/*18809*/     /*Scope*/ 21, /*->18831*/
/*18810*/       OPC_CheckType, MVT::v2i32,
/*18812*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*18814*/       OPC_EmitInteger, MVT::i32, 14, 
/*18817*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18820*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VANDd), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VANDd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*18831*/     /*Scope*/ 21, /*->18853*/
/*18832*/       OPC_CheckType, MVT::v4i32,
/*18834*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*18836*/       OPC_EmitInteger, MVT::i32, 14, 
/*18839*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18842*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VANDq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VANDq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*18853*/     0, /*End of Scope*/
/*18854*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 119|128,5/*759*/,  TARGET_VAL(ISD::SRA),// ->19618
/*18859*/   OPC_Scope, 38|128,3/*422*/, /*->19284*/ // 5 children in Scope
/*18862*/     OPC_MoveChild, 0,
/*18864*/     OPC_SwitchOpcode /*2 cases */, 126|128,2/*382*/,  TARGET_VAL(ISD::MUL),// ->19251
/*18869*/       OPC_Scope, 57, /*->18928*/ // 6 children in Scope
/*18871*/         OPC_RecordChild0, // #0 = $a
/*18872*/         OPC_MoveChild, 1,
/*18874*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*18877*/         OPC_MoveChild, 0,
/*18879*/         OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*18882*/         OPC_RecordChild0, // #1 = $b
/*18883*/         OPC_MoveChild, 1,
/*18885*/         OPC_CheckInteger, 16, 
/*18887*/         OPC_CheckType, MVT::i32,
/*18889*/         OPC_MoveParent,
/*18890*/         OPC_MoveParent,
/*18891*/         OPC_MoveChild, 1,
/*18893*/         OPC_CheckInteger, 16, 
/*18895*/         OPC_CheckType, MVT::i32,
/*18897*/         OPC_MoveParent,
/*18898*/         OPC_MoveParent,
/*18899*/         OPC_MoveParent,
/*18900*/         OPC_MoveChild, 1,
/*18902*/         OPC_CheckInteger, 16, 
/*18904*/         OPC_CheckType, MVT::i32,
/*18906*/         OPC_MoveParent,
/*18907*/         OPC_CheckType, MVT::i32,
/*18909*/         OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*18911*/         OPC_EmitInteger, MVT::i32, 14, 
/*18914*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18917*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SMULWB), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sra:i32 (mul:i32 GPR:i32:$a, (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32)), 16:i32) - Complexity = 27
                  // Dst: (SMULWB:i32 GPR:i32:$a, GPR:i32:$b)
/*18928*/       /*Scope*/ 57, /*->18986*/
/*18929*/         OPC_MoveChild, 0,
/*18931*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*18934*/         OPC_MoveChild, 0,
/*18936*/         OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*18939*/         OPC_RecordChild0, // #0 = $b
/*18940*/         OPC_MoveChild, 1,
/*18942*/         OPC_CheckInteger, 16, 
/*18944*/         OPC_CheckType, MVT::i32,
/*18946*/         OPC_MoveParent,
/*18947*/         OPC_MoveParent,
/*18948*/         OPC_MoveChild, 1,
/*18950*/         OPC_CheckInteger, 16, 
/*18952*/         OPC_CheckType, MVT::i32,
/*18954*/         OPC_MoveParent,
/*18955*/         OPC_MoveParent,
/*18956*/         OPC_RecordChild1, // #1 = $a
/*18957*/         OPC_MoveParent,
/*18958*/         OPC_MoveChild, 1,
/*18960*/         OPC_CheckInteger, 16, 
/*18962*/         OPC_CheckType, MVT::i32,
/*18964*/         OPC_MoveParent,
/*18965*/         OPC_CheckType, MVT::i32,
/*18967*/         OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*18969*/         OPC_EmitInteger, MVT::i32, 14, 
/*18972*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18975*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SMULWB), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (sra:i32 (mul:i32 (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32), GPR:i32:$a), 16:i32) - Complexity = 27
                  // Dst: (SMULWB:i32 GPR:i32:$a, GPR:i32:$b)
/*18986*/       /*Scope*/ 67, /*->19054*/
/*18987*/         OPC_RecordChild0, // #0 = $Rn
/*18988*/         OPC_MoveChild, 1,
/*18990*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*18993*/         OPC_RecordChild0, // #1 = $Rm
/*18994*/         OPC_MoveChild, 1,
/*18996*/         OPC_CheckInteger, 16, 
/*18998*/         OPC_CheckType, MVT::i32,
/*19000*/         OPC_MoveParent,
/*19001*/         OPC_MoveParent,
/*19002*/         OPC_MoveParent,
/*19003*/         OPC_MoveChild, 1,
/*19005*/         OPC_CheckInteger, 16, 
/*19007*/         OPC_CheckType, MVT::i32,
/*19009*/         OPC_MoveParent,
/*19010*/         OPC_CheckType, MVT::i32,
/*19012*/         OPC_Scope, 19, /*->19033*/ // 2 children in Scope
/*19014*/           OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*19016*/           OPC_EmitInteger, MVT::i32, 14, 
/*19019*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19022*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SMULWT), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sra:i32 (mul:i32 GPR:i32:$Rn, (sra:i32 GPR:i32:$Rm, 16:i32)), 16:i32) - Complexity = 19
                    // Dst: (SMULWT:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*19033*/         /*Scope*/ 19, /*->19053*/
/*19034*/           OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*19036*/           OPC_EmitInteger, MVT::i32, 14, 
/*19039*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19042*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMULWT), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sra:i32 (mul:i32 rGPR:i32:$Rn, (sra:i32 rGPR:i32:$Rm, 16:i32)), 16:i32) - Complexity = 19
                    // Dst: (t2SMULWT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*19053*/         0, /*End of Scope*/
/*19054*/       /*Scope*/ 67, /*->19122*/
/*19055*/         OPC_MoveChild, 0,
/*19057*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*19060*/         OPC_RecordChild0, // #0 = $Rm
/*19061*/         OPC_MoveChild, 1,
/*19063*/         OPC_CheckInteger, 16, 
/*19065*/         OPC_CheckType, MVT::i32,
/*19067*/         OPC_MoveParent,
/*19068*/         OPC_MoveParent,
/*19069*/         OPC_RecordChild1, // #1 = $Rn
/*19070*/         OPC_MoveParent,
/*19071*/         OPC_MoveChild, 1,
/*19073*/         OPC_CheckInteger, 16, 
/*19075*/         OPC_CheckType, MVT::i32,
/*19077*/         OPC_MoveParent,
/*19078*/         OPC_CheckType, MVT::i32,
/*19080*/         OPC_Scope, 19, /*->19101*/ // 2 children in Scope
/*19082*/           OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*19084*/           OPC_EmitInteger, MVT::i32, 14, 
/*19087*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19090*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SMULWT), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (sra:i32 (mul:i32 (sra:i32 GPR:i32:$Rm, 16:i32), GPR:i32:$Rn), 16:i32) - Complexity = 19
                    // Dst: (SMULWT:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*19101*/         /*Scope*/ 19, /*->19121*/
/*19102*/           OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*19104*/           OPC_EmitInteger, MVT::i32, 14, 
/*19107*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19110*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMULWT), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (sra:i32 (mul:i32 (sra:i32 rGPR:i32:$Rm, 16:i32), rGPR:i32:$Rn), 16:i32) - Complexity = 19
                    // Dst: (t2SMULWT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*19121*/         0, /*End of Scope*/
/*19122*/       /*Scope*/ 63, /*->19186*/
/*19123*/         OPC_RecordChild0, // #0 = $Rn
/*19124*/         OPC_MoveChild, 1,
/*19126*/         OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*19129*/         OPC_RecordChild0, // #1 = $Rm
/*19130*/         OPC_MoveChild, 1,
/*19132*/         OPC_CheckValueType, MVT::i16,
/*19134*/         OPC_MoveParent,
/*19135*/         OPC_MoveParent,
/*19136*/         OPC_MoveParent,
/*19137*/         OPC_MoveChild, 1,
/*19139*/         OPC_CheckInteger, 16, 
/*19141*/         OPC_CheckType, MVT::i32,
/*19143*/         OPC_MoveParent,
/*19144*/         OPC_Scope, 19, /*->19165*/ // 2 children in Scope
/*19146*/           OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*19148*/           OPC_EmitInteger, MVT::i32, 14, 
/*19151*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19154*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SMULWB), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sra:i32 (mul:i32 GPR:i32:$Rn, (sext_inreg:i32 GPR:i32:$Rm, i16:Other)), 16:i32) - Complexity = 14
                    // Dst: (SMULWB:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*19165*/         /*Scope*/ 19, /*->19185*/
/*19166*/           OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*19168*/           OPC_EmitInteger, MVT::i32, 14, 
/*19171*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19174*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMULWB), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sra:i32 (mul:i32 rGPR:i32:$Rn, (sext_inreg:i32 rGPR:i32:$Rm, i16:Other)), 16:i32) - Complexity = 14
                    // Dst: (t2SMULWB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*19185*/         0, /*End of Scope*/
/*19186*/       /*Scope*/ 63, /*->19250*/
/*19187*/         OPC_MoveChild, 0,
/*19189*/         OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*19192*/         OPC_RecordChild0, // #0 = $Rm
/*19193*/         OPC_MoveChild, 1,
/*19195*/         OPC_CheckValueType, MVT::i16,
/*19197*/         OPC_MoveParent,
/*19198*/         OPC_MoveParent,
/*19199*/         OPC_RecordChild1, // #1 = $Rn
/*19200*/         OPC_MoveParent,
/*19201*/         OPC_MoveChild, 1,
/*19203*/         OPC_CheckInteger, 16, 
/*19205*/         OPC_CheckType, MVT::i32,
/*19207*/         OPC_MoveParent,
/*19208*/         OPC_Scope, 19, /*->19229*/ // 2 children in Scope
/*19210*/           OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*19212*/           OPC_EmitInteger, MVT::i32, 14, 
/*19215*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19218*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SMULWB), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (sra:i32 (mul:i32 (sext_inreg:i32 GPR:i32:$Rm, i16:Other), GPR:i32:$Rn), 16:i32) - Complexity = 14
                    // Dst: (SMULWB:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*19229*/         /*Scope*/ 19, /*->19249*/
/*19230*/           OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*19232*/           OPC_EmitInteger, MVT::i32, 14, 
/*19235*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19238*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMULWB), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (sra:i32 (mul:i32 (sext_inreg:i32 rGPR:i32:$Rm, i16:Other), rGPR:i32:$Rn), 16:i32) - Complexity = 14
                    // Dst: (t2SMULWB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*19249*/         0, /*End of Scope*/
/*19250*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 29,  TARGET_VAL(ISD::BSWAP),// ->19283
/*19254*/       OPC_RecordChild0, // #0 = $Rm
/*19255*/       OPC_MoveParent,
/*19256*/       OPC_MoveChild, 1,
/*19258*/       OPC_CheckInteger, 16, 
/*19260*/       OPC_CheckType, MVT::i32,
/*19262*/       OPC_MoveParent,
/*19263*/       OPC_CheckType, MVT::i32,
/*19265*/       OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*19267*/       OPC_EmitInteger, MVT::i32, 14, 
/*19270*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19273*/       OPC_MorphNodeTo, TARGET_VAL(ARM::REVSH), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (sra:i32 (bswap:i32 GPR:i32:$Rm), 16:i32) - Complexity = 16
                // Dst: (REVSH:i32 GPR:i32:$Rm)
              0, // EndSwitchOpcode
/*19284*/   /*Scope*/ 30, /*->19315*/
/*19285*/     OPC_RecordNode, // #0 = $src
/*19286*/     OPC_CheckType, MVT::i32,
/*19288*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*19290*/     OPC_CheckComplexPat, /*CP*/3, /*#*/0, // SelectShiftRegShifterOperand:$src #1 #2 #3
/*19293*/     OPC_EmitInteger, MVT::i32, 14, 
/*19296*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19299*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19302*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsr), 0,
                  1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
              // Src: shift_so_reg_reg:i32:$src - Complexity = 12
              // Dst: (MOVsr:i32 shift_so_reg_reg:i32:$src)
/*19315*/   /*Scope*/ 8|128,1/*136*/, /*->19453*/
/*19317*/     OPC_MoveChild, 0,
/*19319*/     OPC_SwitchOpcode /*2 cases */, 75,  TARGET_VAL(ISD::MUL),// ->19398
/*19323*/       OPC_RecordChild0, // #0 = $a
/*19324*/       OPC_Scope, 35, /*->19361*/ // 2 children in Scope
/*19326*/         OPC_RecordChild1, // #1 = $b
/*19327*/         OPC_MoveChild, 1,
/*19329*/         OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*19331*/         OPC_MoveParent,
/*19332*/         OPC_MoveParent,
/*19333*/         OPC_MoveChild, 1,
/*19335*/         OPC_CheckInteger, 16, 
/*19337*/         OPC_CheckType, MVT::i32,
/*19339*/         OPC_MoveParent,
/*19340*/         OPC_CheckType, MVT::i32,
/*19342*/         OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*19344*/         OPC_EmitInteger, MVT::i32, 14, 
/*19347*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19350*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SMULWB), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sra:i32 (mul:i32 GPR:i32:$a, GPR:i32<<P:Predicate_sext_16_node>>:$b), 16:i32) - Complexity = 12
                  // Dst: (SMULWB:i32 GPR:i32:$a, GPR:i32:$b)
/*19361*/       /*Scope*/ 35, /*->19397*/
/*19362*/         OPC_MoveChild, 0,
/*19364*/         OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*19366*/         OPC_MoveParent,
/*19367*/         OPC_RecordChild1, // #1 = $a
/*19368*/         OPC_MoveParent,
/*19369*/         OPC_MoveChild, 1,
/*19371*/         OPC_CheckInteger, 16, 
/*19373*/         OPC_CheckType, MVT::i32,
/*19375*/         OPC_MoveParent,
/*19376*/         OPC_CheckType, MVT::i32,
/*19378*/         OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*19380*/         OPC_EmitInteger, MVT::i32, 14, 
/*19383*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19386*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SMULWB), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (sra:i32 (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$b, GPR:i32:$a), 16:i32) - Complexity = 12
                  // Dst: (SMULWB:i32 GPR:i32:$a, GPR:i32:$b)
/*19397*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 51,  TARGET_VAL(ISD::BSWAP),// ->19452
/*19401*/       OPC_RecordChild0, // #0 = $Rm
/*19402*/       OPC_MoveParent,
/*19403*/       OPC_MoveChild, 1,
/*19405*/       OPC_CheckInteger, 16, 
/*19407*/       OPC_CheckType, MVT::i32,
/*19409*/       OPC_MoveParent,
/*19410*/       OPC_CheckType, MVT::i32,
/*19412*/       OPC_Scope, 18, /*->19432*/ // 2 children in Scope
/*19414*/         OPC_CheckPatternPredicate, 10, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*19416*/         OPC_EmitInteger, MVT::i32, 14, 
/*19419*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19422*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tREVSH), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (sra:i32 (bswap:i32 tGPR:i32:$Rm), 16:i32) - Complexity = 11
                  // Dst: (tREVSH:i32 tGPR:i32:$Rm)
/*19432*/       /*Scope*/ 18, /*->19451*/
/*19433*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*19435*/         OPC_EmitInteger, MVT::i32, 14, 
/*19438*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19441*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2REVSH), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (sra:i32 (bswap:i32 rGPR:i32:$Rm), 16:i32) - Complexity = 11
                  // Dst: (t2REVSH:i32 rGPR:i32:$Rm)
/*19451*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*19453*/   /*Scope*/ 29, /*->19483*/
/*19454*/     OPC_RecordNode, // #0 = $src
/*19455*/     OPC_CheckType, MVT::i32,
/*19457*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*19459*/     OPC_CheckComplexPat, /*CP*/4, /*#*/0, // SelectShiftImmShifterOperand:$src #1 #2
/*19462*/     OPC_EmitInteger, MVT::i32, 14, 
/*19465*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19468*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19471*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsi), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
              // Src: shift_so_reg_imm:i32:$src - Complexity = 9
              // Dst: (MOVsi:i32 shift_so_reg_imm:i32:$src)
/*19483*/   /*Scope*/ 4|128,1/*132*/, /*->19617*/
/*19485*/     OPC_RecordChild0, // #0 = $Rm
/*19486*/     OPC_RecordChild1, // #1 = $imm5
/*19487*/     OPC_Scope, 72, /*->19561*/ // 2 children in Scope
/*19489*/       OPC_MoveChild, 1,
/*19491*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19494*/       OPC_CheckPredicate, 22, // Predicate_imm_sr
/*19496*/       OPC_CheckType, MVT::i32,
/*19498*/       OPC_MoveParent,
/*19499*/       OPC_CheckType, MVT::i32,
/*19501*/       OPC_Scope, 28, /*->19531*/ // 2 children in Scope
/*19503*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*19505*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*19508*/         OPC_EmitConvertToTarget, 1,
/*19510*/         OPC_EmitNodeXForm, 11, 3, // imm_sr_XFORM
/*19513*/         OPC_EmitInteger, MVT::i32, 14, 
/*19516*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19519*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tASRri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (sra:i32 tGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm_sr>><<X:imm_sr_XFORM>>:$imm5) - Complexity = 7
                  // Dst: (tASRri:i32 tGPR:i32:$Rm, (imm_sr_XFORM:i32 (imm:i32):$imm5))
/*19531*/       /*Scope*/ 28, /*->19560*/
/*19532*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*19534*/         OPC_EmitConvertToTarget, 1,
/*19536*/         OPC_EmitNodeXForm, 11, 2, // imm_sr_XFORM
/*19539*/         OPC_EmitInteger, MVT::i32, 14, 
/*19542*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19545*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19548*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ASRri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (sra:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm_sr>><<X:imm_sr_XFORM>>:$imm) - Complexity = 7
                  // Dst: (t2ASRri:i32 rGPR:i32:$Rm, (imm_sr_XFORM:i32 (imm:i32):$imm))
/*19560*/       0, /*End of Scope*/
/*19561*/     /*Scope*/ 54, /*->19616*/
/*19562*/       OPC_CheckChild1Type, MVT::i32,
/*19564*/       OPC_CheckType, MVT::i32,
/*19566*/       OPC_Scope, 23, /*->19591*/ // 2 children in Scope
/*19568*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*19570*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*19573*/         OPC_EmitInteger, MVT::i32, 14, 
/*19576*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19579*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tASRrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (sra:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                  // Dst: (tASRrr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*19591*/       /*Scope*/ 23, /*->19615*/
/*19592*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*19594*/         OPC_EmitInteger, MVT::i32, 14, 
/*19597*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19600*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19603*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ASRrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (sra:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                  // Dst: (t2ASRrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*19615*/       0, /*End of Scope*/
/*19616*/     0, /*End of Scope*/
/*19617*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 78|128,4/*590*/,  TARGET_VAL(ISD::INTRINSIC_VOID),// ->20212
/*19622*/   OPC_RecordNode,   // #0 = 'intrinsic_void' chained node
/*19623*/   OPC_MoveChild, 1,
/*19625*/   OPC_Scope, 111, /*->19738*/ // 7 children in Scope
/*19627*/     OPC_CheckInteger, 3, 
/*19629*/     OPC_MoveParent,
/*19630*/     OPC_RecordChild2, // #1 = $cop
/*19631*/     OPC_MoveChild, 2,
/*19633*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19636*/     OPC_MoveParent,
/*19637*/     OPC_RecordChild3, // #2 = $opc1
/*19638*/     OPC_MoveChild, 3,
/*19640*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19643*/     OPC_MoveParent,
/*19644*/     OPC_RecordChild4, // #3 = $CRd
/*19645*/     OPC_MoveChild, 4,
/*19647*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19650*/     OPC_MoveParent,
/*19651*/     OPC_RecordChild5, // #4 = $CRn
/*19652*/     OPC_MoveChild, 5,
/*19654*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19657*/     OPC_MoveParent,
/*19658*/     OPC_RecordChild6, // #5 = $CRm
/*19659*/     OPC_MoveChild, 6,
/*19661*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19664*/     OPC_MoveParent,
/*19665*/     OPC_RecordChild7, // #6 = $opc2
/*19666*/     OPC_MoveChild, 7,
/*19668*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19671*/     OPC_MoveParent,
/*19672*/     OPC_Scope, 35, /*->19709*/ // 2 children in Scope
/*19674*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*19676*/       OPC_EmitMergeInputChains1_0,
/*19677*/       OPC_EmitConvertToTarget, 1,
/*19679*/       OPC_EmitConvertToTarget, 2,
/*19681*/       OPC_EmitConvertToTarget, 3,
/*19683*/       OPC_EmitConvertToTarget, 4,
/*19685*/       OPC_EmitConvertToTarget, 5,
/*19687*/       OPC_EmitConvertToTarget, 6,
/*19689*/       OPC_EmitInteger, MVT::i32, 14, 
/*19692*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19695*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CDP), 0|OPFL_Chain,
                    0/*#VTs*/, 8/*#Ops*/, 7, 8, 9, 10, 11, 12, 13, 14, 
                // Src: (intrinsic_void 3:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 26
                // Dst: (CDP (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*19709*/     /*Scope*/ 27, /*->19737*/
/*19710*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*19712*/       OPC_EmitMergeInputChains1_0,
/*19713*/       OPC_EmitConvertToTarget, 1,
/*19715*/       OPC_EmitConvertToTarget, 2,
/*19717*/       OPC_EmitConvertToTarget, 3,
/*19719*/       OPC_EmitConvertToTarget, 4,
/*19721*/       OPC_EmitConvertToTarget, 5,
/*19723*/       OPC_EmitConvertToTarget, 6,
/*19725*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tCDP), 0|OPFL_Chain,
                    0/*#VTs*/, 6/*#Ops*/, 7, 8, 9, 10, 11, 12, 
                // Src: (intrinsic_void 3:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 26
                // Dst: (tCDP (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*19737*/     0, /*End of Scope*/
/*19738*/   /*Scope*/ 103, /*->19842*/
/*19739*/     OPC_CheckInteger, 4, 
/*19741*/     OPC_MoveParent,
/*19742*/     OPC_RecordChild2, // #1 = $cop
/*19743*/     OPC_MoveChild, 2,
/*19745*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19748*/     OPC_MoveParent,
/*19749*/     OPC_RecordChild3, // #2 = $opc1
/*19750*/     OPC_MoveChild, 3,
/*19752*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19755*/     OPC_MoveParent,
/*19756*/     OPC_RecordChild4, // #3 = $CRd
/*19757*/     OPC_MoveChild, 4,
/*19759*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19762*/     OPC_MoveParent,
/*19763*/     OPC_RecordChild5, // #4 = $CRn
/*19764*/     OPC_MoveChild, 5,
/*19766*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19769*/     OPC_MoveParent,
/*19770*/     OPC_RecordChild6, // #5 = $CRm
/*19771*/     OPC_MoveChild, 6,
/*19773*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19776*/     OPC_MoveParent,
/*19777*/     OPC_RecordChild7, // #6 = $opc2
/*19778*/     OPC_MoveChild, 7,
/*19780*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19783*/     OPC_MoveParent,
/*19784*/     OPC_Scope, 27, /*->19813*/ // 2 children in Scope
/*19786*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*19788*/       OPC_EmitMergeInputChains1_0,
/*19789*/       OPC_EmitConvertToTarget, 1,
/*19791*/       OPC_EmitConvertToTarget, 2,
/*19793*/       OPC_EmitConvertToTarget, 3,
/*19795*/       OPC_EmitConvertToTarget, 4,
/*19797*/       OPC_EmitConvertToTarget, 5,
/*19799*/       OPC_EmitConvertToTarget, 6,
/*19801*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CDP2), 0|OPFL_Chain,
                    0/*#VTs*/, 6/*#Ops*/, 7, 8, 9, 10, 11, 12, 
                // Src: (intrinsic_void 4:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 26
                // Dst: (CDP2 (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*19813*/     /*Scope*/ 27, /*->19841*/
/*19814*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*19816*/       OPC_EmitMergeInputChains1_0,
/*19817*/       OPC_EmitConvertToTarget, 1,
/*19819*/       OPC_EmitConvertToTarget, 2,
/*19821*/       OPC_EmitConvertToTarget, 3,
/*19823*/       OPC_EmitConvertToTarget, 4,
/*19825*/       OPC_EmitConvertToTarget, 5,
/*19827*/       OPC_EmitConvertToTarget, 6,
/*19829*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2CDP2), 0|OPFL_Chain,
                    0/*#VTs*/, 6/*#Ops*/, 7, 8, 9, 10, 11, 12, 
                // Src: (intrinsic_void 4:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 26
                // Dst: (t2CDP2 (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*19841*/     0, /*End of Scope*/
/*19842*/   /*Scope*/ 101, /*->19944*/
/*19843*/     OPC_CheckInteger, 7, 
/*19845*/     OPC_MoveParent,
/*19846*/     OPC_RecordChild2, // #1 = $cop
/*19847*/     OPC_MoveChild, 2,
/*19849*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19852*/     OPC_MoveParent,
/*19853*/     OPC_RecordChild3, // #2 = $opc1
/*19854*/     OPC_MoveChild, 3,
/*19856*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19859*/     OPC_MoveParent,
/*19860*/     OPC_RecordChild4, // #3 = $Rt
/*19861*/     OPC_RecordChild5, // #4 = $CRn
/*19862*/     OPC_MoveChild, 5,
/*19864*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19867*/     OPC_MoveParent,
/*19868*/     OPC_RecordChild6, // #5 = $CRm
/*19869*/     OPC_MoveChild, 6,
/*19871*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19874*/     OPC_MoveParent,
/*19875*/     OPC_RecordChild7, // #6 = $opc2
/*19876*/     OPC_MoveChild, 7,
/*19878*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19881*/     OPC_MoveParent,
/*19882*/     OPC_Scope, 33, /*->19917*/ // 2 children in Scope
/*19884*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*19886*/       OPC_EmitMergeInputChains1_0,
/*19887*/       OPC_EmitConvertToTarget, 1,
/*19889*/       OPC_EmitConvertToTarget, 2,
/*19891*/       OPC_EmitConvertToTarget, 4,
/*19893*/       OPC_EmitConvertToTarget, 5,
/*19895*/       OPC_EmitConvertToTarget, 6,
/*19897*/       OPC_EmitInteger, MVT::i32, 14, 
/*19900*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19903*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MCR), 0|OPFL_Chain,
                    0/*#VTs*/, 8/*#Ops*/, 7, 8, 3, 9, 10, 11, 12, 13, 
                // Src: (intrinsic_void 7:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                // Dst: (MCR (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*19917*/     /*Scope*/ 25, /*->19943*/
/*19918*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*19920*/       OPC_EmitMergeInputChains1_0,
/*19921*/       OPC_EmitConvertToTarget, 1,
/*19923*/       OPC_EmitConvertToTarget, 2,
/*19925*/       OPC_EmitConvertToTarget, 4,
/*19927*/       OPC_EmitConvertToTarget, 5,
/*19929*/       OPC_EmitConvertToTarget, 6,
/*19931*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MCR), 0|OPFL_Chain,
                    0/*#VTs*/, 6/*#Ops*/, 7, 8, 3, 9, 10, 11, 
                // Src: (intrinsic_void 7:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                // Dst: (t2MCR (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*19943*/     0, /*End of Scope*/
/*19944*/   /*Scope*/ 93, /*->20038*/
/*19945*/     OPC_CheckInteger, 8, 
/*19947*/     OPC_MoveParent,
/*19948*/     OPC_RecordChild2, // #1 = $cop
/*19949*/     OPC_MoveChild, 2,
/*19951*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19954*/     OPC_MoveParent,
/*19955*/     OPC_RecordChild3, // #2 = $opc1
/*19956*/     OPC_MoveChild, 3,
/*19958*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19961*/     OPC_MoveParent,
/*19962*/     OPC_RecordChild4, // #3 = $Rt
/*19963*/     OPC_RecordChild5, // #4 = $CRn
/*19964*/     OPC_MoveChild, 5,
/*19966*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19969*/     OPC_MoveParent,
/*19970*/     OPC_RecordChild6, // #5 = $CRm
/*19971*/     OPC_MoveChild, 6,
/*19973*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19976*/     OPC_MoveParent,
/*19977*/     OPC_RecordChild7, // #6 = $opc2
/*19978*/     OPC_MoveChild, 7,
/*19980*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19983*/     OPC_MoveParent,
/*19984*/     OPC_Scope, 25, /*->20011*/ // 2 children in Scope
/*19986*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*19988*/       OPC_EmitMergeInputChains1_0,
/*19989*/       OPC_EmitConvertToTarget, 1,
/*19991*/       OPC_EmitConvertToTarget, 2,
/*19993*/       OPC_EmitConvertToTarget, 4,
/*19995*/       OPC_EmitConvertToTarget, 5,
/*19997*/       OPC_EmitConvertToTarget, 6,
/*19999*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MCR2), 0|OPFL_Chain,
                    0/*#VTs*/, 6/*#Ops*/, 7, 8, 3, 9, 10, 11, 
                // Src: (intrinsic_void 8:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                // Dst: (MCR2 (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*20011*/     /*Scope*/ 25, /*->20037*/
/*20012*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*20014*/       OPC_EmitMergeInputChains1_0,
/*20015*/       OPC_EmitConvertToTarget, 1,
/*20017*/       OPC_EmitConvertToTarget, 2,
/*20019*/       OPC_EmitConvertToTarget, 4,
/*20021*/       OPC_EmitConvertToTarget, 5,
/*20023*/       OPC_EmitConvertToTarget, 6,
/*20025*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MCR2), 0|OPFL_Chain,
                    0/*#VTs*/, 6/*#Ops*/, 7, 8, 3, 9, 10, 11, 
                // Src: (intrinsic_void 8:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                // Dst: (t2MCR2 (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*20037*/     0, /*End of Scope*/
/*20038*/   /*Scope*/ 78, /*->20117*/
/*20039*/     OPC_CheckInteger, 9, 
/*20041*/     OPC_MoveParent,
/*20042*/     OPC_RecordChild2, // #1 = $cop
/*20043*/     OPC_MoveChild, 2,
/*20045*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20048*/     OPC_MoveParent,
/*20049*/     OPC_RecordChild3, // #2 = $opc1
/*20050*/     OPC_MoveChild, 3,
/*20052*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20055*/     OPC_MoveParent,
/*20056*/     OPC_RecordChild4, // #3 = $Rt
/*20057*/     OPC_RecordChild5, // #4 = $Rt2
/*20058*/     OPC_RecordChild6, // #5 = $CRm
/*20059*/     OPC_MoveChild, 6,
/*20061*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20064*/     OPC_MoveParent,
/*20065*/     OPC_Scope, 28, /*->20095*/ // 2 children in Scope
/*20067*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*20069*/       OPC_EmitMergeInputChains1_0,
/*20070*/       OPC_EmitConvertToTarget, 1,
/*20072*/       OPC_EmitConvertToTarget, 2,
/*20074*/       OPC_EmitConvertToTarget, 5,
/*20076*/       OPC_EmitInteger, MVT::i32, 14, 
/*20079*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20082*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MCRR), 0|OPFL_Chain,
                    0/*#VTs*/, 7/*#Ops*/, 6, 7, 3, 4, 8, 9, 10, 
                // Src: (intrinsic_void 9:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, GPR:i32:$Rt2, (imm:i32):$CRm) - Complexity = 17
                // Dst: (MCRR (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, GPR:i32:$Rt2, (imm:i32):$CRm)
/*20095*/     /*Scope*/ 20, /*->20116*/
/*20096*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*20098*/       OPC_EmitMergeInputChains1_0,
/*20099*/       OPC_EmitConvertToTarget, 1,
/*20101*/       OPC_EmitConvertToTarget, 2,
/*20103*/       OPC_EmitConvertToTarget, 5,
/*20105*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MCRR), 0|OPFL_Chain,
                    0/*#VTs*/, 5/*#Ops*/, 6, 7, 3, 4, 8, 
                // Src: (intrinsic_void 9:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, GPR:i32:$Rt2, (imm:i32):$CRm) - Complexity = 17
                // Dst: (t2MCRR (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, GPR:i32:$Rt2, (imm:i32):$CRm)
/*20116*/     0, /*End of Scope*/
/*20117*/   /*Scope*/ 70, /*->20188*/
/*20118*/     OPC_CheckInteger, 10, 
/*20120*/     OPC_MoveParent,
/*20121*/     OPC_RecordChild2, // #1 = $cop
/*20122*/     OPC_MoveChild, 2,
/*20124*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20127*/     OPC_MoveParent,
/*20128*/     OPC_RecordChild3, // #2 = $opc1
/*20129*/     OPC_MoveChild, 3,
/*20131*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20134*/     OPC_MoveParent,
/*20135*/     OPC_RecordChild4, // #3 = $Rt
/*20136*/     OPC_RecordChild5, // #4 = $Rt2
/*20137*/     OPC_RecordChild6, // #5 = $CRm
/*20138*/     OPC_MoveChild, 6,
/*20140*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20143*/     OPC_MoveParent,
/*20144*/     OPC_Scope, 20, /*->20166*/ // 2 children in Scope
/*20146*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*20148*/       OPC_EmitMergeInputChains1_0,
/*20149*/       OPC_EmitConvertToTarget, 1,
/*20151*/       OPC_EmitConvertToTarget, 2,
/*20153*/       OPC_EmitConvertToTarget, 5,
/*20155*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MCRR2), 0|OPFL_Chain,
                    0/*#VTs*/, 5/*#Ops*/, 6, 7, 3, 4, 8, 
                // Src: (intrinsic_void 10:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, GPR:i32:$Rt2, (imm:i32):$CRm) - Complexity = 17
                // Dst: (MCRR2 (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, GPR:i32:$Rt2, (imm:i32):$CRm)
/*20166*/     /*Scope*/ 20, /*->20187*/
/*20167*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*20169*/       OPC_EmitMergeInputChains1_0,
/*20170*/       OPC_EmitConvertToTarget, 1,
/*20172*/       OPC_EmitConvertToTarget, 2,
/*20174*/       OPC_EmitConvertToTarget, 5,
/*20176*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MCRR2), 0|OPFL_Chain,
                    0/*#VTs*/, 5/*#Ops*/, 6, 7, 3, 4, 8, 
                // Src: (intrinsic_void 10:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, GPR:i32:$Rt2, (imm:i32):$CRm) - Complexity = 17
                // Dst: (t2MCRR2 (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, GPR:i32:$Rt2, (imm:i32):$CRm)
/*20187*/     0, /*End of Scope*/
/*20188*/   /*Scope*/ 22, /*->20211*/
/*20189*/     OPC_CheckInteger, 118, 
/*20191*/     OPC_MoveParent,
/*20192*/     OPC_RecordChild2, // #1 = $src
/*20193*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasVFP2())
/*20195*/     OPC_EmitMergeInputChains1_0,
/*20196*/     OPC_EmitInteger, MVT::i32, 14, 
/*20199*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20202*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMSR), 0|OPFL_Chain,
                  0/*#VTs*/, 3/*#Ops*/, 1, 2, 3, 
              // Src: (intrinsic_void 118:iPTR, GPR:i32:$src) - Complexity = 8
              // Dst: (VMSR GPR:i32:$src)
/*20211*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 95|128,2/*351*/,  TARGET_VAL(ARMISD::PRELOAD),// ->20567
/*20216*/   OPC_RecordNode,   // #0 = 'ARMPreload' chained node
/*20217*/   OPC_RecordChild1, // #1 = $shift
/*20218*/   OPC_CheckChild1Type, MVT::i32,
/*20220*/   OPC_MoveChild, 2,
/*20222*/   OPC_CheckType, MVT::i32,
/*20224*/   OPC_Scope, 22|128,1/*150*/, /*->20377*/ // 2 children in Scope
/*20227*/     OPC_CheckInteger, 1, 
/*20229*/     OPC_MoveParent,
/*20230*/     OPC_MoveChild, 3,
/*20232*/     OPC_Scope, 34, /*->20268*/ // 2 children in Scope
/*20234*/       OPC_CheckInteger, 1, 
/*20236*/       OPC_MoveParent,
/*20237*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*20239*/       OPC_Scope, 13, /*->20254*/ // 2 children in Scope
/*20241*/         OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectLdStSOReg:$shift #2 #3 #4
/*20244*/         OPC_EmitMergeInputChains1_0,
/*20245*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PLDrs), 0|OPFL_Chain,
                      0/*#VTs*/, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (ARMPreload ldst_so_reg:i32:$shift, 1:i32, 1:i32) - Complexity = 25
                  // Dst: (PLDrs ldst_so_reg:i32:$shift)
/*20254*/       /*Scope*/ 12, /*->20267*/
/*20255*/         OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*20258*/         OPC_EmitMergeInputChains1_0,
/*20259*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PLDi12), 0|OPFL_Chain,
                      0/*#VTs*/, 2/*#Ops*/, 2, 3, 
                  // Src: (ARMPreload addrmode_imm12:i32:$addr, 1:i32, 1:i32) - Complexity = 22
                  // Dst: (PLDi12 addrmode_imm12:i32:$addr)
/*20267*/       0, /*End of Scope*/
/*20268*/     /*Scope*/ 107, /*->20376*/
/*20269*/       OPC_CheckInteger, 0, 
/*20271*/       OPC_MoveParent,
/*20272*/       OPC_Scope, 15, /*->20289*/ // 4 children in Scope
/*20274*/         OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV7Ops())
/*20276*/         OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectLdStSOReg:$shift #2 #3 #4
/*20279*/         OPC_EmitMergeInputChains1_0,
/*20280*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PLIrs), 0|OPFL_Chain,
                      0/*#VTs*/, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (ARMPreload ldst_so_reg:i32:$shift, 1:i32, 0:i32) - Complexity = 25
                  // Dst: (PLIrs ldst_so_reg:i32:$shift)
/*20289*/       /*Scope*/ 23, /*->20313*/
/*20290*/         OPC_CheckPatternPredicate, 13, // (Subtarget->isThumb2()) && (Subtarget->hasV7Ops()) && (Subtarget->hasMPExtension())
/*20292*/         OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*20295*/         OPC_EmitMergeInputChains1_0,
/*20296*/         OPC_EmitInteger, MVT::i32, 14, 
/*20299*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20302*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLDWs), 0|OPFL_Chain,
                      0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ARMPreload t2addrmode_so_reg:i32:$addr, 1:i32, 0:i32) - Complexity = 25
                  // Dst: (t2PLDWs t2addrmode_so_reg:i32:$addr)
/*20313*/       /*Scope*/ 14, /*->20328*/
/*20314*/         OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV7Ops())
/*20316*/         OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*20319*/         OPC_EmitMergeInputChains1_0,
/*20320*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PLIi12), 0|OPFL_Chain,
                      0/*#VTs*/, 2/*#Ops*/, 2, 3, 
                  // Src: (ARMPreload addrmode_imm12:i32:$addr, 1:i32, 0:i32) - Complexity = 22
                  // Dst: (PLIi12 addrmode_imm12:i32:$addr)
/*20328*/       /*Scope*/ 46, /*->20375*/
/*20329*/         OPC_CheckPatternPredicate, 13, // (Subtarget->isThumb2()) && (Subtarget->hasV7Ops()) && (Subtarget->hasMPExtension())
/*20331*/         OPC_Scope, 20, /*->20353*/ // 2 children in Scope
/*20333*/           OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*20336*/           OPC_EmitMergeInputChains1_0,
/*20337*/           OPC_EmitInteger, MVT::i32, 14, 
/*20340*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20343*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLDWi12), 0|OPFL_Chain,
                        0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ARMPreload t2addrmode_imm12:i32:$addr, 1:i32, 0:i32) - Complexity = 22
                    // Dst: (t2PLDWi12 t2addrmode_imm12:i32:$addr)
/*20353*/         /*Scope*/ 20, /*->20374*/
/*20354*/           OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*20357*/           OPC_EmitMergeInputChains1_0,
/*20358*/           OPC_EmitInteger, MVT::i32, 14, 
/*20361*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20364*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLDWi8), 0|OPFL_Chain,
                        0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ARMPreload t2addrmode_negimm8:i32:$addr, 1:i32, 0:i32) - Complexity = 22
                    // Dst: (t2PLDWi8 t2addrmode_negimm8:i32:$addr)
/*20374*/         0, /*End of Scope*/
/*20375*/       0, /*End of Scope*/
/*20376*/     0, /*End of Scope*/
/*20377*/   /*Scope*/ 59|128,1/*187*/, /*->20566*/
/*20379*/     OPC_CheckInteger, 0, 
/*20381*/     OPC_MoveParent,
/*20382*/     OPC_MoveChild, 3,
/*20384*/     OPC_Scope, 107, /*->20493*/ // 2 children in Scope
/*20386*/       OPC_CheckInteger, 1, 
/*20388*/       OPC_MoveParent,
/*20389*/       OPC_Scope, 15, /*->20406*/ // 4 children in Scope
/*20391*/         OPC_CheckPatternPredicate, 14, // (!Subtarget->isThumb()) && (Subtarget->hasV7Ops()) && (Subtarget->hasMPExtension())
/*20393*/         OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectLdStSOReg:$shift #2 #3 #4
/*20396*/         OPC_EmitMergeInputChains1_0,
/*20397*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PLDWrs), 0|OPFL_Chain,
                      0/*#VTs*/, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (ARMPreload ldst_so_reg:i32:$shift, 0:i32, 1:i32) - Complexity = 25
                  // Dst: (PLDWrs ldst_so_reg:i32:$shift)
/*20406*/       /*Scope*/ 23, /*->20430*/
/*20407*/         OPC_CheckPatternPredicate, 15, // (Subtarget->isThumb2()) && (Subtarget->hasV7Ops())
/*20409*/         OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*20412*/         OPC_EmitMergeInputChains1_0,
/*20413*/         OPC_EmitInteger, MVT::i32, 14, 
/*20416*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20419*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLIs), 0|OPFL_Chain,
                      0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ARMPreload t2addrmode_so_reg:i32:$addr, 0:i32, 1:i32) - Complexity = 25
                  // Dst: (t2PLIs t2addrmode_so_reg:i32:$addr)
/*20430*/       /*Scope*/ 14, /*->20445*/
/*20431*/         OPC_CheckPatternPredicate, 14, // (!Subtarget->isThumb()) && (Subtarget->hasV7Ops()) && (Subtarget->hasMPExtension())
/*20433*/         OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*20436*/         OPC_EmitMergeInputChains1_0,
/*20437*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PLDWi12), 0|OPFL_Chain,
                      0/*#VTs*/, 2/*#Ops*/, 2, 3, 
                  // Src: (ARMPreload addrmode_imm12:i32:$addr, 0:i32, 1:i32) - Complexity = 22
                  // Dst: (PLDWi12 addrmode_imm12:i32:$addr)
/*20445*/       /*Scope*/ 46, /*->20492*/
/*20446*/         OPC_CheckPatternPredicate, 15, // (Subtarget->isThumb2()) && (Subtarget->hasV7Ops())
/*20448*/         OPC_Scope, 20, /*->20470*/ // 2 children in Scope
/*20450*/           OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*20453*/           OPC_EmitMergeInputChains1_0,
/*20454*/           OPC_EmitInteger, MVT::i32, 14, 
/*20457*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20460*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLIi12), 0|OPFL_Chain,
                        0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ARMPreload t2addrmode_imm12:i32:$addr, 0:i32, 1:i32) - Complexity = 22
                    // Dst: (t2PLIi12 t2addrmode_imm12:i32:$addr)
/*20470*/         /*Scope*/ 20, /*->20491*/
/*20471*/           OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*20474*/           OPC_EmitMergeInputChains1_0,
/*20475*/           OPC_EmitInteger, MVT::i32, 14, 
/*20478*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20481*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLIi8), 0|OPFL_Chain,
                        0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ARMPreload t2addrmode_negimm8:i32:$addr, 0:i32, 1:i32) - Complexity = 22
                    // Dst: (t2PLIi8 t2addrmode_negimm8:i32:$addr)
/*20491*/         0, /*End of Scope*/
/*20492*/       0, /*End of Scope*/
/*20493*/     /*Scope*/ 71, /*->20565*/
/*20494*/       OPC_CheckInteger, 0, 
/*20496*/       OPC_MoveParent,
/*20497*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*20499*/       OPC_Scope, 21, /*->20522*/ // 3 children in Scope
/*20501*/         OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*20504*/         OPC_EmitMergeInputChains1_0,
/*20505*/         OPC_EmitInteger, MVT::i32, 14, 
/*20508*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20511*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLDs), 0|OPFL_Chain,
                      0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ARMPreload t2addrmode_so_reg:i32:$addr, 0:i32, 0:i32) - Complexity = 25
                  // Dst: (t2PLDs t2addrmode_so_reg:i32:$addr)
/*20522*/       /*Scope*/ 20, /*->20543*/
/*20523*/         OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*20526*/         OPC_EmitMergeInputChains1_0,
/*20527*/         OPC_EmitInteger, MVT::i32, 14, 
/*20530*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20533*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLDi12), 0|OPFL_Chain,
                      0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ARMPreload t2addrmode_imm12:i32:$addr, 0:i32, 0:i32) - Complexity = 22
                  // Dst: (t2PLDi12 t2addrmode_imm12:i32:$addr)
/*20543*/       /*Scope*/ 20, /*->20564*/
/*20544*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*20547*/         OPC_EmitMergeInputChains1_0,
/*20548*/         OPC_EmitInteger, MVT::i32, 14, 
/*20551*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20554*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLDi8), 0|OPFL_Chain,
                      0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ARMPreload t2addrmode_negimm8:i32:$addr, 0:i32, 0:i32) - Complexity = 22
                  // Dst: (t2PLDi8 t2addrmode_negimm8:i32:$addr)
/*20564*/       0, /*End of Scope*/
/*20565*/     0, /*End of Scope*/
/*20566*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 19|128,1/*147*/,  TARGET_VAL(ARMISD::BR_JT),// ->20718
/*20571*/   OPC_RecordNode,   // #0 = 'ARMbrjt' chained node
/*20572*/   OPC_Scope, 93, /*->20667*/ // 2 children in Scope
/*20574*/     OPC_MoveChild, 1,
/*20576*/     OPC_SwitchOpcode /*2 cases */, 49,  TARGET_VAL(ISD::LOAD),// ->20629
/*20580*/       OPC_RecordMemRef,
/*20581*/       OPC_RecordNode, // #1 = 'ld' chained node
/*20582*/       OPC_CheckFoldableChainNode,
/*20583*/       OPC_RecordChild1, // #2 = $target
/*20584*/       OPC_CheckChild1Type, MVT::i32,
/*20586*/       OPC_CheckPredicate, 23, // Predicate_unindexedload
/*20588*/       OPC_CheckPredicate, 24, // Predicate_load
/*20590*/       OPC_CheckType, MVT::i32,
/*20592*/       OPC_MoveParent,
/*20593*/       OPC_RecordChild2, // #3 = $jt
/*20594*/       OPC_MoveChild, 2,
/*20596*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetJumpTable),
/*20599*/       OPC_MoveParent,
/*20600*/       OPC_RecordChild3, // #4 = $id
/*20601*/       OPC_MoveChild, 3,
/*20603*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20606*/       OPC_MoveParent,
/*20607*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*20609*/       OPC_CheckComplexPat, /*CP*/10, /*#*/2, // SelectAddrMode2:$target #5 #6 #7
/*20612*/       OPC_EmitMergeInputChains, 2, 0, 1, 
/*20616*/       OPC_EmitConvertToTarget, 4,
/*20618*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BR_JTm), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 5/*#Ops*/, 5, 6, 7, 3, 8, 
                // Src: (ARMbrjt (ld:i32 addrmode2:i32:$target)<<P:Predicate_unindexedload>><<P:Predicate_load>>, (tjumptable:i32):$jt, (imm:i32):$id) - Complexity = 25
                // Dst: (BR_JTm addrmode2:i32:$target, (tjumptable:i32):$jt, (imm:i32):$id)
              /*SwitchOpcode*/ 34,  TARGET_VAL(ISD::ADD),// ->20666
/*20632*/       OPC_RecordChild0, // #1 = $target
/*20633*/       OPC_RecordChild1, // #2 = $idx
/*20634*/       OPC_CheckType, MVT::i32,
/*20636*/       OPC_MoveParent,
/*20637*/       OPC_RecordChild2, // #3 = $jt
/*20638*/       OPC_MoveChild, 2,
/*20640*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetJumpTable),
/*20643*/       OPC_MoveParent,
/*20644*/       OPC_RecordChild3, // #4 = $id
/*20645*/       OPC_MoveChild, 3,
/*20647*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20650*/       OPC_MoveParent,
/*20651*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*20653*/       OPC_EmitMergeInputChains1_0,
/*20654*/       OPC_EmitConvertToTarget, 4,
/*20656*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BR_JTadd), 0|OPFL_Chain,
                    0/*#VTs*/, 4/*#Ops*/, 1, 2, 3, 5, 
                // Src: (ARMbrjt (add:i32 GPR:i32:$target, GPR:i32:$idx), (tjumptable:i32):$jt, (imm:i32):$id) - Complexity = 12
                // Dst: (BR_JTadd GPR:i32:$target, GPR:i32:$idx, (tjumptable:i32):$jt, (imm:i32):$id)
              0, // EndSwitchOpcode
/*20667*/   /*Scope*/ 49, /*->20717*/
/*20668*/     OPC_RecordChild1, // #1 = $target
/*20669*/     OPC_CheckChild1Type, MVT::i32,
/*20671*/     OPC_RecordChild2, // #2 = $jt
/*20672*/     OPC_MoveChild, 2,
/*20674*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetJumpTable),
/*20677*/     OPC_MoveParent,
/*20678*/     OPC_RecordChild3, // #3 = $id
/*20679*/     OPC_MoveChild, 3,
/*20681*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20684*/     OPC_MoveParent,
/*20685*/     OPC_Scope, 14, /*->20701*/ // 2 children in Scope
/*20687*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*20689*/       OPC_EmitMergeInputChains1_0,
/*20690*/       OPC_EmitConvertToTarget, 3,
/*20692*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BR_JTr), 0|OPFL_Chain,
                    0/*#VTs*/, 3/*#Ops*/, 1, 2, 4, 
                // Src: (ARMbrjt GPR:i32:$target, (tjumptable:i32):$jt, (imm:i32):$id) - Complexity = 9
                // Dst: (BR_JTr GPR:i32:$target, (tjumptable:i32):$jt, (imm:i32):$id)
/*20701*/     /*Scope*/ 14, /*->20716*/
/*20702*/       OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*20704*/       OPC_EmitMergeInputChains1_0,
/*20705*/       OPC_EmitConvertToTarget, 3,
/*20707*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tBR_JTr), 0|OPFL_Chain,
                    0/*#VTs*/, 3/*#Ops*/, 1, 2, 4, 
                // Src: (ARMbrjt tGPR:i32:$target, (tjumptable:i32):$jt, (imm:i32):$id) - Complexity = 9
                // Dst: (tBR_JTr tGPR:i32:$target, (tjumptable:i32):$jt, (imm:i32):$id)
/*20716*/     0, /*End of Scope*/
/*20717*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 111|128,15/*2031*/,  TARGET_VAL(ISD::STORE),// ->22753
/*20722*/   OPC_RecordMemRef,
/*20723*/   OPC_RecordNode,   // #0 = 'ist' chained node
/*20724*/   OPC_Scope, 85|128,2/*341*/, /*->21068*/ // 4 children in Scope
/*20727*/     OPC_MoveChild, 1,
/*20729*/     OPC_SwitchOpcode /*2 cases */, 91|128,1/*219*/,  TARGET_VAL(ARMISD::VGETLANEu),// ->20953
/*20734*/       OPC_RecordChild0, // #1 = $Vd
/*20735*/       OPC_Scope, 53, /*->20790*/ // 4 children in Scope
/*20737*/         OPC_CheckChild0Type, MVT::v8i8,
/*20739*/         OPC_RecordChild1, // #2 = $lane
/*20740*/         OPC_MoveChild, 1,
/*20742*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20745*/         OPC_MoveParent,
/*20746*/         OPC_MoveParent,
/*20747*/         OPC_RecordChild2, // #3 = $Rn
/*20748*/         OPC_RecordChild3, // #4 = $Rm
/*20749*/         OPC_CheckChild3Type, MVT::i32,
/*20751*/         OPC_CheckPredicate, 25, // Predicate_itruncstore
/*20753*/         OPC_CheckPredicate, 26, // Predicate_post_truncst
/*20755*/         OPC_CheckPredicate, 27, // Predicate_post_truncsti8
/*20757*/         OPC_CheckType, MVT::i32,
/*20759*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*20761*/         OPC_CheckComplexPat, /*CP*/11, /*#*/3, // SelectAddrMode6:$Rn #5 #6
/*20764*/         OPC_CheckComplexPat, /*CP*/12, /*#*/4, // SelectAddrMode6Offset:$Rm #7
/*20767*/         OPC_EmitMergeInputChains1_0,
/*20768*/         OPC_EmitConvertToTarget, 2,
/*20770*/         OPC_EmitInteger, MVT::i32, 14, 
/*20773*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20776*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNd8_UPD), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 5, 6, 7, 1, 8, 9, 10, 
                  // Src: (ist:i32 (NEONvgetlaneu:i32 DPR:v8i8:$Vd, (imm:i32):$lane), addrmode6:i32:$Rn, am6offset:i32:$Rm)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti8>> - Complexity = 25
                  // Dst: (VST1LNd8_UPD:i32 addrmode6:i32:$Rn, am6offset:i32:$Rm, DPR:v8i8:$Vd, (imm:i32):$lane)
/*20790*/       /*Scope*/ 53, /*->20844*/
/*20791*/         OPC_CheckChild0Type, MVT::v4i16,
/*20793*/         OPC_RecordChild1, // #2 = $lane
/*20794*/         OPC_MoveChild, 1,
/*20796*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20799*/         OPC_MoveParent,
/*20800*/         OPC_MoveParent,
/*20801*/         OPC_RecordChild2, // #3 = $Rn
/*20802*/         OPC_RecordChild3, // #4 = $Rm
/*20803*/         OPC_CheckChild3Type, MVT::i32,
/*20805*/         OPC_CheckPredicate, 25, // Predicate_itruncstore
/*20807*/         OPC_CheckPredicate, 26, // Predicate_post_truncst
/*20809*/         OPC_CheckPredicate, 28, // Predicate_post_truncsti16
/*20811*/         OPC_CheckType, MVT::i32,
/*20813*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*20815*/         OPC_CheckComplexPat, /*CP*/11, /*#*/3, // SelectAddrMode6:$Rn #5 #6
/*20818*/         OPC_CheckComplexPat, /*CP*/12, /*#*/4, // SelectAddrMode6Offset:$Rm #7
/*20821*/         OPC_EmitMergeInputChains1_0,
/*20822*/         OPC_EmitConvertToTarget, 2,
/*20824*/         OPC_EmitInteger, MVT::i32, 14, 
/*20827*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20830*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNd16_UPD), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 5, 6, 7, 1, 8, 9, 10, 
                  // Src: (ist:i32 (NEONvgetlaneu:i32 DPR:v4i16:$Vd, (imm:i32):$lane), addrmode6:i32:$Rn, am6offset:i32:$Rm)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti16>> - Complexity = 25
                  // Dst: (VST1LNd16_UPD:i32 addrmode6:i32:$Rn, am6offset:i32:$Rm, DPR:v4i16:$Vd, (imm:i32):$lane)
/*20844*/       /*Scope*/ 53, /*->20898*/
/*20845*/         OPC_CheckChild0Type, MVT::v16i8,
/*20847*/         OPC_RecordChild1, // #2 = $lane
/*20848*/         OPC_MoveChild, 1,
/*20850*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20853*/         OPC_MoveParent,
/*20854*/         OPC_MoveParent,
/*20855*/         OPC_RecordChild2, // #3 = $addr
/*20856*/         OPC_RecordChild3, // #4 = $offset
/*20857*/         OPC_CheckChild3Type, MVT::i32,
/*20859*/         OPC_CheckPredicate, 25, // Predicate_itruncstore
/*20861*/         OPC_CheckPredicate, 26, // Predicate_post_truncst
/*20863*/         OPC_CheckPredicate, 27, // Predicate_post_truncsti8
/*20865*/         OPC_CheckType, MVT::i32,
/*20867*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*20869*/         OPC_CheckComplexPat, /*CP*/11, /*#*/3, // SelectAddrMode6:$addr #5 #6
/*20872*/         OPC_CheckComplexPat, /*CP*/12, /*#*/4, // SelectAddrMode6Offset:$offset #7
/*20875*/         OPC_EmitMergeInputChains1_0,
/*20876*/         OPC_EmitConvertToTarget, 2,
/*20878*/         OPC_EmitInteger, MVT::i32, 14, 
/*20881*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20884*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNq8Pseudo_UPD), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 5, 6, 7, 1, 8, 9, 10, 
                  // Src: (ist:i32 (NEONvgetlaneu:i32 QPR:v16i8:$src, (imm:i32):$lane), addrmode6:i32:$addr, am6offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti8>> - Complexity = 25
                  // Dst: (VST1LNq8Pseudo_UPD:i32 addrmode6:i32:$addr, am6offset:i32:$offset, QPR:v16i8:$src, (imm:i32):$lane)
/*20898*/       /*Scope*/ 53, /*->20952*/
/*20899*/         OPC_CheckChild0Type, MVT::v8i16,
/*20901*/         OPC_RecordChild1, // #2 = $lane
/*20902*/         OPC_MoveChild, 1,
/*20904*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20907*/         OPC_MoveParent,
/*20908*/         OPC_MoveParent,
/*20909*/         OPC_RecordChild2, // #3 = $addr
/*20910*/         OPC_RecordChild3, // #4 = $offset
/*20911*/         OPC_CheckChild3Type, MVT::i32,
/*20913*/         OPC_CheckPredicate, 25, // Predicate_itruncstore
/*20915*/         OPC_CheckPredicate, 26, // Predicate_post_truncst
/*20917*/         OPC_CheckPredicate, 28, // Predicate_post_truncsti16
/*20919*/         OPC_CheckType, MVT::i32,
/*20921*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*20923*/         OPC_CheckComplexPat, /*CP*/11, /*#*/3, // SelectAddrMode6:$addr #5 #6
/*20926*/         OPC_CheckComplexPat, /*CP*/12, /*#*/4, // SelectAddrMode6Offset:$offset #7
/*20929*/         OPC_EmitMergeInputChains1_0,
/*20930*/         OPC_EmitConvertToTarget, 2,
/*20932*/         OPC_EmitInteger, MVT::i32, 14, 
/*20935*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20938*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNq16Pseudo_UPD), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 5, 6, 7, 1, 8, 9, 10, 
                  // Src: (ist:i32 (NEONvgetlaneu:i32 QPR:v8i16:$src, (imm:i32):$lane), addrmode6:i32:$addr, am6offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti16>> - Complexity = 25
                  // Dst: (VST1LNq16Pseudo_UPD:i32 addrmode6:i32:$addr, am6offset:i32:$offset, QPR:v8i16:$src, (imm:i32):$lane)
/*20952*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 111,  TARGET_VAL(ISD::EXTRACT_VECTOR_ELT),// ->21067
/*20956*/       OPC_RecordChild0, // #1 = $Vd
/*20957*/       OPC_Scope, 53, /*->21012*/ // 2 children in Scope
/*20959*/         OPC_CheckChild0Type, MVT::v2i32,
/*20961*/         OPC_RecordChild1, // #2 = $lane
/*20962*/         OPC_MoveChild, 1,
/*20964*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20967*/         OPC_MoveParent,
/*20968*/         OPC_CheckType, MVT::i32,
/*20970*/         OPC_MoveParent,
/*20971*/         OPC_RecordChild2, // #3 = $Rn
/*20972*/         OPC_RecordChild3, // #4 = $Rm
/*20973*/         OPC_CheckChild3Type, MVT::i32,
/*20975*/         OPC_CheckPredicate, 29, // Predicate_istore
/*20977*/         OPC_CheckPredicate, 30, // Predicate_post_store
/*20979*/         OPC_CheckType, MVT::i32,
/*20981*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*20983*/         OPC_CheckComplexPat, /*CP*/11, /*#*/3, // SelectAddrMode6:$Rn #5 #6
/*20986*/         OPC_CheckComplexPat, /*CP*/12, /*#*/4, // SelectAddrMode6Offset:$Rm #7
/*20989*/         OPC_EmitMergeInputChains1_0,
/*20990*/         OPC_EmitConvertToTarget, 2,
/*20992*/         OPC_EmitInteger, MVT::i32, 14, 
/*20995*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20998*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNd32_UPD), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 5, 6, 7, 1, 8, 9, 10, 
                  // Src: (ist:i32 (extractelt:i32 DPR:v2i32:$Vd, (imm:iPTR):$lane), addrmode6:i32:$Rn, am6offset:i32:$Rm)<<P:Predicate_istore>><<P:Predicate_post_store>> - Complexity = 25
                  // Dst: (VST1LNd32_UPD:i32 addrmode6:i32:$Rn, am6offset:i32:$Rm, DPR:v2i32:$Vd, (imm:i32):$lane)
/*21012*/       /*Scope*/ 53, /*->21066*/
/*21013*/         OPC_CheckChild0Type, MVT::v4i32,
/*21015*/         OPC_RecordChild1, // #2 = $lane
/*21016*/         OPC_MoveChild, 1,
/*21018*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21021*/         OPC_MoveParent,
/*21022*/         OPC_CheckType, MVT::i32,
/*21024*/         OPC_MoveParent,
/*21025*/         OPC_RecordChild2, // #3 = $addr
/*21026*/         OPC_RecordChild3, // #4 = $offset
/*21027*/         OPC_CheckChild3Type, MVT::i32,
/*21029*/         OPC_CheckPredicate, 29, // Predicate_istore
/*21031*/         OPC_CheckPredicate, 30, // Predicate_post_store
/*21033*/         OPC_CheckType, MVT::i32,
/*21035*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*21037*/         OPC_CheckComplexPat, /*CP*/11, /*#*/3, // SelectAddrMode6:$addr #5 #6
/*21040*/         OPC_CheckComplexPat, /*CP*/12, /*#*/4, // SelectAddrMode6Offset:$offset #7
/*21043*/         OPC_EmitMergeInputChains1_0,
/*21044*/         OPC_EmitConvertToTarget, 2,
/*21046*/         OPC_EmitInteger, MVT::i32, 14, 
/*21049*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21052*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNq32Pseudo_UPD), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 5, 6, 7, 1, 8, 9, 10, 
                  // Src: (ist:i32 (extractelt:i32 QPR:v4i32:$src, (imm:iPTR):$lane), addrmode6:i32:$addr, am6offset:i32:$offset)<<P:Predicate_istore>><<P:Predicate_post_store>> - Complexity = 25
                  // Dst: (VST1LNq32Pseudo_UPD:i32 addrmode6:i32:$addr, am6offset:i32:$offset, QPR:v4i32:$src, (imm:i32):$lane)
/*21066*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*21068*/   /*Scope*/ 5|128,2/*261*/, /*->21331*/
/*21070*/     OPC_RecordChild1, // #1 = $src
/*21071*/     OPC_CheckChild1Type, MVT::i32,
/*21073*/     OPC_RecordChild2, // #2 = $addr
/*21074*/     OPC_Scope, 89, /*->21165*/ // 2 children in Scope
/*21076*/       OPC_CheckChild2Type, MVT::i32,
/*21078*/       OPC_CheckPredicate, 31, // Predicate_unindexedstore
/*21080*/       OPC_Scope, 25, /*->21107*/ // 2 children in Scope
/*21082*/         OPC_CheckPredicate, 32, // Predicate_store
/*21084*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*21086*/         OPC_CheckComplexPat, /*CP*/13, /*#*/2, // SelectAddrModePC:$addr #3 #4
/*21089*/         OPC_EmitMergeInputChains1_0,
/*21090*/         OPC_EmitInteger, MVT::i32, 14, 
/*21093*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21096*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PICSTR), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                  // Src: (st GPR:i32:$src, addrmodepc:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 23
                  // Dst: (PICSTR GPR:i32:$src, addrmodepc:i32:$addr)
/*21107*/       /*Scope*/ 56, /*->21164*/
/*21108*/         OPC_CheckPredicate, 33, // Predicate_truncstore
/*21110*/         OPC_Scope, 25, /*->21137*/ // 2 children in Scope
/*21112*/           OPC_CheckPredicate, 34, // Predicate_truncstorei16
/*21114*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*21116*/           OPC_CheckComplexPat, /*CP*/13, /*#*/2, // SelectAddrModePC:$addr #3 #4
/*21119*/           OPC_EmitMergeInputChains1_0,
/*21120*/           OPC_EmitInteger, MVT::i32, 14, 
/*21123*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21126*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PICSTRH), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (st GPR:i32:$src, addrmodepc:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 23
                    // Dst: (PICSTRH GPR:i32:$src, addrmodepc:i32:$addr)
/*21137*/         /*Scope*/ 25, /*->21163*/
/*21138*/           OPC_CheckPredicate, 35, // Predicate_truncstorei8
/*21140*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*21142*/           OPC_CheckComplexPat, /*CP*/13, /*#*/2, // SelectAddrModePC:$addr #3 #4
/*21145*/           OPC_EmitMergeInputChains1_0,
/*21146*/           OPC_EmitInteger, MVT::i32, 14, 
/*21149*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21152*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PICSTRB), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (st GPR:i32:$src, addrmodepc:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 23
                    // Dst: (PICSTRB GPR:i32:$src, addrmodepc:i32:$addr)
/*21163*/         0, /*End of Scope*/
/*21164*/       0, /*End of Scope*/
/*21165*/     /*Scope*/ 35|128,1/*163*/, /*->21330*/
/*21167*/       OPC_RecordChild3, // #3 = $offset
/*21168*/       OPC_CheckChild3Type, MVT::i32,
/*21170*/       OPC_CheckType, MVT::i32,
/*21172*/       OPC_Scope, 59, /*->21233*/ // 2 children in Scope
/*21174*/         OPC_CheckPredicate, 29, // Predicate_istore
/*21176*/         OPC_CheckPredicate, 30, // Predicate_post_store
/*21178*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*21180*/         OPC_CheckComplexPat, /*CP*/14, /*#*/2, // SelectAddrOffsetNone:$addr #4
/*21183*/         OPC_Scope, 23, /*->21208*/ // 2 children in Scope
/*21185*/           OPC_CheckComplexPat, /*CP*/15, /*#*/3, // SelectAddrMode2OffsetReg:$offset #5 #6
/*21188*/           OPC_EmitMergeInputChains1_0,
/*21189*/           OPC_EmitInteger, MVT::i32, 14, 
/*21192*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21195*/           OPC_MorphNodeTo, TARGET_VAL(ARM::STR_POST_REG), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 4, 5, 6, 7, 8, 
                    // Src: (ist:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_reg:i32:$offset)<<P:Predicate_istore>><<P:Predicate_post_store>> - Complexity = 19
                    // Dst: (STR_POST_REG:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_reg:i32:$offset)
/*21208*/         /*Scope*/ 23, /*->21232*/
/*21209*/           OPC_CheckComplexPat, /*CP*/16, /*#*/3, // SelectAddrMode2OffsetImm:$offset #5 #6
/*21212*/           OPC_EmitMergeInputChains1_0,
/*21213*/           OPC_EmitInteger, MVT::i32, 14, 
/*21216*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21219*/           OPC_MorphNodeTo, TARGET_VAL(ARM::STR_POST_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 4, 5, 6, 7, 8, 
                    // Src: (ist:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_imm:i32:$offset)<<P:Predicate_istore>><<P:Predicate_post_store>> - Complexity = 19
                    // Dst: (STR_POST_IMM:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_imm:i32:$offset)
/*21232*/         0, /*End of Scope*/
/*21233*/       /*Scope*/ 95, /*->21329*/
/*21234*/         OPC_CheckPredicate, 25, // Predicate_itruncstore
/*21236*/         OPC_CheckPredicate, 26, // Predicate_post_truncst
/*21238*/         OPC_Scope, 57, /*->21297*/ // 2 children in Scope
/*21240*/           OPC_CheckPredicate, 27, // Predicate_post_truncsti8
/*21242*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*21244*/           OPC_CheckComplexPat, /*CP*/14, /*#*/2, // SelectAddrOffsetNone:$addr #4
/*21247*/           OPC_Scope, 23, /*->21272*/ // 2 children in Scope
/*21249*/             OPC_CheckComplexPat, /*CP*/15, /*#*/3, // SelectAddrMode2OffsetReg:$offset #5 #6
/*21252*/             OPC_EmitMergeInputChains1_0,
/*21253*/             OPC_EmitInteger, MVT::i32, 14, 
/*21256*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21259*/             OPC_MorphNodeTo, TARGET_VAL(ARM::STRB_POST_REG), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 4, 5, 6, 7, 8, 
                      // Src: (ist:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_reg:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti8>> - Complexity = 19
                      // Dst: (STRB_POST_REG:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_reg:i32:$offset)
/*21272*/           /*Scope*/ 23, /*->21296*/
/*21273*/             OPC_CheckComplexPat, /*CP*/16, /*#*/3, // SelectAddrMode2OffsetImm:$offset #5 #6
/*21276*/             OPC_EmitMergeInputChains1_0,
/*21277*/             OPC_EmitInteger, MVT::i32, 14, 
/*21280*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21283*/             OPC_MorphNodeTo, TARGET_VAL(ARM::STRB_POST_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 4, 5, 6, 7, 8, 
                      // Src: (ist:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_imm:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti8>> - Complexity = 19
                      // Dst: (STRB_POST_IMM:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_imm:i32:$offset)
/*21296*/           0, /*End of Scope*/
/*21297*/         /*Scope*/ 30, /*->21328*/
/*21298*/           OPC_CheckPredicate, 28, // Predicate_post_truncsti16
/*21300*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*21302*/           OPC_CheckComplexPat, /*CP*/14, /*#*/2, // SelectAddrOffsetNone:$addr #4
/*21305*/           OPC_CheckComplexPat, /*CP*/17, /*#*/3, // SelectAddrMode3Offset:$offset #5 #6
/*21308*/           OPC_EmitMergeInputChains1_0,
/*21309*/           OPC_EmitInteger, MVT::i32, 14, 
/*21312*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21315*/           OPC_MorphNodeTo, TARGET_VAL(ARM::STRH_POST), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 4, 5, 6, 7, 8, 
                    // Src: (ist:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am3offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti16>> - Complexity = 19
                    // Dst: (STRH_POST:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am3offset:i32:$offset)
/*21328*/         0, /*End of Scope*/
/*21329*/       0, /*End of Scope*/
/*21330*/     0, /*End of Scope*/
/*21331*/   /*Scope*/ 126|128,2/*382*/, /*->21715*/
/*21333*/     OPC_MoveChild, 1,
/*21335*/     OPC_SwitchOpcode /*2 cases */, 59|128,1/*187*/,  TARGET_VAL(ARMISD::VGETLANEu),// ->21527
/*21340*/       OPC_RecordChild0, // #1 = $Vd
/*21341*/       OPC_Scope, 45, /*->21388*/ // 4 children in Scope
/*21343*/         OPC_CheckChild0Type, MVT::v8i8,
/*21345*/         OPC_RecordChild1, // #2 = $lane
/*21346*/         OPC_MoveChild, 1,
/*21348*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21351*/         OPC_MoveParent,
/*21352*/         OPC_MoveParent,
/*21353*/         OPC_RecordChild2, // #3 = $Rn
/*21354*/         OPC_CheckChild2Type, MVT::i32,
/*21356*/         OPC_CheckPredicate, 31, // Predicate_unindexedstore
/*21358*/         OPC_CheckPredicate, 33, // Predicate_truncstore
/*21360*/         OPC_CheckPredicate, 35, // Predicate_truncstorei8
/*21362*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*21364*/         OPC_CheckComplexPat, /*CP*/11, /*#*/3, // SelectAddrMode6:$Rn #4 #5
/*21367*/         OPC_EmitMergeInputChains1_0,
/*21368*/         OPC_EmitConvertToTarget, 2,
/*21370*/         OPC_EmitInteger, MVT::i32, 14, 
/*21373*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21376*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNd8), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                  // Src: (st (NEONvgetlaneu:i32 DPR:v8i8:$Vd, (imm:i32):$lane), addrmode6:i32:$Rn)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 19
                  // Dst: (VST1LNd8 addrmode6:i32:$Rn, DPR:v8i8:$Vd, (imm:i32):$lane)
/*21388*/       /*Scope*/ 45, /*->21434*/
/*21389*/         OPC_CheckChild0Type, MVT::v4i16,
/*21391*/         OPC_RecordChild1, // #2 = $lane
/*21392*/         OPC_MoveChild, 1,
/*21394*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21397*/         OPC_MoveParent,
/*21398*/         OPC_MoveParent,
/*21399*/         OPC_RecordChild2, // #3 = $Rn
/*21400*/         OPC_CheckChild2Type, MVT::i32,
/*21402*/         OPC_CheckPredicate, 31, // Predicate_unindexedstore
/*21404*/         OPC_CheckPredicate, 33, // Predicate_truncstore
/*21406*/         OPC_CheckPredicate, 34, // Predicate_truncstorei16
/*21408*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*21410*/         OPC_CheckComplexPat, /*CP*/11, /*#*/3, // SelectAddrMode6:$Rn #4 #5
/*21413*/         OPC_EmitMergeInputChains1_0,
/*21414*/         OPC_EmitConvertToTarget, 2,
/*21416*/         OPC_EmitInteger, MVT::i32, 14, 
/*21419*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21422*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                  // Src: (st (NEONvgetlaneu:i32 DPR:v4i16:$Vd, (imm:i32):$lane), addrmode6:i32:$Rn)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 19
                  // Dst: (VST1LNd16 addrmode6:i32:$Rn, DPR:v4i16:$Vd, (imm:i32):$lane)
/*21434*/       /*Scope*/ 45, /*->21480*/
/*21435*/         OPC_CheckChild0Type, MVT::v16i8,
/*21437*/         OPC_RecordChild1, // #2 = $lane
/*21438*/         OPC_MoveChild, 1,
/*21440*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21443*/         OPC_MoveParent,
/*21444*/         OPC_MoveParent,
/*21445*/         OPC_RecordChild2, // #3 = $addr
/*21446*/         OPC_CheckChild2Type, MVT::i32,
/*21448*/         OPC_CheckPredicate, 31, // Predicate_unindexedstore
/*21450*/         OPC_CheckPredicate, 33, // Predicate_truncstore
/*21452*/         OPC_CheckPredicate, 35, // Predicate_truncstorei8
/*21454*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*21456*/         OPC_CheckComplexPat, /*CP*/11, /*#*/3, // SelectAddrMode6:$addr #4 #5
/*21459*/         OPC_EmitMergeInputChains1_0,
/*21460*/         OPC_EmitConvertToTarget, 2,
/*21462*/         OPC_EmitInteger, MVT::i32, 14, 
/*21465*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21468*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNq8Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                  // Src: (st (NEONvgetlaneu:i32 QPR:v16i8:$src, (imm:i32):$lane), addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 19
                  // Dst: (VST1LNq8Pseudo addrmode6:i32:$addr, QPR:v16i8:$src, (imm:i32):$lane)
/*21480*/       /*Scope*/ 45, /*->21526*/
/*21481*/         OPC_CheckChild0Type, MVT::v8i16,
/*21483*/         OPC_RecordChild1, // #2 = $lane
/*21484*/         OPC_MoveChild, 1,
/*21486*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21489*/         OPC_MoveParent,
/*21490*/         OPC_MoveParent,
/*21491*/         OPC_RecordChild2, // #3 = $addr
/*21492*/         OPC_CheckChild2Type, MVT::i32,
/*21494*/         OPC_CheckPredicate, 31, // Predicate_unindexedstore
/*21496*/         OPC_CheckPredicate, 33, // Predicate_truncstore
/*21498*/         OPC_CheckPredicate, 34, // Predicate_truncstorei16
/*21500*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*21502*/         OPC_CheckComplexPat, /*CP*/11, /*#*/3, // SelectAddrMode6:$addr #4 #5
/*21505*/         OPC_EmitMergeInputChains1_0,
/*21506*/         OPC_EmitConvertToTarget, 2,
/*21508*/         OPC_EmitInteger, MVT::i32, 14, 
/*21511*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21514*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNq16Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                  // Src: (st (NEONvgetlaneu:i32 QPR:v8i16:$src, (imm:i32):$lane), addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 19
                  // Dst: (VST1LNq16Pseudo addrmode6:i32:$addr, QPR:v8i16:$src, (imm:i32):$lane)
/*21526*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 55|128,1/*183*/,  TARGET_VAL(ISD::EXTRACT_VECTOR_ELT),// ->21714
/*21531*/       OPC_RecordChild0, // #1 = $Vd
/*21532*/       OPC_Scope, 45, /*->21579*/ // 4 children in Scope
/*21534*/         OPC_CheckChild0Type, MVT::v2i32,
/*21536*/         OPC_RecordChild1, // #2 = $lane
/*21537*/         OPC_MoveChild, 1,
/*21539*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21542*/         OPC_MoveParent,
/*21543*/         OPC_CheckType, MVT::i32,
/*21545*/         OPC_MoveParent,
/*21546*/         OPC_RecordChild2, // #3 = $Rn
/*21547*/         OPC_CheckChild2Type, MVT::i32,
/*21549*/         OPC_CheckPredicate, 31, // Predicate_unindexedstore
/*21551*/         OPC_CheckPredicate, 32, // Predicate_store
/*21553*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*21555*/         OPC_CheckComplexPat, /*CP*/18, /*#*/3, // SelectAddrMode6:$Rn #4 #5
/*21558*/         OPC_EmitMergeInputChains1_0,
/*21559*/         OPC_EmitConvertToTarget, 2,
/*21561*/         OPC_EmitInteger, MVT::i32, 14, 
/*21564*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21567*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                  // Src: (st (extractelt:i32 DPR:v2i32:$Vd, (imm:iPTR):$lane), addrmode6oneL32:i32:$Rn)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 19
                  // Dst: (VST1LNd32 addrmode6oneL32:i32:$Rn, DPR:v2i32:$Vd, (imm:i32):$lane)
/*21579*/       /*Scope*/ 45, /*->21625*/
/*21580*/         OPC_CheckChild0Type, MVT::v4i32,
/*21582*/         OPC_RecordChild1, // #2 = $lane
/*21583*/         OPC_MoveChild, 1,
/*21585*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21588*/         OPC_MoveParent,
/*21589*/         OPC_CheckType, MVT::i32,
/*21591*/         OPC_MoveParent,
/*21592*/         OPC_RecordChild2, // #3 = $addr
/*21593*/         OPC_CheckChild2Type, MVT::i32,
/*21595*/         OPC_CheckPredicate, 31, // Predicate_unindexedstore
/*21597*/         OPC_CheckPredicate, 32, // Predicate_store
/*21599*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*21601*/         OPC_CheckComplexPat, /*CP*/11, /*#*/3, // SelectAddrMode6:$addr #4 #5
/*21604*/         OPC_EmitMergeInputChains1_0,
/*21605*/         OPC_EmitConvertToTarget, 2,
/*21607*/         OPC_EmitInteger, MVT::i32, 14, 
/*21610*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21613*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNq32Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                  // Src: (st (extractelt:i32 QPR:v4i32:$src, (imm:iPTR):$lane), addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 19
                  // Dst: (VST1LNq32Pseudo addrmode6:i32:$addr, QPR:v4i32:$src, (imm:i32):$lane)
/*21625*/       /*Scope*/ 43, /*->21669*/
/*21626*/         OPC_CheckChild0Type, MVT::v2f32,
/*21628*/         OPC_RecordChild1, // #2 = $lane
/*21629*/         OPC_MoveChild, 1,
/*21631*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21634*/         OPC_MoveParent,
/*21635*/         OPC_CheckType, MVT::f32,
/*21637*/         OPC_MoveParent,
/*21638*/         OPC_RecordChild2, // #3 = $addr
/*21639*/         OPC_CheckChild2Type, MVT::i32,
/*21641*/         OPC_CheckPredicate, 31, // Predicate_unindexedstore
/*21643*/         OPC_CheckPredicate, 32, // Predicate_store
/*21645*/         OPC_CheckComplexPat, /*CP*/11, /*#*/3, // SelectAddrMode6:$addr #4 #5
/*21648*/         OPC_EmitMergeInputChains1_0,
/*21649*/         OPC_EmitConvertToTarget, 2,
/*21651*/         OPC_EmitInteger, MVT::i32, 14, 
/*21654*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21657*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                  // Src: (st (extractelt:f32 DPR:v2f32:$src, (imm:iPTR):$lane), addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 19
                  // Dst: (VST1LNd32 addrmode6:i32:$addr, DPR:v2f32:$src, (imm:i32):$lane)
/*21669*/       /*Scope*/ 43, /*->21713*/
/*21670*/         OPC_CheckChild0Type, MVT::v4f32,
/*21672*/         OPC_RecordChild1, // #2 = $lane
/*21673*/         OPC_MoveChild, 1,
/*21675*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21678*/         OPC_MoveParent,
/*21679*/         OPC_CheckType, MVT::f32,
/*21681*/         OPC_MoveParent,
/*21682*/         OPC_RecordChild2, // #3 = $addr
/*21683*/         OPC_CheckChild2Type, MVT::i32,
/*21685*/         OPC_CheckPredicate, 31, // Predicate_unindexedstore
/*21687*/         OPC_CheckPredicate, 32, // Predicate_store
/*21689*/         OPC_CheckComplexPat, /*CP*/11, /*#*/3, // SelectAddrMode6:$addr #4 #5
/*21692*/         OPC_EmitMergeInputChains1_0,
/*21693*/         OPC_EmitConvertToTarget, 2,
/*21695*/         OPC_EmitInteger, MVT::i32, 14, 
/*21698*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21701*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNq32Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                  // Src: (st (extractelt:f32 QPR:v4f32:$src, (imm:iPTR):$lane), addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 19
                  // Dst: (VST1LNq32Pseudo addrmode6:i32:$addr, QPR:v4f32:$src, (imm:i32):$lane)
/*21713*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*21715*/   /*Scope*/ 11|128,8/*1035*/, /*->22752*/
/*21717*/     OPC_RecordChild1, // #1 = $Rt
/*21718*/     OPC_Scope, 39|128,7/*935*/, /*->22656*/ // 4 children in Scope
/*21721*/       OPC_CheckChild1Type, MVT::i32,
/*21723*/       OPC_RecordChild2, // #2 = $shift
/*21724*/       OPC_Scope, 50|128,1/*178*/, /*->21905*/ // 3 children in Scope
/*21727*/         OPC_CheckChild2Type, MVT::i32,
/*21729*/         OPC_CheckPredicate, 31, // Predicate_unindexedstore
/*21731*/         OPC_Scope, 26, /*->21759*/ // 4 children in Scope
/*21733*/           OPC_CheckPredicate, 32, // Predicate_store
/*21735*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*21737*/           OPC_CheckComplexPat, /*CP*/5, /*#*/2, // SelectLdStSOReg:$shift #3 #4 #5
/*21740*/           OPC_EmitMergeInputChains1_0,
/*21741*/           OPC_EmitInteger, MVT::i32, 14, 
/*21744*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21747*/           OPC_MorphNodeTo, TARGET_VAL(ARM::STRrs), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                    // Src: (st GPR:i32:$Rt, ldst_so_reg:i32:$shift)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 16
                    // Dst: (STRrs GPR:i32:$Rt, ldst_so_reg:i32:$shift)
/*21759*/         /*Scope*/ 58, /*->21818*/
/*21760*/           OPC_CheckPredicate, 33, // Predicate_truncstore
/*21762*/           OPC_Scope, 26, /*->21790*/ // 2 children in Scope
/*21764*/             OPC_CheckPredicate, 35, // Predicate_truncstorei8
/*21766*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*21768*/             OPC_CheckComplexPat, /*CP*/5, /*#*/2, // SelectLdStSOReg:$shift #3 #4 #5
/*21771*/             OPC_EmitMergeInputChains1_0,
/*21772*/             OPC_EmitInteger, MVT::i32, 14, 
/*21775*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21778*/             OPC_MorphNodeTo, TARGET_VAL(ARM::STRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                      // Src: (st GPRnopc:i32:$Rt, ldst_so_reg:i32:$shift)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 16
                      // Dst: (STRBrs GPRnopc:i32:$Rt, ldst_so_reg:i32:$shift)
/*21790*/           /*Scope*/ 26, /*->21817*/
/*21791*/             OPC_CheckPredicate, 34, // Predicate_truncstorei16
/*21793*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*21795*/             OPC_CheckComplexPat, /*CP*/19, /*#*/2, // SelectAddrMode3:$addr #3 #4 #5
/*21798*/             OPC_EmitMergeInputChains1_0,
/*21799*/             OPC_EmitInteger, MVT::i32, 14, 
/*21802*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21805*/             OPC_MorphNodeTo, TARGET_VAL(ARM::STRH), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                      // Src: (st GPR:i32:$Rt, addrmode3:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 16
                      // Dst: (STRH GPR:i32:$Rt, addrmode3:i32:$addr)
/*21817*/           0, /*End of Scope*/
/*21818*/         /*Scope*/ 26, /*->21845*/
/*21819*/           OPC_CheckPredicate, 32, // Predicate_store
/*21821*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*21823*/           OPC_CheckComplexPat, /*CP*/7, /*#*/2, // SelectT2AddrModeSoReg:$addr #3 #4 #5
/*21826*/           OPC_EmitMergeInputChains1_0,
/*21827*/           OPC_EmitInteger, MVT::i32, 14, 
/*21830*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21833*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRs), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                    // Src: (st GPR:i32:$Rt, t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 16
                    // Dst: (t2STRs GPR:i32:$Rt, t2addrmode_so_reg:i32:$addr)
/*21845*/         /*Scope*/ 58, /*->21904*/
/*21846*/           OPC_CheckPredicate, 33, // Predicate_truncstore
/*21848*/           OPC_Scope, 26, /*->21876*/ // 2 children in Scope
/*21850*/             OPC_CheckPredicate, 35, // Predicate_truncstorei8
/*21852*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*21854*/             OPC_CheckComplexPat, /*CP*/7, /*#*/2, // SelectT2AddrModeSoReg:$addr #3 #4 #5
/*21857*/             OPC_EmitMergeInputChains1_0,
/*21858*/             OPC_EmitInteger, MVT::i32, 14, 
/*21861*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21864*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRBs), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                      // Src: (st rGPR:i32:$Rt, t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 16
                      // Dst: (t2STRBs rGPR:i32:$Rt, t2addrmode_so_reg:i32:$addr)
/*21876*/           /*Scope*/ 26, /*->21903*/
/*21877*/             OPC_CheckPredicate, 34, // Predicate_truncstorei16
/*21879*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*21881*/             OPC_CheckComplexPat, /*CP*/7, /*#*/2, // SelectT2AddrModeSoReg:$addr #3 #4 #5
/*21884*/             OPC_EmitMergeInputChains1_0,
/*21885*/             OPC_EmitInteger, MVT::i32, 14, 
/*21888*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21891*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRHs), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                      // Src: (st rGPR:i32:$Rt, t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 16
                      // Dst: (t2STRHs rGPR:i32:$Rt, t2addrmode_so_reg:i32:$addr)
/*21903*/           0, /*End of Scope*/
/*21904*/         0, /*End of Scope*/
/*21905*/       /*Scope*/ 87|128,2/*343*/, /*->22250*/
/*21907*/         OPC_RecordChild3, // #3 = $offset
/*21908*/         OPC_CheckChild3Type, MVT::i32,
/*21910*/         OPC_CheckType, MVT::i32,
/*21912*/         OPC_Scope, 31, /*->21945*/ // 6 children in Scope
/*21914*/           OPC_CheckPredicate, 29, // Predicate_istore
/*21916*/           OPC_CheckPredicate, 30, // Predicate_post_store
/*21918*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*21920*/           OPC_CheckComplexPat, /*CP*/14, /*#*/2, // SelectAddrOffsetNone:$Rn #4
/*21923*/           OPC_CheckComplexPat, /*CP*/20, /*#*/3, // SelectT2AddrModeImm8Offset:$offset #5
/*21926*/           OPC_EmitMergeInputChains1_0,
/*21927*/           OPC_EmitInteger, MVT::i32, 14, 
/*21930*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21933*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2STR_POST), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 4, 5, 6, 7, 
                    // Src: (ist:i32 GPRnopc:i32:$Rt, addr_offset_none:i32:$Rn, t2am_imm8_offset:i32:$offset)<<P:Predicate_istore>><<P:Predicate_post_store>> - Complexity = 16
                    // Dst: (t2STR_POST:i32 GPRnopc:i32:$Rt, addr_offset_none:i32:$Rn, t2am_imm8_offset:i32:$offset)
/*21945*/         /*Scope*/ 66, /*->22012*/
/*21946*/           OPC_CheckPredicate, 25, // Predicate_itruncstore
/*21948*/           OPC_CheckPredicate, 26, // Predicate_post_truncst
/*21950*/           OPC_Scope, 29, /*->21981*/ // 2 children in Scope
/*21952*/             OPC_CheckPredicate, 28, // Predicate_post_truncsti16
/*21954*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*21956*/             OPC_CheckComplexPat, /*CP*/14, /*#*/2, // SelectAddrOffsetNone:$Rn #4
/*21959*/             OPC_CheckComplexPat, /*CP*/20, /*#*/3, // SelectT2AddrModeImm8Offset:$offset #5
/*21962*/             OPC_EmitMergeInputChains1_0,
/*21963*/             OPC_EmitInteger, MVT::i32, 14, 
/*21966*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21969*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRH_POST), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 4, 5, 6, 7, 
                      // Src: (ist:i32 rGPR:i32:$Rt, addr_offset_none:i32:$Rn, t2am_imm8_offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti16>> - Complexity = 16
                      // Dst: (t2STRH_POST:i32 rGPR:i32:$Rt, addr_offset_none:i32:$Rn, t2am_imm8_offset:i32:$offset)
/*21981*/           /*Scope*/ 29, /*->22011*/
/*21982*/             OPC_CheckPredicate, 27, // Predicate_post_truncsti8
/*21984*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*21986*/             OPC_CheckComplexPat, /*CP*/14, /*#*/2, // SelectAddrOffsetNone:$Rn #4
/*21989*/             OPC_CheckComplexPat, /*CP*/20, /*#*/3, // SelectT2AddrModeImm8Offset:$offset #5
/*21992*/             OPC_EmitMergeInputChains1_0,
/*21993*/             OPC_EmitInteger, MVT::i32, 14, 
/*21996*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21999*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRB_POST), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 4, 5, 6, 7, 
                      // Src: (ist:i32 rGPR:i32:$Rt, addr_offset_none:i32:$Rn, t2am_imm8_offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti8>> - Complexity = 16
                      // Dst: (t2STRB_POST:i32 rGPR:i32:$Rt, addr_offset_none:i32:$Rn, t2am_imm8_offset:i32:$offset)
/*22011*/           0, /*End of Scope*/
/*22012*/         /*Scope*/ 56, /*->22069*/
/*22013*/           OPC_CheckPredicate, 29, // Predicate_istore
/*22015*/           OPC_CheckPredicate, 36, // Predicate_pre_store
/*22017*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*22019*/           OPC_Scope, 23, /*->22044*/ // 2 children in Scope
/*22021*/             OPC_CheckComplexPat, /*CP*/16, /*#*/3, // SelectAddrMode2OffsetImm:$offset #4 #5
/*22024*/             OPC_EmitMergeInputChains1_0,
/*22025*/             OPC_EmitInteger, MVT::i32, 14, 
/*22028*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22031*/             OPC_MorphNodeTo, TARGET_VAL(ARM::STRi_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 4, 5, 6, 7, 
                      // Src: (ist:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_imm:i32:$offset)<<P:Predicate_istore>><<P:Predicate_pre_store>> - Complexity = 13
                      // Dst: (STRi_preidx:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_imm:i32:$offset)
/*22044*/           /*Scope*/ 23, /*->22068*/
/*22045*/             OPC_CheckComplexPat, /*CP*/15, /*#*/3, // SelectAddrMode2OffsetReg:$offset #4 #5
/*22048*/             OPC_EmitMergeInputChains1_0,
/*22049*/             OPC_EmitInteger, MVT::i32, 14, 
/*22052*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22055*/             OPC_MorphNodeTo, TARGET_VAL(ARM::STRr_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 4, 5, 6, 7, 
                      // Src: (ist:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_reg:i32:$offset)<<P:Predicate_istore>><<P:Predicate_pre_store>> - Complexity = 13
                      // Dst: (STRr_preidx:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_reg:i32:$offset)
/*22068*/           0, /*End of Scope*/
/*22069*/         /*Scope*/ 89, /*->22159*/
/*22070*/           OPC_CheckPredicate, 25, // Predicate_itruncstore
/*22072*/           OPC_CheckPredicate, 37, // Predicate_pre_truncst
/*22074*/           OPC_Scope, 54, /*->22130*/ // 2 children in Scope
/*22076*/             OPC_CheckPredicate, 38, // Predicate_pre_truncsti8
/*22078*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*22080*/             OPC_Scope, 23, /*->22105*/ // 2 children in Scope
/*22082*/               OPC_CheckComplexPat, /*CP*/16, /*#*/3, // SelectAddrMode2OffsetImm:$offset #4 #5
/*22085*/               OPC_EmitMergeInputChains1_0,
/*22086*/               OPC_EmitInteger, MVT::i32, 14, 
/*22089*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22092*/               OPC_MorphNodeTo, TARGET_VAL(ARM::STRBi_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                            1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 4, 5, 6, 7, 
                        // Src: (ist:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_imm:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_pre_truncst>><<P:Predicate_pre_truncsti8>> - Complexity = 13
                        // Dst: (STRBi_preidx:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_imm:i32:$offset)
/*22105*/             /*Scope*/ 23, /*->22129*/
/*22106*/               OPC_CheckComplexPat, /*CP*/15, /*#*/3, // SelectAddrMode2OffsetReg:$offset #4 #5
/*22109*/               OPC_EmitMergeInputChains1_0,
/*22110*/               OPC_EmitInteger, MVT::i32, 14, 
/*22113*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22116*/               OPC_MorphNodeTo, TARGET_VAL(ARM::STRBr_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                            1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 4, 5, 6, 7, 
                        // Src: (ist:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_reg:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_pre_truncst>><<P:Predicate_pre_truncsti8>> - Complexity = 13
                        // Dst: (STRBr_preidx:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_reg:i32:$offset)
/*22129*/             0, /*End of Scope*/
/*22130*/           /*Scope*/ 27, /*->22158*/
/*22131*/             OPC_CheckPredicate, 39, // Predicate_pre_truncsti16
/*22133*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*22135*/             OPC_CheckComplexPat, /*CP*/17, /*#*/3, // SelectAddrMode3Offset:$offset #4 #5
/*22138*/             OPC_EmitMergeInputChains1_0,
/*22139*/             OPC_EmitInteger, MVT::i32, 14, 
/*22142*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22145*/             OPC_MorphNodeTo, TARGET_VAL(ARM::STRH_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 4, 5, 6, 7, 
                      // Src: (ist:i32 GPR:i32:$Rt, GPR:i32:$Rn, am3offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_pre_truncst>><<P:Predicate_pre_truncsti16>> - Complexity = 13
                      // Dst: (STRH_preidx:i32 GPR:i32:$Rt, GPR:i32:$Rn, am3offset:i32:$offset)
/*22158*/           0, /*End of Scope*/
/*22159*/         /*Scope*/ 28, /*->22188*/
/*22160*/           OPC_CheckPredicate, 29, // Predicate_istore
/*22162*/           OPC_CheckPredicate, 36, // Predicate_pre_store
/*22164*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*22166*/           OPC_CheckComplexPat, /*CP*/20, /*#*/3, // SelectT2AddrModeImm8Offset:$offset #4
/*22169*/           OPC_EmitMergeInputChains1_0,
/*22170*/           OPC_EmitInteger, MVT::i32, 14, 
/*22173*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22176*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2STR_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 4, 5, 6, 
                    // Src: (ist:i32 rGPR:i32:$Rt, GPRnopc:i32:$Rn, t2am_imm8_offset:i32:$offset)<<P:Predicate_istore>><<P:Predicate_pre_store>> - Complexity = 10
                    // Dst: (t2STR_preidx:i32 rGPR:i32:$Rt, GPRnopc:i32:$Rn, t2am_imm8_offset:i32:$offset)
/*22188*/         /*Scope*/ 60, /*->22249*/
/*22189*/           OPC_CheckPredicate, 25, // Predicate_itruncstore
/*22191*/           OPC_CheckPredicate, 37, // Predicate_pre_truncst
/*22193*/           OPC_Scope, 26, /*->22221*/ // 2 children in Scope
/*22195*/             OPC_CheckPredicate, 38, // Predicate_pre_truncsti8
/*22197*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*22199*/             OPC_CheckComplexPat, /*CP*/20, /*#*/3, // SelectT2AddrModeImm8Offset:$offset #4
/*22202*/             OPC_EmitMergeInputChains1_0,
/*22203*/             OPC_EmitInteger, MVT::i32, 14, 
/*22206*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22209*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRB_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 4, 5, 6, 
                      // Src: (ist:i32 rGPR:i32:$Rt, GPRnopc:i32:$Rn, t2am_imm8_offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_pre_truncst>><<P:Predicate_pre_truncsti8>> - Complexity = 10
                      // Dst: (t2STRB_preidx:i32 rGPR:i32:$Rt, GPRnopc:i32:$Rn, t2am_imm8_offset:i32:$offset)
/*22221*/           /*Scope*/ 26, /*->22248*/
/*22222*/             OPC_CheckPredicate, 39, // Predicate_pre_truncsti16
/*22224*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*22226*/             OPC_CheckComplexPat, /*CP*/20, /*#*/3, // SelectT2AddrModeImm8Offset:$offset #4
/*22229*/             OPC_EmitMergeInputChains1_0,
/*22230*/             OPC_EmitInteger, MVT::i32, 14, 
/*22233*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22236*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRH_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 4, 5, 6, 
                      // Src: (ist:i32 rGPR:i32:$Rt, GPRnopc:i32:$Rn, t2am_imm8_offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_pre_truncst>><<P:Predicate_pre_truncsti16>> - Complexity = 10
                      // Dst: (t2STRH_preidx:i32 rGPR:i32:$Rt, GPRnopc:i32:$Rn, t2am_imm8_offset:i32:$offset)
/*22248*/           0, /*End of Scope*/
/*22249*/         0, /*End of Scope*/
/*22250*/       /*Scope*/ 19|128,3/*403*/, /*->22655*/
/*22252*/         OPC_CheckChild2Type, MVT::i32,
/*22254*/         OPC_CheckPredicate, 31, // Predicate_unindexedstore
/*22256*/         OPC_Scope, 25, /*->22283*/ // 6 children in Scope
/*22258*/           OPC_CheckPredicate, 32, // Predicate_store
/*22260*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*22262*/           OPC_CheckComplexPat, /*CP*/6, /*#*/2, // SelectAddrModeImm12:$addr #3 #4
/*22265*/           OPC_EmitMergeInputChains1_0,
/*22266*/           OPC_EmitInteger, MVT::i32, 14, 
/*22269*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22272*/           OPC_MorphNodeTo, TARGET_VAL(ARM::STRi12), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (st GPR:i32:$Rt, addrmode_imm12:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                    // Dst: (STRi12 GPR:i32:$Rt, addrmode_imm12:i32:$addr)
/*22283*/         /*Scope*/ 27, /*->22311*/
/*22284*/           OPC_CheckPredicate, 33, // Predicate_truncstore
/*22286*/           OPC_CheckPredicate, 35, // Predicate_truncstorei8
/*22288*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*22290*/           OPC_CheckComplexPat, /*CP*/6, /*#*/2, // SelectAddrModeImm12:$addr #3 #4
/*22293*/           OPC_EmitMergeInputChains1_0,
/*22294*/           OPC_EmitInteger, MVT::i32, 14, 
/*22297*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22300*/           OPC_MorphNodeTo, TARGET_VAL(ARM::STRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (st GPRnopc:i32:$Rt, addrmode_imm12:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 13
                    // Dst: (STRBi12 GPRnopc:i32:$Rt, addrmode_imm12:i32:$addr)
/*22311*/         /*Scope*/ 50, /*->22362*/
/*22312*/           OPC_CheckPredicate, 32, // Predicate_store
/*22314*/           OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*22316*/           OPC_Scope, 21, /*->22339*/ // 2 children in Scope
/*22318*/             OPC_CheckComplexPat, /*CP*/21, /*#*/2, // SelectThumbAddrModeRI5S4:$addr #3 #4
/*22321*/             OPC_EmitMergeInputChains1_0,
/*22322*/             OPC_EmitInteger, MVT::i32, 14, 
/*22325*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22328*/             OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRr), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                      // Src: (st tGPR:i32:$Rt, t_addrmode_rrs4:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                      // Dst: (tSTRr tGPR:i32:$Rt, t_addrmode_rrs4:i32:$addr)
/*22339*/           /*Scope*/ 21, /*->22361*/
/*22340*/             OPC_CheckComplexPat, /*CP*/22, /*#*/2, // SelectThumbAddrModeImm5S4:$addr #3 #4
/*22343*/             OPC_EmitMergeInputChains1_0,
/*22344*/             OPC_EmitInteger, MVT::i32, 14, 
/*22347*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22350*/             OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRi), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                      // Src: (st tGPR:i32:$Rt, t_addrmode_is4:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                      // Dst: (tSTRi tGPR:i32:$Rt, t_addrmode_is4:i32:$addr)
/*22361*/           0, /*End of Scope*/
/*22362*/         /*Scope*/ 106, /*->22469*/
/*22363*/           OPC_CheckPredicate, 33, // Predicate_truncstore
/*22365*/           OPC_Scope, 50, /*->22417*/ // 2 children in Scope
/*22367*/             OPC_CheckPredicate, 35, // Predicate_truncstorei8
/*22369*/             OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*22371*/             OPC_Scope, 21, /*->22394*/ // 2 children in Scope
/*22373*/               OPC_CheckComplexPat, /*CP*/23, /*#*/2, // SelectThumbAddrModeRI5S1:$addr #3 #4
/*22376*/               OPC_EmitMergeInputChains1_0,
/*22377*/               OPC_EmitInteger, MVT::i32, 14, 
/*22380*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22383*/               OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRBr), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st tGPR:i32:$Rt, t_addrmode_rrs1:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 13
                        // Dst: (tSTRBr tGPR:i32:$Rt, t_addrmode_rrs1:i32:$addr)
/*22394*/             /*Scope*/ 21, /*->22416*/
/*22395*/               OPC_CheckComplexPat, /*CP*/24, /*#*/2, // SelectThumbAddrModeImm5S1:$addr #3 #4
/*22398*/               OPC_EmitMergeInputChains1_0,
/*22399*/               OPC_EmitInteger, MVT::i32, 14, 
/*22402*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22405*/               OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRBi), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st tGPR:i32:$Rt, t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 13
                        // Dst: (tSTRBi tGPR:i32:$Rt, t_addrmode_is1:i32:$addr)
/*22416*/             0, /*End of Scope*/
/*22417*/           /*Scope*/ 50, /*->22468*/
/*22418*/             OPC_CheckPredicate, 34, // Predicate_truncstorei16
/*22420*/             OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*22422*/             OPC_Scope, 21, /*->22445*/ // 2 children in Scope
/*22424*/               OPC_CheckComplexPat, /*CP*/25, /*#*/2, // SelectThumbAddrModeRI5S2:$addr #3 #4
/*22427*/               OPC_EmitMergeInputChains1_0,
/*22428*/               OPC_EmitInteger, MVT::i32, 14, 
/*22431*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22434*/               OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRHr), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st tGPR:i32:$Rt, t_addrmode_rrs2:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 13
                        // Dst: (tSTRHr tGPR:i32:$Rt, t_addrmode_rrs2:i32:$addr)
/*22445*/             /*Scope*/ 21, /*->22467*/
/*22446*/               OPC_CheckComplexPat, /*CP*/26, /*#*/2, // SelectThumbAddrModeImm5S2:$addr #3 #4
/*22449*/               OPC_EmitMergeInputChains1_0,
/*22450*/               OPC_EmitInteger, MVT::i32, 14, 
/*22453*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22456*/               OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRHi), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st tGPR:i32:$Rt, t_addrmode_is2:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 13
                        // Dst: (tSTRHi tGPR:i32:$Rt, t_addrmode_is2:i32:$addr)
/*22467*/             0, /*End of Scope*/
/*22468*/           0, /*End of Scope*/
/*22469*/         /*Scope*/ 77, /*->22547*/
/*22470*/           OPC_CheckPredicate, 32, // Predicate_store
/*22472*/           OPC_Scope, 23, /*->22497*/ // 2 children in Scope
/*22474*/             OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*22476*/             OPC_CheckComplexPat, /*CP*/27, /*#*/2, // SelectThumbAddrModeSP:$addr #3 #4
/*22479*/             OPC_EmitMergeInputChains1_0,
/*22480*/             OPC_EmitInteger, MVT::i32, 14, 
/*22483*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22486*/             OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRspi), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                      // Src: (st tGPR:i32:$Rt, t_addrmode_sp:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                      // Dst: (tSTRspi tGPR:i32:$Rt, t_addrmode_sp:i32:$addr)
/*22497*/           /*Scope*/ 48, /*->22546*/
/*22498*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*22500*/             OPC_Scope, 21, /*->22523*/ // 2 children in Scope
/*22502*/               OPC_CheckComplexPat, /*CP*/8, /*#*/2, // SelectT2AddrModeImm12:$addr #3 #4
/*22505*/               OPC_EmitMergeInputChains1_0,
/*22506*/               OPC_EmitInteger, MVT::i32, 14, 
/*22509*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22512*/               OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRi12), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st GPR:i32:$Rt, t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                        // Dst: (t2STRi12 GPR:i32:$Rt, t2addrmode_imm12:i32:$addr)
/*22523*/             /*Scope*/ 21, /*->22545*/
/*22524*/               OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectT2AddrModeImm8:$addr #3 #4
/*22527*/               OPC_EmitMergeInputChains1_0,
/*22528*/               OPC_EmitInteger, MVT::i32, 14, 
/*22531*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22534*/               OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRi8), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st GPR:i32:$Rt, t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                        // Dst: (t2STRi8 GPR:i32:$Rt, t2addrmode_negimm8:i32:$addr)
/*22545*/             0, /*End of Scope*/
/*22546*/           0, /*End of Scope*/
/*22547*/         /*Scope*/ 106, /*->22654*/
/*22548*/           OPC_CheckPredicate, 33, // Predicate_truncstore
/*22550*/           OPC_Scope, 50, /*->22602*/ // 2 children in Scope
/*22552*/             OPC_CheckPredicate, 35, // Predicate_truncstorei8
/*22554*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*22556*/             OPC_Scope, 21, /*->22579*/ // 2 children in Scope
/*22558*/               OPC_CheckComplexPat, /*CP*/8, /*#*/2, // SelectT2AddrModeImm12:$addr #3 #4
/*22561*/               OPC_EmitMergeInputChains1_0,
/*22562*/               OPC_EmitInteger, MVT::i32, 14, 
/*22565*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22568*/               OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st rGPR:i32:$Rt, t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 13
                        // Dst: (t2STRBi12 rGPR:i32:$Rt, t2addrmode_imm12:i32:$addr)
/*22579*/             /*Scope*/ 21, /*->22601*/
/*22580*/               OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectT2AddrModeImm8:$addr #3 #4
/*22583*/               OPC_EmitMergeInputChains1_0,
/*22584*/               OPC_EmitInteger, MVT::i32, 14, 
/*22587*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22590*/               OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st rGPR:i32:$Rt, t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 13
                        // Dst: (t2STRBi8 rGPR:i32:$Rt, t2addrmode_negimm8:i32:$addr)
/*22601*/             0, /*End of Scope*/
/*22602*/           /*Scope*/ 50, /*->22653*/
/*22603*/             OPC_CheckPredicate, 34, // Predicate_truncstorei16
/*22605*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*22607*/             OPC_Scope, 21, /*->22630*/ // 2 children in Scope
/*22609*/               OPC_CheckComplexPat, /*CP*/8, /*#*/2, // SelectT2AddrModeImm12:$addr #3 #4
/*22612*/               OPC_EmitMergeInputChains1_0,
/*22613*/               OPC_EmitInteger, MVT::i32, 14, 
/*22616*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22619*/               OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRHi12), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st rGPR:i32:$Rt, t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 13
                        // Dst: (t2STRHi12 rGPR:i32:$Rt, t2addrmode_imm12:i32:$addr)
/*22630*/             /*Scope*/ 21, /*->22652*/
/*22631*/               OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectT2AddrModeImm8:$addr #3 #4
/*22634*/               OPC_EmitMergeInputChains1_0,
/*22635*/               OPC_EmitInteger, MVT::i32, 14, 
/*22638*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22641*/               OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRHi8), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st rGPR:i32:$Rt, t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 13
                        // Dst: (t2STRHi8 rGPR:i32:$Rt, t2addrmode_negimm8:i32:$addr)
/*22652*/             0, /*End of Scope*/
/*22653*/           0, /*End of Scope*/
/*22654*/         0, /*End of Scope*/
/*22655*/       0, /*End of Scope*/
/*22656*/     /*Scope*/ 32, /*->22689*/
/*22657*/       OPC_CheckChild1Type, MVT::f64,
/*22659*/       OPC_RecordChild2, // #2 = $addr
/*22660*/       OPC_CheckChild2Type, MVT::i32,
/*22662*/       OPC_CheckPredicate, 31, // Predicate_unindexedstore
/*22664*/       OPC_CheckPredicate, 32, // Predicate_store
/*22666*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasVFP2())
/*22668*/       OPC_CheckComplexPat, /*CP*/28, /*#*/2, // SelectAddrMode5:$addr #3 #4
/*22671*/       OPC_EmitMergeInputChains1_0,
/*22672*/       OPC_EmitInteger, MVT::i32, 14, 
/*22675*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22678*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSTRD), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                // Src: (st DPR:f64:$Dd, addrmode5:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                // Dst: (VSTRD DPR:f64:$Dd, addrmode5:i32:$addr)
/*22689*/     /*Scope*/ 32, /*->22722*/
/*22690*/       OPC_CheckChild1Type, MVT::f32,
/*22692*/       OPC_RecordChild2, // #2 = $addr
/*22693*/       OPC_CheckChild2Type, MVT::i32,
/*22695*/       OPC_CheckPredicate, 31, // Predicate_unindexedstore
/*22697*/       OPC_CheckPredicate, 32, // Predicate_store
/*22699*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasVFP2())
/*22701*/       OPC_CheckComplexPat, /*CP*/28, /*#*/2, // SelectAddrMode5:$addr #3 #4
/*22704*/       OPC_EmitMergeInputChains1_0,
/*22705*/       OPC_EmitInteger, MVT::i32, 14, 
/*22708*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22711*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSTRS), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                // Src: (st SPR:f32:$Sd, addrmode5:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                // Dst: (VSTRS SPR:f32:$Sd, addrmode5:i32:$addr)
/*22722*/     /*Scope*/ 28, /*->22751*/
/*22723*/       OPC_CheckChild1Type, MVT::v2f64,
/*22725*/       OPC_RecordChild2, // #2 = $Rn
/*22726*/       OPC_CheckChild2Type, MVT::i32,
/*22728*/       OPC_CheckPredicate, 31, // Predicate_unindexedstore
/*22730*/       OPC_CheckPredicate, 32, // Predicate_store
/*22732*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasVFP2())
/*22734*/       OPC_EmitMergeInputChains1_0,
/*22735*/       OPC_EmitInteger, MVT::i32, 14, 
/*22738*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22741*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSTMQIA), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 4/*#Ops*/, 1, 2, 3, 4, 
                // Src: (st QPR:v2f64:$src, GPR:i32:$Rn)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 4
                // Dst: (VSTMQIA QPR:v2f64:$src, GPR:i32:$Rn)
/*22751*/     0, /*End of Scope*/
/*22752*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 106|128,12/*1642*/,  TARGET_VAL(ARMISD::CMPZ),// ->24399
/*22757*/   OPC_Scope, 6|128,1/*134*/, /*->22894*/ // 14 children in Scope
/*22760*/     OPC_MoveChild, 0,
/*22762*/     OPC_SwitchOpcode /*2 cases */, 62,  TARGET_VAL(ISD::AND),// ->22828
/*22766*/       OPC_RecordChild0, // #0 = $Rn
/*22767*/       OPC_RecordChild1, // #1 = $shift
/*22768*/       OPC_CheckPredicate, 40, // Predicate_and_su
/*22770*/       OPC_CheckType, MVT::i32,
/*22772*/       OPC_MoveParent,
/*22773*/       OPC_MoveChild, 1,
/*22775*/       OPC_CheckInteger, 0, 
/*22777*/       OPC_MoveParent,
/*22778*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*22780*/       OPC_Scope, 22, /*->22804*/ // 2 children in Scope
/*22782*/         OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*22785*/         OPC_EmitInteger, MVT::i32, 14, 
/*22788*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22791*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TSTrsr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (ARMcmpZ (and:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)<<P:Predicate_and_su>>, 0:i32) - Complexity = 24
                  // Dst: (TSTrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*22804*/       /*Scope*/ 22, /*->22827*/
/*22805*/         OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*22808*/         OPC_EmitInteger, MVT::i32, 14, 
/*22811*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22814*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TSTrsr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (ARMcmpZ (and:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn)<<P:Predicate_and_su>>, 0:i32) - Complexity = 24
                  // Dst: (TSTrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*22827*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 62,  TARGET_VAL(ISD::XOR),// ->22893
/*22831*/       OPC_RecordChild0, // #0 = $Rn
/*22832*/       OPC_RecordChild1, // #1 = $shift
/*22833*/       OPC_CheckPredicate, 41, // Predicate_xor_su
/*22835*/       OPC_CheckType, MVT::i32,
/*22837*/       OPC_MoveParent,
/*22838*/       OPC_MoveChild, 1,
/*22840*/       OPC_CheckInteger, 0, 
/*22842*/       OPC_MoveParent,
/*22843*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*22845*/       OPC_Scope, 22, /*->22869*/ // 2 children in Scope
/*22847*/         OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*22850*/         OPC_EmitInteger, MVT::i32, 14, 
/*22853*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22856*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TEQrsr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (ARMcmpZ (xor:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 24
                  // Dst: (TEQrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*22869*/       /*Scope*/ 22, /*->22892*/
/*22870*/         OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*22873*/         OPC_EmitInteger, MVT::i32, 14, 
/*22876*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22879*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TEQrsr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (ARMcmpZ (xor:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 24
                  // Dst: (TEQrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*22892*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*22894*/   /*Scope*/ 39, /*->22934*/
/*22895*/     OPC_RecordChild0, // #0 = $Rn
/*22896*/     OPC_CheckChild0Type, MVT::i32,
/*22898*/     OPC_MoveChild, 1,
/*22900*/     OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*22903*/     OPC_MoveChild, 0,
/*22905*/     OPC_CheckInteger, 0, 
/*22907*/     OPC_MoveParent,
/*22908*/     OPC_RecordChild1, // #1 = $shift
/*22909*/     OPC_MoveParent,
/*22910*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*22912*/     OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*22915*/     OPC_EmitInteger, MVT::i32, 14, 
/*22918*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22921*/     OPC_MorphNodeTo, TARGET_VAL(ARM::CMNzrsr), 0|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
              // Src: (ARMcmpZ GPR:i32:$Rn, (sub:i32 0:i32, so_reg_reg:i32:$shift)) - Complexity = 23
              // Dst: (CMNzrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*22934*/   /*Scope*/ 11|128,2/*267*/, /*->23203*/
/*22936*/     OPC_MoveChild, 0,
/*22938*/     OPC_SwitchOpcode /*3 cases */, 34,  TARGET_VAL(ISD::SUB),// ->22976
/*22942*/       OPC_MoveChild, 0,
/*22944*/       OPC_CheckInteger, 0, 
/*22946*/       OPC_MoveParent,
/*22947*/       OPC_RecordChild1, // #0 = $shift
/*22948*/       OPC_CheckType, MVT::i32,
/*22950*/       OPC_MoveParent,
/*22951*/       OPC_RecordChild1, // #1 = $Rn
/*22952*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*22954*/       OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*22957*/       OPC_EmitInteger, MVT::i32, 14, 
/*22960*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22963*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CMNzrsr), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                // Src: (ARMcmpZ (sub:i32 0:i32, so_reg_reg:i32:$shift), GPR:i32:$Rn) - Complexity = 23
                // Dst: (CMNzrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
              /*SwitchOpcode*/ 110,  TARGET_VAL(ISD::AND),// ->23089
/*22979*/       OPC_RecordChild0, // #0 = $Rn
/*22980*/       OPC_RecordChild1, // #1 = $shift
/*22981*/       OPC_CheckPredicate, 40, // Predicate_and_su
/*22983*/       OPC_CheckType, MVT::i32,
/*22985*/       OPC_MoveParent,
/*22986*/       OPC_MoveChild, 1,
/*22988*/       OPC_CheckInteger, 0, 
/*22990*/       OPC_MoveParent,
/*22991*/       OPC_Scope, 23, /*->23016*/ // 4 children in Scope
/*22993*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*22995*/         OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*22998*/         OPC_EmitInteger, MVT::i32, 14, 
/*23001*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23004*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TSTrsi), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ (and:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)<<P:Predicate_and_su>>, 0:i32) - Complexity = 21
                  // Dst: (TSTrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*23016*/       /*Scope*/ 23, /*->23040*/
/*23017*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*23019*/         OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*23022*/         OPC_EmitInteger, MVT::i32, 14, 
/*23025*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23028*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2TSTrs), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ (and:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)<<P:Predicate_and_su>>, 0:i32) - Complexity = 21
                  // Dst: (t2TSTrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*23040*/       /*Scope*/ 23, /*->23064*/
/*23041*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23043*/         OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*23046*/         OPC_EmitInteger, MVT::i32, 14, 
/*23049*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23052*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TSTrsi), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ (and:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn)<<P:Predicate_and_su>>, 0:i32) - Complexity = 21
                  // Dst: (TSTrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*23064*/       /*Scope*/ 23, /*->23088*/
/*23065*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*23067*/         OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*23070*/         OPC_EmitInteger, MVT::i32, 14, 
/*23073*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23076*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2TSTrs), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ (and:i32 t2_so_reg:i32:$ShiftedRm, GPRnopc:i32:$Rn)<<P:Predicate_and_su>>, 0:i32) - Complexity = 21
                  // Dst: (t2TSTrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*23088*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 110,  TARGET_VAL(ISD::XOR),// ->23202
/*23092*/       OPC_RecordChild0, // #0 = $Rn
/*23093*/       OPC_RecordChild1, // #1 = $shift
/*23094*/       OPC_CheckPredicate, 41, // Predicate_xor_su
/*23096*/       OPC_CheckType, MVT::i32,
/*23098*/       OPC_MoveParent,
/*23099*/       OPC_MoveChild, 1,
/*23101*/       OPC_CheckInteger, 0, 
/*23103*/       OPC_MoveParent,
/*23104*/       OPC_Scope, 23, /*->23129*/ // 4 children in Scope
/*23106*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23108*/         OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*23111*/         OPC_EmitInteger, MVT::i32, 14, 
/*23114*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23117*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TEQrsi), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ (xor:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 21
                  // Dst: (TEQrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*23129*/       /*Scope*/ 23, /*->23153*/
/*23130*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*23132*/         OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*23135*/         OPC_EmitInteger, MVT::i32, 14, 
/*23138*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23141*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2TEQrs), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ (xor:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 21
                  // Dst: (t2TEQrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*23153*/       /*Scope*/ 23, /*->23177*/
/*23154*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23156*/         OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*23159*/         OPC_EmitInteger, MVT::i32, 14, 
/*23162*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23165*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TEQrsi), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ (xor:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 21
                  // Dst: (TEQrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*23177*/       /*Scope*/ 23, /*->23201*/
/*23178*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*23180*/         OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*23183*/         OPC_EmitInteger, MVT::i32, 14, 
/*23186*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23189*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2TEQrs), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ (xor:i32 t2_so_reg:i32:$ShiftedRm, GPRnopc:i32:$Rn)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 21
                  // Dst: (t2TEQrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*23201*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*23203*/   /*Scope*/ 65, /*->23269*/
/*23204*/     OPC_RecordChild0, // #0 = $Rn
/*23205*/     OPC_CheckChild0Type, MVT::i32,
/*23207*/     OPC_MoveChild, 1,
/*23209*/     OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*23212*/     OPC_MoveChild, 0,
/*23214*/     OPC_CheckInteger, 0, 
/*23216*/     OPC_MoveParent,
/*23217*/     OPC_RecordChild1, // #1 = $shift
/*23218*/     OPC_MoveParent,
/*23219*/     OPC_Scope, 23, /*->23244*/ // 2 children in Scope
/*23221*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23223*/       OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*23226*/       OPC_EmitInteger, MVT::i32, 14, 
/*23229*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23232*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CMNzrsi), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (ARMcmpZ GPR:i32:$Rn, (sub:i32 0:i32, so_reg_imm:i32:$shift)) - Complexity = 20
                // Dst: (CMNzrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*23244*/     /*Scope*/ 23, /*->23268*/
/*23245*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*23247*/       OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*23250*/       OPC_EmitInteger, MVT::i32, 14, 
/*23253*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23256*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMNzrs), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (ARMcmpZ GPRnopc:i32:$Rn, (sub:i32 0:i32, t2_so_reg:i32:$ShiftedRm)) - Complexity = 20
                // Dst: (t2CMNzrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*23268*/     0, /*End of Scope*/
/*23269*/   /*Scope*/ 103|128,1/*231*/, /*->23502*/
/*23271*/     OPC_MoveChild, 0,
/*23273*/     OPC_SwitchOpcode /*3 cases */, 60,  TARGET_VAL(ISD::SUB),// ->23337
/*23277*/       OPC_MoveChild, 0,
/*23279*/       OPC_CheckInteger, 0, 
/*23281*/       OPC_MoveParent,
/*23282*/       OPC_RecordChild1, // #0 = $shift
/*23283*/       OPC_CheckType, MVT::i32,
/*23285*/       OPC_MoveParent,
/*23286*/       OPC_RecordChild1, // #1 = $Rn
/*23287*/       OPC_Scope, 23, /*->23312*/ // 2 children in Scope
/*23289*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23291*/         OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*23294*/         OPC_EmitInteger, MVT::i32, 14, 
/*23297*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23300*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CMNzrsi), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ (sub:i32 0:i32, so_reg_imm:i32:$shift), GPR:i32:$Rn) - Complexity = 20
                  // Dst: (CMNzrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*23312*/       /*Scope*/ 23, /*->23336*/
/*23313*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*23315*/         OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*23318*/         OPC_EmitInteger, MVT::i32, 14, 
/*23321*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23324*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMNzrs), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ (sub:i32 0:i32, t2_so_reg:i32:$ShiftedRm), GPRnopc:i32:$Rn) - Complexity = 20
                  // Dst: (t2CMNzrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*23336*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 79,  TARGET_VAL(ISD::AND),// ->23419
/*23340*/       OPC_RecordChild0, // #0 = $Rn
/*23341*/       OPC_RecordChild1, // #1 = $imm
/*23342*/       OPC_MoveChild, 1,
/*23344*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23347*/       OPC_Scope, 34, /*->23383*/ // 2 children in Scope
/*23349*/         OPC_CheckPredicate, 3, // Predicate_so_imm
/*23351*/         OPC_MoveParent,
/*23352*/         OPC_CheckPredicate, 40, // Predicate_and_su
/*23354*/         OPC_CheckType, MVT::i32,
/*23356*/         OPC_MoveParent,
/*23357*/         OPC_MoveChild, 1,
/*23359*/         OPC_CheckInteger, 0, 
/*23361*/         OPC_MoveParent,
/*23362*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23364*/         OPC_EmitConvertToTarget, 1,
/*23366*/         OPC_EmitInteger, MVT::i32, 14, 
/*23369*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23372*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TSTri), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMcmpZ (and:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm)<<P:Predicate_and_su>>, 0:i32) - Complexity = 16
                  // Dst: (TSTri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*23383*/       /*Scope*/ 34, /*->23418*/
/*23384*/         OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*23386*/         OPC_MoveParent,
/*23387*/         OPC_CheckPredicate, 40, // Predicate_and_su
/*23389*/         OPC_CheckType, MVT::i32,
/*23391*/         OPC_MoveParent,
/*23392*/         OPC_MoveChild, 1,
/*23394*/         OPC_CheckInteger, 0, 
/*23396*/         OPC_MoveParent,
/*23397*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*23399*/         OPC_EmitConvertToTarget, 1,
/*23401*/         OPC_EmitInteger, MVT::i32, 14, 
/*23404*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23407*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2TSTri), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMcmpZ (and:i32 GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)<<P:Predicate_and_su>>, 0:i32) - Complexity = 16
                  // Dst: (t2TSTri:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*23418*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 79,  TARGET_VAL(ISD::XOR),// ->23501
/*23422*/       OPC_RecordChild0, // #0 = $Rn
/*23423*/       OPC_RecordChild1, // #1 = $imm
/*23424*/       OPC_MoveChild, 1,
/*23426*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23429*/       OPC_Scope, 34, /*->23465*/ // 2 children in Scope
/*23431*/         OPC_CheckPredicate, 3, // Predicate_so_imm
/*23433*/         OPC_MoveParent,
/*23434*/         OPC_CheckPredicate, 41, // Predicate_xor_su
/*23436*/         OPC_CheckType, MVT::i32,
/*23438*/         OPC_MoveParent,
/*23439*/         OPC_MoveChild, 1,
/*23441*/         OPC_CheckInteger, 0, 
/*23443*/         OPC_MoveParent,
/*23444*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23446*/         OPC_EmitConvertToTarget, 1,
/*23448*/         OPC_EmitInteger, MVT::i32, 14, 
/*23451*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23454*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TEQri), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMcmpZ (xor:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 16
                  // Dst: (TEQri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*23465*/       /*Scope*/ 34, /*->23500*/
/*23466*/         OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*23468*/         OPC_MoveParent,
/*23469*/         OPC_CheckPredicate, 41, // Predicate_xor_su
/*23471*/         OPC_CheckType, MVT::i32,
/*23473*/         OPC_MoveParent,
/*23474*/         OPC_MoveChild, 1,
/*23476*/         OPC_CheckInteger, 0, 
/*23478*/         OPC_MoveParent,
/*23479*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*23481*/         OPC_EmitConvertToTarget, 1,
/*23483*/         OPC_EmitInteger, MVT::i32, 14, 
/*23486*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23489*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2TEQri), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMcmpZ (xor:i32 GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 16
                  // Dst: (t2TEQri:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*23500*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*23502*/   /*Scope*/ 102, /*->23605*/
/*23503*/     OPC_RecordChild0, // #0 = $src
/*23504*/     OPC_CheckChild0Type, MVT::i32,
/*23506*/     OPC_Scope, 25, /*->23533*/ // 2 children in Scope
/*23508*/       OPC_RecordChild1, // #1 = $rhs
/*23509*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23511*/       OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$rhs #2 #3 #4
/*23514*/       OPC_EmitInteger, MVT::i32, 14, 
/*23517*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23520*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CMPrsr), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                // Src: (ARMcmpZ GPR:i32:$src, so_reg_reg:i32:$rhs) - Complexity = 15
                // Dst: (CMPrsr:i32 GPR:i32:$src, so_reg_reg:i32:$rhs)
/*23533*/     /*Scope*/ 70, /*->23604*/
/*23534*/       OPC_MoveChild, 1,
/*23536*/       OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*23539*/       OPC_MoveChild, 0,
/*23541*/       OPC_CheckInteger, 0, 
/*23543*/       OPC_MoveParent,
/*23544*/       OPC_RecordChild1, // #1 = $imm
/*23545*/       OPC_MoveChild, 1,
/*23547*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23550*/       OPC_Scope, 25, /*->23577*/ // 2 children in Scope
/*23552*/         OPC_CheckPredicate, 3, // Predicate_so_imm
/*23554*/         OPC_MoveParent,
/*23555*/         OPC_MoveParent,
/*23556*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23558*/         OPC_EmitConvertToTarget, 1,
/*23560*/         OPC_EmitInteger, MVT::i32, 14, 
/*23563*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23566*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CMNzri), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMcmpZ GPR:i32:$Rn, (sub:i32 0:i32, (imm:i32)<<P:Predicate_so_imm>>:$imm)) - Complexity = 15
                  // Dst: (CMNzri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*23577*/       /*Scope*/ 25, /*->23603*/
/*23578*/         OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*23580*/         OPC_MoveParent,
/*23581*/         OPC_MoveParent,
/*23582*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*23584*/         OPC_EmitConvertToTarget, 1,
/*23586*/         OPC_EmitInteger, MVT::i32, 14, 
/*23589*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23592*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMNzri), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMcmpZ GPRnopc:i32:$Rn, (sub:i32 0:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)) - Complexity = 15
                  // Dst: (t2CMNzri:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*23603*/       0, /*End of Scope*/
/*23604*/     0, /*End of Scope*/
/*23605*/   /*Scope*/ 76, /*->23682*/
/*23606*/     OPC_MoveChild, 0,
/*23608*/     OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*23611*/     OPC_MoveChild, 0,
/*23613*/     OPC_CheckInteger, 0, 
/*23615*/     OPC_MoveParent,
/*23616*/     OPC_RecordChild1, // #0 = $imm
/*23617*/     OPC_MoveChild, 1,
/*23619*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23622*/     OPC_Scope, 28, /*->23652*/ // 2 children in Scope
/*23624*/       OPC_CheckPredicate, 3, // Predicate_so_imm
/*23626*/       OPC_MoveParent,
/*23627*/       OPC_CheckType, MVT::i32,
/*23629*/       OPC_MoveParent,
/*23630*/       OPC_RecordChild1, // #1 = $Rn
/*23631*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23633*/       OPC_EmitConvertToTarget, 0,
/*23635*/       OPC_EmitInteger, MVT::i32, 14, 
/*23638*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23641*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CMNzri), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                // Src: (ARMcmpZ (sub:i32 0:i32, (imm:i32)<<P:Predicate_so_imm>>:$imm), GPR:i32:$Rn) - Complexity = 15
                // Dst: (CMNzri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*23652*/     /*Scope*/ 28, /*->23681*/
/*23653*/       OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*23655*/       OPC_MoveParent,
/*23656*/       OPC_CheckType, MVT::i32,
/*23658*/       OPC_MoveParent,
/*23659*/       OPC_RecordChild1, // #1 = $Rn
/*23660*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*23662*/       OPC_EmitConvertToTarget, 0,
/*23664*/       OPC_EmitInteger, MVT::i32, 14, 
/*23667*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23670*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMNzri), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                // Src: (ARMcmpZ (sub:i32 0:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm), GPRnopc:i32:$Rn) - Complexity = 15
                // Dst: (t2CMNzri:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*23681*/     0, /*End of Scope*/
/*23682*/   /*Scope*/ 53, /*->23736*/
/*23683*/     OPC_RecordChild0, // #0 = $rhs
/*23684*/     OPC_CheckChild0Type, MVT::i32,
/*23686*/     OPC_RecordChild1, // #1 = $src
/*23687*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23689*/     OPC_Scope, 22, /*->23713*/ // 2 children in Scope
/*23691*/       OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$rhs #2 #3 #4
/*23694*/       OPC_EmitInteger, MVT::i32, 14, 
/*23697*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23700*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CMPrsr), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                // Src: (ARMcmpZ so_reg_reg:i32:$rhs, GPR:i32:$src) - Complexity = 15
                // Dst: (CMPrsr:i32 GPR:i32:$src, so_reg_reg:i32:$rhs)
/*23713*/     /*Scope*/ 21, /*->23735*/
/*23714*/       OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$rhs #2 #3
/*23717*/       OPC_EmitInteger, MVT::i32, 14, 
/*23720*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23723*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CMPrsi), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (ARMcmpZ GPR:i32:$src, so_reg_imm:i32:$rhs) - Complexity = 12
                // Dst: (CMPrsi:i32 GPR:i32:$src, so_reg_imm:i32:$rhs)
/*23735*/     0, /*End of Scope*/
/*23736*/   /*Scope*/ 95, /*->23832*/
/*23737*/     OPC_MoveChild, 0,
/*23739*/     OPC_SwitchOpcode /*2 cases */, 54,  TARGET_VAL(ISD::AND),// ->23797
/*23743*/       OPC_RecordChild0, // #0 = $Rn
/*23744*/       OPC_RecordChild1, // #1 = $Rm
/*23745*/       OPC_CheckPredicate, 40, // Predicate_and_su
/*23747*/       OPC_CheckType, MVT::i32,
/*23749*/       OPC_MoveParent,
/*23750*/       OPC_MoveChild, 1,
/*23752*/       OPC_CheckInteger, 0, 
/*23754*/       OPC_MoveParent,
/*23755*/       OPC_Scope, 19, /*->23776*/ // 2 children in Scope
/*23757*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23759*/         OPC_EmitInteger, MVT::i32, 14, 
/*23762*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23765*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TSTrr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMcmpZ (and:i32 GPR:i32:$Rn, GPR:i32:$Rm)<<P:Predicate_and_su>>, 0:i32) - Complexity = 12
                  // Dst: (TSTrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*23776*/       /*Scope*/ 19, /*->23796*/
/*23777*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*23779*/         OPC_EmitInteger, MVT::i32, 14, 
/*23782*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23785*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tTST), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMcmpZ (and:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)<<P:Predicate_and_su>>, 0:i32) - Complexity = 12
                  // Dst: (tTST:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*23796*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 31,  TARGET_VAL(ISD::XOR),// ->23831
/*23800*/       OPC_RecordChild0, // #0 = $Rn
/*23801*/       OPC_RecordChild1, // #1 = $Rm
/*23802*/       OPC_CheckPredicate, 41, // Predicate_xor_su
/*23804*/       OPC_CheckType, MVT::i32,
/*23806*/       OPC_MoveParent,
/*23807*/       OPC_MoveChild, 1,
/*23809*/       OPC_CheckInteger, 0, 
/*23811*/       OPC_MoveParent,
/*23812*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23814*/       OPC_EmitInteger, MVT::i32, 14, 
/*23817*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23820*/       OPC_MorphNodeTo, TARGET_VAL(ARM::TEQrr), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (ARMcmpZ (xor:i32 GPR:i32:$Rn, GPR:i32:$Rm)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 12
                // Dst: (TEQrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
              0, // EndSwitchOpcode
/*23832*/   /*Scope*/ 27, /*->23860*/
/*23833*/     OPC_RecordChild0, // #0 = $lhs
/*23834*/     OPC_CheckChild0Type, MVT::i32,
/*23836*/     OPC_RecordChild1, // #1 = $rhs
/*23837*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*23839*/     OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$rhs #2 #3
/*23842*/     OPC_EmitInteger, MVT::i32, 14, 
/*23845*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23848*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMPrs), 0|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
              // Src: (ARMcmpZ GPRnopc:i32:$lhs, t2_so_reg:i32:$rhs) - Complexity = 12
              // Dst: (t2CMPrs:i32 GPRnopc:i32:$lhs, t2_so_reg:i32:$rhs)
/*23860*/   /*Scope*/ 102, /*->23963*/
/*23861*/     OPC_MoveChild, 0,
/*23863*/     OPC_SwitchOpcode /*2 cases */, 46,  TARGET_VAL(ISD::AND),// ->23913
/*23867*/       OPC_RecordChild0, // #0 = $Rn
/*23868*/       OPC_RecordChild1, // #1 = $Rm
/*23869*/       OPC_CheckPredicate, 40, // Predicate_and_su
/*23871*/       OPC_CheckType, MVT::i32,
/*23873*/       OPC_MoveParent,
/*23874*/       OPC_MoveChild, 1,
/*23876*/       OPC_CheckInteger, 0, 
/*23878*/       OPC_MoveParent,
/*23879*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*23881*/       OPC_EmitInteger, MVT::i32, 14, 
/*23884*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23887*/       OPC_Scope, 11, /*->23900*/ // 2 children in Scope
/*23889*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2TSTrr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMcmpZ (and:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)<<P:Predicate_and_su>>, 0:i32) - Complexity = 12
                  // Dst: (t2TSTrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*23900*/       /*Scope*/ 11, /*->23912*/
/*23901*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2TSTrr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (ARMcmpZ (and:i32 rGPR:i32:$Rm, GPRnopc:i32:$Rn)<<P:Predicate_and_su>>, 0:i32) - Complexity = 12
                  // Dst: (t2TSTrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*23912*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 46,  TARGET_VAL(ISD::XOR),// ->23962
/*23916*/       OPC_RecordChild0, // #0 = $Rn
/*23917*/       OPC_RecordChild1, // #1 = $Rm
/*23918*/       OPC_CheckPredicate, 41, // Predicate_xor_su
/*23920*/       OPC_CheckType, MVT::i32,
/*23922*/       OPC_MoveParent,
/*23923*/       OPC_MoveChild, 1,
/*23925*/       OPC_CheckInteger, 0, 
/*23927*/       OPC_MoveParent,
/*23928*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*23930*/       OPC_EmitInteger, MVT::i32, 14, 
/*23933*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23936*/       OPC_Scope, 11, /*->23949*/ // 2 children in Scope
/*23938*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2TEQrr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMcmpZ (xor:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 12
                  // Dst: (t2TEQrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*23949*/       /*Scope*/ 11, /*->23961*/
/*23950*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2TEQrr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (ARMcmpZ (xor:i32 rGPR:i32:$Rm, GPRnopc:i32:$Rn)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 12
                  // Dst: (t2TEQrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*23961*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*23963*/   /*Scope*/ 4|128,1/*132*/, /*->24097*/
/*23965*/     OPC_RecordChild0, // #0 = $rhs
/*23966*/     OPC_CheckChild0Type, MVT::i32,
/*23968*/     OPC_Scope, 51, /*->24021*/ // 2 children in Scope
/*23970*/       OPC_RecordChild1, // #1 = $src
/*23971*/       OPC_Scope, 23, /*->23996*/ // 2 children in Scope
/*23973*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23975*/         OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$rhs #2 #3
/*23978*/         OPC_EmitInteger, MVT::i32, 14, 
/*23981*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23984*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CMPrsi), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ so_reg_imm:i32:$rhs, GPR:i32:$src) - Complexity = 12
                  // Dst: (CMPrsi:i32 GPR:i32:$src, so_reg_imm:i32:$rhs)
/*23996*/       /*Scope*/ 23, /*->24020*/
/*23997*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*23999*/         OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$rhs #2 #3
/*24002*/         OPC_EmitInteger, MVT::i32, 14, 
/*24005*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24008*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMPrs), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ t2_so_reg:i32:$rhs, GPRnopc:i32:$lhs) - Complexity = 12
                  // Dst: (t2CMPrs:i32 GPRnopc:i32:$lhs, t2_so_reg:i32:$rhs)
/*24020*/       0, /*End of Scope*/
/*24021*/     /*Scope*/ 74, /*->24096*/
/*24022*/       OPC_MoveChild, 1,
/*24024*/       OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*24027*/       OPC_MoveChild, 0,
/*24029*/       OPC_CheckInteger, 0, 
/*24031*/       OPC_MoveParent,
/*24032*/       OPC_RecordChild1, // #1 = $Rm
/*24033*/       OPC_MoveParent,
/*24034*/       OPC_Scope, 19, /*->24055*/ // 3 children in Scope
/*24036*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24038*/         OPC_EmitInteger, MVT::i32, 14, 
/*24041*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24044*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CMNzrr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMcmpZ GPR:i32:$Rn, (sub:i32 0:i32, GPR:i32:$Rm)) - Complexity = 11
                  // Dst: (CMNzrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*24055*/       /*Scope*/ 19, /*->24075*/
/*24056*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*24058*/         OPC_EmitInteger, MVT::i32, 14, 
/*24061*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24064*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tCMNz), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMcmpZ tGPR:i32:$Rn, (sub:i32 0:i32, tGPR:i32:$Rm)) - Complexity = 11
                  // Dst: (tCMNz:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*24075*/       /*Scope*/ 19, /*->24095*/
/*24076*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24078*/         OPC_EmitInteger, MVT::i32, 14, 
/*24081*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24084*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMNzrr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMcmpZ GPRnopc:i32:$Rn, (sub:i32 0:i32, rGPR:i32:$Rm)) - Complexity = 11
                  // Dst: (t2CMNzrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*24095*/       0, /*End of Scope*/
/*24096*/     0, /*End of Scope*/
/*24097*/   /*Scope*/ 77, /*->24175*/
/*24098*/     OPC_MoveChild, 0,
/*24100*/     OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*24103*/     OPC_MoveChild, 0,
/*24105*/     OPC_CheckInteger, 0, 
/*24107*/     OPC_MoveParent,
/*24108*/     OPC_RecordChild1, // #0 = $Rm
/*24109*/     OPC_CheckType, MVT::i32,
/*24111*/     OPC_MoveParent,
/*24112*/     OPC_RecordChild1, // #1 = $Rn
/*24113*/     OPC_Scope, 19, /*->24134*/ // 3 children in Scope
/*24115*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24117*/       OPC_EmitInteger, MVT::i32, 14, 
/*24120*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24123*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CMNzrr), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (ARMcmpZ (sub:i32 0:i32, GPR:i32:$Rm), GPR:i32:$Rn) - Complexity = 11
                // Dst: (CMNzrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*24134*/     /*Scope*/ 19, /*->24154*/
/*24135*/       OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*24137*/       OPC_EmitInteger, MVT::i32, 14, 
/*24140*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24143*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tCMNz), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (ARMcmpZ (sub:i32 0:i32, tGPR:i32:$Rm), tGPR:i32:$Rn) - Complexity = 11
                // Dst: (tCMNz:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*24154*/     /*Scope*/ 19, /*->24174*/
/*24155*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24157*/       OPC_EmitInteger, MVT::i32, 14, 
/*24160*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24163*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMNzrr), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (ARMcmpZ (sub:i32 0:i32, rGPR:i32:$Rm), GPRnopc:i32:$Rn) - Complexity = 11
                // Dst: (t2CMNzrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*24174*/     0, /*End of Scope*/
/*24175*/   /*Scope*/ 93|128,1/*221*/, /*->24398*/
/*24177*/     OPC_RecordChild0, // #0 = $src
/*24178*/     OPC_CheckChild0Type, MVT::i32,
/*24180*/     OPC_RecordChild1, // #1 = $imm
/*24181*/     OPC_Scope, 10|128,1/*138*/, /*->24322*/ // 4 children in Scope
/*24184*/       OPC_MoveChild, 1,
/*24186*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24189*/       OPC_Scope, 24, /*->24215*/ // 5 children in Scope
/*24191*/         OPC_CheckPredicate, 3, // Predicate_so_imm
/*24193*/         OPC_MoveParent,
/*24194*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24196*/         OPC_EmitConvertToTarget, 1,
/*24198*/         OPC_EmitInteger, MVT::i32, 14, 
/*24201*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24204*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CMPri), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMcmpZ GPR:i32:$src, (imm:i32)<<P:Predicate_so_imm>>:$imm) - Complexity = 7
                  // Dst: (CMPri:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_so_imm>>:$imm)
/*24215*/       /*Scope*/ 27, /*->24243*/
/*24216*/         OPC_CheckPredicate, 4, // Predicate_so_imm_neg
/*24218*/         OPC_MoveParent,
/*24219*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24221*/         OPC_EmitConvertToTarget, 1,
/*24223*/         OPC_EmitNodeXForm, 6, 2, // so_imm_neg_XFORM
/*24226*/         OPC_EmitInteger, MVT::i32, 14, 
/*24229*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24232*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CMNzri), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                  // Src: (ARMcmpZ GPR:i32:$src, (imm:i32)<<P:Predicate_so_imm_neg>><<X:so_imm_neg_XFORM>>:$imm) - Complexity = 7
                  // Dst: (CMNzri:i32 GPR:i32:$src, (so_imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_so_imm_neg>>:$imm))
/*24243*/       /*Scope*/ 24, /*->24268*/
/*24244*/         OPC_CheckPredicate, 42, // Predicate_imm0_255
/*24246*/         OPC_MoveParent,
/*24247*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*24249*/         OPC_EmitConvertToTarget, 1,
/*24251*/         OPC_EmitInteger, MVT::i32, 14, 
/*24254*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24257*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tCMPi8), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMcmpZ tGPR:i32:$Rn, (imm:i32)<<P:Predicate_imm0_255>>:$imm8) - Complexity = 7
                  // Dst: (tCMPi8:i32 tGPR:i32:$Rn, (imm:i32)<<P:Predicate_imm0_255>>:$imm8)
/*24268*/       /*Scope*/ 24, /*->24293*/
/*24269*/         OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*24271*/         OPC_MoveParent,
/*24272*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24274*/         OPC_EmitConvertToTarget, 1,
/*24276*/         OPC_EmitInteger, MVT::i32, 14, 
/*24279*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24282*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMPri), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMcmpZ GPRnopc:i32:$lhs, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                  // Dst: (t2CMPri:i32 GPRnopc:i32:$lhs, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)
/*24293*/       /*Scope*/ 27, /*->24321*/
/*24294*/         OPC_CheckPredicate, 11, // Predicate_t2_so_imm_neg
/*24296*/         OPC_MoveParent,
/*24297*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24299*/         OPC_EmitConvertToTarget, 1,
/*24301*/         OPC_EmitNodeXForm, 7, 2, // t2_so_imm_neg_XFORM
/*24304*/         OPC_EmitInteger, MVT::i32, 14, 
/*24307*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24310*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMNzri), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                  // Src: (ARMcmpZ GPRnopc:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_neg>><<X:t2_so_imm_neg_XFORM>>:$imm) - Complexity = 7
                  // Dst: (t2CMNzri:i32 GPRnopc:i32:$src, (t2_so_imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_neg>>:$imm))
/*24321*/       0, /*End of Scope*/
/*24322*/     /*Scope*/ 19, /*->24342*/
/*24323*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24325*/       OPC_EmitInteger, MVT::i32, 14, 
/*24328*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24331*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CMPrr), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (ARMcmpZ GPR:i32:$src, GPR:i32:$rhs) - Complexity = 3
                // Dst: (CMPrr:i32 GPR:i32:$src, GPR:i32:$rhs)
/*24342*/     /*Scope*/ 19, /*->24362*/
/*24343*/       OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*24345*/       OPC_EmitInteger, MVT::i32, 14, 
/*24348*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24351*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tCMPr), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (ARMcmpZ tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                // Dst: (tCMPr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*24362*/     /*Scope*/ 34, /*->24397*/
/*24363*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24365*/       OPC_EmitInteger, MVT::i32, 14, 
/*24368*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24371*/       OPC_Scope, 11, /*->24384*/ // 2 children in Scope
/*24373*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMPrr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMcmpZ GPRnopc:i32:$lhs, rGPR:i32:$rhs) - Complexity = 3
                  // Dst: (t2CMPrr:i32 GPRnopc:i32:$lhs, rGPR:i32:$rhs)
/*24384*/       /*Scope*/ 11, /*->24396*/
/*24385*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMPrr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (ARMcmpZ rGPR:i32:$rhs, GPRnopc:i32:$lhs) - Complexity = 3
                  // Dst: (t2CMPrr:i32 GPRnopc:i32:$lhs, rGPR:i32:$rhs)
/*24396*/       0, /*End of Scope*/
/*24397*/     0, /*End of Scope*/
/*24398*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 106|128,20/*2666*/,  TARGET_VAL(ISD::LOAD),// ->27069
/*24403*/   OPC_RecordMemRef,
/*24404*/   OPC_RecordNode,   // #0 = 'ld' chained node
/*24405*/   OPC_Scope, 74|128,1/*202*/, /*->24610*/ // 5 children in Scope
/*24408*/     OPC_RecordChild1, // #1 = $addr
/*24409*/     OPC_CheckChild1Type, MVT::i32,
/*24411*/     OPC_CheckPredicate, 23, // Predicate_unindexedload
/*24413*/     OPC_CheckType, MVT::i32,
/*24415*/     OPC_Scope, 25, /*->24442*/ // 3 children in Scope
/*24417*/       OPC_CheckPredicate, 24, // Predicate_load
/*24419*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24421*/       OPC_CheckComplexPat, /*CP*/13, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*24424*/       OPC_EmitMergeInputChains1_0,
/*24425*/       OPC_EmitInteger, MVT::i32, 14, 
/*24428*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24431*/       OPC_MorphNodeTo, TARGET_VAL(ARM::PICLDR), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 23
                // Dst: (PICLDR:i32 addrmodepc:i32:$addr)
/*24442*/     /*Scope*/ 56, /*->24499*/
/*24443*/       OPC_CheckPredicate, 43, // Predicate_zextload
/*24445*/       OPC_Scope, 25, /*->24472*/ // 2 children in Scope
/*24447*/         OPC_CheckPredicate, 44, // Predicate_zextloadi16
/*24449*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24451*/         OPC_CheckComplexPat, /*CP*/13, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*24454*/         OPC_EmitMergeInputChains1_0,
/*24455*/         OPC_EmitInteger, MVT::i32, 14, 
/*24458*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24461*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PICLDRH), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 23
                  // Dst: (PICLDRH:i32 addrmodepc:i32:$addr)
/*24472*/       /*Scope*/ 25, /*->24498*/
/*24473*/         OPC_CheckPredicate, 45, // Predicate_zextloadi8
/*24475*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24477*/         OPC_CheckComplexPat, /*CP*/13, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*24480*/         OPC_EmitMergeInputChains1_0,
/*24481*/         OPC_EmitInteger, MVT::i32, 14, 
/*24484*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24487*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PICLDRB), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 23
                  // Dst: (PICLDRB:i32 addrmodepc:i32:$addr)
/*24498*/       0, /*End of Scope*/
/*24499*/     /*Scope*/ 109, /*->24609*/
/*24500*/       OPC_CheckPredicate, 46, // Predicate_sextload
/*24502*/       OPC_Scope, 25, /*->24529*/ // 3 children in Scope
/*24504*/         OPC_CheckPredicate, 47, // Predicate_sextloadi16
/*24506*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24508*/         OPC_CheckComplexPat, /*CP*/13, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*24511*/         OPC_EmitMergeInputChains1_0,
/*24512*/         OPC_EmitInteger, MVT::i32, 14, 
/*24515*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24518*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PICLDRSH), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 23
                  // Dst: (PICLDRSH:i32 addrmodepc:i32:$addr)
/*24529*/       /*Scope*/ 52, /*->24582*/
/*24530*/         OPC_CheckPredicate, 48, // Predicate_sextloadi8
/*24532*/         OPC_Scope, 23, /*->24557*/ // 2 children in Scope
/*24534*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24536*/           OPC_CheckComplexPat, /*CP*/13, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*24539*/           OPC_EmitMergeInputChains1_0,
/*24540*/           OPC_EmitInteger, MVT::i32, 14, 
/*24543*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24546*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PICLDRSB), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 23
                    // Dst: (PICLDRSB:i32 addrmodepc:i32:$addr)
/*24557*/         /*Scope*/ 23, /*->24581*/
/*24558*/           OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*24560*/           OPC_CheckComplexPat, /*CP*/29, /*#*/1, // SelectThumbAddrModeRR:$addr #2 #3
/*24563*/           OPC_EmitMergeInputChains1_0,
/*24564*/           OPC_EmitInteger, MVT::i32, 14, 
/*24567*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24570*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRSB), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 23
                    // Dst: (tLDRSB:i32 t_addrmode_rr:i32:$addr)
/*24581*/         0, /*End of Scope*/
/*24582*/       /*Scope*/ 25, /*->24608*/
/*24583*/         OPC_CheckPredicate, 47, // Predicate_sextloadi16
/*24585*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*24587*/         OPC_CheckComplexPat, /*CP*/29, /*#*/1, // SelectThumbAddrModeRR:$addr #2 #3
/*24590*/         OPC_EmitMergeInputChains1_0,
/*24591*/         OPC_EmitInteger, MVT::i32, 14, 
/*24594*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24597*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRSH), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 23
                  // Dst: (tLDRSH:i32 t_addrmode_rr:i32:$addr)
/*24608*/       0, /*End of Scope*/
/*24609*/     0, /*End of Scope*/
/*24610*/   /*Scope*/ 30, /*->24641*/
/*24611*/     OPC_MoveChild, 1,
/*24613*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::WrapperPIC),
/*24616*/     OPC_RecordChild0, // #1 = $addr
/*24617*/     OPC_MoveChild, 0,
/*24619*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetGlobalAddress),
/*24622*/     OPC_MoveParent,
/*24623*/     OPC_MoveParent,
/*24624*/     OPC_CheckPredicate, 23, // Predicate_unindexedload
/*24626*/     OPC_CheckPredicate, 24, // Predicate_load
/*24628*/     OPC_CheckType, MVT::i32,
/*24630*/     OPC_CheckPatternPredicate, 16, // (!Subtarget->isThumb()) && (Subtarget->useMovt())
/*24632*/     OPC_EmitMergeInputChains1_0,
/*24633*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOV_ga_pcrel_ldr), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
              // Src: (ld:i32 (ARMWrapperPIC:iPTR (tglobaladdr:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 20
              // Dst: (MOV_ga_pcrel_ldr:i32 (tglobaladdr:i32):$addr)
/*24641*/   /*Scope*/ 37|128,16/*2085*/, /*->26728*/
/*24643*/     OPC_RecordChild1, // #1 = $shift
/*24644*/     OPC_CheckChild1Type, MVT::i32,
/*24646*/     OPC_CheckPredicate, 23, // Predicate_unindexedload
/*24648*/     OPC_CheckType, MVT::i32,
/*24650*/     OPC_Scope, 26, /*->24678*/ // 24 children in Scope
/*24652*/       OPC_CheckPredicate, 24, // Predicate_load
/*24654*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24656*/       OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectLdStSOReg:$shift #2 #3 #4
/*24659*/       OPC_EmitMergeInputChains1_0,
/*24660*/       OPC_EmitInteger, MVT::i32, 14, 
/*24663*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24666*/       OPC_MorphNodeTo, TARGET_VAL(ARM::LDRrs), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (ld:i32 ldst_so_reg:i32:$shift)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 16
                // Dst: (LDRrs:i32 ldst_so_reg:i32:$shift)
/*24678*/     /*Scope*/ 58, /*->24737*/
/*24679*/       OPC_CheckPredicate, 43, // Predicate_zextload
/*24681*/       OPC_Scope, 26, /*->24709*/ // 2 children in Scope
/*24683*/         OPC_CheckPredicate, 45, // Predicate_zextloadi8
/*24685*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24687*/         OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectLdStSOReg:$shift #2 #3 #4
/*24690*/         OPC_EmitMergeInputChains1_0,
/*24691*/         OPC_EmitInteger, MVT::i32, 14, 
/*24694*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24697*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 ldst_so_reg:i32:$shift)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 16
                  // Dst: (LDRBrs:i32 ldst_so_reg:i32:$shift)
/*24709*/       /*Scope*/ 26, /*->24736*/
/*24710*/         OPC_CheckPredicate, 44, // Predicate_zextloadi16
/*24712*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24714*/         OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectAddrMode3:$addr #2 #3 #4
/*24717*/         OPC_EmitMergeInputChains1_0,
/*24718*/         OPC_EmitInteger, MVT::i32, 14, 
/*24721*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24724*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRH), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 addrmode3:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 16
                  // Dst: (LDRH:i32 addrmode3:i32:$addr)
/*24736*/       0, /*End of Scope*/
/*24737*/     /*Scope*/ 58, /*->24796*/
/*24738*/       OPC_CheckPredicate, 46, // Predicate_sextload
/*24740*/       OPC_Scope, 26, /*->24768*/ // 2 children in Scope
/*24742*/         OPC_CheckPredicate, 47, // Predicate_sextloadi16
/*24744*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24746*/         OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectAddrMode3:$addr #2 #3 #4
/*24749*/         OPC_EmitMergeInputChains1_0,
/*24750*/         OPC_EmitInteger, MVT::i32, 14, 
/*24753*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24756*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRSH), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 addrmode3:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 16
                  // Dst: (LDRSH:i32 addrmode3:i32:$addr)
/*24768*/       /*Scope*/ 26, /*->24795*/
/*24769*/         OPC_CheckPredicate, 48, // Predicate_sextloadi8
/*24771*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24773*/         OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectAddrMode3:$addr #2 #3 #4
/*24776*/         OPC_EmitMergeInputChains1_0,
/*24777*/         OPC_EmitInteger, MVT::i32, 14, 
/*24780*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24783*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRSB), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 addrmode3:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 16
                  // Dst: (LDRSB:i32 addrmode3:i32:$addr)
/*24795*/       0, /*End of Scope*/
/*24796*/     /*Scope*/ 28, /*->24825*/
/*24797*/       OPC_CheckPredicate, 43, // Predicate_zextload
/*24799*/       OPC_CheckPredicate, 49, // Predicate_zextloadi1
/*24801*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24803*/       OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectLdStSOReg:$addr #2 #3 #4
/*24806*/       OPC_EmitMergeInputChains1_0,
/*24807*/       OPC_EmitInteger, MVT::i32, 14, 
/*24810*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24813*/       OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (ld:i32 ldst_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 16
                // Dst: (LDRBrs:i32 ldst_so_reg:i32:$addr)
/*24825*/     /*Scope*/ 85, /*->24911*/
/*24826*/       OPC_CheckPredicate, 50, // Predicate_extload
/*24828*/       OPC_Scope, 26, /*->24856*/ // 3 children in Scope
/*24830*/         OPC_CheckPredicate, 51, // Predicate_extloadi1
/*24832*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24834*/         OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectLdStSOReg:$addr #2 #3 #4
/*24837*/         OPC_EmitMergeInputChains1_0,
/*24838*/         OPC_EmitInteger, MVT::i32, 14, 
/*24841*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24844*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 ldst_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 16
                  // Dst: (LDRBrs:i32 ldst_so_reg:i32:$addr)
/*24856*/       /*Scope*/ 26, /*->24883*/
/*24857*/         OPC_CheckPredicate, 52, // Predicate_extloadi8
/*24859*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24861*/         OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectLdStSOReg:$addr #2 #3 #4
/*24864*/         OPC_EmitMergeInputChains1_0,
/*24865*/         OPC_EmitInteger, MVT::i32, 14, 
/*24868*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24871*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 ldst_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 16
                  // Dst: (LDRBrs:i32 ldst_so_reg:i32:$addr)
/*24883*/       /*Scope*/ 26, /*->24910*/
/*24884*/         OPC_CheckPredicate, 53, // Predicate_extloadi16
/*24886*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24888*/         OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectAddrMode3:$addr #2 #3 #4
/*24891*/         OPC_EmitMergeInputChains1_0,
/*24892*/         OPC_EmitInteger, MVT::i32, 14, 
/*24895*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24898*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRH), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 addrmode3:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 16
                  // Dst: (LDRH:i32 addrmode3:i32:$addr)
/*24910*/       0, /*End of Scope*/
/*24911*/     /*Scope*/ 26, /*->24938*/
/*24912*/       OPC_CheckPredicate, 24, // Predicate_load
/*24914*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24916*/       OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*24919*/       OPC_EmitMergeInputChains1_0,
/*24920*/       OPC_EmitInteger, MVT::i32, 14, 
/*24923*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24926*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRs), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 16
                // Dst: (t2LDRs:i32 t2addrmode_so_reg:i32:$addr)
/*24938*/     /*Scope*/ 58, /*->24997*/
/*24939*/       OPC_CheckPredicate, 43, // Predicate_zextload
/*24941*/       OPC_Scope, 26, /*->24969*/ // 2 children in Scope
/*24943*/         OPC_CheckPredicate, 44, // Predicate_zextloadi16
/*24945*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24947*/         OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*24950*/         OPC_EmitMergeInputChains1_0,
/*24951*/         OPC_EmitInteger, MVT::i32, 14, 
/*24954*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24957*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHs), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 16
                  // Dst: (t2LDRHs:i32 t2addrmode_so_reg:i32:$addr)
/*24969*/       /*Scope*/ 26, /*->24996*/
/*24970*/         OPC_CheckPredicate, 45, // Predicate_zextloadi8
/*24972*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24974*/         OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*24977*/         OPC_EmitMergeInputChains1_0,
/*24978*/         OPC_EmitInteger, MVT::i32, 14, 
/*24981*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24984*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBs), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 16
                  // Dst: (t2LDRBs:i32 t2addrmode_so_reg:i32:$addr)
/*24996*/       0, /*End of Scope*/
/*24997*/     /*Scope*/ 58, /*->25056*/
/*24998*/       OPC_CheckPredicate, 46, // Predicate_sextload
/*25000*/       OPC_Scope, 26, /*->25028*/ // 2 children in Scope
/*25002*/         OPC_CheckPredicate, 47, // Predicate_sextloadi16
/*25004*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25006*/         OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*25009*/         OPC_EmitMergeInputChains1_0,
/*25010*/         OPC_EmitInteger, MVT::i32, 14, 
/*25013*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25016*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRSHs), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 16
                  // Dst: (t2LDRSHs:i32 t2addrmode_so_reg:i32:$addr)
/*25028*/       /*Scope*/ 26, /*->25055*/
/*25029*/         OPC_CheckPredicate, 48, // Predicate_sextloadi8
/*25031*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25033*/         OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*25036*/         OPC_EmitMergeInputChains1_0,
/*25037*/         OPC_EmitInteger, MVT::i32, 14, 
/*25040*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25043*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRSBs), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 16
                  // Dst: (t2LDRSBs:i32 t2addrmode_so_reg:i32:$addr)
/*25055*/       0, /*End of Scope*/
/*25056*/     /*Scope*/ 28, /*->25085*/
/*25057*/       OPC_CheckPredicate, 43, // Predicate_zextload
/*25059*/       OPC_CheckPredicate, 49, // Predicate_zextloadi1
/*25061*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25063*/       OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*25066*/       OPC_EmitMergeInputChains1_0,
/*25067*/       OPC_EmitInteger, MVT::i32, 14, 
/*25070*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25073*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBs), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 16
                // Dst: (t2LDRBs:i32 t2addrmode_so_reg:i32:$addr)
/*25085*/     /*Scope*/ 85, /*->25171*/
/*25086*/       OPC_CheckPredicate, 50, // Predicate_extload
/*25088*/       OPC_Scope, 26, /*->25116*/ // 3 children in Scope
/*25090*/         OPC_CheckPredicate, 51, // Predicate_extloadi1
/*25092*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25094*/         OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*25097*/         OPC_EmitMergeInputChains1_0,
/*25098*/         OPC_EmitInteger, MVT::i32, 14, 
/*25101*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25104*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBs), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 16
                  // Dst: (t2LDRBs:i32 t2addrmode_so_reg:i32:$addr)
/*25116*/       /*Scope*/ 26, /*->25143*/
/*25117*/         OPC_CheckPredicate, 52, // Predicate_extloadi8
/*25119*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25121*/         OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*25124*/         OPC_EmitMergeInputChains1_0,
/*25125*/         OPC_EmitInteger, MVT::i32, 14, 
/*25128*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25131*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBs), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 16
                  // Dst: (t2LDRBs:i32 t2addrmode_so_reg:i32:$addr)
/*25143*/       /*Scope*/ 26, /*->25170*/
/*25144*/         OPC_CheckPredicate, 53, // Predicate_extloadi16
/*25146*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25148*/         OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*25151*/         OPC_EmitMergeInputChains1_0,
/*25152*/         OPC_EmitInteger, MVT::i32, 14, 
/*25155*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25158*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHs), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 16
                  // Dst: (t2LDRHs:i32 t2addrmode_so_reg:i32:$addr)
/*25170*/       0, /*End of Scope*/
/*25171*/     /*Scope*/ 25, /*->25197*/
/*25172*/       OPC_CheckPredicate, 24, // Predicate_load
/*25174*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25176*/       OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*25179*/       OPC_EmitMergeInputChains1_0,
/*25180*/       OPC_EmitInteger, MVT::i32, 14, 
/*25183*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25186*/       OPC_MorphNodeTo, TARGET_VAL(ARM::LDRi12), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (ld:i32 addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                // Dst: (LDRi12:i32 addrmode_imm12:i32:$addr)
/*25197*/     /*Scope*/ 56, /*->25254*/
/*25198*/       OPC_CheckPredicate, 43, // Predicate_zextload
/*25200*/       OPC_Scope, 25, /*->25227*/ // 2 children in Scope
/*25202*/         OPC_CheckPredicate, 45, // Predicate_zextloadi8
/*25204*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25206*/         OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*25209*/         OPC_EmitMergeInputChains1_0,
/*25210*/         OPC_EmitInteger, MVT::i32, 14, 
/*25213*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25216*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 13
                  // Dst: (LDRBi12:i32 addrmode_imm12:i32:$addr)
/*25227*/       /*Scope*/ 25, /*->25253*/
/*25228*/         OPC_CheckPredicate, 49, // Predicate_zextloadi1
/*25230*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25232*/         OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*25235*/         OPC_EmitMergeInputChains1_0,
/*25236*/         OPC_EmitInteger, MVT::i32, 14, 
/*25239*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25242*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 13
                  // Dst: (LDRBi12:i32 addrmode_imm12:i32:$addr)
/*25253*/       0, /*End of Scope*/
/*25254*/     /*Scope*/ 107, /*->25362*/
/*25255*/       OPC_CheckPredicate, 50, // Predicate_extload
/*25257*/       OPC_Scope, 25, /*->25284*/ // 3 children in Scope
/*25259*/         OPC_CheckPredicate, 51, // Predicate_extloadi1
/*25261*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25263*/         OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*25266*/         OPC_EmitMergeInputChains1_0,
/*25267*/         OPC_EmitInteger, MVT::i32, 14, 
/*25270*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25273*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 13
                  // Dst: (LDRBi12:i32 addrmode_imm12:i32:$addr)
/*25284*/       /*Scope*/ 50, /*->25335*/
/*25285*/         OPC_CheckPredicate, 52, // Predicate_extloadi8
/*25287*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25289*/         OPC_Scope, 21, /*->25312*/ // 2 children in Scope
/*25291*/           OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*25294*/           OPC_EmitMergeInputChains1_0,
/*25295*/           OPC_EmitInteger, MVT::i32, 14, 
/*25298*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25301*/           OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                    // Dst: (LDRBi12:i32 addrmode_imm12:i32:$addr)
/*25312*/         /*Scope*/ 21, /*->25334*/
/*25313*/           OPC_CheckComplexPat, /*CP*/13, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*25316*/           OPC_EmitMergeInputChains1_0,
/*25317*/           OPC_EmitInteger, MVT::i32, 14, 
/*25320*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25323*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PICLDRB), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                    // Dst: (PICLDRB:i32 addrmodepc:i32:$addr)
/*25334*/         0, /*End of Scope*/
/*25335*/       /*Scope*/ 25, /*->25361*/
/*25336*/         OPC_CheckPredicate, 53, // Predicate_extloadi16
/*25338*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25340*/         OPC_CheckComplexPat, /*CP*/13, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*25343*/         OPC_EmitMergeInputChains1_0,
/*25344*/         OPC_EmitInteger, MVT::i32, 14, 
/*25347*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25350*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PICLDRH), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 13
                  // Dst: (PICLDRH:i32 addrmodepc:i32:$addr)
/*25361*/       0, /*End of Scope*/
/*25362*/     /*Scope*/ 50, /*->25413*/
/*25363*/       OPC_CheckPredicate, 24, // Predicate_load
/*25365*/       OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*25367*/       OPC_Scope, 21, /*->25390*/ // 2 children in Scope
/*25369*/         OPC_CheckComplexPat, /*CP*/21, /*#*/1, // SelectThumbAddrModeRI5S4:$addr #2 #3
/*25372*/         OPC_EmitMergeInputChains1_0,
/*25373*/         OPC_EmitInteger, MVT::i32, 14, 
/*25376*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25379*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRr), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 t_addrmode_rrs4:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                  // Dst: (tLDRr:i32 t_addrmode_rrs4:i32:$addr)
/*25390*/       /*Scope*/ 21, /*->25412*/
/*25391*/         OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectThumbAddrModeImm5S4:$addr #2 #3
/*25394*/         OPC_EmitMergeInputChains1_0,
/*25395*/         OPC_EmitInteger, MVT::i32, 14, 
/*25398*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25401*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRi), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 t_addrmode_is4:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                  // Dst: (tLDRi:i32 t_addrmode_is4:i32:$addr)
/*25412*/       0, /*End of Scope*/
/*25413*/     /*Scope*/ 106, /*->25520*/
/*25414*/       OPC_CheckPredicate, 43, // Predicate_zextload
/*25416*/       OPC_Scope, 50, /*->25468*/ // 2 children in Scope
/*25418*/         OPC_CheckPredicate, 45, // Predicate_zextloadi8
/*25420*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*25422*/         OPC_Scope, 21, /*->25445*/ // 2 children in Scope
/*25424*/           OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeRI5S1:$addr #2 #3
/*25427*/           OPC_EmitMergeInputChains1_0,
/*25428*/           OPC_EmitInteger, MVT::i32, 14, 
/*25431*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25434*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_rrs1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 13
                    // Dst: (tLDRBr:i32 t_addrmode_rrs1:i32:$addr)
/*25445*/         /*Scope*/ 21, /*->25467*/
/*25446*/           OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectThumbAddrModeImm5S1:$addr #2 #3
/*25449*/           OPC_EmitMergeInputChains1_0,
/*25450*/           OPC_EmitInteger, MVT::i32, 14, 
/*25453*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25456*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 13
                    // Dst: (tLDRBi:i32 t_addrmode_is1:i32:$addr)
/*25467*/         0, /*End of Scope*/
/*25468*/       /*Scope*/ 50, /*->25519*/
/*25469*/         OPC_CheckPredicate, 44, // Predicate_zextloadi16
/*25471*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*25473*/         OPC_Scope, 21, /*->25496*/ // 2 children in Scope
/*25475*/           OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectThumbAddrModeRI5S2:$addr #2 #3
/*25478*/           OPC_EmitMergeInputChains1_0,
/*25479*/           OPC_EmitInteger, MVT::i32, 14, 
/*25482*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25485*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRHr), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_rrs2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 13
                    // Dst: (tLDRHr:i32 t_addrmode_rrs2:i32:$addr)
/*25496*/         /*Scope*/ 21, /*->25518*/
/*25497*/           OPC_CheckComplexPat, /*CP*/26, /*#*/1, // SelectThumbAddrModeImm5S2:$addr #2 #3
/*25500*/           OPC_EmitMergeInputChains1_0,
/*25501*/           OPC_EmitInteger, MVT::i32, 14, 
/*25504*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25507*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRHi), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_is2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 13
                    // Dst: (tLDRHi:i32 t_addrmode_is2:i32:$addr)
/*25518*/         0, /*End of Scope*/
/*25519*/       0, /*End of Scope*/
/*25520*/     /*Scope*/ 25, /*->25546*/
/*25521*/       OPC_CheckPredicate, 24, // Predicate_load
/*25523*/       OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*25525*/       OPC_CheckComplexPat, /*CP*/27, /*#*/1, // SelectThumbAddrModeSP:$addr #2 #3
/*25528*/       OPC_EmitMergeInputChains1_0,
/*25529*/       OPC_EmitInteger, MVT::i32, 14, 
/*25532*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25535*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRspi), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (ld:i32 t_addrmode_sp:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                // Dst: (tLDRspi:i32 t_addrmode_sp:i32:$addr)
/*25546*/     /*Scope*/ 52, /*->25599*/
/*25547*/       OPC_CheckPredicate, 43, // Predicate_zextload
/*25549*/       OPC_CheckPredicate, 49, // Predicate_zextloadi1
/*25551*/       OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*25553*/       OPC_Scope, 21, /*->25576*/ // 2 children in Scope
/*25555*/         OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeRI5S1:$addr #2 #3
/*25558*/         OPC_EmitMergeInputChains1_0,
/*25559*/         OPC_EmitInteger, MVT::i32, 14, 
/*25562*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25565*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 t_addrmode_rrs1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 13
                  // Dst: (tLDRBr:i32 t_addrmode_rrs1:i32:$addr)
/*25576*/       /*Scope*/ 21, /*->25598*/
/*25577*/         OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectThumbAddrModeImm5S1:$addr #2 #3
/*25580*/         OPC_EmitMergeInputChains1_0,
/*25581*/         OPC_EmitInteger, MVT::i32, 14, 
/*25584*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25587*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 13
                  // Dst: (tLDRBi:i32 t_addrmode_is1:i32:$addr)
/*25598*/       0, /*End of Scope*/
/*25599*/     /*Scope*/ 29|128,1/*157*/, /*->25758*/
/*25601*/       OPC_CheckPredicate, 50, // Predicate_extload
/*25603*/       OPC_Scope, 50, /*->25655*/ // 3 children in Scope
/*25605*/         OPC_CheckPredicate, 51, // Predicate_extloadi1
/*25607*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*25609*/         OPC_Scope, 21, /*->25632*/ // 2 children in Scope
/*25611*/           OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeRI5S1:$addr #2 #3
/*25614*/           OPC_EmitMergeInputChains1_0,
/*25615*/           OPC_EmitInteger, MVT::i32, 14, 
/*25618*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25621*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_rrs1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 13
                    // Dst: (tLDRBr:i32 t_addrmode_rrs1:i32:$addr)
/*25632*/         /*Scope*/ 21, /*->25654*/
/*25633*/           OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectThumbAddrModeImm5S1:$addr #2 #3
/*25636*/           OPC_EmitMergeInputChains1_0,
/*25637*/           OPC_EmitInteger, MVT::i32, 14, 
/*25640*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25643*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 13
                    // Dst: (tLDRBi:i32 t_addrmode_is1:i32:$addr)
/*25654*/         0, /*End of Scope*/
/*25655*/       /*Scope*/ 50, /*->25706*/
/*25656*/         OPC_CheckPredicate, 52, // Predicate_extloadi8
/*25658*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*25660*/         OPC_Scope, 21, /*->25683*/ // 2 children in Scope
/*25662*/           OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeRI5S1:$addr #2 #3
/*25665*/           OPC_EmitMergeInputChains1_0,
/*25666*/           OPC_EmitInteger, MVT::i32, 14, 
/*25669*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25672*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_rrs1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                    // Dst: (tLDRBr:i32 t_addrmode_rrs1:i32:$addr)
/*25683*/         /*Scope*/ 21, /*->25705*/
/*25684*/           OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectThumbAddrModeImm5S1:$addr #2 #3
/*25687*/           OPC_EmitMergeInputChains1_0,
/*25688*/           OPC_EmitInteger, MVT::i32, 14, 
/*25691*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25694*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                    // Dst: (tLDRBi:i32 t_addrmode_is1:i32:$addr)
/*25705*/         0, /*End of Scope*/
/*25706*/       /*Scope*/ 50, /*->25757*/
/*25707*/         OPC_CheckPredicate, 53, // Predicate_extloadi16
/*25709*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*25711*/         OPC_Scope, 21, /*->25734*/ // 2 children in Scope
/*25713*/           OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectThumbAddrModeRI5S2:$addr #2 #3
/*25716*/           OPC_EmitMergeInputChains1_0,
/*25717*/           OPC_EmitInteger, MVT::i32, 14, 
/*25720*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25723*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRHr), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_rrs2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 13
                    // Dst: (tLDRHr:i32 t_addrmode_rrs2:i32:$addr)
/*25734*/         /*Scope*/ 21, /*->25756*/
/*25735*/           OPC_CheckComplexPat, /*CP*/26, /*#*/1, // SelectThumbAddrModeImm5S2:$addr #2 #3
/*25738*/           OPC_EmitMergeInputChains1_0,
/*25739*/           OPC_EmitInteger, MVT::i32, 14, 
/*25742*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25745*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRHi), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_is2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 13
                    // Dst: (tLDRHi:i32 t_addrmode_is2:i32:$addr)
/*25756*/         0, /*End of Scope*/
/*25757*/       0, /*End of Scope*/
/*25758*/     /*Scope*/ 50, /*->25809*/
/*25759*/       OPC_CheckPredicate, 24, // Predicate_load
/*25761*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25763*/       OPC_Scope, 21, /*->25786*/ // 2 children in Scope
/*25765*/         OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*25768*/         OPC_EmitMergeInputChains1_0,
/*25769*/         OPC_EmitInteger, MVT::i32, 14, 
/*25772*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25775*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRi12), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                  // Dst: (t2LDRi12:i32 t2addrmode_imm12:i32:$addr)
/*25786*/       /*Scope*/ 21, /*->25808*/
/*25787*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*25790*/         OPC_EmitMergeInputChains1_0,
/*25791*/         OPC_EmitInteger, MVT::i32, 14, 
/*25794*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25797*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRi8), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                  // Dst: (t2LDRi8:i32 t2addrmode_negimm8:i32:$addr)
/*25808*/       0, /*End of Scope*/
/*25809*/     /*Scope*/ 106, /*->25916*/
/*25810*/       OPC_CheckPredicate, 43, // Predicate_zextload
/*25812*/       OPC_Scope, 50, /*->25864*/ // 2 children in Scope
/*25814*/         OPC_CheckPredicate, 44, // Predicate_zextloadi16
/*25816*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25818*/         OPC_Scope, 21, /*->25841*/ // 2 children in Scope
/*25820*/           OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*25823*/           OPC_EmitMergeInputChains1_0,
/*25824*/           OPC_EmitInteger, MVT::i32, 14, 
/*25827*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25830*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHi12), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 13
                    // Dst: (t2LDRHi12:i32 t2addrmode_imm12:i32:$addr)
/*25841*/         /*Scope*/ 21, /*->25863*/
/*25842*/           OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*25845*/           OPC_EmitMergeInputChains1_0,
/*25846*/           OPC_EmitInteger, MVT::i32, 14, 
/*25849*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25852*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHi8), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 13
                    // Dst: (t2LDRHi8:i32 t2addrmode_negimm8:i32:$addr)
/*25863*/         0, /*End of Scope*/
/*25864*/       /*Scope*/ 50, /*->25915*/
/*25865*/         OPC_CheckPredicate, 45, // Predicate_zextloadi8
/*25867*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25869*/         OPC_Scope, 21, /*->25892*/ // 2 children in Scope
/*25871*/           OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*25874*/           OPC_EmitMergeInputChains1_0,
/*25875*/           OPC_EmitInteger, MVT::i32, 14, 
/*25878*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25881*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 13
                    // Dst: (t2LDRBi12:i32 t2addrmode_imm12:i32:$addr)
/*25892*/         /*Scope*/ 21, /*->25914*/
/*25893*/           OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*25896*/           OPC_EmitMergeInputChains1_0,
/*25897*/           OPC_EmitInteger, MVT::i32, 14, 
/*25900*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25903*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 13
                    // Dst: (t2LDRBi8:i32 t2addrmode_negimm8:i32:$addr)
/*25914*/         0, /*End of Scope*/
/*25915*/       0, /*End of Scope*/
/*25916*/     /*Scope*/ 106, /*->26023*/
/*25917*/       OPC_CheckPredicate, 46, // Predicate_sextload
/*25919*/       OPC_Scope, 50, /*->25971*/ // 2 children in Scope
/*25921*/         OPC_CheckPredicate, 47, // Predicate_sextloadi16
/*25923*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25925*/         OPC_Scope, 21, /*->25948*/ // 2 children in Scope
/*25927*/           OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*25930*/           OPC_EmitMergeInputChains1_0,
/*25931*/           OPC_EmitInteger, MVT::i32, 14, 
/*25934*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25937*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRSHi12), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 13
                    // Dst: (t2LDRSHi12:i32 t2addrmode_imm12:i32:$addr)
/*25948*/         /*Scope*/ 21, /*->25970*/
/*25949*/           OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*25952*/           OPC_EmitMergeInputChains1_0,
/*25953*/           OPC_EmitInteger, MVT::i32, 14, 
/*25956*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25959*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRSHi8), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 13
                    // Dst: (t2LDRSHi8:i32 t2addrmode_negimm8:i32:$addr)
/*25970*/         0, /*End of Scope*/
/*25971*/       /*Scope*/ 50, /*->26022*/
/*25972*/         OPC_CheckPredicate, 48, // Predicate_sextloadi8
/*25974*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25976*/         OPC_Scope, 21, /*->25999*/ // 2 children in Scope
/*25978*/           OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*25981*/           OPC_EmitMergeInputChains1_0,
/*25982*/           OPC_EmitInteger, MVT::i32, 14, 
/*25985*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25988*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRSBi12), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 13
                    // Dst: (t2LDRSBi12:i32 t2addrmode_imm12:i32:$addr)
/*25999*/         /*Scope*/ 21, /*->26021*/
/*26000*/           OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*26003*/           OPC_EmitMergeInputChains1_0,
/*26004*/           OPC_EmitInteger, MVT::i32, 14, 
/*26007*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26010*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRSBi8), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 13
                    // Dst: (t2LDRSBi8:i32 t2addrmode_negimm8:i32:$addr)
/*26021*/         0, /*End of Scope*/
/*26022*/       0, /*End of Scope*/
/*26023*/     /*Scope*/ 52, /*->26076*/
/*26024*/       OPC_CheckPredicate, 43, // Predicate_zextload
/*26026*/       OPC_CheckPredicate, 49, // Predicate_zextloadi1
/*26028*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26030*/       OPC_Scope, 21, /*->26053*/ // 2 children in Scope
/*26032*/         OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*26035*/         OPC_EmitMergeInputChains1_0,
/*26036*/         OPC_EmitInteger, MVT::i32, 14, 
/*26039*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26042*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 13
                  // Dst: (t2LDRBi12:i32 t2addrmode_imm12:i32:$addr)
/*26053*/       /*Scope*/ 21, /*->26075*/
/*26054*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*26057*/         OPC_EmitMergeInputChains1_0,
/*26058*/         OPC_EmitInteger, MVT::i32, 14, 
/*26061*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26064*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 13
                  // Dst: (t2LDRBi8:i32 t2addrmode_negimm8:i32:$addr)
/*26075*/       0, /*End of Scope*/
/*26076*/     /*Scope*/ 29|128,1/*157*/, /*->26235*/
/*26078*/       OPC_CheckPredicate, 50, // Predicate_extload
/*26080*/       OPC_Scope, 50, /*->26132*/ // 3 children in Scope
/*26082*/         OPC_CheckPredicate, 51, // Predicate_extloadi1
/*26084*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26086*/         OPC_Scope, 21, /*->26109*/ // 2 children in Scope
/*26088*/           OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*26091*/           OPC_EmitMergeInputChains1_0,
/*26092*/           OPC_EmitInteger, MVT::i32, 14, 
/*26095*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26098*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 13
                    // Dst: (t2LDRBi12:i32 t2addrmode_imm12:i32:$addr)
/*26109*/         /*Scope*/ 21, /*->26131*/
/*26110*/           OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*26113*/           OPC_EmitMergeInputChains1_0,
/*26114*/           OPC_EmitInteger, MVT::i32, 14, 
/*26117*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26120*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 13
                    // Dst: (t2LDRBi8:i32 t2addrmode_negimm8:i32:$addr)
/*26131*/         0, /*End of Scope*/
/*26132*/       /*Scope*/ 50, /*->26183*/
/*26133*/         OPC_CheckPredicate, 52, // Predicate_extloadi8
/*26135*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26137*/         OPC_Scope, 21, /*->26160*/ // 2 children in Scope
/*26139*/           OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*26142*/           OPC_EmitMergeInputChains1_0,
/*26143*/           OPC_EmitInteger, MVT::i32, 14, 
/*26146*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26149*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                    // Dst: (t2LDRBi12:i32 t2addrmode_imm12:i32:$addr)
/*26160*/         /*Scope*/ 21, /*->26182*/
/*26161*/           OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*26164*/           OPC_EmitMergeInputChains1_0,
/*26165*/           OPC_EmitInteger, MVT::i32, 14, 
/*26168*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26171*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                    // Dst: (t2LDRBi8:i32 t2addrmode_negimm8:i32:$addr)
/*26182*/         0, /*End of Scope*/
/*26183*/       /*Scope*/ 50, /*->26234*/
/*26184*/         OPC_CheckPredicate, 53, // Predicate_extloadi16
/*26186*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26188*/         OPC_Scope, 21, /*->26211*/ // 2 children in Scope
/*26190*/           OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*26193*/           OPC_EmitMergeInputChains1_0,
/*26194*/           OPC_EmitInteger, MVT::i32, 14, 
/*26197*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26200*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHi12), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 13
                    // Dst: (t2LDRHi12:i32 t2addrmode_imm12:i32:$addr)
/*26211*/         /*Scope*/ 21, /*->26233*/
/*26212*/           OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*26215*/           OPC_EmitMergeInputChains1_0,
/*26216*/           OPC_EmitInteger, MVT::i32, 14, 
/*26219*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26222*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHi8), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 13
                    // Dst: (t2LDRHi8:i32 t2addrmode_negimm8:i32:$addr)
/*26233*/         0, /*End of Scope*/
/*26234*/       0, /*End of Scope*/
/*26235*/     /*Scope*/ 106|128,3/*490*/, /*->26727*/
/*26237*/       OPC_CheckPredicate, 46, // Predicate_sextload
/*26239*/       OPC_Scope, 88, /*->26329*/ // 4 children in Scope
/*26241*/         OPC_CheckPredicate, 48, // Predicate_sextloadi8
/*26243*/         OPC_CheckPatternPredicate, 10, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*26245*/         OPC_Scope, 40, /*->26287*/ // 2 children in Scope
/*26247*/           OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectThumbAddrModeImm5S1:$addr #2 #3
/*26250*/           OPC_EmitMergeInputChains1_0,
/*26251*/           OPC_EmitInteger, MVT::i32, 14, 
/*26254*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26257*/           OPC_EmitNode, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6 
/*26268*/           OPC_EmitInteger, MVT::i32, 14, 
/*26271*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26274*/           OPC_EmitNode, TARGET_VAL(ARM::tSXTB), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9 
/*26284*/           OPC_CompleteMatch, 1, 9, 
                    // Src: (ld:i32 t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 13
                    // Dst: (tSXTB:i32 (tLDRBi:i32 t_addrmode_is1:i32:$addr))
/*26287*/         /*Scope*/ 40, /*->26328*/
/*26288*/           OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeRI5S1:$addr #2 #3
/*26291*/           OPC_EmitMergeInputChains1_0,
/*26292*/           OPC_EmitInteger, MVT::i32, 14, 
/*26295*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26298*/           OPC_EmitNode, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6 
/*26309*/           OPC_EmitInteger, MVT::i32, 14, 
/*26312*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26315*/           OPC_EmitNode, TARGET_VAL(ARM::tSXTB), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9 
/*26325*/           OPC_CompleteMatch, 1, 9, 
                    // Src: (ld:i32 t_addrmode_rrs1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 13
                    // Dst: (tSXTB:i32 (tLDRBr:i32 t_addrmode_rrs1:i32:$addr))
/*26328*/         0, /*End of Scope*/
/*26329*/       /*Scope*/ 88, /*->26418*/
/*26330*/         OPC_CheckPredicate, 47, // Predicate_sextloadi16
/*26332*/         OPC_CheckPatternPredicate, 10, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*26334*/         OPC_Scope, 40, /*->26376*/ // 2 children in Scope
/*26336*/           OPC_CheckComplexPat, /*CP*/26, /*#*/1, // SelectThumbAddrModeImm5S2:$addr #2 #3
/*26339*/           OPC_EmitMergeInputChains1_0,
/*26340*/           OPC_EmitInteger, MVT::i32, 14, 
/*26343*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26346*/           OPC_EmitNode, TARGET_VAL(ARM::tLDRHi), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6 
/*26357*/           OPC_EmitInteger, MVT::i32, 14, 
/*26360*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26363*/           OPC_EmitNode, TARGET_VAL(ARM::tSXTH), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9 
/*26373*/           OPC_CompleteMatch, 1, 9, 
                    // Src: (ld:i32 t_addrmode_is2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 13
                    // Dst: (tSXTH:i32 (tLDRHi:i32 t_addrmode_is2:i32:$addr))
/*26376*/         /*Scope*/ 40, /*->26417*/
/*26377*/           OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectThumbAddrModeRI5S2:$addr #2 #3
/*26380*/           OPC_EmitMergeInputChains1_0,
/*26381*/           OPC_EmitInteger, MVT::i32, 14, 
/*26384*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26387*/           OPC_EmitNode, TARGET_VAL(ARM::tLDRHr), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6 
/*26398*/           OPC_EmitInteger, MVT::i32, 14, 
/*26401*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26404*/           OPC_EmitNode, TARGET_VAL(ARM::tSXTH), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9 
/*26414*/           OPC_CompleteMatch, 1, 9, 
                    // Src: (ld:i32 t_addrmode_rrs2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 13
                    // Dst: (tSXTH:i32 (tLDRHr:i32 t_addrmode_rrs2:i32:$addr))
/*26417*/         0, /*End of Scope*/
/*26418*/       /*Scope*/ 24|128,1/*152*/, /*->26572*/
/*26420*/         OPC_CheckPredicate, 48, // Predicate_sextloadi8
/*26422*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*26424*/         OPC_Scope, 72, /*->26498*/ // 2 children in Scope
/*26426*/           OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeRI5S1:$addr #2 #3
/*26429*/           OPC_EmitMergeInputChains1_0,
/*26430*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*26433*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*26436*/           OPC_EmitInteger, MVT::i32, 14, 
/*26439*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26442*/           OPC_EmitNode, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 6, 7,  // Results = #8 
/*26453*/           OPC_EmitInteger, MVT::i32, 24, 
/*26456*/           OPC_EmitInteger, MVT::i32, 14, 
/*26459*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26462*/           OPC_EmitNode, TARGET_VAL(ARM::tLSLri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 5, 8, 9, 10, 11,  // Results = #12 
/*26474*/           OPC_EmitInteger, MVT::i32, 24, 
/*26477*/           OPC_EmitInteger, MVT::i32, 14, 
/*26480*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26483*/           OPC_EmitNode, TARGET_VAL(ARM::tASRri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 4, 12, 13, 14, 15,  // Results = #16 
/*26495*/           OPC_CompleteMatch, 1, 16, 
                    // Src: (ld:i32 t_addrmode_rrs1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 13
                    // Dst: (tASRri:i32 (tLSLri:i32 (tLDRBr:i32 t_addrmode_rrs1:i32:$addr), 24:i32), 24:i32)
/*26498*/         /*Scope*/ 72, /*->26571*/
/*26499*/           OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectThumbAddrModeImm5S1:$addr #2 #3
/*26502*/           OPC_EmitMergeInputChains1_0,
/*26503*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*26506*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*26509*/           OPC_EmitInteger, MVT::i32, 14, 
/*26512*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26515*/           OPC_EmitNode, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 6, 7,  // Results = #8 
/*26526*/           OPC_EmitInteger, MVT::i32, 24, 
/*26529*/           OPC_EmitInteger, MVT::i32, 14, 
/*26532*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26535*/           OPC_EmitNode, TARGET_VAL(ARM::tLSLri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 5, 8, 9, 10, 11,  // Results = #12 
/*26547*/           OPC_EmitInteger, MVT::i32, 24, 
/*26550*/           OPC_EmitInteger, MVT::i32, 14, 
/*26553*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26556*/           OPC_EmitNode, TARGET_VAL(ARM::tASRri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 4, 12, 13, 14, 15,  // Results = #16 
/*26568*/           OPC_CompleteMatch, 1, 16, 
                    // Src: (ld:i32 t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 13
                    // Dst: (tASRri:i32 (tLSLri:i32 (tLDRBi:i32 t_addrmode_is1:i32:$addr), 24:i32), 24:i32)
/*26571*/         0, /*End of Scope*/
/*26572*/       /*Scope*/ 24|128,1/*152*/, /*->26726*/
/*26574*/         OPC_CheckPredicate, 47, // Predicate_sextloadi16
/*26576*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*26578*/         OPC_Scope, 72, /*->26652*/ // 2 children in Scope
/*26580*/           OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectThumbAddrModeRI5S2:$addr #2 #3
/*26583*/           OPC_EmitMergeInputChains1_0,
/*26584*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*26587*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*26590*/           OPC_EmitInteger, MVT::i32, 14, 
/*26593*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26596*/           OPC_EmitNode, TARGET_VAL(ARM::tLDRHr), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 6, 7,  // Results = #8 
/*26607*/           OPC_EmitInteger, MVT::i32, 16, 
/*26610*/           OPC_EmitInteger, MVT::i32, 14, 
/*26613*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26616*/           OPC_EmitNode, TARGET_VAL(ARM::tLSLri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 5, 8, 9, 10, 11,  // Results = #12 
/*26628*/           OPC_EmitInteger, MVT::i32, 16, 
/*26631*/           OPC_EmitInteger, MVT::i32, 14, 
/*26634*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26637*/           OPC_EmitNode, TARGET_VAL(ARM::tASRri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 4, 12, 13, 14, 15,  // Results = #16 
/*26649*/           OPC_CompleteMatch, 1, 16, 
                    // Src: (ld:i32 t_addrmode_rrs2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 13
                    // Dst: (tASRri:i32 (tLSLri:i32 (tLDRHr:i32 t_addrmode_rrs2:i32:$addr), 16:i32), 16:i32)
/*26652*/         /*Scope*/ 72, /*->26725*/
/*26653*/           OPC_CheckComplexPat, /*CP*/26, /*#*/1, // SelectThumbAddrModeImm5S2:$addr #2 #3
/*26656*/           OPC_EmitMergeInputChains1_0,
/*26657*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*26660*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*26663*/           OPC_EmitInteger, MVT::i32, 14, 
/*26666*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26669*/           OPC_EmitNode, TARGET_VAL(ARM::tLDRHi), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 6, 7,  // Results = #8 
/*26680*/           OPC_EmitInteger, MVT::i32, 16, 
/*26683*/           OPC_EmitInteger, MVT::i32, 14, 
/*26686*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26689*/           OPC_EmitNode, TARGET_VAL(ARM::tLSLri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 5, 8, 9, 10, 11,  // Results = #12 
/*26701*/           OPC_EmitInteger, MVT::i32, 16, 
/*26704*/           OPC_EmitInteger, MVT::i32, 14, 
/*26707*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26710*/           OPC_EmitNode, TARGET_VAL(ARM::tASRri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 4, 12, 13, 14, 15,  // Results = #16 
/*26722*/           OPC_CompleteMatch, 1, 16, 
                    // Src: (ld:i32 t_addrmode_is2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 13
                    // Dst: (tASRri:i32 (tLSLri:i32 (tLDRHi:i32 t_addrmode_is2:i32:$addr), 16:i32), 16:i32)
/*26725*/         0, /*End of Scope*/
/*26726*/       0, /*End of Scope*/
/*26727*/     0, /*End of Scope*/
/*26728*/   /*Scope*/ 1|128,2/*257*/, /*->26987*/
/*26730*/     OPC_MoveChild, 1,
/*26732*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::Wrapper),
/*26735*/     OPC_RecordChild0, // #1 = $addr
/*26736*/     OPC_MoveChild, 0,
/*26738*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstantPool),
/*26741*/     OPC_MoveParent,
/*26742*/     OPC_MoveParent,
/*26743*/     OPC_CheckPredicate, 23, // Predicate_unindexedload
/*26745*/     OPC_CheckType, MVT::i32,
/*26747*/     OPC_Scope, 44, /*->26793*/ // 5 children in Scope
/*26749*/       OPC_CheckPredicate, 24, // Predicate_load
/*26751*/       OPC_Scope, 19, /*->26772*/ // 2 children in Scope
/*26753*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*26755*/         OPC_EmitMergeInputChains1_0,
/*26756*/         OPC_EmitInteger, MVT::i32, 14, 
/*26759*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26762*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRpci), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 10
                  // Dst: (tLDRpci:i32 (tconstpool:i32):$addr)
/*26772*/       /*Scope*/ 19, /*->26792*/
/*26773*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26775*/         OPC_EmitMergeInputChains1_0,
/*26776*/         OPC_EmitInteger, MVT::i32, 14, 
/*26779*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26782*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRpci), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 10
                  // Dst: (t2LDRpci:i32 (tconstpool:i32):$addr)
/*26792*/       0, /*End of Scope*/
/*26793*/     /*Scope*/ 48, /*->26842*/
/*26794*/       OPC_CheckPredicate, 43, // Predicate_zextload
/*26796*/       OPC_Scope, 21, /*->26819*/ // 2 children in Scope
/*26798*/         OPC_CheckPredicate, 44, // Predicate_zextloadi16
/*26800*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26802*/         OPC_EmitMergeInputChains1_0,
/*26803*/         OPC_EmitInteger, MVT::i32, 14, 
/*26806*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26809*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHpci), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 10
                  // Dst: (t2LDRHpci:i32 (tconstpool:i32):$addr)
/*26819*/       /*Scope*/ 21, /*->26841*/
/*26820*/         OPC_CheckPredicate, 45, // Predicate_zextloadi8
/*26822*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26824*/         OPC_EmitMergeInputChains1_0,
/*26825*/         OPC_EmitInteger, MVT::i32, 14, 
/*26828*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26831*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBpci), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 10
                  // Dst: (t2LDRBpci:i32 (tconstpool:i32):$addr)
/*26841*/       0, /*End of Scope*/
/*26842*/     /*Scope*/ 48, /*->26891*/
/*26843*/       OPC_CheckPredicate, 46, // Predicate_sextload
/*26845*/       OPC_Scope, 21, /*->26868*/ // 2 children in Scope
/*26847*/         OPC_CheckPredicate, 47, // Predicate_sextloadi16
/*26849*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26851*/         OPC_EmitMergeInputChains1_0,
/*26852*/         OPC_EmitInteger, MVT::i32, 14, 
/*26855*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26858*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRSHpci), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 10
                  // Dst: (t2LDRSHpci:i32 (tconstpool:i32):$addr)
/*26868*/       /*Scope*/ 21, /*->26890*/
/*26869*/         OPC_CheckPredicate, 48, // Predicate_sextloadi8
/*26871*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26873*/         OPC_EmitMergeInputChains1_0,
/*26874*/         OPC_EmitInteger, MVT::i32, 14, 
/*26877*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26880*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRSBpci), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 10
                  // Dst: (t2LDRSBpci:i32 (tconstpool:i32):$addr)
/*26890*/       0, /*End of Scope*/
/*26891*/     /*Scope*/ 23, /*->26915*/
/*26892*/       OPC_CheckPredicate, 43, // Predicate_zextload
/*26894*/       OPC_CheckPredicate, 49, // Predicate_zextloadi1
/*26896*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26898*/       OPC_EmitMergeInputChains1_0,
/*26899*/       OPC_EmitInteger, MVT::i32, 14, 
/*26902*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26905*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBpci), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 10
                // Dst: (t2LDRBpci:i32 (tconstpool:i32):$addr)
/*26915*/     /*Scope*/ 70, /*->26986*/
/*26916*/       OPC_CheckPredicate, 50, // Predicate_extload
/*26918*/       OPC_Scope, 21, /*->26941*/ // 3 children in Scope
/*26920*/         OPC_CheckPredicate, 51, // Predicate_extloadi1
/*26922*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26924*/         OPC_EmitMergeInputChains1_0,
/*26925*/         OPC_EmitInteger, MVT::i32, 14, 
/*26928*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26931*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBpci), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 10
                  // Dst: (t2LDRBpci:i32 (tconstpool:i32):$addr)
/*26941*/       /*Scope*/ 21, /*->26963*/
/*26942*/         OPC_CheckPredicate, 52, // Predicate_extloadi8
/*26944*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26946*/         OPC_EmitMergeInputChains1_0,
/*26947*/         OPC_EmitInteger, MVT::i32, 14, 
/*26950*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26953*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBpci), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 10
                  // Dst: (t2LDRBpci:i32 (tconstpool:i32):$addr)
/*26963*/       /*Scope*/ 21, /*->26985*/
/*26964*/         OPC_CheckPredicate, 53, // Predicate_extloadi16
/*26966*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26968*/         OPC_EmitMergeInputChains1_0,
/*26969*/         OPC_EmitInteger, MVT::i32, 14, 
/*26972*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26975*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHpci), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 10
                  // Dst: (t2LDRHpci:i32 (tconstpool:i32):$addr)
/*26985*/       0, /*End of Scope*/
/*26986*/     0, /*End of Scope*/
/*26987*/   /*Scope*/ 80, /*->27068*/
/*26988*/     OPC_RecordChild1, // #1 = $addr
/*26989*/     OPC_CheckChild1Type, MVT::i32,
/*26991*/     OPC_CheckPredicate, 23, // Predicate_unindexedload
/*26993*/     OPC_CheckPredicate, 24, // Predicate_load
/*26995*/     OPC_SwitchType /*3 cases */, 23,  MVT::f64,// ->27021
/*26998*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasVFP2())
/*27000*/       OPC_CheckComplexPat, /*CP*/28, /*#*/1, // SelectAddrMode5:$addr #2 #3
/*27003*/       OPC_EmitMergeInputChains1_0,
/*27004*/       OPC_EmitInteger, MVT::i32, 14, 
/*27007*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27010*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VLDRD), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (ld:f64 addrmode5:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                // Dst: (VLDRD:f64 addrmode5:i32:$addr)
              /*SwitchType*/ 23,  MVT::f32,// ->27046
/*27023*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasVFP2())
/*27025*/       OPC_CheckComplexPat, /*CP*/28, /*#*/1, // SelectAddrMode5:$addr #2 #3
/*27028*/       OPC_EmitMergeInputChains1_0,
/*27029*/       OPC_EmitInteger, MVT::i32, 14, 
/*27032*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27035*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VLDRS), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (ld:f32 addrmode5:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                // Dst: (VLDRS:f32 addrmode5:i32:$addr)
              /*SwitchType*/ 19,  MVT::v2f64,// ->27067
/*27048*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasVFP2())
/*27050*/       OPC_EmitMergeInputChains1_0,
/*27051*/       OPC_EmitInteger, MVT::i32, 14, 
/*27054*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27057*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VLDMQIA), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::v2f64, 3/*#Ops*/, 1, 2, 3, 
                // Src: (ld:v2f64 GPR:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 4
                // Dst: (VLDMQIA:v2f64 GPR:i32:$Rn)
              0, // EndSwitchType
/*27068*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 71|128,1/*199*/,  TARGET_VAL(ISD::INTRINSIC_W_CHAIN),// ->27272
/*27073*/   OPC_RecordNode,   // #0 = 'intrinsic_w_chain' chained node
/*27074*/   OPC_MoveChild, 1,
/*27076*/   OPC_Scope, 100, /*->27178*/ // 2 children in Scope
/*27078*/     OPC_CheckInteger, 11, 
/*27080*/     OPC_MoveParent,
/*27081*/     OPC_RecordChild2, // #1 = $cop
/*27082*/     OPC_MoveChild, 2,
/*27084*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*27087*/     OPC_MoveParent,
/*27088*/     OPC_RecordChild3, // #2 = $opc1
/*27089*/     OPC_MoveChild, 3,
/*27091*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*27094*/     OPC_MoveParent,
/*27095*/     OPC_RecordChild4, // #3 = $CRn
/*27096*/     OPC_MoveChild, 4,
/*27098*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*27101*/     OPC_MoveParent,
/*27102*/     OPC_RecordChild5, // #4 = $CRm
/*27103*/     OPC_MoveChild, 5,
/*27105*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*27108*/     OPC_MoveParent,
/*27109*/     OPC_RecordChild6, // #5 = $opc2
/*27110*/     OPC_MoveChild, 6,
/*27112*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*27115*/     OPC_MoveParent,
/*27116*/     OPC_Scope, 33, /*->27151*/ // 2 children in Scope
/*27118*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*27120*/       OPC_EmitMergeInputChains1_0,
/*27121*/       OPC_EmitConvertToTarget, 1,
/*27123*/       OPC_EmitConvertToTarget, 2,
/*27125*/       OPC_EmitConvertToTarget, 3,
/*27127*/       OPC_EmitConvertToTarget, 4,
/*27129*/       OPC_EmitConvertToTarget, 5,
/*27131*/       OPC_EmitInteger, MVT::i32, 14, 
/*27134*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27137*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MRC), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i32, 7/*#Ops*/, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (intrinsic_w_chain:i32 11:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                // Dst: (MRC:i32 (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*27151*/     /*Scope*/ 25, /*->27177*/
/*27152*/       OPC_CheckPatternPredicate, 17, // (Subtarget->isThumb2()) && (Subtarget->hasV6T2Ops())
/*27154*/       OPC_EmitMergeInputChains1_0,
/*27155*/       OPC_EmitConvertToTarget, 1,
/*27157*/       OPC_EmitConvertToTarget, 2,
/*27159*/       OPC_EmitConvertToTarget, 3,
/*27161*/       OPC_EmitConvertToTarget, 4,
/*27163*/       OPC_EmitConvertToTarget, 5,
/*27165*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MRC), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 6, 7, 8, 9, 10, 
                // Src: (intrinsic_w_chain:i32 11:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                // Dst: (t2MRC:i32 (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*27177*/     0, /*End of Scope*/
/*27178*/   /*Scope*/ 92, /*->27271*/
/*27179*/     OPC_CheckInteger, 12, 
/*27181*/     OPC_MoveParent,
/*27182*/     OPC_RecordChild2, // #1 = $cop
/*27183*/     OPC_MoveChild, 2,
/*27185*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*27188*/     OPC_MoveParent,
/*27189*/     OPC_RecordChild3, // #2 = $opc1
/*27190*/     OPC_MoveChild, 3,
/*27192*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*27195*/     OPC_MoveParent,
/*27196*/     OPC_RecordChild4, // #3 = $CRn
/*27197*/     OPC_MoveChild, 4,
/*27199*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*27202*/     OPC_MoveParent,
/*27203*/     OPC_RecordChild5, // #4 = $CRm
/*27204*/     OPC_MoveChild, 5,
/*27206*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*27209*/     OPC_MoveParent,
/*27210*/     OPC_RecordChild6, // #5 = $opc2
/*27211*/     OPC_MoveChild, 6,
/*27213*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*27216*/     OPC_MoveParent,
/*27217*/     OPC_Scope, 25, /*->27244*/ // 2 children in Scope
/*27219*/       OPC_CheckPatternPredicate, 18, // (!Subtarget->isThumb()) && (Subtarget->hasV5TOps())
/*27221*/       OPC_EmitMergeInputChains1_0,
/*27222*/       OPC_EmitConvertToTarget, 1,
/*27224*/       OPC_EmitConvertToTarget, 2,
/*27226*/       OPC_EmitConvertToTarget, 3,
/*27228*/       OPC_EmitConvertToTarget, 4,
/*27230*/       OPC_EmitConvertToTarget, 5,
/*27232*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MRC2), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 6, 7, 8, 9, 10, 
                // Src: (intrinsic_w_chain:i32 12:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                // Dst: (MRC2:i32 (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*27244*/     /*Scope*/ 25, /*->27270*/
/*27245*/       OPC_CheckPatternPredicate, 17, // (Subtarget->isThumb2()) && (Subtarget->hasV6T2Ops())
/*27247*/       OPC_EmitMergeInputChains1_0,
/*27248*/       OPC_EmitConvertToTarget, 1,
/*27250*/       OPC_EmitConvertToTarget, 2,
/*27252*/       OPC_EmitConvertToTarget, 3,
/*27254*/       OPC_EmitConvertToTarget, 4,
/*27256*/       OPC_EmitConvertToTarget, 5,
/*27258*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MRC2), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 6, 7, 8, 9, 10, 
                // Src: (intrinsic_w_chain:i32 12:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                // Dst: (t2MRC2:i32 (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*27270*/     0, /*End of Scope*/
/*27271*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 5|128,7/*901*/,  TARGET_VAL(ISD::XOR),// ->28177
/*27276*/   OPC_Scope, 87|128,1/*215*/, /*->27494*/ // 5 children in Scope
/*27279*/     OPC_RecordChild0, // #0 = $shift
/*27280*/     OPC_Scope, 100, /*->27382*/ // 3 children in Scope
/*27282*/       OPC_MoveChild, 1,
/*27284*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*27295*/       OPC_MoveParent,
/*27296*/       OPC_CheckType, MVT::i32,
/*27298*/       OPC_Scope, 27, /*->27327*/ // 3 children in Scope
/*27300*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*27302*/         OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #1 #2 #3
/*27305*/         OPC_EmitInteger, MVT::i32, 14, 
/*27308*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27311*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27314*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MVNsr), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (xor:i32 so_reg_reg:i32:$shift, -1:i32) - Complexity = 20
                  // Dst: (MVNsr:i32 so_reg_reg:i32:$shift)
/*27327*/       /*Scope*/ 26, /*->27354*/
/*27328*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27330*/         OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #1 #2
/*27333*/         OPC_EmitInteger, MVT::i32, 14, 
/*27336*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27339*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27342*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2MVNs), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (xor:i32 t2_so_reg:i32:$ShiftedRm, -1:i32) - Complexity = 18
                  // Dst: (t2MVNs:i32 t2_so_reg:i32:$ShiftedRm)
/*27354*/       /*Scope*/ 26, /*->27381*/
/*27355*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*27357*/         OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #1 #2
/*27360*/         OPC_EmitInteger, MVT::i32, 14, 
/*27363*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27366*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27369*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MVNsi), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (xor:i32 so_reg_imm:i32:$shift, -1:i32) - Complexity = 17
                  // Dst: (MVNsi:i32 so_reg_imm:i32:$shift)
/*27381*/       0, /*End of Scope*/
/*27382*/     /*Scope*/ 61, /*->27444*/
/*27383*/       OPC_RecordChild1, // #1 = $shift
/*27384*/       OPC_CheckType, MVT::i32,
/*27386*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*27388*/       OPC_Scope, 26, /*->27416*/ // 2 children in Scope
/*27390*/         OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*27393*/         OPC_EmitInteger, MVT::i32, 14, 
/*27396*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27399*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27402*/         OPC_MorphNodeTo, TARGET_VAL(ARM::EORrsr), 0,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
                  // Src: (xor:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                  // Dst: (EORrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*27416*/       /*Scope*/ 26, /*->27443*/
/*27417*/         OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*27420*/         OPC_EmitInteger, MVT::i32, 14, 
/*27423*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27426*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27429*/         OPC_MorphNodeTo, TARGET_VAL(ARM::EORrsr), 0,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
                  // Src: (xor:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                  // Dst: (EORrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*27443*/       0, /*End of Scope*/
/*27444*/     /*Scope*/ 48, /*->27493*/
/*27445*/       OPC_MoveChild, 0,
/*27447*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*27450*/       OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*27452*/       OPC_MoveParent,
/*27453*/       OPC_MoveChild, 1,
/*27455*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*27466*/       OPC_MoveParent,
/*27467*/       OPC_CheckType, MVT::i32,
/*27469*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27471*/       OPC_EmitConvertToTarget, 0,
/*27473*/       OPC_EmitInteger, MVT::i32, 14, 
/*27476*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27479*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27482*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MVNi), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                // Src: (xor:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, -1:i32) - Complexity = 13
                // Dst: (t2MVNi:i32 (imm:i32):$imm)
/*27493*/     0, /*End of Scope*/
/*27494*/   /*Scope*/ 49, /*->27544*/
/*27495*/     OPC_MoveChild, 0,
/*27497*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*27508*/     OPC_MoveParent,
/*27509*/     OPC_RecordChild1, // #0 = $imm
/*27510*/     OPC_MoveChild, 1,
/*27512*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*27515*/     OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*27517*/     OPC_MoveParent,
/*27518*/     OPC_CheckType, MVT::i32,
/*27520*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27522*/     OPC_EmitConvertToTarget, 0,
/*27524*/     OPC_EmitInteger, MVT::i32, 14, 
/*27527*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27530*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27533*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2MVNi), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
              // Src: (xor:i32 -1:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 13
              // Dst: (t2MVNi:i32 (imm:i32):$imm)
/*27544*/   /*Scope*/ 102|128,1/*230*/, /*->27776*/
/*27546*/     OPC_RecordChild0, // #0 = $Rn
/*27547*/     OPC_Scope, 117, /*->27666*/ // 2 children in Scope
/*27549*/       OPC_RecordChild1, // #1 = $shift
/*27550*/       OPC_CheckType, MVT::i32,
/*27552*/       OPC_Scope, 27, /*->27581*/ // 4 children in Scope
/*27554*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*27556*/         OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*27559*/         OPC_EmitInteger, MVT::i32, 14, 
/*27562*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27565*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27568*/         OPC_MorphNodeTo, TARGET_VAL(ARM::EORrsi), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (xor:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                  // Dst: (EORrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*27581*/       /*Scope*/ 27, /*->27609*/
/*27582*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27584*/         OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*27587*/         OPC_EmitInteger, MVT::i32, 14, 
/*27590*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27593*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27596*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2EORrs), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (xor:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                  // Dst: (t2EORrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*27609*/       /*Scope*/ 27, /*->27637*/
/*27610*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*27612*/         OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*27615*/         OPC_EmitInteger, MVT::i32, 14, 
/*27618*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27621*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27624*/         OPC_MorphNodeTo, TARGET_VAL(ARM::EORrsi), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (xor:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn) - Complexity = 12
                  // Dst: (EORrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*27637*/       /*Scope*/ 27, /*->27665*/
/*27638*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27640*/         OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*27643*/         OPC_EmitInteger, MVT::i32, 14, 
/*27646*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27649*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27652*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2EORrs), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (xor:i32 t2_so_reg:i32:$ShiftedRm, rGPR:i32:$Rn) - Complexity = 12
                  // Dst: (t2EORrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*27665*/       0, /*End of Scope*/
/*27666*/     /*Scope*/ 108, /*->27775*/
/*27667*/       OPC_MoveChild, 1,
/*27669*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*27672*/       OPC_MoveChild, 0,
/*27674*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*27677*/       OPC_MoveChild, 0,
/*27679*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*27682*/       OPC_MoveParent,
/*27683*/       OPC_CheckPredicate, 18, // Predicate_NEONimmAllOnesV
/*27685*/       OPC_SwitchType /*2 cases */, 42,  MVT::v8i8,// ->27730
/*27688*/         OPC_MoveParent,
/*27689*/         OPC_MoveParent,
/*27690*/         OPC_CheckType, MVT::v2i32,
/*27692*/         OPC_Scope, 18, /*->27712*/ // 2 children in Scope
/*27694*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*27696*/           OPC_EmitInteger, MVT::i32, 14, 
/*27699*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27702*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNd), 0,
                        1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v2i32 DPR:v2i32:$Vm, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)) - Complexity = 13
                    // Dst: (VMVNd:v2i32 DPR:v2i32:$Vm)
/*27712*/         /*Scope*/ 16, /*->27729*/
/*27713*/           OPC_EmitInteger, MVT::i32, 14, 
/*27716*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27719*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNd), 0,
                        1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v2i32 DPR:v2i32:$src, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)) - Complexity = 13
                    // Dst: (VMVNd:v2i32 DPR:v2i32:$src)
/*27729*/         0, /*End of Scope*/
                /*SwitchType*/ 42,  MVT::v16i8,// ->27774
/*27732*/         OPC_MoveParent,
/*27733*/         OPC_MoveParent,
/*27734*/         OPC_CheckType, MVT::v4i32,
/*27736*/         OPC_Scope, 18, /*->27756*/ // 2 children in Scope
/*27738*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*27740*/           OPC_EmitInteger, MVT::i32, 14, 
/*27743*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27746*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNq), 0,
                        1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v4i32 QPR:v4i32:$Vm, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)) - Complexity = 13
                    // Dst: (VMVNq:v4i32 QPR:v4i32:$Vm)
/*27756*/         /*Scope*/ 16, /*->27773*/
/*27757*/           OPC_EmitInteger, MVT::i32, 14, 
/*27760*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27763*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNq), 0,
                        1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v4i32 QPR:v4i32:$src, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)) - Complexity = 13
                    // Dst: (VMVNq:v4i32 QPR:v4i32:$src)
/*27773*/         0, /*End of Scope*/
                0, // EndSwitchType
/*27775*/     0, /*End of Scope*/
/*27776*/   /*Scope*/ 110, /*->27887*/
/*27777*/     OPC_MoveChild, 0,
/*27779*/     OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*27782*/     OPC_MoveChild, 0,
/*27784*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*27787*/     OPC_MoveChild, 0,
/*27789*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*27792*/     OPC_MoveParent,
/*27793*/     OPC_CheckPredicate, 18, // Predicate_NEONimmAllOnesV
/*27795*/     OPC_SwitchType /*2 cases */, 43,  MVT::v8i8,// ->27841
/*27798*/       OPC_MoveParent,
/*27799*/       OPC_MoveParent,
/*27800*/       OPC_RecordChild1, // #0 = $Vm
/*27801*/       OPC_CheckType, MVT::v2i32,
/*27803*/       OPC_Scope, 18, /*->27823*/ // 2 children in Scope
/*27805*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*27807*/         OPC_EmitInteger, MVT::i32, 14, 
/*27810*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27813*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNd), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vm) - Complexity = 13
                  // Dst: (VMVNd:v2i32 DPR:v2i32:$Vm)
/*27823*/       /*Scope*/ 16, /*->27840*/
/*27824*/         OPC_EmitInteger, MVT::i32, 14, 
/*27827*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27830*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNd), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$src) - Complexity = 13
                  // Dst: (VMVNd:v2i32 DPR:v2i32:$src)
/*27840*/       0, /*End of Scope*/
              /*SwitchType*/ 43,  MVT::v16i8,// ->27886
/*27843*/       OPC_MoveParent,
/*27844*/       OPC_MoveParent,
/*27845*/       OPC_RecordChild1, // #0 = $Vm
/*27846*/       OPC_CheckType, MVT::v4i32,
/*27848*/       OPC_Scope, 18, /*->27868*/ // 2 children in Scope
/*27850*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*27852*/         OPC_EmitInteger, MVT::i32, 14, 
/*27855*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27858*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNq), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vm) - Complexity = 13
                  // Dst: (VMVNq:v4i32 QPR:v4i32:$Vm)
/*27868*/       /*Scope*/ 16, /*->27885*/
/*27869*/         OPC_EmitInteger, MVT::i32, 14, 
/*27872*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27875*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNq), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$src) - Complexity = 13
                  // Dst: (VMVNq:v4i32 QPR:v4i32:$src)
/*27885*/       0, /*End of Scope*/
              0, // EndSwitchType
/*27887*/   /*Scope*/ 31|128,2/*287*/, /*->28176*/
/*27889*/     OPC_RecordChild0, // #0 = $Rm
/*27890*/     OPC_Scope, 87, /*->27979*/ // 2 children in Scope
/*27892*/       OPC_MoveChild, 1,
/*27894*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*27905*/       OPC_MoveParent,
/*27906*/       OPC_CheckType, MVT::i32,
/*27908*/       OPC_Scope, 22, /*->27932*/ // 3 children in Scope
/*27910*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27912*/         OPC_EmitInteger, MVT::i32, 14, 
/*27915*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27918*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27921*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2MVNr), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (xor:i32 rGPR:i32:$Rm, -1:i32) - Complexity = 9
                  // Dst: (t2MVNr:i32 rGPR:i32:$Rm)
/*27932*/       /*Scope*/ 22, /*->27955*/
/*27933*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*27935*/         OPC_EmitInteger, MVT::i32, 14, 
/*27938*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27941*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27944*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MVNr), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (xor:i32 GPR:i32:$Rm, -1:i32) - Complexity = 8
                  // Dst: (MVNr:i32 GPR:i32:$Rm)
/*27955*/       /*Scope*/ 22, /*->27978*/
/*27956*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*27958*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*27961*/         OPC_EmitInteger, MVT::i32, 14, 
/*27964*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27967*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tMVN), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (xor:i32 tGPR:i32:$Rn, -1:i32) - Complexity = 8
                  // Dst: (tMVN:i32 tGPR:i32:$Rn)
/*27978*/       0, /*End of Scope*/
/*27979*/     /*Scope*/ 66|128,1/*194*/, /*->28175*/
/*27981*/       OPC_RecordChild1, // #1 = $imm
/*27982*/       OPC_Scope, 69, /*->28053*/ // 4 children in Scope
/*27984*/         OPC_MoveChild, 1,
/*27986*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*27989*/         OPC_Scope, 30, /*->28021*/ // 2 children in Scope
/*27991*/           OPC_CheckPredicate, 3, // Predicate_so_imm
/*27993*/           OPC_MoveParent,
/*27994*/           OPC_CheckType, MVT::i32,
/*27996*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*27998*/           OPC_EmitConvertToTarget, 1,
/*28000*/           OPC_EmitInteger, MVT::i32, 14, 
/*28003*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28006*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28009*/           OPC_MorphNodeTo, TARGET_VAL(ARM::EORri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (xor:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm) - Complexity = 7
                    // Dst: (EORri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*28021*/         /*Scope*/ 30, /*->28052*/
/*28022*/           OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*28024*/           OPC_MoveParent,
/*28025*/           OPC_CheckType, MVT::i32,
/*28027*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28029*/           OPC_EmitConvertToTarget, 1,
/*28031*/           OPC_EmitInteger, MVT::i32, 14, 
/*28034*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28037*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28040*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2EORri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (xor:i32 rGPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                    // Dst: (t2EORri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*28052*/         0, /*End of Scope*/
/*28053*/       /*Scope*/ 76, /*->28130*/
/*28054*/         OPC_CheckType, MVT::i32,
/*28056*/         OPC_Scope, 23, /*->28081*/ // 3 children in Scope
/*28058*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*28060*/           OPC_EmitInteger, MVT::i32, 14, 
/*28063*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28066*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28069*/           OPC_MorphNodeTo, TARGET_VAL(ARM::EORrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (xor:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                    // Dst: (EORrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*28081*/         /*Scope*/ 23, /*->28105*/
/*28082*/           OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*28084*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*28087*/           OPC_EmitInteger, MVT::i32, 14, 
/*28090*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28093*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tEOR), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (xor:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                    // Dst: (tEOR:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*28105*/         /*Scope*/ 23, /*->28129*/
/*28106*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28108*/           OPC_EmitInteger, MVT::i32, 14, 
/*28111*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28114*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28117*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2EORrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (xor:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                    // Dst: (t2EORrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*28129*/         0, /*End of Scope*/
/*28130*/       /*Scope*/ 21, /*->28152*/
/*28131*/         OPC_CheckType, MVT::v2i32,
/*28133*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*28135*/         OPC_EmitInteger, MVT::i32, 14, 
/*28138*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28141*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VEORd), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (xor:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VEORd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*28152*/       /*Scope*/ 21, /*->28174*/
/*28153*/         OPC_CheckType, MVT::v4i32,
/*28155*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*28157*/         OPC_EmitInteger, MVT::i32, 14, 
/*28160*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28163*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VEORq), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (xor:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VEORq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*28174*/       0, /*End of Scope*/
/*28175*/     0, /*End of Scope*/
/*28176*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 39|128,2/*295*/,  TARGET_VAL(ISD::ROTR),// ->28476
/*28181*/   OPC_Scope, 34, /*->28217*/ // 6 children in Scope
/*28183*/     OPC_MoveChild, 0,
/*28185*/     OPC_CheckOpcode, TARGET_VAL(ISD::BSWAP),
/*28188*/     OPC_RecordChild0, // #0 = $Rm
/*28189*/     OPC_MoveParent,
/*28190*/     OPC_MoveChild, 1,
/*28192*/     OPC_CheckInteger, 16, 
/*28194*/     OPC_CheckType, MVT::i32,
/*28196*/     OPC_MoveParent,
/*28197*/     OPC_CheckType, MVT::i32,
/*28199*/     OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*28201*/     OPC_EmitInteger, MVT::i32, 14, 
/*28204*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28207*/     OPC_MorphNodeTo, TARGET_VAL(ARM::REV16), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (rotr:i32 (bswap:i32 GPR:i32:$Rm), 16:i32) - Complexity = 16
              // Dst: (REV16:i32 GPR:i32:$Rm)
/*28217*/   /*Scope*/ 30, /*->28248*/
/*28218*/     OPC_RecordNode, // #0 = $src
/*28219*/     OPC_CheckType, MVT::i32,
/*28221*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*28223*/     OPC_CheckComplexPat, /*CP*/3, /*#*/0, // SelectShiftRegShifterOperand:$src #1 #2 #3
/*28226*/     OPC_EmitInteger, MVT::i32, 14, 
/*28229*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28232*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28235*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsr), 0,
                  1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
              // Src: shift_so_reg_reg:i32:$src - Complexity = 12
              // Dst: (MOVsr:i32 shift_so_reg_reg:i32:$src)
/*28248*/   /*Scope*/ 56, /*->28305*/
/*28249*/     OPC_MoveChild, 0,
/*28251*/     OPC_CheckOpcode, TARGET_VAL(ISD::BSWAP),
/*28254*/     OPC_RecordChild0, // #0 = $Rm
/*28255*/     OPC_MoveParent,
/*28256*/     OPC_MoveChild, 1,
/*28258*/     OPC_CheckInteger, 16, 
/*28260*/     OPC_CheckType, MVT::i32,
/*28262*/     OPC_MoveParent,
/*28263*/     OPC_CheckType, MVT::i32,
/*28265*/     OPC_Scope, 18, /*->28285*/ // 2 children in Scope
/*28267*/       OPC_CheckPatternPredicate, 10, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*28269*/       OPC_EmitInteger, MVT::i32, 14, 
/*28272*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28275*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tREV16), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (rotr:i32 (bswap:i32 tGPR:i32:$Rm), 16:i32) - Complexity = 11
                // Dst: (tREV16:i32 tGPR:i32:$Rm)
/*28285*/     /*Scope*/ 18, /*->28304*/
/*28286*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28288*/       OPC_EmitInteger, MVT::i32, 14, 
/*28291*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28294*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2REV16), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (rotr:i32 (bswap:i32 rGPR:i32:$Rm), 16:i32) - Complexity = 11
                // Dst: (t2REV16:i32 rGPR:i32:$Rm)
/*28304*/     0, /*End of Scope*/
/*28305*/   /*Scope*/ 41, /*->28347*/
/*28306*/     OPC_RecordChild0, // #0 = $lhs
/*28307*/     OPC_MoveChild, 1,
/*28309*/     OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*28312*/     OPC_RecordChild0, // #1 = $rhs
/*28313*/     OPC_MoveChild, 1,
/*28315*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*28318*/     OPC_CheckPredicate, 54, // Predicate_lo5AllOne
/*28320*/     OPC_MoveParent,
/*28321*/     OPC_CheckType, MVT::i32,
/*28323*/     OPC_MoveParent,
/*28324*/     OPC_CheckType, MVT::i32,
/*28326*/     OPC_EmitInteger, MVT::i32, 14, 
/*28329*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28332*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28335*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2RORrr), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
              // Src: (rotr:i32 rGPR:i32:$lhs, (and:i32 rGPR:i32:$rhs, (imm:i32)<<P:Predicate_lo5AllOne>>)) - Complexity = 10
              // Dst: (t2RORrr:i32 rGPR:i32:$lhs, rGPR:i32:$rhs)
/*28347*/   /*Scope*/ 29, /*->28377*/
/*28348*/     OPC_RecordNode, // #0 = $src
/*28349*/     OPC_CheckType, MVT::i32,
/*28351*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*28353*/     OPC_CheckComplexPat, /*CP*/4, /*#*/0, // SelectShiftImmShifterOperand:$src #1 #2
/*28356*/     OPC_EmitInteger, MVT::i32, 14, 
/*28359*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28362*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28365*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsi), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
              // Src: shift_so_reg_imm:i32:$src - Complexity = 9
              // Dst: (MOVsi:i32 shift_so_reg_imm:i32:$src)
/*28377*/   /*Scope*/ 97, /*->28475*/
/*28378*/     OPC_RecordChild0, // #0 = $Rm
/*28379*/     OPC_RecordChild1, // #1 = $imm
/*28380*/     OPC_Scope, 37, /*->28419*/ // 2 children in Scope
/*28382*/       OPC_MoveChild, 1,
/*28384*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*28387*/       OPC_CheckPredicate, 55, // Predicate_imm0_31
/*28389*/       OPC_CheckType, MVT::i32,
/*28391*/       OPC_MoveParent,
/*28392*/       OPC_CheckType, MVT::i32,
/*28394*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28396*/       OPC_EmitConvertToTarget, 1,
/*28398*/       OPC_EmitInteger, MVT::i32, 14, 
/*28401*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28404*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28407*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2RORri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm0_31>>:$imm) - Complexity = 7
                // Dst: (t2RORri:i32 rGPR:i32:$Rm, (imm:i32):$imm)
/*28419*/     /*Scope*/ 54, /*->28474*/
/*28420*/       OPC_CheckChild1Type, MVT::i32,
/*28422*/       OPC_CheckType, MVT::i32,
/*28424*/       OPC_Scope, 23, /*->28449*/ // 2 children in Scope
/*28426*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*28428*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*28431*/         OPC_EmitInteger, MVT::i32, 14, 
/*28434*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28437*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tROR), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (rotr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                  // Dst: (tROR:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*28449*/       /*Scope*/ 23, /*->28473*/
/*28450*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28452*/         OPC_EmitInteger, MVT::i32, 14, 
/*28455*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28458*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28461*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2RORrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (rotr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                  // Dst: (t2RORrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*28473*/       0, /*End of Scope*/
/*28474*/     0, /*End of Scope*/
/*28475*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 17|128,4/*529*/,  TARGET_VAL(ISD::ATOMIC_LOAD),// ->29009
/*28480*/   OPC_RecordMemRef,
/*28481*/   OPC_RecordNode,   // #0 = 'atomic_load' chained node
/*28482*/   OPC_RecordChild1, // #1 = $src
/*28483*/   OPC_CheckChild1Type, MVT::i32,
/*28485*/   OPC_CheckType, MVT::i32,
/*28487*/   OPC_Scope, 26, /*->28515*/ // 14 children in Scope
/*28489*/     OPC_CheckPredicate, 56, // Predicate_atomic_load_8
/*28491*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*28493*/     OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectLdStSOReg:$src #2 #3 #4
/*28496*/     OPC_EmitMergeInputChains1_0,
/*28497*/     OPC_EmitInteger, MVT::i32, 14, 
/*28500*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28503*/     OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
              // Src: (atomic_load:i32 ldst_so_reg:i32:$src)<<P:Predicate_atomic_load_8>> - Complexity = 16
              // Dst: (LDRBrs:i32 ldst_so_reg:i32:$src)
/*28515*/   /*Scope*/ 26, /*->28542*/
/*28516*/     OPC_CheckPredicate, 57, // Predicate_atomic_load_16
/*28518*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*28520*/     OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectAddrMode3:$src #2 #3 #4
/*28523*/     OPC_EmitMergeInputChains1_0,
/*28524*/     OPC_EmitInteger, MVT::i32, 14, 
/*28527*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28530*/     OPC_MorphNodeTo, TARGET_VAL(ARM::LDRH), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
              // Src: (atomic_load:i32 addrmode3:i32:$src)<<P:Predicate_atomic_load_16>> - Complexity = 16
              // Dst: (LDRH:i32 addrmode3:i32:$src)
/*28542*/   /*Scope*/ 26, /*->28569*/
/*28543*/     OPC_CheckPredicate, 58, // Predicate_atomic_load_32
/*28545*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*28547*/     OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectLdStSOReg:$src #2 #3 #4
/*28550*/     OPC_EmitMergeInputChains1_0,
/*28551*/     OPC_EmitInteger, MVT::i32, 14, 
/*28554*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28557*/     OPC_MorphNodeTo, TARGET_VAL(ARM::LDRrs), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
              // Src: (atomic_load:i32 ldst_so_reg:i32:$src)<<P:Predicate_atomic_load_32>> - Complexity = 16
              // Dst: (LDRrs:i32 ldst_so_reg:i32:$src)
/*28569*/   /*Scope*/ 26, /*->28596*/
/*28570*/     OPC_CheckPredicate, 56, // Predicate_atomic_load_8
/*28572*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28574*/     OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*28577*/     OPC_EmitMergeInputChains1_0,
/*28578*/     OPC_EmitInteger, MVT::i32, 14, 
/*28581*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28584*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBs), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
              // Src: (atomic_load:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_atomic_load_8>> - Complexity = 16
              // Dst: (t2LDRBs:i32 t2addrmode_so_reg:i32:$addr)
/*28596*/   /*Scope*/ 26, /*->28623*/
/*28597*/     OPC_CheckPredicate, 57, // Predicate_atomic_load_16
/*28599*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28601*/     OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*28604*/     OPC_EmitMergeInputChains1_0,
/*28605*/     OPC_EmitInteger, MVT::i32, 14, 
/*28608*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28611*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHs), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
              // Src: (atomic_load:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_atomic_load_16>> - Complexity = 16
              // Dst: (t2LDRHs:i32 t2addrmode_so_reg:i32:$addr)
/*28623*/   /*Scope*/ 26, /*->28650*/
/*28624*/     OPC_CheckPredicate, 58, // Predicate_atomic_load_32
/*28626*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28628*/     OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*28631*/     OPC_EmitMergeInputChains1_0,
/*28632*/     OPC_EmitInteger, MVT::i32, 14, 
/*28635*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28638*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRs), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
              // Src: (atomic_load:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_atomic_load_32>> - Complexity = 16
              // Dst: (t2LDRs:i32 t2addrmode_so_reg:i32:$addr)
/*28650*/   /*Scope*/ 25, /*->28676*/
/*28651*/     OPC_CheckPredicate, 56, // Predicate_atomic_load_8
/*28653*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*28655*/     OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectAddrModeImm12:$src #2 #3
/*28658*/     OPC_EmitMergeInputChains1_0,
/*28659*/     OPC_EmitInteger, MVT::i32, 14, 
/*28662*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28665*/     OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
              // Src: (atomic_load:i32 addrmode_imm12:i32:$src)<<P:Predicate_atomic_load_8>> - Complexity = 13
              // Dst: (LDRBi12:i32 addrmode_imm12:i32:$src)
/*28676*/   /*Scope*/ 25, /*->28702*/
/*28677*/     OPC_CheckPredicate, 58, // Predicate_atomic_load_32
/*28679*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*28681*/     OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectAddrModeImm12:$src #2 #3
/*28684*/     OPC_EmitMergeInputChains1_0,
/*28685*/     OPC_EmitInteger, MVT::i32, 14, 
/*28688*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28691*/     OPC_MorphNodeTo, TARGET_VAL(ARM::LDRi12), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
              // Src: (atomic_load:i32 addrmode_imm12:i32:$src)<<P:Predicate_atomic_load_32>> - Complexity = 13
              // Dst: (LDRi12:i32 addrmode_imm12:i32:$src)
/*28702*/   /*Scope*/ 50, /*->28753*/
/*28703*/     OPC_CheckPredicate, 56, // Predicate_atomic_load_8
/*28705*/     OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*28707*/     OPC_Scope, 21, /*->28730*/ // 2 children in Scope
/*28709*/       OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectThumbAddrModeImm5S1:$src #2 #3
/*28712*/       OPC_EmitMergeInputChains1_0,
/*28713*/       OPC_EmitInteger, MVT::i32, 14, 
/*28716*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28719*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_load:i32 t_addrmode_is1:i32:$src)<<P:Predicate_atomic_load_8>> - Complexity = 13
                // Dst: (tLDRBi:i32 t_addrmode_is1:i32:$src)
/*28730*/     /*Scope*/ 21, /*->28752*/
/*28731*/       OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeRI5S1:$src #2 #3
/*28734*/       OPC_EmitMergeInputChains1_0,
/*28735*/       OPC_EmitInteger, MVT::i32, 14, 
/*28738*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28741*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_load:i32 t_addrmode_rrs1:i32:$src)<<P:Predicate_atomic_load_8>> - Complexity = 13
                // Dst: (tLDRBr:i32 t_addrmode_rrs1:i32:$src)
/*28752*/     0, /*End of Scope*/
/*28753*/   /*Scope*/ 50, /*->28804*/
/*28754*/     OPC_CheckPredicate, 57, // Predicate_atomic_load_16
/*28756*/     OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*28758*/     OPC_Scope, 21, /*->28781*/ // 2 children in Scope
/*28760*/       OPC_CheckComplexPat, /*CP*/26, /*#*/1, // SelectThumbAddrModeImm5S2:$src #2 #3
/*28763*/       OPC_EmitMergeInputChains1_0,
/*28764*/       OPC_EmitInteger, MVT::i32, 14, 
/*28767*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28770*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRHi), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_load:i32 t_addrmode_is2:i32:$src)<<P:Predicate_atomic_load_16>> - Complexity = 13
                // Dst: (tLDRHi:i32 t_addrmode_is2:i32:$src)
/*28781*/     /*Scope*/ 21, /*->28803*/
/*28782*/       OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectThumbAddrModeRI5S2:$src #2 #3
/*28785*/       OPC_EmitMergeInputChains1_0,
/*28786*/       OPC_EmitInteger, MVT::i32, 14, 
/*28789*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28792*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRHr), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_load:i32 t_addrmode_rrs2:i32:$src)<<P:Predicate_atomic_load_16>> - Complexity = 13
                // Dst: (tLDRHr:i32 t_addrmode_rrs2:i32:$src)
/*28803*/     0, /*End of Scope*/
/*28804*/   /*Scope*/ 50, /*->28855*/
/*28805*/     OPC_CheckPredicate, 58, // Predicate_atomic_load_32
/*28807*/     OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*28809*/     OPC_Scope, 21, /*->28832*/ // 2 children in Scope
/*28811*/       OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectThumbAddrModeImm5S4:$src #2 #3
/*28814*/       OPC_EmitMergeInputChains1_0,
/*28815*/       OPC_EmitInteger, MVT::i32, 14, 
/*28818*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28821*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRi), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_load:i32 t_addrmode_is4:i32:$src)<<P:Predicate_atomic_load_32>> - Complexity = 13
                // Dst: (tLDRi:i32 t_addrmode_is4:i32:$src)
/*28832*/     /*Scope*/ 21, /*->28854*/
/*28833*/       OPC_CheckComplexPat, /*CP*/21, /*#*/1, // SelectThumbAddrModeRI5S4:$src #2 #3
/*28836*/       OPC_EmitMergeInputChains1_0,
/*28837*/       OPC_EmitInteger, MVT::i32, 14, 
/*28840*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28843*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRr), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_load:i32 t_addrmode_rrs4:i32:$src)<<P:Predicate_atomic_load_32>> - Complexity = 13
                // Dst: (tLDRr:i32 t_addrmode_rrs4:i32:$src)
/*28854*/     0, /*End of Scope*/
/*28855*/   /*Scope*/ 50, /*->28906*/
/*28856*/     OPC_CheckPredicate, 56, // Predicate_atomic_load_8
/*28858*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28860*/     OPC_Scope, 21, /*->28883*/ // 2 children in Scope
/*28862*/       OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*28865*/       OPC_EmitMergeInputChains1_0,
/*28866*/       OPC_EmitInteger, MVT::i32, 14, 
/*28869*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28872*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_load:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_atomic_load_8>> - Complexity = 13
                // Dst: (t2LDRBi12:i32 t2addrmode_imm12:i32:$addr)
/*28883*/     /*Scope*/ 21, /*->28905*/
/*28884*/       OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*28887*/       OPC_EmitMergeInputChains1_0,
/*28888*/       OPC_EmitInteger, MVT::i32, 14, 
/*28891*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28894*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_load:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_atomic_load_8>> - Complexity = 13
                // Dst: (t2LDRBi8:i32 t2addrmode_negimm8:i32:$addr)
/*28905*/     0, /*End of Scope*/
/*28906*/   /*Scope*/ 50, /*->28957*/
/*28907*/     OPC_CheckPredicate, 57, // Predicate_atomic_load_16
/*28909*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28911*/     OPC_Scope, 21, /*->28934*/ // 2 children in Scope
/*28913*/       OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*28916*/       OPC_EmitMergeInputChains1_0,
/*28917*/       OPC_EmitInteger, MVT::i32, 14, 
/*28920*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28923*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHi12), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_load:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_atomic_load_16>> - Complexity = 13
                // Dst: (t2LDRHi12:i32 t2addrmode_imm12:i32:$addr)
/*28934*/     /*Scope*/ 21, /*->28956*/
/*28935*/       OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*28938*/       OPC_EmitMergeInputChains1_0,
/*28939*/       OPC_EmitInteger, MVT::i32, 14, 
/*28942*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28945*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHi8), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_load:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_atomic_load_16>> - Complexity = 13
                // Dst: (t2LDRHi8:i32 t2addrmode_negimm8:i32:$addr)
/*28956*/     0, /*End of Scope*/
/*28957*/   /*Scope*/ 50, /*->29008*/
/*28958*/     OPC_CheckPredicate, 58, // Predicate_atomic_load_32
/*28960*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28962*/     OPC_Scope, 21, /*->28985*/ // 2 children in Scope
/*28964*/       OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*28967*/       OPC_EmitMergeInputChains1_0,
/*28968*/       OPC_EmitInteger, MVT::i32, 14, 
/*28971*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28974*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRi12), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_load:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_atomic_load_32>> - Complexity = 13
                // Dst: (t2LDRi12:i32 t2addrmode_imm12:i32:$addr)
/*28985*/     /*Scope*/ 21, /*->29007*/
/*28986*/       OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*28989*/       OPC_EmitMergeInputChains1_0,
/*28990*/       OPC_EmitInteger, MVT::i32, 14, 
/*28993*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28996*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRi8), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_load:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_atomic_load_32>> - Complexity = 13
                // Dst: (t2LDRi8:i32 t2addrmode_negimm8:i32:$addr)
/*29007*/     0, /*End of Scope*/
/*29008*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 18|128,4/*530*/,  TARGET_VAL(ISD::ATOMIC_STORE),// ->29543
/*29013*/   OPC_RecordMemRef,
/*29014*/   OPC_RecordNode,   // #0 = 'atomic_store' chained node
/*29015*/   OPC_RecordChild1, // #1 = $ptr
/*29016*/   OPC_CheckChild1Type, MVT::i32,
/*29018*/   OPC_RecordChild2, // #2 = $val
/*29019*/   OPC_CheckChild2Type, MVT::i32,
/*29021*/   OPC_Scope, 26, /*->29049*/ // 14 children in Scope
/*29023*/     OPC_CheckPredicate, 59, // Predicate_atomic_store_8
/*29025*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*29027*/     OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectLdStSOReg:$ptr #3 #4 #5
/*29030*/     OPC_EmitMergeInputChains1_0,
/*29031*/     OPC_EmitInteger, MVT::i32, 14, 
/*29034*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29037*/     OPC_MorphNodeTo, TARGET_VAL(ARM::STRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                  0/*#VTs*/, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
              // Src: (atomic_store ldst_so_reg:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_store_8>> - Complexity = 16
              // Dst: (STRBrs GPR:i32:$val, ldst_so_reg:i32:$ptr)
/*29049*/   /*Scope*/ 26, /*->29076*/
/*29050*/     OPC_CheckPredicate, 60, // Predicate_atomic_store_16
/*29052*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*29054*/     OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectAddrMode3:$ptr #3 #4 #5
/*29057*/     OPC_EmitMergeInputChains1_0,
/*29058*/     OPC_EmitInteger, MVT::i32, 14, 
/*29061*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29064*/     OPC_MorphNodeTo, TARGET_VAL(ARM::STRH), 0|OPFL_Chain|OPFL_MemRefs,
                  0/*#VTs*/, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
              // Src: (atomic_store addrmode3:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_store_16>> - Complexity = 16
              // Dst: (STRH GPR:i32:$val, addrmode3:i32:$ptr)
/*29076*/   /*Scope*/ 26, /*->29103*/
/*29077*/     OPC_CheckPredicate, 61, // Predicate_atomic_store_32
/*29079*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*29081*/     OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectLdStSOReg:$ptr #3 #4 #5
/*29084*/     OPC_EmitMergeInputChains1_0,
/*29085*/     OPC_EmitInteger, MVT::i32, 14, 
/*29088*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29091*/     OPC_MorphNodeTo, TARGET_VAL(ARM::STRrs), 0|OPFL_Chain|OPFL_MemRefs,
                  0/*#VTs*/, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
              // Src: (atomic_store ldst_so_reg:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_store_32>> - Complexity = 16
              // Dst: (STRrs GPR:i32:$val, ldst_so_reg:i32:$ptr)
/*29103*/   /*Scope*/ 26, /*->29130*/
/*29104*/     OPC_CheckPredicate, 59, // Predicate_atomic_store_8
/*29106*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*29108*/     OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectT2AddrModeSoReg:$addr #3 #4 #5
/*29111*/     OPC_EmitMergeInputChains1_0,
/*29112*/     OPC_EmitInteger, MVT::i32, 14, 
/*29115*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29118*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRBs), 0|OPFL_Chain|OPFL_MemRefs,
                  0/*#VTs*/, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
              // Src: (atomic_store t2addrmode_so_reg:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_8>> - Complexity = 16
              // Dst: (t2STRBs GPR:i32:$val, t2addrmode_so_reg:i32:$addr)
/*29130*/   /*Scope*/ 26, /*->29157*/
/*29131*/     OPC_CheckPredicate, 60, // Predicate_atomic_store_16
/*29133*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*29135*/     OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectT2AddrModeSoReg:$addr #3 #4 #5
/*29138*/     OPC_EmitMergeInputChains1_0,
/*29139*/     OPC_EmitInteger, MVT::i32, 14, 
/*29142*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29145*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRHs), 0|OPFL_Chain|OPFL_MemRefs,
                  0/*#VTs*/, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
              // Src: (atomic_store t2addrmode_so_reg:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_16>> - Complexity = 16
              // Dst: (t2STRHs GPR:i32:$val, t2addrmode_so_reg:i32:$addr)
/*29157*/   /*Scope*/ 26, /*->29184*/
/*29158*/     OPC_CheckPredicate, 61, // Predicate_atomic_store_32
/*29160*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*29162*/     OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectT2AddrModeSoReg:$addr #3 #4 #5
/*29165*/     OPC_EmitMergeInputChains1_0,
/*29166*/     OPC_EmitInteger, MVT::i32, 14, 
/*29169*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29172*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRs), 0|OPFL_Chain|OPFL_MemRefs,
                  0/*#VTs*/, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
              // Src: (atomic_store t2addrmode_so_reg:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_32>> - Complexity = 16
              // Dst: (t2STRs GPR:i32:$val, t2addrmode_so_reg:i32:$addr)
/*29184*/   /*Scope*/ 25, /*->29210*/
/*29185*/     OPC_CheckPredicate, 59, // Predicate_atomic_store_8
/*29187*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*29189*/     OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectAddrModeImm12:$ptr #3 #4
/*29192*/     OPC_EmitMergeInputChains1_0,
/*29193*/     OPC_EmitInteger, MVT::i32, 14, 
/*29196*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29199*/     OPC_MorphNodeTo, TARGET_VAL(ARM::STRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                  0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
              // Src: (atomic_store addrmode_imm12:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_store_8>> - Complexity = 13
              // Dst: (STRBi12 GPR:i32:$val, addrmode_imm12:i32:$ptr)
/*29210*/   /*Scope*/ 25, /*->29236*/
/*29211*/     OPC_CheckPredicate, 61, // Predicate_atomic_store_32
/*29213*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*29215*/     OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectAddrModeImm12:$ptr #3 #4
/*29218*/     OPC_EmitMergeInputChains1_0,
/*29219*/     OPC_EmitInteger, MVT::i32, 14, 
/*29222*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29225*/     OPC_MorphNodeTo, TARGET_VAL(ARM::STRi12), 0|OPFL_Chain|OPFL_MemRefs,
                  0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
              // Src: (atomic_store addrmode_imm12:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_store_32>> - Complexity = 13
              // Dst: (STRi12 GPR:i32:$val, addrmode_imm12:i32:$ptr)
/*29236*/   /*Scope*/ 50, /*->29287*/
/*29237*/     OPC_CheckPredicate, 59, // Predicate_atomic_store_8
/*29239*/     OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*29241*/     OPC_Scope, 21, /*->29264*/ // 2 children in Scope
/*29243*/       OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectThumbAddrModeImm5S1:$ptr #3 #4
/*29246*/       OPC_EmitMergeInputChains1_0,
/*29247*/       OPC_EmitInteger, MVT::i32, 14, 
/*29250*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29253*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRBi), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_store t_addrmode_is1:i32:$ptr, tGPR:i32:$val)<<P:Predicate_atomic_store_8>> - Complexity = 13
                // Dst: (tSTRBi tGPR:i32:$val, t_addrmode_is1:i32:$ptr)
/*29264*/     /*Scope*/ 21, /*->29286*/
/*29265*/       OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeRI5S1:$ptr #3 #4
/*29268*/       OPC_EmitMergeInputChains1_0,
/*29269*/       OPC_EmitInteger, MVT::i32, 14, 
/*29272*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29275*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRBr), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_store t_addrmode_rrs1:i32:$ptr, tGPR:i32:$val)<<P:Predicate_atomic_store_8>> - Complexity = 13
                // Dst: (tSTRBr tGPR:i32:$val, t_addrmode_rrs1:i32:$ptr)
/*29286*/     0, /*End of Scope*/
/*29287*/   /*Scope*/ 50, /*->29338*/
/*29288*/     OPC_CheckPredicate, 60, // Predicate_atomic_store_16
/*29290*/     OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*29292*/     OPC_Scope, 21, /*->29315*/ // 2 children in Scope
/*29294*/       OPC_CheckComplexPat, /*CP*/26, /*#*/1, // SelectThumbAddrModeImm5S2:$ptr #3 #4
/*29297*/       OPC_EmitMergeInputChains1_0,
/*29298*/       OPC_EmitInteger, MVT::i32, 14, 
/*29301*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29304*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRHi), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_store t_addrmode_is2:i32:$ptr, tGPR:i32:$val)<<P:Predicate_atomic_store_16>> - Complexity = 13
                // Dst: (tSTRHi tGPR:i32:$val, t_addrmode_is2:i32:$ptr)
/*29315*/     /*Scope*/ 21, /*->29337*/
/*29316*/       OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectThumbAddrModeRI5S2:$ptr #3 #4
/*29319*/       OPC_EmitMergeInputChains1_0,
/*29320*/       OPC_EmitInteger, MVT::i32, 14, 
/*29323*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29326*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRHr), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_store t_addrmode_rrs2:i32:$ptr, tGPR:i32:$val)<<P:Predicate_atomic_store_16>> - Complexity = 13
                // Dst: (tSTRHr tGPR:i32:$val, t_addrmode_rrs2:i32:$ptr)
/*29337*/     0, /*End of Scope*/
/*29338*/   /*Scope*/ 50, /*->29389*/
/*29339*/     OPC_CheckPredicate, 61, // Predicate_atomic_store_32
/*29341*/     OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*29343*/     OPC_Scope, 21, /*->29366*/ // 2 children in Scope
/*29345*/       OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectThumbAddrModeImm5S4:$ptr #3 #4
/*29348*/       OPC_EmitMergeInputChains1_0,
/*29349*/       OPC_EmitInteger, MVT::i32, 14, 
/*29352*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29355*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRi), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_store t_addrmode_is4:i32:$ptr, tGPR:i32:$val)<<P:Predicate_atomic_store_32>> - Complexity = 13
                // Dst: (tSTRi tGPR:i32:$val, t_addrmode_is4:i32:$ptr)
/*29366*/     /*Scope*/ 21, /*->29388*/
/*29367*/       OPC_CheckComplexPat, /*CP*/21, /*#*/1, // SelectThumbAddrModeRI5S4:$ptr #3 #4
/*29370*/       OPC_EmitMergeInputChains1_0,
/*29371*/       OPC_EmitInteger, MVT::i32, 14, 
/*29374*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29377*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRr), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_store t_addrmode_rrs4:i32:$ptr, tGPR:i32:$val)<<P:Predicate_atomic_store_32>> - Complexity = 13
                // Dst: (tSTRr tGPR:i32:$val, t_addrmode_rrs4:i32:$ptr)
/*29388*/     0, /*End of Scope*/
/*29389*/   /*Scope*/ 50, /*->29440*/
/*29390*/     OPC_CheckPredicate, 59, // Predicate_atomic_store_8
/*29392*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*29394*/     OPC_Scope, 21, /*->29417*/ // 2 children in Scope
/*29396*/       OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectT2AddrModeImm12:$addr #3 #4
/*29399*/       OPC_EmitMergeInputChains1_0,
/*29400*/       OPC_EmitInteger, MVT::i32, 14, 
/*29403*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29406*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_store t2addrmode_imm12:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_8>> - Complexity = 13
                // Dst: (t2STRBi12 GPR:i32:$val, t2addrmode_imm12:i32:$addr)
/*29417*/     /*Scope*/ 21, /*->29439*/
/*29418*/       OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeImm8:$addr #3 #4
/*29421*/       OPC_EmitMergeInputChains1_0,
/*29422*/       OPC_EmitInteger, MVT::i32, 14, 
/*29425*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29428*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_store t2addrmode_negimm8:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_8>> - Complexity = 13
                // Dst: (t2STRBi8 GPR:i32:$val, t2addrmode_negimm8:i32:$addr)
/*29439*/     0, /*End of Scope*/
/*29440*/   /*Scope*/ 50, /*->29491*/
/*29441*/     OPC_CheckPredicate, 60, // Predicate_atomic_store_16
/*29443*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*29445*/     OPC_Scope, 21, /*->29468*/ // 2 children in Scope
/*29447*/       OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectT2AddrModeImm12:$addr #3 #4
/*29450*/       OPC_EmitMergeInputChains1_0,
/*29451*/       OPC_EmitInteger, MVT::i32, 14, 
/*29454*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29457*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRHi12), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_store t2addrmode_imm12:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_16>> - Complexity = 13
                // Dst: (t2STRHi12 GPR:i32:$val, t2addrmode_imm12:i32:$addr)
/*29468*/     /*Scope*/ 21, /*->29490*/
/*29469*/       OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeImm8:$addr #3 #4
/*29472*/       OPC_EmitMergeInputChains1_0,
/*29473*/       OPC_EmitInteger, MVT::i32, 14, 
/*29476*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29479*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRHi8), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_store t2addrmode_negimm8:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_16>> - Complexity = 13
                // Dst: (t2STRHi8 GPR:i32:$val, t2addrmode_negimm8:i32:$addr)
/*29490*/     0, /*End of Scope*/
/*29491*/   /*Scope*/ 50, /*->29542*/
/*29492*/     OPC_CheckPredicate, 61, // Predicate_atomic_store_32
/*29494*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*29496*/     OPC_Scope, 21, /*->29519*/ // 2 children in Scope
/*29498*/       OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectT2AddrModeImm12:$addr #3 #4
/*29501*/       OPC_EmitMergeInputChains1_0,
/*29502*/       OPC_EmitInteger, MVT::i32, 14, 
/*29505*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29508*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRi12), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_store t2addrmode_imm12:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_32>> - Complexity = 13
                // Dst: (t2STRi12 GPR:i32:$val, t2addrmode_imm12:i32:$addr)
/*29519*/     /*Scope*/ 21, /*->29541*/
/*29520*/       OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeImm8:$addr #3 #4
/*29523*/       OPC_EmitMergeInputChains1_0,
/*29524*/       OPC_EmitInteger, MVT::i32, 14, 
/*29527*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29530*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRi8), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_store t2addrmode_negimm8:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_32>> - Complexity = 13
                // Dst: (t2STRi8 GPR:i32:$val, t2addrmode_negimm8:i32:$addr)
/*29541*/     0, /*End of Scope*/
/*29542*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 119,  TARGET_VAL(ARMISD::PIC_ADD),// ->29665
/*29546*/   OPC_Scope, 67, /*->29615*/ // 2 children in Scope
/*29548*/     OPC_MoveChild, 0,
/*29550*/     OPC_CheckOpcode, TARGET_VAL(ISD::LOAD),
/*29553*/     OPC_RecordMemRef,
/*29554*/     OPC_RecordNode, // #0 = 'ld' chained node
/*29555*/     OPC_CheckFoldableChainNode,
/*29556*/     OPC_MoveChild, 1,
/*29558*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::Wrapper),
/*29561*/     OPC_RecordChild0, // #1 = $addr
/*29562*/     OPC_MoveChild, 0,
/*29564*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstantPool),
/*29567*/     OPC_MoveParent,
/*29568*/     OPC_MoveParent,
/*29569*/     OPC_CheckPredicate, 23, // Predicate_unindexedload
/*29571*/     OPC_CheckPredicate, 24, // Predicate_load
/*29573*/     OPC_MoveParent,
/*29574*/     OPC_RecordChild1, // #2 = $cp
/*29575*/     OPC_MoveChild, 1,
/*29577*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*29580*/     OPC_MoveParent,
/*29581*/     OPC_CheckType, MVT::i32,
/*29583*/     OPC_Scope, 14, /*->29599*/ // 2 children in Scope
/*29585*/       OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*29587*/       OPC_EmitMergeInputChains1_0,
/*29588*/       OPC_EmitConvertToTarget, 2,
/*29590*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRpci_pic), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 3, 
                // Src: (ARMpic_add:i32 (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_load>>, (imm:i32):$cp) - Complexity = 16
                // Dst: (tLDRpci_pic:i32 (tconstpool:i32):$addr, (imm:i32):$cp)
/*29599*/     /*Scope*/ 14, /*->29614*/
/*29600*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*29602*/       OPC_EmitMergeInputChains1_0,
/*29603*/       OPC_EmitConvertToTarget, 2,
/*29605*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRpci_pic), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 3, 
                // Src: (ARMpic_add:i32 (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_load>>, (imm:i32):$cp) - Complexity = 16
                // Dst: (t2LDRpci_pic:i32 (tconstpool:i32):$addr, (imm:i32):$cp)
/*29614*/     0, /*End of Scope*/
/*29615*/   /*Scope*/ 48, /*->29664*/
/*29616*/     OPC_RecordChild0, // #0 = $a
/*29617*/     OPC_RecordChild1, // #1 = $cp
/*29618*/     OPC_MoveChild, 1,
/*29620*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*29623*/     OPC_MoveParent,
/*29624*/     OPC_CheckType, MVT::i32,
/*29626*/     OPC_Scope, 21, /*->29649*/ // 2 children in Scope
/*29628*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*29630*/       OPC_EmitConvertToTarget, 1,
/*29632*/       OPC_EmitInteger, MVT::i32, 14, 
/*29635*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29638*/       OPC_MorphNodeTo, TARGET_VAL(ARM::PICADD), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (ARMpic_add:i32 GPR:i32:$a, (imm:i32):$cp) - Complexity = 6
                // Dst: (PICADD:i32 GPR:i32:$a, (imm:i32):$cp)
/*29649*/     /*Scope*/ 13, /*->29663*/
/*29650*/       OPC_CheckPatternPredicate, 19, // (Subtarget->isThumb())
/*29652*/       OPC_EmitConvertToTarget, 1,
/*29654*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tPICADD), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2, 
                // Src: (ARMpic_add:i32 GPR:i32:$lhs, (imm:i32):$cp) - Complexity = 6
                // Dst: (tPICADD:i32 GPR:i32:$lhs, (imm:i32):$cp)
/*29663*/     0, /*End of Scope*/
/*29664*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 39|128,19/*2471*/,  TARGET_VAL(ISD::SUB),// ->32140
/*29669*/   OPC_Scope, 46|128,1/*174*/, /*->29846*/ // 7 children in Scope
/*29672*/     OPC_RecordChild0, // #0 = $Rn
/*29673*/     OPC_RecordChild1, // #1 = $shift
/*29674*/     OPC_CheckType, MVT::i32,
/*29676*/     OPC_Scope, 110, /*->29788*/ // 2 children in Scope
/*29678*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*29680*/       OPC_Scope, 26, /*->29708*/ // 4 children in Scope
/*29682*/         OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*29685*/         OPC_EmitInteger, MVT::i32, 14, 
/*29688*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29691*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29694*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SUBrsr), 0,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
                  // Src: (sub:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                  // Dst: (SUBrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*29708*/       /*Scope*/ 26, /*->29735*/
/*29709*/         OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*29712*/         OPC_EmitInteger, MVT::i32, 14, 
/*29715*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29718*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29721*/         OPC_MorphNodeTo, TARGET_VAL(ARM::RSBrsr), 0,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
                  // Src: (sub:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                  // Dst: (RSBrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*29735*/       /*Scope*/ 25, /*->29761*/
/*29736*/         OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*29739*/         OPC_EmitInteger, MVT::i32, 14, 
/*29742*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29745*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29748*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SUBrsi), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (sub:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                  // Dst: (SUBrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*29761*/       /*Scope*/ 25, /*->29787*/
/*29762*/         OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*29765*/         OPC_EmitInteger, MVT::i32, 14, 
/*29768*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29771*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29774*/         OPC_MorphNodeTo, TARGET_VAL(ARM::RSBrsi), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (sub:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn) - Complexity = 12
                  // Dst: (RSBrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*29787*/       0, /*End of Scope*/
/*29788*/     /*Scope*/ 56, /*->29845*/
/*29789*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*29791*/       OPC_Scope, 25, /*->29818*/ // 2 children in Scope
/*29793*/         OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*29796*/         OPC_EmitInteger, MVT::i32, 14, 
/*29799*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29802*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29805*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBrs), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (sub:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                  // Dst: (t2SUBrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*29818*/       /*Scope*/ 25, /*->29844*/
/*29819*/         OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*29822*/         OPC_EmitInteger, MVT::i32, 14, 
/*29825*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29828*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29831*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2RSBrs), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (sub:i32 t2_so_reg:i32:$ShiftedRm, rGPR:i32:$Rn) - Complexity = 12
                  // Dst: (t2RSBrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*29844*/       0, /*End of Scope*/
/*29845*/     0, /*End of Scope*/
/*29846*/   /*Scope*/ 66|128,1/*194*/, /*->30042*/
/*29848*/     OPC_MoveChild, 0,
/*29850*/     OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*29853*/     OPC_MoveChild, 0,
/*29855*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*29858*/     OPC_MoveChild, 0,
/*29860*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*29863*/     OPC_MoveParent,
/*29864*/     OPC_CheckPredicate, 62, // Predicate_NEONimmAllZerosV
/*29866*/     OPC_SwitchType /*2 cases */, 85,  MVT::v2i32,// ->29954
/*29869*/       OPC_MoveParent,
/*29870*/       OPC_MoveParent,
/*29871*/       OPC_RecordChild1, // #0 = $Vm
/*29872*/       OPC_SwitchType /*2 cases */, 38,  MVT::v8i8,// ->29913
/*29875*/         OPC_Scope, 18, /*->29895*/ // 2 children in Scope
/*29877*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*29879*/           OPC_EmitInteger, MVT::i32, 14, 
/*29882*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29885*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs8d), 0,
                        1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sub:v8i8 (bitconvert:v8i8 (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), DPR:v8i8:$Vm) - Complexity = 13
                    // Dst: (VNEGs8d:v8i8 DPR:v8i8:$Vm)
/*29895*/         /*Scope*/ 16, /*->29912*/
/*29896*/           OPC_EmitInteger, MVT::i32, 14, 
/*29899*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29902*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs8d), 0,
                        1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sub:v8i8 (bitconvert:v8i8 (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), DPR:v8i8:$src) - Complexity = 13
                    // Dst: (VNEGs8d:v8i8 DPR:v8i8:$src)
/*29912*/         0, /*End of Scope*/
                /*SwitchType*/ 38,  MVT::v4i16,// ->29953
/*29915*/         OPC_Scope, 18, /*->29935*/ // 2 children in Scope
/*29917*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*29919*/           OPC_EmitInteger, MVT::i32, 14, 
/*29922*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29925*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs16d), 0,
                        1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sub:v4i16 (bitconvert:v4i16 (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), DPR:v4i16:$Vm) - Complexity = 13
                    // Dst: (VNEGs16d:v4i16 DPR:v4i16:$Vm)
/*29935*/         /*Scope*/ 16, /*->29952*/
/*29936*/           OPC_EmitInteger, MVT::i32, 14, 
/*29939*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29942*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs16d), 0,
                        1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sub:v4i16 (bitconvert:v4i16 (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), DPR:v4i16:$src) - Complexity = 13
                    // Dst: (VNEGs16d:v4i16 DPR:v4i16:$src)
/*29952*/         0, /*End of Scope*/
                0, // EndSwitchType
              /*SwitchType*/ 85,  MVT::v4i32,// ->30041
/*29956*/       OPC_MoveParent,
/*29957*/       OPC_MoveParent,
/*29958*/       OPC_RecordChild1, // #0 = $Vm
/*29959*/       OPC_SwitchType /*2 cases */, 38,  MVT::v16i8,// ->30000
/*29962*/         OPC_Scope, 18, /*->29982*/ // 2 children in Scope
/*29964*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*29966*/           OPC_EmitInteger, MVT::i32, 14, 
/*29969*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29972*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs8q), 0,
                        1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sub:v16i8 (bitconvert:v16i8 (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), QPR:v16i8:$Vm) - Complexity = 13
                    // Dst: (VNEGs8q:v16i8 QPR:v16i8:$Vm)
/*29982*/         /*Scope*/ 16, /*->29999*/
/*29983*/           OPC_EmitInteger, MVT::i32, 14, 
/*29986*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29989*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs8q), 0,
                        1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sub:v16i8 (bitconvert:v16i8 (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), QPR:v16i8:$src) - Complexity = 13
                    // Dst: (VNEGs8q:v16i8 QPR:v16i8:$src)
/*29999*/         0, /*End of Scope*/
                /*SwitchType*/ 38,  MVT::v8i16,// ->30040
/*30002*/         OPC_Scope, 18, /*->30022*/ // 2 children in Scope
/*30004*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*30006*/           OPC_EmitInteger, MVT::i32, 14, 
/*30009*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30012*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs16q), 0,
                        1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sub:v8i16 (bitconvert:v8i16 (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), QPR:v8i16:$Vm) - Complexity = 13
                    // Dst: (VNEGs16q:v8i16 QPR:v8i16:$Vm)
/*30022*/         /*Scope*/ 16, /*->30039*/
/*30023*/           OPC_EmitInteger, MVT::i32, 14, 
/*30026*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30029*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs16q), 0,
                        1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sub:v8i16 (bitconvert:v8i16 (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), QPR:v8i16:$src) - Complexity = 13
                    // Dst: (VNEGs16q:v8i16 QPR:v8i16:$src)
/*30039*/         0, /*End of Scope*/
                0, // EndSwitchType
              0, // EndSwitchType
/*30042*/   /*Scope*/ 71|128,5/*711*/, /*->30755*/
/*30044*/     OPC_RecordChild0, // #0 = $src1
/*30045*/     OPC_MoveChild, 1,
/*30047*/     OPC_SwitchOpcode /*3 cases */, 126|128,3/*510*/,  TARGET_VAL(ISD::MUL),// ->30562
/*30052*/       OPC_Scope, 9|128,1/*137*/, /*->30192*/ // 4 children in Scope
/*30055*/         OPC_RecordChild0, // #1 = $Vn
/*30056*/         OPC_MoveChild, 1,
/*30058*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*30061*/         OPC_RecordChild0, // #2 = $Vm
/*30062*/         OPC_Scope, 63, /*->30127*/ // 2 children in Scope
/*30064*/           OPC_CheckChild0Type, MVT::v4i16,
/*30066*/           OPC_RecordChild1, // #3 = $lane
/*30067*/           OPC_MoveChild, 1,
/*30069*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*30072*/           OPC_MoveParent,
/*30073*/           OPC_MoveParent,
/*30074*/           OPC_MoveParent,
/*30075*/           OPC_SwitchType /*2 cases */, 23,  MVT::v4i16,// ->30101
/*30078*/             OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*30080*/             OPC_EmitConvertToTarget, 3,
/*30082*/             OPC_EmitInteger, MVT::i32, 14, 
/*30085*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30088*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv4i16), 0,
                          1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (sub:v4i16 DPR:v4i16:$src1, (mul:v4i16 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                      // Dst: (VMLSslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                    /*SwitchType*/ 23,  MVT::v8i16,// ->30126
/*30103*/             OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*30105*/             OPC_EmitConvertToTarget, 3,
/*30107*/             OPC_EmitInteger, MVT::i32, 14, 
/*30110*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30113*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (sub:v8i16 QPR:v8i16:$src1, (mul:v8i16 QPR:v8i16:$Vn, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                      // Dst: (VMLSslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                    0, // EndSwitchType
/*30127*/         /*Scope*/ 63, /*->30191*/
/*30128*/           OPC_CheckChild0Type, MVT::v2i32,
/*30130*/           OPC_RecordChild1, // #3 = $lane
/*30131*/           OPC_MoveChild, 1,
/*30133*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*30136*/           OPC_MoveParent,
/*30137*/           OPC_MoveParent,
/*30138*/           OPC_MoveParent,
/*30139*/           OPC_SwitchType /*2 cases */, 23,  MVT::v2i32,// ->30165
/*30142*/             OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*30144*/             OPC_EmitConvertToTarget, 3,
/*30146*/             OPC_EmitInteger, MVT::i32, 14, 
/*30149*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30152*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv2i32), 0,
                          1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (sub:v2i32 DPR:v2i32:$src1, (mul:v2i32 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                      // Dst: (VMLSslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                    /*SwitchType*/ 23,  MVT::v4i32,// ->30190
/*30167*/             OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*30169*/             OPC_EmitConvertToTarget, 3,
/*30171*/             OPC_EmitInteger, MVT::i32, 14, 
/*30174*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30177*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (sub:v4i32 QPR:v4i32:$src1, (mul:v4i32 QPR:v4i32:$Vn, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                      // Dst: (VMLSslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                    0, // EndSwitchType
/*30191*/         0, /*End of Scope*/
/*30192*/       /*Scope*/ 10|128,1/*138*/, /*->30332*/
/*30194*/         OPC_MoveChild, 0,
/*30196*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*30199*/         OPC_RecordChild0, // #1 = $Vm
/*30200*/         OPC_Scope, 64, /*->30266*/ // 2 children in Scope
/*30202*/           OPC_CheckChild0Type, MVT::v4i16,
/*30204*/           OPC_RecordChild1, // #2 = $lane
/*30205*/           OPC_MoveChild, 1,
/*30207*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*30210*/           OPC_MoveParent,
/*30211*/           OPC_MoveParent,
/*30212*/           OPC_RecordChild1, // #3 = $Vn
/*30213*/           OPC_MoveParent,
/*30214*/           OPC_SwitchType /*2 cases */, 23,  MVT::v4i16,// ->30240
/*30217*/             OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*30219*/             OPC_EmitConvertToTarget, 2,
/*30221*/             OPC_EmitInteger, MVT::i32, 14, 
/*30224*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30227*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv4i16), 0,
                          1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                      // Src: (sub:v4i16 DPR:v4i16:$src1, (mul:v4i16 (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn)) - Complexity = 12
                      // Dst: (VMLSslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                    /*SwitchType*/ 23,  MVT::v8i16,// ->30265
/*30242*/             OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*30244*/             OPC_EmitConvertToTarget, 2,
/*30246*/             OPC_EmitInteger, MVT::i32, 14, 
/*30249*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30252*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                      // Src: (sub:v8i16 QPR:v8i16:$src1, (mul:v8i16 (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), QPR:v8i16:$Vn)) - Complexity = 12
                      // Dst: (VMLSslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                    0, // EndSwitchType
/*30266*/         /*Scope*/ 64, /*->30331*/
/*30267*/           OPC_CheckChild0Type, MVT::v2i32,
/*30269*/           OPC_RecordChild1, // #2 = $lane
/*30270*/           OPC_MoveChild, 1,
/*30272*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*30275*/           OPC_MoveParent,
/*30276*/           OPC_MoveParent,
/*30277*/           OPC_RecordChild1, // #3 = $Vn
/*30278*/           OPC_MoveParent,
/*30279*/           OPC_SwitchType /*2 cases */, 23,  MVT::v2i32,// ->30305
/*30282*/             OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*30284*/             OPC_EmitConvertToTarget, 2,
/*30286*/             OPC_EmitInteger, MVT::i32, 14, 
/*30289*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30292*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv2i32), 0,
                          1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                      // Src: (sub:v2i32 DPR:v2i32:$src1, (mul:v2i32 (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn)) - Complexity = 12
                      // Dst: (VMLSslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                    /*SwitchType*/ 23,  MVT::v4i32,// ->30330
/*30307*/             OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*30309*/             OPC_EmitConvertToTarget, 2,
/*30311*/             OPC_EmitInteger, MVT::i32, 14, 
/*30314*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30317*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                      // Src: (sub:v4i32 QPR:v4i32:$src1, (mul:v4i32 (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), QPR:v4i32:$Vn)) - Complexity = 12
                      // Dst: (VMLSslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                    0, // EndSwitchType
/*30331*/         0, /*End of Scope*/
/*30332*/       /*Scope*/ 113, /*->30446*/
/*30333*/         OPC_RecordChild0, // #1 = $src2
/*30334*/         OPC_MoveChild, 1,
/*30336*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*30339*/         OPC_RecordChild0, // #2 = $src3
/*30340*/         OPC_Scope, 51, /*->30393*/ // 2 children in Scope
/*30342*/           OPC_CheckChild0Type, MVT::v8i16,
/*30344*/           OPC_RecordChild1, // #3 = $lane
/*30345*/           OPC_MoveChild, 1,
/*30347*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*30350*/           OPC_MoveParent,
/*30351*/           OPC_MoveParent,
/*30352*/           OPC_MoveParent,
/*30353*/           OPC_CheckType, MVT::v8i16,
/*30355*/           OPC_EmitConvertToTarget, 3,
/*30357*/           OPC_EmitNodeXForm, 1, 4, // DSubReg_i16_reg
/*30360*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 2, 5,  // Results = #6 
/*30369*/           OPC_EmitConvertToTarget, 3,
/*30371*/           OPC_EmitNodeXForm, 2, 7, // SubReg_i16_lane
/*30374*/           OPC_EmitInteger, MVT::i32, 14, 
/*30377*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30380*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                    // Src: (sub:v8i16 QPR:v8i16:$src1, (mul:v8i16 QPR:v8i16:$src2, (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLSslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*30393*/         /*Scope*/ 51, /*->30445*/
/*30394*/           OPC_CheckChild0Type, MVT::v4i32,
/*30396*/           OPC_RecordChild1, // #3 = $lane
/*30397*/           OPC_MoveChild, 1,
/*30399*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*30402*/           OPC_MoveParent,
/*30403*/           OPC_MoveParent,
/*30404*/           OPC_MoveParent,
/*30405*/           OPC_CheckType, MVT::v4i32,
/*30407*/           OPC_EmitConvertToTarget, 3,
/*30409*/           OPC_EmitNodeXForm, 3, 4, // DSubReg_i32_reg
/*30412*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 2, 5,  // Results = #6 
/*30421*/           OPC_EmitConvertToTarget, 3,
/*30423*/           OPC_EmitNodeXForm, 4, 7, // SubReg_i32_lane
/*30426*/           OPC_EmitInteger, MVT::i32, 14, 
/*30429*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30432*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                    // Src: (sub:v4i32 QPR:v4i32:$src1, (mul:v4i32 QPR:v4i32:$src2, (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLSslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*30445*/         0, /*End of Scope*/
/*30446*/       /*Scope*/ 114, /*->30561*/
/*30447*/         OPC_MoveChild, 0,
/*30449*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*30452*/         OPC_RecordChild0, // #1 = $src3
/*30453*/         OPC_Scope, 52, /*->30507*/ // 2 children in Scope
/*30455*/           OPC_CheckChild0Type, MVT::v8i16,
/*30457*/           OPC_RecordChild1, // #2 = $lane
/*30458*/           OPC_MoveChild, 1,
/*30460*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*30463*/           OPC_MoveParent,
/*30464*/           OPC_MoveParent,
/*30465*/           OPC_RecordChild1, // #3 = $src2
/*30466*/           OPC_MoveParent,
/*30467*/           OPC_CheckType, MVT::v8i16,
/*30469*/           OPC_EmitConvertToTarget, 2,
/*30471*/           OPC_EmitNodeXForm, 1, 4, // DSubReg_i16_reg
/*30474*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 1, 5,  // Results = #6 
/*30483*/           OPC_EmitConvertToTarget, 2,
/*30485*/           OPC_EmitNodeXForm, 2, 7, // SubReg_i16_lane
/*30488*/           OPC_EmitInteger, MVT::i32, 14, 
/*30491*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30494*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                    // Src: (sub:v8i16 QPR:v8i16:$src1, (mul:v8i16 (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane), QPR:v8i16:$src2)) - Complexity = 12
                    // Dst: (VMLSslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*30507*/         /*Scope*/ 52, /*->30560*/
/*30508*/           OPC_CheckChild0Type, MVT::v4i32,
/*30510*/           OPC_RecordChild1, // #2 = $lane
/*30511*/           OPC_MoveChild, 1,
/*30513*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*30516*/           OPC_MoveParent,
/*30517*/           OPC_MoveParent,
/*30518*/           OPC_RecordChild1, // #3 = $src2
/*30519*/           OPC_MoveParent,
/*30520*/           OPC_CheckType, MVT::v4i32,
/*30522*/           OPC_EmitConvertToTarget, 2,
/*30524*/           OPC_EmitNodeXForm, 3, 4, // DSubReg_i32_reg
/*30527*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 5,  // Results = #6 
/*30536*/           OPC_EmitConvertToTarget, 2,
/*30538*/           OPC_EmitNodeXForm, 4, 7, // SubReg_i32_lane
/*30541*/           OPC_EmitInteger, MVT::i32, 14, 
/*30544*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30547*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                    // Src: (sub:v4i32 QPR:v4i32:$src1, (mul:v4i32 (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane), QPR:v4i32:$src2)) - Complexity = 12
                    // Dst: (VMLSslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*30560*/         0, /*End of Scope*/
/*30561*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 93,  TARGET_VAL(ARMISD::VMULLs),// ->30658
/*30565*/       OPC_RecordChild0, // #1 = $Vn
/*30566*/       OPC_Scope, 44, /*->30612*/ // 2 children in Scope
/*30568*/         OPC_CheckChild0Type, MVT::v4i16,
/*30570*/         OPC_MoveChild, 1,
/*30572*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*30575*/         OPC_RecordChild0, // #2 = $Vm
/*30576*/         OPC_CheckChild0Type, MVT::v4i16,
/*30578*/         OPC_RecordChild1, // #3 = $lane
/*30579*/         OPC_MoveChild, 1,
/*30581*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*30584*/         OPC_MoveParent,
/*30585*/         OPC_MoveParent,
/*30586*/         OPC_MoveParent,
/*30587*/         OPC_CheckType, MVT::v4i32,
/*30589*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*30591*/         OPC_EmitConvertToTarget, 3,
/*30593*/         OPC_EmitInteger, MVT::i32, 14, 
/*30596*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30599*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLslsv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (sub:v4i32 QPR:v4i32:$src1, (NEONvmulls:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                  // Dst: (VMLSLslsv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*30612*/       /*Scope*/ 44, /*->30657*/
/*30613*/         OPC_CheckChild0Type, MVT::v2i32,
/*30615*/         OPC_MoveChild, 1,
/*30617*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*30620*/         OPC_RecordChild0, // #2 = $Vm
/*30621*/         OPC_CheckChild0Type, MVT::v2i32,
/*30623*/         OPC_RecordChild1, // #3 = $lane
/*30624*/         OPC_MoveChild, 1,
/*30626*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*30629*/         OPC_MoveParent,
/*30630*/         OPC_MoveParent,
/*30631*/         OPC_MoveParent,
/*30632*/         OPC_CheckType, MVT::v2i64,
/*30634*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*30636*/         OPC_EmitConvertToTarget, 3,
/*30638*/         OPC_EmitInteger, MVT::i32, 14, 
/*30641*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30644*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLslsv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (sub:v2i64 QPR:v2i64:$src1, (NEONvmulls:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                  // Dst: (VMLSLslsv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*30657*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 93,  TARGET_VAL(ARMISD::VMULLu),// ->30754
/*30661*/       OPC_RecordChild0, // #1 = $Vn
/*30662*/       OPC_Scope, 44, /*->30708*/ // 2 children in Scope
/*30664*/         OPC_CheckChild0Type, MVT::v4i16,
/*30666*/         OPC_MoveChild, 1,
/*30668*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*30671*/         OPC_RecordChild0, // #2 = $Vm
/*30672*/         OPC_CheckChild0Type, MVT::v4i16,
/*30674*/         OPC_RecordChild1, // #3 = $lane
/*30675*/         OPC_MoveChild, 1,
/*30677*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*30680*/         OPC_MoveParent,
/*30681*/         OPC_MoveParent,
/*30682*/         OPC_MoveParent,
/*30683*/         OPC_CheckType, MVT::v4i32,
/*30685*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*30687*/         OPC_EmitConvertToTarget, 3,
/*30689*/         OPC_EmitInteger, MVT::i32, 14, 
/*30692*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30695*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLsluv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (sub:v4i32 QPR:v4i32:$src1, (NEONvmullu:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                  // Dst: (VMLSLsluv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*30708*/       /*Scope*/ 44, /*->30753*/
/*30709*/         OPC_CheckChild0Type, MVT::v2i32,
/*30711*/         OPC_MoveChild, 1,
/*30713*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*30716*/         OPC_RecordChild0, // #2 = $Vm
/*30717*/         OPC_CheckChild0Type, MVT::v2i32,
/*30719*/         OPC_RecordChild1, // #3 = $lane
/*30720*/         OPC_MoveChild, 1,
/*30722*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*30725*/         OPC_MoveParent,
/*30726*/         OPC_MoveParent,
/*30727*/         OPC_MoveParent,
/*30728*/         OPC_CheckType, MVT::v2i64,
/*30730*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*30732*/         OPC_EmitConvertToTarget, 3,
/*30734*/         OPC_EmitInteger, MVT::i32, 14, 
/*30737*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30740*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLsluv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (sub:v2i64 QPR:v2i64:$src1, (NEONvmullu:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                  // Dst: (VMLSLsluv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*30753*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*30755*/   /*Scope*/ 1|128,1/*129*/, /*->30886*/
/*30757*/     OPC_MoveChild, 0,
/*30759*/     OPC_Scope, 95, /*->30856*/ // 2 children in Scope
/*30761*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*30764*/       OPC_MoveChild, 0,
/*30766*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*30769*/       OPC_MoveParent,
/*30770*/       OPC_CheckPredicate, 62, // Predicate_NEONimmAllZerosV
/*30772*/       OPC_MoveParent,
/*30773*/       OPC_RecordChild1, // #0 = $Vm
/*30774*/       OPC_SwitchType /*2 cases */, 38,  MVT::v2i32,// ->30815
/*30777*/         OPC_Scope, 18, /*->30797*/ // 2 children in Scope
/*30779*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*30781*/           OPC_EmitInteger, MVT::i32, 14, 
/*30784*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30787*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs32d), 0,
                        1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sub:v2i32 (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>, DPR:v2i32:$Vm) - Complexity = 10
                    // Dst: (VNEGs32d:v2i32 DPR:v2i32:$Vm)
/*30797*/         /*Scope*/ 16, /*->30814*/
/*30798*/           OPC_EmitInteger, MVT::i32, 14, 
/*30801*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30804*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs32d), 0,
                        1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sub:v2i32 (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>, DPR:v2i32:$src) - Complexity = 10
                    // Dst: (VNEGs32d:v2i32 DPR:v2i32:$src)
/*30814*/         0, /*End of Scope*/
                /*SwitchType*/ 38,  MVT::v4i32,// ->30855
/*30817*/         OPC_Scope, 18, /*->30837*/ // 2 children in Scope
/*30819*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*30821*/           OPC_EmitInteger, MVT::i32, 14, 
/*30824*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30827*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs32q), 0,
                        1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sub:v4i32 (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>, QPR:v4i32:$Vm) - Complexity = 10
                    // Dst: (VNEGs32q:v4i32 QPR:v4i32:$Vm)
/*30837*/         /*Scope*/ 16, /*->30854*/
/*30838*/           OPC_EmitInteger, MVT::i32, 14, 
/*30841*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30844*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs32q), 0,
                        1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sub:v4i32 (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>, QPR:v4i32:$src) - Complexity = 10
                    // Dst: (VNEGs32q:v4i32 QPR:v4i32:$src)
/*30854*/         0, /*End of Scope*/
                0, // EndSwitchType
/*30856*/     /*Scope*/ 28, /*->30885*/
/*30857*/       OPC_CheckInteger, 0, 
/*30859*/       OPC_MoveParent,
/*30860*/       OPC_RecordChild1, // #0 = $Rn
/*30861*/       OPC_CheckType, MVT::i32,
/*30863*/       OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*30865*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*30868*/       OPC_EmitInteger, MVT::i32, 14, 
/*30871*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30874*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tRSB), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (sub:i32 0:i32, tGPR:i32:$Rn) - Complexity = 8
                // Dst: (tRSB:i32 tGPR:i32:$Rn)
/*30885*/     0, /*End of Scope*/
/*30886*/   /*Scope*/ 112|128,2/*368*/, /*->31256*/
/*30888*/     OPC_RecordChild0, // #0 = $Rn
/*30889*/     OPC_Scope, 36, /*->30927*/ // 6 children in Scope
/*30891*/       OPC_RecordChild1, // #1 = $imm
/*30892*/       OPC_MoveChild, 1,
/*30894*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*30897*/       OPC_CheckPredicate, 3, // Predicate_so_imm
/*30899*/       OPC_MoveParent,
/*30900*/       OPC_CheckType, MVT::i32,
/*30902*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*30904*/       OPC_EmitConvertToTarget, 1,
/*30906*/       OPC_EmitInteger, MVT::i32, 14, 
/*30909*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30912*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30915*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SUBri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (sub:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm) - Complexity = 7
                // Dst: (SUBri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*30927*/     /*Scope*/ 36, /*->30964*/
/*30928*/       OPC_MoveChild, 0,
/*30930*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*30933*/       OPC_CheckPredicate, 3, // Predicate_so_imm
/*30935*/       OPC_MoveParent,
/*30936*/       OPC_RecordChild1, // #1 = $Rn
/*30937*/       OPC_CheckType, MVT::i32,
/*30939*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*30941*/       OPC_EmitConvertToTarget, 0,
/*30943*/       OPC_EmitInteger, MVT::i32, 14, 
/*30946*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30949*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30952*/       OPC_MorphNodeTo, TARGET_VAL(ARM::RSBri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: (sub:i32 (imm:i32)<<P:Predicate_so_imm>>:$imm, GPR:i32:$Rn) - Complexity = 7
                // Dst: (RSBri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*30964*/     /*Scope*/ 66, /*->31031*/
/*30965*/       OPC_RecordChild1, // #1 = $imm
/*30966*/       OPC_MoveChild, 1,
/*30968*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*30971*/       OPC_Scope, 30, /*->31003*/ // 2 children in Scope
/*30973*/         OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*30975*/         OPC_MoveParent,
/*30976*/         OPC_CheckType, MVT::i32,
/*30978*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*30980*/         OPC_EmitConvertToTarget, 1,
/*30982*/         OPC_EmitInteger, MVT::i32, 14, 
/*30985*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30988*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30991*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (sub:i32 GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                  // Dst: (t2SUBri:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*31003*/       /*Scope*/ 26, /*->31030*/
/*31004*/         OPC_CheckPredicate, 10, // Predicate_imm0_4095
/*31006*/         OPC_MoveParent,
/*31007*/         OPC_CheckType, MVT::i32,
/*31009*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*31011*/         OPC_EmitConvertToTarget, 1,
/*31013*/         OPC_EmitInteger, MVT::i32, 14, 
/*31016*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31019*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBri12), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (sub:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_imm0_4095>>:$imm) - Complexity = 7
                  // Dst: (t2SUBri12:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*31030*/       0, /*End of Scope*/
/*31031*/     /*Scope*/ 36, /*->31068*/
/*31032*/       OPC_MoveChild, 0,
/*31034*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*31037*/       OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*31039*/       OPC_MoveParent,
/*31040*/       OPC_RecordChild1, // #1 = $Rn
/*31041*/       OPC_CheckType, MVT::i32,
/*31043*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*31045*/       OPC_EmitConvertToTarget, 0,
/*31047*/       OPC_EmitInteger, MVT::i32, 14, 
/*31050*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31053*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31056*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2RSBri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: (sub:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, rGPR:i32:$Rn) - Complexity = 7
                // Dst: (t2RSBri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*31068*/     /*Scope*/ 108, /*->31177*/
/*31069*/       OPC_MoveChild, 1,
/*31071*/       OPC_SwitchOpcode /*2 cases */, 49,  TARGET_VAL(ISD::MUL),// ->31124
/*31075*/         OPC_RecordChild0, // #1 = $Rn
/*31076*/         OPC_RecordChild1, // #2 = $Rm
/*31077*/         OPC_MoveParent,
/*31078*/         OPC_CheckType, MVT::i32,
/*31080*/         OPC_Scope, 20, /*->31102*/ // 2 children in Scope
/*31082*/           OPC_CheckPatternPredicate, 9, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*31084*/           OPC_EmitInteger, MVT::i32, 14, 
/*31087*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31090*/           OPC_MorphNodeTo, TARGET_VAL(ARM::MLS), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (sub:i32 GPR:i32:$Ra, (mul:i32 GPR:i32:$Rn, GPR:i32:$Rm)) - Complexity = 6
                    // Dst: (MLS:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*31102*/         /*Scope*/ 20, /*->31123*/
/*31103*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*31105*/           OPC_EmitInteger, MVT::i32, 14, 
/*31108*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31111*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2MLS), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (sub:i32 rGPR:i32:$Ra, (mul:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)) - Complexity = 6
                    // Dst: (t2MLS:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*31123*/         0, /*End of Scope*/
                /*SwitchOpcode*/ 49,  TARGET_VAL(ISD::MULHS),// ->31176
/*31127*/         OPC_RecordChild0, // #1 = $Rn
/*31128*/         OPC_RecordChild1, // #2 = $Rm
/*31129*/         OPC_MoveParent,
/*31130*/         OPC_CheckType, MVT::i32,
/*31132*/         OPC_Scope, 20, /*->31154*/ // 2 children in Scope
/*31134*/           OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*31136*/           OPC_EmitInteger, MVT::i32, 14, 
/*31139*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31142*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SMMLS), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (sub:i32 GPR:i32:$Ra, (mulhs:i32 GPR:i32:$Rn, GPR:i32:$Rm)) - Complexity = 6
                    // Dst: (SMMLS:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*31154*/         /*Scope*/ 20, /*->31175*/
/*31155*/           OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*31157*/           OPC_EmitInteger, MVT::i32, 14, 
/*31160*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31163*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMMLS), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (sub:i32 rGPR:i32:$Ra, (mulhs:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)) - Complexity = 6
                    // Dst: (t2SMMLS:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*31175*/         0, /*End of Scope*/
                0, // EndSwitchOpcode
/*31177*/     /*Scope*/ 77, /*->31255*/
/*31178*/       OPC_RecordChild1, // #1 = $Rm
/*31179*/       OPC_CheckType, MVT::i32,
/*31181*/       OPC_Scope, 23, /*->31206*/ // 3 children in Scope
/*31183*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*31185*/         OPC_EmitInteger, MVT::i32, 14, 
/*31188*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31191*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31194*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SUBrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (sub:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                  // Dst: (SUBrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*31206*/       /*Scope*/ 23, /*->31230*/
/*31207*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*31209*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*31212*/         OPC_EmitInteger, MVT::i32, 14, 
/*31215*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31218*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tSUBrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (sub:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                  // Dst: (tSUBrr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*31230*/       /*Scope*/ 23, /*->31254*/
/*31231*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*31233*/         OPC_EmitInteger, MVT::i32, 14, 
/*31236*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31239*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31242*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (sub:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                  // Dst: (t2SUBrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*31254*/       0, /*End of Scope*/
/*31255*/     0, /*End of Scope*/
/*31256*/   /*Scope*/ 92|128,1/*220*/, /*->31478*/
/*31258*/     OPC_MoveChild, 0,
/*31260*/     OPC_SwitchOpcode /*2 cases */, 105,  TARGET_VAL(ISD::SIGN_EXTEND),// ->31369
/*31264*/       OPC_RecordChild0, // #0 = $Vn
/*31265*/       OPC_Scope, 33, /*->31300*/ // 3 children in Scope
/*31267*/         OPC_CheckChild0Type, MVT::v8i8,
/*31269*/         OPC_MoveParent,
/*31270*/         OPC_MoveChild, 1,
/*31272*/         OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND),
/*31275*/         OPC_RecordChild0, // #1 = $Vm
/*31276*/         OPC_CheckChild0Type, MVT::v8i8,
/*31278*/         OPC_MoveParent,
/*31279*/         OPC_CheckType, MVT::v8i16,
/*31281*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*31283*/         OPC_EmitInteger, MVT::i32, 14, 
/*31286*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31289*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBLsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v8i16 (sext:v8i16 DPR:v8i8:$Vn), (sext:v8i16 DPR:v8i8:$Vm)) - Complexity = 9
                  // Dst: (VSUBLsv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*31300*/       /*Scope*/ 33, /*->31334*/
/*31301*/         OPC_CheckChild0Type, MVT::v4i16,
/*31303*/         OPC_MoveParent,
/*31304*/         OPC_MoveChild, 1,
/*31306*/         OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND),
/*31309*/         OPC_RecordChild0, // #1 = $Vm
/*31310*/         OPC_CheckChild0Type, MVT::v4i16,
/*31312*/         OPC_MoveParent,
/*31313*/         OPC_CheckType, MVT::v4i32,
/*31315*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*31317*/         OPC_EmitInteger, MVT::i32, 14, 
/*31320*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31323*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBLsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v4i32 (sext:v4i32 DPR:v4i16:$Vn), (sext:v4i32 DPR:v4i16:$Vm)) - Complexity = 9
                  // Dst: (VSUBLsv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*31334*/       /*Scope*/ 33, /*->31368*/
/*31335*/         OPC_CheckChild0Type, MVT::v2i32,
/*31337*/         OPC_MoveParent,
/*31338*/         OPC_MoveChild, 1,
/*31340*/         OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND),
/*31343*/         OPC_RecordChild0, // #1 = $Vm
/*31344*/         OPC_CheckChild0Type, MVT::v2i32,
/*31346*/         OPC_MoveParent,
/*31347*/         OPC_CheckType, MVT::v2i64,
/*31349*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*31351*/         OPC_EmitInteger, MVT::i32, 14, 
/*31354*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31357*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBLsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v2i64 (sext:v2i64 DPR:v2i32:$Vn), (sext:v2i64 DPR:v2i32:$Vm)) - Complexity = 9
                  // Dst: (VSUBLsv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*31368*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 105,  TARGET_VAL(ISD::ZERO_EXTEND),// ->31477
/*31372*/       OPC_RecordChild0, // #0 = $Vn
/*31373*/       OPC_Scope, 33, /*->31408*/ // 3 children in Scope
/*31375*/         OPC_CheckChild0Type, MVT::v8i8,
/*31377*/         OPC_MoveParent,
/*31378*/         OPC_MoveChild, 1,
/*31380*/         OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*31383*/         OPC_RecordChild0, // #1 = $Vm
/*31384*/         OPC_CheckChild0Type, MVT::v8i8,
/*31386*/         OPC_MoveParent,
/*31387*/         OPC_CheckType, MVT::v8i16,
/*31389*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*31391*/         OPC_EmitInteger, MVT::i32, 14, 
/*31394*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31397*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBLuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v8i16 (zext:v8i16 DPR:v8i8:$Vn), (zext:v8i16 DPR:v8i8:$Vm)) - Complexity = 9
                  // Dst: (VSUBLuv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*31408*/       /*Scope*/ 33, /*->31442*/
/*31409*/         OPC_CheckChild0Type, MVT::v4i16,
/*31411*/         OPC_MoveParent,
/*31412*/         OPC_MoveChild, 1,
/*31414*/         OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*31417*/         OPC_RecordChild0, // #1 = $Vm
/*31418*/         OPC_CheckChild0Type, MVT::v4i16,
/*31420*/         OPC_MoveParent,
/*31421*/         OPC_CheckType, MVT::v4i32,
/*31423*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*31425*/         OPC_EmitInteger, MVT::i32, 14, 
/*31428*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31431*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBLuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v4i32 (zext:v4i32 DPR:v4i16:$Vn), (zext:v4i32 DPR:v4i16:$Vm)) - Complexity = 9
                  // Dst: (VSUBLuv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*31442*/       /*Scope*/ 33, /*->31476*/
/*31443*/         OPC_CheckChild0Type, MVT::v2i32,
/*31445*/         OPC_MoveParent,
/*31446*/         OPC_MoveChild, 1,
/*31448*/         OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*31451*/         OPC_RecordChild0, // #1 = $Vm
/*31452*/         OPC_CheckChild0Type, MVT::v2i32,
/*31454*/         OPC_MoveParent,
/*31455*/         OPC_CheckType, MVT::v2i64,
/*31457*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*31459*/         OPC_EmitInteger, MVT::i32, 14, 
/*31462*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31465*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v2i64 (zext:v2i64 DPR:v2i32:$Vn), (zext:v2i64 DPR:v2i32:$Vm)) - Complexity = 9
                  // Dst: (VSUBLuv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*31476*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*31478*/   /*Scope*/ 19|128,5/*659*/, /*->32139*/
/*31480*/     OPC_RecordChild0, // #0 = $src1
/*31481*/     OPC_Scope, 97|128,3/*481*/, /*->31965*/ // 2 children in Scope
/*31484*/       OPC_MoveChild, 1,
/*31486*/       OPC_SwitchOpcode /*5 cases */, 9|128,1/*137*/,  TARGET_VAL(ISD::MUL),// ->31628
/*31491*/         OPC_RecordChild0, // #1 = $Vn
/*31492*/         OPC_RecordChild1, // #2 = $Vm
/*31493*/         OPC_MoveParent,
/*31494*/         OPC_SwitchType /*6 cases */, 20,  MVT::v8i8,// ->31517
/*31497*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*31499*/           OPC_EmitInteger, MVT::i32, 14, 
/*31502*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31505*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSv8i8), 0,
                        1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:v8i8 DPR:v8i8:$src1, (mul:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 6
                    // Dst: (VMLSv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
                  /*SwitchType*/ 20,  MVT::v4i16,// ->31539
/*31519*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*31521*/           OPC_EmitInteger, MVT::i32, 14, 
/*31524*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31527*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:v4i16 DPR:v4i16:$src1, (mul:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 6
                    // Dst: (VMLSv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
                  /*SwitchType*/ 20,  MVT::v2i32,// ->31561
/*31541*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*31543*/           OPC_EmitInteger, MVT::i32, 14, 
/*31546*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31549*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:v2i32 DPR:v2i32:$src1, (mul:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 6
                    // Dst: (VMLSv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                  /*SwitchType*/ 20,  MVT::v16i8,// ->31583
/*31563*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*31565*/           OPC_EmitInteger, MVT::i32, 14, 
/*31568*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31571*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSv16i8), 0,
                        1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:v16i8 QPR:v16i8:$src1, (mul:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)) - Complexity = 6
                    // Dst: (VMLSv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
                  /*SwitchType*/ 20,  MVT::v8i16,// ->31605
/*31585*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*31587*/           OPC_EmitInteger, MVT::i32, 14, 
/*31590*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31593*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:v8i16 QPR:v8i16:$src1, (mul:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)) - Complexity = 6
                    // Dst: (VMLSv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
                  /*SwitchType*/ 20,  MVT::v4i32,// ->31627
/*31607*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*31609*/           OPC_EmitInteger, MVT::i32, 14, 
/*31612*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31615*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:v4i32 QPR:v4i32:$src1, (mul:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)) - Complexity = 6
                    // Dst: (VMLSv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
                  0, // EndSwitchType
                /*SwitchOpcode*/ 84,  TARGET_VAL(ARMISD::VMULLs),// ->31715
/*31631*/         OPC_RecordChild0, // #1 = $Vn
/*31632*/         OPC_Scope, 26, /*->31660*/ // 3 children in Scope
/*31634*/           OPC_CheckChild0Type, MVT::v8i8,
/*31636*/           OPC_RecordChild1, // #2 = $Vm
/*31637*/           OPC_MoveParent,
/*31638*/           OPC_CheckType, MVT::v8i16,
/*31640*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*31642*/           OPC_EmitInteger, MVT::i32, 14, 
/*31645*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31648*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLsv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:v8i16 QPR:v8i16:$src1, (NEONvmulls:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 6
                    // Dst: (VMLSLsv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*31660*/         /*Scope*/ 26, /*->31687*/
/*31661*/           OPC_CheckChild0Type, MVT::v4i16,
/*31663*/           OPC_RecordChild1, // #2 = $Vm
/*31664*/           OPC_MoveParent,
/*31665*/           OPC_CheckType, MVT::v4i32,
/*31667*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*31669*/           OPC_EmitInteger, MVT::i32, 14, 
/*31672*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31675*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLsv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:v4i32 QPR:v4i32:$src1, (NEONvmulls:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 6
                    // Dst: (VMLSLsv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*31687*/         /*Scope*/ 26, /*->31714*/
/*31688*/           OPC_CheckChild0Type, MVT::v2i32,
/*31690*/           OPC_RecordChild1, // #2 = $Vm
/*31691*/           OPC_MoveParent,
/*31692*/           OPC_CheckType, MVT::v2i64,
/*31694*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*31696*/           OPC_EmitInteger, MVT::i32, 14, 
/*31699*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31702*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLsv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:v2i64 QPR:v2i64:$src1, (NEONvmulls:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 6
                    // Dst: (VMLSLsv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*31714*/         0, /*End of Scope*/
                /*SwitchOpcode*/ 84,  TARGET_VAL(ARMISD::VMULLu),// ->31802
/*31718*/         OPC_RecordChild0, // #1 = $Vn
/*31719*/         OPC_Scope, 26, /*->31747*/ // 3 children in Scope
/*31721*/           OPC_CheckChild0Type, MVT::v8i8,
/*31723*/           OPC_RecordChild1, // #2 = $Vm
/*31724*/           OPC_MoveParent,
/*31725*/           OPC_CheckType, MVT::v8i16,
/*31727*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*31729*/           OPC_EmitInteger, MVT::i32, 14, 
/*31732*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31735*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLuv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:v8i16 QPR:v8i16:$src1, (NEONvmullu:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 6
                    // Dst: (VMLSLuv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*31747*/         /*Scope*/ 26, /*->31774*/
/*31748*/           OPC_CheckChild0Type, MVT::v4i16,
/*31750*/           OPC_RecordChild1, // #2 = $Vm
/*31751*/           OPC_MoveParent,
/*31752*/           OPC_CheckType, MVT::v4i32,
/*31754*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*31756*/           OPC_EmitInteger, MVT::i32, 14, 
/*31759*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31762*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLuv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:v4i32 QPR:v4i32:$src1, (NEONvmullu:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 6
                    // Dst: (VMLSLuv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*31774*/         /*Scope*/ 26, /*->31801*/
/*31775*/           OPC_CheckChild0Type, MVT::v2i32,
/*31777*/           OPC_RecordChild1, // #2 = $Vm
/*31778*/           OPC_MoveParent,
/*31779*/           OPC_CheckType, MVT::v2i64,
/*31781*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*31783*/           OPC_EmitInteger, MVT::i32, 14, 
/*31786*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31789*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLuv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:v2i64 QPR:v2i64:$src1, (NEONvmullu:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 6
                    // Dst: (VMLSLuv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*31801*/         0, /*End of Scope*/
                /*SwitchOpcode*/ 78,  TARGET_VAL(ISD::SIGN_EXTEND),// ->31883
/*31805*/         OPC_RecordChild0, // #1 = $Vm
/*31806*/         OPC_Scope, 24, /*->31832*/ // 3 children in Scope
/*31808*/           OPC_CheckChild0Type, MVT::v8i8,
/*31810*/           OPC_MoveParent,
/*31811*/           OPC_CheckType, MVT::v8i16,
/*31813*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*31815*/           OPC_EmitInteger, MVT::i32, 14, 
/*31818*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31821*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBWsv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v8i16 QPR:v8i16:$Vn, (sext:v8i16 DPR:v8i8:$Vm)) - Complexity = 6
                    // Dst: (VSUBWsv8i16:v8i16 QPR:v8i16:$Vn, DPR:v8i8:$Vm)
/*31832*/         /*Scope*/ 24, /*->31857*/
/*31833*/           OPC_CheckChild0Type, MVT::v4i16,
/*31835*/           OPC_MoveParent,
/*31836*/           OPC_CheckType, MVT::v4i32,
/*31838*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*31840*/           OPC_EmitInteger, MVT::i32, 14, 
/*31843*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31846*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBWsv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v4i32 QPR:v4i32:$Vn, (sext:v4i32 DPR:v4i16:$Vm)) - Complexity = 6
                    // Dst: (VSUBWsv4i32:v4i32 QPR:v4i32:$Vn, DPR:v4i16:$Vm)
/*31857*/         /*Scope*/ 24, /*->31882*/
/*31858*/           OPC_CheckChild0Type, MVT::v2i32,
/*31860*/           OPC_MoveParent,
/*31861*/           OPC_CheckType, MVT::v2i64,
/*31863*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*31865*/           OPC_EmitInteger, MVT::i32, 14, 
/*31868*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31871*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBWsv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v2i64 QPR:v2i64:$Vn, (sext:v2i64 DPR:v2i32:$Vm)) - Complexity = 6
                    // Dst: (VSUBWsv2i64:v2i64 QPR:v2i64:$Vn, DPR:v2i32:$Vm)
/*31882*/         0, /*End of Scope*/
                /*SwitchOpcode*/ 78,  TARGET_VAL(ISD::ZERO_EXTEND),// ->31964
/*31886*/         OPC_RecordChild0, // #1 = $Vm
/*31887*/         OPC_Scope, 24, /*->31913*/ // 3 children in Scope
/*31889*/           OPC_CheckChild0Type, MVT::v8i8,
/*31891*/           OPC_MoveParent,
/*31892*/           OPC_CheckType, MVT::v8i16,
/*31894*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*31896*/           OPC_EmitInteger, MVT::i32, 14, 
/*31899*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31902*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBWuv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v8i16 QPR:v8i16:$Vn, (zext:v8i16 DPR:v8i8:$Vm)) - Complexity = 6
                    // Dst: (VSUBWuv8i16:v8i16 QPR:v8i16:$Vn, DPR:v8i8:$Vm)
/*31913*/         /*Scope*/ 24, /*->31938*/
/*31914*/           OPC_CheckChild0Type, MVT::v4i16,
/*31916*/           OPC_MoveParent,
/*31917*/           OPC_CheckType, MVT::v4i32,
/*31919*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*31921*/           OPC_EmitInteger, MVT::i32, 14, 
/*31924*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31927*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBWuv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v4i32 QPR:v4i32:$Vn, (zext:v4i32 DPR:v4i16:$Vm)) - Complexity = 6
                    // Dst: (VSUBWuv4i32:v4i32 QPR:v4i32:$Vn, DPR:v4i16:$Vm)
/*31938*/         /*Scope*/ 24, /*->31963*/
/*31939*/           OPC_CheckChild0Type, MVT::v2i32,
/*31941*/           OPC_MoveParent,
/*31942*/           OPC_CheckType, MVT::v2i64,
/*31944*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*31946*/           OPC_EmitInteger, MVT::i32, 14, 
/*31949*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31952*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBWuv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v2i64 QPR:v2i64:$Vn, (zext:v2i64 DPR:v2i32:$Vm)) - Complexity = 6
                    // Dst: (VSUBWuv2i64:v2i64 QPR:v2i64:$Vn, DPR:v2i32:$Vm)
/*31963*/         0, /*End of Scope*/
                0, // EndSwitchOpcode
/*31965*/     /*Scope*/ 43|128,1/*171*/, /*->32138*/
/*31967*/       OPC_RecordChild1, // #1 = $Vm
/*31968*/       OPC_SwitchType /*8 cases */, 19,  MVT::v8i8,// ->31990
/*31971*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*31973*/         OPC_EmitInteger, MVT::i32, 14, 
/*31976*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31979*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                  // Dst: (VSUBv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
                /*SwitchType*/ 19,  MVT::v4i16,// ->32011
/*31992*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*31994*/         OPC_EmitInteger, MVT::i32, 14, 
/*31997*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32000*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                  // Dst: (VSUBv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
                /*SwitchType*/ 19,  MVT::v2i32,// ->32032
/*32013*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*32015*/         OPC_EmitInteger, MVT::i32, 14, 
/*32018*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32021*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VSUBv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                /*SwitchType*/ 19,  MVT::v16i8,// ->32053
/*32034*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*32036*/         OPC_EmitInteger, MVT::i32, 14, 
/*32039*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32042*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                  // Dst: (VSUBv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
                /*SwitchType*/ 19,  MVT::v8i16,// ->32074
/*32055*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*32057*/         OPC_EmitInteger, MVT::i32, 14, 
/*32060*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32063*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                  // Dst: (VSUBv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
                /*SwitchType*/ 19,  MVT::v4i32,// ->32095
/*32076*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*32078*/         OPC_EmitInteger, MVT::i32, 14, 
/*32081*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32084*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VSUBv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
                /*SwitchType*/ 19,  MVT::v1i64,// ->32116
/*32097*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*32099*/         OPC_EmitInteger, MVT::i32, 14, 
/*32102*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32105*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 3
                  // Dst: (VSUBv1i64:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
                /*SwitchType*/ 19,  MVT::v2i64,// ->32137
/*32118*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*32120*/         OPC_EmitInteger, MVT::i32, 14, 
/*32123*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32126*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 3
                  // Dst: (VSUBv2i64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
                0, // EndSwitchType
/*32138*/     0, /*End of Scope*/
/*32139*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 126|128,2/*382*/,  TARGET_VAL(ARMISD::ADDC),// ->32526
/*32144*/   OPC_RecordChild0, // #0 = $Rn
/*32145*/   OPC_RecordChild1, // #1 = $shift
/*32146*/   OPC_Scope, 27|128,1/*155*/, /*->32304*/ // 3 children in Scope
/*32149*/     OPC_CheckType, MVT::i32,
/*32151*/     OPC_Scope, 75, /*->32228*/ // 4 children in Scope
/*32153*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*32155*/       OPC_Scope, 23, /*->32180*/ // 3 children in Scope
/*32157*/         OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*32160*/         OPC_EmitInteger, MVT::i32, 14, 
/*32163*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32166*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ADDSrsr), 0,
                      2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (ARMaddc:i32:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                  // Dst: (ADDSrsr:i32:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*32180*/       /*Scope*/ 23, /*->32204*/
/*32181*/         OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*32184*/         OPC_EmitInteger, MVT::i32, 14, 
/*32187*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32190*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ADDSrsr), 0,
                      2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (ARMaddc:i32:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                  // Dst: (ADDSrsr:i32:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*32204*/       /*Scope*/ 22, /*->32227*/
/*32205*/         OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*32208*/         OPC_EmitInteger, MVT::i32, 14, 
/*32211*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32214*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ADDSrsi), 0,
                      2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (ARMaddc:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                  // Dst: (ADDSrsi:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*32227*/       0, /*End of Scope*/
/*32228*/     /*Scope*/ 24, /*->32253*/
/*32229*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*32231*/       OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*32234*/       OPC_EmitInteger, MVT::i32, 14, 
/*32237*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32240*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDSrs), 0,
                    2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (ARMaddc:i32:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                // Dst: (t2ADDSrs:i32:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*32253*/     /*Scope*/ 24, /*->32278*/
/*32254*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*32256*/       OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*32259*/       OPC_EmitInteger, MVT::i32, 14, 
/*32262*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32265*/       OPC_MorphNodeTo, TARGET_VAL(ARM::ADDSrsi), 0,
                    2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: (ARMaddc:i32:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn) - Complexity = 12
                // Dst: (ADDSrsi:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*32278*/     /*Scope*/ 24, /*->32303*/
/*32279*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*32281*/       OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*32284*/       OPC_EmitInteger, MVT::i32, 14, 
/*32287*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32290*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDSrs), 0,
                    2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: (ARMaddc:i32:i32 t2_so_reg:i32:$ShiftedRm, GPRnopc:i32:$Rn) - Complexity = 12
                // Dst: (t2ADDSrs:i32:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*32303*/     0, /*End of Scope*/
/*32304*/   /*Scope*/ 28|128,1/*156*/, /*->32462*/
/*32306*/     OPC_MoveChild, 1,
/*32308*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*32311*/     OPC_Scope, 30, /*->32343*/ // 5 children in Scope
/*32313*/       OPC_CheckPredicate, 2, // Predicate_imm0_255_neg
/*32315*/       OPC_MoveParent,
/*32316*/       OPC_CheckType, MVT::i32,
/*32318*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*32320*/       OPC_EmitConvertToTarget, 1,
/*32322*/       OPC_EmitNodeXForm, 5, 2, // imm_neg_XFORM
/*32325*/       OPC_EmitInteger, MVT::i32, 14, 
/*32328*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32331*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBSri), 0,
                    2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (ARMaddc:i32:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_imm0_255_neg>><<X:imm_neg_XFORM>>:$imm) - Complexity = 8
                // Dst: (t2SUBSri:i32:i32 rGPR:i32:$src, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_imm0_255_neg>>:$imm))
/*32343*/     /*Scope*/ 27, /*->32371*/
/*32344*/       OPC_CheckPredicate, 3, // Predicate_so_imm
/*32346*/       OPC_MoveParent,
/*32347*/       OPC_CheckType, MVT::i32,
/*32349*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*32351*/       OPC_EmitConvertToTarget, 1,
/*32353*/       OPC_EmitInteger, MVT::i32, 14, 
/*32356*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32359*/       OPC_MorphNodeTo, TARGET_VAL(ARM::ADDSri), 0,
                    2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (ARMaddc:i32:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm) - Complexity = 7
                // Dst: (ADDSri:i32:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*32371*/     /*Scope*/ 30, /*->32402*/
/*32372*/       OPC_CheckPredicate, 4, // Predicate_so_imm_neg
/*32374*/       OPC_MoveParent,
/*32375*/       OPC_CheckType, MVT::i32,
/*32377*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*32379*/       OPC_EmitConvertToTarget, 1,
/*32381*/       OPC_EmitNodeXForm, 6, 2, // so_imm_neg_XFORM
/*32384*/       OPC_EmitInteger, MVT::i32, 14, 
/*32387*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32390*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SUBSri), 0,
                    2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (ARMaddc:i32:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_so_imm_neg>><<X:so_imm_neg_XFORM>>:$imm) - Complexity = 7
                // Dst: (SUBSri:i32:i32 GPR:i32:$src, (so_imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_so_imm_neg>>:$imm))
/*32402*/     /*Scope*/ 27, /*->32430*/
/*32403*/       OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*32405*/       OPC_MoveParent,
/*32406*/       OPC_CheckType, MVT::i32,
/*32408*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*32410*/       OPC_EmitConvertToTarget, 1,
/*32412*/       OPC_EmitInteger, MVT::i32, 14, 
/*32415*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32418*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDSri), 0,
                    2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (ARMaddc:i32:i32 GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                // Dst: (t2ADDSri:i32:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*32430*/     /*Scope*/ 30, /*->32461*/
/*32431*/       OPC_CheckPredicate, 11, // Predicate_t2_so_imm_neg
/*32433*/       OPC_MoveParent,
/*32434*/       OPC_CheckType, MVT::i32,
/*32436*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*32438*/       OPC_EmitConvertToTarget, 1,
/*32440*/       OPC_EmitNodeXForm, 7, 2, // t2_so_imm_neg_XFORM
/*32443*/       OPC_EmitInteger, MVT::i32, 14, 
/*32446*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32449*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBSri), 0,
                    2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (ARMaddc:i32:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_neg>><<X:t2_so_imm_neg_XFORM>>:$imm) - Complexity = 7
                // Dst: (t2SUBSri:i32:i32 rGPR:i32:$src, (t2_so_imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_neg>>:$imm))
/*32461*/     0, /*End of Scope*/
/*32462*/   /*Scope*/ 62, /*->32525*/
/*32463*/     OPC_CheckType, MVT::i32,
/*32465*/     OPC_Scope, 20, /*->32487*/ // 2 children in Scope
/*32467*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*32469*/       OPC_EmitInteger, MVT::i32, 14, 
/*32472*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32475*/       OPC_MorphNodeTo, TARGET_VAL(ARM::ADDSrr), 0,
                    2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (ARMaddc:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                // Dst: (ADDSrr:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*32487*/     /*Scope*/ 36, /*->32524*/
/*32488*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*32490*/       OPC_EmitInteger, MVT::i32, 14, 
/*32493*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32496*/       OPC_Scope, 12, /*->32510*/ // 2 children in Scope
/*32498*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDSrr), 0,
                      2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMaddc:i32:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                  // Dst: (t2ADDSrr:i32:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*32510*/       /*Scope*/ 12, /*->32523*/
/*32511*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDSrr), 0,
                      2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (ARMaddc:i32:i32 rGPR:i32:$Rm, GPRnopc:i32:$Rn) - Complexity = 3
                  // Dst: (t2ADDSrr:i32:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*32523*/       0, /*End of Scope*/
/*32524*/     0, /*End of Scope*/
/*32525*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 91|128,2/*347*/,  TARGET_VAL(ARMISD::SUBC),// ->32877
/*32530*/   OPC_RecordChild0, // #0 = $Rn
/*32531*/   OPC_Scope, 64|128,1/*192*/, /*->32726*/ // 5 children in Scope
/*32534*/     OPC_RecordChild1, // #1 = $shift
/*32535*/     OPC_Scope, 26|128,1/*154*/, /*->32692*/ // 2 children in Scope
/*32538*/       OPC_CheckType, MVT::i32,
/*32540*/       OPC_Scope, 98, /*->32640*/ // 2 children in Scope
/*32542*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*32544*/         OPC_Scope, 23, /*->32569*/ // 4 children in Scope
/*32546*/           OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*32549*/           OPC_EmitInteger, MVT::i32, 14, 
/*32552*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32555*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SUBSrsr), 0,
                        2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                    // Src: (ARMsubc:i32:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                    // Dst: (SUBSrsr:i32:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*32569*/         /*Scope*/ 23, /*->32593*/
/*32570*/           OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*32573*/           OPC_EmitInteger, MVT::i32, 14, 
/*32576*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32579*/           OPC_MorphNodeTo, TARGET_VAL(ARM::RSBSrsr), 0,
                        2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (ARMsubc:i32:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                    // Dst: (RSBSrsr:i32:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*32593*/         /*Scope*/ 22, /*->32616*/
/*32594*/           OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*32597*/           OPC_EmitInteger, MVT::i32, 14, 
/*32600*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32603*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SUBSrsi), 0,
                        2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (ARMsubc:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                    // Dst: (SUBSrsi:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*32616*/         /*Scope*/ 22, /*->32639*/
/*32617*/           OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*32620*/           OPC_EmitInteger, MVT::i32, 14, 
/*32623*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32626*/           OPC_MorphNodeTo, TARGET_VAL(ARM::RSBSrsi), 0,
                        2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (ARMsubc:i32:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn) - Complexity = 12
                    // Dst: (RSBSrsi:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*32639*/         0, /*End of Scope*/
/*32640*/       /*Scope*/ 50, /*->32691*/
/*32641*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*32643*/         OPC_Scope, 22, /*->32667*/ // 2 children in Scope
/*32645*/           OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*32648*/           OPC_EmitInteger, MVT::i32, 14, 
/*32651*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32654*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBSrs), 0,
                        2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (ARMsubc:i32:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                    // Dst: (t2SUBSrs:i32:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*32667*/         /*Scope*/ 22, /*->32690*/
/*32668*/           OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*32671*/           OPC_EmitInteger, MVT::i32, 14, 
/*32674*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32677*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2RSBSrs), 0,
                        2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (ARMsubc:i32:i32 t2_so_reg:i32:$ShiftedRm, GPRnopc:i32:$Rn) - Complexity = 12
                    // Dst: (t2RSBSrs:i32:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*32690*/         0, /*End of Scope*/
/*32691*/       0, /*End of Scope*/
/*32692*/     /*Scope*/ 32, /*->32725*/
/*32693*/       OPC_MoveChild, 1,
/*32695*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*32698*/       OPC_CheckPredicate, 3, // Predicate_so_imm
/*32700*/       OPC_MoveParent,
/*32701*/       OPC_CheckType, MVT::i32,
/*32703*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*32705*/       OPC_EmitConvertToTarget, 1,
/*32707*/       OPC_EmitInteger, MVT::i32, 14, 
/*32710*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32713*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SUBSri), 0,
                    2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (ARMsubc:i32:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm) - Complexity = 7
                // Dst: (SUBSri:i32:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*32725*/     0, /*End of Scope*/
/*32726*/   /*Scope*/ 33, /*->32760*/
/*32727*/     OPC_MoveChild, 0,
/*32729*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*32732*/     OPC_CheckPredicate, 3, // Predicate_so_imm
/*32734*/     OPC_MoveParent,
/*32735*/     OPC_RecordChild1, // #1 = $Rn
/*32736*/     OPC_CheckType, MVT::i32,
/*32738*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*32740*/     OPC_EmitConvertToTarget, 0,
/*32742*/     OPC_EmitInteger, MVT::i32, 14, 
/*32745*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32748*/     OPC_MorphNodeTo, TARGET_VAL(ARM::RSBSri), 0,
                  2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
              // Src: (ARMsubc:i32:i32 (imm:i32)<<P:Predicate_so_imm>>:$imm, GPR:i32:$Rn) - Complexity = 7
              // Dst: (RSBSri:i32:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*32760*/   /*Scope*/ 33, /*->32794*/
/*32761*/     OPC_RecordChild1, // #1 = $imm
/*32762*/     OPC_MoveChild, 1,
/*32764*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*32767*/     OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*32769*/     OPC_MoveParent,
/*32770*/     OPC_CheckType, MVT::i32,
/*32772*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*32774*/     OPC_EmitConvertToTarget, 1,
/*32776*/     OPC_EmitInteger, MVT::i32, 14, 
/*32779*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32782*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBSri), 0,
                  2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (ARMsubc:i32:i32 GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
              // Dst: (t2SUBSri:i32:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*32794*/   /*Scope*/ 33, /*->32828*/
/*32795*/     OPC_MoveChild, 0,
/*32797*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*32800*/     OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*32802*/     OPC_MoveParent,
/*32803*/     OPC_RecordChild1, // #1 = $Rn
/*32804*/     OPC_CheckType, MVT::i32,
/*32806*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*32808*/     OPC_EmitConvertToTarget, 0,
/*32810*/     OPC_EmitInteger, MVT::i32, 14, 
/*32813*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32816*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2RSBSri), 0,
                  2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
              // Src: (ARMsubc:i32:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, GPRnopc:i32:$Rn) - Complexity = 7
              // Dst: (t2RSBSri:i32:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*32828*/   /*Scope*/ 47, /*->32876*/
/*32829*/     OPC_RecordChild1, // #1 = $Rm
/*32830*/     OPC_CheckType, MVT::i32,
/*32832*/     OPC_Scope, 20, /*->32854*/ // 2 children in Scope
/*32834*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*32836*/       OPC_EmitInteger, MVT::i32, 14, 
/*32839*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32842*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SUBSrr), 0,
                    2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (ARMsubc:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                // Dst: (SUBSrr:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*32854*/     /*Scope*/ 20, /*->32875*/
/*32855*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*32857*/       OPC_EmitInteger, MVT::i32, 14, 
/*32860*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32863*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBSrr), 0,
                    2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (ARMsubc:i32:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                // Dst: (t2SUBSrr:i32:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*32875*/     0, /*End of Scope*/
/*32876*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 112|128,2/*368*/,  TARGET_VAL(ARMISD::ADDE),// ->33249
/*32881*/   OPC_RecordChild0, // #0 = $Rn
/*32882*/   OPC_RecordChild1, // #1 = $shift
/*32883*/   OPC_Scope, 103, /*->32988*/ // 3 children in Scope
/*32885*/     OPC_RecordChild2, // #2 = physreg input CPSR
/*32886*/     OPC_CheckType, MVT::i32,
/*32888*/     OPC_Scope, 65, /*->32955*/ // 2 children in Scope
/*32890*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*32892*/       OPC_Scope, 30, /*->32924*/ // 2 children in Scope
/*32894*/         OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #3 #4 #5
/*32897*/         OPC_EmitInteger, MVT::i32, 14, 
/*32900*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32903*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32906*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*32909*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ADCrsr), 0|OPFL_GlueInput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 7/*#Ops*/, 0, 3, 4, 5, 6, 7, 8, 
                  // Src: (ARMadde:i32:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift, CPSR:i32) - Complexity = 15
                  // Dst: (ADCrsr:i32:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*32924*/       /*Scope*/ 29, /*->32954*/
/*32925*/         OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #3 #4
/*32928*/         OPC_EmitInteger, MVT::i32, 14, 
/*32931*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32934*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32937*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*32940*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ADCrsi), 0|OPFL_GlueInput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 0, 3, 4, 5, 6, 7, 
                  // Src: (ARMadde:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift, CPSR:i32) - Complexity = 12
                  // Dst: (ADCrsi:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*32954*/       0, /*End of Scope*/
/*32955*/     /*Scope*/ 31, /*->32987*/
/*32956*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*32958*/       OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #3 #4
/*32961*/       OPC_EmitInteger, MVT::i32, 14, 
/*32964*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32967*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32970*/       OPC_EmitCopyToReg, 2, ARM::CPSR,
/*32973*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADCrs), 0|OPFL_GlueInput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 0, 3, 4, 5, 6, 7, 
                // Src: (ARMadde:i32:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm, CPSR:i32) - Complexity = 12
                // Dst: (t2ADCrs:i32:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*32987*/     0, /*End of Scope*/
/*32988*/   /*Scope*/ 68|128,1/*196*/, /*->33186*/
/*32990*/     OPC_MoveChild, 1,
/*32992*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*32995*/     OPC_Scope, 38, /*->33035*/ // 5 children in Scope
/*32997*/       OPC_CheckPredicate, 63, // Predicate_imm0_255_not
/*32999*/       OPC_MoveParent,
/*33000*/       OPC_RecordChild2, // #2 = physreg input CPSR
/*33001*/       OPC_CheckType, MVT::i32,
/*33003*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*33005*/       OPC_EmitConvertToTarget, 1,
/*33007*/       OPC_EmitNodeXForm, 12, 3, // imm_comp_XFORM
/*33010*/       OPC_EmitInteger, MVT::i32, 14, 
/*33013*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33016*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33019*/       OPC_EmitCopyToReg, 2, ARM::CPSR,
/*33022*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SBCri), 0|OPFL_GlueInput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 4, 5, 6, 7, 
                // Src: (ARMadde:i32:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_imm0_255_not>><<X:imm_comp_XFORM>>:$imm, CPSR:i32) - Complexity = 8
                // Dst: (t2SBCri:i32:i32 rGPR:i32:$src, (imm_comp_XFORM:i32 (imm:i32)<<P:Predicate_imm0_255_not>>:$imm))
/*33035*/     /*Scope*/ 35, /*->33071*/
/*33036*/       OPC_CheckPredicate, 3, // Predicate_so_imm
/*33038*/       OPC_MoveParent,
/*33039*/       OPC_RecordChild2, // #2 = physreg input CPSR
/*33040*/       OPC_CheckType, MVT::i32,
/*33042*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*33044*/       OPC_EmitConvertToTarget, 1,
/*33046*/       OPC_EmitInteger, MVT::i32, 14, 
/*33049*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33052*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33055*/       OPC_EmitCopyToReg, 2, ARM::CPSR,
/*33058*/       OPC_MorphNodeTo, TARGET_VAL(ARM::ADCri), 0|OPFL_GlueInput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                // Src: (ARMadde:i32:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm, CPSR:i32) - Complexity = 7
                // Dst: (ADCri:i32:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*33071*/     /*Scope*/ 38, /*->33110*/
/*33072*/       OPC_CheckPredicate, 21, // Predicate_so_imm_not
/*33074*/       OPC_MoveParent,
/*33075*/       OPC_RecordChild2, // #2 = physreg input CPSR
/*33076*/       OPC_CheckType, MVT::i32,
/*33078*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*33080*/       OPC_EmitConvertToTarget, 1,
/*33082*/       OPC_EmitNodeXForm, 10, 3, // so_imm_not_XFORM
/*33085*/       OPC_EmitInteger, MVT::i32, 14, 
/*33088*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33091*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33094*/       OPC_EmitCopyToReg, 2, ARM::CPSR,
/*33097*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SBCri), 0|OPFL_GlueInput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 4, 5, 6, 7, 
                // Src: (ARMadde:i32:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_so_imm_not>><<X:so_imm_not_XFORM>>:$imm, CPSR:i32) - Complexity = 7
                // Dst: (SBCri:i32:i32 GPR:i32:$src, (so_imm_not_XFORM:i32 (imm:i32)<<P:Predicate_so_imm_not>>:$imm))
/*33110*/     /*Scope*/ 35, /*->33146*/
/*33111*/       OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*33113*/       OPC_MoveParent,
/*33114*/       OPC_RecordChild2, // #2 = physreg input CPSR
/*33115*/       OPC_CheckType, MVT::i32,
/*33117*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*33119*/       OPC_EmitConvertToTarget, 1,
/*33121*/       OPC_EmitInteger, MVT::i32, 14, 
/*33124*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33127*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33130*/       OPC_EmitCopyToReg, 2, ARM::CPSR,
/*33133*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADCri), 0|OPFL_GlueInput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                // Src: (ARMadde:i32:i32 rGPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, CPSR:i32) - Complexity = 7
                // Dst: (t2ADCri:i32:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*33146*/     /*Scope*/ 38, /*->33185*/
/*33147*/       OPC_CheckPredicate, 19, // Predicate_t2_so_imm_not
/*33149*/       OPC_MoveParent,
/*33150*/       OPC_RecordChild2, // #2 = physreg input CPSR
/*33151*/       OPC_CheckType, MVT::i32,
/*33153*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*33155*/       OPC_EmitConvertToTarget, 1,
/*33157*/       OPC_EmitNodeXForm, 9, 3, // t2_so_imm_not_XFORM
/*33160*/       OPC_EmitInteger, MVT::i32, 14, 
/*33163*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33166*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33169*/       OPC_EmitCopyToReg, 2, ARM::CPSR,
/*33172*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SBCri), 0|OPFL_GlueInput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 4, 5, 6, 7, 
                // Src: (ARMadde:i32:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_not>><<X:t2_so_imm_not_XFORM>>:$imm, CPSR:i32) - Complexity = 7
                // Dst: (t2SBCri:i32:i32 rGPR:i32:$src, (t2_so_imm_not_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_not>>:$imm))
/*33185*/     0, /*End of Scope*/
/*33186*/   /*Scope*/ 61, /*->33248*/
/*33187*/     OPC_RecordChild2, // #2 = physreg input CPSR
/*33188*/     OPC_CheckType, MVT::i32,
/*33190*/     OPC_Scope, 27, /*->33219*/ // 2 children in Scope
/*33192*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*33194*/       OPC_EmitInteger, MVT::i32, 14, 
/*33197*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33200*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33203*/       OPC_EmitCopyToReg, 2, ARM::CPSR,
/*33206*/       OPC_MorphNodeTo, TARGET_VAL(ARM::ADCrr), 0|OPFL_GlueInput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (ARMadde:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm, CPSR:i32) - Complexity = 3
                // Dst: (ADCrr:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*33219*/     /*Scope*/ 27, /*->33247*/
/*33220*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*33222*/       OPC_EmitInteger, MVT::i32, 14, 
/*33225*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33228*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33231*/       OPC_EmitCopyToReg, 2, ARM::CPSR,
/*33234*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADCrr), 0|OPFL_GlueInput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (ARMadde:i32:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, CPSR:i32) - Complexity = 3
                // Dst: (t2ADCrr:i32:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*33247*/     0, /*End of Scope*/
/*33248*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 108|128,2/*364*/,  TARGET_VAL(ARMISD::SUBE),// ->33617
/*33253*/   OPC_RecordChild0, // #0 = $Rn
/*33254*/   OPC_Scope, 82|128,1/*210*/, /*->33467*/ // 3 children in Scope
/*33257*/     OPC_RecordChild1, // #1 = $shift
/*33258*/     OPC_Scope, 36|128,1/*164*/, /*->33425*/ // 2 children in Scope
/*33261*/       OPC_RecordChild2, // #2 = physreg input CPSR
/*33262*/       OPC_CheckType, MVT::i32,
/*33264*/       OPC_Scope, 126, /*->33392*/ // 2 children in Scope
/*33266*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*33268*/         OPC_Scope, 30, /*->33300*/ // 4 children in Scope
/*33270*/           OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #3 #4 #5
/*33273*/           OPC_EmitInteger, MVT::i32, 14, 
/*33276*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33279*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33282*/           OPC_EmitCopyToReg, 2, ARM::CPSR,
/*33285*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SBCrsr), 0|OPFL_GlueInput,
                        2/*#VTs*/, MVT::i32, MVT::i32, 7/*#Ops*/, 0, 3, 4, 5, 6, 7, 8, 
                    // Src: (ARMsube:i32:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift, CPSR:i32) - Complexity = 15
                    // Dst: (SBCrsr:i32:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*33300*/         /*Scope*/ 30, /*->33331*/
/*33301*/           OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #3 #4 #5
/*33304*/           OPC_EmitInteger, MVT::i32, 14, 
/*33307*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33310*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33313*/           OPC_EmitCopyToReg, 2, ARM::CPSR,
/*33316*/           OPC_MorphNodeTo, TARGET_VAL(ARM::RSCrsr), 0|OPFL_GlueInput,
                        2/*#VTs*/, MVT::i32, MVT::i32, 7/*#Ops*/, 1, 3, 4, 5, 6, 7, 8, 
                    // Src: (ARMsube:i32:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn, CPSR:i32) - Complexity = 15
                    // Dst: (RSCrsr:i32:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*33331*/         /*Scope*/ 29, /*->33361*/
/*33332*/           OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #3 #4
/*33335*/           OPC_EmitInteger, MVT::i32, 14, 
/*33338*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33341*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33344*/           OPC_EmitCopyToReg, 2, ARM::CPSR,
/*33347*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SBCrsi), 0|OPFL_GlueInput,
                        2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 0, 3, 4, 5, 6, 7, 
                    // Src: (ARMsube:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift, CPSR:i32) - Complexity = 12
                    // Dst: (SBCrsi:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*33361*/         /*Scope*/ 29, /*->33391*/
/*33362*/           OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #3 #4
/*33365*/           OPC_EmitInteger, MVT::i32, 14, 
/*33368*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33371*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33374*/           OPC_EmitCopyToReg, 2, ARM::CPSR,
/*33377*/           OPC_MorphNodeTo, TARGET_VAL(ARM::RSCrsi), 0|OPFL_GlueInput,
                        2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                    // Src: (ARMsube:i32:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn, CPSR:i32) - Complexity = 12
                    // Dst: (RSCrsi:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*33391*/         0, /*End of Scope*/
/*33392*/       /*Scope*/ 31, /*->33424*/
/*33393*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*33395*/         OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #3 #4
/*33398*/         OPC_EmitInteger, MVT::i32, 14, 
/*33401*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33404*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33407*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*33410*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SBCrs), 0|OPFL_GlueInput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 0, 3, 4, 5, 6, 7, 
                  // Src: (ARMsube:i32:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm, CPSR:i32) - Complexity = 12
                  // Dst: (t2SBCrs:i32:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*33424*/       0, /*End of Scope*/
/*33425*/     /*Scope*/ 40, /*->33466*/
/*33426*/       OPC_MoveChild, 1,
/*33428*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*33431*/       OPC_CheckPredicate, 3, // Predicate_so_imm
/*33433*/       OPC_MoveParent,
/*33434*/       OPC_RecordChild2, // #2 = physreg input CPSR
/*33435*/       OPC_CheckType, MVT::i32,
/*33437*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*33439*/       OPC_EmitConvertToTarget, 1,
/*33441*/       OPC_EmitInteger, MVT::i32, 14, 
/*33444*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33447*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33450*/       OPC_EmitCopyToReg, 2, ARM::CPSR,
/*33453*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SBCri), 0|OPFL_GlueInput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                // Src: (ARMsube:i32:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm, CPSR:i32) - Complexity = 7
                // Dst: (SBCri:i32:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*33466*/     0, /*End of Scope*/
/*33467*/   /*Scope*/ 41, /*->33509*/
/*33468*/     OPC_MoveChild, 0,
/*33470*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*33473*/     OPC_CheckPredicate, 3, // Predicate_so_imm
/*33475*/     OPC_MoveParent,
/*33476*/     OPC_RecordChild1, // #1 = $Rn
/*33477*/     OPC_RecordChild2, // #2 = physreg input CPSR
/*33478*/     OPC_CheckType, MVT::i32,
/*33480*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*33482*/     OPC_EmitConvertToTarget, 0,
/*33484*/     OPC_EmitInteger, MVT::i32, 14, 
/*33487*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33490*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33493*/     OPC_EmitCopyToReg, 2, ARM::CPSR,
/*33496*/     OPC_MorphNodeTo, TARGET_VAL(ARM::RSCri), 0|OPFL_GlueInput,
                  2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 1, 3, 4, 5, 6, 
              // Src: (ARMsube:i32:i32 (imm:i32)<<P:Predicate_so_imm>>:$imm, GPR:i32:$Rn, CPSR:i32) - Complexity = 7
              // Dst: (RSCri:i32:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*33509*/   /*Scope*/ 106, /*->33616*/
/*33510*/     OPC_RecordChild1, // #1 = $imm
/*33511*/     OPC_Scope, 40, /*->33553*/ // 2 children in Scope
/*33513*/       OPC_MoveChild, 1,
/*33515*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*33518*/       OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*33520*/       OPC_MoveParent,
/*33521*/       OPC_RecordChild2, // #2 = physreg input CPSR
/*33522*/       OPC_CheckType, MVT::i32,
/*33524*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*33526*/       OPC_EmitConvertToTarget, 1,
/*33528*/       OPC_EmitInteger, MVT::i32, 14, 
/*33531*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33534*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33537*/       OPC_EmitCopyToReg, 2, ARM::CPSR,
/*33540*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SBCri), 0|OPFL_GlueInput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                // Src: (ARMsube:i32:i32 rGPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, CPSR:i32) - Complexity = 7
                // Dst: (t2SBCri:i32:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*33553*/     /*Scope*/ 61, /*->33615*/
/*33554*/       OPC_RecordChild2, // #2 = physreg input CPSR
/*33555*/       OPC_CheckType, MVT::i32,
/*33557*/       OPC_Scope, 27, /*->33586*/ // 2 children in Scope
/*33559*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*33561*/         OPC_EmitInteger, MVT::i32, 14, 
/*33564*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33567*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33570*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*33573*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SBCrr), 0|OPFL_GlueInput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (ARMsube:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm, CPSR:i32) - Complexity = 3
                  // Dst: (SBCrr:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*33586*/       /*Scope*/ 27, /*->33614*/
/*33587*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*33589*/         OPC_EmitInteger, MVT::i32, 14, 
/*33592*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33595*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33598*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*33601*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SBCrr), 0|OPFL_GlueInput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (ARMsube:i32:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, CPSR:i32) - Complexity = 3
                  // Dst: (t2SBCrr:i32:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*33614*/       0, /*End of Scope*/
/*33615*/     0, /*End of Scope*/
/*33616*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 64|128,1/*192*/,  TARGET_VAL(ISD::SHL),// ->33813
/*33621*/   OPC_Scope, 58, /*->33681*/ // 2 children in Scope
/*33623*/     OPC_RecordNode, // #0 = $src
/*33624*/     OPC_CheckType, MVT::i32,
/*33626*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*33628*/     OPC_Scope, 25, /*->33655*/ // 2 children in Scope
/*33630*/       OPC_CheckComplexPat, /*CP*/3, /*#*/0, // SelectShiftRegShifterOperand:$src #1 #2 #3
/*33633*/       OPC_EmitInteger, MVT::i32, 14, 
/*33636*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33639*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33642*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsr), 0,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                // Src: shift_so_reg_reg:i32:$src - Complexity = 12
                // Dst: (MOVsr:i32 shift_so_reg_reg:i32:$src)
/*33655*/     /*Scope*/ 24, /*->33680*/
/*33656*/       OPC_CheckComplexPat, /*CP*/4, /*#*/0, // SelectShiftImmShifterOperand:$src #1 #2
/*33659*/       OPC_EmitInteger, MVT::i32, 14, 
/*33662*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33665*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33668*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsi), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: shift_so_reg_imm:i32:$src - Complexity = 9
                // Dst: (MOVsi:i32 shift_so_reg_imm:i32:$src)
/*33680*/     0, /*End of Scope*/
/*33681*/   /*Scope*/ 1|128,1/*129*/, /*->33812*/
/*33683*/     OPC_RecordChild0, // #0 = $Rm
/*33684*/     OPC_RecordChild1, // #1 = $imm
/*33685*/     OPC_Scope, 69, /*->33756*/ // 2 children in Scope
/*33687*/       OPC_MoveChild, 1,
/*33689*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*33692*/       OPC_CheckType, MVT::i32,
/*33694*/       OPC_Scope, 30, /*->33726*/ // 2 children in Scope
/*33696*/         OPC_CheckPredicate, 55, // Predicate_imm0_31
/*33698*/         OPC_MoveParent,
/*33699*/         OPC_CheckType, MVT::i32,
/*33701*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*33703*/         OPC_EmitConvertToTarget, 1,
/*33705*/         OPC_EmitInteger, MVT::i32, 14, 
/*33708*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33711*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33714*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LSLri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (shl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm0_31>>:$imm) - Complexity = 7
                  // Dst: (t2LSLri:i32 rGPR:i32:$Rm, (imm:i32):$imm)
/*33726*/       /*Scope*/ 28, /*->33755*/
/*33727*/         OPC_MoveParent,
/*33728*/         OPC_CheckType, MVT::i32,
/*33730*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*33732*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*33735*/         OPC_EmitConvertToTarget, 1,
/*33737*/         OPC_EmitInteger, MVT::i32, 14, 
/*33740*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33743*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLSLri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (shl:i32 tGPR:i32:$Rm, (imm:i32):$imm5) - Complexity = 6
                  // Dst: (tLSLri:i32 tGPR:i32:$Rm, (imm:i32):$imm5)
/*33755*/       0, /*End of Scope*/
/*33756*/     /*Scope*/ 54, /*->33811*/
/*33757*/       OPC_CheckChild1Type, MVT::i32,
/*33759*/       OPC_CheckType, MVT::i32,
/*33761*/       OPC_Scope, 23, /*->33786*/ // 2 children in Scope
/*33763*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*33765*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*33768*/         OPC_EmitInteger, MVT::i32, 14, 
/*33771*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33774*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLSLrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (shl:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                  // Dst: (tLSLrr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*33786*/       /*Scope*/ 23, /*->33810*/
/*33787*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*33789*/         OPC_EmitInteger, MVT::i32, 14, 
/*33792*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33795*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33798*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LSLrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (shl:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                  // Dst: (t2LSLrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*33810*/       0, /*End of Scope*/
/*33811*/     0, /*End of Scope*/
/*33812*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 67|128,1/*195*/,  TARGET_VAL(ISD::SRL),// ->34012
/*33817*/   OPC_Scope, 58, /*->33877*/ // 2 children in Scope
/*33819*/     OPC_RecordNode, // #0 = $src
/*33820*/     OPC_CheckType, MVT::i32,
/*33822*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*33824*/     OPC_Scope, 25, /*->33851*/ // 2 children in Scope
/*33826*/       OPC_CheckComplexPat, /*CP*/3, /*#*/0, // SelectShiftRegShifterOperand:$src #1 #2 #3
/*33829*/       OPC_EmitInteger, MVT::i32, 14, 
/*33832*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33835*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33838*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsr), 0,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                // Src: shift_so_reg_reg:i32:$src - Complexity = 12
                // Dst: (MOVsr:i32 shift_so_reg_reg:i32:$src)
/*33851*/     /*Scope*/ 24, /*->33876*/
/*33852*/       OPC_CheckComplexPat, /*CP*/4, /*#*/0, // SelectShiftImmShifterOperand:$src #1 #2
/*33855*/       OPC_EmitInteger, MVT::i32, 14, 
/*33858*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33861*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33864*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsi), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: shift_so_reg_imm:i32:$src - Complexity = 9
                // Dst: (MOVsi:i32 shift_so_reg_imm:i32:$src)
/*33876*/     0, /*End of Scope*/
/*33877*/   /*Scope*/ 4|128,1/*132*/, /*->34011*/
/*33879*/     OPC_RecordChild0, // #0 = $Rm
/*33880*/     OPC_RecordChild1, // #1 = $imm5
/*33881*/     OPC_Scope, 72, /*->33955*/ // 2 children in Scope
/*33883*/       OPC_MoveChild, 1,
/*33885*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*33888*/       OPC_CheckPredicate, 22, // Predicate_imm_sr
/*33890*/       OPC_CheckType, MVT::i32,
/*33892*/       OPC_MoveParent,
/*33893*/       OPC_CheckType, MVT::i32,
/*33895*/       OPC_Scope, 28, /*->33925*/ // 2 children in Scope
/*33897*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*33899*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*33902*/         OPC_EmitConvertToTarget, 1,
/*33904*/         OPC_EmitNodeXForm, 11, 3, // imm_sr_XFORM
/*33907*/         OPC_EmitInteger, MVT::i32, 14, 
/*33910*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33913*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLSRri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (srl:i32 tGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm_sr>><<X:imm_sr_XFORM>>:$imm5) - Complexity = 7
                  // Dst: (tLSRri:i32 tGPR:i32:$Rm, (imm_sr_XFORM:i32 (imm:i32):$imm5))
/*33925*/       /*Scope*/ 28, /*->33954*/
/*33926*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*33928*/         OPC_EmitConvertToTarget, 1,
/*33930*/         OPC_EmitNodeXForm, 11, 2, // imm_sr_XFORM
/*33933*/         OPC_EmitInteger, MVT::i32, 14, 
/*33936*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33939*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33942*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LSRri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm_sr>><<X:imm_sr_XFORM>>:$imm) - Complexity = 7
                  // Dst: (t2LSRri:i32 rGPR:i32:$Rm, (imm_sr_XFORM:i32 (imm:i32):$imm))
/*33954*/       0, /*End of Scope*/
/*33955*/     /*Scope*/ 54, /*->34010*/
/*33956*/       OPC_CheckChild1Type, MVT::i32,
/*33958*/       OPC_CheckType, MVT::i32,
/*33960*/       OPC_Scope, 23, /*->33985*/ // 2 children in Scope
/*33962*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*33964*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*33967*/         OPC_EmitInteger, MVT::i32, 14, 
/*33970*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33973*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLSRrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (srl:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                  // Dst: (tLSRrr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*33985*/       /*Scope*/ 23, /*->34009*/
/*33986*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*33988*/         OPC_EmitInteger, MVT::i32, 14, 
/*33991*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33994*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33997*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LSRrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (srl:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                  // Dst: (t2LSRrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*34009*/       0, /*End of Scope*/
/*34010*/     0, /*End of Scope*/
/*34011*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 76|128,83/*10700*/,  TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),// ->44716
/*34016*/   OPC_MoveChild, 0,
/*34018*/   OPC_Scope, 65, /*->34085*/ // 76 children in Scope
/*34020*/     OPC_CheckInteger, 119, 
/*34022*/     OPC_MoveParent,
/*34023*/     OPC_RecordChild1, // #0 = $a
/*34024*/     OPC_RecordChild2, // #1 = $pos
/*34025*/     OPC_MoveChild, 2,
/*34027*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*34030*/     OPC_MoveParent,
/*34031*/     OPC_Scope, 25, /*->34058*/ // 2 children in Scope
/*34033*/       OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*34035*/       OPC_EmitConvertToTarget, 1,
/*34037*/       OPC_EmitInteger, MVT::i32, 0, 
/*34040*/       OPC_EmitInteger, MVT::i32, 14, 
/*34043*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34046*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SSAT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (intrinsic_wo_chain:i32 119:iPTR, GPRnopc:i32:$a, (imm:i32):$pos) - Complexity = 11
                // Dst: (SSAT:i32 (imm:i32):$pos, GPRnopc:i32:$a, 0:i32)
/*34058*/     /*Scope*/ 25, /*->34084*/
/*34059*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*34061*/       OPC_EmitConvertToTarget, 1,
/*34063*/       OPC_EmitInteger, MVT::i32, 0, 
/*34066*/       OPC_EmitInteger, MVT::i32, 14, 
/*34069*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34072*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SSAT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (intrinsic_wo_chain:i32 119:iPTR, GPR:i32:$a, (imm:i32):$pos) - Complexity = 11
                // Dst: (t2SSAT:i32 (imm:i32):$pos, GPR:i32:$a, 0:i32)
/*34084*/     0, /*End of Scope*/
/*34085*/   /*Scope*/ 65, /*->34151*/
/*34086*/     OPC_CheckInteger, 122, 
/*34088*/     OPC_MoveParent,
/*34089*/     OPC_RecordChild1, // #0 = $a
/*34090*/     OPC_RecordChild2, // #1 = $pos
/*34091*/     OPC_MoveChild, 2,
/*34093*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*34096*/     OPC_MoveParent,
/*34097*/     OPC_Scope, 25, /*->34124*/ // 2 children in Scope
/*34099*/       OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*34101*/       OPC_EmitConvertToTarget, 1,
/*34103*/       OPC_EmitInteger, MVT::i32, 0, 
/*34106*/       OPC_EmitInteger, MVT::i32, 14, 
/*34109*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34112*/       OPC_MorphNodeTo, TARGET_VAL(ARM::USAT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (intrinsic_wo_chain:i32 122:iPTR, GPRnopc:i32:$a, (imm:i32):$pos) - Complexity = 11
                // Dst: (USAT:i32 (imm:i32):$pos, GPRnopc:i32:$a, 0:i32)
/*34124*/     /*Scope*/ 25, /*->34150*/
/*34125*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*34127*/       OPC_EmitConvertToTarget, 1,
/*34129*/       OPC_EmitInteger, MVT::i32, 0, 
/*34132*/       OPC_EmitInteger, MVT::i32, 14, 
/*34135*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34138*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2USAT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (intrinsic_wo_chain:i32 122:iPTR, GPR:i32:$a, (imm:i32):$pos) - Complexity = 11
                // Dst: (t2USAT:i32 (imm:i32):$pos, GPR:i32:$a, 0:i32)
/*34150*/     0, /*End of Scope*/
/*34151*/   /*Scope*/ 55|128,5/*695*/, /*->34848*/
/*34153*/     OPC_CheckInteger, 63, 
/*34155*/     OPC_MoveParent,
/*34156*/     OPC_Scope, 55|128,1/*183*/, /*->34342*/ // 5 children in Scope
/*34159*/       OPC_RecordChild1, // #0 = $Vn
/*34160*/       OPC_Scope, 44, /*->34206*/ // 4 children in Scope
/*34162*/         OPC_CheckChild1Type, MVT::v4i16,
/*34164*/         OPC_MoveChild, 2,
/*34166*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*34169*/         OPC_RecordChild0, // #1 = $Vm
/*34170*/         OPC_CheckChild0Type, MVT::v4i16,
/*34172*/         OPC_RecordChild1, // #2 = $lane
/*34173*/         OPC_MoveChild, 1,
/*34175*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*34178*/         OPC_MoveParent,
/*34179*/         OPC_CheckType, MVT::v4i16,
/*34181*/         OPC_MoveParent,
/*34182*/         OPC_CheckType, MVT::v4i16,
/*34184*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*34186*/         OPC_EmitConvertToTarget, 2,
/*34188*/         OPC_EmitInteger, MVT::i32, 14, 
/*34191*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34194*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:v4i16 63:iPTR, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMULHslv4i16:v4i16 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*34206*/       /*Scope*/ 44, /*->34251*/
/*34207*/         OPC_CheckChild1Type, MVT::v2i32,
/*34209*/         OPC_MoveChild, 2,
/*34211*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*34214*/         OPC_RecordChild0, // #1 = $Vm
/*34215*/         OPC_CheckChild0Type, MVT::v2i32,
/*34217*/         OPC_RecordChild1, // #2 = $lane
/*34218*/         OPC_MoveChild, 1,
/*34220*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*34223*/         OPC_MoveParent,
/*34224*/         OPC_CheckType, MVT::v2i32,
/*34226*/         OPC_MoveParent,
/*34227*/         OPC_CheckType, MVT::v2i32,
/*34229*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*34231*/         OPC_EmitConvertToTarget, 2,
/*34233*/         OPC_EmitInteger, MVT::i32, 14, 
/*34236*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34239*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:v2i32 63:iPTR, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMULHslv2i32:v2i32 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*34251*/       /*Scope*/ 44, /*->34296*/
/*34252*/         OPC_CheckChild1Type, MVT::v8i16,
/*34254*/         OPC_MoveChild, 2,
/*34256*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*34259*/         OPC_RecordChild0, // #1 = $Vm
/*34260*/         OPC_CheckChild0Type, MVT::v4i16,
/*34262*/         OPC_RecordChild1, // #2 = $lane
/*34263*/         OPC_MoveChild, 1,
/*34265*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*34268*/         OPC_MoveParent,
/*34269*/         OPC_CheckType, MVT::v8i16,
/*34271*/         OPC_MoveParent,
/*34272*/         OPC_CheckType, MVT::v8i16,
/*34274*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*34276*/         OPC_EmitConvertToTarget, 2,
/*34278*/         OPC_EmitInteger, MVT::i32, 14, 
/*34281*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34284*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:v8i16 63:iPTR, QPR:v8i16:$Vn, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMULHslv8i16:v8i16 QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*34296*/       /*Scope*/ 44, /*->34341*/
/*34297*/         OPC_CheckChild1Type, MVT::v4i32,
/*34299*/         OPC_MoveChild, 2,
/*34301*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*34304*/         OPC_RecordChild0, // #1 = $Vm
/*34305*/         OPC_CheckChild0Type, MVT::v2i32,
/*34307*/         OPC_RecordChild1, // #2 = $lane
/*34308*/         OPC_MoveChild, 1,
/*34310*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*34313*/         OPC_MoveParent,
/*34314*/         OPC_CheckType, MVT::v4i32,
/*34316*/         OPC_MoveParent,
/*34317*/         OPC_CheckType, MVT::v4i32,
/*34319*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*34321*/         OPC_EmitConvertToTarget, 2,
/*34323*/         OPC_EmitInteger, MVT::i32, 14, 
/*34326*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34329*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:v4i32 63:iPTR, QPR:v4i32:$Vn, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMULHslv4i32:v4i32 QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*34341*/       0, /*End of Scope*/
/*34342*/     /*Scope*/ 24|128,1/*152*/, /*->34496*/
/*34344*/       OPC_MoveChild, 1,
/*34346*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*34349*/       OPC_RecordChild0, // #0 = $Vm
/*34350*/       OPC_Scope, 71, /*->34423*/ // 2 children in Scope
/*34352*/         OPC_CheckChild0Type, MVT::v4i16,
/*34354*/         OPC_RecordChild1, // #1 = $lane
/*34355*/         OPC_MoveChild, 1,
/*34357*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*34360*/         OPC_MoveParent,
/*34361*/         OPC_SwitchType /*2 cases */, 28,  MVT::v4i16,// ->34392
/*34364*/           OPC_MoveParent,
/*34365*/           OPC_RecordChild2, // #2 = $Vn
/*34366*/           OPC_CheckChild2Type, MVT::v4i16,
/*34368*/           OPC_CheckType, MVT::v4i16,
/*34370*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*34372*/           OPC_EmitConvertToTarget, 1,
/*34374*/           OPC_EmitInteger, MVT::i32, 14, 
/*34377*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34380*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v4i16 63:iPTR, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn) - Complexity = 14
                    // Dst: (VQDMULHslv4i16:v4i16 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                  /*SwitchType*/ 28,  MVT::v8i16,// ->34422
/*34394*/           OPC_MoveParent,
/*34395*/           OPC_RecordChild2, // #2 = $Vn
/*34396*/           OPC_CheckChild2Type, MVT::v8i16,
/*34398*/           OPC_CheckType, MVT::v8i16,
/*34400*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*34402*/           OPC_EmitConvertToTarget, 1,
/*34404*/           OPC_EmitInteger, MVT::i32, 14, 
/*34407*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34410*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v8i16 63:iPTR, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), QPR:v8i16:$Vn) - Complexity = 14
                    // Dst: (VQDMULHslv8i16:v8i16 QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                  0, // EndSwitchType
/*34423*/       /*Scope*/ 71, /*->34495*/
/*34424*/         OPC_CheckChild0Type, MVT::v2i32,
/*34426*/         OPC_RecordChild1, // #1 = $lane
/*34427*/         OPC_MoveChild, 1,
/*34429*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*34432*/         OPC_MoveParent,
/*34433*/         OPC_SwitchType /*2 cases */, 28,  MVT::v2i32,// ->34464
/*34436*/           OPC_MoveParent,
/*34437*/           OPC_RecordChild2, // #2 = $Vn
/*34438*/           OPC_CheckChild2Type, MVT::v2i32,
/*34440*/           OPC_CheckType, MVT::v2i32,
/*34442*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*34444*/           OPC_EmitConvertToTarget, 1,
/*34446*/           OPC_EmitInteger, MVT::i32, 14, 
/*34449*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34452*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v2i32 63:iPTR, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn) - Complexity = 14
                    // Dst: (VQDMULHslv2i32:v2i32 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                  /*SwitchType*/ 28,  MVT::v4i32,// ->34494
/*34466*/           OPC_MoveParent,
/*34467*/           OPC_RecordChild2, // #2 = $Vn
/*34468*/           OPC_CheckChild2Type, MVT::v4i32,
/*34470*/           OPC_CheckType, MVT::v4i32,
/*34472*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*34474*/           OPC_EmitConvertToTarget, 1,
/*34476*/           OPC_EmitInteger, MVT::i32, 14, 
/*34479*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34482*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v4i32 63:iPTR, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), QPR:v4i32:$Vn) - Complexity = 14
                    // Dst: (VQDMULHslv4i32:v4i32 QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                  0, // EndSwitchType
/*34495*/       0, /*End of Scope*/
/*34496*/     /*Scope*/ 123, /*->34620*/
/*34497*/       OPC_RecordChild1, // #0 = $src1
/*34498*/       OPC_Scope, 59, /*->34559*/ // 2 children in Scope
/*34500*/         OPC_CheckChild1Type, MVT::v8i16,
/*34502*/         OPC_MoveChild, 2,
/*34504*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*34507*/         OPC_RecordChild0, // #1 = $src2
/*34508*/         OPC_CheckChild0Type, MVT::v8i16,
/*34510*/         OPC_RecordChild1, // #2 = $lane
/*34511*/         OPC_MoveChild, 1,
/*34513*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*34516*/         OPC_MoveParent,
/*34517*/         OPC_CheckType, MVT::v8i16,
/*34519*/         OPC_MoveParent,
/*34520*/         OPC_CheckType, MVT::v8i16,
/*34522*/         OPC_EmitConvertToTarget, 2,
/*34524*/         OPC_EmitNodeXForm, 1, 3, // DSubReg_i16_reg
/*34527*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 1, 4,  // Results = #5 
/*34536*/         OPC_EmitConvertToTarget, 2,
/*34538*/         OPC_EmitNodeXForm, 2, 6, // SubReg_i16_lane
/*34541*/         OPC_EmitInteger, MVT::i32, 14, 
/*34544*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34547*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                  // Src: (intrinsic_wo_chain:v8i16 63:iPTR, QPR:v8i16:$src1, (NEONvduplane:v8i16 QPR:v8i16:$src2, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMULHslv8i16:v8i16 QPR:v8i16:$src1, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src2, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*34559*/       /*Scope*/ 59, /*->34619*/
/*34560*/         OPC_CheckChild1Type, MVT::v4i32,
/*34562*/         OPC_MoveChild, 2,
/*34564*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*34567*/         OPC_RecordChild0, // #1 = $src2
/*34568*/         OPC_CheckChild0Type, MVT::v4i32,
/*34570*/         OPC_RecordChild1, // #2 = $lane
/*34571*/         OPC_MoveChild, 1,
/*34573*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*34576*/         OPC_MoveParent,
/*34577*/         OPC_CheckType, MVT::v4i32,
/*34579*/         OPC_MoveParent,
/*34580*/         OPC_CheckType, MVT::v4i32,
/*34582*/         OPC_EmitConvertToTarget, 2,
/*34584*/         OPC_EmitNodeXForm, 3, 3, // DSubReg_i32_reg
/*34587*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 4,  // Results = #5 
/*34596*/         OPC_EmitConvertToTarget, 2,
/*34598*/         OPC_EmitNodeXForm, 4, 6, // SubReg_i32_lane
/*34601*/         OPC_EmitInteger, MVT::i32, 14, 
/*34604*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34607*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                  // Src: (intrinsic_wo_chain:v4i32 63:iPTR, QPR:v4i32:$src1, (NEONvduplane:v4i32 QPR:v4i32:$src2, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMULHslv4i32:v4i32 QPR:v4i32:$src1, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*34619*/       0, /*End of Scope*/
/*34620*/     /*Scope*/ 118, /*->34739*/
/*34621*/       OPC_MoveChild, 1,
/*34623*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*34626*/       OPC_RecordChild0, // #0 = $src2
/*34627*/       OPC_Scope, 54, /*->34683*/ // 2 children in Scope
/*34629*/         OPC_CheckChild0Type, MVT::v8i16,
/*34631*/         OPC_RecordChild1, // #1 = $lane
/*34632*/         OPC_MoveChild, 1,
/*34634*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*34637*/         OPC_MoveParent,
/*34638*/         OPC_CheckType, MVT::v8i16,
/*34640*/         OPC_MoveParent,
/*34641*/         OPC_RecordChild2, // #2 = $src1
/*34642*/         OPC_CheckChild2Type, MVT::v8i16,
/*34644*/         OPC_CheckType, MVT::v8i16,
/*34646*/         OPC_EmitConvertToTarget, 1,
/*34648*/         OPC_EmitNodeXForm, 1, 3, // DSubReg_i16_reg
/*34651*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 4,  // Results = #5 
/*34660*/         OPC_EmitConvertToTarget, 1,
/*34662*/         OPC_EmitNodeXForm, 2, 6, // SubReg_i16_lane
/*34665*/         OPC_EmitInteger, MVT::i32, 14, 
/*34668*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34671*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                  // Src: (intrinsic_wo_chain:v8i16 63:iPTR, (NEONvduplane:v8i16 QPR:v8i16:$src2, (imm:i32):$lane), QPR:v8i16:$src1) - Complexity = 14
                  // Dst: (VQDMULHslv8i16:v8i16 QPR:v8i16:$src1, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src2, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*34683*/       /*Scope*/ 54, /*->34738*/
/*34684*/         OPC_CheckChild0Type, MVT::v4i32,
/*34686*/         OPC_RecordChild1, // #1 = $lane
/*34687*/         OPC_MoveChild, 1,
/*34689*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*34692*/         OPC_MoveParent,
/*34693*/         OPC_CheckType, MVT::v4i32,
/*34695*/         OPC_MoveParent,
/*34696*/         OPC_RecordChild2, // #2 = $src1
/*34697*/         OPC_CheckChild2Type, MVT::v4i32,
/*34699*/         OPC_CheckType, MVT::v4i32,
/*34701*/         OPC_EmitConvertToTarget, 1,
/*34703*/         OPC_EmitNodeXForm, 3, 3, // DSubReg_i32_reg
/*34706*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 4,  // Results = #5 
/*34715*/         OPC_EmitConvertToTarget, 1,
/*34717*/         OPC_EmitNodeXForm, 4, 6, // SubReg_i32_lane
/*34720*/         OPC_EmitInteger, MVT::i32, 14, 
/*34723*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34726*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                  // Src: (intrinsic_wo_chain:v4i32 63:iPTR, (NEONvduplane:v4i32 QPR:v4i32:$src2, (imm:i32):$lane), QPR:v4i32:$src1) - Complexity = 14
                  // Dst: (VQDMULHslv4i32:v4i32 QPR:v4i32:$src1, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*34738*/       0, /*End of Scope*/
/*34739*/     /*Scope*/ 107, /*->34847*/
/*34740*/       OPC_RecordChild1, // #0 = $Vn
/*34741*/       OPC_SwitchType /*4 cases */, 24,  MVT::v4i16,// ->34768
/*34744*/         OPC_CheckChild1Type, MVT::v4i16,
/*34746*/         OPC_RecordChild2, // #1 = $Vm
/*34747*/         OPC_CheckChild2Type, MVT::v4i16,
/*34749*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*34751*/         OPC_EmitInteger, MVT::i32, 14, 
/*34754*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34757*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 63:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VQDMULHv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
                /*SwitchType*/ 24,  MVT::v2i32,// ->34794
/*34770*/         OPC_CheckChild1Type, MVT::v2i32,
/*34772*/         OPC_RecordChild2, // #1 = $Vm
/*34773*/         OPC_CheckChild2Type, MVT::v2i32,
/*34775*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*34777*/         OPC_EmitInteger, MVT::i32, 14, 
/*34780*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34783*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 63:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VQDMULHv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                /*SwitchType*/ 24,  MVT::v8i16,// ->34820
/*34796*/         OPC_CheckChild1Type, MVT::v8i16,
/*34798*/         OPC_RecordChild2, // #1 = $Vm
/*34799*/         OPC_CheckChild2Type, MVT::v8i16,
/*34801*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*34803*/         OPC_EmitInteger, MVT::i32, 14, 
/*34806*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34809*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 63:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VQDMULHv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
                /*SwitchType*/ 24,  MVT::v4i32,// ->34846
/*34822*/         OPC_CheckChild1Type, MVT::v4i32,
/*34824*/         OPC_RecordChild2, // #1 = $Vm
/*34825*/         OPC_CheckChild2Type, MVT::v4i32,
/*34827*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*34829*/         OPC_EmitInteger, MVT::i32, 14, 
/*34832*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34835*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 63:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VQDMULHv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
                0, // EndSwitchType
/*34847*/     0, /*End of Scope*/
/*34848*/   /*Scope*/ 55|128,5/*695*/, /*->35545*/
/*34850*/     OPC_CheckInteger, 69, 
/*34852*/     OPC_MoveParent,
/*34853*/     OPC_Scope, 55|128,1/*183*/, /*->35039*/ // 5 children in Scope
/*34856*/       OPC_RecordChild1, // #0 = $Vn
/*34857*/       OPC_Scope, 44, /*->34903*/ // 4 children in Scope
/*34859*/         OPC_CheckChild1Type, MVT::v4i16,
/*34861*/         OPC_MoveChild, 2,
/*34863*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*34866*/         OPC_RecordChild0, // #1 = $Vm
/*34867*/         OPC_CheckChild0Type, MVT::v4i16,
/*34869*/         OPC_RecordChild1, // #2 = $lane
/*34870*/         OPC_MoveChild, 1,
/*34872*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*34875*/         OPC_MoveParent,
/*34876*/         OPC_CheckType, MVT::v4i16,
/*34878*/         OPC_MoveParent,
/*34879*/         OPC_CheckType, MVT::v4i16,
/*34881*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*34883*/         OPC_EmitConvertToTarget, 2,
/*34885*/         OPC_EmitInteger, MVT::i32, 14, 
/*34888*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34891*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:v4i16 69:iPTR, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQRDMULHslv4i16:v4i16 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*34903*/       /*Scope*/ 44, /*->34948*/
/*34904*/         OPC_CheckChild1Type, MVT::v2i32,
/*34906*/         OPC_MoveChild, 2,
/*34908*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*34911*/         OPC_RecordChild0, // #1 = $Vm
/*34912*/         OPC_CheckChild0Type, MVT::v2i32,
/*34914*/         OPC_RecordChild1, // #2 = $lane
/*34915*/         OPC_MoveChild, 1,
/*34917*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*34920*/         OPC_MoveParent,
/*34921*/         OPC_CheckType, MVT::v2i32,
/*34923*/         OPC_MoveParent,
/*34924*/         OPC_CheckType, MVT::v2i32,
/*34926*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*34928*/         OPC_EmitConvertToTarget, 2,
/*34930*/         OPC_EmitInteger, MVT::i32, 14, 
/*34933*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34936*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:v2i32 69:iPTR, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQRDMULHslv2i32:v2i32 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*34948*/       /*Scope*/ 44, /*->34993*/
/*34949*/         OPC_CheckChild1Type, MVT::v8i16,
/*34951*/         OPC_MoveChild, 2,
/*34953*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*34956*/         OPC_RecordChild0, // #1 = $Vm
/*34957*/         OPC_CheckChild0Type, MVT::v4i16,
/*34959*/         OPC_RecordChild1, // #2 = $lane
/*34960*/         OPC_MoveChild, 1,
/*34962*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*34965*/         OPC_MoveParent,
/*34966*/         OPC_CheckType, MVT::v8i16,
/*34968*/         OPC_MoveParent,
/*34969*/         OPC_CheckType, MVT::v8i16,
/*34971*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*34973*/         OPC_EmitConvertToTarget, 2,
/*34975*/         OPC_EmitInteger, MVT::i32, 14, 
/*34978*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34981*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:v8i16 69:iPTR, QPR:v8i16:$Vn, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQRDMULHslv8i16:v8i16 QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*34993*/       /*Scope*/ 44, /*->35038*/
/*34994*/         OPC_CheckChild1Type, MVT::v4i32,
/*34996*/         OPC_MoveChild, 2,
/*34998*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*35001*/         OPC_RecordChild0, // #1 = $Vm
/*35002*/         OPC_CheckChild0Type, MVT::v2i32,
/*35004*/         OPC_RecordChild1, // #2 = $lane
/*35005*/         OPC_MoveChild, 1,
/*35007*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*35010*/         OPC_MoveParent,
/*35011*/         OPC_CheckType, MVT::v4i32,
/*35013*/         OPC_MoveParent,
/*35014*/         OPC_CheckType, MVT::v4i32,
/*35016*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*35018*/         OPC_EmitConvertToTarget, 2,
/*35020*/         OPC_EmitInteger, MVT::i32, 14, 
/*35023*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35026*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:v4i32 69:iPTR, QPR:v4i32:$Vn, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQRDMULHslv4i32:v4i32 QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*35038*/       0, /*End of Scope*/
/*35039*/     /*Scope*/ 24|128,1/*152*/, /*->35193*/
/*35041*/       OPC_MoveChild, 1,
/*35043*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*35046*/       OPC_RecordChild0, // #0 = $Vm
/*35047*/       OPC_Scope, 71, /*->35120*/ // 2 children in Scope
/*35049*/         OPC_CheckChild0Type, MVT::v4i16,
/*35051*/         OPC_RecordChild1, // #1 = $lane
/*35052*/         OPC_MoveChild, 1,
/*35054*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*35057*/         OPC_MoveParent,
/*35058*/         OPC_SwitchType /*2 cases */, 28,  MVT::v4i16,// ->35089
/*35061*/           OPC_MoveParent,
/*35062*/           OPC_RecordChild2, // #2 = $Vn
/*35063*/           OPC_CheckChild2Type, MVT::v4i16,
/*35065*/           OPC_CheckType, MVT::v4i16,
/*35067*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*35069*/           OPC_EmitConvertToTarget, 1,
/*35071*/           OPC_EmitInteger, MVT::i32, 14, 
/*35074*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35077*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v4i16 69:iPTR, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn) - Complexity = 14
                    // Dst: (VQRDMULHslv4i16:v4i16 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                  /*SwitchType*/ 28,  MVT::v8i16,// ->35119
/*35091*/           OPC_MoveParent,
/*35092*/           OPC_RecordChild2, // #2 = $Vn
/*35093*/           OPC_CheckChild2Type, MVT::v8i16,
/*35095*/           OPC_CheckType, MVT::v8i16,
/*35097*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*35099*/           OPC_EmitConvertToTarget, 1,
/*35101*/           OPC_EmitInteger, MVT::i32, 14, 
/*35104*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35107*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v8i16 69:iPTR, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), QPR:v8i16:$Vn) - Complexity = 14
                    // Dst: (VQRDMULHslv8i16:v8i16 QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                  0, // EndSwitchType
/*35120*/       /*Scope*/ 71, /*->35192*/
/*35121*/         OPC_CheckChild0Type, MVT::v2i32,
/*35123*/         OPC_RecordChild1, // #1 = $lane
/*35124*/         OPC_MoveChild, 1,
/*35126*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*35129*/         OPC_MoveParent,
/*35130*/         OPC_SwitchType /*2 cases */, 28,  MVT::v2i32,// ->35161
/*35133*/           OPC_MoveParent,
/*35134*/           OPC_RecordChild2, // #2 = $Vn
/*35135*/           OPC_CheckChild2Type, MVT::v2i32,
/*35137*/           OPC_CheckType, MVT::v2i32,
/*35139*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*35141*/           OPC_EmitConvertToTarget, 1,
/*35143*/           OPC_EmitInteger, MVT::i32, 14, 
/*35146*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35149*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v2i32 69:iPTR, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn) - Complexity = 14
                    // Dst: (VQRDMULHslv2i32:v2i32 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                  /*SwitchType*/ 28,  MVT::v4i32,// ->35191
/*35163*/           OPC_MoveParent,
/*35164*/           OPC_RecordChild2, // #2 = $Vn
/*35165*/           OPC_CheckChild2Type, MVT::v4i32,
/*35167*/           OPC_CheckType, MVT::v4i32,
/*35169*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*35171*/           OPC_EmitConvertToTarget, 1,
/*35173*/           OPC_EmitInteger, MVT::i32, 14, 
/*35176*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35179*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v4i32 69:iPTR, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), QPR:v4i32:$Vn) - Complexity = 14
                    // Dst: (VQRDMULHslv4i32:v4i32 QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                  0, // EndSwitchType
/*35192*/       0, /*End of Scope*/
/*35193*/     /*Scope*/ 123, /*->35317*/
/*35194*/       OPC_RecordChild1, // #0 = $src1
/*35195*/       OPC_Scope, 59, /*->35256*/ // 2 children in Scope
/*35197*/         OPC_CheckChild1Type, MVT::v8i16,
/*35199*/         OPC_MoveChild, 2,
/*35201*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*35204*/         OPC_RecordChild0, // #1 = $src2
/*35205*/         OPC_CheckChild0Type, MVT::v8i16,
/*35207*/         OPC_RecordChild1, // #2 = $lane
/*35208*/         OPC_MoveChild, 1,
/*35210*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*35213*/         OPC_MoveParent,
/*35214*/         OPC_CheckType, MVT::v8i16,
/*35216*/         OPC_MoveParent,
/*35217*/         OPC_CheckType, MVT::v8i16,
/*35219*/         OPC_EmitConvertToTarget, 2,
/*35221*/         OPC_EmitNodeXForm, 1, 3, // DSubReg_i16_reg
/*35224*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 1, 4,  // Results = #5 
/*35233*/         OPC_EmitConvertToTarget, 2,
/*35235*/         OPC_EmitNodeXForm, 2, 6, // SubReg_i16_lane
/*35238*/         OPC_EmitInteger, MVT::i32, 14, 
/*35241*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35244*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                  // Src: (intrinsic_wo_chain:v8i16 69:iPTR, QPR:v8i16:$src1, (NEONvduplane:v8i16 QPR:v8i16:$src2, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQRDMULHslv8i16:v8i16 QPR:v8i16:$src1, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src2, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*35256*/       /*Scope*/ 59, /*->35316*/
/*35257*/         OPC_CheckChild1Type, MVT::v4i32,
/*35259*/         OPC_MoveChild, 2,
/*35261*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*35264*/         OPC_RecordChild0, // #1 = $src2
/*35265*/         OPC_CheckChild0Type, MVT::v4i32,
/*35267*/         OPC_RecordChild1, // #2 = $lane
/*35268*/         OPC_MoveChild, 1,
/*35270*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*35273*/         OPC_MoveParent,
/*35274*/         OPC_CheckType, MVT::v4i32,
/*35276*/         OPC_MoveParent,
/*35277*/         OPC_CheckType, MVT::v4i32,
/*35279*/         OPC_EmitConvertToTarget, 2,
/*35281*/         OPC_EmitNodeXForm, 3, 3, // DSubReg_i32_reg
/*35284*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 4,  // Results = #5 
/*35293*/         OPC_EmitConvertToTarget, 2,
/*35295*/         OPC_EmitNodeXForm, 4, 6, // SubReg_i32_lane
/*35298*/         OPC_EmitInteger, MVT::i32, 14, 
/*35301*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35304*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                  // Src: (intrinsic_wo_chain:v4i32 69:iPTR, QPR:v4i32:$src1, (NEONvduplane:v4i32 QPR:v4i32:$src2, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQRDMULHslv4i32:v4i32 QPR:v4i32:$src1, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*35316*/       0, /*End of Scope*/
/*35317*/     /*Scope*/ 118, /*->35436*/
/*35318*/       OPC_MoveChild, 1,
/*35320*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*35323*/       OPC_RecordChild0, // #0 = $src2
/*35324*/       OPC_Scope, 54, /*->35380*/ // 2 children in Scope
/*35326*/         OPC_CheckChild0Type, MVT::v8i16,
/*35328*/         OPC_RecordChild1, // #1 = $lane
/*35329*/         OPC_MoveChild, 1,
/*35331*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*35334*/         OPC_MoveParent,
/*35335*/         OPC_CheckType, MVT::v8i16,
/*35337*/         OPC_MoveParent,
/*35338*/         OPC_RecordChild2, // #2 = $src1
/*35339*/         OPC_CheckChild2Type, MVT::v8i16,
/*35341*/         OPC_CheckType, MVT::v8i16,
/*35343*/         OPC_EmitConvertToTarget, 1,
/*35345*/         OPC_EmitNodeXForm, 1, 3, // DSubReg_i16_reg
/*35348*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 4,  // Results = #5 
/*35357*/         OPC_EmitConvertToTarget, 1,
/*35359*/         OPC_EmitNodeXForm, 2, 6, // SubReg_i16_lane
/*35362*/         OPC_EmitInteger, MVT::i32, 14, 
/*35365*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35368*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                  // Src: (intrinsic_wo_chain:v8i16 69:iPTR, (NEONvduplane:v8i16 QPR:v8i16:$src2, (imm:i32):$lane), QPR:v8i16:$src1) - Complexity = 14
                  // Dst: (VQRDMULHslv8i16:v8i16 QPR:v8i16:$src1, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src2, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*35380*/       /*Scope*/ 54, /*->35435*/
/*35381*/         OPC_CheckChild0Type, MVT::v4i32,
/*35383*/         OPC_RecordChild1, // #1 = $lane
/*35384*/         OPC_MoveChild, 1,
/*35386*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*35389*/         OPC_MoveParent,
/*35390*/         OPC_CheckType, MVT::v4i32,
/*35392*/         OPC_MoveParent,
/*35393*/         OPC_RecordChild2, // #2 = $src1
/*35394*/         OPC_CheckChild2Type, MVT::v4i32,
/*35396*/         OPC_CheckType, MVT::v4i32,
/*35398*/         OPC_EmitConvertToTarget, 1,
/*35400*/         OPC_EmitNodeXForm, 3, 3, // DSubReg_i32_reg
/*35403*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 4,  // Results = #5 
/*35412*/         OPC_EmitConvertToTarget, 1,
/*35414*/         OPC_EmitNodeXForm, 4, 6, // SubReg_i32_lane
/*35417*/         OPC_EmitInteger, MVT::i32, 14, 
/*35420*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35423*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                  // Src: (intrinsic_wo_chain:v4i32 69:iPTR, (NEONvduplane:v4i32 QPR:v4i32:$src2, (imm:i32):$lane), QPR:v4i32:$src1) - Complexity = 14
                  // Dst: (VQRDMULHslv4i32:v4i32 QPR:v4i32:$src1, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*35435*/       0, /*End of Scope*/
/*35436*/     /*Scope*/ 107, /*->35544*/
/*35437*/       OPC_RecordChild1, // #0 = $Vn
/*35438*/       OPC_SwitchType /*4 cases */, 24,  MVT::v4i16,// ->35465
/*35441*/         OPC_CheckChild1Type, MVT::v4i16,
/*35443*/         OPC_RecordChild2, // #1 = $Vm
/*35444*/         OPC_CheckChild2Type, MVT::v4i16,
/*35446*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*35448*/         OPC_EmitInteger, MVT::i32, 14, 
/*35451*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35454*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 69:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VQRDMULHv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
                /*SwitchType*/ 24,  MVT::v2i32,// ->35491
/*35467*/         OPC_CheckChild1Type, MVT::v2i32,
/*35469*/         OPC_RecordChild2, // #1 = $Vm
/*35470*/         OPC_CheckChild2Type, MVT::v2i32,
/*35472*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*35474*/         OPC_EmitInteger, MVT::i32, 14, 
/*35477*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35480*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 69:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VQRDMULHv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                /*SwitchType*/ 24,  MVT::v8i16,// ->35517
/*35493*/         OPC_CheckChild1Type, MVT::v8i16,
/*35495*/         OPC_RecordChild2, // #1 = $Vm
/*35496*/         OPC_CheckChild2Type, MVT::v8i16,
/*35498*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*35500*/         OPC_EmitInteger, MVT::i32, 14, 
/*35503*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35506*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 69:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VQRDMULHv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
                /*SwitchType*/ 24,  MVT::v4i32,// ->35543
/*35519*/         OPC_CheckChild1Type, MVT::v4i32,
/*35521*/         OPC_RecordChild2, // #1 = $Vm
/*35522*/         OPC_CheckChild2Type, MVT::v4i32,
/*35524*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*35526*/         OPC_EmitInteger, MVT::i32, 14, 
/*35529*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35532*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 69:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VQRDMULHv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
                0, // EndSwitchType
/*35544*/     0, /*End of Scope*/
/*35545*/   /*Scope*/ 116|128,1/*244*/, /*->35791*/
/*35547*/     OPC_CheckInteger, 64, 
/*35549*/     OPC_MoveParent,
/*35550*/     OPC_Scope, 93, /*->35645*/ // 3 children in Scope
/*35552*/       OPC_RecordChild1, // #0 = $Vn
/*35553*/       OPC_Scope, 44, /*->35599*/ // 2 children in Scope
/*35555*/         OPC_CheckChild1Type, MVT::v4i16,
/*35557*/         OPC_MoveChild, 2,
/*35559*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*35562*/         OPC_RecordChild0, // #1 = $Vm
/*35563*/         OPC_CheckChild0Type, MVT::v4i16,
/*35565*/         OPC_RecordChild1, // #2 = $lane
/*35566*/         OPC_MoveChild, 1,
/*35568*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*35571*/         OPC_MoveParent,
/*35572*/         OPC_CheckType, MVT::v4i16,
/*35574*/         OPC_MoveParent,
/*35575*/         OPC_CheckType, MVT::v4i32,
/*35577*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*35579*/         OPC_EmitConvertToTarget, 2,
/*35581*/         OPC_EmitInteger, MVT::i32, 14, 
/*35584*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35587*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULLslv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:v4i32 64:iPTR, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMULLslv4i16:v4i32 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*35599*/       /*Scope*/ 44, /*->35644*/
/*35600*/         OPC_CheckChild1Type, MVT::v2i32,
/*35602*/         OPC_MoveChild, 2,
/*35604*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*35607*/         OPC_RecordChild0, // #1 = $Vm
/*35608*/         OPC_CheckChild0Type, MVT::v2i32,
/*35610*/         OPC_RecordChild1, // #2 = $lane
/*35611*/         OPC_MoveChild, 1,
/*35613*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*35616*/         OPC_MoveParent,
/*35617*/         OPC_CheckType, MVT::v2i32,
/*35619*/         OPC_MoveParent,
/*35620*/         OPC_CheckType, MVT::v2i64,
/*35622*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*35624*/         OPC_EmitConvertToTarget, 2,
/*35626*/         OPC_EmitInteger, MVT::i32, 14, 
/*35629*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35632*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULLslv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:v2i64 64:iPTR, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMULLslv2i32:v2i64 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*35644*/       0, /*End of Scope*/
/*35645*/     /*Scope*/ 88, /*->35734*/
/*35646*/       OPC_MoveChild, 1,
/*35648*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*35651*/       OPC_RecordChild0, // #0 = $Vm
/*35652*/       OPC_Scope, 39, /*->35693*/ // 2 children in Scope
/*35654*/         OPC_CheckChild0Type, MVT::v4i16,
/*35656*/         OPC_RecordChild1, // #1 = $lane
/*35657*/         OPC_MoveChild, 1,
/*35659*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*35662*/         OPC_MoveParent,
/*35663*/         OPC_CheckType, MVT::v4i16,
/*35665*/         OPC_MoveParent,
/*35666*/         OPC_RecordChild2, // #2 = $Vn
/*35667*/         OPC_CheckChild2Type, MVT::v4i16,
/*35669*/         OPC_CheckType, MVT::v4i32,
/*35671*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*35673*/         OPC_EmitConvertToTarget, 1,
/*35675*/         OPC_EmitInteger, MVT::i32, 14, 
/*35678*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35681*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULLslv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:v4i32 64:iPTR, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn) - Complexity = 14
                  // Dst: (VQDMULLslv4i16:v4i32 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*35693*/       /*Scope*/ 39, /*->35733*/
/*35694*/         OPC_CheckChild0Type, MVT::v2i32,
/*35696*/         OPC_RecordChild1, // #1 = $lane
/*35697*/         OPC_MoveChild, 1,
/*35699*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*35702*/         OPC_MoveParent,
/*35703*/         OPC_CheckType, MVT::v2i32,
/*35705*/         OPC_MoveParent,
/*35706*/         OPC_RecordChild2, // #2 = $Vn
/*35707*/         OPC_CheckChild2Type, MVT::v2i32,
/*35709*/         OPC_CheckType, MVT::v2i64,
/*35711*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*35713*/         OPC_EmitConvertToTarget, 1,
/*35715*/         OPC_EmitInteger, MVT::i32, 14, 
/*35718*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35721*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULLslv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:v2i64 64:iPTR, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn) - Complexity = 14
                  // Dst: (VQDMULLslv2i32:v2i64 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*35733*/       0, /*End of Scope*/
/*35734*/     /*Scope*/ 55, /*->35790*/
/*35735*/       OPC_RecordChild1, // #0 = $Vn
/*35736*/       OPC_SwitchType /*2 cases */, 24,  MVT::v4i32,// ->35763
/*35739*/         OPC_CheckChild1Type, MVT::v4i16,
/*35741*/         OPC_RecordChild2, // #1 = $Vm
/*35742*/         OPC_CheckChild2Type, MVT::v4i16,
/*35744*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*35746*/         OPC_EmitInteger, MVT::i32, 14, 
/*35749*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35752*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULLv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 64:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VQDMULLv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
                /*SwitchType*/ 24,  MVT::v2i64,// ->35789
/*35765*/         OPC_CheckChild1Type, MVT::v2i32,
/*35767*/         OPC_RecordChild2, // #1 = $Vm
/*35768*/         OPC_CheckChild2Type, MVT::v2i32,
/*35770*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*35772*/         OPC_EmitInteger, MVT::i32, 14, 
/*35775*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35778*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULLv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 64:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VQDMULLv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                0, // EndSwitchType
/*35790*/     0, /*End of Scope*/
/*35791*/   /*Scope*/ 62|128,2/*318*/, /*->36111*/
/*35793*/     OPC_CheckInteger, 61, 
/*35795*/     OPC_MoveParent,
/*35796*/     OPC_RecordChild1, // #0 = $src1
/*35797*/     OPC_Scope, 77, /*->35876*/ // 4 children in Scope
/*35799*/       OPC_CheckChild1Type, MVT::v4i32,
/*35801*/       OPC_RecordChild2, // #1 = $Vn
/*35802*/       OPC_CheckChild2Type, MVT::v4i16,
/*35804*/       OPC_Scope, 43, /*->35849*/ // 2 children in Scope
/*35806*/         OPC_MoveChild, 3,
/*35808*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*35811*/         OPC_RecordChild0, // #2 = $Vm
/*35812*/         OPC_CheckChild0Type, MVT::v4i16,
/*35814*/         OPC_RecordChild1, // #3 = $lane
/*35815*/         OPC_MoveChild, 1,
/*35817*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*35820*/         OPC_MoveParent,
/*35821*/         OPC_CheckType, MVT::v4i16,
/*35823*/         OPC_MoveParent,
/*35824*/         OPC_CheckType, MVT::v4i32,
/*35826*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*35828*/         OPC_EmitConvertToTarget, 3,
/*35830*/         OPC_EmitInteger, MVT::i32, 14, 
/*35833*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35836*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALslv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (intrinsic_wo_chain:v4i32 61:iPTR, QPR:v4i32:$src1, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMLALslv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*35849*/       /*Scope*/ 25, /*->35875*/
/*35850*/         OPC_RecordChild3, // #2 = $Vm
/*35851*/         OPC_CheckChild3Type, MVT::v4i16,
/*35853*/         OPC_CheckType, MVT::v4i32,
/*35855*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*35857*/         OPC_EmitInteger, MVT::i32, 14, 
/*35860*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35863*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4i32 61:iPTR, QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VQDMLALv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*35875*/       0, /*End of Scope*/
/*35876*/     /*Scope*/ 77, /*->35954*/
/*35877*/       OPC_CheckChild1Type, MVT::v2i64,
/*35879*/       OPC_RecordChild2, // #1 = $Vn
/*35880*/       OPC_CheckChild2Type, MVT::v2i32,
/*35882*/       OPC_Scope, 43, /*->35927*/ // 2 children in Scope
/*35884*/         OPC_MoveChild, 3,
/*35886*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*35889*/         OPC_RecordChild0, // #2 = $Vm
/*35890*/         OPC_CheckChild0Type, MVT::v2i32,
/*35892*/         OPC_RecordChild1, // #3 = $lane
/*35893*/         OPC_MoveChild, 1,
/*35895*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*35898*/         OPC_MoveParent,
/*35899*/         OPC_CheckType, MVT::v2i32,
/*35901*/         OPC_MoveParent,
/*35902*/         OPC_CheckType, MVT::v2i64,
/*35904*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*35906*/         OPC_EmitConvertToTarget, 3,
/*35908*/         OPC_EmitInteger, MVT::i32, 14, 
/*35911*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35914*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALslv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (intrinsic_wo_chain:v2i64 61:iPTR, QPR:v2i64:$src1, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMLALslv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*35927*/       /*Scope*/ 25, /*->35953*/
/*35928*/         OPC_RecordChild3, // #2 = $Vm
/*35929*/         OPC_CheckChild3Type, MVT::v2i32,
/*35931*/         OPC_CheckType, MVT::v2i64,
/*35933*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*35935*/         OPC_EmitInteger, MVT::i32, 14, 
/*35938*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35941*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v2i64 61:iPTR, QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VQDMLALv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*35953*/       0, /*End of Scope*/
/*35954*/     /*Scope*/ 77, /*->36032*/
/*35955*/       OPC_CheckChild1Type, MVT::v4i16,
/*35957*/       OPC_RecordChild2, // #1 = $src1
/*35958*/       OPC_CheckChild2Type, MVT::v4i32,
/*35960*/       OPC_Scope, 43, /*->36005*/ // 2 children in Scope
/*35962*/         OPC_MoveChild, 3,
/*35964*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*35967*/         OPC_RecordChild0, // #2 = $Vm
/*35968*/         OPC_CheckChild0Type, MVT::v4i16,
/*35970*/         OPC_RecordChild1, // #3 = $lane
/*35971*/         OPC_MoveChild, 1,
/*35973*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*35976*/         OPC_MoveParent,
/*35977*/         OPC_CheckType, MVT::v4i16,
/*35979*/         OPC_MoveParent,
/*35980*/         OPC_CheckType, MVT::v4i32,
/*35982*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*35984*/         OPC_EmitConvertToTarget, 3,
/*35986*/         OPC_EmitInteger, MVT::i32, 14, 
/*35989*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35992*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALslv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 1, 0, 2, 4, 5, 6, 
                  // Src: (intrinsic_wo_chain:v4i32 61:iPTR, DPR:v4i16:$Vn, QPR:v4i32:$src1, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMLALslv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*36005*/       /*Scope*/ 25, /*->36031*/
/*36006*/         OPC_RecordChild3, // #2 = $Vm
/*36007*/         OPC_CheckChild3Type, MVT::v4i16,
/*36009*/         OPC_CheckType, MVT::v4i32,
/*36011*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*36013*/         OPC_EmitInteger, MVT::i32, 14, 
/*36016*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36019*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4i32 61:iPTR, DPR:v4i16:$Vn, QPR:v4i32:$src1, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VQDMLALv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*36031*/       0, /*End of Scope*/
/*36032*/     /*Scope*/ 77, /*->36110*/
/*36033*/       OPC_CheckChild1Type, MVT::v2i32,
/*36035*/       OPC_RecordChild2, // #1 = $src1
/*36036*/       OPC_CheckChild2Type, MVT::v2i64,
/*36038*/       OPC_Scope, 43, /*->36083*/ // 2 children in Scope
/*36040*/         OPC_MoveChild, 3,
/*36042*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*36045*/         OPC_RecordChild0, // #2 = $Vm
/*36046*/         OPC_CheckChild0Type, MVT::v2i32,
/*36048*/         OPC_RecordChild1, // #3 = $lane
/*36049*/         OPC_MoveChild, 1,
/*36051*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*36054*/         OPC_MoveParent,
/*36055*/         OPC_CheckType, MVT::v2i32,
/*36057*/         OPC_MoveParent,
/*36058*/         OPC_CheckType, MVT::v2i64,
/*36060*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*36062*/         OPC_EmitConvertToTarget, 3,
/*36064*/         OPC_EmitInteger, MVT::i32, 14, 
/*36067*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36070*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALslv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 1, 0, 2, 4, 5, 6, 
                  // Src: (intrinsic_wo_chain:v2i64 61:iPTR, DPR:v2i32:$Vn, QPR:v2i64:$src1, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMLALslv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*36083*/       /*Scope*/ 25, /*->36109*/
/*36084*/         OPC_RecordChild3, // #2 = $Vm
/*36085*/         OPC_CheckChild3Type, MVT::v2i32,
/*36087*/         OPC_CheckType, MVT::v2i64,
/*36089*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*36091*/         OPC_EmitInteger, MVT::i32, 14, 
/*36094*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36097*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v2i64 61:iPTR, DPR:v2i32:$Vn, QPR:v2i64:$src1, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VQDMLALv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*36109*/       0, /*End of Scope*/
/*36110*/     0, /*End of Scope*/
/*36111*/   /*Scope*/ 62|128,2/*318*/, /*->36431*/
/*36113*/     OPC_CheckInteger, 62, 
/*36115*/     OPC_MoveParent,
/*36116*/     OPC_RecordChild1, // #0 = $src1
/*36117*/     OPC_Scope, 77, /*->36196*/ // 4 children in Scope
/*36119*/       OPC_CheckChild1Type, MVT::v4i32,
/*36121*/       OPC_RecordChild2, // #1 = $Vn
/*36122*/       OPC_CheckChild2Type, MVT::v4i16,
/*36124*/       OPC_Scope, 43, /*->36169*/ // 2 children in Scope
/*36126*/         OPC_MoveChild, 3,
/*36128*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*36131*/         OPC_RecordChild0, // #2 = $Vm
/*36132*/         OPC_CheckChild0Type, MVT::v4i16,
/*36134*/         OPC_RecordChild1, // #3 = $lane
/*36135*/         OPC_MoveChild, 1,
/*36137*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*36140*/         OPC_MoveParent,
/*36141*/         OPC_CheckType, MVT::v4i16,
/*36143*/         OPC_MoveParent,
/*36144*/         OPC_CheckType, MVT::v4i32,
/*36146*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*36148*/         OPC_EmitConvertToTarget, 3,
/*36150*/         OPC_EmitInteger, MVT::i32, 14, 
/*36153*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36156*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLSLslv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (intrinsic_wo_chain:v4i32 62:iPTR, QPR:v4i32:$src1, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMLSLslv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*36169*/       /*Scope*/ 25, /*->36195*/
/*36170*/         OPC_RecordChild3, // #2 = $Vm
/*36171*/         OPC_CheckChild3Type, MVT::v4i16,
/*36173*/         OPC_CheckType, MVT::v4i32,
/*36175*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*36177*/         OPC_EmitInteger, MVT::i32, 14, 
/*36180*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36183*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLSLv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4i32 62:iPTR, QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VQDMLSLv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*36195*/       0, /*End of Scope*/
/*36196*/     /*Scope*/ 77, /*->36274*/
/*36197*/       OPC_CheckChild1Type, MVT::v2i64,
/*36199*/       OPC_RecordChild2, // #1 = $Vn
/*36200*/       OPC_CheckChild2Type, MVT::v2i32,
/*36202*/       OPC_Scope, 43, /*->36247*/ // 2 children in Scope
/*36204*/         OPC_MoveChild, 3,
/*36206*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*36209*/         OPC_RecordChild0, // #2 = $Vm
/*36210*/         OPC_CheckChild0Type, MVT::v2i32,
/*36212*/         OPC_RecordChild1, // #3 = $lane
/*36213*/         OPC_MoveChild, 1,
/*36215*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*36218*/         OPC_MoveParent,
/*36219*/         OPC_CheckType, MVT::v2i32,
/*36221*/         OPC_MoveParent,
/*36222*/         OPC_CheckType, MVT::v2i64,
/*36224*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*36226*/         OPC_EmitConvertToTarget, 3,
/*36228*/         OPC_EmitInteger, MVT::i32, 14, 
/*36231*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36234*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLSLslv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (intrinsic_wo_chain:v2i64 62:iPTR, QPR:v2i64:$src1, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMLSLslv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*36247*/       /*Scope*/ 25, /*->36273*/
/*36248*/         OPC_RecordChild3, // #2 = $Vm
/*36249*/         OPC_CheckChild3Type, MVT::v2i32,
/*36251*/         OPC_CheckType, MVT::v2i64,
/*36253*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*36255*/         OPC_EmitInteger, MVT::i32, 14, 
/*36258*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36261*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLSLv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v2i64 62:iPTR, QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VQDMLSLv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*36273*/       0, /*End of Scope*/
/*36274*/     /*Scope*/ 77, /*->36352*/
/*36275*/       OPC_CheckChild1Type, MVT::v4i16,
/*36277*/       OPC_RecordChild2, // #1 = $src1
/*36278*/       OPC_CheckChild2Type, MVT::v4i32,
/*36280*/       OPC_Scope, 43, /*->36325*/ // 2 children in Scope
/*36282*/         OPC_MoveChild, 3,
/*36284*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*36287*/         OPC_RecordChild0, // #2 = $Vm
/*36288*/         OPC_CheckChild0Type, MVT::v4i16,
/*36290*/         OPC_RecordChild1, // #3 = $lane
/*36291*/         OPC_MoveChild, 1,
/*36293*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*36296*/         OPC_MoveParent,
/*36297*/         OPC_CheckType, MVT::v4i16,
/*36299*/         OPC_MoveParent,
/*36300*/         OPC_CheckType, MVT::v4i32,
/*36302*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*36304*/         OPC_EmitConvertToTarget, 3,
/*36306*/         OPC_EmitInteger, MVT::i32, 14, 
/*36309*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36312*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLSLslv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 1, 0, 2, 4, 5, 6, 
                  // Src: (intrinsic_wo_chain:v4i32 62:iPTR, DPR:v4i16:$Vn, QPR:v4i32:$src1, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMLSLslv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*36325*/       /*Scope*/ 25, /*->36351*/
/*36326*/         OPC_RecordChild3, // #2 = $Vm
/*36327*/         OPC_CheckChild3Type, MVT::v4i16,
/*36329*/         OPC_CheckType, MVT::v4i32,
/*36331*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*36333*/         OPC_EmitInteger, MVT::i32, 14, 
/*36336*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36339*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLSLv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4i32 62:iPTR, DPR:v4i16:$Vn, QPR:v4i32:$src1, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VQDMLSLv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*36351*/       0, /*End of Scope*/
/*36352*/     /*Scope*/ 77, /*->36430*/
/*36353*/       OPC_CheckChild1Type, MVT::v2i32,
/*36355*/       OPC_RecordChild2, // #1 = $src1
/*36356*/       OPC_CheckChild2Type, MVT::v2i64,
/*36358*/       OPC_Scope, 43, /*->36403*/ // 2 children in Scope
/*36360*/         OPC_MoveChild, 3,
/*36362*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*36365*/         OPC_RecordChild0, // #2 = $Vm
/*36366*/         OPC_CheckChild0Type, MVT::v2i32,
/*36368*/         OPC_RecordChild1, // #3 = $lane
/*36369*/         OPC_MoveChild, 1,
/*36371*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*36374*/         OPC_MoveParent,
/*36375*/         OPC_CheckType, MVT::v2i32,
/*36377*/         OPC_MoveParent,
/*36378*/         OPC_CheckType, MVT::v2i64,
/*36380*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*36382*/         OPC_EmitConvertToTarget, 3,
/*36384*/         OPC_EmitInteger, MVT::i32, 14, 
/*36387*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36390*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLSLslv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 1, 0, 2, 4, 5, 6, 
                  // Src: (intrinsic_wo_chain:v2i64 62:iPTR, DPR:v2i32:$Vn, QPR:v2i64:$src1, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMLSLslv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*36403*/       /*Scope*/ 25, /*->36429*/
/*36404*/         OPC_RecordChild3, // #2 = $Vm
/*36405*/         OPC_CheckChild3Type, MVT::v2i32,
/*36407*/         OPC_CheckType, MVT::v2i64,
/*36409*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*36411*/         OPC_EmitInteger, MVT::i32, 14, 
/*36414*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36417*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLSLv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v2i64 62:iPTR, DPR:v2i32:$Vn, QPR:v2i64:$src1, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VQDMLSLv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*36429*/       0, /*End of Scope*/
/*36430*/     0, /*End of Scope*/
/*36431*/   /*Scope*/ 72, /*->36504*/
/*36432*/     OPC_CheckInteger, 24, 
/*36434*/     OPC_MoveParent,
/*36435*/     OPC_RecordChild1, // #0 = $Vm
/*36436*/     OPC_Scope, 32, /*->36470*/ // 2 children in Scope
/*36438*/       OPC_CheckChild1Type, MVT::v2f32,
/*36440*/       OPC_RecordChild2, // #1 = $SIMM
/*36441*/       OPC_MoveChild, 2,
/*36443*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*36446*/       OPC_MoveParent,
/*36447*/       OPC_CheckType, MVT::v2i32,
/*36449*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*36451*/       OPC_EmitConvertToTarget, 1,
/*36453*/       OPC_EmitInteger, MVT::i32, 14, 
/*36456*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36459*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2xsd), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v2i32 24:iPTR, DPR:v2f32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                // Dst: (VCVTf2xsd:v2i32 DPR:v2f32:$Vm, (imm:i32):$SIMM)
/*36470*/     /*Scope*/ 32, /*->36503*/
/*36471*/       OPC_CheckChild1Type, MVT::v4f32,
/*36473*/       OPC_RecordChild2, // #1 = $SIMM
/*36474*/       OPC_MoveChild, 2,
/*36476*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*36479*/       OPC_MoveParent,
/*36480*/       OPC_CheckType, MVT::v4i32,
/*36482*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*36484*/       OPC_EmitConvertToTarget, 1,
/*36486*/       OPC_EmitInteger, MVT::i32, 14, 
/*36489*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36492*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2xsq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v4i32 24:iPTR, QPR:v4f32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                // Dst: (VCVTf2xsq:v4i32 QPR:v4f32:$Vm, (imm:i32):$SIMM)
/*36503*/     0, /*End of Scope*/
/*36504*/   /*Scope*/ 72, /*->36577*/
/*36505*/     OPC_CheckInteger, 25, 
/*36507*/     OPC_MoveParent,
/*36508*/     OPC_RecordChild1, // #0 = $Vm
/*36509*/     OPC_Scope, 32, /*->36543*/ // 2 children in Scope
/*36511*/       OPC_CheckChild1Type, MVT::v2f32,
/*36513*/       OPC_RecordChild2, // #1 = $SIMM
/*36514*/       OPC_MoveChild, 2,
/*36516*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*36519*/       OPC_MoveParent,
/*36520*/       OPC_CheckType, MVT::v2i32,
/*36522*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*36524*/       OPC_EmitConvertToTarget, 1,
/*36526*/       OPC_EmitInteger, MVT::i32, 14, 
/*36529*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36532*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2xud), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v2i32 25:iPTR, DPR:v2f32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                // Dst: (VCVTf2xud:v2i32 DPR:v2f32:$Vm, (imm:i32):$SIMM)
/*36543*/     /*Scope*/ 32, /*->36576*/
/*36544*/       OPC_CheckChild1Type, MVT::v4f32,
/*36546*/       OPC_RecordChild2, // #1 = $SIMM
/*36547*/       OPC_MoveChild, 2,
/*36549*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*36552*/       OPC_MoveParent,
/*36553*/       OPC_CheckType, MVT::v4i32,
/*36555*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*36557*/       OPC_EmitConvertToTarget, 1,
/*36559*/       OPC_EmitInteger, MVT::i32, 14, 
/*36562*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36565*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2xuq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v4i32 25:iPTR, QPR:v4f32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                // Dst: (VCVTf2xuq:v4i32 QPR:v4f32:$Vm, (imm:i32):$SIMM)
/*36576*/     0, /*End of Scope*/
/*36577*/   /*Scope*/ 72, /*->36650*/
/*36578*/     OPC_CheckInteger, 27, 
/*36580*/     OPC_MoveParent,
/*36581*/     OPC_RecordChild1, // #0 = $Vm
/*36582*/     OPC_Scope, 32, /*->36616*/ // 2 children in Scope
/*36584*/       OPC_CheckChild1Type, MVT::v2i32,
/*36586*/       OPC_RecordChild2, // #1 = $SIMM
/*36587*/       OPC_MoveChild, 2,
/*36589*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*36592*/       OPC_MoveParent,
/*36593*/       OPC_CheckType, MVT::v2f32,
/*36595*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*36597*/       OPC_EmitConvertToTarget, 1,
/*36599*/       OPC_EmitInteger, MVT::i32, 14, 
/*36602*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36605*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTxs2fd), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v2f32 27:iPTR, DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                // Dst: (VCVTxs2fd:v2f32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*36616*/     /*Scope*/ 32, /*->36649*/
/*36617*/       OPC_CheckChild1Type, MVT::v4i32,
/*36619*/       OPC_RecordChild2, // #1 = $SIMM
/*36620*/       OPC_MoveChild, 2,
/*36622*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*36625*/       OPC_MoveParent,
/*36626*/       OPC_CheckType, MVT::v4f32,
/*36628*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*36630*/       OPC_EmitConvertToTarget, 1,
/*36632*/       OPC_EmitInteger, MVT::i32, 14, 
/*36635*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36638*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTxs2fq), 0,
                    1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v4f32 27:iPTR, QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                // Dst: (VCVTxs2fq:v4f32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*36649*/     0, /*End of Scope*/
/*36650*/   /*Scope*/ 72, /*->36723*/
/*36651*/     OPC_CheckInteger, 28, 
/*36653*/     OPC_MoveParent,
/*36654*/     OPC_RecordChild1, // #0 = $Vm
/*36655*/     OPC_Scope, 32, /*->36689*/ // 2 children in Scope
/*36657*/       OPC_CheckChild1Type, MVT::v2i32,
/*36659*/       OPC_RecordChild2, // #1 = $SIMM
/*36660*/       OPC_MoveChild, 2,
/*36662*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*36665*/       OPC_MoveParent,
/*36666*/       OPC_CheckType, MVT::v2f32,
/*36668*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*36670*/       OPC_EmitConvertToTarget, 1,
/*36672*/       OPC_EmitInteger, MVT::i32, 14, 
/*36675*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36678*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTxu2fd), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v2f32 28:iPTR, DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                // Dst: (VCVTxu2fd:v2f32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*36689*/     /*Scope*/ 32, /*->36722*/
/*36690*/       OPC_CheckChild1Type, MVT::v4i32,
/*36692*/       OPC_RecordChild2, // #1 = $SIMM
/*36693*/       OPC_MoveChild, 2,
/*36695*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*36698*/       OPC_MoveParent,
/*36699*/       OPC_CheckType, MVT::v4f32,
/*36701*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*36703*/       OPC_EmitConvertToTarget, 1,
/*36705*/       OPC_EmitInteger, MVT::i32, 14, 
/*36708*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36711*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTxu2fq), 0,
                    1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v4f32 28:iPTR, QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                // Dst: (VCVTxu2fq:v4f32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*36722*/     0, /*End of Scope*/
/*36723*/   /*Scope*/ 47, /*->36771*/
/*36724*/     OPC_CheckInteger, 116, 
/*36726*/     OPC_MoveParent,
/*36727*/     OPC_RecordChild1, // #0 = $Rm
/*36728*/     OPC_RecordChild2, // #1 = $Rn
/*36729*/     OPC_Scope, 19, /*->36750*/ // 2 children in Scope
/*36731*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*36733*/       OPC_EmitInteger, MVT::i32, 14, 
/*36736*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36739*/       OPC_MorphNodeTo, TARGET_VAL(ARM::QADD), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:i32 116:iPTR, GPRnopc:i32:$Rm, GPRnopc:i32:$Rn) - Complexity = 8
                // Dst: (QADD:i32 GPRnopc:i32:$Rm, GPRnopc:i32:$Rn)
/*36750*/     /*Scope*/ 19, /*->36770*/
/*36751*/       OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*36753*/       OPC_EmitInteger, MVT::i32, 14, 
/*36756*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36759*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2QADD), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (intrinsic_wo_chain:i32 116:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                // Dst: (t2QADD:i32 rGPR:i32:$Rm, rGPR:i32:$Rn)
/*36770*/     0, /*End of Scope*/
/*36771*/   /*Scope*/ 47, /*->36819*/
/*36772*/     OPC_CheckInteger, 117, 
/*36774*/     OPC_MoveParent,
/*36775*/     OPC_RecordChild1, // #0 = $Rm
/*36776*/     OPC_RecordChild2, // #1 = $Rn
/*36777*/     OPC_Scope, 19, /*->36798*/ // 2 children in Scope
/*36779*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*36781*/       OPC_EmitInteger, MVT::i32, 14, 
/*36784*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36787*/       OPC_MorphNodeTo, TARGET_VAL(ARM::QSUB), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:i32 117:iPTR, GPRnopc:i32:$Rm, GPRnopc:i32:$Rn) - Complexity = 8
                // Dst: (QSUB:i32 GPRnopc:i32:$Rm, GPRnopc:i32:$Rn)
/*36798*/     /*Scope*/ 19, /*->36818*/
/*36799*/       OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*36801*/       OPC_EmitInteger, MVT::i32, 14, 
/*36804*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36807*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2QSUB), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (intrinsic_wo_chain:i32 117:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                // Dst: (t2QSUB:i32 rGPR:i32:$Rm, rGPR:i32:$Rn)
/*36818*/     0, /*End of Scope*/
/*36819*/   /*Scope*/ 20, /*->36840*/
/*36820*/     OPC_CheckInteger, 5, 
/*36822*/     OPC_MoveParent,
/*36823*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasVFP2())
/*36825*/     OPC_EmitInteger, MVT::i32, 14, 
/*36828*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36831*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMRS), 0,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
              // Src: (intrinsic_wo_chain:i32 5:iPTR) - Complexity = 8
              // Dst: (VMRS:i32)
/*36840*/   /*Scope*/ 48, /*->36889*/
/*36841*/     OPC_CheckInteger, 123, 
/*36843*/     OPC_MoveParent,
/*36844*/     OPC_RecordChild1, // #0 = $Dm
/*36845*/     OPC_Scope, 20, /*->36867*/ // 2 children in Scope
/*36847*/       OPC_CheckChild1Type, MVT::f64,
/*36849*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasVFP2())
/*36851*/       OPC_EmitInteger, MVT::i32, 14, 
/*36854*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36857*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VTOSIRD), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:f32 123:iPTR, DPR:f64:$Dm) - Complexity = 8
                // Dst: (VTOSIRD:f32 DPR:f64:$Dm)
/*36867*/     /*Scope*/ 20, /*->36888*/
/*36868*/       OPC_CheckChild1Type, MVT::f32,
/*36870*/       OPC_CheckPatternPredicate, 20, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*36872*/       OPC_EmitInteger, MVT::i32, 14, 
/*36875*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36878*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VTOSIRS), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:f32 123:iPTR, SPR:f32:$Sm) - Complexity = 8
                // Dst: (VTOSIRS:f32 SPR:f32:$Sm)
/*36888*/     0, /*End of Scope*/
/*36889*/   /*Scope*/ 48, /*->36938*/
/*36890*/     OPC_CheckInteger, 124, 
/*36892*/     OPC_MoveParent,
/*36893*/     OPC_RecordChild1, // #0 = $Dm
/*36894*/     OPC_Scope, 20, /*->36916*/ // 2 children in Scope
/*36896*/       OPC_CheckChild1Type, MVT::f64,
/*36898*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasVFP2())
/*36900*/       OPC_EmitInteger, MVT::i32, 14, 
/*36903*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36906*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VTOUIRD), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:f32 124:iPTR, DPR:f64:$Dm) - Complexity = 8
                // Dst: (VTOUIRD:f32 DPR:f64:$Dm)
/*36916*/     /*Scope*/ 20, /*->36937*/
/*36917*/       OPC_CheckChild1Type, MVT::f32,
/*36919*/       OPC_CheckPatternPredicate, 20, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*36921*/       OPC_EmitInteger, MVT::i32, 14, 
/*36924*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36927*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VTOUIRS), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:f32 124:iPTR, SPR:f32:$Sm) - Complexity = 8
                // Dst: (VTOUIRS:f32 SPR:f32:$Sm)
/*36937*/     0, /*End of Scope*/
/*36938*/   /*Scope*/ 34|128,1/*162*/, /*->37102*/
/*36940*/     OPC_CheckInteger, 30, 
/*36942*/     OPC_MoveParent,
/*36943*/     OPC_RecordChild1, // #0 = $Vn
/*36944*/     OPC_SwitchType /*6 cases */, 24,  MVT::v4i16,// ->36971
/*36947*/       OPC_CheckChild1Type, MVT::v4i16,
/*36949*/       OPC_RecordChild2, // #1 = $Vm
/*36950*/       OPC_CheckChild2Type, MVT::v4i16,
/*36952*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*36954*/       OPC_EmitInteger, MVT::i32, 14, 
/*36957*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36960*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 30:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VHADDsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->36997
/*36973*/       OPC_CheckChild1Type, MVT::v2i32,
/*36975*/       OPC_RecordChild2, // #1 = $Vm
/*36976*/       OPC_CheckChild2Type, MVT::v2i32,
/*36978*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*36980*/       OPC_EmitInteger, MVT::i32, 14, 
/*36983*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36986*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 30:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VHADDsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->37023
/*36999*/       OPC_CheckChild1Type, MVT::v8i16,
/*37001*/       OPC_RecordChild2, // #1 = $Vm
/*37002*/       OPC_CheckChild2Type, MVT::v8i16,
/*37004*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*37006*/       OPC_EmitInteger, MVT::i32, 14, 
/*37009*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37012*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 30:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VHADDsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->37049
/*37025*/       OPC_CheckChild1Type, MVT::v4i32,
/*37027*/       OPC_RecordChild2, // #1 = $Vm
/*37028*/       OPC_CheckChild2Type, MVT::v4i32,
/*37030*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*37032*/       OPC_EmitInteger, MVT::i32, 14, 
/*37035*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37038*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 30:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VHADDsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->37075
/*37051*/       OPC_CheckChild1Type, MVT::v8i8,
/*37053*/       OPC_RecordChild2, // #1 = $Vm
/*37054*/       OPC_CheckChild2Type, MVT::v8i8,
/*37056*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*37058*/       OPC_EmitInteger, MVT::i32, 14, 
/*37061*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37064*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 30:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VHADDsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->37101
/*37077*/       OPC_CheckChild1Type, MVT::v16i8,
/*37079*/       OPC_RecordChild2, // #1 = $Vm
/*37080*/       OPC_CheckChild2Type, MVT::v16i8,
/*37082*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*37084*/       OPC_EmitInteger, MVT::i32, 14, 
/*37087*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37090*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 30:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VHADDsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              0, // EndSwitchType
/*37102*/   /*Scope*/ 34|128,1/*162*/, /*->37266*/
/*37104*/     OPC_CheckInteger, 31, 
/*37106*/     OPC_MoveParent,
/*37107*/     OPC_RecordChild1, // #0 = $Vn
/*37108*/     OPC_SwitchType /*6 cases */, 24,  MVT::v4i16,// ->37135
/*37111*/       OPC_CheckChild1Type, MVT::v4i16,
/*37113*/       OPC_RecordChild2, // #1 = $Vm
/*37114*/       OPC_CheckChild2Type, MVT::v4i16,
/*37116*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*37118*/       OPC_EmitInteger, MVT::i32, 14, 
/*37121*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37124*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 31:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VHADDuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->37161
/*37137*/       OPC_CheckChild1Type, MVT::v2i32,
/*37139*/       OPC_RecordChild2, // #1 = $Vm
/*37140*/       OPC_CheckChild2Type, MVT::v2i32,
/*37142*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*37144*/       OPC_EmitInteger, MVT::i32, 14, 
/*37147*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37150*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 31:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VHADDuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->37187
/*37163*/       OPC_CheckChild1Type, MVT::v8i16,
/*37165*/       OPC_RecordChild2, // #1 = $Vm
/*37166*/       OPC_CheckChild2Type, MVT::v8i16,
/*37168*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*37170*/       OPC_EmitInteger, MVT::i32, 14, 
/*37173*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37176*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 31:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VHADDuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->37213
/*37189*/       OPC_CheckChild1Type, MVT::v4i32,
/*37191*/       OPC_RecordChild2, // #1 = $Vm
/*37192*/       OPC_CheckChild2Type, MVT::v4i32,
/*37194*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*37196*/       OPC_EmitInteger, MVT::i32, 14, 
/*37199*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37202*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 31:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VHADDuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->37239
/*37215*/       OPC_CheckChild1Type, MVT::v8i8,
/*37217*/       OPC_RecordChild2, // #1 = $Vm
/*37218*/       OPC_CheckChild2Type, MVT::v8i8,
/*37220*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*37222*/       OPC_EmitInteger, MVT::i32, 14, 
/*37225*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37228*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 31:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VHADDuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->37265
/*37241*/       OPC_CheckChild1Type, MVT::v16i8,
/*37243*/       OPC_RecordChild2, // #1 = $Vm
/*37244*/       OPC_CheckChild2Type, MVT::v16i8,
/*37246*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*37248*/       OPC_EmitInteger, MVT::i32, 14, 
/*37251*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37254*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 31:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VHADDuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              0, // EndSwitchType
/*37266*/   /*Scope*/ 34|128,1/*162*/, /*->37430*/
/*37268*/     OPC_CheckInteger, 86, 
/*37270*/     OPC_MoveParent,
/*37271*/     OPC_RecordChild1, // #0 = $Vn
/*37272*/     OPC_SwitchType /*6 cases */, 24,  MVT::v4i16,// ->37299
/*37275*/       OPC_CheckChild1Type, MVT::v4i16,
/*37277*/       OPC_RecordChild2, // #1 = $Vm
/*37278*/       OPC_CheckChild2Type, MVT::v4i16,
/*37280*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*37282*/       OPC_EmitInteger, MVT::i32, 14, 
/*37285*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37288*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 86:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VRHADDsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->37325
/*37301*/       OPC_CheckChild1Type, MVT::v2i32,
/*37303*/       OPC_RecordChild2, // #1 = $Vm
/*37304*/       OPC_CheckChild2Type, MVT::v2i32,
/*37306*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*37308*/       OPC_EmitInteger, MVT::i32, 14, 
/*37311*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37314*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 86:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VRHADDsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->37351
/*37327*/       OPC_CheckChild1Type, MVT::v8i16,
/*37329*/       OPC_RecordChild2, // #1 = $Vm
/*37330*/       OPC_CheckChild2Type, MVT::v8i16,
/*37332*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*37334*/       OPC_EmitInteger, MVT::i32, 14, 
/*37337*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37340*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 86:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VRHADDsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->37377
/*37353*/       OPC_CheckChild1Type, MVT::v4i32,
/*37355*/       OPC_RecordChild2, // #1 = $Vm
/*37356*/       OPC_CheckChild2Type, MVT::v4i32,
/*37358*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*37360*/       OPC_EmitInteger, MVT::i32, 14, 
/*37363*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37366*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 86:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VRHADDsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->37403
/*37379*/       OPC_CheckChild1Type, MVT::v8i8,
/*37381*/       OPC_RecordChild2, // #1 = $Vm
/*37382*/       OPC_CheckChild2Type, MVT::v8i8,
/*37384*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*37386*/       OPC_EmitInteger, MVT::i32, 14, 
/*37389*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37392*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 86:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VRHADDsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->37429
/*37405*/       OPC_CheckChild1Type, MVT::v16i8,
/*37407*/       OPC_RecordChild2, // #1 = $Vm
/*37408*/       OPC_CheckChild2Type, MVT::v16i8,
/*37410*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*37412*/       OPC_EmitInteger, MVT::i32, 14, 
/*37415*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37418*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 86:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VRHADDsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              0, // EndSwitchType
/*37430*/   /*Scope*/ 34|128,1/*162*/, /*->37594*/
/*37432*/     OPC_CheckInteger, 87, 
/*37434*/     OPC_MoveParent,
/*37435*/     OPC_RecordChild1, // #0 = $Vn
/*37436*/     OPC_SwitchType /*6 cases */, 24,  MVT::v4i16,// ->37463
/*37439*/       OPC_CheckChild1Type, MVT::v4i16,
/*37441*/       OPC_RecordChild2, // #1 = $Vm
/*37442*/       OPC_CheckChild2Type, MVT::v4i16,
/*37444*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*37446*/       OPC_EmitInteger, MVT::i32, 14, 
/*37449*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37452*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 87:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VRHADDuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->37489
/*37465*/       OPC_CheckChild1Type, MVT::v2i32,
/*37467*/       OPC_RecordChild2, // #1 = $Vm
/*37468*/       OPC_CheckChild2Type, MVT::v2i32,
/*37470*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*37472*/       OPC_EmitInteger, MVT::i32, 14, 
/*37475*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37478*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 87:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VRHADDuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->37515
/*37491*/       OPC_CheckChild1Type, MVT::v8i16,
/*37493*/       OPC_RecordChild2, // #1 = $Vm
/*37494*/       OPC_CheckChild2Type, MVT::v8i16,
/*37496*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*37498*/       OPC_EmitInteger, MVT::i32, 14, 
/*37501*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37504*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 87:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VRHADDuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->37541
/*37517*/       OPC_CheckChild1Type, MVT::v4i32,
/*37519*/       OPC_RecordChild2, // #1 = $Vm
/*37520*/       OPC_CheckChild2Type, MVT::v4i32,
/*37522*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*37524*/       OPC_EmitInteger, MVT::i32, 14, 
/*37527*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37530*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 87:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VRHADDuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->37567
/*37543*/       OPC_CheckChild1Type, MVT::v8i8,
/*37545*/       OPC_RecordChild2, // #1 = $Vm
/*37546*/       OPC_CheckChild2Type, MVT::v8i8,
/*37548*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*37550*/       OPC_EmitInteger, MVT::i32, 14, 
/*37553*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37556*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 87:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VRHADDuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->37593
/*37569*/       OPC_CheckChild1Type, MVT::v16i8,
/*37571*/       OPC_RecordChild2, // #1 = $Vm
/*37572*/       OPC_CheckChild2Type, MVT::v16i8,
/*37574*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*37576*/       OPC_EmitInteger, MVT::i32, 14, 
/*37579*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37582*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 87:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VRHADDuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              0, // EndSwitchType
/*37594*/   /*Scope*/ 86|128,1/*214*/, /*->37810*/
/*37596*/     OPC_CheckInteger, 59, 
/*37598*/     OPC_MoveParent,
/*37599*/     OPC_RecordChild1, // #0 = $Vn
/*37600*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->37627
/*37603*/       OPC_CheckChild1Type, MVT::v4i16,
/*37605*/       OPC_RecordChild2, // #1 = $Vm
/*37606*/       OPC_CheckChild2Type, MVT::v4i16,
/*37608*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*37610*/       OPC_EmitInteger, MVT::i32, 14, 
/*37613*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37616*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 59:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VQADDsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->37653
/*37629*/       OPC_CheckChild1Type, MVT::v2i32,
/*37631*/       OPC_RecordChild2, // #1 = $Vm
/*37632*/       OPC_CheckChild2Type, MVT::v2i32,
/*37634*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*37636*/       OPC_EmitInteger, MVT::i32, 14, 
/*37639*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37642*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 59:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VQADDsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->37679
/*37655*/       OPC_CheckChild1Type, MVT::v8i16,
/*37657*/       OPC_RecordChild2, // #1 = $Vm
/*37658*/       OPC_CheckChild2Type, MVT::v8i16,
/*37660*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*37662*/       OPC_EmitInteger, MVT::i32, 14, 
/*37665*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37668*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 59:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VQADDsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->37705
/*37681*/       OPC_CheckChild1Type, MVT::v4i32,
/*37683*/       OPC_RecordChild2, // #1 = $Vm
/*37684*/       OPC_CheckChild2Type, MVT::v4i32,
/*37686*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*37688*/       OPC_EmitInteger, MVT::i32, 14, 
/*37691*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37694*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 59:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VQADDsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->37731
/*37707*/       OPC_CheckChild1Type, MVT::v8i8,
/*37709*/       OPC_RecordChild2, // #1 = $Vm
/*37710*/       OPC_CheckChild2Type, MVT::v8i8,
/*37712*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*37714*/       OPC_EmitInteger, MVT::i32, 14, 
/*37717*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37720*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 59:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VQADDsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->37757
/*37733*/       OPC_CheckChild1Type, MVT::v16i8,
/*37735*/       OPC_RecordChild2, // #1 = $Vm
/*37736*/       OPC_CheckChild2Type, MVT::v16i8,
/*37738*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*37740*/       OPC_EmitInteger, MVT::i32, 14, 
/*37743*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37746*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 59:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VQADDsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              /*SwitchType*/ 24,  MVT::v1i64,// ->37783
/*37759*/       OPC_CheckChild1Type, MVT::v1i64,
/*37761*/       OPC_RecordChild2, // #1 = $Vm
/*37762*/       OPC_CheckChild2Type, MVT::v1i64,
/*37764*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*37766*/       OPC_EmitInteger, MVT::i32, 14, 
/*37769*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37772*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDsv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 59:iPTR, DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 8
                // Dst: (VQADDsv1i64:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
              /*SwitchType*/ 24,  MVT::v2i64,// ->37809
/*37785*/       OPC_CheckChild1Type, MVT::v2i64,
/*37787*/       OPC_RecordChild2, // #1 = $Vm
/*37788*/       OPC_CheckChild2Type, MVT::v2i64,
/*37790*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*37792*/       OPC_EmitInteger, MVT::i32, 14, 
/*37795*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37798*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDsv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 59:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                // Dst: (VQADDsv2i64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
              0, // EndSwitchType
/*37810*/   /*Scope*/ 86|128,1/*214*/, /*->38026*/
/*37812*/     OPC_CheckInteger, 60, 
/*37814*/     OPC_MoveParent,
/*37815*/     OPC_RecordChild1, // #0 = $Vn
/*37816*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->37843
/*37819*/       OPC_CheckChild1Type, MVT::v4i16,
/*37821*/       OPC_RecordChild2, // #1 = $Vm
/*37822*/       OPC_CheckChild2Type, MVT::v4i16,
/*37824*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*37826*/       OPC_EmitInteger, MVT::i32, 14, 
/*37829*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37832*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 60:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VQADDuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->37869
/*37845*/       OPC_CheckChild1Type, MVT::v2i32,
/*37847*/       OPC_RecordChild2, // #1 = $Vm
/*37848*/       OPC_CheckChild2Type, MVT::v2i32,
/*37850*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*37852*/       OPC_EmitInteger, MVT::i32, 14, 
/*37855*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37858*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 60:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VQADDuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->37895
/*37871*/       OPC_CheckChild1Type, MVT::v8i16,
/*37873*/       OPC_RecordChild2, // #1 = $Vm
/*37874*/       OPC_CheckChild2Type, MVT::v8i16,
/*37876*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*37878*/       OPC_EmitInteger, MVT::i32, 14, 
/*37881*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37884*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 60:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VQADDuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->37921
/*37897*/       OPC_CheckChild1Type, MVT::v4i32,
/*37899*/       OPC_RecordChild2, // #1 = $Vm
/*37900*/       OPC_CheckChild2Type, MVT::v4i32,
/*37902*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*37904*/       OPC_EmitInteger, MVT::i32, 14, 
/*37907*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37910*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 60:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VQADDuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->37947
/*37923*/       OPC_CheckChild1Type, MVT::v8i8,
/*37925*/       OPC_RecordChild2, // #1 = $Vm
/*37926*/       OPC_CheckChild2Type, MVT::v8i8,
/*37928*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*37930*/       OPC_EmitInteger, MVT::i32, 14, 
/*37933*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37936*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 60:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VQADDuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->37973
/*37949*/       OPC_CheckChild1Type, MVT::v16i8,
/*37951*/       OPC_RecordChild2, // #1 = $Vm
/*37952*/       OPC_CheckChild2Type, MVT::v16i8,
/*37954*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*37956*/       OPC_EmitInteger, MVT::i32, 14, 
/*37959*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37962*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 60:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VQADDuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              /*SwitchType*/ 24,  MVT::v1i64,// ->37999
/*37975*/       OPC_CheckChild1Type, MVT::v1i64,
/*37977*/       OPC_RecordChild2, // #1 = $Vm
/*37978*/       OPC_CheckChild2Type, MVT::v1i64,
/*37980*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*37982*/       OPC_EmitInteger, MVT::i32, 14, 
/*37985*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37988*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDuv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 60:iPTR, DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 8
                // Dst: (VQADDuv1i64:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
              /*SwitchType*/ 24,  MVT::v2i64,// ->38025
/*38001*/       OPC_CheckChild1Type, MVT::v2i64,
/*38003*/       OPC_RecordChild2, // #1 = $Vm
/*38004*/       OPC_CheckChild2Type, MVT::v2i64,
/*38006*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*38008*/       OPC_EmitInteger, MVT::i32, 14, 
/*38011*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38014*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 60:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                // Dst: (VQADDuv2i64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
              0, // EndSwitchType
/*38026*/   /*Scope*/ 84, /*->38111*/
/*38027*/     OPC_CheckInteger, 20, 
/*38029*/     OPC_MoveParent,
/*38030*/     OPC_RecordChild1, // #0 = $Vn
/*38031*/     OPC_SwitchType /*3 cases */, 24,  MVT::v8i8,// ->38058
/*38034*/       OPC_CheckChild1Type, MVT::v8i16,
/*38036*/       OPC_RecordChild2, // #1 = $Vm
/*38037*/       OPC_CheckChild2Type, MVT::v8i16,
/*38039*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*38041*/       OPC_EmitInteger, MVT::i32, 14, 
/*38044*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38047*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VADDHNv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 20:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VADDHNv8i8:v8i8 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i16,// ->38084
/*38060*/       OPC_CheckChild1Type, MVT::v4i32,
/*38062*/       OPC_RecordChild2, // #1 = $Vm
/*38063*/       OPC_CheckChild2Type, MVT::v4i32,
/*38065*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*38067*/       OPC_EmitInteger, MVT::i32, 14, 
/*38070*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38073*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VADDHNv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 20:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VADDHNv4i16:v4i16 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->38110
/*38086*/       OPC_CheckChild1Type, MVT::v2i64,
/*38088*/       OPC_RecordChild2, // #1 = $Vm
/*38089*/       OPC_CheckChild2Type, MVT::v2i64,
/*38091*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*38093*/       OPC_EmitInteger, MVT::i32, 14, 
/*38096*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38099*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VADDHNv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 20:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                // Dst: (VADDHNv2i32:v2i32 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
              0, // EndSwitchType
/*38111*/   /*Scope*/ 84, /*->38196*/
/*38112*/     OPC_CheckInteger, 83, 
/*38114*/     OPC_MoveParent,
/*38115*/     OPC_RecordChild1, // #0 = $Vn
/*38116*/     OPC_SwitchType /*3 cases */, 24,  MVT::v8i8,// ->38143
/*38119*/       OPC_CheckChild1Type, MVT::v8i16,
/*38121*/       OPC_RecordChild2, // #1 = $Vm
/*38122*/       OPC_CheckChild2Type, MVT::v8i16,
/*38124*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*38126*/       OPC_EmitInteger, MVT::i32, 14, 
/*38129*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38132*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRADDHNv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 83:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VRADDHNv8i8:v8i8 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i16,// ->38169
/*38145*/       OPC_CheckChild1Type, MVT::v4i32,
/*38147*/       OPC_RecordChild2, // #1 = $Vm
/*38148*/       OPC_CheckChild2Type, MVT::v4i32,
/*38150*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*38152*/       OPC_EmitInteger, MVT::i32, 14, 
/*38155*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38158*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRADDHNv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 83:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VRADDHNv4i16:v4i16 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->38195
/*38171*/       OPC_CheckChild1Type, MVT::v2i64,
/*38173*/       OPC_RecordChild2, // #1 = $Vm
/*38174*/       OPC_CheckChild2Type, MVT::v2i64,
/*38176*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*38178*/       OPC_EmitInteger, MVT::i32, 14, 
/*38181*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38184*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRADDHNv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 83:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                // Dst: (VRADDHNv2i32:v2i32 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
              0, // EndSwitchType
/*38196*/   /*Scope*/ 58, /*->38255*/
/*38197*/     OPC_CheckInteger, 48, 
/*38199*/     OPC_MoveParent,
/*38200*/     OPC_RecordChild1, // #0 = $Vn
/*38201*/     OPC_SwitchType /*2 cases */, 24,  MVT::v8i8,// ->38228
/*38204*/       OPC_CheckChild1Type, MVT::v8i8,
/*38206*/       OPC_RecordChild2, // #1 = $Vm
/*38207*/       OPC_CheckChild2Type, MVT::v8i8,
/*38209*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*38211*/       OPC_EmitInteger, MVT::i32, 14, 
/*38214*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38217*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULpd), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 48:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VMULpd:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->38254
/*38230*/       OPC_CheckChild1Type, MVT::v16i8,
/*38232*/       OPC_RecordChild2, // #1 = $Vm
/*38233*/       OPC_CheckChild2Type, MVT::v16i8,
/*38235*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*38237*/       OPC_EmitInteger, MVT::i32, 14, 
/*38240*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38243*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULpq), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 48:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VMULpq:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              0, // EndSwitchType
/*38255*/   /*Scope*/ 30, /*->38286*/
/*38256*/     OPC_CheckInteger, 45, 
/*38258*/     OPC_MoveParent,
/*38259*/     OPC_RecordChild1, // #0 = $Vn
/*38260*/     OPC_CheckChild1Type, MVT::v8i8,
/*38262*/     OPC_RecordChild2, // #1 = $Vm
/*38263*/     OPC_CheckChild2Type, MVT::v8i8,
/*38265*/     OPC_CheckType, MVT::v8i16,
/*38267*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*38269*/     OPC_EmitInteger, MVT::i32, 14, 
/*38272*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38275*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLp), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (intrinsic_wo_chain:v8i16 45:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
              // Dst: (VMULLp:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*38286*/   /*Scope*/ 34|128,1/*162*/, /*->38450*/
/*38288*/     OPC_CheckInteger, 32, 
/*38290*/     OPC_MoveParent,
/*38291*/     OPC_RecordChild1, // #0 = $Vn
/*38292*/     OPC_SwitchType /*6 cases */, 24,  MVT::v4i16,// ->38319
/*38295*/       OPC_CheckChild1Type, MVT::v4i16,
/*38297*/       OPC_RecordChild2, // #1 = $Vm
/*38298*/       OPC_CheckChild2Type, MVT::v4i16,
/*38300*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*38302*/       OPC_EmitInteger, MVT::i32, 14, 
/*38305*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38308*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 32:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VHSUBsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->38345
/*38321*/       OPC_CheckChild1Type, MVT::v2i32,
/*38323*/       OPC_RecordChild2, // #1 = $Vm
/*38324*/       OPC_CheckChild2Type, MVT::v2i32,
/*38326*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*38328*/       OPC_EmitInteger, MVT::i32, 14, 
/*38331*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38334*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 32:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VHSUBsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->38371
/*38347*/       OPC_CheckChild1Type, MVT::v8i16,
/*38349*/       OPC_RecordChild2, // #1 = $Vm
/*38350*/       OPC_CheckChild2Type, MVT::v8i16,
/*38352*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*38354*/       OPC_EmitInteger, MVT::i32, 14, 
/*38357*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38360*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 32:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VHSUBsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->38397
/*38373*/       OPC_CheckChild1Type, MVT::v4i32,
/*38375*/       OPC_RecordChild2, // #1 = $Vm
/*38376*/       OPC_CheckChild2Type, MVT::v4i32,
/*38378*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*38380*/       OPC_EmitInteger, MVT::i32, 14, 
/*38383*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38386*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 32:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VHSUBsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->38423
/*38399*/       OPC_CheckChild1Type, MVT::v8i8,
/*38401*/       OPC_RecordChild2, // #1 = $Vm
/*38402*/       OPC_CheckChild2Type, MVT::v8i8,
/*38404*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*38406*/       OPC_EmitInteger, MVT::i32, 14, 
/*38409*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38412*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 32:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VHSUBsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->38449
/*38425*/       OPC_CheckChild1Type, MVT::v16i8,
/*38427*/       OPC_RecordChild2, // #1 = $Vm
/*38428*/       OPC_CheckChild2Type, MVT::v16i8,
/*38430*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*38432*/       OPC_EmitInteger, MVT::i32, 14, 
/*38435*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38438*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 32:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VHSUBsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              0, // EndSwitchType
/*38450*/   /*Scope*/ 34|128,1/*162*/, /*->38614*/
/*38452*/     OPC_CheckInteger, 33, 
/*38454*/     OPC_MoveParent,
/*38455*/     OPC_RecordChild1, // #0 = $Vn
/*38456*/     OPC_SwitchType /*6 cases */, 24,  MVT::v4i16,// ->38483
/*38459*/       OPC_CheckChild1Type, MVT::v4i16,
/*38461*/       OPC_RecordChild2, // #1 = $Vm
/*38462*/       OPC_CheckChild2Type, MVT::v4i16,
/*38464*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*38466*/       OPC_EmitInteger, MVT::i32, 14, 
/*38469*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38472*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 33:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VHSUBuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->38509
/*38485*/       OPC_CheckChild1Type, MVT::v2i32,
/*38487*/       OPC_RecordChild2, // #1 = $Vm
/*38488*/       OPC_CheckChild2Type, MVT::v2i32,
/*38490*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*38492*/       OPC_EmitInteger, MVT::i32, 14, 
/*38495*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38498*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 33:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VHSUBuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->38535
/*38511*/       OPC_CheckChild1Type, MVT::v8i16,
/*38513*/       OPC_RecordChild2, // #1 = $Vm
/*38514*/       OPC_CheckChild2Type, MVT::v8i16,
/*38516*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*38518*/       OPC_EmitInteger, MVT::i32, 14, 
/*38521*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38524*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 33:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VHSUBuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->38561
/*38537*/       OPC_CheckChild1Type, MVT::v4i32,
/*38539*/       OPC_RecordChild2, // #1 = $Vm
/*38540*/       OPC_CheckChild2Type, MVT::v4i32,
/*38542*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*38544*/       OPC_EmitInteger, MVT::i32, 14, 
/*38547*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38550*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 33:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VHSUBuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->38587
/*38563*/       OPC_CheckChild1Type, MVT::v8i8,
/*38565*/       OPC_RecordChild2, // #1 = $Vm
/*38566*/       OPC_CheckChild2Type, MVT::v8i8,
/*38568*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*38570*/       OPC_EmitInteger, MVT::i32, 14, 
/*38573*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38576*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 33:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VHSUBuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->38613
/*38589*/       OPC_CheckChild1Type, MVT::v16i8,
/*38591*/       OPC_RecordChild2, // #1 = $Vm
/*38592*/       OPC_CheckChild2Type, MVT::v16i8,
/*38594*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*38596*/       OPC_EmitInteger, MVT::i32, 14, 
/*38599*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38602*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 33:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VHSUBuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              0, // EndSwitchType
/*38614*/   /*Scope*/ 86|128,1/*214*/, /*->38830*/
/*38616*/     OPC_CheckInteger, 81, 
/*38618*/     OPC_MoveParent,
/*38619*/     OPC_RecordChild1, // #0 = $Vn
/*38620*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->38647
/*38623*/       OPC_CheckChild1Type, MVT::v4i16,
/*38625*/       OPC_RecordChild2, // #1 = $Vm
/*38626*/       OPC_CheckChild2Type, MVT::v4i16,
/*38628*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*38630*/       OPC_EmitInteger, MVT::i32, 14, 
/*38633*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38636*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 81:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VQSUBsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->38673
/*38649*/       OPC_CheckChild1Type, MVT::v2i32,
/*38651*/       OPC_RecordChild2, // #1 = $Vm
/*38652*/       OPC_CheckChild2Type, MVT::v2i32,
/*38654*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*38656*/       OPC_EmitInteger, MVT::i32, 14, 
/*38659*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38662*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 81:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VQSUBsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->38699
/*38675*/       OPC_CheckChild1Type, MVT::v8i16,
/*38677*/       OPC_RecordChild2, // #1 = $Vm
/*38678*/       OPC_CheckChild2Type, MVT::v8i16,
/*38680*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*38682*/       OPC_EmitInteger, MVT::i32, 14, 
/*38685*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38688*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 81:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VQSUBsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->38725
/*38701*/       OPC_CheckChild1Type, MVT::v4i32,
/*38703*/       OPC_RecordChild2, // #1 = $Vm
/*38704*/       OPC_CheckChild2Type, MVT::v4i32,
/*38706*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*38708*/       OPC_EmitInteger, MVT::i32, 14, 
/*38711*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38714*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 81:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VQSUBsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->38751
/*38727*/       OPC_CheckChild1Type, MVT::v8i8,
/*38729*/       OPC_RecordChild2, // #1 = $Vm
/*38730*/       OPC_CheckChild2Type, MVT::v8i8,
/*38732*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*38734*/       OPC_EmitInteger, MVT::i32, 14, 
/*38737*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38740*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 81:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VQSUBsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->38777
/*38753*/       OPC_CheckChild1Type, MVT::v16i8,
/*38755*/       OPC_RecordChild2, // #1 = $Vm
/*38756*/       OPC_CheckChild2Type, MVT::v16i8,
/*38758*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*38760*/       OPC_EmitInteger, MVT::i32, 14, 
/*38763*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38766*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 81:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VQSUBsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              /*SwitchType*/ 24,  MVT::v1i64,// ->38803
/*38779*/       OPC_CheckChild1Type, MVT::v1i64,
/*38781*/       OPC_RecordChild2, // #1 = $Vm
/*38782*/       OPC_CheckChild2Type, MVT::v1i64,
/*38784*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*38786*/       OPC_EmitInteger, MVT::i32, 14, 
/*38789*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38792*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBsv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 81:iPTR, DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 8
                // Dst: (VQSUBsv1i64:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
              /*SwitchType*/ 24,  MVT::v2i64,// ->38829
/*38805*/       OPC_CheckChild1Type, MVT::v2i64,
/*38807*/       OPC_RecordChild2, // #1 = $Vm
/*38808*/       OPC_CheckChild2Type, MVT::v2i64,
/*38810*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*38812*/       OPC_EmitInteger, MVT::i32, 14, 
/*38815*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38818*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBsv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 81:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                // Dst: (VQSUBsv2i64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
              0, // EndSwitchType
/*38830*/   /*Scope*/ 86|128,1/*214*/, /*->39046*/
/*38832*/     OPC_CheckInteger, 82, 
/*38834*/     OPC_MoveParent,
/*38835*/     OPC_RecordChild1, // #0 = $Vn
/*38836*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->38863
/*38839*/       OPC_CheckChild1Type, MVT::v4i16,
/*38841*/       OPC_RecordChild2, // #1 = $Vm
/*38842*/       OPC_CheckChild2Type, MVT::v4i16,
/*38844*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*38846*/       OPC_EmitInteger, MVT::i32, 14, 
/*38849*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38852*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 82:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VQSUBuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->38889
/*38865*/       OPC_CheckChild1Type, MVT::v2i32,
/*38867*/       OPC_RecordChild2, // #1 = $Vm
/*38868*/       OPC_CheckChild2Type, MVT::v2i32,
/*38870*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*38872*/       OPC_EmitInteger, MVT::i32, 14, 
/*38875*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38878*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 82:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VQSUBuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->38915
/*38891*/       OPC_CheckChild1Type, MVT::v8i16,
/*38893*/       OPC_RecordChild2, // #1 = $Vm
/*38894*/       OPC_CheckChild2Type, MVT::v8i16,
/*38896*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*38898*/       OPC_EmitInteger, MVT::i32, 14, 
/*38901*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38904*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 82:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VQSUBuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->38941
/*38917*/       OPC_CheckChild1Type, MVT::v4i32,
/*38919*/       OPC_RecordChild2, // #1 = $Vm
/*38920*/       OPC_CheckChild2Type, MVT::v4i32,
/*38922*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*38924*/       OPC_EmitInteger, MVT::i32, 14, 
/*38927*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38930*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 82:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VQSUBuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->38967
/*38943*/       OPC_CheckChild1Type, MVT::v8i8,
/*38945*/       OPC_RecordChild2, // #1 = $Vm
/*38946*/       OPC_CheckChild2Type, MVT::v8i8,
/*38948*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*38950*/       OPC_EmitInteger, MVT::i32, 14, 
/*38953*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38956*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 82:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VQSUBuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->38993
/*38969*/       OPC_CheckChild1Type, MVT::v16i8,
/*38971*/       OPC_RecordChild2, // #1 = $Vm
/*38972*/       OPC_CheckChild2Type, MVT::v16i8,
/*38974*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*38976*/       OPC_EmitInteger, MVT::i32, 14, 
/*38979*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38982*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 82:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VQSUBuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              /*SwitchType*/ 24,  MVT::v1i64,// ->39019
/*38995*/       OPC_CheckChild1Type, MVT::v1i64,
/*38997*/       OPC_RecordChild2, // #1 = $Vm
/*38998*/       OPC_CheckChild2Type, MVT::v1i64,
/*39000*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*39002*/       OPC_EmitInteger, MVT::i32, 14, 
/*39005*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39008*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBuv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 82:iPTR, DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 8
                // Dst: (VQSUBuv1i64:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
              /*SwitchType*/ 24,  MVT::v2i64,// ->39045
/*39021*/       OPC_CheckChild1Type, MVT::v2i64,
/*39023*/       OPC_RecordChild2, // #1 = $Vm
/*39024*/       OPC_CheckChild2Type, MVT::v2i64,
/*39026*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*39028*/       OPC_EmitInteger, MVT::i32, 14, 
/*39031*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39034*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 82:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                // Dst: (VQSUBuv2i64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
              0, // EndSwitchType
/*39046*/   /*Scope*/ 84, /*->39131*/
/*39047*/     OPC_CheckInteger, 107, 
/*39049*/     OPC_MoveParent,
/*39050*/     OPC_RecordChild1, // #0 = $Vn
/*39051*/     OPC_SwitchType /*3 cases */, 24,  MVT::v8i8,// ->39078
/*39054*/       OPC_CheckChild1Type, MVT::v8i16,
/*39056*/       OPC_RecordChild2, // #1 = $Vm
/*39057*/       OPC_CheckChild2Type, MVT::v8i16,
/*39059*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*39061*/       OPC_EmitInteger, MVT::i32, 14, 
/*39064*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39067*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBHNv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 107:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VSUBHNv8i8:v8i8 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i16,// ->39104
/*39080*/       OPC_CheckChild1Type, MVT::v4i32,
/*39082*/       OPC_RecordChild2, // #1 = $Vm
/*39083*/       OPC_CheckChild2Type, MVT::v4i32,
/*39085*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*39087*/       OPC_EmitInteger, MVT::i32, 14, 
/*39090*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39093*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBHNv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 107:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VSUBHNv4i16:v4i16 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->39130
/*39106*/       OPC_CheckChild1Type, MVT::v2i64,
/*39108*/       OPC_RecordChild2, // #1 = $Vm
/*39109*/       OPC_CheckChild2Type, MVT::v2i64,
/*39111*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*39113*/       OPC_EmitInteger, MVT::i32, 14, 
/*39116*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39119*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBHNv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 107:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                // Dst: (VSUBHNv2i32:v2i32 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
              0, // EndSwitchType
/*39131*/   /*Scope*/ 84, /*->39216*/
/*39132*/     OPC_CheckInteger, 93, 
/*39134*/     OPC_MoveParent,
/*39135*/     OPC_RecordChild1, // #0 = $Vn
/*39136*/     OPC_SwitchType /*3 cases */, 24,  MVT::v8i8,// ->39163
/*39139*/       OPC_CheckChild1Type, MVT::v8i16,
/*39141*/       OPC_RecordChild2, // #1 = $Vm
/*39142*/       OPC_CheckChild2Type, MVT::v8i16,
/*39144*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*39146*/       OPC_EmitInteger, MVT::i32, 14, 
/*39149*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39152*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSUBHNv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 93:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VRSUBHNv8i8:v8i8 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i16,// ->39189
/*39165*/       OPC_CheckChild1Type, MVT::v4i32,
/*39167*/       OPC_RecordChild2, // #1 = $Vm
/*39168*/       OPC_CheckChild2Type, MVT::v4i32,
/*39170*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*39172*/       OPC_EmitInteger, MVT::i32, 14, 
/*39175*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39178*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSUBHNv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 93:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VRSUBHNv4i16:v4i16 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->39215
/*39191*/       OPC_CheckChild1Type, MVT::v2i64,
/*39193*/       OPC_RecordChild2, // #1 = $Vm
/*39194*/       OPC_CheckChild2Type, MVT::v2i64,
/*39196*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*39198*/       OPC_EmitInteger, MVT::i32, 14, 
/*39201*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39204*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSUBHNv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 93:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                // Dst: (VRSUBHNv2i32:v2i32 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
              0, // EndSwitchType
/*39216*/   /*Scope*/ 24, /*->39241*/
/*39217*/     OPC_CheckInteger, 16, 
/*39219*/     OPC_MoveParent,
/*39220*/     OPC_RecordChild1, // #0 = $Vn
/*39221*/     OPC_RecordChild2, // #1 = $Vm
/*39222*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*39224*/     OPC_EmitInteger, MVT::i32, 14, 
/*39227*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39230*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VACGEd), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (intrinsic_wo_chain:v2i32 16:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
              // Dst: (VACGEd:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*39241*/   /*Scope*/ 24, /*->39266*/
/*39242*/     OPC_CheckInteger, 17, 
/*39244*/     OPC_MoveParent,
/*39245*/     OPC_RecordChild1, // #0 = $Vn
/*39246*/     OPC_RecordChild2, // #1 = $Vm
/*39247*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*39249*/     OPC_EmitInteger, MVT::i32, 14, 
/*39252*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39255*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VACGEq), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (intrinsic_wo_chain:v4i32 17:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
              // Dst: (VACGEq:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*39266*/   /*Scope*/ 24, /*->39291*/
/*39267*/     OPC_CheckInteger, 18, 
/*39269*/     OPC_MoveParent,
/*39270*/     OPC_RecordChild1, // #0 = $Vn
/*39271*/     OPC_RecordChild2, // #1 = $Vm
/*39272*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*39274*/     OPC_EmitInteger, MVT::i32, 14, 
/*39277*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39280*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VACGTd), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (intrinsic_wo_chain:v2i32 18:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
              // Dst: (VACGTd:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*39291*/   /*Scope*/ 24, /*->39316*/
/*39292*/     OPC_CheckInteger, 19, 
/*39294*/     OPC_MoveParent,
/*39295*/     OPC_RecordChild1, // #0 = $Vn
/*39296*/     OPC_RecordChild2, // #1 = $Vm
/*39297*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*39299*/     OPC_EmitInteger, MVT::i32, 14, 
/*39302*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39305*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VACGTq), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (intrinsic_wo_chain:v4i32 19:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
              // Dst: (VACGTq:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*39316*/   /*Scope*/ 86|128,1/*214*/, /*->39532*/
/*39318*/     OPC_CheckInteger, 13, 
/*39320*/     OPC_MoveParent,
/*39321*/     OPC_RecordChild1, // #0 = $Vn
/*39322*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->39349
/*39325*/       OPC_CheckChild1Type, MVT::v4i16,
/*39327*/       OPC_RecordChild2, // #1 = $Vm
/*39328*/       OPC_CheckChild2Type, MVT::v4i16,
/*39330*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*39332*/       OPC_EmitInteger, MVT::i32, 14, 
/*39335*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39338*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 13:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VABDsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->39375
/*39351*/       OPC_CheckChild1Type, MVT::v2i32,
/*39353*/       OPC_RecordChild2, // #1 = $Vm
/*39354*/       OPC_CheckChild2Type, MVT::v2i32,
/*39356*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*39358*/       OPC_EmitInteger, MVT::i32, 14, 
/*39361*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39364*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 13:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VABDsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->39401
/*39377*/       OPC_CheckChild1Type, MVT::v8i16,
/*39379*/       OPC_RecordChild2, // #1 = $Vm
/*39380*/       OPC_CheckChild2Type, MVT::v8i16,
/*39382*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*39384*/       OPC_EmitInteger, MVT::i32, 14, 
/*39387*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39390*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 13:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VABDsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->39427
/*39403*/       OPC_CheckChild1Type, MVT::v4i32,
/*39405*/       OPC_RecordChild2, // #1 = $Vm
/*39406*/       OPC_CheckChild2Type, MVT::v4i32,
/*39408*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*39410*/       OPC_EmitInteger, MVT::i32, 14, 
/*39413*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39416*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 13:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VABDsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->39453
/*39429*/       OPC_CheckChild1Type, MVT::v8i8,
/*39431*/       OPC_RecordChild2, // #1 = $Vm
/*39432*/       OPC_CheckChild2Type, MVT::v8i8,
/*39434*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*39436*/       OPC_EmitInteger, MVT::i32, 14, 
/*39439*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39442*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 13:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VABDsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->39479
/*39455*/       OPC_CheckChild1Type, MVT::v16i8,
/*39457*/       OPC_RecordChild2, // #1 = $Vm
/*39458*/       OPC_CheckChild2Type, MVT::v16i8,
/*39460*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*39462*/       OPC_EmitInteger, MVT::i32, 14, 
/*39465*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39468*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 13:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VABDsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              /*SwitchType*/ 24,  MVT::v2f32,// ->39505
/*39481*/       OPC_CheckChild1Type, MVT::v2f32,
/*39483*/       OPC_RecordChild2, // #1 = $Vm
/*39484*/       OPC_CheckChild2Type, MVT::v2f32,
/*39486*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*39488*/       OPC_EmitInteger, MVT::i32, 14, 
/*39491*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39494*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDfd), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2f32 13:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VABDfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
              /*SwitchType*/ 24,  MVT::v4f32,// ->39531
/*39507*/       OPC_CheckChild1Type, MVT::v4f32,
/*39509*/       OPC_RecordChild2, // #1 = $Vm
/*39510*/       OPC_CheckChild2Type, MVT::v4f32,
/*39512*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*39514*/       OPC_EmitInteger, MVT::i32, 14, 
/*39517*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39520*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDfq), 0,
                    1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4f32 13:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VABDfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
              0, // EndSwitchType
/*39532*/   /*Scope*/ 34|128,1/*162*/, /*->39696*/
/*39534*/     OPC_CheckInteger, 14, 
/*39536*/     OPC_MoveParent,
/*39537*/     OPC_RecordChild1, // #0 = $Vn
/*39538*/     OPC_SwitchType /*6 cases */, 24,  MVT::v4i16,// ->39565
/*39541*/       OPC_CheckChild1Type, MVT::v4i16,
/*39543*/       OPC_RecordChild2, // #1 = $Vm
/*39544*/       OPC_CheckChild2Type, MVT::v4i16,
/*39546*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*39548*/       OPC_EmitInteger, MVT::i32, 14, 
/*39551*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39554*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 14:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VABDuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->39591
/*39567*/       OPC_CheckChild1Type, MVT::v2i32,
/*39569*/       OPC_RecordChild2, // #1 = $Vm
/*39570*/       OPC_CheckChild2Type, MVT::v2i32,
/*39572*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*39574*/       OPC_EmitInteger, MVT::i32, 14, 
/*39577*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39580*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 14:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VABDuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->39617
/*39593*/       OPC_CheckChild1Type, MVT::v8i16,
/*39595*/       OPC_RecordChild2, // #1 = $Vm
/*39596*/       OPC_CheckChild2Type, MVT::v8i16,
/*39598*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*39600*/       OPC_EmitInteger, MVT::i32, 14, 
/*39603*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39606*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 14:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VABDuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->39643
/*39619*/       OPC_CheckChild1Type, MVT::v4i32,
/*39621*/       OPC_RecordChild2, // #1 = $Vm
/*39622*/       OPC_CheckChild2Type, MVT::v4i32,
/*39624*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*39626*/       OPC_EmitInteger, MVT::i32, 14, 
/*39629*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39632*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 14:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VABDuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->39669
/*39645*/       OPC_CheckChild1Type, MVT::v8i8,
/*39647*/       OPC_RecordChild2, // #1 = $Vm
/*39648*/       OPC_CheckChild2Type, MVT::v8i8,
/*39650*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*39652*/       OPC_EmitInteger, MVT::i32, 14, 
/*39655*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39658*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 14:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VABDuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->39695
/*39671*/       OPC_CheckChild1Type, MVT::v16i8,
/*39673*/       OPC_RecordChild2, // #1 = $Vm
/*39674*/       OPC_CheckChild2Type, MVT::v16i8,
/*39676*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*39678*/       OPC_EmitInteger, MVT::i32, 14, 
/*39681*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39684*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 14:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VABDuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              0, // EndSwitchType
/*39696*/   /*Scope*/ 86|128,1/*214*/, /*->39912*/
/*39698*/     OPC_CheckInteger, 41, 
/*39700*/     OPC_MoveParent,
/*39701*/     OPC_RecordChild1, // #0 = $Vn
/*39702*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->39729
/*39705*/       OPC_CheckChild1Type, MVT::v4i16,
/*39707*/       OPC_RecordChild2, // #1 = $Vm
/*39708*/       OPC_CheckChild2Type, MVT::v4i16,
/*39710*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*39712*/       OPC_EmitInteger, MVT::i32, 14, 
/*39715*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39718*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 41:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VMAXsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->39755
/*39731*/       OPC_CheckChild1Type, MVT::v2i32,
/*39733*/       OPC_RecordChild2, // #1 = $Vm
/*39734*/       OPC_CheckChild2Type, MVT::v2i32,
/*39736*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*39738*/       OPC_EmitInteger, MVT::i32, 14, 
/*39741*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39744*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 41:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VMAXsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->39781
/*39757*/       OPC_CheckChild1Type, MVT::v8i16,
/*39759*/       OPC_RecordChild2, // #1 = $Vm
/*39760*/       OPC_CheckChild2Type, MVT::v8i16,
/*39762*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*39764*/       OPC_EmitInteger, MVT::i32, 14, 
/*39767*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39770*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 41:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VMAXsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->39807
/*39783*/       OPC_CheckChild1Type, MVT::v4i32,
/*39785*/       OPC_RecordChild2, // #1 = $Vm
/*39786*/       OPC_CheckChild2Type, MVT::v4i32,
/*39788*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*39790*/       OPC_EmitInteger, MVT::i32, 14, 
/*39793*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39796*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 41:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VMAXsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->39833
/*39809*/       OPC_CheckChild1Type, MVT::v8i8,
/*39811*/       OPC_RecordChild2, // #1 = $Vm
/*39812*/       OPC_CheckChild2Type, MVT::v8i8,
/*39814*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*39816*/       OPC_EmitInteger, MVT::i32, 14, 
/*39819*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39822*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 41:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VMAXsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->39859
/*39835*/       OPC_CheckChild1Type, MVT::v16i8,
/*39837*/       OPC_RecordChild2, // #1 = $Vm
/*39838*/       OPC_CheckChild2Type, MVT::v16i8,
/*39840*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*39842*/       OPC_EmitInteger, MVT::i32, 14, 
/*39845*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39848*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 41:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VMAXsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              /*SwitchType*/ 24,  MVT::v2f32,// ->39885
/*39861*/       OPC_CheckChild1Type, MVT::v2f32,
/*39863*/       OPC_RecordChild2, // #1 = $Vm
/*39864*/       OPC_CheckChild2Type, MVT::v2f32,
/*39866*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*39868*/       OPC_EmitInteger, MVT::i32, 14, 
/*39871*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39874*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXfd), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2f32 41:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VMAXfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
              /*SwitchType*/ 24,  MVT::v4f32,// ->39911
/*39887*/       OPC_CheckChild1Type, MVT::v4f32,
/*39889*/       OPC_RecordChild2, // #1 = $Vm
/*39890*/       OPC_CheckChild2Type, MVT::v4f32,
/*39892*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*39894*/       OPC_EmitInteger, MVT::i32, 14, 
/*39897*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39900*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXfq), 0,
                    1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4f32 41:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VMAXfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
              0, // EndSwitchType
/*39912*/   /*Scope*/ 34|128,1/*162*/, /*->40076*/
/*39914*/     OPC_CheckInteger, 42, 
/*39916*/     OPC_MoveParent,
/*39917*/     OPC_RecordChild1, // #0 = $Vn
/*39918*/     OPC_SwitchType /*6 cases */, 24,  MVT::v4i16,// ->39945
/*39921*/       OPC_CheckChild1Type, MVT::v4i16,
/*39923*/       OPC_RecordChild2, // #1 = $Vm
/*39924*/       OPC_CheckChild2Type, MVT::v4i16,
/*39926*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*39928*/       OPC_EmitInteger, MVT::i32, 14, 
/*39931*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39934*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 42:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VMAXuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->39971
/*39947*/       OPC_CheckChild1Type, MVT::v2i32,
/*39949*/       OPC_RecordChild2, // #1 = $Vm
/*39950*/       OPC_CheckChild2Type, MVT::v2i32,
/*39952*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*39954*/       OPC_EmitInteger, MVT::i32, 14, 
/*39957*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39960*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 42:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VMAXuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->39997
/*39973*/       OPC_CheckChild1Type, MVT::v8i16,
/*39975*/       OPC_RecordChild2, // #1 = $Vm
/*39976*/       OPC_CheckChild2Type, MVT::v8i16,
/*39978*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*39980*/       OPC_EmitInteger, MVT::i32, 14, 
/*39983*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39986*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 42:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VMAXuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->40023
/*39999*/       OPC_CheckChild1Type, MVT::v4i32,
/*40001*/       OPC_RecordChild2, // #1 = $Vm
/*40002*/       OPC_CheckChild2Type, MVT::v4i32,
/*40004*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*40006*/       OPC_EmitInteger, MVT::i32, 14, 
/*40009*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40012*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 42:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VMAXuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->40049
/*40025*/       OPC_CheckChild1Type, MVT::v8i8,
/*40027*/       OPC_RecordChild2, // #1 = $Vm
/*40028*/       OPC_CheckChild2Type, MVT::v8i8,
/*40030*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*40032*/       OPC_EmitInteger, MVT::i32, 14, 
/*40035*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40038*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 42:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VMAXuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->40075
/*40051*/       OPC_CheckChild1Type, MVT::v16i8,
/*40053*/       OPC_RecordChild2, // #1 = $Vm
/*40054*/       OPC_CheckChild2Type, MVT::v16i8,
/*40056*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*40058*/       OPC_EmitInteger, MVT::i32, 14, 
/*40061*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40064*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 42:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VMAXuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              0, // EndSwitchType
/*40076*/   /*Scope*/ 86|128,1/*214*/, /*->40292*/
/*40078*/     OPC_CheckInteger, 43, 
/*40080*/     OPC_MoveParent,
/*40081*/     OPC_RecordChild1, // #0 = $Vn
/*40082*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->40109
/*40085*/       OPC_CheckChild1Type, MVT::v4i16,
/*40087*/       OPC_RecordChild2, // #1 = $Vm
/*40088*/       OPC_CheckChild2Type, MVT::v4i16,
/*40090*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*40092*/       OPC_EmitInteger, MVT::i32, 14, 
/*40095*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40098*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 43:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VMINsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->40135
/*40111*/       OPC_CheckChild1Type, MVT::v2i32,
/*40113*/       OPC_RecordChild2, // #1 = $Vm
/*40114*/       OPC_CheckChild2Type, MVT::v2i32,
/*40116*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*40118*/       OPC_EmitInteger, MVT::i32, 14, 
/*40121*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40124*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 43:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VMINsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->40161
/*40137*/       OPC_CheckChild1Type, MVT::v8i16,
/*40139*/       OPC_RecordChild2, // #1 = $Vm
/*40140*/       OPC_CheckChild2Type, MVT::v8i16,
/*40142*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*40144*/       OPC_EmitInteger, MVT::i32, 14, 
/*40147*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40150*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 43:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VMINsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->40187
/*40163*/       OPC_CheckChild1Type, MVT::v4i32,
/*40165*/       OPC_RecordChild2, // #1 = $Vm
/*40166*/       OPC_CheckChild2Type, MVT::v4i32,
/*40168*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*40170*/       OPC_EmitInteger, MVT::i32, 14, 
/*40173*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40176*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 43:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VMINsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->40213
/*40189*/       OPC_CheckChild1Type, MVT::v8i8,
/*40191*/       OPC_RecordChild2, // #1 = $Vm
/*40192*/       OPC_CheckChild2Type, MVT::v8i8,
/*40194*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*40196*/       OPC_EmitInteger, MVT::i32, 14, 
/*40199*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40202*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 43:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VMINsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->40239
/*40215*/       OPC_CheckChild1Type, MVT::v16i8,
/*40217*/       OPC_RecordChild2, // #1 = $Vm
/*40218*/       OPC_CheckChild2Type, MVT::v16i8,
/*40220*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*40222*/       OPC_EmitInteger, MVT::i32, 14, 
/*40225*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40228*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 43:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VMINsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              /*SwitchType*/ 24,  MVT::v2f32,// ->40265
/*40241*/       OPC_CheckChild1Type, MVT::v2f32,
/*40243*/       OPC_RecordChild2, // #1 = $Vm
/*40244*/       OPC_CheckChild2Type, MVT::v2f32,
/*40246*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*40248*/       OPC_EmitInteger, MVT::i32, 14, 
/*40251*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40254*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINfd), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2f32 43:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VMINfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
              /*SwitchType*/ 24,  MVT::v4f32,// ->40291
/*40267*/       OPC_CheckChild1Type, MVT::v4f32,
/*40269*/       OPC_RecordChild2, // #1 = $Vm
/*40270*/       OPC_CheckChild2Type, MVT::v4f32,
/*40272*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*40274*/       OPC_EmitInteger, MVT::i32, 14, 
/*40277*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40280*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINfq), 0,
                    1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4f32 43:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VMINfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
              0, // EndSwitchType
/*40292*/   /*Scope*/ 34|128,1/*162*/, /*->40456*/
/*40294*/     OPC_CheckInteger, 44, 
/*40296*/     OPC_MoveParent,
/*40297*/     OPC_RecordChild1, // #0 = $Vn
/*40298*/     OPC_SwitchType /*6 cases */, 24,  MVT::v4i16,// ->40325
/*40301*/       OPC_CheckChild1Type, MVT::v4i16,
/*40303*/       OPC_RecordChild2, // #1 = $Vm
/*40304*/       OPC_CheckChild2Type, MVT::v4i16,
/*40306*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*40308*/       OPC_EmitInteger, MVT::i32, 14, 
/*40311*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40314*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 44:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VMINuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->40351
/*40327*/       OPC_CheckChild1Type, MVT::v2i32,
/*40329*/       OPC_RecordChild2, // #1 = $Vm
/*40330*/       OPC_CheckChild2Type, MVT::v2i32,
/*40332*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*40334*/       OPC_EmitInteger, MVT::i32, 14, 
/*40337*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40340*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 44:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VMINuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->40377
/*40353*/       OPC_CheckChild1Type, MVT::v8i16,
/*40355*/       OPC_RecordChild2, // #1 = $Vm
/*40356*/       OPC_CheckChild2Type, MVT::v8i16,
/*40358*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*40360*/       OPC_EmitInteger, MVT::i32, 14, 
/*40363*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40366*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 44:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VMINuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->40403
/*40379*/       OPC_CheckChild1Type, MVT::v4i32,
/*40381*/       OPC_RecordChild2, // #1 = $Vm
/*40382*/       OPC_CheckChild2Type, MVT::v4i32,
/*40384*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*40386*/       OPC_EmitInteger, MVT::i32, 14, 
/*40389*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40392*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 44:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VMINuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->40429
/*40405*/       OPC_CheckChild1Type, MVT::v8i8,
/*40407*/       OPC_RecordChild2, // #1 = $Vm
/*40408*/       OPC_CheckChild2Type, MVT::v8i8,
/*40410*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*40412*/       OPC_EmitInteger, MVT::i32, 14, 
/*40415*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40418*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 44:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VMINuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->40455
/*40431*/       OPC_CheckChild1Type, MVT::v16i8,
/*40433*/       OPC_RecordChild2, // #1 = $Vm
/*40434*/       OPC_CheckChild2Type, MVT::v16i8,
/*40436*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*40438*/       OPC_EmitInteger, MVT::i32, 14, 
/*40441*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40444*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 44:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VMINuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              0, // EndSwitchType
/*40456*/   /*Scope*/ 110, /*->40567*/
/*40457*/     OPC_CheckInteger, 51, 
/*40459*/     OPC_MoveParent,
/*40460*/     OPC_RecordChild1, // #0 = $Vn
/*40461*/     OPC_SwitchType /*4 cases */, 24,  MVT::v8i8,// ->40488
/*40464*/       OPC_CheckChild1Type, MVT::v8i8,
/*40466*/       OPC_RecordChild2, // #1 = $Vm
/*40467*/       OPC_CheckChild2Type, MVT::v8i8,
/*40469*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*40471*/       OPC_EmitInteger, MVT::i32, 14, 
/*40474*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40477*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDi8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 51:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VPADDi8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v4i16,// ->40514
/*40490*/       OPC_CheckChild1Type, MVT::v4i16,
/*40492*/       OPC_RecordChild2, // #1 = $Vm
/*40493*/       OPC_CheckChild2Type, MVT::v4i16,
/*40495*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*40497*/       OPC_EmitInteger, MVT::i32, 14, 
/*40500*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40503*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDi16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 51:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VPADDi16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->40540
/*40516*/       OPC_CheckChild1Type, MVT::v2i32,
/*40518*/       OPC_RecordChild2, // #1 = $Vm
/*40519*/       OPC_CheckChild2Type, MVT::v2i32,
/*40521*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*40523*/       OPC_EmitInteger, MVT::i32, 14, 
/*40526*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40529*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDi32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 51:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VPADDi32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v2f32,// ->40566
/*40542*/       OPC_CheckChild1Type, MVT::v2f32,
/*40544*/       OPC_RecordChild2, // #1 = $Vm
/*40545*/       OPC_CheckChild2Type, MVT::v2f32,
/*40547*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*40549*/       OPC_EmitInteger, MVT::i32, 14, 
/*40552*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40555*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDf), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2f32 51:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VPADDf:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
              0, // EndSwitchType
/*40567*/   /*Scope*/ 10|128,1/*138*/, /*->40707*/
/*40569*/     OPC_CheckInteger, 52, 
/*40571*/     OPC_MoveParent,
/*40572*/     OPC_RecordChild1, // #0 = $Vm
/*40573*/     OPC_SwitchType /*6 cases */, 20,  MVT::v4i16,// ->40596
/*40576*/       OPC_CheckChild1Type, MVT::v8i8,
/*40578*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*40580*/       OPC_EmitInteger, MVT::i32, 14, 
/*40583*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40586*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLsv8i8), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i16 52:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VPADDLsv8i8:v4i16 DPR:v8i8:$Vm)
              /*SwitchType*/ 20,  MVT::v2i32,// ->40618
/*40598*/       OPC_CheckChild1Type, MVT::v4i16,
/*40600*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*40602*/       OPC_EmitInteger, MVT::i32, 14, 
/*40605*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40608*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLsv4i16), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i32 52:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VPADDLsv4i16:v2i32 DPR:v4i16:$Vm)
              /*SwitchType*/ 20,  MVT::v1i64,// ->40640
/*40620*/       OPC_CheckChild1Type, MVT::v2i32,
/*40622*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*40624*/       OPC_EmitInteger, MVT::i32, 14, 
/*40627*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40630*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLsv2i32), 0,
                    1/*#VTs*/, MVT::v1i64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v1i64 52:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VPADDLsv2i32:v1i64 DPR:v2i32:$Vm)
              /*SwitchType*/ 20,  MVT::v8i16,// ->40662
/*40642*/       OPC_CheckChild1Type, MVT::v16i8,
/*40644*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*40646*/       OPC_EmitInteger, MVT::i32, 14, 
/*40649*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40652*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLsv16i8), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i16 52:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VPADDLsv16i8:v8i16 QPR:v16i8:$Vm)
              /*SwitchType*/ 20,  MVT::v4i32,// ->40684
/*40664*/       OPC_CheckChild1Type, MVT::v8i16,
/*40666*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*40668*/       OPC_EmitInteger, MVT::i32, 14, 
/*40671*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40674*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLsv8i16), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 52:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VPADDLsv8i16:v4i32 QPR:v8i16:$Vm)
              /*SwitchType*/ 20,  MVT::v2i64,// ->40706
/*40686*/       OPC_CheckChild1Type, MVT::v4i32,
/*40688*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*40690*/       OPC_EmitInteger, MVT::i32, 14, 
/*40693*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40696*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLsv4i32), 0,
                    1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i64 52:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VPADDLsv4i32:v2i64 QPR:v4i32:$Vm)
              0, // EndSwitchType
/*40707*/   /*Scope*/ 10|128,1/*138*/, /*->40847*/
/*40709*/     OPC_CheckInteger, 53, 
/*40711*/     OPC_MoveParent,
/*40712*/     OPC_RecordChild1, // #0 = $Vm
/*40713*/     OPC_SwitchType /*6 cases */, 20,  MVT::v4i16,// ->40736
/*40716*/       OPC_CheckChild1Type, MVT::v8i8,
/*40718*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*40720*/       OPC_EmitInteger, MVT::i32, 14, 
/*40723*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40726*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLuv8i8), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i16 53:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VPADDLuv8i8:v4i16 DPR:v8i8:$Vm)
              /*SwitchType*/ 20,  MVT::v2i32,// ->40758
/*40738*/       OPC_CheckChild1Type, MVT::v4i16,
/*40740*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*40742*/       OPC_EmitInteger, MVT::i32, 14, 
/*40745*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40748*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLuv4i16), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i32 53:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VPADDLuv4i16:v2i32 DPR:v4i16:$Vm)
              /*SwitchType*/ 20,  MVT::v1i64,// ->40780
/*40760*/       OPC_CheckChild1Type, MVT::v2i32,
/*40762*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*40764*/       OPC_EmitInteger, MVT::i32, 14, 
/*40767*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40770*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLuv2i32), 0,
                    1/*#VTs*/, MVT::v1i64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v1i64 53:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VPADDLuv2i32:v1i64 DPR:v2i32:$Vm)
              /*SwitchType*/ 20,  MVT::v8i16,// ->40802
/*40782*/       OPC_CheckChild1Type, MVT::v16i8,
/*40784*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*40786*/       OPC_EmitInteger, MVT::i32, 14, 
/*40789*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40792*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLuv16i8), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i16 53:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VPADDLuv16i8:v8i16 QPR:v16i8:$Vm)
              /*SwitchType*/ 20,  MVT::v4i32,// ->40824
/*40804*/       OPC_CheckChild1Type, MVT::v8i16,
/*40806*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*40808*/       OPC_EmitInteger, MVT::i32, 14, 
/*40811*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40814*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLuv8i16), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 53:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VPADDLuv8i16:v4i32 QPR:v8i16:$Vm)
              /*SwitchType*/ 20,  MVT::v2i64,// ->40846
/*40826*/       OPC_CheckChild1Type, MVT::v4i32,
/*40828*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*40830*/       OPC_EmitInteger, MVT::i32, 14, 
/*40833*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40836*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLuv4i32), 0,
                    1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i64 53:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VPADDLuv4i32:v2i64 QPR:v4i32:$Vm)
              0, // EndSwitchType
/*40847*/   /*Scope*/ 34|128,1/*162*/, /*->41011*/
/*40849*/     OPC_CheckInteger, 49, 
/*40851*/     OPC_MoveParent,
/*40852*/     OPC_RecordChild1, // #0 = $src1
/*40853*/     OPC_SwitchType /*6 cases */, 24,  MVT::v4i16,// ->40880
/*40856*/       OPC_CheckChild1Type, MVT::v4i16,
/*40858*/       OPC_RecordChild2, // #1 = $Vm
/*40859*/       OPC_CheckChild2Type, MVT::v8i8,
/*40861*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*40863*/       OPC_EmitInteger, MVT::i32, 14, 
/*40866*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40869*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALsv8i8), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 49:iPTR, DPR:v4i16:$src1, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VPADALsv8i8:v4i16 DPR:v4i16:$src1, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->40906
/*40882*/       OPC_CheckChild1Type, MVT::v2i32,
/*40884*/       OPC_RecordChild2, // #1 = $Vm
/*40885*/       OPC_CheckChild2Type, MVT::v4i16,
/*40887*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*40889*/       OPC_EmitInteger, MVT::i32, 14, 
/*40892*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40895*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALsv4i16), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 49:iPTR, DPR:v2i32:$src1, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VPADALsv4i16:v2i32 DPR:v2i32:$src1, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v1i64,// ->40932
/*40908*/       OPC_CheckChild1Type, MVT::v1i64,
/*40910*/       OPC_RecordChild2, // #1 = $Vm
/*40911*/       OPC_CheckChild2Type, MVT::v2i32,
/*40913*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*40915*/       OPC_EmitInteger, MVT::i32, 14, 
/*40918*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40921*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALsv2i32), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 49:iPTR, DPR:v1i64:$src1, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VPADALsv2i32:v1i64 DPR:v1i64:$src1, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->40958
/*40934*/       OPC_CheckChild1Type, MVT::v8i16,
/*40936*/       OPC_RecordChild2, // #1 = $Vm
/*40937*/       OPC_CheckChild2Type, MVT::v16i8,
/*40939*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*40941*/       OPC_EmitInteger, MVT::i32, 14, 
/*40944*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40947*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALsv16i8), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 49:iPTR, QPR:v8i16:$src1, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VPADALsv16i8:v8i16 QPR:v8i16:$src1, QPR:v16i8:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->40984
/*40960*/       OPC_CheckChild1Type, MVT::v4i32,
/*40962*/       OPC_RecordChild2, // #1 = $Vm
/*40963*/       OPC_CheckChild2Type, MVT::v8i16,
/*40965*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*40967*/       OPC_EmitInteger, MVT::i32, 14, 
/*40970*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40973*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALsv8i16), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 49:iPTR, QPR:v4i32:$src1, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VPADALsv8i16:v4i32 QPR:v4i32:$src1, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i64,// ->41010
/*40986*/       OPC_CheckChild1Type, MVT::v2i64,
/*40988*/       OPC_RecordChild2, // #1 = $Vm
/*40989*/       OPC_CheckChild2Type, MVT::v4i32,
/*40991*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*40993*/       OPC_EmitInteger, MVT::i32, 14, 
/*40996*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40999*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALsv4i32), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 49:iPTR, QPR:v2i64:$src1, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VPADALsv4i32:v2i64 QPR:v2i64:$src1, QPR:v4i32:$Vm)
              0, // EndSwitchType
/*41011*/   /*Scope*/ 34|128,1/*162*/, /*->41175*/
/*41013*/     OPC_CheckInteger, 50, 
/*41015*/     OPC_MoveParent,
/*41016*/     OPC_RecordChild1, // #0 = $src1
/*41017*/     OPC_SwitchType /*6 cases */, 24,  MVT::v4i16,// ->41044
/*41020*/       OPC_CheckChild1Type, MVT::v4i16,
/*41022*/       OPC_RecordChild2, // #1 = $Vm
/*41023*/       OPC_CheckChild2Type, MVT::v8i8,
/*41025*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*41027*/       OPC_EmitInteger, MVT::i32, 14, 
/*41030*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41033*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALuv8i8), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 50:iPTR, DPR:v4i16:$src1, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VPADALuv8i8:v4i16 DPR:v4i16:$src1, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->41070
/*41046*/       OPC_CheckChild1Type, MVT::v2i32,
/*41048*/       OPC_RecordChild2, // #1 = $Vm
/*41049*/       OPC_CheckChild2Type, MVT::v4i16,
/*41051*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*41053*/       OPC_EmitInteger, MVT::i32, 14, 
/*41056*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41059*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALuv4i16), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 50:iPTR, DPR:v2i32:$src1, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VPADALuv4i16:v2i32 DPR:v2i32:$src1, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v1i64,// ->41096
/*41072*/       OPC_CheckChild1Type, MVT::v1i64,
/*41074*/       OPC_RecordChild2, // #1 = $Vm
/*41075*/       OPC_CheckChild2Type, MVT::v2i32,
/*41077*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*41079*/       OPC_EmitInteger, MVT::i32, 14, 
/*41082*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41085*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALuv2i32), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 50:iPTR, DPR:v1i64:$src1, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VPADALuv2i32:v1i64 DPR:v1i64:$src1, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->41122
/*41098*/       OPC_CheckChild1Type, MVT::v8i16,
/*41100*/       OPC_RecordChild2, // #1 = $Vm
/*41101*/       OPC_CheckChild2Type, MVT::v16i8,
/*41103*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*41105*/       OPC_EmitInteger, MVT::i32, 14, 
/*41108*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41111*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALuv16i8), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 50:iPTR, QPR:v8i16:$src1, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VPADALuv16i8:v8i16 QPR:v8i16:$src1, QPR:v16i8:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->41148
/*41124*/       OPC_CheckChild1Type, MVT::v4i32,
/*41126*/       OPC_RecordChild2, // #1 = $Vm
/*41127*/       OPC_CheckChild2Type, MVT::v8i16,
/*41129*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*41131*/       OPC_EmitInteger, MVT::i32, 14, 
/*41134*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41137*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALuv8i16), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 50:iPTR, QPR:v4i32:$src1, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VPADALuv8i16:v4i32 QPR:v4i32:$src1, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i64,// ->41174
/*41150*/       OPC_CheckChild1Type, MVT::v2i64,
/*41152*/       OPC_RecordChild2, // #1 = $Vm
/*41153*/       OPC_CheckChild2Type, MVT::v4i32,
/*41155*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*41157*/       OPC_EmitInteger, MVT::i32, 14, 
/*41160*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41163*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALuv4i32), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 50:iPTR, QPR:v2i64:$src1, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VPADALuv4i32:v2i64 QPR:v2i64:$src1, QPR:v4i32:$Vm)
              0, // EndSwitchType
/*41175*/   /*Scope*/ 110, /*->41286*/
/*41176*/     OPC_CheckInteger, 54, 
/*41178*/     OPC_MoveParent,
/*41179*/     OPC_RecordChild1, // #0 = $Vn
/*41180*/     OPC_SwitchType /*4 cases */, 24,  MVT::v8i8,// ->41207
/*41183*/       OPC_CheckChild1Type, MVT::v8i8,
/*41185*/       OPC_RecordChild2, // #1 = $Vm
/*41186*/       OPC_CheckChild2Type, MVT::v8i8,
/*41188*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*41190*/       OPC_EmitInteger, MVT::i32, 14, 
/*41193*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41196*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMAXs8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 54:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VPMAXs8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v4i16,// ->41233
/*41209*/       OPC_CheckChild1Type, MVT::v4i16,
/*41211*/       OPC_RecordChild2, // #1 = $Vm
/*41212*/       OPC_CheckChild2Type, MVT::v4i16,
/*41214*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*41216*/       OPC_EmitInteger, MVT::i32, 14, 
/*41219*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41222*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMAXs16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 54:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VPMAXs16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->41259
/*41235*/       OPC_CheckChild1Type, MVT::v2i32,
/*41237*/       OPC_RecordChild2, // #1 = $Vm
/*41238*/       OPC_CheckChild2Type, MVT::v2i32,
/*41240*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*41242*/       OPC_EmitInteger, MVT::i32, 14, 
/*41245*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41248*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMAXs32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 54:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VPMAXs32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v2f32,// ->41285
/*41261*/       OPC_CheckChild1Type, MVT::v2f32,
/*41263*/       OPC_RecordChild2, // #1 = $Vm
/*41264*/       OPC_CheckChild2Type, MVT::v2f32,
/*41266*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*41268*/       OPC_EmitInteger, MVT::i32, 14, 
/*41271*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41274*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMAXf), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2f32 54:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VPMAXf:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
              0, // EndSwitchType
/*41286*/   /*Scope*/ 84, /*->41371*/
/*41287*/     OPC_CheckInteger, 55, 
/*41289*/     OPC_MoveParent,
/*41290*/     OPC_RecordChild1, // #0 = $Vn
/*41291*/     OPC_SwitchType /*3 cases */, 24,  MVT::v8i8,// ->41318
/*41294*/       OPC_CheckChild1Type, MVT::v8i8,
/*41296*/       OPC_RecordChild2, // #1 = $Vm
/*41297*/       OPC_CheckChild2Type, MVT::v8i8,
/*41299*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*41301*/       OPC_EmitInteger, MVT::i32, 14, 
/*41304*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41307*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMAXu8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 55:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VPMAXu8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v4i16,// ->41344
/*41320*/       OPC_CheckChild1Type, MVT::v4i16,
/*41322*/       OPC_RecordChild2, // #1 = $Vm
/*41323*/       OPC_CheckChild2Type, MVT::v4i16,
/*41325*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*41327*/       OPC_EmitInteger, MVT::i32, 14, 
/*41330*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41333*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMAXu16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 55:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VPMAXu16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->41370
/*41346*/       OPC_CheckChild1Type, MVT::v2i32,
/*41348*/       OPC_RecordChild2, // #1 = $Vm
/*41349*/       OPC_CheckChild2Type, MVT::v2i32,
/*41351*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*41353*/       OPC_EmitInteger, MVT::i32, 14, 
/*41356*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41359*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMAXu32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 55:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VPMAXu32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              0, // EndSwitchType
/*41371*/   /*Scope*/ 110, /*->41482*/
/*41372*/     OPC_CheckInteger, 56, 
/*41374*/     OPC_MoveParent,
/*41375*/     OPC_RecordChild1, // #0 = $Vn
/*41376*/     OPC_SwitchType /*4 cases */, 24,  MVT::v8i8,// ->41403
/*41379*/       OPC_CheckChild1Type, MVT::v8i8,
/*41381*/       OPC_RecordChild2, // #1 = $Vm
/*41382*/       OPC_CheckChild2Type, MVT::v8i8,
/*41384*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*41386*/       OPC_EmitInteger, MVT::i32, 14, 
/*41389*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41392*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMINs8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 56:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VPMINs8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v4i16,// ->41429
/*41405*/       OPC_CheckChild1Type, MVT::v4i16,
/*41407*/       OPC_RecordChild2, // #1 = $Vm
/*41408*/       OPC_CheckChild2Type, MVT::v4i16,
/*41410*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*41412*/       OPC_EmitInteger, MVT::i32, 14, 
/*41415*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41418*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMINs16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 56:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VPMINs16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->41455
/*41431*/       OPC_CheckChild1Type, MVT::v2i32,
/*41433*/       OPC_RecordChild2, // #1 = $Vm
/*41434*/       OPC_CheckChild2Type, MVT::v2i32,
/*41436*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*41438*/       OPC_EmitInteger, MVT::i32, 14, 
/*41441*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41444*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMINs32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 56:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VPMINs32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v2f32,// ->41481
/*41457*/       OPC_CheckChild1Type, MVT::v2f32,
/*41459*/       OPC_RecordChild2, // #1 = $Vm
/*41460*/       OPC_CheckChild2Type, MVT::v2f32,
/*41462*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*41464*/       OPC_EmitInteger, MVT::i32, 14, 
/*41467*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41470*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMINf), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2f32 56:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VPMINf:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
              0, // EndSwitchType
/*41482*/   /*Scope*/ 84, /*->41567*/
/*41483*/     OPC_CheckInteger, 57, 
/*41485*/     OPC_MoveParent,
/*41486*/     OPC_RecordChild1, // #0 = $Vn
/*41487*/     OPC_SwitchType /*3 cases */, 24,  MVT::v8i8,// ->41514
/*41490*/       OPC_CheckChild1Type, MVT::v8i8,
/*41492*/       OPC_RecordChild2, // #1 = $Vm
/*41493*/       OPC_CheckChild2Type, MVT::v8i8,
/*41495*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*41497*/       OPC_EmitInteger, MVT::i32, 14, 
/*41500*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41503*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMINu8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 57:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VPMINu8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v4i16,// ->41540
/*41516*/       OPC_CheckChild1Type, MVT::v4i16,
/*41518*/       OPC_RecordChild2, // #1 = $Vm
/*41519*/       OPC_CheckChild2Type, MVT::v4i16,
/*41521*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*41523*/       OPC_EmitInteger, MVT::i32, 14, 
/*41526*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41529*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMINu16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 57:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VPMINu16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->41566
/*41542*/       OPC_CheckChild1Type, MVT::v2i32,
/*41544*/       OPC_RecordChild2, // #1 = $Vm
/*41545*/       OPC_CheckChild2Type, MVT::v2i32,
/*41547*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*41549*/       OPC_EmitInteger, MVT::i32, 14, 
/*41552*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41555*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMINu32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 57:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VPMINu32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              0, // EndSwitchType
/*41567*/   /*Scope*/ 94, /*->41662*/
/*41568*/     OPC_CheckInteger, 84, 
/*41570*/     OPC_MoveParent,
/*41571*/     OPC_RecordChild1, // #0 = $Vm
/*41572*/     OPC_SwitchType /*4 cases */, 20,  MVT::v2i32,// ->41595
/*41575*/       OPC_CheckChild1Type, MVT::v2i32,
/*41577*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*41579*/       OPC_EmitInteger, MVT::i32, 14, 
/*41582*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41585*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRECPEd), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i32 84:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VRECPEd:v2i32 DPR:v2i32:$Vm)
              /*SwitchType*/ 20,  MVT::v4i32,// ->41617
/*41597*/       OPC_CheckChild1Type, MVT::v4i32,
/*41599*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*41601*/       OPC_EmitInteger, MVT::i32, 14, 
/*41604*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41607*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRECPEq), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 84:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VRECPEq:v4i32 QPR:v4i32:$Vm)
              /*SwitchType*/ 20,  MVT::v2f32,// ->41639
/*41619*/       OPC_CheckChild1Type, MVT::v2f32,
/*41621*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*41623*/       OPC_EmitInteger, MVT::i32, 14, 
/*41626*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41629*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRECPEfd), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2f32 84:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VRECPEfd:v2f32 DPR:v2f32:$Vm)
              /*SwitchType*/ 20,  MVT::v4f32,// ->41661
/*41641*/       OPC_CheckChild1Type, MVT::v4f32,
/*41643*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*41645*/       OPC_EmitInteger, MVT::i32, 14, 
/*41648*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41651*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRECPEfq), 0,
                    1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4f32 84:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VRECPEfq:v4f32 QPR:v4f32:$Vm)
              0, // EndSwitchType
/*41662*/   /*Scope*/ 94, /*->41757*/
/*41663*/     OPC_CheckInteger, 91, 
/*41665*/     OPC_MoveParent,
/*41666*/     OPC_RecordChild1, // #0 = $Vm
/*41667*/     OPC_SwitchType /*4 cases */, 20,  MVT::v2i32,// ->41690
/*41670*/       OPC_CheckChild1Type, MVT::v2i32,
/*41672*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*41674*/       OPC_EmitInteger, MVT::i32, 14, 
/*41677*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41680*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSQRTEd), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i32 91:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VRSQRTEd:v2i32 DPR:v2i32:$Vm)
              /*SwitchType*/ 20,  MVT::v4i32,// ->41712
/*41692*/       OPC_CheckChild1Type, MVT::v4i32,
/*41694*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*41696*/       OPC_EmitInteger, MVT::i32, 14, 
/*41699*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41702*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSQRTEq), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 91:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VRSQRTEq:v4i32 QPR:v4i32:$Vm)
              /*SwitchType*/ 20,  MVT::v2f32,// ->41734
/*41714*/       OPC_CheckChild1Type, MVT::v2f32,
/*41716*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*41718*/       OPC_EmitInteger, MVT::i32, 14, 
/*41721*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41724*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSQRTEfd), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2f32 91:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VRSQRTEfd:v2f32 DPR:v2f32:$Vm)
              /*SwitchType*/ 20,  MVT::v4f32,// ->41756
/*41736*/       OPC_CheckChild1Type, MVT::v4f32,
/*41738*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*41740*/       OPC_EmitInteger, MVT::i32, 14, 
/*41743*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41746*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSQRTEfq), 0,
                    1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4f32 91:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VRSQRTEfq:v4f32 QPR:v4f32:$Vm)
              0, // EndSwitchType
/*41757*/   /*Scope*/ 86|128,1/*214*/, /*->41973*/
/*41759*/     OPC_CheckInteger, 98, 
/*41761*/     OPC_MoveParent,
/*41762*/     OPC_RecordChild1, // #0 = $Vm
/*41763*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->41790
/*41766*/       OPC_CheckChild1Type, MVT::v4i16,
/*41768*/       OPC_RecordChild2, // #1 = $Vn
/*41769*/       OPC_CheckChild2Type, MVT::v4i16,
/*41771*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*41773*/       OPC_EmitInteger, MVT::i32, 14, 
/*41776*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41779*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 98:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                // Dst: (VSHLsv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
              /*SwitchType*/ 24,  MVT::v2i32,// ->41816
/*41792*/       OPC_CheckChild1Type, MVT::v2i32,
/*41794*/       OPC_RecordChild2, // #1 = $Vn
/*41795*/       OPC_CheckChild2Type, MVT::v2i32,
/*41797*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*41799*/       OPC_EmitInteger, MVT::i32, 14, 
/*41802*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41805*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 98:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                // Dst: (VSHLsv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i16,// ->41842
/*41818*/       OPC_CheckChild1Type, MVT::v8i16,
/*41820*/       OPC_RecordChild2, // #1 = $Vn
/*41821*/       OPC_CheckChild2Type, MVT::v8i16,
/*41823*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*41825*/       OPC_EmitInteger, MVT::i32, 14, 
/*41828*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41831*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 98:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                // Dst: (VSHLsv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
              /*SwitchType*/ 24,  MVT::v4i32,// ->41868
/*41844*/       OPC_CheckChild1Type, MVT::v4i32,
/*41846*/       OPC_RecordChild2, // #1 = $Vn
/*41847*/       OPC_CheckChild2Type, MVT::v4i32,
/*41849*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*41851*/       OPC_EmitInteger, MVT::i32, 14, 
/*41854*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41857*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 98:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                // Dst: (VSHLsv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i8,// ->41894
/*41870*/       OPC_CheckChild1Type, MVT::v8i8,
/*41872*/       OPC_RecordChild2, // #1 = $Vn
/*41873*/       OPC_CheckChild2Type, MVT::v8i8,
/*41875*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*41877*/       OPC_EmitInteger, MVT::i32, 14, 
/*41880*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41883*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 98:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                // Dst: (VSHLsv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
              /*SwitchType*/ 24,  MVT::v16i8,// ->41920
/*41896*/       OPC_CheckChild1Type, MVT::v16i8,
/*41898*/       OPC_RecordChild2, // #1 = $Vn
/*41899*/       OPC_CheckChild2Type, MVT::v16i8,
/*41901*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*41903*/       OPC_EmitInteger, MVT::i32, 14, 
/*41906*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41909*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 98:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                // Dst: (VSHLsv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
              /*SwitchType*/ 24,  MVT::v1i64,// ->41946
/*41922*/       OPC_CheckChild1Type, MVT::v1i64,
/*41924*/       OPC_RecordChild2, // #1 = $Vn
/*41925*/       OPC_CheckChild2Type, MVT::v1i64,
/*41927*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*41929*/       OPC_EmitInteger, MVT::i32, 14, 
/*41932*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41935*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLsv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 98:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                // Dst: (VSHLsv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
              /*SwitchType*/ 24,  MVT::v2i64,// ->41972
/*41948*/       OPC_CheckChild1Type, MVT::v2i64,
/*41950*/       OPC_RecordChild2, // #1 = $Vn
/*41951*/       OPC_CheckChild2Type, MVT::v2i64,
/*41953*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*41955*/       OPC_EmitInteger, MVT::i32, 14, 
/*41958*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41961*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLsv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 98:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                // Dst: (VSHLsv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
              0, // EndSwitchType
/*41973*/   /*Scope*/ 86|128,1/*214*/, /*->42189*/
/*41975*/     OPC_CheckInteger, 99, 
/*41977*/     OPC_MoveParent,
/*41978*/     OPC_RecordChild1, // #0 = $Vm
/*41979*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->42006
/*41982*/       OPC_CheckChild1Type, MVT::v4i16,
/*41984*/       OPC_RecordChild2, // #1 = $Vn
/*41985*/       OPC_CheckChild2Type, MVT::v4i16,
/*41987*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*41989*/       OPC_EmitInteger, MVT::i32, 14, 
/*41992*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41995*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 99:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                // Dst: (VSHLuv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
              /*SwitchType*/ 24,  MVT::v2i32,// ->42032
/*42008*/       OPC_CheckChild1Type, MVT::v2i32,
/*42010*/       OPC_RecordChild2, // #1 = $Vn
/*42011*/       OPC_CheckChild2Type, MVT::v2i32,
/*42013*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42015*/       OPC_EmitInteger, MVT::i32, 14, 
/*42018*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42021*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 99:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                // Dst: (VSHLuv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i16,// ->42058
/*42034*/       OPC_CheckChild1Type, MVT::v8i16,
/*42036*/       OPC_RecordChild2, // #1 = $Vn
/*42037*/       OPC_CheckChild2Type, MVT::v8i16,
/*42039*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42041*/       OPC_EmitInteger, MVT::i32, 14, 
/*42044*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42047*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 99:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                // Dst: (VSHLuv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
              /*SwitchType*/ 24,  MVT::v4i32,// ->42084
/*42060*/       OPC_CheckChild1Type, MVT::v4i32,
/*42062*/       OPC_RecordChild2, // #1 = $Vn
/*42063*/       OPC_CheckChild2Type, MVT::v4i32,
/*42065*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42067*/       OPC_EmitInteger, MVT::i32, 14, 
/*42070*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42073*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 99:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                // Dst: (VSHLuv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i8,// ->42110
/*42086*/       OPC_CheckChild1Type, MVT::v8i8,
/*42088*/       OPC_RecordChild2, // #1 = $Vn
/*42089*/       OPC_CheckChild2Type, MVT::v8i8,
/*42091*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42093*/       OPC_EmitInteger, MVT::i32, 14, 
/*42096*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42099*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 99:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                // Dst: (VSHLuv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
              /*SwitchType*/ 24,  MVT::v16i8,// ->42136
/*42112*/       OPC_CheckChild1Type, MVT::v16i8,
/*42114*/       OPC_RecordChild2, // #1 = $Vn
/*42115*/       OPC_CheckChild2Type, MVT::v16i8,
/*42117*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42119*/       OPC_EmitInteger, MVT::i32, 14, 
/*42122*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42125*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 99:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                // Dst: (VSHLuv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
              /*SwitchType*/ 24,  MVT::v1i64,// ->42162
/*42138*/       OPC_CheckChild1Type, MVT::v1i64,
/*42140*/       OPC_RecordChild2, // #1 = $Vn
/*42141*/       OPC_CheckChild2Type, MVT::v1i64,
/*42143*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42145*/       OPC_EmitInteger, MVT::i32, 14, 
/*42148*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42151*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLuv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 99:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                // Dst: (VSHLuv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
              /*SwitchType*/ 24,  MVT::v2i64,// ->42188
/*42164*/       OPC_CheckChild1Type, MVT::v2i64,
/*42166*/       OPC_RecordChild2, // #1 = $Vn
/*42167*/       OPC_CheckChild2Type, MVT::v2i64,
/*42169*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42171*/       OPC_EmitInteger, MVT::i32, 14, 
/*42174*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42177*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 99:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                // Dst: (VSHLuv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
              0, // EndSwitchType
/*42189*/   /*Scope*/ 86|128,1/*214*/, /*->42405*/
/*42191*/     OPC_CheckInteger, 89, 
/*42193*/     OPC_MoveParent,
/*42194*/     OPC_RecordChild1, // #0 = $Vm
/*42195*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->42222
/*42198*/       OPC_CheckChild1Type, MVT::v4i16,
/*42200*/       OPC_RecordChild2, // #1 = $Vn
/*42201*/       OPC_CheckChild2Type, MVT::v4i16,
/*42203*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42205*/       OPC_EmitInteger, MVT::i32, 14, 
/*42208*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42211*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 89:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                // Dst: (VRSHLsv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
              /*SwitchType*/ 24,  MVT::v2i32,// ->42248
/*42224*/       OPC_CheckChild1Type, MVT::v2i32,
/*42226*/       OPC_RecordChild2, // #1 = $Vn
/*42227*/       OPC_CheckChild2Type, MVT::v2i32,
/*42229*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42231*/       OPC_EmitInteger, MVT::i32, 14, 
/*42234*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42237*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 89:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                // Dst: (VRSHLsv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i16,// ->42274
/*42250*/       OPC_CheckChild1Type, MVT::v8i16,
/*42252*/       OPC_RecordChild2, // #1 = $Vn
/*42253*/       OPC_CheckChild2Type, MVT::v8i16,
/*42255*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42257*/       OPC_EmitInteger, MVT::i32, 14, 
/*42260*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42263*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 89:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                // Dst: (VRSHLsv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
              /*SwitchType*/ 24,  MVT::v4i32,// ->42300
/*42276*/       OPC_CheckChild1Type, MVT::v4i32,
/*42278*/       OPC_RecordChild2, // #1 = $Vn
/*42279*/       OPC_CheckChild2Type, MVT::v4i32,
/*42281*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42283*/       OPC_EmitInteger, MVT::i32, 14, 
/*42286*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42289*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 89:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                // Dst: (VRSHLsv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i8,// ->42326
/*42302*/       OPC_CheckChild1Type, MVT::v8i8,
/*42304*/       OPC_RecordChild2, // #1 = $Vn
/*42305*/       OPC_CheckChild2Type, MVT::v8i8,
/*42307*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42309*/       OPC_EmitInteger, MVT::i32, 14, 
/*42312*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42315*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 89:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                // Dst: (VRSHLsv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
              /*SwitchType*/ 24,  MVT::v16i8,// ->42352
/*42328*/       OPC_CheckChild1Type, MVT::v16i8,
/*42330*/       OPC_RecordChild2, // #1 = $Vn
/*42331*/       OPC_CheckChild2Type, MVT::v16i8,
/*42333*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42335*/       OPC_EmitInteger, MVT::i32, 14, 
/*42338*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42341*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 89:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                // Dst: (VRSHLsv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
              /*SwitchType*/ 24,  MVT::v1i64,// ->42378
/*42354*/       OPC_CheckChild1Type, MVT::v1i64,
/*42356*/       OPC_RecordChild2, // #1 = $Vn
/*42357*/       OPC_CheckChild2Type, MVT::v1i64,
/*42359*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42361*/       OPC_EmitInteger, MVT::i32, 14, 
/*42364*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42367*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLsv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 89:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                // Dst: (VRSHLsv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
              /*SwitchType*/ 24,  MVT::v2i64,// ->42404
/*42380*/       OPC_CheckChild1Type, MVT::v2i64,
/*42382*/       OPC_RecordChild2, // #1 = $Vn
/*42383*/       OPC_CheckChild2Type, MVT::v2i64,
/*42385*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42387*/       OPC_EmitInteger, MVT::i32, 14, 
/*42390*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42393*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLsv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 89:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                // Dst: (VRSHLsv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
              0, // EndSwitchType
/*42405*/   /*Scope*/ 86|128,1/*214*/, /*->42621*/
/*42407*/     OPC_CheckInteger, 90, 
/*42409*/     OPC_MoveParent,
/*42410*/     OPC_RecordChild1, // #0 = $Vm
/*42411*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->42438
/*42414*/       OPC_CheckChild1Type, MVT::v4i16,
/*42416*/       OPC_RecordChild2, // #1 = $Vn
/*42417*/       OPC_CheckChild2Type, MVT::v4i16,
/*42419*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42421*/       OPC_EmitInteger, MVT::i32, 14, 
/*42424*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42427*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 90:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                // Dst: (VRSHLuv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
              /*SwitchType*/ 24,  MVT::v2i32,// ->42464
/*42440*/       OPC_CheckChild1Type, MVT::v2i32,
/*42442*/       OPC_RecordChild2, // #1 = $Vn
/*42443*/       OPC_CheckChild2Type, MVT::v2i32,
/*42445*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42447*/       OPC_EmitInteger, MVT::i32, 14, 
/*42450*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42453*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 90:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                // Dst: (VRSHLuv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i16,// ->42490
/*42466*/       OPC_CheckChild1Type, MVT::v8i16,
/*42468*/       OPC_RecordChild2, // #1 = $Vn
/*42469*/       OPC_CheckChild2Type, MVT::v8i16,
/*42471*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42473*/       OPC_EmitInteger, MVT::i32, 14, 
/*42476*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42479*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 90:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                // Dst: (VRSHLuv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
              /*SwitchType*/ 24,  MVT::v4i32,// ->42516
/*42492*/       OPC_CheckChild1Type, MVT::v4i32,
/*42494*/       OPC_RecordChild2, // #1 = $Vn
/*42495*/       OPC_CheckChild2Type, MVT::v4i32,
/*42497*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42499*/       OPC_EmitInteger, MVT::i32, 14, 
/*42502*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42505*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 90:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                // Dst: (VRSHLuv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i8,// ->42542
/*42518*/       OPC_CheckChild1Type, MVT::v8i8,
/*42520*/       OPC_RecordChild2, // #1 = $Vn
/*42521*/       OPC_CheckChild2Type, MVT::v8i8,
/*42523*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42525*/       OPC_EmitInteger, MVT::i32, 14, 
/*42528*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42531*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 90:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                // Dst: (VRSHLuv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
              /*SwitchType*/ 24,  MVT::v16i8,// ->42568
/*42544*/       OPC_CheckChild1Type, MVT::v16i8,
/*42546*/       OPC_RecordChild2, // #1 = $Vn
/*42547*/       OPC_CheckChild2Type, MVT::v16i8,
/*42549*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42551*/       OPC_EmitInteger, MVT::i32, 14, 
/*42554*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42557*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 90:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                // Dst: (VRSHLuv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
              /*SwitchType*/ 24,  MVT::v1i64,// ->42594
/*42570*/       OPC_CheckChild1Type, MVT::v1i64,
/*42572*/       OPC_RecordChild2, // #1 = $Vn
/*42573*/       OPC_CheckChild2Type, MVT::v1i64,
/*42575*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42577*/       OPC_EmitInteger, MVT::i32, 14, 
/*42580*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42583*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLuv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 90:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                // Dst: (VRSHLuv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
              /*SwitchType*/ 24,  MVT::v2i64,// ->42620
/*42596*/       OPC_CheckChild1Type, MVT::v2i64,
/*42598*/       OPC_RecordChild2, // #1 = $Vn
/*42599*/       OPC_CheckChild2Type, MVT::v2i64,
/*42601*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42603*/       OPC_EmitInteger, MVT::i32, 14, 
/*42606*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42609*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 90:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                // Dst: (VRSHLuv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
              0, // EndSwitchType
/*42621*/   /*Scope*/ 86|128,1/*214*/, /*->42837*/
/*42623*/     OPC_CheckInteger, 78, 
/*42625*/     OPC_MoveParent,
/*42626*/     OPC_RecordChild1, // #0 = $Vm
/*42627*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->42654
/*42630*/       OPC_CheckChild1Type, MVT::v4i16,
/*42632*/       OPC_RecordChild2, // #1 = $Vn
/*42633*/       OPC_CheckChild2Type, MVT::v4i16,
/*42635*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42637*/       OPC_EmitInteger, MVT::i32, 14, 
/*42640*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42643*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 78:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                // Dst: (VQSHLsv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
              /*SwitchType*/ 24,  MVT::v2i32,// ->42680
/*42656*/       OPC_CheckChild1Type, MVT::v2i32,
/*42658*/       OPC_RecordChild2, // #1 = $Vn
/*42659*/       OPC_CheckChild2Type, MVT::v2i32,
/*42661*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42663*/       OPC_EmitInteger, MVT::i32, 14, 
/*42666*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42669*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 78:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                // Dst: (VQSHLsv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i16,// ->42706
/*42682*/       OPC_CheckChild1Type, MVT::v8i16,
/*42684*/       OPC_RecordChild2, // #1 = $Vn
/*42685*/       OPC_CheckChild2Type, MVT::v8i16,
/*42687*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42689*/       OPC_EmitInteger, MVT::i32, 14, 
/*42692*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42695*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 78:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                // Dst: (VQSHLsv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
              /*SwitchType*/ 24,  MVT::v4i32,// ->42732
/*42708*/       OPC_CheckChild1Type, MVT::v4i32,
/*42710*/       OPC_RecordChild2, // #1 = $Vn
/*42711*/       OPC_CheckChild2Type, MVT::v4i32,
/*42713*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42715*/       OPC_EmitInteger, MVT::i32, 14, 
/*42718*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42721*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 78:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                // Dst: (VQSHLsv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i8,// ->42758
/*42734*/       OPC_CheckChild1Type, MVT::v8i8,
/*42736*/       OPC_RecordChild2, // #1 = $Vn
/*42737*/       OPC_CheckChild2Type, MVT::v8i8,
/*42739*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42741*/       OPC_EmitInteger, MVT::i32, 14, 
/*42744*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42747*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 78:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                // Dst: (VQSHLsv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
              /*SwitchType*/ 24,  MVT::v16i8,// ->42784
/*42760*/       OPC_CheckChild1Type, MVT::v16i8,
/*42762*/       OPC_RecordChild2, // #1 = $Vn
/*42763*/       OPC_CheckChild2Type, MVT::v16i8,
/*42765*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42767*/       OPC_EmitInteger, MVT::i32, 14, 
/*42770*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42773*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 78:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                // Dst: (VQSHLsv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
              /*SwitchType*/ 24,  MVT::v1i64,// ->42810
/*42786*/       OPC_CheckChild1Type, MVT::v1i64,
/*42788*/       OPC_RecordChild2, // #1 = $Vn
/*42789*/       OPC_CheckChild2Type, MVT::v1i64,
/*42791*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42793*/       OPC_EmitInteger, MVT::i32, 14, 
/*42796*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42799*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 78:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                // Dst: (VQSHLsv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
              /*SwitchType*/ 24,  MVT::v2i64,// ->42836
/*42812*/       OPC_CheckChild1Type, MVT::v2i64,
/*42814*/       OPC_RecordChild2, // #1 = $Vn
/*42815*/       OPC_CheckChild2Type, MVT::v2i64,
/*42817*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42819*/       OPC_EmitInteger, MVT::i32, 14, 
/*42822*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42825*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 78:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                // Dst: (VQSHLsv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
              0, // EndSwitchType
/*42837*/   /*Scope*/ 86|128,1/*214*/, /*->43053*/
/*42839*/     OPC_CheckInteger, 80, 
/*42841*/     OPC_MoveParent,
/*42842*/     OPC_RecordChild1, // #0 = $Vm
/*42843*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->42870
/*42846*/       OPC_CheckChild1Type, MVT::v4i16,
/*42848*/       OPC_RecordChild2, // #1 = $Vn
/*42849*/       OPC_CheckChild2Type, MVT::v4i16,
/*42851*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42853*/       OPC_EmitInteger, MVT::i32, 14, 
/*42856*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42859*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 80:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                // Dst: (VQSHLuv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
              /*SwitchType*/ 24,  MVT::v2i32,// ->42896
/*42872*/       OPC_CheckChild1Type, MVT::v2i32,
/*42874*/       OPC_RecordChild2, // #1 = $Vn
/*42875*/       OPC_CheckChild2Type, MVT::v2i32,
/*42877*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42879*/       OPC_EmitInteger, MVT::i32, 14, 
/*42882*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42885*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 80:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                // Dst: (VQSHLuv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i16,// ->42922
/*42898*/       OPC_CheckChild1Type, MVT::v8i16,
/*42900*/       OPC_RecordChild2, // #1 = $Vn
/*42901*/       OPC_CheckChild2Type, MVT::v8i16,
/*42903*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42905*/       OPC_EmitInteger, MVT::i32, 14, 
/*42908*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42911*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 80:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                // Dst: (VQSHLuv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
              /*SwitchType*/ 24,  MVT::v4i32,// ->42948
/*42924*/       OPC_CheckChild1Type, MVT::v4i32,
/*42926*/       OPC_RecordChild2, // #1 = $Vn
/*42927*/       OPC_CheckChild2Type, MVT::v4i32,
/*42929*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42931*/       OPC_EmitInteger, MVT::i32, 14, 
/*42934*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42937*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 80:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                // Dst: (VQSHLuv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i8,// ->42974
/*42950*/       OPC_CheckChild1Type, MVT::v8i8,
/*42952*/       OPC_RecordChild2, // #1 = $Vn
/*42953*/       OPC_CheckChild2Type, MVT::v8i8,
/*42955*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42957*/       OPC_EmitInteger, MVT::i32, 14, 
/*42960*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42963*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 80:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                // Dst: (VQSHLuv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
              /*SwitchType*/ 24,  MVT::v16i8,// ->43000
/*42976*/       OPC_CheckChild1Type, MVT::v16i8,
/*42978*/       OPC_RecordChild2, // #1 = $Vn
/*42979*/       OPC_CheckChild2Type, MVT::v16i8,
/*42981*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42983*/       OPC_EmitInteger, MVT::i32, 14, 
/*42986*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42989*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 80:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                // Dst: (VQSHLuv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
              /*SwitchType*/ 24,  MVT::v1i64,// ->43026
/*43002*/       OPC_CheckChild1Type, MVT::v1i64,
/*43004*/       OPC_RecordChild2, // #1 = $Vn
/*43005*/       OPC_CheckChild2Type, MVT::v1i64,
/*43007*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43009*/       OPC_EmitInteger, MVT::i32, 14, 
/*43012*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43015*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 80:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                // Dst: (VQSHLuv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
              /*SwitchType*/ 24,  MVT::v2i64,// ->43052
/*43028*/       OPC_CheckChild1Type, MVT::v2i64,
/*43030*/       OPC_RecordChild2, // #1 = $Vn
/*43031*/       OPC_CheckChild2Type, MVT::v2i64,
/*43033*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43035*/       OPC_EmitInteger, MVT::i32, 14, 
/*43038*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43041*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 80:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                // Dst: (VQSHLuv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
              0, // EndSwitchType
/*43053*/   /*Scope*/ 86|128,1/*214*/, /*->43269*/
/*43055*/     OPC_CheckInteger, 73, 
/*43057*/     OPC_MoveParent,
/*43058*/     OPC_RecordChild1, // #0 = $Vm
/*43059*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->43086
/*43062*/       OPC_CheckChild1Type, MVT::v4i16,
/*43064*/       OPC_RecordChild2, // #1 = $Vn
/*43065*/       OPC_CheckChild2Type, MVT::v4i16,
/*43067*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43069*/       OPC_EmitInteger, MVT::i32, 14, 
/*43072*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43075*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 73:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                // Dst: (VQRSHLsv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
              /*SwitchType*/ 24,  MVT::v2i32,// ->43112
/*43088*/       OPC_CheckChild1Type, MVT::v2i32,
/*43090*/       OPC_RecordChild2, // #1 = $Vn
/*43091*/       OPC_CheckChild2Type, MVT::v2i32,
/*43093*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43095*/       OPC_EmitInteger, MVT::i32, 14, 
/*43098*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43101*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 73:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                // Dst: (VQRSHLsv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i16,// ->43138
/*43114*/       OPC_CheckChild1Type, MVT::v8i16,
/*43116*/       OPC_RecordChild2, // #1 = $Vn
/*43117*/       OPC_CheckChild2Type, MVT::v8i16,
/*43119*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43121*/       OPC_EmitInteger, MVT::i32, 14, 
/*43124*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43127*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 73:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                // Dst: (VQRSHLsv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
              /*SwitchType*/ 24,  MVT::v4i32,// ->43164
/*43140*/       OPC_CheckChild1Type, MVT::v4i32,
/*43142*/       OPC_RecordChild2, // #1 = $Vn
/*43143*/       OPC_CheckChild2Type, MVT::v4i32,
/*43145*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43147*/       OPC_EmitInteger, MVT::i32, 14, 
/*43150*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43153*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 73:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                // Dst: (VQRSHLsv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i8,// ->43190
/*43166*/       OPC_CheckChild1Type, MVT::v8i8,
/*43168*/       OPC_RecordChild2, // #1 = $Vn
/*43169*/       OPC_CheckChild2Type, MVT::v8i8,
/*43171*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43173*/       OPC_EmitInteger, MVT::i32, 14, 
/*43176*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43179*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 73:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                // Dst: (VQRSHLsv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
              /*SwitchType*/ 24,  MVT::v16i8,// ->43216
/*43192*/       OPC_CheckChild1Type, MVT::v16i8,
/*43194*/       OPC_RecordChild2, // #1 = $Vn
/*43195*/       OPC_CheckChild2Type, MVT::v16i8,
/*43197*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43199*/       OPC_EmitInteger, MVT::i32, 14, 
/*43202*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43205*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 73:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                // Dst: (VQRSHLsv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
              /*SwitchType*/ 24,  MVT::v1i64,// ->43242
/*43218*/       OPC_CheckChild1Type, MVT::v1i64,
/*43220*/       OPC_RecordChild2, // #1 = $Vn
/*43221*/       OPC_CheckChild2Type, MVT::v1i64,
/*43223*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43225*/       OPC_EmitInteger, MVT::i32, 14, 
/*43228*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43231*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLsv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 73:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                // Dst: (VQRSHLsv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
              /*SwitchType*/ 24,  MVT::v2i64,// ->43268
/*43244*/       OPC_CheckChild1Type, MVT::v2i64,
/*43246*/       OPC_RecordChild2, // #1 = $Vn
/*43247*/       OPC_CheckChild2Type, MVT::v2i64,
/*43249*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43251*/       OPC_EmitInteger, MVT::i32, 14, 
/*43254*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43257*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLsv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 73:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                // Dst: (VQRSHLsv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
              0, // EndSwitchType
/*43269*/   /*Scope*/ 86|128,1/*214*/, /*->43485*/
/*43271*/     OPC_CheckInteger, 74, 
/*43273*/     OPC_MoveParent,
/*43274*/     OPC_RecordChild1, // #0 = $Vm
/*43275*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->43302
/*43278*/       OPC_CheckChild1Type, MVT::v4i16,
/*43280*/       OPC_RecordChild2, // #1 = $Vn
/*43281*/       OPC_CheckChild2Type, MVT::v4i16,
/*43283*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43285*/       OPC_EmitInteger, MVT::i32, 14, 
/*43288*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43291*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 74:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                // Dst: (VQRSHLuv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
              /*SwitchType*/ 24,  MVT::v2i32,// ->43328
/*43304*/       OPC_CheckChild1Type, MVT::v2i32,
/*43306*/       OPC_RecordChild2, // #1 = $Vn
/*43307*/       OPC_CheckChild2Type, MVT::v2i32,
/*43309*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43311*/       OPC_EmitInteger, MVT::i32, 14, 
/*43314*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43317*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 74:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                // Dst: (VQRSHLuv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i16,// ->43354
/*43330*/       OPC_CheckChild1Type, MVT::v8i16,
/*43332*/       OPC_RecordChild2, // #1 = $Vn
/*43333*/       OPC_CheckChild2Type, MVT::v8i16,
/*43335*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43337*/       OPC_EmitInteger, MVT::i32, 14, 
/*43340*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43343*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 74:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                // Dst: (VQRSHLuv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
              /*SwitchType*/ 24,  MVT::v4i32,// ->43380
/*43356*/       OPC_CheckChild1Type, MVT::v4i32,
/*43358*/       OPC_RecordChild2, // #1 = $Vn
/*43359*/       OPC_CheckChild2Type, MVT::v4i32,
/*43361*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43363*/       OPC_EmitInteger, MVT::i32, 14, 
/*43366*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43369*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 74:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                // Dst: (VQRSHLuv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i8,// ->43406
/*43382*/       OPC_CheckChild1Type, MVT::v8i8,
/*43384*/       OPC_RecordChild2, // #1 = $Vn
/*43385*/       OPC_CheckChild2Type, MVT::v8i8,
/*43387*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43389*/       OPC_EmitInteger, MVT::i32, 14, 
/*43392*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43395*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 74:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                // Dst: (VQRSHLuv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
              /*SwitchType*/ 24,  MVT::v16i8,// ->43432
/*43408*/       OPC_CheckChild1Type, MVT::v16i8,
/*43410*/       OPC_RecordChild2, // #1 = $Vn
/*43411*/       OPC_CheckChild2Type, MVT::v16i8,
/*43413*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43415*/       OPC_EmitInteger, MVT::i32, 14, 
/*43418*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43421*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 74:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                // Dst: (VQRSHLuv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
              /*SwitchType*/ 24,  MVT::v1i64,// ->43458
/*43434*/       OPC_CheckChild1Type, MVT::v1i64,
/*43436*/       OPC_RecordChild2, // #1 = $Vn
/*43437*/       OPC_CheckChild2Type, MVT::v1i64,
/*43439*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43441*/       OPC_EmitInteger, MVT::i32, 14, 
/*43444*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43447*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLuv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 74:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                // Dst: (VQRSHLuv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
              /*SwitchType*/ 24,  MVT::v2i64,// ->43484
/*43460*/       OPC_CheckChild1Type, MVT::v2i64,
/*43462*/       OPC_RecordChild2, // #1 = $Vn
/*43463*/       OPC_CheckChild2Type, MVT::v2i64,
/*43465*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43467*/       OPC_EmitInteger, MVT::i32, 14, 
/*43470*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43473*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 74:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                // Dst: (VQRSHLuv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
              0, // EndSwitchType
/*43485*/   /*Scope*/ 54|128,1/*182*/, /*->43669*/
/*43487*/     OPC_CheckInteger, 15, 
/*43489*/     OPC_MoveParent,
/*43490*/     OPC_RecordChild1, // #0 = $Vm
/*43491*/     OPC_SwitchType /*8 cases */, 20,  MVT::v8i8,// ->43514
/*43494*/       OPC_CheckChild1Type, MVT::v8i8,
/*43496*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43498*/       OPC_EmitInteger, MVT::i32, 14, 
/*43501*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43504*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i8 15:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VABSv8i8:v8i8 DPR:v8i8:$Vm)
              /*SwitchType*/ 20,  MVT::v4i16,// ->43536
/*43516*/       OPC_CheckChild1Type, MVT::v4i16,
/*43518*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43520*/       OPC_EmitInteger, MVT::i32, 14, 
/*43523*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43526*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i16 15:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VABSv4i16:v4i16 DPR:v4i16:$Vm)
              /*SwitchType*/ 20,  MVT::v2i32,// ->43558
/*43538*/       OPC_CheckChild1Type, MVT::v2i32,
/*43540*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43542*/       OPC_EmitInteger, MVT::i32, 14, 
/*43545*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43548*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i32 15:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VABSv2i32:v2i32 DPR:v2i32:$Vm)
              /*SwitchType*/ 20,  MVT::v16i8,// ->43580
/*43560*/       OPC_CheckChild1Type, MVT::v16i8,
/*43562*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43564*/       OPC_EmitInteger, MVT::i32, 14, 
/*43567*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43570*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v16i8 15:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VABSv16i8:v16i8 QPR:v16i8:$Vm)
              /*SwitchType*/ 20,  MVT::v8i16,// ->43602
/*43582*/       OPC_CheckChild1Type, MVT::v8i16,
/*43584*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43586*/       OPC_EmitInteger, MVT::i32, 14, 
/*43589*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43592*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i16 15:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VABSv8i16:v8i16 QPR:v8i16:$Vm)
              /*SwitchType*/ 20,  MVT::v4i32,// ->43624
/*43604*/       OPC_CheckChild1Type, MVT::v4i32,
/*43606*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43608*/       OPC_EmitInteger, MVT::i32, 14, 
/*43611*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43614*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 15:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VABSv4i32:v4i32 QPR:v4i32:$Vm)
              /*SwitchType*/ 20,  MVT::v2f32,// ->43646
/*43626*/       OPC_CheckChild1Type, MVT::v2f32,
/*43628*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43630*/       OPC_EmitInteger, MVT::i32, 14, 
/*43633*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43636*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABSfd), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2f32 15:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VABSfd:v2f32 DPR:v2f32:$Vm)
              /*SwitchType*/ 20,  MVT::v4f32,// ->43668
/*43648*/       OPC_CheckChild1Type, MVT::v4f32,
/*43650*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43652*/       OPC_EmitInteger, MVT::i32, 14, 
/*43655*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43658*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABSfq), 0,
                    1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4f32 15:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VABSfq:v4f32 QPR:v4f32:$Vm)
              0, // EndSwitchType
/*43669*/   /*Scope*/ 10|128,1/*138*/, /*->43809*/
/*43671*/     OPC_CheckInteger, 58, 
/*43673*/     OPC_MoveParent,
/*43674*/     OPC_RecordChild1, // #0 = $Vm
/*43675*/     OPC_SwitchType /*6 cases */, 20,  MVT::v8i8,// ->43698
/*43678*/       OPC_CheckChild1Type, MVT::v8i8,
/*43680*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43682*/       OPC_EmitInteger, MVT::i32, 14, 
/*43685*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43688*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQABSv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i8 58:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VQABSv8i8:v8i8 DPR:v8i8:$Vm)
              /*SwitchType*/ 20,  MVT::v4i16,// ->43720
/*43700*/       OPC_CheckChild1Type, MVT::v4i16,
/*43702*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43704*/       OPC_EmitInteger, MVT::i32, 14, 
/*43707*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43710*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQABSv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i16 58:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VQABSv4i16:v4i16 DPR:v4i16:$Vm)
              /*SwitchType*/ 20,  MVT::v2i32,// ->43742
/*43722*/       OPC_CheckChild1Type, MVT::v2i32,
/*43724*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43726*/       OPC_EmitInteger, MVT::i32, 14, 
/*43729*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43732*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQABSv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i32 58:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VQABSv2i32:v2i32 DPR:v2i32:$Vm)
              /*SwitchType*/ 20,  MVT::v16i8,// ->43764
/*43744*/       OPC_CheckChild1Type, MVT::v16i8,
/*43746*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43748*/       OPC_EmitInteger, MVT::i32, 14, 
/*43751*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43754*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQABSv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v16i8 58:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VQABSv16i8:v16i8 QPR:v16i8:$Vm)
              /*SwitchType*/ 20,  MVT::v8i16,// ->43786
/*43766*/       OPC_CheckChild1Type, MVT::v8i16,
/*43768*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43770*/       OPC_EmitInteger, MVT::i32, 14, 
/*43773*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43776*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQABSv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i16 58:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VQABSv8i16:v8i16 QPR:v8i16:$Vm)
              /*SwitchType*/ 20,  MVT::v4i32,// ->43808
/*43788*/       OPC_CheckChild1Type, MVT::v4i32,
/*43790*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43792*/       OPC_EmitInteger, MVT::i32, 14, 
/*43795*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43798*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQABSv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 58:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VQABSv4i32:v4i32 QPR:v4i32:$Vm)
              0, // EndSwitchType
/*43809*/   /*Scope*/ 10|128,1/*138*/, /*->43949*/
/*43811*/     OPC_CheckInteger, 68, 
/*43813*/     OPC_MoveParent,
/*43814*/     OPC_RecordChild1, // #0 = $Vm
/*43815*/     OPC_SwitchType /*6 cases */, 20,  MVT::v8i8,// ->43838
/*43818*/       OPC_CheckChild1Type, MVT::v8i8,
/*43820*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43822*/       OPC_EmitInteger, MVT::i32, 14, 
/*43825*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43828*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQNEGv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i8 68:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VQNEGv8i8:v8i8 DPR:v8i8:$Vm)
              /*SwitchType*/ 20,  MVT::v4i16,// ->43860
/*43840*/       OPC_CheckChild1Type, MVT::v4i16,
/*43842*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43844*/       OPC_EmitInteger, MVT::i32, 14, 
/*43847*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43850*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQNEGv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i16 68:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VQNEGv4i16:v4i16 DPR:v4i16:$Vm)
              /*SwitchType*/ 20,  MVT::v2i32,// ->43882
/*43862*/       OPC_CheckChild1Type, MVT::v2i32,
/*43864*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43866*/       OPC_EmitInteger, MVT::i32, 14, 
/*43869*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43872*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQNEGv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i32 68:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VQNEGv2i32:v2i32 DPR:v2i32:$Vm)
              /*SwitchType*/ 20,  MVT::v16i8,// ->43904
/*43884*/       OPC_CheckChild1Type, MVT::v16i8,
/*43886*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43888*/       OPC_EmitInteger, MVT::i32, 14, 
/*43891*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43894*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQNEGv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v16i8 68:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VQNEGv16i8:v16i8 QPR:v16i8:$Vm)
              /*SwitchType*/ 20,  MVT::v8i16,// ->43926
/*43906*/       OPC_CheckChild1Type, MVT::v8i16,
/*43908*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43910*/       OPC_EmitInteger, MVT::i32, 14, 
/*43913*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43916*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQNEGv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i16 68:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VQNEGv8i16:v8i16 QPR:v8i16:$Vm)
              /*SwitchType*/ 20,  MVT::v4i32,// ->43948
/*43928*/       OPC_CheckChild1Type, MVT::v4i32,
/*43930*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43932*/       OPC_EmitInteger, MVT::i32, 14, 
/*43935*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43938*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQNEGv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 68:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VQNEGv4i32:v4i32 QPR:v4i32:$Vm)
              0, // EndSwitchType
/*43949*/   /*Scope*/ 10|128,1/*138*/, /*->44089*/
/*43951*/     OPC_CheckInteger, 21, 
/*43953*/     OPC_MoveParent,
/*43954*/     OPC_RecordChild1, // #0 = $Vm
/*43955*/     OPC_SwitchType /*6 cases */, 20,  MVT::v8i8,// ->43978
/*43958*/       OPC_CheckChild1Type, MVT::v8i8,
/*43960*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43962*/       OPC_EmitInteger, MVT::i32, 14, 
/*43965*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43968*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLSv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i8 21:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VCLSv8i8:v8i8 DPR:v8i8:$Vm)
              /*SwitchType*/ 20,  MVT::v4i16,// ->44000
/*43980*/       OPC_CheckChild1Type, MVT::v4i16,
/*43982*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43984*/       OPC_EmitInteger, MVT::i32, 14, 
/*43987*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43990*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLSv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i16 21:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VCLSv4i16:v4i16 DPR:v4i16:$Vm)
              /*SwitchType*/ 20,  MVT::v2i32,// ->44022
/*44002*/       OPC_CheckChild1Type, MVT::v2i32,
/*44004*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44006*/       OPC_EmitInteger, MVT::i32, 14, 
/*44009*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44012*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLSv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i32 21:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VCLSv2i32:v2i32 DPR:v2i32:$Vm)
              /*SwitchType*/ 20,  MVT::v16i8,// ->44044
/*44024*/       OPC_CheckChild1Type, MVT::v16i8,
/*44026*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44028*/       OPC_EmitInteger, MVT::i32, 14, 
/*44031*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44034*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLSv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v16i8 21:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VCLSv16i8:v16i8 QPR:v16i8:$Vm)
              /*SwitchType*/ 20,  MVT::v8i16,// ->44066
/*44046*/       OPC_CheckChild1Type, MVT::v8i16,
/*44048*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44050*/       OPC_EmitInteger, MVT::i32, 14, 
/*44053*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44056*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLSv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i16 21:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VCLSv8i16:v8i16 QPR:v8i16:$Vm)
              /*SwitchType*/ 20,  MVT::v4i32,// ->44088
/*44068*/       OPC_CheckChild1Type, MVT::v4i32,
/*44070*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44072*/       OPC_EmitInteger, MVT::i32, 14, 
/*44075*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44078*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLSv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 21:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VCLSv4i32:v4i32 QPR:v4i32:$Vm)
              0, // EndSwitchType
/*44089*/   /*Scope*/ 10|128,1/*138*/, /*->44229*/
/*44091*/     OPC_CheckInteger, 22, 
/*44093*/     OPC_MoveParent,
/*44094*/     OPC_RecordChild1, // #0 = $Vm
/*44095*/     OPC_SwitchType /*6 cases */, 20,  MVT::v8i8,// ->44118
/*44098*/       OPC_CheckChild1Type, MVT::v8i8,
/*44100*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44102*/       OPC_EmitInteger, MVT::i32, 14, 
/*44105*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44108*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLZv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i8 22:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VCLZv8i8:v8i8 DPR:v8i8:$Vm)
              /*SwitchType*/ 20,  MVT::v4i16,// ->44140
/*44120*/       OPC_CheckChild1Type, MVT::v4i16,
/*44122*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44124*/       OPC_EmitInteger, MVT::i32, 14, 
/*44127*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44130*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLZv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i16 22:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VCLZv4i16:v4i16 DPR:v4i16:$Vm)
              /*SwitchType*/ 20,  MVT::v2i32,// ->44162
/*44142*/       OPC_CheckChild1Type, MVT::v2i32,
/*44144*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44146*/       OPC_EmitInteger, MVT::i32, 14, 
/*44149*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44152*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLZv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i32 22:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VCLZv2i32:v2i32 DPR:v2i32:$Vm)
              /*SwitchType*/ 20,  MVT::v16i8,// ->44184
/*44164*/       OPC_CheckChild1Type, MVT::v16i8,
/*44166*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44168*/       OPC_EmitInteger, MVT::i32, 14, 
/*44171*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44174*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLZv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v16i8 22:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VCLZv16i8:v16i8 QPR:v16i8:$Vm)
              /*SwitchType*/ 20,  MVT::v8i16,// ->44206
/*44186*/       OPC_CheckChild1Type, MVT::v8i16,
/*44188*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44190*/       OPC_EmitInteger, MVT::i32, 14, 
/*44193*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44196*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLZv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i16 22:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VCLZv8i16:v8i16 QPR:v8i16:$Vm)
              /*SwitchType*/ 20,  MVT::v4i32,// ->44228
/*44208*/       OPC_CheckChild1Type, MVT::v4i32,
/*44210*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44212*/       OPC_EmitInteger, MVT::i32, 14, 
/*44215*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44218*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLZv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 22:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VCLZv4i32:v4i32 QPR:v4i32:$Vm)
              0, // EndSwitchType
/*44229*/   /*Scope*/ 50, /*->44280*/
/*44230*/     OPC_CheckInteger, 23, 
/*44232*/     OPC_MoveParent,
/*44233*/     OPC_RecordChild1, // #0 = $Vm
/*44234*/     OPC_SwitchType /*2 cases */, 20,  MVT::v8i8,// ->44257
/*44237*/       OPC_CheckChild1Type, MVT::v8i8,
/*44239*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44241*/       OPC_EmitInteger, MVT::i32, 14, 
/*44244*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44247*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCNTd), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i8 23:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VCNTd:v8i8 DPR:v8i8:$Vm)
              /*SwitchType*/ 20,  MVT::v16i8,// ->44279
/*44259*/       OPC_CheckChild1Type, MVT::v16i8,
/*44261*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44263*/       OPC_EmitInteger, MVT::i32, 14, 
/*44266*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44269*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCNTq), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v16i8 23:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VCNTq:v16i8 QPR:v16i8:$Vm)
              0, // EndSwitchType
/*44280*/   /*Scope*/ 72, /*->44353*/
/*44281*/     OPC_CheckInteger, 65, 
/*44283*/     OPC_MoveParent,
/*44284*/     OPC_RecordChild1, // #0 = $Vm
/*44285*/     OPC_SwitchType /*3 cases */, 20,  MVT::v8i8,// ->44308
/*44288*/       OPC_CheckChild1Type, MVT::v8i16,
/*44290*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44292*/       OPC_EmitInteger, MVT::i32, 14, 
/*44295*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44298*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i8 65:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VQMOVNsv8i8:v8i8 QPR:v8i16:$Vm)
              /*SwitchType*/ 20,  MVT::v4i16,// ->44330
/*44310*/       OPC_CheckChild1Type, MVT::v4i32,
/*44312*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44314*/       OPC_EmitInteger, MVT::i32, 14, 
/*44317*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44320*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i16 65:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VQMOVNsv4i16:v4i16 QPR:v4i32:$Vm)
              /*SwitchType*/ 20,  MVT::v2i32,// ->44352
/*44332*/       OPC_CheckChild1Type, MVT::v2i64,
/*44334*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44336*/       OPC_EmitInteger, MVT::i32, 14, 
/*44339*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44342*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i32 65:iPTR, QPR:v2i64:$Vm) - Complexity = 8
                // Dst: (VQMOVNsv2i32:v2i32 QPR:v2i64:$Vm)
              0, // EndSwitchType
/*44353*/   /*Scope*/ 72, /*->44426*/
/*44354*/     OPC_CheckInteger, 67, 
/*44356*/     OPC_MoveParent,
/*44357*/     OPC_RecordChild1, // #0 = $Vm
/*44358*/     OPC_SwitchType /*3 cases */, 20,  MVT::v8i8,// ->44381
/*44361*/       OPC_CheckChild1Type, MVT::v8i16,
/*44363*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44365*/       OPC_EmitInteger, MVT::i32, 14, 
/*44368*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44371*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i8 67:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VQMOVNuv8i8:v8i8 QPR:v8i16:$Vm)
              /*SwitchType*/ 20,  MVT::v4i16,// ->44403
/*44383*/       OPC_CheckChild1Type, MVT::v4i32,
/*44385*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44387*/       OPC_EmitInteger, MVT::i32, 14, 
/*44390*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44393*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i16 67:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VQMOVNuv4i16:v4i16 QPR:v4i32:$Vm)
              /*SwitchType*/ 20,  MVT::v2i32,// ->44425
/*44405*/       OPC_CheckChild1Type, MVT::v2i64,
/*44407*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44409*/       OPC_EmitInteger, MVT::i32, 14, 
/*44412*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44415*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i32 67:iPTR, QPR:v2i64:$Vm) - Complexity = 8
                // Dst: (VQMOVNuv2i32:v2i32 QPR:v2i64:$Vm)
              0, // EndSwitchType
/*44426*/   /*Scope*/ 72, /*->44499*/
/*44427*/     OPC_CheckInteger, 66, 
/*44429*/     OPC_MoveParent,
/*44430*/     OPC_RecordChild1, // #0 = $Vm
/*44431*/     OPC_SwitchType /*3 cases */, 20,  MVT::v8i8,// ->44454
/*44434*/       OPC_CheckChild1Type, MVT::v8i16,
/*44436*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44438*/       OPC_EmitInteger, MVT::i32, 14, 
/*44441*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44444*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNsuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i8 66:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VQMOVNsuv8i8:v8i8 QPR:v8i16:$Vm)
              /*SwitchType*/ 20,  MVT::v4i16,// ->44476
/*44456*/       OPC_CheckChild1Type, MVT::v4i32,
/*44458*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44460*/       OPC_EmitInteger, MVT::i32, 14, 
/*44463*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44466*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNsuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i16 66:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VQMOVNsuv4i16:v4i16 QPR:v4i32:$Vm)
              /*SwitchType*/ 20,  MVT::v2i32,// ->44498
/*44478*/       OPC_CheckChild1Type, MVT::v2i64,
/*44480*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44482*/       OPC_EmitInteger, MVT::i32, 14, 
/*44485*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44488*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNsuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i32 66:iPTR, QPR:v2i64:$Vm) - Complexity = 8
                // Dst: (VQMOVNsuv2i32:v2i32 QPR:v2i64:$Vm)
              0, // EndSwitchType
/*44499*/   /*Scope*/ 22, /*->44522*/
/*44500*/     OPC_CheckInteger, 26, 
/*44502*/     OPC_MoveParent,
/*44503*/     OPC_RecordChild1, // #0 = $Vm
/*44504*/     OPC_CheckPatternPredicate, 21, // (Subtarget->hasNEON()) && (Subtarget->hasFP16())
/*44506*/     OPC_EmitInteger, MVT::i32, 14, 
/*44509*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44512*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2h), 0,
                  1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (intrinsic_wo_chain:v4i16 26:iPTR, QPR:v4f32:$Vm) - Complexity = 8
              // Dst: (VCVTf2h:v4i16 QPR:v4f32:$Vm)
/*44522*/   /*Scope*/ 24, /*->44547*/
/*44523*/     OPC_CheckInteger, 108, 
/*44525*/     OPC_MoveParent,
/*44526*/     OPC_RecordChild1, // #0 = $Vn
/*44527*/     OPC_RecordChild2, // #1 = $Vm
/*44528*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44530*/     OPC_EmitInteger, MVT::i32, 14, 
/*44533*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44536*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VTBL1), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (intrinsic_wo_chain:v8i8 108:iPTR, VecListOneD:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
              // Dst: (VTBL1:v8i8 VecListOneD:v8i8:$Vn, DPR:v8i8:$Vm)
/*44547*/   /*Scope*/ 26, /*->44574*/
/*44548*/     OPC_CheckInteger, 112, 
/*44550*/     OPC_MoveParent,
/*44551*/     OPC_RecordChild1, // #0 = $orig
/*44552*/     OPC_RecordChild2, // #1 = $Vn
/*44553*/     OPC_RecordChild3, // #2 = $Vm
/*44554*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44556*/     OPC_EmitInteger, MVT::i32, 14, 
/*44559*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44562*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VTBX1), 0,
                  1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
              // Src: (intrinsic_wo_chain:v8i8 112:iPTR, DPR:v8i8:$orig, VecListOneD:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
              // Dst: (VTBX1:v8i8 DPR:v8i8:$orig, VecListOneD:v8i8:$Vn, DPR:v8i8:$Vm)
/*44574*/   /*Scope*/ 58, /*->44633*/
/*44575*/     OPC_CheckInteger, 85, 
/*44577*/     OPC_MoveParent,
/*44578*/     OPC_RecordChild1, // #0 = $Vn
/*44579*/     OPC_SwitchType /*2 cases */, 24,  MVT::v2f32,// ->44606
/*44582*/       OPC_CheckChild1Type, MVT::v2f32,
/*44584*/       OPC_RecordChild2, // #1 = $Vm
/*44585*/       OPC_CheckChild2Type, MVT::v2f32,
/*44587*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44589*/       OPC_EmitInteger, MVT::i32, 14, 
/*44592*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44595*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRECPSfd), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2f32 85:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VRECPSfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
              /*SwitchType*/ 24,  MVT::v4f32,// ->44632
/*44608*/       OPC_CheckChild1Type, MVT::v4f32,
/*44610*/       OPC_RecordChild2, // #1 = $Vm
/*44611*/       OPC_CheckChild2Type, MVT::v4f32,
/*44613*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44615*/       OPC_EmitInteger, MVT::i32, 14, 
/*44618*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44621*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRECPSfq), 0,
                    1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4f32 85:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VRECPSfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
              0, // EndSwitchType
/*44633*/   /*Scope*/ 58, /*->44692*/
/*44634*/     OPC_CheckInteger, 92, 
/*44636*/     OPC_MoveParent,
/*44637*/     OPC_RecordChild1, // #0 = $Vn
/*44638*/     OPC_SwitchType /*2 cases */, 24,  MVT::v2f32,// ->44665
/*44641*/       OPC_CheckChild1Type, MVT::v2f32,
/*44643*/       OPC_RecordChild2, // #1 = $Vm
/*44644*/       OPC_CheckChild2Type, MVT::v2f32,
/*44646*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44648*/       OPC_EmitInteger, MVT::i32, 14, 
/*44651*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44654*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSQRTSfd), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2f32 92:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VRSQRTSfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
              /*SwitchType*/ 24,  MVT::v4f32,// ->44691
/*44667*/       OPC_CheckChild1Type, MVT::v4f32,
/*44669*/       OPC_RecordChild2, // #1 = $Vm
/*44670*/       OPC_CheckChild2Type, MVT::v4f32,
/*44672*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44674*/       OPC_EmitInteger, MVT::i32, 14, 
/*44677*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44680*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSQRTSfq), 0,
                    1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4f32 92:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VRSQRTSfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
              0, // EndSwitchType
/*44692*/   /*Scope*/ 22, /*->44715*/
/*44693*/     OPC_CheckInteger, 29, 
/*44695*/     OPC_MoveParent,
/*44696*/     OPC_RecordChild1, // #0 = $Vm
/*44697*/     OPC_CheckPatternPredicate, 21, // (Subtarget->hasNEON()) && (Subtarget->hasFP16())
/*44699*/     OPC_EmitInteger, MVT::i32, 14, 
/*44702*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44705*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTh2f), 0,
                  1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (intrinsic_wo_chain:v4f32 29:iPTR, DPR:v4i16:$Vm) - Complexity = 8
              // Dst: (VCVTh2f:v4f32 DPR:v4i16:$Vm)
/*44715*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 31|128,2/*287*/,  TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->45007
/*44720*/   OPC_Scope, 6|128,1/*134*/, /*->44857*/ // 2 children in Scope
/*44723*/     OPC_MoveChild, 0,
/*44725*/     OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*44728*/     OPC_RecordChild0, // #0 = $Rm
/*44729*/     OPC_RecordChild1, // #1 = $rot
/*44730*/     OPC_MoveChild, 1,
/*44732*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44735*/     OPC_CheckPredicate, 0, // Predicate_rot_imm
/*44737*/     OPC_CheckType, MVT::i32,
/*44739*/     OPC_MoveParent,
/*44740*/     OPC_MoveParent,
/*44741*/     OPC_MoveChild, 1,
/*44743*/     OPC_Scope, 55, /*->44800*/ // 2 children in Scope
/*44745*/       OPC_CheckValueType, MVT::i8,
/*44747*/       OPC_MoveParent,
/*44748*/       OPC_Scope, 24, /*->44774*/ // 2 children in Scope
/*44750*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*44752*/         OPC_EmitConvertToTarget, 1,
/*44754*/         OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*44757*/         OPC_EmitInteger, MVT::i32, 14, 
/*44760*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44763*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SXTB), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                  // Src: (sext_inreg:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other) - Complexity = 10
                  // Dst: (SXTB:i32 GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*44774*/       /*Scope*/ 24, /*->44799*/
/*44775*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*44777*/         OPC_EmitConvertToTarget, 1,
/*44779*/         OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*44782*/         OPC_EmitInteger, MVT::i32, 14, 
/*44785*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44788*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTB), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                  // Src: (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other) - Complexity = 10
                  // Dst: (t2SXTB:i32 rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*44799*/       0, /*End of Scope*/
/*44800*/     /*Scope*/ 55, /*->44856*/
/*44801*/       OPC_CheckValueType, MVT::i16,
/*44803*/       OPC_MoveParent,
/*44804*/       OPC_Scope, 24, /*->44830*/ // 2 children in Scope
/*44806*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*44808*/         OPC_EmitConvertToTarget, 1,
/*44810*/         OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*44813*/         OPC_EmitInteger, MVT::i32, 14, 
/*44816*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44819*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SXTH), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                  // Src: (sext_inreg:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i16:Other) - Complexity = 10
                  // Dst: (SXTH:i32 GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*44830*/       /*Scope*/ 24, /*->44855*/
/*44831*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*44833*/         OPC_EmitConvertToTarget, 1,
/*44835*/         OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*44838*/         OPC_EmitInteger, MVT::i32, 14, 
/*44841*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44844*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTH), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                  // Src: (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i16:Other) - Complexity = 10
                  // Dst: (t2SXTH:i32 rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*44855*/       0, /*End of Scope*/
/*44856*/     0, /*End of Scope*/
/*44857*/   /*Scope*/ 19|128,1/*147*/, /*->45006*/
/*44859*/     OPC_RecordChild0, // #0 = $Src
/*44860*/     OPC_MoveChild, 1,
/*44862*/     OPC_Scope, 70, /*->44934*/ // 2 children in Scope
/*44864*/       OPC_CheckValueType, MVT::i8,
/*44866*/       OPC_MoveParent,
/*44867*/       OPC_Scope, 22, /*->44891*/ // 3 children in Scope
/*44869*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*44871*/         OPC_EmitInteger, MVT::i32, 0, 
/*44874*/         OPC_EmitInteger, MVT::i32, 14, 
/*44877*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44880*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SXTB), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sext_inreg:i32 GPR:i32:$Src, i8:Other) - Complexity = 3
                  // Dst: (SXTB:i32 GPR:i32:$Src, 0:i32)
/*44891*/       /*Scope*/ 18, /*->44910*/
/*44892*/         OPC_CheckPatternPredicate, 10, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*44894*/         OPC_EmitInteger, MVT::i32, 14, 
/*44897*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44900*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tSXTB), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (sext_inreg:i32 tGPR:i32:$Rm, i8:Other) - Complexity = 3
                  // Dst: (tSXTB:i32 tGPR:i32:$Rm)
/*44910*/       /*Scope*/ 22, /*->44933*/
/*44911*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*44913*/         OPC_EmitInteger, MVT::i32, 0, 
/*44916*/         OPC_EmitInteger, MVT::i32, 14, 
/*44919*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44922*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTB), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sext_inreg:i32 rGPR:i32:$Src, i8:Other) - Complexity = 3
                  // Dst: (t2SXTB:i32 rGPR:i32:$Src, 0:i32)
/*44933*/       0, /*End of Scope*/
/*44934*/     /*Scope*/ 70, /*->45005*/
/*44935*/       OPC_CheckValueType, MVT::i16,
/*44937*/       OPC_MoveParent,
/*44938*/       OPC_Scope, 22, /*->44962*/ // 3 children in Scope
/*44940*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*44942*/         OPC_EmitInteger, MVT::i32, 0, 
/*44945*/         OPC_EmitInteger, MVT::i32, 14, 
/*44948*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44951*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SXTH), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sext_inreg:i32 GPR:i32:$Src, i16:Other) - Complexity = 3
                  // Dst: (SXTH:i32 GPR:i32:$Src, 0:i32)
/*44962*/       /*Scope*/ 18, /*->44981*/
/*44963*/         OPC_CheckPatternPredicate, 10, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*44965*/         OPC_EmitInteger, MVT::i32, 14, 
/*44968*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44971*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tSXTH), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (sext_inreg:i32 tGPR:i32:$Rm, i16:Other) - Complexity = 3
                  // Dst: (tSXTH:i32 tGPR:i32:$Rm)
/*44981*/       /*Scope*/ 22, /*->45004*/
/*44982*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*44984*/         OPC_EmitInteger, MVT::i32, 0, 
/*44987*/         OPC_EmitInteger, MVT::i32, 14, 
/*44990*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44993*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTH), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sext_inreg:i32 rGPR:i32:$Src, i16:Other) - Complexity = 3
                  // Dst: (t2SXTH:i32 rGPR:i32:$Src, 0:i32)
/*45004*/       0, /*End of Scope*/
/*45005*/     0, /*End of Scope*/
/*45006*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 115|128,16/*2163*/,  TARGET_VAL(ISD::FADD),// ->47174
/*45011*/   OPC_Scope, 113, /*->45126*/ // 14 children in Scope
/*45013*/     OPC_MoveChild, 0,
/*45015*/     OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*45018*/     OPC_MoveChild, 0,
/*45020*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*45023*/     OPC_RecordChild0, // #0 = $Dn
/*45024*/     OPC_RecordChild1, // #1 = $Dm
/*45025*/     OPC_CheckPredicate, 64, // Predicate_fmul_su
/*45027*/     OPC_MoveParent,
/*45028*/     OPC_MoveParent,
/*45029*/     OPC_RecordChild1, // #2 = $Ddin
/*45030*/     OPC_CheckPredicate, 65, // Predicate_fadd_mlx
/*45032*/     OPC_SwitchType /*2 cases */, 44,  MVT::f64,// ->45079
/*45035*/       OPC_Scope, 20, /*->45057*/ // 2 children in Scope
/*45037*/         OPC_CheckPatternPredicate, 22, // (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx()) && (!Subtarget->hasVFP4())
/*45039*/         OPC_EmitInteger, MVT::i32, 14, 
/*45042*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45045*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSD), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fadd:f64 (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>), DPR:f64:$Ddin)<<P:Predicate_fadd_mlx>> - Complexity = 11
                  // Dst: (VMLSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*45057*/       /*Scope*/ 20, /*->45078*/
/*45058*/         OPC_CheckPatternPredicate, 23, // (Subtarget->hasVFP4())
/*45060*/         OPC_EmitInteger, MVT::i32, 14, 
/*45063*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45066*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSD), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fadd:f64 (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>), DPR:f64:$Ddin)<<P:Predicate_fadd_mlx>> - Complexity = 11
                  // Dst: (VFMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*45078*/       0, /*End of Scope*/
              /*SwitchType*/ 44,  MVT::f32,// ->45125
/*45081*/       OPC_Scope, 20, /*->45103*/ // 2 children in Scope
/*45083*/         OPC_CheckPatternPredicate, 24, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!Subtarget->hasVFP4())
/*45085*/         OPC_EmitInteger, MVT::i32, 14, 
/*45088*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45091*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSS), 0,
                      1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fadd:f32 (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>), SPR:f32:$Sdin)<<P:Predicate_fadd_mlx>> - Complexity = 11
                  // Dst: (VMLSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*45103*/       /*Scope*/ 20, /*->45124*/
/*45104*/         OPC_CheckPatternPredicate, 25, // (Subtarget->hasVFP4()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*45106*/         OPC_EmitInteger, MVT::i32, 14, 
/*45109*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45112*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSS), 0,
                      1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fadd:f32 (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>), SPR:f32:$Sdin)<<P:Predicate_fadd_mlx>> - Complexity = 11
                  // Dst: (VFMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*45124*/       0, /*End of Scope*/
              0, // EndSwitchType
/*45126*/   /*Scope*/ 115|128,1/*243*/, /*->45371*/
/*45128*/     OPC_RecordChild0, // #0 = $Ddin
/*45129*/     OPC_MoveChild, 1,
/*45131*/     OPC_SwitchOpcode /*2 cases */, 107,  TARGET_VAL(ISD::FNEG),// ->45242
/*45135*/       OPC_MoveChild, 0,
/*45137*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*45140*/       OPC_RecordChild0, // #1 = $Dn
/*45141*/       OPC_RecordChild1, // #2 = $Dm
/*45142*/       OPC_CheckPredicate, 64, // Predicate_fmul_su
/*45144*/       OPC_MoveParent,
/*45145*/       OPC_MoveParent,
/*45146*/       OPC_CheckPredicate, 65, // Predicate_fadd_mlx
/*45148*/       OPC_SwitchType /*2 cases */, 44,  MVT::f64,// ->45195
/*45151*/         OPC_Scope, 20, /*->45173*/ // 2 children in Scope
/*45153*/           OPC_CheckPatternPredicate, 22, // (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx()) && (!Subtarget->hasVFP4())
/*45155*/           OPC_EmitInteger, MVT::i32, 14, 
/*45158*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45161*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSD), 0,
                        1/*#VTs*/, MVT::f64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fadd:f64 DPR:f64:$Ddin, (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>))<<P:Predicate_fadd_mlx>> - Complexity = 11
                    // Dst: (VMLSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*45173*/         /*Scope*/ 20, /*->45194*/
/*45174*/           OPC_CheckPatternPredicate, 23, // (Subtarget->hasVFP4())
/*45176*/           OPC_EmitInteger, MVT::i32, 14, 
/*45179*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45182*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSD), 0,
                        1/*#VTs*/, MVT::f64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fadd:f64 DPR:f64:$Ddin, (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>))<<P:Predicate_fadd_mlx>> - Complexity = 11
                    // Dst: (VFMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*45194*/         0, /*End of Scope*/
                /*SwitchType*/ 44,  MVT::f32,// ->45241
/*45197*/         OPC_Scope, 20, /*->45219*/ // 2 children in Scope
/*45199*/           OPC_CheckPatternPredicate, 24, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!Subtarget->hasVFP4())
/*45201*/           OPC_EmitInteger, MVT::i32, 14, 
/*45204*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45207*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSS), 0,
                        1/*#VTs*/, MVT::f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fadd:f32 SPR:f32:$Sdin, (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>))<<P:Predicate_fadd_mlx>> - Complexity = 11
                    // Dst: (VMLSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*45219*/         /*Scope*/ 20, /*->45240*/
/*45220*/           OPC_CheckPatternPredicate, 25, // (Subtarget->hasVFP4()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*45222*/           OPC_EmitInteger, MVT::i32, 14, 
/*45225*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45228*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSS), 0,
                        1/*#VTs*/, MVT::f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fadd:f32 SPR:f32:$Sdin, (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>))<<P:Predicate_fadd_mlx>> - Complexity = 11
                    // Dst: (VFMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*45240*/         0, /*End of Scope*/
                0, // EndSwitchType
              /*SwitchOpcode*/ 125,  TARGET_VAL(ISD::FMUL),// ->45370
/*45245*/       OPC_Scope, 74, /*->45321*/ // 2 children in Scope
/*45247*/         OPC_RecordChild0, // #1 = $Vn
/*45248*/         OPC_MoveChild, 1,
/*45250*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*45253*/         OPC_RecordChild0, // #2 = $Vm
/*45254*/         OPC_CheckChild0Type, MVT::v2f32,
/*45256*/         OPC_RecordChild1, // #3 = $lane
/*45257*/         OPC_MoveChild, 1,
/*45259*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*45262*/         OPC_MoveParent,
/*45263*/         OPC_MoveParent,
/*45264*/         OPC_CheckPredicate, 64, // Predicate_fmul_su
/*45266*/         OPC_MoveParent,
/*45267*/         OPC_CheckPredicate, 65, // Predicate_fadd_mlx
/*45269*/         OPC_SwitchType /*2 cases */, 23,  MVT::v2f32,// ->45295
/*45272*/           OPC_CheckPatternPredicate, 26, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*45274*/           OPC_EmitConvertToTarget, 3,
/*45276*/           OPC_EmitInteger, MVT::i32, 14, 
/*45279*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45282*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfd), 0,
                        1/*#VTs*/, MVT::v2f32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (fadd:v2f32 DPR:v2f32:$src1, (fmul:v2f32 DPR:v2f32:$Vn, (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane))<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 14
                    // Dst: (VMLAslfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
                  /*SwitchType*/ 23,  MVT::v4f32,// ->45320
/*45297*/           OPC_CheckPatternPredicate, 26, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*45299*/           OPC_EmitConvertToTarget, 3,
/*45301*/           OPC_EmitInteger, MVT::i32, 14, 
/*45304*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45307*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfq), 0,
                        1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (fadd:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$Vn, (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane))<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 14
                    // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
                  0, // EndSwitchType
/*45321*/       /*Scope*/ 47, /*->45369*/
/*45322*/         OPC_MoveChild, 0,
/*45324*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*45327*/         OPC_RecordChild0, // #1 = $Vm
/*45328*/         OPC_CheckChild0Type, MVT::v2f32,
/*45330*/         OPC_RecordChild1, // #2 = $lane
/*45331*/         OPC_MoveChild, 1,
/*45333*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*45336*/         OPC_MoveParent,
/*45337*/         OPC_MoveParent,
/*45338*/         OPC_RecordChild1, // #3 = $Vn
/*45339*/         OPC_CheckPredicate, 64, // Predicate_fmul_su
/*45341*/         OPC_MoveParent,
/*45342*/         OPC_CheckPredicate, 65, // Predicate_fadd_mlx
/*45344*/         OPC_CheckType, MVT::v2f32,
/*45346*/         OPC_CheckPatternPredicate, 26, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*45348*/         OPC_EmitConvertToTarget, 2,
/*45350*/         OPC_EmitInteger, MVT::i32, 14, 
/*45353*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45356*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfd), 0,
                      1/*#VTs*/, MVT::v2f32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                  // Src: (fadd:v2f32 DPR:v2f32:$src1, (fmul:v2f32 (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), DPR:v2f32:$Vn)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 14
                  // Dst: (VMLAslfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*45369*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*45371*/   /*Scope*/ 105, /*->45477*/
/*45372*/     OPC_MoveChild, 0,
/*45374*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*45377*/     OPC_Scope, 48, /*->45427*/ // 2 children in Scope
/*45379*/       OPC_RecordChild0, // #0 = $Vn
/*45380*/       OPC_MoveChild, 1,
/*45382*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*45385*/       OPC_RecordChild0, // #1 = $Vm
/*45386*/       OPC_CheckChild0Type, MVT::v2f32,
/*45388*/       OPC_RecordChild1, // #2 = $lane
/*45389*/       OPC_MoveChild, 1,
/*45391*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*45394*/       OPC_MoveParent,
/*45395*/       OPC_MoveParent,
/*45396*/       OPC_CheckPredicate, 64, // Predicate_fmul_su
/*45398*/       OPC_MoveParent,
/*45399*/       OPC_RecordChild1, // #3 = $src1
/*45400*/       OPC_CheckPredicate, 65, // Predicate_fadd_mlx
/*45402*/       OPC_CheckType, MVT::v2f32,
/*45404*/       OPC_CheckPatternPredicate, 26, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*45406*/       OPC_EmitConvertToTarget, 2,
/*45408*/       OPC_EmitInteger, MVT::i32, 14, 
/*45411*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45414*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfd), 0,
                    1/*#VTs*/, MVT::v2f32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                // Src: (fadd:v2f32 (fmul:v2f32 DPR:v2f32:$Vn, (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane))<<P:Predicate_fmul_su>>, DPR:v2f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 14
                // Dst: (VMLAslfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*45427*/     /*Scope*/ 48, /*->45476*/
/*45428*/       OPC_MoveChild, 0,
/*45430*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*45433*/       OPC_RecordChild0, // #0 = $Vm
/*45434*/       OPC_CheckChild0Type, MVT::v2f32,
/*45436*/       OPC_RecordChild1, // #1 = $lane
/*45437*/       OPC_MoveChild, 1,
/*45439*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*45442*/       OPC_MoveParent,
/*45443*/       OPC_MoveParent,
/*45444*/       OPC_RecordChild1, // #2 = $Vn
/*45445*/       OPC_CheckPredicate, 64, // Predicate_fmul_su
/*45447*/       OPC_MoveParent,
/*45448*/       OPC_RecordChild1, // #3 = $src1
/*45449*/       OPC_CheckPredicate, 65, // Predicate_fadd_mlx
/*45451*/       OPC_CheckType, MVT::v2f32,
/*45453*/       OPC_CheckPatternPredicate, 26, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*45455*/       OPC_EmitConvertToTarget, 1,
/*45457*/       OPC_EmitInteger, MVT::i32, 14, 
/*45460*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45463*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfd), 0,
                    1/*#VTs*/, MVT::v2f32, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                // Src: (fadd:v2f32 (fmul:v2f32 (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), DPR:v2f32:$Vn)<<P:Predicate_fmul_su>>, DPR:v2f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 14
                // Dst: (VMLAslfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*45476*/     0, /*End of Scope*/
/*45477*/   /*Scope*/ 53, /*->45531*/
/*45478*/     OPC_RecordChild0, // #0 = $src1
/*45479*/     OPC_MoveChild, 1,
/*45481*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*45484*/     OPC_MoveChild, 0,
/*45486*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*45489*/     OPC_RecordChild0, // #1 = $Vm
/*45490*/     OPC_CheckChild0Type, MVT::v2f32,
/*45492*/     OPC_RecordChild1, // #2 = $lane
/*45493*/     OPC_MoveChild, 1,
/*45495*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*45498*/     OPC_MoveParent,
/*45499*/     OPC_MoveParent,
/*45500*/     OPC_RecordChild1, // #3 = $Vn
/*45501*/     OPC_CheckPredicate, 64, // Predicate_fmul_su
/*45503*/     OPC_MoveParent,
/*45504*/     OPC_CheckPredicate, 65, // Predicate_fadd_mlx
/*45506*/     OPC_CheckType, MVT::v4f32,
/*45508*/     OPC_CheckPatternPredicate, 26, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*45510*/     OPC_EmitConvertToTarget, 2,
/*45512*/     OPC_EmitInteger, MVT::i32, 14, 
/*45515*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45518*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfq), 0,
                  1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
              // Src: (fadd:v4f32 QPR:v4f32:$src1, (fmul:v4f32 (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), QPR:v4f32:$Vn)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 14
              // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*45531*/   /*Scope*/ 105, /*->45637*/
/*45532*/     OPC_MoveChild, 0,
/*45534*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*45537*/     OPC_Scope, 48, /*->45587*/ // 2 children in Scope
/*45539*/       OPC_RecordChild0, // #0 = $Vn
/*45540*/       OPC_MoveChild, 1,
/*45542*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*45545*/       OPC_RecordChild0, // #1 = $Vm
/*45546*/       OPC_CheckChild0Type, MVT::v2f32,
/*45548*/       OPC_RecordChild1, // #2 = $lane
/*45549*/       OPC_MoveChild, 1,
/*45551*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*45554*/       OPC_MoveParent,
/*45555*/       OPC_MoveParent,
/*45556*/       OPC_CheckPredicate, 64, // Predicate_fmul_su
/*45558*/       OPC_MoveParent,
/*45559*/       OPC_RecordChild1, // #3 = $src1
/*45560*/       OPC_CheckPredicate, 65, // Predicate_fadd_mlx
/*45562*/       OPC_CheckType, MVT::v4f32,
/*45564*/       OPC_CheckPatternPredicate, 26, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*45566*/       OPC_EmitConvertToTarget, 2,
/*45568*/       OPC_EmitInteger, MVT::i32, 14, 
/*45571*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45574*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfq), 0,
                    1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                // Src: (fadd:v4f32 (fmul:v4f32 QPR:v4f32:$Vn, (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane))<<P:Predicate_fmul_su>>, QPR:v4f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 14
                // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*45587*/     /*Scope*/ 48, /*->45636*/
/*45588*/       OPC_MoveChild, 0,
/*45590*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*45593*/       OPC_RecordChild0, // #0 = $Vm
/*45594*/       OPC_CheckChild0Type, MVT::v2f32,
/*45596*/       OPC_RecordChild1, // #1 = $lane
/*45597*/       OPC_MoveChild, 1,
/*45599*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*45602*/       OPC_MoveParent,
/*45603*/       OPC_MoveParent,
/*45604*/       OPC_RecordChild1, // #2 = $Vn
/*45605*/       OPC_CheckPredicate, 64, // Predicate_fmul_su
/*45607*/       OPC_MoveParent,
/*45608*/       OPC_RecordChild1, // #3 = $src1
/*45609*/       OPC_CheckPredicate, 65, // Predicate_fadd_mlx
/*45611*/       OPC_CheckType, MVT::v4f32,
/*45613*/       OPC_CheckPatternPredicate, 26, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*45615*/       OPC_EmitConvertToTarget, 1,
/*45617*/       OPC_EmitInteger, MVT::i32, 14, 
/*45620*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45623*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfq), 0,
                    1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                // Src: (fadd:v4f32 (fmul:v4f32 (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), QPR:v4f32:$Vn)<<P:Predicate_fmul_su>>, QPR:v4f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 14
                // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*45636*/     0, /*End of Scope*/
/*45637*/   /*Scope*/ 10|128,1/*138*/, /*->45777*/
/*45639*/     OPC_RecordChild0, // #0 = $src1
/*45640*/     OPC_MoveChild, 1,
/*45642*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*45645*/     OPC_Scope, 64, /*->45711*/ // 2 children in Scope
/*45647*/       OPC_RecordChild0, // #1 = $src2
/*45648*/       OPC_MoveChild, 1,
/*45650*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*45653*/       OPC_RecordChild0, // #2 = $src3
/*45654*/       OPC_CheckChild0Type, MVT::v4f32,
/*45656*/       OPC_RecordChild1, // #3 = $lane
/*45657*/       OPC_MoveChild, 1,
/*45659*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*45662*/       OPC_MoveParent,
/*45663*/       OPC_MoveParent,
/*45664*/       OPC_CheckPredicate, 64, // Predicate_fmul_su
/*45666*/       OPC_MoveParent,
/*45667*/       OPC_CheckPredicate, 65, // Predicate_fadd_mlx
/*45669*/       OPC_CheckType, MVT::v4f32,
/*45671*/       OPC_CheckPatternPredicate, 26, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*45673*/       OPC_EmitConvertToTarget, 3,
/*45675*/       OPC_EmitNodeXForm, 3, 4, // DSubReg_i32_reg
/*45678*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 2, 5,  // Results = #6 
/*45687*/       OPC_EmitConvertToTarget, 3,
/*45689*/       OPC_EmitNodeXForm, 4, 7, // SubReg_i32_lane
/*45692*/       OPC_EmitInteger, MVT::i32, 14, 
/*45695*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45698*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfq), 0,
                    1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                // Src: (fadd:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$src2, (NEONvduplane:v4f32 QPR:v4f32:$src3, (imm:i32):$lane))<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 14
                // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*45711*/     /*Scope*/ 64, /*->45776*/
/*45712*/       OPC_MoveChild, 0,
/*45714*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*45717*/       OPC_RecordChild0, // #1 = $src3
/*45718*/       OPC_CheckChild0Type, MVT::v4f32,
/*45720*/       OPC_RecordChild1, // #2 = $lane
/*45721*/       OPC_MoveChild, 1,
/*45723*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*45726*/       OPC_MoveParent,
/*45727*/       OPC_MoveParent,
/*45728*/       OPC_RecordChild1, // #3 = $src2
/*45729*/       OPC_CheckPredicate, 64, // Predicate_fmul_su
/*45731*/       OPC_MoveParent,
/*45732*/       OPC_CheckPredicate, 65, // Predicate_fadd_mlx
/*45734*/       OPC_CheckType, MVT::v4f32,
/*45736*/       OPC_CheckPatternPredicate, 26, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*45738*/       OPC_EmitConvertToTarget, 2,
/*45740*/       OPC_EmitNodeXForm, 3, 4, // DSubReg_i32_reg
/*45743*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 5,  // Results = #6 
/*45752*/       OPC_EmitConvertToTarget, 2,
/*45754*/       OPC_EmitNodeXForm, 4, 7, // SubReg_i32_lane
/*45757*/       OPC_EmitInteger, MVT::i32, 14, 
/*45760*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45763*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfq), 0,
                    1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                // Src: (fadd:v4f32 QPR:v4f32:$src1, (fmul:v4f32 (NEONvduplane:v4f32 QPR:v4f32:$src3, (imm:i32):$lane), QPR:v4f32:$src2)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 14
                // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*45776*/     0, /*End of Scope*/
/*45777*/   /*Scope*/ 66|128,1/*194*/, /*->45973*/
/*45779*/     OPC_MoveChild, 0,
/*45781*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*45784*/     OPC_Scope, 65, /*->45851*/ // 3 children in Scope
/*45786*/       OPC_RecordChild0, // #0 = $src2
/*45787*/       OPC_MoveChild, 1,
/*45789*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*45792*/       OPC_RecordChild0, // #1 = $src3
/*45793*/       OPC_CheckChild0Type, MVT::v4f32,
/*45795*/       OPC_RecordChild1, // #2 = $lane
/*45796*/       OPC_MoveChild, 1,
/*45798*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*45801*/       OPC_MoveParent,
/*45802*/       OPC_MoveParent,
/*45803*/       OPC_CheckPredicate, 64, // Predicate_fmul_su
/*45805*/       OPC_MoveParent,
/*45806*/       OPC_RecordChild1, // #3 = $src1
/*45807*/       OPC_CheckPredicate, 65, // Predicate_fadd_mlx
/*45809*/       OPC_CheckType, MVT::v4f32,
/*45811*/       OPC_CheckPatternPredicate, 26, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*45813*/       OPC_EmitConvertToTarget, 2,
/*45815*/       OPC_EmitNodeXForm, 3, 4, // DSubReg_i32_reg
/*45818*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 5,  // Results = #6 
/*45827*/       OPC_EmitConvertToTarget, 2,
/*45829*/       OPC_EmitNodeXForm, 4, 7, // SubReg_i32_lane
/*45832*/       OPC_EmitInteger, MVT::i32, 14, 
/*45835*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45838*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfq), 0,
                    1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 3, 0, 6, 8, 9, 10, 
                // Src: (fadd:v4f32 (fmul:v4f32 QPR:v4f32:$src2, (NEONvduplane:v4f32 QPR:v4f32:$src3, (imm:i32):$lane))<<P:Predicate_fmul_su>>, QPR:v4f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 14
                // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*45851*/     /*Scope*/ 65, /*->45917*/
/*45852*/       OPC_MoveChild, 0,
/*45854*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*45857*/       OPC_RecordChild0, // #0 = $src3
/*45858*/       OPC_CheckChild0Type, MVT::v4f32,
/*45860*/       OPC_RecordChild1, // #1 = $lane
/*45861*/       OPC_MoveChild, 1,
/*45863*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*45866*/       OPC_MoveParent,
/*45867*/       OPC_MoveParent,
/*45868*/       OPC_RecordChild1, // #2 = $src2
/*45869*/       OPC_CheckPredicate, 64, // Predicate_fmul_su
/*45871*/       OPC_MoveParent,
/*45872*/       OPC_RecordChild1, // #3 = $src1
/*45873*/       OPC_CheckPredicate, 65, // Predicate_fadd_mlx
/*45875*/       OPC_CheckType, MVT::v4f32,
/*45877*/       OPC_CheckPatternPredicate, 26, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*45879*/       OPC_EmitConvertToTarget, 1,
/*45881*/       OPC_EmitNodeXForm, 3, 4, // DSubReg_i32_reg
/*45884*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 0, 5,  // Results = #6 
/*45893*/       OPC_EmitConvertToTarget, 1,
/*45895*/       OPC_EmitNodeXForm, 4, 7, // SubReg_i32_lane
/*45898*/       OPC_EmitInteger, MVT::i32, 14, 
/*45901*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45904*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfq), 0,
                    1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 3, 2, 6, 8, 9, 10, 
                // Src: (fadd:v4f32 (fmul:v4f32 (NEONvduplane:v4f32 QPR:v4f32:$src3, (imm:i32):$lane), QPR:v4f32:$src2)<<P:Predicate_fmul_su>>, QPR:v4f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 14
                // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*45917*/     /*Scope*/ 54, /*->45972*/
/*45918*/       OPC_RecordChild0, // #0 = $Dn
/*45919*/       OPC_RecordChild1, // #1 = $Dm
/*45920*/       OPC_CheckPredicate, 64, // Predicate_fmul_su
/*45922*/       OPC_MoveParent,
/*45923*/       OPC_RecordChild1, // #2 = $Ddin
/*45924*/       OPC_CheckPredicate, 65, // Predicate_fadd_mlx
/*45926*/       OPC_SwitchType /*2 cases */, 20,  MVT::f64,// ->45949
/*45929*/         OPC_CheckPatternPredicate, 22, // (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx()) && (!Subtarget->hasVFP4())
/*45931*/         OPC_EmitInteger, MVT::i32, 14, 
/*45934*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45937*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAD), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fadd:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>, DPR:f64:$Ddin)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VMLAD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
                /*SwitchType*/ 20,  MVT::f32,// ->45971
/*45951*/         OPC_CheckPatternPredicate, 24, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!Subtarget->hasVFP4())
/*45953*/         OPC_EmitInteger, MVT::i32, 14, 
/*45956*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45959*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAS), 0,
                      1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fadd:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>, SPR:f32:$Sdin)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VMLAS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
                0, // EndSwitchType
/*45972*/     0, /*End of Scope*/
/*45973*/   /*Scope*/ 59, /*->46033*/
/*45974*/     OPC_RecordChild0, // #0 = $dstin
/*45975*/     OPC_MoveChild, 1,
/*45977*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*45980*/     OPC_RecordChild0, // #1 = $a
/*45981*/     OPC_RecordChild1, // #2 = $b
/*45982*/     OPC_CheckPredicate, 64, // Predicate_fmul_su
/*45984*/     OPC_MoveParent,
/*45985*/     OPC_CheckPredicate, 65, // Predicate_fadd_mlx
/*45987*/     OPC_SwitchType /*2 cases */, 20,  MVT::f64,// ->46010
/*45990*/       OPC_CheckPatternPredicate, 22, // (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx()) && (!Subtarget->hasVFP4())
/*45992*/       OPC_EmitInteger, MVT::i32, 14, 
/*45995*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45998*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAD), 0,
                    1/*#VTs*/, MVT::f64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (fadd:f64 DPR:f64:$dstin, (fmul:f64 DPR:f64:$a, DPR:f64:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                // Dst: (VMLAD:f64 DPR:f64:$dstin, DPR:f64:$a, DPR:f64:$b)
              /*SwitchType*/ 20,  MVT::f32,// ->46032
/*46012*/       OPC_CheckPatternPredicate, 24, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!Subtarget->hasVFP4())
/*46014*/       OPC_EmitInteger, MVT::i32, 14, 
/*46017*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46020*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAS), 0,
                    1/*#VTs*/, MVT::f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (fadd:f32 SPR:f32:$dstin, (fmul:f32 SPR:f32:$a, SPR:f32:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                // Dst: (VMLAS:f32 SPR:f32:$dstin, SPR:f32:$a, SPR:f32:$b)
              0, // EndSwitchType
/*46033*/   /*Scope*/ 59, /*->46093*/
/*46034*/     OPC_MoveChild, 0,
/*46036*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*46039*/     OPC_RecordChild0, // #0 = $Dn
/*46040*/     OPC_RecordChild1, // #1 = $Dm
/*46041*/     OPC_CheckPredicate, 64, // Predicate_fmul_su
/*46043*/     OPC_MoveParent,
/*46044*/     OPC_RecordChild1, // #2 = $Ddin
/*46045*/     OPC_CheckPredicate, 65, // Predicate_fadd_mlx
/*46047*/     OPC_SwitchType /*2 cases */, 20,  MVT::f64,// ->46070
/*46050*/       OPC_CheckPatternPredicate, 23, // (Subtarget->hasVFP4())
/*46052*/       OPC_EmitInteger, MVT::i32, 14, 
/*46055*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46058*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAD), 0,
                    1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (fadd:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>, DPR:f64:$Ddin)<<P:Predicate_fadd_mlx>> - Complexity = 8
                // Dst: (VFMAD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
              /*SwitchType*/ 20,  MVT::f32,// ->46092
/*46072*/       OPC_CheckPatternPredicate, 25, // (Subtarget->hasVFP4()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*46074*/       OPC_EmitInteger, MVT::i32, 14, 
/*46077*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46080*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAS), 0,
                    1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (fadd:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>, SPR:f32:$Sdin)<<P:Predicate_fadd_mlx>> - Complexity = 8
                // Dst: (VFMAS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
              0, // EndSwitchType
/*46093*/   /*Scope*/ 97|128,2/*353*/, /*->46448*/
/*46095*/     OPC_RecordChild0, // #0 = $dstin
/*46096*/     OPC_MoveChild, 1,
/*46098*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*46101*/     OPC_RecordChild0, // #1 = $a
/*46102*/     OPC_RecordChild1, // #2 = $b
/*46103*/     OPC_Scope, 51, /*->46156*/ // 2 children in Scope
/*46105*/       OPC_CheckPredicate, 64, // Predicate_fmul_su
/*46107*/       OPC_MoveParent,
/*46108*/       OPC_CheckPredicate, 65, // Predicate_fadd_mlx
/*46110*/       OPC_SwitchType /*2 cases */, 20,  MVT::f64,// ->46133
/*46113*/         OPC_CheckPatternPredicate, 23, // (Subtarget->hasVFP4())
/*46115*/         OPC_EmitInteger, MVT::i32, 14, 
/*46118*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46121*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAD), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fadd:f64 DPR:f64:$dstin, (fmul:f64 DPR:f64:$a, DPR:f64:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VFMAD:f64 DPR:f64:$dstin, DPR:f64:$a, DPR:f64:$b)
                /*SwitchType*/ 20,  MVT::f32,// ->46155
/*46135*/         OPC_CheckPatternPredicate, 25, // (Subtarget->hasVFP4()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*46137*/         OPC_EmitInteger, MVT::i32, 14, 
/*46140*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46143*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAS), 0,
                      1/*#VTs*/, MVT::f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fadd:f32 SPR:f32:$dstin, (fmul:f32 SPR:f32:$a, SPR:f32:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VFMAS:f32 SPR:f32:$dstin, SPR:f32:$a, SPR:f32:$b)
                0, // EndSwitchType
/*46156*/     /*Scope*/ 33|128,2/*289*/, /*->46447*/
/*46158*/       OPC_MoveParent,
/*46159*/       OPC_CheckType, MVT::f32,
/*46161*/       OPC_Scope, 12|128,1/*140*/, /*->46304*/ // 2 children in Scope
/*46164*/         OPC_CheckPatternPredicate, 27, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!Subtarget->hasNEONVFP4())
/*46166*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #3 
/*46173*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*46176*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 3, 4,  // Results = #5 
/*46185*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*46188*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 5, 0, 6,  // Results = #7 
/*46198*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #8 
/*46205*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*46208*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10 
/*46217*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*46220*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 10, 1, 11,  // Results = #12 
/*46230*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #13 
/*46237*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*46240*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 13, 14,  // Results = #15 
/*46249*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*46252*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 15, 2, 16,  // Results = #17 
/*46262*/         OPC_EmitInteger, MVT::i32, 14, 
/*46265*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46268*/         OPC_EmitNode, TARGET_VAL(ARM::VMLAfd), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 7, 12, 17, 18, 19,  // Results = #20 
/*46280*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*46283*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 20, 21,  // Results = #22 
/*46292*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*46295*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 22, 23, 
                  // Src: (fadd:f32 SPR:f32:$acc, (fmul:f32 SPR:f32:$a, SPR:f32:$b)) - Complexity = 6
                  // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VMLAfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$acc, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:f64), ssub_0:i32)
/*46304*/       /*Scope*/ 12|128,1/*140*/, /*->46446*/
/*46306*/         OPC_CheckPatternPredicate, 28, // (Subtarget->hasNEONVFP4()) && (Subtarget->useNEONForSinglePrecisionFP())
/*46308*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #3 
/*46315*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*46318*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 3, 4,  // Results = #5 
/*46327*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*46330*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 5, 0, 6,  // Results = #7 
/*46340*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #8 
/*46347*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*46350*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10 
/*46359*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*46362*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 10, 1, 11,  // Results = #12 
/*46372*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #13 
/*46379*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*46382*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 13, 14,  // Results = #15 
/*46391*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*46394*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 15, 2, 16,  // Results = #17 
/*46404*/         OPC_EmitInteger, MVT::i32, 14, 
/*46407*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46410*/         OPC_EmitNode, TARGET_VAL(ARM::VFMAfd), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 7, 12, 17, 18, 19,  // Results = #20 
/*46422*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*46425*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 20, 21,  // Results = #22 
/*46434*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*46437*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 22, 23, 
                  // Src: (fadd:f32 SPR:f32:$acc, (fmul:f32 SPR:f32:$a, SPR:f32:$b)) - Complexity = 6
                  // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VFMAfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$acc, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:f64), ssub_0:i32)
/*46446*/       0, /*End of Scope*/
/*46447*/     0, /*End of Scope*/
/*46448*/   /*Scope*/ 41|128,2/*297*/, /*->46747*/
/*46450*/     OPC_MoveChild, 0,
/*46452*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*46455*/     OPC_RecordChild0, // #0 = $a
/*46456*/     OPC_RecordChild1, // #1 = $b
/*46457*/     OPC_MoveParent,
/*46458*/     OPC_RecordChild1, // #2 = $acc
/*46459*/     OPC_CheckType, MVT::f32,
/*46461*/     OPC_Scope, 12|128,1/*140*/, /*->46604*/ // 2 children in Scope
/*46464*/       OPC_CheckPatternPredicate, 27, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!Subtarget->hasNEONVFP4())
/*46466*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #3 
/*46473*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*46476*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 3, 4,  // Results = #5 
/*46485*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*46488*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 5, 2, 6,  // Results = #7 
/*46498*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #8 
/*46505*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*46508*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10 
/*46517*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*46520*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 10, 0, 11,  // Results = #12 
/*46530*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #13 
/*46537*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*46540*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 13, 14,  // Results = #15 
/*46549*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*46552*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 15, 1, 16,  // Results = #17 
/*46562*/       OPC_EmitInteger, MVT::i32, 14, 
/*46565*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46568*/       OPC_EmitNode, TARGET_VAL(ARM::VMLAfd), 0,
                    1/*#VTs*/, MVT::f64, 5/*#Ops*/, 7, 12, 17, 18, 19,  // Results = #20 
/*46580*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*46583*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 20, 21,  // Results = #22 
/*46592*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*46595*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 22, 23, 
                // Src: (fadd:f32 (fmul:f32 SPR:f32:$a, SPR:f32:$b), SPR:f32:$acc) - Complexity = 6
                // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VMLAfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$acc, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:f64), ssub_0:i32)
/*46604*/     /*Scope*/ 12|128,1/*140*/, /*->46746*/
/*46606*/       OPC_CheckPatternPredicate, 28, // (Subtarget->hasNEONVFP4()) && (Subtarget->useNEONForSinglePrecisionFP())
/*46608*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #3 
/*46615*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*46618*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 3, 4,  // Results = #5 
/*46627*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*46630*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 5, 2, 6,  // Results = #7 
/*46640*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #8 
/*46647*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*46650*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10 
/*46659*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*46662*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 10, 0, 11,  // Results = #12 
/*46672*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #13 
/*46679*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*46682*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 13, 14,  // Results = #15 
/*46691*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*46694*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 15, 1, 16,  // Results = #17 
/*46704*/       OPC_EmitInteger, MVT::i32, 14, 
/*46707*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46710*/       OPC_EmitNode, TARGET_VAL(ARM::VFMAfd), 0,
                    1/*#VTs*/, MVT::f64, 5/*#Ops*/, 7, 12, 17, 18, 19,  // Results = #20 
/*46722*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*46725*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 20, 21,  // Results = #22 
/*46734*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*46737*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 22, 23, 
                // Src: (fadd:f32 (fmul:f32 SPR:f32:$a, SPR:f32:$b), SPR:f32:$acc) - Complexity = 6
                // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VFMAfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$acc, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:f64), ssub_0:i32)
/*46746*/     0, /*End of Scope*/
/*46747*/   /*Scope*/ 13|128,2/*269*/, /*->47018*/
/*46749*/     OPC_RecordChild0, // #0 = $Dn
/*46750*/     OPC_Scope, 29|128,1/*157*/, /*->46910*/ // 2 children in Scope
/*46753*/       OPC_RecordChild1, // #1 = $Dm
/*46754*/       OPC_SwitchType /*2 cases */, 19,  MVT::f64,// ->46776
/*46757*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasVFP2())
/*46759*/         OPC_EmitInteger, MVT::i32, 14, 
/*46762*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46765*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDD), 0,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fadd:f64 DPR:f64:$Dn, DPR:f64:$Dm) - Complexity = 3
                  // Dst: (VADDD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
                /*SwitchType*/ 2|128,1/*130*/,  MVT::f32,// ->46909
/*46779*/         OPC_Scope, 19, /*->46800*/ // 2 children in Scope
/*46781*/           OPC_CheckPatternPredicate, 20, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*46783*/           OPC_EmitInteger, MVT::i32, 14, 
/*46786*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46789*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VADDS), 0,
                        1/*#VTs*/, MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (fadd:f32 SPR:f32:$Sn, SPR:f32:$Sm) - Complexity = 3
                    // Dst: (VADDS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*46800*/         /*Scope*/ 107, /*->46908*/
/*46801*/           OPC_CheckPatternPredicate, 29, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*46803*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #2 
/*46810*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*46813*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 2, 3,  // Results = #4 
/*46822*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*46825*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 4, 0, 5,  // Results = #6 
/*46835*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #7 
/*46842*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*46845*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 7, 8,  // Results = #9 
/*46854*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*46857*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 9, 1, 10,  // Results = #11 
/*46867*/           OPC_EmitInteger, MVT::i32, 14, 
/*46870*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46873*/           OPC_EmitNode, TARGET_VAL(ARM::VADDfd), 0,
                        1/*#VTs*/, MVT::f64, 4/*#Ops*/, 6, 11, 12, 13,  // Results = #14 
/*46884*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*46887*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 14, 15,  // Results = #16 
/*46896*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*46899*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 16, 17, 
                    // Src: (fadd:f32 SPR:f32:$a, SPR:f32:$b) - Complexity = 3
                    // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VADDfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:f64), ssub_0:i32)
/*46908*/         0, /*End of Scope*/
                0, // EndSwitchType
/*46910*/     /*Scope*/ 106, /*->47017*/
/*46911*/       OPC_MoveChild, 1,
/*46913*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*46916*/       OPC_RecordChild0, // #1 = $Vn
/*46917*/       OPC_RecordChild1, // #2 = $Vm
/*46918*/       OPC_CheckPredicate, 64, // Predicate_fmul_su
/*46920*/       OPC_MoveParent,
/*46921*/       OPC_CheckPredicate, 65, // Predicate_fadd_mlx
/*46923*/       OPC_SwitchType /*2 cases */, 44,  MVT::v2f32,// ->46970
/*46926*/         OPC_Scope, 20, /*->46948*/ // 2 children in Scope
/*46928*/           OPC_CheckPatternPredicate, 30, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx()) && (!Subtarget->hasNEONVFP4())
/*46930*/           OPC_EmitInteger, MVT::i32, 14, 
/*46933*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46936*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAfd), 0,
                        1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fadd:v2f32 DPR:v2f32:$src1, (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                    // Dst: (VMLAfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*46948*/         /*Scope*/ 20, /*->46969*/
/*46949*/           OPC_CheckPatternPredicate, 31, // (Subtarget->hasNEONVFP4())
/*46951*/           OPC_EmitInteger, MVT::i32, 14, 
/*46954*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46957*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAfd), 0,
                        1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fadd:v2f32 DPR:v2f32:$src1, (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                    // Dst: (VFMAfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*46969*/         0, /*End of Scope*/
                /*SwitchType*/ 44,  MVT::v4f32,// ->47016
/*46972*/         OPC_Scope, 20, /*->46994*/ // 2 children in Scope
/*46974*/           OPC_CheckPatternPredicate, 30, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx()) && (!Subtarget->hasNEONVFP4())
/*46976*/           OPC_EmitInteger, MVT::i32, 14, 
/*46979*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46982*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAfq), 0,
                        1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fadd:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                    // Dst: (VMLAfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*46994*/         /*Scope*/ 20, /*->47015*/
/*46995*/           OPC_CheckPatternPredicate, 31, // (Subtarget->hasNEONVFP4())
/*46997*/           OPC_EmitInteger, MVT::i32, 14, 
/*47000*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47003*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAfq), 0,
                        1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fadd:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                    // Dst: (VFMAfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*47015*/         0, /*End of Scope*/
                0, // EndSwitchType
/*47017*/     0, /*End of Scope*/
/*47018*/   /*Scope*/ 107, /*->47126*/
/*47019*/     OPC_MoveChild, 0,
/*47021*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*47024*/     OPC_RecordChild0, // #0 = $Vn
/*47025*/     OPC_RecordChild1, // #1 = $Vm
/*47026*/     OPC_CheckPredicate, 64, // Predicate_fmul_su
/*47028*/     OPC_MoveParent,
/*47029*/     OPC_RecordChild1, // #2 = $src1
/*47030*/     OPC_CheckPredicate, 65, // Predicate_fadd_mlx
/*47032*/     OPC_SwitchType /*2 cases */, 44,  MVT::v2f32,// ->47079
/*47035*/       OPC_Scope, 20, /*->47057*/ // 2 children in Scope
/*47037*/         OPC_CheckPatternPredicate, 30, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx()) && (!Subtarget->hasNEONVFP4())
/*47039*/         OPC_EmitInteger, MVT::i32, 14, 
/*47042*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47045*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAfd), 0,
                      1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fadd:v2f32 (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)<<P:Predicate_fmul_su>>, DPR:v2f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VMLAfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*47057*/       /*Scope*/ 20, /*->47078*/
/*47058*/         OPC_CheckPatternPredicate, 31, // (Subtarget->hasNEONVFP4())
/*47060*/         OPC_EmitInteger, MVT::i32, 14, 
/*47063*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47066*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAfd), 0,
                      1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fadd:v2f32 (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)<<P:Predicate_fmul_su>>, DPR:v2f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VFMAfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*47078*/       0, /*End of Scope*/
              /*SwitchType*/ 44,  MVT::v4f32,// ->47125
/*47081*/       OPC_Scope, 20, /*->47103*/ // 2 children in Scope
/*47083*/         OPC_CheckPatternPredicate, 30, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx()) && (!Subtarget->hasNEONVFP4())
/*47085*/         OPC_EmitInteger, MVT::i32, 14, 
/*47088*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47091*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAfq), 0,
                      1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fadd:v4f32 (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)<<P:Predicate_fmul_su>>, QPR:v4f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VMLAfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*47103*/       /*Scope*/ 20, /*->47124*/
/*47104*/         OPC_CheckPatternPredicate, 31, // (Subtarget->hasNEONVFP4())
/*47106*/         OPC_EmitInteger, MVT::i32, 14, 
/*47109*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47112*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAfq), 0,
                      1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fadd:v4f32 (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)<<P:Predicate_fmul_su>>, QPR:v4f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VFMAfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*47124*/       0, /*End of Scope*/
              0, // EndSwitchType
/*47126*/   /*Scope*/ 46, /*->47173*/
/*47127*/     OPC_RecordChild0, // #0 = $Vn
/*47128*/     OPC_RecordChild1, // #1 = $Vm
/*47129*/     OPC_SwitchType /*2 cases */, 19,  MVT::v2f32,// ->47151
/*47132*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47134*/       OPC_EmitInteger, MVT::i32, 14, 
/*47137*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47140*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VADDfd), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fadd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VADDfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
              /*SwitchType*/ 19,  MVT::v4f32,// ->47172
/*47153*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47155*/       OPC_EmitInteger, MVT::i32, 14, 
/*47158*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47161*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VADDfq), 0,
                    1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fadd:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VADDfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
              0, // EndSwitchType
/*47173*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 103|128,9/*1255*/,  TARGET_VAL(ISD::FSUB),// ->48433
/*47178*/   OPC_Scope, 113, /*->47293*/ // 6 children in Scope
/*47180*/     OPC_MoveChild, 0,
/*47182*/     OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*47185*/     OPC_MoveChild, 0,
/*47187*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*47190*/     OPC_RecordChild0, // #0 = $Dn
/*47191*/     OPC_RecordChild1, // #1 = $Dm
/*47192*/     OPC_CheckPredicate, 64, // Predicate_fmul_su
/*47194*/     OPC_MoveParent,
/*47195*/     OPC_MoveParent,
/*47196*/     OPC_RecordChild1, // #2 = $Ddin
/*47197*/     OPC_CheckPredicate, 66, // Predicate_fsub_mlx
/*47199*/     OPC_SwitchType /*2 cases */, 44,  MVT::f64,// ->47246
/*47202*/       OPC_Scope, 20, /*->47224*/ // 2 children in Scope
/*47204*/         OPC_CheckPatternPredicate, 22, // (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx()) && (!Subtarget->hasVFP4())
/*47206*/         OPC_EmitInteger, MVT::i32, 14, 
/*47209*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47212*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VNMLAD), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fsub:f64 (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>), DPR:f64:$Ddin)<<P:Predicate_fsub_mlx>> - Complexity = 11
                  // Dst: (VNMLAD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*47224*/       /*Scope*/ 20, /*->47245*/
/*47225*/         OPC_CheckPatternPredicate, 23, // (Subtarget->hasVFP4())
/*47227*/         OPC_EmitInteger, MVT::i32, 14, 
/*47230*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47233*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMAD), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fsub:f64 (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>), DPR:f64:$Ddin)<<P:Predicate_fsub_mlx>> - Complexity = 11
                  // Dst: (VFNMAD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*47245*/       0, /*End of Scope*/
              /*SwitchType*/ 44,  MVT::f32,// ->47292
/*47248*/       OPC_Scope, 20, /*->47270*/ // 2 children in Scope
/*47250*/         OPC_CheckPatternPredicate, 24, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!Subtarget->hasVFP4())
/*47252*/         OPC_EmitInteger, MVT::i32, 14, 
/*47255*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47258*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VNMLAS), 0,
                      1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fsub:f32 (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>), SPR:f32:$Sdin)<<P:Predicate_fsub_mlx>> - Complexity = 11
                  // Dst: (VNMLAS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*47270*/       /*Scope*/ 20, /*->47291*/
/*47271*/         OPC_CheckPatternPredicate, 25, // (Subtarget->hasVFP4()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*47273*/         OPC_EmitInteger, MVT::i32, 14, 
/*47276*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47279*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMAS), 0,
                      1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fsub:f32 (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>), SPR:f32:$Sdin)<<P:Predicate_fsub_mlx>> - Complexity = 11
                  // Dst: (VFNMAS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*47291*/       0, /*End of Scope*/
              0, // EndSwitchType
/*47293*/   /*Scope*/ 86|128,2/*342*/, /*->47637*/
/*47295*/     OPC_RecordChild0, // #0 = $src1
/*47296*/     OPC_MoveChild, 1,
/*47298*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*47301*/     OPC_Scope, 74, /*->47377*/ // 5 children in Scope
/*47303*/       OPC_RecordChild0, // #1 = $Vn
/*47304*/       OPC_MoveChild, 1,
/*47306*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*47309*/       OPC_RecordChild0, // #2 = $Vm
/*47310*/       OPC_CheckChild0Type, MVT::v2f32,
/*47312*/       OPC_RecordChild1, // #3 = $lane
/*47313*/       OPC_MoveChild, 1,
/*47315*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*47318*/       OPC_MoveParent,
/*47319*/       OPC_MoveParent,
/*47320*/       OPC_CheckPredicate, 64, // Predicate_fmul_su
/*47322*/       OPC_MoveParent,
/*47323*/       OPC_CheckPredicate, 66, // Predicate_fsub_mlx
/*47325*/       OPC_SwitchType /*2 cases */, 23,  MVT::v2f32,// ->47351
/*47328*/         OPC_CheckPatternPredicate, 26, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*47330*/         OPC_EmitConvertToTarget, 3,
/*47332*/         OPC_EmitInteger, MVT::i32, 14, 
/*47335*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47338*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslfd), 0,
                      1/*#VTs*/, MVT::v2f32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (fsub:v2f32 DPR:v2f32:$src1, (fmul:v2f32 DPR:v2f32:$Vn, (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane))<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 14
                  // Dst: (VMLSslfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
                /*SwitchType*/ 23,  MVT::v4f32,// ->47376
/*47353*/         OPC_CheckPatternPredicate, 26, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*47355*/         OPC_EmitConvertToTarget, 3,
/*47357*/         OPC_EmitInteger, MVT::i32, 14, 
/*47360*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47363*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslfq), 0,
                      1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (fsub:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$Vn, (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane))<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 14
                  // Dst: (VMLSslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
                0, // EndSwitchType
/*47377*/     /*Scope*/ 74, /*->47452*/
/*47378*/       OPC_MoveChild, 0,
/*47380*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*47383*/       OPC_RecordChild0, // #1 = $Vm
/*47384*/       OPC_CheckChild0Type, MVT::v2f32,
/*47386*/       OPC_RecordChild1, // #2 = $lane
/*47387*/       OPC_MoveChild, 1,
/*47389*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*47392*/       OPC_MoveParent,
/*47393*/       OPC_MoveParent,
/*47394*/       OPC_RecordChild1, // #3 = $Vn
/*47395*/       OPC_CheckPredicate, 64, // Predicate_fmul_su
/*47397*/       OPC_MoveParent,
/*47398*/       OPC_CheckPredicate, 66, // Predicate_fsub_mlx
/*47400*/       OPC_SwitchType /*2 cases */, 23,  MVT::v2f32,// ->47426
/*47403*/         OPC_CheckPatternPredicate, 26, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*47405*/         OPC_EmitConvertToTarget, 2,
/*47407*/         OPC_EmitInteger, MVT::i32, 14, 
/*47410*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47413*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslfd), 0,
                      1/*#VTs*/, MVT::v2f32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                  // Src: (fsub:v2f32 DPR:v2f32:$src1, (fmul:v2f32 (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), DPR:v2f32:$Vn)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 14
                  // Dst: (VMLSslfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
                /*SwitchType*/ 23,  MVT::v4f32,// ->47451
/*47428*/         OPC_CheckPatternPredicate, 26, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*47430*/         OPC_EmitConvertToTarget, 2,
/*47432*/         OPC_EmitInteger, MVT::i32, 14, 
/*47435*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47438*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslfq), 0,
                      1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                  // Src: (fsub:v4f32 QPR:v4f32:$src1, (fmul:v4f32 (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), QPR:v4f32:$Vn)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 14
                  // Dst: (VMLSslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
                0, // EndSwitchType
/*47452*/     /*Scope*/ 64, /*->47517*/
/*47453*/       OPC_RecordChild0, // #1 = $src2
/*47454*/       OPC_MoveChild, 1,
/*47456*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*47459*/       OPC_RecordChild0, // #2 = $src3
/*47460*/       OPC_CheckChild0Type, MVT::v4f32,
/*47462*/       OPC_RecordChild1, // #3 = $lane
/*47463*/       OPC_MoveChild, 1,
/*47465*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*47468*/       OPC_MoveParent,
/*47469*/       OPC_MoveParent,
/*47470*/       OPC_CheckPredicate, 64, // Predicate_fmul_su
/*47472*/       OPC_MoveParent,
/*47473*/       OPC_CheckPredicate, 66, // Predicate_fsub_mlx
/*47475*/       OPC_CheckType, MVT::v4f32,
/*47477*/       OPC_CheckPatternPredicate, 26, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*47479*/       OPC_EmitConvertToTarget, 3,
/*47481*/       OPC_EmitNodeXForm, 3, 4, // DSubReg_i32_reg
/*47484*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 2, 5,  // Results = #6 
/*47493*/       OPC_EmitConvertToTarget, 3,
/*47495*/       OPC_EmitNodeXForm, 4, 7, // SubReg_i32_lane
/*47498*/       OPC_EmitInteger, MVT::i32, 14, 
/*47501*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47504*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslfq), 0,
                    1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                // Src: (fsub:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$src2, (NEONvduplane:v4f32 QPR:v4f32:$src3, (imm:i32):$lane))<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 14
                // Dst: (VMLSslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*47517*/     /*Scope*/ 64, /*->47582*/
/*47518*/       OPC_MoveChild, 0,
/*47520*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*47523*/       OPC_RecordChild0, // #1 = $src3
/*47524*/       OPC_CheckChild0Type, MVT::v4f32,
/*47526*/       OPC_RecordChild1, // #2 = $lane
/*47527*/       OPC_MoveChild, 1,
/*47529*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*47532*/       OPC_MoveParent,
/*47533*/       OPC_MoveParent,
/*47534*/       OPC_RecordChild1, // #3 = $src2
/*47535*/       OPC_CheckPredicate, 64, // Predicate_fmul_su
/*47537*/       OPC_MoveParent,
/*47538*/       OPC_CheckPredicate, 66, // Predicate_fsub_mlx
/*47540*/       OPC_CheckType, MVT::v4f32,
/*47542*/       OPC_CheckPatternPredicate, 26, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*47544*/       OPC_EmitConvertToTarget, 2,
/*47546*/       OPC_EmitNodeXForm, 3, 4, // DSubReg_i32_reg
/*47549*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 5,  // Results = #6 
/*47558*/       OPC_EmitConvertToTarget, 2,
/*47560*/       OPC_EmitNodeXForm, 4, 7, // SubReg_i32_lane
/*47563*/       OPC_EmitInteger, MVT::i32, 14, 
/*47566*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47569*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslfq), 0,
                    1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                // Src: (fsub:v4f32 QPR:v4f32:$src1, (fmul:v4f32 (NEONvduplane:v4f32 QPR:v4f32:$src3, (imm:i32):$lane), QPR:v4f32:$src2)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 14
                // Dst: (VMLSslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*47582*/     /*Scope*/ 53, /*->47636*/
/*47583*/       OPC_RecordChild0, // #1 = $a
/*47584*/       OPC_RecordChild1, // #2 = $b
/*47585*/       OPC_CheckPredicate, 64, // Predicate_fmul_su
/*47587*/       OPC_MoveParent,
/*47588*/       OPC_CheckPredicate, 66, // Predicate_fsub_mlx
/*47590*/       OPC_SwitchType /*2 cases */, 20,  MVT::f64,// ->47613
/*47593*/         OPC_CheckPatternPredicate, 22, // (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx()) && (!Subtarget->hasVFP4())
/*47595*/         OPC_EmitInteger, MVT::i32, 14, 
/*47598*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47601*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSD), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fsub:f64 DPR:f64:$dstin, (fmul:f64 DPR:f64:$a, DPR:f64:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                  // Dst: (VMLSD:f64 DPR:f64:$dstin, DPR:f64:$a, DPR:f64:$b)
                /*SwitchType*/ 20,  MVT::f32,// ->47635
/*47615*/         OPC_CheckPatternPredicate, 24, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!Subtarget->hasVFP4())
/*47617*/         OPC_EmitInteger, MVT::i32, 14, 
/*47620*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47623*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSS), 0,
                      1/*#VTs*/, MVT::f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fsub:f32 SPR:f32:$dstin, (fmul:f32 SPR:f32:$a, SPR:f32:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                  // Dst: (VMLSS:f32 SPR:f32:$dstin, SPR:f32:$a, SPR:f32:$b)
                0, // EndSwitchType
/*47636*/     0, /*End of Scope*/
/*47637*/   /*Scope*/ 59, /*->47697*/
/*47638*/     OPC_MoveChild, 0,
/*47640*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*47643*/     OPC_RecordChild0, // #0 = $Dn
/*47644*/     OPC_RecordChild1, // #1 = $Dm
/*47645*/     OPC_CheckPredicate, 64, // Predicate_fmul_su
/*47647*/     OPC_MoveParent,
/*47648*/     OPC_RecordChild1, // #2 = $Ddin
/*47649*/     OPC_CheckPredicate, 66, // Predicate_fsub_mlx
/*47651*/     OPC_SwitchType /*2 cases */, 20,  MVT::f64,// ->47674
/*47654*/       OPC_CheckPatternPredicate, 22, // (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx()) && (!Subtarget->hasVFP4())
/*47656*/       OPC_EmitInteger, MVT::i32, 14, 
/*47659*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47662*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VNMLSD), 0,
                    1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (fsub:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>, DPR:f64:$Ddin)<<P:Predicate_fsub_mlx>> - Complexity = 8
                // Dst: (VNMLSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
              /*SwitchType*/ 20,  MVT::f32,// ->47696
/*47676*/       OPC_CheckPatternPredicate, 24, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!Subtarget->hasVFP4())
/*47678*/       OPC_EmitInteger, MVT::i32, 14, 
/*47681*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47684*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VNMLSS), 0,
                    1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (fsub:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>, SPR:f32:$Sdin)<<P:Predicate_fsub_mlx>> - Complexity = 8
                // Dst: (VNMLSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
              0, // EndSwitchType
/*47697*/   /*Scope*/ 59, /*->47757*/
/*47698*/     OPC_RecordChild0, // #0 = $dstin
/*47699*/     OPC_MoveChild, 1,
/*47701*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*47704*/     OPC_RecordChild0, // #1 = $a
/*47705*/     OPC_RecordChild1, // #2 = $b
/*47706*/     OPC_CheckPredicate, 64, // Predicate_fmul_su
/*47708*/     OPC_MoveParent,
/*47709*/     OPC_CheckPredicate, 66, // Predicate_fsub_mlx
/*47711*/     OPC_SwitchType /*2 cases */, 20,  MVT::f64,// ->47734
/*47714*/       OPC_CheckPatternPredicate, 23, // (Subtarget->hasVFP4())
/*47716*/       OPC_EmitInteger, MVT::i32, 14, 
/*47719*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47722*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSD), 0,
                    1/*#VTs*/, MVT::f64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (fsub:f64 DPR:f64:$dstin, (fmul:f64 DPR:f64:$a, DPR:f64:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                // Dst: (VFMSD:f64 DPR:f64:$dstin, DPR:f64:$a, DPR:f64:$b)
              /*SwitchType*/ 20,  MVT::f32,// ->47756
/*47736*/       OPC_CheckPatternPredicate, 25, // (Subtarget->hasVFP4()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*47738*/       OPC_EmitInteger, MVT::i32, 14, 
/*47741*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47744*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSS), 0,
                    1/*#VTs*/, MVT::f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (fsub:f32 SPR:f32:$dstin, (fmul:f32 SPR:f32:$a, SPR:f32:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                // Dst: (VFMSS:f32 SPR:f32:$dstin, SPR:f32:$a, SPR:f32:$b)
              0, // EndSwitchType
/*47757*/   /*Scope*/ 59, /*->47817*/
/*47758*/     OPC_MoveChild, 0,
/*47760*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*47763*/     OPC_RecordChild0, // #0 = $Dn
/*47764*/     OPC_RecordChild1, // #1 = $Dm
/*47765*/     OPC_CheckPredicate, 64, // Predicate_fmul_su
/*47767*/     OPC_MoveParent,
/*47768*/     OPC_RecordChild1, // #2 = $Ddin
/*47769*/     OPC_CheckPredicate, 66, // Predicate_fsub_mlx
/*47771*/     OPC_SwitchType /*2 cases */, 20,  MVT::f64,// ->47794
/*47774*/       OPC_CheckPatternPredicate, 23, // (Subtarget->hasVFP4())
/*47776*/       OPC_EmitInteger, MVT::i32, 14, 
/*47779*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47782*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMSD), 0,
                    1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (fsub:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>, DPR:f64:$Ddin)<<P:Predicate_fsub_mlx>> - Complexity = 8
                // Dst: (VFNMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
              /*SwitchType*/ 20,  MVT::f32,// ->47816
/*47796*/       OPC_CheckPatternPredicate, 25, // (Subtarget->hasVFP4()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*47798*/       OPC_EmitInteger, MVT::i32, 14, 
/*47801*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47804*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMSS), 0,
                    1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (fsub:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>, SPR:f32:$Sdin)<<P:Predicate_fsub_mlx>> - Complexity = 8
                // Dst: (VFNMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
              0, // EndSwitchType
/*47817*/   /*Scope*/ 101|128,4/*613*/, /*->48432*/
/*47819*/     OPC_RecordChild0, // #0 = $acc
/*47820*/     OPC_Scope, 40|128,2/*296*/, /*->48119*/ // 4 children in Scope
/*47823*/       OPC_MoveChild, 1,
/*47825*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*47828*/       OPC_RecordChild0, // #1 = $a
/*47829*/       OPC_RecordChild1, // #2 = $b
/*47830*/       OPC_MoveParent,
/*47831*/       OPC_CheckType, MVT::f32,
/*47833*/       OPC_Scope, 12|128,1/*140*/, /*->47976*/ // 2 children in Scope
/*47836*/         OPC_CheckPatternPredicate, 27, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!Subtarget->hasNEONVFP4())
/*47838*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #3 
/*47845*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*47848*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 3, 4,  // Results = #5 
/*47857*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*47860*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 5, 0, 6,  // Results = #7 
/*47870*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #8 
/*47877*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*47880*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10 
/*47889*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*47892*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 10, 1, 11,  // Results = #12 
/*47902*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #13 
/*47909*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*47912*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 13, 14,  // Results = #15 
/*47921*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*47924*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 15, 2, 16,  // Results = #17 
/*47934*/         OPC_EmitInteger, MVT::i32, 14, 
/*47937*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47940*/         OPC_EmitNode, TARGET_VAL(ARM::VMLSfd), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 7, 12, 17, 18, 19,  // Results = #20 
/*47952*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*47955*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 20, 21,  // Results = #22 
/*47964*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*47967*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 22, 23, 
                  // Src: (fsub:f32 SPR:f32:$acc, (fmul:f32 SPR:f32:$a, SPR:f32:$b)) - Complexity = 6
                  // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VMLSfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$acc, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:f64), ssub_0:i32)
/*47976*/       /*Scope*/ 12|128,1/*140*/, /*->48118*/
/*47978*/         OPC_CheckPatternPredicate, 28, // (Subtarget->hasNEONVFP4()) && (Subtarget->useNEONForSinglePrecisionFP())
/*47980*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #3 
/*47987*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*47990*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 3, 4,  // Results = #5 
/*47999*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*48002*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 5, 0, 6,  // Results = #7 
/*48012*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #8 
/*48019*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*48022*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10 
/*48031*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*48034*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 10, 1, 11,  // Results = #12 
/*48044*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #13 
/*48051*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*48054*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 13, 14,  // Results = #15 
/*48063*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*48066*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 15, 2, 16,  // Results = #17 
/*48076*/         OPC_EmitInteger, MVT::i32, 14, 
/*48079*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48082*/         OPC_EmitNode, TARGET_VAL(ARM::VFMSfd), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 7, 12, 17, 18, 19,  // Results = #20 
/*48094*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*48097*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 20, 21,  // Results = #22 
/*48106*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*48109*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 22, 23, 
                  // Src: (fsub:f32 SPR:f32:$acc, (fmul:f32 SPR:f32:$a, SPR:f32:$b)) - Complexity = 6
                  // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VFMSfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$acc, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:f64), ssub_0:i32)
/*48118*/       0, /*End of Scope*/
/*48119*/     /*Scope*/ 29|128,1/*157*/, /*->48278*/
/*48121*/       OPC_RecordChild1, // #1 = $Dm
/*48122*/       OPC_SwitchType /*2 cases */, 19,  MVT::f64,// ->48144
/*48125*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasVFP2())
/*48127*/         OPC_EmitInteger, MVT::i32, 14, 
/*48130*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48133*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBD), 0,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fsub:f64 DPR:f64:$Dn, DPR:f64:$Dm) - Complexity = 3
                  // Dst: (VSUBD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
                /*SwitchType*/ 2|128,1/*130*/,  MVT::f32,// ->48277
/*48147*/         OPC_Scope, 19, /*->48168*/ // 2 children in Scope
/*48149*/           OPC_CheckPatternPredicate, 20, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*48151*/           OPC_EmitInteger, MVT::i32, 14, 
/*48154*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48157*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBS), 0,
                        1/*#VTs*/, MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (fsub:f32 SPR:f32:$Sn, SPR:f32:$Sm) - Complexity = 3
                    // Dst: (VSUBS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*48168*/         /*Scope*/ 107, /*->48276*/
/*48169*/           OPC_CheckPatternPredicate, 29, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*48171*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #2 
/*48178*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*48181*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 2, 3,  // Results = #4 
/*48190*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*48193*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 4, 0, 5,  // Results = #6 
/*48203*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #7 
/*48210*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*48213*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 7, 8,  // Results = #9 
/*48222*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*48225*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 9, 1, 10,  // Results = #11 
/*48235*/           OPC_EmitInteger, MVT::i32, 14, 
/*48238*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48241*/           OPC_EmitNode, TARGET_VAL(ARM::VSUBfd), 0,
                        1/*#VTs*/, MVT::f64, 4/*#Ops*/, 6, 11, 12, 13,  // Results = #14 
/*48252*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*48255*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 14, 15,  // Results = #16 
/*48264*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*48267*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 16, 17, 
                    // Src: (fsub:f32 SPR:f32:$a, SPR:f32:$b) - Complexity = 3
                    // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VSUBfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:f64), ssub_0:i32)
/*48276*/         0, /*End of Scope*/
                0, // EndSwitchType
/*48278*/     /*Scope*/ 106, /*->48385*/
/*48279*/       OPC_MoveChild, 1,
/*48281*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*48284*/       OPC_RecordChild0, // #1 = $Vn
/*48285*/       OPC_RecordChild1, // #2 = $Vm
/*48286*/       OPC_CheckPredicate, 64, // Predicate_fmul_su
/*48288*/       OPC_MoveParent,
/*48289*/       OPC_CheckPredicate, 66, // Predicate_fsub_mlx
/*48291*/       OPC_SwitchType /*2 cases */, 44,  MVT::v2f32,// ->48338
/*48294*/         OPC_Scope, 20, /*->48316*/ // 2 children in Scope
/*48296*/           OPC_CheckPatternPredicate, 30, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx()) && (!Subtarget->hasNEONVFP4())
/*48298*/           OPC_EmitInteger, MVT::i32, 14, 
/*48301*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48304*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSfd), 0,
                        1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fsub:v2f32 DPR:v2f32:$src1, (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                    // Dst: (VMLSfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*48316*/         /*Scope*/ 20, /*->48337*/
/*48317*/           OPC_CheckPatternPredicate, 31, // (Subtarget->hasNEONVFP4())
/*48319*/           OPC_EmitInteger, MVT::i32, 14, 
/*48322*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48325*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSfd), 0,
                        1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fsub:v2f32 DPR:v2f32:$src1, (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                    // Dst: (VFMSfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*48337*/         0, /*End of Scope*/
                /*SwitchType*/ 44,  MVT::v4f32,// ->48384
/*48340*/         OPC_Scope, 20, /*->48362*/ // 2 children in Scope
/*48342*/           OPC_CheckPatternPredicate, 30, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx()) && (!Subtarget->hasNEONVFP4())
/*48344*/           OPC_EmitInteger, MVT::i32, 14, 
/*48347*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48350*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSfq), 0,
                        1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fsub:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                    // Dst: (VMLSfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*48362*/         /*Scope*/ 20, /*->48383*/
/*48363*/           OPC_CheckPatternPredicate, 31, // (Subtarget->hasNEONVFP4())
/*48365*/           OPC_EmitInteger, MVT::i32, 14, 
/*48368*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48371*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSfq), 0,
                        1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fsub:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                    // Dst: (VFMSfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*48383*/         0, /*End of Scope*/
                0, // EndSwitchType
/*48385*/     /*Scope*/ 45, /*->48431*/
/*48386*/       OPC_RecordChild1, // #1 = $Vm
/*48387*/       OPC_SwitchType /*2 cases */, 19,  MVT::v2f32,// ->48409
/*48390*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48392*/         OPC_EmitInteger, MVT::i32, 14, 
/*48395*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48398*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBfd), 0,
                      1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fsub:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VSUBfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
                /*SwitchType*/ 19,  MVT::v4f32,// ->48430
/*48411*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48413*/         OPC_EmitInteger, MVT::i32, 14, 
/*48416*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48419*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBfq), 0,
                      1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fsub:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VSUBfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
                0, // EndSwitchType
/*48431*/     0, /*End of Scope*/
/*48432*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 63|128,5/*703*/,  TARGET_VAL(ISD::INSERT_VECTOR_ELT),// ->49140
/*48437*/   OPC_RecordChild0, // #0 = $src
/*48438*/   OPC_Scope, 85|128,2/*341*/, /*->48782*/ // 2 children in Scope
/*48441*/     OPC_MoveChild, 1,
/*48443*/     OPC_CheckOpcode, TARGET_VAL(ISD::LOAD),
/*48446*/     OPC_RecordMemRef,
/*48447*/     OPC_RecordNode, // #1 = 'ld' chained node
/*48448*/     OPC_CheckFoldableChainNode,
/*48449*/     OPC_RecordChild1, // #2 = $Rn
/*48450*/     OPC_CheckChild1Type, MVT::i32,
/*48452*/     OPC_CheckPredicate, 23, // Predicate_unindexedload
/*48454*/     OPC_Scope, 86, /*->48542*/ // 4 children in Scope
/*48456*/       OPC_CheckPredicate, 50, // Predicate_extload
/*48458*/       OPC_CheckType, MVT::i32,
/*48460*/       OPC_Scope, 39, /*->48501*/ // 2 children in Scope
/*48462*/         OPC_CheckPredicate, 52, // Predicate_extloadi8
/*48464*/         OPC_MoveParent,
/*48465*/         OPC_RecordChild2, // #3 = $lane
/*48466*/         OPC_MoveChild, 2,
/*48468*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*48471*/         OPC_MoveParent,
/*48472*/         OPC_CheckType, MVT::v8i8,
/*48474*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48476*/         OPC_CheckComplexPat, /*CP*/11, /*#*/2, // SelectAddrMode6:$Rn #4 #5
/*48479*/         OPC_EmitMergeInputChains1_1,
/*48480*/         OPC_EmitConvertToTarget, 3,
/*48482*/         OPC_EmitInteger, MVT::i32, 14, 
/*48485*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48488*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1LNd8), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v8i8, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                  // Src: (vector_insert:v8i8 DPR:v8i8:$src, (ld:i32 addrmode6:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>>, (imm:iPTR):$lane) - Complexity = 19
                  // Dst: (VLD1LNd8:v8i8 addrmode6:i32:$Rn, DPR:v8i8:$src, (imm:i32):$lane)
/*48501*/       /*Scope*/ 39, /*->48541*/
/*48502*/         OPC_CheckPredicate, 53, // Predicate_extloadi16
/*48504*/         OPC_MoveParent,
/*48505*/         OPC_RecordChild2, // #3 = $lane
/*48506*/         OPC_MoveChild, 2,
/*48508*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*48511*/         OPC_MoveParent,
/*48512*/         OPC_CheckType, MVT::v4i16,
/*48514*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48516*/         OPC_CheckComplexPat, /*CP*/11, /*#*/2, // SelectAddrMode6:$Rn #4 #5
/*48519*/         OPC_EmitMergeInputChains1_1,
/*48520*/         OPC_EmitConvertToTarget, 3,
/*48522*/         OPC_EmitInteger, MVT::i32, 14, 
/*48525*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48528*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                  // Src: (vector_insert:v4i16 DPR:v4i16:$src, (ld:i32 addrmode6:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>>, (imm:iPTR):$lane) - Complexity = 19
                  // Dst: (VLD1LNd16:v4i16 addrmode6:i32:$Rn, DPR:v4i16:$src, (imm:i32):$lane)
/*48541*/       0, /*End of Scope*/
/*48542*/     /*Scope*/ 41, /*->48584*/
/*48543*/       OPC_CheckPredicate, 24, // Predicate_load
/*48545*/       OPC_CheckType, MVT::i32,
/*48547*/       OPC_MoveParent,
/*48548*/       OPC_RecordChild2, // #3 = $lane
/*48549*/       OPC_MoveChild, 2,
/*48551*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*48554*/       OPC_MoveParent,
/*48555*/       OPC_CheckType, MVT::v2i32,
/*48557*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48559*/       OPC_CheckComplexPat, /*CP*/18, /*#*/2, // SelectAddrMode6:$Rn #4 #5
/*48562*/       OPC_EmitMergeInputChains1_1,
/*48563*/       OPC_EmitConvertToTarget, 3,
/*48565*/       OPC_EmitInteger, MVT::i32, 14, 
/*48568*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48571*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                // Src: (vector_insert:v2i32 DPR:v2i32:$src, (ld:i32 addrmode6oneL32:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_load>>, (imm:iPTR):$lane) - Complexity = 19
                // Dst: (VLD1LNd32:v2i32 addrmode6oneL32:i32:$Rn, DPR:v2i32:$src, (imm:i32):$lane)
/*48584*/     /*Scope*/ 86, /*->48671*/
/*48585*/       OPC_CheckPredicate, 50, // Predicate_extload
/*48587*/       OPC_CheckType, MVT::i32,
/*48589*/       OPC_Scope, 39, /*->48630*/ // 2 children in Scope
/*48591*/         OPC_CheckPredicate, 52, // Predicate_extloadi8
/*48593*/         OPC_MoveParent,
/*48594*/         OPC_RecordChild2, // #3 = $lane
/*48595*/         OPC_MoveChild, 2,
/*48597*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*48600*/         OPC_MoveParent,
/*48601*/         OPC_CheckType, MVT::v16i8,
/*48603*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48605*/         OPC_CheckComplexPat, /*CP*/11, /*#*/2, // SelectAddrMode6:$addr #4 #5
/*48608*/         OPC_EmitMergeInputChains1_1,
/*48609*/         OPC_EmitConvertToTarget, 3,
/*48611*/         OPC_EmitInteger, MVT::i32, 14, 
/*48614*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48617*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1LNq8Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v16i8, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                  // Src: (vector_insert:v16i8 QPR:v16i8:$src, (ld:i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>>, (imm:iPTR):$lane) - Complexity = 19
                  // Dst: (VLD1LNq8Pseudo:v16i8 addrmode6:i32:$addr, QPR:v16i8:$src, (imm:i32):$lane)
/*48630*/       /*Scope*/ 39, /*->48670*/
/*48631*/         OPC_CheckPredicate, 53, // Predicate_extloadi16
/*48633*/         OPC_MoveParent,
/*48634*/         OPC_RecordChild2, // #3 = $lane
/*48635*/         OPC_MoveChild, 2,
/*48637*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*48640*/         OPC_MoveParent,
/*48641*/         OPC_CheckType, MVT::v8i16,
/*48643*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48645*/         OPC_CheckComplexPat, /*CP*/11, /*#*/2, // SelectAddrMode6:$addr #4 #5
/*48648*/         OPC_EmitMergeInputChains1_1,
/*48649*/         OPC_EmitConvertToTarget, 3,
/*48651*/         OPC_EmitInteger, MVT::i32, 14, 
/*48654*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48657*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1LNq16Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                  // Src: (vector_insert:v8i16 QPR:v8i16:$src, (ld:i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>>, (imm:iPTR):$lane) - Complexity = 19
                  // Dst: (VLD1LNq16Pseudo:v8i16 addrmode6:i32:$addr, QPR:v8i16:$src, (imm:i32):$lane)
/*48670*/       0, /*End of Scope*/
/*48671*/     /*Scope*/ 109, /*->48781*/
/*48672*/       OPC_CheckPredicate, 24, // Predicate_load
/*48674*/       OPC_SwitchType /*2 cases */, 37,  MVT::i32,// ->48714
/*48677*/         OPC_MoveParent,
/*48678*/         OPC_RecordChild2, // #3 = $lane
/*48679*/         OPC_MoveChild, 2,
/*48681*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*48684*/         OPC_MoveParent,
/*48685*/         OPC_CheckType, MVT::v4i32,
/*48687*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48689*/         OPC_CheckComplexPat, /*CP*/11, /*#*/2, // SelectAddrMode6:$addr #4 #5
/*48692*/         OPC_EmitMergeInputChains1_1,
/*48693*/         OPC_EmitConvertToTarget, 3,
/*48695*/         OPC_EmitInteger, MVT::i32, 14, 
/*48698*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48701*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1LNq32Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                  // Src: (vector_insert:v4i32 QPR:v4i32:$src, (ld:i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>>, (imm:iPTR):$lane) - Complexity = 19
                  // Dst: (VLD1LNq32Pseudo:v4i32 addrmode6:i32:$addr, QPR:v4i32:$src, (imm:i32):$lane)
                /*SwitchType*/ 64,  MVT::f32,// ->48780
/*48716*/         OPC_MoveParent,
/*48717*/         OPC_RecordChild2, // #3 = $lane
/*48718*/         OPC_MoveChild, 2,
/*48720*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*48723*/         OPC_MoveParent,
/*48724*/         OPC_SwitchType /*2 cases */, 25,  MVT::v2f32,// ->48752
/*48727*/           OPC_CheckComplexPat, /*CP*/11, /*#*/2, // SelectAddrMode6:$addr #4 #5
/*48730*/           OPC_EmitMergeInputChains1_1,
/*48731*/           OPC_EmitConvertToTarget, 3,
/*48733*/           OPC_EmitInteger, MVT::i32, 14, 
/*48736*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48739*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v2f32, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                    // Src: (vector_insert:v2f32 DPR:v2f32:$src, (ld:f32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>>, (imm:iPTR):$lane) - Complexity = 19
                    // Dst: (VLD1LNd32:v2f32 addrmode6:i32:$addr, DPR:v2f32:$src, (imm:i32):$lane)
                  /*SwitchType*/ 25,  MVT::v4f32,// ->48779
/*48754*/           OPC_CheckComplexPat, /*CP*/11, /*#*/2, // SelectAddrMode6:$addr #4 #5
/*48757*/           OPC_EmitMergeInputChains1_1,
/*48758*/           OPC_EmitConvertToTarget, 3,
/*48760*/           OPC_EmitInteger, MVT::i32, 14, 
/*48763*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48766*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1LNq32Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                    // Src: (vector_insert:v4f32 QPR:v4f32:$src, (ld:f32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>>, (imm:iPTR):$lane) - Complexity = 19
                    // Dst: (VLD1LNq32Pseudo:v4f32 addrmode6:i32:$addr, QPR:v4f32:$src, (imm:i32):$lane)
                  0, // EndSwitchType
                0, // EndSwitchType
/*48781*/     0, /*End of Scope*/
/*48782*/   /*Scope*/ 99|128,2/*355*/, /*->49139*/
/*48784*/     OPC_RecordChild1, // #1 = $R
/*48785*/     OPC_Scope, 59, /*->48846*/ // 4 children in Scope
/*48787*/       OPC_CheckChild1Type, MVT::i32,
/*48789*/       OPC_RecordChild2, // #2 = $lane
/*48790*/       OPC_MoveChild, 2,
/*48792*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*48795*/       OPC_MoveParent,
/*48796*/       OPC_SwitchType /*2 cases */, 22,  MVT::v8i8,// ->48821
/*48799*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48801*/         OPC_EmitConvertToTarget, 2,
/*48803*/         OPC_EmitInteger, MVT::i32, 14, 
/*48806*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48809*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSETLNi8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (vector_insert:v8i8 DPR:v8i8:$src1, GPR:i32:$R, (imm:iPTR):$lane) - Complexity = 6
                  // Dst: (VSETLNi8:v8i8 DPR:v8i8:$src1, GPR:i32:$R, (imm:i32):$lane)
                /*SwitchType*/ 22,  MVT::v4i16,// ->48845
/*48823*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48825*/         OPC_EmitConvertToTarget, 2,
/*48827*/         OPC_EmitInteger, MVT::i32, 14, 
/*48830*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48833*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSETLNi16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (vector_insert:v4i16 DPR:v4i16:$src1, GPR:i32:$R, (imm:iPTR):$lane) - Complexity = 6
                  // Dst: (VSETLNi16:v4i16 DPR:v4i16:$src1, GPR:i32:$R, (imm:i32):$lane)
                0, // EndSwitchType
/*48846*/     /*Scope*/ 31, /*->48878*/
/*48847*/       OPC_RecordChild2, // #2 = $lane
/*48848*/       OPC_MoveChild, 2,
/*48850*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*48853*/       OPC_MoveParent,
/*48854*/       OPC_CheckType, MVT::v2i32,
/*48856*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48858*/       OPC_EmitConvertToTarget, 2,
/*48860*/       OPC_EmitInteger, MVT::i32, 14, 
/*48863*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48866*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSETLNi32), 0,
                    1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (insertelt:v2i32 DPR:v2i32:$src1, GPR:i32:$R, (imm:iPTR):$lane) - Complexity = 6
                // Dst: (VSETLNi32:v2i32 DPR:v2i32:$src1, GPR:i32:$R, (imm:i32):$lane)
/*48878*/     /*Scope*/ 119, /*->48998*/
/*48879*/       OPC_CheckChild1Type, MVT::i32,
/*48881*/       OPC_RecordChild2, // #2 = $lane
/*48882*/       OPC_MoveChild, 2,
/*48884*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*48887*/       OPC_MoveParent,
/*48888*/       OPC_SwitchType /*2 cases */, 52,  MVT::v16i8,// ->48943
/*48891*/         OPC_EmitConvertToTarget, 2,
/*48893*/         OPC_EmitNodeXForm, 13, 3, // DSubReg_i8_reg
/*48896*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v8i8, 2/*#Ops*/, 0, 4,  // Results = #5 
/*48905*/         OPC_EmitConvertToTarget, 2,
/*48907*/         OPC_EmitNodeXForm, 14, 6, // SubReg_i8_lane
/*48910*/         OPC_EmitInteger, MVT::i32, 14, 
/*48913*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48916*/         OPC_EmitNode, TARGET_VAL(ARM::VSETLNi8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 5, 1, 7, 8, 9,  // Results = #10 
/*48928*/         OPC_EmitConvertToTarget, 2,
/*48930*/         OPC_EmitNodeXForm, 13, 11, // DSubReg_i8_reg
/*48933*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 10, 12, 
                  // Src: (vector_insert:v16i8 QPR:v16i8:$src1, GPR:i32:$src2, (imm:iPTR):$lane) - Complexity = 6
                  // Dst: (INSERT_SUBREG:v16i8 QPR:v16i8:$src1, (VSETLNi8:v8i8 (EXTRACT_SUBREG:v8i8 QPR:v16i8:$src1, (DSubReg_i8_reg:i32 (imm:iPTR):$lane)), GPR:i32:$src2, (SubReg_i8_lane:i32 (imm:iPTR):$lane)), (DSubReg_i8_reg:i32 (imm:iPTR):$lane))
                /*SwitchType*/ 52,  MVT::v8i16,// ->48997
/*48945*/         OPC_EmitConvertToTarget, 2,
/*48947*/         OPC_EmitNodeXForm, 1, 3, // DSubReg_i16_reg
/*48950*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 4,  // Results = #5 
/*48959*/         OPC_EmitConvertToTarget, 2,
/*48961*/         OPC_EmitNodeXForm, 2, 6, // SubReg_i16_lane
/*48964*/         OPC_EmitInteger, MVT::i32, 14, 
/*48967*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48970*/         OPC_EmitNode, TARGET_VAL(ARM::VSETLNi16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 5, 1, 7, 8, 9,  // Results = #10 
/*48982*/         OPC_EmitConvertToTarget, 2,
/*48984*/         OPC_EmitNodeXForm, 1, 11, // DSubReg_i16_reg
/*48987*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 10, 12, 
                  // Src: (vector_insert:v8i16 QPR:v8i16:$src1, GPR:i32:$src2, (imm:iPTR):$lane) - Complexity = 6
                  // Dst: (INSERT_SUBREG:v8i16 QPR:v8i16:$src1, (VSETLNi16:v4i16 (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src1, (DSubReg_i16_reg:i32 (imm:iPTR):$lane)), GPR:i32:$src2, (SubReg_i16_lane:i32 (imm:iPTR):$lane)), (DSubReg_i16_reg:i32 (imm:iPTR):$lane))
                0, // EndSwitchType
/*48998*/     /*Scope*/ 10|128,1/*138*/, /*->49138*/
/*49000*/       OPC_RecordChild2, // #2 = $lane
/*49001*/       OPC_MoveChild, 2,
/*49003*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*49006*/       OPC_MoveParent,
/*49007*/       OPC_SwitchType /*4 cases */, 52,  MVT::v4i32,// ->49062
/*49010*/         OPC_EmitConvertToTarget, 2,
/*49012*/         OPC_EmitNodeXForm, 3, 3, // DSubReg_i32_reg
/*49015*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 4,  // Results = #5 
/*49024*/         OPC_EmitConvertToTarget, 2,
/*49026*/         OPC_EmitNodeXForm, 4, 6, // SubReg_i32_lane
/*49029*/         OPC_EmitInteger, MVT::i32, 14, 
/*49032*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49035*/         OPC_EmitNode, TARGET_VAL(ARM::VSETLNi32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 5, 1, 7, 8, 9,  // Results = #10 
/*49047*/         OPC_EmitConvertToTarget, 2,
/*49049*/         OPC_EmitNodeXForm, 3, 11, // DSubReg_i32_reg
/*49052*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 10, 12, 
                  // Src: (insertelt:v4i32 QPR:v4i32:$src1, GPR:i32:$src2, (imm:iPTR):$lane) - Complexity = 6
                  // Dst: (INSERT_SUBREG:v4i32 QPR:v4i32:$src1, (VSETLNi32:v2i32 (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src1, (DSubReg_i32_reg:i32 (imm:iPTR):$lane)), GPR:i32:$src2, (SubReg_i32_lane:i32 (imm:iPTR):$lane)), (DSubReg_i32_reg:i32 (imm:iPTR):$lane))
                /*SwitchType*/ 15,  MVT::v2f64,// ->49079
/*49064*/         OPC_EmitConvertToTarget, 2,
/*49066*/         OPC_EmitNodeXForm, 15, 3, // DSubReg_f64_reg
/*49069*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f64, 3/*#Ops*/, 0, 1, 4, 
                  // Src: (insertelt:v2f64 QPR:v2f64:$src1, DPR:f64:$src2, (imm:iPTR):$src3) - Complexity = 6
                  // Dst: (INSERT_SUBREG:v2f64 QPR:v2f64:$src1, DPR:f64:$src2, (DSubReg_f64_reg:i32 (imm:iPTR):$src3))
                /*SwitchType*/ 27,  MVT::v2f32,// ->49108
/*49081*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*49084*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 0, 3,  // Results = #4 
/*49093*/         OPC_EmitConvertToTarget, 2,
/*49095*/         OPC_EmitNodeXForm, 16, 5, // SSubReg_f32_reg
/*49098*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 4, 1, 6, 
                  // Src: (insertelt:v2f32 DPR:v2f32:$src1, SPR:f32:$src2, (imm:iPTR):$src3) - Complexity = 6
                  // Dst: (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 DPR:v2f32:$src1, DPR_VFP2:f64), SPR:f32:$src2, (SSubReg_f32_reg:i32 (imm:iPTR):$src3))
                /*SwitchType*/ 27,  MVT::v4f32,// ->49137
/*49110*/         OPC_EmitInteger, MVT::i32, ARM::QPR_VFP2RegClassID,
/*49113*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v4f32, 2/*#Ops*/, 0, 3,  // Results = #4 
/*49122*/         OPC_EmitConvertToTarget, 2,
/*49124*/         OPC_EmitNodeXForm, 16, 5, // SSubReg_f32_reg
/*49127*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 4, 1, 6, 
                  // Src: (insertelt:v4f32 QPR:v4f32:$src1, SPR:f32:$src2, (imm:iPTR):$src3) - Complexity = 6
                  // Dst: (INSERT_SUBREG:v4f32 (COPY_TO_REGCLASS:v4f32 QPR:v4f32:$src1, QPR_VFP2:v16i8), SPR:f32:$src2, (SSubReg_f32_reg:i32 (imm:iPTR):$src3))
                0, // EndSwitchType
/*49138*/     0, /*End of Scope*/
/*49139*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 104|128,3/*488*/,  TARGET_VAL(ARMISD::VDUP),// ->49632
/*49144*/   OPC_Scope, 53|128,2/*309*/, /*->49456*/ // 2 children in Scope
/*49147*/     OPC_MoveChild, 0,
/*49149*/     OPC_SwitchOpcode /*2 cases */, 126|128,1/*254*/,  TARGET_VAL(ISD::LOAD),// ->49408
/*49154*/       OPC_RecordMemRef,
/*49155*/       OPC_RecordNode, // #0 = 'ld' chained node
/*49156*/       OPC_RecordChild1, // #1 = $Rn
/*49157*/       OPC_CheckChild1Type, MVT::i32,
/*49159*/       OPC_CheckPredicate, 23, // Predicate_unindexedload
/*49161*/       OPC_Scope, 64, /*->49227*/ // 4 children in Scope
/*49163*/         OPC_CheckPredicate, 50, // Predicate_extload
/*49165*/         OPC_CheckType, MVT::i32,
/*49167*/         OPC_Scope, 28, /*->49197*/ // 2 children in Scope
/*49169*/           OPC_CheckPredicate, 52, // Predicate_extloadi8
/*49171*/           OPC_MoveParent,
/*49172*/           OPC_CheckType, MVT::v8i8,
/*49174*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49176*/           OPC_CheckComplexPat, /*CP*/30, /*#*/1, // SelectAddrMode6:$Rn #2 #3
/*49179*/           OPC_EmitMergeInputChains1_0,
/*49180*/           OPC_EmitInteger, MVT::i32, 14, 
/*49183*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49186*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1DUPd8), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (NEONvdup:v8i8 (ld:i32 addrmode6dup:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>>) - Complexity = 16
                    // Dst: (VLD1DUPd8:v8i8 addrmode6dup:i32:$Rn)
/*49197*/         /*Scope*/ 28, /*->49226*/
/*49198*/           OPC_CheckPredicate, 53, // Predicate_extloadi16
/*49200*/           OPC_MoveParent,
/*49201*/           OPC_CheckType, MVT::v4i16,
/*49203*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49205*/           OPC_CheckComplexPat, /*CP*/30, /*#*/1, // SelectAddrMode6:$Rn #2 #3
/*49208*/           OPC_EmitMergeInputChains1_0,
/*49209*/           OPC_EmitInteger, MVT::i32, 14, 
/*49212*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49215*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1DUPd16), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (NEONvdup:v4i16 (ld:i32 addrmode6dup:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>>) - Complexity = 16
                    // Dst: (VLD1DUPd16:v4i16 addrmode6dup:i32:$Rn)
/*49226*/         0, /*End of Scope*/
/*49227*/       /*Scope*/ 30, /*->49258*/
/*49228*/         OPC_CheckPredicate, 24, // Predicate_load
/*49230*/         OPC_CheckType, MVT::i32,
/*49232*/         OPC_MoveParent,
/*49233*/         OPC_CheckType, MVT::v2i32,
/*49235*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49237*/         OPC_CheckComplexPat, /*CP*/30, /*#*/1, // SelectAddrMode6:$Rn #2 #3
/*49240*/         OPC_EmitMergeInputChains1_0,
/*49241*/         OPC_EmitInteger, MVT::i32, 14, 
/*49244*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49247*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1DUPd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (NEONvdup:v2i32 (ld:i32 addrmode6dup:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_load>>) - Complexity = 16
                  // Dst: (VLD1DUPd32:v2i32 addrmode6dup:i32:$Rn)
/*49258*/       /*Scope*/ 64, /*->49323*/
/*49259*/         OPC_CheckPredicate, 50, // Predicate_extload
/*49261*/         OPC_CheckType, MVT::i32,
/*49263*/         OPC_Scope, 28, /*->49293*/ // 2 children in Scope
/*49265*/           OPC_CheckPredicate, 52, // Predicate_extloadi8
/*49267*/           OPC_MoveParent,
/*49268*/           OPC_CheckType, MVT::v16i8,
/*49270*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49272*/           OPC_CheckComplexPat, /*CP*/30, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*49275*/           OPC_EmitMergeInputChains1_0,
/*49276*/           OPC_EmitInteger, MVT::i32, 14, 
/*49279*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49282*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1DUPq8Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (NEONvdup:v16i8 (ld:i32 addrmode6dup:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>>) - Complexity = 16
                    // Dst: (VLD1DUPq8Pseudo:v16i8 addrmode6dup:i32:$addr)
/*49293*/         /*Scope*/ 28, /*->49322*/
/*49294*/           OPC_CheckPredicate, 53, // Predicate_extloadi16
/*49296*/           OPC_MoveParent,
/*49297*/           OPC_CheckType, MVT::v8i16,
/*49299*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49301*/           OPC_CheckComplexPat, /*CP*/30, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*49304*/           OPC_EmitMergeInputChains1_0,
/*49305*/           OPC_EmitInteger, MVT::i32, 14, 
/*49308*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49311*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1DUPq16Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (NEONvdup:v8i16 (ld:i32 addrmode6dup:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>>) - Complexity = 16
                    // Dst: (VLD1DUPq16Pseudo:v8i16 addrmode6dup:i32:$addr)
/*49322*/         0, /*End of Scope*/
/*49323*/       /*Scope*/ 83, /*->49407*/
/*49324*/         OPC_CheckPredicate, 24, // Predicate_load
/*49326*/         OPC_SwitchType /*2 cases */, 26,  MVT::i32,// ->49355
/*49329*/           OPC_MoveParent,
/*49330*/           OPC_CheckType, MVT::v4i32,
/*49332*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49334*/           OPC_CheckComplexPat, /*CP*/30, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*49337*/           OPC_EmitMergeInputChains1_0,
/*49338*/           OPC_EmitInteger, MVT::i32, 14, 
/*49341*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49344*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1DUPq32Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (NEONvdup:v4i32 (ld:i32 addrmode6dup:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>>) - Complexity = 16
                    // Dst: (VLD1DUPq32Pseudo:v4i32 addrmode6dup:i32:$addr)
                  /*SwitchType*/ 49,  MVT::f32,// ->49406
/*49357*/           OPC_MoveParent,
/*49358*/           OPC_SwitchType /*2 cases */, 21,  MVT::v2f32,// ->49382
/*49361*/             OPC_CheckComplexPat, /*CP*/30, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*49364*/             OPC_EmitMergeInputChains1_0,
/*49365*/             OPC_EmitInteger, MVT::i32, 14, 
/*49368*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49371*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1DUPd32), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (NEONvdup:v2f32 (ld:f32 addrmode6dup:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>>) - Complexity = 16
                      // Dst: (VLD1DUPd32:v2f32 addrmode6:i32:$addr)
                    /*SwitchType*/ 21,  MVT::v4f32,// ->49405
/*49384*/             OPC_CheckComplexPat, /*CP*/30, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*49387*/             OPC_EmitMergeInputChains1_0,
/*49388*/             OPC_EmitInteger, MVT::i32, 14, 
/*49391*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49394*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1DUPq32Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (NEONvdup:v4f32 (ld:f32 addrmode6dup:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>>) - Complexity = 16
                      // Dst: (VLD1DUPq32Pseudo:v4f32 addrmode6:i32:$addr)
                    0, // EndSwitchType
                  0, // EndSwitchType
/*49407*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 44,  TARGET_VAL(ISD::BITCAST),// ->49455
/*49411*/       OPC_RecordChild0, // #0 = $R
/*49412*/       OPC_CheckChild0Type, MVT::i32,
/*49414*/       OPC_CheckType, MVT::f32,
/*49416*/       OPC_MoveParent,
/*49417*/       OPC_SwitchType /*2 cases */, 16,  MVT::v2f32,// ->49436
/*49420*/         OPC_EmitInteger, MVT::i32, 14, 
/*49423*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49426*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUP32d), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvdup:v2f32 (bitconvert:f32 GPR:i32:$R)) - Complexity = 6
                  // Dst: (VDUP32d:v2f32 GPR:i32:$R)
                /*SwitchType*/ 16,  MVT::v4f32,// ->49454
/*49438*/         OPC_EmitInteger, MVT::i32, 14, 
/*49441*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49444*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUP32q), 0,
                      1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvdup:v4f32 (bitconvert:f32 GPR:i32:$R)) - Complexity = 6
                  // Dst: (VDUP32q:v4f32 GPR:i32:$R)
                0, // EndSwitchType
              0, // EndSwitchOpcode
/*49456*/   /*Scope*/ 45|128,1/*173*/, /*->49631*/
/*49458*/     OPC_RecordChild0, // #0 = $R
/*49459*/     OPC_Scope, 124, /*->49585*/ // 2 children in Scope
/*49461*/       OPC_CheckChild0Type, MVT::i32,
/*49463*/       OPC_SwitchType /*6 cases */, 18,  MVT::v8i8,// ->49484
/*49466*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49468*/         OPC_EmitInteger, MVT::i32, 14, 
/*49471*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49474*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUP8d), 0,
                      1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvdup:v8i8 GPR:i32:$R) - Complexity = 3
                  // Dst: (VDUP8d:v8i8 GPR:i32:$R)
                /*SwitchType*/ 18,  MVT::v4i16,// ->49504
/*49486*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49488*/         OPC_EmitInteger, MVT::i32, 14, 
/*49491*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49494*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUP16d), 0,
                      1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvdup:v4i16 GPR:i32:$R) - Complexity = 3
                  // Dst: (VDUP16d:v4i16 GPR:i32:$R)
                /*SwitchType*/ 18,  MVT::v2i32,// ->49524
/*49506*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49508*/         OPC_EmitInteger, MVT::i32, 14, 
/*49511*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49514*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUP32d), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvdup:v2i32 GPR:i32:$R) - Complexity = 3
                  // Dst: (VDUP32d:v2i32 GPR:i32:$R)
                /*SwitchType*/ 18,  MVT::v16i8,// ->49544
/*49526*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49528*/         OPC_EmitInteger, MVT::i32, 14, 
/*49531*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49534*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUP8q), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvdup:v16i8 GPR:i32:$R) - Complexity = 3
                  // Dst: (VDUP8q:v16i8 GPR:i32:$R)
                /*SwitchType*/ 18,  MVT::v8i16,// ->49564
/*49546*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49548*/         OPC_EmitInteger, MVT::i32, 14, 
/*49551*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49554*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUP16q), 0,
                      1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvdup:v8i16 GPR:i32:$R) - Complexity = 3
                  // Dst: (VDUP16q:v8i16 GPR:i32:$R)
                /*SwitchType*/ 18,  MVT::v4i32,// ->49584
/*49566*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49568*/         OPC_EmitInteger, MVT::i32, 14, 
/*49571*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49574*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUP32q), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvdup:v4i32 GPR:i32:$R) - Complexity = 3
                  // Dst: (VDUP32q:v4i32 GPR:i32:$R)
                0, // EndSwitchType
/*49585*/     /*Scope*/ 44, /*->49630*/
/*49586*/       OPC_CheckChild0Type, MVT::f32,
/*49588*/       OPC_SwitchType /*2 cases */, 18,  MVT::v2f32,// ->49609
/*49591*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49593*/         OPC_EmitInteger, MVT::i32, 14, 
/*49596*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49599*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPfdf), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvdup:v2f32 SPR:f32:$src) - Complexity = 3
                  // Dst: (VDUPfdf:v2f32 SPR:f32:$src)
                /*SwitchType*/ 18,  MVT::v4f32,// ->49629
/*49611*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49613*/         OPC_EmitInteger, MVT::i32, 14, 
/*49616*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49619*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPfqf), 0,
                      1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvdup:v4f32 SPR:f32:$src) - Complexity = 3
                  // Dst: (VDUPfqf:v4f32 SPR:f32:$src)
                0, // EndSwitchType
/*49630*/     0, /*End of Scope*/
/*49631*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 70,  TARGET_VAL(ARMISD::BCC_i64),// ->49705
/*49635*/   OPC_RecordNode,   // #0 = 'ARMBcci64' chained node
/*49636*/   OPC_RecordChild1, // #1 = $cc
/*49637*/   OPC_MoveChild, 1,
/*49639*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*49642*/   OPC_MoveParent,
/*49643*/   OPC_RecordChild2, // #2 = $lhs1
/*49644*/   OPC_RecordChild3, // #3 = $lhs2
/*49645*/   OPC_Scope, 31, /*->49678*/ // 2 children in Scope
/*49647*/     OPC_MoveChild, 4,
/*49649*/     OPC_CheckInteger, 0, 
/*49651*/     OPC_MoveParent,
/*49652*/     OPC_MoveChild, 5,
/*49654*/     OPC_CheckInteger, 0, 
/*49656*/     OPC_MoveParent,
/*49657*/     OPC_RecordChild6, // #4 = $dst
/*49658*/     OPC_MoveChild, 6,
/*49660*/     OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*49663*/     OPC_MoveParent,
/*49664*/     OPC_EmitMergeInputChains1_0,
/*49665*/     OPC_EmitConvertToTarget, 1,
/*49667*/     OPC_MorphNodeTo, TARGET_VAL(ARM::BCCZi64), 0|OPFL_Chain,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 5, 2, 3, 4, 
              // Src: (ARMBcci64 (imm:i32):$cc, GPR:i32:$lhs1, GPR:i32:$lhs2, 0:i32, 0:i32, (bb:Other):$dst) - Complexity = 16
              // Dst: (BCCZi64:i32 (imm:i32):$cc, GPR:i32:$lhs1, GPR:i32:$lhs2, (bb:Other):$dst)
/*49678*/   /*Scope*/ 25, /*->49704*/
/*49679*/     OPC_RecordChild4, // #4 = $rhs1
/*49680*/     OPC_RecordChild5, // #5 = $rhs2
/*49681*/     OPC_RecordChild6, // #6 = $dst
/*49682*/     OPC_MoveChild, 6,
/*49684*/     OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*49687*/     OPC_MoveParent,
/*49688*/     OPC_EmitMergeInputChains1_0,
/*49689*/     OPC_EmitConvertToTarget, 1,
/*49691*/     OPC_MorphNodeTo, TARGET_VAL(ARM::BCCi64), 0|OPFL_Chain,
                  1/*#VTs*/, MVT::i32, 6/*#Ops*/, 7, 2, 3, 4, 5, 6, 
              // Src: (ARMBcci64 (imm:i32):$cc, GPR:i32:$lhs1, GPR:i32:$lhs2, GPR:i32:$rhs1, GPR:i32:$rhs2, (bb:Other):$dst) - Complexity = 6
              // Dst: (BCCi64:i32 (imm:i32):$cc, GPR:i32:$lhs1, GPR:i32:$lhs2, GPR:i32:$rhs1, GPR:i32:$rhs2, (bb:Other):$dst)
/*49704*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 95|128,1/*223*/,  TARGET_VAL(ARMISD::CMP),// ->49932
/*49709*/   OPC_RecordChild0, // #0 = $Rn
/*49710*/   OPC_CheckChild0Type, MVT::i32,
/*49712*/   OPC_RecordChild1, // #1 = $shift
/*49713*/   OPC_Scope, 49, /*->49764*/ // 6 children in Scope
/*49715*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*49717*/     OPC_Scope, 22, /*->49741*/ // 2 children in Scope
/*49719*/       OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*49722*/       OPC_EmitInteger, MVT::i32, 14, 
/*49725*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49728*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CMPrsr), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                // Src: (ARMcmp GPR:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                // Dst: (CMPrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*49741*/     /*Scope*/ 21, /*->49763*/
/*49742*/       OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*49745*/       OPC_EmitInteger, MVT::i32, 14, 
/*49748*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49751*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CMPrsi), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (ARMcmp GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                // Dst: (CMPrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*49763*/     0, /*End of Scope*/
/*49764*/   /*Scope*/ 23, /*->49788*/
/*49765*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*49767*/     OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*49770*/     OPC_EmitInteger, MVT::i32, 14, 
/*49773*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49776*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMPrs), 0|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
              // Src: (ARMcmp GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
              // Dst: (t2CMPrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*49788*/   /*Scope*/ 82, /*->49871*/
/*49789*/     OPC_MoveChild, 1,
/*49791*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*49794*/     OPC_Scope, 24, /*->49820*/ // 3 children in Scope
/*49796*/       OPC_CheckPredicate, 3, // Predicate_so_imm
/*49798*/       OPC_MoveParent,
/*49799*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*49801*/       OPC_EmitConvertToTarget, 1,
/*49803*/       OPC_EmitInteger, MVT::i32, 14, 
/*49806*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49809*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CMPri), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (ARMcmp GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm) - Complexity = 7
                // Dst: (CMPri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*49820*/     /*Scope*/ 24, /*->49845*/
/*49821*/       OPC_CheckPredicate, 42, // Predicate_imm0_255
/*49823*/       OPC_MoveParent,
/*49824*/       OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*49826*/       OPC_EmitConvertToTarget, 1,
/*49828*/       OPC_EmitInteger, MVT::i32, 14, 
/*49831*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49834*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tCMPi8), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (ARMcmp tGPR:i32:$Rn, (imm:i32)<<P:Predicate_imm0_255>>:$imm8) - Complexity = 7
                // Dst: (tCMPi8:i32 tGPR:i32:$Rn, (imm:i32):$imm8)
/*49845*/     /*Scope*/ 24, /*->49870*/
/*49846*/       OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*49848*/       OPC_MoveParent,
/*49849*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*49851*/       OPC_EmitConvertToTarget, 1,
/*49853*/       OPC_EmitInteger, MVT::i32, 14, 
/*49856*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49859*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMPri), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (ARMcmp GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                // Dst: (t2CMPri:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*49870*/     0, /*End of Scope*/
/*49871*/   /*Scope*/ 19, /*->49891*/
/*49872*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*49874*/     OPC_EmitInteger, MVT::i32, 14, 
/*49877*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49880*/     OPC_MorphNodeTo, TARGET_VAL(ARM::CMPrr), 0|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (ARMcmp GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
              // Dst: (CMPrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*49891*/   /*Scope*/ 19, /*->49911*/
/*49892*/     OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*49894*/     OPC_EmitInteger, MVT::i32, 14, 
/*49897*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49900*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tCMPr), 0|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (ARMcmp tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
              // Dst: (tCMPr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*49911*/   /*Scope*/ 19, /*->49931*/
/*49912*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*49914*/     OPC_EmitInteger, MVT::i32, 14, 
/*49917*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49920*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMPrr), 0|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (ARMcmp GPRnopc:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
              // Dst: (t2CMPrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*49931*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 15|128,2/*271*/,  TARGET_VAL(ISD::ZERO_EXTEND),// ->50207
/*49936*/   OPC_Scope, 69|128,1/*197*/, /*->50136*/ // 2 children in Scope
/*49939*/     OPC_MoveChild, 0,
/*49941*/     OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*49944*/     OPC_MoveChild, 0,
/*49946*/     OPC_Scope, 93, /*->50041*/ // 2 children in Scope
/*49948*/       OPC_CheckInteger, 13, 
/*49950*/       OPC_MoveParent,
/*49951*/       OPC_RecordChild1, // #0 = $Vn
/*49952*/       OPC_SwitchType /*3 cases */, 27,  MVT::v8i8,// ->49982
/*49955*/         OPC_CheckChild1Type, MVT::v8i8,
/*49957*/         OPC_RecordChild2, // #1 = $Vm
/*49958*/         OPC_CheckChild2Type, MVT::v8i8,
/*49960*/         OPC_MoveParent,
/*49961*/         OPC_CheckType, MVT::v8i16,
/*49963*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49965*/         OPC_EmitInteger, MVT::i32, 14, 
/*49968*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49971*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABDLsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (zext:v8i16 (intrinsic_wo_chain:v8i8 13:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 11
                  // Dst: (VABDLsv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
                /*SwitchType*/ 27,  MVT::v4i16,// ->50011
/*49984*/         OPC_CheckChild1Type, MVT::v4i16,
/*49986*/         OPC_RecordChild2, // #1 = $Vm
/*49987*/         OPC_CheckChild2Type, MVT::v4i16,
/*49989*/         OPC_MoveParent,
/*49990*/         OPC_CheckType, MVT::v4i32,
/*49992*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49994*/         OPC_EmitInteger, MVT::i32, 14, 
/*49997*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50000*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABDLsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (zext:v4i32 (intrinsic_wo_chain:v4i16 13:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 11
                  // Dst: (VABDLsv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
                /*SwitchType*/ 27,  MVT::v2i32,// ->50040
/*50013*/         OPC_CheckChild1Type, MVT::v2i32,
/*50015*/         OPC_RecordChild2, // #1 = $Vm
/*50016*/         OPC_CheckChild2Type, MVT::v2i32,
/*50018*/         OPC_MoveParent,
/*50019*/         OPC_CheckType, MVT::v2i64,
/*50021*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50023*/         OPC_EmitInteger, MVT::i32, 14, 
/*50026*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50029*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABDLsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (zext:v2i64 (intrinsic_wo_chain:v2i32 13:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 11
                  // Dst: (VABDLsv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                0, // EndSwitchType
/*50041*/     /*Scope*/ 93, /*->50135*/
/*50042*/       OPC_CheckInteger, 14, 
/*50044*/       OPC_MoveParent,
/*50045*/       OPC_RecordChild1, // #0 = $Vn
/*50046*/       OPC_SwitchType /*3 cases */, 27,  MVT::v8i8,// ->50076
/*50049*/         OPC_CheckChild1Type, MVT::v8i8,
/*50051*/         OPC_RecordChild2, // #1 = $Vm
/*50052*/         OPC_CheckChild2Type, MVT::v8i8,
/*50054*/         OPC_MoveParent,
/*50055*/         OPC_CheckType, MVT::v8i16,
/*50057*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50059*/         OPC_EmitInteger, MVT::i32, 14, 
/*50062*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50065*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABDLuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (zext:v8i16 (intrinsic_wo_chain:v8i8 14:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 11
                  // Dst: (VABDLuv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
                /*SwitchType*/ 27,  MVT::v4i16,// ->50105
/*50078*/         OPC_CheckChild1Type, MVT::v4i16,
/*50080*/         OPC_RecordChild2, // #1 = $Vm
/*50081*/         OPC_CheckChild2Type, MVT::v4i16,
/*50083*/         OPC_MoveParent,
/*50084*/         OPC_CheckType, MVT::v4i32,
/*50086*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50088*/         OPC_EmitInteger, MVT::i32, 14, 
/*50091*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50094*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABDLuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (zext:v4i32 (intrinsic_wo_chain:v4i16 14:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 11
                  // Dst: (VABDLuv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
                /*SwitchType*/ 27,  MVT::v2i32,// ->50134
/*50107*/         OPC_CheckChild1Type, MVT::v2i32,
/*50109*/         OPC_RecordChild2, // #1 = $Vm
/*50110*/         OPC_CheckChild2Type, MVT::v2i32,
/*50112*/         OPC_MoveParent,
/*50113*/         OPC_CheckType, MVT::v2i64,
/*50115*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50117*/         OPC_EmitInteger, MVT::i32, 14, 
/*50120*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50123*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABDLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (zext:v2i64 (intrinsic_wo_chain:v2i32 14:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 11
                  // Dst: (VABDLuv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                0, // EndSwitchType
/*50135*/     0, /*End of Scope*/
/*50136*/   /*Scope*/ 69, /*->50206*/
/*50137*/     OPC_RecordChild0, // #0 = $Vm
/*50138*/     OPC_SwitchType /*3 cases */, 20,  MVT::v8i16,// ->50161
/*50141*/       OPC_CheckChild0Type, MVT::v8i8,
/*50143*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50145*/       OPC_EmitInteger, MVT::i32, 14, 
/*50148*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50151*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (zext:v8i16 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VMOVLuv8i16:v8i16 DPR:v8i8:$Vm)
              /*SwitchType*/ 20,  MVT::v4i32,// ->50183
/*50163*/       OPC_CheckChild0Type, MVT::v4i16,
/*50165*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50167*/       OPC_EmitInteger, MVT::i32, 14, 
/*50170*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50173*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (zext:v4i32 DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VMOVLuv4i32:v4i32 DPR:v4i16:$Vm)
              /*SwitchType*/ 20,  MVT::v2i64,// ->50205
/*50185*/       OPC_CheckChild0Type, MVT::v2i32,
/*50187*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50189*/       OPC_EmitInteger, MVT::i32, 14, 
/*50192*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50195*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (zext:v2i64 DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VMOVLuv2i64:v2i64 DPR:v2i32:$Vm)
              0, // EndSwitchType
/*50206*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 63,  TARGET_VAL(ISD::CALLSEQ_END),// ->50273
/*50210*/   OPC_RecordNode,   // #0 = 'ARMcallseq_end' chained node
/*50211*/   OPC_CaptureGlueInput,
/*50212*/   OPC_RecordChild1, // #1 = $amt1
/*50213*/   OPC_MoveChild, 1,
/*50215*/   OPC_SwitchOpcode /*2 cases */, 26,  TARGET_VAL(ISD::TargetConstant),// ->50245
/*50219*/     OPC_MoveParent,
/*50220*/     OPC_RecordChild2, // #2 = $amt2
/*50221*/     OPC_MoveChild, 2,
/*50223*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*50226*/     OPC_MoveParent,
/*50227*/     OPC_EmitMergeInputChains1_0,
/*50228*/     OPC_EmitInteger, MVT::i32, 14, 
/*50231*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50234*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ADJCALLSTACKUP), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
              // Src: (ARMcallseq_end (timm:i32):$amt1, (timm:i32):$amt2) - Complexity = 9
              // Dst: (ADJCALLSTACKUP:i32 (timm:i32):$amt1, (timm:i32):$amt2)
            /*SwitchOpcode*/ 24,  TARGET_VAL(ISD::Constant),// ->50272
/*50248*/     OPC_MoveParent,
/*50249*/     OPC_RecordChild2, // #2 = $amt2
/*50250*/     OPC_MoveChild, 2,
/*50252*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*50255*/     OPC_MoveParent,
/*50256*/     OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*50258*/     OPC_EmitMergeInputChains1_0,
/*50259*/     OPC_EmitConvertToTarget, 1,
/*50261*/     OPC_EmitConvertToTarget, 2,
/*50263*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tADJCALLSTACKUP), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 3, 4, 
              // Src: (ARMcallseq_end (imm:i32):$amt1, (imm:i32):$amt2) - Complexity = 9
              // Dst: (tADJCALLSTACKUP:i32 (imm:i32):$amt1, (imm:i32):$amt2)
            0, // EndSwitchOpcode
          /*SwitchOpcode*/ 82,  TARGET_VAL(ARMISD::WrapperJT),// ->50358
/*50276*/   OPC_RecordChild0, // #0 = $dst
/*50277*/   OPC_MoveChild, 0,
/*50279*/   OPC_CheckOpcode, TARGET_VAL(ISD::TargetJumpTable),
/*50282*/   OPC_MoveParent,
/*50283*/   OPC_RecordChild1, // #1 = $id
/*50284*/   OPC_MoveChild, 1,
/*50286*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*50289*/   OPC_MoveParent,
/*50290*/   OPC_Scope, 21, /*->50313*/ // 3 children in Scope
/*50292*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*50294*/     OPC_EmitConvertToTarget, 1,
/*50296*/     OPC_EmitInteger, MVT::i32, 14, 
/*50299*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50302*/     OPC_MorphNodeTo, TARGET_VAL(ARM::LEApcrelJT), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (ARMWrapperJT:i32 (tjumptable:i32):$dst, (imm:i32):$id) - Complexity = 9
              // Dst: (LEApcrelJT:i32 (tjumptable:i32):$dst, (imm:i32):$id)
/*50313*/   /*Scope*/ 21, /*->50335*/
/*50314*/     OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*50316*/     OPC_EmitConvertToTarget, 1,
/*50318*/     OPC_EmitInteger, MVT::i32, 14, 
/*50321*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50324*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tLEApcrelJT), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (ARMWrapperJT:i32 (tjumptable:i32):$dst, (imm:i32):$id) - Complexity = 9
              // Dst: (tLEApcrelJT:i32 (tjumptable:i32):$dst, (imm:i32):$id)
/*50335*/   /*Scope*/ 21, /*->50357*/
/*50336*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*50338*/     OPC_EmitConvertToTarget, 1,
/*50340*/     OPC_EmitInteger, MVT::i32, 14, 
/*50343*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50346*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2LEApcrelJT), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (ARMWrapperJT:i32 (tjumptable:i32):$dst, (imm:i32):$id) - Complexity = 9
              // Dst: (t2LEApcrelJT:i32 (tjumptable:i32):$dst, (imm:i32):$id)
/*50357*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 34,  TARGET_VAL(ARMISD::BR2_JT),// ->50395
/*50361*/   OPC_RecordNode,   // #0 = 'ARMbr2jt' chained node
/*50362*/   OPC_RecordChild1, // #1 = $target
/*50363*/   OPC_CheckChild1Type, MVT::i32,
/*50365*/   OPC_RecordChild2, // #2 = $index
/*50366*/   OPC_RecordChild3, // #3 = $jt
/*50367*/   OPC_MoveChild, 3,
/*50369*/   OPC_CheckOpcode, TARGET_VAL(ISD::TargetJumpTable),
/*50372*/   OPC_MoveParent,
/*50373*/   OPC_RecordChild4, // #4 = $id
/*50374*/   OPC_MoveChild, 4,
/*50376*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*50379*/   OPC_MoveParent,
/*50380*/   OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*50382*/   OPC_EmitMergeInputChains1_0,
/*50383*/   OPC_EmitConvertToTarget, 4,
/*50385*/   OPC_MorphNodeTo, TARGET_VAL(ARM::t2BR_JT), 0|OPFL_Chain,
                0/*#VTs*/, 4/*#Ops*/, 1, 2, 3, 5, 
            // Src: (ARMbr2jt GPR:i32:$target, GPR:i32:$index, (tjumptable:i32):$jt, (imm:i32):$id) - Complexity = 9
            // Dst: (t2BR_JT GPR:i32:$target, GPR:i32:$index, (tjumptable:i32):$jt, (imm:i32):$id)
          /*SwitchOpcode*/ 59,  TARGET_VAL(ARMISD::BFI),// ->50457
/*50398*/   OPC_RecordChild0, // #0 = $src
/*50399*/   OPC_RecordChild1, // #1 = $Rn
/*50400*/   OPC_RecordChild2, // #2 = $imm
/*50401*/   OPC_MoveChild, 2,
/*50403*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*50406*/   OPC_CheckPredicate, 20, // Predicate_bf_inv_mask_imm
/*50408*/   OPC_MoveParent,
/*50409*/   OPC_Scope, 22, /*->50433*/ // 2 children in Scope
/*50411*/     OPC_CheckPatternPredicate, 9, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*50413*/     OPC_EmitConvertToTarget, 2,
/*50415*/     OPC_EmitInteger, MVT::i32, 14, 
/*50418*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50421*/     OPC_MorphNodeTo, TARGET_VAL(ARM::BFI), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (ARMbfi:i32 GPRnopc:i32:$src, GPR:i32:$Rn, (imm:i32)<<P:Predicate_bf_inv_mask_imm>>:$imm) - Complexity = 7
              // Dst: (BFI:i32 GPRnopc:i32:$src, GPR:i32:$Rn, (imm:i32):$imm)
/*50433*/   /*Scope*/ 22, /*->50456*/
/*50434*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*50436*/     OPC_EmitConvertToTarget, 2,
/*50438*/     OPC_EmitInteger, MVT::i32, 14, 
/*50441*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50444*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2BFI), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (ARMbfi:i32 rGPR:i32:$src, rGPR:i32:$Rn, (imm:i32)<<P:Predicate_bf_inv_mask_imm>>:$imm) - Complexity = 7
              // Dst: (t2BFI:i32 rGPR:i32:$src, rGPR:i32:$Rn, (imm:i32):$imm)
/*50456*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 41|128,1/*169*/,  TARGET_VAL(ISD::ADDC),// ->50630
/*50461*/   OPC_RecordChild0, // #0 = $lhs
/*50462*/   OPC_RecordChild1, // #1 = $rhs
/*50463*/   OPC_Scope, 9|128,1/*137*/, /*->50603*/ // 2 children in Scope
/*50466*/     OPC_MoveChild, 1,
/*50468*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*50471*/     OPC_Scope, 30, /*->50503*/ // 4 children in Scope
/*50473*/       OPC_CheckPredicate, 5, // Predicate_imm0_7
/*50475*/       OPC_MoveParent,
/*50476*/       OPC_CheckType, MVT::i32,
/*50478*/       OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*50480*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*50483*/       OPC_EmitConvertToTarget, 1,
/*50485*/       OPC_EmitInteger, MVT::i32, 14, 
/*50488*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50491*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tADDi3), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (addc:i32 tGPR:i32:$lhs, (imm:i32)<<P:Predicate_imm0_7>>:$rhs) - Complexity = 7
                // Dst: (tADDi3:i32 tGPR:i32:$lhs, (imm:i32)<<P:Predicate_imm0_7>>:$rhs)
/*50503*/     /*Scope*/ 30, /*->50534*/
/*50504*/       OPC_CheckPredicate, 6, // Predicate_imm8_255
/*50506*/       OPC_MoveParent,
/*50507*/       OPC_CheckType, MVT::i32,
/*50509*/       OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*50511*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*50514*/       OPC_EmitConvertToTarget, 1,
/*50516*/       OPC_EmitInteger, MVT::i32, 14, 
/*50519*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50522*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tADDi8), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (addc:i32 tGPR:i32:$lhs, (imm:i32)<<P:Predicate_imm8_255>>:$rhs) - Complexity = 7
                // Dst: (tADDi8:i32 tGPR:i32:$lhs, (imm:i32)<<P:Predicate_imm8_255>>:$rhs)
/*50534*/     /*Scope*/ 33, /*->50568*/
/*50535*/       OPC_CheckPredicate, 7, // Predicate_imm0_7_neg
/*50537*/       OPC_MoveParent,
/*50538*/       OPC_CheckType, MVT::i32,
/*50540*/       OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*50542*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*50545*/       OPC_EmitConvertToTarget, 1,
/*50547*/       OPC_EmitNodeXForm, 5, 3, // imm_neg_XFORM
/*50550*/       OPC_EmitInteger, MVT::i32, 14, 
/*50553*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50556*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tSUBi3), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                // Src: (addc:i32 tGPR:i32:$lhs, (imm:i32)<<P:Predicate_imm0_7_neg>><<X:imm_neg_XFORM>>:$rhs) - Complexity = 7
                // Dst: (tSUBi3:i32 tGPR:i32:$lhs, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_imm0_7_neg>>:$rhs))
/*50568*/     /*Scope*/ 33, /*->50602*/
/*50569*/       OPC_CheckPredicate, 8, // Predicate_imm8_255_neg
/*50571*/       OPC_MoveParent,
/*50572*/       OPC_CheckType, MVT::i32,
/*50574*/       OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*50576*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*50579*/       OPC_EmitConvertToTarget, 1,
/*50581*/       OPC_EmitNodeXForm, 5, 3, // imm_neg_XFORM
/*50584*/       OPC_EmitInteger, MVT::i32, 14, 
/*50587*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50590*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tSUBi8), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                // Src: (addc:i32 tGPR:i32:$lhs, (imm:i32)<<P:Predicate_imm8_255_neg>><<X:imm_neg_XFORM>>:$rhs) - Complexity = 7
                // Dst: (tSUBi8:i32 tGPR:i32:$lhs, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_imm8_255_neg>>:$rhs))
/*50602*/     0, /*End of Scope*/
/*50603*/   /*Scope*/ 25, /*->50629*/
/*50604*/     OPC_CheckType, MVT::i32,
/*50606*/     OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*50608*/     OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*50611*/     OPC_EmitInteger, MVT::i32, 14, 
/*50614*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50617*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tADDrr), 0|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
              // Src: (addc:i32 tGPR:i32:$lhs, tGPR:i32:$rhs) - Complexity = 3
              // Dst: (tADDrr:i32 tGPR:i32:$lhs, tGPR:i32:$rhs)
/*50629*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 33,  TARGET_VAL(ARMISD::WrapperPIC),// ->50666
/*50633*/   OPC_RecordChild0, // #0 = $addr
/*50634*/   OPC_MoveChild, 0,
/*50636*/   OPC_CheckOpcode, TARGET_VAL(ISD::TargetGlobalAddress),
/*50639*/   OPC_MoveParent,
/*50640*/   OPC_CheckType, MVT::i32,
/*50642*/   OPC_Scope, 10, /*->50654*/ // 2 children in Scope
/*50644*/     OPC_CheckPatternPredicate, 16, // (!Subtarget->isThumb()) && (Subtarget->useMovt())
/*50646*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOV_ga_pcrel), 0,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
              // Src: (ARMWrapperPIC:i32 (tglobaladdr:i32):$addr) - Complexity = 6
              // Dst: (MOV_ga_pcrel:i32 (tglobaladdr:i32):$addr)
/*50654*/   /*Scope*/ 10, /*->50665*/
/*50655*/     OPC_CheckPatternPredicate, 32, // (Subtarget->isThumb2()) && (Subtarget->useMovt())
/*50657*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOV_ga_pcrel), 0,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
              // Src: (ARMWrapperPIC:i32 (tglobaladdr:i32):$addr) - Complexity = 6
              // Dst: (t2MOV_ga_pcrel:i32 (tglobaladdr:i32):$addr)
/*50665*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 33,  TARGET_VAL(ARMISD::WrapperDYN),// ->50702
/*50669*/   OPC_RecordChild0, // #0 = $addr
/*50670*/   OPC_MoveChild, 0,
/*50672*/   OPC_CheckOpcode, TARGET_VAL(ISD::TargetGlobalAddress),
/*50675*/   OPC_MoveParent,
/*50676*/   OPC_CheckType, MVT::i32,
/*50678*/   OPC_Scope, 10, /*->50690*/ // 2 children in Scope
/*50680*/     OPC_CheckPatternPredicate, 16, // (!Subtarget->isThumb()) && (Subtarget->useMovt())
/*50682*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOV_ga_dyn), 0,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
              // Src: (ARMWrapperDYN:i32 (tglobaladdr:i32):$addr) - Complexity = 6
              // Dst: (MOV_ga_dyn:i32 (tglobaladdr:i32):$addr)
/*50690*/   /*Scope*/ 10, /*->50701*/
/*50691*/     OPC_CheckPatternPredicate, 32, // (Subtarget->isThumb2()) && (Subtarget->useMovt())
/*50693*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOV_ga_dyn), 0,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
              // Src: (ARMWrapperDYN:i32 (tglobaladdr:i32):$addr) - Complexity = 6
              // Dst: (t2MOV_ga_dyn:i32 (tglobaladdr:i32):$addr)
/*50701*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 29|128,1/*157*/,  TARGET_VAL(ARMISD::Wrapper),// ->50863
/*50706*/   OPC_RecordChild0, // #0 = $dst
/*50707*/   OPC_MoveChild, 0,
/*50709*/   OPC_SwitchOpcode /*2 cases */, 84,  TARGET_VAL(ISD::TargetGlobalAddress),// ->50797
/*50713*/     OPC_MoveParent,
/*50714*/     OPC_CheckType, MVT::i32,
/*50716*/     OPC_Scope, 18, /*->50736*/ // 5 children in Scope
/*50718*/       OPC_CheckPatternPredicate, 33, // (!Subtarget->isThumb()) && (!Subtarget->useMovt())
/*50720*/       OPC_EmitInteger, MVT::i32, 14, 
/*50723*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50726*/       OPC_MorphNodeTo, TARGET_VAL(ARM::LEApcrel), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ARMWrapper:i32 (tglobaladdr:i32):$dst) - Complexity = 6
                // Dst: (LEApcrel:i32 (tglobaladdr:i32):$dst)
/*50736*/     /*Scope*/ 10, /*->50747*/
/*50737*/       OPC_CheckPatternPredicate, 16, // (!Subtarget->isThumb()) && (Subtarget->useMovt())
/*50739*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOVi32imm), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                // Src: (ARMWrapper:i32 (tglobaladdr:i32):$dst) - Complexity = 6
                // Dst: (MOVi32imm:i32 (tglobaladdr:i32):$dst)
/*50747*/     /*Scope*/ 18, /*->50766*/
/*50748*/       OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*50750*/       OPC_EmitInteger, MVT::i32, 14, 
/*50753*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50756*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tLEApcrel), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ARMWrapper:i32 (tglobaladdr:i32):$dst) - Complexity = 6
                // Dst: (tLEApcrel:i32 (tglobaladdr:i32):$dst)
/*50766*/     /*Scope*/ 18, /*->50785*/
/*50767*/       OPC_CheckPatternPredicate, 34, // (Subtarget->isThumb2()) && (!Subtarget->useMovt())
/*50769*/       OPC_EmitInteger, MVT::i32, 14, 
/*50772*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50775*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LEApcrel), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ARMWrapper:i32 (tglobaladdr:i32):$dst) - Complexity = 6
                // Dst: (t2LEApcrel:i32 (tglobaladdr:i32):$dst)
/*50785*/     /*Scope*/ 10, /*->50796*/
/*50786*/       OPC_CheckPatternPredicate, 32, // (Subtarget->isThumb2()) && (Subtarget->useMovt())
/*50788*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVi32imm), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                // Src: (ARMWrapper:i32 (tglobaladdr:i32):$dst) - Complexity = 6
                // Dst: (t2MOVi32imm:i32 (tglobaladdr:i32):$dst)
/*50796*/     0, /*End of Scope*/
            /*SwitchOpcode*/ 62,  TARGET_VAL(ISD::TargetConstantPool),// ->50862
/*50800*/     OPC_MoveParent,
/*50801*/     OPC_CheckType, MVT::i32,
/*50803*/     OPC_Scope, 18, /*->50823*/ // 3 children in Scope
/*50805*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*50807*/       OPC_EmitInteger, MVT::i32, 14, 
/*50810*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50813*/       OPC_MorphNodeTo, TARGET_VAL(ARM::LEApcrel), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ARMWrapper:i32 (tconstpool:i32):$dst) - Complexity = 6
                // Dst: (LEApcrel:i32 (tconstpool:i32):$dst)
/*50823*/     /*Scope*/ 18, /*->50842*/
/*50824*/       OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*50826*/       OPC_EmitInteger, MVT::i32, 14, 
/*50829*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50832*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tLEApcrel), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ARMWrapper:i32 (tconstpool:i32):$dst) - Complexity = 6
                // Dst: (tLEApcrel:i32 (tconstpool:i32):$dst)
/*50842*/     /*Scope*/ 18, /*->50861*/
/*50843*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*50845*/       OPC_EmitInteger, MVT::i32, 14, 
/*50848*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50851*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LEApcrel), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ARMWrapper:i32 (tconstpool:i32):$dst) - Complexity = 6
                // Dst: (t2LEApcrel:i32 (tconstpool:i32):$dst)
/*50861*/     0, /*End of Scope*/
            0, // EndSwitchOpcode
          /*SwitchOpcode*/ 29|128,1/*157*/,  TARGET_VAL(ARMISD::VGETLANEs),// ->51024
/*50867*/   OPC_RecordChild0, // #0 = $V
/*50868*/   OPC_Scope, 30, /*->50900*/ // 4 children in Scope
/*50870*/     OPC_CheckChild0Type, MVT::v8i8,
/*50872*/     OPC_RecordChild1, // #1 = $lane
/*50873*/     OPC_MoveChild, 1,
/*50875*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*50878*/     OPC_MoveParent,
/*50879*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50881*/     OPC_EmitConvertToTarget, 1,
/*50883*/     OPC_EmitInteger, MVT::i32, 14, 
/*50886*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50889*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNs8), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvgetlanes:i32 DPR:v8i8:$V, (imm:i32):$lane) - Complexity = 6
              // Dst: (VGETLNs8:i32 DPR:v8i8:$V, (imm:i32):$lane)
/*50900*/   /*Scope*/ 30, /*->50931*/
/*50901*/     OPC_CheckChild0Type, MVT::v4i16,
/*50903*/     OPC_RecordChild1, // #1 = $lane
/*50904*/     OPC_MoveChild, 1,
/*50906*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*50909*/     OPC_MoveParent,
/*50910*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50912*/     OPC_EmitConvertToTarget, 1,
/*50914*/     OPC_EmitInteger, MVT::i32, 14, 
/*50917*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50920*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNs16), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvgetlanes:i32 DPR:v4i16:$V, (imm:i32):$lane) - Complexity = 6
              // Dst: (VGETLNs16:i32 DPR:v4i16:$V, (imm:i32):$lane)
/*50931*/   /*Scope*/ 45, /*->50977*/
/*50932*/     OPC_CheckChild0Type, MVT::v16i8,
/*50934*/     OPC_RecordChild1, // #1 = $lane
/*50935*/     OPC_MoveChild, 1,
/*50937*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*50940*/     OPC_MoveParent,
/*50941*/     OPC_EmitConvertToTarget, 1,
/*50943*/     OPC_EmitNodeXForm, 13, 2, // DSubReg_i8_reg
/*50946*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v8i8, 2/*#Ops*/, 0, 3,  // Results = #4 
/*50955*/     OPC_EmitConvertToTarget, 1,
/*50957*/     OPC_EmitNodeXForm, 14, 5, // SubReg_i8_lane
/*50960*/     OPC_EmitInteger, MVT::i32, 14, 
/*50963*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50966*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNs8), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 4, 6, 7, 8, 
              // Src: (NEONvgetlanes:i32 QPR:v16i8:$src, (imm:i32):$lane) - Complexity = 6
              // Dst: (VGETLNs8:i32 (EXTRACT_SUBREG:v8i8 QPR:v16i8:$src, (DSubReg_i8_reg:i32 (imm:i32):$lane)), (SubReg_i8_lane:i32 (imm:i32):$lane))
/*50977*/   /*Scope*/ 45, /*->51023*/
/*50978*/     OPC_CheckChild0Type, MVT::v8i16,
/*50980*/     OPC_RecordChild1, // #1 = $lane
/*50981*/     OPC_MoveChild, 1,
/*50983*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*50986*/     OPC_MoveParent,
/*50987*/     OPC_EmitConvertToTarget, 1,
/*50989*/     OPC_EmitNodeXForm, 1, 2, // DSubReg_i16_reg
/*50992*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 3,  // Results = #4 
/*51001*/     OPC_EmitConvertToTarget, 1,
/*51003*/     OPC_EmitNodeXForm, 2, 5, // SubReg_i16_lane
/*51006*/     OPC_EmitInteger, MVT::i32, 14, 
/*51009*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51012*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNs16), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 4, 6, 7, 8, 
              // Src: (NEONvgetlanes:i32 QPR:v8i16:$src, (imm:i32):$lane) - Complexity = 6
              // Dst: (VGETLNs16:i32 (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*51023*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 29|128,1/*157*/,  TARGET_VAL(ARMISD::VGETLANEu),// ->51185
/*51028*/   OPC_RecordChild0, // #0 = $V
/*51029*/   OPC_Scope, 30, /*->51061*/ // 4 children in Scope
/*51031*/     OPC_CheckChild0Type, MVT::v8i8,
/*51033*/     OPC_RecordChild1, // #1 = $lane
/*51034*/     OPC_MoveChild, 1,
/*51036*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*51039*/     OPC_MoveParent,
/*51040*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*51042*/     OPC_EmitConvertToTarget, 1,
/*51044*/     OPC_EmitInteger, MVT::i32, 14, 
/*51047*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51050*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNu8), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvgetlaneu:i32 DPR:v8i8:$V, (imm:i32):$lane) - Complexity = 6
              // Dst: (VGETLNu8:i32 DPR:v8i8:$V, (imm:i32):$lane)
/*51061*/   /*Scope*/ 30, /*->51092*/
/*51062*/     OPC_CheckChild0Type, MVT::v4i16,
/*51064*/     OPC_RecordChild1, // #1 = $lane
/*51065*/     OPC_MoveChild, 1,
/*51067*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*51070*/     OPC_MoveParent,
/*51071*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*51073*/     OPC_EmitConvertToTarget, 1,
/*51075*/     OPC_EmitInteger, MVT::i32, 14, 
/*51078*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51081*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNu16), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvgetlaneu:i32 DPR:v4i16:$V, (imm:i32):$lane) - Complexity = 6
              // Dst: (VGETLNu16:i32 DPR:v4i16:$V, (imm:i32):$lane)
/*51092*/   /*Scope*/ 45, /*->51138*/
/*51093*/     OPC_CheckChild0Type, MVT::v16i8,
/*51095*/     OPC_RecordChild1, // #1 = $lane
/*51096*/     OPC_MoveChild, 1,
/*51098*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*51101*/     OPC_MoveParent,
/*51102*/     OPC_EmitConvertToTarget, 1,
/*51104*/     OPC_EmitNodeXForm, 13, 2, // DSubReg_i8_reg
/*51107*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v8i8, 2/*#Ops*/, 0, 3,  // Results = #4 
/*51116*/     OPC_EmitConvertToTarget, 1,
/*51118*/     OPC_EmitNodeXForm, 14, 5, // SubReg_i8_lane
/*51121*/     OPC_EmitInteger, MVT::i32, 14, 
/*51124*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51127*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNu8), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 4, 6, 7, 8, 
              // Src: (NEONvgetlaneu:i32 QPR:v16i8:$src, (imm:i32):$lane) - Complexity = 6
              // Dst: (VGETLNu8:i32 (EXTRACT_SUBREG:v8i8 QPR:v16i8:$src, (DSubReg_i8_reg:i32 (imm:i32):$lane)), (SubReg_i8_lane:i32 (imm:i32):$lane))
/*51138*/   /*Scope*/ 45, /*->51184*/
/*51139*/     OPC_CheckChild0Type, MVT::v8i16,
/*51141*/     OPC_RecordChild1, // #1 = $lane
/*51142*/     OPC_MoveChild, 1,
/*51144*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*51147*/     OPC_MoveParent,
/*51148*/     OPC_EmitConvertToTarget, 1,
/*51150*/     OPC_EmitNodeXForm, 1, 2, // DSubReg_i16_reg
/*51153*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 3,  // Results = #4 
/*51162*/     OPC_EmitConvertToTarget, 1,
/*51164*/     OPC_EmitNodeXForm, 2, 5, // SubReg_i16_lane
/*51167*/     OPC_EmitInteger, MVT::i32, 14, 
/*51170*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51173*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNu16), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 4, 6, 7, 8, 
              // Src: (NEONvgetlaneu:i32 QPR:v8i16:$src, (imm:i32):$lane) - Complexity = 6
              // Dst: (VGETLNu16:i32 (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*51184*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 56|128,1/*184*/,  TARGET_VAL(ISD::EXTRACT_VECTOR_ELT),// ->51373
/*51189*/   OPC_RecordChild0, // #0 = $V
/*51190*/   OPC_Scope, 32, /*->51224*/ // 5 children in Scope
/*51192*/     OPC_CheckChild0Type, MVT::v2i32,
/*51194*/     OPC_RecordChild1, // #1 = $lane
/*51195*/     OPC_MoveChild, 1,
/*51197*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*51200*/     OPC_MoveParent,
/*51201*/     OPC_CheckType, MVT::i32,
/*51203*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*51205*/     OPC_EmitConvertToTarget, 1,
/*51207*/     OPC_EmitInteger, MVT::i32, 14, 
/*51210*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51213*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNi32), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (extractelt:i32 DPR:v2i32:$V, (imm:iPTR):$lane) - Complexity = 6
              // Dst: (VGETLNi32:i32 DPR:v2i32:$V, (imm:i32):$lane)
/*51224*/   /*Scope*/ 47, /*->51272*/
/*51225*/     OPC_CheckChild0Type, MVT::v4i32,
/*51227*/     OPC_RecordChild1, // #1 = $lane
/*51228*/     OPC_MoveChild, 1,
/*51230*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*51233*/     OPC_MoveParent,
/*51234*/     OPC_CheckType, MVT::i32,
/*51236*/     OPC_EmitConvertToTarget, 1,
/*51238*/     OPC_EmitNodeXForm, 3, 2, // DSubReg_i32_reg
/*51241*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 3,  // Results = #4 
/*51250*/     OPC_EmitConvertToTarget, 1,
/*51252*/     OPC_EmitNodeXForm, 4, 5, // SubReg_i32_lane
/*51255*/     OPC_EmitInteger, MVT::i32, 14, 
/*51258*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51261*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNi32), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 4, 6, 7, 8, 
              // Src: (extractelt:i32 QPR:v4i32:$src, (imm:iPTR):$lane) - Complexity = 6
              // Dst: (VGETLNi32:i32 (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src, (DSubReg_i32_reg:i32 (imm:iPTR):$lane)), (SubReg_i32_lane:i32 (imm:iPTR):$lane))
/*51272*/   /*Scope*/ 23, /*->51296*/
/*51273*/     OPC_RecordChild1, // #1 = $src2
/*51274*/     OPC_MoveChild, 1,
/*51276*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*51279*/     OPC_MoveParent,
/*51280*/     OPC_CheckType, MVT::f64,
/*51282*/     OPC_EmitConvertToTarget, 1,
/*51284*/     OPC_EmitNodeXForm, 15, 2, // DSubReg_f64_reg
/*51287*/     OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::f64, 2/*#Ops*/, 0, 3, 
              // Src: (extractelt:f64 QPR:v2f64:$src1, (imm:iPTR):$src2) - Complexity = 6
              // Dst: (EXTRACT_SUBREG:f64 QPR:v2f64:$src1, (DSubReg_f64_reg:i32 (imm:iPTR):$src2))
/*51296*/   /*Scope*/ 37, /*->51334*/
/*51297*/     OPC_CheckChild0Type, MVT::v2f32,
/*51299*/     OPC_RecordChild1, // #1 = $src2
/*51300*/     OPC_MoveChild, 1,
/*51302*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*51305*/     OPC_MoveParent,
/*51306*/     OPC_CheckType, MVT::f32,
/*51308*/     OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*51311*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 0, 2,  // Results = #3 
/*51320*/     OPC_EmitConvertToTarget, 1,
/*51322*/     OPC_EmitNodeXForm, 16, 4, // SSubReg_f32_reg
/*51325*/     OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::f32, 2/*#Ops*/, 3, 5, 
              // Src: (extractelt:f32 DPR:v2f32:$src1, (imm:iPTR):$src2) - Complexity = 6
              // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 DPR:v2f32:$src1, DPR_VFP2:f64), (SSubReg_f32_reg:i32 (imm:iPTR):$src2))
/*51334*/   /*Scope*/ 37, /*->51372*/
/*51335*/     OPC_CheckChild0Type, MVT::v4f32,
/*51337*/     OPC_RecordChild1, // #1 = $src2
/*51338*/     OPC_MoveChild, 1,
/*51340*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*51343*/     OPC_MoveParent,
/*51344*/     OPC_CheckType, MVT::f32,
/*51346*/     OPC_EmitInteger, MVT::i32, ARM::QPR_VFP2RegClassID,
/*51349*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v4f32, 2/*#Ops*/, 0, 2,  // Results = #3 
/*51358*/     OPC_EmitConvertToTarget, 1,
/*51360*/     OPC_EmitNodeXForm, 16, 4, // SSubReg_f32_reg
/*51363*/     OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::f32, 2/*#Ops*/, 3, 5, 
              // Src: (extractelt:f32 QPR:v4f32:$src1, (imm:iPTR):$src2) - Complexity = 6
              // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v4f32 QPR:v4f32:$src1, QPR_VFP2:v16i8), (SSubReg_f32_reg:i32 (imm:iPTR):$src2))
/*51372*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 70|128,2/*326*/,  TARGET_VAL(ISD::Constant),// ->51703
/*51377*/   OPC_RecordNode,   // #0 = $imm
/*51378*/   OPC_CheckType, MVT::i32,
/*51380*/   OPC_Scope, 26, /*->51408*/ // 11 children in Scope
/*51382*/     OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*51384*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*51386*/     OPC_EmitConvertToTarget, 0,
/*51388*/     OPC_EmitInteger, MVT::i32, 14, 
/*51391*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51394*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51397*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVi), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
              // Src: (imm:i32)<<P:Predicate_t2_so_imm>>:$imm - Complexity = 5
              // Dst: (t2MOVi:i32 (imm:i32):$imm)
/*51408*/   /*Scope*/ 26, /*->51435*/
/*51409*/     OPC_CheckPredicate, 3, // Predicate_so_imm
/*51411*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*51413*/     OPC_EmitConvertToTarget, 0,
/*51415*/     OPC_EmitInteger, MVT::i32, 14, 
/*51418*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51421*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51424*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOVi), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
              // Src: (imm:i32)<<P:Predicate_so_imm>>:$imm - Complexity = 4
              // Dst: (MOVi:i32 (imm:i32):$imm)
/*51435*/   /*Scope*/ 22, /*->51458*/
/*51436*/     OPC_CheckPredicate, 67, // Predicate_imm0_65535
/*51438*/     OPC_CheckPatternPredicate, 9, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*51440*/     OPC_EmitConvertToTarget, 0,
/*51442*/     OPC_EmitInteger, MVT::i32, 14, 
/*51445*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51448*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOVi16), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
              // Src: (imm:i32)<<P:Predicate_imm0_65535>>:$imm - Complexity = 4
              // Dst: (MOVi16:i32 (imm:i32):$imm)
/*51458*/   /*Scope*/ 29, /*->51488*/
/*51459*/     OPC_CheckPredicate, 21, // Predicate_so_imm_not
/*51461*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*51463*/     OPC_EmitConvertToTarget, 0,
/*51465*/     OPC_EmitNodeXForm, 10, 1, // so_imm_not_XFORM
/*51468*/     OPC_EmitInteger, MVT::i32, 14, 
/*51471*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51474*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51477*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MVNi), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
              // Src: (imm:i32)<<P:Predicate_so_imm_not>><<X:so_imm_not_XFORM>>:$imm - Complexity = 4
              // Dst: (MVNi:i32 (so_imm_not_XFORM:i32 (imm:i32):$imm))
/*51488*/   /*Scope*/ 14, /*->51503*/
/*51489*/     OPC_CheckPredicate, 68, // Predicate_arm_i32imm
/*51491*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*51493*/     OPC_EmitConvertToTarget, 0,
/*51495*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOVi32imm), 0,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
              // Src: (imm:i32)<<P:Predicate_arm_i32imm>>:$src - Complexity = 4
              // Dst: (MOVi32imm:i32 (imm:i32):$src)
/*51503*/   /*Scope*/ 26, /*->51530*/
/*51504*/     OPC_CheckPredicate, 42, // Predicate_imm0_255
/*51506*/     OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*51508*/     OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*51511*/     OPC_EmitConvertToTarget, 0,
/*51513*/     OPC_EmitInteger, MVT::i32, 14, 
/*51516*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51519*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tMOVi8), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
              // Src: (imm:i32)<<P:Predicate_imm0_255>>:$imm8 - Complexity = 4
              // Dst: (tMOVi8:i32 (imm:i32):$imm8)
/*51530*/   /*Scope*/ 22, /*->51553*/
/*51531*/     OPC_CheckPredicate, 67, // Predicate_imm0_65535
/*51533*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*51535*/     OPC_EmitConvertToTarget, 0,
/*51537*/     OPC_EmitInteger, MVT::i32, 14, 
/*51540*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51543*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVi16), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
              // Src: (imm:i32)<<P:Predicate_imm0_65535>>:$imm - Complexity = 4
              // Dst: (t2MOVi16:i32 (imm:i32):$imm)
/*51553*/   /*Scope*/ 29, /*->51583*/
/*51554*/     OPC_CheckPredicate, 19, // Predicate_t2_so_imm_not
/*51556*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*51558*/     OPC_EmitConvertToTarget, 0,
/*51560*/     OPC_EmitNodeXForm, 9, 1, // t2_so_imm_not_XFORM
/*51563*/     OPC_EmitInteger, MVT::i32, 14, 
/*51566*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51569*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51572*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2MVNi), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
              // Src: (imm:i32)<<P:Predicate_t2_so_imm_not>><<X:t2_so_imm_not_XFORM>>:$src - Complexity = 4
              // Dst: (t2MVNi:i32 (t2_so_imm_not_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_not>>:$src))
/*51583*/   /*Scope*/ 55, /*->51639*/
/*51584*/     OPC_CheckPredicate, 69, // Predicate_thumb_immshifted
/*51586*/     OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*51588*/     OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*51591*/     OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*51594*/     OPC_EmitConvertToTarget, 0,
/*51596*/     OPC_EmitNodeXForm, 17, 3, // thumb_immshifted_val
/*51599*/     OPC_EmitInteger, MVT::i32, 14, 
/*51602*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51605*/     OPC_EmitNode, TARGET_VAL(ARM::tMOVi8), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 4, 5, 6,  // Results = #7 
/*51616*/     OPC_EmitConvertToTarget, 0,
/*51618*/     OPC_EmitNodeXForm, 18, 8, // thumb_immshifted_shamt
/*51621*/     OPC_EmitInteger, MVT::i32, 14, 
/*51624*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51627*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tLSLri), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 7, 9, 10, 11, 
              // Src: (imm:i32)<<P:Predicate_thumb_immshifted>>:$src - Complexity = 4
              // Dst: (tLSLri:i32 (tMOVi8:i32 (thumb_immshifted_val:i32 (imm:i32):$src)), (thumb_immshifted_shamt:i32 (imm:i32):$src))
/*51639*/   /*Scope*/ 49, /*->51689*/
/*51640*/     OPC_CheckPredicate, 70, // Predicate_imm0_255_comp
/*51642*/     OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*51644*/     OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*51647*/     OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*51650*/     OPC_EmitConvertToTarget, 0,
/*51652*/     OPC_EmitNodeXForm, 12, 3, // imm_comp_XFORM
/*51655*/     OPC_EmitInteger, MVT::i32, 14, 
/*51658*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51661*/     OPC_EmitNode, TARGET_VAL(ARM::tMOVi8), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 4, 5, 6,  // Results = #7 
/*51672*/     OPC_EmitInteger, MVT::i32, 14, 
/*51675*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51678*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tMVN), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 7, 8, 9, 
              // Src: (imm:i32)<<P:Predicate_imm0_255_comp>>:$src - Complexity = 4
              // Dst: (tMVN:i32 (tMOVi8:i32 (imm_comp_XFORM:i32 (imm:i32):$src)))
/*51689*/   /*Scope*/ 12, /*->51702*/
/*51690*/     OPC_CheckPatternPredicate, 35, // (Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*51692*/     OPC_EmitConvertToTarget, 0,
/*51694*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVi32imm), 0,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
              // Src: (imm:i32):$src - Complexity = 3
              // Dst: (t2MOVi32imm:i32 (imm:i32):$src)
/*51702*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 52,  TARGET_VAL(ISD::ATOMIC_LOAD_ADD),// ->51758
/*51706*/   OPC_RecordMemRef,
/*51707*/   OPC_RecordNode,   // #0 = 'atomic_load_add' chained node
/*51708*/   OPC_RecordChild1, // #1 = $ptr
/*51709*/   OPC_CheckChild1Type, MVT::i32,
/*51711*/   OPC_RecordChild2, // #2 = $incr
/*51712*/   OPC_CheckType, MVT::i32,
/*51714*/   OPC_Scope, 13, /*->51729*/ // 3 children in Scope
/*51716*/     OPC_CheckPredicate, 71, // Predicate_atomic_load_add_8
/*51718*/     OPC_EmitMergeInputChains1_0,
/*51719*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_ADD_I8), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_add:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_add_8>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_ADD_I8:i32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*51729*/   /*Scope*/ 13, /*->51743*/
/*51730*/     OPC_CheckPredicate, 72, // Predicate_atomic_load_add_16
/*51732*/     OPC_EmitMergeInputChains1_0,
/*51733*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_ADD_I16), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_add:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_add_16>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_ADD_I16:i32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*51743*/   /*Scope*/ 13, /*->51757*/
/*51744*/     OPC_CheckPredicate, 73, // Predicate_atomic_load_add_32
/*51746*/     OPC_EmitMergeInputChains1_0,
/*51747*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_ADD_I32), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_add:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_add_32>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_ADD_I32:i32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*51757*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 52,  TARGET_VAL(ISD::ATOMIC_LOAD_SUB),// ->51813
/*51761*/   OPC_RecordMemRef,
/*51762*/   OPC_RecordNode,   // #0 = 'atomic_load_sub' chained node
/*51763*/   OPC_RecordChild1, // #1 = $ptr
/*51764*/   OPC_CheckChild1Type, MVT::i32,
/*51766*/   OPC_RecordChild2, // #2 = $incr
/*51767*/   OPC_CheckType, MVT::i32,
/*51769*/   OPC_Scope, 13, /*->51784*/ // 3 children in Scope
/*51771*/     OPC_CheckPredicate, 74, // Predicate_atomic_load_sub_8
/*51773*/     OPC_EmitMergeInputChains1_0,
/*51774*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_SUB_I8), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_sub:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_sub_8>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_SUB_I8:i32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*51784*/   /*Scope*/ 13, /*->51798*/
/*51785*/     OPC_CheckPredicate, 75, // Predicate_atomic_load_sub_16
/*51787*/     OPC_EmitMergeInputChains1_0,
/*51788*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_SUB_I16), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_sub:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_sub_16>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_SUB_I16:i32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*51798*/   /*Scope*/ 13, /*->51812*/
/*51799*/     OPC_CheckPredicate, 76, // Predicate_atomic_load_sub_32
/*51801*/     OPC_EmitMergeInputChains1_0,
/*51802*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_SUB_I32), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_sub:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_sub_32>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_SUB_I32:i32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*51812*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 52,  TARGET_VAL(ISD::ATOMIC_LOAD_AND),// ->51868
/*51816*/   OPC_RecordMemRef,
/*51817*/   OPC_RecordNode,   // #0 = 'atomic_load_and' chained node
/*51818*/   OPC_RecordChild1, // #1 = $ptr
/*51819*/   OPC_CheckChild1Type, MVT::i32,
/*51821*/   OPC_RecordChild2, // #2 = $incr
/*51822*/   OPC_CheckType, MVT::i32,
/*51824*/   OPC_Scope, 13, /*->51839*/ // 3 children in Scope
/*51826*/     OPC_CheckPredicate, 77, // Predicate_atomic_load_and_8
/*51828*/     OPC_EmitMergeInputChains1_0,
/*51829*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_AND_I8), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_and:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_and_8>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_AND_I8:i32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*51839*/   /*Scope*/ 13, /*->51853*/
/*51840*/     OPC_CheckPredicate, 78, // Predicate_atomic_load_and_16
/*51842*/     OPC_EmitMergeInputChains1_0,
/*51843*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_AND_I16), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_and:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_and_16>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_AND_I16:i32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*51853*/   /*Scope*/ 13, /*->51867*/
/*51854*/     OPC_CheckPredicate, 79, // Predicate_atomic_load_and_32
/*51856*/     OPC_EmitMergeInputChains1_0,
/*51857*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_AND_I32), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_and:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_and_32>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_AND_I32:i32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*51867*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 52,  TARGET_VAL(ISD::ATOMIC_LOAD_OR),// ->51923
/*51871*/   OPC_RecordMemRef,
/*51872*/   OPC_RecordNode,   // #0 = 'atomic_load_or' chained node
/*51873*/   OPC_RecordChild1, // #1 = $ptr
/*51874*/   OPC_CheckChild1Type, MVT::i32,
/*51876*/   OPC_RecordChild2, // #2 = $incr
/*51877*/   OPC_CheckType, MVT::i32,
/*51879*/   OPC_Scope, 13, /*->51894*/ // 3 children in Scope
/*51881*/     OPC_CheckPredicate, 80, // Predicate_atomic_load_or_8
/*51883*/     OPC_EmitMergeInputChains1_0,
/*51884*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_OR_I8), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_or:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_or_8>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_OR_I8:i32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*51894*/   /*Scope*/ 13, /*->51908*/
/*51895*/     OPC_CheckPredicate, 81, // Predicate_atomic_load_or_16
/*51897*/     OPC_EmitMergeInputChains1_0,
/*51898*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_OR_I16), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_or:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_or_16>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_OR_I16:i32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*51908*/   /*Scope*/ 13, /*->51922*/
/*51909*/     OPC_CheckPredicate, 82, // Predicate_atomic_load_or_32
/*51911*/     OPC_EmitMergeInputChains1_0,
/*51912*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_OR_I32), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_or:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_or_32>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_OR_I32:i32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*51922*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 52,  TARGET_VAL(ISD::ATOMIC_LOAD_XOR),// ->51978
/*51926*/   OPC_RecordMemRef,
/*51927*/   OPC_RecordNode,   // #0 = 'atomic_load_xor' chained node
/*51928*/   OPC_RecordChild1, // #1 = $ptr
/*51929*/   OPC_CheckChild1Type, MVT::i32,
/*51931*/   OPC_RecordChild2, // #2 = $incr
/*51932*/   OPC_CheckType, MVT::i32,
/*51934*/   OPC_Scope, 13, /*->51949*/ // 3 children in Scope
/*51936*/     OPC_CheckPredicate, 83, // Predicate_atomic_load_xor_8
/*51938*/     OPC_EmitMergeInputChains1_0,
/*51939*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_XOR_I8), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_xor:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_xor_8>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_XOR_I8:i32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*51949*/   /*Scope*/ 13, /*->51963*/
/*51950*/     OPC_CheckPredicate, 84, // Predicate_atomic_load_xor_16
/*51952*/     OPC_EmitMergeInputChains1_0,
/*51953*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_XOR_I16), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_xor:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_xor_16>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_XOR_I16:i32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*51963*/   /*Scope*/ 13, /*->51977*/
/*51964*/     OPC_CheckPredicate, 85, // Predicate_atomic_load_xor_32
/*51966*/     OPC_EmitMergeInputChains1_0,
/*51967*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_XOR_I32), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_xor:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_xor_32>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_XOR_I32:i32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*51977*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 52,  TARGET_VAL(ISD::ATOMIC_LOAD_NAND),// ->52033
/*51981*/   OPC_RecordMemRef,
/*51982*/   OPC_RecordNode,   // #0 = 'atomic_load_nand' chained node
/*51983*/   OPC_RecordChild1, // #1 = $ptr
/*51984*/   OPC_CheckChild1Type, MVT::i32,
/*51986*/   OPC_RecordChild2, // #2 = $incr
/*51987*/   OPC_CheckType, MVT::i32,
/*51989*/   OPC_Scope, 13, /*->52004*/ // 3 children in Scope
/*51991*/     OPC_CheckPredicate, 86, // Predicate_atomic_load_nand_8
/*51993*/     OPC_EmitMergeInputChains1_0,
/*51994*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_NAND_I8), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_nand:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_nand_8>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_NAND_I8:i32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*52004*/   /*Scope*/ 13, /*->52018*/
/*52005*/     OPC_CheckPredicate, 87, // Predicate_atomic_load_nand_16
/*52007*/     OPC_EmitMergeInputChains1_0,
/*52008*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_NAND_I16), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_nand:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_nand_16>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_NAND_I16:i32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*52018*/   /*Scope*/ 13, /*->52032*/
/*52019*/     OPC_CheckPredicate, 88, // Predicate_atomic_load_nand_32
/*52021*/     OPC_EmitMergeInputChains1_0,
/*52022*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_NAND_I32), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_nand:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_nand_32>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_NAND_I32:i32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*52032*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 52,  TARGET_VAL(ISD::ATOMIC_LOAD_MIN),// ->52088
/*52036*/   OPC_RecordMemRef,
/*52037*/   OPC_RecordNode,   // #0 = 'atomic_load_min' chained node
/*52038*/   OPC_RecordChild1, // #1 = $ptr
/*52039*/   OPC_CheckChild1Type, MVT::i32,
/*52041*/   OPC_RecordChild2, // #2 = $val
/*52042*/   OPC_CheckType, MVT::i32,
/*52044*/   OPC_Scope, 13, /*->52059*/ // 3 children in Scope
/*52046*/     OPC_CheckPredicate, 89, // Predicate_atomic_load_min_8
/*52048*/     OPC_EmitMergeInputChains1_0,
/*52049*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_MIN_I8), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_min:i32 GPR:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_load_min_8>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_MIN_I8:i32:i32 GPR:i32:$ptr, GPR:i32:$val)
/*52059*/   /*Scope*/ 13, /*->52073*/
/*52060*/     OPC_CheckPredicate, 90, // Predicate_atomic_load_min_16
/*52062*/     OPC_EmitMergeInputChains1_0,
/*52063*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_MIN_I16), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_min:i32 GPR:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_load_min_16>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_MIN_I16:i32:i32 GPR:i32:$ptr, GPR:i32:$val)
/*52073*/   /*Scope*/ 13, /*->52087*/
/*52074*/     OPC_CheckPredicate, 91, // Predicate_atomic_load_min_32
/*52076*/     OPC_EmitMergeInputChains1_0,
/*52077*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_MIN_I32), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_min:i32 GPR:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_load_min_32>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_MIN_I32:i32:i32 GPR:i32:$ptr, GPR:i32:$val)
/*52087*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 52,  TARGET_VAL(ISD::ATOMIC_LOAD_MAX),// ->52143
/*52091*/   OPC_RecordMemRef,
/*52092*/   OPC_RecordNode,   // #0 = 'atomic_load_max' chained node
/*52093*/   OPC_RecordChild1, // #1 = $ptr
/*52094*/   OPC_CheckChild1Type, MVT::i32,
/*52096*/   OPC_RecordChild2, // #2 = $val
/*52097*/   OPC_CheckType, MVT::i32,
/*52099*/   OPC_Scope, 13, /*->52114*/ // 3 children in Scope
/*52101*/     OPC_CheckPredicate, 92, // Predicate_atomic_load_max_8
/*52103*/     OPC_EmitMergeInputChains1_0,
/*52104*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_MAX_I8), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_max:i32 GPR:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_load_max_8>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_MAX_I8:i32:i32 GPR:i32:$ptr, GPR:i32:$val)
/*52114*/   /*Scope*/ 13, /*->52128*/
/*52115*/     OPC_CheckPredicate, 93, // Predicate_atomic_load_max_16
/*52117*/     OPC_EmitMergeInputChains1_0,
/*52118*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_MAX_I16), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_max:i32 GPR:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_load_max_16>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_MAX_I16:i32:i32 GPR:i32:$ptr, GPR:i32:$val)
/*52128*/   /*Scope*/ 13, /*->52142*/
/*52129*/     OPC_CheckPredicate, 94, // Predicate_atomic_load_max_32
/*52131*/     OPC_EmitMergeInputChains1_0,
/*52132*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_MAX_I32), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_max:i32 GPR:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_load_max_32>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_MAX_I32:i32:i32 GPR:i32:$ptr, GPR:i32:$val)
/*52142*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 52,  TARGET_VAL(ISD::ATOMIC_LOAD_UMIN),// ->52198
/*52146*/   OPC_RecordMemRef,
/*52147*/   OPC_RecordNode,   // #0 = 'atomic_load_umin' chained node
/*52148*/   OPC_RecordChild1, // #1 = $ptr
/*52149*/   OPC_CheckChild1Type, MVT::i32,
/*52151*/   OPC_RecordChild2, // #2 = $val
/*52152*/   OPC_CheckType, MVT::i32,
/*52154*/   OPC_Scope, 13, /*->52169*/ // 3 children in Scope
/*52156*/     OPC_CheckPredicate, 95, // Predicate_atomic_load_umin_8
/*52158*/     OPC_EmitMergeInputChains1_0,
/*52159*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_UMIN_I8), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_umin:i32 GPR:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_load_umin_8>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_UMIN_I8:i32:i32 GPR:i32:$ptr, GPR:i32:$val)
/*52169*/   /*Scope*/ 13, /*->52183*/
/*52170*/     OPC_CheckPredicate, 96, // Predicate_atomic_load_umin_16
/*52172*/     OPC_EmitMergeInputChains1_0,
/*52173*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_UMIN_I16), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_umin:i32 GPR:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_load_umin_16>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_UMIN_I16:i32:i32 GPR:i32:$ptr, GPR:i32:$val)
/*52183*/   /*Scope*/ 13, /*->52197*/
/*52184*/     OPC_CheckPredicate, 97, // Predicate_atomic_load_umin_32
/*52186*/     OPC_EmitMergeInputChains1_0,
/*52187*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_UMIN_I32), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_umin:i32 GPR:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_load_umin_32>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_UMIN_I32:i32:i32 GPR:i32:$ptr, GPR:i32:$val)
/*52197*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 52,  TARGET_VAL(ISD::ATOMIC_LOAD_UMAX),// ->52253
/*52201*/   OPC_RecordMemRef,
/*52202*/   OPC_RecordNode,   // #0 = 'atomic_load_umax' chained node
/*52203*/   OPC_RecordChild1, // #1 = $ptr
/*52204*/   OPC_CheckChild1Type, MVT::i32,
/*52206*/   OPC_RecordChild2, // #2 = $val
/*52207*/   OPC_CheckType, MVT::i32,
/*52209*/   OPC_Scope, 13, /*->52224*/ // 3 children in Scope
/*52211*/     OPC_CheckPredicate, 98, // Predicate_atomic_load_umax_8
/*52213*/     OPC_EmitMergeInputChains1_0,
/*52214*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_UMAX_I8), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_umax:i32 GPR:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_load_umax_8>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_UMAX_I8:i32:i32 GPR:i32:$ptr, GPR:i32:$val)
/*52224*/   /*Scope*/ 13, /*->52238*/
/*52225*/     OPC_CheckPredicate, 99, // Predicate_atomic_load_umax_16
/*52227*/     OPC_EmitMergeInputChains1_0,
/*52228*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_UMAX_I16), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_umax:i32 GPR:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_load_umax_16>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_UMAX_I16:i32:i32 GPR:i32:$ptr, GPR:i32:$val)
/*52238*/   /*Scope*/ 13, /*->52252*/
/*52239*/     OPC_CheckPredicate, 100, // Predicate_atomic_load_umax_32
/*52241*/     OPC_EmitMergeInputChains1_0,
/*52242*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_UMAX_I32), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_umax:i32 GPR:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_load_umax_32>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_UMAX_I32:i32:i32 GPR:i32:$ptr, GPR:i32:$val)
/*52252*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 52,  TARGET_VAL(ISD::ATOMIC_SWAP),// ->52308
/*52256*/   OPC_RecordMemRef,
/*52257*/   OPC_RecordNode,   // #0 = 'atomic_swap' chained node
/*52258*/   OPC_RecordChild1, // #1 = $ptr
/*52259*/   OPC_CheckChild1Type, MVT::i32,
/*52261*/   OPC_RecordChild2, // #2 = $new
/*52262*/   OPC_CheckType, MVT::i32,
/*52264*/   OPC_Scope, 13, /*->52279*/ // 3 children in Scope
/*52266*/     OPC_CheckPredicate, 101, // Predicate_atomic_swap_8
/*52268*/     OPC_EmitMergeInputChains1_0,
/*52269*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_SWAP_I8), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_swap:i32 GPR:i32:$ptr, GPR:i32:$new)<<P:Predicate_atomic_swap_8>> - Complexity = 4
              // Dst: (ATOMIC_SWAP_I8:i32:i32 GPR:i32:$ptr, GPR:i32:$new)
/*52279*/   /*Scope*/ 13, /*->52293*/
/*52280*/     OPC_CheckPredicate, 102, // Predicate_atomic_swap_16
/*52282*/     OPC_EmitMergeInputChains1_0,
/*52283*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_SWAP_I16), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_swap:i32 GPR:i32:$ptr, GPR:i32:$new)<<P:Predicate_atomic_swap_16>> - Complexity = 4
              // Dst: (ATOMIC_SWAP_I16:i32:i32 GPR:i32:$ptr, GPR:i32:$new)
/*52293*/   /*Scope*/ 13, /*->52307*/
/*52294*/     OPC_CheckPredicate, 103, // Predicate_atomic_swap_32
/*52296*/     OPC_EmitMergeInputChains1_0,
/*52297*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_SWAP_I32), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_swap:i32 GPR:i32:$ptr, GPR:i32:$new)<<P:Predicate_atomic_swap_32>> - Complexity = 4
              // Dst: (ATOMIC_SWAP_I32:i32:i32 GPR:i32:$ptr, GPR:i32:$new)
/*52307*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 56,  TARGET_VAL(ISD::ATOMIC_CMP_SWAP),// ->52367
/*52311*/   OPC_RecordMemRef,
/*52312*/   OPC_RecordNode,   // #0 = 'atomic_cmp_swap' chained node
/*52313*/   OPC_RecordChild1, // #1 = $ptr
/*52314*/   OPC_CheckChild1Type, MVT::i32,
/*52316*/   OPC_RecordChild2, // #2 = $old
/*52317*/   OPC_RecordChild3, // #3 = $new
/*52318*/   OPC_CheckType, MVT::i32,
/*52320*/   OPC_Scope, 14, /*->52336*/ // 3 children in Scope
/*52322*/     OPC_CheckPredicate, 104, // Predicate_atomic_cmp_swap_8
/*52324*/     OPC_EmitMergeInputChains1_0,
/*52325*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_CMP_SWAP_I8), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
              // Src: (atomic_cmp_swap:i32 GPR:i32:$ptr, GPR:i32:$old, GPR:i32:$new)<<P:Predicate_atomic_cmp_swap_8>> - Complexity = 4
              // Dst: (ATOMIC_CMP_SWAP_I8:i32:i32 GPR:i32:$ptr, GPR:i32:$old, GPR:i32:$new)
/*52336*/   /*Scope*/ 14, /*->52351*/
/*52337*/     OPC_CheckPredicate, 105, // Predicate_atomic_cmp_swap_16
/*52339*/     OPC_EmitMergeInputChains1_0,
/*52340*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_CMP_SWAP_I16), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
              // Src: (atomic_cmp_swap:i32 GPR:i32:$ptr, GPR:i32:$old, GPR:i32:$new)<<P:Predicate_atomic_cmp_swap_16>> - Complexity = 4
              // Dst: (ATOMIC_CMP_SWAP_I16:i32:i32 GPR:i32:$ptr, GPR:i32:$old, GPR:i32:$new)
/*52351*/   /*Scope*/ 14, /*->52366*/
/*52352*/     OPC_CheckPredicate, 106, // Predicate_atomic_cmp_swap_32
/*52354*/     OPC_EmitMergeInputChains1_0,
/*52355*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_CMP_SWAP_I32), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
              // Src: (atomic_cmp_swap:i32 GPR:i32:$ptr, GPR:i32:$old, GPR:i32:$new)<<P:Predicate_atomic_cmp_swap_32>> - Complexity = 4
              // Dst: (ATOMIC_CMP_SWAP_I32:i32:i32 GPR:i32:$ptr, GPR:i32:$old, GPR:i32:$new)
/*52366*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 40,  TARGET_VAL(ARMISD::RRX),// ->52410
/*52370*/   OPC_CaptureGlueInput,
/*52371*/   OPC_RecordChild0, // #0 = $Rm
/*52372*/   OPC_CheckType, MVT::i32,
/*52374*/   OPC_Scope, 10, /*->52386*/ // 2 children in Scope
/*52376*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*52378*/     OPC_MorphNodeTo, TARGET_VAL(ARM::RRX), 0|OPFL_GlueInput,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
              // Src: (ARMrrx:i32 GPR:i32:$Rm) - Complexity = 3
              // Dst: (RRX:i32 GPR:i32:$Rm)
/*52386*/   /*Scope*/ 22, /*->52409*/
/*52387*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*52389*/     OPC_EmitInteger, MVT::i32, 14, 
/*52392*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52395*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52398*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2RRX), 0|OPFL_GlueInput,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (ARMrrx:i32 rGPR:i32:$Rm) - Complexity = 3
              // Dst: (t2RRX:i32 rGPR:i32:$Rm)
/*52409*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 37,  TARGET_VAL(ARMISD::SRL_FLAG),// ->52450
/*52413*/   OPC_RecordChild0, // #0 = $src
/*52414*/   OPC_CheckType, MVT::i32,
/*52416*/   OPC_Scope, 11, /*->52429*/ // 2 children in Scope
/*52418*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*52420*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsrl_flag), 0|OPFL_GlueOutput,
                  2/*#VTs*/, MVT::i32, MVT::i32, 1/*#Ops*/, 0, 
              // Src: (ARMsrl_flag:i32 GPR:i32:$src) - Complexity = 3
              // Dst: (MOVsrl_flag:i32:i32 GPR:i32:$src)
/*52429*/   /*Scope*/ 19, /*->52449*/
/*52430*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*52432*/     OPC_EmitInteger, MVT::i32, 14, 
/*52435*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52438*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVsrl_flag), 0|OPFL_GlueOutput,
                  2/*#VTs*/, MVT::i32, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (ARMsrl_flag:i32 rGPR:i32:$Rm) - Complexity = 3
              // Dst: (t2MOVsrl_flag:i32:i32 rGPR:i32:$Rm)
/*52449*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 37,  TARGET_VAL(ARMISD::SRA_FLAG),// ->52490
/*52453*/   OPC_RecordChild0, // #0 = $src
/*52454*/   OPC_CheckType, MVT::i32,
/*52456*/   OPC_Scope, 11, /*->52469*/ // 2 children in Scope
/*52458*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*52460*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsra_flag), 0|OPFL_GlueOutput,
                  2/*#VTs*/, MVT::i32, MVT::i32, 1/*#Ops*/, 0, 
              // Src: (ARMsra_flag:i32 GPR:i32:$src) - Complexity = 3
              // Dst: (MOVsra_flag:i32:i32 GPR:i32:$src)
/*52469*/   /*Scope*/ 19, /*->52489*/
/*52470*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*52472*/     OPC_EmitInteger, MVT::i32, 14, 
/*52475*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52478*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVsra_flag), 0|OPFL_GlueOutput,
                  2/*#VTs*/, MVT::i32, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (ARMsra_flag:i32 rGPR:i32:$Rm) - Complexity = 3
              // Dst: (t2MOVsra_flag:i32:i32 rGPR:i32:$Rm)
/*52489*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 46,  TARGET_VAL(ISD::MULHS),// ->52539
/*52493*/   OPC_RecordChild0, // #0 = $Rn
/*52494*/   OPC_RecordChild1, // #1 = $Rm
/*52495*/   OPC_CheckType, MVT::i32,
/*52497*/   OPC_Scope, 19, /*->52518*/ // 2 children in Scope
/*52499*/     OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*52501*/     OPC_EmitInteger, MVT::i32, 14, 
/*52504*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52507*/     OPC_MorphNodeTo, TARGET_VAL(ARM::SMMUL), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (mulhs:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
              // Dst: (SMMUL:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*52518*/   /*Scope*/ 19, /*->52538*/
/*52519*/     OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*52521*/     OPC_EmitInteger, MVT::i32, 14, 
/*52524*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52527*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMMUL), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (mulhs:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
              // Dst: (t2SMMUL:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*52538*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 43,  TARGET_VAL(ISD::CTLZ),// ->52585
/*52542*/   OPC_RecordChild0, // #0 = $Rm
/*52543*/   OPC_CheckType, MVT::i32,
/*52545*/   OPC_Scope, 18, /*->52565*/ // 2 children in Scope
/*52547*/     OPC_CheckPatternPredicate, 18, // (!Subtarget->isThumb()) && (Subtarget->hasV5TOps())
/*52549*/     OPC_EmitInteger, MVT::i32, 14, 
/*52552*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52555*/     OPC_MorphNodeTo, TARGET_VAL(ARM::CLZ), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (ctlz:i32 GPR:i32:$Rm) - Complexity = 3
              // Dst: (CLZ:i32 GPR:i32:$Rm)
/*52565*/   /*Scope*/ 18, /*->52584*/
/*52566*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*52568*/     OPC_EmitInteger, MVT::i32, 14, 
/*52571*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52574*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2CLZ), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (ctlz:i32 rGPR:i32:$Rm) - Complexity = 3
              // Dst: (t2CLZ:i32 rGPR:i32:$Rm)
/*52584*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 43,  TARGET_VAL(ARMISD::RBIT),// ->52631
/*52588*/   OPC_RecordChild0, // #0 = $Rm
/*52589*/   OPC_CheckType, MVT::i32,
/*52591*/   OPC_Scope, 18, /*->52611*/ // 2 children in Scope
/*52593*/     OPC_CheckPatternPredicate, 9, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*52595*/     OPC_EmitInteger, MVT::i32, 14, 
/*52598*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52601*/     OPC_MorphNodeTo, TARGET_VAL(ARM::RBIT), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (ARMrbit:i32 GPR:i32:$Rm) - Complexity = 3
              // Dst: (RBIT:i32 GPR:i32:$Rm)
/*52611*/   /*Scope*/ 18, /*->52630*/
/*52612*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*52614*/     OPC_EmitInteger, MVT::i32, 14, 
/*52617*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52620*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2RBIT), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (ARMrbit:i32 rGPR:i32:$Rm) - Complexity = 3
              // Dst: (t2RBIT:i32 rGPR:i32:$Rm)
/*52630*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 62,  TARGET_VAL(ISD::BSWAP),// ->52696
/*52634*/   OPC_RecordChild0, // #0 = $Rm
/*52635*/   OPC_CheckType, MVT::i32,
/*52637*/   OPC_Scope, 18, /*->52657*/ // 3 children in Scope
/*52639*/     OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*52641*/     OPC_EmitInteger, MVT::i32, 14, 
/*52644*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52647*/     OPC_MorphNodeTo, TARGET_VAL(ARM::REV), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (bswap:i32 GPR:i32:$Rm) - Complexity = 3
              // Dst: (REV:i32 GPR:i32:$Rm)
/*52657*/   /*Scope*/ 18, /*->52676*/
/*52658*/     OPC_CheckPatternPredicate, 10, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*52660*/     OPC_EmitInteger, MVT::i32, 14, 
/*52663*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52666*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tREV), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (bswap:i32 tGPR:i32:$Rm) - Complexity = 3
              // Dst: (tREV:i32 tGPR:i32:$Rm)
/*52676*/   /*Scope*/ 18, /*->52695*/
/*52677*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*52679*/     OPC_EmitInteger, MVT::i32, 14, 
/*52682*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52685*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2REV), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (bswap:i32 rGPR:i32:$Rm) - Complexity = 3
              // Dst: (t2REV:i32 rGPR:i32:$Rm)
/*52695*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 22,  TARGET_VAL(ARMISD::THREAD_POINTER),// ->52721
/*52699*/   OPC_CheckType, MVT::i32,
/*52701*/   OPC_Scope, 7, /*->52710*/ // 2 children in Scope
/*52703*/     OPC_MorphNodeTo, TARGET_VAL(ARM::TPsoft), 0,
                  1/*#VTs*/, MVT::i32, 0/*#Ops*/, 
              // Src: (ARMthread_pointer:i32) - Complexity = 3
              // Dst: (TPsoft:i32)
/*52710*/   /*Scope*/ 9, /*->52720*/
/*52711*/     OPC_CheckPatternPredicate, 19, // (Subtarget->isThumb())
/*52713*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tTPsoft), 0,
                  1/*#VTs*/, MVT::i32, 0/*#Ops*/, 
              // Src: (ARMthread_pointer:i32) - Complexity = 3
              // Dst: (tTPsoft:i32)
/*52720*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 28,  TARGET_VAL(ISD::ADDE),// ->52752
/*52724*/   OPC_CaptureGlueInput,
/*52725*/   OPC_RecordChild0, // #0 = $Rn
/*52726*/   OPC_RecordChild1, // #1 = $Rm
/*52727*/   OPC_CheckType, MVT::i32,
/*52729*/   OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*52731*/   OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*52734*/   OPC_EmitInteger, MVT::i32, 14, 
/*52737*/   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52740*/   OPC_MorphNodeTo, TARGET_VAL(ARM::tADC), 0|OPFL_GlueInput|OPFL_GlueOutput,
                1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
            // Src: (adde:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
            // Dst: (tADC:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
          /*SwitchOpcode*/ 28,  TARGET_VAL(ISD::SUBE),// ->52783
/*52755*/   OPC_CaptureGlueInput,
/*52756*/   OPC_RecordChild0, // #0 = $Rn
/*52757*/   OPC_RecordChild1, // #1 = $Rm
/*52758*/   OPC_CheckType, MVT::i32,
/*52760*/   OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*52762*/   OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*52765*/   OPC_EmitInteger, MVT::i32, 14, 
/*52768*/   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52771*/   OPC_MorphNodeTo, TARGET_VAL(ARM::tSBC), 0|OPFL_GlueInput|OPFL_GlueOutput,
                1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
            // Src: (sube:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
            // Dst: (tSBC:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
          /*SwitchOpcode*/ 27,  TARGET_VAL(ISD::SUBC),// ->52813
/*52786*/   OPC_RecordChild0, // #0 = $lhs
/*52787*/   OPC_RecordChild1, // #1 = $rhs
/*52788*/   OPC_CheckType, MVT::i32,
/*52790*/   OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*52792*/   OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*52795*/   OPC_EmitInteger, MVT::i32, 14, 
/*52798*/   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52801*/   OPC_MorphNodeTo, TARGET_VAL(ARM::tSUBrr), 0|OPFL_GlueOutput,
                1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
            // Src: (subc:i32 tGPR:i32:$lhs, tGPR:i32:$rhs) - Complexity = 3
            // Dst: (tSUBrr:i32 tGPR:i32:$lhs, tGPR:i32:$rhs)
          /*SwitchOpcode*/ 23,  TARGET_VAL(ISD::SDIV),// ->52839
/*52816*/   OPC_RecordChild0, // #0 = $Rn
/*52817*/   OPC_RecordChild1, // #1 = $Rm
/*52818*/   OPC_CheckType, MVT::i32,
/*52820*/   OPC_CheckPatternPredicate, 36, // (Subtarget->hasDivide()) && (Subtarget->isThumb2())
/*52822*/   OPC_EmitInteger, MVT::i32, 14, 
/*52825*/   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52828*/   OPC_MorphNodeTo, TARGET_VAL(ARM::t2SDIV), 0,
                1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
            // Src: (sdiv:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
            // Dst: (t2SDIV:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
          /*SwitchOpcode*/ 23,  TARGET_VAL(ISD::UDIV),// ->52865
/*52842*/   OPC_RecordChild0, // #0 = $Rn
/*52843*/   OPC_RecordChild1, // #1 = $Rm
/*52844*/   OPC_CheckType, MVT::i32,
/*52846*/   OPC_CheckPatternPredicate, 36, // (Subtarget->hasDivide()) && (Subtarget->isThumb2())
/*52848*/   OPC_EmitInteger, MVT::i32, 14, 
/*52851*/   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52854*/   OPC_MorphNodeTo, TARGET_VAL(ARM::t2UDIV), 0,
                1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
            // Src: (udiv:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
            // Dst: (t2UDIV:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
          /*SwitchOpcode*/ 25|128,3/*409*/,  TARGET_VAL(ISD::BITCAST),// ->53278
/*52869*/   OPC_RecordChild0, // #0 = $Sn
/*52870*/   OPC_Scope, 22, /*->52894*/ // 14 children in Scope
/*52872*/     OPC_CheckChild0Type, MVT::f32,
/*52874*/     OPC_CheckType, MVT::i32,
/*52876*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasVFP2())
/*52878*/     OPC_EmitInteger, MVT::i32, 14, 
/*52881*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52884*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVRS), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (bitconvert:i32 SPR:f32:$Sn) - Complexity = 3
              // Dst: (VMOVRS:i32 SPR:f32:$Sn)
/*52894*/   /*Scope*/ 29, /*->52924*/
/*52895*/     OPC_CheckChild0Type, MVT::v1i64,
/*52897*/     OPC_SwitchType /*5 cases */, 3,  MVT::f64,// ->52903
/*52900*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:f64 DPR:v1i64:$src) - Complexity = 3
                // Dst: DPR:f64:$src
              /*SwitchType*/ 3,  MVT::v2i32,// ->52908
/*52905*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2i32 DPR:v1i64:$src) - Complexity = 3
                // Dst: DPR:v2i32:$src
              /*SwitchType*/ 3,  MVT::v4i16,// ->52913
/*52910*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v4i16 DPR:v1i64:$src) - Complexity = 3
                // Dst: DPR:v4i16:$src
              /*SwitchType*/ 3,  MVT::v8i8,// ->52918
/*52915*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v8i8 DPR:v1i64:$src) - Complexity = 3
                // Dst: DPR:v8i8:$src
              /*SwitchType*/ 3,  MVT::v2f32,// ->52923
/*52920*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2f32 DPR:v1i64:$src) - Complexity = 3
                // Dst: DPR:v2f32:$src
              0, // EndSwitchType
/*52924*/   /*Scope*/ 29, /*->52954*/
/*52925*/     OPC_CheckChild0Type, MVT::v2i32,
/*52927*/     OPC_SwitchType /*5 cases */, 3,  MVT::f64,// ->52933
/*52930*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:f64 DPR:v2i32:$src) - Complexity = 3
                // Dst: DPR:f64:$src
              /*SwitchType*/ 3,  MVT::v1i64,// ->52938
/*52935*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v1i64 DPR:v2i32:$src) - Complexity = 3
                // Dst: DPR:v1i64:$src
              /*SwitchType*/ 3,  MVT::v4i16,// ->52943
/*52940*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v4i16 DPR:v2i32:$src) - Complexity = 3
                // Dst: DPR:v4i16:$src
              /*SwitchType*/ 3,  MVT::v8i8,// ->52948
/*52945*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v8i8 DPR:v2i32:$src) - Complexity = 3
                // Dst: DPR:v8i8:$src
              /*SwitchType*/ 3,  MVT::v2f32,// ->52953
/*52950*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2f32 DPR:v2i32:$src) - Complexity = 3
                // Dst: DPR:v2f32:$src
              0, // EndSwitchType
/*52954*/   /*Scope*/ 29, /*->52984*/
/*52955*/     OPC_CheckChild0Type, MVT::v4i16,
/*52957*/     OPC_SwitchType /*5 cases */, 3,  MVT::f64,// ->52963
/*52960*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:f64 DPR:v4i16:$src) - Complexity = 3
                // Dst: DPR:f64:$src
              /*SwitchType*/ 3,  MVT::v1i64,// ->52968
/*52965*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v1i64 DPR:v4i16:$src) - Complexity = 3
                // Dst: DPR:v1i64:$src
              /*SwitchType*/ 3,  MVT::v2i32,// ->52973
/*52970*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2i32 DPR:v4i16:$src) - Complexity = 3
                // Dst: DPR:v2i32:$src
              /*SwitchType*/ 3,  MVT::v8i8,// ->52978
/*52975*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v8i8 DPR:v4i16:$src) - Complexity = 3
                // Dst: DPR:v8i8:$src
              /*SwitchType*/ 3,  MVT::v2f32,// ->52983
/*52980*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2f32 DPR:v4i16:$src) - Complexity = 3
                // Dst: DPR:v2f32:$src
              0, // EndSwitchType
/*52984*/   /*Scope*/ 29, /*->53014*/
/*52985*/     OPC_CheckChild0Type, MVT::v8i8,
/*52987*/     OPC_SwitchType /*5 cases */, 3,  MVT::f64,// ->52993
/*52990*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:f64 DPR:v8i8:$src) - Complexity = 3
                // Dst: DPR:f64:$src
              /*SwitchType*/ 3,  MVT::v1i64,// ->52998
/*52995*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v1i64 DPR:v8i8:$src) - Complexity = 3
                // Dst: DPR:v1i64:$src
              /*SwitchType*/ 3,  MVT::v2i32,// ->53003
/*53000*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2i32 DPR:v8i8:$src) - Complexity = 3
                // Dst: DPR:v2i32:$src
              /*SwitchType*/ 3,  MVT::v4i16,// ->53008
/*53005*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v4i16 DPR:v8i8:$src) - Complexity = 3
                // Dst: DPR:v4i16:$src
              /*SwitchType*/ 3,  MVT::v2f32,// ->53013
/*53010*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2f32 DPR:v8i8:$src) - Complexity = 3
                // Dst: DPR:v2f32:$src
              0, // EndSwitchType
/*53014*/   /*Scope*/ 29, /*->53044*/
/*53015*/     OPC_CheckChild0Type, MVT::v2f32,
/*53017*/     OPC_SwitchType /*5 cases */, 3,  MVT::f64,// ->53023
/*53020*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:f64 DPR:v2f32:$src) - Complexity = 3
                // Dst: DPR:f64:$src
              /*SwitchType*/ 3,  MVT::v1i64,// ->53028
/*53025*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v1i64 DPR:v2f32:$src) - Complexity = 3
                // Dst: DPR:v1i64:$src
              /*SwitchType*/ 3,  MVT::v2i32,// ->53033
/*53030*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2i32 DPR:v2f32:$src) - Complexity = 3
                // Dst: DPR:v2i32:$src
              /*SwitchType*/ 3,  MVT::v4i16,// ->53038
/*53035*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v4i16 DPR:v2f32:$src) - Complexity = 3
                // Dst: DPR:v4i16:$src
              /*SwitchType*/ 3,  MVT::v8i8,// ->53043
/*53040*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v8i8 DPR:v2f32:$src) - Complexity = 3
                // Dst: DPR:v8i8:$src
              0, // EndSwitchType
/*53044*/   /*Scope*/ 22, /*->53067*/
/*53045*/     OPC_CheckChild0Type, MVT::i32,
/*53047*/     OPC_CheckType, MVT::f32,
/*53049*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasVFP2())
/*53051*/     OPC_EmitInteger, MVT::i32, 14, 
/*53054*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53057*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVSR), 0,
                  1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (bitconvert:f32 GPR:i32:$Rt) - Complexity = 3
              // Dst: (VMOVSR:f32 GPR:i32:$Rt)
/*53067*/   /*Scope*/ 29, /*->53097*/
/*53068*/     OPC_CheckChild0Type, MVT::f64,
/*53070*/     OPC_SwitchType /*5 cases */, 3,  MVT::v1i64,// ->53076
/*53073*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v1i64 DPR:f64:$src) - Complexity = 3
                // Dst: DPR:v1i64:$src
              /*SwitchType*/ 3,  MVT::v2i32,// ->53081
/*53078*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2i32 DPR:f64:$src) - Complexity = 3
                // Dst: DPR:v2i32:$src
              /*SwitchType*/ 3,  MVT::v4i16,// ->53086
/*53083*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v4i16 DPR:f64:$src) - Complexity = 3
                // Dst: DPR:v4i16:$src
              /*SwitchType*/ 3,  MVT::v8i8,// ->53091
/*53088*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v8i8 DPR:f64:$src) - Complexity = 3
                // Dst: DPR:v8i8:$src
              /*SwitchType*/ 3,  MVT::v2f32,// ->53096
/*53093*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2f32 DPR:f64:$src) - Complexity = 3
                // Dst: DPR:v2f32:$src
              0, // EndSwitchType
/*53097*/   /*Scope*/ 29, /*->53127*/
/*53098*/     OPC_CheckChild0Type, MVT::v4i32,
/*53100*/     OPC_SwitchType /*5 cases */, 3,  MVT::v2i64,// ->53106
/*53103*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2i64 QPR:v4i32:$src) - Complexity = 3
                // Dst: QPR:v2i64:$src
              /*SwitchType*/ 3,  MVT::v8i16,// ->53111
/*53108*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v8i16 QPR:v4i32:$src) - Complexity = 3
                // Dst: QPR:v8i16:$src
              /*SwitchType*/ 3,  MVT::v16i8,// ->53116
/*53113*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v16i8 QPR:v4i32:$src) - Complexity = 3
                // Dst: QPR:v16i8:$src
              /*SwitchType*/ 3,  MVT::v4f32,// ->53121
/*53118*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v4f32 QPR:v4i32:$src) - Complexity = 3
                // Dst: QPR:v4f32:$src
              /*SwitchType*/ 3,  MVT::v2f64,// ->53126
/*53123*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2f64 QPR:v4i32:$src) - Complexity = 3
                // Dst: QPR:v2f64:$src
              0, // EndSwitchType
/*53127*/   /*Scope*/ 29, /*->53157*/
/*53128*/     OPC_CheckChild0Type, MVT::v8i16,
/*53130*/     OPC_SwitchType /*5 cases */, 3,  MVT::v2i64,// ->53136
/*53133*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2i64 QPR:v8i16:$src) - Complexity = 3
                // Dst: QPR:v2i64:$src
              /*SwitchType*/ 3,  MVT::v4i32,// ->53141
/*53138*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v4i32 QPR:v8i16:$src) - Complexity = 3
                // Dst: QPR:v4i32:$src
              /*SwitchType*/ 3,  MVT::v16i8,// ->53146
/*53143*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v16i8 QPR:v8i16:$src) - Complexity = 3
                // Dst: QPR:v16i8:$src
              /*SwitchType*/ 3,  MVT::v4f32,// ->53151
/*53148*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v4f32 QPR:v8i16:$src) - Complexity = 3
                // Dst: QPR:v4f32:$src
              /*SwitchType*/ 3,  MVT::v2f64,// ->53156
/*53153*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2f64 QPR:v8i16:$src) - Complexity = 3
                // Dst: QPR:v2f64:$src
              0, // EndSwitchType
/*53157*/   /*Scope*/ 29, /*->53187*/
/*53158*/     OPC_CheckChild0Type, MVT::v16i8,
/*53160*/     OPC_SwitchType /*5 cases */, 3,  MVT::v2i64,// ->53166
/*53163*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2i64 QPR:v16i8:$src) - Complexity = 3
                // Dst: QPR:v2i64:$src
              /*SwitchType*/ 3,  MVT::v4i32,// ->53171
/*53168*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v4i32 QPR:v16i8:$src) - Complexity = 3
                // Dst: QPR:v4i32:$src
              /*SwitchType*/ 3,  MVT::v8i16,// ->53176
/*53173*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v8i16 QPR:v16i8:$src) - Complexity = 3
                // Dst: QPR:v8i16:$src
              /*SwitchType*/ 3,  MVT::v4f32,// ->53181
/*53178*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v4f32 QPR:v16i8:$src) - Complexity = 3
                // Dst: QPR:v4f32:$src
              /*SwitchType*/ 3,  MVT::v2f64,// ->53186
/*53183*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2f64 QPR:v16i8:$src) - Complexity = 3
                // Dst: QPR:v2f64:$src
              0, // EndSwitchType
/*53187*/   /*Scope*/ 29, /*->53217*/
/*53188*/     OPC_CheckChild0Type, MVT::v2f64,
/*53190*/     OPC_SwitchType /*5 cases */, 3,  MVT::v2i64,// ->53196
/*53193*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2i64 QPR:v2f64:$src) - Complexity = 3
                // Dst: QPR:v2i64:$src
              /*SwitchType*/ 3,  MVT::v4i32,// ->53201
/*53198*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v4i32 QPR:v2f64:$src) - Complexity = 3
                // Dst: QPR:v4i32:$src
              /*SwitchType*/ 3,  MVT::v8i16,// ->53206
/*53203*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v8i16 QPR:v2f64:$src) - Complexity = 3
                // Dst: QPR:v8i16:$src
              /*SwitchType*/ 3,  MVT::v16i8,// ->53211
/*53208*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v16i8 QPR:v2f64:$src) - Complexity = 3
                // Dst: QPR:v16i8:$src
              /*SwitchType*/ 3,  MVT::v4f32,// ->53216
/*53213*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v4f32 QPR:v2f64:$src) - Complexity = 3
                // Dst: QPR:v4f32:$src
              0, // EndSwitchType
/*53217*/   /*Scope*/ 29, /*->53247*/
/*53218*/     OPC_CheckChild0Type, MVT::v4f32,
/*53220*/     OPC_SwitchType /*5 cases */, 3,  MVT::v2i64,// ->53226
/*53223*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2i64 QPR:v4f32:$src) - Complexity = 3
                // Dst: QPR:v2i64:$src
              /*SwitchType*/ 3,  MVT::v4i32,// ->53231
/*53228*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v4i32 QPR:v4f32:$src) - Complexity = 3
                // Dst: QPR:v4i32:$src
              /*SwitchType*/ 3,  MVT::v8i16,// ->53236
/*53233*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v8i16 QPR:v4f32:$src) - Complexity = 3
                // Dst: QPR:v8i16:$src
              /*SwitchType*/ 3,  MVT::v16i8,// ->53241
/*53238*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v16i8 QPR:v4f32:$src) - Complexity = 3
                // Dst: QPR:v16i8:$src
              /*SwitchType*/ 3,  MVT::v2f64,// ->53246
/*53243*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2f64 QPR:v4f32:$src) - Complexity = 3
                // Dst: QPR:v2f64:$src
              0, // EndSwitchType
/*53247*/   /*Scope*/ 29, /*->53277*/
/*53248*/     OPC_CheckChild0Type, MVT::v2i64,
/*53250*/     OPC_SwitchType /*5 cases */, 3,  MVT::v4i32,// ->53256
/*53253*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v4i32 QPR:v2i64:$src) - Complexity = 3
                // Dst: QPR:v4i32:$src
              /*SwitchType*/ 3,  MVT::v8i16,// ->53261
/*53258*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v8i16 QPR:v2i64:$src) - Complexity = 3
                // Dst: QPR:v8i16:$src
              /*SwitchType*/ 3,  MVT::v16i8,// ->53266
/*53263*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v16i8 QPR:v2i64:$src) - Complexity = 3
                // Dst: QPR:v16i8:$src
              /*SwitchType*/ 3,  MVT::v4f32,// ->53271
/*53268*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v4f32 QPR:v2i64:$src) - Complexity = 3
                // Dst: QPR:v4f32:$src
              /*SwitchType*/ 3,  MVT::v2f64,// ->53276
/*53273*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2f64 QPR:v2i64:$src) - Complexity = 3
                // Dst: QPR:v2f64:$src
              0, // EndSwitchType
/*53277*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 35,  TARGET_VAL(ISD::FP32_TO_FP16),// ->53316
/*53281*/   OPC_RecordChild0, // #0 = $a
/*53282*/   OPC_CheckChild0Type, MVT::f32,
/*53284*/   OPC_CheckType, MVT::i32,
/*53286*/   OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*53288*/   OPC_EmitInteger, MVT::i32, 14, 
/*53291*/   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53294*/   OPC_EmitNode, TARGET_VAL(ARM::VCVTBSH), 0,
                1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2,  // Results = #3 
/*53304*/   OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*53307*/   OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                1/*#VTs*/, MVT::i32, 2/*#Ops*/, 3, 4, 
            // Src: (f32_to_f16:i32 SPR:f32:$a) - Complexity = 3
            // Dst: (COPY_TO_REGCLASS:i32 (VCVTBSH:f32 SPR:f32:$a), GPR:i32)
          /*SwitchOpcode*/ 76,  TARGET_VAL(ARMISD::EH_SJLJ_SETJMP),// ->53395
/*53319*/   OPC_RecordNode,   // #0 = 'ARMeh_sjlj_setjmp' chained node
/*53320*/   OPC_RecordChild1, // #1 = $src
/*53321*/   OPC_CheckChild1Type, MVT::i32,
/*53323*/   OPC_RecordChild2, // #2 = $val
/*53324*/   OPC_CheckChild2Type, MVT::i32,
/*53326*/   OPC_CheckType, MVT::i32,
/*53328*/   OPC_Scope, 12, /*->53342*/ // 5 children in Scope
/*53330*/     OPC_CheckPatternPredicate, 37, // (!Subtarget->isThumb()) && (Subtarget->hasVFP2())
/*53332*/     OPC_EmitMergeInputChains1_0,
/*53333*/     OPC_MorphNodeTo, TARGET_VAL(ARM::Int_eh_sjlj_setjmp), 0|OPFL_Chain,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (ARMeh_sjlj_setjmp:i32 GPR:i32:$src, GPR:i32:$val) - Complexity = 3
              // Dst: (Int_eh_sjlj_setjmp:i32 GPR:i32:$src, GPR:i32:$val)
/*53342*/   /*Scope*/ 12, /*->53355*/
/*53343*/     OPC_CheckPatternPredicate, 38, // (!Subtarget->isThumb()) && (!Subtarget->hasVFP2())
/*53345*/     OPC_EmitMergeInputChains1_0,
/*53346*/     OPC_MorphNodeTo, TARGET_VAL(ARM::Int_eh_sjlj_setjmp_nofp), 0|OPFL_Chain,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (ARMeh_sjlj_setjmp:i32 GPR:i32:$src, GPR:i32:$val) - Complexity = 3
              // Dst: (Int_eh_sjlj_setjmp_nofp:i32 GPR:i32:$src, GPR:i32:$val)
/*53355*/   /*Scope*/ 12, /*->53368*/
/*53356*/     OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*53358*/     OPC_EmitMergeInputChains1_0,
/*53359*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tInt_eh_sjlj_setjmp), 0|OPFL_Chain,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (ARMeh_sjlj_setjmp:i32 tGPR:i32:$src, tGPR:i32:$val) - Complexity = 3
              // Dst: (tInt_eh_sjlj_setjmp:i32 tGPR:i32:$src, tGPR:i32:$val)
/*53368*/   /*Scope*/ 12, /*->53381*/
/*53369*/     OPC_CheckPatternPredicate, 39, // (Subtarget->isThumb2()) && (Subtarget->hasVFP2())
/*53371*/     OPC_EmitMergeInputChains1_0,
/*53372*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2Int_eh_sjlj_setjmp), 0|OPFL_Chain,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (ARMeh_sjlj_setjmp:i32 tGPR:i32:$src, tGPR:i32:$val) - Complexity = 3
              // Dst: (t2Int_eh_sjlj_setjmp:i32 tGPR:i32:$src, tGPR:i32:$val)
/*53381*/   /*Scope*/ 12, /*->53394*/
/*53382*/     OPC_CheckPatternPredicate, 40, // (Subtarget->isThumb2()) && (!Subtarget->hasVFP2())
/*53384*/     OPC_EmitMergeInputChains1_0,
/*53385*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2Int_eh_sjlj_setjmp_nofp), 0|OPFL_Chain,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (ARMeh_sjlj_setjmp:i32 tGPR:i32:$src, tGPR:i32:$val) - Complexity = 3
              // Dst: (t2Int_eh_sjlj_setjmp_nofp:i32 tGPR:i32:$src, tGPR:i32:$val)
/*53394*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 90|128,1/*218*/,  TARGET_VAL(ISD::FNEG),// ->53617
/*53399*/   OPC_Scope, 52, /*->53453*/ // 2 children in Scope
/*53401*/     OPC_MoveChild, 0,
/*53403*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*53406*/     OPC_RecordChild0, // #0 = $Dn
/*53407*/     OPC_RecordChild1, // #1 = $Dm
/*53408*/     OPC_MoveParent,
/*53409*/     OPC_SwitchType /*2 cases */, 19,  MVT::f64,// ->53431
/*53412*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasVFP2())
/*53414*/       OPC_EmitInteger, MVT::i32, 14, 
/*53417*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53420*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VNMULD), 0,
                    1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)) - Complexity = 6
                // Dst: (VNMULD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
              /*SwitchType*/ 19,  MVT::f32,// ->53452
/*53433*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasVFP2())
/*53435*/       OPC_EmitInteger, MVT::i32, 14, 
/*53438*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53441*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VNMULS), 0,
                    1/*#VTs*/, MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)) - Complexity = 6
                // Dst: (VNMULS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
              0, // EndSwitchType
/*53453*/   /*Scope*/ 33|128,1/*161*/, /*->53616*/
/*53455*/     OPC_RecordChild0, // #0 = $Dm
/*53456*/     OPC_SwitchType /*4 cases */, 18,  MVT::f64,// ->53477
/*53459*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasVFP2())
/*53461*/       OPC_EmitInteger, MVT::i32, 14, 
/*53464*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53467*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGD), 0,
                    1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (fneg:f64 DPR:f64:$Dm) - Complexity = 3
                // Dst: (VNEGD:f64 DPR:f64:$Dm)
              /*SwitchType*/ 96,  MVT::f32,// ->53575
/*53479*/       OPC_Scope, 18, /*->53499*/ // 2 children in Scope
/*53481*/         OPC_CheckPatternPredicate, 20, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*53483*/         OPC_EmitInteger, MVT::i32, 14, 
/*53486*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53489*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGS), 0,
                      1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fneg:f32 SPR:f32:$Sm) - Complexity = 3
                  // Dst: (VNEGS:f32 SPR:f32:$Sm)
/*53499*/       /*Scope*/ 74, /*->53574*/
/*53500*/         OPC_CheckPatternPredicate, 29, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*53502*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #1 
/*53509*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*53512*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 2,  // Results = #3 
/*53521*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*53524*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 3, 0, 4,  // Results = #5 
/*53534*/         OPC_EmitInteger, MVT::i32, 14, 
/*53537*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53540*/         OPC_EmitNode, TARGET_VAL(ARM::VNEGfd), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 5, 6, 7,  // Results = #8 
/*53550*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*53553*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10 
/*53562*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*53565*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 10, 11, 
                  // Src: (fneg:f32 SPR:f32:$a) - Complexity = 3
                  // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VNEGfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$a, ssub_0:i32)), DPR_VFP2:f64), ssub_0:i32)
/*53574*/       0, /*End of Scope*/
              /*SwitchType*/ 18,  MVT::v2f32,// ->53595
/*53577*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*53579*/       OPC_EmitInteger, MVT::i32, 14, 
/*53582*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53585*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGfd), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (fneg:v2f32 DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VNEGfd:v2f32 DPR:v2f32:$Vm)
              /*SwitchType*/ 18,  MVT::v4f32,// ->53615
/*53597*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*53599*/       OPC_EmitInteger, MVT::i32, 14, 
/*53602*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53605*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGf32q), 0,
                    1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (fneg:v4f32 QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VNEGf32q:v4f32 QPR:v4f32:$Vm)
              0, // EndSwitchType
/*53616*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 55|128,4/*567*/,  TARGET_VAL(ISD::FMUL),// ->54188
/*53621*/   OPC_Scope, 52, /*->53675*/ // 6 children in Scope
/*53623*/     OPC_MoveChild, 0,
/*53625*/     OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*53628*/     OPC_RecordChild0, // #0 = $a
/*53629*/     OPC_MoveParent,
/*53630*/     OPC_RecordChild1, // #1 = $b
/*53631*/     OPC_SwitchType /*2 cases */, 19,  MVT::f64,// ->53653
/*53634*/       OPC_CheckPatternPredicate, 41, // (!TM.Options.HonorSignDependentRoundingFPMath())
/*53636*/       OPC_EmitInteger, MVT::i32, 14, 
/*53639*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53642*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VNMULD), 0,
                    1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fmul:f64 (fneg:f64 DPR:f64:$a), DPR:f64:$b) - Complexity = 6
                // Dst: (VNMULD:f64 DPR:f64:$a, DPR:f64:$b)
              /*SwitchType*/ 19,  MVT::f32,// ->53674
/*53655*/       OPC_CheckPatternPredicate, 41, // (!TM.Options.HonorSignDependentRoundingFPMath())
/*53657*/       OPC_EmitInteger, MVT::i32, 14, 
/*53660*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53663*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VNMULS), 0,
                    1/*#VTs*/, MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fmul:f32 (fneg:f32 SPR:f32:$a), SPR:f32:$b) - Complexity = 6
                // Dst: (VNMULS:f32 SPR:f32:$a, SPR:f32:$b)
              0, // EndSwitchType
/*53675*/   /*Scope*/ 25|128,2/*281*/, /*->53958*/
/*53677*/     OPC_RecordChild0, // #0 = $b
/*53678*/     OPC_Scope, 51, /*->53731*/ // 3 children in Scope
/*53680*/       OPC_MoveChild, 1,
/*53682*/       OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*53685*/       OPC_RecordChild0, // #1 = $a
/*53686*/       OPC_MoveParent,
/*53687*/       OPC_SwitchType /*2 cases */, 19,  MVT::f64,// ->53709
/*53690*/         OPC_CheckPatternPredicate, 41, // (!TM.Options.HonorSignDependentRoundingFPMath())
/*53692*/         OPC_EmitInteger, MVT::i32, 14, 
/*53695*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53698*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VNMULD), 0,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (fmul:f64 DPR:f64:$b, (fneg:f64 DPR:f64:$a)) - Complexity = 6
                  // Dst: (VNMULD:f64 DPR:f64:$a, DPR:f64:$b)
                /*SwitchType*/ 19,  MVT::f32,// ->53730
/*53711*/         OPC_CheckPatternPredicate, 41, // (!TM.Options.HonorSignDependentRoundingFPMath())
/*53713*/         OPC_EmitInteger, MVT::i32, 14, 
/*53716*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53719*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VNMULS), 0,
                      1/*#VTs*/, MVT::f32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (fmul:f32 SPR:f32:$b, (fneg:f32 SPR:f32:$a)) - Complexity = 6
                  // Dst: (VNMULS:f32 SPR:f32:$a, SPR:f32:$b)
                0, // EndSwitchType
/*53731*/     /*Scope*/ 29|128,1/*157*/, /*->53890*/
/*53733*/       OPC_RecordChild1, // #1 = $Dm
/*53734*/       OPC_SwitchType /*2 cases */, 19,  MVT::f64,// ->53756
/*53737*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasVFP2())
/*53739*/         OPC_EmitInteger, MVT::i32, 14, 
/*53742*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53745*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULD), 0,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm) - Complexity = 3
                  // Dst: (VMULD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
                /*SwitchType*/ 2|128,1/*130*/,  MVT::f32,// ->53889
/*53759*/         OPC_Scope, 19, /*->53780*/ // 2 children in Scope
/*53761*/           OPC_CheckPatternPredicate, 20, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*53763*/           OPC_EmitInteger, MVT::i32, 14, 
/*53766*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53769*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMULS), 0,
                        1/*#VTs*/, MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm) - Complexity = 3
                    // Dst: (VMULS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*53780*/         /*Scope*/ 107, /*->53888*/
/*53781*/           OPC_CheckPatternPredicate, 29, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*53783*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #2 
/*53790*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*53793*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 2, 3,  // Results = #4 
/*53802*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*53805*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 4, 0, 5,  // Results = #6 
/*53815*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #7 
/*53822*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*53825*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 7, 8,  // Results = #9 
/*53834*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*53837*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 9, 1, 10,  // Results = #11 
/*53847*/           OPC_EmitInteger, MVT::i32, 14, 
/*53850*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53853*/           OPC_EmitNode, TARGET_VAL(ARM::VMULfd), 0,
                        1/*#VTs*/, MVT::f64, 4/*#Ops*/, 6, 11, 12, 13,  // Results = #14 
/*53864*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*53867*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 14, 15,  // Results = #16 
/*53876*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*53879*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 16, 17, 
                    // Src: (fmul:f32 SPR:f32:$a, SPR:f32:$b) - Complexity = 3
                    // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VMULfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:f64), ssub_0:i32)
/*53888*/         0, /*End of Scope*/
                0, // EndSwitchType
/*53890*/     /*Scope*/ 66, /*->53957*/
/*53891*/       OPC_MoveChild, 1,
/*53893*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*53896*/       OPC_RecordChild0, // #1 = $Vm
/*53897*/       OPC_CheckChild0Type, MVT::v2f32,
/*53899*/       OPC_RecordChild1, // #2 = $lane
/*53900*/       OPC_MoveChild, 1,
/*53902*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*53905*/       OPC_MoveParent,
/*53906*/       OPC_MoveParent,
/*53907*/       OPC_SwitchType /*2 cases */, 22,  MVT::v2f32,// ->53932
/*53910*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*53912*/         OPC_EmitConvertToTarget, 2,
/*53914*/         OPC_EmitInteger, MVT::i32, 14, 
/*53917*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53920*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslfd), 0,
                      1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (fmul:v2f32 DPR:v2f32:$Vn, (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)) - Complexity = 9
                  // Dst: (VMULslfd:v2f32 DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
                /*SwitchType*/ 22,  MVT::v4f32,// ->53956
/*53934*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*53936*/         OPC_EmitConvertToTarget, 2,
/*53938*/         OPC_EmitInteger, MVT::i32, 14, 
/*53941*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53944*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslfq), 0,
                      1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (fmul:v4f32 QPR:v4f32:$Vn, (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)) - Complexity = 9
                  // Dst: (VMULslfq:v4f32 QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
                0, // EndSwitchType
/*53957*/     0, /*End of Scope*/
/*53958*/   /*Scope*/ 67, /*->54026*/
/*53959*/     OPC_MoveChild, 0,
/*53961*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*53964*/     OPC_RecordChild0, // #0 = $Vm
/*53965*/     OPC_CheckChild0Type, MVT::v2f32,
/*53967*/     OPC_RecordChild1, // #1 = $lane
/*53968*/     OPC_MoveChild, 1,
/*53970*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*53973*/     OPC_MoveParent,
/*53974*/     OPC_MoveParent,
/*53975*/     OPC_RecordChild1, // #2 = $Vn
/*53976*/     OPC_SwitchType /*2 cases */, 22,  MVT::v2f32,// ->54001
/*53979*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*53981*/       OPC_EmitConvertToTarget, 1,
/*53983*/       OPC_EmitInteger, MVT::i32, 14, 
/*53986*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53989*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslfd), 0,
                    1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (fmul:v2f32 (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), DPR:v2f32:$Vn) - Complexity = 9
                // Dst: (VMULslfd:v2f32 DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
              /*SwitchType*/ 22,  MVT::v4f32,// ->54025
/*54003*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*54005*/       OPC_EmitConvertToTarget, 1,
/*54007*/       OPC_EmitInteger, MVT::i32, 14, 
/*54010*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54013*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslfq), 0,
                    1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (fmul:v4f32 (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), QPR:v4f32:$Vn) - Complexity = 9
                // Dst: (VMULslfq:v4f32 QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
              0, // EndSwitchType
/*54026*/   /*Scope*/ 56, /*->54083*/
/*54027*/     OPC_RecordChild0, // #0 = $src1
/*54028*/     OPC_MoveChild, 1,
/*54030*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*54033*/     OPC_RecordChild0, // #1 = $src2
/*54034*/     OPC_CheckChild0Type, MVT::v4f32,
/*54036*/     OPC_RecordChild1, // #2 = $lane
/*54037*/     OPC_MoveChild, 1,
/*54039*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*54042*/     OPC_MoveParent,
/*54043*/     OPC_MoveParent,
/*54044*/     OPC_CheckType, MVT::v4f32,
/*54046*/     OPC_EmitConvertToTarget, 2,
/*54048*/     OPC_EmitNodeXForm, 3, 3, // DSubReg_i32_reg
/*54051*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 4,  // Results = #5 
/*54060*/     OPC_EmitConvertToTarget, 2,
/*54062*/     OPC_EmitNodeXForm, 4, 6, // SubReg_i32_lane
/*54065*/     OPC_EmitInteger, MVT::i32, 14, 
/*54068*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54071*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslfq), 0,
                  1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 0, 5, 7, 8, 9, 
              // Src: (fmul:v4f32 QPR:v4f32:$src1, (NEONvduplane:v4f32 QPR:v4f32:$src2, (imm:i32):$lane)) - Complexity = 9
              // Dst: (VMULslfq:v4f32 QPR:v4f32:$src1, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*54083*/   /*Scope*/ 56, /*->54140*/
/*54084*/     OPC_MoveChild, 0,
/*54086*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*54089*/     OPC_RecordChild0, // #0 = $src2
/*54090*/     OPC_CheckChild0Type, MVT::v4f32,
/*54092*/     OPC_RecordChild1, // #1 = $lane
/*54093*/     OPC_MoveChild, 1,
/*54095*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*54098*/     OPC_MoveParent,
/*54099*/     OPC_MoveParent,
/*54100*/     OPC_RecordChild1, // #2 = $src1
/*54101*/     OPC_CheckType, MVT::v4f32,
/*54103*/     OPC_EmitConvertToTarget, 1,
/*54105*/     OPC_EmitNodeXForm, 3, 3, // DSubReg_i32_reg
/*54108*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 0, 4,  // Results = #5 
/*54117*/     OPC_EmitConvertToTarget, 1,
/*54119*/     OPC_EmitNodeXForm, 4, 6, // SubReg_i32_lane
/*54122*/     OPC_EmitInteger, MVT::i32, 14, 
/*54125*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54128*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslfq), 0,
                  1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 2, 5, 7, 8, 9, 
              // Src: (fmul:v4f32 (NEONvduplane:v4f32 QPR:v4f32:$src2, (imm:i32):$lane), QPR:v4f32:$src1) - Complexity = 9
              // Dst: (VMULslfq:v4f32 QPR:v4f32:$src1, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*54140*/   /*Scope*/ 46, /*->54187*/
/*54141*/     OPC_RecordChild0, // #0 = $Vn
/*54142*/     OPC_RecordChild1, // #1 = $Vm
/*54143*/     OPC_SwitchType /*2 cases */, 19,  MVT::v2f32,// ->54165
/*54146*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*54148*/       OPC_EmitInteger, MVT::i32, 14, 
/*54151*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54154*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULfd), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VMULfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
              /*SwitchType*/ 19,  MVT::v4f32,// ->54186
/*54167*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*54169*/       OPC_EmitInteger, MVT::i32, 14, 
/*54172*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54175*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULfq), 0,
                    1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VMULfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
              0, // EndSwitchType
/*54187*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 57,  TARGET_VAL(ISD::ConstantFP),// ->54248
/*54191*/   OPC_RecordNode,   // #0 = $imm
/*54192*/   OPC_SwitchType /*2 cases */, 25,  MVT::f64,// ->54220
/*54195*/     OPC_CheckPredicate, 107, // Predicate_vfp_f64imm
/*54197*/     OPC_CheckPatternPredicate, 42, // (Subtarget->hasVFP3())
/*54199*/     OPC_EmitConvertToTarget, 0,
/*54201*/     OPC_EmitNodeXForm, 19, 1, // anonymous.val.2865
/*54204*/     OPC_EmitInteger, MVT::i32, 14, 
/*54207*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54210*/     OPC_MorphNodeTo, TARGET_VAL(ARM::FCONSTD), 0,
                  1/*#VTs*/, MVT::f64, 3/*#Ops*/, 2, 3, 4, 
              // Src: (fpimm:f64)<<P:Predicate_vfp_f64imm>><<X:anonymous.val.2865>>:$imm - Complexity = 4
              // Dst: (FCONSTD:f64 (anonymous.val.2865:f64 (fpimm:f64):$imm))
            /*SwitchType*/ 25,  MVT::f32,// ->54247
/*54222*/     OPC_CheckPredicate, 108, // Predicate_vfp_f32imm
/*54224*/     OPC_CheckPatternPredicate, 42, // (Subtarget->hasVFP3())
/*54226*/     OPC_EmitConvertToTarget, 0,
/*54228*/     OPC_EmitNodeXForm, 20, 1, // anonymous.val.2864
/*54231*/     OPC_EmitInteger, MVT::i32, 14, 
/*54234*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54237*/     OPC_MorphNodeTo, TARGET_VAL(ARM::FCONSTS), 0,
                  1/*#VTs*/, MVT::f32, 3/*#Ops*/, 2, 3, 4, 
              // Src: (fpimm:f32)<<P:Predicate_vfp_f32imm>><<X:anonymous.val.2864>>:$imm - Complexity = 4
              // Dst: (FCONSTS:f32 (anonymous.val.2864:f32 (fpimm:f32):$imm))
            0, // EndSwitchType
          /*SwitchOpcode*/ 46,  TARGET_VAL(ISD::FDIV),// ->54297
/*54251*/   OPC_RecordChild0, // #0 = $Dn
/*54252*/   OPC_RecordChild1, // #1 = $Dm
/*54253*/   OPC_SwitchType /*2 cases */, 19,  MVT::f64,// ->54275
/*54256*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasVFP2())
/*54258*/     OPC_EmitInteger, MVT::i32, 14, 
/*54261*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54264*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VDIVD), 0,
                  1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (fdiv:f64 DPR:f64:$Dn, DPR:f64:$Dm) - Complexity = 3
              // Dst: (VDIVD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
            /*SwitchType*/ 19,  MVT::f32,// ->54296
/*54277*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasVFP2())
/*54279*/     OPC_EmitInteger, MVT::i32, 14, 
/*54282*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54285*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VDIVS), 0,
                  1/*#VTs*/, MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (fdiv:f32 SPR:f32:$Sn, SPR:f32:$Sm) - Complexity = 3
              // Dst: (VDIVS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 121,  TARGET_VAL(ISD::FABS),// ->54421
/*54300*/   OPC_RecordChild0, // #0 = $Dm
/*54301*/   OPC_SwitchType /*2 cases */, 18,  MVT::f64,// ->54322
/*54304*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasVFP2())
/*54306*/     OPC_EmitInteger, MVT::i32, 14, 
/*54309*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54312*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VABSD), 0,
                  1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
              // Src: (fabs:f64 DPR:f64:$Dm) - Complexity = 3
              // Dst: (VABSD:f64 DPR:f64:$Dm)
            /*SwitchType*/ 96,  MVT::f32,// ->54420
/*54324*/     OPC_Scope, 18, /*->54344*/ // 2 children in Scope
/*54326*/       OPC_CheckPatternPredicate, 20, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*54328*/       OPC_EmitInteger, MVT::i32, 14, 
/*54331*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54334*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABSS), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (fabs:f32 SPR:f32:$Sm) - Complexity = 3
                // Dst: (VABSS:f32 SPR:f32:$Sm)
/*54344*/     /*Scope*/ 74, /*->54419*/
/*54345*/       OPC_CheckPatternPredicate, 29, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*54347*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #1 
/*54354*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*54357*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 2,  // Results = #3 
/*54366*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*54369*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 3, 0, 4,  // Results = #5 
/*54379*/       OPC_EmitInteger, MVT::i32, 14, 
/*54382*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54385*/       OPC_EmitNode, TARGET_VAL(ARM::VABSfd), 0,
                    1/*#VTs*/, MVT::f64, 3/*#Ops*/, 5, 6, 7,  // Results = #8 
/*54395*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*54398*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10 
/*54407*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*54410*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 10, 11, 
                // Src: (fabs:f32 SPR:f32:$a) - Complexity = 3
                // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VABSfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$a, ssub_0:i32)), DPR_VFP2:f64), ssub_0:i32)
/*54419*/     0, /*End of Scope*/
            0, // EndSwitchType
          /*SwitchOpcode*/ 23,  TARGET_VAL(ISD::FP_EXTEND),// ->54447
/*54424*/   OPC_RecordChild0, // #0 = $Sm
/*54425*/   OPC_CheckChild0Type, MVT::f32,
/*54427*/   OPC_CheckType, MVT::f64,
/*54429*/   OPC_CheckPatternPredicate, 11, // (Subtarget->hasVFP2())
/*54431*/   OPC_EmitInteger, MVT::i32, 14, 
/*54434*/   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54437*/   OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTDS), 0,
                1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
            // Src: (fextend:f64 SPR:f32:$Sm) - Complexity = 3
            // Dst: (VCVTDS:f64 SPR:f32:$Sm)
          /*SwitchOpcode*/ 21,  TARGET_VAL(ISD::FP_ROUND),// ->54471
/*54450*/   OPC_RecordChild0, // #0 = $Dm
/*54451*/   OPC_CheckType, MVT::f32,
/*54453*/   OPC_CheckPatternPredicate, 11, // (Subtarget->hasVFP2())
/*54455*/   OPC_EmitInteger, MVT::i32, 14, 
/*54458*/   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54461*/   OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTSD), 0,
                1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
            // Src: (fround:f32 DPR:f64:$Dm) - Complexity = 3
            // Dst: (VCVTSD:f32 DPR:f64:$Dm)
          /*SwitchOpcode*/ 43,  TARGET_VAL(ISD::FSQRT),// ->54517
/*54474*/   OPC_RecordChild0, // #0 = $Dm
/*54475*/   OPC_SwitchType /*2 cases */, 18,  MVT::f64,// ->54496
/*54478*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasVFP2())
/*54480*/     OPC_EmitInteger, MVT::i32, 14, 
/*54483*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54486*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSQRTD), 0,
                  1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
              // Src: (fsqrt:f64 DPR:f64:$Dm) - Complexity = 3
              // Dst: (VSQRTD:f64 DPR:f64:$Dm)
            /*SwitchType*/ 18,  MVT::f32,// ->54516
/*54498*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasVFP2())
/*54500*/     OPC_EmitInteger, MVT::i32, 14, 
/*54503*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54506*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSQRTS), 0,
                  1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (fsqrt:f32 SPR:f32:$Sm) - Complexity = 3
              // Dst: (VSQRTS:f32 SPR:f32:$Sm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 21,  TARGET_VAL(ARMISD::VMOVDRR),// ->54541
/*54520*/   OPC_RecordChild0, // #0 = $Rt
/*54521*/   OPC_RecordChild1, // #1 = $Rt2
/*54522*/   OPC_CheckPatternPredicate, 11, // (Subtarget->hasVFP2())
/*54524*/   OPC_EmitInteger, MVT::i32, 14, 
/*54527*/   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54530*/   OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVDRR), 0,
                1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
            // Src: (arm_fmdrr:f64 GPR:i32:$Rt, GPR:i32:$Rt2) - Complexity = 3
            // Dst: (VMOVDRR:f64 GPR:i32:$Rt, GPR:i32:$Rt2)
          /*SwitchOpcode*/ 121,  TARGET_VAL(ARMISD::SITOF),// ->54665
/*54544*/   OPC_RecordChild0, // #0 = $Sm
/*54545*/   OPC_SwitchType /*2 cases */, 18,  MVT::f64,// ->54566
/*54548*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasVFP2())
/*54550*/     OPC_EmitInteger, MVT::i32, 14, 
/*54553*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54556*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSITOD), 0,
                  1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
              // Src: (arm_sitof:f64 SPR:f32:$Sm) - Complexity = 3
              // Dst: (VSITOD:f64 SPR:f32:$Sm)
            /*SwitchType*/ 96,  MVT::f32,// ->54664
/*54568*/     OPC_Scope, 18, /*->54588*/ // 2 children in Scope
/*54570*/       OPC_CheckPatternPredicate, 20, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*54572*/       OPC_EmitInteger, MVT::i32, 14, 
/*54575*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54578*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSITOS), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (arm_sitof:f32 SPR:f32:$Sm) - Complexity = 3
                // Dst: (VSITOS:f32 SPR:f32:$Sm)
/*54588*/     /*Scope*/ 74, /*->54663*/
/*54589*/       OPC_CheckPatternPredicate, 29, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*54591*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #1 
/*54598*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*54601*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 2,  // Results = #3 
/*54610*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*54613*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 3, 0, 4,  // Results = #5 
/*54623*/       OPC_EmitInteger, MVT::i32, 14, 
/*54626*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54629*/       OPC_EmitNode, TARGET_VAL(ARM::VCVTs2fd), 0,
                    1/*#VTs*/, MVT::f64, 3/*#Ops*/, 5, 6, 7,  // Results = #8 
/*54639*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*54642*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10 
/*54651*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*54654*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 10, 11, 
                // Src: (arm_sitof:f32 SPR:f32:$a) - Complexity = 3
                // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VCVTs2fd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$a, ssub_0:i32)), DPR_VFP2:f64), ssub_0:i32)
/*54663*/     0, /*End of Scope*/
            0, // EndSwitchType
          /*SwitchOpcode*/ 121,  TARGET_VAL(ARMISD::UITOF),// ->54789
/*54668*/   OPC_RecordChild0, // #0 = $Sm
/*54669*/   OPC_SwitchType /*2 cases */, 18,  MVT::f64,// ->54690
/*54672*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasVFP2())
/*54674*/     OPC_EmitInteger, MVT::i32, 14, 
/*54677*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54680*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VUITOD), 0,
                  1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
              // Src: (arm_uitof:f64 SPR:f32:$Sm) - Complexity = 3
              // Dst: (VUITOD:f64 SPR:f32:$Sm)
            /*SwitchType*/ 96,  MVT::f32,// ->54788
/*54692*/     OPC_Scope, 18, /*->54712*/ // 2 children in Scope
/*54694*/       OPC_CheckPatternPredicate, 20, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*54696*/       OPC_EmitInteger, MVT::i32, 14, 
/*54699*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54702*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VUITOS), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (arm_uitof:f32 SPR:f32:$Sm) - Complexity = 3
                // Dst: (VUITOS:f32 SPR:f32:$Sm)
/*54712*/     /*Scope*/ 74, /*->54787*/
/*54713*/       OPC_CheckPatternPredicate, 29, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*54715*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #1 
/*54722*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*54725*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 2,  // Results = #3 
/*54734*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*54737*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 3, 0, 4,  // Results = #5 
/*54747*/       OPC_EmitInteger, MVT::i32, 14, 
/*54750*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54753*/       OPC_EmitNode, TARGET_VAL(ARM::VCVTu2fd), 0,
                    1/*#VTs*/, MVT::f64, 3/*#Ops*/, 5, 6, 7,  // Results = #8 
/*54763*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*54766*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10 
/*54775*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*54778*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 10, 11, 
                // Src: (arm_uitof:f32 SPR:f32:$a) - Complexity = 3
                // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VCVTu2fd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$a, ssub_0:i32)), DPR_VFP2:f64), ssub_0:i32)
/*54787*/     0, /*End of Scope*/
            0, // EndSwitchType
          /*SwitchOpcode*/ 123,  TARGET_VAL(ARMISD::FTOSI),// ->54915
/*54792*/   OPC_RecordChild0, // #0 = $Dm
/*54793*/   OPC_Scope, 20, /*->54815*/ // 2 children in Scope
/*54795*/     OPC_CheckChild0Type, MVT::f64,
/*54797*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasVFP2())
/*54799*/     OPC_EmitInteger, MVT::i32, 14, 
/*54802*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54805*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VTOSIZD), 0,
                  1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (arm_ftosi:f32 DPR:f64:$Dm) - Complexity = 3
              // Dst: (VTOSIZD:f32 DPR:f64:$Dm)
/*54815*/   /*Scope*/ 98, /*->54914*/
/*54816*/     OPC_CheckChild0Type, MVT::f32,
/*54818*/     OPC_Scope, 18, /*->54838*/ // 2 children in Scope
/*54820*/       OPC_CheckPatternPredicate, 20, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*54822*/       OPC_EmitInteger, MVT::i32, 14, 
/*54825*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54828*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VTOSIZS), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (arm_ftosi:f32 SPR:f32:$Sm) - Complexity = 3
                // Dst: (VTOSIZS:f32 SPR:f32:$Sm)
/*54838*/     /*Scope*/ 74, /*->54913*/
/*54839*/       OPC_CheckPatternPredicate, 29, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*54841*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #1 
/*54848*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*54851*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 2,  // Results = #3 
/*54860*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*54863*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 3, 0, 4,  // Results = #5 
/*54873*/       OPC_EmitInteger, MVT::i32, 14, 
/*54876*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54879*/       OPC_EmitNode, TARGET_VAL(ARM::VCVTf2sd), 0,
                    1/*#VTs*/, MVT::f64, 3/*#Ops*/, 5, 6, 7,  // Results = #8 
/*54889*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*54892*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10 
/*54901*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*54904*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 10, 11, 
                // Src: (arm_ftosi:f32 SPR:f32:$a) - Complexity = 3
                // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VCVTf2sd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$a, ssub_0:i32)), DPR_VFP2:f64), ssub_0:i32)
/*54913*/     0, /*End of Scope*/
/*54914*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 123,  TARGET_VAL(ARMISD::FTOUI),// ->55041
/*54918*/   OPC_RecordChild0, // #0 = $Dm
/*54919*/   OPC_Scope, 20, /*->54941*/ // 2 children in Scope
/*54921*/     OPC_CheckChild0Type, MVT::f64,
/*54923*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasVFP2())
/*54925*/     OPC_EmitInteger, MVT::i32, 14, 
/*54928*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54931*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VTOUIZD), 0,
                  1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (arm_ftoui:f32 DPR:f64:$Dm) - Complexity = 3
              // Dst: (VTOUIZD:f32 DPR:f64:$Dm)
/*54941*/   /*Scope*/ 98, /*->55040*/
/*54942*/     OPC_CheckChild0Type, MVT::f32,
/*54944*/     OPC_Scope, 18, /*->54964*/ // 2 children in Scope
/*54946*/       OPC_CheckPatternPredicate, 20, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*54948*/       OPC_EmitInteger, MVT::i32, 14, 
/*54951*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54954*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VTOUIZS), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (arm_ftoui:f32 SPR:f32:$Sm) - Complexity = 3
                // Dst: (VTOUIZS:f32 SPR:f32:$Sm)
/*54964*/     /*Scope*/ 74, /*->55039*/
/*54965*/       OPC_CheckPatternPredicate, 29, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*54967*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #1 
/*54974*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*54977*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 2,  // Results = #3 
/*54986*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*54989*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 3, 0, 4,  // Results = #5 
/*54999*/       OPC_EmitInteger, MVT::i32, 14, 
/*55002*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55005*/       OPC_EmitNode, TARGET_VAL(ARM::VCVTf2ud), 0,
                    1/*#VTs*/, MVT::f64, 3/*#Ops*/, 5, 6, 7,  // Results = #8 
/*55015*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*55018*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10 
/*55027*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*55030*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 10, 11, 
                // Src: (arm_ftoui:f32 SPR:f32:$a) - Complexity = 3
                // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VCVTf2ud:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$a, ssub_0:i32)), DPR_VFP2:f64), ssub_0:i32)
/*55039*/     0, /*End of Scope*/
/*55040*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 35,  TARGET_VAL(ISD::FP16_TO_FP32),// ->55079
/*55044*/   OPC_RecordChild0, // #0 = $a
/*55045*/   OPC_CheckChild0Type, MVT::i32,
/*55047*/   OPC_CheckType, MVT::f32,
/*55049*/   OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*55051*/   OPC_EmitInteger, MVT::i32, ARM::SPRRegClassID,
/*55054*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1,  // Results = #2 
/*55063*/   OPC_EmitInteger, MVT::i32, 14, 
/*55066*/   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55069*/   OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTBHS), 0,
                1/*#VTs*/, MVT::f32, 3/*#Ops*/, 2, 3, 4, 
            // Src: (f16_to_f32:f32 GPR:i32:$a) - Complexity = 3
            // Dst: (VCVTBHS:f32 (COPY_TO_REGCLASS:f32 GPR:i32:$a, SPR:f32))
          /*SwitchOpcode*/ 109,  TARGET_VAL(ARMISD::FMAX),// ->55191
/*55082*/   OPC_RecordChild0, // #0 = $a
/*55083*/   OPC_RecordChild1, // #1 = $b
/*55084*/   OPC_CheckPatternPredicate, 29, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*55086*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #2 
/*55093*/   OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*55096*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 2, 3,  // Results = #4 
/*55105*/   OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*55108*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 4, 0, 5,  // Results = #6 
/*55118*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #7 
/*55125*/   OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*55128*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 7, 8,  // Results = #9 
/*55137*/   OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*55140*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 9, 1, 10,  // Results = #11 
/*55150*/   OPC_EmitInteger, MVT::i32, 14, 
/*55153*/   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55156*/   OPC_EmitNode, TARGET_VAL(ARM::VMAXfd), 0,
                1/*#VTs*/, MVT::f64, 4/*#Ops*/, 6, 11, 12, 13,  // Results = #14 
/*55167*/   OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*55170*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 14, 15,  // Results = #16 
/*55179*/   OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*55182*/   OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                1/*#VTs*/, MVT::f32, 2/*#Ops*/, 16, 17, 
            // Src: (NEONfmax:f32 SPR:f32:$a, SPR:f32:$b) - Complexity = 3
            // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VMAXfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:f64), ssub_0:i32)
          /*SwitchOpcode*/ 109,  TARGET_VAL(ARMISD::FMIN),// ->55303
/*55194*/   OPC_RecordChild0, // #0 = $a
/*55195*/   OPC_RecordChild1, // #1 = $b
/*55196*/   OPC_CheckPatternPredicate, 29, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*55198*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #2 
/*55205*/   OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*55208*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 2, 3,  // Results = #4 
/*55217*/   OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*55220*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 4, 0, 5,  // Results = #6 
/*55230*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #7 
/*55237*/   OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*55240*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 7, 8,  // Results = #9 
/*55249*/   OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*55252*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 9, 1, 10,  // Results = #11 
/*55262*/   OPC_EmitInteger, MVT::i32, 14, 
/*55265*/   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55268*/   OPC_EmitNode, TARGET_VAL(ARM::VMINfd), 0,
                1/*#VTs*/, MVT::f64, 4/*#Ops*/, 6, 11, 12, 13,  // Results = #14 
/*55279*/   OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*55282*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 14, 15,  // Results = #16 
/*55291*/   OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*55294*/   OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                1/*#VTs*/, MVT::f32, 2/*#Ops*/, 16, 17, 
            // Src: (NEONfmin:f32 SPR:f32:$a, SPR:f32:$b) - Complexity = 3
            // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VMINfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:f64), ssub_0:i32)
          /*SwitchOpcode*/ 38|128,1/*166*/,  TARGET_VAL(ARMISD::VMULLs),// ->55473
/*55307*/   OPC_RecordChild0, // #0 = $Vn
/*55308*/   OPC_Scope, 68, /*->55378*/ // 3 children in Scope
/*55310*/     OPC_CheckChild0Type, MVT::v4i16,
/*55312*/     OPC_Scope, 40, /*->55354*/ // 2 children in Scope
/*55314*/       OPC_MoveChild, 1,
/*55316*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*55319*/       OPC_RecordChild0, // #1 = $Vm
/*55320*/       OPC_CheckChild0Type, MVT::v4i16,
/*55322*/       OPC_RecordChild1, // #2 = $lane
/*55323*/       OPC_MoveChild, 1,
/*55325*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*55328*/       OPC_MoveParent,
/*55329*/       OPC_MoveParent,
/*55330*/       OPC_CheckType, MVT::v4i32,
/*55332*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*55334*/       OPC_EmitConvertToTarget, 2,
/*55336*/       OPC_EmitInteger, MVT::i32, 14, 
/*55339*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55342*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLslsv4i16), 0,
                    1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvmulls:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 9
                // Dst: (VMULLslsv4i16:v4i32 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*55354*/     /*Scope*/ 22, /*->55377*/
/*55355*/       OPC_RecordChild1, // #1 = $Vm
/*55356*/       OPC_CheckType, MVT::v4i32,
/*55358*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*55360*/       OPC_EmitInteger, MVT::i32, 14, 
/*55363*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55366*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvmulls:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VMULLsv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*55377*/     0, /*End of Scope*/
/*55378*/   /*Scope*/ 68, /*->55447*/
/*55379*/     OPC_CheckChild0Type, MVT::v2i32,
/*55381*/     OPC_Scope, 40, /*->55423*/ // 2 children in Scope
/*55383*/       OPC_MoveChild, 1,
/*55385*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*55388*/       OPC_RecordChild0, // #1 = $Vm
/*55389*/       OPC_CheckChild0Type, MVT::v2i32,
/*55391*/       OPC_RecordChild1, // #2 = $lane
/*55392*/       OPC_MoveChild, 1,
/*55394*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*55397*/       OPC_MoveParent,
/*55398*/       OPC_MoveParent,
/*55399*/       OPC_CheckType, MVT::v2i64,
/*55401*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*55403*/       OPC_EmitConvertToTarget, 2,
/*55405*/       OPC_EmitInteger, MVT::i32, 14, 
/*55408*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55411*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLslsv2i32), 0,
                    1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvmulls:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 9
                // Dst: (VMULLslsv2i32:v2i64 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*55423*/     /*Scope*/ 22, /*->55446*/
/*55424*/       OPC_RecordChild1, // #1 = $Vm
/*55425*/       OPC_CheckType, MVT::v2i64,
/*55427*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*55429*/       OPC_EmitInteger, MVT::i32, 14, 
/*55432*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55435*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLsv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvmulls:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VMULLsv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*55446*/     0, /*End of Scope*/
/*55447*/   /*Scope*/ 24, /*->55472*/
/*55448*/     OPC_CheckChild0Type, MVT::v8i8,
/*55450*/     OPC_RecordChild1, // #1 = $Vm
/*55451*/     OPC_CheckType, MVT::v8i16,
/*55453*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*55455*/     OPC_EmitInteger, MVT::i32, 14, 
/*55458*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55461*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLsv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvmulls:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VMULLsv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*55472*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 38|128,1/*166*/,  TARGET_VAL(ARMISD::VMULLu),// ->55643
/*55477*/   OPC_RecordChild0, // #0 = $Vn
/*55478*/   OPC_Scope, 68, /*->55548*/ // 3 children in Scope
/*55480*/     OPC_CheckChild0Type, MVT::v4i16,
/*55482*/     OPC_Scope, 40, /*->55524*/ // 2 children in Scope
/*55484*/       OPC_MoveChild, 1,
/*55486*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*55489*/       OPC_RecordChild0, // #1 = $Vm
/*55490*/       OPC_CheckChild0Type, MVT::v4i16,
/*55492*/       OPC_RecordChild1, // #2 = $lane
/*55493*/       OPC_MoveChild, 1,
/*55495*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*55498*/       OPC_MoveParent,
/*55499*/       OPC_MoveParent,
/*55500*/       OPC_CheckType, MVT::v4i32,
/*55502*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*55504*/       OPC_EmitConvertToTarget, 2,
/*55506*/       OPC_EmitInteger, MVT::i32, 14, 
/*55509*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55512*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLsluv4i16), 0,
                    1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvmullu:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 9
                // Dst: (VMULLsluv4i16:v4i32 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*55524*/     /*Scope*/ 22, /*->55547*/
/*55525*/       OPC_RecordChild1, // #1 = $Vm
/*55526*/       OPC_CheckType, MVT::v4i32,
/*55528*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*55530*/       OPC_EmitInteger, MVT::i32, 14, 
/*55533*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55536*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvmullu:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VMULLuv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*55547*/     0, /*End of Scope*/
/*55548*/   /*Scope*/ 68, /*->55617*/
/*55549*/     OPC_CheckChild0Type, MVT::v2i32,
/*55551*/     OPC_Scope, 40, /*->55593*/ // 2 children in Scope
/*55553*/       OPC_MoveChild, 1,
/*55555*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*55558*/       OPC_RecordChild0, // #1 = $Vm
/*55559*/       OPC_CheckChild0Type, MVT::v2i32,
/*55561*/       OPC_RecordChild1, // #2 = $lane
/*55562*/       OPC_MoveChild, 1,
/*55564*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*55567*/       OPC_MoveParent,
/*55568*/       OPC_MoveParent,
/*55569*/       OPC_CheckType, MVT::v2i64,
/*55571*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*55573*/       OPC_EmitConvertToTarget, 2,
/*55575*/       OPC_EmitInteger, MVT::i32, 14, 
/*55578*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55581*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLsluv2i32), 0,
                    1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvmullu:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 9
                // Dst: (VMULLsluv2i32:v2i64 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*55593*/     /*Scope*/ 22, /*->55616*/
/*55594*/       OPC_RecordChild1, // #1 = $Vm
/*55595*/       OPC_CheckType, MVT::v2i64,
/*55597*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*55599*/       OPC_EmitInteger, MVT::i32, 14, 
/*55602*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55605*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvmullu:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VMULLuv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*55616*/     0, /*End of Scope*/
/*55617*/   /*Scope*/ 24, /*->55642*/
/*55618*/     OPC_CheckChild0Type, MVT::v8i8,
/*55620*/     OPC_RecordChild1, // #1 = $Vm
/*55621*/     OPC_CheckType, MVT::v8i16,
/*55623*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*55625*/     OPC_EmitInteger, MVT::i32, 14, 
/*55628*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55631*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLuv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvmullu:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VMULLuv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*55642*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 54|128,3/*438*/,  TARGET_VAL(ARMISD::VDUPLANE),// ->56085
/*55647*/   OPC_RecordChild0, // #0 = $Vm
/*55648*/   OPC_Scope, 62, /*->55712*/ // 8 children in Scope
/*55650*/     OPC_CheckChild0Type, MVT::v8i8,
/*55652*/     OPC_RecordChild1, // #1 = $lane
/*55653*/     OPC_MoveChild, 1,
/*55655*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*55658*/     OPC_Scope, 26, /*->55686*/ // 2 children in Scope
/*55660*/       OPC_CheckPredicate, 109, // Predicate_VectorIndex32
/*55662*/       OPC_MoveParent,
/*55663*/       OPC_CheckType, MVT::v16i8,
/*55665*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*55667*/       OPC_EmitConvertToTarget, 1,
/*55669*/       OPC_EmitInteger, MVT::i32, 14, 
/*55672*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55675*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN8q), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvduplane:v16i8 DPR:v8i8:$Vm, (imm:i32)<<P:Predicate_VectorIndex32>>:$lane) - Complexity = 7
                // Dst: (VDUPLN8q:v16i8 DPR:v8i8:$Vm, (imm:i32):$lane)
/*55686*/     /*Scope*/ 24, /*->55711*/
/*55687*/       OPC_MoveParent,
/*55688*/       OPC_CheckType, MVT::v8i8,
/*55690*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*55692*/       OPC_EmitConvertToTarget, 1,
/*55694*/       OPC_EmitInteger, MVT::i32, 14, 
/*55697*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55700*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN8d), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvduplane:v8i8 DPR:v8i8:$Vm, (imm:i32):$lane) - Complexity = 6
                // Dst: (VDUPLN8d:v8i8 DPR:v8i8:$Vm, (imm:i32):$lane)
/*55711*/     0, /*End of Scope*/
/*55712*/   /*Scope*/ 62, /*->55775*/
/*55713*/     OPC_CheckChild0Type, MVT::v4i16,
/*55715*/     OPC_RecordChild1, // #1 = $lane
/*55716*/     OPC_MoveChild, 1,
/*55718*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*55721*/     OPC_Scope, 26, /*->55749*/ // 2 children in Scope
/*55723*/       OPC_CheckPredicate, 109, // Predicate_VectorIndex32
/*55725*/       OPC_MoveParent,
/*55726*/       OPC_CheckType, MVT::v8i16,
/*55728*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*55730*/       OPC_EmitConvertToTarget, 1,
/*55732*/       OPC_EmitInteger, MVT::i32, 14, 
/*55735*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55738*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN16q), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvduplane:v8i16 DPR:v4i16:$Vm, (imm:i32)<<P:Predicate_VectorIndex32>>:$lane) - Complexity = 7
                // Dst: (VDUPLN16q:v8i16 DPR:v4i16:$Vm, (imm:i32):$lane)
/*55749*/     /*Scope*/ 24, /*->55774*/
/*55750*/       OPC_MoveParent,
/*55751*/       OPC_CheckType, MVT::v4i16,
/*55753*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*55755*/       OPC_EmitConvertToTarget, 1,
/*55757*/       OPC_EmitInteger, MVT::i32, 14, 
/*55760*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55763*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN16d), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvduplane:v4i16 DPR:v4i16:$Vm, (imm:i32):$lane) - Complexity = 6
                // Dst: (VDUPLN16d:v4i16 DPR:v4i16:$Vm, (imm:i32):$lane)
/*55774*/     0, /*End of Scope*/
/*55775*/   /*Scope*/ 62, /*->55838*/
/*55776*/     OPC_CheckChild0Type, MVT::v2i32,
/*55778*/     OPC_RecordChild1, // #1 = $lane
/*55779*/     OPC_MoveChild, 1,
/*55781*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*55784*/     OPC_Scope, 26, /*->55812*/ // 2 children in Scope
/*55786*/       OPC_CheckPredicate, 109, // Predicate_VectorIndex32
/*55788*/       OPC_MoveParent,
/*55789*/       OPC_CheckType, MVT::v4i32,
/*55791*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*55793*/       OPC_EmitConvertToTarget, 1,
/*55795*/       OPC_EmitInteger, MVT::i32, 14, 
/*55798*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55801*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN32q), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvduplane:v4i32 DPR:v2i32:$Vm, (imm:i32)<<P:Predicate_VectorIndex32>>:$lane) - Complexity = 7
                // Dst: (VDUPLN32q:v4i32 DPR:v2i32:$Vm, (imm:i32):$lane)
/*55812*/     /*Scope*/ 24, /*->55837*/
/*55813*/       OPC_MoveParent,
/*55814*/       OPC_CheckType, MVT::v2i32,
/*55816*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*55818*/       OPC_EmitConvertToTarget, 1,
/*55820*/       OPC_EmitInteger, MVT::i32, 14, 
/*55823*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55826*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN32d), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvduplane:v2i32 DPR:v2i32:$Vm, (imm:i32):$lane) - Complexity = 6
                // Dst: (VDUPLN32d:v2i32 DPR:v2i32:$Vm, (imm:i32):$lane)
/*55837*/     0, /*End of Scope*/
/*55838*/   /*Scope*/ 47, /*->55886*/
/*55839*/     OPC_CheckChild0Type, MVT::v16i8,
/*55841*/     OPC_RecordChild1, // #1 = $lane
/*55842*/     OPC_MoveChild, 1,
/*55844*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*55847*/     OPC_MoveParent,
/*55848*/     OPC_CheckType, MVT::v16i8,
/*55850*/     OPC_EmitConvertToTarget, 1,
/*55852*/     OPC_EmitNodeXForm, 13, 2, // DSubReg_i8_reg
/*55855*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v8i8, 2/*#Ops*/, 0, 3,  // Results = #4 
/*55864*/     OPC_EmitConvertToTarget, 1,
/*55866*/     OPC_EmitNodeXForm, 14, 5, // SubReg_i8_lane
/*55869*/     OPC_EmitInteger, MVT::i32, 14, 
/*55872*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55875*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN8q), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 4, 6, 7, 8, 
              // Src: (NEONvduplane:v16i8 QPR:v16i8:$src, (imm:i32):$lane) - Complexity = 6
              // Dst: (VDUPLN8q:v16i8 (EXTRACT_SUBREG:v8i8 QPR:v16i8:$src, (DSubReg_i8_reg:i32 (imm:i32):$lane)), (SubReg_i8_lane:i32 (imm:i32):$lane))
/*55886*/   /*Scope*/ 47, /*->55934*/
/*55887*/     OPC_CheckChild0Type, MVT::v8i16,
/*55889*/     OPC_RecordChild1, // #1 = $lane
/*55890*/     OPC_MoveChild, 1,
/*55892*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*55895*/     OPC_MoveParent,
/*55896*/     OPC_CheckType, MVT::v8i16,
/*55898*/     OPC_EmitConvertToTarget, 1,
/*55900*/     OPC_EmitNodeXForm, 1, 2, // DSubReg_i16_reg
/*55903*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 3,  // Results = #4 
/*55912*/     OPC_EmitConvertToTarget, 1,
/*55914*/     OPC_EmitNodeXForm, 2, 5, // SubReg_i16_lane
/*55917*/     OPC_EmitInteger, MVT::i32, 14, 
/*55920*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55923*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN16q), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 4, 6, 7, 8, 
              // Src: (NEONvduplane:v8i16 QPR:v8i16:$src, (imm:i32):$lane) - Complexity = 6
              // Dst: (VDUPLN16q:v8i16 (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*55934*/   /*Scope*/ 47, /*->55982*/
/*55935*/     OPC_CheckChild0Type, MVT::v4i32,
/*55937*/     OPC_RecordChild1, // #1 = $lane
/*55938*/     OPC_MoveChild, 1,
/*55940*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*55943*/     OPC_MoveParent,
/*55944*/     OPC_CheckType, MVT::v4i32,
/*55946*/     OPC_EmitConvertToTarget, 1,
/*55948*/     OPC_EmitNodeXForm, 3, 2, // DSubReg_i32_reg
/*55951*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 3,  // Results = #4 
/*55960*/     OPC_EmitConvertToTarget, 1,
/*55962*/     OPC_EmitNodeXForm, 4, 5, // SubReg_i32_lane
/*55965*/     OPC_EmitInteger, MVT::i32, 14, 
/*55968*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55971*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN32q), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 4, 6, 7, 8, 
              // Src: (NEONvduplane:v4i32 QPR:v4i32:$src, (imm:i32):$lane) - Complexity = 6
              // Dst: (VDUPLN32q:v4i32 (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*55982*/   /*Scope*/ 53, /*->56036*/
/*55983*/     OPC_CheckChild0Type, MVT::v2f32,
/*55985*/     OPC_RecordChild1, // #1 = $lane
/*55986*/     OPC_MoveChild, 1,
/*55988*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*55991*/     OPC_MoveParent,
/*55992*/     OPC_SwitchType /*2 cases */, 19,  MVT::v2f32,// ->56014
/*55995*/       OPC_EmitConvertToTarget, 1,
/*55997*/       OPC_EmitInteger, MVT::i32, 14, 
/*56000*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56003*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN32d), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvduplane:v2f32 DPR:v2f32:$Vm, (imm:i32):$lane) - Complexity = 6
                // Dst: (VDUPLN32d:v2f32 DPR:v2f32:$Vm, (imm:i32):$lane)
              /*SwitchType*/ 19,  MVT::v4f32,// ->56035
/*56016*/       OPC_EmitConvertToTarget, 1,
/*56018*/       OPC_EmitInteger, MVT::i32, 14, 
/*56021*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56024*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN32q), 0,
                    1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvduplane:v4f32 DPR:v2f32:$Vm, (imm:i32):$lane) - Complexity = 6
                // Dst: (VDUPLN32q:v4f32 DPR:v2f32:$Vm, (imm:i32):$lane)
              0, // EndSwitchType
/*56036*/   /*Scope*/ 47, /*->56084*/
/*56037*/     OPC_CheckChild0Type, MVT::v4f32,
/*56039*/     OPC_RecordChild1, // #1 = $lane
/*56040*/     OPC_MoveChild, 1,
/*56042*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56045*/     OPC_MoveParent,
/*56046*/     OPC_CheckType, MVT::v4f32,
/*56048*/     OPC_EmitConvertToTarget, 1,
/*56050*/     OPC_EmitNodeXForm, 3, 2, // DSubReg_i32_reg
/*56053*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 0, 3,  // Results = #4 
/*56062*/     OPC_EmitConvertToTarget, 1,
/*56064*/     OPC_EmitNodeXForm, 4, 5, // SubReg_i32_lane
/*56067*/     OPC_EmitInteger, MVT::i32, 14, 
/*56070*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56073*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN32q), 0,
                  1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 4, 6, 7, 8, 
              // Src: (NEONvduplane:v4f32 QPR:v4f32:$src, (imm:i32):$lane) - Complexity = 6
              // Dst: (VDUPLN32q:v4f32 (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*56084*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 44,  TARGET_VAL(ISD::CALLSEQ_START),// ->56132
/*56088*/   OPC_RecordNode,   // #0 = 'ARMcallseq_start' chained node
/*56089*/   OPC_RecordChild1, // #1 = $amt
/*56090*/   OPC_MoveChild, 1,
/*56092*/   OPC_SwitchOpcode /*2 cases */, 18,  TARGET_VAL(ISD::TargetConstant),// ->56114
/*56096*/     OPC_MoveParent,
/*56097*/     OPC_EmitMergeInputChains1_0,
/*56098*/     OPC_EmitInteger, MVT::i32, 14, 
/*56101*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56104*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ADJCALLSTACKDOWN), 0|OPFL_Chain|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
              // Src: (ARMcallseq_start (timm:i32):$amt) - Complexity = 6
              // Dst: (ADJCALLSTACKDOWN:i32 (timm:i32):$amt)
            /*SwitchOpcode*/ 14,  TARGET_VAL(ISD::Constant),// ->56131
/*56117*/     OPC_MoveParent,
/*56118*/     OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*56120*/     OPC_EmitMergeInputChains1_0,
/*56121*/     OPC_EmitConvertToTarget, 1,
/*56123*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tADJCALLSTACKDOWN), 0|OPFL_Chain|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 2, 
              // Src: (ARMcallseq_start (imm:i32):$amt) - Complexity = 6
              // Dst: (tADJCALLSTACKDOWN:i32 (imm:i32):$amt)
            0, // EndSwitchOpcode
          /*SwitchOpcode*/ 92|128,1/*220*/,  TARGET_VAL(ARMISD::CALL),// ->56356
/*56136*/   OPC_RecordNode,   // #0 = 'ARMcall' chained node
/*56137*/   OPC_CaptureGlueInput,
/*56138*/   OPC_RecordChild1, // #1 = $func
/*56139*/   OPC_Scope, 16|128,1/*144*/, /*->56286*/ // 2 children in Scope
/*56142*/     OPC_MoveChild, 1,
/*56144*/     OPC_SwitchOpcode /*2 cases */, 67,  TARGET_VAL(ISD::TargetGlobalAddress),// ->56215
/*56148*/       OPC_MoveParent,
/*56149*/       OPC_Scope, 11, /*->56162*/ // 4 children in Scope
/*56151*/         OPC_CheckPatternPredicate, 43, // (!Subtarget->isThumb()) && (!Subtarget->isTargetIOS())
/*56153*/         OPC_EmitMergeInputChains1_0,
/*56154*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMcall (tglobaladdr:iPTR):$func) - Complexity = 6
                  // Dst: (BL:i32 (tglobaladdr:i32):$func)
/*56162*/       /*Scope*/ 11, /*->56174*/
/*56163*/         OPC_CheckPatternPredicate, 44, // (!Subtarget->isThumb()) && (Subtarget->isTargetIOS())
/*56165*/         OPC_EmitMergeInputChains1_0,
/*56166*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BLr9), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMcall (tglobaladdr:iPTR):$func) - Complexity = 6
                  // Dst: (BLr9:i32 (tglobaladdr:i32):$func)
/*56174*/       /*Scope*/ 19, /*->56194*/
/*56175*/         OPC_CheckPatternPredicate, 45, // (Subtarget->isThumb()) && (Subtarget->hasV5TOps()) && (!Subtarget->isTargetIOS())
/*56177*/         OPC_EmitMergeInputChains1_0,
/*56178*/         OPC_EmitInteger, MVT::i32, 14, 
/*56181*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56184*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tBLXi), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 1, 
                  // Src: (ARMcall (tglobaladdr:iPTR):$func) - Complexity = 6
                  // Dst: (tBLXi:i32 (tglobaladdr:i32):$func)
/*56194*/       /*Scope*/ 19, /*->56214*/
/*56195*/         OPC_CheckPatternPredicate, 46, // (Subtarget->isThumb()) && (Subtarget->hasV5TOps()) && (Subtarget->isTargetIOS())
/*56197*/         OPC_EmitMergeInputChains1_0,
/*56198*/         OPC_EmitInteger, MVT::i32, 14, 
/*56201*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56204*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tBLXi_r9), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 1, 
                  // Src: (ARMcall (tglobaladdr:iPTR):$func) - Complexity = 6
                  // Dst: (tBLXi_r9:i32 (tglobaladdr:i32):$func)
/*56214*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 67,  TARGET_VAL(ISD::TargetExternalSymbol),// ->56285
/*56218*/       OPC_MoveParent,
/*56219*/       OPC_Scope, 11, /*->56232*/ // 4 children in Scope
/*56221*/         OPC_CheckPatternPredicate, 43, // (!Subtarget->isThumb()) && (!Subtarget->isTargetIOS())
/*56223*/         OPC_EmitMergeInputChains1_0,
/*56224*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMcall (texternalsym:iPTR):$func) - Complexity = 6
                  // Dst: (BL:i32 (texternalsym:i32):$func)
/*56232*/       /*Scope*/ 11, /*->56244*/
/*56233*/         OPC_CheckPatternPredicate, 44, // (!Subtarget->isThumb()) && (Subtarget->isTargetIOS())
/*56235*/         OPC_EmitMergeInputChains1_0,
/*56236*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BLr9), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMcall (texternalsym:iPTR):$func) - Complexity = 6
                  // Dst: (BLr9:i32 (texternalsym:i32):$func)
/*56244*/       /*Scope*/ 19, /*->56264*/
/*56245*/         OPC_CheckPatternPredicate, 45, // (Subtarget->isThumb()) && (Subtarget->hasV5TOps()) && (!Subtarget->isTargetIOS())
/*56247*/         OPC_EmitMergeInputChains1_0,
/*56248*/         OPC_EmitInteger, MVT::i32, 14, 
/*56251*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56254*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tBLXi), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 1, 
                  // Src: (ARMcall (texternalsym:iPTR):$func) - Complexity = 6
                  // Dst: (tBLXi:i32 (texternalsym:i32):$func)
/*56264*/       /*Scope*/ 19, /*->56284*/
/*56265*/         OPC_CheckPatternPredicate, 46, // (Subtarget->isThumb()) && (Subtarget->hasV5TOps()) && (Subtarget->isTargetIOS())
/*56267*/         OPC_EmitMergeInputChains1_0,
/*56268*/         OPC_EmitInteger, MVT::i32, 14, 
/*56271*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56274*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tBLXi_r9), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 1, 
                  // Src: (ARMcall (texternalsym:iPTR):$func) - Complexity = 6
                  // Dst: (tBLXi_r9:i32 (texternalsym:i32):$func)
/*56284*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*56286*/   /*Scope*/ 68, /*->56355*/
/*56287*/     OPC_CheckChild1Type, MVT::i32,
/*56289*/     OPC_Scope, 11, /*->56302*/ // 4 children in Scope
/*56291*/       OPC_CheckPatternPredicate, 47, // (!Subtarget->isThumb()) && (Subtarget->hasV5TOps()) && (!Subtarget->isTargetIOS())
/*56293*/       OPC_EmitMergeInputChains1_0,
/*56294*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BLX), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                // Src: (ARMcall GPR:i32:$func) - Complexity = 3
                // Dst: (BLX:i32 GPR:i32:$func)
/*56302*/     /*Scope*/ 11, /*->56314*/
/*56303*/       OPC_CheckPatternPredicate, 48, // (!Subtarget->isThumb()) && (Subtarget->hasV5TOps()) && (Subtarget->isTargetIOS())
/*56305*/       OPC_EmitMergeInputChains1_0,
/*56306*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BLXr9), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                // Src: (ARMcall GPR:i32:$func) - Complexity = 3
                // Dst: (BLXr9:i32 GPR:i32:$func)
/*56314*/     /*Scope*/ 19, /*->56334*/
/*56315*/       OPC_CheckPatternPredicate, 45, // (Subtarget->isThumb()) && (Subtarget->hasV5TOps()) && (!Subtarget->isTargetIOS())
/*56317*/       OPC_EmitMergeInputChains1_0,
/*56318*/       OPC_EmitInteger, MVT::i32, 14, 
/*56321*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56324*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tBLXr), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 1, 
                // Src: (ARMcall GPR:i32:$dst) - Complexity = 3
                // Dst: (tBLXr:i32 GPR:i32:$dst)
/*56334*/     /*Scope*/ 19, /*->56354*/
/*56335*/       OPC_CheckPatternPredicate, 46, // (Subtarget->isThumb()) && (Subtarget->hasV5TOps()) && (Subtarget->isTargetIOS())
/*56337*/       OPC_EmitMergeInputChains1_0,
/*56338*/       OPC_EmitInteger, MVT::i32, 14, 
/*56341*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56344*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tBLXr_r9), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 1, 
                // Src: (ARMcall GPR:i32:$dst) - Complexity = 3
                // Dst: (tBLXr_r9:i32 GPR:i32:$dst)
/*56354*/     0, /*End of Scope*/
/*56355*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 99,  TARGET_VAL(ARMISD::CALL_PRED),// ->56458
/*56359*/   OPC_RecordNode,   // #0 = 'ARMcall_pred' chained node
/*56360*/   OPC_CaptureGlueInput,
/*56361*/   OPC_RecordChild1, // #1 = $func
/*56362*/   OPC_Scope, 48, /*->56412*/ // 2 children in Scope
/*56364*/     OPC_MoveChild, 1,
/*56366*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetGlobalAddress),
/*56369*/     OPC_MoveParent,
/*56370*/     OPC_Scope, 19, /*->56391*/ // 2 children in Scope
/*56372*/       OPC_CheckPatternPredicate, 43, // (!Subtarget->isThumb()) && (!Subtarget->isTargetIOS())
/*56374*/       OPC_EmitMergeInputChains1_0,
/*56375*/       OPC_EmitInteger, MVT::i32, 14, 
/*56378*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56381*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BL_pred), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                // Src: (ARMcall_pred (tglobaladdr:iPTR):$func) - Complexity = 6
                // Dst: (BL_pred:i32 (tglobaladdr:i32):$func)
/*56391*/     /*Scope*/ 19, /*->56411*/
/*56392*/       OPC_CheckPatternPredicate, 44, // (!Subtarget->isThumb()) && (Subtarget->isTargetIOS())
/*56394*/       OPC_EmitMergeInputChains1_0,
/*56395*/       OPC_EmitInteger, MVT::i32, 14, 
/*56398*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56401*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BLr9_pred), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                // Src: (ARMcall_pred (tglobaladdr:iPTR):$func) - Complexity = 6
                // Dst: (BLr9_pred:i32 (tglobaladdr:i32):$func)
/*56411*/     0, /*End of Scope*/
/*56412*/   /*Scope*/ 44, /*->56457*/
/*56413*/     OPC_CheckChild1Type, MVT::i32,
/*56415*/     OPC_Scope, 19, /*->56436*/ // 2 children in Scope
/*56417*/       OPC_CheckPatternPredicate, 47, // (!Subtarget->isThumb()) && (Subtarget->hasV5TOps()) && (!Subtarget->isTargetIOS())
/*56419*/       OPC_EmitMergeInputChains1_0,
/*56420*/       OPC_EmitInteger, MVT::i32, 14, 
/*56423*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56426*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BLX_pred), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                // Src: (ARMcall_pred GPR:i32:$func) - Complexity = 3
                // Dst: (BLX_pred:i32 GPR:i32:$func)
/*56436*/     /*Scope*/ 19, /*->56456*/
/*56437*/       OPC_CheckPatternPredicate, 48, // (!Subtarget->isThumb()) && (Subtarget->hasV5TOps()) && (Subtarget->isTargetIOS())
/*56439*/       OPC_EmitMergeInputChains1_0,
/*56440*/       OPC_EmitInteger, MVT::i32, 14, 
/*56443*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56446*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BLXr9_pred), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                // Src: (ARMcall_pred GPR:i32:$func) - Complexity = 3
                // Dst: (BLXr9_pred:i32 GPR:i32:$func)
/*56456*/     0, /*End of Scope*/
/*56457*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 38,  TARGET_VAL(ARMISD::MEMBARRIER),// ->56499
/*56461*/   OPC_RecordNode,   // #0 = 'ARMMemBarrier' chained node
/*56462*/   OPC_RecordChild1, // #1 = $opt
/*56463*/   OPC_MoveChild, 1,
/*56465*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56468*/   OPC_CheckType, MVT::i32,
/*56470*/   OPC_MoveParent,
/*56471*/   OPC_Scope, 12, /*->56485*/ // 2 children in Scope
/*56473*/     OPC_CheckPatternPredicate, 49, // (!Subtarget->isThumb()) && (Subtarget->hasDataBarrier())
/*56475*/     OPC_EmitMergeInputChains1_0,
/*56476*/     OPC_EmitConvertToTarget, 1,
/*56478*/     OPC_MorphNodeTo, TARGET_VAL(ARM::DMB), 0|OPFL_Chain,
                  0/*#VTs*/, 1/*#Ops*/, 2, 
              // Src: (ARMMemBarrier (imm:i32):$opt) - Complexity = 6
              // Dst: (DMB (imm:i32):$opt)
/*56485*/   /*Scope*/ 12, /*->56498*/
/*56486*/     OPC_CheckPatternPredicate, 50, // (Subtarget->isThumb()) && (Subtarget->hasDataBarrier())
/*56488*/     OPC_EmitMergeInputChains1_0,
/*56489*/     OPC_EmitConvertToTarget, 1,
/*56491*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2DMB), 0|OPFL_Chain,
                  0/*#VTs*/, 1/*#Ops*/, 2, 
              // Src: (ARMMemBarrier (imm:i32):$opt) - Complexity = 6
              // Dst: (t2DMB (imm:i32):$opt)
/*56498*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 103,  TARGET_VAL(ARMISD::TC_RETURN),// ->56605
/*56502*/   OPC_RecordNode,   // #0 = 'ARMtcret' chained node
/*56503*/   OPC_CaptureGlueInput,
/*56504*/   OPC_RecordChild1, // #1 = $dst
/*56505*/   OPC_Scope, 68, /*->56575*/ // 2 children in Scope
/*56507*/     OPC_MoveChild, 1,
/*56509*/     OPC_SwitchOpcode /*2 cases */, 29,  TARGET_VAL(ISD::TargetGlobalAddress),// ->56542
/*56513*/       OPC_CheckType, MVT::i32,
/*56515*/       OPC_MoveParent,
/*56516*/       OPC_Scope, 11, /*->56529*/ // 2 children in Scope
/*56518*/         OPC_CheckPatternPredicate, 51, // (Subtarget->isTargetIOS())
/*56520*/         OPC_EmitMergeInputChains1_0,
/*56521*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TCRETURNdi), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMtcret (tglobaladdr:i32):$dst) - Complexity = 6
                  // Dst: (TCRETURNdi:i32 (texternalsym:i32):$dst)
/*56529*/       /*Scope*/ 11, /*->56541*/
/*56530*/         OPC_CheckPatternPredicate, 52, // (!Subtarget->isTargetIOS())
/*56532*/         OPC_EmitMergeInputChains1_0,
/*56533*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TCRETURNdiND), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMtcret (tglobaladdr:i32):$dst) - Complexity = 6
                  // Dst: (TCRETURNdiND:i32 (texternalsym:i32):$dst)
/*56541*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 29,  TARGET_VAL(ISD::TargetExternalSymbol),// ->56574
/*56545*/       OPC_CheckType, MVT::i32,
/*56547*/       OPC_MoveParent,
/*56548*/       OPC_Scope, 11, /*->56561*/ // 2 children in Scope
/*56550*/         OPC_CheckPatternPredicate, 51, // (Subtarget->isTargetIOS())
/*56552*/         OPC_EmitMergeInputChains1_0,
/*56553*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TCRETURNdi), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMtcret (texternalsym:i32):$dst) - Complexity = 6
                  // Dst: (TCRETURNdi:i32 (texternalsym:i32):$dst)
/*56561*/       /*Scope*/ 11, /*->56573*/
/*56562*/         OPC_CheckPatternPredicate, 52, // (!Subtarget->isTargetIOS())
/*56564*/         OPC_EmitMergeInputChains1_0,
/*56565*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TCRETURNdiND), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMtcret (texternalsym:i32):$dst) - Complexity = 6
                  // Dst: (TCRETURNdiND:i32 (texternalsym:i32):$dst)
/*56573*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*56575*/   /*Scope*/ 28, /*->56604*/
/*56576*/     OPC_CheckChild1Type, MVT::i32,
/*56578*/     OPC_Scope, 11, /*->56591*/ // 2 children in Scope
/*56580*/       OPC_CheckPatternPredicate, 51, // (Subtarget->isTargetIOS())
/*56582*/       OPC_EmitMergeInputChains1_0,
/*56583*/       OPC_MorphNodeTo, TARGET_VAL(ARM::TCRETURNri), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                // Src: (ARMtcret tcGPR:i32:$dst) - Complexity = 3
                // Dst: (TCRETURNri:i32 tcGPR:i32:$dst)
/*56591*/     /*Scope*/ 11, /*->56603*/
/*56592*/       OPC_CheckPatternPredicate, 52, // (!Subtarget->isTargetIOS())
/*56594*/       OPC_EmitMergeInputChains1_0,
/*56595*/       OPC_MorphNodeTo, TARGET_VAL(ARM::TCRETURNriND), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                // Src: (ARMtcret tcGPR:i32:$dst) - Complexity = 3
                // Dst: (TCRETURNriND:i32 tcGPR:i32:$dst)
/*56603*/     0, /*End of Scope*/
/*56604*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 19|128,1/*147*/,  TARGET_VAL(ARMISD::tCALL),// ->56756
/*56609*/   OPC_RecordNode,   // #0 = 'ARMtcall' chained node
/*56610*/   OPC_CaptureGlueInput,
/*56611*/   OPC_RecordChild1, // #1 = $func
/*56612*/   OPC_Scope, 96, /*->56710*/ // 2 children in Scope
/*56614*/     OPC_MoveChild, 1,
/*56616*/     OPC_SwitchOpcode /*2 cases */, 43,  TARGET_VAL(ISD::TargetGlobalAddress),// ->56663
/*56620*/       OPC_MoveParent,
/*56621*/       OPC_Scope, 19, /*->56642*/ // 2 children in Scope
/*56623*/         OPC_CheckPatternPredicate, 53, // (Subtarget->isThumb()) && (!Subtarget->isTargetIOS())
/*56625*/         OPC_EmitMergeInputChains1_0,
/*56626*/         OPC_EmitInteger, MVT::i32, 14, 
/*56629*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56632*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tBL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 1, 
                  // Src: (ARMtcall (tglobaladdr:iPTR):$func) - Complexity = 6
                  // Dst: (tBL:i32 (tglobaladdr:i32):$func)
/*56642*/       /*Scope*/ 19, /*->56662*/
/*56643*/         OPC_CheckPatternPredicate, 54, // (Subtarget->isThumb()) && (Subtarget->isTargetIOS())
/*56645*/         OPC_EmitMergeInputChains1_0,
/*56646*/         OPC_EmitInteger, MVT::i32, 14, 
/*56649*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56652*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tBLr9), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 1, 
                  // Src: (ARMtcall (tglobaladdr:iPTR):$func) - Complexity = 6
                  // Dst: (tBLr9:i32 (tglobaladdr:i32):$func)
/*56662*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 43,  TARGET_VAL(ISD::TargetExternalSymbol),// ->56709
/*56666*/       OPC_MoveParent,
/*56667*/       OPC_Scope, 19, /*->56688*/ // 2 children in Scope
/*56669*/         OPC_CheckPatternPredicate, 53, // (Subtarget->isThumb()) && (!Subtarget->isTargetIOS())
/*56671*/         OPC_EmitMergeInputChains1_0,
/*56672*/         OPC_EmitInteger, MVT::i32, 14, 
/*56675*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56678*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tBL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 1, 
                  // Src: (ARMtcall (texternalsym:iPTR):$func) - Complexity = 6
                  // Dst: (tBL:i32 (texternalsym:i32):$func)
/*56688*/       /*Scope*/ 19, /*->56708*/
/*56689*/         OPC_CheckPatternPredicate, 54, // (Subtarget->isThumb()) && (Subtarget->isTargetIOS())
/*56691*/         OPC_EmitMergeInputChains1_0,
/*56692*/         OPC_EmitInteger, MVT::i32, 14, 
/*56695*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56698*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tBLr9), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 1, 
                  // Src: (ARMtcall (texternalsym:iPTR):$func) - Complexity = 6
                  // Dst: (tBLr9:i32 (texternalsym:i32):$func)
/*56708*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*56710*/   /*Scope*/ 44, /*->56755*/
/*56711*/     OPC_CheckChild1Type, MVT::i32,
/*56713*/     OPC_Scope, 19, /*->56734*/ // 2 children in Scope
/*56715*/       OPC_CheckPatternPredicate, 45, // (Subtarget->isThumb()) && (Subtarget->hasV5TOps()) && (!Subtarget->isTargetIOS())
/*56717*/       OPC_EmitMergeInputChains1_0,
/*56718*/       OPC_EmitInteger, MVT::i32, 14, 
/*56721*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56724*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tBLXr), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 1, 
                // Src: (ARMtcall GPR:i32:$func) - Complexity = 3
                // Dst: (tBLXr:i32 GPR:i32:$func)
/*56734*/     /*Scope*/ 19, /*->56754*/
/*56735*/       OPC_CheckPatternPredicate, 46, // (Subtarget->isThumb()) && (Subtarget->hasV5TOps()) && (Subtarget->isTargetIOS())
/*56737*/       OPC_EmitMergeInputChains1_0,
/*56738*/       OPC_EmitInteger, MVT::i32, 14, 
/*56741*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56744*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tBLXr_r9), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 1, 
                // Src: (ARMtcall GPR:i32:$func) - Complexity = 3
                // Dst: (tBLXr_r9:i32 GPR:i32:$func)
/*56754*/     0, /*End of Scope*/
/*56755*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 94,  TARGET_VAL(ARMISD::VORRIMM),// ->56853
/*56759*/   OPC_RecordChild0, // #0 = $src
/*56760*/   OPC_RecordChild1, // #1 = $SIMM
/*56761*/   OPC_MoveChild, 1,
/*56763*/   OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*56766*/   OPC_MoveParent,
/*56767*/   OPC_SwitchType /*4 cases */, 19,  MVT::v4i16,// ->56789
/*56770*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*56772*/     OPC_EmitInteger, MVT::i32, 14, 
/*56775*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56778*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VORRiv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 1, 0, 2, 3, 
              // Src: (NEONvorrImm:v4i16 DPR:v4i16:$src, (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VORRiv4i16:v4i16 (timm:i32):$SIMM, DPR:v4i16:$src)
            /*SwitchType*/ 19,  MVT::v2i32,// ->56810
/*56791*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*56793*/     OPC_EmitInteger, MVT::i32, 14, 
/*56796*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56799*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VORRiv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 1, 0, 2, 3, 
              // Src: (NEONvorrImm:v2i32 DPR:v2i32:$src, (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VORRiv2i32:v2i32 (timm:i32):$SIMM, DPR:v2i32:$src)
            /*SwitchType*/ 19,  MVT::v8i16,// ->56831
/*56812*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*56814*/     OPC_EmitInteger, MVT::i32, 14, 
/*56817*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56820*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VORRiv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 1, 0, 2, 3, 
              // Src: (NEONvorrImm:v8i16 QPR:v8i16:$src, (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VORRiv8i16:v8i16 (timm:i32):$SIMM, QPR:v8i16:$src)
            /*SwitchType*/ 19,  MVT::v4i32,// ->56852
/*56833*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*56835*/     OPC_EmitInteger, MVT::i32, 14, 
/*56838*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56841*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VORRiv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
              // Src: (NEONvorrImm:v4i32 QPR:v4i32:$src, (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VORRiv4i32:v4i32 (timm:i32):$SIMM, QPR:v4i32:$src)
            0, // EndSwitchType
          /*SwitchOpcode*/ 94,  TARGET_VAL(ARMISD::VBICIMM),// ->56950
/*56856*/   OPC_RecordChild0, // #0 = $src
/*56857*/   OPC_RecordChild1, // #1 = $SIMM
/*56858*/   OPC_MoveChild, 1,
/*56860*/   OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*56863*/   OPC_MoveParent,
/*56864*/   OPC_SwitchType /*4 cases */, 19,  MVT::v4i16,// ->56886
/*56867*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*56869*/     OPC_EmitInteger, MVT::i32, 14, 
/*56872*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56875*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VBICiv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 1, 0, 2, 3, 
              // Src: (NEONvbicImm:v4i16 DPR:v4i16:$src, (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VBICiv4i16:v4i16 (timm:i32):$SIMM, DPR:v4i16:$src)
            /*SwitchType*/ 19,  MVT::v2i32,// ->56907
/*56888*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*56890*/     OPC_EmitInteger, MVT::i32, 14, 
/*56893*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56896*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VBICiv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 1, 0, 2, 3, 
              // Src: (NEONvbicImm:v2i32 DPR:v2i32:$src, (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VBICiv2i32:v2i32 (timm:i32):$SIMM, DPR:v2i32:$src)
            /*SwitchType*/ 19,  MVT::v8i16,// ->56928
/*56909*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*56911*/     OPC_EmitInteger, MVT::i32, 14, 
/*56914*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56917*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VBICiv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 1, 0, 2, 3, 
              // Src: (NEONvbicImm:v8i16 QPR:v8i16:$src, (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VBICiv8i16:v8i16 (timm:i32):$SIMM, QPR:v8i16:$src)
            /*SwitchType*/ 19,  MVT::v4i32,// ->56949
/*56930*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*56932*/     OPC_EmitInteger, MVT::i32, 14, 
/*56935*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56938*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VBICiv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
              // Src: (NEONvbicImm:v4i32 QPR:v4i32:$src, (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VBICiv4i32:v4i32 (timm:i32):$SIMM, QPR:v4i32:$src)
            0, // EndSwitchType
          /*SwitchOpcode*/ 89,  TARGET_VAL(ARMISD::VMVNIMM),// ->57042
/*56953*/   OPC_RecordChild0, // #0 = $SIMM
/*56954*/   OPC_MoveChild, 0,
/*56956*/   OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*56959*/   OPC_MoveParent,
/*56960*/   OPC_SwitchType /*4 cases */, 18,  MVT::v4i16,// ->56981
/*56963*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*56965*/     OPC_EmitInteger, MVT::i32, 14, 
/*56968*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56971*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmvnImm:v4i16 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMVNv4i16:v4i16 (timm:i32):$SIMM)
            /*SwitchType*/ 18,  MVT::v8i16,// ->57001
/*56983*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*56985*/     OPC_EmitInteger, MVT::i32, 14, 
/*56988*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56991*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmvnImm:v8i16 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMVNv8i16:v8i16 (timm:i32):$SIMM)
            /*SwitchType*/ 18,  MVT::v2i32,// ->57021
/*57003*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*57005*/     OPC_EmitInteger, MVT::i32, 14, 
/*57008*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57011*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmvnImm:v2i32 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMVNv2i32:v2i32 (timm:i32):$SIMM)
            /*SwitchType*/ 18,  MVT::v4i32,// ->57041
/*57023*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*57025*/     OPC_EmitInteger, MVT::i32, 14, 
/*57028*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57031*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmvnImm:v4i32 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMVNv4i32:v4i32 (timm:i32):$SIMM)
            0, // EndSwitchType
          /*SwitchOpcode*/ 66|128,1/*194*/,  TARGET_VAL(ARMISD::VSHL),// ->57240
/*57046*/   OPC_RecordChild0, // #0 = $Vm
/*57047*/   OPC_RecordChild1, // #1 = $SIMM
/*57048*/   OPC_MoveChild, 1,
/*57050*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*57053*/   OPC_MoveParent,
/*57054*/   OPC_SwitchType /*8 cases */, 21,  MVT::v8i8,// ->57078
/*57057*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*57059*/     OPC_EmitConvertToTarget, 1,
/*57061*/     OPC_EmitInteger, MVT::i32, 14, 
/*57064*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57067*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLiv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshl:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLiv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i16,// ->57101
/*57080*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*57082*/     OPC_EmitConvertToTarget, 1,
/*57084*/     OPC_EmitInteger, MVT::i32, 14, 
/*57087*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57090*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLiv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshl:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLiv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i32,// ->57124
/*57103*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*57105*/     OPC_EmitConvertToTarget, 1,
/*57107*/     OPC_EmitInteger, MVT::i32, 14, 
/*57110*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57113*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLiv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshl:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLiv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v1i64,// ->57147
/*57126*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*57128*/     OPC_EmitConvertToTarget, 1,
/*57130*/     OPC_EmitInteger, MVT::i32, 14, 
/*57133*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57136*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLiv1i64), 0,
                  1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshl:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLiv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v16i8,// ->57170
/*57149*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*57151*/     OPC_EmitConvertToTarget, 1,
/*57153*/     OPC_EmitInteger, MVT::i32, 14, 
/*57156*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57159*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLiv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshl:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLiv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v8i16,// ->57193
/*57172*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*57174*/     OPC_EmitConvertToTarget, 1,
/*57176*/     OPC_EmitInteger, MVT::i32, 14, 
/*57179*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57182*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLiv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshl:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLiv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i32,// ->57216
/*57195*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*57197*/     OPC_EmitConvertToTarget, 1,
/*57199*/     OPC_EmitInteger, MVT::i32, 14, 
/*57202*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57205*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLiv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshl:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLiv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i64,// ->57239
/*57218*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*57220*/     OPC_EmitConvertToTarget, 1,
/*57222*/     OPC_EmitInteger, MVT::i32, 14, 
/*57225*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57228*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLiv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshl:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLiv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
            0, // EndSwitchType
          /*SwitchOpcode*/ 66|128,1/*194*/,  TARGET_VAL(ARMISD::VSHRs),// ->57438
/*57244*/   OPC_RecordChild0, // #0 = $Vm
/*57245*/   OPC_RecordChild1, // #1 = $SIMM
/*57246*/   OPC_MoveChild, 1,
/*57248*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*57251*/   OPC_MoveParent,
/*57252*/   OPC_SwitchType /*8 cases */, 21,  MVT::v8i8,// ->57276
/*57255*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*57257*/     OPC_EmitConvertToTarget, 1,
/*57259*/     OPC_EmitInteger, MVT::i32, 14, 
/*57262*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57265*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRsv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshrs:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRsv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i16,// ->57299
/*57278*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*57280*/     OPC_EmitConvertToTarget, 1,
/*57282*/     OPC_EmitInteger, MVT::i32, 14, 
/*57285*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57288*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRsv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshrs:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRsv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i32,// ->57322
/*57301*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*57303*/     OPC_EmitConvertToTarget, 1,
/*57305*/     OPC_EmitInteger, MVT::i32, 14, 
/*57308*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57311*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRsv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshrs:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRsv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v1i64,// ->57345
/*57324*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*57326*/     OPC_EmitConvertToTarget, 1,
/*57328*/     OPC_EmitInteger, MVT::i32, 14, 
/*57331*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57334*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRsv1i64), 0,
                  1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshrs:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRsv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v16i8,// ->57368
/*57347*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*57349*/     OPC_EmitConvertToTarget, 1,
/*57351*/     OPC_EmitInteger, MVT::i32, 14, 
/*57354*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57357*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRsv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshrs:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRsv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v8i16,// ->57391
/*57370*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*57372*/     OPC_EmitConvertToTarget, 1,
/*57374*/     OPC_EmitInteger, MVT::i32, 14, 
/*57377*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57380*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRsv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshrs:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRsv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i32,// ->57414
/*57393*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*57395*/     OPC_EmitConvertToTarget, 1,
/*57397*/     OPC_EmitInteger, MVT::i32, 14, 
/*57400*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57403*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRsv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshrs:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRsv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i64,// ->57437
/*57416*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*57418*/     OPC_EmitConvertToTarget, 1,
/*57420*/     OPC_EmitInteger, MVT::i32, 14, 
/*57423*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57426*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRsv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshrs:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRsv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
            0, // EndSwitchType
          /*SwitchOpcode*/ 66|128,1/*194*/,  TARGET_VAL(ARMISD::VSHRu),// ->57636
/*57442*/   OPC_RecordChild0, // #0 = $Vm
/*57443*/   OPC_RecordChild1, // #1 = $SIMM
/*57444*/   OPC_MoveChild, 1,
/*57446*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*57449*/   OPC_MoveParent,
/*57450*/   OPC_SwitchType /*8 cases */, 21,  MVT::v8i8,// ->57474
/*57453*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*57455*/     OPC_EmitConvertToTarget, 1,
/*57457*/     OPC_EmitInteger, MVT::i32, 14, 
/*57460*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57463*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRuv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshru:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRuv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i16,// ->57497
/*57476*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*57478*/     OPC_EmitConvertToTarget, 1,
/*57480*/     OPC_EmitInteger, MVT::i32, 14, 
/*57483*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57486*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRuv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshru:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRuv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i32,// ->57520
/*57499*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*57501*/     OPC_EmitConvertToTarget, 1,
/*57503*/     OPC_EmitInteger, MVT::i32, 14, 
/*57506*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57509*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRuv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshru:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRuv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v1i64,// ->57543
/*57522*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*57524*/     OPC_EmitConvertToTarget, 1,
/*57526*/     OPC_EmitInteger, MVT::i32, 14, 
/*57529*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57532*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRuv1i64), 0,
                  1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshru:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRuv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v16i8,// ->57566
/*57545*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*57547*/     OPC_EmitConvertToTarget, 1,
/*57549*/     OPC_EmitInteger, MVT::i32, 14, 
/*57552*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57555*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRuv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshru:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRuv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v8i16,// ->57589
/*57568*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*57570*/     OPC_EmitConvertToTarget, 1,
/*57572*/     OPC_EmitInteger, MVT::i32, 14, 
/*57575*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57578*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRuv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshru:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRuv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i32,// ->57612
/*57591*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*57593*/     OPC_EmitConvertToTarget, 1,
/*57595*/     OPC_EmitInteger, MVT::i32, 14, 
/*57598*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57601*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRuv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshru:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRuv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i64,// ->57635
/*57614*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*57616*/     OPC_EmitConvertToTarget, 1,
/*57618*/     OPC_EmitInteger, MVT::i32, 14, 
/*57621*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57624*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRuv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshru:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRuv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
            0, // EndSwitchType
          /*SwitchOpcode*/ 102,  TARGET_VAL(ARMISD::VSHLLs),// ->57741
/*57639*/   OPC_RecordChild0, // #0 = $Vm
/*57640*/   OPC_Scope, 32, /*->57674*/ // 3 children in Scope
/*57642*/     OPC_CheckChild0Type, MVT::v8i8,
/*57644*/     OPC_RecordChild1, // #1 = $SIMM
/*57645*/     OPC_MoveChild, 1,
/*57647*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*57650*/     OPC_MoveParent,
/*57651*/     OPC_CheckType, MVT::v8i16,
/*57653*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*57655*/     OPC_EmitConvertToTarget, 1,
/*57657*/     OPC_EmitInteger, MVT::i32, 14, 
/*57660*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57663*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLsv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshlls:v8i16 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLLsv8i16:v8i16 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*57674*/   /*Scope*/ 32, /*->57707*/
/*57675*/     OPC_CheckChild0Type, MVT::v4i16,
/*57677*/     OPC_RecordChild1, // #1 = $SIMM
/*57678*/     OPC_MoveChild, 1,
/*57680*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*57683*/     OPC_MoveParent,
/*57684*/     OPC_CheckType, MVT::v4i32,
/*57686*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*57688*/     OPC_EmitConvertToTarget, 1,
/*57690*/     OPC_EmitInteger, MVT::i32, 14, 
/*57693*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57696*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLsv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshlls:v4i32 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLLsv4i32:v4i32 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*57707*/   /*Scope*/ 32, /*->57740*/
/*57708*/     OPC_CheckChild0Type, MVT::v2i32,
/*57710*/     OPC_RecordChild1, // #1 = $SIMM
/*57711*/     OPC_MoveChild, 1,
/*57713*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*57716*/     OPC_MoveParent,
/*57717*/     OPC_CheckType, MVT::v2i64,
/*57719*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*57721*/     OPC_EmitConvertToTarget, 1,
/*57723*/     OPC_EmitInteger, MVT::i32, 14, 
/*57726*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57729*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLsv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshlls:v2i64 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLLsv2i64:v2i64 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*57740*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 102,  TARGET_VAL(ARMISD::VSHLLu),// ->57846
/*57744*/   OPC_RecordChild0, // #0 = $Vm
/*57745*/   OPC_Scope, 32, /*->57779*/ // 3 children in Scope
/*57747*/     OPC_CheckChild0Type, MVT::v8i8,
/*57749*/     OPC_RecordChild1, // #1 = $SIMM
/*57750*/     OPC_MoveChild, 1,
/*57752*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*57755*/     OPC_MoveParent,
/*57756*/     OPC_CheckType, MVT::v8i16,
/*57758*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*57760*/     OPC_EmitConvertToTarget, 1,
/*57762*/     OPC_EmitInteger, MVT::i32, 14, 
/*57765*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57768*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLuv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshllu:v8i16 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLLuv8i16:v8i16 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*57779*/   /*Scope*/ 32, /*->57812*/
/*57780*/     OPC_CheckChild0Type, MVT::v4i16,
/*57782*/     OPC_RecordChild1, // #1 = $SIMM
/*57783*/     OPC_MoveChild, 1,
/*57785*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*57788*/     OPC_MoveParent,
/*57789*/     OPC_CheckType, MVT::v4i32,
/*57791*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*57793*/     OPC_EmitConvertToTarget, 1,
/*57795*/     OPC_EmitInteger, MVT::i32, 14, 
/*57798*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57801*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLuv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshllu:v4i32 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLLuv4i32:v4i32 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*57812*/   /*Scope*/ 32, /*->57845*/
/*57813*/     OPC_CheckChild0Type, MVT::v2i32,
/*57815*/     OPC_RecordChild1, // #1 = $SIMM
/*57816*/     OPC_MoveChild, 1,
/*57818*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*57821*/     OPC_MoveParent,
/*57822*/     OPC_CheckType, MVT::v2i64,
/*57824*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*57826*/     OPC_EmitConvertToTarget, 1,
/*57828*/     OPC_EmitInteger, MVT::i32, 14, 
/*57831*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57834*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLuv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshllu:v2i64 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLLuv2i64:v2i64 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*57845*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 102,  TARGET_VAL(ARMISD::VSHLLi),// ->57951
/*57849*/   OPC_RecordChild0, // #0 = $Vm
/*57850*/   OPC_Scope, 32, /*->57884*/ // 3 children in Scope
/*57852*/     OPC_CheckChild0Type, MVT::v8i8,
/*57854*/     OPC_RecordChild1, // #1 = $SIMM
/*57855*/     OPC_MoveChild, 1,
/*57857*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*57860*/     OPC_MoveParent,
/*57861*/     OPC_CheckType, MVT::v8i16,
/*57863*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*57865*/     OPC_EmitConvertToTarget, 1,
/*57867*/     OPC_EmitInteger, MVT::i32, 14, 
/*57870*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57873*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLi8), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshlli:v8i16 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLLi8:v8i16 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*57884*/   /*Scope*/ 32, /*->57917*/
/*57885*/     OPC_CheckChild0Type, MVT::v4i16,
/*57887*/     OPC_RecordChild1, // #1 = $SIMM
/*57888*/     OPC_MoveChild, 1,
/*57890*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*57893*/     OPC_MoveParent,
/*57894*/     OPC_CheckType, MVT::v4i32,
/*57896*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*57898*/     OPC_EmitConvertToTarget, 1,
/*57900*/     OPC_EmitInteger, MVT::i32, 14, 
/*57903*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57906*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLi16), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshlli:v4i32 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLLi16:v4i32 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*57917*/   /*Scope*/ 32, /*->57950*/
/*57918*/     OPC_CheckChild0Type, MVT::v2i32,
/*57920*/     OPC_RecordChild1, // #1 = $SIMM
/*57921*/     OPC_MoveChild, 1,
/*57923*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*57926*/     OPC_MoveParent,
/*57927*/     OPC_CheckType, MVT::v2i64,
/*57929*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*57931*/     OPC_EmitConvertToTarget, 1,
/*57933*/     OPC_EmitInteger, MVT::i32, 14, 
/*57936*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57939*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLi32), 0,
                  1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshlli:v2i64 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLLi32:v2i64 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*57950*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 102,  TARGET_VAL(ARMISD::VSHRN),// ->58056
/*57954*/   OPC_RecordChild0, // #0 = $Vm
/*57955*/   OPC_Scope, 32, /*->57989*/ // 3 children in Scope
/*57957*/     OPC_CheckChild0Type, MVT::v8i16,
/*57959*/     OPC_RecordChild1, // #1 = $SIMM
/*57960*/     OPC_MoveChild, 1,
/*57962*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*57965*/     OPC_MoveParent,
/*57966*/     OPC_CheckType, MVT::v8i8,
/*57968*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*57970*/     OPC_EmitConvertToTarget, 1,
/*57972*/     OPC_EmitInteger, MVT::i32, 14, 
/*57975*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57978*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRNv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshrn:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRNv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*57989*/   /*Scope*/ 32, /*->58022*/
/*57990*/     OPC_CheckChild0Type, MVT::v4i32,
/*57992*/     OPC_RecordChild1, // #1 = $SIMM
/*57993*/     OPC_MoveChild, 1,
/*57995*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*57998*/     OPC_MoveParent,
/*57999*/     OPC_CheckType, MVT::v4i16,
/*58001*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*58003*/     OPC_EmitConvertToTarget, 1,
/*58005*/     OPC_EmitInteger, MVT::i32, 14, 
/*58008*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58011*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRNv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshrn:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRNv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*58022*/   /*Scope*/ 32, /*->58055*/
/*58023*/     OPC_CheckChild0Type, MVT::v2i64,
/*58025*/     OPC_RecordChild1, // #1 = $SIMM
/*58026*/     OPC_MoveChild, 1,
/*58028*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58031*/     OPC_MoveParent,
/*58032*/     OPC_CheckType, MVT::v2i32,
/*58034*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*58036*/     OPC_EmitConvertToTarget, 1,
/*58038*/     OPC_EmitInteger, MVT::i32, 14, 
/*58041*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58044*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRNv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshrn:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRNv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*58055*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 66|128,1/*194*/,  TARGET_VAL(ARMISD::VRSHRs),// ->58254
/*58060*/   OPC_RecordChild0, // #0 = $Vm
/*58061*/   OPC_RecordChild1, // #1 = $SIMM
/*58062*/   OPC_MoveChild, 1,
/*58064*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58067*/   OPC_MoveParent,
/*58068*/   OPC_SwitchType /*8 cases */, 21,  MVT::v8i8,// ->58092
/*58071*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*58073*/     OPC_EmitConvertToTarget, 1,
/*58075*/     OPC_EmitInteger, MVT::i32, 14, 
/*58078*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58081*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRsv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshrs:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRsv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i16,// ->58115
/*58094*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*58096*/     OPC_EmitConvertToTarget, 1,
/*58098*/     OPC_EmitInteger, MVT::i32, 14, 
/*58101*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58104*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRsv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshrs:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRsv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i32,// ->58138
/*58117*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*58119*/     OPC_EmitConvertToTarget, 1,
/*58121*/     OPC_EmitInteger, MVT::i32, 14, 
/*58124*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58127*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRsv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshrs:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRsv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v1i64,// ->58161
/*58140*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*58142*/     OPC_EmitConvertToTarget, 1,
/*58144*/     OPC_EmitInteger, MVT::i32, 14, 
/*58147*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58150*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRsv1i64), 0,
                  1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshrs:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRsv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v16i8,// ->58184
/*58163*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*58165*/     OPC_EmitConvertToTarget, 1,
/*58167*/     OPC_EmitInteger, MVT::i32, 14, 
/*58170*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58173*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRsv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshrs:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRsv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v8i16,// ->58207
/*58186*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*58188*/     OPC_EmitConvertToTarget, 1,
/*58190*/     OPC_EmitInteger, MVT::i32, 14, 
/*58193*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58196*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRsv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshrs:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRsv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i32,// ->58230
/*58209*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*58211*/     OPC_EmitConvertToTarget, 1,
/*58213*/     OPC_EmitInteger, MVT::i32, 14, 
/*58216*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58219*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRsv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshrs:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRsv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i64,// ->58253
/*58232*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*58234*/     OPC_EmitConvertToTarget, 1,
/*58236*/     OPC_EmitInteger, MVT::i32, 14, 
/*58239*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58242*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRsv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshrs:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRsv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
            0, // EndSwitchType
          /*SwitchOpcode*/ 66|128,1/*194*/,  TARGET_VAL(ARMISD::VRSHRu),// ->58452
/*58258*/   OPC_RecordChild0, // #0 = $Vm
/*58259*/   OPC_RecordChild1, // #1 = $SIMM
/*58260*/   OPC_MoveChild, 1,
/*58262*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58265*/   OPC_MoveParent,
/*58266*/   OPC_SwitchType /*8 cases */, 21,  MVT::v8i8,// ->58290
/*58269*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*58271*/     OPC_EmitConvertToTarget, 1,
/*58273*/     OPC_EmitInteger, MVT::i32, 14, 
/*58276*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58279*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRuv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshru:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRuv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i16,// ->58313
/*58292*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*58294*/     OPC_EmitConvertToTarget, 1,
/*58296*/     OPC_EmitInteger, MVT::i32, 14, 
/*58299*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58302*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRuv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshru:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRuv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i32,// ->58336
/*58315*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*58317*/     OPC_EmitConvertToTarget, 1,
/*58319*/     OPC_EmitInteger, MVT::i32, 14, 
/*58322*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58325*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRuv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshru:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRuv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v1i64,// ->58359
/*58338*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*58340*/     OPC_EmitConvertToTarget, 1,
/*58342*/     OPC_EmitInteger, MVT::i32, 14, 
/*58345*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58348*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRuv1i64), 0,
                  1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshru:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRuv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v16i8,// ->58382
/*58361*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*58363*/     OPC_EmitConvertToTarget, 1,
/*58365*/     OPC_EmitInteger, MVT::i32, 14, 
/*58368*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58371*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRuv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshru:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRuv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v8i16,// ->58405
/*58384*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*58386*/     OPC_EmitConvertToTarget, 1,
/*58388*/     OPC_EmitInteger, MVT::i32, 14, 
/*58391*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58394*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRuv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshru:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRuv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i32,// ->58428
/*58407*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*58409*/     OPC_EmitConvertToTarget, 1,
/*58411*/     OPC_EmitInteger, MVT::i32, 14, 
/*58414*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58417*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRuv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshru:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRuv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i64,// ->58451
/*58430*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*58432*/     OPC_EmitConvertToTarget, 1,
/*58434*/     OPC_EmitInteger, MVT::i32, 14, 
/*58437*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58440*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRuv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshru:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRuv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
            0, // EndSwitchType
          /*SwitchOpcode*/ 102,  TARGET_VAL(ARMISD::VRSHRN),// ->58557
/*58455*/   OPC_RecordChild0, // #0 = $Vm
/*58456*/   OPC_Scope, 32, /*->58490*/ // 3 children in Scope
/*58458*/     OPC_CheckChild0Type, MVT::v8i16,
/*58460*/     OPC_RecordChild1, // #1 = $SIMM
/*58461*/     OPC_MoveChild, 1,
/*58463*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58466*/     OPC_MoveParent,
/*58467*/     OPC_CheckType, MVT::v8i8,
/*58469*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*58471*/     OPC_EmitConvertToTarget, 1,
/*58473*/     OPC_EmitInteger, MVT::i32, 14, 
/*58476*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58479*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRNv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshrn:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRNv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*58490*/   /*Scope*/ 32, /*->58523*/
/*58491*/     OPC_CheckChild0Type, MVT::v4i32,
/*58493*/     OPC_RecordChild1, // #1 = $SIMM
/*58494*/     OPC_MoveChild, 1,
/*58496*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58499*/     OPC_MoveParent,
/*58500*/     OPC_CheckType, MVT::v4i16,
/*58502*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*58504*/     OPC_EmitConvertToTarget, 1,
/*58506*/     OPC_EmitInteger, MVT::i32, 14, 
/*58509*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58512*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRNv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshrn:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRNv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*58523*/   /*Scope*/ 32, /*->58556*/
/*58524*/     OPC_CheckChild0Type, MVT::v2i64,
/*58526*/     OPC_RecordChild1, // #1 = $SIMM
/*58527*/     OPC_MoveChild, 1,
/*58529*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58532*/     OPC_MoveParent,
/*58533*/     OPC_CheckType, MVT::v2i32,
/*58535*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*58537*/     OPC_EmitConvertToTarget, 1,
/*58539*/     OPC_EmitInteger, MVT::i32, 14, 
/*58542*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58545*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRNv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshrn:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRNv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*58556*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 66|128,1/*194*/,  TARGET_VAL(ARMISD::VQSHLs),// ->58755
/*58561*/   OPC_RecordChild0, // #0 = $Vm
/*58562*/   OPC_RecordChild1, // #1 = $SIMM
/*58563*/   OPC_MoveChild, 1,
/*58565*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58568*/   OPC_MoveParent,
/*58569*/   OPC_SwitchType /*8 cases */, 21,  MVT::v8i8,// ->58593
/*58572*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*58574*/     OPC_EmitConvertToTarget, 1,
/*58576*/     OPC_EmitInteger, MVT::i32, 14, 
/*58579*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58582*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsiv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshls:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsiv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i16,// ->58616
/*58595*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*58597*/     OPC_EmitConvertToTarget, 1,
/*58599*/     OPC_EmitInteger, MVT::i32, 14, 
/*58602*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58605*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsiv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshls:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsiv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i32,// ->58639
/*58618*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*58620*/     OPC_EmitConvertToTarget, 1,
/*58622*/     OPC_EmitInteger, MVT::i32, 14, 
/*58625*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58628*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsiv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshls:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsiv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v1i64,// ->58662
/*58641*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*58643*/     OPC_EmitConvertToTarget, 1,
/*58645*/     OPC_EmitInteger, MVT::i32, 14, 
/*58648*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58651*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsiv1i64), 0,
                  1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshls:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsiv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v16i8,// ->58685
/*58664*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*58666*/     OPC_EmitConvertToTarget, 1,
/*58668*/     OPC_EmitInteger, MVT::i32, 14, 
/*58671*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58674*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsiv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshls:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsiv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v8i16,// ->58708
/*58687*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*58689*/     OPC_EmitConvertToTarget, 1,
/*58691*/     OPC_EmitInteger, MVT::i32, 14, 
/*58694*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58697*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsiv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshls:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsiv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i32,// ->58731
/*58710*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*58712*/     OPC_EmitConvertToTarget, 1,
/*58714*/     OPC_EmitInteger, MVT::i32, 14, 
/*58717*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58720*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsiv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshls:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsiv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i64,// ->58754
/*58733*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*58735*/     OPC_EmitConvertToTarget, 1,
/*58737*/     OPC_EmitInteger, MVT::i32, 14, 
/*58740*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58743*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsiv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshls:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsiv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
            0, // EndSwitchType
          /*SwitchOpcode*/ 66|128,1/*194*/,  TARGET_VAL(ARMISD::VQSHLu),// ->58953
/*58759*/   OPC_RecordChild0, // #0 = $Vm
/*58760*/   OPC_RecordChild1, // #1 = $SIMM
/*58761*/   OPC_MoveChild, 1,
/*58763*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58766*/   OPC_MoveParent,
/*58767*/   OPC_SwitchType /*8 cases */, 21,  MVT::v8i8,// ->58791
/*58770*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*58772*/     OPC_EmitConvertToTarget, 1,
/*58774*/     OPC_EmitInteger, MVT::i32, 14, 
/*58777*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58780*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuiv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlu:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLuiv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i16,// ->58814
/*58793*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*58795*/     OPC_EmitConvertToTarget, 1,
/*58797*/     OPC_EmitInteger, MVT::i32, 14, 
/*58800*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58803*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuiv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlu:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLuiv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i32,// ->58837
/*58816*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*58818*/     OPC_EmitConvertToTarget, 1,
/*58820*/     OPC_EmitInteger, MVT::i32, 14, 
/*58823*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58826*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuiv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlu:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLuiv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v1i64,// ->58860
/*58839*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*58841*/     OPC_EmitConvertToTarget, 1,
/*58843*/     OPC_EmitInteger, MVT::i32, 14, 
/*58846*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58849*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuiv1i64), 0,
                  1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlu:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLuiv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v16i8,// ->58883
/*58862*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*58864*/     OPC_EmitConvertToTarget, 1,
/*58866*/     OPC_EmitInteger, MVT::i32, 14, 
/*58869*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58872*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuiv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlu:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLuiv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v8i16,// ->58906
/*58885*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*58887*/     OPC_EmitConvertToTarget, 1,
/*58889*/     OPC_EmitInteger, MVT::i32, 14, 
/*58892*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58895*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuiv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlu:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLuiv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i32,// ->58929
/*58908*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*58910*/     OPC_EmitConvertToTarget, 1,
/*58912*/     OPC_EmitInteger, MVT::i32, 14, 
/*58915*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58918*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuiv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlu:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLuiv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i64,// ->58952
/*58931*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*58933*/     OPC_EmitConvertToTarget, 1,
/*58935*/     OPC_EmitInteger, MVT::i32, 14, 
/*58938*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58941*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuiv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlu:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLuiv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
            0, // EndSwitchType
          /*SwitchOpcode*/ 66|128,1/*194*/,  TARGET_VAL(ARMISD::VQSHLsu),// ->59151
/*58957*/   OPC_RecordChild0, // #0 = $Vm
/*58958*/   OPC_RecordChild1, // #1 = $SIMM
/*58959*/   OPC_MoveChild, 1,
/*58961*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58964*/   OPC_MoveParent,
/*58965*/   OPC_SwitchType /*8 cases */, 21,  MVT::v8i8,// ->58989
/*58968*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*58970*/     OPC_EmitConvertToTarget, 1,
/*58972*/     OPC_EmitInteger, MVT::i32, 14, 
/*58975*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58978*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsuv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlsu:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsuv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i16,// ->59012
/*58991*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*58993*/     OPC_EmitConvertToTarget, 1,
/*58995*/     OPC_EmitInteger, MVT::i32, 14, 
/*58998*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59001*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsuv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlsu:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsuv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i32,// ->59035
/*59014*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*59016*/     OPC_EmitConvertToTarget, 1,
/*59018*/     OPC_EmitInteger, MVT::i32, 14, 
/*59021*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59024*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsuv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlsu:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsuv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v1i64,// ->59058
/*59037*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*59039*/     OPC_EmitConvertToTarget, 1,
/*59041*/     OPC_EmitInteger, MVT::i32, 14, 
/*59044*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59047*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsuv1i64), 0,
                  1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlsu:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsuv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v16i8,// ->59081
/*59060*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*59062*/     OPC_EmitConvertToTarget, 1,
/*59064*/     OPC_EmitInteger, MVT::i32, 14, 
/*59067*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59070*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsuv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlsu:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsuv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v8i16,// ->59104
/*59083*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*59085*/     OPC_EmitConvertToTarget, 1,
/*59087*/     OPC_EmitInteger, MVT::i32, 14, 
/*59090*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59093*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsuv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlsu:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsuv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i32,// ->59127
/*59106*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*59108*/     OPC_EmitConvertToTarget, 1,
/*59110*/     OPC_EmitInteger, MVT::i32, 14, 
/*59113*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59116*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsuv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlsu:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsuv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i64,// ->59150
/*59129*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*59131*/     OPC_EmitConvertToTarget, 1,
/*59133*/     OPC_EmitInteger, MVT::i32, 14, 
/*59136*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59139*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsuv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlsu:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsuv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
            0, // EndSwitchType
          /*SwitchOpcode*/ 102,  TARGET_VAL(ARMISD::VQSHRNs),// ->59256
/*59154*/   OPC_RecordChild0, // #0 = $Vm
/*59155*/   OPC_Scope, 32, /*->59189*/ // 3 children in Scope
/*59157*/     OPC_CheckChild0Type, MVT::v8i16,
/*59159*/     OPC_RecordChild1, // #1 = $SIMM
/*59160*/     OPC_MoveChild, 1,
/*59162*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*59165*/     OPC_MoveParent,
/*59166*/     OPC_CheckType, MVT::v8i8,
/*59168*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*59170*/     OPC_EmitConvertToTarget, 1,
/*59172*/     OPC_EmitInteger, MVT::i32, 14, 
/*59175*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59178*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRNsv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshrns:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHRNsv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*59189*/   /*Scope*/ 32, /*->59222*/
/*59190*/     OPC_CheckChild0Type, MVT::v4i32,
/*59192*/     OPC_RecordChild1, // #1 = $SIMM
/*59193*/     OPC_MoveChild, 1,
/*59195*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*59198*/     OPC_MoveParent,
/*59199*/     OPC_CheckType, MVT::v4i16,
/*59201*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*59203*/     OPC_EmitConvertToTarget, 1,
/*59205*/     OPC_EmitInteger, MVT::i32, 14, 
/*59208*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59211*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRNsv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshrns:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHRNsv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*59222*/   /*Scope*/ 32, /*->59255*/
/*59223*/     OPC_CheckChild0Type, MVT::v2i64,
/*59225*/     OPC_RecordChild1, // #1 = $SIMM
/*59226*/     OPC_MoveChild, 1,
/*59228*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*59231*/     OPC_MoveParent,
/*59232*/     OPC_CheckType, MVT::v2i32,
/*59234*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*59236*/     OPC_EmitConvertToTarget, 1,
/*59238*/     OPC_EmitInteger, MVT::i32, 14, 
/*59241*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59244*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRNsv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshrns:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHRNsv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*59255*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 102,  TARGET_VAL(ARMISD::VQSHRNu),// ->59361
/*59259*/   OPC_RecordChild0, // #0 = $Vm
/*59260*/   OPC_Scope, 32, /*->59294*/ // 3 children in Scope
/*59262*/     OPC_CheckChild0Type, MVT::v8i16,
/*59264*/     OPC_RecordChild1, // #1 = $SIMM
/*59265*/     OPC_MoveChild, 1,
/*59267*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*59270*/     OPC_MoveParent,
/*59271*/     OPC_CheckType, MVT::v8i8,
/*59273*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*59275*/     OPC_EmitConvertToTarget, 1,
/*59277*/     OPC_EmitInteger, MVT::i32, 14, 
/*59280*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59283*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRNuv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshrnu:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHRNuv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*59294*/   /*Scope*/ 32, /*->59327*/
/*59295*/     OPC_CheckChild0Type, MVT::v4i32,
/*59297*/     OPC_RecordChild1, // #1 = $SIMM
/*59298*/     OPC_MoveChild, 1,
/*59300*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*59303*/     OPC_MoveParent,
/*59304*/     OPC_CheckType, MVT::v4i16,
/*59306*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*59308*/     OPC_EmitConvertToTarget, 1,
/*59310*/     OPC_EmitInteger, MVT::i32, 14, 
/*59313*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59316*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRNuv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshrnu:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHRNuv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*59327*/   /*Scope*/ 32, /*->59360*/
/*59328*/     OPC_CheckChild0Type, MVT::v2i64,
/*59330*/     OPC_RecordChild1, // #1 = $SIMM
/*59331*/     OPC_MoveChild, 1,
/*59333*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*59336*/     OPC_MoveParent,
/*59337*/     OPC_CheckType, MVT::v2i32,
/*59339*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*59341*/     OPC_EmitConvertToTarget, 1,
/*59343*/     OPC_EmitInteger, MVT::i32, 14, 
/*59346*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59349*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRNuv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshrnu:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHRNuv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*59360*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 102,  TARGET_VAL(ARMISD::VQSHRNsu),// ->59466
/*59364*/   OPC_RecordChild0, // #0 = $Vm
/*59365*/   OPC_Scope, 32, /*->59399*/ // 3 children in Scope
/*59367*/     OPC_CheckChild0Type, MVT::v8i16,
/*59369*/     OPC_RecordChild1, // #1 = $SIMM
/*59370*/     OPC_MoveChild, 1,
/*59372*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*59375*/     OPC_MoveParent,
/*59376*/     OPC_CheckType, MVT::v8i8,
/*59378*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*59380*/     OPC_EmitConvertToTarget, 1,
/*59382*/     OPC_EmitInteger, MVT::i32, 14, 
/*59385*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59388*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRUNv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshrnsu:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHRUNv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*59399*/   /*Scope*/ 32, /*->59432*/
/*59400*/     OPC_CheckChild0Type, MVT::v4i32,
/*59402*/     OPC_RecordChild1, // #1 = $SIMM
/*59403*/     OPC_MoveChild, 1,
/*59405*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*59408*/     OPC_MoveParent,
/*59409*/     OPC_CheckType, MVT::v4i16,
/*59411*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*59413*/     OPC_EmitConvertToTarget, 1,
/*59415*/     OPC_EmitInteger, MVT::i32, 14, 
/*59418*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59421*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRUNv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshrnsu:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHRUNv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*59432*/   /*Scope*/ 32, /*->59465*/
/*59433*/     OPC_CheckChild0Type, MVT::v2i64,
/*59435*/     OPC_RecordChild1, // #1 = $SIMM
/*59436*/     OPC_MoveChild, 1,
/*59438*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*59441*/     OPC_MoveParent,
/*59442*/     OPC_CheckType, MVT::v2i32,
/*59444*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*59446*/     OPC_EmitConvertToTarget, 1,
/*59448*/     OPC_EmitInteger, MVT::i32, 14, 
/*59451*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59454*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRUNv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshrnsu:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHRUNv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*59465*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 102,  TARGET_VAL(ARMISD::VQRSHRNs),// ->59571
/*59469*/   OPC_RecordChild0, // #0 = $Vm
/*59470*/   OPC_Scope, 32, /*->59504*/ // 3 children in Scope
/*59472*/     OPC_CheckChild0Type, MVT::v8i16,
/*59474*/     OPC_RecordChild1, // #1 = $SIMM
/*59475*/     OPC_MoveChild, 1,
/*59477*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*59480*/     OPC_MoveParent,
/*59481*/     OPC_CheckType, MVT::v8i8,
/*59483*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*59485*/     OPC_EmitConvertToTarget, 1,
/*59487*/     OPC_EmitInteger, MVT::i32, 14, 
/*59490*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59493*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRNsv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqrshrns:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQRSHRNsv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*59504*/   /*Scope*/ 32, /*->59537*/
/*59505*/     OPC_CheckChild0Type, MVT::v4i32,
/*59507*/     OPC_RecordChild1, // #1 = $SIMM
/*59508*/     OPC_MoveChild, 1,
/*59510*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*59513*/     OPC_MoveParent,
/*59514*/     OPC_CheckType, MVT::v4i16,
/*59516*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*59518*/     OPC_EmitConvertToTarget, 1,
/*59520*/     OPC_EmitInteger, MVT::i32, 14, 
/*59523*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59526*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRNsv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqrshrns:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQRSHRNsv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*59537*/   /*Scope*/ 32, /*->59570*/
/*59538*/     OPC_CheckChild0Type, MVT::v2i64,
/*59540*/     OPC_RecordChild1, // #1 = $SIMM
/*59541*/     OPC_MoveChild, 1,
/*59543*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*59546*/     OPC_MoveParent,
/*59547*/     OPC_CheckType, MVT::v2i32,
/*59549*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*59551*/     OPC_EmitConvertToTarget, 1,
/*59553*/     OPC_EmitInteger, MVT::i32, 14, 
/*59556*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59559*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRNsv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqrshrns:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQRSHRNsv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*59570*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 102,  TARGET_VAL(ARMISD::VQRSHRNu),// ->59676
/*59574*/   OPC_RecordChild0, // #0 = $Vm
/*59575*/   OPC_Scope, 32, /*->59609*/ // 3 children in Scope
/*59577*/     OPC_CheckChild0Type, MVT::v8i16,
/*59579*/     OPC_RecordChild1, // #1 = $SIMM
/*59580*/     OPC_MoveChild, 1,
/*59582*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*59585*/     OPC_MoveParent,
/*59586*/     OPC_CheckType, MVT::v8i8,
/*59588*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*59590*/     OPC_EmitConvertToTarget, 1,
/*59592*/     OPC_EmitInteger, MVT::i32, 14, 
/*59595*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59598*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRNuv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqrshrnu:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQRSHRNuv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*59609*/   /*Scope*/ 32, /*->59642*/
/*59610*/     OPC_CheckChild0Type, MVT::v4i32,
/*59612*/     OPC_RecordChild1, // #1 = $SIMM
/*59613*/     OPC_MoveChild, 1,
/*59615*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*59618*/     OPC_MoveParent,
/*59619*/     OPC_CheckType, MVT::v4i16,
/*59621*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*59623*/     OPC_EmitConvertToTarget, 1,
/*59625*/     OPC_EmitInteger, MVT::i32, 14, 
/*59628*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59631*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRNuv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqrshrnu:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQRSHRNuv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*59642*/   /*Scope*/ 32, /*->59675*/
/*59643*/     OPC_CheckChild0Type, MVT::v2i64,
/*59645*/     OPC_RecordChild1, // #1 = $SIMM
/*59646*/     OPC_MoveChild, 1,
/*59648*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*59651*/     OPC_MoveParent,
/*59652*/     OPC_CheckType, MVT::v2i32,
/*59654*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*59656*/     OPC_EmitConvertToTarget, 1,
/*59658*/     OPC_EmitInteger, MVT::i32, 14, 
/*59661*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59664*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRNuv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqrshrnu:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQRSHRNuv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*59675*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 102,  TARGET_VAL(ARMISD::VQRSHRNsu),// ->59781
/*59679*/   OPC_RecordChild0, // #0 = $Vm
/*59680*/   OPC_Scope, 32, /*->59714*/ // 3 children in Scope
/*59682*/     OPC_CheckChild0Type, MVT::v8i16,
/*59684*/     OPC_RecordChild1, // #1 = $SIMM
/*59685*/     OPC_MoveChild, 1,
/*59687*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*59690*/     OPC_MoveParent,
/*59691*/     OPC_CheckType, MVT::v8i8,
/*59693*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*59695*/     OPC_EmitConvertToTarget, 1,
/*59697*/     OPC_EmitInteger, MVT::i32, 14, 
/*59700*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59703*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRUNv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqrshrnsu:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQRSHRUNv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*59714*/   /*Scope*/ 32, /*->59747*/
/*59715*/     OPC_CheckChild0Type, MVT::v4i32,
/*59717*/     OPC_RecordChild1, // #1 = $SIMM
/*59718*/     OPC_MoveChild, 1,
/*59720*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*59723*/     OPC_MoveParent,
/*59724*/     OPC_CheckType, MVT::v4i16,
/*59726*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*59728*/     OPC_EmitConvertToTarget, 1,
/*59730*/     OPC_EmitInteger, MVT::i32, 14, 
/*59733*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59736*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRUNv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqrshrnsu:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQRSHRUNv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*59747*/   /*Scope*/ 32, /*->59780*/
/*59748*/     OPC_CheckChild0Type, MVT::v2i64,
/*59750*/     OPC_RecordChild1, // #1 = $SIMM
/*59751*/     OPC_MoveChild, 1,
/*59753*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*59756*/     OPC_MoveParent,
/*59757*/     OPC_CheckType, MVT::v2i32,
/*59759*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*59761*/     OPC_EmitConvertToTarget, 1,
/*59763*/     OPC_EmitInteger, MVT::i32, 14, 
/*59766*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59769*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRUNv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqrshrnsu:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQRSHRUNv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*59780*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 75|128,1/*203*/,  TARGET_VAL(ARMISD::VSLI),// ->59988
/*59785*/   OPC_RecordChild0, // #0 = $src1
/*59786*/   OPC_RecordChild1, // #1 = $Vm
/*59787*/   OPC_RecordChild2, // #2 = $SIMM
/*59788*/   OPC_MoveChild, 2,
/*59790*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*59793*/   OPC_MoveParent,
/*59794*/   OPC_SwitchType /*8 cases */, 22,  MVT::v8i8,// ->59819
/*59797*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*59799*/     OPC_EmitConvertToTarget, 2,
/*59801*/     OPC_EmitInteger, MVT::i32, 14, 
/*59804*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59807*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSLIv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsli:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSLIv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v4i16,// ->59843
/*59821*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*59823*/     OPC_EmitConvertToTarget, 2,
/*59825*/     OPC_EmitInteger, MVT::i32, 14, 
/*59828*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59831*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSLIv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsli:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSLIv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v2i32,// ->59867
/*59845*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*59847*/     OPC_EmitConvertToTarget, 2,
/*59849*/     OPC_EmitInteger, MVT::i32, 14, 
/*59852*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59855*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSLIv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsli:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSLIv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v1i64,// ->59891
/*59869*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*59871*/     OPC_EmitConvertToTarget, 2,
/*59873*/     OPC_EmitInteger, MVT::i32, 14, 
/*59876*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59879*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSLIv1i64), 0,
                  1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsli:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSLIv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v16i8,// ->59915
/*59893*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*59895*/     OPC_EmitConvertToTarget, 2,
/*59897*/     OPC_EmitInteger, MVT::i32, 14, 
/*59900*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59903*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSLIv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsli:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSLIv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v8i16,// ->59939
/*59917*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*59919*/     OPC_EmitConvertToTarget, 2,
/*59921*/     OPC_EmitInteger, MVT::i32, 14, 
/*59924*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59927*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSLIv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsli:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSLIv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v4i32,// ->59963
/*59941*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*59943*/     OPC_EmitConvertToTarget, 2,
/*59945*/     OPC_EmitInteger, MVT::i32, 14, 
/*59948*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59951*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSLIv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsli:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSLIv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v2i64,// ->59987
/*59965*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*59967*/     OPC_EmitConvertToTarget, 2,
/*59969*/     OPC_EmitInteger, MVT::i32, 14, 
/*59972*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59975*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSLIv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsli:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSLIv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
            0, // EndSwitchType
          /*SwitchOpcode*/ 75|128,1/*203*/,  TARGET_VAL(ARMISD::VSRI),// ->60195
/*59992*/   OPC_RecordChild0, // #0 = $src1
/*59993*/   OPC_RecordChild1, // #1 = $Vm
/*59994*/   OPC_RecordChild2, // #2 = $SIMM
/*59995*/   OPC_MoveChild, 2,
/*59997*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*60000*/   OPC_MoveParent,
/*60001*/   OPC_SwitchType /*8 cases */, 22,  MVT::v8i8,// ->60026
/*60004*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*60006*/     OPC_EmitConvertToTarget, 2,
/*60008*/     OPC_EmitInteger, MVT::i32, 14, 
/*60011*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60014*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSRIv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsri:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSRIv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v4i16,// ->60050
/*60028*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*60030*/     OPC_EmitConvertToTarget, 2,
/*60032*/     OPC_EmitInteger, MVT::i32, 14, 
/*60035*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60038*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSRIv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsri:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSRIv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v2i32,// ->60074
/*60052*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*60054*/     OPC_EmitConvertToTarget, 2,
/*60056*/     OPC_EmitInteger, MVT::i32, 14, 
/*60059*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60062*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSRIv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsri:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSRIv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v1i64,// ->60098
/*60076*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*60078*/     OPC_EmitConvertToTarget, 2,
/*60080*/     OPC_EmitInteger, MVT::i32, 14, 
/*60083*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60086*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSRIv1i64), 0,
                  1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsri:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSRIv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v16i8,// ->60122
/*60100*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*60102*/     OPC_EmitConvertToTarget, 2,
/*60104*/     OPC_EmitInteger, MVT::i32, 14, 
/*60107*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60110*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSRIv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsri:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSRIv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v8i16,// ->60146
/*60124*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*60126*/     OPC_EmitConvertToTarget, 2,
/*60128*/     OPC_EmitInteger, MVT::i32, 14, 
/*60131*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60134*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSRIv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsri:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSRIv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v4i32,// ->60170
/*60148*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*60150*/     OPC_EmitConvertToTarget, 2,
/*60152*/     OPC_EmitInteger, MVT::i32, 14, 
/*60155*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60158*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSRIv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsri:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSRIv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v2i64,// ->60194
/*60172*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*60174*/     OPC_EmitConvertToTarget, 2,
/*60176*/     OPC_EmitInteger, MVT::i32, 14, 
/*60179*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60182*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSRIv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsri:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSRIv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
            0, // EndSwitchType
          /*SwitchOpcode*/ 41|128,1/*169*/,  TARGET_VAL(ARMISD::VMOVIMM),// ->60368
/*60199*/   OPC_RecordChild0, // #0 = $SIMM
/*60200*/   OPC_MoveChild, 0,
/*60202*/   OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*60205*/   OPC_MoveParent,
/*60206*/   OPC_SwitchType /*8 cases */, 18,  MVT::v8i8,// ->60227
/*60209*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*60211*/     OPC_EmitInteger, MVT::i32, 14, 
/*60214*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60217*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmovImm:v8i8 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMOVv8i8:v8i8 (timm:i32):$SIMM)
            /*SwitchType*/ 18,  MVT::v16i8,// ->60247
/*60229*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*60231*/     OPC_EmitInteger, MVT::i32, 14, 
/*60234*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60237*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmovImm:v16i8 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMOVv16i8:v16i8 (timm:i32):$SIMM)
            /*SwitchType*/ 18,  MVT::v4i16,// ->60267
/*60249*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*60251*/     OPC_EmitInteger, MVT::i32, 14, 
/*60254*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60257*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmovImm:v4i16 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMOVv4i16:v4i16 (timm:i32):$SIMM)
            /*SwitchType*/ 18,  MVT::v8i16,// ->60287
/*60269*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*60271*/     OPC_EmitInteger, MVT::i32, 14, 
/*60274*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60277*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmovImm:v8i16 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMOVv8i16:v8i16 (timm:i32):$SIMM)
            /*SwitchType*/ 18,  MVT::v2i32,// ->60307
/*60289*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*60291*/     OPC_EmitInteger, MVT::i32, 14, 
/*60294*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60297*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmovImm:v2i32 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMOVv2i32:v2i32 (timm:i32):$SIMM)
            /*SwitchType*/ 18,  MVT::v4i32,// ->60327
/*60309*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*60311*/     OPC_EmitInteger, MVT::i32, 14, 
/*60314*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60317*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmovImm:v4i32 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMOVv4i32:v4i32 (timm:i32):$SIMM)
            /*SwitchType*/ 18,  MVT::v1i64,// ->60347
/*60329*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*60331*/     OPC_EmitInteger, MVT::i32, 14, 
/*60334*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60337*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv1i64), 0,
                  1/*#VTs*/, MVT::v1i64, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmovImm:v1i64 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMOVv1i64:v1i64 (timm:i32):$SIMM)
            /*SwitchType*/ 18,  MVT::v2i64,// ->60367
/*60349*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*60351*/     OPC_EmitInteger, MVT::i32, 14, 
/*60354*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60357*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmovImm:v2i64 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMOVv2i64:v2i64 (timm:i32):$SIMM)
            0, // EndSwitchType
          /*SwitchOpcode*/ 15|128,1/*143*/,  TARGET_VAL(ISD::EXTRACT_SUBVECTOR),// ->60515
/*60372*/   OPC_RecordChild0, // #0 = $src
/*60373*/   OPC_Scope, 27, /*->60402*/ // 5 children in Scope
/*60375*/     OPC_CheckChild0Type, MVT::v16i8,
/*60377*/     OPC_RecordChild1, // #1 = $start
/*60378*/     OPC_MoveChild, 1,
/*60380*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*60383*/     OPC_CheckType, MVT::i32,
/*60385*/     OPC_MoveParent,
/*60386*/     OPC_CheckType, MVT::v8i8,
/*60388*/     OPC_EmitConvertToTarget, 1,
/*60390*/     OPC_EmitNodeXForm, 13, 2, // DSubReg_i8_reg
/*60393*/     OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v8i8, 2/*#Ops*/, 0, 3, 
              // Src: (vector_extract_subvec:v8i8 QPR:v16i8:$src, (imm:i32):$start) - Complexity = 6
              // Dst: (EXTRACT_SUBREG:v8i8 QPR:v16i8:$src, (DSubReg_i8_reg:i32 (imm:i32):$start))
/*60402*/   /*Scope*/ 27, /*->60430*/
/*60403*/     OPC_CheckChild0Type, MVT::v8i16,
/*60405*/     OPC_RecordChild1, // #1 = $start
/*60406*/     OPC_MoveChild, 1,
/*60408*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*60411*/     OPC_CheckType, MVT::i32,
/*60413*/     OPC_MoveParent,
/*60414*/     OPC_CheckType, MVT::v4i16,
/*60416*/     OPC_EmitConvertToTarget, 1,
/*60418*/     OPC_EmitNodeXForm, 1, 2, // DSubReg_i16_reg
/*60421*/     OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 3, 
              // Src: (vector_extract_subvec:v4i16 QPR:v8i16:$src, (imm:i32):$start) - Complexity = 6
              // Dst: (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src, (DSubReg_i16_reg:i32 (imm:i32):$start))
/*60430*/   /*Scope*/ 27, /*->60458*/
/*60431*/     OPC_CheckChild0Type, MVT::v4i32,
/*60433*/     OPC_RecordChild1, // #1 = $start
/*60434*/     OPC_MoveChild, 1,
/*60436*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*60439*/     OPC_CheckType, MVT::i32,
/*60441*/     OPC_MoveParent,
/*60442*/     OPC_CheckType, MVT::v2i32,
/*60444*/     OPC_EmitConvertToTarget, 1,
/*60446*/     OPC_EmitNodeXForm, 3, 2, // DSubReg_i32_reg
/*60449*/     OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 3, 
              // Src: (vector_extract_subvec:v2i32 QPR:v4i32:$src, (imm:i32):$start) - Complexity = 6
              // Dst: (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src, (DSubReg_i32_reg:i32 (imm:i32):$start))
/*60458*/   /*Scope*/ 27, /*->60486*/
/*60459*/     OPC_CheckChild0Type, MVT::v2i64,
/*60461*/     OPC_RecordChild1, // #1 = $start
/*60462*/     OPC_MoveChild, 1,
/*60464*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*60467*/     OPC_CheckType, MVT::i32,
/*60469*/     OPC_MoveParent,
/*60470*/     OPC_CheckType, MVT::v1i64,
/*60472*/     OPC_EmitConvertToTarget, 1,
/*60474*/     OPC_EmitNodeXForm, 15, 2, // DSubReg_f64_reg
/*60477*/     OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v1i64, 2/*#Ops*/, 0, 3, 
              // Src: (vector_extract_subvec:v1i64 QPR:v2i64:$src, (imm:i32):$start) - Complexity = 6
              // Dst: (EXTRACT_SUBREG:v1i64 QPR:v2i64:$src, (DSubReg_f64_reg:i32 (imm:i32):$start))
/*60486*/   /*Scope*/ 27, /*->60514*/
/*60487*/     OPC_CheckChild0Type, MVT::v4f32,
/*60489*/     OPC_RecordChild1, // #1 = $start
/*60490*/     OPC_MoveChild, 1,
/*60492*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*60495*/     OPC_CheckType, MVT::i32,
/*60497*/     OPC_MoveParent,
/*60498*/     OPC_CheckType, MVT::v2f32,
/*60500*/     OPC_EmitConvertToTarget, 1,
/*60502*/     OPC_EmitNodeXForm, 3, 2, // DSubReg_i32_reg
/*60505*/     OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 0, 3, 
              // Src: (vector_extract_subvec:v2f32 QPR:v4f32:$src, (imm:i32):$start) - Complexity = 6
              // Dst: (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src, (DSubReg_i32_reg:i32 (imm:i32):$start))
/*60514*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 95|128,1/*223*/,  TARGET_VAL(ARMISD::VEXT),// ->60742
/*60519*/   OPC_RecordChild0, // #0 = $Vn
/*60520*/   OPC_RecordChild1, // #1 = $Vm
/*60521*/   OPC_RecordChild2, // #2 = $index
/*60522*/   OPC_MoveChild, 2,
/*60524*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*60527*/   OPC_MoveParent,
/*60528*/   OPC_SwitchType /*9 cases */, 22,  MVT::v8i8,// ->60553
/*60531*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*60533*/     OPC_EmitConvertToTarget, 2,
/*60535*/     OPC_EmitInteger, MVT::i32, 14, 
/*60538*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60541*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTd8), 0,
                  1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvext:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm, (imm:i32):$index) - Complexity = 6
              // Dst: (VEXTd8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm, (imm:i32):$index)
            /*SwitchType*/ 22,  MVT::v4i16,// ->60577
/*60555*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*60557*/     OPC_EmitConvertToTarget, 2,
/*60559*/     OPC_EmitInteger, MVT::i32, 14, 
/*60562*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60565*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTd16), 0,
                  1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvext:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm, (imm:i32):$index) - Complexity = 6
              // Dst: (VEXTd16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm, (imm:i32):$index)
            /*SwitchType*/ 22,  MVT::v2i32,// ->60601
/*60579*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*60581*/     OPC_EmitConvertToTarget, 2,
/*60583*/     OPC_EmitInteger, MVT::i32, 14, 
/*60586*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60589*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTd32), 0,
                  1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvext:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm, (imm:i32):$index) - Complexity = 6
              // Dst: (VEXTd32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm, (imm:i32):$index)
            /*SwitchType*/ 22,  MVT::v16i8,// ->60625
/*60603*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*60605*/     OPC_EmitConvertToTarget, 2,
/*60607*/     OPC_EmitInteger, MVT::i32, 14, 
/*60610*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60613*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTq8), 0,
                  1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvext:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm, (imm:i32):$index) - Complexity = 6
              // Dst: (VEXTq8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm, (imm:i32):$index)
            /*SwitchType*/ 22,  MVT::v8i16,// ->60649
/*60627*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*60629*/     OPC_EmitConvertToTarget, 2,
/*60631*/     OPC_EmitInteger, MVT::i32, 14, 
/*60634*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60637*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTq16), 0,
                  1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvext:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm, (imm:i32):$index) - Complexity = 6
              // Dst: (VEXTq16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm, (imm:i32):$index)
            /*SwitchType*/ 22,  MVT::v4i32,// ->60673
/*60651*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*60653*/     OPC_EmitConvertToTarget, 2,
/*60655*/     OPC_EmitInteger, MVT::i32, 14, 
/*60658*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60661*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTq32), 0,
                  1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvext:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm, (imm:i32):$index) - Complexity = 6
              // Dst: (VEXTq32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm, (imm:i32):$index)
            /*SwitchType*/ 22,  MVT::v2i64,// ->60697
/*60675*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*60677*/     OPC_EmitConvertToTarget, 2,
/*60679*/     OPC_EmitInteger, MVT::i32, 14, 
/*60682*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60685*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTq64), 0,
                  1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvext:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm, (imm:i32):$index) - Complexity = 6
              // Dst: (VEXTq64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm, (imm:i32):$index)
            /*SwitchType*/ 20,  MVT::v2f32,// ->60719
/*60699*/     OPC_EmitConvertToTarget, 2,
/*60701*/     OPC_EmitInteger, MVT::i32, 14, 
/*60704*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60707*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTd32), 0,
                  1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvext:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm, (imm:i32):$index) - Complexity = 6
              // Dst: (VEXTd32:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm, (imm:i32):$index)
            /*SwitchType*/ 20,  MVT::v4f32,// ->60741
/*60721*/     OPC_EmitConvertToTarget, 2,
/*60723*/     OPC_EmitInteger, MVT::i32, 14, 
/*60726*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60729*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTq32), 0,
                  1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvext:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm, (imm:i32):$index) - Complexity = 6
              // Dst: (VEXTq32:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm, (imm:i32):$index)
            0, // EndSwitchType
          /*SwitchOpcode*/ 49,  TARGET_VAL(ARMISD::VMOVFPIMM),// ->60794
/*60745*/   OPC_RecordChild0, // #0 = $SIMM
/*60746*/   OPC_MoveChild, 0,
/*60748*/   OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*60751*/   OPC_MoveParent,
/*60752*/   OPC_SwitchType /*2 cases */, 18,  MVT::v2f32,// ->60773
/*60755*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*60757*/     OPC_EmitInteger, MVT::i32, 14, 
/*60760*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60763*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv2f32), 0,
                  1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmovFPImm:v2f32 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMOVv2f32:v2f32 (timm:i32):$SIMM)
            /*SwitchType*/ 18,  MVT::v4f32,// ->60793
/*60775*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*60777*/     OPC_EmitInteger, MVT::i32, 14, 
/*60780*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60783*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv4f32), 0,
                  1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmovFPImm:v4f32 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMOVv4f32:v4f32 (timm:i32):$SIMM)
            0, // EndSwitchType
          /*SwitchOpcode*/ 23,  TARGET_VAL(ISD::TRAP),// ->60820
/*60797*/   OPC_RecordNode,   // #0 = 'trap' chained node
/*60798*/   OPC_Scope, 9, /*->60809*/ // 2 children in Scope
/*60800*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*60802*/     OPC_EmitMergeInputChains1_0,
/*60803*/     OPC_MorphNodeTo, TARGET_VAL(ARM::TRAP), 0|OPFL_Chain,
                  0/*#VTs*/, 0/*#Ops*/, 
              // Src: (trap) - Complexity = 3
              // Dst: (TRAP)
/*60809*/   /*Scope*/ 9, /*->60819*/
/*60810*/     OPC_CheckPatternPredicate, 19, // (Subtarget->isThumb())
/*60812*/     OPC_EmitMergeInputChains1_0,
/*60813*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tTRAP), 0|OPFL_Chain,
                  0/*#VTs*/, 0/*#Ops*/, 
              // Src: (trap) - Complexity = 3
              // Dst: (tTRAP)
/*60819*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 58,  TARGET_VAL(ARMISD::RET_FLAG),// ->60881
/*60823*/   OPC_RecordNode,   // #0 = 'ARMretflag' chained node
/*60824*/   OPC_CaptureGlueInput,
/*60825*/   OPC_Scope, 17, /*->60844*/ // 3 children in Scope
/*60827*/     OPC_CheckPatternPredicate, 55, // (!Subtarget->isThumb()) && (Subtarget->hasV4TOps())
/*60829*/     OPC_EmitMergeInputChains1_0,
/*60830*/     OPC_EmitInteger, MVT::i32, 14, 
/*60833*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60836*/     OPC_MorphNodeTo, TARGET_VAL(ARM::BX_RET), 0|OPFL_Chain|OPFL_GlueInput,
                  0/*#VTs*/, 2/*#Ops*/, 1, 2, 
              // Src: (ARMretflag) - Complexity = 3
              // Dst: (BX_RET)
/*60844*/   /*Scope*/ 17, /*->60862*/
/*60845*/     OPC_CheckPatternPredicate, 56, // (!Subtarget->isThumb()) && (!Subtarget->hasV4TOps())
/*60847*/     OPC_EmitMergeInputChains1_0,
/*60848*/     OPC_EmitInteger, MVT::i32, 14, 
/*60851*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60854*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOVPCLR), 0|OPFL_Chain|OPFL_GlueInput,
                  0/*#VTs*/, 2/*#Ops*/, 1, 2, 
              // Src: (ARMretflag) - Complexity = 3
              // Dst: (MOVPCLR)
/*60862*/   /*Scope*/ 17, /*->60880*/
/*60863*/     OPC_CheckPatternPredicate, 19, // (Subtarget->isThumb())
/*60865*/     OPC_EmitMergeInputChains1_0,
/*60866*/     OPC_EmitInteger, MVT::i32, 14, 
/*60869*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60872*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tBX_RET), 0|OPFL_Chain|OPFL_GlueInput,
                  0/*#VTs*/, 2/*#Ops*/, 1, 2, 
              // Src: (ARMretflag) - Complexity = 3
              // Dst: (tBX_RET)
/*60880*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 47,  TARGET_VAL(ISD::BRIND),// ->60931
/*60884*/   OPC_RecordNode,   // #0 = 'brind' chained node
/*60885*/   OPC_RecordChild1, // #1 = $dst
/*60886*/   OPC_CheckChild1Type, MVT::i32,
/*60888*/   OPC_Scope, 10, /*->60900*/ // 3 children in Scope
/*60890*/     OPC_CheckPatternPredicate, 55, // (!Subtarget->isThumb()) && (Subtarget->hasV4TOps())
/*60892*/     OPC_EmitMergeInputChains1_0,
/*60893*/     OPC_MorphNodeTo, TARGET_VAL(ARM::BX), 0|OPFL_Chain,
                  0/*#VTs*/, 1/*#Ops*/, 1, 
              // Src: (brind GPR:i32:$dst) - Complexity = 3
              // Dst: (BX GPR:i32:$dst)
/*60900*/   /*Scope*/ 10, /*->60911*/
/*60901*/     OPC_CheckPatternPredicate, 56, // (!Subtarget->isThumb()) && (!Subtarget->hasV4TOps())
/*60903*/     OPC_EmitMergeInputChains1_0,
/*60904*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOVPCRX), 0|OPFL_Chain,
                  0/*#VTs*/, 1/*#Ops*/, 1, 
              // Src: (brind GPR:i32:$dst) - Complexity = 3
              // Dst: (MOVPCRX GPR:i32:$dst)
/*60911*/   /*Scope*/ 18, /*->60930*/
/*60912*/     OPC_CheckPatternPredicate, 19, // (Subtarget->isThumb())
/*60914*/     OPC_EmitMergeInputChains1_0,
/*60915*/     OPC_EmitInteger, MVT::i32, 14, 
/*60918*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60921*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tBRIND), 0|OPFL_Chain,
                  0/*#VTs*/, 3/*#Ops*/, 1, 2, 3, 
              // Src: (brind GPR:i32:$Rm) - Complexity = 3
              // Dst: (tBRIND GPR:i32:$Rm)
/*60930*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 79,  TARGET_VAL(ARMISD::CALL_NOLINK),// ->61013
/*60934*/   OPC_RecordNode,   // #0 = 'ARMcall_nolink' chained node
/*60935*/   OPC_CaptureGlueInput,
/*60936*/   OPC_RecordChild1, // #1 = $func
/*60937*/   OPC_CheckChild1Type, MVT::i32,
/*60939*/   OPC_Scope, 11, /*->60952*/ // 6 children in Scope
/*60941*/     OPC_CheckPatternPredicate, 57, // (!Subtarget->isThumb()) && (Subtarget->hasV4TOps()) && (!Subtarget->isTargetIOS())
/*60943*/     OPC_EmitMergeInputChains1_0,
/*60944*/     OPC_MorphNodeTo, TARGET_VAL(ARM::BX_CALL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
              // Src: (ARMcall_nolink tGPR:i32:$func) - Complexity = 3
              // Dst: (BX_CALL:i32 tGPR:i32:$func)
/*60952*/   /*Scope*/ 11, /*->60964*/
/*60953*/     OPC_CheckPatternPredicate, 58, // (!Subtarget->isThumb()) && (!Subtarget->hasV4TOps()) && (!Subtarget->isTargetIOS())
/*60955*/     OPC_EmitMergeInputChains1_0,
/*60956*/     OPC_MorphNodeTo, TARGET_VAL(ARM::BMOVPCRX_CALL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
              // Src: (ARMcall_nolink tGPR:i32:$func) - Complexity = 3
              // Dst: (BMOVPCRX_CALL:i32 tGPR:i32:$func)
/*60964*/   /*Scope*/ 11, /*->60976*/
/*60965*/     OPC_CheckPatternPredicate, 59, // (!Subtarget->isThumb()) && (Subtarget->hasV4TOps()) && (Subtarget->isTargetIOS())
/*60967*/     OPC_EmitMergeInputChains1_0,
/*60968*/     OPC_MorphNodeTo, TARGET_VAL(ARM::BXr9_CALL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
              // Src: (ARMcall_nolink tGPR:i32:$func) - Complexity = 3
              // Dst: (BXr9_CALL:i32 tGPR:i32:$func)
/*60976*/   /*Scope*/ 11, /*->60988*/
/*60977*/     OPC_CheckPatternPredicate, 60, // (!Subtarget->isThumb()) && (!Subtarget->hasV4TOps()) && (Subtarget->isTargetIOS())
/*60979*/     OPC_EmitMergeInputChains1_0,
/*60980*/     OPC_MorphNodeTo, TARGET_VAL(ARM::BMOVPCRXr9_CALL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
              // Src: (ARMcall_nolink tGPR:i32:$func) - Complexity = 3
              // Dst: (BMOVPCRXr9_CALL:i32 tGPR:i32:$func)
/*60988*/   /*Scope*/ 11, /*->61000*/
/*60989*/     OPC_CheckPatternPredicate, 61, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (!Subtarget->isTargetIOS())
/*60991*/     OPC_EmitMergeInputChains1_0,
/*60992*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tBX_CALL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
              // Src: (ARMcall_nolink tGPR:i32:$func) - Complexity = 3
              // Dst: (tBX_CALL:i32 tGPR:i32:$func)
/*61000*/   /*Scope*/ 11, /*->61012*/
/*61001*/     OPC_CheckPatternPredicate, 62, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->isTargetIOS())
/*61003*/     OPC_EmitMergeInputChains1_0,
/*61004*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tBXr9_CALL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
              // Src: (ARMcall_nolink tGPR:i32:$func) - Complexity = 3
              // Dst: (tBXr9_CALL:i32 tGPR:i32:$func)
/*61012*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 59,  TARGET_VAL(ISD::BR),// ->61075
/*61016*/   OPC_RecordNode,   // #0 = 'br' chained node
/*61017*/   OPC_RecordChild1, // #1 = $target
/*61018*/   OPC_MoveChild, 1,
/*61020*/   OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*61023*/   OPC_MoveParent,
/*61024*/   OPC_Scope, 10, /*->61036*/ // 3 children in Scope
/*61026*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*61028*/     OPC_EmitMergeInputChains1_0,
/*61029*/     OPC_MorphNodeTo, TARGET_VAL(ARM::B), 0|OPFL_Chain,
                  0/*#VTs*/, 1/*#Ops*/, 1, 
              // Src: (br (bb:Other):$target) - Complexity = 3
              // Dst: (B (bb:Other):$target)
/*61036*/   /*Scope*/ 18, /*->61055*/
/*61037*/     OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*61039*/     OPC_EmitMergeInputChains1_0,
/*61040*/     OPC_EmitInteger, MVT::i32, 14, 
/*61043*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61046*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tB), 0|OPFL_Chain,
                  0/*#VTs*/, 3/*#Ops*/, 1, 2, 3, 
              // Src: (br (bb:Other):$target) - Complexity = 3
              // Dst: (tB (bb:Other):$target)
/*61055*/   /*Scope*/ 18, /*->61074*/
/*61056*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*61058*/     OPC_EmitMergeInputChains1_0,
/*61059*/     OPC_EmitInteger, MVT::i32, 14, 
/*61062*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61065*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2B), 0|OPFL_Chain,
                  0/*#VTs*/, 3/*#Ops*/, 1, 2, 3, 
              // Src: (br (bb:Other):$target) - Complexity = 3
              // Dst: (t2B (bb:Other):$target)
/*61074*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 35,  TARGET_VAL(ARMISD::EH_SJLJ_LONGJMP),// ->61113
/*61078*/   OPC_RecordNode,   // #0 = 'ARMeh_sjlj_longjmp' chained node
/*61079*/   OPC_RecordChild1, // #1 = $src
/*61080*/   OPC_CheckChild1Type, MVT::i32,
/*61082*/   OPC_RecordChild2, // #2 = $scratch
/*61083*/   OPC_CheckChild2Type, MVT::i32,
/*61085*/   OPC_Scope, 12, /*->61099*/ // 2 children in Scope
/*61087*/     OPC_CheckPatternPredicate, 44, // (!Subtarget->isThumb()) && (Subtarget->isTargetIOS())
/*61089*/     OPC_EmitMergeInputChains1_0,
/*61090*/     OPC_MorphNodeTo, TARGET_VAL(ARM::Int_eh_sjlj_longjmp), 0|OPFL_Chain,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (ARMeh_sjlj_longjmp GPR:i32:$src, GPR:i32:$scratch) - Complexity = 3
              // Dst: (Int_eh_sjlj_longjmp:i32 GPR:i32:$src, GPR:i32:$scratch)
/*61099*/   /*Scope*/ 12, /*->61112*/
/*61100*/     OPC_CheckPatternPredicate, 54, // (Subtarget->isThumb()) && (Subtarget->isTargetIOS())
/*61102*/     OPC_EmitMergeInputChains1_0,
/*61103*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tInt_eh_sjlj_longjmp), 0|OPFL_Chain,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (ARMeh_sjlj_longjmp GPR:i32:$src, GPR:i32:$scratch) - Complexity = 3
              // Dst: (tInt_eh_sjlj_longjmp:i32 GPR:i32:$src, GPR:i32:$scratch)
/*61112*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 42,  TARGET_VAL(ARMISD::MEMBARRIER_MCR),// ->61158
/*61116*/   OPC_RecordNode,   // #0 = 'ARMMemBarrierMCR' chained node
/*61117*/   OPC_RecordChild1, // #1 = $zero
/*61118*/   OPC_CheckChild1Type, MVT::i32,
/*61120*/   OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*61122*/   OPC_EmitMergeInputChains1_0,
/*61123*/   OPC_EmitInteger, MVT::i32, 15, 
/*61126*/   OPC_EmitInteger, MVT::i32, 0, 
/*61129*/   OPC_EmitInteger, MVT::i32, 7, 
/*61132*/   OPC_EmitInteger, MVT::i32, 10, 
/*61135*/   OPC_EmitInteger, MVT::i32, 5, 
/*61138*/   OPC_EmitInteger, MVT::i32, 14, 
/*61141*/   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61144*/   OPC_MorphNodeTo, TARGET_VAL(ARM::MCR), 0|OPFL_Chain,
                0/*#VTs*/, 8/*#Ops*/, 2, 3, 1, 4, 5, 6, 7, 8, 
            // Src: (ARMMemBarrierMCR GPR:i32:$zero) - Complexity = 3
            // Dst: (MCR 15:i32, 0:i32, GPR:i32:$zero, 7:i32, 10:i32, 5:i32)
          /*SwitchOpcode*/ 47,  TARGET_VAL(ARMISD::CMPFP),// ->61208
/*61161*/   OPC_RecordChild0, // #0 = $Dd
/*61162*/   OPC_Scope, 21, /*->61185*/ // 2 children in Scope
/*61164*/     OPC_CheckChild0Type, MVT::f64,
/*61166*/     OPC_RecordChild1, // #1 = $Dm
/*61167*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasVFP2())
/*61169*/     OPC_EmitInteger, MVT::i32, 14, 
/*61172*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61175*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCMPED), 0|OPFL_GlueOutput,
                  0/*#VTs*/, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (arm_cmpfp DPR:f64:$Dd, DPR:f64:$Dm) - Complexity = 3
              // Dst: (VCMPED DPR:f64:$Dd, DPR:f64:$Dm)
/*61185*/   /*Scope*/ 21, /*->61207*/
/*61186*/     OPC_CheckChild0Type, MVT::f32,
/*61188*/     OPC_RecordChild1, // #1 = $Sm
/*61189*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasVFP2())
/*61191*/     OPC_EmitInteger, MVT::i32, 14, 
/*61194*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61197*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCMPES), 0|OPFL_GlueOutput,
                  0/*#VTs*/, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (arm_cmpfp SPR:f32:$Sd, SPR:f32:$Sm) - Complexity = 3
              // Dst: (VCMPES SPR:f32:$Sd, SPR:f32:$Sm)
/*61207*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 43,  TARGET_VAL(ARMISD::CMPFPw0),// ->61254
/*61211*/   OPC_RecordChild0, // #0 = $Dd
/*61212*/   OPC_Scope, 19, /*->61233*/ // 2 children in Scope
/*61214*/     OPC_CheckChild0Type, MVT::f64,
/*61216*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasVFP2())
/*61218*/     OPC_EmitInteger, MVT::i32, 14, 
/*61221*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61224*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCMPEZD), 0|OPFL_GlueOutput,
                  0/*#VTs*/, 3/*#Ops*/, 0, 1, 2, 
              // Src: (arm_cmpfp0 DPR:f64:$Dd) - Complexity = 3
              // Dst: (VCMPEZD DPR:f64:$Dd)
/*61233*/   /*Scope*/ 19, /*->61253*/
/*61234*/     OPC_CheckChild0Type, MVT::f32,
/*61236*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasVFP2())
/*61238*/     OPC_EmitInteger, MVT::i32, 14, 
/*61241*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61244*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCMPEZS), 0|OPFL_GlueOutput,
                  0/*#VTs*/, 3/*#Ops*/, 0, 1, 2, 
              // Src: (arm_cmpfp0 SPR:f32:$Sd) - Complexity = 3
              // Dst: (VCMPEZS SPR:f32:$Sd)
/*61253*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 18,  TARGET_VAL(ARMISD::FMSTAT),// ->61275
/*61257*/   OPC_CaptureGlueInput,
/*61258*/   OPC_CheckPatternPredicate, 11, // (Subtarget->hasVFP2())
/*61260*/   OPC_EmitInteger, MVT::i32, 14, 
/*61263*/   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61266*/   OPC_MorphNodeTo, TARGET_VAL(ARM::FMSTAT), 0|OPFL_GlueInput|OPFL_GlueOutput,
                1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
            // Src: (arm_fmstat) - Complexity = 3
            // Dst: (FMSTAT:i32)
          /*SwitchOpcode*/ 71|128,1/*199*/,  TARGET_VAL(ARMISD::VCEQ),// ->61478
/*61279*/   OPC_RecordChild0, // #0 = $Vn
/*61280*/   OPC_SwitchType /*6 cases */, 22,  MVT::v8i8,// ->61305
/*61283*/     OPC_CheckChild0Type, MVT::v8i8,
/*61285*/     OPC_RecordChild1, // #1 = $Vm
/*61286*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61288*/     OPC_EmitInteger, MVT::i32, 14, 
/*61291*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61294*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvceq:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VCEQv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
            /*SwitchType*/ 22,  MVT::v4i16,// ->61329
/*61307*/     OPC_CheckChild0Type, MVT::v4i16,
/*61309*/     OPC_RecordChild1, // #1 = $Vm
/*61310*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61312*/     OPC_EmitInteger, MVT::i32, 14, 
/*61315*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61318*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvceq:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VCEQv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
            /*SwitchType*/ 48,  MVT::v2i32,// ->61379
/*61331*/     OPC_Scope, 22, /*->61355*/ // 2 children in Scope
/*61333*/       OPC_CheckChild0Type, MVT::v2i32,
/*61335*/       OPC_RecordChild1, // #1 = $Vm
/*61336*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61338*/       OPC_EmitInteger, MVT::i32, 14, 
/*61341*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61344*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvceq:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VCEQv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*61355*/     /*Scope*/ 22, /*->61378*/
/*61356*/       OPC_CheckChild0Type, MVT::v2f32,
/*61358*/       OPC_RecordChild1, // #1 = $Vm
/*61359*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61361*/       OPC_EmitInteger, MVT::i32, 14, 
/*61364*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61367*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQfd), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvceq:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VCEQfd:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*61378*/     0, /*End of Scope*/
            /*SwitchType*/ 22,  MVT::v16i8,// ->61403
/*61381*/     OPC_CheckChild0Type, MVT::v16i8,
/*61383*/     OPC_RecordChild1, // #1 = $Vm
/*61384*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61386*/     OPC_EmitInteger, MVT::i32, 14, 
/*61389*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61392*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvceq:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VCEQv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
            /*SwitchType*/ 22,  MVT::v8i16,// ->61427
/*61405*/     OPC_CheckChild0Type, MVT::v8i16,
/*61407*/     OPC_RecordChild1, // #1 = $Vm
/*61408*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61410*/     OPC_EmitInteger, MVT::i32, 14, 
/*61413*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61416*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvceq:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VCEQv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
            /*SwitchType*/ 48,  MVT::v4i32,// ->61477
/*61429*/     OPC_Scope, 22, /*->61453*/ // 2 children in Scope
/*61431*/       OPC_CheckChild0Type, MVT::v4i32,
/*61433*/       OPC_RecordChild1, // #1 = $Vm
/*61434*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61436*/       OPC_EmitInteger, MVT::i32, 14, 
/*61439*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61442*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvceq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VCEQv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*61453*/     /*Scope*/ 22, /*->61476*/
/*61454*/       OPC_CheckChild0Type, MVT::v4f32,
/*61456*/       OPC_RecordChild1, // #1 = $Vm
/*61457*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61459*/       OPC_EmitInteger, MVT::i32, 14, 
/*61462*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61465*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQfq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvceq:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VCEQfq:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*61476*/     0, /*End of Scope*/
            0, // EndSwitchType
          /*SwitchOpcode*/ 55|128,1/*183*/,  TARGET_VAL(ARMISD::VCEQZ),// ->61665
/*61482*/   OPC_RecordChild0, // #0 = $Vm
/*61483*/   OPC_SwitchType /*6 cases */, 20,  MVT::v8i8,// ->61506
/*61486*/     OPC_CheckChild0Type, MVT::v8i8,
/*61488*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61490*/     OPC_EmitInteger, MVT::i32, 14, 
/*61493*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61496*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQzv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvceqz:v8i8 DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VCEQzv8i8:v8i8 DPR:v8i8:$Vm)
            /*SwitchType*/ 20,  MVT::v4i16,// ->61528
/*61508*/     OPC_CheckChild0Type, MVT::v4i16,
/*61510*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61512*/     OPC_EmitInteger, MVT::i32, 14, 
/*61515*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61518*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQzv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvceqz:v4i16 DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VCEQzv4i16:v4i16 DPR:v4i16:$Vm)
            /*SwitchType*/ 44,  MVT::v2i32,// ->61574
/*61530*/     OPC_Scope, 20, /*->61552*/ // 2 children in Scope
/*61532*/       OPC_CheckChild0Type, MVT::v2i32,
/*61534*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61536*/       OPC_EmitInteger, MVT::i32, 14, 
/*61539*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61542*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQzv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvceqz:v2i32 DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VCEQzv2i32:v2i32 DPR:v2i32:$Vm)
/*61552*/     /*Scope*/ 20, /*->61573*/
/*61553*/       OPC_CheckChild0Type, MVT::v2f32,
/*61555*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61557*/       OPC_EmitInteger, MVT::i32, 14, 
/*61560*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61563*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQzv2f32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvceqz:v2i32 DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VCEQzv2f32:v2i32 DPR:v2f32:$Vm)
/*61573*/     0, /*End of Scope*/
            /*SwitchType*/ 20,  MVT::v16i8,// ->61596
/*61576*/     OPC_CheckChild0Type, MVT::v16i8,
/*61578*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61580*/     OPC_EmitInteger, MVT::i32, 14, 
/*61583*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61586*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQzv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvceqz:v16i8 QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VCEQzv16i8:v16i8 QPR:v16i8:$Vm)
            /*SwitchType*/ 20,  MVT::v8i16,// ->61618
/*61598*/     OPC_CheckChild0Type, MVT::v8i16,
/*61600*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61602*/     OPC_EmitInteger, MVT::i32, 14, 
/*61605*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61608*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQzv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvceqz:v8i16 QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VCEQzv8i16:v8i16 QPR:v8i16:$Vm)
            /*SwitchType*/ 44,  MVT::v4i32,// ->61664
/*61620*/     OPC_Scope, 20, /*->61642*/ // 2 children in Scope
/*61622*/       OPC_CheckChild0Type, MVT::v4i32,
/*61624*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61626*/       OPC_EmitInteger, MVT::i32, 14, 
/*61629*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61632*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQzv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvceqz:v4i32 QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VCEQzv4i32:v4i32 QPR:v4i32:$Vm)
/*61642*/     /*Scope*/ 20, /*->61663*/
/*61643*/       OPC_CheckChild0Type, MVT::v4f32,
/*61645*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61647*/       OPC_EmitInteger, MVT::i32, 14, 
/*61650*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61653*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQzv4f32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvceqz:v4i32 QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VCEQzv4f32:v4i32 QPR:v4f32:$Vm)
/*61663*/     0, /*End of Scope*/
            0, // EndSwitchType
          /*SwitchOpcode*/ 71|128,1/*199*/,  TARGET_VAL(ARMISD::VCGE),// ->61868
/*61669*/   OPC_RecordChild0, // #0 = $Vn
/*61670*/   OPC_SwitchType /*6 cases */, 22,  MVT::v8i8,// ->61695
/*61673*/     OPC_CheckChild0Type, MVT::v8i8,
/*61675*/     OPC_RecordChild1, // #1 = $Vm
/*61676*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61678*/     OPC_EmitInteger, MVT::i32, 14, 
/*61681*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61684*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEsv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcge:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VCGEsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
            /*SwitchType*/ 22,  MVT::v4i16,// ->61719
/*61697*/     OPC_CheckChild0Type, MVT::v4i16,
/*61699*/     OPC_RecordChild1, // #1 = $Vm
/*61700*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61702*/     OPC_EmitInteger, MVT::i32, 14, 
/*61705*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61708*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEsv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcge:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VCGEsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
            /*SwitchType*/ 48,  MVT::v2i32,// ->61769
/*61721*/     OPC_Scope, 22, /*->61745*/ // 2 children in Scope
/*61723*/       OPC_CheckChild0Type, MVT::v2i32,
/*61725*/       OPC_RecordChild1, // #1 = $Vm
/*61726*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61728*/       OPC_EmitInteger, MVT::i32, 14, 
/*61731*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61734*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcge:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VCGEsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*61745*/     /*Scope*/ 22, /*->61768*/
/*61746*/       OPC_CheckChild0Type, MVT::v2f32,
/*61748*/       OPC_RecordChild1, // #1 = $Vm
/*61749*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61751*/       OPC_EmitInteger, MVT::i32, 14, 
/*61754*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61757*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEfd), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcge:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VCGEfd:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*61768*/     0, /*End of Scope*/
            /*SwitchType*/ 22,  MVT::v16i8,// ->61793
/*61771*/     OPC_CheckChild0Type, MVT::v16i8,
/*61773*/     OPC_RecordChild1, // #1 = $Vm
/*61774*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61776*/     OPC_EmitInteger, MVT::i32, 14, 
/*61779*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61782*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEsv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcge:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VCGEsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
            /*SwitchType*/ 22,  MVT::v8i16,// ->61817
/*61795*/     OPC_CheckChild0Type, MVT::v8i16,
/*61797*/     OPC_RecordChild1, // #1 = $Vm
/*61798*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61800*/     OPC_EmitInteger, MVT::i32, 14, 
/*61803*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61806*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEsv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcge:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VCGEsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
            /*SwitchType*/ 48,  MVT::v4i32,// ->61867
/*61819*/     OPC_Scope, 22, /*->61843*/ // 2 children in Scope
/*61821*/       OPC_CheckChild0Type, MVT::v4i32,
/*61823*/       OPC_RecordChild1, // #1 = $Vm
/*61824*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61826*/       OPC_EmitInteger, MVT::i32, 14, 
/*61829*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61832*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcge:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VCGEsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*61843*/     /*Scope*/ 22, /*->61866*/
/*61844*/       OPC_CheckChild0Type, MVT::v4f32,
/*61846*/       OPC_RecordChild1, // #1 = $Vm
/*61847*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61849*/       OPC_EmitInteger, MVT::i32, 14, 
/*61852*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61855*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEfq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcge:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VCGEfq:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*61866*/     0, /*End of Scope*/
            0, // EndSwitchType
          /*SwitchOpcode*/ 19|128,1/*147*/,  TARGET_VAL(ARMISD::VCGEU),// ->62019
/*61872*/   OPC_RecordChild0, // #0 = $Vn
/*61873*/   OPC_SwitchType /*6 cases */, 22,  MVT::v8i8,// ->61898
/*61876*/     OPC_CheckChild0Type, MVT::v8i8,
/*61878*/     OPC_RecordChild1, // #1 = $Vm
/*61879*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61881*/     OPC_EmitInteger, MVT::i32, 14, 
/*61884*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61887*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEuv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgeu:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VCGEuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
            /*SwitchType*/ 22,  MVT::v4i16,// ->61922
/*61900*/     OPC_CheckChild0Type, MVT::v4i16,
/*61902*/     OPC_RecordChild1, // #1 = $Vm
/*61903*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61905*/     OPC_EmitInteger, MVT::i32, 14, 
/*61908*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61911*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEuv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgeu:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VCGEuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
            /*SwitchType*/ 22,  MVT::v2i32,// ->61946
/*61924*/     OPC_CheckChild0Type, MVT::v2i32,
/*61926*/     OPC_RecordChild1, // #1 = $Vm
/*61927*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61929*/     OPC_EmitInteger, MVT::i32, 14, 
/*61932*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61935*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEuv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgeu:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
              // Dst: (VCGEuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
            /*SwitchType*/ 22,  MVT::v16i8,// ->61970
/*61948*/     OPC_CheckChild0Type, MVT::v16i8,
/*61950*/     OPC_RecordChild1, // #1 = $Vm
/*61951*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61953*/     OPC_EmitInteger, MVT::i32, 14, 
/*61956*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61959*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEuv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgeu:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VCGEuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
            /*SwitchType*/ 22,  MVT::v8i16,// ->61994
/*61972*/     OPC_CheckChild0Type, MVT::v8i16,
/*61974*/     OPC_RecordChild1, // #1 = $Vm
/*61975*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61977*/     OPC_EmitInteger, MVT::i32, 14, 
/*61980*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61983*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEuv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgeu:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VCGEuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
            /*SwitchType*/ 22,  MVT::v4i32,// ->62018
/*61996*/     OPC_CheckChild0Type, MVT::v4i32,
/*61998*/     OPC_RecordChild1, // #1 = $Vm
/*61999*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62001*/     OPC_EmitInteger, MVT::i32, 14, 
/*62004*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62007*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEuv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgeu:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
              // Dst: (VCGEuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 55|128,1/*183*/,  TARGET_VAL(ARMISD::VCGEZ),// ->62206
/*62023*/   OPC_RecordChild0, // #0 = $Vm
/*62024*/   OPC_SwitchType /*6 cases */, 20,  MVT::v8i8,// ->62047
/*62027*/     OPC_CheckChild0Type, MVT::v8i8,
/*62029*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62031*/     OPC_EmitInteger, MVT::i32, 14, 
/*62034*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62037*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEzv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvcgez:v8i8 DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VCGEzv8i8:v8i8 DPR:v8i8:$Vm)
            /*SwitchType*/ 20,  MVT::v4i16,// ->62069
/*62049*/     OPC_CheckChild0Type, MVT::v4i16,
/*62051*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62053*/     OPC_EmitInteger, MVT::i32, 14, 
/*62056*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62059*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEzv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvcgez:v4i16 DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VCGEzv4i16:v4i16 DPR:v4i16:$Vm)
            /*SwitchType*/ 44,  MVT::v2i32,// ->62115
/*62071*/     OPC_Scope, 20, /*->62093*/ // 2 children in Scope
/*62073*/       OPC_CheckChild0Type, MVT::v2i32,
/*62075*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62077*/       OPC_EmitInteger, MVT::i32, 14, 
/*62080*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62083*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEzv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgez:v2i32 DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VCGEzv2i32:v2i32 DPR:v2i32:$Vm)
/*62093*/     /*Scope*/ 20, /*->62114*/
/*62094*/       OPC_CheckChild0Type, MVT::v2f32,
/*62096*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62098*/       OPC_EmitInteger, MVT::i32, 14, 
/*62101*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62104*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEzv2f32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgez:v2i32 DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VCGEzv2f32:v2i32 DPR:v2f32:$Vm)
/*62114*/     0, /*End of Scope*/
            /*SwitchType*/ 20,  MVT::v16i8,// ->62137
/*62117*/     OPC_CheckChild0Type, MVT::v16i8,
/*62119*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62121*/     OPC_EmitInteger, MVT::i32, 14, 
/*62124*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62127*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEzv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvcgez:v16i8 QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VCGEzv16i8:v16i8 QPR:v16i8:$Vm)
            /*SwitchType*/ 20,  MVT::v8i16,// ->62159
/*62139*/     OPC_CheckChild0Type, MVT::v8i16,
/*62141*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62143*/     OPC_EmitInteger, MVT::i32, 14, 
/*62146*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62149*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEzv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvcgez:v8i16 QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VCGEzv8i16:v8i16 QPR:v8i16:$Vm)
            /*SwitchType*/ 44,  MVT::v4i32,// ->62205
/*62161*/     OPC_Scope, 20, /*->62183*/ // 2 children in Scope
/*62163*/       OPC_CheckChild0Type, MVT::v4i32,
/*62165*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62167*/       OPC_EmitInteger, MVT::i32, 14, 
/*62170*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62173*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEzv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgez:v4i32 QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VCGEzv4i32:v4i32 QPR:v4i32:$Vm)
/*62183*/     /*Scope*/ 20, /*->62204*/
/*62184*/       OPC_CheckChild0Type, MVT::v4f32,
/*62186*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62188*/       OPC_EmitInteger, MVT::i32, 14, 
/*62191*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62194*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEzv4f32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgez:v4i32 QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VCGEzv4f32:v4i32 QPR:v4f32:$Vm)
/*62204*/     0, /*End of Scope*/
            0, // EndSwitchType
          /*SwitchOpcode*/ 55|128,1/*183*/,  TARGET_VAL(ARMISD::VCLEZ),// ->62393
/*62210*/   OPC_RecordChild0, // #0 = $Vm
/*62211*/   OPC_SwitchType /*6 cases */, 20,  MVT::v8i8,// ->62234
/*62214*/     OPC_CheckChild0Type, MVT::v8i8,
/*62216*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62218*/     OPC_EmitInteger, MVT::i32, 14, 
/*62221*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62224*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCLEzv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvclez:v8i8 DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VCLEzv8i8:v8i8 DPR:v8i8:$Vm)
            /*SwitchType*/ 20,  MVT::v4i16,// ->62256
/*62236*/     OPC_CheckChild0Type, MVT::v4i16,
/*62238*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62240*/     OPC_EmitInteger, MVT::i32, 14, 
/*62243*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62246*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCLEzv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvclez:v4i16 DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VCLEzv4i16:v4i16 DPR:v4i16:$Vm)
            /*SwitchType*/ 44,  MVT::v2i32,// ->62302
/*62258*/     OPC_Scope, 20, /*->62280*/ // 2 children in Scope
/*62260*/       OPC_CheckChild0Type, MVT::v2i32,
/*62262*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62264*/       OPC_EmitInteger, MVT::i32, 14, 
/*62267*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62270*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLEzv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvclez:v2i32 DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VCLEzv2i32:v2i32 DPR:v2i32:$Vm)
/*62280*/     /*Scope*/ 20, /*->62301*/
/*62281*/       OPC_CheckChild0Type, MVT::v2f32,
/*62283*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62285*/       OPC_EmitInteger, MVT::i32, 14, 
/*62288*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62291*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLEzv2f32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvclez:v2i32 DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VCLEzv2f32:v2i32 DPR:v2f32:$Vm)
/*62301*/     0, /*End of Scope*/
            /*SwitchType*/ 20,  MVT::v16i8,// ->62324
/*62304*/     OPC_CheckChild0Type, MVT::v16i8,
/*62306*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62308*/     OPC_EmitInteger, MVT::i32, 14, 
/*62311*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62314*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCLEzv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvclez:v16i8 QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VCLEzv16i8:v16i8 QPR:v16i8:$Vm)
            /*SwitchType*/ 20,  MVT::v8i16,// ->62346
/*62326*/     OPC_CheckChild0Type, MVT::v8i16,
/*62328*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62330*/     OPC_EmitInteger, MVT::i32, 14, 
/*62333*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62336*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCLEzv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvclez:v8i16 QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VCLEzv8i16:v8i16 QPR:v8i16:$Vm)
            /*SwitchType*/ 44,  MVT::v4i32,// ->62392
/*62348*/     OPC_Scope, 20, /*->62370*/ // 2 children in Scope
/*62350*/       OPC_CheckChild0Type, MVT::v4i32,
/*62352*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62354*/       OPC_EmitInteger, MVT::i32, 14, 
/*62357*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62360*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLEzv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvclez:v4i32 QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VCLEzv4i32:v4i32 QPR:v4i32:$Vm)
/*62370*/     /*Scope*/ 20, /*->62391*/
/*62371*/       OPC_CheckChild0Type, MVT::v4f32,
/*62373*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62375*/       OPC_EmitInteger, MVT::i32, 14, 
/*62378*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62381*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLEzv4f32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvclez:v4i32 QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VCLEzv4f32:v4i32 QPR:v4f32:$Vm)
/*62391*/     0, /*End of Scope*/
            0, // EndSwitchType
          /*SwitchOpcode*/ 71|128,1/*199*/,  TARGET_VAL(ARMISD::VCGT),// ->62596
/*62397*/   OPC_RecordChild0, // #0 = $Vn
/*62398*/   OPC_SwitchType /*6 cases */, 22,  MVT::v8i8,// ->62423
/*62401*/     OPC_CheckChild0Type, MVT::v8i8,
/*62403*/     OPC_RecordChild1, // #1 = $Vm
/*62404*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62406*/     OPC_EmitInteger, MVT::i32, 14, 
/*62409*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62412*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTsv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgt:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VCGTsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
            /*SwitchType*/ 22,  MVT::v4i16,// ->62447
/*62425*/     OPC_CheckChild0Type, MVT::v4i16,
/*62427*/     OPC_RecordChild1, // #1 = $Vm
/*62428*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62430*/     OPC_EmitInteger, MVT::i32, 14, 
/*62433*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62436*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTsv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgt:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VCGTsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
            /*SwitchType*/ 48,  MVT::v2i32,// ->62497
/*62449*/     OPC_Scope, 22, /*->62473*/ // 2 children in Scope
/*62451*/       OPC_CheckChild0Type, MVT::v2i32,
/*62453*/       OPC_RecordChild1, // #1 = $Vm
/*62454*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62456*/       OPC_EmitInteger, MVT::i32, 14, 
/*62459*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62462*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgt:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VCGTsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*62473*/     /*Scope*/ 22, /*->62496*/
/*62474*/       OPC_CheckChild0Type, MVT::v2f32,
/*62476*/       OPC_RecordChild1, // #1 = $Vm
/*62477*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62479*/       OPC_EmitInteger, MVT::i32, 14, 
/*62482*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62485*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTfd), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgt:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VCGTfd:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*62496*/     0, /*End of Scope*/
            /*SwitchType*/ 22,  MVT::v16i8,// ->62521
/*62499*/     OPC_CheckChild0Type, MVT::v16i8,
/*62501*/     OPC_RecordChild1, // #1 = $Vm
/*62502*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62504*/     OPC_EmitInteger, MVT::i32, 14, 
/*62507*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62510*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTsv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgt:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VCGTsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
            /*SwitchType*/ 22,  MVT::v8i16,// ->62545
/*62523*/     OPC_CheckChild0Type, MVT::v8i16,
/*62525*/     OPC_RecordChild1, // #1 = $Vm
/*62526*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62528*/     OPC_EmitInteger, MVT::i32, 14, 
/*62531*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62534*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTsv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgt:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VCGTsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
            /*SwitchType*/ 48,  MVT::v4i32,// ->62595
/*62547*/     OPC_Scope, 22, /*->62571*/ // 2 children in Scope
/*62549*/       OPC_CheckChild0Type, MVT::v4i32,
/*62551*/       OPC_RecordChild1, // #1 = $Vm
/*62552*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62554*/       OPC_EmitInteger, MVT::i32, 14, 
/*62557*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62560*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgt:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VCGTsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*62571*/     /*Scope*/ 22, /*->62594*/
/*62572*/       OPC_CheckChild0Type, MVT::v4f32,
/*62574*/       OPC_RecordChild1, // #1 = $Vm
/*62575*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62577*/       OPC_EmitInteger, MVT::i32, 14, 
/*62580*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62583*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTfq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgt:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VCGTfq:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*62594*/     0, /*End of Scope*/
            0, // EndSwitchType
          /*SwitchOpcode*/ 19|128,1/*147*/,  TARGET_VAL(ARMISD::VCGTU),// ->62747
/*62600*/   OPC_RecordChild0, // #0 = $Vn
/*62601*/   OPC_SwitchType /*6 cases */, 22,  MVT::v8i8,// ->62626
/*62604*/     OPC_CheckChild0Type, MVT::v8i8,
/*62606*/     OPC_RecordChild1, // #1 = $Vm
/*62607*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62609*/     OPC_EmitInteger, MVT::i32, 14, 
/*62612*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62615*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTuv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgtu:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VCGTuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
            /*SwitchType*/ 22,  MVT::v4i16,// ->62650
/*62628*/     OPC_CheckChild0Type, MVT::v4i16,
/*62630*/     OPC_RecordChild1, // #1 = $Vm
/*62631*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62633*/     OPC_EmitInteger, MVT::i32, 14, 
/*62636*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62639*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTuv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgtu:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VCGTuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
            /*SwitchType*/ 22,  MVT::v2i32,// ->62674
/*62652*/     OPC_CheckChild0Type, MVT::v2i32,
/*62654*/     OPC_RecordChild1, // #1 = $Vm
/*62655*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62657*/     OPC_EmitInteger, MVT::i32, 14, 
/*62660*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62663*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTuv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgtu:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
              // Dst: (VCGTuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
            /*SwitchType*/ 22,  MVT::v16i8,// ->62698
/*62676*/     OPC_CheckChild0Type, MVT::v16i8,
/*62678*/     OPC_RecordChild1, // #1 = $Vm
/*62679*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62681*/     OPC_EmitInteger, MVT::i32, 14, 
/*62684*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62687*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTuv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgtu:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VCGTuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
            /*SwitchType*/ 22,  MVT::v8i16,// ->62722
/*62700*/     OPC_CheckChild0Type, MVT::v8i16,
/*62702*/     OPC_RecordChild1, // #1 = $Vm
/*62703*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62705*/     OPC_EmitInteger, MVT::i32, 14, 
/*62708*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62711*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTuv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgtu:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VCGTuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
            /*SwitchType*/ 22,  MVT::v4i32,// ->62746
/*62724*/     OPC_CheckChild0Type, MVT::v4i32,
/*62726*/     OPC_RecordChild1, // #1 = $Vm
/*62727*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62729*/     OPC_EmitInteger, MVT::i32, 14, 
/*62732*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62735*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTuv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgtu:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
              // Dst: (VCGTuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 55|128,1/*183*/,  TARGET_VAL(ARMISD::VCGTZ),// ->62934
/*62751*/   OPC_RecordChild0, // #0 = $Vm
/*62752*/   OPC_SwitchType /*6 cases */, 20,  MVT::v8i8,// ->62775
/*62755*/     OPC_CheckChild0Type, MVT::v8i8,
/*62757*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62759*/     OPC_EmitInteger, MVT::i32, 14, 
/*62762*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62765*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTzv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvcgtz:v8i8 DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VCGTzv8i8:v8i8 DPR:v8i8:$Vm)
            /*SwitchType*/ 20,  MVT::v4i16,// ->62797
/*62777*/     OPC_CheckChild0Type, MVT::v4i16,
/*62779*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62781*/     OPC_EmitInteger, MVT::i32, 14, 
/*62784*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62787*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTzv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvcgtz:v4i16 DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VCGTzv4i16:v4i16 DPR:v4i16:$Vm)
            /*SwitchType*/ 44,  MVT::v2i32,// ->62843
/*62799*/     OPC_Scope, 20, /*->62821*/ // 2 children in Scope
/*62801*/       OPC_CheckChild0Type, MVT::v2i32,
/*62803*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62805*/       OPC_EmitInteger, MVT::i32, 14, 
/*62808*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62811*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTzv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgtz:v2i32 DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VCGTzv2i32:v2i32 DPR:v2i32:$Vm)
/*62821*/     /*Scope*/ 20, /*->62842*/
/*62822*/       OPC_CheckChild0Type, MVT::v2f32,
/*62824*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62826*/       OPC_EmitInteger, MVT::i32, 14, 
/*62829*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62832*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTzv2f32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgtz:v2i32 DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VCGTzv2f32:v2i32 DPR:v2f32:$Vm)
/*62842*/     0, /*End of Scope*/
            /*SwitchType*/ 20,  MVT::v16i8,// ->62865
/*62845*/     OPC_CheckChild0Type, MVT::v16i8,
/*62847*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62849*/     OPC_EmitInteger, MVT::i32, 14, 
/*62852*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62855*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTzv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvcgtz:v16i8 QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VCGTzv16i8:v16i8 QPR:v16i8:$Vm)
            /*SwitchType*/ 20,  MVT::v8i16,// ->62887
/*62867*/     OPC_CheckChild0Type, MVT::v8i16,
/*62869*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62871*/     OPC_EmitInteger, MVT::i32, 14, 
/*62874*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62877*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTzv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvcgtz:v8i16 QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VCGTzv8i16:v8i16 QPR:v8i16:$Vm)
            /*SwitchType*/ 44,  MVT::v4i32,// ->62933
/*62889*/     OPC_Scope, 20, /*->62911*/ // 2 children in Scope
/*62891*/       OPC_CheckChild0Type, MVT::v4i32,
/*62893*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62895*/       OPC_EmitInteger, MVT::i32, 14, 
/*62898*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62901*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTzv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgtz:v4i32 QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VCGTzv4i32:v4i32 QPR:v4i32:$Vm)
/*62911*/     /*Scope*/ 20, /*->62932*/
/*62912*/       OPC_CheckChild0Type, MVT::v4f32,
/*62914*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62916*/       OPC_EmitInteger, MVT::i32, 14, 
/*62919*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62922*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTzv4f32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgtz:v4i32 QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VCGTzv4f32:v4i32 QPR:v4f32:$Vm)
/*62932*/     0, /*End of Scope*/
            0, // EndSwitchType
          /*SwitchOpcode*/ 55|128,1/*183*/,  TARGET_VAL(ARMISD::VCLTZ),// ->63121
/*62938*/   OPC_RecordChild0, // #0 = $Vm
/*62939*/   OPC_SwitchType /*6 cases */, 20,  MVT::v8i8,// ->62962
/*62942*/     OPC_CheckChild0Type, MVT::v8i8,
/*62944*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62946*/     OPC_EmitInteger, MVT::i32, 14, 
/*62949*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62952*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCLTzv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvcltz:v8i8 DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VCLTzv8i8:v8i8 DPR:v8i8:$Vm)
            /*SwitchType*/ 20,  MVT::v4i16,// ->62984
/*62964*/     OPC_CheckChild0Type, MVT::v4i16,
/*62966*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62968*/     OPC_EmitInteger, MVT::i32, 14, 
/*62971*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62974*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCLTzv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvcltz:v4i16 DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VCLTzv4i16:v4i16 DPR:v4i16:$Vm)
            /*SwitchType*/ 44,  MVT::v2i32,// ->63030
/*62986*/     OPC_Scope, 20, /*->63008*/ // 2 children in Scope
/*62988*/       OPC_CheckChild0Type, MVT::v2i32,
/*62990*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62992*/       OPC_EmitInteger, MVT::i32, 14, 
/*62995*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62998*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLTzv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcltz:v2i32 DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VCLTzv2i32:v2i32 DPR:v2i32:$Vm)
/*63008*/     /*Scope*/ 20, /*->63029*/
/*63009*/       OPC_CheckChild0Type, MVT::v2f32,
/*63011*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63013*/       OPC_EmitInteger, MVT::i32, 14, 
/*63016*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63019*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLTzv2f32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcltz:v2i32 DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VCLTzv2f32:v2i32 DPR:v2f32:$Vm)
/*63029*/     0, /*End of Scope*/
            /*SwitchType*/ 20,  MVT::v16i8,// ->63052
/*63032*/     OPC_CheckChild0Type, MVT::v16i8,
/*63034*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63036*/     OPC_EmitInteger, MVT::i32, 14, 
/*63039*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63042*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCLTzv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvcltz:v16i8 QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VCLTzv16i8:v16i8 QPR:v16i8:$Vm)
            /*SwitchType*/ 20,  MVT::v8i16,// ->63074
/*63054*/     OPC_CheckChild0Type, MVT::v8i16,
/*63056*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63058*/     OPC_EmitInteger, MVT::i32, 14, 
/*63061*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63064*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCLTzv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvcltz:v8i16 QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VCLTzv8i16:v8i16 QPR:v8i16:$Vm)
            /*SwitchType*/ 44,  MVT::v4i32,// ->63120
/*63076*/     OPC_Scope, 20, /*->63098*/ // 2 children in Scope
/*63078*/       OPC_CheckChild0Type, MVT::v4i32,
/*63080*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63082*/       OPC_EmitInteger, MVT::i32, 14, 
/*63085*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63088*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLTzv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcltz:v4i32 QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VCLTzv4i32:v4i32 QPR:v4i32:$Vm)
/*63098*/     /*Scope*/ 20, /*->63119*/
/*63099*/       OPC_CheckChild0Type, MVT::v4f32,
/*63101*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63103*/       OPC_EmitInteger, MVT::i32, 14, 
/*63106*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63109*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLTzv4f32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcltz:v4i32 QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VCLTzv4f32:v4i32 QPR:v4f32:$Vm)
/*63119*/     0, /*End of Scope*/
            0, // EndSwitchType
          /*SwitchOpcode*/ 19|128,1/*147*/,  TARGET_VAL(ARMISD::VTST),// ->63272
/*63125*/   OPC_RecordChild0, // #0 = $Vn
/*63126*/   OPC_SwitchType /*6 cases */, 22,  MVT::v8i8,// ->63151
/*63129*/     OPC_CheckChild0Type, MVT::v8i8,
/*63131*/     OPC_RecordChild1, // #1 = $Vm
/*63132*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63134*/     OPC_EmitInteger, MVT::i32, 14, 
/*63137*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63140*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VTSTv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvtst:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VTSTv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
            /*SwitchType*/ 22,  MVT::v4i16,// ->63175
/*63153*/     OPC_CheckChild0Type, MVT::v4i16,
/*63155*/     OPC_RecordChild1, // #1 = $Vm
/*63156*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63158*/     OPC_EmitInteger, MVT::i32, 14, 
/*63161*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63164*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VTSTv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvtst:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VTSTv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
            /*SwitchType*/ 22,  MVT::v2i32,// ->63199
/*63177*/     OPC_CheckChild0Type, MVT::v2i32,
/*63179*/     OPC_RecordChild1, // #1 = $Vm
/*63180*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63182*/     OPC_EmitInteger, MVT::i32, 14, 
/*63185*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63188*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VTSTv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvtst:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
              // Dst: (VTSTv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
            /*SwitchType*/ 22,  MVT::v16i8,// ->63223
/*63201*/     OPC_CheckChild0Type, MVT::v16i8,
/*63203*/     OPC_RecordChild1, // #1 = $Vm
/*63204*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63206*/     OPC_EmitInteger, MVT::i32, 14, 
/*63209*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63212*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VTSTv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvtst:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VTSTv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
            /*SwitchType*/ 22,  MVT::v8i16,// ->63247
/*63225*/     OPC_CheckChild0Type, MVT::v8i16,
/*63227*/     OPC_RecordChild1, // #1 = $Vm
/*63228*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63230*/     OPC_EmitInteger, MVT::i32, 14, 
/*63233*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63236*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VTSTv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvtst:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VTSTv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
            /*SwitchType*/ 22,  MVT::v4i32,// ->63271
/*63249*/     OPC_CheckChild0Type, MVT::v4i32,
/*63251*/     OPC_RecordChild1, // #1 = $Vm
/*63252*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63254*/     OPC_EmitInteger, MVT::i32, 14, 
/*63257*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63260*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VTSTv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvtst:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
              // Dst: (VTSTv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 49,  TARGET_VAL(ARMISD::VBSL),// ->63324
/*63275*/   OPC_RecordChild0, // #0 = $src1
/*63276*/   OPC_RecordChild1, // #1 = $Vn
/*63277*/   OPC_RecordChild2, // #2 = $Vm
/*63278*/   OPC_SwitchType /*2 cases */, 20,  MVT::v2i32,// ->63301
/*63281*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63283*/     OPC_EmitInteger, MVT::i32, 14, 
/*63286*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63289*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                  1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
              // Src: (NEONvbsl:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
              // Dst: (VBSLd:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
            /*SwitchType*/ 20,  MVT::v4i32,// ->63323
/*63303*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63305*/     OPC_EmitInteger, MVT::i32, 14, 
/*63308*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63311*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                  1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
              // Src: (NEONvbsl:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
              // Dst: (VBSLq:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 69,  TARGET_VAL(ISD::TRUNCATE),// ->63396
/*63327*/   OPC_RecordChild0, // #0 = $Vm
/*63328*/   OPC_SwitchType /*3 cases */, 20,  MVT::v8i8,// ->63351
/*63331*/     OPC_CheckChild0Type, MVT::v8i16,
/*63333*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63335*/     OPC_EmitInteger, MVT::i32, 14, 
/*63338*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63341*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVNv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (trunc:v8i8 QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VMOVNv8i8:v8i8 QPR:v8i16:$Vm)
            /*SwitchType*/ 20,  MVT::v4i16,// ->63373
/*63353*/     OPC_CheckChild0Type, MVT::v4i32,
/*63355*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63357*/     OPC_EmitInteger, MVT::i32, 14, 
/*63360*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63363*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVNv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (trunc:v4i16 QPR:v4i32:$Vm) - Complexity = 3
              // Dst: (VMOVNv4i16:v4i16 QPR:v4i32:$Vm)
            /*SwitchType*/ 20,  MVT::v2i32,// ->63395
/*63375*/     OPC_CheckChild0Type, MVT::v2i64,
/*63377*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63379*/     OPC_EmitInteger, MVT::i32, 14, 
/*63382*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63385*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVNv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (trunc:v2i32 QPR:v2i64:$Vm) - Complexity = 3
              // Dst: (VMOVNv2i32:v2i32 QPR:v2i64:$Vm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 69,  TARGET_VAL(ISD::SIGN_EXTEND),// ->63468
/*63399*/   OPC_RecordChild0, // #0 = $Vm
/*63400*/   OPC_SwitchType /*3 cases */, 20,  MVT::v8i16,// ->63423
/*63403*/     OPC_CheckChild0Type, MVT::v8i8,
/*63405*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63407*/     OPC_EmitInteger, MVT::i32, 14, 
/*63410*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63413*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (sext:v8i16 DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VMOVLsv8i16:v8i16 DPR:v8i8:$Vm)
            /*SwitchType*/ 20,  MVT::v4i32,// ->63445
/*63425*/     OPC_CheckChild0Type, MVT::v4i16,
/*63427*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63429*/     OPC_EmitInteger, MVT::i32, 14, 
/*63432*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63435*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (sext:v4i32 DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VMOVLsv4i32:v4i32 DPR:v4i16:$Vm)
            /*SwitchType*/ 20,  MVT::v2i64,// ->63467
/*63447*/     OPC_CheckChild0Type, MVT::v2i32,
/*63449*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63451*/     OPC_EmitInteger, MVT::i32, 14, 
/*63454*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63457*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLsv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
              // Src: (sext:v2i64 DPR:v2i32:$Vm) - Complexity = 3
              // Dst: (VMOVLsv2i64:v2i64 DPR:v2i32:$Vm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 63,  TARGET_VAL(ISD::ANY_EXTEND),// ->63534
/*63471*/   OPC_RecordChild0, // #0 = $Vm
/*63472*/   OPC_SwitchType /*3 cases */, 18,  MVT::v8i16,// ->63493
/*63475*/     OPC_CheckChild0Type, MVT::v8i8,
/*63477*/     OPC_EmitInteger, MVT::i32, 14, 
/*63480*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63483*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (anyext:v8i16 DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VMOVLuv8i16:v8i16 DPR:v8i8:$Vm)
            /*SwitchType*/ 18,  MVT::v4i32,// ->63513
/*63495*/     OPC_CheckChild0Type, MVT::v4i16,
/*63497*/     OPC_EmitInteger, MVT::i32, 14, 
/*63500*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63503*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (anyext:v4i32 DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VMOVLuv4i32:v4i32 DPR:v4i16:$Vm)
            /*SwitchType*/ 18,  MVT::v2i64,// ->63533
/*63515*/     OPC_CheckChild0Type, MVT::v2i32,
/*63517*/     OPC_EmitInteger, MVT::i32, 14, 
/*63520*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63523*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
              // Src: (anyext:v2i64 DPR:v2i32:$Vm) - Complexity = 3
              // Dst: (VMOVLuv2i64:v2i64 DPR:v2i32:$Vm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 47,  TARGET_VAL(ISD::FP_TO_SINT),// ->63584
/*63537*/   OPC_RecordChild0, // #0 = $Vm
/*63538*/   OPC_SwitchType /*2 cases */, 20,  MVT::v2i32,// ->63561
/*63541*/     OPC_CheckChild0Type, MVT::v2f32,
/*63543*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63545*/     OPC_EmitInteger, MVT::i32, 14, 
/*63548*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63551*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2sd), 0,
                  1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (fp_to_sint:v2i32 DPR:v2f32:$Vm) - Complexity = 3
              // Dst: (VCVTf2sd:v2i32 DPR:v2f32:$Vm)
            /*SwitchType*/ 20,  MVT::v4i32,// ->63583
/*63563*/     OPC_CheckChild0Type, MVT::v4f32,
/*63565*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63567*/     OPC_EmitInteger, MVT::i32, 14, 
/*63570*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63573*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2sq), 0,
                  1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (fp_to_sint:v4i32 QPR:v4f32:$Vm) - Complexity = 3
              // Dst: (VCVTf2sq:v4i32 QPR:v4f32:$Vm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 47,  TARGET_VAL(ISD::FP_TO_UINT),// ->63634
/*63587*/   OPC_RecordChild0, // #0 = $Vm
/*63588*/   OPC_SwitchType /*2 cases */, 20,  MVT::v2i32,// ->63611
/*63591*/     OPC_CheckChild0Type, MVT::v2f32,
/*63593*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63595*/     OPC_EmitInteger, MVT::i32, 14, 
/*63598*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63601*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2ud), 0,
                  1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (fp_to_uint:v2i32 DPR:v2f32:$Vm) - Complexity = 3
              // Dst: (VCVTf2ud:v2i32 DPR:v2f32:$Vm)
            /*SwitchType*/ 20,  MVT::v4i32,// ->63633
/*63613*/     OPC_CheckChild0Type, MVT::v4f32,
/*63615*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63617*/     OPC_EmitInteger, MVT::i32, 14, 
/*63620*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63623*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2uq), 0,
                  1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (fp_to_uint:v4i32 QPR:v4f32:$Vm) - Complexity = 3
              // Dst: (VCVTf2uq:v4i32 QPR:v4f32:$Vm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 31|128,1/*159*/,  TARGET_VAL(ARMISD::VREV64),// ->63797
/*63638*/   OPC_RecordChild0, // #0 = $Vm
/*63639*/   OPC_SwitchType /*8 cases */, 18,  MVT::v8i8,// ->63660
/*63642*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63644*/     OPC_EmitInteger, MVT::i32, 14, 
/*63647*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63650*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d8), 0,
                  1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev64:v8i8 DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VREV64d8:v8i8 DPR:v8i8:$Vm)
            /*SwitchType*/ 18,  MVT::v4i16,// ->63680
/*63662*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63664*/     OPC_EmitInteger, MVT::i32, 14, 
/*63667*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63670*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d16), 0,
                  1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev64:v4i16 DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VREV64d16:v4i16 DPR:v4i16:$Vm)
            /*SwitchType*/ 18,  MVT::v2i32,// ->63700
/*63682*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63684*/     OPC_EmitInteger, MVT::i32, 14, 
/*63687*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63690*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d32), 0,
                  1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev64:v2i32 DPR:v2i32:$Vm) - Complexity = 3
              // Dst: (VREV64d32:v2i32 DPR:v2i32:$Vm)
            /*SwitchType*/ 18,  MVT::v16i8,// ->63720
/*63702*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63704*/     OPC_EmitInteger, MVT::i32, 14, 
/*63707*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63710*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q8), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev64:v16i8 QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VREV64q8:v16i8 QPR:v16i8:$Vm)
            /*SwitchType*/ 18,  MVT::v8i16,// ->63740
/*63722*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63724*/     OPC_EmitInteger, MVT::i32, 14, 
/*63727*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63730*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q16), 0,
                  1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev64:v8i16 QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VREV64q16:v8i16 QPR:v8i16:$Vm)
            /*SwitchType*/ 18,  MVT::v4i32,// ->63760
/*63742*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63744*/     OPC_EmitInteger, MVT::i32, 14, 
/*63747*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63750*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q32), 0,
                  1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev64:v4i32 QPR:v4i32:$Vm) - Complexity = 3
              // Dst: (VREV64q32:v4i32 QPR:v4i32:$Vm)
            /*SwitchType*/ 16,  MVT::v2f32,// ->63778
/*63762*/     OPC_EmitInteger, MVT::i32, 14, 
/*63765*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63768*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d32), 0,
                  1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev64:v2f32 DPR:v2f32:$Vm) - Complexity = 3
              // Dst: (VREV64d32:v2f32 DPR:v2f32:$Vm)
            /*SwitchType*/ 16,  MVT::v4f32,// ->63796
/*63780*/     OPC_EmitInteger, MVT::i32, 14, 
/*63783*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63786*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q32), 0,
                  1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev64:v4f32 QPR:v4f32:$Vm) - Complexity = 3
              // Dst: (VREV64q32:v4f32 QPR:v4f32:$Vm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 83,  TARGET_VAL(ARMISD::VREV32),// ->63883
/*63800*/   OPC_RecordChild0, // #0 = $Vm
/*63801*/   OPC_SwitchType /*4 cases */, 18,  MVT::v8i8,// ->63822
/*63804*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63806*/     OPC_EmitInteger, MVT::i32, 14, 
/*63809*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63812*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32d8), 0,
                  1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev32:v8i8 DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VREV32d8:v8i8 DPR:v8i8:$Vm)
            /*SwitchType*/ 18,  MVT::v4i16,// ->63842
/*63824*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63826*/     OPC_EmitInteger, MVT::i32, 14, 
/*63829*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63832*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32d16), 0,
                  1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev32:v4i16 DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VREV32d16:v4i16 DPR:v4i16:$Vm)
            /*SwitchType*/ 18,  MVT::v16i8,// ->63862
/*63844*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63846*/     OPC_EmitInteger, MVT::i32, 14, 
/*63849*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63852*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32q8), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev32:v16i8 QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VREV32q8:v16i8 QPR:v16i8:$Vm)
            /*SwitchType*/ 18,  MVT::v8i16,// ->63882
/*63864*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63866*/     OPC_EmitInteger, MVT::i32, 14, 
/*63869*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63872*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32q16), 0,
                  1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev32:v8i16 QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VREV32q16:v8i16 QPR:v8i16:$Vm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 43,  TARGET_VAL(ARMISD::VREV16),// ->63929
/*63886*/   OPC_RecordChild0, // #0 = $Vm
/*63887*/   OPC_SwitchType /*2 cases */, 18,  MVT::v8i8,// ->63908
/*63890*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63892*/     OPC_EmitInteger, MVT::i32, 14, 
/*63895*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63898*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV16d8), 0,
                  1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev16:v8i8 DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VREV16d8:v8i8 DPR:v8i8:$Vm)
            /*SwitchType*/ 18,  MVT::v16i8,// ->63928
/*63910*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63912*/     OPC_EmitInteger, MVT::i32, 14, 
/*63915*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63918*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV16q8), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev16:v16i8 QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VREV16q8:v16i8 QPR:v16i8:$Vm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 67|128,2/*323*/,  TARGET_VAL(ISD::SCALAR_TO_VECTOR),// ->64256
/*63933*/   OPC_RecordChild0, // #0 = $src
/*63934*/   OPC_Scope, 116|128,1/*244*/, /*->64181*/ // 3 children in Scope
/*63937*/     OPC_CheckChild0Type, MVT::i32,
/*63939*/     OPC_SwitchType /*6 cases */, 28,  MVT::v8i8,// ->63970
/*63942*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v8i8, 0/*#Ops*/,  // Results = #1 
/*63949*/       OPC_EmitInteger, MVT::i32, 0, 
/*63952*/       OPC_EmitInteger, MVT::i32, 14, 
/*63955*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63958*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSETLNi8), 0,
                    1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (scalar_to_vector:v8i8 GPR:i32:$src) - Complexity = 3
                // Dst: (VSETLNi8:v8i8 (IMPLICIT_DEF:v8i8), GPR:i32:$src, 0:i32)
              /*SwitchType*/ 28,  MVT::v4i16,// ->64000
/*63972*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v4i16, 0/*#Ops*/,  // Results = #1 
/*63979*/       OPC_EmitInteger, MVT::i32, 0, 
/*63982*/       OPC_EmitInteger, MVT::i32, 14, 
/*63985*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63988*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSETLNi16), 0,
                    1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (scalar_to_vector:v4i16 GPR:i32:$src) - Complexity = 3
                // Dst: (VSETLNi16:v4i16 (IMPLICIT_DEF:v4i16), GPR:i32:$src, 0:i32)
              /*SwitchType*/ 28,  MVT::v2i32,// ->64030
/*64002*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2i32, 0/*#Ops*/,  // Results = #1 
/*64009*/       OPC_EmitInteger, MVT::i32, 0, 
/*64012*/       OPC_EmitInteger, MVT::i32, 14, 
/*64015*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64018*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSETLNi32), 0,
                    1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (scalar_to_vector:v2i32 GPR:i32:$src) - Complexity = 3
                // Dst: (VSETLNi32:v2i32 (IMPLICIT_DEF:v2i32), GPR:i32:$src, 0:i32)
              /*SwitchType*/ 48,  MVT::v16i8,// ->64080
/*64032*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v16i8, 0/*#Ops*/,  // Results = #1 
/*64039*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v8i8, 0/*#Ops*/,  // Results = #2 
/*64046*/       OPC_EmitInteger, MVT::i32, 0, 
/*64049*/       OPC_EmitInteger, MVT::i32, 14, 
/*64052*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64055*/       OPC_EmitNode, TARGET_VAL(ARM::VSETLNi8), 0,
                    1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 3, 4, 5,  // Results = #6 
/*64067*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*64070*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 1, 6, 7, 
                // Src: (scalar_to_vector:v16i8 GPR:i32:$src) - Complexity = 3
                // Dst: (INSERT_SUBREG:v16i8 (IMPLICIT_DEF:v16i8), (VSETLNi8:f64 (IMPLICIT_DEF:v8i8), GPR:i32:$src, 0:i32), dsub_0:i32)
              /*SwitchType*/ 48,  MVT::v8i16,// ->64130
/*64082*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v8i16, 0/*#Ops*/,  // Results = #1 
/*64089*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v4i16, 0/*#Ops*/,  // Results = #2 
/*64096*/       OPC_EmitInteger, MVT::i32, 0, 
/*64099*/       OPC_EmitInteger, MVT::i32, 14, 
/*64102*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64105*/       OPC_EmitNode, TARGET_VAL(ARM::VSETLNi16), 0,
                    1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 3, 4, 5,  // Results = #6 
/*64117*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*64120*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 1, 6, 7, 
                // Src: (scalar_to_vector:v8i16 GPR:i32:$src) - Complexity = 3
                // Dst: (INSERT_SUBREG:v8i16 (IMPLICIT_DEF:v8i16), (VSETLNi16:f64 (IMPLICIT_DEF:v4i16), GPR:i32:$src, 0:i32), dsub_0:i32)
              /*SwitchType*/ 48,  MVT::v4i32,// ->64180
/*64132*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v4i32, 0/*#Ops*/,  // Results = #1 
/*64139*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2i32, 0/*#Ops*/,  // Results = #2 
/*64146*/       OPC_EmitInteger, MVT::i32, 0, 
/*64149*/       OPC_EmitInteger, MVT::i32, 14, 
/*64152*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64155*/       OPC_EmitNode, TARGET_VAL(ARM::VSETLNi32), 0,
                    1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 3, 4, 5,  // Results = #6 
/*64167*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*64170*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 1, 6, 7, 
                // Src: (scalar_to_vector:v4i32 GPR:i32:$src) - Complexity = 3
                // Dst: (INSERT_SUBREG:v4i32 (IMPLICIT_DEF:v4i32), (VSETLNi32:f64 (IMPLICIT_DEF:v2i32), GPR:i32:$src, 0:i32), dsub_0:i32)
              0, // EndSwitchType
/*64181*/   /*Scope*/ 48, /*->64230*/
/*64182*/     OPC_CheckChild0Type, MVT::f32,
/*64184*/     OPC_SwitchType /*2 cases */, 20,  MVT::v2f32,// ->64207
/*64187*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #1 
/*64194*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*64197*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 1, 0, 2, 
                // Src: (scalar_to_vector:v2f32 SPR:f32:$src) - Complexity = 3
                // Dst: (INSERT_SUBREG:v2f32 (IMPLICIT_DEF:v2f32), SPR:f32:$src, ssub_0:i32)
              /*SwitchType*/ 20,  MVT::v4f32,// ->64229
/*64209*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v4f32, 0/*#Ops*/,  // Results = #1 
/*64216*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*64219*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 1, 0, 2, 
                // Src: (scalar_to_vector:v4f32 SPR:f32:$src) - Complexity = 3
                // Dst: (INSERT_SUBREG:v4f32 (IMPLICIT_DEF:v4f32), SPR:f32:$src, ssub_0:i32)
              0, // EndSwitchType
/*64230*/   /*Scope*/ 24, /*->64255*/
/*64231*/     OPC_CheckChild0Type, MVT::f64,
/*64233*/     OPC_CheckType, MVT::v2f64,
/*64235*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                  1/*#VTs*/, MVT::v2f64, 0/*#Ops*/,  // Results = #1 
/*64242*/     OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*64245*/     OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                  1/*#VTs*/, MVT::v2f64, 3/*#Ops*/, 1, 0, 2, 
              // Src: (scalar_to_vector:v2f64 DPR:f64:$src) - Complexity = 3
              // Dst: (INSERT_SUBREG:v2f64 (IMPLICIT_DEF:v2f64), DPR:f64:$src, dsub_0:i32)
/*64255*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 47,  TARGET_VAL(ISD::SINT_TO_FP),// ->64306
/*64259*/   OPC_RecordChild0, // #0 = $Vm
/*64260*/   OPC_SwitchType /*2 cases */, 20,  MVT::v2f32,// ->64283
/*64263*/     OPC_CheckChild0Type, MVT::v2i32,
/*64265*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*64267*/     OPC_EmitInteger, MVT::i32, 14, 
/*64270*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64273*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTs2fd), 0,
                  1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (sint_to_fp:v2f32 DPR:v2i32:$Vm) - Complexity = 3
              // Dst: (VCVTs2fd:v2f32 DPR:v2i32:$Vm)
            /*SwitchType*/ 20,  MVT::v4f32,// ->64305
/*64285*/     OPC_CheckChild0Type, MVT::v4i32,
/*64287*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*64289*/     OPC_EmitInteger, MVT::i32, 14, 
/*64292*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64295*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTs2fq), 0,
                  1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (sint_to_fp:v4f32 QPR:v4i32:$Vm) - Complexity = 3
              // Dst: (VCVTs2fq:v4f32 QPR:v4i32:$Vm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 47,  TARGET_VAL(ISD::UINT_TO_FP),// ->64356
/*64309*/   OPC_RecordChild0, // #0 = $Vm
/*64310*/   OPC_SwitchType /*2 cases */, 20,  MVT::v2f32,// ->64333
/*64313*/     OPC_CheckChild0Type, MVT::v2i32,
/*64315*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*64317*/     OPC_EmitInteger, MVT::i32, 14, 
/*64320*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64323*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTu2fd), 0,
                  1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (uint_to_fp:v2f32 DPR:v2i32:$Vm) - Complexity = 3
              // Dst: (VCVTu2fd:v2f32 DPR:v2i32:$Vm)
            /*SwitchType*/ 20,  MVT::v4f32,// ->64355
/*64335*/     OPC_CheckChild0Type, MVT::v4i32,
/*64337*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*64339*/     OPC_EmitInteger, MVT::i32, 14, 
/*64342*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64345*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTu2fq), 0,
                  1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (uint_to_fp:v4f32 QPR:v4i32:$Vm) - Complexity = 3
              // Dst: (VCVTu2fq:v4f32 QPR:v4i32:$Vm)
            0, // EndSwitchType
          0, // EndSwitchOpcode
    0
  }; // Total Array size is 64358 bytes

  // Opcode Histogram:
  // #OPC_Scope                          = 577
  // #OPC_RecordNode                     = 49
  // #OPC_RecordChild                    = 1847
  // #OPC_RecordMemRef                   = 20
  // #OPC_CaptureGlueInput               = 11
  // #OPC_MoveChild                      = 1161
  // #OPC_MoveParent                     = 1670
  // #OPC_CheckSame                      = 33
  // #OPC_CheckPatternPredicate          = 1753
  // #OPC_CheckPredicate                 = 533
  // #OPC_CheckOpcode                    = 849
  // #OPC_SwitchOpcode                   = 49
  // #OPC_CheckType                      = 870
  // #OPC_SwitchType                     = 197
  // #OPC_CheckChildType                 = 1141
  // #OPC_CheckInteger                   = 260
  // #OPC_CheckCondCode                  = 0
  // #OPC_CheckValueType                 = 41
  // #OPC_CheckComplexPat                = 311
  // #OPC_CheckAndImm                    = 61
  // #OPC_CheckOrImm                     = 1
  // #OPC_CheckFoldableChainNode         = 3
  // #OPC_EmitInteger                    = 1926
  // #OPC_EmitStringInteger              = 114
  // #OPC_EmitRegister                   = 2050
  // #OPC_EmitConvertToTarget            = 674
  // #OPC_EmitMergeInputChains           = 336
  // #OPC_EmitCopyToReg                  = 20
  // #OPC_EmitNode                       = 226
  // #OPC_EmitNodeXForm                  = 160
  // #OPC_MarkGlueResults                = 0
  // #OPC_CompleteMatch                  = 68
  // #OPC_MorphNodeTo                    = 1978

  #undef TARGET_VAL
  return SelectCodeCommon(N, MatcherTable,sizeof(MatcherTable));
}

bool CheckPatternPredicate(unsigned PredNo) const {
  switch (PredNo) {
  default: assert(0 && "Invalid predicate in table?");
  case 0: return (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps());
  case 1: return (!Subtarget->isThumb()) && (Subtarget->hasV6Ops());
  case 2: return (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2());
  case 3: return (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP());
  case 4: return (!Subtarget->isThumb());
  case 5: return (Subtarget->isThumb2());
  case 6: return (Subtarget->hasNEON());
  case 7: return (Subtarget->isThumb()) && (Subtarget->isThumb1Only());
  case 8: return (!Subtarget->isThumb()) && (!Subtarget->hasV6Ops());
  case 9: return (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops());
  case 10: return (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops());
  case 11: return (Subtarget->hasVFP2());
  case 12: return (!Subtarget->isThumb()) && (Subtarget->hasV7Ops());
  case 13: return (Subtarget->isThumb2()) && (Subtarget->hasV7Ops()) && (Subtarget->hasMPExtension());
  case 14: return (!Subtarget->isThumb()) && (Subtarget->hasV7Ops()) && (Subtarget->hasMPExtension());
  case 15: return (Subtarget->isThumb2()) && (Subtarget->hasV7Ops());
  case 16: return (!Subtarget->isThumb()) && (Subtarget->useMovt());
  case 17: return (Subtarget->isThumb2()) && (Subtarget->hasV6T2Ops());
  case 18: return (!Subtarget->isThumb()) && (Subtarget->hasV5TOps());
  case 19: return (Subtarget->isThumb());
  case 20: return (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP());
  case 21: return (Subtarget->hasNEON()) && (Subtarget->hasFP16());
  case 22: return (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx()) && (!Subtarget->hasVFP4());
  case 23: return (Subtarget->hasVFP4());
  case 24: return (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!Subtarget->hasVFP4());
  case 25: return (Subtarget->hasVFP4()) && (!Subtarget->useNEONForSinglePrecisionFP());
  case 26: return (Subtarget->hasNEON()) && (Subtarget->useFPVMLx());
  case 27: return (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!Subtarget->hasNEONVFP4());
  case 28: return (Subtarget->hasNEONVFP4()) && (Subtarget->useNEONForSinglePrecisionFP());
  case 29: return (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP());
  case 30: return (Subtarget->hasNEON()) && (Subtarget->useFPVMLx()) && (!Subtarget->hasNEONVFP4());
  case 31: return (Subtarget->hasNEONVFP4());
  case 32: return (Subtarget->isThumb2()) && (Subtarget->useMovt());
  case 33: return (!Subtarget->isThumb()) && (!Subtarget->useMovt());
  case 34: return (Subtarget->isThumb2()) && (!Subtarget->useMovt());
  case 35: return (Subtarget->isThumb()) && (Subtarget->hasV6T2Ops());
  case 36: return (Subtarget->hasDivide()) && (Subtarget->isThumb2());
  case 37: return (!Subtarget->isThumb()) && (Subtarget->hasVFP2());
  case 38: return (!Subtarget->isThumb()) && (!Subtarget->hasVFP2());
  case 39: return (Subtarget->isThumb2()) && (Subtarget->hasVFP2());
  case 40: return (Subtarget->isThumb2()) && (!Subtarget->hasVFP2());
  case 41: return (!TM.Options.HonorSignDependentRoundingFPMath());
  case 42: return (Subtarget->hasVFP3());
  case 43: return (!Subtarget->isThumb()) && (!Subtarget->isTargetIOS());
  case 44: return (!Subtarget->isThumb()) && (Subtarget->isTargetIOS());
  case 45: return (Subtarget->isThumb()) && (Subtarget->hasV5TOps()) && (!Subtarget->isTargetIOS());
  case 46: return (Subtarget->isThumb()) && (Subtarget->hasV5TOps()) && (Subtarget->isTargetIOS());
  case 47: return (!Subtarget->isThumb()) && (Subtarget->hasV5TOps()) && (!Subtarget->isTargetIOS());
  case 48: return (!Subtarget->isThumb()) && (Subtarget->hasV5TOps()) && (Subtarget->isTargetIOS());
  case 49: return (!Subtarget->isThumb()) && (Subtarget->hasDataBarrier());
  case 50: return (Subtarget->isThumb()) && (Subtarget->hasDataBarrier());
  case 51: return (Subtarget->isTargetIOS());
  case 52: return (!Subtarget->isTargetIOS());
  case 53: return (Subtarget->isThumb()) && (!Subtarget->isTargetIOS());
  case 54: return (Subtarget->isThumb()) && (Subtarget->isTargetIOS());
  case 55: return (!Subtarget->isThumb()) && (Subtarget->hasV4TOps());
  case 56: return (!Subtarget->isThumb()) && (!Subtarget->hasV4TOps());
  case 57: return (!Subtarget->isThumb()) && (Subtarget->hasV4TOps()) && (!Subtarget->isTargetIOS());
  case 58: return (!Subtarget->isThumb()) && (!Subtarget->hasV4TOps()) && (!Subtarget->isTargetIOS());
  case 59: return (!Subtarget->isThumb()) && (Subtarget->hasV4TOps()) && (Subtarget->isTargetIOS());
  case 60: return (!Subtarget->isThumb()) && (!Subtarget->hasV4TOps()) && (Subtarget->isTargetIOS());
  case 61: return (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (!Subtarget->isTargetIOS());
  case 62: return (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->isTargetIOS());
  }
}

bool CheckNodePredicate(SDNode *Node, unsigned PredNo) const {
  switch (PredNo) {
  default: assert(0 && "Invalid predicate in table?");
  case 0: { // Predicate_rot_imm
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

    int32_t v = N->getZExtValue();
    return v == 8 || v == 16 || v == 24; 
  }
  case 1: { // Predicate_sext_16_node
    SDNode *N = Node;

  return CurDAG->ComputeNumSignBits(SDValue(N,0)) >= 17;

  }
  case 2: { // Predicate_imm0_255_neg
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return (uint32_t)(-N->getZExtValue()) < 255;

  }
  case 3: { // Predicate_so_imm
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

    return ARM_AM::getSOImmVal(Imm) != -1;
  
  }
  case 4: { // Predicate_so_imm_neg
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

    return ARM_AM::getSOImmVal(-(uint32_t)N->getZExtValue()) != -1;
  
  }
  case 5: { // Predicate_imm0_7
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return Imm >= 0 && Imm < 8;

  }
  case 6: { // Predicate_imm8_255
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return Imm >= 8 && Imm < 256;

  }
  case 7: { // Predicate_imm0_7_neg
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return (uint32_t)-N->getZExtValue() < 8;

  }
  case 8: { // Predicate_imm8_255_neg
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  unsigned Val = -N->getZExtValue();
  return Val >= 8 && Val < 256;

  }
  case 9: { // Predicate_t2_so_imm
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

    return ARM_AM::getT2SOImmVal(Imm) != -1;
  
  }
  case 10: { // Predicate_imm0_4095
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return Imm >= 0 && Imm < 4096;

  }
  case 11: { // Predicate_t2_so_imm_neg
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return ARM_AM::getT2SOImmVal(-((uint32_t)N->getZExtValue())) != -1;

  }
  case 12: { // Predicate_imm0_4095_neg
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

 return (uint32_t)(-N->getZExtValue()) < 4096;

  }
  case 13: { // Predicate_pkh_lsl_amt
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm >= 0 && Imm < 32; 
  }
  case 14: { // Predicate_pkh_asr_amt
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm > 0 && Imm <= 32; 
  }
  case 15: { // Predicate_imm1_15
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm > 0 && Imm < 16; 
  }
  case 16: { // Predicate_imm16_31
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return (int32_t)Imm >= 16 && (int32_t)Imm < 32;

  }
  case 17: { // Predicate_lo16AllZero
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  // Returns true if all low 16-bits are 0.
  return (((uint32_t)N->getZExtValue()) & 0xFFFFUL) == 0;

  }
  case 18: { // Predicate_NEONimmAllOnesV
    SDNode *N = Node;

  ConstantSDNode *ConstVal = cast<ConstantSDNode>(N->getOperand(0));
  unsigned EltBits = 0;
  uint64_t EltVal = ARM_AM::decodeNEONModImm(ConstVal->getZExtValue(), EltBits);
  return (EltBits == 8 && EltVal == 0xff);

  }
  case 19: { // Predicate_t2_so_imm_not
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return ARM_AM::getT2SOImmVal(~((uint32_t)N->getZExtValue())) != -1;

  }
  case 20: { // Predicate_bf_inv_mask_imm
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return ARM::isBitFieldInvertedMask(N->getZExtValue());

  }
  case 21: { // Predicate_so_imm_not
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

    return ARM_AM::getSOImmVal(~(uint32_t)N->getZExtValue()) != -1;
  
  }
  case 22: { // Predicate_imm_sr
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  uint64_t Imm = N->getZExtValue();
  return Imm > 0 && Imm <= 32;

  }
  case 23: { // Predicate_unindexedload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAddressingMode() == ISD::UNINDEXED;

  }
  case 24: { // Predicate_load
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getExtensionType() == ISD::NON_EXTLOAD;

  }
  case 25: { // Predicate_itruncstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->isTruncatingStore();

  }
  case 26: { // Predicate_post_truncst
    SDNode *N = Node;

  ISD::MemIndexedMode AM = cast<StoreSDNode>(N)->getAddressingMode();
  return AM == ISD::POST_INC || AM == ISD::POST_DEC;

  }
  case 27: { // Predicate_post_truncsti8
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 28: { // Predicate_post_truncsti16
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 29: { // Predicate_istore
    SDNode *N = Node;

  return !cast<StoreSDNode>(N)->isTruncatingStore();

  }
  case 30: { // Predicate_post_store
    SDNode *N = Node;

  ISD::MemIndexedMode AM = cast<StoreSDNode>(N)->getAddressingMode();
  return AM == ISD::POST_INC || AM == ISD::POST_DEC;

  }
  case 31: { // Predicate_unindexedstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAddressingMode() == ISD::UNINDEXED;

  }
  case 32: { // Predicate_store
    SDNode *N = Node;

  return !cast<StoreSDNode>(N)->isTruncatingStore();

  }
  case 33: { // Predicate_truncstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->isTruncatingStore();

  }
  case 34: { // Predicate_truncstorei16
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 35: { // Predicate_truncstorei8
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 36: { // Predicate_pre_store
    SDNode *N = Node;

  ISD::MemIndexedMode AM = cast<StoreSDNode>(N)->getAddressingMode();
  return AM == ISD::PRE_INC || AM == ISD::PRE_DEC;

  }
  case 37: { // Predicate_pre_truncst
    SDNode *N = Node;

  ISD::MemIndexedMode AM = cast<StoreSDNode>(N)->getAddressingMode();
  return AM == ISD::PRE_INC || AM == ISD::PRE_DEC;

  }
  case 38: { // Predicate_pre_truncsti8
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 39: { // Predicate_pre_truncsti16
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 40: { // Predicate_and_su
    SDNode *N = Node;

  return N->hasOneUse();

  }
  case 41: { // Predicate_xor_su
    SDNode *N = Node;

  return N->hasOneUse();

  }
  case 42: { // Predicate_imm0_255
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm >= 0 && Imm < 256; 
  }
  case 43: { // Predicate_zextload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getExtensionType() == ISD::ZEXTLOAD;

  }
  case 44: { // Predicate_zextloadi16
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 45: { // Predicate_zextloadi8
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 46: { // Predicate_sextload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getExtensionType() == ISD::SEXTLOAD;

  }
  case 47: { // Predicate_sextloadi16
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 48: { // Predicate_sextloadi8
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 49: { // Predicate_zextloadi1
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i1;

  }
  case 50: { // Predicate_extload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getExtensionType() == ISD::EXTLOAD;

  }
  case 51: { // Predicate_extloadi1
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i1;

  }
  case 52: { // Predicate_extloadi8
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 53: { // Predicate_extloadi16
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 54: { // Predicate_lo5AllOne
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  // Returns true if all low 5-bits are 1.
  return (((uint32_t)N->getZExtValue()) & 0x1FUL) == 0x1FUL;

  }
  case 55: { // Predicate_imm0_31
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return Imm >= 0 && Imm < 32;

  }
  case 56: { // Predicate_atomic_load_8
    SDNode *N = Node;

  return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 57: { // Predicate_atomic_load_16
    SDNode *N = Node;

  return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 58: { // Predicate_atomic_load_32
    SDNode *N = Node;

  return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;

  }
  case 59: { // Predicate_atomic_store_8
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;
  
  }
  case 60: { // Predicate_atomic_store_16
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;
  
  }
  case 61: { // Predicate_atomic_store_32
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;
  
  }
  case 62: { // Predicate_NEONimmAllZerosV
    SDNode *N = Node;

  ConstantSDNode *ConstVal = cast<ConstantSDNode>(N->getOperand(0));
  unsigned EltBits = 0;
  uint64_t EltVal = ARM_AM::decodeNEONModImm(ConstVal->getZExtValue(), EltBits);
  return (EltBits == 32 && EltVal == 0);

  }
  case 63: { // Predicate_imm0_255_not
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return (uint32_t)(~N->getZExtValue()) < 255;

  }
  case 64: { // Predicate_fmul_su
    SDNode *N = Node;

  return N->hasOneUse();

  }
  case 65: { // Predicate_fadd_mlx
    SDNode *N = Node;

  return hasNoVMLxHazardUse(N);

  }
  case 66: { // Predicate_fsub_mlx
    SDNode *N = Node;

  return hasNoVMLxHazardUse(N);

  }
  case 67: { // Predicate_imm0_65535
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return Imm >= 0 && Imm < 65536;

  }
  case 68: { // Predicate_arm_i32imm
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  if (Subtarget->hasV6T2Ops())
    return true;
  return ARM_AM::isSOImmTwoPartVal((unsigned)N->getZExtValue());

  }
  case 69: { // Predicate_thumb_immshifted
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return ARM_AM::isThumbImmShiftedVal((unsigned)N->getZExtValue());

  }
  case 70: { // Predicate_imm0_255_comp
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return ~((uint32_t)N->getZExtValue()) < 256;

  }
  case 71: { // Predicate_atomic_load_add_8
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;
  
  }
  case 72: { // Predicate_atomic_load_add_16
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;
  
  }
  case 73: { // Predicate_atomic_load_add_32
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;
  
  }
  case 74: { // Predicate_atomic_load_sub_8
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;
  
  }
  case 75: { // Predicate_atomic_load_sub_16
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;
  
  }
  case 76: { // Predicate_atomic_load_sub_32
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;
  
  }
  case 77: { // Predicate_atomic_load_and_8
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;
  
  }
  case 78: { // Predicate_atomic_load_and_16
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;
  
  }
  case 79: { // Predicate_atomic_load_and_32
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;
  
  }
  case 80: { // Predicate_atomic_load_or_8
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;
  
  }
  case 81: { // Predicate_atomic_load_or_16
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;
  
  }
  case 82: { // Predicate_atomic_load_or_32
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;
  
  }
  case 83: { // Predicate_atomic_load_xor_8
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;
  
  }
  case 84: { // Predicate_atomic_load_xor_16
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;
  
  }
  case 85: { // Predicate_atomic_load_xor_32
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;
  
  }
  case 86: { // Predicate_atomic_load_nand_8
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;
  
  }
  case 87: { // Predicate_atomic_load_nand_16
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;
  
  }
  case 88: { // Predicate_atomic_load_nand_32
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;
  
  }
  case 89: { // Predicate_atomic_load_min_8
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;
  
  }
  case 90: { // Predicate_atomic_load_min_16
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;
  
  }
  case 91: { // Predicate_atomic_load_min_32
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;
  
  }
  case 92: { // Predicate_atomic_load_max_8
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;
  
  }
  case 93: { // Predicate_atomic_load_max_16
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;
  
  }
  case 94: { // Predicate_atomic_load_max_32
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;
  
  }
  case 95: { // Predicate_atomic_load_umin_8
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;
  
  }
  case 96: { // Predicate_atomic_load_umin_16
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;
  
  }
  case 97: { // Predicate_atomic_load_umin_32
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;
  
  }
  case 98: { // Predicate_atomic_load_umax_8
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;
  
  }
  case 99: { // Predicate_atomic_load_umax_16
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;
  
  }
  case 100: { // Predicate_atomic_load_umax_32
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;
  
  }
  case 101: { // Predicate_atomic_swap_8
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;
  
  }
  case 102: { // Predicate_atomic_swap_16
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;
  
  }
  case 103: { // Predicate_atomic_swap_32
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;
  
  }
  case 104: { // Predicate_atomic_cmp_swap_8
    SDNode *N = Node;

  return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 105: { // Predicate_atomic_cmp_swap_16
    SDNode *N = Node;

  return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 106: { // Predicate_atomic_cmp_swap_32
    SDNode *N = Node;

  return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;

  }
  case 107: { // Predicate_vfp_f64imm
    ConstantFPSDNode*N = cast<ConstantFPSDNode>(Node);

      return ARM_AM::getFP64Imm(N->getValueAPF()) != -1;
    
  }
  case 108: { // Predicate_vfp_f32imm
    ConstantFPSDNode*N = cast<ConstantFPSDNode>(Node);

      return ARM_AM::getFP32Imm(N->getValueAPF()) != -1;
    
  }
  case 109: { // Predicate_VectorIndex32
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return ((uint64_t)Imm) < 2;

  }
  }
}

bool CheckComplexPattern(SDNode *Root, SDNode *Parent, SDValue N,
                         unsigned PatternNo,
         SmallVectorImpl<std::pair<SDValue, SDNode*> > &Result) {
  unsigned NextRes = Result.size();
  switch (PatternNo) {
  default: assert(0 && "Invalid pattern # in table?");
  case 0:
    Result.resize(NextRes+3);
    return SelectRegShifterOperand(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 1:
    Result.resize(NextRes+2);
    return SelectImmShifterOperand(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 2:
    Result.resize(NextRes+2);
    return SelectT2ShifterOperandReg(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 3:
    Result.resize(NextRes+3);
    return SelectShiftRegShifterOperand(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 4:
    Result.resize(NextRes+2);
    return SelectShiftImmShifterOperand(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 5:
    Result.resize(NextRes+3);
    return SelectLdStSOReg(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 6:
    Result.resize(NextRes+2);
    return SelectAddrModeImm12(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 7:
    Result.resize(NextRes+3);
    return SelectT2AddrModeSoReg(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 8:
    Result.resize(NextRes+2);
    return SelectT2AddrModeImm12(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 9:
    Result.resize(NextRes+2);
    return SelectT2AddrModeImm8(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 10:
    Result.resize(NextRes+3);
    return SelectAddrMode2(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 11:
    Result.resize(NextRes+2);
    return SelectAddrMode6(Parent, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 12:
    Result.resize(NextRes+1);
    return SelectAddrMode6Offset(Root, N, Result[NextRes+0].first);
  case 13:
    Result.resize(NextRes+2);
    return SelectAddrModePC(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 14:
    Result.resize(NextRes+1);
    return SelectAddrOffsetNone(N, Result[NextRes+0].first);
  case 15:
    Result.resize(NextRes+2);
    return SelectAddrMode2OffsetReg(Root, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 16:
    Result.resize(NextRes+2);
    return SelectAddrMode2OffsetImm(Root, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 17:
    Result.resize(NextRes+2);
    return SelectAddrMode3Offset(Root, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 18:
    Result.resize(NextRes+2);
    return SelectAddrMode6(Parent, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 19:
    Result.resize(NextRes+3);
    return SelectAddrMode3(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 20:
    Result.resize(NextRes+1);
    return SelectT2AddrModeImm8Offset(Root, N, Result[NextRes+0].first);
  case 21:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeRI5S4(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 22:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeImm5S4(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 23:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeRI5S1(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 24:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeImm5S1(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 25:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeRI5S2(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 26:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeImm5S2(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 27:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeSP(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 28:
    Result.resize(NextRes+2);
    return SelectAddrMode5(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 29:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeRR(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 30:
    Result.resize(NextRes+2);
    return SelectAddrMode6(Parent, N, Result[NextRes+0].first, Result[NextRes+1].first);
  }
}

SDValue RunSDNodeXForm(SDValue V, unsigned XFormNo) {
  switch (XFormNo) {
  default: assert(0 && "Invalid xform # in table?");
  case 0: {  // rot_imm_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  switch (N->getZExtValue()){
  default: assert(0);
  case 0:  return CurDAG->getTargetConstant(0, MVT::i32);
  case 8:  return CurDAG->getTargetConstant(1, MVT::i32);
  case 16: return CurDAG->getTargetConstant(2, MVT::i32);
  case 24: return CurDAG->getTargetConstant(3, MVT::i32);
  }

  }
  case 1: {  // DSubReg_i16_reg
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  assert(ARM::dsub_7 == ARM::dsub_0+7 && "Unexpected subreg numbering");
  return CurDAG->getTargetConstant(ARM::dsub_0 + N->getZExtValue()/4, MVT::i32);

  }
  case 2: {  // SubReg_i16_lane
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getZExtValue() & 3, MVT::i32);

  }
  case 3: {  // DSubReg_i32_reg
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  assert(ARM::dsub_7 == ARM::dsub_0+7 && "Unexpected subreg numbering");
  return CurDAG->getTargetConstant(ARM::dsub_0 + N->getZExtValue()/2, MVT::i32);

  }
  case 4: {  // SubReg_i32_lane
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getZExtValue() & 1, MVT::i32);

  }
  case 5: {  // imm_neg_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(-(int)N->getZExtValue(), MVT::i32);

  }
  case 6: {  // so_imm_neg_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(-(int)N->getZExtValue(), MVT::i32);

  }
  case 7: {  // t2_so_imm_neg_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(-((int)N->getZExtValue()), MVT::i32);

  }
  case 8: {  // hi16
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant((uint32_t)N->getZExtValue() >> 16, MVT::i32);

  }
  case 9: {  // t2_so_imm_not_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(~((uint32_t)N->getZExtValue()), MVT::i32);

  }
  case 10: {  // so_imm_not_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(~(int)N->getZExtValue(), MVT::i32);

  }
  case 11: {  // imm_sr_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  unsigned Imm = N->getZExtValue();
  return CurDAG->getTargetConstant((Imm == 32 ? 0 : Imm), MVT::i32);

  }
  case 12: {  // imm_comp_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(~((uint32_t)N->getZExtValue()), MVT::i32);

  }
  case 13: {  // DSubReg_i8_reg
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  assert(ARM::dsub_7 == ARM::dsub_0+7 && "Unexpected subreg numbering");
  return CurDAG->getTargetConstant(ARM::dsub_0 + N->getZExtValue()/8, MVT::i32);

  }
  case 14: {  // SubReg_i8_lane
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getZExtValue() & 7, MVT::i32);

  }
  case 15: {  // DSubReg_f64_reg
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  assert(ARM::dsub_7 == ARM::dsub_0+7 && "Unexpected subreg numbering");
  return CurDAG->getTargetConstant(ARM::dsub_0 + N->getZExtValue(), MVT::i32);

  }
  case 16: {  // SSubReg_f32_reg
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  assert(ARM::ssub_3 == ARM::ssub_0+3 && "Unexpected subreg numbering");
  return CurDAG->getTargetConstant(ARM::ssub_0 + N->getZExtValue(), MVT::i32);

  }
  case 17: {  // thumb_immshifted_val
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  unsigned V = ARM_AM::getThumbImmNonShiftedVal((unsigned)N->getZExtValue());
  return CurDAG->getTargetConstant(V, MVT::i32);

  }
  case 18: {  // thumb_immshifted_shamt
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  unsigned V = ARM_AM::getThumbImmValShift((unsigned)N->getZExtValue());
  return CurDAG->getTargetConstant(V, MVT::i32);

  }
  case 19: {  // anonymous.val.2865
    ConstantFPSDNode *N = cast<ConstantFPSDNode>(V.getNode());

      APFloat InVal = N->getValueAPF();
      uint32_t enc = ARM_AM::getFP64Imm(InVal);
      return CurDAG->getTargetConstant(enc, MVT::i32);
    
  }
  case 20: {  // anonymous.val.2864
    ConstantFPSDNode *N = cast<ConstantFPSDNode>(V.getNode());

      APFloat InVal = N->getValueAPF();
      uint32_t enc = ARM_AM::getFP32Imm(InVal);
      return CurDAG->getTargetConstant(enc, MVT::i32);
    
  }
  }
}

