###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       792434   # Number of WRITE/WRITEP commands
num_reads_done                 =      1285468   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1017671   # Number of read row buffer hits
num_read_cmds                  =      1285462   # Number of READ/READP commands
num_writes_done                =       792465   # Number of read requests issued
num_write_row_hits             =       650867   # Number of write row buffer hits
num_act_cmds                   =       413281   # Number of ACT commands
num_pre_cmds                   =       413252   # Number of PRE commands
num_ondemand_pres              =       386088   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9645972   # Cyles of rank active rank.0
rank_active_cycles.1           =      9638922   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       354028   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       361078   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      2007857   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        32568   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         5413   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         3250   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2525   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1890   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1572   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1337   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1218   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1079   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        19311   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =          331   # Write cmd latency (cycles)
write_latency[20-39]           =         3686   # Write cmd latency (cycles)
write_latency[40-59]           =         4647   # Write cmd latency (cycles)
write_latency[60-79]           =         7592   # Write cmd latency (cycles)
write_latency[80-99]           =        10027   # Write cmd latency (cycles)
write_latency[100-119]         =        12847   # Write cmd latency (cycles)
write_latency[120-139]         =        15646   # Write cmd latency (cycles)
write_latency[140-159]         =        18528   # Write cmd latency (cycles)
write_latency[160-179]         =        21997   # Write cmd latency (cycles)
write_latency[180-199]         =        26096   # Write cmd latency (cycles)
write_latency[200-]            =       671037   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           12   # Read request latency (cycles)
read_latency[20-39]            =       209502   # Read request latency (cycles)
read_latency[40-59]            =       101603   # Read request latency (cycles)
read_latency[60-79]            =       110123   # Read request latency (cycles)
read_latency[80-99]            =        74928   # Read request latency (cycles)
read_latency[100-119]          =        62187   # Read request latency (cycles)
read_latency[120-139]          =        54773   # Read request latency (cycles)
read_latency[140-159]          =        46252   # Read request latency (cycles)
read_latency[160-179]          =        40489   # Read request latency (cycles)
read_latency[180-199]          =        35159   # Read request latency (cycles)
read_latency[200-]             =       550440   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  3.95583e+09   # Write energy
read_energy                    =  5.18298e+09   # Read energy
act_energy                     =  1.13074e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.69933e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.73317e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  6.01909e+09   # Active standby energy rank.0
act_stb_energy.1               =  6.01469e+09   # Active standby energy rank.1
average_read_latency           =       312.85   # Average read request latency (cycles)
average_interarrival           =      4.81227   # Average request interarrival latency (cycles)
total_energy                   =  2.33512e+10   # Total energy (pJ)
average_power                  =      2335.12   # Average power (mW)
average_bandwidth              =      17.7317   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       839548   # Number of WRITE/WRITEP commands
num_reads_done                 =      1337145   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1058914   # Number of read row buffer hits
num_read_cmds                  =      1337144   # Number of READ/READP commands
num_writes_done                =       839616   # Number of read requests issued
num_write_row_hits             =       693129   # Number of write row buffer hits
num_act_cmds                   =       429123   # Number of ACT commands
num_pre_cmds                   =       429096   # Number of PRE commands
num_ondemand_pres              =       401833   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9646865   # Cyles of rank active rank.0
rank_active_cycles.1           =      9643675   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       353135   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       356325   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      2111122   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        29600   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4611   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2998   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2445   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1868   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1547   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1322   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1167   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1024   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        19080   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =          252   # Write cmd latency (cycles)
write_latency[20-39]           =         3703   # Write cmd latency (cycles)
write_latency[40-59]           =         4923   # Write cmd latency (cycles)
write_latency[60-79]           =         7590   # Write cmd latency (cycles)
write_latency[80-99]           =        10351   # Write cmd latency (cycles)
write_latency[100-119]         =        12874   # Write cmd latency (cycles)
write_latency[120-139]         =        15517   # Write cmd latency (cycles)
write_latency[140-159]         =        18380   # Write cmd latency (cycles)
write_latency[160-179]         =        21777   # Write cmd latency (cycles)
write_latency[180-199]         =        25077   # Write cmd latency (cycles)
write_latency[200-]            =       719104   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            6   # Read request latency (cycles)
read_latency[20-39]            =       169520   # Read request latency (cycles)
read_latency[40-59]            =        85340   # Read request latency (cycles)
read_latency[60-79]            =        97684   # Read request latency (cycles)
read_latency[80-99]            =        70666   # Read request latency (cycles)
read_latency[100-119]          =        60907   # Read request latency (cycles)
read_latency[120-139]          =        54185   # Read request latency (cycles)
read_latency[140-159]          =        47902   # Read request latency (cycles)
read_latency[160-179]          =        42137   # Read request latency (cycles)
read_latency[180-199]          =        37694   # Read request latency (cycles)
read_latency[200-]             =       671104   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  4.19102e+09   # Write energy
read_energy                    =  5.39136e+09   # Read energy
act_energy                     =  1.17408e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.69505e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.71036e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  6.01964e+09   # Active standby energy rank.0
act_stb_energy.1               =  6.01765e+09   # Active standby energy rank.1
average_read_latency           =      377.056   # Average read request latency (cycles)
average_interarrival           =      4.59393   # Average request interarrival latency (cycles)
total_energy                   =   2.3839e+10   # Total energy (pJ)
average_power                  =       2383.9   # Average power (mW)
average_bandwidth              =       18.575   # Average bandwidth
