# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../I2S_Audio.ip_user_files/bd/ClockGeneration/ip/ClockGeneration_clk_wiz_0_0/ClockGeneration_clk_wiz_0_0_sim_netlist.vhdl" \
"../../../../I2S_Audio.ip_user_files/bd/ClockGeneration/sim/ClockGeneration.vhd" \
"../../../../I2S_Audio.ip_user_files/bd/DataROM/ipshared/4c93/src/AXI4S_ROM.vhd" \
"../../../../I2S_Audio.ip_user_files/bd/DataROM/ipshared/4c93/src/ROM.vhd" \
"../../../../I2S_Audio.ip_user_files/bd/DataROM/ip/DataROM_AXI4S_ROM_0_1/sim/DataROM_AXI4S_ROM_0_1.vhd" \
"../../../../I2S_Audio.ip_user_files/bd/DataROM/sim/DataROM.vhd" \
"../../../../I2S_Audio.srcs/sources_1/new/I2S.vhd" \
"../../../../I2S_Audio.srcs/sources_1/new/I2S_Transmitter.vhd" \
"../../../../I2S_Audio.srcs/sources_1/new/Top.vhd" \
"../../../../I2S_Audio.srcs/sim_2/new/Testbench.vhd" \

# Do not sort compile order
nosort
