/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.2
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu_trm.inc"

/* GLCD */
.set GLCD_MOSI__0__DM__MASK, 0x7000
.set GLCD_MOSI__0__DM__SHIFT, 12
.set GLCD_MOSI__0__DR, CYREG_PRT3_DR
.set GLCD_MOSI__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set GLCD_MOSI__0__HSIOM_MASK, 0x000F0000
.set GLCD_MOSI__0__HSIOM_SHIFT, 16
.set GLCD_MOSI__0__INTCFG, CYREG_PRT3_INTCFG
.set GLCD_MOSI__0__INTSTAT, CYREG_PRT3_INTSTAT
.set GLCD_MOSI__0__MASK, 0x10
.set GLCD_MOSI__0__OUT_SEL, CYREG_UDB_PA3_CFG10
.set GLCD_MOSI__0__OUT_SEL_SHIFT, 8
.set GLCD_MOSI__0__OUT_SEL_VAL, 0
.set GLCD_MOSI__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set GLCD_MOSI__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set GLCD_MOSI__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set GLCD_MOSI__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set GLCD_MOSI__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set GLCD_MOSI__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set GLCD_MOSI__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set GLCD_MOSI__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set GLCD_MOSI__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set GLCD_MOSI__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set GLCD_MOSI__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set GLCD_MOSI__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set GLCD_MOSI__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set GLCD_MOSI__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set GLCD_MOSI__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set GLCD_MOSI__0__PC, CYREG_PRT3_PC
.set GLCD_MOSI__0__PC2, CYREG_PRT3_PC2
.set GLCD_MOSI__0__PORT, 3
.set GLCD_MOSI__0__PS, CYREG_PRT3_PS
.set GLCD_MOSI__0__SHIFT, 4
.set GLCD_MOSI__DR, CYREG_PRT3_DR
.set GLCD_MOSI__INTCFG, CYREG_PRT3_INTCFG
.set GLCD_MOSI__INTSTAT, CYREG_PRT3_INTSTAT
.set GLCD_MOSI__MASK, 0x10
.set GLCD_MOSI__PA__CFG0, CYREG_UDB_PA3_CFG0
.set GLCD_MOSI__PA__CFG1, CYREG_UDB_PA3_CFG1
.set GLCD_MOSI__PA__CFG10, CYREG_UDB_PA3_CFG10
.set GLCD_MOSI__PA__CFG11, CYREG_UDB_PA3_CFG11
.set GLCD_MOSI__PA__CFG12, CYREG_UDB_PA3_CFG12
.set GLCD_MOSI__PA__CFG13, CYREG_UDB_PA3_CFG13
.set GLCD_MOSI__PA__CFG14, CYREG_UDB_PA3_CFG14
.set GLCD_MOSI__PA__CFG2, CYREG_UDB_PA3_CFG2
.set GLCD_MOSI__PA__CFG3, CYREG_UDB_PA3_CFG3
.set GLCD_MOSI__PA__CFG4, CYREG_UDB_PA3_CFG4
.set GLCD_MOSI__PA__CFG5, CYREG_UDB_PA3_CFG5
.set GLCD_MOSI__PA__CFG6, CYREG_UDB_PA3_CFG6
.set GLCD_MOSI__PA__CFG7, CYREG_UDB_PA3_CFG7
.set GLCD_MOSI__PA__CFG8, CYREG_UDB_PA3_CFG8
.set GLCD_MOSI__PA__CFG9, CYREG_UDB_PA3_CFG9
.set GLCD_MOSI__PC, CYREG_PRT3_PC
.set GLCD_MOSI__PC2, CYREG_PRT3_PC2
.set GLCD_MOSI__PORT, 3
.set GLCD_MOSI__PS, CYREG_PRT3_PS
.set GLCD_MOSI__SHIFT, 4
.set GLCD_Reset__0__DM__MASK, 0x38
.set GLCD_Reset__0__DM__SHIFT, 3
.set GLCD_Reset__0__DR, CYREG_PRT3_DR
.set GLCD_Reset__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set GLCD_Reset__0__HSIOM_MASK, 0x000000F0
.set GLCD_Reset__0__HSIOM_SHIFT, 4
.set GLCD_Reset__0__INTCFG, CYREG_PRT3_INTCFG
.set GLCD_Reset__0__INTSTAT, CYREG_PRT3_INTSTAT
.set GLCD_Reset__0__MASK, 0x02
.set GLCD_Reset__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set GLCD_Reset__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set GLCD_Reset__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set GLCD_Reset__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set GLCD_Reset__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set GLCD_Reset__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set GLCD_Reset__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set GLCD_Reset__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set GLCD_Reset__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set GLCD_Reset__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set GLCD_Reset__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set GLCD_Reset__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set GLCD_Reset__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set GLCD_Reset__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set GLCD_Reset__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set GLCD_Reset__0__PC, CYREG_PRT3_PC
.set GLCD_Reset__0__PC2, CYREG_PRT3_PC2
.set GLCD_Reset__0__PORT, 3
.set GLCD_Reset__0__PS, CYREG_PRT3_PS
.set GLCD_Reset__0__SHIFT, 1
.set GLCD_Reset__DR, CYREG_PRT3_DR
.set GLCD_Reset__INTCFG, CYREG_PRT3_INTCFG
.set GLCD_Reset__INTSTAT, CYREG_PRT3_INTSTAT
.set GLCD_Reset__MASK, 0x02
.set GLCD_Reset__PA__CFG0, CYREG_UDB_PA3_CFG0
.set GLCD_Reset__PA__CFG1, CYREG_UDB_PA3_CFG1
.set GLCD_Reset__PA__CFG10, CYREG_UDB_PA3_CFG10
.set GLCD_Reset__PA__CFG11, CYREG_UDB_PA3_CFG11
.set GLCD_Reset__PA__CFG12, CYREG_UDB_PA3_CFG12
.set GLCD_Reset__PA__CFG13, CYREG_UDB_PA3_CFG13
.set GLCD_Reset__PA__CFG14, CYREG_UDB_PA3_CFG14
.set GLCD_Reset__PA__CFG2, CYREG_UDB_PA3_CFG2
.set GLCD_Reset__PA__CFG3, CYREG_UDB_PA3_CFG3
.set GLCD_Reset__PA__CFG4, CYREG_UDB_PA3_CFG4
.set GLCD_Reset__PA__CFG5, CYREG_UDB_PA3_CFG5
.set GLCD_Reset__PA__CFG6, CYREG_UDB_PA3_CFG6
.set GLCD_Reset__PA__CFG7, CYREG_UDB_PA3_CFG7
.set GLCD_Reset__PA__CFG8, CYREG_UDB_PA3_CFG8
.set GLCD_Reset__PA__CFG9, CYREG_UDB_PA3_CFG9
.set GLCD_Reset__PC, CYREG_PRT3_PC
.set GLCD_Reset__PC2, CYREG_PRT3_PC2
.set GLCD_Reset__PORT, 3
.set GLCD_Reset__PS, CYREG_PRT3_PS
.set GLCD_Reset__SHIFT, 1
.set GLCD_SCLK__0__DM__MASK, 0x1C0000
.set GLCD_SCLK__0__DM__SHIFT, 18
.set GLCD_SCLK__0__DR, CYREG_PRT3_DR
.set GLCD_SCLK__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set GLCD_SCLK__0__HSIOM_MASK, 0x0F000000
.set GLCD_SCLK__0__HSIOM_SHIFT, 24
.set GLCD_SCLK__0__INTCFG, CYREG_PRT3_INTCFG
.set GLCD_SCLK__0__INTSTAT, CYREG_PRT3_INTSTAT
.set GLCD_SCLK__0__MASK, 0x40
.set GLCD_SCLK__0__OUT_SEL, CYREG_UDB_PA3_CFG10
.set GLCD_SCLK__0__OUT_SEL_SHIFT, 12
.set GLCD_SCLK__0__OUT_SEL_VAL, 1
.set GLCD_SCLK__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set GLCD_SCLK__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set GLCD_SCLK__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set GLCD_SCLK__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set GLCD_SCLK__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set GLCD_SCLK__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set GLCD_SCLK__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set GLCD_SCLK__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set GLCD_SCLK__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set GLCD_SCLK__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set GLCD_SCLK__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set GLCD_SCLK__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set GLCD_SCLK__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set GLCD_SCLK__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set GLCD_SCLK__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set GLCD_SCLK__0__PC, CYREG_PRT3_PC
.set GLCD_SCLK__0__PC2, CYREG_PRT3_PC2
.set GLCD_SCLK__0__PORT, 3
.set GLCD_SCLK__0__PS, CYREG_PRT3_PS
.set GLCD_SCLK__0__SHIFT, 6
.set GLCD_SCLK__DR, CYREG_PRT3_DR
.set GLCD_SCLK__INTCFG, CYREG_PRT3_INTCFG
.set GLCD_SCLK__INTSTAT, CYREG_PRT3_INTSTAT
.set GLCD_SCLK__MASK, 0x40
.set GLCD_SCLK__PA__CFG0, CYREG_UDB_PA3_CFG0
.set GLCD_SCLK__PA__CFG1, CYREG_UDB_PA3_CFG1
.set GLCD_SCLK__PA__CFG10, CYREG_UDB_PA3_CFG10
.set GLCD_SCLK__PA__CFG11, CYREG_UDB_PA3_CFG11
.set GLCD_SCLK__PA__CFG12, CYREG_UDB_PA3_CFG12
.set GLCD_SCLK__PA__CFG13, CYREG_UDB_PA3_CFG13
.set GLCD_SCLK__PA__CFG14, CYREG_UDB_PA3_CFG14
.set GLCD_SCLK__PA__CFG2, CYREG_UDB_PA3_CFG2
.set GLCD_SCLK__PA__CFG3, CYREG_UDB_PA3_CFG3
.set GLCD_SCLK__PA__CFG4, CYREG_UDB_PA3_CFG4
.set GLCD_SCLK__PA__CFG5, CYREG_UDB_PA3_CFG5
.set GLCD_SCLK__PA__CFG6, CYREG_UDB_PA3_CFG6
.set GLCD_SCLK__PA__CFG7, CYREG_UDB_PA3_CFG7
.set GLCD_SCLK__PA__CFG8, CYREG_UDB_PA3_CFG8
.set GLCD_SCLK__PA__CFG9, CYREG_UDB_PA3_CFG9
.set GLCD_SCLK__PC, CYREG_PRT3_PC
.set GLCD_SCLK__PC2, CYREG_PRT3_PC2
.set GLCD_SCLK__PORT, 3
.set GLCD_SCLK__PS, CYREG_PRT3_PS
.set GLCD_SCLK__SHIFT, 6
.set GLCD_SPIM_UDB_BSPIM_BitCounter__CONTROL_AUX_CTL_REG, CYREG_UDB_W8_ACTL_03
.set GLCD_SPIM_UDB_BSPIM_BitCounter__CONTROL_REG, CYREG_UDB_W8_CTL_03
.set GLCD_SPIM_UDB_BSPIM_BitCounter__CONTROL_ST_REG, CYREG_UDB_CAT16_CTL_ST_03
.set GLCD_SPIM_UDB_BSPIM_BitCounter__COUNT_REG, CYREG_UDB_W8_CTL_03
.set GLCD_SPIM_UDB_BSPIM_BitCounter__COUNT_ST_REG, CYREG_UDB_CAT16_CTL_ST_03
.set GLCD_SPIM_UDB_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_03
.set GLCD_SPIM_UDB_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_03
.set GLCD_SPIM_UDB_BSPIM_BitCounter__PERIOD_REG, CYREG_UDB_W8_MSK_03
.set GLCD_SPIM_UDB_BSPIM_BitCounter_ST__MASK_REG, CYREG_UDB_W8_MSK_03
.set GLCD_SPIM_UDB_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_03
.set GLCD_SPIM_UDB_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_03
.set GLCD_SPIM_UDB_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG, CYREG_UDB_W8_ACTL_03
.set GLCD_SPIM_UDB_BSPIM_BitCounter_ST__STATUS_CNT_REG, CYREG_UDB_CAT16_CTL_ST_03
.set GLCD_SPIM_UDB_BSPIM_BitCounter_ST__STATUS_CONTROL_REG, CYREG_UDB_CAT16_CTL_ST_03
.set GLCD_SPIM_UDB_BSPIM_BitCounter_ST__STATUS_REG, CYREG_UDB_W8_ST_03
.set GLCD_SPIM_UDB_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_UDB_W16_ACTL_01
.set GLCD_SPIM_UDB_BSPIM_RxStsReg__16BIT_STATUS_REG, CYREG_UDB_W16_ST_01
.set GLCD_SPIM_UDB_BSPIM_RxStsReg__4__MASK, 0x10
.set GLCD_SPIM_UDB_BSPIM_RxStsReg__4__POS, 4
.set GLCD_SPIM_UDB_BSPIM_RxStsReg__5__MASK, 0x20
.set GLCD_SPIM_UDB_BSPIM_RxStsReg__5__POS, 5
.set GLCD_SPIM_UDB_BSPIM_RxStsReg__6__MASK, 0x40
.set GLCD_SPIM_UDB_BSPIM_RxStsReg__6__POS, 6
.set GLCD_SPIM_UDB_BSPIM_RxStsReg__MASK, 0x70
.set GLCD_SPIM_UDB_BSPIM_RxStsReg__MASK_REG, CYREG_UDB_W8_MSK_01
.set GLCD_SPIM_UDB_BSPIM_RxStsReg__STATUS_AUX_CTL_REG, CYREG_UDB_W8_ACTL_01
.set GLCD_SPIM_UDB_BSPIM_RxStsReg__STATUS_REG, CYREG_UDB_W8_ST_01
.set GLCD_SPIM_UDB_BSPIM_sR16_Dp_u0__16BIT_A0_REG, CYREG_UDB_W16_A0_02
.set GLCD_SPIM_UDB_BSPIM_sR16_Dp_u0__16BIT_A1_REG, CYREG_UDB_W16_A1_02
.set GLCD_SPIM_UDB_BSPIM_sR16_Dp_u0__16BIT_D0_REG, CYREG_UDB_W16_D0_02
.set GLCD_SPIM_UDB_BSPIM_sR16_Dp_u0__16BIT_D1_REG, CYREG_UDB_W16_D1_02
.set GLCD_SPIM_UDB_BSPIM_sR16_Dp_u0__16BIT_DP_AUX_CTL_REG, CYREG_UDB_W16_ACTL_02
.set GLCD_SPIM_UDB_BSPIM_sR16_Dp_u0__16BIT_F0_REG, CYREG_UDB_W16_F0_02
.set GLCD_SPIM_UDB_BSPIM_sR16_Dp_u0__16BIT_F1_REG, CYREG_UDB_W16_F1_02
.set GLCD_SPIM_UDB_BSPIM_sR16_Dp_u0__A0_A1_REG, CYREG_UDB_CAT16_A_02
.set GLCD_SPIM_UDB_BSPIM_sR16_Dp_u0__A0_REG, CYREG_UDB_W8_A0_02
.set GLCD_SPIM_UDB_BSPIM_sR16_Dp_u0__A1_REG, CYREG_UDB_W8_A1_02
.set GLCD_SPIM_UDB_BSPIM_sR16_Dp_u0__D0_D1_REG, CYREG_UDB_CAT16_D_02
.set GLCD_SPIM_UDB_BSPIM_sR16_Dp_u0__D0_REG, CYREG_UDB_W8_D0_02
.set GLCD_SPIM_UDB_BSPIM_sR16_Dp_u0__D1_REG, CYREG_UDB_W8_D1_02
.set GLCD_SPIM_UDB_BSPIM_sR16_Dp_u0__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL_02
.set GLCD_SPIM_UDB_BSPIM_sR16_Dp_u0__F0_F1_REG, CYREG_UDB_CAT16_F_02
.set GLCD_SPIM_UDB_BSPIM_sR16_Dp_u0__F0_REG, CYREG_UDB_W8_F0_02
.set GLCD_SPIM_UDB_BSPIM_sR16_Dp_u0__F1_REG, CYREG_UDB_W8_F1_02
.set GLCD_SPIM_UDB_BSPIM_sR16_Dp_u1__A0_A1_REG, CYREG_UDB_CAT16_A_03
.set GLCD_SPIM_UDB_BSPIM_sR16_Dp_u1__A0_REG, CYREG_UDB_W8_A0_03
.set GLCD_SPIM_UDB_BSPIM_sR16_Dp_u1__A1_REG, CYREG_UDB_W8_A1_03
.set GLCD_SPIM_UDB_BSPIM_sR16_Dp_u1__D0_D1_REG, CYREG_UDB_CAT16_D_03
.set GLCD_SPIM_UDB_BSPIM_sR16_Dp_u1__D0_REG, CYREG_UDB_W8_D0_03
.set GLCD_SPIM_UDB_BSPIM_sR16_Dp_u1__D1_REG, CYREG_UDB_W8_D1_03
.set GLCD_SPIM_UDB_BSPIM_sR16_Dp_u1__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL_03
.set GLCD_SPIM_UDB_BSPIM_sR16_Dp_u1__F0_F1_REG, CYREG_UDB_CAT16_F_03
.set GLCD_SPIM_UDB_BSPIM_sR16_Dp_u1__F0_REG, CYREG_UDB_W8_F0_03
.set GLCD_SPIM_UDB_BSPIM_sR16_Dp_u1__F1_REG, CYREG_UDB_W8_F1_03
.set GLCD_SPIM_UDB_BSPIM_sR16_Dp_u1__MSK_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_03
.set GLCD_SPIM_UDB_BSPIM_sR16_Dp_u1__PER_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_03
.set GLCD_SPIM_UDB_BSPIM_TxStsReg__0__MASK, 0x01
.set GLCD_SPIM_UDB_BSPIM_TxStsReg__0__POS, 0
.set GLCD_SPIM_UDB_BSPIM_TxStsReg__1__MASK, 0x02
.set GLCD_SPIM_UDB_BSPIM_TxStsReg__1__POS, 1
.set GLCD_SPIM_UDB_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_UDB_W16_ACTL_00
.set GLCD_SPIM_UDB_BSPIM_TxStsReg__16BIT_STATUS_REG, CYREG_UDB_W16_ST_00
.set GLCD_SPIM_UDB_BSPIM_TxStsReg__2__MASK, 0x04
.set GLCD_SPIM_UDB_BSPIM_TxStsReg__2__POS, 2
.set GLCD_SPIM_UDB_BSPIM_TxStsReg__3__MASK, 0x08
.set GLCD_SPIM_UDB_BSPIM_TxStsReg__3__POS, 3
.set GLCD_SPIM_UDB_BSPIM_TxStsReg__32BIT_MASK_REG, CYREG_UDB_W32_MSK_00
.set GLCD_SPIM_UDB_BSPIM_TxStsReg__32BIT_STATUS_AUX_CTL_REG, CYREG_UDB_W32_ACTL_00
.set GLCD_SPIM_UDB_BSPIM_TxStsReg__32BIT_STATUS_REG, CYREG_UDB_W32_ST_00
.set GLCD_SPIM_UDB_BSPIM_TxStsReg__4__MASK, 0x10
.set GLCD_SPIM_UDB_BSPIM_TxStsReg__4__POS, 4
.set GLCD_SPIM_UDB_BSPIM_TxStsReg__MASK, 0x1F
.set GLCD_SPIM_UDB_BSPIM_TxStsReg__MASK_REG, CYREG_UDB_W8_MSK_00
.set GLCD_SPIM_UDB_BSPIM_TxStsReg__STATUS_AUX_CTL_REG, CYREG_UDB_W8_ACTL_00
.set GLCD_SPIM_UDB_BSPIM_TxStsReg__STATUS_REG, CYREG_UDB_W8_ST_00
.set GLCD_SPIM_UDB_IntClock__DIVIDER_MASK, 0x0000FFFF
.set GLCD_SPIM_UDB_IntClock__ENABLE, CYREG_CLK_DIVIDER_A00
.set GLCD_SPIM_UDB_IntClock__ENABLE_MASK, 0x80000000
.set GLCD_SPIM_UDB_IntClock__MASK, 0x80000000
.set GLCD_SPIM_UDB_IntClock__REGISTER, CYREG_CLK_DIVIDER_A00
.set GLCD_SS__0__DM__MASK, 0x1C0000
.set GLCD_SS__0__DM__SHIFT, 18
.set GLCD_SS__0__DR, CYREG_PRT0_DR
.set GLCD_SS__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set GLCD_SS__0__HSIOM_MASK, 0x0F000000
.set GLCD_SS__0__HSIOM_SHIFT, 24
.set GLCD_SS__0__INTCFG, CYREG_PRT0_INTCFG
.set GLCD_SS__0__INTSTAT, CYREG_PRT0_INTSTAT
.set GLCD_SS__0__MASK, 0x40
.set GLCD_SS__0__OUT_SEL, CYREG_UDB_PA0_CFG10
.set GLCD_SS__0__OUT_SEL_SHIFT, 12
.set GLCD_SS__0__OUT_SEL_VAL, 3
.set GLCD_SS__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set GLCD_SS__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set GLCD_SS__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set GLCD_SS__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set GLCD_SS__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set GLCD_SS__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set GLCD_SS__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set GLCD_SS__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set GLCD_SS__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set GLCD_SS__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set GLCD_SS__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set GLCD_SS__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set GLCD_SS__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set GLCD_SS__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set GLCD_SS__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set GLCD_SS__0__PC, CYREG_PRT0_PC
.set GLCD_SS__0__PC2, CYREG_PRT0_PC2
.set GLCD_SS__0__PORT, 0
.set GLCD_SS__0__PS, CYREG_PRT0_PS
.set GLCD_SS__0__SHIFT, 6
.set GLCD_SS__DR, CYREG_PRT0_DR
.set GLCD_SS__INTCFG, CYREG_PRT0_INTCFG
.set GLCD_SS__INTSTAT, CYREG_PRT0_INTSTAT
.set GLCD_SS__MASK, 0x40
.set GLCD_SS__PA__CFG0, CYREG_UDB_PA0_CFG0
.set GLCD_SS__PA__CFG1, CYREG_UDB_PA0_CFG1
.set GLCD_SS__PA__CFG10, CYREG_UDB_PA0_CFG10
.set GLCD_SS__PA__CFG11, CYREG_UDB_PA0_CFG11
.set GLCD_SS__PA__CFG12, CYREG_UDB_PA0_CFG12
.set GLCD_SS__PA__CFG13, CYREG_UDB_PA0_CFG13
.set GLCD_SS__PA__CFG14, CYREG_UDB_PA0_CFG14
.set GLCD_SS__PA__CFG2, CYREG_UDB_PA0_CFG2
.set GLCD_SS__PA__CFG3, CYREG_UDB_PA0_CFG3
.set GLCD_SS__PA__CFG4, CYREG_UDB_PA0_CFG4
.set GLCD_SS__PA__CFG5, CYREG_UDB_PA0_CFG5
.set GLCD_SS__PA__CFG6, CYREG_UDB_PA0_CFG6
.set GLCD_SS__PA__CFG7, CYREG_UDB_PA0_CFG7
.set GLCD_SS__PA__CFG8, CYREG_UDB_PA0_CFG8
.set GLCD_SS__PA__CFG9, CYREG_UDB_PA0_CFG9
.set GLCD_SS__PC, CYREG_PRT0_PC
.set GLCD_SS__PC2, CYREG_PRT0_PC2
.set GLCD_SS__PORT, 0
.set GLCD_SS__PS, CYREG_PRT0_PS
.set GLCD_SS__SHIFT, 6

/* B_LED */
.set B_LED__0__DM__MASK, 0xE00
.set B_LED__0__DM__SHIFT, 9
.set B_LED__0__DR, CYREG_PRT0_DR
.set B_LED__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set B_LED__0__HSIOM_MASK, 0x0000F000
.set B_LED__0__HSIOM_SHIFT, 12
.set B_LED__0__INTCFG, CYREG_PRT0_INTCFG
.set B_LED__0__INTSTAT, CYREG_PRT0_INTSTAT
.set B_LED__0__MASK, 0x08
.set B_LED__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set B_LED__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set B_LED__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set B_LED__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set B_LED__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set B_LED__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set B_LED__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set B_LED__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set B_LED__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set B_LED__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set B_LED__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set B_LED__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set B_LED__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set B_LED__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set B_LED__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set B_LED__0__PC, CYREG_PRT0_PC
.set B_LED__0__PC2, CYREG_PRT0_PC2
.set B_LED__0__PORT, 0
.set B_LED__0__PS, CYREG_PRT0_PS
.set B_LED__0__SHIFT, 3
.set B_LED__DR, CYREG_PRT0_DR
.set B_LED__INTCFG, CYREG_PRT0_INTCFG
.set B_LED__INTSTAT, CYREG_PRT0_INTSTAT
.set B_LED__MASK, 0x08
.set B_LED__PA__CFG0, CYREG_UDB_PA0_CFG0
.set B_LED__PA__CFG1, CYREG_UDB_PA0_CFG1
.set B_LED__PA__CFG10, CYREG_UDB_PA0_CFG10
.set B_LED__PA__CFG11, CYREG_UDB_PA0_CFG11
.set B_LED__PA__CFG12, CYREG_UDB_PA0_CFG12
.set B_LED__PA__CFG13, CYREG_UDB_PA0_CFG13
.set B_LED__PA__CFG14, CYREG_UDB_PA0_CFG14
.set B_LED__PA__CFG2, CYREG_UDB_PA0_CFG2
.set B_LED__PA__CFG3, CYREG_UDB_PA0_CFG3
.set B_LED__PA__CFG4, CYREG_UDB_PA0_CFG4
.set B_LED__PA__CFG5, CYREG_UDB_PA0_CFG5
.set B_LED__PA__CFG6, CYREG_UDB_PA0_CFG6
.set B_LED__PA__CFG7, CYREG_UDB_PA0_CFG7
.set B_LED__PA__CFG8, CYREG_UDB_PA0_CFG8
.set B_LED__PA__CFG9, CYREG_UDB_PA0_CFG9
.set B_LED__PC, CYREG_PRT0_PC
.set B_LED__PC2, CYREG_PRT0_PC2
.set B_LED__PORT, 0
.set B_LED__PS, CYREG_PRT0_PS
.set B_LED__SHIFT, 3

/* G_LED */
.set G_LED__0__DM__MASK, 0x1C0
.set G_LED__0__DM__SHIFT, 6
.set G_LED__0__DR, CYREG_PRT0_DR
.set G_LED__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set G_LED__0__HSIOM_MASK, 0x00000F00
.set G_LED__0__HSIOM_SHIFT, 8
.set G_LED__0__INTCFG, CYREG_PRT0_INTCFG
.set G_LED__0__INTSTAT, CYREG_PRT0_INTSTAT
.set G_LED__0__MASK, 0x04
.set G_LED__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set G_LED__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set G_LED__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set G_LED__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set G_LED__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set G_LED__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set G_LED__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set G_LED__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set G_LED__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set G_LED__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set G_LED__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set G_LED__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set G_LED__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set G_LED__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set G_LED__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set G_LED__0__PC, CYREG_PRT0_PC
.set G_LED__0__PC2, CYREG_PRT0_PC2
.set G_LED__0__PORT, 0
.set G_LED__0__PS, CYREG_PRT0_PS
.set G_LED__0__SHIFT, 2
.set G_LED__DR, CYREG_PRT0_DR
.set G_LED__INTCFG, CYREG_PRT0_INTCFG
.set G_LED__INTSTAT, CYREG_PRT0_INTSTAT
.set G_LED__MASK, 0x04
.set G_LED__PA__CFG0, CYREG_UDB_PA0_CFG0
.set G_LED__PA__CFG1, CYREG_UDB_PA0_CFG1
.set G_LED__PA__CFG10, CYREG_UDB_PA0_CFG10
.set G_LED__PA__CFG11, CYREG_UDB_PA0_CFG11
.set G_LED__PA__CFG12, CYREG_UDB_PA0_CFG12
.set G_LED__PA__CFG13, CYREG_UDB_PA0_CFG13
.set G_LED__PA__CFG14, CYREG_UDB_PA0_CFG14
.set G_LED__PA__CFG2, CYREG_UDB_PA0_CFG2
.set G_LED__PA__CFG3, CYREG_UDB_PA0_CFG3
.set G_LED__PA__CFG4, CYREG_UDB_PA0_CFG4
.set G_LED__PA__CFG5, CYREG_UDB_PA0_CFG5
.set G_LED__PA__CFG6, CYREG_UDB_PA0_CFG6
.set G_LED__PA__CFG7, CYREG_UDB_PA0_CFG7
.set G_LED__PA__CFG8, CYREG_UDB_PA0_CFG8
.set G_LED__PA__CFG9, CYREG_UDB_PA0_CFG9
.set G_LED__PC, CYREG_PRT0_PC
.set G_LED__PC2, CYREG_PRT0_PC2
.set G_LED__PORT, 0
.set G_LED__PS, CYREG_PRT0_PS
.set G_LED__SHIFT, 2

/* PWM_1 */
.set PWM_1_cy_m0s8_tcpwm_1__CC, CYREG_TCPWM_CNT0_CC
.set PWM_1_cy_m0s8_tcpwm_1__CC_BUFF, CYREG_TCPWM_CNT0_CC_BUFF
.set PWM_1_cy_m0s8_tcpwm_1__COUNTER, CYREG_TCPWM_CNT0_COUNTER
.set PWM_1_cy_m0s8_tcpwm_1__CTRL, CYREG_TCPWM_CNT0_CTRL
.set PWM_1_cy_m0s8_tcpwm_1__INTR, CYREG_TCPWM_CNT0_INTR
.set PWM_1_cy_m0s8_tcpwm_1__INTR_MASK, CYREG_TCPWM_CNT0_INTR_MASK
.set PWM_1_cy_m0s8_tcpwm_1__INTR_MASKED, CYREG_TCPWM_CNT0_INTR_MASKED
.set PWM_1_cy_m0s8_tcpwm_1__INTR_SET, CYREG_TCPWM_CNT0_INTR_SET
.set PWM_1_cy_m0s8_tcpwm_1__PERIOD, CYREG_TCPWM_CNT0_PERIOD
.set PWM_1_cy_m0s8_tcpwm_1__PERIOD_BUFF, CYREG_TCPWM_CNT0_PERIOD_BUFF
.set PWM_1_cy_m0s8_tcpwm_1__STATUS, CYREG_TCPWM_CNT0_STATUS
.set PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMD, CYREG_TCPWM_CMD
.set PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK, 0x01
.set PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT, 0
.set PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK, 0x100
.set PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT, 8
.set PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK, 0x1000000
.set PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT, 24
.set PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK, 0x10000
.set PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT, 16
.set PWM_1_cy_m0s8_tcpwm_1__TCPWM_CTRL, CYREG_TCPWM_CTRL
.set PWM_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK, 0x01
.set PWM_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT, 0
.set PWM_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE, CYREG_TCPWM_INTR_CAUSE
.set PWM_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK, 0x01
.set PWM_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT, 0
.set PWM_1_cy_m0s8_tcpwm_1__TCPWM_NUMBER, 0
.set PWM_1_cy_m0s8_tcpwm_1__TR_CTRL0, CYREG_TCPWM_CNT0_TR_CTRL0
.set PWM_1_cy_m0s8_tcpwm_1__TR_CTRL1, CYREG_TCPWM_CNT0_TR_CTRL1
.set PWM_1_cy_m0s8_tcpwm_1__TR_CTRL2, CYREG_TCPWM_CNT0_TR_CTRL2

/* R_LED */
.set R_LED__0__DM__MASK, 0x1C0000
.set R_LED__0__DM__SHIFT, 18
.set R_LED__0__DR, CYREG_PRT1_DR
.set R_LED__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set R_LED__0__HSIOM_MASK, 0x0F000000
.set R_LED__0__HSIOM_SHIFT, 24
.set R_LED__0__INTCFG, CYREG_PRT1_INTCFG
.set R_LED__0__INTSTAT, CYREG_PRT1_INTSTAT
.set R_LED__0__MASK, 0x40
.set R_LED__0__OUT_SEL, CYREG_UDB_PA1_CFG10
.set R_LED__0__OUT_SEL_SHIFT, 12
.set R_LED__0__OUT_SEL_VAL, 2
.set R_LED__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set R_LED__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set R_LED__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set R_LED__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set R_LED__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set R_LED__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set R_LED__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set R_LED__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set R_LED__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set R_LED__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set R_LED__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set R_LED__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set R_LED__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set R_LED__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set R_LED__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set R_LED__0__PC, CYREG_PRT1_PC
.set R_LED__0__PC2, CYREG_PRT1_PC2
.set R_LED__0__PORT, 1
.set R_LED__0__PS, CYREG_PRT1_PS
.set R_LED__0__SHIFT, 6
.set R_LED__DR, CYREG_PRT1_DR
.set R_LED__INTCFG, CYREG_PRT1_INTCFG
.set R_LED__INTSTAT, CYREG_PRT1_INTSTAT
.set R_LED__MASK, 0x40
.set R_LED__PA__CFG0, CYREG_UDB_PA1_CFG0
.set R_LED__PA__CFG1, CYREG_UDB_PA1_CFG1
.set R_LED__PA__CFG10, CYREG_UDB_PA1_CFG10
.set R_LED__PA__CFG11, CYREG_UDB_PA1_CFG11
.set R_LED__PA__CFG12, CYREG_UDB_PA1_CFG12
.set R_LED__PA__CFG13, CYREG_UDB_PA1_CFG13
.set R_LED__PA__CFG14, CYREG_UDB_PA1_CFG14
.set R_LED__PA__CFG2, CYREG_UDB_PA1_CFG2
.set R_LED__PA__CFG3, CYREG_UDB_PA1_CFG3
.set R_LED__PA__CFG4, CYREG_UDB_PA1_CFG4
.set R_LED__PA__CFG5, CYREG_UDB_PA1_CFG5
.set R_LED__PA__CFG6, CYREG_UDB_PA1_CFG6
.set R_LED__PA__CFG7, CYREG_UDB_PA1_CFG7
.set R_LED__PA__CFG8, CYREG_UDB_PA1_CFG8
.set R_LED__PA__CFG9, CYREG_UDB_PA1_CFG9
.set R_LED__PC, CYREG_PRT1_PC
.set R_LED__PC2, CYREG_PRT1_PC2
.set R_LED__PORT, 1
.set R_LED__PS, CYREG_PRT1_PS
.set R_LED__SHIFT, 6

/* Clock_1 */
.set Clock_1__DIVIDER_MASK, 0x0000FFFF
.set Clock_1__ENABLE, CYREG_CLK_DIVIDER_B00
.set Clock_1__ENABLE_MASK, 0x80000000
.set Clock_1__MASK, 0x80000000
.set Clock_1__REGISTER, CYREG_CLK_DIVIDER_B00

/* Timer_1 */
.set Timer_1_cy_m0s8_tcpwm_1__CC, CYREG_TCPWM_CNT1_CC
.set Timer_1_cy_m0s8_tcpwm_1__CC_BUFF, CYREG_TCPWM_CNT1_CC_BUFF
.set Timer_1_cy_m0s8_tcpwm_1__COUNTER, CYREG_TCPWM_CNT1_COUNTER
.set Timer_1_cy_m0s8_tcpwm_1__CTRL, CYREG_TCPWM_CNT1_CTRL
.set Timer_1_cy_m0s8_tcpwm_1__INTR, CYREG_TCPWM_CNT1_INTR
.set Timer_1_cy_m0s8_tcpwm_1__INTR_MASK, CYREG_TCPWM_CNT1_INTR_MASK
.set Timer_1_cy_m0s8_tcpwm_1__INTR_MASKED, CYREG_TCPWM_CNT1_INTR_MASKED
.set Timer_1_cy_m0s8_tcpwm_1__INTR_SET, CYREG_TCPWM_CNT1_INTR_SET
.set Timer_1_cy_m0s8_tcpwm_1__PERIOD, CYREG_TCPWM_CNT1_PERIOD
.set Timer_1_cy_m0s8_tcpwm_1__PERIOD_BUFF, CYREG_TCPWM_CNT1_PERIOD_BUFF
.set Timer_1_cy_m0s8_tcpwm_1__STATUS, CYREG_TCPWM_CNT1_STATUS
.set Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMD, CYREG_TCPWM_CMD
.set Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK, 0x02
.set Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT, 1
.set Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK, 0x200
.set Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT, 9
.set Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK, 0x2000000
.set Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT, 25
.set Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK, 0x20000
.set Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT, 17
.set Timer_1_cy_m0s8_tcpwm_1__TCPWM_CTRL, CYREG_TCPWM_CTRL
.set Timer_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK, 0x02
.set Timer_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT, 1
.set Timer_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE, CYREG_TCPWM_INTR_CAUSE
.set Timer_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK, 0x02
.set Timer_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT, 1
.set Timer_1_cy_m0s8_tcpwm_1__TCPWM_NUMBER, 1
.set Timer_1_cy_m0s8_tcpwm_1__TR_CTRL0, CYREG_TCPWM_CNT1_TR_CTRL0
.set Timer_1_cy_m0s8_tcpwm_1__TR_CTRL1, CYREG_TCPWM_CNT1_TR_CTRL1
.set Timer_1_cy_m0s8_tcpwm_1__TR_CTRL2, CYREG_TCPWM_CNT1_TR_CTRL2

/* A_Button */
.set A_Button__0__DM__MASK, 0xE00000
.set A_Button__0__DM__SHIFT, 21
.set A_Button__0__DR, CYREG_PRT0_DR
.set A_Button__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set A_Button__0__HSIOM_MASK, 0xF0000000
.set A_Button__0__HSIOM_SHIFT, 28
.set A_Button__0__INTCFG, CYREG_PRT0_INTCFG
.set A_Button__0__INTSTAT, CYREG_PRT0_INTSTAT
.set A_Button__0__MASK, 0x80
.set A_Button__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set A_Button__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set A_Button__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set A_Button__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set A_Button__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set A_Button__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set A_Button__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set A_Button__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set A_Button__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set A_Button__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set A_Button__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set A_Button__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set A_Button__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set A_Button__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set A_Button__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set A_Button__0__PC, CYREG_PRT0_PC
.set A_Button__0__PC2, CYREG_PRT0_PC2
.set A_Button__0__PORT, 0
.set A_Button__0__PS, CYREG_PRT0_PS
.set A_Button__0__SHIFT, 7
.set A_Button__DR, CYREG_PRT0_DR
.set A_Button__INTCFG, CYREG_PRT0_INTCFG
.set A_Button__INTSTAT, CYREG_PRT0_INTSTAT
.set A_Button__MASK, 0x80
.set A_Button__PA__CFG0, CYREG_UDB_PA0_CFG0
.set A_Button__PA__CFG1, CYREG_UDB_PA0_CFG1
.set A_Button__PA__CFG10, CYREG_UDB_PA0_CFG10
.set A_Button__PA__CFG11, CYREG_UDB_PA0_CFG11
.set A_Button__PA__CFG12, CYREG_UDB_PA0_CFG12
.set A_Button__PA__CFG13, CYREG_UDB_PA0_CFG13
.set A_Button__PA__CFG14, CYREG_UDB_PA0_CFG14
.set A_Button__PA__CFG2, CYREG_UDB_PA0_CFG2
.set A_Button__PA__CFG3, CYREG_UDB_PA0_CFG3
.set A_Button__PA__CFG4, CYREG_UDB_PA0_CFG4
.set A_Button__PA__CFG5, CYREG_UDB_PA0_CFG5
.set A_Button__PA__CFG6, CYREG_UDB_PA0_CFG6
.set A_Button__PA__CFG7, CYREG_UDB_PA0_CFG7
.set A_Button__PA__CFG8, CYREG_UDB_PA0_CFG8
.set A_Button__PA__CFG9, CYREG_UDB_PA0_CFG9
.set A_Button__PC, CYREG_PRT0_PC
.set A_Button__PC2, CYREG_PRT0_PC2
.set A_Button__PORT, 0
.set A_Button__PS, CYREG_PRT0_PS
.set A_Button__SHIFT, 7

/* Backlight */
.set Backlight__0__DM__MASK, 0x07
.set Backlight__0__DM__SHIFT, 0
.set Backlight__0__DR, CYREG_PRT3_DR
.set Backlight__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set Backlight__0__HSIOM_MASK, 0x0000000F
.set Backlight__0__HSIOM_SHIFT, 0
.set Backlight__0__INTCFG, CYREG_PRT3_INTCFG
.set Backlight__0__INTSTAT, CYREG_PRT3_INTSTAT
.set Backlight__0__MASK, 0x01
.set Backlight__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set Backlight__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set Backlight__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set Backlight__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set Backlight__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set Backlight__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set Backlight__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set Backlight__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set Backlight__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set Backlight__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set Backlight__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set Backlight__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set Backlight__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set Backlight__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set Backlight__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set Backlight__0__PC, CYREG_PRT3_PC
.set Backlight__0__PC2, CYREG_PRT3_PC2
.set Backlight__0__PORT, 3
.set Backlight__0__PS, CYREG_PRT3_PS
.set Backlight__0__SHIFT, 0
.set Backlight__DR, CYREG_PRT3_DR
.set Backlight__INTCFG, CYREG_PRT3_INTCFG
.set Backlight__INTSTAT, CYREG_PRT3_INTSTAT
.set Backlight__MASK, 0x01
.set Backlight__PA__CFG0, CYREG_UDB_PA3_CFG0
.set Backlight__PA__CFG1, CYREG_UDB_PA3_CFG1
.set Backlight__PA__CFG10, CYREG_UDB_PA3_CFG10
.set Backlight__PA__CFG11, CYREG_UDB_PA3_CFG11
.set Backlight__PA__CFG12, CYREG_UDB_PA3_CFG12
.set Backlight__PA__CFG13, CYREG_UDB_PA3_CFG13
.set Backlight__PA__CFG14, CYREG_UDB_PA3_CFG14
.set Backlight__PA__CFG2, CYREG_UDB_PA3_CFG2
.set Backlight__PA__CFG3, CYREG_UDB_PA3_CFG3
.set Backlight__PA__CFG4, CYREG_UDB_PA3_CFG4
.set Backlight__PA__CFG5, CYREG_UDB_PA3_CFG5
.set Backlight__PA__CFG6, CYREG_UDB_PA3_CFG6
.set Backlight__PA__CFG7, CYREG_UDB_PA3_CFG7
.set Backlight__PA__CFG8, CYREG_UDB_PA3_CFG8
.set Backlight__PA__CFG9, CYREG_UDB_PA3_CFG9
.set Backlight__PC, CYREG_PRT3_PC
.set Backlight__PC2, CYREG_PRT3_PC2
.set Backlight__PORT, 3
.set Backlight__PS, CYREG_PRT3_PS
.set Backlight__SHIFT, 0

/* A_Interrupt */
.set A_Interrupt__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set A_Interrupt__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set A_Interrupt__INTC_MASK, 0x20000
.set A_Interrupt__INTC_NUMBER, 17
.set A_Interrupt__INTC_PRIOR_MASK, 0xC000
.set A_Interrupt__INTC_PRIOR_NUM, 3
.set A_Interrupt__INTC_PRIOR_REG, CYREG_CM0_IPR4
.set A_Interrupt__INTC_SET_EN_REG, CYREG_CM0_ISER
.set A_Interrupt__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* B_Interrupt */
.set B_Interrupt__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set B_Interrupt__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set B_Interrupt__INTC_MASK, 0x10000
.set B_Interrupt__INTC_NUMBER, 16
.set B_Interrupt__INTC_PRIOR_MASK, 0xC0
.set B_Interrupt__INTC_PRIOR_NUM, 3
.set B_Interrupt__INTC_PRIOR_REG, CYREG_CM0_IPR4
.set B_Interrupt__INTC_SET_EN_REG, CYREG_CM0_ISER
.set B_Interrupt__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* Miscellaneous */
.set CYDEV_BCLK__HFCLK__HZ, 24000000
.set CYDEV_BCLK__HFCLK__KHZ, 24000
.set CYDEV_BCLK__HFCLK__MHZ, 24
.set CYDEV_BCLK__SYSCLK__HZ, 24000000
.set CYDEV_BCLK__SYSCLK__KHZ, 24000
.set CYDEV_BCLK__SYSCLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 21
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC4
.set CYDEV_CHIP_JTAG_ID, 0x04C81193
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 21
.set CYDEV_CHIP_MEMBER_4D, 16
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 22
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 20
.set CYDEV_CHIP_MEMBER_4I, 26
.set CYDEV_CHIP_MEMBER_4J, 17
.set CYDEV_CHIP_MEMBER_4K, 18
.set CYDEV_CHIP_MEMBER_4L, 25
.set CYDEV_CHIP_MEMBER_4M, 24
.set CYDEV_CHIP_MEMBER_4N, 11
.set CYDEV_CHIP_MEMBER_4O, 8
.set CYDEV_CHIP_MEMBER_4P, 23
.set CYDEV_CHIP_MEMBER_4Q, 14
.set CYDEV_CHIP_MEMBER_4R, 9
.set CYDEV_CHIP_MEMBER_4S, 12
.set CYDEV_CHIP_MEMBER_4T, 10
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_4V, 19
.set CYDEV_CHIP_MEMBER_4W, 13
.set CYDEV_CHIP_MEMBER_4X, 7
.set CYDEV_CHIP_MEMBER_4Y, 15
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 27
.set CYDEV_CHIP_MEMBER_FM3, 31
.set CYDEV_CHIP_MEMBER_FM4, 32
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 28
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 29
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 30
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_4A
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4T_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4V_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4W_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4X_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Y_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_ES, 17
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 33
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 33
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_4A_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_READ_ACCELERATOR, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_Disallowed
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_PROTECT_KILL, 4
.set CYDEV_DEBUG_PROTECT_OPEN, 1
.set CYDEV_DEBUG_PROTECT, CYDEV_DEBUG_PROTECT_OPEN
.set CYDEV_DEBUG_PROTECT_PROTECTED, 2
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DFT_SELECT_CLK0, 1
.set CYDEV_DFT_SELECT_CLK1, 2
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_IMO_TRIMMED_BY_USB, 0
.set CYDEV_IMO_TRIMMED_BY_WCO, 0
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_STACK_SIZE, 0x0400
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 1
.set CYDEV_VDDA_MV, 3300
.set CYDEV_VDDD_MV, 3300
.set CYDEV_WDT_GENERATE_ISR, 1
.set CYIPBLOCK_M0S8_CTBM_VERSION, 0
.set CYIPBLOCK_m0s8cpuss_VERSION, 0
.set CYIPBLOCK_m0s8csd_VERSION, 0
.set CYIPBLOCK_m0s8gpio2_VERSION, 0
.set CYIPBLOCK_m0s8hsiom4a_VERSION, 0
.set CYIPBLOCK_m0s8lcd_VERSION, 0
.set CYIPBLOCK_m0s8lpcomp_VERSION, 0
.set CYIPBLOCK_m0s8pclk_VERSION, 0
.set CYIPBLOCK_m0s8sar_VERSION, 0
.set CYIPBLOCK_m0s8scb_VERSION, 0
.set CYIPBLOCK_m0s8srssv2_VERSION, 1
.set CYIPBLOCK_m0s8tcpwm_VERSION, 0
.set CYIPBLOCK_m0s8udbif_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 2
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
