{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1657176917774 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1657176917774 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 07 09:55:17 2022 " "Processing started: Thu Jul 07 09:55:17 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1657176917774 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1657176917774 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Ex1 -c Ex1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Ex1 -c Ex1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1657176917774 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1657176918034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_sw.vhd 2 1 " "Found 2 design units, including 1 entities, in source file led_sw.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Led_Sw-one " "Found design unit 1: Led_Sw-one" {  } { { "Led_Sw.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex1/Synthesis - Quartus/Led_Sw.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1657176918261 ""} { "Info" "ISGN_ENTITY_NAME" "1 Led_Sw " "Found entity 1: Led_Sw" {  } { { "Led_Sw.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex1/Synthesis - Quartus/Led_Sw.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1657176918261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1657176918261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2_to_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_2_to_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux_2_To_1-one " "Found design unit 1: Mux_2_To_1-one" {  } { { "Mux_2_To_1.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex1/Synthesis - Quartus/Mux_2_To_1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1657176918261 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux_2_To_1 " "Found entity 1: Mux_2_To_1" {  } { { "Mux_2_To_1.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex1/Synthesis - Quartus/Mux_2_To_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1657176918261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1657176918261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_5_to_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_5_to_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux_5_To_1-one " "Found design unit 1: Mux_5_To_1-one" {  } { { "Mux_5_To_1.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex1/Synthesis - Quartus/Mux_5_To_1.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1657176918261 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux_5_To_1 " "Found entity 1: Mux_5_To_1" {  } { { "Mux_5_To_1.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex1/Synthesis - Quartus/Mux_5_To_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1657176918261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1657176918261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_7segment.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder_7segment.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decoder_7Segment-one " "Found design unit 1: Decoder_7Segment-one" {  } { { "Decoder_7Segment.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex1/Synthesis - Quartus/Decoder_7Segment.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1657176918261 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decoder_7Segment " "Found entity 1: Decoder_7Segment" {  } { { "Decoder_7Segment.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex1/Synthesis - Quartus/Decoder_7Segment.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1657176918261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1657176918261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "letter_sequence.vhd 2 1 " "Found 2 design units, including 1 entities, in source file letter_sequence.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Letter_Sequence-one " "Found design unit 1: Letter_Sequence-one" {  } { { "Letter_Sequence.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex1/Synthesis - Quartus/Letter_Sequence.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1657176918261 ""} { "Info" "ISGN_ENTITY_NAME" "1 Letter_Sequence " "Found entity 1: Letter_Sequence" {  } { { "Letter_Sequence.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex1/Synthesis - Quartus/Letter_Sequence.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1657176918261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1657176918261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ex1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Ex1 " "Found entity 1: Ex1" {  } { { "Ex1.bdf" "" { Schematic "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex1/Synthesis - Quartus/Ex1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1657176918261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1657176918261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-one " "Found design unit 1: counter-one" {  } { { "counter.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex1/Synthesis - Quartus/counter.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1657176918261 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex1/Synthesis - Quartus/counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1657176918261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1657176918261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mydemux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mydemux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 myDemux-one " "Found design unit 1: myDemux-one" {  } { { "myDemux.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex1/Synthesis - Quartus/myDemux.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1657176918278 ""} { "Info" "ISGN_ENTITY_NAME" "1 myDemux " "Found entity 1: myDemux" {  } { { "myDemux.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex1/Synthesis - Quartus/myDemux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1657176918278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1657176918278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_segments.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder_segments.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decoder_Segments-one " "Found design unit 1: Decoder_Segments-one" {  } { { "Decoder_Segments.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex1/Synthesis - Quartus/Decoder_Segments.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1657176918278 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decoder_Segments " "Found entity 1: Decoder_Segments" {  } { { "Decoder_Segments.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex1/Synthesis - Quartus/Decoder_Segments.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1657176918278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1657176918278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fa_4bits.vhd 4 2 " "Found 4 design units, including 2 entities, in source file fa_4bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FA_4Bits-one " "Found design unit 1: FA_4Bits-one" {  } { { "FA_4Bits.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex1/Synthesis - Quartus/FA_4Bits.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1657176918278 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 FA-one " "Found design unit 2: FA-one" {  } { { "FA_4Bits.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex1/Synthesis - Quartus/FA_4Bits.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1657176918278 ""} { "Info" "ISGN_ENTITY_NAME" "1 FA_4Bits " "Found entity 1: FA_4Bits" {  } { { "FA_4Bits.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex1/Synthesis - Quartus/FA_4Bits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1657176918278 ""} { "Info" "ISGN_ENTITY_NAME" "2 FA " "Found entity 2: FA" {  } { { "FA_4Bits.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex1/Synthesis - Quartus/FA_4Bits.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1657176918278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1657176918278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_conv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd_conv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCD_Conv-one " "Found design unit 1: BCD_Conv-one" {  } { { "BCD_Conv.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex1/Synthesis - Quartus/BCD_Conv.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1657176918278 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCD_Conv " "Found entity 1: BCD_Conv" {  } { { "BCD_Conv.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex1/Synthesis - Quartus/BCD_Conv.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1657176918278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1657176918278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file part1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 part1-Behavior " "Found design unit 1: part1-Behavior" {  } { { "part1.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex1/Synthesis - Quartus/part1.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1657176918278 ""} { "Info" "ISGN_ENTITY_NAME" "1 part1 " "Found entity 1: part1" {  } { { "part1.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex1/Synthesis - Quartus/part1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1657176918278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1657176918278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file block2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block2 " "Found entity 1: Block2" {  } { { "Block2.bdf" "" { Schematic "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex1/Synthesis - Quartus/Block2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1657176918278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1657176918278 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Ex1 " "Elaborating entity \"Ex1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1657176918298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Letter_Sequence Letter_Sequence:inst " "Elaborating entity \"Letter_Sequence\" for hierarchy \"Letter_Sequence:inst\"" {  } { { "Ex1.bdf" "inst" { Schematic "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex1/Synthesis - Quartus/Ex1.bdf" { { 24 264 440 168 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1657176918328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_5_To_1 Letter_Sequence:inst\|Mux_5_To_1:U1 " "Elaborating entity \"Mux_5_To_1\" for hierarchy \"Letter_Sequence:inst\|Mux_5_To_1:U1\"" {  } { { "Letter_Sequence.vhd" "U1" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex1/Synthesis - Quartus/Letter_Sequence.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1657176918331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder_7Segment Letter_Sequence:inst\|Decoder_7Segment:M1 " "Elaborating entity \"Decoder_7Segment\" for hierarchy \"Letter_Sequence:inst\|Decoder_7Segment:M1\"" {  } { { "Letter_Sequence.vhd" "M1" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex1/Synthesis - Quartus/Letter_Sequence.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1657176918335 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "disp1\[5\] GND " "Pin \"disp1\[5\]\" is stuck at GND" {  } { { "Ex1.bdf" "" { Schematic "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex1/Synthesis - Quartus/Ex1.bdf" { { 48 464 640 64 "disp1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1657176918718 "|Ex1|disp1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp1\[4\] GND " "Pin \"disp1\[4\]\" is stuck at GND" {  } { { "Ex1.bdf" "" { Schematic "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex1/Synthesis - Quartus/Ex1.bdf" { { 48 464 640 64 "disp1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1657176918718 "|Ex1|disp1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp2\[5\] GND " "Pin \"disp2\[5\]\" is stuck at GND" {  } { { "Ex1.bdf" "" { Schematic "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex1/Synthesis - Quartus/Ex1.bdf" { { 64 464 640 80 "disp2\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1657176918718 "|Ex1|disp2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp2\[4\] GND " "Pin \"disp2\[4\]\" is stuck at GND" {  } { { "Ex1.bdf" "" { Schematic "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex1/Synthesis - Quartus/Ex1.bdf" { { 64 464 640 80 "disp2\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1657176918718 "|Ex1|disp2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp3\[5\] GND " "Pin \"disp3\[5\]\" is stuck at GND" {  } { { "Ex1.bdf" "" { Schematic "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex1/Synthesis - Quartus/Ex1.bdf" { { 80 464 640 96 "disp3\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1657176918718 "|Ex1|disp3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp3\[4\] GND " "Pin \"disp3\[4\]\" is stuck at GND" {  } { { "Ex1.bdf" "" { Schematic "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex1/Synthesis - Quartus/Ex1.bdf" { { 80 464 640 96 "disp3\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1657176918718 "|Ex1|disp3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp4\[5\] GND " "Pin \"disp4\[5\]\" is stuck at GND" {  } { { "Ex1.bdf" "" { Schematic "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex1/Synthesis - Quartus/Ex1.bdf" { { 96 464 640 112 "disp4\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1657176918718 "|Ex1|disp4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp4\[4\] GND " "Pin \"disp4\[4\]\" is stuck at GND" {  } { { "Ex1.bdf" "" { Schematic "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex1/Synthesis - Quartus/Ex1.bdf" { { 96 464 640 112 "disp4\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1657176918718 "|Ex1|disp4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp5\[5\] GND " "Pin \"disp5\[5\]\" is stuck at GND" {  } { { "Ex1.bdf" "" { Schematic "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex1/Synthesis - Quartus/Ex1.bdf" { { 112 464 640 128 "disp5\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1657176918718 "|Ex1|disp5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp5\[4\] GND " "Pin \"disp5\[4\]\" is stuck at GND" {  } { { "Ex1.bdf" "" { Schematic "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex1/Synthesis - Quartus/Ex1.bdf" { { 112 464 640 128 "disp5\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1657176918718 "|Ex1|disp5[4]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1657176918718 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1657176918789 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1657176919015 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1657176919015 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "54 " "Implemented 54 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1657176919046 ""} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Implemented 35 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1657176919046 ""} { "Info" "ICUT_CUT_TM_LCELLS" "16 " "Implemented 16 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1657176919046 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1657176919046 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4660 " "Peak virtual memory: 4660 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1657176919061 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 07 09:55:19 2022 " "Processing ended: Thu Jul 07 09:55:19 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1657176919061 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1657176919061 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1657176919061 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1657176919061 ""}
