DEF(end, 0, 0)
DEF(nop, 0, 0)
DEF(nop1, 1, 0)
DEF(nop2, 2, 0)
DEF(nop3, 3, 0)
DEF(movl_A0_EAX, 0, 3)
DEF(addl_A0_EAX, 0, 3)
DEF(addl_A0_EAX_s1, 0, 6)
DEF(addl_A0_EAX_s2, 0, 6)
DEF(addl_A0_EAX_s3, 0, 6)
DEF(movl_T0_EAX, 0, 3)
DEF(movl_T1_EAX, 0, 3)
DEF(movh_T0_EAX, 0, 8)
DEF(movh_T1_EAX, 0, 8)
DEF(movl_EAX_T0, 0, 3)
DEF(movl_EAX_T1, 0, 3)
DEF(movl_EAX_A0, 0, 3)
DEF(cmovw_EAX_T1_T0, 0, 8)
DEF(cmovl_EAX_T1_T0, 0, 7)
DEF(movw_EAX_T0, 0, 4)
DEF(movw_EAX_T1, 0, 4)
DEF(movw_EAX_A0, 0, 4)
DEF(movb_EAX_T0, 0, 3)
DEF(movh_EAX_T0, 0, 3)
DEF(movb_EAX_T1, 0, 5)
DEF(movh_EAX_T1, 0, 5)
DEF(movl_A0_ECX, 0, 3)
DEF(addl_A0_ECX, 0, 3)
DEF(addl_A0_ECX_s1, 0, 6)
DEF(addl_A0_ECX_s2, 0, 6)
DEF(addl_A0_ECX_s3, 0, 6)
DEF(movl_T0_ECX, 0, 3)
DEF(movl_T1_ECX, 0, 3)
DEF(movh_T0_ECX, 0, 8)
DEF(movh_T1_ECX, 0, 8)
DEF(movl_ECX_T0, 0, 3)
DEF(movl_ECX_T1, 0, 3)
DEF(movl_ECX_A0, 0, 3)
DEF(cmovw_ECX_T1_T0, 0, 8)
DEF(cmovl_ECX_T1_T0, 0, 7)
DEF(movw_ECX_T0, 0, 4)
DEF(movw_ECX_T1, 0, 4)
DEF(movw_ECX_A0, 0, 4)
DEF(movb_ECX_T0, 0, 3)
DEF(movh_ECX_T0, 0, 3)
DEF(movb_ECX_T1, 0, 5)
DEF(movh_ECX_T1, 0, 5)
DEF(movl_A0_EDX, 0, 3)
DEF(addl_A0_EDX, 0, 3)
DEF(addl_A0_EDX_s1, 0, 6)
DEF(addl_A0_EDX_s2, 0, 6)
DEF(addl_A0_EDX_s3, 0, 6)
DEF(movl_T0_EDX, 0, 3)
DEF(movl_T1_EDX, 0, 3)
DEF(movh_T0_EDX, 0, 8)
DEF(movh_T1_EDX, 0, 8)
DEF(movl_EDX_T0, 0, 3)
DEF(movl_EDX_T1, 0, 3)
DEF(movl_EDX_A0, 0, 3)
DEF(cmovw_EDX_T1_T0, 0, 8)
DEF(cmovl_EDX_T1_T0, 0, 7)
DEF(movw_EDX_T0, 0, 4)
DEF(movw_EDX_T1, 0, 4)
DEF(movw_EDX_A0, 0, 4)
DEF(movb_EDX_T0, 0, 3)
DEF(movh_EDX_T0, 0, 3)
DEF(movb_EDX_T1, 0, 5)
DEF(movh_EDX_T1, 0, 5)
DEF(movl_A0_EBX, 0, 3)
DEF(addl_A0_EBX, 0, 3)
DEF(addl_A0_EBX_s1, 0, 6)
DEF(addl_A0_EBX_s2, 0, 6)
DEF(addl_A0_EBX_s3, 0, 6)
DEF(movl_T0_EBX, 0, 3)
DEF(movl_T1_EBX, 0, 3)
DEF(movh_T0_EBX, 0, 8)
DEF(movh_T1_EBX, 0, 8)
DEF(movl_EBX_T0, 0, 3)
DEF(movl_EBX_T1, 0, 3)
DEF(movl_EBX_A0, 0, 3)
DEF(cmovw_EBX_T1_T0, 0, 8)
DEF(cmovl_EBX_T1_T0, 0, 7)
DEF(movw_EBX_T0, 0, 4)
DEF(movw_EBX_T1, 0, 4)
DEF(movw_EBX_A0, 0, 4)
DEF(movb_EBX_T0, 0, 3)
DEF(movh_EBX_T0, 0, 3)
DEF(movb_EBX_T1, 0, 5)
DEF(movh_EBX_T1, 0, 5)
DEF(movl_A0_ESP, 0, 3)
DEF(addl_A0_ESP, 0, 3)
DEF(addl_A0_ESP_s1, 0, 6)
DEF(addl_A0_ESP_s2, 0, 6)
DEF(addl_A0_ESP_s3, 0, 6)
DEF(movl_T0_ESP, 0, 3)
DEF(movl_T1_ESP, 0, 3)
DEF(movh_T0_ESP, 0, 8)
DEF(movh_T1_ESP, 0, 8)
DEF(movl_ESP_T0, 0, 3)
DEF(movl_ESP_T1, 0, 3)
DEF(movl_ESP_A0, 0, 3)
DEF(cmovw_ESP_T1_T0, 0, 8)
DEF(cmovl_ESP_T1_T0, 0, 7)
DEF(movw_ESP_T0, 0, 4)
DEF(movw_ESP_T1, 0, 4)
DEF(movw_ESP_A0, 0, 4)
DEF(movb_ESP_T0, 0, 3)
DEF(movh_ESP_T0, 0, 3)
DEF(movb_ESP_T1, 0, 5)
DEF(movh_ESP_T1, 0, 5)
DEF(movl_A0_EBP, 0, 3)
DEF(addl_A0_EBP, 0, 3)
DEF(addl_A0_EBP_s1, 0, 6)
DEF(addl_A0_EBP_s2, 0, 6)
DEF(addl_A0_EBP_s3, 0, 6)
DEF(movl_T0_EBP, 0, 3)
DEF(movl_T1_EBP, 0, 3)
DEF(movh_T0_EBP, 0, 8)
DEF(movh_T1_EBP, 0, 8)
DEF(movl_EBP_T0, 0, 3)
DEF(movl_EBP_T1, 0, 3)
DEF(movl_EBP_A0, 0, 3)
DEF(cmovw_EBP_T1_T0, 0, 8)
DEF(cmovl_EBP_T1_T0, 0, 7)
DEF(movw_EBP_T0, 0, 4)
DEF(movw_EBP_T1, 0, 4)
DEF(movw_EBP_A0, 0, 4)
DEF(movb_EBP_T0, 0, 3)
DEF(movh_EBP_T0, 0, 3)
DEF(movb_EBP_T1, 0, 5)
DEF(movh_EBP_T1, 0, 5)
DEF(movl_A0_ESI, 0, 3)
DEF(addl_A0_ESI, 0, 3)
DEF(addl_A0_ESI_s1, 0, 6)
DEF(addl_A0_ESI_s2, 0, 6)
DEF(addl_A0_ESI_s3, 0, 6)
DEF(movl_T0_ESI, 0, 3)
DEF(movl_T1_ESI, 0, 3)
DEF(movh_T0_ESI, 0, 8)
DEF(movh_T1_ESI, 0, 8)
DEF(movl_ESI_T0, 0, 3)
DEF(movl_ESI_T1, 0, 3)
DEF(movl_ESI_A0, 0, 3)
DEF(cmovw_ESI_T1_T0, 0, 8)
DEF(cmovl_ESI_T1_T0, 0, 7)
DEF(movw_ESI_T0, 0, 4)
DEF(movw_ESI_T1, 0, 4)
DEF(movw_ESI_A0, 0, 4)
DEF(movb_ESI_T0, 0, 3)
DEF(movh_ESI_T0, 0, 3)
DEF(movb_ESI_T1, 0, 5)
DEF(movh_ESI_T1, 0, 5)
DEF(movl_A0_EDI, 0, 3)
DEF(addl_A0_EDI, 0, 3)
DEF(addl_A0_EDI_s1, 0, 6)
DEF(addl_A0_EDI_s2, 0, 6)
DEF(addl_A0_EDI_s3, 0, 6)
DEF(movl_T0_EDI, 0, 3)
DEF(movl_T1_EDI, 0, 3)
DEF(movh_T0_EDI, 0, 8)
DEF(movh_T1_EDI, 0, 8)
DEF(movl_EDI_T0, 0, 3)
DEF(movl_EDI_T1, 0, 3)
DEF(movl_EDI_A0, 0, 3)
DEF(cmovw_EDI_T1_T0, 0, 8)
DEF(cmovl_EDI_T1_T0, 0, 7)
DEF(movw_EDI_T0, 0, 4)
DEF(movw_EDI_T1, 0, 4)
DEF(movw_EDI_A0, 0, 4)
DEF(movb_EDI_T0, 0, 3)
DEF(movh_EDI_T0, 0, 3)
DEF(movb_EDI_T1, 0, 5)
DEF(movh_EDI_T1, 0, 5)
DEF(update2_cc, 0, 6)
DEF(update1_cc, 0, 3)
DEF(update_neg_cc, 0, 10)
DEF(cmpl_T0_T1_cc, 0, 10)
DEF(update_inc_cc, 0, 16)
DEF(testl_T0_T1_cc, 0, 7)
DEF(addl_T0_T1, 0, 2)
DEF(orl_T0_T1, 0, 2)
DEF(andl_T0_T1, 0, 2)
DEF(subl_T0_T1, 0, 2)
DEF(xorl_T0_T1, 0, 2)
DEF(negl_T0, 0, 2)
DEF(incl_T0, 0, 1)
DEF(decl_T0, 0, 1)
DEF(notl_T0, 0, 2)
DEF(bswapl_T0, 0, 38)
DEF(mulb_AL_T0, 0, 22)
DEF(imulb_AL_T0, 0, 28)
DEF(mulw_AX_T0, 0, 24)
DEF(imulw_AX_T0, 0, 37)
DEF(mull_EAX_T0, 0, 27)
DEF(imull_EAX_T0, 0, 67)
DEF(imulw_T0_T1, 0, 25)
DEF(imull_T0_T1, 0, 62)
DEF(divb_AL_T0, 1, 76)
DEF(idivb_AL_T0, 1, 79)
DEF(divw_AX_T0, 1, 110)
DEF(idivw_AX_T0, 1, 118)
DEF(divl_EAX_T0, 1, 11)
DEF(idivl_EAX_T0, 1, 11)
DEF(movl_T0_im, 1, 5)
DEF(addl_T0_im, 1, 6)
DEF(andl_T0_ffff, 0, 6)
DEF(andl_T0_im, 1, 6)
DEF(movl_T0_T1, 0, 2)
DEF(movl_T1_im, 1, 5)
DEF(addl_T1_im, 1, 6)
DEF(movl_T1_A0, 0, 2)
DEF(movl_A0_im, 1, 5)
DEF(addl_A0_im, 1, 6)
DEF(addl_A0_AL, 0, 6)
DEF(andl_A0_ffff, 0, 6)
DEF(ldub_T0_A0, 0, 3)
DEF(ldsb_T0_A0, 0, 3)
DEF(lduw_T0_A0, 0, 3)
DEF(ldsw_T0_A0, 0, 3)
DEF(ldl_T0_A0, 0, 2)
DEF(ldub_T1_A0, 0, 3)
DEF(ldsb_T1_A0, 0, 3)
DEF(lduw_T1_A0, 0, 3)
DEF(ldsw_T1_A0, 0, 3)
DEF(ldl_T1_A0, 0, 2)
DEF(stb_T0_A0, 0, 2)
DEF(stw_T0_A0, 0, 3)
DEF(stl_T0_A0, 0, 2)
DEF(ldub_user_T0_A0, 0, 52)
DEF(ldsb_user_T0_A0, 0, 52)
DEF(lduw_user_T0_A0, 0, 52)
DEF(ldsw_user_T0_A0, 0, 48)
DEF(ldl_user_T0_A0, 0, 47)
DEF(ldub_user_T1_A0, 0, 52)
DEF(ldsb_user_T1_A0, 0, 52)
DEF(lduw_user_T1_A0, 0, 52)
DEF(ldsw_user_T1_A0, 0, 48)
DEF(ldl_user_T1_A0, 0, 47)
DEF(stb_user_T0_A0, 0, 57)
DEF(stw_user_T0_A0, 0, 58)
DEF(stl_user_T0_A0, 0, 57)
DEF(ldub_kernel_T0_A0, 0, 52)
DEF(ldsb_kernel_T0_A0, 0, 52)
DEF(lduw_kernel_T0_A0, 0, 52)
DEF(ldsw_kernel_T0_A0, 0, 48)
DEF(ldl_kernel_T0_A0, 0, 47)
DEF(ldub_kernel_T1_A0, 0, 52)
DEF(ldsb_kernel_T1_A0, 0, 52)
DEF(lduw_kernel_T1_A0, 0, 52)
DEF(ldsw_kernel_T1_A0, 0, 48)
DEF(ldl_kernel_T1_A0, 0, 47)
DEF(stb_kernel_T0_A0, 0, 57)
DEF(stw_kernel_T0_A0, 0, 58)
DEF(stl_kernel_T0_A0, 0, 57)
DEF(add_bitw_A0_T1, 0, 8)
DEF(add_bitl_A0_T1, 0, 8)
DEF(jmp_T0, 0, 3)
DEF(jmp_im, 1, 7)
DEF(hlt, 0, 15)
DEF(debug, 0, 15)
DEF(raise_interrupt, 2, 22)
DEF(raise_exception, 1, 11)
DEF(into, 1, 36)
DEF(cli, 0, 7)
DEF(sti, 0, 7)
DEF(set_inhibit_irq, 0, 4)
DEF(reset_inhibit_irq, 0, 4)
DEF(boundw, 1, 33)
DEF(boundl, 1, 26)
DEF(cmpxchg8b, 0, 5)
DEF(jmp, 2, 21)
DEF(movl_T0_0, 0, 2)
DEF(exit_tb, 0, 1)
DEF(jb_subb, 3, 57)
DEF(jz_subb, 3, 49)
DEF(jbe_subb, 3, 57)
DEF(js_subb, 3, 49)
DEF(jl_subb, 3, 57)
DEF(jle_subb, 3, 57)
DEF(setb_T0_subb, 0, 14)
DEF(setz_T0_subb, 0, 9)
DEF(setbe_T0_subb, 0, 14)
DEF(sets_T0_subb, 0, 11)
DEF(setl_T0_subb, 0, 14)
DEF(setle_T0_subb, 0, 14)
DEF(shlb_T0_T1, 0, 7)
DEF(shrb_T0_T1, 0, 13)
DEF(sarb_T0_T1, 0, 12)
DEF(rolb_T0_T1_cc, 0, 103)
DEF(rorb_T0_T1_cc, 0, 104)
DEF(rolb_T0_T1, 0, 40)
DEF(rorb_T0_T1, 0, 40)
DEF(rclb_T0_T1_cc, 0, 153)
DEF(rcrb_T0_T1_cc, 0, 153)
DEF(shlb_T0_T1_cc, 0, 32)
DEF(shrb_T0_T1_cc, 0, 37)
DEF(sarb_T0_T1_cc, 0, 30)
DEF(adcb_T0_T1_cc, 0, 29)
DEF(sbbb_T0_T1_cc, 0, 31)
DEF(cmpxchgb_T0_T1_EAX_cc, 0, 40)
DEF(rolb_mem_T0_T1_cc, 0, 105)
DEF(rorb_mem_T0_T1_cc, 0, 106)
DEF(rolb_mem_T0_T1, 0, 42)
DEF(rorb_mem_T0_T1, 0, 42)
DEF(rclb_mem_T0_T1_cc, 0, 159)
DEF(rcrb_mem_T0_T1_cc, 0, 159)
DEF(shlb_mem_T0_T1_cc, 0, 34)
DEF(shrb_mem_T0_T1_cc, 0, 39)
DEF(sarb_mem_T0_T1_cc, 0, 32)
DEF(adcb_mem_T0_T1_cc, 0, 31)
DEF(sbbb_mem_T0_T1_cc, 0, 33)
DEF(cmpxchgb_mem_T0_T1_EAX_cc, 0, 42)
DEF(movl_T0_Dshiftb, 0, 3)
DEF(string_jz_subb, 1, 12)
DEF(string_jnz_subb, 1, 12)
DEF(string_jz_subb_im, 1, 30)
DEF(string_jnz_subb_im, 1, 30)
DEF(outb_T0_T1, 0, 21)
DEF(inb_T0_T1, 0, 14)
DEF(inb_DX_T0, 0, 15)
DEF(outb_DX_T0, 0, 15)
DEF(jb_subw, 3, 57)
DEF(jz_subw, 3, 53)
DEF(jbe_subw, 3, 57)
DEF(js_subw, 3, 53)
DEF(jl_subw, 3, 57)
DEF(jle_subw, 3, 57)
DEF(loopnzw, 2, 51)
DEF(loopzw, 2, 51)
DEF(loopw, 2, 35)
DEF(jecxzw, 2, 23)
DEF(setb_T0_subw, 0, 15)
DEF(setz_T0_subw, 0, 10)
DEF(setbe_T0_subw, 0, 15)
DEF(sets_T0_subw, 0, 11)
DEF(setl_T0_subw, 0, 15)
DEF(setle_T0_subw, 0, 15)
DEF(shlw_T0_T1, 0, 7)
DEF(shrw_T0_T1, 0, 13)
DEF(sarw_T0_T1, 0, 12)
DEF(rolw_T0_T1_cc, 0, 103)
DEF(rorw_T0_T1_cc, 0, 104)
DEF(rolw_T0_T1, 0, 40)
DEF(rorw_T0_T1, 0, 40)
DEF(rclw_T0_T1_cc, 0, 153)
DEF(rcrw_T0_T1_cc, 0, 153)
DEF(shlw_T0_T1_cc, 0, 32)
DEF(shrw_T0_T1_cc, 0, 37)
DEF(sarw_T0_T1_cc, 0, 30)
DEF(shldw_T0_T1_im_cc, 1, 74)
DEF(shldw_T0_T1_ECX_cc, 0, 106)
DEF(shrdw_T0_T1_im_cc, 1, 73)
DEF(shrdw_T0_T1_ECX_cc, 0, 96)
DEF(adcw_T0_T1_cc, 0, 29)
DEF(sbbw_T0_T1_cc, 0, 31)
DEF(cmpxchgw_T0_T1_EAX_cc, 0, 44)
DEF(rolw_mem_T0_T1_cc, 0, 106)
DEF(rorw_mem_T0_T1_cc, 0, 107)
DEF(rolw_mem_T0_T1, 0, 43)
DEF(rorw_mem_T0_T1, 0, 43)
DEF(rclw_mem_T0_T1_cc, 0, 160)
DEF(rcrw_mem_T0_T1_cc, 0, 160)
DEF(shlw_mem_T0_T1_cc, 0, 35)
DEF(shrw_mem_T0_T1_cc, 0, 40)
DEF(sarw_mem_T0_T1_cc, 0, 33)
DEF(shldw_mem_T0_T1_im_cc, 1, 73)
DEF(shldw_mem_T0_T1_ECX_cc, 0, 109)
DEF(shrdw_mem_T0_T1_im_cc, 1, 67)
DEF(shrdw_mem_T0_T1_ECX_cc, 0, 99)
DEF(adcw_mem_T0_T1_cc, 0, 32)
DEF(sbbw_mem_T0_T1_cc, 0, 34)
DEF(cmpxchgw_mem_T0_T1_EAX_cc, 0, 47)
DEF(btw_T0_T1_cc, 0, 12)
DEF(btsw_T0_T1_cc, 0, 18)
DEF(btrw_T0_T1_cc, 0, 18)
DEF(btcw_T0_T1_cc, 0, 18)
DEF(bsfw_T0_cc, 0, 51)
DEF(bsrw_T0_cc, 0, 47)
DEF(movl_T0_Dshiftw, 0, 6)
DEF(string_jz_subw, 1, 16)
DEF(string_jnz_subw, 1, 16)
DEF(string_jz_subw_im, 1, 31)
DEF(string_jnz_subw_im, 1, 31)
DEF(jz_ecxw, 2, 29)
DEF(jz_ecxw_im, 1, 31)
DEF(outw_T0_T1, 0, 21)
DEF(inw_T0_T1, 0, 14)
DEF(inw_DX_T0, 0, 15)
DEF(outw_DX_T0, 0, 15)
DEF(jb_subl, 3, 57)
DEF(jz_subl, 3, 53)
DEF(jbe_subl, 3, 57)
DEF(js_subl, 3, 53)
DEF(jl_subl, 3, 57)
DEF(jle_subl, 3, 57)
DEF(loopnzl, 2, 47)
DEF(loopzl, 2, 47)
DEF(loopl, 2, 27)
DEF(jecxzl, 2, 23)
DEF(setb_T0_subl, 0, 14)
DEF(setz_T0_subl, 0, 9)
DEF(setbe_T0_subl, 0, 14)
DEF(sets_T0_subl, 0, 8)
DEF(setl_T0_subl, 0, 14)
DEF(setle_T0_subl, 0, 14)
DEF(shll_T0_T1, 0, 7)
DEF(shrl_T0_T1, 0, 7)
DEF(sarl_T0_T1, 0, 7)
DEF(roll_T0_T1_cc, 0, 64)
DEF(rorl_T0_T1_cc, 0, 63)
DEF(roll_T0_T1, 0, 9)
DEF(rorl_T0_T1, 0, 9)
DEF(rcll_T0_T1_cc, 0, 138)
DEF(rcrl_T0_T1_cc, 0, 138)
DEF(shll_T0_T1_cc, 0, 31)
DEF(shrl_T0_T1_cc, 0, 31)
DEF(sarl_T0_T1_cc, 0, 27)
DEF(shldl_T0_T1_im_cc, 1, 43)
DEF(shldl_T0_T1_ECX_cc, 0, 69)
DEF(shrdl_T0_T1_im_cc, 1, 43)
DEF(shrdl_T0_T1_ECX_cc, 0, 69)
DEF(adcl_T0_T1_cc, 0, 29)
DEF(sbbl_T0_T1_cc, 0, 31)
DEF(cmpxchgl_T0_T1_EAX_cc, 0, 25)
DEF(roll_mem_T0_T1_cc, 0, 66)
DEF(rorl_mem_T0_T1_cc, 0, 65)
DEF(roll_mem_T0_T1, 0, 11)
DEF(rorl_mem_T0_T1, 0, 11)
DEF(rcll_mem_T0_T1_cc, 0, 140)
DEF(rcrl_mem_T0_T1_cc, 0, 140)
DEF(shll_mem_T0_T1_cc, 0, 33)
DEF(shrl_mem_T0_T1_cc, 0, 33)
DEF(sarl_mem_T0_T1_cc, 0, 29)
DEF(shldl_mem_T0_T1_im_cc, 1, 53)
DEF(shldl_mem_T0_T1_ECX_cc, 0, 79)
DEF(shrdl_mem_T0_T1_im_cc, 1, 53)
DEF(shrdl_mem_T0_T1_ECX_cc, 0, 79)
DEF(adcl_mem_T0_T1_cc, 0, 31)
DEF(sbbl_mem_T0_T1_cc, 0, 33)
DEF(cmpxchgl_mem_T0_T1_EAX_cc, 0, 27)
DEF(btl_T0_T1_cc, 0, 12)
DEF(btsl_T0_T1_cc, 0, 18)
DEF(btrl_T0_T1_cc, 0, 18)
DEF(btcl_T0_T1_cc, 0, 18)
DEF(bsfl_T0_cc, 0, 47)
DEF(bsrl_T0_cc, 0, 39)
DEF(update_bt_cc, 0, 3)
DEF(movl_T0_Dshiftl, 0, 10)
DEF(string_jz_subl, 1, 16)
DEF(string_jnz_subl, 1, 16)
DEF(string_jz_subl_im, 1, 31)
DEF(string_jnz_subl_im, 1, 31)
DEF(jz_ecxl, 2, 29)
DEF(jz_ecxl_im, 1, 31)
DEF(outl_T0_T1, 0, 14)
DEF(inl_T0_T1, 0, 14)
DEF(inl_DX_T0, 0, 15)
DEF(outl_DX_T0, 0, 15)
DEF(movsbl_T0_T0, 0, 3)
DEF(movzbl_T0_T0, 0, 3)
DEF(movswl_T0_T0, 0, 3)
DEF(movzwl_T0_T0, 0, 3)
DEF(movswl_EAX_AX, 0, 7)
DEF(movsbw_AX_AL, 0, 8)
DEF(movslq_EDX_EAX, 0, 9)
DEF(movswl_DX_AX, 0, 12)
DEF(addl_ESI_T0, 0, 3)
DEF(addw_ESI_T0, 0, 4)
DEF(addl_EDI_T0, 0, 3)
DEF(addw_EDI_T0, 0, 4)
DEF(decl_ECX, 0, 3)
DEF(decw_ECX, 0, 4)
DEF(pushl_T0, 0, 12)
DEF(pushw_T0, 0, 13)
DEF(pushl_ss32_T0, 0, 19)
DEF(pushw_ss32_T0, 0, 20)
DEF(pushl_ss16_T0, 0, 25)
DEF(pushw_ss16_T0, 0, 26)
DEF(popl_T0, 0, 5)
DEF(popw_T0, 0, 6)
DEF(popl_ss32_T0, 0, 11)
DEF(popw_ss32_T0, 0, 12)
DEF(popl_ss16_T0, 0, 12)
DEF(popw_ss16_T0, 0, 13)
DEF(addl_ESP_4, 0, 4)
DEF(addl_ESP_2, 0, 4)
DEF(addw_ESP_4, 0, 5)
DEF(addw_ESP_2, 0, 5)
DEF(addl_ESP_im, 1, 7)
DEF(addw_ESP_im, 1, 12)
DEF(rdtsc, 0, 5)
DEF(cpuid, 0, 5)
DEF(rdmsr, 0, 5)
DEF(wrmsr, 0, 5)
DEF(aam, 1, 36)
DEF(aad, 1, 23)
DEF(aaa, 0, 153)
DEF(aas, 0, 135)
DEF(daa, 0, 138)
DEF(das, 0, 162)
DEF(movl_seg_T0, 2, 22)
DEF(movl_seg_T0_vm, 1, 17)
DEF(movl_T0_seg, 1, 15)
DEF(movl_A0_seg, 1, 6)
DEF(addl_A0_seg, 1, 6)
DEF(lsl, 0, 5)
DEF(lar, 0, 5)
DEF(ljmp_protected_T0_T1, 0, 5)
DEF(lcall_real_T0_T1, 2, 17)
DEF(lcall_protected_T0_T1, 2, 17)
DEF(iret_real, 1, 11)
DEF(iret_protected, 1, 11)
DEF(lret_protected, 2, 17)
DEF(lldt_T0, 0, 5)
DEF(ltr_T0, 0, 5)
DEF(movl_crN_T0, 1, 11)
DEF(movl_drN_T0, 1, 11)
DEF(lmsw_T0, 0, 26)
DEF(invlpg_A0, 0, 7)
DEF(movl_T0_env, 1, 6)
DEF(movl_env_T0, 1, 6)
DEF(movl_env_T1, 1, 6)
DEF(clts, 0, 7)
DEF(jcc, 3, 49)
DEF(jcc_im, 2, 23)
DEF(seto_T0_cc, 0, 18)
DEF(setb_T0_cc, 0, 12)
DEF(setz_T0_cc, 0, 18)
DEF(setbe_T0_cc, 0, 20)
DEF(sets_T0_cc, 0, 18)
DEF(setp_T0_cc, 0, 18)
DEF(setl_T0_cc, 0, 25)
DEF(setle_T0_cc, 0, 40)
DEF(xor_T0_1, 0, 3)
DEF(set_cc_op, 1, 7)
DEF(movl_eflags_T0, 0, 49)
DEF(movw_eflags_T0, 0, 49)
DEF(movl_eflags_T0_cpl0, 0, 49)
DEF(movw_eflags_T0_cpl0, 0, 49)
DEF(movb_eflags_T0, 0, 28)
DEF(movl_T0_eflags, 0, 33)
DEF(cld, 0, 7)
DEF(std, 0, 7)
DEF(clc, 0, 16)
DEF(stc, 0, 16)
DEF(cmc, 0, 16)
DEF(salc, 0, 15)
DEF(flds_FT0_A0, 0, 8)
DEF(fldl_FT0_A0, 0, 8)
DEF(fild_FT0_A0, 0, 16)
DEF(fildl_FT0_A0, 0, 8)
DEF(fildll_FT0_A0, 0, 8)
DEF(flds_ST0_A0, 0, 24)
DEF(fldl_ST0_A0, 0, 24)
DEF(fldt_ST0_A0, 0, 24)
DEF(fild_ST0_A0, 0, 32)
DEF(fildl_ST0_A0, 0, 24)
DEF(fildll_ST0_A0, 0, 24)
DEF(fsts_ST0_A0, 0, 14)
DEF(fstl_ST0_A0, 0, 18)
DEF(fstt_ST0_A0, 0, 26)
DEF(fist_ST0_A0, 0, 41)
DEF(fistl_ST0_A0, 0, 28)
DEF(fistll_ST0_A0, 0, 31)
DEF(fbld_ST0_A0, 0, 5)
DEF(fbst_ST0_A0, 0, 5)
DEF(fpush, 0, 15)
DEF(fpop, 0, 15)
DEF(fdecstp, 0, 17)
DEF(fincstp, 0, 17)
DEF(fmov_ST0_FT0, 0, 16)
DEF(fmov_FT0_STN, 1, 44)
DEF(fmov_ST0_STN, 1, 36)
DEF(fmov_STN_ST0, 1, 36)
DEF(fxchg_ST0_STN, 1, 64)
DEF(fcom_ST0_FT0, 0, 74)
DEF(fucom_ST0_FT0, 0, 74)
DEF(fcomi_ST0_FT0, 0, 77)
DEF(fucomi_ST0_FT0, 0, 77)
DEF(fadd_ST0_FT0, 0, 22)
DEF(fmul_ST0_FT0, 0, 22)
DEF(fsub_ST0_FT0, 0, 22)
DEF(fsubr_ST0_FT0, 0, 22)
DEF(fdiv_ST0_FT0, 0, 22)
DEF(fdivr_ST0_FT0, 0, 22)
DEF(fadd_STN_ST0, 1, 35)
DEF(fmul_STN_ST0, 1, 35)
DEF(fsub_STN_ST0, 1, 35)
DEF(fsubr_STN_ST0, 1, 37)
DEF(fdiv_STN_ST0, 1, 35)
DEF(fdivr_STN_ST0, 1, 37)
DEF(fchs_ST0, 0, 27)
DEF(fabs_ST0, 0, 27)
DEF(fxam_ST0, 0, 5)
DEF(fld1_ST0, 0, 16)
DEF(fldl2t_ST0, 0, 16)
DEF(fldl2e_ST0, 0, 16)
DEF(fldpi_ST0, 0, 16)
DEF(fldlg2_ST0, 0, 16)
DEF(fldln2_ST0, 0, 16)
DEF(fldz_ST0, 0, 16)
DEF(fldz_FT0, 0, 16)
DEF(f2xm1, 0, 5)
DEF(fyl2x, 0, 5)
DEF(fptan, 0, 5)
DEF(fpatan, 0, 5)
DEF(fxtract, 0, 5)
DEF(fprem1, 0, 5)
DEF(fprem, 0, 5)
DEF(fyl2xp1, 0, 5)
DEF(fsqrt, 0, 5)
DEF(fsincos, 0, 5)
DEF(frndint, 0, 5)
DEF(fscale, 0, 5)
DEF(fsin, 0, 5)
DEF(fcos, 0, 5)
DEF(fnstsw_A0, 0, 23)
DEF(fnstsw_EAX, 0, 33)
DEF(fnstcw_A0, 0, 6)
DEF(fldcw_A0, 0, 63)
DEF(fclex, 0, 7)
DEF(fninit, 0, 53)
DEF(fnstenv_A0, 1, 13)
DEF(fldenv_A0, 1, 13)
DEF(fnsave_A0, 1, 13)
DEF(frstor_A0, 1, 13)
DEF(lock, 0, 5)
DEF(unlock, 0, 5)
