<HTML>
<HEAD>
<TITLE>First Encounter Report</TITLE>
</HEAD>
<BODY>
##########################################################
<TABLE>
<TR><TD width = 150>#  Generated by:   </TD><TD>Cadence Encounter 13.13-s017_1</TD></TR>
<TR><TD>#  OS:              </TD><TD>Linux x86_64(Host ID microelnsys)</TD></TR>
<TR><TD>#  Generated on:    </TD><TD>Mon Jul 17 18:36:00 2017</TD></TR>
<TR><TD>#  Design:          /TD><TD>dlx</TD></TR>
<TR><TD>#  Command:    </TD><TD>summaryReport -outdir summaryReport</TD></TR>
</TABLE>
##########################################################
<HR SIZE=3>
<H3>Assign Statements Infomation Page</H3>
<H4> General Caution: </H4>
<UL>
    <LI>The assignment statements can impact CTS and IPO.
<P>
    <LI>You can use "setDoAssign" properly to slove the problem.
<P>
setDoAssign: Yes
<P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
    <TR>
    <TR>
    <TD>Verilog File Name: dlx.v<BR></TD>
    <TR>
    <TD>Module Name: datapath<BR></TD>
    <TR>
    <TD>n39 = Rst<BR></TD>
    <TR>
    <TD>PC_out[29] = PC_out_31<BR></TD>
    <TR>
    <TD>PC_out[30] = PC_out_31<BR></TD>
    <TR>
    <TD>PC_out[31] = PC_out_31<BR></TD>
</TABLE>
<P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
    <TR>
    <TR>
    <TD>Verilog File Name: dlx.v<BR></TD>
    <TR>
    <TD>Module Name: CU_HW<BR></TD>
    <TR>
    <TD>RF_WR = 1'b0<BR></TD>
    <TR>
    <TD>WB_MUX_SEL = 1'b0<BR></TD>
    <TR>
    <TD>DRAM_WR = 1'b0<BR></TD>
    <TR>
    <TD>SEL_LOAD0 = 1'b0<BR></TD>
    <TR>
    <TD>SEL_LOAD1 = 1'b0<BR></TD>
    <TR>
    <TD>SEL_LOAD2 = 1'b0<BR></TD>
    <TR>
    <TD>SEL_STORE0 = 1'b0<BR></TD>
    <TR>
    <TD>SEL_STORE1 = 1'b0<BR></TD>
    <TR>
    <TD>ALU_OPCODE[0] = 1'b0<BR></TD>
    <TR>
    <TD>ALU_OPCODE[1] = 1'b0<BR></TD>
    <TR>
    <TD>ALU_OPCODE[2] = 1'b0<BR></TD>
    <TR>
    <TD>ALU_OPCODE[3] = 1'b0<BR></TD>
    <TR>
    <TD>ALU_OPCODE[4] = 1'b0<BR></TD>
    <TR>
    <TD>EQ_COND = 1'b0<BR></TD>
    <TR>
    <TD>MUXB_SEL = 1'b0<BR></TD>
    <TR>
    <TD>MUXA_SEL = 1'b0<BR></TD>
    <TR>
    <TD>IMM_SEL = 1'b0<BR></TD>
    <TR>
    <TD>RET = 1'b0<BR></TD>
    <TR>
    <TD>CALL = 1'b0<BR></TD>
    <TR>
    <TD>RF_EN = 1'b0<BR></TD>
    <TR>
    <TD>RF_RD2_EN = 1'b0<BR></TD>
    <TR>
    <TD>RF_RD1_EN = 1'b0<BR></TD>
    <TR>
    <TD>JUMP_EN = 1'b0<BR></TD>
</TABLE>
<P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
    <TR>
    <TR>
    <TD>Verilog File Name: dlx.v<BR></TD>
    <TR>
    <TD>Module Name: w_reg_file_M8_N8_F4_Nbit32<BR></TD>
    <TR>
    <TD>sub_71/carry[4] = add_wr[3]<BR></TD>
    <TR>
    <TD>sub_132/carry[4] = add_rd1[3]<BR></TD>
    <TR>
    <TD>sub_146/carry[4] = add_rd2[3]<BR></TD>
    <TR>
    <TD>N46058 = add_rd2[2]<BR></TD>
    <TR>
    <TD>N46057 = add_rd2[1]<BR></TD>
    <TR>
    <TD>N46056 = add_rd2[0]<BR></TD>
    <TR>
    <TD>N45544 = add_rd1[2]<BR></TD>
    <TR>
    <TD>N45543 = add_rd1[1]<BR></TD>
    <TR>
    <TD>N45542 = add_rd1[0]<BR></TD>
    <TR>
    <TD>N192 = add_wr[2]<BR></TD>
    <TR>
    <TD>N191 = add_wr[1]<BR></TD>
    <TR>
    <TD>N190 = add_wr[0]<BR></TD>
</TABLE>
<P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
    <TR>
    <TR>
    <TD>Verilog File Name: dlx.v<BR></TD>
    <TR>
    <TD>Module Name: sign_ext_Nstart16_Nend32<BR></TD>
    <TR>
    <TD>Aout[0] = Ain[0]<BR></TD>
    <TR>
    <TD>Aout[1] = Ain[1]<BR></TD>
    <TR>
    <TD>Aout[2] = Ain[2]<BR></TD>
    <TR>
    <TD>Aout[3] = Ain[3]<BR></TD>
    <TR>
    <TD>Aout[4] = Ain[4]<BR></TD>
    <TR>
    <TD>Aout[5] = Ain[5]<BR></TD>
    <TR>
    <TD>Aout[6] = Ain[6]<BR></TD>
    <TR>
    <TD>Aout[7] = Ain[7]<BR></TD>
    <TR>
    <TD>Aout[8] = Ain[8]<BR></TD>
    <TR>
    <TD>Aout[9] = Ain[9]<BR></TD>
    <TR>
    <TD>Aout[10] = Ain[10]<BR></TD>
    <TR>
    <TD>Aout[11] = Ain[11]<BR></TD>
    <TR>
    <TD>Aout[12] = Ain[12]<BR></TD>
    <TR>
    <TD>Aout[13] = Ain[13]<BR></TD>
    <TR>
    <TD>Aout[14] = Ain[14]<BR></TD>
    <TR>
    <TD>Aout_31 = Ain[15]<BR></TD>
    <TR>
    <TD>Aout[15] = Aout_31<BR></TD>
    <TR>
    <TD>Aout[16] = Aout_31<BR></TD>
    <TR>
    <TD>Aout[17] = Aout_31<BR></TD>
    <TR>
    <TD>Aout[18] = Aout_31<BR></TD>
    <TR>
    <TD>Aout[19] = Aout_31<BR></TD>
    <TR>
    <TD>Aout[20] = Aout_31<BR></TD>
    <TR>
    <TD>Aout[21] = Aout_31<BR></TD>
    <TR>
    <TD>Aout[22] = Aout_31<BR></TD>
    <TR>
    <TD>Aout[23] = Aout_31<BR></TD>
    <TR>
    <TD>Aout[24] = Aout_31<BR></TD>
    <TR>
    <TD>Aout[25] = Aout_31<BR></TD>
    <TR>
    <TD>Aout[26] = Aout_31<BR></TD>
    <TR>
    <TD>Aout[27] = Aout_31<BR></TD>
    <TR>
    <TD>Aout[28] = Aout_31<BR></TD>
    <TR>
    <TD>Aout[29] = Aout_31<BR></TD>
    <TR>
    <TD>Aout[30] = Aout_31<BR></TD>
    <TR>
    <TD>Aout[31] = Aout_31<BR></TD>
</TABLE>
<P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
    <TR>
    <TR>
    <TD>Verilog File Name: dlx.v<BR></TD>
    <TR>
    <TD>Module Name: sign_ext_Nstart26_Nend32<BR></TD>
    <TR>
    <TD>Aout[0] = Ain[0]<BR></TD>
    <TR>
    <TD>Aout[1] = Ain[1]<BR></TD>
    <TR>
    <TD>Aout[2] = Ain[2]<BR></TD>
    <TR>
    <TD>Aout[3] = Ain[3]<BR></TD>
    <TR>
    <TD>Aout[4] = Ain[4]<BR></TD>
    <TR>
    <TD>Aout[5] = Ain[5]<BR></TD>
    <TR>
    <TD>Aout[6] = Ain[6]<BR></TD>
    <TR>
    <TD>Aout[7] = Ain[7]<BR></TD>
    <TR>
    <TD>Aout[8] = Ain[8]<BR></TD>
    <TR>
    <TD>Aout[9] = Ain[9]<BR></TD>
    <TR>
    <TD>Aout[10] = Ain[10]<BR></TD>
    <TR>
    <TD>Aout[11] = Ain[11]<BR></TD>
    <TR>
    <TD>Aout[12] = Ain[12]<BR></TD>
    <TR>
    <TD>Aout[13] = Ain[13]<BR></TD>
    <TR>
    <TD>Aout[14] = Ain[14]<BR></TD>
    <TR>
    <TD>Aout[15] = Ain[15]<BR></TD>
    <TR>
    <TD>Aout[16] = Ain[16]<BR></TD>
    <TR>
    <TD>Aout[17] = Ain[17]<BR></TD>
    <TR>
    <TD>Aout[18] = Ain[18]<BR></TD>
    <TR>
    <TD>Aout[19] = Ain[19]<BR></TD>
    <TR>
    <TD>Aout[20] = Ain[20]<BR></TD>
    <TR>
    <TD>Aout[21] = Ain[21]<BR></TD>
    <TR>
    <TD>Aout[22] = Ain[22]<BR></TD>
    <TR>
    <TD>Aout[23] = Ain[23]<BR></TD>
    <TR>
    <TD>Aout[24] = Ain[24]<BR></TD>
    <TR>
    <TD>Aout_31 = Ain[25]<BR></TD>
    <TR>
    <TD>Aout[25] = Aout_31<BR></TD>
    <TR>
    <TD>Aout[26] = Aout_31<BR></TD>
    <TR>
    <TD>Aout[27] = Aout_31<BR></TD>
    <TR>
    <TD>Aout[28] = Aout_31<BR></TD>
    <TR>
    <TD>Aout[29] = Aout_31<BR></TD>
    <TR>
    <TD>Aout[30] = Aout_31<BR></TD>
    <TR>
    <TD>Aout[31] = Aout_31<BR></TD>
</TABLE>
<P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
    <TR>
    <TR>
    <TD>Verilog File Name: dlx.v<BR></TD>
    <TR>
    <TD>Module Name: MUX21_GENERIC_N32_1<BR></TD>
    <TR>
    <TD>n3 = SEL<BR></TD>
</TABLE>
<P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
    <TR>
    <TR>
    <TD>Verilog File Name: dlx.v<BR></TD>
    <TR>
    <TD>Module Name: counter<BR></TD>
    <TR>
    <TD>n68 = rst<BR></TD>
</TABLE>
<P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
    <TR>
    <TR>
    <TD>Verilog File Name: dlx.v<BR></TD>
    <TR>
    <TD>Module Name: booth_mul_N16<BR></TD>
    <TR>
    <TD>n1 = A[15]<BR></TD>
    <TR>
    <TD>n24 = A[7]<BR></TD>
    <TR>
    <TD>n23 = A[11]<BR></TD>
    <TR>
    <TD>n16 = A[0]<BR></TD>
    <TR>
    <TD>n12 = A[5]<BR></TD>
    <TR>
    <TD>n9 = A[10]<BR></TD>
    <TR>
    <TD>n8 = A[9]<BR></TD>
    <TR>
    <TD>n7 = A[6]<BR></TD>
    <TR>
    <TD>n6 = A[12]<BR></TD>
    <TR>
    <TD>n5 = A[8]<BR></TD>
    <TR>
    <TD>n4 = A[2]<BR></TD>
</TABLE>
<P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
    <TR>
    <TR>
    <TD>Verilog File Name: dlx.v<BR></TD>
    <TR>
    <TD>Module Name: carry_generator_N32_Nblocks8<BR></TD>
    <TR>
    <TD>Cout[0] = Ci<BR></TD>
</TABLE>
<P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
    <TR>
    <TR>
    <TD>Verilog File Name: dlx.v<BR></TD>
    <TR>
    <TD>Module Name: sum_generator_Nbits32_Nblocks8<BR></TD>
    <TR>
    <TD>Cout = Carry[8]<BR></TD>
</TABLE>
<P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
    <TR>
    <TR>
    <TD>Verilog File Name: dlx.v<BR></TD>
    <TR>
    <TD>Module Name: PC_incr_DW01_add_1<BR></TD>
    <TR>
    <TD>A[0] = A[0]<BR></TD>
    <TR>
    <TD>SUM[0] = A[0]<BR></TD>
    <TR>
    <TD>A[1] = A[1]<BR></TD>
    <TR>
    <TD>SUM[1] = A[1]<BR></TD>
</TABLE>
<P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
    <TR>
    <TR>
    <TD>Verilog File Name: dlx.v<BR></TD>
    <TR>
    <TD>Module Name: cla_adder_N32_0<BR></TD>
    <TR>
    <TD>n50 = A[23]<BR></TD>
    <TR>
    <TD>n49 = B[23]<BR></TD>
    <TR>
    <TD>n48 = A[24]<BR></TD>
    <TR>
    <TD>n47 = A[28]<BR></TD>
    <TR>
    <TD>n46 = B[21]<BR></TD>
    <TR>
    <TD>n45 = A[27]<BR></TD>
    <TR>
    <TD>n44 = B[28]<BR></TD>
    <TR>
    <TD>n43 = B[27]<BR></TD>
    <TR>
    <TD>n42 = B[24]<BR></TD>
    <TR>
    <TD>n41 = A[15]<BR></TD>
    <TR>
    <TD>n40 = A[14]<BR></TD>
    <TR>
    <TD>n39 = A[13]<BR></TD>
    <TR>
    <TD>n38 = B[13]<BR></TD>
    <TR>
    <TD>n37 = A[21]<BR></TD>
    <TR>
    <TD>n36 = B[29]<BR></TD>
    <TR>
    <TD>n35 = A[26]<BR></TD>
    <TR>
    <TD>n34 = A[25]<BR></TD>
    <TR>
    <TD>n33 = B[17]<BR></TD>
    <TR>
    <TD>n32 = A[9]<BR></TD>
    <TR>
    <TD>n31 = B[15]<BR></TD>
    <TR>
    <TD>n30 = A[17]<BR></TD>
    <TR>
    <TD>n29 = B[19]<BR></TD>
    <TR>
    <TD>n28 = A[22]<BR></TD>
    <TR>
    <TD>n27 = A[11]<BR></TD>
    <TR>
    <TD>n26 = B[14]<BR></TD>
    <TR>
    <TD>n25 = B[18]<BR></TD>
    <TR>
    <TD>n24 = A[10]<BR></TD>
    <TR>
    <TD>n23 = B[12]<BR></TD>
    <TR>
    <TD>n22 = A[29]<BR></TD>
    <TR>
    <TD>n21 = B[9]<BR></TD>
    <TR>
    <TD>n20 = A[3]<BR></TD>
    <TR>
    <TD>n19 = A[19]<BR></TD>
    <TR>
    <TD>n18 = B[11]<BR></TD>
    <TR>
    <TD>n17 = B[7]<BR></TD>
    <TR>
    <TD>n16 = A[7]<BR></TD>
    <TR>
    <TD>n15 = A[18]<BR></TD>
    <TR>
    <TD>n14 = A[6]<BR></TD>
    <TR>
    <TD>n13 = A[1]<BR></TD>
    <TR>
    <TD>n12 = B[3]<BR></TD>
    <TR>
    <TD>n11 = B[22]<BR></TD>
    <TR>
    <TD>n10 = B[5]<BR></TD>
    <TR>
    <TD>n9 = B[26]<BR></TD>
    <TR>
    <TD>n8 = B[10]<BR></TD>
    <TR>
    <TD>n7 = A[0]<BR></TD>
    <TR>
    <TD>n6 = A[12]<BR></TD>
    <TR>
    <TD>n5 = A[2]<BR></TD>
    <TR>
    <TD>n4 = B[6]<BR></TD>
    <TR>
    <TD>n3 = A[5]<BR></TD>
</TABLE>
<P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
    <TR>
    <TR>
    <TD>Verilog File Name: dlx.v<BR></TD>
    <TR>
    <TD>Module Name: shift_mul_N16_S0<BR></TD>
    <TR>
    <TD>D[28] = D[28]<BR></TD>
    <TR>
    <TD>D[29] = D[28]<BR></TD>
    <TR>
    <TD>D[30] = D[28]<BR></TD>
    <TR>
    <TD>D[31] = D[28]<BR></TD>
    <TR>
    <TD>B[15] = D[28]<BR></TD>
    <TR>
    <TD>B[16] = D[28]<BR></TD>
    <TR>
    <TD>B[17] = D[28]<BR></TD>
    <TR>
    <TD>B[18] = D[28]<BR></TD>
    <TR>
    <TD>B[19] = D[28]<BR></TD>
    <TR>
    <TD>B[20] = D[28]<BR></TD>
    <TR>
    <TD>B[21] = D[28]<BR></TD>
    <TR>
    <TD>B[22] = D[28]<BR></TD>
    <TR>
    <TD>B[23] = D[28]<BR></TD>
    <TR>
    <TD>B[24] = D[28]<BR></TD>
    <TR>
    <TD>B[26] = D[28]<BR></TD>
    <TR>
    <TD>B[28] = D[28]<BR></TD>
    <TR>
    <TD>B[30] = D[28]<BR></TD>
    <TR>
    <TD>D[16] = D[28]<BR></TD>
    <TR>
    <TD>D[18] = D[28]<BR></TD>
    <TR>
    <TD>D[20] = D[28]<BR></TD>
    <TR>
    <TD>D[22] = D[28]<BR></TD>
    <TR>
    <TD>D[24] = D[28]<BR></TD>
    <TR>
    <TD>D[26] = D[28]<BR></TD>
    <TR>
    <TD>B[25] = D[28]<BR></TD>
    <TR>
    <TD>B[29] = D[28]<BR></TD>
    <TR>
    <TD>D[12] = D[12]<BR></TD>
    <TR>
    <TD>B[11] = D[12]<BR></TD>
    <TR>
    <TD>D[3] = D[3]<BR></TD>
    <TR>
    <TD>B[2] = D[3]<BR></TD>
    <TR>
    <TD>C[20] = C[20]<BR></TD>
    <TR>
    <TD>C[29] = C[20]<BR></TD>
    <TR>
    <TD>C[30] = C[20]<BR></TD>
    <TR>
    <TD>C[28] = C[20]<BR></TD>
    <TR>
    <TD>C[25] = C[20]<BR></TD>
    <TR>
    <TD>C[26] = C[20]<BR></TD>
    <TR>
    <TD>C[23] = C[20]<BR></TD>
    <TR>
    <TD>C[24] = C[20]<BR></TD>
    <TR>
    <TD>C[21] = C[20]<BR></TD>
    <TR>
    <TD>C[22] = C[20]<BR></TD>
    <TR>
    <TD>C[19] = C[20]<BR></TD>
    <TR>
    <TD>C[18] = C[20]<BR></TD>
    <TR>
    <TD>C[17] = C[20]<BR></TD>
    <TR>
    <TD>C[31] = C[20]<BR></TD>
    <TR>
    <TD>C[16] = C[20]<BR></TD>
    <TR>
    <TD>E[31] = C[20]<BR></TD>
    <TR>
    <TD>E[30] = C[20]<BR></TD>
    <TR>
    <TD>E[29] = C[20]<BR></TD>
    <TR>
    <TD>E[28] = C[20]<BR></TD>
    <TR>
    <TD>E[27] = C[20]<BR></TD>
    <TR>
    <TD>E[26] = C[20]<BR></TD>
    <TR>
    <TD>E[20] = C[20]<BR></TD>
    <TR>
    <TD>E[24] = C[20]<BR></TD>
    <TR>
    <TD>E[23] = C[20]<BR></TD>
    <TR>
    <TD>E[21] = C[20]<BR></TD>
    <TR>
    <TD>C[27] = C[20]<BR></TD>
    <TR>
    <TD>E[19] = C[20]<BR></TD>
    <TR>
    <TD>E[18] = C[20]<BR></TD>
    <TR>
    <TD>E[25] = C[20]<BR></TD>
    <TR>
    <TD>E[22] = C[20]<BR></TD>
    <TR>
    <TD>E[17] = C[20]<BR></TD>
    <TR>
    <TD>A[15] = A[15]<BR></TD>
    <TR>
    <TD>D[17] = A[15]<BR></TD>
    <TR>
    <TD>D[19] = A[15]<BR></TD>
    <TR>
    <TD>D[21] = A[15]<BR></TD>
    <TR>
    <TD>D[23] = A[15]<BR></TD>
    <TR>
    <TD>D[25] = A[15]<BR></TD>
    <TR>
    <TD>D[27] = A[15]<BR></TD>
    <TR>
    <TD>B[27] = A[15]<BR></TD>
    <TR>
    <TD>B[31] = A[15]<BR></TD>
    <TR>
    <TD>A[0] = A[0]<BR></TD>
    <TR>
    <TD>E[1] = A[0]<BR></TD>
    <TR>
    <TD>D[1] = A[0]<BR></TD>
    <TR>
    <TD>C[0] = A[0]<BR></TD>
    <TR>
    <TD>B[0] = A[0]<BR></TD>
    <TR>
    <TD>A[5] = A[5]<BR></TD>
    <TR>
    <TD>D[6] = A[5]<BR></TD>
    <TR>
    <TD>B[5] = A[5]<BR></TD>
    <TR>
    <TD>A[6] = A[6]<BR></TD>
    <TR>
    <TD>D[7] = A[6]<BR></TD>
    <TR>
    <TD>B[6] = A[6]<BR></TD>
    <TR>
    <TD>A[7] = A[7]<BR></TD>
    <TR>
    <TD>D[8] = A[7]<BR></TD>
    <TR>
    <TD>B[7] = A[7]<BR></TD>
    <TR>
    <TD>E[4] = E[4]<BR></TD>
    <TR>
    <TD>C[3] = E[4]<BR></TD>
    <TR>
    <TD>A[12] = A[12]<BR></TD>
    <TR>
    <TD>D[13] = A[12]<BR></TD>
    <TR>
    <TD>B[12] = A[12]<BR></TD>
    <TR>
    <TD>A[1] = A[1]<BR></TD>
    <TR>
    <TD>D[2] = A[1]<BR></TD>
    <TR>
    <TD>B[1] = A[1]<BR></TD>
    <TR>
    <TD>C[1] = E[2]<BR></TD>
    <TR>
    <TD>C[2] = E[3]<BR></TD>
    <TR>
    <TD>C[4] = E[5]<BR></TD>
    <TR>
    <TD>C[5] = E[6]<BR></TD>
    <TR>
    <TD>C[6] = E[7]<BR></TD>
    <TR>
    <TD>C[7] = E[8]<BR></TD>
    <TR>
    <TD>C[8] = E[9]<BR></TD>
    <TR>
    <TD>C[9] = E[10]<BR></TD>
    <TR>
    <TD>C[10] = E[11]<BR></TD>
    <TR>
    <TD>C[11] = E[12]<BR></TD>
    <TR>
    <TD>C[12] = E[13]<BR></TD>
    <TR>
    <TD>C[13] = E[14]<BR></TD>
    <TR>
    <TD>C[14] = E[15]<BR></TD>
    <TR>
    <TD>C[15] = E[16]<BR></TD>
    <TR>
    <TD>D[4] = A[3]<BR></TD>
    <TR>
    <TD>B[3] = A[3]<BR></TD>
    <TR>
    <TD>D[5] = A[4]<BR></TD>
    <TR>
    <TD>B[4] = A[4]<BR></TD>
    <TR>
    <TD>D[9] = A[8]<BR></TD>
    <TR>
    <TD>B[8] = A[8]<BR></TD>
    <TR>
    <TD>D[10] = A[9]<BR></TD>
    <TR>
    <TD>B[9] = A[9]<BR></TD>
    <TR>
    <TD>D[11] = A[10]<BR></TD>
    <TR>
    <TD>B[10] = A[10]<BR></TD>
    <TR>
    <TD>D[14] = A[13]<BR></TD>
    <TR>
    <TD>B[13] = A[13]<BR></TD>
    <TR>
    <TD>D[15] = A[14]<BR></TD>
    <TR>
    <TD>B[14] = A[14]<BR></TD>
    <TR>
    <TD>E[0] = 1'b0<BR></TD>
    <TR>
    <TD>D[0] = 1'b0<BR></TD>
</TABLE>
<P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
    <TR>
    <TR>
    <TD>Verilog File Name: dlx.v<BR></TD>
    <TR>
    <TD>Module Name: shift_mul_N16_S2<BR></TD>
    <TR>
    <TD>B[29] = B[29]<BR></TD>
    <TR>
    <TD>B[27] = B[29]<BR></TD>
    <TR>
    <TD>B[28] = B[29]<BR></TD>
    <TR>
    <TD>B[31] = B[29]<BR></TD>
    <TR>
    <TD>B[30] = B[29]<BR></TD>
    <TR>
    <TD>D[30] = D[30]<BR></TD>
    <TR>
    <TD>D[31] = D[30]<BR></TD>
    <TR>
    <TD>B[17] = D[30]<BR></TD>
    <TR>
    <TD>B[20] = D[30]<BR></TD>
    <TR>
    <TD>B[18] = D[30]<BR></TD>
    <TR>
    <TD>B[19] = D[30]<BR></TD>
    <TR>
    <TD>B[23] = D[30]<BR></TD>
    <TR>
    <TD>B[21] = D[30]<BR></TD>
    <TR>
    <TD>B[22] = D[30]<BR></TD>
    <TR>
    <TD>B[26] = D[30]<BR></TD>
    <TR>
    <TD>B[24] = D[30]<BR></TD>
    <TR>
    <TD>B[25] = D[30]<BR></TD>
    <TR>
    <TD>D[18] = D[18]<BR></TD>
    <TR>
    <TD>D[19] = D[18]<BR></TD>
    <TR>
    <TD>D[20] = D[18]<BR></TD>
    <TR>
    <TD>D[21] = D[18]<BR></TD>
    <TR>
    <TD>D[22] = D[18]<BR></TD>
    <TR>
    <TD>D[23] = D[18]<BR></TD>
    <TR>
    <TD>D[24] = D[18]<BR></TD>
    <TR>
    <TD>D[25] = D[18]<BR></TD>
    <TR>
    <TD>D[26] = D[18]<BR></TD>
    <TR>
    <TD>D[27] = D[18]<BR></TD>
    <TR>
    <TD>D[28] = D[18]<BR></TD>
    <TR>
    <TD>D[29] = D[18]<BR></TD>
    <TR>
    <TD>D[15] = D[15]<BR></TD>
    <TR>
    <TD>B[14] = D[15]<BR></TD>
    <TR>
    <TD>D[13] = D[13]<BR></TD>
    <TR>
    <TD>B[12] = D[13]<BR></TD>
    <TR>
    <TD>E[23] = E[23]<BR></TD>
    <TR>
    <TD>E[19] = E[23]<BR></TD>
    <TR>
    <TD>E[20] = E[23]<BR></TD>
    <TR>
    <TD>E[21] = E[23]<BR></TD>
    <TR>
    <TD>E[22] = E[23]<BR></TD>
    <TR>
    <TD>E[25] = E[23]<BR></TD>
    <TR>
    <TD>E[24] = E[23]<BR></TD>
    <TR>
    <TD>E[27] = E[23]<BR></TD>
    <TR>
    <TD>E[26] = E[23]<BR></TD>
    <TR>
    <TD>E[29] = E[23]<BR></TD>
    <TR>
    <TD>C[30] = E[23]<BR></TD>
    <TR>
    <TD>C[18] = E[23]<BR></TD>
    <TR>
    <TD>C[24] = E[23]<BR></TD>
    <TR>
    <TD>C[20] = E[23]<BR></TD>
    <TR>
    <TD>C[21] = E[23]<BR></TD>
    <TR>
    <TD>A[6] = A[6]<BR></TD>
    <TR>
    <TD>D[9] = A[6]<BR></TD>
    <TR>
    <TD>B[8] = A[6]<BR></TD>
    <TR>
    <TD>A[5] = A[5]<BR></TD>
    <TR>
    <TD>D[8] = A[5]<BR></TD>
    <TR>
    <TD>B[7] = A[5]<BR></TD>
    <TR>
    <TD>A[0] = A[0]<BR></TD>
    <TR>
    <TD>E[3] = A[0]<BR></TD>
    <TR>
    <TD>D[3] = A[0]<BR></TD>
    <TR>
    <TD>C[2] = A[0]<BR></TD>
    <TR>
    <TD>B[2] = A[0]<BR></TD>
    <TR>
    <TD>A[2] = A[2]<BR></TD>
    <TR>
    <TD>D[5] = A[2]<BR></TD>
    <TR>
    <TD>B[4] = A[2]<BR></TD>
    <TR>
    <TD>C[22] = C[22]<BR></TD>
    <TR>
    <TD>C[23] = C[22]<BR></TD>
    <TR>
    <TD>C[29] = C[22]<BR></TD>
    <TR>
    <TD>C[25] = C[22]<BR></TD>
    <TR>
    <TD>C[26] = C[22]<BR></TD>
    <TR>
    <TD>C[27] = C[22]<BR></TD>
    <TR>
    <TD>C[28] = C[22]<BR></TD>
    <TR>
    <TD>C[19] = C[22]<BR></TD>
    <TR>
    <TD>E[28] = C[22]<BR></TD>
    <TR>
    <TD>E[31] = C[22]<BR></TD>
    <TR>
    <TD>E[30] = C[22]<BR></TD>
    <TR>
    <TD>C[31] = C[22]<BR></TD>
    <TR>
    <TD>C[3] = E[4]<BR></TD>
    <TR>
    <TD>C[4] = E[5]<BR></TD>
    <TR>
    <TD>C[5] = E[6]<BR></TD>
    <TR>
    <TD>C[6] = E[7]<BR></TD>
    <TR>
    <TD>C[7] = E[8]<BR></TD>
    <TR>
    <TD>C[8] = E[9]<BR></TD>
    <TR>
    <TD>C[9] = E[10]<BR></TD>
    <TR>
    <TD>C[10] = E[11]<BR></TD>
    <TR>
    <TD>C[11] = E[12]<BR></TD>
    <TR>
    <TD>C[12] = E[13]<BR></TD>
    <TR>
    <TD>C[13] = E[14]<BR></TD>
    <TR>
    <TD>C[14] = E[15]<BR></TD>
    <TR>
    <TD>C[15] = E[16]<BR></TD>
    <TR>
    <TD>C[16] = E[17]<BR></TD>
    <TR>
    <TD>C[17] = E[18]<BR></TD>
    <TR>
    <TD>A[1] = A[1]<BR></TD>
    <TR>
    <TD>D[4] = A[1]<BR></TD>
    <TR>
    <TD>B[3] = A[1]<BR></TD>
    <TR>
    <TD>A[3] = A[3]<BR></TD>
    <TR>
    <TD>D[6] = A[3]<BR></TD>
    <TR>
    <TD>B[5] = A[3]<BR></TD>
    <TR>
    <TD>A[4] = A[4]<BR></TD>
    <TR>
    <TD>D[7] = A[4]<BR></TD>
    <TR>
    <TD>B[6] = A[4]<BR></TD>
    <TR>
    <TD>A[7] = A[7]<BR></TD>
    <TR>
    <TD>D[10] = A[7]<BR></TD>
    <TR>
    <TD>B[9] = A[7]<BR></TD>
    <TR>
    <TD>A[8] = A[8]<BR></TD>
    <TR>
    <TD>D[11] = A[8]<BR></TD>
    <TR>
    <TD>B[10] = A[8]<BR></TD>
    <TR>
    <TD>A[9] = A[9]<BR></TD>
    <TR>
    <TD>D[12] = A[9]<BR></TD>
    <TR>
    <TD>B[11] = A[9]<BR></TD>
    <TR>
    <TD>A[11] = A[11]<BR></TD>
    <TR>
    <TD>D[14] = A[11]<BR></TD>
    <TR>
    <TD>B[13] = A[11]<BR></TD>
    <TR>
    <TD>A[13] = A[13]<BR></TD>
    <TR>
    <TD>D[16] = A[13]<BR></TD>
    <TR>
    <TD>B[15] = A[13]<BR></TD>
    <TR>
    <TD>A[14] = A[14]<BR></TD>
    <TR>
    <TD>D[17] = A[14]<BR></TD>
    <TR>
    <TD>B[16] = A[14]<BR></TD>
    <TR>
    <TD>E[0] = 1'b0<BR></TD>
    <TR>
    <TD>E[1] = 1'b0<BR></TD>
    <TR>
    <TD>E[2] = 1'b0<BR></TD>
    <TR>
    <TD>D[0] = 1'b0<BR></TD>
    <TR>
    <TD>D[1] = 1'b0<BR></TD>
    <TR>
    <TD>D[2] = 1'b0<BR></TD>
    <TR>
    <TD>C[0] = 1'b0<BR></TD>
    <TR>
    <TD>C[1] = 1'b0<BR></TD>
    <TR>
    <TD>B[0] = 1'b0<BR></TD>
    <TR>
    <TD>B[1] = 1'b0<BR></TD>
</TABLE>
<P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
    <TR>
    <TR>
    <TD>Verilog File Name: dlx.v<BR></TD>
    <TR>
    <TD>Module Name: shift_mul_N16_S4<BR></TD>
    <TR>
    <TD>B[19] = B[19]<BR></TD>
    <TR>
    <TD>B[26] = B[19]<BR></TD>
    <TR>
    <TD>B[20] = B[19]<BR></TD>
    <TR>
    <TD>B[21] = B[19]<BR></TD>
    <TR>
    <TD>B[22] = B[19]<BR></TD>
    <TR>
    <TD>B[23] = B[19]<BR></TD>
    <TR>
    <TD>B[24] = B[19]<BR></TD>
    <TR>
    <TD>B[25] = B[19]<BR></TD>
    <TR>
    <TD>B[31] = B[19]<BR></TD>
    <TR>
    <TD>B[27] = B[19]<BR></TD>
    <TR>
    <TD>B[28] = B[19]<BR></TD>
    <TR>
    <TD>B[29] = B[19]<BR></TD>
    <TR>
    <TD>B[30] = B[19]<BR></TD>
    <TR>
    <TD>D[20] = D[20]<BR></TD>
    <TR>
    <TD>D[21] = D[20]<BR></TD>
    <TR>
    <TD>D[22] = D[20]<BR></TD>
    <TR>
    <TD>D[23] = D[20]<BR></TD>
    <TR>
    <TD>D[24] = D[20]<BR></TD>
    <TR>
    <TD>D[25] = D[20]<BR></TD>
    <TR>
    <TD>D[26] = D[20]<BR></TD>
    <TR>
    <TD>D[27] = D[20]<BR></TD>
    <TR>
    <TD>D[28] = D[20]<BR></TD>
    <TR>
    <TD>D[29] = D[20]<BR></TD>
    <TR>
    <TD>D[30] = D[20]<BR></TD>
    <TR>
    <TD>D[31] = D[20]<BR></TD>
    <TR>
    <TD>D[19] = D[19]<BR></TD>
    <TR>
    <TD>B[18] = D[19]<BR></TD>
    <TR>
    <TD>E[21] = E[21]<BR></TD>
    <TR>
    <TD>E[22] = E[21]<BR></TD>
    <TR>
    <TD>E[28] = E[21]<BR></TD>
    <TR>
    <TD>C[24] = E[21]<BR></TD>
    <TR>
    <TD>C[25] = E[21]<BR></TD>
    <TR>
    <TD>C[28] = E[21]<BR></TD>
    <TR>
    <TD>C[29] = E[21]<BR></TD>
    <TR>
    <TD>C[30] = E[21]<BR></TD>
    <TR>
    <TD>C[31] = E[21]<BR></TD>
    <TR>
    <TD>E[23] = E[23]<BR></TD>
    <TR>
    <TD>E[24] = E[23]<BR></TD>
    <TR>
    <TD>E[25] = E[23]<BR></TD>
    <TR>
    <TD>E[26] = E[23]<BR></TD>
    <TR>
    <TD>E[27] = E[23]<BR></TD>
    <TR>
    <TD>E[29] = E[23]<BR></TD>
    <TR>
    <TD>E[30] = E[23]<BR></TD>
    <TR>
    <TD>E[31] = E[23]<BR></TD>
    <TR>
    <TD>C[20] = E[23]<BR></TD>
    <TR>
    <TD>C[21] = E[23]<BR></TD>
    <TR>
    <TD>C[22] = E[23]<BR></TD>
    <TR>
    <TD>C[23] = E[23]<BR></TD>
    <TR>
    <TD>C[26] = E[23]<BR></TD>
    <TR>
    <TD>C[27] = E[23]<BR></TD>
    <TR>
    <TD>A[9] = A[9]<BR></TD>
    <TR>
    <TD>D[14] = A[9]<BR></TD>
    <TR>
    <TD>B[13] = A[9]<BR></TD>
    <TR>
    <TD>A[11] = A[11]<BR></TD>
    <TR>
    <TD>D[16] = A[11]<BR></TD>
    <TR>
    <TD>B[15] = A[11]<BR></TD>
    <TR>
    <TD>A[0] = A[0]<BR></TD>
    <TR>
    <TD>E[5] = A[0]<BR></TD>
    <TR>
    <TD>D[5] = A[0]<BR></TD>
    <TR>
    <TD>C[4] = A[0]<BR></TD>
    <TR>
    <TD>B[4] = A[0]<BR></TD>
    <TR>
    <TD>E[6] = E[6]<BR></TD>
    <TR>
    <TD>C[5] = E[6]<BR></TD>
    <TR>
    <TD>E[7] = E[7]<BR></TD>
    <TR>
    <TD>C[6] = E[7]<BR></TD>
    <TR>
    <TD>E[8] = E[8]<BR></TD>
    <TR>
    <TD>C[7] = E[8]<BR></TD>
    <TR>
    <TD>E[9] = E[9]<BR></TD>
    <TR>
    <TD>C[8] = E[9]<BR></TD>
    <TR>
    <TD>E[10] = E[10]<BR></TD>
    <TR>
    <TD>C[9] = E[10]<BR></TD>
    <TR>
    <TD>E[11] = E[11]<BR></TD>
    <TR>
    <TD>C[10] = E[11]<BR></TD>
    <TR>
    <TD>E[12] = E[12]<BR></TD>
    <TR>
    <TD>C[11] = E[12]<BR></TD>
    <TR>
    <TD>E[13] = E[13]<BR></TD>
    <TR>
    <TD>C[12] = E[13]<BR></TD>
    <TR>
    <TD>E[14] = E[14]<BR></TD>
    <TR>
    <TD>C[13] = E[14]<BR></TD>
    <TR>
    <TD>E[15] = E[15]<BR></TD>
    <TR>
    <TD>C[14] = E[15]<BR></TD>
    <TR>
    <TD>E[16] = E[16]<BR></TD>
    <TR>
    <TD>C[15] = E[16]<BR></TD>
    <TR>
    <TD>E[17] = E[17]<BR></TD>
    <TR>
    <TD>C[16] = E[17]<BR></TD>
    <TR>
    <TD>E[18] = E[18]<BR></TD>
    <TR>
    <TD>C[17] = E[18]<BR></TD>
    <TR>
    <TD>E[19] = E[19]<BR></TD>
    <TR>
    <TD>C[18] = E[19]<BR></TD>
    <TR>
    <TD>E[20] = E[20]<BR></TD>
    <TR>
    <TD>C[19] = E[20]<BR></TD>
    <TR>
    <TD>A[1] = A[1]<BR></TD>
    <TR>
    <TD>D[6] = A[1]<BR></TD>
    <TR>
    <TD>B[5] = A[1]<BR></TD>
    <TR>
    <TD>A[2] = A[2]<BR></TD>
    <TR>
    <TD>D[7] = A[2]<BR></TD>
    <TR>
    <TD>B[6] = A[2]<BR></TD>
    <TR>
    <TD>A[3] = A[3]<BR></TD>
    <TR>
    <TD>D[8] = A[3]<BR></TD>
    <TR>
    <TD>B[7] = A[3]<BR></TD>
    <TR>
    <TD>A[4] = A[4]<BR></TD>
    <TR>
    <TD>D[9] = A[4]<BR></TD>
    <TR>
    <TD>B[8] = A[4]<BR></TD>
    <TR>
    <TD>A[5] = A[5]<BR></TD>
    <TR>
    <TD>D[10] = A[5]<BR></TD>
    <TR>
    <TD>B[9] = A[5]<BR></TD>
    <TR>
    <TD>A[6] = A[6]<BR></TD>
    <TR>
    <TD>D[11] = A[6]<BR></TD>
    <TR>
    <TD>B[10] = A[6]<BR></TD>
    <TR>
    <TD>A[7] = A[7]<BR></TD>
    <TR>
    <TD>D[12] = A[7]<BR></TD>
    <TR>
    <TD>B[11] = A[7]<BR></TD>
    <TR>
    <TD>A[8] = A[8]<BR></TD>
    <TR>
    <TD>D[13] = A[8]<BR></TD>
    <TR>
    <TD>B[12] = A[8]<BR></TD>
    <TR>
    <TD>A[10] = A[10]<BR></TD>
    <TR>
    <TD>D[15] = A[10]<BR></TD>
    <TR>
    <TD>B[14] = A[10]<BR></TD>
    <TR>
    <TD>A[12] = A[12]<BR></TD>
    <TR>
    <TD>D[17] = A[12]<BR></TD>
    <TR>
    <TD>B[16] = A[12]<BR></TD>
    <TR>
    <TD>A[13] = A[13]<BR></TD>
    <TR>
    <TD>D[18] = A[13]<BR></TD>
    <TR>
    <TD>B[17] = A[13]<BR></TD>
    <TR>
    <TD>E[0] = 1'b0<BR></TD>
    <TR>
    <TD>E[1] = 1'b0<BR></TD>
    <TR>
    <TD>E[2] = 1'b0<BR></TD>
    <TR>
    <TD>E[3] = 1'b0<BR></TD>
    <TR>
    <TD>E[4] = 1'b0<BR></TD>
    <TR>
    <TD>D[0] = 1'b0<BR></TD>
    <TR>
    <TD>D[1] = 1'b0<BR></TD>
    <TR>
    <TD>D[2] = 1'b0<BR></TD>
    <TR>
    <TD>D[3] = 1'b0<BR></TD>
    <TR>
    <TD>D[4] = 1'b0<BR></TD>
    <TR>
    <TD>C[0] = 1'b0<BR></TD>
    <TR>
    <TD>C[1] = 1'b0<BR></TD>
    <TR>
    <TD>C[2] = 1'b0<BR></TD>
    <TR>
    <TD>C[3] = 1'b0<BR></TD>
    <TR>
    <TD>B[0] = 1'b0<BR></TD>
    <TR>
    <TD>B[1] = 1'b0<BR></TD>
    <TR>
    <TD>B[2] = 1'b0<BR></TD>
    <TR>
    <TD>B[3] = 1'b0<BR></TD>
</TABLE>
<P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
    <TR>
    <TR>
    <TD>Verilog File Name: dlx.v<BR></TD>
    <TR>
    <TD>Module Name: shift_mul_N16_S6<BR></TD>
    <TR>
    <TD>B[23] = B[23]<BR></TD>
    <TR>
    <TD>B[24] = B[23]<BR></TD>
    <TR>
    <TD>B[25] = B[23]<BR></TD>
    <TR>
    <TD>B[26] = B[23]<BR></TD>
    <TR>
    <TD>B[27] = B[23]<BR></TD>
    <TR>
    <TD>B[28] = B[23]<BR></TD>
    <TR>
    <TD>B[29] = B[23]<BR></TD>
    <TR>
    <TD>B[30] = B[23]<BR></TD>
    <TR>
    <TD>B[31] = B[23]<BR></TD>
    <TR>
    <TD>D[22] = D[22]<BR></TD>
    <TR>
    <TD>D[23] = D[22]<BR></TD>
    <TR>
    <TD>D[24] = D[22]<BR></TD>
    <TR>
    <TD>D[25] = D[22]<BR></TD>
    <TR>
    <TD>D[26] = D[22]<BR></TD>
    <TR>
    <TD>D[27] = D[22]<BR></TD>
    <TR>
    <TD>D[28] = D[22]<BR></TD>
    <TR>
    <TD>D[29] = D[22]<BR></TD>
    <TR>
    <TD>D[30] = D[22]<BR></TD>
    <TR>
    <TD>D[31] = D[22]<BR></TD>
    <TR>
    <TD>B[21] = D[22]<BR></TD>
    <TR>
    <TD>B[22] = D[22]<BR></TD>
    <TR>
    <TD>D[18] = D[18]<BR></TD>
    <TR>
    <TD>B[17] = D[18]<BR></TD>
    <TR>
    <TD>E[27] = E[27]<BR></TD>
    <TR>
    <TD>E[28] = E[27]<BR></TD>
    <TR>
    <TD>C[26] = C[26]<BR></TD>
    <TR>
    <TD>E[31] = C[26]<BR></TD>
    <TR>
    <TD>C[22] = C[22]<BR></TD>
    <TR>
    <TD>C[27] = C[22]<BR></TD>
    <TR>
    <TD>C[28] = C[28]<BR></TD>
    <TR>
    <TD>C[23] = C[28]<BR></TD>
    <TR>
    <TD>C[24] = C[24]<BR></TD>
    <TR>
    <TD>C[29] = C[24]<BR></TD>
    <TR>
    <TD>C[30] = C[30]<BR></TD>
    <TR>
    <TD>E[23] = C[30]<BR></TD>
    <TR>
    <TD>C[31] = C[31]<BR></TD>
    <TR>
    <TD>E[24] = C[31]<BR></TD>
    <TR>
    <TD>E[30] = E[30]<BR></TD>
    <TR>
    <TD>E[25] = E[30]<BR></TD>
    <TR>
    <TD>E[26] = E[26]<BR></TD>
    <TR>
    <TD>E[29] = E[26]<BR></TD>
    <TR>
    <TD>C[25] = E[26]<BR></TD>
    <TR>
    <TD>E[22] = E[22]<BR></TD>
    <TR>
    <TD>C[21] = E[22]<BR></TD>
    <TR>
    <TD>A[8] = A[8]<BR></TD>
    <TR>
    <TD>D[15] = A[8]<BR></TD>
    <TR>
    <TD>B[14] = A[8]<BR></TD>
    <TR>
    <TD>A[0] = A[0]<BR></TD>
    <TR>
    <TD>E[7] = A[0]<BR></TD>
    <TR>
    <TD>D[7] = A[0]<BR></TD>
    <TR>
    <TD>C[6] = A[0]<BR></TD>
    <TR>
    <TD>B[6] = A[0]<BR></TD>
    <TR>
    <TD>E[8] = E[8]<BR></TD>
    <TR>
    <TD>C[7] = E[8]<BR></TD>
    <TR>
    <TD>E[9] = E[9]<BR></TD>
    <TR>
    <TD>C[8] = E[9]<BR></TD>
    <TR>
    <TD>E[10] = E[10]<BR></TD>
    <TR>
    <TD>C[9] = E[10]<BR></TD>
    <TR>
    <TD>E[11] = E[11]<BR></TD>
    <TR>
    <TD>C[10] = E[11]<BR></TD>
    <TR>
    <TD>E[12] = E[12]<BR></TD>
    <TR>
    <TD>C[11] = E[12]<BR></TD>
    <TR>
    <TD>E[13] = E[13]<BR></TD>
    <TR>
    <TD>C[12] = E[13]<BR></TD>
    <TR>
    <TD>E[14] = E[14]<BR></TD>
    <TR>
    <TD>C[13] = E[14]<BR></TD>
    <TR>
    <TD>E[15] = E[15]<BR></TD>
    <TR>
    <TD>C[14] = E[15]<BR></TD>
    <TR>
    <TD>E[16] = E[16]<BR></TD>
    <TR>
    <TD>C[15] = E[16]<BR></TD>
    <TR>
    <TD>E[17] = E[17]<BR></TD>
    <TR>
    <TD>C[16] = E[17]<BR></TD>
    <TR>
    <TD>E[18] = E[18]<BR></TD>
    <TR>
    <TD>C[17] = E[18]<BR></TD>
    <TR>
    <TD>E[19] = E[19]<BR></TD>
    <TR>
    <TD>C[18] = E[19]<BR></TD>
    <TR>
    <TD>E[20] = E[20]<BR></TD>
    <TR>
    <TD>C[19] = E[20]<BR></TD>
    <TR>
    <TD>E[21] = E[21]<BR></TD>
    <TR>
    <TD>C[20] = E[21]<BR></TD>
    <TR>
    <TD>A[1] = A[1]<BR></TD>
    <TR>
    <TD>D[8] = A[1]<BR></TD>
    <TR>
    <TD>B[7] = A[1]<BR></TD>
    <TR>
    <TD>A[2] = A[2]<BR></TD>
    <TR>
    <TD>D[9] = A[2]<BR></TD>
    <TR>
    <TD>B[8] = A[2]<BR></TD>
    <TR>
    <TD>A[3] = A[3]<BR></TD>
    <TR>
    <TD>D[10] = A[3]<BR></TD>
    <TR>
    <TD>B[9] = A[3]<BR></TD>
    <TR>
    <TD>A[4] = A[4]<BR></TD>
    <TR>
    <TD>D[11] = A[4]<BR></TD>
    <TR>
    <TD>B[10] = A[4]<BR></TD>
    <TR>
    <TD>A[5] = A[5]<BR></TD>
    <TR>
    <TD>D[12] = A[5]<BR></TD>
    <TR>
    <TD>B[11] = A[5]<BR></TD>
    <TR>
    <TD>A[6] = A[6]<BR></TD>
    <TR>
    <TD>D[13] = A[6]<BR></TD>
    <TR>
    <TD>B[12] = A[6]<BR></TD>
    <TR>
    <TD>A[7] = A[7]<BR></TD>
    <TR>
    <TD>D[14] = A[7]<BR></TD>
    <TR>
    <TD>B[13] = A[7]<BR></TD>
    <TR>
    <TD>A[9] = A[9]<BR></TD>
    <TR>
    <TD>D[16] = A[9]<BR></TD>
    <TR>
    <TD>B[15] = A[9]<BR></TD>
    <TR>
    <TD>A[10] = A[10]<BR></TD>
    <TR>
    <TD>D[17] = A[10]<BR></TD>
    <TR>
    <TD>B[16] = A[10]<BR></TD>
    <TR>
    <TD>A[12] = A[12]<BR></TD>
    <TR>
    <TD>D[19] = A[12]<BR></TD>
    <TR>
    <TD>B[18] = A[12]<BR></TD>
    <TR>
    <TD>A[13] = A[13]<BR></TD>
    <TR>
    <TD>D[20] = A[13]<BR></TD>
    <TR>
    <TD>B[19] = A[13]<BR></TD>
    <TR>
    <TD>A[14] = A[14]<BR></TD>
    <TR>
    <TD>D[21] = A[14]<BR></TD>
    <TR>
    <TD>B[20] = A[14]<BR></TD>
    <TR>
    <TD>E[0] = 1'b0<BR></TD>
    <TR>
    <TD>E[1] = 1'b0<BR></TD>
    <TR>
    <TD>E[2] = 1'b0<BR></TD>
    <TR>
    <TD>E[3] = 1'b0<BR></TD>
    <TR>
    <TD>E[4] = 1'b0<BR></TD>
    <TR>
    <TD>E[5] = 1'b0<BR></TD>
    <TR>
    <TD>E[6] = 1'b0<BR></TD>
    <TR>
    <TD>D[0] = 1'b0<BR></TD>
    <TR>
    <TD>D[1] = 1'b0<BR></TD>
    <TR>
    <TD>D[2] = 1'b0<BR></TD>
    <TR>
    <TD>D[3] = 1'b0<BR></TD>
    <TR>
    <TD>D[4] = 1'b0<BR></TD>
    <TR>
    <TD>D[5] = 1'b0<BR></TD>
    <TR>
    <TD>D[6] = 1'b0<BR></TD>
    <TR>
    <TD>C[0] = 1'b0<BR></TD>
    <TR>
    <TD>C[1] = 1'b0<BR></TD>
    <TR>
    <TD>C[2] = 1'b0<BR></TD>
    <TR>
    <TD>C[3] = 1'b0<BR></TD>
    <TR>
    <TD>C[4] = 1'b0<BR></TD>
    <TR>
    <TD>C[5] = 1'b0<BR></TD>
    <TR>
    <TD>B[0] = 1'b0<BR></TD>
    <TR>
    <TD>B[1] = 1'b0<BR></TD>
    <TR>
    <TD>B[2] = 1'b0<BR></TD>
    <TR>
    <TD>B[3] = 1'b0<BR></TD>
    <TR>
    <TD>B[4] = 1'b0<BR></TD>
    <TR>
    <TD>B[5] = 1'b0<BR></TD>
</TABLE>
<P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
    <TR>
    <TR>
    <TD>Verilog File Name: dlx.v<BR></TD>
    <TR>
    <TD>Module Name: shift_mul_N16_S8<BR></TD>
    <TR>
    <TD>B[27] = B[27]<BR></TD>
    <TR>
    <TD>B[28] = B[27]<BR></TD>
    <TR>
    <TD>B[29] = B[27]<BR></TD>
    <TR>
    <TD>B[30] = B[27]<BR></TD>
    <TR>
    <TD>B[31] = B[27]<BR></TD>
    <TR>
    <TD>D[24] = D[24]<BR></TD>
    <TR>
    <TD>D[25] = D[24]<BR></TD>
    <TR>
    <TD>D[26] = D[24]<BR></TD>
    <TR>
    <TD>D[27] = D[24]<BR></TD>
    <TR>
    <TD>D[28] = D[24]<BR></TD>
    <TR>
    <TD>D[29] = D[24]<BR></TD>
    <TR>
    <TD>D[30] = D[24]<BR></TD>
    <TR>
    <TD>D[31] = D[24]<BR></TD>
    <TR>
    <TD>B[23] = D[24]<BR></TD>
    <TR>
    <TD>B[24] = D[24]<BR></TD>
    <TR>
    <TD>B[25] = D[24]<BR></TD>
    <TR>
    <TD>B[26] = D[24]<BR></TD>
    <TR>
    <TD>D[23] = D[23]<BR></TD>
    <TR>
    <TD>B[22] = D[23]<BR></TD>
    <TR>
    <TD>D[20] = D[20]<BR></TD>
    <TR>
    <TD>B[19] = D[20]<BR></TD>
    <TR>
    <TD>D[15] = D[15]<BR></TD>
    <TR>
    <TD>B[14] = D[15]<BR></TD>
    <TR>
    <TD>D[13] = D[13]<BR></TD>
    <TR>
    <TD>B[12] = D[13]<BR></TD>
    <TR>
    <TD>D[11] = D[11]<BR></TD>
    <TR>
    <TD>B[10] = D[11]<BR></TD>
    <TR>
    <TD>E[24] = E[24]<BR></TD>
    <TR>
    <TD>C[23] = E[24]<BR></TD>
    <TR>
    <TD>A[0] = A[0]<BR></TD>
    <TR>
    <TD>E[9] = A[0]<BR></TD>
    <TR>
    <TD>D[9] = A[0]<BR></TD>
    <TR>
    <TD>C[8] = A[0]<BR></TD>
    <TR>
    <TD>B[8] = A[0]<BR></TD>
    <TR>
    <TD>A[10] = A[10]<BR></TD>
    <TR>
    <TD>D[19] = A[10]<BR></TD>
    <TR>
    <TD>B[18] = A[10]<BR></TD>
    <TR>
    <TD>A[9] = A[9]<BR></TD>
    <TR>
    <TD>D[18] = A[9]<BR></TD>
    <TR>
    <TD>B[17] = A[9]<BR></TD>
    <TR>
    <TD>E[25] = E[25]<BR></TD>
    <TR>
    <TD>E[26] = E[25]<BR></TD>
    <TR>
    <TD>E[27] = E[25]<BR></TD>
    <TR>
    <TD>E[28] = E[25]<BR></TD>
    <TR>
    <TD>E[29] = E[25]<BR></TD>
    <TR>
    <TD>E[30] = E[25]<BR></TD>
    <TR>
    <TD>E[31] = E[25]<BR></TD>
    <TR>
    <TD>C[24] = E[25]<BR></TD>
    <TR>
    <TD>C[25] = E[25]<BR></TD>
    <TR>
    <TD>C[26] = E[25]<BR></TD>
    <TR>
    <TD>C[27] = E[25]<BR></TD>
    <TR>
    <TD>C[28] = E[25]<BR></TD>
    <TR>
    <TD>C[29] = E[25]<BR></TD>
    <TR>
    <TD>C[30] = E[25]<BR></TD>
    <TR>
    <TD>C[31] = E[25]<BR></TD>
    <TR>
    <TD>C[9] = E[10]<BR></TD>
    <TR>
    <TD>C[10] = E[11]<BR></TD>
    <TR>
    <TD>C[11] = E[12]<BR></TD>
    <TR>
    <TD>C[12] = E[13]<BR></TD>
    <TR>
    <TD>C[13] = E[14]<BR></TD>
    <TR>
    <TD>C[14] = E[15]<BR></TD>
    <TR>
    <TD>C[15] = E[16]<BR></TD>
    <TR>
    <TD>C[16] = E[17]<BR></TD>
    <TR>
    <TD>C[17] = E[18]<BR></TD>
    <TR>
    <TD>C[18] = E[19]<BR></TD>
    <TR>
    <TD>C[19] = E[20]<BR></TD>
    <TR>
    <TD>C[20] = E[21]<BR></TD>
    <TR>
    <TD>C[21] = E[22]<BR></TD>
    <TR>
    <TD>C[22] = E[23]<BR></TD>
    <TR>
    <TD>A[1] = A[1]<BR></TD>
    <TR>
    <TD>D[10] = A[1]<BR></TD>
    <TR>
    <TD>B[9] = A[1]<BR></TD>
    <TR>
    <TD>A[3] = A[3]<BR></TD>
    <TR>
    <TD>D[12] = A[3]<BR></TD>
    <TR>
    <TD>B[11] = A[3]<BR></TD>
    <TR>
    <TD>A[5] = A[5]<BR></TD>
    <TR>
    <TD>D[14] = A[5]<BR></TD>
    <TR>
    <TD>B[13] = A[5]<BR></TD>
    <TR>
    <TD>A[7] = A[7]<BR></TD>
    <TR>
    <TD>D[16] = A[7]<BR></TD>
    <TR>
    <TD>B[15] = A[7]<BR></TD>
    <TR>
    <TD>A[8] = A[8]<BR></TD>
    <TR>
    <TD>D[17] = A[8]<BR></TD>
    <TR>
    <TD>B[16] = A[8]<BR></TD>
    <TR>
    <TD>A[12] = A[12]<BR></TD>
    <TR>
    <TD>D[21] = A[12]<BR></TD>
    <TR>
    <TD>B[20] = A[12]<BR></TD>
    <TR>
    <TD>A[13] = A[13]<BR></TD>
    <TR>
    <TD>D[22] = A[13]<BR></TD>
    <TR>
    <TD>B[21] = A[13]<BR></TD>
    <TR>
    <TD>E[0] = 1'b0<BR></TD>
    <TR>
    <TD>E[1] = 1'b0<BR></TD>
    <TR>
    <TD>E[2] = 1'b0<BR></TD>
    <TR>
    <TD>E[3] = 1'b0<BR></TD>
    <TR>
    <TD>E[4] = 1'b0<BR></TD>
    <TR>
    <TD>E[5] = 1'b0<BR></TD>
    <TR>
    <TD>E[6] = 1'b0<BR></TD>
    <TR>
    <TD>E[7] = 1'b0<BR></TD>
    <TR>
    <TD>E[8] = 1'b0<BR></TD>
    <TR>
    <TD>D[0] = 1'b0<BR></TD>
    <TR>
    <TD>D[1] = 1'b0<BR></TD>
    <TR>
    <TD>D[2] = 1'b0<BR></TD>
    <TR>
    <TD>D[3] = 1'b0<BR></TD>
    <TR>
    <TD>D[4] = 1'b0<BR></TD>
    <TR>
    <TD>D[5] = 1'b0<BR></TD>
    <TR>
    <TD>D[6] = 1'b0<BR></TD>
    <TR>
    <TD>D[7] = 1'b0<BR></TD>
    <TR>
    <TD>D[8] = 1'b0<BR></TD>
    <TR>
    <TD>C[0] = 1'b0<BR></TD>
    <TR>
    <TD>C[1] = 1'b0<BR></TD>
    <TR>
    <TD>C[2] = 1'b0<BR></TD>
    <TR>
    <TD>C[3] = 1'b0<BR></TD>
    <TR>
    <TD>C[4] = 1'b0<BR></TD>
    <TR>
    <TD>C[5] = 1'b0<BR></TD>
    <TR>
    <TD>C[6] = 1'b0<BR></TD>
    <TR>
    <TD>C[7] = 1'b0<BR></TD>
    <TR>
    <TD>B[0] = 1'b0<BR></TD>
    <TR>
    <TD>B[1] = 1'b0<BR></TD>
    <TR>
    <TD>B[2] = 1'b0<BR></TD>
    <TR>
    <TD>B[3] = 1'b0<BR></TD>
    <TR>
    <TD>B[4] = 1'b0<BR></TD>
    <TR>
    <TD>B[5] = 1'b0<BR></TD>
    <TR>
    <TD>B[6] = 1'b0<BR></TD>
    <TR>
    <TD>B[7] = 1'b0<BR></TD>
</TABLE>
<P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
    <TR>
    <TR>
    <TD>Verilog File Name: dlx.v<BR></TD>
    <TR>
    <TD>Module Name: shift_mul_N16_S10<BR></TD>
    <TR>
    <TD>D[26] = D[26]<BR></TD>
    <TR>
    <TD>D[27] = D[26]<BR></TD>
    <TR>
    <TD>D[28] = D[26]<BR></TD>
    <TR>
    <TD>D[29] = D[26]<BR></TD>
    <TR>
    <TD>D[30] = D[26]<BR></TD>
    <TR>
    <TD>D[31] = D[26]<BR></TD>
    <TR>
    <TD>B[25] = D[26]<BR></TD>
    <TR>
    <TD>B[26] = D[26]<BR></TD>
    <TR>
    <TD>B[27] = D[26]<BR></TD>
    <TR>
    <TD>B[28] = D[26]<BR></TD>
    <TR>
    <TD>B[29] = D[26]<BR></TD>
    <TR>
    <TD>B[30] = D[26]<BR></TD>
    <TR>
    <TD>B[31] = D[26]<BR></TD>
    <TR>
    <TD>E[27] = E[27]<BR></TD>
    <TR>
    <TD>E[28] = E[27]<BR></TD>
    <TR>
    <TD>E[29] = E[27]<BR></TD>
    <TR>
    <TD>E[30] = E[27]<BR></TD>
    <TR>
    <TD>E[31] = E[27]<BR></TD>
    <TR>
    <TD>C[26] = E[27]<BR></TD>
    <TR>
    <TD>C[27] = E[27]<BR></TD>
    <TR>
    <TD>C[28] = E[27]<BR></TD>
    <TR>
    <TD>C[29] = E[27]<BR></TD>
    <TR>
    <TD>C[30] = E[27]<BR></TD>
    <TR>
    <TD>C[31] = E[27]<BR></TD>
    <TR>
    <TD>E[26] = E[26]<BR></TD>
    <TR>
    <TD>C[25] = E[26]<BR></TD>
    <TR>
    <TD>A[2] = A[2]<BR></TD>
    <TR>
    <TD>D[13] = A[2]<BR></TD>
    <TR>
    <TD>B[12] = A[2]<BR></TD>
    <TR>
    <TD>A[0] = A[0]<BR></TD>
    <TR>
    <TD>E[11] = A[0]<BR></TD>
    <TR>
    <TD>D[11] = A[0]<BR></TD>
    <TR>
    <TD>C[10] = A[0]<BR></TD>
    <TR>
    <TD>B[10] = A[0]<BR></TD>
    <TR>
    <TD>A[6] = A[6]<BR></TD>
    <TR>
    <TD>D[17] = A[6]<BR></TD>
    <TR>
    <TD>B[16] = A[6]<BR></TD>
    <TR>
    <TD>A[9] = A[9]<BR></TD>
    <TR>
    <TD>D[20] = A[9]<BR></TD>
    <TR>
    <TD>B[19] = A[9]<BR></TD>
    <TR>
    <TD>E[12] = E[12]<BR></TD>
    <TR>
    <TD>C[11] = E[12]<BR></TD>
    <TR>
    <TD>E[13] = E[13]<BR></TD>
    <TR>
    <TD>C[12] = E[13]<BR></TD>
    <TR>
    <TD>E[14] = E[14]<BR></TD>
    <TR>
    <TD>C[13] = E[14]<BR></TD>
    <TR>
    <TD>E[15] = E[15]<BR></TD>
    <TR>
    <TD>C[14] = E[15]<BR></TD>
    <TR>
    <TD>E[16] = E[16]<BR></TD>
    <TR>
    <TD>C[15] = E[16]<BR></TD>
    <TR>
    <TD>E[17] = E[17]<BR></TD>
    <TR>
    <TD>C[16] = E[17]<BR></TD>
    <TR>
    <TD>E[18] = E[18]<BR></TD>
    <TR>
    <TD>C[17] = E[18]<BR></TD>
    <TR>
    <TD>E[19] = E[19]<BR></TD>
    <TR>
    <TD>C[18] = E[19]<BR></TD>
    <TR>
    <TD>E[20] = E[20]<BR></TD>
    <TR>
    <TD>C[19] = E[20]<BR></TD>
    <TR>
    <TD>E[21] = E[21]<BR></TD>
    <TR>
    <TD>C[20] = E[21]<BR></TD>
    <TR>
    <TD>E[22] = E[22]<BR></TD>
    <TR>
    <TD>C[21] = E[22]<BR></TD>
    <TR>
    <TD>E[23] = E[23]<BR></TD>
    <TR>
    <TD>C[22] = E[23]<BR></TD>
    <TR>
    <TD>E[24] = E[24]<BR></TD>
    <TR>
    <TD>C[23] = E[24]<BR></TD>
    <TR>
    <TD>E[25] = E[25]<BR></TD>
    <TR>
    <TD>C[24] = E[25]<BR></TD>
    <TR>
    <TD>A[1] = A[1]<BR></TD>
    <TR>
    <TD>D[12] = A[1]<BR></TD>
    <TR>
    <TD>B[11] = A[1]<BR></TD>
    <TR>
    <TD>A[3] = A[3]<BR></TD>
    <TR>
    <TD>D[14] = A[3]<BR></TD>
    <TR>
    <TD>B[13] = A[3]<BR></TD>
    <TR>
    <TD>A[4] = A[4]<BR></TD>
    <TR>
    <TD>D[15] = A[4]<BR></TD>
    <TR>
    <TD>B[14] = A[4]<BR></TD>
    <TR>
    <TD>A[5] = A[5]<BR></TD>
    <TR>
    <TD>D[16] = A[5]<BR></TD>
    <TR>
    <TD>B[15] = A[5]<BR></TD>
    <TR>
    <TD>A[7] = A[7]<BR></TD>
    <TR>
    <TD>D[18] = A[7]<BR></TD>
    <TR>
    <TD>B[17] = A[7]<BR></TD>
    <TR>
    <TD>A[8] = A[8]<BR></TD>
    <TR>
    <TD>D[19] = A[8]<BR></TD>
    <TR>
    <TD>B[18] = A[8]<BR></TD>
    <TR>
    <TD>A[10] = A[10]<BR></TD>
    <TR>
    <TD>D[21] = A[10]<BR></TD>
    <TR>
    <TD>B[20] = A[10]<BR></TD>
    <TR>
    <TD>A[11] = A[11]<BR></TD>
    <TR>
    <TD>D[22] = A[11]<BR></TD>
    <TR>
    <TD>B[21] = A[11]<BR></TD>
    <TR>
    <TD>A[12] = A[12]<BR></TD>
    <TR>
    <TD>D[23] = A[12]<BR></TD>
    <TR>
    <TD>B[22] = A[12]<BR></TD>
    <TR>
    <TD>A[13] = A[13]<BR></TD>
    <TR>
    <TD>D[24] = A[13]<BR></TD>
    <TR>
    <TD>B[23] = A[13]<BR></TD>
    <TR>
    <TD>A[14] = A[14]<BR></TD>
    <TR>
    <TD>D[25] = A[14]<BR></TD>
    <TR>
    <TD>B[24] = A[14]<BR></TD>
    <TR>
    <TD>E[0] = 1'b0<BR></TD>
    <TR>
    <TD>E[1] = 1'b0<BR></TD>
    <TR>
    <TD>E[2] = 1'b0<BR></TD>
    <TR>
    <TD>E[3] = 1'b0<BR></TD>
    <TR>
    <TD>E[4] = 1'b0<BR></TD>
    <TR>
    <TD>E[5] = 1'b0<BR></TD>
    <TR>
    <TD>E[6] = 1'b0<BR></TD>
    <TR>
    <TD>E[7] = 1'b0<BR></TD>
    <TR>
    <TD>E[8] = 1'b0<BR></TD>
    <TR>
    <TD>E[9] = 1'b0<BR></TD>
    <TR>
    <TD>E[10] = 1'b0<BR></TD>
    <TR>
    <TD>D[0] = 1'b0<BR></TD>
    <TR>
    <TD>D[1] = 1'b0<BR></TD>
    <TR>
    <TD>D[2] = 1'b0<BR></TD>
    <TR>
    <TD>D[3] = 1'b0<BR></TD>
    <TR>
    <TD>D[4] = 1'b0<BR></TD>
    <TR>
    <TD>D[5] = 1'b0<BR></TD>
    <TR>
    <TD>D[6] = 1'b0<BR></TD>
    <TR>
    <TD>D[7] = 1'b0<BR></TD>
    <TR>
    <TD>D[8] = 1'b0<BR></TD>
    <TR>
    <TD>D[9] = 1'b0<BR></TD>
    <TR>
    <TD>D[10] = 1'b0<BR></TD>
    <TR>
    <TD>C[0] = 1'b0<BR></TD>
    <TR>
    <TD>C[1] = 1'b0<BR></TD>
    <TR>
    <TD>C[2] = 1'b0<BR></TD>
    <TR>
    <TD>C[3] = 1'b0<BR></TD>
    <TR>
    <TD>C[4] = 1'b0<BR></TD>
    <TR>
    <TD>C[5] = 1'b0<BR></TD>
    <TR>
    <TD>C[6] = 1'b0<BR></TD>
    <TR>
    <TD>C[7] = 1'b0<BR></TD>
    <TR>
    <TD>C[8] = 1'b0<BR></TD>
    <TR>
    <TD>C[9] = 1'b0<BR></TD>
    <TR>
    <TD>B[0] = 1'b0<BR></TD>
    <TR>
    <TD>B[1] = 1'b0<BR></TD>
    <TR>
    <TD>B[2] = 1'b0<BR></TD>
    <TR>
    <TD>B[3] = 1'b0<BR></TD>
    <TR>
    <TD>B[4] = 1'b0<BR></TD>
    <TR>
    <TD>B[5] = 1'b0<BR></TD>
    <TR>
    <TD>B[6] = 1'b0<BR></TD>
    <TR>
    <TD>B[7] = 1'b0<BR></TD>
    <TR>
    <TD>B[8] = 1'b0<BR></TD>
    <TR>
    <TD>B[9] = 1'b0<BR></TD>
</TABLE>
<P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
    <TR>
    <TR>
    <TD>Verilog File Name: dlx.v<BR></TD>
    <TR>
    <TD>Module Name: shift_mul_N16_S12<BR></TD>
    <TR>
    <TD>D[28] = D[28]<BR></TD>
    <TR>
    <TD>D[30] = D[28]<BR></TD>
    <TR>
    <TD>D[29] = D[28]<BR></TD>
    <TR>
    <TD>D[31] = D[28]<BR></TD>
    <TR>
    <TD>B[29] = D[28]<BR></TD>
    <TR>
    <TD>B[30] = D[28]<BR></TD>
    <TR>
    <TD>B[28] = D[28]<BR></TD>
    <TR>
    <TD>B[31] = D[28]<BR></TD>
    <TR>
    <TD>B[27] = D[28]<BR></TD>
    <TR>
    <TD>D[25] = D[25]<BR></TD>
    <TR>
    <TD>B[24] = D[25]<BR></TD>
    <TR>
    <TD>D[21] = D[21]<BR></TD>
    <TR>
    <TD>B[20] = D[21]<BR></TD>
    <TR>
    <TD>A[2] = A[2]<BR></TD>
    <TR>
    <TD>D[15] = A[2]<BR></TD>
    <TR>
    <TD>B[14] = A[2]<BR></TD>
    <TR>
    <TD>E[29] = E[29]<BR></TD>
    <TR>
    <TD>E[30] = E[29]<BR></TD>
    <TR>
    <TD>E[31] = E[29]<BR></TD>
    <TR>
    <TD>C[28] = E[29]<BR></TD>
    <TR>
    <TD>C[29] = E[29]<BR></TD>
    <TR>
    <TD>C[30] = E[29]<BR></TD>
    <TR>
    <TD>C[31] = E[29]<BR></TD>
    <TR>
    <TD>A[0] = A[0]<BR></TD>
    <TR>
    <TD>E[13] = A[0]<BR></TD>
    <TR>
    <TD>D[13] = A[0]<BR></TD>
    <TR>
    <TD>C[12] = A[0]<BR></TD>
    <TR>
    <TD>B[12] = A[0]<BR></TD>
    <TR>
    <TD>E[14] = E[14]<BR></TD>
    <TR>
    <TD>C[13] = E[14]<BR></TD>
    <TR>
    <TD>E[15] = E[15]<BR></TD>
    <TR>
    <TD>C[14] = E[15]<BR></TD>
    <TR>
    <TD>E[16] = E[16]<BR></TD>
    <TR>
    <TD>C[15] = E[16]<BR></TD>
    <TR>
    <TD>E[17] = E[17]<BR></TD>
    <TR>
    <TD>C[16] = E[17]<BR></TD>
    <TR>
    <TD>E[18] = E[18]<BR></TD>
    <TR>
    <TD>C[17] = E[18]<BR></TD>
    <TR>
    <TD>E[19] = E[19]<BR></TD>
    <TR>
    <TD>C[18] = E[19]<BR></TD>
    <TR>
    <TD>E[20] = E[20]<BR></TD>
    <TR>
    <TD>C[19] = E[20]<BR></TD>
    <TR>
    <TD>E[21] = E[21]<BR></TD>
    <TR>
    <TD>C[20] = E[21]<BR></TD>
    <TR>
    <TD>E[22] = E[22]<BR></TD>
    <TR>
    <TD>C[21] = E[22]<BR></TD>
    <TR>
    <TD>E[23] = E[23]<BR></TD>
    <TR>
    <TD>C[22] = E[23]<BR></TD>
    <TR>
    <TD>E[24] = E[24]<BR></TD>
    <TR>
    <TD>C[23] = E[24]<BR></TD>
    <TR>
    <TD>E[25] = E[25]<BR></TD>
    <TR>
    <TD>C[24] = E[25]<BR></TD>
    <TR>
    <TD>E[26] = E[26]<BR></TD>
    <TR>
    <TD>C[25] = E[26]<BR></TD>
    <TR>
    <TD>E[27] = E[27]<BR></TD>
    <TR>
    <TD>C[26] = E[27]<BR></TD>
    <TR>
    <TD>E[28] = E[28]<BR></TD>
    <TR>
    <TD>C[27] = E[28]<BR></TD>
    <TR>
    <TD>A[1] = A[1]<BR></TD>
    <TR>
    <TD>D[14] = A[1]<BR></TD>
    <TR>
    <TD>B[13] = A[1]<BR></TD>
    <TR>
    <TD>A[3] = A[3]<BR></TD>
    <TR>
    <TD>D[16] = A[3]<BR></TD>
    <TR>
    <TD>B[15] = A[3]<BR></TD>
    <TR>
    <TD>A[4] = A[4]<BR></TD>
    <TR>
    <TD>D[17] = A[4]<BR></TD>
    <TR>
    <TD>B[16] = A[4]<BR></TD>
    <TR>
    <TD>A[5] = A[5]<BR></TD>
    <TR>
    <TD>D[18] = A[5]<BR></TD>
    <TR>
    <TD>B[17] = A[5]<BR></TD>
    <TR>
    <TD>A[6] = A[6]<BR></TD>
    <TR>
    <TD>D[19] = A[6]<BR></TD>
    <TR>
    <TD>B[18] = A[6]<BR></TD>
    <TR>
    <TD>A[7] = A[7]<BR></TD>
    <TR>
    <TD>D[20] = A[7]<BR></TD>
    <TR>
    <TD>B[19] = A[7]<BR></TD>
    <TR>
    <TD>A[9] = A[9]<BR></TD>
    <TR>
    <TD>D[22] = A[9]<BR></TD>
    <TR>
    <TD>B[21] = A[9]<BR></TD>
    <TR>
    <TD>A[10] = A[10]<BR></TD>
    <TR>
    <TD>D[23] = A[10]<BR></TD>
    <TR>
    <TD>B[22] = A[10]<BR></TD>
    <TR>
    <TD>A[11] = A[11]<BR></TD>
    <TR>
    <TD>D[24] = A[11]<BR></TD>
    <TR>
    <TD>B[23] = A[11]<BR></TD>
    <TR>
    <TD>A[13] = A[13]<BR></TD>
    <TR>
    <TD>D[26] = A[13]<BR></TD>
    <TR>
    <TD>B[25] = A[13]<BR></TD>
    <TR>
    <TD>A[14] = A[14]<BR></TD>
    <TR>
    <TD>D[27] = A[14]<BR></TD>
    <TR>
    <TD>B[26] = A[14]<BR></TD>
    <TR>
    <TD>E[0] = 1'b0<BR></TD>
    <TR>
    <TD>E[1] = 1'b0<BR></TD>
    <TR>
    <TD>E[2] = 1'b0<BR></TD>
    <TR>
    <TD>E[3] = 1'b0<BR></TD>
    <TR>
    <TD>E[4] = 1'b0<BR></TD>
    <TR>
    <TD>E[5] = 1'b0<BR></TD>
    <TR>
    <TD>E[6] = 1'b0<BR></TD>
    <TR>
    <TD>E[7] = 1'b0<BR></TD>
    <TR>
    <TD>E[8] = 1'b0<BR></TD>
    <TR>
    <TD>E[9] = 1'b0<BR></TD>
    <TR>
    <TD>E[10] = 1'b0<BR></TD>
    <TR>
    <TD>E[11] = 1'b0<BR></TD>
    <TR>
    <TD>E[12] = 1'b0<BR></TD>
    <TR>
    <TD>D[0] = 1'b0<BR></TD>
    <TR>
    <TD>D[1] = 1'b0<BR></TD>
    <TR>
    <TD>D[2] = 1'b0<BR></TD>
    <TR>
    <TD>D[3] = 1'b0<BR></TD>
    <TR>
    <TD>D[4] = 1'b0<BR></TD>
    <TR>
    <TD>D[5] = 1'b0<BR></TD>
    <TR>
    <TD>D[6] = 1'b0<BR></TD>
    <TR>
    <TD>D[7] = 1'b0<BR></TD>
    <TR>
    <TD>D[8] = 1'b0<BR></TD>
    <TR>
    <TD>D[9] = 1'b0<BR></TD>
    <TR>
    <TD>D[10] = 1'b0<BR></TD>
    <TR>
    <TD>D[11] = 1'b0<BR></TD>
    <TR>
    <TD>D[12] = 1'b0<BR></TD>
    <TR>
    <TD>C[0] = 1'b0<BR></TD>
    <TR>
    <TD>C[1] = 1'b0<BR></TD>
    <TR>
    <TD>C[2] = 1'b0<BR></TD>
    <TR>
    <TD>C[3] = 1'b0<BR></TD>
    <TR>
    <TD>C[4] = 1'b0<BR></TD>
    <TR>
    <TD>C[5] = 1'b0<BR></TD>
    <TR>
    <TD>C[6] = 1'b0<BR></TD>
    <TR>
    <TD>C[7] = 1'b0<BR></TD>
    <TR>
    <TD>C[8] = 1'b0<BR></TD>
    <TR>
    <TD>C[9] = 1'b0<BR></TD>
    <TR>
    <TD>C[10] = 1'b0<BR></TD>
    <TR>
    <TD>C[11] = 1'b0<BR></TD>
    <TR>
    <TD>B[0] = 1'b0<BR></TD>
    <TR>
    <TD>B[1] = 1'b0<BR></TD>
    <TR>
    <TD>B[2] = 1'b0<BR></TD>
    <TR>
    <TD>B[3] = 1'b0<BR></TD>
    <TR>
    <TD>B[4] = 1'b0<BR></TD>
    <TR>
    <TD>B[5] = 1'b0<BR></TD>
    <TR>
    <TD>B[6] = 1'b0<BR></TD>
    <TR>
    <TD>B[7] = 1'b0<BR></TD>
    <TR>
    <TD>B[8] = 1'b0<BR></TD>
    <TR>
    <TD>B[9] = 1'b0<BR></TD>
    <TR>
    <TD>B[10] = 1'b0<BR></TD>
    <TR>
    <TD>B[11] = 1'b0<BR></TD>
</TABLE>
<P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
    <TR>
    <TR>
    <TD>Verilog File Name: dlx.v<BR></TD>
    <TR>
    <TD>Module Name: shift_mul_N16_S14<BR></TD>
    <TR>
    <TD>D[27] = D[27]<BR></TD>
    <TR>
    <TD>B[26] = D[27]<BR></TD>
    <TR>
    <TD>D[25] = D[25]<BR></TD>
    <TR>
    <TD>B[24] = D[25]<BR></TD>
    <TR>
    <TD>D[23] = D[23]<BR></TD>
    <TR>
    <TD>B[22] = D[23]<BR></TD>
    <TR>
    <TD>D[21] = D[21]<BR></TD>
    <TR>
    <TD>B[20] = D[21]<BR></TD>
    <TR>
    <TD>A[15] = A[15]<BR></TD>
    <TR>
    <TD>D[30] = A[15]<BR></TD>
    <TR>
    <TD>D[31] = A[15]<BR></TD>
    <TR>
    <TD>B[29] = A[15]<BR></TD>
    <TR>
    <TD>B[30] = A[15]<BR></TD>
    <TR>
    <TD>B[31] = A[15]<BR></TD>
    <TR>
    <TD>A[0] = A[0]<BR></TD>
    <TR>
    <TD>E[15] = A[0]<BR></TD>
    <TR>
    <TD>D[15] = A[0]<BR></TD>
    <TR>
    <TD>C[14] = A[0]<BR></TD>
    <TR>
    <TD>B[14] = A[0]<BR></TD>
    <TR>
    <TD>E[16] = E[16]<BR></TD>
    <TR>
    <TD>C[15] = E[16]<BR></TD>
    <TR>
    <TD>E[17] = E[17]<BR></TD>
    <TR>
    <TD>C[16] = E[17]<BR></TD>
    <TR>
    <TD>E[18] = E[18]<BR></TD>
    <TR>
    <TD>C[17] = E[18]<BR></TD>
    <TR>
    <TD>E[19] = E[19]<BR></TD>
    <TR>
    <TD>C[18] = E[19]<BR></TD>
    <TR>
    <TD>E[20] = E[20]<BR></TD>
    <TR>
    <TD>C[19] = E[20]<BR></TD>
    <TR>
    <TD>E[21] = E[21]<BR></TD>
    <TR>
    <TD>C[20] = E[21]<BR></TD>
    <TR>
    <TD>E[22] = E[22]<BR></TD>
    <TR>
    <TD>C[21] = E[22]<BR></TD>
    <TR>
    <TD>E[23] = E[23]<BR></TD>
    <TR>
    <TD>C[22] = E[23]<BR></TD>
    <TR>
    <TD>E[24] = E[24]<BR></TD>
    <TR>
    <TD>C[23] = E[24]<BR></TD>
    <TR>
    <TD>E[25] = E[25]<BR></TD>
    <TR>
    <TD>C[24] = E[25]<BR></TD>
    <TR>
    <TD>E[26] = E[26]<BR></TD>
    <TR>
    <TD>C[25] = E[26]<BR></TD>
    <TR>
    <TD>E[27] = E[27]<BR></TD>
    <TR>
    <TD>C[26] = E[27]<BR></TD>
    <TR>
    <TD>E[28] = E[28]<BR></TD>
    <TR>
    <TD>C[27] = E[28]<BR></TD>
    <TR>
    <TD>E[29] = E[29]<BR></TD>
    <TR>
    <TD>C[28] = E[29]<BR></TD>
    <TR>
    <TD>E[30] = E[30]<BR></TD>
    <TR>
    <TD>C[29] = E[30]<BR></TD>
    <TR>
    <TD>E[31] = E[31]<BR></TD>
    <TR>
    <TD>C[30] = E[31]<BR></TD>
    <TR>
    <TD>C[31] = E[31]<BR></TD>
    <TR>
    <TD>A[1] = A[1]<BR></TD>
    <TR>
    <TD>D[16] = A[1]<BR></TD>
    <TR>
    <TD>B[15] = A[1]<BR></TD>
    <TR>
    <TD>A[2] = A[2]<BR></TD>
    <TR>
    <TD>D[17] = A[2]<BR></TD>
    <TR>
    <TD>B[16] = A[2]<BR></TD>
    <TR>
    <TD>A[3] = A[3]<BR></TD>
    <TR>
    <TD>D[18] = A[3]<BR></TD>
    <TR>
    <TD>B[17] = A[3]<BR></TD>
    <TR>
    <TD>A[4] = A[4]<BR></TD>
    <TR>
    <TD>D[19] = A[4]<BR></TD>
    <TR>
    <TD>B[18] = A[4]<BR></TD>
    <TR>
    <TD>A[5] = A[5]<BR></TD>
    <TR>
    <TD>D[20] = A[5]<BR></TD>
    <TR>
    <TD>B[19] = A[5]<BR></TD>
    <TR>
    <TD>A[7] = A[7]<BR></TD>
    <TR>
    <TD>D[22] = A[7]<BR></TD>
    <TR>
    <TD>B[21] = A[7]<BR></TD>
    <TR>
    <TD>A[9] = A[9]<BR></TD>
    <TR>
    <TD>D[24] = A[9]<BR></TD>
    <TR>
    <TD>B[23] = A[9]<BR></TD>
    <TR>
    <TD>A[11] = A[11]<BR></TD>
    <TR>
    <TD>D[26] = A[11]<BR></TD>
    <TR>
    <TD>B[25] = A[11]<BR></TD>
    <TR>
    <TD>A[13] = A[13]<BR></TD>
    <TR>
    <TD>D[28] = A[13]<BR></TD>
    <TR>
    <TD>B[27] = A[13]<BR></TD>
    <TR>
    <TD>A[14] = A[14]<BR></TD>
    <TR>
    <TD>D[29] = A[14]<BR></TD>
    <TR>
    <TD>B[28] = A[14]<BR></TD>
    <TR>
    <TD>E[0] = 1'b0<BR></TD>
    <TR>
    <TD>E[1] = 1'b0<BR></TD>
    <TR>
    <TD>E[2] = 1'b0<BR></TD>
    <TR>
    <TD>E[3] = 1'b0<BR></TD>
    <TR>
    <TD>E[4] = 1'b0<BR></TD>
    <TR>
    <TD>E[5] = 1'b0<BR></TD>
    <TR>
    <TD>E[6] = 1'b0<BR></TD>
    <TR>
    <TD>E[7] = 1'b0<BR></TD>
    <TR>
    <TD>E[8] = 1'b0<BR></TD>
    <TR>
    <TD>E[9] = 1'b0<BR></TD>
    <TR>
    <TD>E[10] = 1'b0<BR></TD>
    <TR>
    <TD>E[11] = 1'b0<BR></TD>
    <TR>
    <TD>E[12] = 1'b0<BR></TD>
    <TR>
    <TD>E[13] = 1'b0<BR></TD>
    <TR>
    <TD>E[14] = 1'b0<BR></TD>
    <TR>
    <TD>D[0] = 1'b0<BR></TD>
    <TR>
    <TD>D[1] = 1'b0<BR></TD>
    <TR>
    <TD>D[2] = 1'b0<BR></TD>
    <TR>
    <TD>D[3] = 1'b0<BR></TD>
    <TR>
    <TD>D[4] = 1'b0<BR></TD>
    <TR>
    <TD>D[5] = 1'b0<BR></TD>
    <TR>
    <TD>D[6] = 1'b0<BR></TD>
    <TR>
    <TD>D[7] = 1'b0<BR></TD>
    <TR>
    <TD>D[8] = 1'b0<BR></TD>
    <TR>
    <TD>D[9] = 1'b0<BR></TD>
    <TR>
    <TD>D[10] = 1'b0<BR></TD>
    <TR>
    <TD>D[11] = 1'b0<BR></TD>
    <TR>
    <TD>D[12] = 1'b0<BR></TD>
    <TR>
    <TD>D[13] = 1'b0<BR></TD>
    <TR>
    <TD>D[14] = 1'b0<BR></TD>
    <TR>
    <TD>C[0] = 1'b0<BR></TD>
    <TR>
    <TD>C[1] = 1'b0<BR></TD>
    <TR>
    <TD>C[2] = 1'b0<BR></TD>
    <TR>
    <TD>C[3] = 1'b0<BR></TD>
    <TR>
    <TD>C[4] = 1'b0<BR></TD>
    <TR>
    <TD>C[5] = 1'b0<BR></TD>
    <TR>
    <TD>C[6] = 1'b0<BR></TD>
    <TR>
    <TD>C[7] = 1'b0<BR></TD>
    <TR>
    <TD>C[8] = 1'b0<BR></TD>
    <TR>
    <TD>C[9] = 1'b0<BR></TD>
    <TR>
    <TD>C[10] = 1'b0<BR></TD>
    <TR>
    <TD>C[11] = 1'b0<BR></TD>
    <TR>
    <TD>C[12] = 1'b0<BR></TD>
    <TR>
    <TD>C[13] = 1'b0<BR></TD>
    <TR>
    <TD>B[0] = 1'b0<BR></TD>
    <TR>
    <TD>B[1] = 1'b0<BR></TD>
    <TR>
    <TD>B[2] = 1'b0<BR></TD>
    <TR>
    <TD>B[3] = 1'b0<BR></TD>
    <TR>
    <TD>B[4] = 1'b0<BR></TD>
    <TR>
    <TD>B[5] = 1'b0<BR></TD>
    <TR>
    <TD>B[6] = 1'b0<BR></TD>
    <TR>
    <TD>B[7] = 1'b0<BR></TD>
    <TR>
    <TD>B[8] = 1'b0<BR></TD>
    <TR>
    <TD>B[9] = 1'b0<BR></TD>
    <TR>
    <TD>B[10] = 1'b0<BR></TD>
    <TR>
    <TD>B[11] = 1'b0<BR></TD>
    <TR>
    <TD>B[12] = 1'b0<BR></TD>
    <TR>
    <TD>B[13] = 1'b0<BR></TD>
</TABLE>
<P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
    <TR>
    <TR>
    <TD>Verilog File Name: dlx.v<BR></TD>
    <TR>
    <TD>Module Name: CSA_Nbits32_0<BR></TD>
    <TR>
    <TD>Cout[0] = 1'b0<BR></TD>
</TABLE>
<P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
    <TR>
    <TR>
    <TD>Verilog File Name: dlx.v<BR></TD>
    <TR>
    <TD>Module Name: CSA_Nbits32_5<BR></TD>
    <TR>
    <TD>Cout[0] = 1'b0<BR></TD>
</TABLE>
<P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
    <TR>
    <TR>
    <TD>Verilog File Name: dlx.v<BR></TD>
    <TR>
    <TD>Module Name: CSA_Nbits32_4<BR></TD>
    <TR>
    <TD>Cout[0] = 1'b0<BR></TD>
</TABLE>
<P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
    <TR>
    <TR>
    <TD>Verilog File Name: dlx.v<BR></TD>
    <TR>
    <TD>Module Name: CSA_Nbits32_3<BR></TD>
    <TR>
    <TD>Cout[0] = 1'b0<BR></TD>
</TABLE>
<P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
    <TR>
    <TR>
    <TD>Verilog File Name: dlx.v<BR></TD>
    <TR>
    <TD>Module Name: CSA_Nbits32_2<BR></TD>
    <TR>
    <TD>Cout[0] = 1'b0<BR></TD>
</TABLE>
<P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
    <TR>
    <TR>
    <TD>Verilog File Name: dlx.v<BR></TD>
    <TR>
    <TD>Module Name: CSA_Nbits32_1<BR></TD>
    <TR>
    <TD>Cout[0] = 1'b0<BR></TD>
</TABLE>
<P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
    <TR>
    <TR>
    <TD>Verilog File Name: dlx.v<BR></TD>
    <TR>
    <TD>Module Name: cla_adder_N32_1<BR></TD>
    <TR>
    <TD>n50 = A[23]<BR></TD>
    <TR>
    <TD>n49 = B[23]<BR></TD>
    <TR>
    <TD>n48 = A[24]<BR></TD>
    <TR>
    <TD>n47 = A[28]<BR></TD>
    <TR>
    <TD>n46 = B[21]<BR></TD>
    <TR>
    <TD>n45 = A[27]<BR></TD>
    <TR>
    <TD>n44 = B[28]<BR></TD>
    <TR>
    <TD>n43 = B[27]<BR></TD>
    <TR>
    <TD>n42 = B[24]<BR></TD>
    <TR>
    <TD>n41 = A[15]<BR></TD>
    <TR>
    <TD>n40 = A[14]<BR></TD>
    <TR>
    <TD>n39 = A[13]<BR></TD>
    <TR>
    <TD>n38 = B[13]<BR></TD>
    <TR>
    <TD>n37 = A[21]<BR></TD>
    <TR>
    <TD>n36 = B[29]<BR></TD>
    <TR>
    <TD>n35 = A[26]<BR></TD>
    <TR>
    <TD>n34 = A[25]<BR></TD>
    <TR>
    <TD>n33 = B[17]<BR></TD>
    <TR>
    <TD>n32 = A[9]<BR></TD>
    <TR>
    <TD>n31 = B[15]<BR></TD>
    <TR>
    <TD>n30 = A[17]<BR></TD>
    <TR>
    <TD>n29 = B[19]<BR></TD>
    <TR>
    <TD>n28 = A[22]<BR></TD>
    <TR>
    <TD>n27 = A[11]<BR></TD>
    <TR>
    <TD>n26 = B[14]<BR></TD>
    <TR>
    <TD>n25 = B[18]<BR></TD>
    <TR>
    <TD>n24 = A[10]<BR></TD>
    <TR>
    <TD>n23 = B[12]<BR></TD>
    <TR>
    <TD>n22 = A[29]<BR></TD>
    <TR>
    <TD>n21 = B[9]<BR></TD>
    <TR>
    <TD>n20 = A[3]<BR></TD>
    <TR>
    <TD>n19 = A[19]<BR></TD>
    <TR>
    <TD>n18 = B[11]<BR></TD>
    <TR>
    <TD>n17 = B[7]<BR></TD>
    <TR>
    <TD>n16 = A[7]<BR></TD>
    <TR>
    <TD>n15 = A[18]<BR></TD>
    <TR>
    <TD>n14 = A[6]<BR></TD>
    <TR>
    <TD>n13 = A[1]<BR></TD>
    <TR>
    <TD>n12 = B[3]<BR></TD>
    <TR>
    <TD>n11 = B[22]<BR></TD>
    <TR>
    <TD>n10 = B[5]<BR></TD>
    <TR>
    <TD>n9 = B[26]<BR></TD>
    <TR>
    <TD>n8 = B[10]<BR></TD>
    <TR>
    <TD>n7 = A[0]<BR></TD>
    <TR>
    <TD>n6 = A[12]<BR></TD>
    <TR>
    <TD>n5 = A[2]<BR></TD>
    <TR>
    <TD>n4 = B[6]<BR></TD>
    <TR>
    <TD>n3 = A[5]<BR></TD>
</TABLE>
<P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
    <TR>
    <TR>
    <TD>Verilog File Name: dlx.v<BR></TD>
    <TR>
    <TD>Module Name: shift_firstLevel<BR></TD>
    <TR>
    <TD>mask16[22] = mask16[22]<BR></TD>
    <TR>
    <TD>mask16[16] = mask16[22]<BR></TD>
    <TR>
    <TD>mask16[19] = mask16[22]<BR></TD>
    <TR>
    <TD>mask16[20] = mask16[22]<BR></TD>
    <TR>
    <TD>mask16[21] = mask16[22]<BR></TD>
    <TR>
    <TD>mask16[17] = mask16[22]<BR></TD>
    <TR>
    <TD>mask16[18] = mask16[22]<BR></TD>
    <TR>
    <TD>mask08[8] = mask16[0]<BR></TD>
    <TR>
    <TD>mask08[9] = mask16[1]<BR></TD>
    <TR>
    <TD>mask08[10] = mask16[2]<BR></TD>
    <TR>
    <TD>mask08[11] = mask16[3]<BR></TD>
    <TR>
    <TD>mask08[12] = mask16[4]<BR></TD>
    <TR>
    <TD>mask08[13] = mask16[5]<BR></TD>
    <TR>
    <TD>mask08[14] = mask16[6]<BR></TD>
    <TR>
    <TD>mask08[24] = mask16[32]<BR></TD>
    <TR>
    <TD>mask08[25] = mask16[33]<BR></TD>
    <TR>
    <TD>mask08[26] = mask16[34]<BR></TD>
    <TR>
    <TD>mask08[27] = mask16[35]<BR></TD>
    <TR>
    <TD>mask08[28] = mask16[36]<BR></TD>
    <TR>
    <TD>mask08[29] = mask16[37]<BR></TD>
    <TR>
    <TD>mask08[30] = mask16[38]<BR></TD>
</TABLE>
<P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
    <TR>
    <TR>
    <TD>Verilog File Name: dlx.v<BR></TD>
    <TR>
    <TD>Module Name: carry_generator_N32_Nblocks8_0<BR></TD>
    <TR>
    <TD>Cout[0] = Ci<BR></TD>
</TABLE>
<P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
    <TR>
    <TR>
    <TD>Verilog File Name: dlx.v<BR></TD>
    <TR>
    <TD>Module Name: sum_generator_Nbits32_Nblocks8_0<BR></TD>
    <TR>
    <TD>Cout = Carry[8]<BR></TD>
</TABLE>
<P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
    <TR>
    <TR>
    <TD>Verilog File Name: dlx.v<BR></TD>
    <TR>
    <TD>Module Name: FA_114<BR></TD>
    <TR>
    <TD>net25115 = B<BR></TD>
</TABLE>
<P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
    <TR>
    <TR>
    <TD>Verilog File Name: dlx.v<BR></TD>
    <TR>
    <TD>Module Name: FA_112<BR></TD>
    <TR>
    <TD>net26715 = A<BR></TD>
</TABLE>
<P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
    <TR>
    <TR>
    <TD>Verilog File Name: dlx.v<BR></TD>
    <TR>
    <TD>Module Name: carry_generator_N32_Nblocks8_1<BR></TD>
    <TR>
    <TD>Cout[0] = Ci<BR></TD>
</TABLE>
<P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
    <TR>
    <TR>
    <TD>Verilog File Name: dlx.v<BR></TD>
    <TR>
    <TD>Module Name: sum_generator_Nbits32_Nblocks8_1<BR></TD>
    <TR>
    <TD>Cout = Carry[8]<BR></TD>
</TABLE>
<P>

</BODY>
</HTML>
