{
  "Top": "main",
  "RtlTop": "main",
  "RtlPrefix": "",
  "RtlSubPrefix": "main_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    
  },
  "ReturnValue": {
    "srcType": "int",
    "srcSize": "32",
    "hwRefs": [{
        "type": "port",
        "interface": "ap_return",
        "name": "ap_return",
        "usage": "data",
        "direction": "out"
      }]
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "DirectiveTcl": ["set_directive_top main -name main"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "main"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "5",
    "Uncertainty": "1.35",
    "IsCombinational": "0",
    "II": "100620 ~ 121520",
    "Latency": "100619"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 5.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "main",
    "Version": "1.0",
    "DisplayName": "Main",
    "Revision": "2113687256",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_main_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/..\/..\/..\/benchmarks\/jianyicheng\/sparseMatrixPower\/src\/smm.cpp",
      "..\/..\/..\/..\/..\/benchmarks\/jianyicheng\/sparseMatrixPower\/src\/g.cpp",
      "..\/..\/..\/..\/..\/benchmarks\/jianyicheng\/sparseMatrixPower\/src\/smm_tb.cpp"
    ],
    "Vhdl": [
      "impl\/vhdl\/main_am_addmul_7ns_7ns_9ns_17_4_1.vhd",
      "impl\/vhdl\/main_az_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/main_data_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/main_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/main_mac_muladd_7ns_7ns_7ns_14_4_1.vhd",
      "impl\/vhdl\/main_main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1.vhd",
      "impl\/vhdl\/main_main_Pipeline_VITIS_LOOP_17_1.vhd",
      "impl\/vhdl\/main_main_Pipeline_VITIS_LOOP_32_4.vhd",
      "impl\/vhdl\/main_main_Pipeline_VITIS_LOOP_32_4_data1_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/main_mul_4ns_32s_32_5_1.vhd",
      "impl\/vhdl\/main_mul_7ns_9ns_15_3_1.vhd",
      "impl\/vhdl\/main_sparsemux_7_2_32_1_1.vhd",
      "impl\/vhdl\/main_urem_7ns_3ns_2_11_1.vhd",
      "impl\/vhdl\/main_w_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/main.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/main_am_addmul_7ns_7ns_9ns_17_4_1.v",
      "impl\/verilog\/main_az_RAM_AUTO_1R1W.v",
      "impl\/verilog\/main_data_RAM_AUTO_1R1W.v",
      "impl\/verilog\/main_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/main_mac_muladd_7ns_7ns_7ns_14_4_1.v",
      "impl\/verilog\/main_main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1.v",
      "impl\/verilog\/main_main_Pipeline_VITIS_LOOP_17_1.v",
      "impl\/verilog\/main_main_Pipeline_VITIS_LOOP_32_4.v",
      "impl\/verilog\/main_main_Pipeline_VITIS_LOOP_32_4_data1_RAM_AUTO_1R1W.v",
      "impl\/verilog\/main_mul_4ns_32s_32_5_1.v",
      "impl\/verilog\/main_mul_7ns_9ns_15_3_1.v",
      "impl\/verilog\/main_sparsemux_7_2_32_1_1.v",
      "impl\/verilog\/main_urem_7ns_3ns_2_11_1.v",
      "impl\/verilog\/main_w_ROM_AUTO_1R.dat",
      "impl\/verilog\/main_w_ROM_AUTO_1R.v",
      "impl\/verilog\/main.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/main.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "ap_return": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_ctrl_hs",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"ap_return": "DATA"},
      "ports": ["ap_return"]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "ap_return": {
      "dir": "out",
      "width": "32"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "main",
      "Instances": [
        {
          "ModuleName": "main_Pipeline_VITIS_LOOP_17_1",
          "InstanceName": "grp_main_Pipeline_VITIS_LOOP_17_1_fu_70"
        },
        {
          "ModuleName": "main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1",
          "InstanceName": "grp_main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1_fu_82"
        },
        {
          "ModuleName": "main_Pipeline_VITIS_LOOP_32_4",
          "InstanceName": "grp_main_Pipeline_VITIS_LOOP_32_4_fu_91"
        }
      ]
    },
    "Info": {
      "main_Pipeline_VITIS_LOOP_17_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "main_Pipeline_VITIS_LOOP_32_4": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "main": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "main_Pipeline_VITIS_LOOP_17_1": {
        "Latency": {
          "LatencyBest": "204",
          "LatencyAvg": "204",
          "LatencyWorst": "204",
          "PipelineII": "204",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "4.888"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_17_1",
            "TripCount": "100",
            "Latency": "202",
            "PipelineII": "2",
            "PipelineDepth": "5"
          }],
        "Area": {
          "DSP": "1",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "~0",
          "FF": "93",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "336",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1": {
        "Latency": {
          "LatencyBest": "100011",
          "LatencyAvg": "100011",
          "LatencyWorst": "100011",
          "PipelineII": "100011",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "4.451"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_15_1_VITIS_LOOP_14_1",
            "TripCount": "10000",
            "Latency": "100009",
            "PipelineII": "10",
            "PipelineDepth": "20"
          }],
        "Area": {
          "DSP": "3",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "1",
          "FF": "578",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "452",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "main_Pipeline_VITIS_LOOP_32_4": {
        "Latency": {
          "LatencyBest": "209",
          "LatencyAvg": "209",
          "LatencyWorst": "209",
          "PipelineII": "209",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.871"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_32_4",
            "TripCount": "100",
            "Latency": "207",
            "PipelineII": "2",
            "PipelineDepth": "10"
          }],
        "Area": {
          "BRAM_18K": "1",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "~0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "FF": "476",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "350",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "main": {
        "Latency": {
          "LatencyBest": "100619",
          "LatencyAvg": "111119",
          "LatencyWorst": "121519",
          "PipelineIIMin": "100620",
          "PipelineIIMax": "121520",
          "PipelineII": "100620 ~ 121520",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "4.888"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_29_3",
            "TripCount": "100",
            "LatencyMin": "400",
            "LatencyMax": "21300",
            "Latency": "400 ~ 21300",
            "PipelineII": "",
            "PipelineDepthMin": "4",
            "PipelineDepthMax": "213",
            "PipelineDepth": "4 ~ 213"
          }],
        "Area": {
          "BRAM_18K": "8",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "2",
          "DSP": "4",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "1",
          "FF": "1179",
          "AVAIL_FF": "106400",
          "UTIL_FF": "1",
          "LUT": "1510",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "2",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2024-08-12 18:56:46 -03",
    "ToolName": "vitis_hls",
    "ToolVersion": "2023.2"
  }
}
