

================================================================
== Vitis HLS Report for 'dct'
================================================================
* Date:           Wed Jul 23 16:04:01 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        dct_hls_solution
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.157 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      372|      372|  3.720 us|  3.720 us|  373|  373|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------------+--------------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                                                   |                                                        |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |                              Instance                             |                         Module                         |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +-------------------------------------------------------------------+--------------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98                     |dct_Pipeline_RD_Loop_Row_RD_Loop_Col                    |       68|       68|  0.680 us|  0.680 us|   65|   65|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_dct_Pipeline_Row_DCT_Loop_fu_120                               |dct_Pipeline_Row_DCT_Loop                               |       41|       41|  0.410 us|  0.410 us|   36|   36|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_133  |dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop  |       68|       68|  0.680 us|  0.680 us|   65|   65|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_dct_Pipeline_Col_DCT_Loop_fu_139                               |dct_Pipeline_Col_DCT_Loop                               |       47|       47|  0.470 us|  0.470 us|   36|   36|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_145  |dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop  |       68|       68|  0.680 us|  0.680 us|   65|   65|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_151                    |dct_Pipeline_WR_Loop_Row_WR_Loop_Col                    |       69|       69|  0.690 us|  0.690 us|   65|   65|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +-------------------------------------------------------------------+--------------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       -|      -|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        2|   56|    3553|   3174|    -|
|Memory           |        4|    -|     128|     16|    0|
|Multiplexer      |        -|    -|       0|    554|    -|
|Register         |        -|    -|      18|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        6|   56|    3699|   3744|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        2|   25|       3|      7|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------------------+--------------------------------------------------------+---------+----+------+------+-----+
    |                              Instance                             |                         Module                         | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-------------------------------------------------------------------+--------------------------------------------------------+---------+----+------+------+-----+
    |control_s_axi_U                                                    |control_s_axi                                           |        2|   0|   196|   180|    0|
    |grp_dct_Pipeline_Col_DCT_Loop_fu_139                               |dct_Pipeline_Col_DCT_Loop                               |        0|  28|  1794|  1339|    0|
    |grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98                     |dct_Pipeline_RD_Loop_Row_RD_Loop_Col                    |        0|   0|    42|   146|    0|
    |grp_dct_Pipeline_Row_DCT_Loop_fu_120                               |dct_Pipeline_Row_DCT_Loop                               |        0|  28|  1405|  1043|    0|
    |grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_151                    |dct_Pipeline_WR_Loop_Row_WR_Loop_Col                    |        0|   0|    36|   146|    0|
    |grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_145  |dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop  |        0|   0|    40|   160|    0|
    |grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_133  |dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop  |        0|   0|    40|   160|    0|
    +-------------------------------------------------------------------+--------------------------------------------------------+---------+----+------+------+-----+
    |Total                                                              |                                                        |        2|  56|  3553|  3174|    0|
    +-------------------------------------------------------------------+--------------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------------+--------------------------+---------+----+----+-----+------+-----+------+-------------+
    |     Memory    |          Module          | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------+--------------------------+---------+----+----+-----+------+-----+------+-------------+
    |buf_2d_in_U    |buf_2d_in_RAM_AUTO_1R1W   |        0|  16|   2|    0|     8|   16|     1|          128|
    |buf_2d_in_1_U  |buf_2d_in_RAM_AUTO_1R1W   |        0|  16|   2|    0|     8|   16|     1|          128|
    |buf_2d_in_2_U  |buf_2d_in_RAM_AUTO_1R1W   |        0|  16|   2|    0|     8|   16|     1|          128|
    |buf_2d_in_3_U  |buf_2d_in_RAM_AUTO_1R1W   |        0|  16|   2|    0|     8|   16|     1|          128|
    |buf_2d_in_4_U  |buf_2d_in_RAM_AUTO_1R1W   |        0|  16|   2|    0|     8|   16|     1|          128|
    |buf_2d_in_5_U  |buf_2d_in_RAM_AUTO_1R1W   |        0|  16|   2|    0|     8|   16|     1|          128|
    |buf_2d_in_6_U  |buf_2d_in_RAM_AUTO_1R1W   |        0|  16|   2|    0|     8|   16|     1|          128|
    |buf_2d_in_7_U  |buf_2d_in_RAM_AUTO_1R1W   |        0|  16|   2|    0|     8|   16|     1|          128|
    |buf_2d_out_U   |buf_2d_out_RAM_AUTO_1R1W  |        1|   0|   0|    0|    64|   16|     1|         1024|
    |col_inbuf_U    |col_inbuf_RAM_AUTO_1R1W   |        1|   0|   0|    0|    64|   16|     1|         1024|
    |row_outbuf_U   |row_outbuf_RAM_AUTO_1R1W  |        1|   0|   0|    0|    64|   16|     1|         1024|
    |col_outbuf_U   |row_outbuf_RAM_AUTO_1R1W  |        1|   0|   0|    0|    64|   16|     1|         1024|
    +---------------+--------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total          |                          |        4| 128|  16|    0|   320|  192|    12|         5120|
    +---------------+--------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm             |  65|         13|    1|         13|
    |buf_2d_in_1_address0  |  14|          3|    3|          9|
    |buf_2d_in_1_ce0       |  14|          3|    1|          3|
    |buf_2d_in_1_we0       |   9|          2|    1|          2|
    |buf_2d_in_2_address0  |  14|          3|    3|          9|
    |buf_2d_in_2_ce0       |  14|          3|    1|          3|
    |buf_2d_in_2_we0       |   9|          2|    1|          2|
    |buf_2d_in_3_address0  |  14|          3|    3|          9|
    |buf_2d_in_3_ce0       |  14|          3|    1|          3|
    |buf_2d_in_3_we0       |   9|          2|    1|          2|
    |buf_2d_in_4_address0  |  14|          3|    3|          9|
    |buf_2d_in_4_ce0       |  14|          3|    1|          3|
    |buf_2d_in_4_we0       |   9|          2|    1|          2|
    |buf_2d_in_5_address0  |  14|          3|    3|          9|
    |buf_2d_in_5_ce0       |  14|          3|    1|          3|
    |buf_2d_in_5_we0       |   9|          2|    1|          2|
    |buf_2d_in_6_address0  |  14|          3|    3|          9|
    |buf_2d_in_6_ce0       |  14|          3|    1|          3|
    |buf_2d_in_6_we0       |   9|          2|    1|          2|
    |buf_2d_in_7_address0  |  14|          3|    3|          9|
    |buf_2d_in_7_ce0       |  14|          3|    1|          3|
    |buf_2d_in_7_we0       |   9|          2|    1|          2|
    |buf_2d_in_address0    |  14|          3|    3|          9|
    |buf_2d_in_ce0         |  14|          3|    1|          3|
    |buf_2d_in_we0         |   9|          2|    1|          2|
    |buf_2d_out_address0   |  14|          3|    6|         18|
    |buf_2d_out_ce0        |  14|          3|    1|          3|
    |buf_2d_out_we0        |   9|          2|    1|          2|
    |col_inbuf_address0    |  14|          3|    6|         18|
    |col_inbuf_ce0         |  14|          3|    1|          3|
    |col_inbuf_ce1         |   9|          2|    1|          2|
    |col_inbuf_we0         |   9|          2|    1|          2|
    |col_outbuf_address0   |  14|          3|    6|         18|
    |col_outbuf_ce0        |  14|          3|    1|          3|
    |col_outbuf_ce1        |   9|          2|    1|          2|
    |col_outbuf_we0        |   9|          2|    1|          2|
    |col_outbuf_we1        |   9|          2|    1|          2|
    |row_outbuf_address0   |  14|          3|    6|         18|
    |row_outbuf_ce0        |  14|          3|    1|          3|
    |row_outbuf_ce1        |   9|          2|    1|          2|
    |row_outbuf_we0        |   9|          2|    1|          2|
    |row_outbuf_we1        |   9|          2|    1|          2|
    +----------------------+----+-----------+-----+-----------+
    |Total                 | 554|        119|   78|        227|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                      Name                                      | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                       |  12|   0|   12|          0|
    |grp_dct_Pipeline_Col_DCT_Loop_fu_139_ap_start_reg                               |   1|   0|    1|          0|
    |grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_ap_start_reg                     |   1|   0|    1|          0|
    |grp_dct_Pipeline_Row_DCT_Loop_fu_120_ap_start_reg                               |   1|   0|    1|          0|
    |grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_151_ap_start_reg                    |   1|   0|    1|          0|
    |grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_145_ap_start_reg  |   1|   0|    1|          0|
    |grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_133_ap_start_reg  |   1|   0|    1|          0|
    +--------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                           |  18|   0|   18|          0|
    +--------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|         array|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|         array|
|s_axi_control_AWADDR   |   in|    9|       s_axi|       control|         array|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|         array|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|         array|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|         array|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|         array|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|         array|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|         array|
|s_axi_control_ARADDR   |   in|    9|       s_axi|       control|         array|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|         array|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|         array|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|         array|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|         array|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|         array|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|         array|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|         array|
|ap_clk                 |   in|    1|  ap_ctrl_hs|           dct|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|           dct|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|           dct|  return value|
+-----------------------+-----+-----+------------+--------------+--------------+

