#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri Oct 30 21:25:42 2020
# Process ID: 42440
# Current directory: D:/VivadoProjects/fft_system/fft_system.runs/minized_petalinux_sampler_with_stream_0_0_synth_1
# Command line: vivado.exe -log minized_petalinux_sampler_with_stream_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source minized_petalinux_sampler_with_stream_0_0.tcl
# Log file: D:/VivadoProjects/fft_system/fft_system.runs/minized_petalinux_sampler_with_stream_0_0_synth_1/minized_petalinux_sampler_with_stream_0_0.vds
# Journal file: D:/VivadoProjects/fft_system/fft_system.runs/minized_petalinux_sampler_with_stream_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source minized_petalinux_sampler_with_stream_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 464.066 ; gain = 185.984
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/VivadoProjects/ip_repo/sampler_with_stream_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/VivadoProjects/ip_repo/AXI_master_and_slave_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/VivadoProjects/ip_repo/AD1_sampler_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/VivadoProjects/ip_repo/myip_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2207] Repository 'd:/VivadoProjects/ip_repo/AD1_sampler_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/VivadoProjects/ip_repo/AD1_sampler_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Project/hdl/IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.2/data/ip'.
Command: synth_design -top minized_petalinux_sampler_with_stream_0_0 -part xc7z007sclg225-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Device 21-403] Loading part xc7z007sclg225-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 49708 
WARNING: [Synth 8-2507] parameter declaration becomes local in sampler_with_stream_v1_0_M00_AXIS with formal parameter declaration list [d:/VivadoProjects/fft_system/fft_system.srcs/sources_1/bd/minized_petalinux/ipshared/fcdf/hdl/sampler_with_stream_v1_0_M00_AXIS.v:65]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1096.535 ; gain = 243.199
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'minized_petalinux_sampler_with_stream_0_0' [d:/VivadoProjects/fft_system/fft_system.srcs/sources_1/bd/minized_petalinux/ip/minized_petalinux_sampler_with_stream_0_0/synth/minized_petalinux_sampler_with_stream_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'sampler_with_stream_v1_0' [d:/VivadoProjects/fft_system/fft_system.srcs/sources_1/bd/minized_petalinux/ipshared/fcdf/hdl/sampler_with_stream_v1_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_M00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXIS_START_COUNT bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sampler_with_stream_v1_0_S00_AXI' [d:/VivadoProjects/fft_system/fft_system.srcs/sources_1/bd/minized_petalinux/ipshared/fcdf/hdl/sampler_with_stream_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [d:/VivadoProjects/fft_system/fft_system.srcs/sources_1/bd/minized_petalinux/ipshared/fcdf/hdl/sampler_with_stream_v1_0_S00_AXI.v:233]
INFO: [Synth 8-226] default block is never used [d:/VivadoProjects/fft_system/fft_system.srcs/sources_1/bd/minized_petalinux/ipshared/fcdf/hdl/sampler_with_stream_v1_0_S00_AXI.v:374]
INFO: [Synth 8-6155] done synthesizing module 'sampler_with_stream_v1_0_S00_AXI' (1#1) [d:/VivadoProjects/fft_system/fft_system.srcs/sources_1/bd/minized_petalinux/ipshared/fcdf/hdl/sampler_with_stream_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6157] synthesizing module 'sampler_with_stream_v1_0_M00_AXIS' [d:/VivadoProjects/fft_system/fft_system.srcs/sources_1/bd/minized_petalinux/ipshared/fcdf/hdl/sampler_with_stream_v1_0_M00_AXIS.v:4]
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_START_COUNT bound to: 32 - type: integer 
	Parameter WAIT_COUNT_BITS bound to: 5 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter RUNNING bound to: 2'b01 
	Parameter SEND_STREAM bound to: 2'b10 
INFO: [Synth 8-155] case statement is not full and has no default [d:/VivadoProjects/fft_system/fft_system.srcs/sources_1/bd/minized_petalinux/ipshared/fcdf/hdl/sampler_with_stream_v1_0_M00_AXIS.v:110]
WARNING: [Synth 8-6014] Unused sequential element count_reg was removed.  [d:/VivadoProjects/fft_system/fft_system.srcs/sources_1/bd/minized_petalinux/ipshared/fcdf/hdl/sampler_with_stream_v1_0_M00_AXIS.v:107]
INFO: [Synth 8-6155] done synthesizing module 'sampler_with_stream_v1_0_M00_AXIS' (2#1) [d:/VivadoProjects/fft_system/fft_system.srcs/sources_1/bd/minized_petalinux/ipshared/fcdf/hdl/sampler_with_stream_v1_0_M00_AXIS.v:4]
INFO: [Synth 8-6155] done synthesizing module 'sampler_with_stream_v1_0' (3#1) [d:/VivadoProjects/fft_system/fft_system.srcs/sources_1/bd/minized_petalinux/ipshared/fcdf/hdl/sampler_with_stream_v1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'minized_petalinux_sampler_with_stream_0_0' (4#1) [d:/VivadoProjects/fft_system/fft_system.srcs/sources_1/bd/minized_petalinux/ip/minized_petalinux_sampler_with_stream_0_0/synth/minized_petalinux_sampler_with_stream_0_0.v:57]
WARNING: [Synth 8-3331] design sampler_with_stream_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design sampler_with_stream_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design sampler_with_stream_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design sampler_with_stream_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design sampler_with_stream_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design sampler_with_stream_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1144.676 ; gain = 291.340
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1144.676 ; gain = 291.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1144.676 ; gain = 291.340
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1144.676 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1256.828 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.085 . Memory (MB): peak = 1259.805 ; gain = 2.977
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 1259.805 ; gain = 406.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z007sclg225-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 1259.805 ; gain = 406.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 1259.805 ; gain = 406.469
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'mst_exec_state_reg' in module 'sampler_with_stream_v1_0_M00_AXIS'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              001 |                               00
                 RUNNING |                              010 |                               01
             SEND_STREAM |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'mst_exec_state_reg' using encoding 'one-hot' in module 'sampler_with_stream_v1_0_M00_AXIS'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 1259.805 ; gain = 406.469
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 8     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module sampler_with_stream_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 7     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
Module sampler_with_stream_v1_0_M00_AXIS 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 66 (col length:40)
BRAMs: 100 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3917] design minized_petalinux_sampler_with_stream_0_0 has port m00_axis_tstrb[3] driven by constant 1
INFO: [Synth 8-3917] design minized_petalinux_sampler_with_stream_0_0 has port m00_axis_tstrb[2] driven by constant 1
INFO: [Synth 8-3917] design minized_petalinux_sampler_with_stream_0_0 has port m00_axis_tstrb[1] driven by constant 1
INFO: [Synth 8-3917] design minized_petalinux_sampler_with_stream_0_0 has port m00_axis_tstrb[0] driven by constant 1
WARNING: [Synth 8-3331] design minized_petalinux_sampler_with_stream_0_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design minized_petalinux_sampler_with_stream_0_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design minized_petalinux_sampler_with_stream_0_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design minized_petalinux_sampler_with_stream_0_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design minized_petalinux_sampler_with_stream_0_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design minized_petalinux_sampler_with_stream_0_0 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3886] merging instance 'inst/sampler_with_stream_v1_0_M00_AXIS_inst/stream_data_out_reg[12]' (FDRE) to 'inst/sampler_with_stream_v1_0_M00_AXIS_inst/stream_data_out_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/sampler_with_stream_v1_0_M00_AXIS_inst/stream_data_out_reg[13]' (FDRE) to 'inst/sampler_with_stream_v1_0_M00_AXIS_inst/stream_data_out_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/sampler_with_stream_v1_0_M00_AXIS_inst/stream_data_out_reg[14]' (FDRE) to 'inst/sampler_with_stream_v1_0_M00_AXIS_inst/stream_data_out_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/sampler_with_stream_v1_0_M00_AXIS_inst/stream_data_out_reg[15]' (FDRE) to 'inst/sampler_with_stream_v1_0_M00_AXIS_inst/stream_data_out_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/sampler_with_stream_v1_0_M00_AXIS_inst/stream_data_out_reg[28]' (FDRE) to 'inst/sampler_with_stream_v1_0_M00_AXIS_inst/stream_data_out_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/sampler_with_stream_v1_0_M00_AXIS_inst/stream_data_out_reg[29]' (FDRE) to 'inst/sampler_with_stream_v1_0_M00_AXIS_inst/stream_data_out_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/sampler_with_stream_v1_0_M00_AXIS_inst/stream_data_out_reg[30]' (FDRE) to 'inst/sampler_with_stream_v1_0_M00_AXIS_inst/stream_data_out_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/sampler_with_stream_v1_0_M00_AXIS_inst/stream_data_out_reg[31] )
INFO: [Synth 8-3886] merging instance 'inst/sampler_with_stream_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'inst/sampler_with_stream_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/sampler_with_stream_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/sampler_with_stream_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'inst/sampler_with_stream_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/sampler_with_stream_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 1259.805 ; gain = 406.469
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:30 . Memory (MB): peak = 1259.805 ; gain = 406.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:30 . Memory (MB): peak = 1259.805 ; gain = 406.469
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 1265.672 ; gain = 412.336
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:36 . Memory (MB): peak = 1271.457 ; gain = 418.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:36 . Memory (MB): peak = 1271.457 ; gain = 418.121
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:36 . Memory (MB): peak = 1271.457 ; gain = 418.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:36 . Memory (MB): peak = 1271.457 ; gain = 418.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:36 . Memory (MB): peak = 1271.457 ; gain = 418.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:36 . Memory (MB): peak = 1271.457 ; gain = 418.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    42|
|2     |LUT1   |    34|
|3     |LUT2   |    35|
|4     |LUT3   |     5|
|5     |LUT4   |   123|
|6     |LUT5   |     2|
|7     |LUT6   |    57|
|8     |FDRE   |   320|
|9     |FDSE   |     9|
+------+-------+------+

Report Instance Areas: 
+------+-------------------------------------------+----------------------------------+------+
|      |Instance                                   |Module                            |Cells |
+------+-------------------------------------------+----------------------------------+------+
|1     |top                                        |                                  |   627|
|2     |  inst                                     |sampler_with_stream_v1_0          |   627|
|3     |    sampler_with_stream_v1_0_M00_AXIS_inst |sampler_with_stream_v1_0_M00_AXIS |   186|
|4     |    sampler_with_stream_v1_0_S00_AXI_inst  |sampler_with_stream_v1_0_S00_AXI  |   441|
+------+-------------------------------------------+----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:36 . Memory (MB): peak = 1271.457 ; gain = 418.121
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:32 . Memory (MB): peak = 1271.457 ; gain = 302.992
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:36 . Memory (MB): peak = 1271.457 ; gain = 418.121
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1283.523 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 42 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1283.523 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
47 Infos, 17 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:47 . Memory (MB): peak = 1283.523 ; gain = 690.168
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1283.523 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/VivadoProjects/fft_system/fft_system.runs/minized_petalinux_sampler_with_stream_0_0_synth_1/minized_petalinux_sampler_with_stream_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP minized_petalinux_sampler_with_stream_0_0, cache-ID = ae9b4f766de8d2f8
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1283.523 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/VivadoProjects/fft_system/fft_system.runs/minized_petalinux_sampler_with_stream_0_0_synth_1/minized_petalinux_sampler_with_stream_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file minized_petalinux_sampler_with_stream_0_0_utilization_synth.rpt -pb minized_petalinux_sampler_with_stream_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Oct 30 21:27:25 2020...
