// Seed: 192376174
module module_0 (
    input tri  id_0,
    input tri0 id_1
);
  wire id_3;
  tri1 id_4;
  wire id_5;
  assign id_4 = 1;
endmodule
module module_1 (
    input supply0 id_0,
    input wor id_1,
    input tri id_2,
    output supply0 id_3,
    input supply0 id_4,
    input tri0 id_5,
    input tri0 id_6,
    input uwire id_7,
    output supply1 id_8,
    output tri0 id_9,
    input uwire id_10,
    output wor id_11,
    output wor id_12,
    input supply1 id_13,
    input tri1 id_14,
    input wire id_15,
    input wor id_16,
    input wire id_17,
    output wire id_18,
    input uwire id_19
);
  always force id_3 = 1;
  module_0(
      id_2, id_1
  );
  wire id_21;
endmodule
