$date
	Tue May 27 15:16:07 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb $end
$var wire 1 ! y $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var wire 1 ! y $end
$var reg 3 $ nextstate [2:0] $end
$var reg 3 % state [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 %
b1 $
1#
0"
1!
$end
#10000
1"
#20000
0"
0#
#30000
b10 $
0!
b1 %
1"
#40000
0"
#50000
b0 $
b10 %
1"
#60000
0"
#70000
b1 $
1!
b0 %
1"
#80000
0"
#90000
b10 $
0!
b1 %
1"
#100000
0"
#110000
b0 $
b10 %
1"
#120000
0"
#130000
b1 $
1!
b0 %
1"
#140000
0"
#150000
b10 $
0!
b1 %
1"
#160000
0"
#170000
b0 $
b10 %
1"
#180000
0"
#190000
b1 $
1!
b0 %
1"
#200000
0"
#210000
b10 $
0!
b1 %
1"
#220000
0"
#230000
b0 $
b10 %
1"
#240000
0"
