// Seed: 3015135125
macromodule module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  task id_5;
    input id_6, id_7;
  endtask
  wire id_8;
  assign id_7 = 1'b0;
  logic [7:0] id_9;
  assign id_9[1] = "";
endmodule
module module_1 (
    output wor id_0,
    input supply0 id_1,
    output tri0 id_2,
    input uwire id_3,
    input wor id_4,
    input uwire id_5,
    input wire id_6
);
  wire id_8;
  generate
    wire id_9;
  endgenerate
  module_0(
      id_8, id_9, id_8, id_9
  );
  wire id_10;
  assign id_2 = id_1;
  wire id_11;
endmodule
