

================================================================
== Synthesis Summary Report of 'conv_via_tiling'
================================================================
+ General Information: 
    * Date:           Thu Mar 13 13:04:03 2025
    * Version:        2024.1.2 (Build 5096458 on Sep  5 2024)
    * Project:        project_1
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xczu9eg-ffvb1156-2-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-----------------------------------------------------------------------------------------+------+------+---------+-----------+----------+---------+-------+----------+----------+----------+------------+-------------+-----+
    |                                         Modules                                         | Issue|      | Latency |  Latency  | Iteration|         |  Trip |          |          |          |            |             |     |
    |                                         & Loops                                         | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count | Pipelined|   BRAM   |    DSP   |     FF     |     LUT     | URAM|
    +-----------------------------------------------------------------------------------------+------+------+---------+-----------+----------+---------+-------+----------+----------+----------+------------+-------------+-----+
    |+ conv_via_tiling                                                                        |     -|  0.00|        -|          -|         -|        -|      -|        no|  158 (8%)|  207 (8%)|  42412 (7%)|  41635 (15%)|    -|
    | + conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3              |     -|  0.00|        -|          -|         -|        -|      -|        no|         -|         -|   704 (~0%)|   1304 (~0%)|    -|
    |  o VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3                                      |     -|  7.30|        -|          -|        16|        1|      -|       yes|         -|         -|           -|            -|    -|
    | o VITIS_LOOP_90_4                                                                       |     -|  7.30|        -|          -|         -|        -|      -|        no|         -|         -|           -|            -|    -|
    |  o VITIS_LOOP_91_5                                                                      |     -|  7.30|        -|          -|         -|        -|      -|        no|         -|         -|           -|            -|    -|
    |   o VITIS_LOOP_102_6                                                                    |     -|  7.30|        -|          -|         -|        -|      -|        no|         -|         -|           -|            -|    -|
    |    + conv_via_tiling_Pipeline_VITIS_LOOP_109_7_VITIS_LOOP_111_8_VITIS_LOOP_113_9        |     -|  1.94|     3138|  3.138e+04|         -|     3138|      -|        no|         -|         -|    33 (~0%)|    305 (~0%)|    -|
    |     o VITIS_LOOP_109_7_VITIS_LOOP_111_8_VITIS_LOOP_113_9                                |     -|  7.30|     3136|  3.136e+04|         1|        1|   3136|       yes|         -|         -|           -|            -|    -|
    |    + conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11                       |     -|  0.00|        -|          -|         -|        -|      -|        no|         -|   3 (~0%)|  5142 (~0%)|    4325 (1%)|    -|
    |     o VITIS_LOOP_119_10_VITIS_LOOP_120_11                                               |     -|  7.30|        -|          -|        47|        1|      -|       yes|         -|         -|           -|            -|    -|
    |    + conv_via_tiling_Pipeline_VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29     |     -|  0.00|        -|          -|         -|        -|      -|        no|         -|   4 (~0%)|   580 (~0%)|   1663 (~0%)|    -|
    |     o VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29                             |     -|  7.30|        -|          -|         9|        1|      -|       yes|         -|         -|           -|            -|    -|
    |    o VITIS_LOOP_129_12                                                                  |     -|  7.30|        -|          -|         -|        -|      -|        no|         -|         -|           -|            -|    -|
    |     + conv_kernel                                                                       |     -|  0.28|   208193|  2.082e+06|         -|   208193|      -|        no|         -|  147 (5%)|  24264 (4%)|   19563 (7%)|    -|
    |      o VITIS_LOOP_25_1                                                                  |     -|  7.30|   208192|  2.082e+06|      3253|        -|     64|        no|         -|         -|           -|            -|    -|
    |       + conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4            |     -|  0.28|     3251|  3.251e+04|         -|     3251|      -|        no|         -|  143 (5%)|  24113 (4%)|   19485 (7%)|    -|
    |        o VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4                                |     -|  7.30|     3249|  3.249e+04|       115|        1|   3136|       yes|         -|         -|           -|            -|    -|
    |     + conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V  |     -|  2.96|    36866|  3.687e+05|         -|    36866|      -|        no|         -|         -|    52 (~0%)|    322 (~0%)|    -|
    |      o VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_VITIS_LOOP_142_16          |     -|  7.30|    36864|  3.686e+05|         1|        1|  36864|       yes|         -|         -|           -|            -|    -|
    |     + conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23    |     -|  3.34|    33865|  3.386e+05|         -|    33865|      -|        no|         -|         -|   458 (~0%)|    531 (~0%)|    -|
    |      o VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23                            |     -|  7.30|    33863|  3.386e+05|         9|        1|  33856|       yes|         -|         -|           -|            -|    -|
    |     + conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V  |     -|  0.00|        -|          -|         -|        -|      -|        no|         -|         -|   608 (~0%)|   1084 (~0%)|    -|
    |      o VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_VITIS_LOOP_153_20          |     -|  7.30|        -|          -|        11|        1|      -|       yes|         -|         -|           -|            -|    -|
    |     + conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26    |     -|  0.00|        -|          -|         -|        -|      -|        no|         -|  12 (~0%)|  5273 (~0%)|    4774 (1%)|    -|
    |      o VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26                            |     -|  7.30|        -|          -|        35|        1|      -|       yes|         -|         -|           -|            -|    -|
    +-----------------------------------------------------------------------------------------+------+------+---------+-----------+----------+---------+-------+----------+----------+----------+------------+-------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+------------+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| Interface  | Read/Write | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   | Resource Estimate |
|            |            | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |                   |
+------------+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| m_axi_mem1 | READ_ONLY  | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=2            |
| m_axi_mem2 | READ_WRITE | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=4            |
+------------+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 7             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+------------+--------+-------+--------+-------------------------+
| Interface     | Register   | Offset | Width | Access | Description             |
+---------------+------------+--------+-------+--------+-------------------------+
| s_axi_control | in_ch      | 0x10   | 32    | W      | Data signal of in_ch    |
| s_axi_control | out_ch     | 0x18   | 32    | W      | Data signal of out_ch   |
| s_axi_control | H          | 0x20   | 32    | W      | Data signal of H        |
| s_axi_control | W          | 0x28   | 32    | W      | Data signal of W        |
| s_axi_control | input_r_1  | 0x30   | 32    | W      | Data signal of input_r  |
| s_axi_control | input_r_2  | 0x34   | 32    | W      | Data signal of input_r  |
| s_axi_control | weight_1   | 0x3c   | 32    | W      | Data signal of weight   |
| s_axi_control | weight_2   | 0x40   | 32    | W      | Data signal of weight   |
| s_axi_control | bias_1     | 0x48   | 32    | W      | Data signal of bias     |
| s_axi_control | bias_2     | 0x4c   | 32    | W      | Data signal of bias     |
| s_axi_control | output_r_1 | 0x54   | 32    | W      | Data signal of output_r |
| s_axi_control | output_r_2 | 0x58   | 32    | W      | Data signal of output_r |
| s_axi_control | stride     | 0x60   | 32    | W      | Data signal of stride   |
| s_axi_control | pad        | 0x68   | 32    | W      | Data signal of pad      |
+---------------+------------+--------+-------+--------+-------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst_n  | reset      | ap_rst_n                          |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| in_ch    | in        | int      |
| out_ch   | in        | int      |
| H        | in        | int      |
| W        | in        | int      |
| input    | in        | float*   |
| weight   | in        | float*   |
| bias     | in        | float*   |
| output   | inout     | float*   |
| stride   | in        | int      |
| pad      | in        | int      |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+---------------+-----------+----------+--------------------------------------+
| Argument | HW Interface  | HW Type   | HW Usage | HW Info                              |
+----------+---------------+-----------+----------+--------------------------------------+
| in_ch    | s_axi_control | register  |          | name=in_ch offset=0x10 range=32      |
| out_ch   | s_axi_control | register  |          | name=out_ch offset=0x18 range=32     |
| H        | s_axi_control | register  |          | name=H offset=0x20 range=32          |
| W        | s_axi_control | register  |          | name=W offset=0x28 range=32          |
| input    | m_axi_mem1    | interface |          | channel=0                            |
| input    | s_axi_control | register  | offset   | name=input_r_1 offset=0x30 range=32  |
| input    | s_axi_control | register  | offset   | name=input_r_2 offset=0x34 range=32  |
| weight   | m_axi_mem1    | interface |          | channel=0                            |
| weight   | s_axi_control | register  | offset   | name=weight_1 offset=0x3c range=32   |
| weight   | s_axi_control | register  | offset   | name=weight_2 offset=0x40 range=32   |
| bias     | m_axi_mem1    | interface |          | channel=0                            |
| bias     | s_axi_control | register  | offset   | name=bias_1 offset=0x48 range=32     |
| bias     | s_axi_control | register  | offset   | name=bias_2 offset=0x4c range=32     |
| output   | m_axi_mem2    | interface |          | channel=0                            |
| output   | s_axi_control | register  | offset   | name=output_r_1 offset=0x54 range=32 |
| output   | s_axi_control | register  | offset   | name=output_r_2 offset=0x58 range=32 |
| stride   | s_axi_control | register  |          | name=stride offset=0x60 range=32     |
| pad      | s_axi_control | register  |          | name=pad offset=0x68 range=32        |
+----------+---------------+-----------+----------+--------------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+-----------+----------+-------+-------------------+----------------------------+
| HW Interface | Direction | Length   | Width | Loop              | Loop Location              |
+--------------+-----------+----------+-------+-------------------+----------------------------+
| m_axi_mem1   | read      | variable | 32    |                   |                            |
| m_axi_mem2   | write     | variable | 32    |                   |                            |
| m_axi_mem2   | write     | variable | 32    | VITIS_LOOP_194_29 | merged_conv_top.cpp:194:44 |
+--------------+-----------+----------+-------+-------------------+----------------------------+

* All M_AXI Variable Accesses
+--------------+----------+----------------------------+-----------+--------------+----------+-------------------+----------------------------+------------+---------------------------------------------------------------------------------------------------------+
| HW Interface | Variable | Access Location            | Direction | Burst Status | Length   | Loop              | Loop Location              | Resolution | Problem                                                                                                 |
+--------------+----------+----------------------------+-----------+--------------+----------+-------------------+----------------------------+------------+---------------------------------------------------------------------------------------------------------+
| m_axi_mem1   | weight   | merged_conv_top.cpp:155:41 | read      | Widen Fail   |          | VITIS_LOOP_153_20 | merged_conv_top.cpp:153:52 | 214-353    | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_mem1   | weight   | merged_conv_top.cpp:155:41 | read      | Fail         |          | VITIS_LOOP_150_17 | merged_conv_top.cpp:150:40 | 214-230    | Stride is incompatible                                                                                  |
| m_axi_mem1   | weight   | merged_conv_top.cpp:155:41 | read      | Inferred     | variable | VITIS_LOOP_151_18 | merged_conv_top.cpp:151:44 |            |                                                                                                         |
| m_axi_mem1   | input    | merged_conv_top.cpp:181:41 | read      | Fail         |          | VITIS_LOOP_176_26 | merged_conv_top.cpp:176:48 | 214-232    | Access load is in the conditional branch                                                                |
| m_axi_mem2   | output   | merged_conv_top.cpp:78:45  | write     | Widen Fail   |          | VITIS_LOOP_77_3   | merged_conv_top.cpp:77:30  | 214-353    | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_mem2   | output   | merged_conv_top.cpp:78:45  | write     | Fail         |          | VITIS_LOOP_75_1   | merged_conv_top.cpp:75:22  | 214-230    | Stride is incompatible                                                                                  |
| m_axi_mem2   | output   | merged_conv_top.cpp:78:45  | write     | Inferred     | variable | VITIS_LOOP_76_2   | merged_conv_top.cpp:76:26  |            |                                                                                                         |
| m_axi_mem2   | output   | merged_conv_top.cpp:124:29 | read      | Fail         |          | VITIS_LOOP_120_11 | merged_conv_top.cpp:120:40 | 214-229    | Could not analyze pattern                                                                               |
| m_axi_mem2   | output   | merged_conv_top.cpp:195:94 | write     | Widen Fail   |          | VITIS_LOOP_194_29 | merged_conv_top.cpp:194:44 | 214-353    | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_mem2   | output   | merged_conv_top.cpp:195:94 | write     | Fail         |          | VITIS_LOOP_193_28 | merged_conv_top.cpp:193:40 | 214-230    | Stride is incompatible                                                                                  |
| m_axi_mem2   | output   | merged_conv_top.cpp:195:94 | write     | Inferred     | variable | VITIS_LOOP_194_29 | merged_conv_top.cpp:194:44 |            |                                                                                                         |
+--------------+----------+----------------------------+-----------+--------------+----------+-------------------+----------------------------+------------+---------------------------------------------------------------------------------------------------------+

    * Resolution URL: docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+-------------------------------------------------------------------------------------+-----+--------+--------------------------------+-----------+----------+---------+
| Name                                                                                | DSP | Pragma | Variable                       | Op        | Impl     | Latency |
+-------------------------------------------------------------------------------------+-----+--------+--------------------------------+-----------+----------+---------+
| + conv_via_tiling                                                                   | 207 |        |                                |           |          |         |
|   add_ln29_fu_613_p2                                                                |     |        | add_ln29                       | add       | fabric   | 0       |
|   grp_fu_625_p0                                                                     |     |        | add_ln29_1                     | add       | fabric   | 0       |
|   sdiv_32ns_32s_32_36_seq_1_U225                                                    |     |        | sdiv_ln29                      | sdiv      | auto_seq | 35      |
|   out_h_fu_648_p2                                                                   |     |        | out_h                          | add       | fabric   | 0       |
|   grp_fu_637_p0                                                                     |     |        | add_ln29_3                     | add       | fabric   | 0       |
|   sdiv_32ns_32s_32_36_seq_1_U226                                                    |     |        | sdiv_ln29_1                    | sdiv      | auto_seq | 35      |
|   out_w_fu_654_p2                                                                   |     |        | out_w                          | add       | fabric   | 0       |
|   cmp366_fu_660_p2                                                                  |     |        | cmp366                         | setgt     | auto     | 0       |
|   cmp764_fu_666_p2                                                                  |     |        | cmp764                         | setgt     | auto     | 0       |
|   mul_32ns_32ns_63_1_1_U216                                                         | 4   |        | mul_ln75                       | mul       | auto     | 0       |
|   empty_fu_690_p3                                                                   |     |        | empty                          | select    | auto_sel | 0       |
|   empty_62_fu_697_p3                                                                |     |        | empty_62                       | select    | auto_sel | 0       |
|   mul_32ns_32ns_64_1_1_U217                                                         | 4   |        | mul_ln45                       | mul       | auto     | 0       |
|   mul_32ns_64ns_96_1_1_U220                                                         | 8   |        | mul_ln45_1                     | mul       | auto     | 0       |
|   add_ln33_fu_717_p2                                                                |     |        | add_ln33                       | add       | fabric   | 0       |
|   mul_32s_34ns_65_1_1_U223                                                          | 4   |        | mul_ln33                       | mul       | auto     | 0       |
|   sub_ln33_4_fu_727_p2                                                              |     |        | sub_ln33_4                     | sub       | fabric   | 0       |
|   select_ln90_1_fu_761_p3                                                           |     |        | select_ln90_1                  | select    | auto_sel | 0       |
|   sub_ln90_3_fu_769_p2                                                              |     |        | sub_ln90_3                     | sub       | fabric   | 0       |
|   add_ln33_1_fu_775_p2                                                              |     |        | add_ln33_1                     | add       | fabric   | 0       |
|   mul_32s_34ns_65_1_1_U224                                                          | 4   |        | mul_ln33_1                     | mul       | auto     | 0       |
|   sub_ln33_5_fu_785_p2                                                              |     |        | sub_ln33_5                     | sub       | fabric   | 0       |
|   select_ln90_2_fu_819_p3                                                           |     |        | select_ln90_2                  | select    | auto_sel | 0       |
|   sub_ln90_4_fu_827_p2                                                              |     |        | sub_ln90_4                     | sub       | fabric   | 0       |
|   add_ln33_2_fu_833_p2                                                              |     |        | add_ln33_2                     | add       | fabric   | 0       |
|   sub_ln33_fu_846_p2                                                                |     |        | sub_ln33                       | sub       | fabric   | 0       |
|   sub_ln33_1_fu_865_p2                                                              |     |        | sub_ln33_1                     | sub       | fabric   | 0       |
|   out_ch_tiles_fu_885_p3                                                            |     |        | out_ch_tiles                   | select    | auto_sel | 0       |
|   add_ln33_3_fu_893_p2                                                              |     |        | add_ln33_3                     | add       | fabric   | 0       |
|   sub_ln33_2_fu_906_p2                                                              |     |        | sub_ln33_2                     | sub       | fabric   | 0       |
|   sub_ln33_3_fu_925_p2                                                              |     |        | sub_ln33_3                     | sub       | fabric   | 0       |
|   in_ch_tiles_fu_945_p3                                                             |     |        | in_ch_tiles                    | select    | auto_sel | 0       |
|   sub_ln90_fu_956_p2                                                                |     |        | sub_ln90                       | sub       | fabric   | 0       |
|   sub_ln90_1_fu_961_p2                                                              |     |        | sub_ln90_1                     | sub       | fabric   | 0       |
|   select_ln33_fu_966_p3                                                             |     |        | select_ln33                    | select    | auto_sel | 0       |
|   select_ln33_1_fu_974_p3                                                           |     |        | select_ln33_1                  | select    | auto_sel | 0       |
|   icmp_ln90_fu_989_p2                                                               |     |        | icmp_ln90                      | setlt     | auto     | 0       |
|   add_ln90_2_fu_994_p2                                                              |     |        | add_ln90_2                     | add       | fabric   | 0       |
|   sub_ln90_5_fu_1012_p2                                                             |     |        | sub_ln90_5                     | sub       | fabric   | 0       |
|   add_ln90_fu_1018_p2                                                               |     |        | add_ln90                       | add       | fabric   | 0       |
|   icmp_ln90_1_fu_1026_p2                                                            |     |        | icmp_ln90_1                    | setgt     | auto     | 0       |
|   select_ln90_fu_1031_p3                                                            |     |        | select_ln90                    | select    | auto_sel | 0       |
|   xor_ln90_fu_1038_p2                                                               |     |        | xor_ln90                       | xor       | auto     | 0       |
|   sub_ln90_2_fu_1044_p2                                                             |     |        | sub_ln90_2                     | sub       | fabric   | 0       |
|   mul_32s_32s_32_1_1_U221                                                           | 3   |        | mul_ln90                       | mul       | auto     | 0       |
|   add_ln90_1_fu_1051_p2                                                             |     |        | add_ln90_1                     | add       | fabric   | 0       |
|   sub_ln90_6_fu_1068_p2                                                             |     |        | sub_ln90_6                     | sub       | fabric   | 0       |
|   sub_ln94_fu_1074_p2                                                               |     |        | sub_ln94                       | sub       | fabric   | 0       |
|   icmp_ln37_fu_1088_p2                                                              |     |        | icmp_ln37                      | setgt     | auto     | 0       |
|   tileH_fu_1094_p3                                                                  |     |        | tileH                          | select    | auto_sel | 0       |
|   mul_32s_32s_32_1_1_U222                                                           | 3   |        | empty_63                       | mul       | auto     | 0       |
|   empty_64_fu_1102_p2                                                               |     |        | empty_64                       | sub       | fabric   | 0       |
|   icmp_ln91_fu_1119_p2                                                              |     |        | icmp_ln91                      | setlt     | auto     | 0       |
|   add_ln91_2_fu_1124_p2                                                             |     |        | add_ln91_2                     | add       | fabric   | 0       |
|   sub_ln91_1_fu_1142_p2                                                             |     |        | sub_ln91_1                     | sub       | fabric   | 0       |
|   add_ln91_fu_1159_p2                                                               |     |        | add_ln91                       | add       | fabric   | 0       |
|   icmp_ln91_1_fu_1164_p2                                                            |     |        | icmp_ln91_1                    | setgt     | auto     | 0       |
|   select_ln91_fu_1170_p3                                                            |     |        | select_ln91                    | select    | auto_sel | 0       |
|   xor_ln91_fu_1185_p2                                                               |     |        | xor_ln91                       | xor       | auto     | 0       |
|   sub_ln91_fu_1178_p2                                                               |     |        | sub_ln91                       | sub       | fabric   | 0       |
|   mul_32s_32s_32_1_1_U221                                                           | 3   |        | mul_ln91                       | mul       | auto     | 0       |
|   add_ln91_1_fu_1190_p2                                                             |     |        | add_ln91_1                     | add       | fabric   | 0       |
|   sub_ln95_fu_1196_p2                                                               |     |        | sub_ln95                       | sub       | fabric   | 0       |
|   icmp_ln37_1_fu_1210_p2                                                            |     |        | icmp_ln37_1                    | setgt     | auto     | 0       |
|   tileW_fu_1216_p3                                                                  |     |        | tileW                          | select    | auto_sel | 0       |
|   mul_32s_32s_32_1_1_U221                                                           | 3   |        | mul83                          | mul       | auto     | 0       |
|   cmp29252_fu_1225_p2                                                               |     |        | cmp29252                       | setgt     | auto     | 0       |
|   mul_31ns_32s_32_1_1_U215                                                          | 3   |        | empty_65                       | mul       | auto     | 0       |
|   empty_66_fu_1231_p2                                                               |     |        | empty_66                       | sub       | fabric   | 0       |
|   empty_67_fu_1236_p3                                                               |     |        | empty_67                       | select    | auto_sel | 0       |
|   mul_32ns_32ns_64_1_1_U217                                                         | 4   |        | mul_ln91_1                     | mul       | auto     | 0       |
|   mul_32ns_32ns_64_1_1_U218                                                         | 4   |        | mul_ln91_2                     | mul       | auto     | 0       |
|   icmp_ln102_fu_1270_p2                                                             |     |        | icmp_ln102                     | setlt     | auto     | 0       |
|   add_ln102_fu_1275_p2                                                              |     |        | add_ln102                      | add       | fabric   | 0       |
|   add_ln104_fu_1289_p2                                                              |     |        | add_ln104                      | add       | fabric   | 0       |
|   icmp_ln104_fu_1299_p2                                                             |     |        | icmp_ln104                     | setlt     | auto     | 0       |
|   xor_ln104_fu_1304_p2                                                              |     |        | xor_ln104                      | xor       | auto     | 0       |
|   sub_ln104_fu_1310_p2                                                              |     |        | sub_ln104                      | sub       | fabric   | 0       |
|   cur_out_ch_fu_1315_p3                                                             |     |        | cur_out_ch                     | select    | auto_sel | 0       |
|   mul_32ns_32ns_64_1_1_U217                                                         | 4   |        | mul_ln104                      | mul       | auto     | 0       |
|   icmp_ln129_fu_1334_p2                                                             |     |        | icmp_ln129                     | setlt     | auto     | 0       |
|   add_ln129_fu_1339_p2                                                              |     |        | add_ln129                      | add       | fabric   | 0       |
|   add_ln131_fu_1353_p2                                                              |     |        | add_ln131                      | add       | fabric   | 0       |
|   icmp_ln131_fu_1363_p2                                                             |     |        | icmp_ln131                     | setlt     | auto     | 0       |
|   xor_ln131_fu_1368_p2                                                              |     |        | xor_ln131                      | xor       | auto     | 0       |
|   sub_ln131_fu_1374_p2                                                              |     |        | sub_ln131                      | sub       | fabric   | 0       |
|   cur_in_ch_fu_1379_p3                                                              |     |        | cur_in_ch                      | select    | auto_sel | 0       |
|   cmp16237_fu_1391_p2                                                               |     |        | cmp16237                       | setgt     | auto     | 0       |
|   mul_ln150_fu_1406_p2                                                              |     |        | mul_ln150                      | add       | fabric   | 0       |
|   empty_68_fu_1436_p2                                                               |     |        | empty_68                       | add       | fabric   | 0       |
|   empty_69_fu_1443_p3                                                               |     |        | empty_69                       | select    | auto_sel | 0       |
|   add_ln131_1_fu_1459_p2                                                            |     |        | add_ln131_1                    | add       | fabric   | 0       |
|   mul_32ns_36ns_68_1_1_U219                                                         | 4   |        | mul_ln131                      | mul       | auto     | 0       |
|   mul_32ns_64ns_96_1_1_U220                                                         | 8   |        | mul_ln174                      | mul       | auto     | 0       |
|   mul_32ns_64ns_96_1_1_U220                                                         | 8   |        | mul_ln192                      | mul       | auto     | 0       |
|  + conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3         | 0   |        |                                |           |          |         |
|    icmp_ln77_fu_257_p2                                                              |     |        | icmp_ln77                      | setlt     | auto     | 0       |
|    icmp_ln75_fu_262_p2                                                              |     |        | icmp_ln75                      | seteq     | auto     | 0       |
|    add_ln75_2_fu_267_p2                                                             |     |        | add_ln75_2                     | add       | fabric   | 0       |
|    add_ln75_fu_279_p2                                                               |     |        | add_ln75                       | add       | fabric   | 0       |
|    icmp_ln76_fu_285_p2                                                              |     |        | icmp_ln76                      | seteq     | auto     | 0       |
|    select_ln75_fu_290_p3                                                            |     |        | select_ln75                    | select    | auto_sel | 0       |
|    or_ln75_fu_298_p2                                                                |     |        | or_ln75                        | or        | auto     | 0       |
|    select_ln75_1_fu_304_p3                                                          |     |        | select_ln75_1                  | select    | auto_sel | 0       |
|    add_ln75_1_fu_324_p2                                                             |     |        | add_ln75_1                     | add       | fabric   | 0       |
|    first_iter_1315_fu_339_p2                                                        |     |        | first_iter_1315                | seteq     | auto     | 0       |
|    or_ln75_1_fu_345_p2                                                              |     |        | or_ln75_1                      | or        | auto     | 0       |
|    select_ln75_2_fu_351_p3                                                          |     |        | select_ln75_2                  | select    | auto_sel | 0       |
|    add_ln76_fu_358_p2                                                               |     |        | add_ln76                       | add       | fabric   | 0       |
|    xor_ln76_fu_364_p2                                                               |     |        | xor_ln76                       | xor       | auto     | 0       |
|    or_ln76_fu_370_p2                                                                |     |        | or_ln76                        | or        | auto     | 0       |
|    first_iter_1_mid1_fu_376_p2                                                      |     |        | first_iter_1_mid1              | seteq     | auto     | 0       |
|    select_ln76_fu_382_p3                                                            |     |        | select_ln76                    | select    | auto_sel | 0       |
|    select_ln76_1_fu_390_p3                                                          |     |        | select_ln76_1                  | select    | auto_sel | 0       |
|    empty_41_fu_410_p2                                                               |     |        | empty_41                       | add       | fabric   | 0       |
|    add_ln77_fu_435_p2                                                               |     |        | add_ln77                       | add       | fabric   | 0       |
|    select_ln77_fu_441_p3                                                            |     |        | select_ln77                    | select    | auto_sel | 0       |
|    select_ln77_1_fu_449_p3                                                          |     |        | select_ln77_1                  | select    | auto_sel | 0       |
|    icmp_ln77_1_fu_461_p2                                                            |     |        | icmp_ln77_1                    | setlt     | auto     | 0       |
|    add_ln76_1_fu_466_p2                                                             |     |        | add_ln76_1                     | add       | fabric   | 0       |
|    icmp_ln76_1_fu_476_p2                                                            |     |        | icmp_ln76_1                    | setlt     | auto     | 0       |
|    add_ln76_2_fu_481_p2                                                             |     |        | add_ln76_2                     | add       | fabric   | 0       |
|    select_ln76_2_fu_487_p3                                                          |     |        | select_ln76_2                  | select    | auto_sel | 0       |
|  + conv_via_tiling_Pipeline_VITIS_LOOP_109_7_VITIS_LOOP_111_8_VITIS_LOOP_113_9      | 0   |        |                                |           |          |         |
|    icmp_ln109_fu_114_p2                                                             |     |        | icmp_ln109                     | seteq     | auto     | 0       |
|    add_ln109_1_fu_120_p2                                                            |     |        | add_ln109_1                    | add       | fabric   | 0       |
|    add_ln109_fu_138_p2                                                              |     |        | add_ln109                      | add       | fabric   | 0       |
|    icmp_ln111_fu_144_p2                                                             |     |        | icmp_ln111                     | seteq     | auto     | 0       |
|    select_ln109_fu_150_p3                                                           |     |        | select_ln109                   | select    | auto_sel | 0       |
|    xor_ln109_fu_158_p2                                                              |     |        | xor_ln109                      | xor       | auto     | 0       |
|    icmp_ln113_fu_164_p2                                                             |     |        | icmp_ln113                     | seteq     | auto     | 0       |
|    and_ln109_fu_170_p2                                                              |     |        | and_ln109                      | and       | auto     | 0       |
|    select_ln109_1_fu_176_p3                                                         |     |        | select_ln109_1                 | select    | auto_sel | 0       |
|    add_ln111_fu_184_p2                                                              |     |        | add_ln111                      | add       | fabric   | 0       |
|    empty_fu_190_p2                                                                  |     |        | empty                          | or        | auto     | 0       |
|    block_out_w_i_mid2_fu_196_p3                                                     |     |        | block_out_w_i_mid2             | select    | auto_sel | 0       |
|    select_ln111_fu_204_p3                                                           |     |        | select_ln111                   | select    | auto_sel | 0       |
|    add_ln113_fu_277_p2                                                              |     |        | add_ln113                      | add       | fabric   | 0       |
|    add_ln111_1_fu_283_p2                                                            |     |        | add_ln111_1                    | add       | fabric   | 0       |
|    select_ln111_1_fu_289_p3                                                         |     |        | select_ln111_1                 | select    | auto_sel | 0       |
|  + conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11                     | 3   |        |                                |           |          |         |
|    icmp_ln120_fu_206_p2                                                             |     |        | icmp_ln120                     | setlt     | auto     | 0       |
|    icmp_ln119_fu_211_p2                                                             |     |        | icmp_ln119                     | seteq     | auto     | 0       |
|    add_ln119_1_fu_216_p2                                                            |     |        | add_ln119_1                    | add       | fabric   | 0       |
|    add_ln119_fu_296_p2                                                              |     |        | add_ln119                      | add       | fabric   | 0       |
|    select_ln119_fu_222_p3                                                           |     |        | select_ln119                   | select    | auto_sel | 0       |
|    select_ln119_1_fu_302_p3                                                         |     |        | select_ln119_1                 | select    | auto_sel | 0       |
|    empty_fu_335_p2                                                                  |     |        | empty                          | add       | fabric   | 0       |
|    sdiv_32ns_32ns_32_36_1_U13                                                       |     |        | r_local                        | sdiv      | auto     | 35      |
|    srem_32ns_32ns_32_36_1_U14                                                       |     |        | c_local                        | srem      | auto     | 35      |
|    mul_ln124_fu_169_p0                                                              |     |        | add_ln124                      | add       | fabric   | 0       |
|    mul_32s_32s_32_1_1_U12                                                           | 3   |        | mul_ln124                      | mul       | auto     | 0       |
|    add_ln120_fu_244_p2                                                              |     |        | add_ln120                      | add       | fabric   | 0       |
|    i_3_fu_250_p3                                                                    |     |        | i_3                            | select    | auto_sel | 0       |
|  + conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V | 0   |        |                                |           |          |         |
|    icmp_ln136_fu_272_p2                                                             |     |        | icmp_ln136                     | seteq     | auto     | 0       |
|    add_ln136_1_fu_278_p2                                                            |     |        | add_ln136_1                    | add       | fabric   | 0       |
|    add_ln136_fu_296_p2                                                              |     |        | add_ln136                      | add       | fabric   | 0       |
|    icmp_ln138_fu_302_p2                                                             |     |        | icmp_ln138                     | seteq     | auto     | 0       |
|    select_ln136_fu_308_p3                                                           |     |        | select_ln136                   | select    | auto_sel | 0       |
|    xor_ln136_fu_316_p2                                                              |     |        | xor_ln136                      | xor       | auto     | 0       |
|    icmp_ln142_fu_322_p2                                                             |     |        | icmp_ln142                     | seteq     | auto     | 0       |
|    icmp_ln140_fu_328_p2                                                             |     |        | icmp_ln140                     | seteq     | auto     | 0       |
|    and_ln136_1_fu_334_p2                                                            |     |        | and_ln136_1                    | and       | auto     | 0       |
|    select_ln136_1_fu_340_p3                                                         |     |        | select_ln136_1                 | select    | auto_sel | 0       |
|    add_ln138_fu_352_p2                                                              |     |        | add_ln138                      | add       | fabric   | 0       |
|    empty_fu_358_p2                                                                  |     |        | empty                          | or        | auto     | 0       |
|    k_i_mid277_fu_364_p3                                                             |     |        | k_i_mid277                     | select    | auto_sel | 0       |
|    exitcond_flatten72_not_fu_372_p2                                                 |     |        | exitcond_flatten72_not         | xor       | auto     | 0       |
|    not_exitcond_flatten72_mid2105_fu_378_p2                                         |     |        | not_exitcond_flatten72_mid2105 | or        | auto     | 0       |
|    and_ln136_fu_384_p2                                                              |     |        | and_ln136                      | and       | auto     | 0       |
|    icmp_ln142_mid282_fu_390_p2                                                      |     |        | icmp_ln142_mid282              | and       | auto     | 0       |
|    select_ln138_fu_396_p3                                                           |     |        | select_ln138                   | select    | auto_sel | 0       |
|    add_ln140_fu_404_p2                                                              |     |        | add_ln140                      | add       | fabric   | 0       |
|    empty_58_fu_410_p2                                                               |     |        | empty_58                       | or        | auto     | 0       |
|    empty_59_fu_416_p2                                                               |     |        | empty_59                       | or        | auto     | 0       |
|    k_j_mid2_fu_422_p3                                                               |     |        | k_j_mid2                       | select    | auto_sel | 0       |
|    select_ln140_fu_430_p3                                                           |     |        | select_ln140                   | select    | auto_sel | 0       |
|    empty_60_fu_450_p2                                                               |     |        | empty_60                       | add       | fabric   | 0       |
|    add_ln142_fu_469_p2                                                              |     |        | add_ln142                      | add       | fabric   | 0       |
|    add_ln140_1_fu_475_p2                                                            |     |        | add_ln140_1                    | add       | fabric   | 0       |
|    select_ln140_1_fu_481_p3                                                         |     |        | select_ln140_1                 | select    | auto_sel | 0       |
|    add_ln138_1_fu_489_p2                                                            |     |        | add_ln138_1                    | add       | fabric   | 0       |
|    select_ln138_1_fu_495_p3                                                         |     |        | select_ln138_1                 | select    | auto_sel | 0       |
|  + conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23   | 0   |        |                                |           |          |         |
|    icmp_ln164_fu_261_p2                                                             |     |        | icmp_ln164                     | seteq     | auto     | 0       |
|    add_ln164_1_fu_267_p2                                                            |     |        | add_ln164_1                    | add       | fabric   | 0       |
|    add_ln164_fu_434_p2                                                              |     |        | add_ln164                      | add       | fabric   | 0       |
|    icmp_ln166_fu_279_p2                                                             |     |        | icmp_ln166                     | seteq     | auto     | 0       |
|    select_ln164_fu_285_p3                                                           |     |        | select_ln164                   | select    | auto_sel | 0       |
|    xor_ln164_fu_293_p2                                                              |     |        | xor_ln164                      | xor       | auto     | 0       |
|    icmp_ln168_fu_299_p2                                                             |     |        | icmp_ln168                     | seteq     | auto     | 0       |
|    and_ln164_fu_305_p2                                                              |     |        | and_ln164                      | and       | auto     | 0       |
|    select_ln164_1_fu_440_p3                                                         |     |        | select_ln164_1                 | select    | auto_sel | 0       |
|    add_ln166_fu_311_p2                                                              |     |        | add_ln166                      | add       | fabric   | 0       |
|    empty_fu_317_p2                                                                  |     |        | empty                          | or        | auto     | 0       |
|    block_in_w_k_mid2_fu_323_p3                                                      |     |        | block_in_w_k_mid2              | select    | auto_sel | 0       |
|    select_ln166_fu_331_p3                                                           |     |        | select_ln166                   | select    | auto_sel | 0       |
|    mul_5ns_7ns_11_1_1_U53                                                           |     |        | mul_ln166                      | mul       | auto     | 0       |
|    add_ln170_fu_462_p2                                                              |     |        | add_ln170                      | add       | fabric   | 0       |
|    urem_5ns_3ns_2_9_1_U54                                                           |     |        | urem_ln166                     | urem      | auto     | 8       |
|    mul_5ns_7ns_11_1_1_U55                                                           |     |        | mul_ln168                      | mul       | auto     | 0       |
|    add_ln170_1_fu_483_p2                                                            |     |        | add_ln170_1                    | add       | fabric   | 0       |
|    urem_5ns_3ns_2_9_1_U56                                                           |     |        | urem_ln168                     | urem      | auto     | 8       |
|    add_ln168_fu_391_p2                                                              |     |        | add_ln168                      | add       | fabric   | 0       |
|    add_ln166_1_fu_397_p2                                                            |     |        | add_ln166_1                    | add       | fabric   | 0       |
|    select_ln166_1_fu_403_p3                                                         |     |        | select_ln166_1                 | select    | auto_sel | 0       |
|  + conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V | 0   |        |                                |           |          |         |
|    icmp_ln150_fu_368_p2                                                             |     |        | icmp_ln150                     | seteq     | auto     | 0       |
|    add_ln150_1_fu_373_p2                                                            |     |        | add_ln150_1                    | add       | fabric   | 0       |
|    add_ln150_fu_391_p2                                                              |     |        | add_ln150                      | add       | fabric   | 0       |
|    icmp_ln151_fu_397_p2                                                             |     |        | icmp_ln151                     | seteq     | auto     | 0       |
|    select_ln150_fu_402_p3                                                           |     |        | select_ln150                   | select    | auto_sel | 0       |
|    first_iter_10343_fu_410_p2                                                       |     |        | first_iter_10343               | seteq     | auto     | 0       |
|    or_ln150_fu_416_p2                                                               |     |        | or_ln150                       | or        | auto     | 0       |
|    first_iter_9346_fu_422_p2                                                        |     |        | first_iter_9346                | seteq     | auto     | 0       |
|    or_ln150_1_fu_428_p2                                                             |     |        | or_ln150_1                     | or        | auto     | 0       |
|    xor_ln150_fu_434_p2                                                              |     |        | xor_ln150                      | xor       | auto     | 0       |
|    icmp_ln153_fu_440_p2                                                             |     |        | icmp_ln153                     | seteq     | auto     | 0       |
|    icmp_ln152_fu_446_p2                                                             |     |        | icmp_ln152                     | seteq     | auto     | 0       |
|    and_ln150_1_fu_452_p2                                                            |     |        | and_ln150_1                    | and       | auto     | 0       |
|    select_ln150_1_fu_458_p3                                                         |     |        | select_ln150_1                 | select    | auto_sel | 0       |
|    add_ln151_fu_470_p2                                                              |     |        | add_ln151                      | add       | fabric   | 0       |
|    or_ln151_fu_476_p2                                                               |     |        | or_ln151                       | or        | auto     | 0       |
|    select_ln151_fu_482_p3                                                           |     |        | select_ln151                   | select    | auto_sel | 0       |
|    first_iter_10_mid1_fu_490_p2                                                     |     |        | first_iter_10_mid1             | seteq     | auto     | 0       |
|    select_ln151_1_fu_496_p3                                                         |     |        | select_ln151_1                 | select    | auto_sel | 0       |
|    or_ln151_1_fu_504_p2                                                             |     |        | or_ln151_1                     | or        | auto     | 0       |
|    xor_ln151_fu_510_p2                                                              |     |        | xor_ln151                      | xor       | auto     | 0       |
|    or_ln151_2_fu_516_p2                                                             |     |        | or_ln151_2                     | or        | auto     | 0       |
|    and_ln150_fu_522_p2                                                              |     |        | and_ln150                      | and       | auto     | 0       |
|    and_ln151_fu_528_p2                                                              |     |        | and_ln151                      | and       | auto     | 0       |
|    select_ln151_2_fu_534_p3                                                         |     |        | select_ln151_2                 | select    | auto_sel | 0       |
|    add_ln152_fu_542_p2                                                              |     |        | add_ln152                      | add       | fabric   | 0       |
|    empty_53_fu_548_p2                                                               |     |        | empty_53                       | or        | auto     | 0       |
|    empty_54_fu_554_p2                                                               |     |        | empty_54                       | or        | auto     | 0       |
|    kc_mid2_fu_560_p3                                                                |     |        | kc_mid2                        | select    | auto_sel | 0       |
|    first_iter_9_mid1_fu_568_p2                                                      |     |        | first_iter_9_mid1              | seteq     | auto     | 0       |
|    first_iter_9_mid2_fu_574_p3                                                      |     |        | first_iter_9_mid2              | select    | auto_sel | 0       |
|    select_ln152_fu_582_p3                                                           |     |        | select_ln152                   | select    | auto_sel | 0       |
|    first_iter_8_fu_590_p2                                                           |     |        | first_iter_8                   | seteq     | auto     | 0       |
|    empty_55_fu_600_p2                                                               |     |        | empty_55                       | add       | fabric   | 0       |
|    empty_56_fu_629_p2                                                               |     |        | empty_56                       | add       | fabric   | 0       |
|    empty_50_fu_681_p2                                                               |     |        | empty_50                       | add       | fabric   | 0       |
|    add_ln153_fu_687_p2                                                              |     |        | add_ln153                      | add       | fabric   | 0       |
|    add_ln152_1_fu_693_p2                                                            |     |        | add_ln152_1                    | add       | fabric   | 0       |
|    select_ln152_1_fu_699_p3                                                         |     |        | select_ln152_1                 | select    | auto_sel | 0       |
|    add_ln151_1_fu_707_p2                                                            |     |        | add_ln151_1                    | add       | fabric   | 0       |
|    select_ln151_3_fu_713_p3                                                         |     |        | select_ln151_3                 | select    | auto_sel | 0       |
|  + conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26   | 12  |        |                                |           |          |         |
|    icmp_ln176_fu_415_p2                                                             |     |        | icmp_ln176                     | setlt     | auto     | 0       |
|    icmp_ln174_fu_420_p2                                                             |     |        | icmp_ln174                     | seteq     | auto     | 0       |
|    add_ln174_1_fu_425_p2                                                            |     |        | add_ln174_1                    | add       | fabric   | 0       |
|    add_ln174_fu_545_p2                                                              |     |        | add_ln174                      | add       | fabric   | 0       |
|    icmp_ln175_fu_434_p2                                                             |     |        | icmp_ln175                     | seteq     | auto     | 0       |
|    select_ln174_fu_439_p3                                                           |     |        | select_ln174                   | select    | auto_sel | 0       |
|    select_ln174_1_fu_447_p3                                                         |     |        | select_ln174_1                 | select    | auto_sel | 0       |
|    icmp_ln176_1_fu_455_p2                                                           |     |        | icmp_ln176_1                   | setgt     | auto     | 0       |
|    select_ln174_2_fu_460_p3                                                         |     |        | select_ln174_2                 | select    | auto_sel | 0       |
|    select_ln174_3_fu_551_p3                                                         |     |        | select_ln174_3                 | select    | auto_sel | 0       |
|    add_ln175_fu_468_p2                                                              |     |        | add_ln175                      | add       | fabric   | 0       |
|    select_ln175_fu_474_p3                                                           |     |        | select_ln175                   | select    | auto_sel | 0       |
|    select_ln175_1_fu_482_p3                                                         |     |        | select_ln175_1                 | select    | auto_sel | 0       |
|    empty_fu_574_p2                                                                  |     |        | empty                          | add       | fabric   | 0       |
|    mul_31ns_33ns_63_1_1_U68                                                         | 4   |        | mul_ln175                      | mul       | auto     | 0       |
|    add_ln180_fu_608_p2                                                              |     |        | add_ln180                      | add       | fabric   | 0       |
|    urem_31ns_3ns_2_35_1_U71                                                         |     |        | urem_ln175                     | urem      | auto     | 34      |
|    empty_46_fu_622_p2                                                               |     |        | empty_46                       | add       | fabric   | 0       |
|    mul_33s_32s_62_1_1_U70                                                           | 4   |        | empty_47                       | mul       | auto     | 0       |
|    rev378_fu_640_p2                                                                 |     |        | rev378                         | xor       | auto     | 0       |
|    notrhs_fu_646_p2                                                                 |     |        | notrhs                         | setlt     | auto     | 0       |
|    mul_31ns_33ns_63_1_1_U69                                                         | 4   |        | mul_ln176                      | mul       | auto     | 0       |
|    add_ln180_1_fu_668_p2                                                            |     |        | add_ln180_1                    | add       | fabric   | 0       |
|    urem_31ns_3ns_2_35_1_U72                                                         |     |        | urem_ln176                     | urem      | auto     | 34      |
|    add_ln178_fu_674_p2                                                              |     |        | add_ln178                      | add       | fabric   | 0       |
|    xor_ln179_fu_691_p2                                                              |     |        | xor_ln179                      | xor       | auto     | 0       |
|    icmp_ln179_fu_697_p2                                                             |     |        | icmp_ln179                     | setlt     | auto     | 0       |
|    and_ln179_2_fu_702_p2                                                            |     |        | and_ln179_2                    | and       | auto     | 0       |
|    and_ln179_fu_708_p2                                                              |     |        | and_ln179                      | and       | auto     | 0       |
|    and_ln179_1_fu_714_p2                                                            |     |        | and_ln179_1                    | and       | auto     | 0       |
|    add_ln181_fu_720_p2                                                              |     |        | add_ln181                      | add       | fabric   | 0       |
|    add_ln176_fu_502_p2                                                              |     |        | add_ln176                      | add       | fabric   | 0       |
|    add_ln175_1_fu_508_p2                                                            |     |        | add_ln175_1                    | add       | fabric   | 0       |
|    select_ln175_2_fu_514_p3                                                         |     |        | select_ln175_2                 | select    | auto_sel | 0       |
|  + conv_kernel                                                                      | 147 |        |                                |           |          |         |
|    mul_32ns_32ns_64_1_1_U176                                                        | 4   |        | mul_ln25                       | mul       | auto     | 0       |
|    icmp_ln25_fu_172_p2                                                              |     |        | icmp_ln25                      | seteq     | auto     | 0       |
|    add_ln25_fu_178_p2                                                               |     |        | add_ln25                       | add       | fabric   | 0       |
|   + conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4            | 143 |        |                                |           |          |         |
|     icmp_ln28_fu_1338_p2                                                            |     |        | icmp_ln28                      | setlt     | auto     | 0       |
|     icmp_ln26_fu_1343_p2                                                            |     |        | icmp_ln26                      | seteq     | auto     | 0       |
|     add_ln26_1_fu_1348_p2                                                           |     |        | add_ln26_1                     | add       | fabric   | 0       |
|     add_ln26_fu_1363_p2                                                             |     |        | add_ln26                       | add       | fabric   | 0       |
|     icmp_ln27_fu_1369_p2                                                            |     |        | icmp_ln27                      | seteq     | auto     | 0       |
|     select_ln26_fu_1374_p3                                                          |     |        | select_ln26                    | select    | auto_sel | 0       |
|     select_ln26_1_fu_1382_p3                                                        |     |        | select_ln26_1                  | select    | auto_sel | 0       |
|     icmp_ln28_1_fu_1390_p2                                                          |     |        | icmp_ln28_1                    | setgt     | auto     | 0       |
|     select_ln26_2_fu_1395_p3                                                        |     |        | select_ln26_2                  | select    | auto_sel | 0       |
|     select_ln26_3_fu_1403_p3                                                        |     |        | select_ln26_3                  | select    | auto_sel | 0       |
|     add_ln27_fu_1415_p2                                                             |     |        | add_ln27                       | add       | fabric   | 0       |
|     select_ln27_fu_1421_p3                                                          |     |        | select_ln27                    | select    | auto_sel | 0       |
|     select_ln27_1_fu_1429_p3                                                        |     |        | select_ln27_1                  | select    | auto_sel | 0       |
|     mul_3ns_32s_35_1_1_U130                                                         |     |        | empty                          | mul       | auto     | 0       |
|     mul_64ns_66ns_129_1_1_U115                                                      | 16  |        | mul_ln28                       | mul       | auto     | 0       |
|     add_ln34_fu_1665_p2                                                             |     |        | add_ln34                       | add       | fabric   | 0       |
|     select_ln28_1_fu_1583_p3                                                        |     |        | select_ln28_1                  | select    | auto_sel | 0       |
|     xor_ln28_fu_1591_p2                                                             |     |        | xor_ln28                       | xor       | auto     | 0       |
|     urem_64s_3ns_2_68_1_U131                                                        |     |        | urem_ln28                      | urem      | auto     | 67      |
|     sub_ln28_fu_1732_p2                                                             |     |        | sub_ln28                       | sub       | fabric   | 0       |
|     select_ln28_fu_1738_p3                                                          |     |        | select_ln28                    | select    | auto_sel | 0       |
|     empty_70_fu_1670_p2                                                             |     |        | empty_70                       | add       | fabric   | 0       |
|     mul_64ns_66ns_129_1_1_U116                                                      | 16  |        | mul_ln28_1                     | mul       | auto     | 0       |
|     add_ln34_1_fu_1694_p2                                                           |     |        | add_ln34_1                     | add       | fabric   | 0       |
|     empty_71_fu_1699_p2                                                             |     |        | empty_71                       | add       | fabric   | 0       |
|     mul_64ns_66ns_129_1_1_U117                                                      | 16  |        | mul9                           | mul       | auto     | 0       |
|     add_ln34_2_fu_1723_p2                                                           |     |        | add_ln34_2                     | add       | fabric   | 0       |
|     mul_3ns_32s_35_1_1_U132                                                         |     |        | empty_72                       | mul       | auto     | 0       |
|     mul_64ns_66ns_129_1_1_U118                                                      | 16  |        | mul_ln34                       | mul       | auto     | 0       |
|     add_ln34_3_fu_1849_p2                                                           |     |        | add_ln34_3                     | add       | fabric   | 0       |
|     add_ln34_4_fu_1867_p2                                                           |     |        | add_ln34_4                     | add       | fabric   | 0       |
|     add_ln34_5_fu_1885_p2                                                           |     |        | add_ln34_5                     | add       | fabric   | 0       |
|     select_ln34_1_fu_1623_p3                                                        |     |        | select_ln34_1                  | select    | auto_sel | 0       |
|     xor_ln34_fu_1631_p2                                                             |     |        | xor_ln34                       | xor       | auto     | 0       |
|     urem_64s_3ns_2_68_1_U133                                                        |     |        | urem_ln34                      | urem      | auto     | 67      |
|     sub_ln34_fu_1767_p2                                                             |     |        | sub_ln34                       | sub       | fabric   | 0       |
|     select_ln34_fu_1773_p3                                                          |     |        | select_ln34                    | select    | auto_sel | 0       |
|     sparsemux_7_2_32_1_1_U121                                                       |     |        | tmp                            | sparsemux | auto     | 0       |
|     sparsemux_7_2_32_1_1_U122                                                       |     |        | tmp_1                          | sparsemux | auto     | 0       |
|     sparsemux_7_2_32_1_1_U123                                                       |     |        | tmp_2                          | sparsemux | auto     | 0       |
|     sparsemux_7_2_32_1_1_U134                                                       |     |        | tmp_3                          | sparsemux | auto     | 0       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U106                                              | 3   |        | mul                            | fmul      | maxdsp   | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U96                                              | 2   |        | sum_val                        | fadd      | fulldsp  | 3       |
|     add_ln33_fu_1780_p2                                                             |     |        | add_ln33                       | add       | fabric   | 0       |
|     mul_64ns_66ns_129_1_1_U119                                                      | 16  |        | mul_ln34_1                     | mul       | auto     | 0       |
|     add_ln34_6_fu_1903_p2                                                           |     |        | add_ln34_6                     | add       | fabric   | 0       |
|     add_ln34_7_fu_1921_p2                                                           |     |        | add_ln34_7                     | add       | fabric   | 0       |
|     add_ln34_8_fu_1939_p2                                                           |     |        | add_ln34_8                     | add       | fabric   | 0       |
|     sparsemux_7_2_32_1_1_U124                                                       |     |        | tmp_4                          | sparsemux | auto     | 0       |
|     sparsemux_7_2_32_1_1_U125                                                       |     |        | tmp_5                          | sparsemux | auto     | 0       |
|     sparsemux_7_2_32_1_1_U126                                                       |     |        | tmp_6                          | sparsemux | auto     | 0       |
|     sparsemux_7_2_32_1_1_U135                                                       |     |        | tmp_7                          | sparsemux | auto     | 0       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U107                                              | 3   |        | mul35_s                        | fmul      | maxdsp   | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U97                                              | 2   |        | sum_val_1                      | fadd      | fulldsp  | 3       |
|     add_ln33_4_fu_1804_p2                                                           |     |        | add_ln33_4                     | add       | fabric   | 0       |
|     mul_64ns_66ns_129_1_1_U120                                                      | 16  |        | mul_ln34_2                     | mul       | auto     | 0       |
|     add_ln34_9_fu_1957_p2                                                           |     |        | add_ln34_9                     | add       | fabric   | 0       |
|     add_ln34_10_fu_1975_p2                                                          |     |        | add_ln34_10                    | add       | fabric   | 0       |
|     add_ln34_11_fu_1993_p2                                                          |     |        | add_ln34_11                    | add       | fabric   | 0       |
|     sparsemux_7_2_32_1_1_U127                                                       |     |        | tmp_8                          | sparsemux | auto     | 0       |
|     sparsemux_7_2_32_1_1_U128                                                       |     |        | tmp_9                          | sparsemux | auto     | 0       |
|     sparsemux_7_2_32_1_1_U129                                                       |     |        | tmp_s                          | sparsemux | auto     | 0       |
|     sparsemux_7_2_32_1_1_U136                                                       |     |        | tmp_10                         | sparsemux | auto     | 0       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U108                                              | 3   |        | mul35_3                        | fmul      | maxdsp   | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U98                                              | 2   |        | sum_val_2                      | fadd      | fulldsp  | 3       |
|     sparsemux_7_2_32_1_1_U121                                                       |     |        | tmp_11                         | sparsemux | auto     | 0       |
|     sparsemux_7_2_32_1_1_U122                                                       |     |        | tmp_12                         | sparsemux | auto     | 0       |
|     sparsemux_7_2_32_1_1_U123                                                       |     |        | tmp_13                         | sparsemux | auto     | 0       |
|     sparsemux_7_2_32_1_1_U137                                                       |     |        | tmp_14                         | sparsemux | auto     | 0       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U109                                              | 3   |        | mul35_1                        | fmul      | maxdsp   | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U99                                              | 2   |        | sum_val_3                      | fadd      | fulldsp  | 3       |
|     sparsemux_7_2_32_1_1_U124                                                       |     |        | tmp_15                         | sparsemux | auto     | 0       |
|     sparsemux_7_2_32_1_1_U125                                                       |     |        | tmp_16                         | sparsemux | auto     | 0       |
|     sparsemux_7_2_32_1_1_U126                                                       |     |        | tmp_17                         | sparsemux | auto     | 0       |
|     sparsemux_7_2_32_1_1_U138                                                       |     |        | tmp_18                         | sparsemux | auto     | 0       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U110                                              | 3   |        | mul35_1_1                      | fmul      | maxdsp   | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U100                                             | 2   |        | sum_val_4                      | fadd      | fulldsp  | 3       |
|     sparsemux_7_2_32_1_1_U127                                                       |     |        | tmp_19                         | sparsemux | auto     | 0       |
|     sparsemux_7_2_32_1_1_U128                                                       |     |        | tmp_20                         | sparsemux | auto     | 0       |
|     sparsemux_7_2_32_1_1_U129                                                       |     |        | tmp_21                         | sparsemux | auto     | 0       |
|     sparsemux_7_2_32_1_1_U139                                                       |     |        | tmp_22                         | sparsemux | auto     | 0       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U111                                              | 3   |        | mul35_1_2                      | fmul      | maxdsp   | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U101                                             | 2   |        | sum_val_5                      | fadd      | fulldsp  | 3       |
|     sparsemux_7_2_32_1_1_U121                                                       |     |        | tmp_23                         | sparsemux | auto     | 0       |
|     sparsemux_7_2_32_1_1_U122                                                       |     |        | tmp_24                         | sparsemux | auto     | 0       |
|     sparsemux_7_2_32_1_1_U123                                                       |     |        | tmp_25                         | sparsemux | auto     | 0       |
|     sparsemux_7_2_32_1_1_U140                                                       |     |        | tmp_26                         | sparsemux | auto     | 0       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U112                                              | 3   |        | mul35_2                        | fmul      | maxdsp   | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U102                                             | 2   |        | sum_val_6                      | fadd      | fulldsp  | 3       |
|     sparsemux_7_2_32_1_1_U124                                                       |     |        | tmp_27                         | sparsemux | auto     | 0       |
|     sparsemux_7_2_32_1_1_U125                                                       |     |        | tmp_28                         | sparsemux | auto     | 0       |
|     sparsemux_7_2_32_1_1_U126                                                       |     |        | tmp_29                         | sparsemux | auto     | 0       |
|     sparsemux_7_2_32_1_1_U141                                                       |     |        | tmp_30                         | sparsemux | auto     | 0       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U113                                              | 3   |        | mul35_2_1                      | fmul      | maxdsp   | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U103                                             | 2   |        | sum_val_7                      | fadd      | fulldsp  | 3       |
|     sparsemux_7_2_32_1_1_U127                                                       |     |        | tmp_31                         | sparsemux | auto     | 0       |
|     sparsemux_7_2_32_1_1_U128                                                       |     |        | tmp_32                         | sparsemux | auto     | 0       |
|     sparsemux_7_2_32_1_1_U129                                                       |     |        | tmp_33                         | sparsemux | auto     | 0       |
|     sparsemux_7_2_32_1_1_U142                                                       |     |        | tmp_34                         | sparsemux | auto     | 0       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U114                                              | 3   |        | mul35_2_2                      | fmul      | maxdsp   | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U104                                             | 2   |        | sum_val_8                      | fadd      | fulldsp  | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U105                                             | 2   |        | add                            | fadd      | fulldsp  | 3       |
|     add_ln28_fu_1522_p2                                                             |     |        | add_ln28                       | add       | fabric   | 0       |
|     add_ln27_1_fu_1528_p2                                                           |     |        | add_ln27_1                     | add       | fabric   | 0       |
|     select_ln27_2_fu_1534_p3                                                        |     |        | select_ln27_2                  | select    | auto_sel | 0       |
|  + conv_via_tiling_Pipeline_VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29   | 4   |        |                                |           |          |         |
|    empty_fu_424_p2                                                                  |     |        | empty                          | add       | fabric   | 0       |
|    tmp_fu_444_p2                                                                    |     |        | tmp                            | add       | fabric   | 0       |
|    mul_31ns_32s_62_1_1_U200                                                         | 4   |        | tmp1                           | mul       | auto     | 0       |
|    grp_fu_224_p2                                                                    |     |        | empty_42                       | add       | fabric   | 0       |
|    icmp_ln194_fu_290_p2                                                             |     |        | icmp_ln194                     | setlt     | auto     | 0       |
|    icmp_ln192_fu_295_p2                                                             |     |        | icmp_ln192                     | seteq     | auto     | 0       |
|    add_ln192_1_fu_300_p2                                                            |     |        | add_ln192_1                    | add       | fabric   | 0       |
|    add_ln192_fu_473_p2                                                              |     |        | add_ln192                      | add       | fabric   | 0       |
|    icmp_ln193_fu_306_p2                                                             |     |        | icmp_ln193                     | seteq     | auto     | 0       |
|    select_ln192_fu_311_p3                                                           |     |        | select_ln192                   | select    | auto_sel | 0       |
|    select_ln192_1_fu_319_p3                                                         |     |        | select_ln192_1                 | select    | auto_sel | 0       |
|    p_mid1245_fu_483_p2                                                              |     |        | p_mid1245                      | add       | fabric   | 0       |
|    select_ln192_2_fu_500_p3                                                         |     |        | select_ln192_2                 | select    | auto_sel | 0       |
|    mul_31ns_32s_62_1_1_U200                                                         | 4   |        | tmp1_mid1259                   | mul       | auto     | 0       |
|    grp_fu_224_p2                                                                    |     |        | p_mid1261                      | add       | fabric   | 0       |
|    icmp_ln194_1_fu_327_p2                                                           |     |        | icmp_ln194_1                   | setlt     | auto     | 0       |
|    select_ln192_3_fu_332_p3                                                         |     |        | select_ln192_3                 | select    | auto_sel | 0       |
|    select_ln192_4_fu_530_p3                                                         |     |        | select_ln192_4                 | select    | auto_sel | 0       |
|    add_ln193_fu_340_p2                                                              |     |        | add_ln193                      | add       | fabric   | 0       |
|    select_ln193_fu_346_p3                                                           |     |        | select_ln193                   | select    | auto_sel | 0       |
|    tmp_mid1_fu_540_p2                                                               |     |        | tmp_mid1                       | add       | fabric   | 0       |
|    mul_31ns_32s_62_1_1_U200                                                         | 4   |        | tmp1_mid1                      | mul       | auto     | 0       |
|    grp_fu_224_p2                                                                    |     |        | p_mid1225                      | add       | fabric   | 0       |
|    select_ln192_5_fu_589_p3                                                         |     |        | select_ln192_5                 | select    | auto_sel | 0       |
|    select_ln193_1_fu_606_p3                                                         |     |        | select_ln193_1                 | select    | auto_sel | 0       |
|    select_ln193_2_fu_354_p3                                                         |     |        | select_ln193_2                 | select    | auto_sel | 0       |
|    first_iter_15_fu_362_p2                                                          |     |        | first_iter_15                  | seteq     | auto     | 0       |
|    add_ln194_fu_368_p2                                                              |     |        | add_ln194                      | add       | fabric   | 0       |
|    icmp_ln194_2_fu_378_p2                                                           |     |        | icmp_ln194_2                   | setlt     | auto     | 0       |
|    add_ln193_1_fu_383_p2                                                            |     |        | add_ln193_1                    | add       | fabric   | 0       |
|    select_ln193_3_fu_389_p3                                                         |     |        | select_ln193_3                 | select    | auto_sel | 0       |
+-------------------------------------------------------------------------------------+-----+--------+--------------------------------+-----------+----------+---------+


================================================================
== Storage Report
================================================================
+-------------------+---------------+-----------+------+------+--------+-----------+------+---------+------------------+
| Name              | Usage         | Type      | BRAM | URAM | Pragma | Variable  | Impl | Latency | Bitwidth, Depth, |
|                   |               |           |      |      |        |           |      |         | Banks            |
+-------------------+---------------+-----------+------+------+--------+-----------+------+---------+------------------+
| + conv_via_tiling |               |           | 158  | 0    |        |           |      |         |                  |
|   control_s_axi_U | interface     | s_axilite |      |      |        |           |      |         |                  |
|   mem1_m_axi_U    | interface     | m_axi     | 2    |      |        |           |      |         |                  |
|   mem2_m_axi_U    | interface     | m_axi     | 4    |      |        |           |      |         |                  |
|   localOut_U      | ram_s2p array |           | 8    |      |        | localOut  | auto | 1       | 32, 3136, 1      |
|   localW_U        | ram_1p array  |           | 8    |      |        | localW    | auto | 1       | 32, 4096, 1      |
|   localW_1_U      | ram_1p array  |           | 8    |      |        | localW_1  | auto | 1       | 32, 4096, 1      |
|   localW_2_U      | ram_1p array  |           | 8    |      |        | localW_2  | auto | 1       | 32, 4096, 1      |
|   localW_3_U      | ram_1p array  |           | 8    |      |        | localW_3  | auto | 1       | 32, 4096, 1      |
|   localW_4_U      | ram_1p array  |           | 8    |      |        | localW_4  | auto | 1       | 32, 4096, 1      |
|   localW_5_U      | ram_1p array  |           | 8    |      |        | localW_5  | auto | 1       | 32, 4096, 1      |
|   localW_6_U      | ram_1p array  |           | 8    |      |        | localW_6  | auto | 1       | 32, 4096, 1      |
|   localW_7_U      | ram_1p array  |           | 8    |      |        | localW_7  | auto | 1       | 32, 4096, 1      |
|   localW_8_U      | ram_1p array  |           | 8    |      |        | localW_8  | auto | 1       | 32, 4096, 1      |
|   localIn_U       | ram_1p array  |           | 8    |      |        | localIn   | auto | 1       | 32, 4096, 1      |
|   localIn_1_U     | ram_1p array  |           | 8    |      |        | localIn_1 | auto | 1       | 32, 4096, 1      |
|   localIn_2_U     | ram_1p array  |           | 8    |      |        | localIn_2 | auto | 1       | 32, 4096, 1      |
|   localIn_3_U     | ram_1p array  |           | 8    |      |        | localIn_3 | auto | 1       | 32, 4096, 1      |
|   localIn_4_U     | ram_1p array  |           | 8    |      |        | localIn_4 | auto | 1       | 32, 4096, 1      |
|   localIn_5_U     | ram_1p array  |           | 8    |      |        | localIn_5 | auto | 1       | 32, 4096, 1      |
|   localIn_6_U     | ram_1p array  |           | 8    |      |        | localIn_6 | auto | 1       | 32, 4096, 1      |
|   localIn_7_U     | ram_1p array  |           | 8    |      |        | localIn_7 | auto | 1       | 32, 4096, 1      |
|   localIn_8_U     | ram_1p array  |           | 8    |      |        | localIn_8 | auto | 1       | 32, 4096, 1      |
+-------------------+---------------+-----------+------+------+--------+-----------+------+---------+------------------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+------------+--------------------------------------------+---------------------------------------------------+
| Type       | Options                                    | Location                                          |
+------------+--------------------------------------------+---------------------------------------------------+
| inline     | off                                        | merged_conv_top.cpp:23 in conv_kernel             |
| interface  | s_axilite port=in_ch                       | merged_conv_top.cpp:60 in conv_via_tiling, in_ch  |
| interface  | s_axilite port=out_ch                      | merged_conv_top.cpp:61 in conv_via_tiling, out_ch |
| interface  | s_axilite port=H                           | merged_conv_top.cpp:62 in conv_via_tiling, H      |
| interface  | s_axilite port=W                           | merged_conv_top.cpp:63 in conv_via_tiling, W      |
| interface  | m_axi port=input offset=slave bundle=mem1  | merged_conv_top.cpp:64 in conv_via_tiling, input  |
| interface  | m_axi port=weight offset=slave bundle=mem1 | merged_conv_top.cpp:65 in conv_via_tiling, weight |
| interface  | m_axi port=bias offset=slave bundle=mem1   | merged_conv_top.cpp:66 in conv_via_tiling, bias   |
| interface  | m_axi port=output offset=slave bundle=mem2 | merged_conv_top.cpp:67 in conv_via_tiling, output |
| interface  | s_axilite port=stride                      | merged_conv_top.cpp:68 in conv_via_tiling, stride |
| interface  | s_axilite port=pad                         | merged_conv_top.cpp:69 in conv_via_tiling, pad    |
| allocation | function instances=conv_kernel limit=1     | merged_conv_top.cpp:70 in conv_via_tiling         |
+------------+--------------------------------------------+---------------------------------------------------+


