{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1710604846172 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1710604846173 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 16 19:30:46 2024 " "Processing started: Sat Mar 16 19:30:46 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1710604846173 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1710604846173 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off practical4 -c practical4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off practical4 -c practical4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1710604846173 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "14 14 20 " "Parallel Compilation has detected 20 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 14 of the 14 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1710604846325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_8bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file register_8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 register_8bit " "Found entity 1: register_8bit" {  } { { "register_8bit.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin4/Practical/register_8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710604846348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710604846348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mux0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_mux0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux0-SYN " "Found design unit 1: lpm_mux0-SYN" {  } { { "lpm_mux0.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin4/Practical/lpm_mux0.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710604846534 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux0 " "Found entity 1: lpm_mux0" {  } { { "lpm_mux0.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin4/Practical/lpm_mux0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710604846534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710604846534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.bdf 1 1 " "Found 1 design units, including 1 entities, in source file registerfile.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "RegisterFile.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin4/Practical/RegisterFile.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710604846535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710604846535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_decode0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_decode0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_decode0-SYN " "Found design unit 1: lpm_decode0-SYN" {  } { { "lpm_decode0.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin4/Practical/lpm_decode0.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710604846536 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_decode0 " "Found entity 1: lpm_decode0" {  } { { "lpm_decode0.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin4/Practical/lpm_decode0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710604846536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710604846536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_decode1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_decode1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_decode1-SYN " "Found design unit 1: lpm_decode1-SYN" {  } { { "lpm_decode1.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin4/Practical/lpm_decode1.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710604846537 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_decode1 " "Found entity 1: lpm_decode1" {  } { { "lpm_decode1.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin4/Practical/lpm_decode1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710604846537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710604846537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory.bdf 1 1 " "Found 1 design units, including 1 entities, in source file datamemory.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DataMemory " "Found entity 1: DataMemory" {  } { { "DataMemory.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin4/Practical/DataMemory.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710604846541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710604846541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionmemory.bdf 1 1 " "Found 1 design units, including 1 entities, in source file instructionmemory.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionMemory " "Found entity 1: InstructionMemory" {  } { { "InstructionMemory.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin4/Practical/InstructionMemory.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710604846542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710604846542 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DataMemory " "Elaborating entity \"DataMemory\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1710604846606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_DFF LPM_DFF:inst6 " "Elaborating entity \"LPM_DFF\" for hierarchy \"LPM_DFF:inst6\"" {  } { { "DataMemory.bdf" "inst6" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin4/Practical/DataMemory.bdf" { { 288 808 984 464 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710604846614 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_DFF:inst6 " "Elaborated megafunction instantiation \"LPM_DFF:inst6\"" {  } { { "DataMemory.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin4/Practical/DataMemory.bdf" { { 288 808 984 464 "inst6" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710604846615 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_DFF:inst6 " "Instantiated megafunction \"LPM_DFF:inst6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710604846615 ""}  } { { "DataMemory.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin4/Practical/DataMemory.bdf" { { 288 808 984 464 "inst6" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1710604846615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_RAM_IO LPM_RAM_IO:inst " "Elaborating entity \"LPM_RAM_IO\" for hierarchy \"LPM_RAM_IO:inst\"" {  } { { "DataMemory.bdf" "inst" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin4/Practical/DataMemory.bdf" { { 224 392 520 352 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710604846622 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_RAM_IO:inst " "Elaborated megafunction instantiation \"LPM_RAM_IO:inst\"" {  } { { "DataMemory.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin4/Practical/DataMemory.bdf" { { 224 392 520 352 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710604846623 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_RAM_IO:inst " "Instantiated megafunction \"LPM_RAM_IO:inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA REGISTERED " "Parameter \"LPM_OUTDATA\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710604846623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710604846623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 8 " "Parameter \"LPM_WIDTHAD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710604846623 ""}  } { { "DataMemory.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin4/Practical/DataMemory.bdf" { { 224 392 520 352 "inst" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1710604846623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram LPM_RAM_IO:inst\|altram:sram " "Elaborating entity \"altram\" for hierarchy \"LPM_RAM_IO:inst\|altram:sram\"" {  } { { "lpm_ram_io.tdf" "sram" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_ram_io.tdf" 63 5 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710604846631 ""}
{ "Warning" "WTDFX_ASSERTION" "altram does not support Arria II GX device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Arria II GX devices " "Assertion warning: altram does not support Arria II GX device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Arria II GX devices" {  } { { "altram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altram.tdf" 211 2 0 } } { "lpm_ram_io.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_ram_io.tdf" 63 5 0 } } { "DataMemory.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin4/Practical/DataMemory.bdf" { { 224 392 520 352 "inst" "" } } } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1710604846631 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_RAM_IO:inst\|altram:sram LPM_RAM_IO:inst " "Elaborated megafunction instantiation \"LPM_RAM_IO:inst\|altram:sram\", which is child of megafunction instantiation \"LPM_RAM_IO:inst\"" {  } { { "lpm_ram_io.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_ram_io.tdf" 63 5 0 } } { "DataMemory.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin4/Practical/DataMemory.bdf" { { 224 392 520 352 "inst" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710604846632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram LPM_RAM_IO:inst\|altram:sram\|altsyncram:ram_block " "Elaborating entity \"altsyncram\" for hierarchy \"LPM_RAM_IO:inst\|altram:sram\|altsyncram:ram_block\"" {  } { { "altram.tdf" "ram_block" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altram.tdf" 102 5 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710604846646 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_RAM_IO:inst\|altram:sram\|altsyncram:ram_block LPM_RAM_IO:inst " "Elaborated megafunction instantiation \"LPM_RAM_IO:inst\|altram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"LPM_RAM_IO:inst\"" {  } { { "altram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altram.tdf" 102 5 0 } } { "DataMemory.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin4/Practical/DataMemory.bdf" { { 224 392 520 352 "inst" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710604846665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_f1e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_f1e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_f1e1 " "Found entity 1: altsyncram_f1e1" {  } { { "db/altsyncram_f1e1.tdf" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin4/Practical/db/altsyncram_f1e1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710604846696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710604846696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_f1e1 LPM_RAM_IO:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_f1e1:auto_generated " "Elaborating entity \"altsyncram_f1e1\" for hierarchy \"LPM_RAM_IO:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_f1e1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710604846697 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1710604847008 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1710604847160 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710604847160 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "76 " "Implemented 76 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1710604847182 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1710604847182 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1710604847182 ""} { "Info" "ICUT_CUT_TM_LCELLS" "17 " "Implemented 17 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1710604847182 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1710604847182 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1710604847182 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4769 " "Peak virtual memory: 4769 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1710604847196 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 16 19:30:47 2024 " "Processing ended: Sat Mar 16 19:30:47 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1710604847196 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1710604847196 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1710604847196 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1710604847196 ""}
