--------------------------------------------------------------------------------
Release 6.1.03i Trace G.26
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.

C:/XilinxISE6/bin/nt/trce.exe -intstyle ise -e 3 -l 3 -xml top_level
top_level.ncd -o top_level.twr top_level.pcf


Design file:              top_level.ncd
Physical constraint file: top_level.pcf
Device,speed:             xc3s200,-4 (PREVIEW 1.27 2003-11-04)
Report level:             error report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |  Setup to  |  Hold to   |                  |  Clock |
Source      | clk (edge) | clk (edge) |Internal Clock(s) |  Phase |
------------+------------+------------+------------------+--------+
switches<0> |    2.483(R)|   -0.552(R)|clk_BUFGP         |   0.000|
switches<1> |    2.454(R)|   -0.518(R)|clk_BUFGP         |   0.000|
switches<2> |    2.426(R)|   -0.486(R)|clk_BUFGP         |   0.000|
switches<3> |    2.426(R)|   -0.486(R)|clk_BUFGP         |   0.000|
switches<4> |    2.415(R)|   -0.472(R)|clk_BUFGP         |   0.000|
switches<5> |    2.415(R)|   -0.472(R)|clk_BUFGP         |   0.000|
switches<6> |    2.431(R)|   -0.491(R)|clk_BUFGP         |   0.000|
switches<7> |    2.783(R)|   -0.375(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  |  Clock |
Destination | to PAD     |Internal Clock(s) |  Phase |
------------+------------+------------------+--------+
leds<0>     |    8.433(R)|clk_BUFGP         |   0.000|
leds<1>     |    8.249(R)|clk_BUFGP         |   0.000|
leds<2>     |    8.433(R)|clk_BUFGP         |   0.000|
leds<3>     |    8.228(R)|clk_BUFGP         |   0.000|
leds<4>     |    8.255(R)|clk_BUFGP         |   0.000|
leds<5>     |    8.254(R)|clk_BUFGP         |   0.000|
leds<6>     |    8.254(R)|clk_BUFGP         |   0.000|
leds<7>     |    8.254(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   12.900|         |         |         |
---------------+---------+---------+---------+---------+

Analysis completed Mon Apr 29 15:33:42 2019
--------------------------------------------------------------------------------

Peak Memory Usage: 88 MB
