@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)
@N: MO111 :|Tristate driver tri0_inst (in view: work.topAdder(behavioral)) on net un3[3] (in view: work.topAdder(behavioral)) has its enable tied to GND.
@N: MO111 :|Tristate driver tri1_inst (in view: work.topAdder(behavioral)) on net un3[2] (in view: work.topAdder(behavioral)) has its enable tied to GND.
@N: MO111 :|Tristate driver tri2_inst (in view: work.topAdder(behavioral)) on net un3[1] (in view: work.topAdder(behavioral)) has its enable tied to GND.
@N: MO111 :|Tristate driver tri3_inst (in view: work.topAdder(behavioral)) on net un3[0] (in view: work.topAdder(behavioral)) has its enable tied to GND.
@N: MO106 :"c:\users\lacho\desktop\serialadder\bcd_7seg.vhd":34:2:34:5|Found ROM .delname. (in view: work.topAdder(behavioral)) with 16 words by 7 bits.
@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  
@N: MT611 :|Automatically generated clock div00|outdiv_derived_clock is not used and is being removed
@N: FX1056 |Writing EDF file: C:\Users\Lacho\Desktop\SerialAdder\SerialAdder\SerialAdder_SerialAdder.edi
@N: BW106 |Synplicity Constraint File capacitance units using default value of 1pF 
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.
@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack
