<!DOCTYPE html>

<html lang="en" data-content_root="../../">
  <head>
    <meta charset="utf-8" />
    <meta name="viewport" content="width=device-width, initial-scale=1.0" /><meta name="viewport" content="width=device-width, initial-scale=1" />

    <title>ACPI Tables &#8212; The Linux Kernel  documentation</title>
    <link rel="stylesheet" type="text/css" href="../../_static/pygments.css?v=fa44fd50" />
    <link rel="stylesheet" type="text/css" href="../../_static/alabaster.css?v=a152c8ac" />
    <script src="../../_static/documentation_options.js?v=5929fcd5"></script>
    <script src="../../_static/doctools.js?v=888ff710"></script>
    <script src="../../_static/sphinx_highlight.js?v=dc90522c"></script>
    <link rel="index" title="Index" href="../../genindex.html" />
    <link rel="search" title="Search" href="../../search.html" />
    <link rel="next" title="Activity Monitors Unit (AMU) extension in AArch64 Linux" href="amu.html" />
    <link rel="prev" title="ARM64 Architecture" href="index.html" />
   
  <link rel="stylesheet" href="../../_static/custom.css" type="text/css" />
  
  
  <meta name="viewport" content="width=device-width, initial-scale=0.9, maximum-scale=0.9" />

  </head><body>
  <div class="document">
    
      <div class="sphinxsidebar" role="navigation" aria-label="main navigation">
        <div class="sphinxsidebarwrapper">
            <p class="logo"><a href="../../index.html">
              <img class="logo" src="../../_static/logo.svg" alt="Logo"/>
            </a></p>
<h1 class="logo"><a href="../../index.html">The Linux Kernel</a></h1>



<p class="blurb">6.11.0</p>







<div id="searchbox" style="display: none" role="search">
  <h3 id="searchlabel">Quick search</h3>
    <div class="searchformwrapper">
    <form class="search" action="../../search.html" method="get">
      <input type="text" name="q" aria-labelledby="searchlabel" autocomplete="off" autocorrect="off" autocapitalize="off" spellcheck="false"/>
      <input type="submit" value="Go" />
    </form>
    </div>
</div>
<script>document.getElementById('searchbox').style.display = "block"</script><!-- SPDX-License-Identifier: GPL-2.0 -->

<p>
<h3 class="kernel-toc-contents">Contents</h3>
<input type="checkbox" class="kernel-toc-toggle" id = "kernel-toc-toggle" checked>
<label class="kernel-toc-title" for="kernel-toc-toggle"></label>

<div class="kerneltoc" id="kerneltoc">
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../process/development-process.html">Development process</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../process/submitting-patches.html">Submitting patches</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../process/code-of-conduct.html">Code of conduct</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../maintainer/index.html">Maintainer handbook</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../process/index.html">All development-process docs</a></li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../core-api/index.html">Core API</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../driver-api/index.html">Driver APIs</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../subsystem-apis.html">Subsystems</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../locking/index.html">Locking</a></li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../process/license-rules.html">Licensing rules</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../doc-guide/index.html">Writing documentation</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../dev-tools/index.html">Development tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../dev-tools/testing-overview.html">Testing guide</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../kernel-hacking/index.html">Hacking guide</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../trace/index.html">Tracing</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../fault-injection/index.html">Fault injection</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../livepatch/index.html">Livepatching</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../rust/index.html">Rust</a></li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../admin-guide/index.html">Administration</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../kbuild/index.html">Build system</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../admin-guide/reporting-issues.html">Reporting issues</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../tools/index.html">Userspace tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../userspace-api/index.html">Userspace API</a></li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../firmware-guide/index.html">Firmware</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../devicetree/index.html">Firmware and Devicetree</a></li>
</ul>
<ul class="current">
<li class="toctree-l1 current"><a class="reference internal" href="../index.html">CPU architectures</a><ul class="current">
<li class="toctree-l2"><a class="reference internal" href="../arc/index.html">ARC architecture</a></li>
<li class="toctree-l2"><a class="reference internal" href="../arm/index.html">ARM Architecture</a></li>
<li class="toctree-l2 current"><a class="reference internal" href="index.html">ARM64 Architecture</a><ul class="current">
<li class="toctree-l3 current"><a class="current reference internal" href="#">ACPI Tables</a></li>
<li class="toctree-l3"><a class="reference internal" href="amu.html">Activity Monitors Unit (AMU) extension in AArch64 Linux</a></li>
<li class="toctree-l3"><a class="reference internal" href="arm-acpi.html">ACPI on Arm systems</a></li>
<li class="toctree-l3"><a class="reference internal" href="asymmetric-32bit.html">Asymmetric 32-bit SoCs</a></li>
<li class="toctree-l3"><a class="reference internal" href="booting.html">Booting AArch64 Linux</a></li>
<li class="toctree-l3"><a class="reference internal" href="cpu-feature-registers.html">ARM64 CPU Feature Registers</a></li>
<li class="toctree-l3"><a class="reference internal" href="cpu-hotplug.html">CPU Hotplug and ACPI</a></li>
<li class="toctree-l3"><a class="reference internal" href="elf_hwcaps.html">ARM64 ELF hwcaps</a></li>
<li class="toctree-l3"><a class="reference internal" href="hugetlbpage.html">HugeTLBpage on ARM64</a></li>
<li class="toctree-l3"><a class="reference internal" href="kdump.html">crashkernel memory reservation on arm64</a></li>
<li class="toctree-l3"><a class="reference internal" href="legacy_instructions.html">Legacy instructions</a></li>
<li class="toctree-l3"><a class="reference internal" href="memory.html">Memory Layout on AArch64 Linux</a></li>
<li class="toctree-l3"><a class="reference internal" href="memory-tagging-extension.html">Memory Tagging Extension (MTE) in AArch64 Linux</a></li>
<li class="toctree-l3"><a class="reference internal" href="perf.html">Perf</a></li>
<li class="toctree-l3"><a class="reference internal" href="pointer-authentication.html">Pointer authentication in AArch64 Linux</a></li>
<li class="toctree-l3"><a class="reference internal" href="ptdump.html">Kernel page table dump</a></li>
<li class="toctree-l3"><a class="reference internal" href="silicon-errata.html">Silicon Errata and Software Workarounds</a></li>
<li class="toctree-l3"><a class="reference internal" href="sme.html">Scalable Matrix Extension support for AArch64 Linux</a></li>
<li class="toctree-l3"><a class="reference internal" href="sve.html">Scalable Vector Extension support for AArch64 Linux</a></li>
<li class="toctree-l3"><a class="reference internal" href="tagged-address-abi.html">AArch64 TAGGED ADDRESS ABI</a></li>
<li class="toctree-l3"><a class="reference internal" href="tagged-pointers.html">Tagged virtual addresses in AArch64 Linux</a></li>
<li class="toctree-l3"><a class="reference internal" href="features.html">Feature status on arm64 architecture</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../loongarch/index.html">LoongArch Architecture</a></li>
<li class="toctree-l2"><a class="reference internal" href="../m68k/index.html">m68k Architecture</a></li>
<li class="toctree-l2"><a class="reference internal" href="../mips/index.html">MIPS-specific Documentation</a></li>
<li class="toctree-l2"><a class="reference internal" href="../nios2/index.html">Nios II Specific Documentation</a></li>
<li class="toctree-l2"><a class="reference internal" href="../openrisc/index.html">OpenRISC Architecture</a></li>
<li class="toctree-l2"><a class="reference internal" href="../parisc/index.html">PA-RISC Architecture</a></li>
<li class="toctree-l2"><a class="reference internal" href="../powerpc/index.html">powerpc</a></li>
<li class="toctree-l2"><a class="reference internal" href="../riscv/index.html">RISC-V architecture</a></li>
<li class="toctree-l2"><a class="reference internal" href="../s390/index.html">s390 Architecture</a></li>
<li class="toctree-l2"><a class="reference internal" href="../sh/index.html">SuperH Interfaces Guide</a></li>
<li class="toctree-l2"><a class="reference internal" href="../sparc/index.html">Sparc Architecture</a></li>
<li class="toctree-l2"><a class="reference internal" href="../x86/index.html">x86-specific Documentation</a></li>
<li class="toctree-l2"><a class="reference internal" href="../xtensa/index.html">Xtensa Architecture</a></li>
</ul>
</li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../staging/index.html">Unsorted documentation</a></li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../translations/index.html">Translations</a></li>
</ul>

</div>

<script type="text/javascript"> <!--
  var sbar = document.getElementsByClassName("sphinxsidebar")[0];
  let currents = document.getElementsByClassName("current")
  if (currents.length) {
    sbar.scrollTop = currents[currents.length - 1].offsetTop;
  }
  --> </script>
  <div role="note" aria-label="source link">
    <h3>This Page</h3>
    <ul class="this-page-menu">
      <li><a href="../../_sources/arch/arm64/acpi_object_usage.rst.txt"
            rel="nofollow">Show Source</a></li>
    </ul>
   </div>
        </div>
      </div>
      <div class="documentwrapper">
        <div class="bodywrapper">
          

          <div class="body" role="main">
            
  <!-- SPDX-License-Identifier: GPL-2.0 -->
<!-- Copyright © 2023, Oracle and/or its affiliates. -->


<section id="acpi-tables">
<h1>ACPI Tables<a class="headerlink" href="#acpi-tables" title="Link to this heading">¶</a></h1>
<p>The expectations of individual ACPI tables are discussed in the list that
follows.</p>
<p>If a section number is used, it refers to a section number in the ACPI
specification where the object is defined.  If “Signature Reserved” is used,
the table signature (the first four bytes of the table) is the only portion
of the table recognized by the specification, and the actual table is defined
outside of the UEFI Forum (see Section 5.2.6 of the specification).</p>
<p>For ACPI on arm64, tables also fall into the following categories:</p>
<blockquote>
<div><ul class="simple">
<li><p>Required: DSDT, FADT, GTDT, MADT, MCFG, RSDP, SPCR, XSDT</p></li>
<li><p>Recommended: BERT, EINJ, ERST, HEST, PCCT, SSDT</p></li>
<li><p>Optional: AGDI, BGRT, CEDT, CPEP, CSRT, DBG2, DRTM, ECDT, FACS, FPDT,
HMAT, IBFT, IORT, MCHI, MPAM, MPST, MSCT, NFIT, PMTT, PPTT, RASF, SBST,
SDEI, SLIT, SPMI, SRAT, STAO, TCPA, TPM2, UEFI, XENV</p></li>
<li><p>Not supported: AEST, APMT, BOOT, DBGP, DMAR, ETDT, HPET, IVRS, LPIT,
MSDM, OEMx, PDTT, PSDT, RAS2, RSDT, SLIC, WAET, WDAT, WDRT, WPBT</p></li>
</ul>
</div></blockquote>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Table</p></th>
<th class="head"><p>Usage for ARMv8 Linux</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>AEST</p></td>
<td><p>Signature Reserved (signature == “AEST”)</p>
<p><strong>Arm Error Source Table</strong></p>
<p>This table informs the OS of any error nodes in the system that are
compliant with the Arm RAS architecture.</p>
</td>
</tr>
<tr class="row-odd"><td><p>AGDI</p></td>
<td><p>Signature Reserved (signature == “AGDI”)</p>
<p><strong>Arm Generic diagnostic Dump and Reset Device Interface Table</strong></p>
<p>This table describes a non-maskable event, that is used by the platform
firmware, to request the OS to generate a diagnostic dump and reset the device.</p>
</td>
</tr>
<tr class="row-even"><td><p>APMT</p></td>
<td><p>Signature Reserved (signature == “APMT”)</p>
<p><strong>Arm Performance Monitoring Table</strong></p>
<p>This table describes the properties of PMU support implemented by
components in the system.</p>
</td>
</tr>
<tr class="row-odd"><td><p>BERT</p></td>
<td><p>Section 18.3 (signature == “BERT”)</p>
<p><strong>Boot Error Record Table</strong></p>
<p>Must be supplied if RAS support is provided by the platform.  It
is recommended this table be supplied.</p>
</td>
</tr>
<tr class="row-even"><td><p>BOOT</p></td>
<td><p>Signature Reserved (signature == “BOOT”)</p>
<p><strong>simple BOOT flag table</strong></p>
<p>Microsoft only table, will not be supported.</p>
</td>
</tr>
<tr class="row-odd"><td><p>BGRT</p></td>
<td><p>Section 5.2.22 (signature == “BGRT”)</p>
<p><strong>Boot Graphics Resource Table</strong></p>
<p>Optional, not currently supported, with no real use-case for an
ARM server.</p>
</td>
</tr>
<tr class="row-even"><td><p>CEDT</p></td>
<td><p>Signature Reserved (signature == “CEDT”)</p>
<p><strong>CXL Early Discovery Table</strong></p>
<p>This table allows the OS to discover any CXL Host Bridges and the Host
Bridge registers.</p>
</td>
</tr>
<tr class="row-odd"><td><p>CPEP</p></td>
<td><p>Section 5.2.18 (signature == “CPEP”)</p>
<p><strong>Corrected Platform Error Polling table</strong></p>
<p>Optional, not currently supported, and not recommended until such
time as ARM-compatible hardware is available, and the specification
suitably modified.</p>
</td>
</tr>
<tr class="row-even"><td><p>CSRT</p></td>
<td><p>Signature Reserved (signature == “CSRT”)</p>
<p><strong>Core System Resources Table</strong></p>
<p>Optional, not currently supported.</p>
</td>
</tr>
<tr class="row-odd"><td><p>DBG2</p></td>
<td><p>Signature Reserved (signature == “DBG2”)</p>
<p><strong>DeBuG port table 2</strong></p>
<p>License has changed and should be usable.  Optional if used instead
of earlycon=&lt;device&gt; on the command line.</p>
</td>
</tr>
<tr class="row-even"><td><p>DBGP</p></td>
<td><p>Signature Reserved (signature == “DBGP”)</p>
<p><strong>DeBuG Port table</strong></p>
<p>Microsoft only table, will not be supported.</p>
</td>
</tr>
<tr class="row-odd"><td><p>DSDT</p></td>
<td><p>Section 5.2.11.1 (signature == “DSDT”)</p>
<p><strong>Differentiated System Description Table</strong></p>
<p>A DSDT is required; see also SSDT.</p>
<p>ACPI tables contain only one DSDT but can contain one or more SSDTs,
which are optional.  Each SSDT can only add to the ACPI namespace,
but cannot modify or replace anything in the DSDT.</p>
</td>
</tr>
<tr class="row-even"><td><p>DMAR</p></td>
<td><p>Signature Reserved (signature == “DMAR”)</p>
<p><strong>DMA Remapping table</strong></p>
<p>x86 only table, will not be supported.</p>
</td>
</tr>
<tr class="row-odd"><td><p>DRTM</p></td>
<td><p>Signature Reserved (signature == “DRTM”)</p>
<p><strong>Dynamic Root of Trust for Measurement table</strong></p>
<p>Optional, not currently supported.</p>
</td>
</tr>
<tr class="row-even"><td><p>ECDT</p></td>
<td><p>Section 5.2.16 (signature == “ECDT”)</p>
<p><strong>Embedded Controller Description Table</strong></p>
<p>Optional, not currently supported, but could be used on ARM if and
only if one uses the GPE_BIT field to represent an IRQ number, since
there are no GPE blocks defined in hardware reduced mode.  This would
need to be modified in the ACPI specification.</p>
</td>
</tr>
<tr class="row-odd"><td><p>EINJ</p></td>
<td><p>Section 18.6 (signature == “EINJ”)</p>
<p><strong>Error Injection table</strong></p>
<p>This table is very useful for testing platform response to error
conditions; it allows one to inject an error into the system as
if it had actually occurred.  However, this table should not be
shipped with a production system; it should be dynamically loaded
and executed with the ACPICA tools only during testing.</p>
</td>
</tr>
<tr class="row-even"><td><p>ERST</p></td>
<td><p>Section 18.5 (signature == “ERST”)</p>
<p><strong>Error Record Serialization Table</strong></p>
<p>On a platform supports RAS, this table must be supplied if it is not
UEFI-based; if it is UEFI-based, this table may be supplied. When this
table is not present, UEFI run time service will be utilized to save
and retrieve hardware error information to and from a persistent store.</p>
</td>
</tr>
<tr class="row-odd"><td><p>ETDT</p></td>
<td><p>Signature Reserved (signature == “ETDT”)</p>
<p><strong>Event Timer Description Table</strong></p>
<p>Obsolete table, will not be supported.</p>
</td>
</tr>
<tr class="row-even"><td><p>FACS</p></td>
<td><p>Section 5.2.10 (signature == “FACS”)</p>
<p><strong>Firmware ACPI Control Structure</strong></p>
<p>It is unlikely that this table will be terribly useful.  If it is
provided, the Global Lock will NOT be used since it is not part of
the hardware reduced profile, and only 64-bit address fields will
be considered valid.</p>
</td>
</tr>
<tr class="row-odd"><td><p>FADT</p></td>
<td><p>Section 5.2.9 (signature == “FACP”)</p>
<p><strong>Fixed ACPI Description Table</strong>
Required for arm64.</p>
<p>The HW_REDUCED_ACPI flag must be set.  All of the fields that are
to be ignored when HW_REDUCED_ACPI is set are expected to be set to
zero.</p>
<p>If an FACS table is provided, the X_FIRMWARE_CTRL field is to be
used, not FIRMWARE_CTRL.</p>
<p>If PSCI is used (as is recommended), make sure that ARM_BOOT_ARCH is
filled in properly - that the PSCI_COMPLIANT flag is set and that
PSCI_USE_HVC is set or unset as needed (see table 5-37).</p>
<p>For the DSDT that is also required, the X_DSDT field is to be used,
not the DSDT field.</p>
</td>
</tr>
<tr class="row-even"><td><p>FPDT</p></td>
<td><p>Section 5.2.23 (signature == “FPDT”)</p>
<p><strong>Firmware Performance Data Table</strong></p>
<p>Optional, useful for boot performance profiling.</p>
</td>
</tr>
<tr class="row-odd"><td><p>GTDT</p></td>
<td><p>Section 5.2.24 (signature == “GTDT”)</p>
<p><strong>Generic Timer Description Table</strong></p>
<p>Required for arm64.</p>
</td>
</tr>
<tr class="row-even"><td><p>HEST</p></td>
<td><p>Section 18.3.2 (signature == “HEST”)</p>
<p><strong>Hardware Error Source Table</strong></p>
<p>ARM-specific error sources have been defined; please use those or the
PCI types such as type 6 (AER Root Port), 7 (AER Endpoint), or 8 (AER
Bridge), or use type 9 (Generic Hardware Error Source).  Firmware first
error handling is possible if and only if Trusted Firmware is being
used on arm64.</p>
<p>Must be supplied if RAS support is provided by the platform.  It
is recommended this table be supplied.</p>
</td>
</tr>
<tr class="row-odd"><td><p>HMAT</p></td>
<td><p>Section 5.2.28 (signature == “HMAT”)</p>
<p><strong>Heterogeneous Memory Attribute Table</strong></p>
<p>This table describes the memory attributes, such as memory side cache
attributes and bandwidth and latency details, related to Memory Proximity
Domains. The OS uses this information to optimize the system memory
configuration.</p>
</td>
</tr>
<tr class="row-even"><td><p>HPET</p></td>
<td><p>Signature Reserved (signature == “HPET”)</p>
<p><strong>High Precision Event timer Table</strong></p>
<p>x86 only table, will not be supported.</p>
</td>
</tr>
<tr class="row-odd"><td><p>IBFT</p></td>
<td><p>Signature Reserved (signature == “IBFT”)</p>
<p><strong>iSCSI Boot Firmware Table</strong></p>
<p>Microsoft defined table, support TBD.</p>
</td>
</tr>
<tr class="row-even"><td><p>IORT</p></td>
<td><p>Signature Reserved (signature == “IORT”)</p>
<p><strong>Input Output Remapping Table</strong></p>
<p>arm64 only table, required in order to describe IO topology, SMMUs,
and GIC ITSs, and how those various components are connected together,
such as identifying which components are behind which SMMUs/ITSs.
This table will only be required on certain SBSA platforms (e.g.,
when using GICv3-ITS and an SMMU); on SBSA Level 0 platforms, it
remains optional.</p>
</td>
</tr>
<tr class="row-odd"><td><p>IVRS</p></td>
<td><p>Signature Reserved (signature == “IVRS”)</p>
<p><strong>I/O Virtualization Reporting Structure</strong></p>
<p>x86_64 (AMD) only table, will not be supported.</p>
</td>
</tr>
<tr class="row-even"><td><p>LPIT</p></td>
<td><p>Signature Reserved (signature == “LPIT”)</p>
<p><strong>Low Power Idle Table</strong></p>
<p>x86 only table as of ACPI 5.1; starting with ACPI 6.0, processor
descriptions and power states on ARM platforms should use the DSDT
and define processor container devices (_HID ACPI0010, Section 8.4,
and more specifically 8.4.3 and 8.4.4).</p>
</td>
</tr>
<tr class="row-odd"><td><p>MADT</p></td>
<td><p>Section 5.2.12 (signature == “APIC”)</p>
<p><strong>Multiple APIC Description Table</strong></p>
<p>Required for arm64.  Only the GIC interrupt controller structures
should be used (types 0xA - 0xF).</p>
</td>
</tr>
<tr class="row-even"><td><p>MCFG</p></td>
<td><p>Signature Reserved (signature == “MCFG”)</p>
<p><strong>Memory-mapped ConFiGuration space</strong></p>
<p>If the platform supports PCI/PCIe, an MCFG table is required.</p>
</td>
</tr>
<tr class="row-odd"><td><p>MCHI</p></td>
<td><p>Signature Reserved (signature == “MCHI”)</p>
<p><strong>Management Controller Host Interface table</strong></p>
<p>Optional, not currently supported.</p>
</td>
</tr>
<tr class="row-even"><td><p>MPAM</p></td>
<td><p>Signature Reserved (signature == “MPAM”)</p>
<p><strong>Memory Partitioning And Monitoring table</strong></p>
<p>This table allows the OS to discover the MPAM controls implemented by
the subsystems.</p>
</td>
</tr>
<tr class="row-odd"><td><p>MPST</p></td>
<td><p>Section 5.2.21 (signature == “MPST”)</p>
<p><strong>Memory Power State Table</strong></p>
<p>Optional, not currently supported.</p>
</td>
</tr>
<tr class="row-even"><td><p>MSCT</p></td>
<td><p>Section 5.2.19 (signature == “MSCT”)</p>
<p><strong>Maximum System Characteristic Table</strong></p>
<p>Optional, not currently supported.</p>
</td>
</tr>
<tr class="row-odd"><td><p>MSDM</p></td>
<td><p>Signature Reserved (signature == “MSDM”)</p>
<p><strong>Microsoft Data Management table</strong></p>
<p>Microsoft only table, will not be supported.</p>
</td>
</tr>
<tr class="row-even"><td><p>NFIT</p></td>
<td><p>Section 5.2.25 (signature == “NFIT”)</p>
<p><strong>NVDIMM Firmware Interface Table</strong></p>
<p>Optional, not currently supported.</p>
</td>
</tr>
<tr class="row-odd"><td><p>OEMx</p></td>
<td><p>Signature of “OEMx” only</p>
<p><strong>OEM Specific Tables</strong></p>
<p>All tables starting with a signature of “OEM” are reserved for OEM
use.  Since these are not meant to be of general use but are limited
to very specific end users, they are not recommended for use and are
not supported by the kernel for arm64.</p>
</td>
</tr>
<tr class="row-even"><td><p>PCCT</p></td>
<td><p>Section 14.1 (signature == “PCCT)</p>
<p><strong>Platform Communications Channel Table</strong></p>
<p>Recommend for use on arm64; use of PCC is recommended when using CPPC
to control performance and power for platform processors.</p>
</td>
</tr>
<tr class="row-odd"><td><p>PDTT</p></td>
<td><p>Section 5.2.29 (signature == “PDTT”)</p>
<p><strong>Platform Debug Trigger Table</strong></p>
<p>This table describes PCC channels used to gather debug logs of
non-architectural features.</p>
</td>
</tr>
<tr class="row-even"><td><p>PMTT</p></td>
<td><p>Section 5.2.21.12 (signature == “PMTT”)</p>
<p><strong>Platform Memory Topology Table</strong></p>
<p>Optional, not currently supported.</p>
</td>
</tr>
<tr class="row-odd"><td><p>PPTT</p></td>
<td><p>Section 5.2.30 (signature == “PPTT”)</p>
<p><strong>Processor Properties Topology Table</strong></p>
<p>This table provides the processor and cache topology.</p>
</td>
</tr>
<tr class="row-even"><td><p>PSDT</p></td>
<td><p>Section 5.2.11.3 (signature == “PSDT”)</p>
<p><strong>Persistent System Description Table</strong></p>
<p>Obsolete table, will not be supported.</p>
</td>
</tr>
<tr class="row-odd"><td><p>RAS2</p></td>
<td><p>Section 5.2.21 (signature == “RAS2”)</p>
<p><strong>RAS Features 2 table</strong></p>
<p>This table provides interfaces for the RAS capabilities implemented in
the platform.</p>
</td>
</tr>
<tr class="row-even"><td><p>RASF</p></td>
<td><p>Section 5.2.20 (signature == “RASF”)</p>
<p><strong>RAS Feature table</strong></p>
<p>Optional, not currently supported.</p>
</td>
</tr>
<tr class="row-odd"><td><p>RSDP</p></td>
<td><p>Section 5.2.5 (signature == “RSD PTR”)</p>
<p><strong>Root System Description PoinTeR</strong></p>
<p>Required for arm64.</p>
</td>
</tr>
<tr class="row-even"><td><p>RSDT</p></td>
<td><p>Section 5.2.7 (signature == “RSDT”)</p>
<p><strong>Root System Description Table</strong></p>
<p>Since this table can only provide 32-bit addresses, it is deprecated
on arm64, and will not be used.  If provided, it will be ignored.</p>
</td>
</tr>
<tr class="row-odd"><td><p>SBST</p></td>
<td><p>Section 5.2.14 (signature == “SBST”)</p>
<p><strong>Smart Battery Subsystem Table</strong></p>
<p>Optional, not currently supported.</p>
</td>
</tr>
<tr class="row-even"><td><p>SDEI</p></td>
<td><p>Signature Reserved (signature == “SDEI”)</p>
<p><strong>Software Delegated Exception Interface table</strong></p>
<p>This table advertises the presence of the SDEI interface.</p>
</td>
</tr>
<tr class="row-odd"><td><p>SLIC</p></td>
<td><p>Signature Reserved (signature == “SLIC”)</p>
<p><strong>Software LIcensing table</strong></p>
<p>Microsoft only table, will not be supported.</p>
</td>
</tr>
<tr class="row-even"><td><p>SLIT</p></td>
<td><p>Section 5.2.17 (signature == “SLIT”)</p>
<p><strong>System Locality distance Information Table</strong></p>
<p>Optional in general, but required for NUMA systems.</p>
</td>
</tr>
<tr class="row-odd"><td><p>SPCR</p></td>
<td><p>Signature Reserved (signature == “SPCR”)</p>
<p><strong>Serial Port Console Redirection table</strong></p>
<p>Required for arm64.</p>
</td>
</tr>
<tr class="row-even"><td><p>SPMI</p></td>
<td><p>Signature Reserved (signature == “SPMI”)</p>
<p><strong>Server Platform Management Interface table</strong></p>
<p>Optional, not currently supported.</p>
</td>
</tr>
<tr class="row-odd"><td><p>SRAT</p></td>
<td><p>Section 5.2.16 (signature == “SRAT”)</p>
<p><strong>System Resource Affinity Table</strong></p>
<p>Optional, but if used, only the GICC Affinity structures are read.
To support arm64 NUMA, this table is required.</p>
</td>
</tr>
<tr class="row-even"><td><p>SSDT</p></td>
<td><p>Section 5.2.11.2 (signature == “SSDT”)</p>
<p><strong>Secondary System Description Table</strong></p>
<p>These tables are a continuation of the DSDT; these are recommended
for use with devices that can be added to a running system, but can
also serve the purpose of dividing up device descriptions into more
manageable pieces.</p>
<p>An SSDT can only ADD to the ACPI namespace.  It cannot modify or
replace existing device descriptions already in the namespace.</p>
<p>These tables are optional, however.  ACPI tables should contain only
one DSDT but can contain many SSDTs.</p>
</td>
</tr>
<tr class="row-odd"><td><p>STAO</p></td>
<td><p>Signature Reserved (signature == “STAO”)</p>
<p><strong>_STA Override table</strong></p>
<p>Optional, but only necessary in virtualized environments in order to
hide devices from guest OSs.</p>
</td>
</tr>
<tr class="row-even"><td><p>TCPA</p></td>
<td><p>Signature Reserved (signature == “TCPA”)</p>
<p><strong>Trusted Computing Platform Alliance table</strong></p>
<p>Optional, not currently supported, and may need changes to fully
interoperate with arm64.</p>
</td>
</tr>
<tr class="row-odd"><td><p>TPM2</p></td>
<td><p>Signature Reserved (signature == “TPM2”)</p>
<p><strong>Trusted Platform Module 2 table</strong></p>
<p>Optional, not currently supported, and may need changes to fully
interoperate with arm64.</p>
</td>
</tr>
<tr class="row-even"><td><p>UEFI</p></td>
<td><p>Signature Reserved (signature == “UEFI”)</p>
<p><strong>UEFI ACPI data table</strong></p>
<p>Optional, not currently supported.  No known use case for arm64,
at present.</p>
</td>
</tr>
<tr class="row-odd"><td><p>WAET</p></td>
<td><p>Signature Reserved (signature == “WAET”)</p>
<p><strong>Windows ACPI Emulated devices Table</strong></p>
<p>Microsoft only table, will not be supported.</p>
</td>
</tr>
<tr class="row-even"><td><p>WDAT</p></td>
<td><p>Signature Reserved (signature == “WDAT”)</p>
<p><strong>Watch Dog Action Table</strong></p>
<p>Microsoft only table, will not be supported.</p>
</td>
</tr>
<tr class="row-odd"><td><p>WDRT</p></td>
<td><p>Signature Reserved (signature == “WDRT”)</p>
<p><strong>Watch Dog Resource Table</strong></p>
<p>Microsoft only table, will not be supported.</p>
</td>
</tr>
<tr class="row-even"><td><p>WPBT</p></td>
<td><p>Signature Reserved (signature == “WPBT”)</p>
<p><strong>Windows Platform Binary Table</strong></p>
<p>Microsoft only table, will not be supported.</p>
</td>
</tr>
<tr class="row-odd"><td><p>XENV</p></td>
<td><p>Signature Reserved (signature == “XENV”)</p>
<p><strong>Xen project table</strong></p>
<p>Optional, used only by Xen at present.</p>
</td>
</tr>
<tr class="row-even"><td><p>XSDT</p></td>
<td><p>Section 5.2.8 (signature == “XSDT”)</p>
<p><strong>eXtended System Description Table</strong></p>
<p>Required for arm64.</p>
</td>
</tr>
</tbody>
</table>
<section id="acpi-objects">
<h2>ACPI Objects<a class="headerlink" href="#acpi-objects" title="Link to this heading">¶</a></h2>
<p>The expectations on individual ACPI objects that are likely to be used are
shown in the list that follows; any object not explicitly mentioned below
should be used as needed for a particular platform or particular subsystem,
such as power management or PCI.</p>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Name</p></th>
<th class="head"><p>Section</p></th>
<th class="head"><p>Usage for ARMv8 Linux</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>_CCA</p></td>
<td><p>6.2.17</p></td>
<td><p>This method must be defined for all bus masters
on arm64 - there are no assumptions made about
whether such devices are cache coherent or not.
The _CCA value is inherited by all descendants of
these devices so it does not need to be repeated.
Without _CCA on arm64, the kernel does not know what
to do about setting up DMA for the device.</p>
<p>NB: this method provides default cache coherency
attributes; the presence of an SMMU can be used to
modify that, however.  For example, a master could
default to non-coherent, but be made coherent with
the appropriate SMMU configuration (see Table 17 of
the IORT specification, ARM Document DEN 0049B).</p>
</td>
</tr>
<tr class="row-odd"><td><p>_CID</p></td>
<td><p>6.1.2</p></td>
<td><p>Use as needed, see also _HID.</p></td>
</tr>
<tr class="row-even"><td><p>_CLS</p></td>
<td><p>6.1.3</p></td>
<td><p>Use as needed, see also _HID.</p></td>
</tr>
<tr class="row-odd"><td><p>_CPC</p></td>
<td><p>8.4.7.1</p></td>
<td><p>Use as needed, power management specific.  CPPC is
recommended on arm64.</p></td>
</tr>
<tr class="row-even"><td><p>_CRS</p></td>
<td><p>6.2.2</p></td>
<td><p>Required on arm64.</p></td>
</tr>
<tr class="row-odd"><td><p>_CSD</p></td>
<td><p>8.4.2.2</p></td>
<td><p>Use as needed, used only in conjunction with _CST.</p></td>
</tr>
<tr class="row-even"><td><p>_CST</p></td>
<td><p>8.4.2.1</p></td>
<td><p>Low power idle states (8.4.4) are recommended instead
of C-states.</p></td>
</tr>
<tr class="row-odd"><td><p>_DDN</p></td>
<td><p>6.1.4</p></td>
<td><p>This field can be used for a device name.  However,
it is meant for DOS device names (e.g., COM1), so be
careful of its use across OSes.</p></td>
</tr>
<tr class="row-even"><td><p>_DSD</p></td>
<td><p>6.2.5</p></td>
<td><p>To be used with caution.  If this object is used, try
to use it within the constraints already defined by the
Device Properties UUID.  Only in rare circumstances
should it be necessary to create a new _DSD UUID.</p>
<p>In either case, submit the _DSD definition along with
any driver patches for discussion, especially when
device properties are used.  A driver will not be
considered complete without a corresponding _DSD
description.  Once approved by kernel maintainers,
the UUID or device properties must then be registered
with the UEFI Forum; this may cause some iteration as
more than one OS will be registering entries.</p>
</td>
</tr>
<tr class="row-odd"><td><p>_DSM</p></td>
<td><p>9.1.1</p></td>
<td><p>Do not use this method.  It is not standardized, the
return values are not well documented, and it is
currently a frequent source of error.</p></td>
</tr>
<tr class="row-even"><td><p>_GL</p></td>
<td><p>5.7.1</p></td>
<td><p>This object is not to be used in hardware reduced
mode, and therefore should not be used on arm64.</p></td>
</tr>
<tr class="row-odd"><td><p>_GLK</p></td>
<td><p>6.5.7</p></td>
<td><p>This object requires a global lock be defined; there
is no global lock on arm64 since it runs in hardware
reduced mode.  Hence, do not use this object on arm64.</p></td>
</tr>
<tr class="row-even"><td><p>_GPE</p></td>
<td><p>5.3.1</p></td>
<td><p>This namespace is for x86 use only.  Do not use it
on arm64.</p></td>
</tr>
<tr class="row-odd"><td><p>_HID</p></td>
<td><p>6.1.5</p></td>
<td><p>This is the primary object to use in device probing,
though _CID and _CLS may also be used.</p></td>
</tr>
<tr class="row-even"><td><p>_INI</p></td>
<td><p>6.5.1</p></td>
<td><p>Not required, but can be useful in setting up devices
when UEFI leaves them in a state that may not be what
the driver expects before it starts probing.</p></td>
</tr>
<tr class="row-odd"><td><p>_LPI</p></td>
<td><p>8.4.4.3</p></td>
<td><p>Recommended for use with processor definitions (_HID
ACPI0010) on arm64.  See also _RDI.</p></td>
</tr>
<tr class="row-even"><td><p>_MLS</p></td>
<td><p>6.1.7</p></td>
<td><p>Highly recommended for use in internationalization.</p></td>
</tr>
<tr class="row-odd"><td><p>_OFF</p></td>
<td><p>7.2.2</p></td>
<td><p>It is recommended to define this method for any device
that can be turned on or off.</p></td>
</tr>
<tr class="row-even"><td><p>_ON</p></td>
<td><p>7.2.3</p></td>
<td><p>It is recommended to define this method for any device
that can be turned on or off.</p></td>
</tr>
<tr class="row-odd"><td><p>_OS</p></td>
<td><p>5.7.3</p></td>
<td><p>This method will return “Linux” by default (this is
the value of the macro ACPI_OS_NAME on Linux).  The
command line parameter acpi_os=&lt;string&gt; can be used
to set it to some other value.</p></td>
</tr>
<tr class="row-even"><td><p>_OSC</p></td>
<td><p>6.2.11</p></td>
<td><p>This method can be a global method in ACPI (i.e.,
_SB._OSC), or it may be associated with a specific
device (e.g., _SB.DEV0._OSC), or both.  When used
as a global method, only capabilities published in
the ACPI specification are allowed.  When used as
a device-specific method, the process described for
using _DSD MUST be used to create an _OSC definition;
out-of-process use of _OSC is not allowed.  That is,
submit the device-specific _OSC usage description as
part of the kernel driver submission, get it approved
by the kernel community, then register it with the
UEFI Forum.</p></td>
</tr>
<tr class="row-odd"><td><p>_OSI</p></td>
<td><p>5.7.2</p></td>
<td><p>Deprecated on ARM64.  As far as ACPI firmware is
concerned, _OSI is not to be used to determine what
sort of system is being used or what functionality
is provided.  The _OSC method is to be used instead.</p></td>
</tr>
<tr class="row-even"><td><p>_PDC</p></td>
<td><p>8.4.1</p></td>
<td><p>Deprecated, do not use on arm64.</p></td>
</tr>
<tr class="row-odd"><td><p>_PIC</p></td>
<td><p>5.8.1</p></td>
<td><p>The method should not be used.  On arm64, the only
interrupt model available is GIC.</p></td>
</tr>
<tr class="row-even"><td><p>_PR</p></td>
<td><p>5.3.1</p></td>
<td><p>This namespace is for x86 use only on legacy systems.
Do not use it on arm64.</p></td>
</tr>
<tr class="row-odd"><td><p>_PRT</p></td>
<td><p>6.2.13</p></td>
<td><p>Required as part of the definition of all PCI root
devices.</p></td>
</tr>
<tr class="row-even"><td><p>_PRx</p></td>
<td><p>7.3.8-11</p></td>
<td><p>Use as needed; power management specific.  If _PR0 is
defined, _PR3 must also be defined.</p></td>
</tr>
<tr class="row-odd"><td><p>_PSx</p></td>
<td><p>7.3.2-5</p></td>
<td><p>Use as needed; power management specific.  If _PS0 is
defined, _PS3 must also be defined.  If clocks or
regulators need adjusting to be consistent with power
usage, change them in these methods.</p></td>
</tr>
<tr class="row-even"><td><p>_RDI</p></td>
<td><p>8.4.4.4</p></td>
<td><p>Recommended for use with processor definitions (_HID
ACPI0010) on arm64.  This should only be used in
conjunction with _LPI.</p></td>
</tr>
<tr class="row-odd"><td><p>_REV</p></td>
<td><p>5.7.4</p></td>
<td><p>Always returns the latest version of ACPI supported.</p></td>
</tr>
<tr class="row-even"><td><p>_SB</p></td>
<td><p>5.3.1</p></td>
<td><p>Required on arm64; all devices must be defined in this
namespace.</p></td>
</tr>
<tr class="row-odd"><td><p>_SLI</p></td>
<td><p>6.2.15</p></td>
<td><p>Use is recommended when SLIT table is in use.</p></td>
</tr>
<tr class="row-even"><td><p>_STA</p></td>
<td><p>6.3.7,
7.2.4</p></td>
<td><p>It is recommended to define this method for any device
that can be turned on or off.  See also the STAO table
that provides overrides to hide devices in virtualized
environments.</p></td>
</tr>
<tr class="row-odd"><td><p>_SRS</p></td>
<td><p>6.2.16</p></td>
<td><p>Use as needed; see also _PRS.</p></td>
</tr>
<tr class="row-even"><td><p>_STR</p></td>
<td><p>6.1.10</p></td>
<td><p>Recommended for conveying device names to end users;
this is preferred over using _DDN.</p></td>
</tr>
<tr class="row-odd"><td><p>_SUB</p></td>
<td><p>6.1.9</p></td>
<td><p>Use as needed; _HID or _CID are preferred.</p></td>
</tr>
<tr class="row-even"><td><p>_SUN</p></td>
<td><p>6.1.11</p></td>
<td><p>Use as needed, but recommended.</p></td>
</tr>
<tr class="row-odd"><td><p>_SWS</p></td>
<td><p>7.4.3</p></td>
<td><p>Use as needed; power management specific; this may
require specification changes for use on arm64.</p></td>
</tr>
<tr class="row-even"><td><p>_UID</p></td>
<td><p>6.1.12</p></td>
<td><p>Recommended for distinguishing devices of the same
class; define it if at all possible.</p></td>
</tr>
</tbody>
</table>
</section>
<section id="acpi-event-model">
<h2>ACPI Event Model<a class="headerlink" href="#acpi-event-model" title="Link to this heading">¶</a></h2>
<p>Do not use GPE block devices; these are not supported in the hardware reduced
profile used by arm64.  Since there are no GPE blocks defined for use on ARM
platforms, ACPI events must be signaled differently.</p>
<p>There are two options: GPIO-signaled interrupts (Section 5.6.5), and
interrupt-signaled events (Section 5.6.9).  Interrupt-signaled events are a
new feature in the ACPI 6.1 specification.  Either - or both - can be used
on a given platform, and which to use may be dependent of limitations in any
given SoC.  If possible, interrupt-signaled events are recommended.</p>
</section>
<section id="acpi-processor-control">
<h2>ACPI Processor Control<a class="headerlink" href="#acpi-processor-control" title="Link to this heading">¶</a></h2>
<p>Section 8 of the ACPI specification changed significantly in version 6.0.
Processors should now be defined as Device objects with _HID ACPI0007; do
not use the deprecated Processor statement in ASL.  All multiprocessor systems
should also define a hierarchy of processors, done with Processor Container
Devices (see Section 8.4.3.1, _HID ACPI0010); do not use processor aggregator
devices (Section 8.5) to describe processor topology.  Section 8.4 of the
specification describes the semantics of these object definitions and how
they interrelate.</p>
<p>Most importantly, the processor hierarchy defined also defines the low power
idle states that are available to the platform, along with the rules for
determining which processors can be turned on or off and the circumstances
that control that.  Without this information, the processors will run in
whatever power state they were left in by UEFI.</p>
<p>Note too, that the processor Device objects defined and the entries in the
MADT for GICs are expected to be in synchronization.  The _UID of the Device
object must correspond to processor IDs used in the MADT.</p>
<p>It is recommended that CPPC (8.4.5) be used as the primary model for processor
performance control on arm64.  C-states and P-states may become available at
some point in the future, but most current design work appears to favor CPPC.</p>
<p>Further, it is essential that the ARMv8 SoC provide a fully functional
implementation of PSCI; this will be the only mechanism supported by ACPI
to control CPU power state.  Booting of secondary CPUs using the ACPI
parking protocol is possible, but discouraged, since only PSCI is supported
for ARM servers.</p>
</section>
<section id="acpi-system-address-map-interfaces">
<h2>ACPI System Address Map Interfaces<a class="headerlink" href="#acpi-system-address-map-interfaces" title="Link to this heading">¶</a></h2>
<p>In Section 15 of the ACPI specification, several methods are mentioned as
possible mechanisms for conveying memory resource information to the kernel.
For arm64, we will only support UEFI for booting with ACPI, hence the UEFI
GetMemoryMap() boot service is the only mechanism that will be used.</p>
</section>
<section id="acpi-platform-error-interfaces-apei">
<h2>ACPI Platform Error Interfaces (APEI)<a class="headerlink" href="#acpi-platform-error-interfaces-apei" title="Link to this heading">¶</a></h2>
<p>The APEI tables supported are described above.</p>
<p>APEI requires the equivalent of an SCI and an NMI on ARMv8.  The SCI is used
to notify the OSPM of errors that have occurred but can be corrected and the
system can continue correct operation, even if possibly degraded.  The NMI is
used to indicate fatal errors that cannot be corrected, and require immediate
attention.</p>
<p>Since there is no direct equivalent of the x86 SCI or NMI, arm64 handles
these slightly differently.  The SCI is handled as a high priority interrupt;
given that these are corrected (or correctable) errors being reported, this
is sufficient.  The NMI is emulated as the highest priority interrupt
possible.  This implies some caution must be used since there could be
interrupts at higher privilege levels or even interrupts at the same priority
as the emulated NMI.  In Linux, this should not be the case but one should
be aware it could happen.</p>
</section>
<section id="acpi-objects-not-supported-on-arm64">
<h2>ACPI Objects Not Supported on ARM64<a class="headerlink" href="#acpi-objects-not-supported-on-arm64" title="Link to this heading">¶</a></h2>
<p>While this may change in the future, there are several classes of objects
that can be defined, but are not currently of general interest to ARM servers.
Some of these objects have x86 equivalents, and may actually make sense in ARM
servers.  However, there is either no hardware available at present, or there
may not even be a non-ARM implementation yet.  Hence, they are not currently
supported.</p>
<p>The following classes of objects are not supported:</p>
<blockquote>
<div><ul class="simple">
<li><p>Section 9.2: ambient light sensor devices</p></li>
<li><p>Section 9.3: battery devices</p></li>
<li><p>Section 9.4: lids (e.g., laptop lids)</p></li>
<li><p>Section 9.8.2: IDE controllers</p></li>
<li><p>Section 9.9: floppy controllers</p></li>
<li><p>Section 9.10: GPE block devices</p></li>
<li><p>Section 9.15: PC/AT RTC/CMOS devices</p></li>
<li><p>Section 9.16: user presence detection devices</p></li>
<li><p>Section 9.17: I/O APIC devices; all GICs must be enumerable via MADT</p></li>
<li><p>Section 9.18: time and alarm devices (see 9.15)</p></li>
<li><p>Section 10: power source and power meter devices</p></li>
<li><p>Section 11: thermal management</p></li>
<li><p>Section 12: embedded controllers interface</p></li>
<li><p>Section 13: SMBus interfaces</p></li>
</ul>
</div></blockquote>
<p>This also means that there is no support for the following objects:</p>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Name</p></th>
<th class="head"><p>Section</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Section</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>_ALC</p></td>
<td><p>9.3.4</p></td>
<td><p>_FDM</p></td>
<td><p>9.10.3</p></td>
</tr>
<tr class="row-odd"><td><p>_ALI</p></td>
<td><p>9.3.2</p></td>
<td><p>_FIX</p></td>
<td><p>6.2.7</p></td>
</tr>
<tr class="row-even"><td><p>_ALP</p></td>
<td><p>9.3.6</p></td>
<td><p>_GAI</p></td>
<td><p>10.4.5</p></td>
</tr>
<tr class="row-odd"><td><p>_ALR</p></td>
<td><p>9.3.5</p></td>
<td><p>_GHL</p></td>
<td><p>10.4.7</p></td>
</tr>
<tr class="row-even"><td><p>_ALT</p></td>
<td><p>9.3.3</p></td>
<td><p>_GTM</p></td>
<td><p>9.9.2.1.1</p></td>
</tr>
<tr class="row-odd"><td><p>_BCT</p></td>
<td><p>10.2.2.10</p></td>
<td><p>_LID</p></td>
<td><p>9.5.1</p></td>
</tr>
<tr class="row-even"><td><p>_BDN</p></td>
<td><p>6.5.3</p></td>
<td><p>_PAI</p></td>
<td><p>10.4.4</p></td>
</tr>
<tr class="row-odd"><td><p>_BIF</p></td>
<td><p>10.2.2.1</p></td>
<td><p>_PCL</p></td>
<td><p>10.3.2</p></td>
</tr>
<tr class="row-even"><td><p>_BIX</p></td>
<td><p>10.2.2.1</p></td>
<td><p>_PIF</p></td>
<td><p>10.3.3</p></td>
</tr>
<tr class="row-odd"><td><p>_BLT</p></td>
<td><p>9.2.3</p></td>
<td><p>_PMC</p></td>
<td><p>10.4.1</p></td>
</tr>
<tr class="row-even"><td><p>_BMA</p></td>
<td><p>10.2.2.4</p></td>
<td><p>_PMD</p></td>
<td><p>10.4.8</p></td>
</tr>
<tr class="row-odd"><td><p>_BMC</p></td>
<td><p>10.2.2.12</p></td>
<td><p>_PMM</p></td>
<td><p>10.4.3</p></td>
</tr>
<tr class="row-even"><td><p>_BMD</p></td>
<td><p>10.2.2.11</p></td>
<td><p>_PRL</p></td>
<td><p>10.3.4</p></td>
</tr>
<tr class="row-odd"><td><p>_BMS</p></td>
<td><p>10.2.2.5</p></td>
<td><p>_PSR</p></td>
<td><p>10.3.1</p></td>
</tr>
<tr class="row-even"><td><p>_BST</p></td>
<td><p>10.2.2.6</p></td>
<td><p>_PTP</p></td>
<td><p>10.4.2</p></td>
</tr>
<tr class="row-odd"><td><p>_BTH</p></td>
<td><p>10.2.2.7</p></td>
<td><p>_SBS</p></td>
<td><p>10.1.3</p></td>
</tr>
<tr class="row-even"><td><p>_BTM</p></td>
<td><p>10.2.2.9</p></td>
<td><p>_SHL</p></td>
<td><p>10.4.6</p></td>
</tr>
<tr class="row-odd"><td><p>_BTP</p></td>
<td><p>10.2.2.8</p></td>
<td><p>_STM</p></td>
<td><p>9.9.2.1.1</p></td>
</tr>
<tr class="row-even"><td><p>_DCK</p></td>
<td><p>6.5.2</p></td>
<td><p>_UPD</p></td>
<td><p>9.16.1</p></td>
</tr>
<tr class="row-odd"><td><p>_EC</p></td>
<td><p>12.12</p></td>
<td><p>_UPP</p></td>
<td><p>9.16.2</p></td>
</tr>
<tr class="row-even"><td><p>_FDE</p></td>
<td><p>9.10.1</p></td>
<td><p>_WPC</p></td>
<td><p>10.5.2</p></td>
</tr>
<tr class="row-odd"><td><p>_FDI</p></td>
<td><p>9.10.2</p></td>
<td><p>_WPP</p></td>
<td><p>10.5.3</p></td>
</tr>
</tbody>
</table>
</section>
</section>


          </div>
          
        </div>
      </div>
    <div class="clearer"></div>
  </div>
    <div class="footer">
      &copy;The kernel development community.
      
      |
      Powered by <a href="http://sphinx-doc.org/">Sphinx 7.2.6</a>
      &amp; <a href="https://github.com/bitprophet/alabaster">Alabaster 0.7.12</a>
      
      |
      <a href="../../_sources/arch/arm64/acpi_object_usage.rst.txt"
          rel="nofollow">Page source</a>
    </div>

    

    
  </body>
</html>