;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB 0, 60
	SUB 500, 50
	SUB @121, 103
	SUB @1, 21
	DJN -1, @-20
	SUB @121, 103
	CMP @0, 2
	SPL 0, -202
	SLT @201, 0
	SUB @201, 0
	CMP 1, 21
	CMP @126, 103
	SUB -233, <-120
	SLT @201, 0
	SUB 1, 21
	SLT @201, 0
	SUB @127, 106
	ADD 0, 60
	SUB @121, 103
	SLT @201, 0
	SLT 10, 1
	SUB 1, 21
	SUB 1, 21
	CMP 1, 21
	DJN -1, @-20
	SUB @121, 103
	SUB -207, <-120
	CMP <0, 2
	MOV -7, <-20
	MOV -7, <-20
	ADD 30, 9
	SUB 1, 21
	SUB 1, 21
	SPL 0, <402
	DJN -1, @-20
	SUB 1, 21
	JMP @12, #201
	ADD 270, 60
	SPL 0, <402
	MOV -7, <-20
	MOV -7, <-20
	SPL 0, <402
	SLT 10, 0
	DJN -1, @-20
	JMP @72, #200
