# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../ELE432.srcs/sources_1/imports/new/Divided_Clock.v" \
"../../../../ELE432.srcs/sources_1/imports/new/ELE_432_Top_Module.v" \
"../../../../ELE432.srcs/sources_1/imports/new/FFT_Module.v" \
"../../../../ELE432.srcs/sources_1/new/Microphone.v" \
"../../../../ELE432.srcs/sources_1/imports/new/VGA_Controller.v" \
"../../../../ELE432.srcs/sources_1/imports/new/horizantal_counter.v" \
"../../../../ELE432.srcs/sources_1/new/twiddle.v" \
"../../../../ELE432.srcs/sources_1/imports/new/vertical_counter.v" \
"../../../../ELE432.srcs/sim_1/new/ELE_432_Top_Module_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
