#-----------------------------------------------------------
# Vivado v2013.4 (64-bit)
# SW Build 353583 on Mon Dec  9 17:26:26 MST 2013
# IP Build 208076 on Mon Dec  2 12:38:17 MST 2013
# Start of session at: Thu May 18 11:32:21 2023
# Process ID: 5422
# Log file: /home/nourhan/Documents/AccDNN/build/ips_prj/vivado.log
# Journal file: /home/nourhan/Documents/AccDNN/build/ips_prj/vivado.jou
#-----------------------------------------------------------
Attempting to get a license: Implementation
WARNING: [Common 17-301] Failed to get a license: Implementation
WARNING: [Vivado 15-19] WARNING: No 'Implementation' license found. This message may be safely ignored if a Vivado WebPACK or device-locked license, common for board kits, will be used during implementation.

Attempting to get a license: Synthesis
WARNING: [Common 17-301] Failed to get a license: Synthesis
Loading parts and site information from /home/nourhan/Vivado/2013.4/data/parts/arch.xml
Parsing RTL primitives file [/home/nourhan/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/home/nourhan/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
open_project /home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/nourhan/Vivado/2013.4/data/ip'.
open_project: Time (s): cpu = 00:00:26 ; elapsed = 00:00:12 . Memory (MB): peak = 4932.840 ; gain = 53.285
create_ip -name vio -vendor xilinx.com -library ip -module_name vio_0
generate_target {instantiation_template} [get_files /home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.srcs/sources_1/ip/vio_0/vio_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'vio_0'...
update_compile_order -fileset sources_1
generate_target all [get_files  /home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.srcs/sources_1/ip/vio_0/vio_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Instantiation Template' target for IP 'vio_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'vio_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'vio_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'vio_0'...
reset_run synth_1
launch_runs impl_1
[Thu May 18 11:41:34 2023] Launched synth_1...
Run output will be captured here: /home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.runs/synth_1/runme.log
[Thu May 18 11:41:34 2023] Launched impl_1...
Run output will be captured here: /home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 4964.797 ; gain = 4.000
set_property -dict [list CONFIG.C_NUM_PROBE_IN {64} CONFIG.C_NUM_PROBE_OUT {64}] [get_ips vio_0]
generate_target all [get_files  /home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.srcs/sources_1/ip/vio_0/vio_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'vio_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'vio_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'vio_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'vio_0'...
generate_target: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 4997.504 ; gain = 0.000
reset_run synth_1
launch_runs synth_1
[Thu May 18 11:51:03 2023] Launched synth_1...
Run output will be captured here: /home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.runs/synth_1/runme.log
open_example_project -force -dir /home/nourhan/Documents/AccDNN/build/ips_prj [get_ips  vio_0]
INFO: [IP_Flow 19-1686] Generating 'Examples' target for IP 'vio_0'...
open_example_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:29 . Memory (MB): peak = 5021.777 ; gain = 0.000
import_files -norecurse /home/nourhan/Documents/AccDNN/sim/lib/ddr3_dma/ddr3_dma_engineer.v
update_compile_order -fileset sources_1
remove_files /home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.srcs/sources_1/imports/ddr3_dma/ddr3_dma_engineer.v
set_property -dict [list CONFIG.C_NUM_PROBE_IN {1} CONFIG.C_NUM_PROBE_OUT {1} CONFIG.C_PROBE_IN0_WIDTH {4} CONFIG.C_PROBE_OUT0_WIDTH {2}] [get_ips vio_0]
generate_target all [get_files  /home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.srcs/sources_1/ip/vio_0/vio_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'vio_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'vio_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'vio_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'vio_0'...
reset_run synth_1
launch_runs synth_1 -jobs 4
[Thu May 18 12:09:16 2023] Launched synth_1...
Run output will be captured here: /home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Thu May 18 12:11:00 2023] Launched impl_1...
Run output will be captured here: /home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.runs/impl_1/runme.log
reset_run impl_1 -prev_step  -noclean_dir
remove_files /home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.srcs/sources_1/ip/vio_0/vio_0.xci
create_ip -name vio -vendor xilinx.com -library ip -module_name vio_0
set_property -dict [list CONFIG.C_PROBE_IN0_WIDTH {4} CONFIG.C_PROBE_OUT0_WIDTH {2}] [get_ips vio_0]
generate_target {instantiation_template} [get_files /home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.srcs/sources_1/ip/vio_0_0/vio_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'vio_0'...
update_compile_order -fileset sources_1
generate_target all [get_files  /home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.srcs/sources_1/ip/vio_0_0/vio_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Instantiation Template' target for IP 'vio_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'vio_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'vio_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'vio_0'...
set_property needs_refresh false [get_runs synth_1]
set_property needs_refresh false [get_runs impl_1]
reset_run synth_1
launch_runs synth_1 -jobs 8
[Thu May 18 12:18:20 2023] Launched synth_1...
Run output will be captured here: /home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.runs/synth_1/runme.log
remove_files /home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.srcs/sources_1/ip/vio_0_0/vio_0.xci
remove_files -fileset mul16_signed /home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.srcs/sources_1/ip/mul16_signed/mul16_signed.xci
delete_fileset mul16_signed
reset_run synth_1
launch_runs synth_1 -jobs 8
[Thu May 18 12:21:31 2023] Launched synth_1...
Run output will be captured here: /home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.runs/synth_1/runme.log
create_run synth_2 -flow {Vivado Synthesis 2013} -strategy {Vivado Synthesis Defaults}
Run is defaulting to srcset: sources_1
Run is defaulting to constrset: constrs_1
Run is defaulting to part: xc7z020clg400-1
current_run [get_runs synth_2]
set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value {-mode out_of_context} -objects [get_runs synth_2]
launch_runs synth_2 -jobs 8
[Thu May 18 12:29:48 2023] Launched synth_2...
Run output will be captured here: /home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.runs/synth_2/runme.log
launch_runs impl_2 -jobs 8
[Thu May 18 12:31:22 2023] Launched impl_2...
Run output will be captured here: /home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.runs/impl_2/runme.log
compile_simlib -simulator modelsim -simulator_exec_path {/home/nourhan/intelFPGA/20.1/modelsim_ase} -family all -language all -library all -dir {/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim}
compile_simlib tcltask - begin ...
Reading the configuration file - '/home/nourhan/Vivado/2013.4/data/parts/xilinx/compxlib/compxlib_defaults.acd' ...

Library Source Paths => '/home/nourhan/Vivado/2013.4/data /home/nourhan/Vivado/2013.4/ids_lite/ISE'
Current Working Directory => '/home/nourhan/Documents/AccDNN/build/ips_prj'
Compilation Mode = FAST
Compilation Format = 64-bit
Execute Mode = ON
Execute Platform = lin64
Scheduling library installation & compilation for architectures: all

Scheduling library installation & compilation for libraries: all

Signature:-
------------------------------------------------------------------------------
compile_simlib -simulator modelsim -simulator_exec_path /home/nourhan/intelFPGA/20.1/modelsim_ase -family all -language all -library all -dir /home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim
------------------------------------------------------------------------------
Setting compile_simlib main output directory to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim'.
Setting smulator 'modelsim' output directory to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim'.

Setting up the simulator 'modelsim' for compilation ...
The executable path is set to '/home/nourhan/intelFPGA/20.1/modelsim_ase/bin' ...
Encrypted File /home/nourhan/Vivado/2013.4/data/vhdl/src/unisims/unisim_retarget_VCOMP.vhdp.
Generating the file - '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/.compedklib_ise_info' for EDK ...
Retrieving the .pao files for EDK library ...
Building the library hierarchies from the .pao files for EDK library ...
Assigning the netlist files to the hierarchies for EDK library ...



Compiling Xilinx HDL Libraries for 'modelsim' simulator
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
Language => 'vhdl,verilog'
The modelsim.ini file not found, create it.
Output directory => '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim'

Library verilog.secureip will be compiled, because no precompiled info.
--> Compiling verilog.secureip library ...
    > verilog.secureip library compiled from /home/nourhan/Vivado/2013.4/data/secureip
    > verilog.secureip library compiled to /home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/secureip
    > Log file '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/secureip/.cxl.verilog.secureip.secureip.lin64.log' generated
Library verilog.secureip:verilog.axi_bfm will be compiled, because no precompiled info.
--> Compiling verilog.secureip:verilog.axi_bfm library ...
    > verilog.secureip:verilog.axi_bfm library compiled from /home/nourhan/Vivado/2013.4/data/secureip/axi_bfm
    > verilog.secureip:verilog.axi_bfm library compiled to /home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/secureip
    > Log file '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/secureip/.cxl.verilog.axi_bfm.secureip.lin64.log' generated
compile_simlib[verilog.secureip:verilog.axi_bfm]: 1 error(s), 0 warning(s)

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim:verilog:axi_bfm)' and 'END_COMPILATION_MESSAGES(modelsim:verilog:axi_bfm)' in the log file compile_simlib.log for details of compilation error(s).

compile_simlib[verilog.secureip]: 2 error(s), 0 warning(s), 14.29 % complete


Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim:verilog:secureip)' and 'END_COMPILATION_MESSAGES(modelsim:verilog:secureip)' in the log file compile_simlib.log for details of compilation error(s).

Library vhdl.unisim will be compiled, because no precompiled info.
--> Compiling vhdl.unisim library ...
    > vhdl.unisim library compiled from /home/nourhan/Vivado/2013.4/data/vhdl/src/unisims
    > vhdl.unisim library compiled to /home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/unisim
    > Log file '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/unisim/.cxl.vhdl.unisim.unisim.lin64.log' generated
Library vhdl.unisim:vhdl.unimacro will be compiled, because no precompiled info.
--> Compiling vhdl.unisim:vhdl.unimacro library ...
    > vhdl.unisim:vhdl.unimacro library compiled from /home/nourhan/Vivado/2013.4/data/vhdl/src/unimacro
    > vhdl.unisim:vhdl.unimacro library compiled to /home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/unimacro
    > Log file '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/unimacro/.cxl.vhdl.unimacro.unimacro.lin64.log' generated
compile_simlib[vhdl.unisim:vhdl.unimacro]: 1 error(s), 0 warning(s)

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:unimacro)' and 'END_COMPILATION_MESSAGES(modelsim:vhdl:unimacro)' in the log file compile_simlib.log for details of compilation error(s).

Library vhdl.unisim:vhdl.unifast will be compiled, because no precompiled info.
--> Compiling vhdl.unisim:vhdl.unifast library ...
    > vhdl.unisim:vhdl.unifast library compiled from /home/nourhan/Vivado/2013.4/data/vhdl/src/unifast
    > vhdl.unisim:vhdl.unifast library compiled to /home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/unifast
    > Log file '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/unifast/.cxl.vhdl.unifast.unifast.lin64.log' generated
compile_simlib[vhdl.unisim:vhdl.unifast]: 1 error(s), 0 warning(s)

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:unifast)' and 'END_COMPILATION_MESSAGES(modelsim:vhdl:unifast)' in the log file compile_simlib.log for details of compilation error(s).

compile_simlib[vhdl.unisim]: 3 error(s), 0 warning(s), 28.57 % complete


Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:unisim)' and 'END_COMPILATION_MESSAGES(modelsim:vhdl:unisim)' in the log file compile_simlib.log for details of compilation error(s).

Library verilog.unisim will be compiled, because no precompiled info.
--> Compiling verilog.unisim library ...
    > verilog.unisim library compiled from /home/nourhan/Vivado/2013.4/data/verilog/src
    > verilog.unisim library compiled to /home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/unisims_ver
    > Log file '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/unisims_ver/.cxl.verilog.unisim.unisims_ver.lin64.log' generated
Library verilog.unisim:verilog.unimacro will be compiled, because no precompiled info.
--> Compiling verilog.unisim:verilog.unimacro library ...
    > verilog.unisim:verilog.unimacro library compiled from /home/nourhan/Vivado/2013.4/data/verilog/src/unimacro
    > verilog.unisim:verilog.unimacro library compiled to /home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/unimacro_ver
    > Log file '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/unimacro_ver/.cxl.verilog.unimacro.unimacro_ver.lin64.log' generated
compile_simlib[verilog.unisim:verilog.unimacro]: 1 error(s), 0 warning(s)

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim:verilog:unimacro)' and 'END_COMPILATION_MESSAGES(modelsim:verilog:unimacro)' in the log file compile_simlib.log for details of compilation error(s).

Library verilog.unisim:verilog.unifast will be compiled, because no precompiled info.
--> Compiling verilog.unisim:verilog.unifast library ...
    > verilog.unisim:verilog.unifast library compiled from /home/nourhan/Vivado/2013.4/data/verilog/src/unifast
    > verilog.unisim:verilog.unifast library compiled to /home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/unifast_ver
    > Log file '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/unifast_ver/.cxl.verilog.unifast.unifast_ver.lin64.log' generated
compile_simlib[verilog.unisim:verilog.unifast]: 1 error(s), 0 warning(s)

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim:verilog:unifast)' and 'END_COMPILATION_MESSAGES(modelsim:verilog:unifast)' in the log file compile_simlib.log for details of compilation error(s).

compile_simlib[verilog.unisim]: 3 error(s), 0 warning(s), 42.86 % complete


Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim:verilog:unisim)' and 'END_COMPILATION_MESSAGES(modelsim:verilog:unisim)' in the log file compile_simlib.log for details of compilation error(s).

Library verilog.simprim will be compiled, because no precompiled info.
--> Compiling verilog.simprim library ...
    > verilog.simprim library compiled from /home/nourhan/Vivado/2013.4/data/verilog/src/unisims
    > verilog.simprim library compiled to /home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/simprims_ver
    > Log file '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/simprims_ver/.cxl.verilog.simprim.simprims_ver.lin64.log' generated
compile_simlib[verilog.simprim]: 1 error(s), 0 warning(s), 57.14 % complete


Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim:verilog:simprim)' and 'END_COMPILATION_MESSAGES(modelsim:verilog:simprim)' in the log file compile_simlib.log for details of compilation error(s).

Library vhdl.xilinxcorelib will be compiled, because no precompiled info.
--> Compiling vhdl.xilinxcorelib library ...
    > vhdl.xilinxcorelib library compiled from /home/nourhan/Vivado/2013.4/ids_lite/ISE/vhdl/src/XilinxCoreLib
    > vhdl.xilinxcorelib library compiled to /home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/xilinxcorelib
    > Log file '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/xilinxcorelib/.cxl.vhdl.xilinxcorelib.xilinxcorelib.lin64.log' generated
compile_simlib[vhdl.xilinxcorelib]: 1 error(s), 0 warning(s), 71.43 % complete


Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:xilinxcorelib)' and 'END_COMPILATION_MESSAGES(modelsim:vhdl:xilinxcorelib)' in the log file compile_simlib.log for details of compilation error(s).

Library verilog.xilinxcorelib will be compiled, because no precompiled info.
--> Compiling verilog.xilinxcorelib library ...
    > verilog.xilinxcorelib library compiled from /home/nourhan/Vivado/2013.4/ids_lite/ISE/verilog/src/XilinxCoreLib
    > verilog.xilinxcorelib library compiled to /home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/xilinxcorelib_ver
    > Log file '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/xilinxcorelib_ver/.cxl.verilog.xilinxcorelib.xilinxcorelib_ver.lin64.log' generated
compile_simlib[verilog.xilinxcorelib]: 1 error(s), 0 warning(s), 85.71 % complete


Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim:verilog:xilinxcorelib)' and 'END_COMPILATION_MESSAGES(modelsim:verilog:xilinxcorelib)' in the log file compile_simlib.log for details of compilation error(s).

Library edk will be compiled, because no precompiled info.
Library edk:proc_common_v3_00_a will be compiled, because no precompiled info.
--> Compiling edk:proc_common_v3_00_a library ...
    > edk:proc_common_v3_00_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//proc_common_v3_00_a/data/proc_common_v2_1_0.pao'
    > edk:proc_common_v3_00_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/proc_common_v3_00_a'
compile_simlib[edk:proc_common_v3_00_a]: 1 error(s), 0 warning(s), 0.22 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::proc_common_v3_00_a)' and 'END_COMPILATION_MESSAGES(modelsim::proc_common_v3_00_a)' in the log file compile_simlib.log for details of compilation error(s).

Library edk:plbv46_slave_burst_v1_01_a will be compiled, because no precompiled info.
--> Compiling edk:plbv46_slave_burst_v1_01_a library ...
    > edk:plbv46_slave_burst_v1_01_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//plbv46_slave_burst_v1_01_a/data/plbv46_slave_burst_v2_1_0.pao'
    > edk:plbv46_slave_burst_v1_01_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/plbv46_slave_burst_v1_01_a'
compile_simlib[edk:plbv46_slave_burst_v1_01_a]: 1 error(s), 0 warning(s), 0.44 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::plbv46_slave_burst_v1_01_a)' and 'END_COMPILATION_MESSAGES(modelsim::plbv46_slave_burst_v1_01_a)' in the log file compile_simlib.log for details of compilation error(s).

Library edk:mch_plbv46_slave_burst_v2_01_a will be compiled, because no precompiled info.
--> Compiling edk:mch_plbv46_slave_burst_v2_01_a library ...
    > edk:mch_plbv46_slave_burst_v2_01_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//mch_plbv46_slave_burst_v2_01_a/data/mch_plbv46_slave_burst_v2_1_0.pao'
    > edk:mch_plbv46_slave_burst_v2_01_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/mch_plbv46_slave_burst_v2_01_a'
compile_simlib[edk:mch_plbv46_slave_burst_v2_01_a]: 1 error(s), 0 warning(s), 0.66 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::mch_plbv46_slave_burst_v2_01_a)' and 'END_COMPILATION_MESSAGES(modelsim::mch_plbv46_slave_burst_v2_01_a)' in the log file compile_simlib.log for details of compilation error(s).

Library edk:emc_common_v4_01_a will be compiled, because no precompiled info.
--> Compiling edk:emc_common_v4_01_a library ...
    > edk:emc_common_v4_01_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//emc_common_v4_01_a/data/emc_common_v2_1_0.pao'
    > edk:emc_common_v4_01_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/emc_common_v4_01_a'
compile_simlib[edk:emc_common_v4_01_a]: 1 error(s), 0 warning(s), 0.88 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::emc_common_v4_01_a)' and 'END_COMPILATION_MESSAGES(modelsim::emc_common_v4_01_a)' in the log file compile_simlib.log for details of compilation error(s).


Library edk:xps_mch_emc_v3_01_a will not be compiled, because it doesn't support the architechures.
compile_simlib[edk:xps_mch_emc_v3_01_a]: 0 error(s), 0 warning(s), 1.09 % complete

Library edk:axi_lite_ipif_v1_01_a will be compiled, because no precompiled info.
--> Compiling edk:axi_lite_ipif_v1_01_a library ...
    > edk:axi_lite_ipif_v1_01_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//axi_lite_ipif_v1_01_a/data/axi_lite_ipif_v2_1_0.pao'
    > edk:axi_lite_ipif_v1_01_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/axi_lite_ipif_v1_01_a'
compile_simlib[edk:axi_lite_ipif_v1_01_a]: 1 error(s), 0 warning(s), 1.31 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::axi_lite_ipif_v1_01_a)' and 'END_COMPILATION_MESSAGES(modelsim::axi_lite_ipif_v1_01_a)' in the log file compile_simlib.log for details of compilation error(s).

Library edk:v_tc_v5_00_a will be compiled, because no precompiled info.
--> Compiling edk:v_tc_v5_00_a library ...
    > edk:v_tc_v5_00_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//v_tc_v5_00_a/data/v_tc_v2_1_0.pao'
    > edk:v_tc_v5_00_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/v_tc_v5_00_a'
compile_simlib[edk:v_tc_v5_00_a]: 2 error(s), 1 warning(s), 1.53 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::v_tc_v5_00_a)' and 'END_COMPILATION_MESSAGES(modelsim::v_tc_v5_00_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library v_ccm_v5_00_a.
Library edk:axi_datamover_v3_00_a will be compiled, because no precompiled info.
--> Compiling edk:axi_datamover_v3_00_a library ...
    > edk:axi_datamover_v3_00_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//axi_datamover_v3_00_a/data/axi_datamover_v2_1_0.pao'
    > edk:axi_datamover_v3_00_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/axi_datamover_v3_00_a'
compile_simlib[edk:axi_datamover_v3_00_a]: 1 error(s), 0 warning(s), 1.97 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::axi_datamover_v3_00_a)' and 'END_COMPILATION_MESSAGES(modelsim::axi_datamover_v3_00_a)' in the log file compile_simlib.log for details of compilation error(s).

Library edk:axi_sg_v3_00_a will be compiled, because no precompiled info.
--> Compiling edk:axi_sg_v3_00_a library ...
    > edk:axi_sg_v3_00_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//axi_sg_v3_00_a/data/axi_sg_v2_1_0.pao'
    > edk:axi_sg_v3_00_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/axi_sg_v3_00_a'
compile_simlib[edk:axi_sg_v3_00_a]: 1 error(s), 0 warning(s), 2.19 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::axi_sg_v3_00_a)' and 'END_COMPILATION_MESSAGES(modelsim::axi_sg_v3_00_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library axi_vdma_v5_03_a.
Library edk:interrupt_control_v2_01_a will be compiled, because no precompiled info.
--> Compiling edk:interrupt_control_v2_01_a library ...
    > edk:interrupt_control_v2_01_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//interrupt_control_v2_01_a/data/interrupt_control_v2_1_0.pao'
    > edk:interrupt_control_v2_01_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/interrupt_control_v2_01_a'
compile_simlib[edk:interrupt_control_v2_01_a]: 1 error(s), 0 warning(s), 2.63 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::interrupt_control_v2_01_a)' and 'END_COMPILATION_MESSAGES(modelsim::interrupt_control_v2_01_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library v_scaler_v7_00_a.

Library edk:axi_s6_ddrx_v1_06_a will not be compiled, because it doesn't support the architechures.
compile_simlib[edk:axi_s6_ddrx_v1_06_a]: 0 error(s), 0 warning(s), 3.06 % complete

Library edk:axi_slave_burst_v1_00_b will be compiled, because no precompiled info.
--> Compiling edk:axi_slave_burst_v1_00_b library ...
    > edk:axi_slave_burst_v1_00_b library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//axi_slave_burst_v1_00_b/data/axi_slave_burst_v2_1_0.pao'
    > edk:axi_slave_burst_v1_00_b library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/axi_slave_burst_v1_00_b'
compile_simlib[edk:axi_slave_burst_v1_00_b]: 1 error(s), 0 warning(s), 3.28 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::axi_slave_burst_v1_00_b)' and 'END_COMPILATION_MESSAGES(modelsim::axi_slave_burst_v1_00_b)' in the log file compile_simlib.log for details of compilation error(s).

Library edk:plbv46_slave_single_v1_01_a will be compiled, because no precompiled info.
--> Compiling edk:plbv46_slave_single_v1_01_a library ...
    > edk:plbv46_slave_single_v1_01_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//plbv46_slave_single_v1_01_a/data/plbv46_slave_single_v2_1_0.pao'
    > edk:plbv46_slave_single_v1_01_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/plbv46_slave_single_v1_01_a'
compile_simlib[edk:plbv46_slave_single_v1_01_a]: 1 error(s), 0 warning(s), 3.50 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::plbv46_slave_single_v1_01_a)' and 'END_COMPILATION_MESSAGES(modelsim::plbv46_slave_single_v1_01_a)' in the log file compile_simlib.log for details of compilation error(s).


Library edk:plbv46_dcr_bridge_v1_01_a will not be compiled, because it doesn't support the architechures.
compile_simlib[edk:plbv46_dcr_bridge_v1_01_a]: 0 error(s), 0 warning(s), 3.72 % complete

Exclude Superseded EDK child library axi_ethernetlite_v1_01_a.
Library edk:lib_common_v1_00_a will be compiled, because no precompiled info.
--> Compiling edk:lib_common_v1_00_a library ...
    > edk:lib_common_v1_00_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//lib_common_v1_00_a/data/lib_common_v2_1_0.pao'
    > edk:lib_common_v1_00_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/lib_common_v1_00_a'
compile_simlib[edk:lib_common_v1_00_a]: 2 error(s), 1 warning(s), 4.16 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::lib_common_v1_00_a)' and 'END_COMPILATION_MESSAGES(modelsim::lib_common_v1_00_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library xps_usb2_device_v6_00_a.

Library edk:pll_module_v2_00_a will not be compiled, because it doesn't support the architechures.
compile_simlib[edk:pll_module_v2_00_a]: 0 error(s), 0 warning(s), 4.60 % complete

Exclude Superseded EDK child library chipscope_opb_iba_v1_01_a.
Exclude Superseded EDK child library clock_generator_v3_02_a.
Library edk:intc_core_v2_00_a will be compiled, because no precompiled info.
--> Compiling edk:intc_core_v2_00_a library ...
    > edk:intc_core_v2_00_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//intc_core_v2_00_a/data/intc_core_v2_1_0.pao'
    > edk:intc_core_v2_00_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/intc_core_v2_00_a'
compile_simlib[edk:intc_core_v2_00_a]: 1 error(s), 0 warning(s), 5.25 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::intc_core_v2_00_a)' and 'END_COMPILATION_MESSAGES(modelsim::intc_core_v2_00_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library chipscope_axi_monitor_v3_03_a.
Exclude Superseded EDK child library microblaze_v8_50_c.
Library edk:axi_lite_ipif_v1_00_a will be compiled, because no precompiled info.
--> Compiling edk:axi_lite_ipif_v1_00_a library ...
    > edk:axi_lite_ipif_v1_00_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//axi_lite_ipif_v1_00_a/data/axi_lite_ipif_v2_1_0.pao'
    > edk:axi_lite_ipif_v1_00_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/axi_lite_ipif_v1_00_a'
compile_simlib[edk:axi_lite_ipif_v1_00_a]: 1 error(s), 0 warning(s), 5.91 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::axi_lite_ipif_v1_00_a)' and 'END_COMPILATION_MESSAGES(modelsim::axi_lite_ipif_v1_00_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library axi_fifo_mm_s_v1_00_a.
Exclude Superseded EDK child library axi_datamover_v4_02_a.
Library edk:axi_sg_v4_02_a will be compiled, because no precompiled info.
--> Compiling edk:axi_sg_v4_02_a library ...
    > edk:axi_sg_v4_02_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//axi_sg_v4_02_a/data/axi_sg_v2_1_0.pao'
    > edk:axi_sg_v4_02_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/axi_sg_v4_02_a'
compile_simlib[edk:axi_sg_v4_02_a]: 1 error(s), 0 warning(s), 6.56 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::axi_sg_v4_02_a)' and 'END_COMPILATION_MESSAGES(modelsim::axi_sg_v4_02_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library axi_dma_v6_02_a.

Library edk:mpmc_v6_06_a will not be compiled, because it doesn't support the architechures.
compile_simlib[edk:mpmc_v6_06_a]: 0 error(s), 0 warning(s), 7.00 % complete

Exclude Superseded EDK child library microblaze_v8_20_b.
Library edk:chipscope_plbv46_iba_v1_03_a will be compiled, because no precompiled info.
--> Compiling edk:chipscope_plbv46_iba_v1_03_a library ...
    > edk:chipscope_plbv46_iba_v1_03_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//chipscope_plbv46_iba_v1_03_a/data/chipscope_plbv46_iba_v2_1_0.pao'
    > edk:chipscope_plbv46_iba_v1_03_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/chipscope_plbv46_iba_v1_03_a'
compile_simlib[edk:chipscope_plbv46_iba_v1_03_a]: 1 error(s), 0 warning(s), 7.44 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::chipscope_plbv46_iba_v1_03_a)' and 'END_COMPILATION_MESSAGES(modelsim::chipscope_plbv46_iba_v1_03_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library axi_usb2_device_v2_00_a.
Exclude Superseded EDK child library v_osd_v5_00_a.

Library edk:xps_ps2_v1_01_b will not be compiled, because it doesn't support the architechures.
compile_simlib[edk:xps_ps2_v1_01_b]: 0 error(s), 0 warning(s), 8.10 % complete

Exclude Superseded EDK child library v_cresample_v3_00_a.
Exclude Superseded EDK child library xps_spi_v2_01_b.
Exclude Superseded EDK child library util_flipflop_v1_10_a.
Library edk:hwicap_v6_01_a will be compiled, because no precompiled info.
--> Compiling edk:hwicap_v6_01_a library ...
    > edk:hwicap_v6_01_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//hwicap_v6_01_a/data/hwicap_v2_1_0.pao'
    > edk:hwicap_v6_01_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/hwicap_v6_01_a'
compile_simlib[edk:hwicap_v6_01_a]: 1 error(s), 0 warning(s), 8.97 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::hwicap_v6_01_a)' and 'END_COMPILATION_MESSAGES(modelsim::hwicap_v6_01_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library axi_fifo_mm_s_v3_00_a.
Exclude Superseded EDK child library axi_fifo_mm_s_v2_00_a.
Exclude Superseded EDK child library processing_system7_v3_00_a.
Library edk:chipscope_icon_v1_06_a will be compiled, because no precompiled info.
--> Compiling edk:chipscope_icon_v1_06_a library ...
    > edk:chipscope_icon_v1_06_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//chipscope_icon_v1_06_a/data/chipscope_icon_v2_1_0.pao'
    > edk:chipscope_icon_v1_06_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/chipscope_icon_v1_06_a'
compile_simlib[edk:chipscope_icon_v1_06_a]: 1 error(s), 0 warning(s), 9.85 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::chipscope_icon_v1_06_a)' and 'END_COMPILATION_MESSAGES(modelsim::chipscope_icon_v1_06_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library xps_mutex_v1_00_d.
Library edk:emc_common_v5_03_a will be compiled, because no precompiled info.
--> Compiling edk:emc_common_v5_03_a library ...
    > edk:emc_common_v5_03_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//emc_common_v5_03_a/data/emc_common_v2_1_0.pao'
    > edk:emc_common_v5_03_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/emc_common_v5_03_a'
compile_simlib[edk:emc_common_v5_03_a]: 1 error(s), 0 warning(s), 10.28 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::emc_common_v5_03_a)' and 'END_COMPILATION_MESSAGES(modelsim::emc_common_v5_03_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library axi_emc_v1_03_a.
Exclude Superseded EDK child library v_tc_v4_00_a.
Exclude Superseded EDK child library xps_sysmon_adc_v2_00_a.
Library edk:v_deinterlacer_v3_00_a will be compiled, because no precompiled info.
--> Compiling edk:v_deinterlacer_v3_00_a library ...
    > edk:v_deinterlacer_v3_00_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//v_deinterlacer_v3_00_a/data/v_deinterlacer_v2_1_0.pao'
    > edk:v_deinterlacer_v3_00_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/v_deinterlacer_v3_00_a'
compile_simlib[edk:v_deinterlacer_v3_00_a]: 2 error(s), 1 warning(s), 11.16 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::v_deinterlacer_v3_00_a)' and 'END_COMPILATION_MESSAGES(modelsim::v_deinterlacer_v3_00_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library xps_central_dma_v2_01_c.
Library edk:v_vid_in_axi4s_v2_01_a will be compiled, because no precompiled info.
--> Compiling edk:v_vid_in_axi4s_v2_01_a library ...
    > edk:v_vid_in_axi4s_v2_01_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//v_vid_in_axi4s_v2_01_a/data/v_vid_in_axi4s_v2_1_0.pao'
    > edk:v_vid_in_axi4s_v2_01_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/v_vid_in_axi4s_v2_01_a'
compile_simlib[edk:v_vid_in_axi4s_v2_01_a]: 1 error(s), 0 warning(s), 11.60 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::v_vid_in_axi4s_v2_01_a)' and 'END_COMPILATION_MESSAGES(modelsim::v_vid_in_axi4s_v2_01_a)' in the log file compile_simlib.log for details of compilation error(s).

Library edk:plbv46_slave_v1_04_a will be compiled, because no precompiled info.
--> Compiling edk:plbv46_slave_v1_04_a library ...
    > edk:plbv46_slave_v1_04_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//plbv46_slave_v1_04_a/data/plbv46_slave_v2_1_0.pao'
    > edk:plbv46_slave_v1_04_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/plbv46_slave_v1_04_a'
compile_simlib[edk:plbv46_slave_v1_04_a]: 1 error(s), 0 warning(s), 11.82 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::plbv46_slave_v1_04_a)' and 'END_COMPILATION_MESSAGES(modelsim::plbv46_slave_v1_04_a)' in the log file compile_simlib.log for details of compilation error(s).

Library edk:plbv46_master_v1_04_a will be compiled, because no precompiled info.
--> Compiling edk:plbv46_master_v1_04_a library ...
    > edk:plbv46_master_v1_04_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//plbv46_master_v1_04_a/data/plbv46_master_v2_1_0.pao'
    > edk:plbv46_master_v1_04_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/plbv46_master_v1_04_a'
compile_simlib[edk:plbv46_master_v1_04_a]: 1 error(s), 0 warning(s), 12.04 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::plbv46_master_v1_04_a)' and 'END_COMPILATION_MESSAGES(modelsim::plbv46_master_v1_04_a)' in the log file compile_simlib.log for details of compilation error(s).

Library edk:block_plus_v1_10_a will be compiled, because no precompiled info.
--> Compiling edk:block_plus_v1_10_a library ...
    > edk:block_plus_v1_10_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//block_plus_v1_10_a/data/block_plus_v2_1_0.pao'
    > edk:block_plus_v1_10_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/block_plus_v1_10_a'
compile_simlib[edk:block_plus_v1_10_a]: 2 error(s), 1 warning(s), 12.25 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::block_plus_v1_10_a)' and 'END_COMPILATION_MESSAGES(modelsim::block_plus_v1_10_a)' in the log file compile_simlib.log for details of compilation error(s).

Library edk:virtex6_pcie_v1_01_a will be compiled, because no precompiled info.
--> Compiling edk:virtex6_pcie_v1_01_a library ...
    > edk:virtex6_pcie_v1_01_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//virtex6_pcie_v1_01_a/data/virtex6_pcie_v2_1_0.pao'
    > edk:virtex6_pcie_v1_01_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/virtex6_pcie_v1_01_a'
compile_simlib[edk:virtex6_pcie_v1_01_a]: 2 error(s), 0 warning(s), 12.47 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::virtex6_pcie_v1_01_a)' and 'END_COMPILATION_MESSAGES(modelsim::virtex6_pcie_v1_01_a)' in the log file compile_simlib.log for details of compilation error(s).

Library edk:spartan6_pcie_v1_01_a will be compiled, because no precompiled info.
--> Compiling edk:spartan6_pcie_v1_01_a library ...
    > edk:spartan6_pcie_v1_01_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//spartan6_pcie_v1_01_a/data/spartan6_pcie_v2_1_0.pao'
    > edk:spartan6_pcie_v1_01_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/spartan6_pcie_v1_01_a'
compile_simlib[edk:spartan6_pcie_v1_01_a]: 2 error(s), 0 warning(s), 12.69 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::spartan6_pcie_v1_01_a)' and 'END_COMPILATION_MESSAGES(modelsim::spartan6_pcie_v1_01_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library plbv46_pcie_v4_01_a.
Library edk:gmii_to_rgmii_v1_01_a will be compiled, because no precompiled info.
--> Compiling edk:gmii_to_rgmii_v1_01_a library ...
    > edk:gmii_to_rgmii_v1_01_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//gmii_to_rgmii_v1_01_a/data/gmii_to_rgmii_v2_1_0.pao'
    > edk:gmii_to_rgmii_v1_01_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/gmii_to_rgmii_v1_01_a'
compile_simlib[edk:gmii_to_rgmii_v1_01_a]: 1 error(s), 0 warning(s), 13.13 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::gmii_to_rgmii_v1_01_a)' and 'END_COMPILATION_MESSAGES(modelsim::gmii_to_rgmii_v1_01_a)' in the log file compile_simlib.log for details of compilation error(s).

Library edk:wrpfifo_v5_00_a will be compiled, because no precompiled info.
--> Compiling edk:wrpfifo_v5_00_a library ...
    > edk:wrpfifo_v5_00_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//wrpfifo_v5_00_a/data/wrpfifo_v2_1_0.pao'
    > edk:wrpfifo_v5_00_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/wrpfifo_v5_00_a'
compile_simlib[edk:wrpfifo_v5_00_a]: 1 error(s), 0 warning(s), 13.35 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::wrpfifo_v5_00_a)' and 'END_COMPILATION_MESSAGES(modelsim::wrpfifo_v5_00_a)' in the log file compile_simlib.log for details of compilation error(s).

Library edk:rdpfifo_v4_01_a will be compiled, because no precompiled info.
--> Compiling edk:rdpfifo_v4_01_a library ...
    > edk:rdpfifo_v4_01_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//rdpfifo_v4_01_a/data/rdpfifo_v2_1_0.pao'
    > edk:rdpfifo_v4_01_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/rdpfifo_v4_01_a'
compile_simlib[edk:rdpfifo_v4_01_a]: 1 error(s), 0 warning(s), 13.57 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::rdpfifo_v4_01_a)' and 'END_COMPILATION_MESSAGES(modelsim::rdpfifo_v4_01_a)' in the log file compile_simlib.log for details of compilation error(s).

Library edk:plbv46_slave_v1_03_a will be compiled, because no precompiled info.
--> Compiling edk:plbv46_slave_v1_03_a library ...
    > edk:plbv46_slave_v1_03_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//plbv46_slave_v1_03_a/data/plbv46_slave_v2_1_0.pao'
    > edk:plbv46_slave_v1_03_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/plbv46_slave_v1_03_a'
compile_simlib[edk:plbv46_slave_v1_03_a]: 1 error(s), 0 warning(s), 13.79 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::plbv46_slave_v1_03_a)' and 'END_COMPILATION_MESSAGES(modelsim::plbv46_slave_v1_03_a)' in the log file compile_simlib.log for details of compilation error(s).

Library edk:plbv46_master_v1_03_a will be compiled, because no precompiled info.
--> Compiling edk:plbv46_master_v1_03_a library ...
    > edk:plbv46_master_v1_03_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//plbv46_master_v1_03_a/data/plbv46_master_v2_1_0.pao'
    > edk:plbv46_master_v1_03_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/plbv46_master_v1_03_a'
compile_simlib[edk:plbv46_master_v1_03_a]: 1 error(s), 0 warning(s), 14.00 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::plbv46_master_v1_03_a)' and 'END_COMPILATION_MESSAGES(modelsim::plbv46_master_v1_03_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library plbv46_pci_v1_03_a.
Exclude Superseded EDK child library mdm_v2_10_a.
Exclude Superseded EDK child library v_spc_v6_00_a.
Exclude Superseded EDK child library chipscope_plb_iba_v1_01_a.
Exclude Superseded EDK child library axi_sysmon_adc_v1_01_a.
Library edk:proc_utils_v1_00_a will be compiled, because no precompiled info.
--> Compiling edk:proc_utils_v1_00_a library ...
    > edk:proc_utils_v1_00_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//proc_utils_v1_00_a/data/proc_utils_v2_1_0.pao'
    > edk:proc_utils_v1_00_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/proc_utils_v1_00_a'
compile_simlib[edk:proc_utils_v1_00_a]: 1 error(s), 0 warning(s), 15.32 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::proc_utils_v1_00_a)' and 'END_COMPILATION_MESSAGES(modelsim::proc_utils_v1_00_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library xps_central_dma_v2_02_a.
Exclude Superseded EDK child library axi_bram_ctrl_v1_03_a.

Library edk:isbram_if_cntlr_v3_00_c will not be compiled, because it doesn't support the architechures.
compile_simlib[edk:isbram_if_cntlr_v3_00_c]: 0 error(s), 0 warning(s), 15.97 % complete

Library edk:axi_master_lite_v2_00_a will be compiled, because no precompiled info.
--> Compiling edk:axi_master_lite_v2_00_a library ...
    > edk:axi_master_lite_v2_00_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//axi_master_lite_v2_00_a/data/axi_master_lite_v2_1_0.pao'
    > edk:axi_master_lite_v2_00_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/axi_master_lite_v2_00_a'
compile_simlib[edk:axi_master_lite_v2_00_a]: 1 error(s), 0 warning(s), 16.19 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::axi_master_lite_v2_00_a)' and 'END_COMPILATION_MESSAGES(modelsim::axi_master_lite_v2_00_a)' in the log file compile_simlib.log for details of compilation error(s).

Library edk:axi_pcie_v1_08_a will be compiled, because no precompiled info.
--> Compiling edk:axi_pcie_v1_08_a library ...
    > edk:axi_pcie_v1_08_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//axi_pcie_v1_08_a/data/axi_pcie_v2_1_0.pao'
    > edk:axi_pcie_v1_08_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/axi_pcie_v1_08_a'
compile_simlib[edk:axi_pcie_v1_08_a]: 2 error(s), 0 warning(s), 16.41 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::axi_pcie_v1_08_a)' and 'END_COMPILATION_MESSAGES(modelsim::axi_pcie_v1_08_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library clock_generator_v4_01_a.
Exclude Superseded EDK child library fsl_v20_v2_11_f.
Exclude Superseded EDK child library axi_iic_v1_01_b.
Exclude Superseded EDK child library opb_v20_v1_10_d.
Exclude Superseded EDK child library axi_ethernetlite_v1_00_a.

Library edk:dsbram_if_cntlr_v3_00_c will not be compiled, because it doesn't support the architechures.
compile_simlib[edk:dsbram_if_cntlr_v3_00_c]: 0 error(s), 0 warning(s), 17.72 % complete

Library edk:common_v1_00_a will be compiled, because no precompiled info.
--> Compiling edk:common_v1_00_a library ...
    > edk:common_v1_00_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//common_v1_00_a/data/common_v2_1_0.pao'
    > edk:common_v1_00_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/common_v1_00_a'
compile_simlib[edk:common_v1_00_a]: 2 error(s), 1 warning(s), 17.94 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::common_v1_00_a)' and 'END_COMPILATION_MESSAGES(modelsim::common_v1_00_a)' in the log file compile_simlib.log for details of compilation error(s).

Library edk:apu_fpu_virtex5_v1_01_a will be compiled, because no precompiled info.
--> Compiling edk:apu_fpu_virtex5_v1_01_a library ...
    > edk:apu_fpu_virtex5_v1_01_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//apu_fpu_virtex5_v1_01_a/data/apu_fpu_virtex5_v2_1_0.pao'
    > edk:apu_fpu_virtex5_v1_01_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/apu_fpu_virtex5_v1_01_a'
compile_simlib[edk:apu_fpu_virtex5_v1_01_a]: 1 error(s), 0 warning(s), 18.16 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::apu_fpu_virtex5_v1_01_a)' and 'END_COMPILATION_MESSAGES(modelsim::apu_fpu_virtex5_v1_01_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library v_spc_v5_00_a.
Exclude Superseded EDK child library axi_perf_mon_v2_00_a.
Library edk:v_tc_v5_01_a will be compiled, because no precompiled info.
--> Compiling edk:v_tc_v5_01_a library ...
    > edk:v_tc_v5_01_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//v_tc_v5_01_a/data/v_tc_v2_1_0.pao'
    > edk:v_tc_v5_01_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/v_tc_v5_01_a'
compile_simlib[edk:v_tc_v5_01_a]: 2 error(s), 1 warning(s), 18.82 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::v_tc_v5_01_a)' and 'END_COMPILATION_MESSAGES(modelsim::v_tc_v5_01_a)' in the log file compile_simlib.log for details of compilation error(s).

Library edk:v_ic_v3_00_a will be compiled, because no precompiled info.
--> Compiling edk:v_ic_v3_00_a library ...
    > edk:v_ic_v3_00_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//v_ic_v3_00_a/data/v_ic_v2_1_0.pao'
    > edk:v_ic_v3_00_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/v_ic_v3_00_a'
compile_simlib[edk:v_ic_v3_00_a]: 2 error(s), 1 warning(s), 19.04 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::v_ic_v3_00_a)' and 'END_COMPILATION_MESSAGES(modelsim::v_ic_v3_00_a)' in the log file compile_simlib.log for details of compilation error(s).

Library edk:hwicap_v6_00_a will be compiled, because no precompiled info.
--> Compiling edk:hwicap_v6_00_a library ...
    > edk:hwicap_v6_00_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//hwicap_v6_00_a/data/hwicap_v2_1_0.pao'
    > edk:hwicap_v6_00_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/hwicap_v6_00_a'
compile_simlib[edk:hwicap_v6_00_a]: 1 error(s), 0 warning(s), 19.26 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::hwicap_v6_00_a)' and 'END_COMPILATION_MESSAGES(modelsim::hwicap_v6_00_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library xps_hwicap_v5_00_a.
Library edk:plbv46_master_single_v1_01_a will be compiled, because no precompiled info.
--> Compiling edk:plbv46_master_single_v1_01_a library ...
    > edk:plbv46_master_single_v1_01_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//plbv46_master_single_v1_01_a/data/plbv46_master_single_v2_1_0.pao'
    > edk:plbv46_master_single_v1_01_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/plbv46_master_single_v1_01_a'
compile_simlib[edk:plbv46_master_single_v1_01_a]: 1 error(s), 0 warning(s), 19.69 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::plbv46_master_single_v1_01_a)' and 'END_COMPILATION_MESSAGES(modelsim::plbv46_master_single_v1_01_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library xps_intc_v2_00_a.
Library edk:lib_common_v1_01_a will be compiled, because no precompiled info.
--> Compiling edk:lib_common_v1_01_a library ...
    > edk:lib_common_v1_01_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//lib_common_v1_01_a/data/lib_common_v2_1_0.pao'
    > edk:lib_common_v1_01_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/lib_common_v1_01_a'
compile_simlib[edk:lib_common_v1_01_a]: 2 error(s), 1 warning(s), 20.13 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::lib_common_v1_01_a)' and 'END_COMPILATION_MESSAGES(modelsim::lib_common_v1_01_a)' in the log file compile_simlib.log for details of compilation error(s).


Library edk:axi_ethernet_soft_temac_wrap_v3_00_a will not be compiled, because it doesn't support the architechures.
compile_simlib[edk:axi_ethernet_soft_temac_wrap_v3_00_a]: 0 error(s), 0 warning(s), 20.35 % complete

Library edk:axi_ethernet_avb_wrap_v3_00_a will be compiled, because no precompiled info.
--> Compiling edk:axi_ethernet_avb_wrap_v3_00_a library ...
    > edk:axi_ethernet_avb_wrap_v3_00_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//axi_ethernet_avb_wrap_v3_00_a/data/axi_ethernet_avb_wrap_v2_1_0.pao'
    > edk:axi_ethernet_avb_wrap_v3_00_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/axi_ethernet_avb_wrap_v3_00_a'
compile_simlib[edk:axi_ethernet_avb_wrap_v3_00_a]: 2 error(s), 1 warning(s), 20.57 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::axi_ethernet_avb_wrap_v3_00_a)' and 'END_COMPILATION_MESSAGES(modelsim::axi_ethernet_avb_wrap_v3_00_a)' in the log file compile_simlib.log for details of compilation error(s).

Library edk:axi_ethernet_pcs_pma_wrap_v3_00_a will be compiled, because no precompiled info.
--> Compiling edk:axi_ethernet_pcs_pma_wrap_v3_00_a library ...
    > edk:axi_ethernet_pcs_pma_wrap_v3_00_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//axi_ethernet_pcs_pma_wrap_v3_00_a/data/axi_ethernet_pcs_pma_wrap_v2_1_0.pao'
    > edk:axi_ethernet_pcs_pma_wrap_v3_00_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/axi_ethernet_pcs_pma_wrap_v3_00_a'
compile_simlib[edk:axi_ethernet_pcs_pma_wrap_v3_00_a]: 2 error(s), 1 warning(s), 20.79 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::axi_ethernet_pcs_pma_wrap_v3_00_a)' and 'END_COMPILATION_MESSAGES(modelsim::axi_ethernet_pcs_pma_wrap_v3_00_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library axi_ethernet_v3_00_a.
Library edk:v_cfa_v6_01_a will be compiled, because no precompiled info.
--> Compiling edk:v_cfa_v6_01_a library ...
    > edk:v_cfa_v6_01_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//v_cfa_v6_01_a/data/v_cfa_v2_1_0.pao'
    > edk:v_cfa_v6_01_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/v_cfa_v6_01_a'
compile_simlib[edk:v_cfa_v6_01_a]: 2 error(s), 1 warning(s), 21.23 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::v_cfa_v6_01_a)' and 'END_COMPILATION_MESSAGES(modelsim::v_cfa_v6_01_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library axi_plbv46_bridge_v2_01_a.
Exclude Superseded EDK child library axi_quad_spi_v2_00_b.
Library edk:block_plus_v1_13_a will be compiled, because no precompiled info.
--> Compiling edk:block_plus_v1_13_a library ...
    > edk:block_plus_v1_13_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//block_plus_v1_13_a/data/block_plus_v2_1_0.pao'
    > edk:block_plus_v1_13_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/block_plus_v1_13_a'
compile_simlib[edk:block_plus_v1_13_a]: 2 error(s), 0 warning(s), 21.88 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::block_plus_v1_13_a)' and 'END_COMPILATION_MESSAGES(modelsim::block_plus_v1_13_a)' in the log file compile_simlib.log for details of compilation error(s).

Library edk:spartan6_pcie_v1_04_a will be compiled, because no precompiled info.
--> Compiling edk:spartan6_pcie_v1_04_a library ...
    > edk:spartan6_pcie_v1_04_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//spartan6_pcie_v1_04_a/data/spartan6_pcie_v2_1_0.pao'
    > edk:spartan6_pcie_v1_04_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/spartan6_pcie_v1_04_a'
compile_simlib[edk:spartan6_pcie_v1_04_a]: 2 error(s), 0 warning(s), 22.10 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::spartan6_pcie_v1_04_a)' and 'END_COMPILATION_MESSAGES(modelsim::spartan6_pcie_v1_04_a)' in the log file compile_simlib.log for details of compilation error(s).

Library edk:virtex6_pcie_v1_06_a will be compiled, because no precompiled info.
--> Compiling edk:virtex6_pcie_v1_06_a library ...
    > edk:virtex6_pcie_v1_06_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//virtex6_pcie_v1_06_a/data/virtex6_pcie_v2_1_0.pao'
    > edk:virtex6_pcie_v1_06_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/virtex6_pcie_v1_06_a'
compile_simlib[edk:virtex6_pcie_v1_06_a]: 2 error(s), 0 warning(s), 22.32 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::virtex6_pcie_v1_06_a)' and 'END_COMPILATION_MESSAGES(modelsim::virtex6_pcie_v1_06_a)' in the log file compile_simlib.log for details of compilation error(s).


Library edk:plbv46_pcie_v4_07_a will not be compiled, because it doesn't support the architechures.
compile_simlib[edk:plbv46_pcie_v4_07_a]: 0 error(s), 0 warning(s), 22.54 % complete

Library edk:axi_ethernet_soft_temac_wrap_v3_01_a will be compiled, because no precompiled info.
--> Compiling edk:axi_ethernet_soft_temac_wrap_v3_01_a library ...
    > edk:axi_ethernet_soft_temac_wrap_v3_01_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//axi_ethernet_soft_temac_wrap_v3_01_a/data/axi_ethernet_soft_temac_wrap_v2_1_0.pao'
    > edk:axi_ethernet_soft_temac_wrap_v3_01_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/axi_ethernet_soft_temac_wrap_v3_01_a'
compile_simlib[edk:axi_ethernet_soft_temac_wrap_v3_01_a]: 2 error(s), 1 warning(s), 22.76 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::axi_ethernet_soft_temac_wrap_v3_01_a)' and 'END_COMPILATION_MESSAGES(modelsim::axi_ethernet_soft_temac_wrap_v3_01_a)' in the log file compile_simlib.log for details of compilation error(s).

Library edk:axi_ethernet_pcs_pma_wrap_v3_01_a will be compiled, because no precompiled info.
--> Compiling edk:axi_ethernet_pcs_pma_wrap_v3_01_a library ...
    > edk:axi_ethernet_pcs_pma_wrap_v3_01_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//axi_ethernet_pcs_pma_wrap_v3_01_a/data/axi_ethernet_pcs_pma_wrap_v2_1_0.pao'
    > edk:axi_ethernet_pcs_pma_wrap_v3_01_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/axi_ethernet_pcs_pma_wrap_v3_01_a'
compile_simlib[edk:axi_ethernet_pcs_pma_wrap_v3_01_a]: 2 error(s), 1 warning(s), 22.98 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::axi_ethernet_pcs_pma_wrap_v3_01_a)' and 'END_COMPILATION_MESSAGES(modelsim::axi_ethernet_pcs_pma_wrap_v3_01_a)' in the log file compile_simlib.log for details of compilation error(s).

Library edk:axi_ethernet_v3_01_a will be compiled, because no precompiled info.
--> Compiling edk:axi_ethernet_v3_01_a library ...
    > edk:axi_ethernet_v3_01_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//axi_ethernet_v3_01_a/data/axi_ethernet_v2_1_0.pao'
    > edk:axi_ethernet_v3_01_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/axi_ethernet_v3_01_a'
compile_simlib[edk:axi_ethernet_v3_01_a]: 2 error(s), 0 warning(s), 23.19 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::axi_ethernet_v3_01_a)' and 'END_COMPILATION_MESSAGES(modelsim::axi_ethernet_v3_01_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library fit_timer_v1_01_b.
Library edk:v_stats_v5_01_a will be compiled, because no precompiled info.
--> Compiling edk:v_stats_v5_01_a library ...
    > edk:v_stats_v5_01_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//v_stats_v5_01_a/data/v_stats_v2_1_0.pao'
    > edk:v_stats_v5_01_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/v_stats_v5_01_a'
compile_simlib[edk:v_stats_v5_01_a]: 2 error(s), 1 warning(s), 23.63 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::v_stats_v5_01_a)' and 'END_COMPILATION_MESSAGES(modelsim::v_stats_v5_01_a)' in the log file compile_simlib.log for details of compilation error(s).

Library edk:axi_ethernet_pcs_pma_wrap_v2_01_a will be compiled, because no precompiled info.
--> Compiling edk:axi_ethernet_pcs_pma_wrap_v2_01_a library ...
    > edk:axi_ethernet_pcs_pma_wrap_v2_01_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//axi_ethernet_pcs_pma_wrap_v2_01_a/data/axi_ethernet_pcs_pma_wrap_v2_1_0.pao'
    > edk:axi_ethernet_pcs_pma_wrap_v2_01_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/axi_ethernet_pcs_pma_wrap_v2_01_a'
compile_simlib[edk:axi_ethernet_pcs_pma_wrap_v2_01_a]: 2 error(s), 1 warning(s), 23.85 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::axi_ethernet_pcs_pma_wrap_v2_01_a)' and 'END_COMPILATION_MESSAGES(modelsim::axi_ethernet_pcs_pma_wrap_v2_01_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library v_rgb2ycrcb_v6_00_a.
Exclude Superseded EDK child library v_ycrcb2rgb_v6_00_a.
Exclude Superseded EDK child library axi_dma_v5_00_a.
Exclude Superseded EDK child library axi_7series_ddrx_v1_07_a.
Exclude Superseded EDK child library v_osd_v4_00_a.
Library edk:virtex6_pcie_v1_03_a will be compiled, because no precompiled info.
--> Compiling edk:virtex6_pcie_v1_03_a library ...
    > edk:virtex6_pcie_v1_03_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//virtex6_pcie_v1_03_a/data/virtex6_pcie_v2_1_0.pao'
    > edk:virtex6_pcie_v1_03_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/virtex6_pcie_v1_03_a'
compile_simlib[edk:virtex6_pcie_v1_03_a]: 2 error(s), 0 warning(s), 25.16 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::virtex6_pcie_v1_03_a)' and 'END_COMPILATION_MESSAGES(modelsim::virtex6_pcie_v1_03_a)' in the log file compile_simlib.log for details of compilation error(s).

Library edk:virtex6_pcie_v1_02_a will be compiled, because no precompiled info.
--> Compiling edk:virtex6_pcie_v1_02_a library ...
    > edk:virtex6_pcie_v1_02_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//virtex6_pcie_v1_02_a/data/virtex6_pcie_v2_1_0.pao'
    > edk:virtex6_pcie_v1_02_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/virtex6_pcie_v1_02_a'
compile_simlib[edk:virtex6_pcie_v1_02_a]: 2 error(s), 0 warning(s), 25.38 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::virtex6_pcie_v1_02_a)' and 'END_COMPILATION_MESSAGES(modelsim::virtex6_pcie_v1_02_a)' in the log file compile_simlib.log for details of compilation error(s).

Library edk:proc_common_v1_00_b will be compiled, because no precompiled info.
--> Compiling edk:proc_common_v1_00_b library ...
    > edk:proc_common_v1_00_b library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//proc_common_v1_00_b/data/proc_common_v2_1_0.pao'
    > edk:proc_common_v1_00_b library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/proc_common_v1_00_b'
compile_simlib[edk:proc_common_v1_00_b]: 1 error(s), 0 warning(s), 25.60 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::proc_common_v1_00_b)' and 'END_COMPILATION_MESSAGES(modelsim::proc_common_v1_00_b)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library plb_v34_v1_02_a.
Exclude Superseded EDK child library v_deinterlacer_v2_00_a.
Exclude Superseded EDK child library xps_central_dma_v2_01_b.
Library edk:axi_protocol_checker_v1_01_a will be compiled, because no precompiled info.
--> Compiling edk:axi_protocol_checker_v1_01_a library ...
    > edk:axi_protocol_checker_v1_01_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//axi_protocol_checker_v1_01_a/data/axi_protocol_checker_v2_1_0.pao'
    > edk:axi_protocol_checker_v1_01_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/axi_protocol_checker_v1_01_a'
compile_simlib[edk:axi_protocol_checker_v1_01_a]: 1 error(s), 0 warning(s), 26.48 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::axi_protocol_checker_v1_01_a)' and 'END_COMPILATION_MESSAGES(modelsim::axi_protocol_checker_v1_01_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library axi_7series_ddrx_v1_08_a.
Exclude Superseded EDK child library util_reduced_logic_v1_00_a.
Exclude Superseded EDK child library axi_gpio_v1_01_a.
Exclude Superseded EDK child library processing_system7_v4_01_a.
Exclude Superseded EDK child library axi_can_v1_02_a.

Library edk:xps_timebase_wdt_v1_02_a will not be compiled, because it doesn't support the architechures.
compile_simlib[edk:xps_timebase_wdt_v1_02_a]: 0 error(s), 0 warning(s), 27.79 % complete

Library edk:plbv46_slave_v1_05_a will be compiled, because no precompiled info.
--> Compiling edk:plbv46_slave_v1_05_a library ...
    > edk:plbv46_slave_v1_05_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//plbv46_slave_v1_05_a/data/plbv46_slave_v2_1_0.pao'
    > edk:plbv46_slave_v1_05_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/plbv46_slave_v1_05_a'
compile_simlib[edk:plbv46_slave_v1_05_a]: 1 error(s), 0 warning(s), 28.01 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::plbv46_slave_v1_05_a)' and 'END_COMPILATION_MESSAGES(modelsim::plbv46_slave_v1_05_a)' in the log file compile_simlib.log for details of compilation error(s).

Library edk:plbv46_master_burst_v1_01_a will be compiled, because no precompiled info.
--> Compiling edk:plbv46_master_burst_v1_01_a library ...
    > edk:plbv46_master_burst_v1_01_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//plbv46_master_burst_v1_01_a/data/plbv46_master_burst_v2_1_0.pao'
    > edk:plbv46_master_burst_v1_01_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/plbv46_master_burst_v1_01_a'
compile_simlib[edk:plbv46_master_burst_v1_01_a]: 1 error(s), 0 warning(s), 28.23 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::plbv46_master_burst_v1_01_a)' and 'END_COMPILATION_MESSAGES(modelsim::plbv46_master_burst_v1_01_a)' in the log file compile_simlib.log for details of compilation error(s).


Library edk:plbv46_plbv46_bridge_v1_04_a will not be compiled, because it doesn't support the architechures.
compile_simlib[edk:plbv46_plbv46_bridge_v1_04_a]: 0 error(s), 0 warning(s), 28.45 % complete

Exclude Superseded EDK child library chipscope_ila_v1_03_a.
Exclude Superseded EDK child library ppc440mc_ddr2_v3_00_b.
Library edk:processing_system7_v4_03_a will be compiled, because no precompiled info.
--> Compiling edk:processing_system7_v4_03_a library ...
    > edk:processing_system7_v4_03_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//processing_system7_v4_03_a/data/processing_system7_v2_1_0.pao'
    > edk:processing_system7_v4_03_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/processing_system7_v4_03_a'
compile_simlib[edk:processing_system7_v4_03_a]: 1 error(s), 0 warning(s), 29.10 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::processing_system7_v4_03_a)' and 'END_COMPILATION_MESSAGES(modelsim::processing_system7_v4_03_a)' in the log file compile_simlib.log for details of compilation error(s).

Library edk:apu_fpu_v3_10_a will be compiled, because no precompiled info.
--> Compiling edk:apu_fpu_v3_10_a library ...
    > edk:apu_fpu_v3_10_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//apu_fpu_v3_10_a/data/apu_fpu_v2_1_0.pao'
    > edk:apu_fpu_v3_10_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/apu_fpu_v3_10_a'
compile_simlib[edk:apu_fpu_v3_10_a]: 1 error(s), 0 warning(s), 29.32 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::apu_fpu_v3_10_a)' and 'END_COMPILATION_MESSAGES(modelsim::apu_fpu_v3_10_a)' in the log file compile_simlib.log for details of compilation error(s).

Library edk:axi_enhanced_pcie_v1_00_a will be compiled, because no precompiled info.
--> Compiling edk:axi_enhanced_pcie_v1_00_a library ...
    > edk:axi_enhanced_pcie_v1_00_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//axi_enhanced_pcie_v1_00_a/data/axi_enhanced_pcie_v2_1_0.pao'
    > edk:axi_enhanced_pcie_v1_00_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/axi_enhanced_pcie_v1_00_a'
compile_simlib[edk:axi_enhanced_pcie_v1_00_a]: 2 error(s), 0 warning(s), 29.54 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::axi_enhanced_pcie_v1_00_a)' and 'END_COMPILATION_MESSAGES(modelsim::axi_enhanced_pcie_v1_00_a)' in the log file compile_simlib.log for details of compilation error(s).

Library edk:sysace_common_v1_01_a will be compiled, because no precompiled info.
--> Compiling edk:sysace_common_v1_01_a library ...
    > edk:sysace_common_v1_01_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//sysace_common_v1_01_a/data/sysace_common_v2_1_0.pao'
    > edk:sysace_common_v1_01_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/sysace_common_v1_01_a'
compile_simlib[edk:sysace_common_v1_01_a]: 1 error(s), 0 warning(s), 29.76 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::sysace_common_v1_01_a)' and 'END_COMPILATION_MESSAGES(modelsim::sysace_common_v1_01_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library axi_sysace_v1_00_a.
Exclude Superseded EDK child library axi_chip2chip_v1_00_a.
Library edk:axi_datamover_v4_00_a will be compiled, because no precompiled info.
--> Compiling edk:axi_datamover_v4_00_a library ...
    > edk:axi_datamover_v4_00_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//axi_datamover_v4_00_a/data/axi_datamover_v2_1_0.pao'
    > edk:axi_datamover_v4_00_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/axi_datamover_v4_00_a'
compile_simlib[edk:axi_datamover_v4_00_a]: 1 error(s), 0 warning(s), 30.42 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::axi_datamover_v4_00_a)' and 'END_COMPILATION_MESSAGES(modelsim::axi_datamover_v4_00_a)' in the log file compile_simlib.log for details of compilation error(s).

Library edk:axi_sg_v4_00_a will be compiled, because no precompiled info.
--> Compiling edk:axi_sg_v4_00_a library ...
    > edk:axi_sg_v4_00_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//axi_sg_v4_00_a/data/axi_sg_v2_1_0.pao'
    > edk:axi_sg_v4_00_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/axi_sg_v4_00_a'
compile_simlib[edk:axi_sg_v4_00_a]: 1 error(s), 0 warning(s), 30.63 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::axi_sg_v4_00_a)' and 'END_COMPILATION_MESSAGES(modelsim::axi_sg_v4_00_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library axi_cdma_v3_03_a.
Exclude Superseded EDK child library util_io_mux_v1_00_a.

Library edk:xps_iic_v2_03_a will not be compiled, because it doesn't support the architechures.
compile_simlib[edk:xps_iic_v2_03_a]: 0 error(s), 0 warning(s), 31.29 % complete


Library edk:axi_ethernet_soft_temac_wrap_v2_00_a will not be compiled, because it doesn't support the architechures.
compile_simlib[edk:axi_ethernet_soft_temac_wrap_v2_00_a]: 0 error(s), 0 warning(s), 31.51 % complete

Library edk:axi_pcie_v1_05_a will be compiled, because no precompiled info.
--> Compiling edk:axi_pcie_v1_05_a library ...
    > edk:axi_pcie_v1_05_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//axi_pcie_v1_05_a/data/axi_pcie_v2_1_0.pao'
    > edk:axi_pcie_v1_05_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/axi_pcie_v1_05_a'
compile_simlib[edk:axi_pcie_v1_05_a]: 2 error(s), 0 warning(s), 31.73 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::axi_pcie_v1_05_a)' and 'END_COMPILATION_MESSAGES(modelsim::axi_pcie_v1_05_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library system_cache_v1_01_c.
Library edk:v_ycrcb2rgb_v6_01_a will be compiled, because no precompiled info.
--> Compiling edk:v_ycrcb2rgb_v6_01_a library ...
    > edk:v_ycrcb2rgb_v6_01_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//v_ycrcb2rgb_v6_01_a/data/v_ycrcb2rgb_v2_1_0.pao'
    > edk:v_ycrcb2rgb_v6_01_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/v_ycrcb2rgb_v6_01_a'
compile_simlib[edk:v_ycrcb2rgb_v6_01_a]: 1 error(s), 0 warning(s), 32.17 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::v_ycrcb2rgb_v6_01_a)' and 'END_COMPILATION_MESSAGES(modelsim::v_ycrcb2rgb_v6_01_a)' in the log file compile_simlib.log for details of compilation error(s).

Library edk:processing_system7_v4_02_a will be compiled, because no precompiled info.
--> Compiling edk:processing_system7_v4_02_a library ...
    > edk:processing_system7_v4_02_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//processing_system7_v4_02_a/data/processing_system7_v2_1_0.pao'
    > edk:processing_system7_v4_02_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/processing_system7_v4_02_a'
compile_simlib[edk:processing_system7_v4_02_a]: 1 error(s), 0 warning(s), 32.39 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::processing_system7_v4_02_a)' and 'END_COMPILATION_MESSAGES(modelsim::processing_system7_v4_02_a)' in the log file compile_simlib.log for details of compilation error(s).


Library edk:ppc440mc_ddr2_v3_00_c will not be compiled, because it doesn't support the architechures.
compile_simlib[edk:ppc440mc_ddr2_v3_00_c]: 0 error(s), 0 warning(s), 32.60 % complete


Library edk:soft_temac_wrap_v2_03_a will not be compiled, because it doesn't support the architechures.
compile_simlib[edk:soft_temac_wrap_v2_03_a]: 0 error(s), 0 warning(s), 32.82 % complete

Library edk:eth_stat_wrap_v2_03_a will be compiled, because no precompiled info.
--> Compiling edk:eth_stat_wrap_v2_03_a library ...
    > edk:eth_stat_wrap_v2_03_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//eth_stat_wrap_v2_03_a/data/eth_stat_wrap_v2_1_0.pao'
    > edk:eth_stat_wrap_v2_03_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/eth_stat_wrap_v2_03_a'
compile_simlib[edk:eth_stat_wrap_v2_03_a]: 2 error(s), 1 warning(s), 33.04 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::eth_stat_wrap_v2_03_a)' and 'END_COMPILATION_MESSAGES(modelsim::eth_stat_wrap_v2_03_a)' in the log file compile_simlib.log for details of compilation error(s).


Library edk:xps_ll_temac_v2_03_a will not be compiled, because it doesn't support the architechures.
compile_simlib[edk:xps_ll_temac_v2_03_a]: 0 error(s), 0 warning(s), 33.26 % complete

Exclude Superseded EDK child library fsl_v20_v2_11_e.
Exclude Superseded EDK child library axi_spi_v1_02_a.
Exclude Superseded EDK child library chipscope_vio_v1_04_a.

Library edk:xps_tft_v2_01_a will not be compiled, because it doesn't support the architechures.
compile_simlib[edk:xps_tft_v2_01_a]: 0 error(s), 0 warning(s), 34.14 % complete

Library edk:emc_common_v5_01_a will be compiled, because no precompiled info.
--> Compiling edk:emc_common_v5_01_a library ...
    > edk:emc_common_v5_01_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//emc_common_v5_01_a/data/emc_common_v2_1_0.pao'
    > edk:emc_common_v5_01_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/emc_common_v5_01_a'
compile_simlib[edk:emc_common_v5_01_a]: 1 error(s), 0 warning(s), 34.35 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::emc_common_v5_01_a)' and 'END_COMPILATION_MESSAGES(modelsim::emc_common_v5_01_a)' in the log file compile_simlib.log for details of compilation error(s).


Library edk:axi_v6_ddrx_v1_06_a will not be compiled, because it doesn't support the architechures.
compile_simlib[edk:axi_v6_ddrx_v1_06_a]: 0 error(s), 0 warning(s), 34.57 % complete

Exclude Superseded EDK child library system_cache_v1_01_a.
Exclude Superseded EDK child library system_cache_v2_00_b.
Exclude Superseded EDK child library chipscope_axi_monitor_v3_05_a.
Exclude Superseded EDK child library axi_xadc_v1_00_a.
Library edk:virtex6_pcie_v1_04_a will be compiled, because no precompiled info.
--> Compiling edk:virtex6_pcie_v1_04_a library ...
    > edk:virtex6_pcie_v1_04_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//virtex6_pcie_v1_04_a/data/virtex6_pcie_v2_1_0.pao'
    > edk:virtex6_pcie_v1_04_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/virtex6_pcie_v1_04_a'
compile_simlib[edk:virtex6_pcie_v1_04_a]: 2 error(s), 0 warning(s), 35.67 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::virtex6_pcie_v1_04_a)' and 'END_COMPILATION_MESSAGES(modelsim::virtex6_pcie_v1_04_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library plbv46_pcie_v4_04_a.
Library edk:axi_slave_burst_v1_00_a will be compiled, because no precompiled info.
--> Compiling edk:axi_slave_burst_v1_00_a library ...
    > edk:axi_slave_burst_v1_00_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//axi_slave_burst_v1_00_a/data/axi_slave_burst_v2_1_0.pao'
    > edk:axi_slave_burst_v1_00_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/axi_slave_burst_v1_00_a'
compile_simlib[edk:axi_slave_burst_v1_00_a]: 1 error(s), 0 warning(s), 36.11 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::axi_slave_burst_v1_00_a)' and 'END_COMPILATION_MESSAGES(modelsim::axi_slave_burst_v1_00_a)' in the log file compile_simlib.log for details of compilation error(s).

Library edk:emc_common_v5_00_a will be compiled, because no precompiled info.
--> Compiling edk:emc_common_v5_00_a library ...
    > edk:emc_common_v5_00_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//emc_common_v5_00_a/data/emc_common_v2_1_0.pao'
    > edk:emc_common_v5_00_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/emc_common_v5_00_a'
compile_simlib[edk:emc_common_v5_00_a]: 1 error(s), 0 warning(s), 36.32 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::emc_common_v5_00_a)' and 'END_COMPILATION_MESSAGES(modelsim::emc_common_v5_00_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library axi_emc_v1_00_a.
Exclude Superseded EDK child library v_axi4s_vid_out_v2_00_a.
Library edk:plbv46_slave_v1_02_a will be compiled, because no precompiled info.
--> Compiling edk:plbv46_slave_v1_02_a library ...
    > edk:plbv46_slave_v1_02_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//plbv46_slave_v1_02_a/data/plbv46_slave_v2_1_0.pao'
    > edk:plbv46_slave_v1_02_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/plbv46_slave_v1_02_a'
compile_simlib[edk:plbv46_slave_v1_02_a]: 1 error(s), 0 warning(s), 36.98 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::plbv46_slave_v1_02_a)' and 'END_COMPILATION_MESSAGES(modelsim::plbv46_slave_v1_02_a)' in the log file compile_simlib.log for details of compilation error(s).

Library edk:axi_master_burst_v1_00_a will be compiled, because no precompiled info.
--> Compiling edk:axi_master_burst_v1_00_a library ...
    > edk:axi_master_burst_v1_00_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//axi_master_burst_v1_00_a/data/axi_master_burst_v2_1_0.pao'
    > edk:axi_master_burst_v1_00_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/axi_master_burst_v1_00_a'
compile_simlib[edk:axi_master_burst_v1_00_a]: 1 error(s), 0 warning(s), 37.20 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::axi_master_burst_v1_00_a)' and 'END_COMPILATION_MESSAGES(modelsim::axi_master_burst_v1_00_a)' in the log file compile_simlib.log for details of compilation error(s).

Library edk:axi_ethernet_stat_wrap_v2_01_a will be compiled, because no precompiled info.
--> Compiling edk:axi_ethernet_stat_wrap_v2_01_a library ...
    > edk:axi_ethernet_stat_wrap_v2_01_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//axi_ethernet_stat_wrap_v2_01_a/data/axi_ethernet_stat_wrap_v2_1_0.pao'
    > edk:axi_ethernet_stat_wrap_v2_01_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/axi_ethernet_stat_wrap_v2_01_a'
compile_simlib[edk:axi_ethernet_stat_wrap_v2_01_a]: 2 error(s), 1 warning(s), 37.42 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::axi_ethernet_stat_wrap_v2_01_a)' and 'END_COMPILATION_MESSAGES(modelsim::axi_ethernet_stat_wrap_v2_01_a)' in the log file compile_simlib.log for details of compilation error(s).

Library edk:axi_ethernet_avb_wrap_v1_01_a will be compiled, because no precompiled info.
--> Compiling edk:axi_ethernet_avb_wrap_v1_01_a library ...
    > edk:axi_ethernet_avb_wrap_v1_01_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//axi_ethernet_avb_wrap_v1_01_a/data/axi_ethernet_avb_wrap_v2_1_0.pao'
    > edk:axi_ethernet_avb_wrap_v1_01_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/axi_ethernet_avb_wrap_v1_01_a'
compile_simlib[edk:axi_ethernet_avb_wrap_v1_01_a]: 2 error(s), 1 warning(s), 37.64 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::axi_ethernet_avb_wrap_v1_01_a)' and 'END_COMPILATION_MESSAGES(modelsim::axi_ethernet_avb_wrap_v1_01_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library v_rgb2ycrcb_v5_00_a.
Exclude Superseded EDK child library lmb_bram_if_cntlr_v3_10_b.
Exclude Superseded EDK child library axi_epc_v1_00_a.
Library edk:axi_enhanced_pcie_v1_02_a will be compiled, because no precompiled info.
--> Compiling edk:axi_enhanced_pcie_v1_02_a library ...
    > edk:axi_enhanced_pcie_v1_02_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//axi_enhanced_pcie_v1_02_a/data/axi_enhanced_pcie_v2_1_0.pao'
    > edk:axi_enhanced_pcie_v1_02_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/axi_enhanced_pcie_v1_02_a'
compile_simlib[edk:axi_enhanced_pcie_v1_02_a]: 2 error(s), 0 warning(s), 38.51 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::axi_enhanced_pcie_v1_02_a)' and 'END_COMPILATION_MESSAGES(modelsim::axi_enhanced_pcie_v1_02_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library v_gamma_v6_00_a.

Library edk:xps_gpio_v2_00_a will not be compiled, because it doesn't support the architechures.
compile_simlib[edk:xps_gpio_v2_00_a]: 0 error(s), 0 warning(s), 38.95 % complete

Exclude Superseded EDK child library plbv46_axi_bridge_v2_00_a.
Exclude Superseded EDK child library plb_v46_v1_04_a.
Exclude Superseded EDK child library axi_ext_slave_conn_v1_00_a.
Library edk:wrpfifo_v5_01_a will be compiled, because no precompiled info.
--> Compiling edk:wrpfifo_v5_01_a library ...
    > edk:wrpfifo_v5_01_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//wrpfifo_v5_01_a/data/wrpfifo_v2_1_0.pao'
    > edk:wrpfifo_v5_01_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/wrpfifo_v5_01_a'
compile_simlib[edk:wrpfifo_v5_01_a]: 1 error(s), 0 warning(s), 39.82 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::wrpfifo_v5_01_a)' and 'END_COMPILATION_MESSAGES(modelsim::wrpfifo_v5_01_a)' in the log file compile_simlib.log for details of compilation error(s).

Library edk:spartan6_pcie_v1_02_a will be compiled, because no precompiled info.
--> Compiling edk:spartan6_pcie_v1_02_a library ...
    > edk:spartan6_pcie_v1_02_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//spartan6_pcie_v1_02_a/data/spartan6_pcie_v2_1_0.pao'
    > edk:spartan6_pcie_v1_02_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/spartan6_pcie_v1_02_a'
compile_simlib[edk:spartan6_pcie_v1_02_a]: 2 error(s), 0 warning(s), 40.04 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::spartan6_pcie_v1_02_a)' and 'END_COMPILATION_MESSAGES(modelsim::spartan6_pcie_v1_02_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library xps_most_nic_v1_03_a.
Exclude Superseded EDK child library v_cfa_v6_00_a.
Exclude Superseded EDK child library axi_quad_spi_v1_00_a.
Exclude Superseded EDK child library processing_system7_v4_00_a.
Library edk:proc_common_v2_00_a will be compiled, because no precompiled info.
--> Compiling edk:proc_common_v2_00_a library ...
    > edk:proc_common_v2_00_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//proc_common_v2_00_a/data/proc_common_v2_1_0.pao'
    > edk:proc_common_v2_00_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/proc_common_v2_00_a'
compile_simlib[edk:proc_common_v2_00_a]: 1 error(s), 0 warning(s), 41.14 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::proc_common_v2_00_a)' and 'END_COMPILATION_MESSAGES(modelsim::proc_common_v2_00_a)' in the log file compile_simlib.log for details of compilation error(s).


Library edk:pci_arbiter_v1_00_a will not be compiled, because it doesn't support the architechures.
compile_simlib[edk:pci_arbiter_v1_00_a]: 0 error(s), 0 warning(s), 41.36 % complete

Exclude Superseded EDK child library xps_usb2_device_v7_00_a.
Exclude Superseded EDK child library plbv46_opb_bridge_v1_01_a.
Exclude Superseded EDK child library xps_ps2_v1_01_a.
Exclude Superseded EDK child library axi_usb2_device_v3_01_a.
Library edk:axi_sg_v3_01_a will be compiled, because no precompiled info.
--> Compiling edk:axi_sg_v3_01_a library ...
    > edk:axi_sg_v3_01_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//axi_sg_v3_01_a/data/axi_sg_v2_1_0.pao'
    > edk:axi_sg_v3_01_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/axi_sg_v3_01_a'
compile_simlib[edk:axi_sg_v3_01_a]: 1 error(s), 0 warning(s), 42.45 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::axi_sg_v3_01_a)' and 'END_COMPILATION_MESSAGES(modelsim::axi_sg_v3_01_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library axi_vdma_v5_04_a.
Exclude Superseded EDK child library axi_uartlite_v1_02_a.
Library edk:v_rgb2ycrcb_v6_01_a will be compiled, because no precompiled info.
--> Compiling edk:v_rgb2ycrcb_v6_01_a library ...
    > edk:v_rgb2ycrcb_v6_01_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//v_rgb2ycrcb_v6_01_a/data/v_rgb2ycrcb_v2_1_0.pao'
    > edk:v_rgb2ycrcb_v6_01_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/v_rgb2ycrcb_v6_01_a'
compile_simlib[edk:v_rgb2ycrcb_v6_01_a]: 1 error(s), 0 warning(s), 43.11 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::v_rgb2ycrcb_v6_01_a)' and 'END_COMPILATION_MESSAGES(modelsim::v_rgb2ycrcb_v6_01_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library system_cache_v2_00_a.
Exclude Superseded EDK child library iomodule_v1_00_a.
Library edk:rdpfifo_v4_02_a will be compiled, because no precompiled info.
--> Compiling edk:rdpfifo_v4_02_a library ...
    > edk:rdpfifo_v4_02_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//rdpfifo_v4_02_a/data/rdpfifo_v2_1_0.pao'
    > edk:rdpfifo_v4_02_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/rdpfifo_v4_02_a'
compile_simlib[edk:rdpfifo_v4_02_a]: 1 error(s), 0 warning(s), 43.76 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::rdpfifo_v4_02_a)' and 'END_COMPILATION_MESSAGES(modelsim::rdpfifo_v4_02_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library proc_sys_reset_v2_00_a.
Library edk:hwicap_v7_00_a will be compiled, because no precompiled info.
--> Compiling edk:hwicap_v7_00_a library ...
    > edk:hwicap_v7_00_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//hwicap_v7_00_a/data/hwicap_v2_1_0.pao'
    > edk:hwicap_v7_00_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/hwicap_v7_00_a'
compile_simlib[edk:hwicap_v7_00_a]: 1 error(s), 0 warning(s), 44.20 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::hwicap_v7_00_a)' and 'END_COMPILATION_MESSAGES(modelsim::hwicap_v7_00_a)' in the log file compile_simlib.log for details of compilation error(s).


Library edk:xps_can_v3_01_a will not be compiled, because it doesn't support the architechures.
compile_simlib[edk:xps_can_v3_01_a]: 0 error(s), 0 warning(s), 44.42 % complete

Library edk:v_enhance_v6_00_a will be compiled, because no precompiled info.
--> Compiling edk:v_enhance_v6_00_a library ...
    > edk:v_enhance_v6_00_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//v_enhance_v6_00_a/data/v_enhance_v2_1_0.pao'
    > edk:v_enhance_v6_00_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/v_enhance_v6_00_a'
compile_simlib[edk:v_enhance_v6_00_a]: 2 error(s), 1 warning(s), 44.64 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::v_enhance_v6_00_a)' and 'END_COMPILATION_MESSAGES(modelsim::v_enhance_v6_00_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library axi_spi_v1_01_a.
Library edk:v_cresample_v3_01_a will be compiled, because no precompiled info.
--> Compiling edk:v_cresample_v3_01_a library ...
    > edk:v_cresample_v3_01_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//v_cresample_v3_01_a/data/v_cresample_v2_1_0.pao'
    > edk:v_cresample_v3_01_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/v_cresample_v3_01_a'
compile_simlib[edk:v_cresample_v3_01_a]: 2 error(s), 1 warning(s), 45.08 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::v_cresample_v3_01_a)' and 'END_COMPILATION_MESSAGES(modelsim::v_cresample_v3_01_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library axi_chip2chip_v2_00_a.

Library edk:mmcm_module_v1_00_a will not be compiled, because it doesn't support the architechures.
compile_simlib[edk:mmcm_module_v1_00_a]: 0 error(s), 0 warning(s), 45.51 % complete

Exclude Superseded EDK child library axi_intc_v1_00_a.
Exclude Superseded EDK child library axi_can_v1_01_a.
Library edk:virtex6_pcie_v1_05_a will be compiled, because no precompiled info.
--> Compiling edk:virtex6_pcie_v1_05_a library ...
    > edk:virtex6_pcie_v1_05_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//virtex6_pcie_v1_05_a/data/virtex6_pcie_v2_1_0.pao'
    > edk:virtex6_pcie_v1_05_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/virtex6_pcie_v1_05_a'
compile_simlib[edk:virtex6_pcie_v1_05_a]: 2 error(s), 0 warning(s), 46.17 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::virtex6_pcie_v1_05_a)' and 'END_COMPILATION_MESSAGES(modelsim::virtex6_pcie_v1_05_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library plbv46_pcie_v4_05_a.
Exclude Superseded EDK child library xps_sysmon_adc_v3_00_a.
Library edk:emc_common_v5_02_a will be compiled, because no precompiled info.
--> Compiling edk:emc_common_v5_02_a library ...
    > edk:emc_common_v5_02_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//emc_common_v5_02_a/data/emc_common_v2_1_0.pao'
    > edk:emc_common_v5_02_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/emc_common_v5_02_a'
compile_simlib[edk:emc_common_v5_02_a]: 1 error(s), 0 warning(s), 46.83 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::emc_common_v5_02_a)' and 'END_COMPILATION_MESSAGES(modelsim::emc_common_v5_02_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library axi_emc_v1_02_a.

Library edk:xps_central_dma_v2_03_a will not be compiled, because it doesn't support the architechures.
compile_simlib[edk:xps_central_dma_v2_03_a]: 0 error(s), 0 warning(s), 47.26 % complete

Exclude Superseded EDK child library chipscope_icon_v1_04_a.
Library edk:axi_ethernet_avb_wrap_v2_01_a will be compiled, because no precompiled info.
--> Compiling edk:axi_ethernet_avb_wrap_v2_01_a library ...
    > edk:axi_ethernet_avb_wrap_v2_01_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//axi_ethernet_avb_wrap_v2_01_a/data/axi_ethernet_avb_wrap_v2_1_0.pao'
    > edk:axi_ethernet_avb_wrap_v2_01_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/axi_ethernet_avb_wrap_v2_01_a'
compile_simlib[edk:axi_ethernet_avb_wrap_v2_01_a]: 2 error(s), 1 warning(s), 47.70 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::axi_ethernet_avb_wrap_v2_01_a)' and 'END_COMPILATION_MESSAGES(modelsim::axi_ethernet_avb_wrap_v2_01_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library mailbox_v1_01_a.
Exclude Superseded EDK child library opb_plbv46_bridge_v1_01_a.
Exclude Superseded EDK child library mailbox_v1_00_a.
Library edk:axi_pcie_mm_s_v1_03_a will be compiled, because no precompiled info.
--> Compiling edk:axi_pcie_mm_s_v1_03_a library ...
    > edk:axi_pcie_mm_s_v1_03_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//axi_pcie_mm_s_v1_03_a/data/axi_pcie_mm_s_v2_1_0.pao'
    > edk:axi_pcie_mm_s_v1_03_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/axi_pcie_mm_s_v1_03_a'
compile_simlib[edk:axi_pcie_mm_s_v1_03_a]: 2 error(s), 0 warning(s), 48.58 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::axi_pcie_mm_s_v1_03_a)' and 'END_COMPILATION_MESSAGES(modelsim::axi_pcie_mm_s_v1_03_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library axi_chip2chip_v3_00_a.
Library edk:interrupt_control_v1_00_a will be compiled, because no precompiled info.
--> Compiling edk:interrupt_control_v1_00_a library ...
    > edk:interrupt_control_v1_00_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//interrupt_control_v1_00_a/data/interrupt_control_v2_1_0.pao'
    > edk:interrupt_control_v1_00_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/interrupt_control_v1_00_a'
compile_simlib[edk:interrupt_control_v1_00_a]: 1 error(s), 0 warning(s), 49.02 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::interrupt_control_v1_00_a)' and 'END_COMPILATION_MESSAGES(modelsim::interrupt_control_v1_00_a)' in the log file compile_simlib.log for details of compilation error(s).

Library edk:rdpfifo_v1_01_b will be compiled, because no precompiled info.
--> Compiling edk:rdpfifo_v1_01_b library ...
    > edk:rdpfifo_v1_01_b library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//rdpfifo_v1_01_b/data/rdpfifo_v2_1_0.pao'
    > edk:rdpfifo_v1_01_b library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/rdpfifo_v1_01_b'
compile_simlib[edk:rdpfifo_v1_01_b]: 1 error(s), 0 warning(s), 49.23 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::rdpfifo_v1_01_b)' and 'END_COMPILATION_MESSAGES(modelsim::rdpfifo_v1_01_b)' in the log file compile_simlib.log for details of compilation error(s).

Library edk:wrpfifo_v1_01_b will be compiled, because no precompiled info.
--> Compiling edk:wrpfifo_v1_01_b library ...
    > edk:wrpfifo_v1_01_b library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//wrpfifo_v1_01_b/data/wrpfifo_v2_1_0.pao'
    > edk:wrpfifo_v1_01_b library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/wrpfifo_v1_01_b'
compile_simlib[edk:wrpfifo_v1_01_b]: 1 error(s), 0 warning(s), 49.45 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::wrpfifo_v1_01_b)' and 'END_COMPILATION_MESSAGES(modelsim::wrpfifo_v1_01_b)' in the log file compile_simlib.log for details of compilation error(s).

Library edk:opb_ipif_v3_01_a will be compiled, because no precompiled info.
--> Compiling edk:opb_ipif_v3_01_a library ...
    > edk:opb_ipif_v3_01_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//opb_ipif_v3_01_a/data/opb_ipif_v2_1_0.pao'
    > edk:opb_ipif_v3_01_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/opb_ipif_v3_01_a'
compile_simlib[edk:opb_ipif_v3_01_a]: 1 error(s), 0 warning(s), 49.67 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::opb_ipif_v3_01_a)' and 'END_COMPILATION_MESSAGES(modelsim::opb_ipif_v3_01_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library opb2dcr_bridge_v1_00_b.
Exclude Superseded EDK child library v_stats_v4_00_a.
Exclude Superseded EDK child library axi_emc_v1_01_a.

Library edk:xps_spi_v2_02_a will not be compiled, because it doesn't support the architechures.
compile_simlib[edk:xps_spi_v2_02_a]: 0 error(s), 0 warning(s), 50.55 % complete


Library edk:xps_insystem_flash_v1_02_a will not be compiled, because it doesn't support the architechures.
compile_simlib[edk:xps_insystem_flash_v1_02_a]: 0 error(s), 0 warning(s), 50.77 % complete

Exclude Superseded EDK child library v_noise_v4_00_a.
Library edk:axi_ethernetlite_v1_01_b will be compiled, because no precompiled info.
--> Compiling edk:axi_ethernetlite_v1_01_b library ...
    > edk:axi_ethernetlite_v1_01_b library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//axi_ethernetlite_v1_01_b/data/axi_ethernetlite_v2_1_0.pao'
    > edk:axi_ethernetlite_v1_01_b library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/axi_ethernetlite_v1_01_b'
compile_simlib[edk:axi_ethernetlite_v1_01_b]: 1 error(s), 0 warning(s), 51.20 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::axi_ethernetlite_v1_01_b)' and 'END_COMPILATION_MESSAGES(modelsim::axi_ethernetlite_v1_01_b)' in the log file compile_simlib.log for details of compilation error(s).


Library edk:soft_temac_wrap_v2_02_a will not be compiled, because it doesn't support the architechures.
compile_simlib[edk:soft_temac_wrap_v2_02_a]: 0 error(s), 0 warning(s), 51.42 % complete

Exclude Superseded EDK child library util_bus_split_v1_00_a.
Exclude Superseded EDK child library chipscope_ila_v1_04_a.
Library edk:plb_v46_v1_05_a will be compiled, because no precompiled info.
--> Compiling edk:plb_v46_v1_05_a library ...
    > edk:plb_v46_v1_05_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//plb_v46_v1_05_a/data/plb_v46_v2_1_0.pao'
    > edk:plb_v46_v1_05_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/plb_v46_v1_05_a'
compile_simlib[edk:plb_v46_v1_05_a]: 1 error(s), 0 warning(s), 52.08 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::plb_v46_v1_05_a)' and 'END_COMPILATION_MESSAGES(modelsim::plb_v46_v1_05_a)' in the log file compile_simlib.log for details of compilation error(s).

Library edk:axi_sg_v4_03_a will be compiled, because no precompiled info.
--> Compiling edk:axi_sg_v4_03_a library ...
    > edk:axi_sg_v4_03_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//axi_sg_v4_03_a/data/axi_sg_v2_1_0.pao'
    > edk:axi_sg_v4_03_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/axi_sg_v4_03_a'
compile_simlib[edk:axi_sg_v4_03_a]: 1 error(s), 0 warning(s), 52.30 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::axi_sg_v4_03_a)' and 'END_COMPILATION_MESSAGES(modelsim::axi_sg_v4_03_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library mdm_v2_00_b.
Library edk:eth_stat_wrap_v2_02_a will be compiled, because no precompiled info.
--> Compiling edk:eth_stat_wrap_v2_02_a library ...
    > edk:eth_stat_wrap_v2_02_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//eth_stat_wrap_v2_02_a/data/eth_stat_wrap_v2_1_0.pao'
    > edk:eth_stat_wrap_v2_02_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/eth_stat_wrap_v2_02_a'
compile_simlib[edk:eth_stat_wrap_v2_02_a]: 2 error(s), 1 warning(s), 52.74 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::eth_stat_wrap_v2_02_a)' and 'END_COMPILATION_MESSAGES(modelsim::eth_stat_wrap_v2_02_a)' in the log file compile_simlib.log for details of compilation error(s).


Library edk:axi_pcie_mm_s_v1_00_a will not be compiled, because it doesn't support the architechures.
compile_simlib[edk:axi_pcie_mm_s_v1_00_a]: 0 error(s), 0 warning(s), 52.95 % complete

Exclude Superseded EDK child library xps_most_nic_v1_01_a.

Library edk:xps_uart16550_v3_00_a will not be compiled, because it doesn't support the architechures.
compile_simlib[edk:xps_uart16550_v3_00_a]: 0 error(s), 0 warning(s), 53.39 % complete

Exclude Superseded EDK child library system_cache_v1_01_b.
Exclude Superseded EDK child library chipscope_axi_monitor_v3_02_a.
Exclude Superseded EDK child library chipscope_vio_v1_03_a.
Library edk:axi_datamover_v4_01_a will be compiled, because no precompiled info.
--> Compiling edk:axi_datamover_v4_01_a library ...
    > edk:axi_datamover_v4_01_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v4_01_a/data/axi_datamover_v2_1_0.pao'
    > edk:axi_datamover_v4_01_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/axi_datamover_v4_01_a'
compile_simlib[edk:axi_datamover_v4_01_a]: 1 error(s), 0 warning(s), 54.27 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::axi_datamover_v4_01_a)' and 'END_COMPILATION_MESSAGES(modelsim::axi_datamover_v4_01_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library axi_intc_v1_01_a.
Exclude Superseded EDK child library mutex_v1_00_a.
Library edk:v_objseg_v3_00_a will be compiled, because no precompiled info.
--> Compiling edk:v_objseg_v3_00_a library ...
    > edk:v_objseg_v3_00_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores/v_objseg_v3_00_a/data/v_objseg_v2_1_0.pao'
    > edk:v_objseg_v3_00_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/v_objseg_v3_00_a'
compile_simlib[edk:v_objseg_v3_00_a]: 2 error(s), 1 warning(s), 54.92 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::v_objseg_v3_00_a)' and 'END_COMPILATION_MESSAGES(modelsim::v_objseg_v3_00_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library axi_usb2_device_v3_02_a.
Exclude Superseded EDK child library axi_plbv46_bridge_v2_02_a.
Exclude Superseded EDK child library lmb_bram_if_cntlr_v3_00_b.
Exclude Superseded EDK child library clock_generator_v4_00_a.
Exclude Superseded EDK child library axi_ahblite_bridge_v1_01_a.
Library edk:plbv46_axi_bridge_v2_01_a will be compiled, because no precompiled info.
--> Compiling edk:plbv46_axi_bridge_v2_01_a library ...
    > edk:plbv46_axi_bridge_v2_01_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_axi_bridge_v2_01_a/data/plbv46_axi_bridge_v2_1_0.pao'
    > edk:plbv46_axi_bridge_v2_01_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/plbv46_axi_bridge_v2_01_a'
compile_simlib[edk:plbv46_axi_bridge_v2_01_a]: 1 error(s), 0 warning(s), 56.24 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::plbv46_axi_bridge_v2_01_a)' and 'END_COMPILATION_MESSAGES(modelsim::plbv46_axi_bridge_v2_01_a)' in the log file compile_simlib.log for details of compilation error(s).

Library edk:axi_pcie_v1_09_a will be compiled, because no precompiled info.
--> Compiling edk:axi_pcie_v1_09_a library ...
    > edk:axi_pcie_v1_09_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores/axi_pcie_v1_09_a/data/axi_pcie_v2_1_0.pao'
    > edk:axi_pcie_v1_09_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/axi_pcie_v1_09_a'
compile_simlib[edk:axi_pcie_v1_09_a]: 2 error(s), 0 warning(s), 56.46 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::axi_pcie_v1_09_a)' and 'END_COMPILATION_MESSAGES(modelsim::axi_pcie_v1_09_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library xps_iic_v2_02_a.
Exclude Superseded EDK child library clock_generator_v4_02_a.
Exclude Superseded EDK child library axi_interconnect_v1_04_a.
Exclude Superseded EDK child library ahblite_axi_bridge_v1_00_a.
Exclude Superseded EDK child library xps_insystem_flash_v1_01_b.

Library edk:ppc440_virtex5_v1_01_a will not be compiled, because it doesn't support the architechures.
compile_simlib[edk:ppc440_virtex5_v1_01_a]: 0 error(s), 0 warning(s), 57.77 % complete

Library edk:v_spc_v6_01_a will be compiled, because no precompiled info.
--> Compiling edk:v_spc_v6_01_a library ...
    > edk:v_spc_v6_01_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores/v_spc_v6_01_a/data/v_spc_v2_1_0.pao'
    > edk:v_spc_v6_01_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/v_spc_v6_01_a'
compile_simlib[edk:v_spc_v6_01_a]: 2 error(s), 1 warning(s), 57.99 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::v_spc_v6_01_a)' and 'END_COMPILATION_MESSAGES(modelsim::v_spc_v6_01_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library axi_interconnect_v1_05_a.
Library edk:axi_pcie_v1_06_a will be compiled, because no precompiled info.
--> Compiling edk:axi_pcie_v1_06_a library ...
    > edk:axi_pcie_v1_06_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores/axi_pcie_v1_06_a/data/axi_pcie_v2_1_0.pao'
    > edk:axi_pcie_v1_06_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/axi_pcie_v1_06_a'
compile_simlib[edk:axi_pcie_v1_06_a]: 2 error(s), 0 warning(s), 58.42 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::axi_pcie_v1_06_a)' and 'END_COMPILATION_MESSAGES(modelsim::axi_pcie_v1_06_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library axi_ahblite_bridge_v1_00_a.
Library edk:clock_generator_v4_03_a will be compiled, because no precompiled info.
--> Compiling edk:clock_generator_v4_03_a library ...
    > edk:clock_generator_v4_03_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores/clock_generator_v4_03_a/data/clock_generator_v2_1_0.pao'
    > edk:clock_generator_v4_03_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/clock_generator_v4_03_a'
compile_simlib[edk:clock_generator_v4_03_a]: 1 error(s), 0 warning(s), 58.86 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::clock_generator_v4_03_a)' and 'END_COMPILATION_MESSAGES(modelsim::clock_generator_v4_03_a)' in the log file compile_simlib.log for details of compilation error(s).


Library edk:xps_ethernetlite_v4_00_a will not be compiled, because it doesn't support the architechures.
compile_simlib[edk:xps_ethernetlite_v4_00_a]: 0 error(s), 0 warning(s), 59.08 % complete

Exclude Superseded EDK child library axi_dma_v6_03_a.

Library edk:axi_sysmon_adc_v2_00_a will not be compiled, because it doesn't support the architechures.
compile_simlib[edk:axi_sysmon_adc_v2_00_a]: 0 error(s), 0 warning(s), 59.52 % complete

Library edk:axi_sg_v4_01_a will be compiled, because no precompiled info.
--> Compiling edk:axi_sg_v4_01_a library ...
    > edk:axi_sg_v4_01_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//axi_sg_v4_01_a/data/axi_sg_v2_1_0.pao'
    > edk:axi_sg_v4_01_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/axi_sg_v4_01_a'
compile_simlib[edk:axi_sg_v4_01_a]: 1 error(s), 0 warning(s), 59.74 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::axi_sg_v4_01_a)' and 'END_COMPILATION_MESSAGES(modelsim::axi_sg_v4_01_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library axi_dma_v6_01_a.
Exclude Superseded EDK child library microblaze_v8_50_a.
Exclude Superseded EDK child library axi_pcie_v1_00_a.
Exclude Superseded EDK child library axi_7series_ddrx_v1_06_a.
Exclude Superseded EDK child library axi_hwicap_v1_00_a.

Library edk:axi_ethernet_soft_temac_wrap_v1_01_a will not be compiled, because it doesn't support the architechures.
compile_simlib[edk:axi_ethernet_soft_temac_wrap_v1_01_a]: 0 error(s), 0 warning(s), 61.05 % complete

Library edk:axi_ethernet_stat_wrap_v1_01_a will be compiled, because no precompiled info.
--> Compiling edk:axi_ethernet_stat_wrap_v1_01_a library ...
    > edk:axi_ethernet_stat_wrap_v1_01_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//axi_ethernet_stat_wrap_v1_01_a/data/axi_ethernet_stat_wrap_v2_1_0.pao'
    > edk:axi_ethernet_stat_wrap_v1_01_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/axi_ethernet_stat_wrap_v1_01_a'
compile_simlib[edk:axi_ethernet_stat_wrap_v1_01_a]: 2 error(s), 1 warning(s), 61.27 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::axi_ethernet_stat_wrap_v1_01_a)' and 'END_COMPILATION_MESSAGES(modelsim::axi_ethernet_stat_wrap_v1_01_a)' in the log file compile_simlib.log for details of compilation error(s).

Library edk:axi_ethernet_pcs_pma_wrap_v1_01_a will be compiled, because no precompiled info.
--> Compiling edk:axi_ethernet_pcs_pma_wrap_v1_01_a library ...
    > edk:axi_ethernet_pcs_pma_wrap_v1_01_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//axi_ethernet_pcs_pma_wrap_v1_01_a/data/axi_ethernet_pcs_pma_wrap_v2_1_0.pao'
    > edk:axi_ethernet_pcs_pma_wrap_v1_01_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/axi_ethernet_pcs_pma_wrap_v1_01_a'
compile_simlib[edk:axi_ethernet_pcs_pma_wrap_v1_01_a]: 2 error(s), 1 warning(s), 61.49 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::axi_ethernet_pcs_pma_wrap_v1_01_a)' and 'END_COMPILATION_MESSAGES(modelsim::axi_ethernet_pcs_pma_wrap_v1_01_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library axi_ethernet_v1_01_a.
Library edk:axi_sysace_v1_01_a will be compiled, because no precompiled info.
--> Compiling edk:axi_sysace_v1_01_a library ...
    > edk:axi_sysace_v1_01_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores/axi_sysace_v1_01_a/data/axi_sysace_v2_1_0.pao'
    > edk:axi_sysace_v1_01_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/axi_sysace_v1_01_a'
compile_simlib[edk:axi_sysace_v1_01_a]: 1 error(s), 0 warning(s), 61.93 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::axi_sysace_v1_01_a)' and 'END_COMPILATION_MESSAGES(modelsim::axi_sysace_v1_01_a)' in the log file compile_simlib.log for details of compilation error(s).


Library edk:fcb_v10_v1_00_a will not be compiled, because it doesn't support the architechures.
compile_simlib[edk:fcb_v10_v1_00_a]: 0 error(s), 0 warning(s), 62.14 % complete

Library edk:v_scaler_v7_01_a will be compiled, because no precompiled info.
--> Compiling edk:v_scaler_v7_01_a library ...
    > edk:v_scaler_v7_01_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores/v_scaler_v7_01_a/data/v_scaler_v2_1_0.pao'
    > edk:v_scaler_v7_01_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/v_scaler_v7_01_a'
compile_simlib[edk:v_scaler_v7_01_a]: 2 error(s), 1 warning(s), 62.36 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::v_scaler_v7_01_a)' and 'END_COMPILATION_MESSAGES(modelsim::v_scaler_v7_01_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library axi_timebase_wdt_v1_01_a.
Exclude Superseded EDK child library axi_intc_v1_02_a.

Library edk:xps_intc_v2_01_a will not be compiled, because it doesn't support the architechures.
compile_simlib[edk:xps_intc_v2_01_a]: 0 error(s), 0 warning(s), 63.02 % complete

Exclude Superseded EDK child library v_manr_v4_00_a.

Library edk:xps_uartlite_v1_02_a will not be compiled, because it doesn't support the architechures.
compile_simlib[edk:xps_uartlite_v1_02_a]: 0 error(s), 0 warning(s), 63.46 % complete

Exclude Superseded EDK child library v_stats_v5_00_a.
Exclude Superseded EDK child library axi_perf_mon_v2_01_a.
Exclude Superseded EDK child library fit_timer_v1_01_c.
Exclude Superseded EDK child library xps_usb2_device_v2_00_a.
Exclude Superseded EDK child library axi_intc_v1_03_a.
Exclude Superseded EDK child library xps_mailbox_v2_00_b.

Library edk:fcb_v20_v1_00_a will not be compiled, because it doesn't support the architechures.
compile_simlib[edk:fcb_v20_v1_00_a]: 0 error(s), 0 warning(s), 64.99 % complete

Library edk:axi_pcie_mm_s_v1_02_a will be compiled, because no precompiled info.
--> Compiling edk:axi_pcie_mm_s_v1_02_a library ...
    > edk:axi_pcie_mm_s_v1_02_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//axi_pcie_mm_s_v1_02_a/data/axi_pcie_mm_s_v2_1_0.pao'
    > edk:axi_pcie_mm_s_v1_02_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/axi_pcie_mm_s_v1_02_a'
compile_simlib[edk:axi_pcie_mm_s_v1_02_a]: 2 error(s), 0 warning(s), 65.21 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::axi_pcie_mm_s_v1_02_a)' and 'END_COMPILATION_MESSAGES(modelsim::axi_pcie_mm_s_v1_02_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library axi_pcie_v1_02_a.

Library edk:xps_hwicap_v5_01_a will not be compiled, because it doesn't support the architechures.
compile_simlib[edk:xps_hwicap_v5_01_a]: 0 error(s), 0 warning(s), 65.65 % complete

Exclude Superseded EDK child library iomodule_v1_02_a.
Exclude Superseded EDK child library v_vid_in_axi4s_v2_00_a.
Library edk:gig_ethernet_pcs_pma_v11_04_a will be compiled, because no precompiled info.
--> Compiling edk:gig_ethernet_pcs_pma_v11_04_a library ...
    > edk:gig_ethernet_pcs_pma_v11_04_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores/gig_ethernet_pcs_pma_v11_04_a/data/gig_ethernet_pcs_pma_v2_1_0.pao'
    > edk:gig_ethernet_pcs_pma_v11_04_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/gig_ethernet_pcs_pma_v11_04_a'
compile_simlib[edk:gig_ethernet_pcs_pma_v11_04_a]: 2 error(s), 1 warning(s), 66.30 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::gig_ethernet_pcs_pma_v11_04_a)' and 'END_COMPILATION_MESSAGES(modelsim::gig_ethernet_pcs_pma_v11_04_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library axi_exerciser_v4_00_a.
Exclude Superseded EDK child library axi_usb2_device_v3_00_a.

Library edk:xps_epc_v1_02_a will not be compiled, because it doesn't support the architechures.
compile_simlib[edk:xps_epc_v1_02_a]: 0 error(s), 0 warning(s), 66.96 % complete

Exclude Superseded EDK child library axi_perf_mon_v1_00_a.

Library edk:axi_ethernet_soft_temac_wrap_v2_01_a will not be compiled, because it doesn't support the architechures.
compile_simlib[edk:axi_ethernet_soft_temac_wrap_v2_01_a]: 0 error(s), 0 warning(s), 67.40 % complete

Exclude Superseded EDK child library axi_ethernet_v2_01_a.

Library edk:isocm_v10_v2_00_b will not be compiled, because it doesn't support the architechures.
compile_simlib[edk:isocm_v10_v2_00_b]: 0 error(s), 0 warning(s), 67.83 % complete

Library edk:axi_enhanced_pcie_v1_04_a will be compiled, because no precompiled info.
--> Compiling edk:axi_enhanced_pcie_v1_04_a library ...
    > edk:axi_enhanced_pcie_v1_04_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores/axi_enhanced_pcie_v1_04_a/data/axi_enhanced_pcie_v2_1_0.pao'
    > edk:axi_enhanced_pcie_v1_04_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/axi_enhanced_pcie_v1_04_a'
compile_simlib[edk:axi_enhanced_pcie_v1_04_a]: 2 error(s), 0 warning(s), 68.05 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::axi_enhanced_pcie_v1_04_a)' and 'END_COMPILATION_MESSAGES(modelsim::axi_enhanced_pcie_v1_04_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library v_cfa_v5_00_a.
Exclude Superseded EDK child library lmb_bram_if_cntlr_v3_10_a.
Exclude Superseded EDK child library axi_ext_master_conn_v1_00_a.
Exclude Superseded EDK child library axi_cdma_v3_04_a.
Exclude Superseded EDK child library axi_ethernet_v2_00_a.
Library edk:emc_common_v5_03_b will be compiled, because no precompiled info.
--> Compiling edk:emc_common_v5_03_b library ...
    > edk:emc_common_v5_03_b library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v5_03_b/data/emc_common_v2_1_0.pao'
    > edk:emc_common_v5_03_b library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/emc_common_v5_03_b'
compile_simlib[edk:emc_common_v5_03_b]: 1 error(s), 0 warning(s), 69.37 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::emc_common_v5_03_b)' and 'END_COMPILATION_MESSAGES(modelsim::emc_common_v5_03_b)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library axi_iic_v1_02_a.
Exclude Superseded EDK child library axi_hwicap_v2_02_a.
Exclude Superseded EDK child library xps_usb2_device_v3_00_a.

Library edk:xps_deltasigma_adc_v1_01_a will not be compiled, because it doesn't support the architechures.
compile_simlib[edk:xps_deltasigma_adc_v1_01_a]: 0 error(s), 0 warning(s), 70.24 % complete

Library edk:util_ds_buf_v1_01_a will be compiled, because no precompiled info.
--> Compiling edk:util_ds_buf_v1_01_a library ...
    > edk:util_ds_buf_v1_01_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores/util_ds_buf_v1_01_a/data/util_ds_buf_v2_1_0.pao'
    > edk:util_ds_buf_v1_01_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/util_ds_buf_v1_01_a'
compile_simlib[edk:util_ds_buf_v1_01_a]: 1 error(s), 0 warning(s), 70.46 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::util_ds_buf_v1_01_a)' and 'END_COMPILATION_MESSAGES(modelsim::util_ds_buf_v1_01_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library mdm_v1_00_g.

Library edk:plbv46_pci_v1_04_a will not be compiled, because it doesn't support the architechures.
compile_simlib[edk:plbv46_pci_v1_04_a]: 0 error(s), 0 warning(s), 70.90 % complete

Exclude Superseded EDK child library chipscope_icon_v1_05_a.
Library edk:axi_pcie_v1_07_a will be compiled, because no precompiled info.
--> Compiling edk:axi_pcie_v1_07_a library ...
    > edk:axi_pcie_v1_07_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores/axi_pcie_v1_07_a/data/axi_pcie_v2_1_0.pao'
    > edk:axi_pcie_v1_07_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/axi_pcie_v1_07_a'
compile_simlib[edk:axi_pcie_v1_07_a]: 2 error(s), 0 warning(s), 71.33 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::axi_pcie_v1_07_a)' and 'END_COMPILATION_MESSAGES(modelsim::axi_pcie_v1_07_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library xps_uartlite_v1_01_a.

Library edk:mgt_protector_v1_00_a will not be compiled, because it doesn't support the architechures.
compile_simlib[edk:mgt_protector_v1_00_a]: 0 error(s), 0 warning(s), 71.77 % complete


Library edk:xps_bram_if_cntlr_v1_00_b will not be compiled, because it doesn't support the architechures.
compile_simlib[edk:xps_bram_if_cntlr_v1_00_b]: 0 error(s), 0 warning(s), 71.99 % complete

Library edk:block_plus_v1_10_b will be compiled, because no precompiled info.
--> Compiling edk:block_plus_v1_10_b library ...
    > edk:block_plus_v1_10_b library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_10_b/data/block_plus_v2_1_0.pao'
    > edk:block_plus_v1_10_b library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/block_plus_v1_10_b'
compile_simlib[edk:block_plus_v1_10_b]: 2 error(s), 1 warning(s), 72.21 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::block_plus_v1_10_b)' and 'END_COMPILATION_MESSAGES(modelsim::block_plus_v1_10_b)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library mailbox_v1_01_b.
Exclude Superseded EDK child library axi_timer_v1_03_a.
Exclude Superseded EDK child library plbv46_pcie_v4_06_a.
Exclude Superseded EDK child library xps_timebase_wdt_v1_01_a.

Library edk:dsocm_v10_v2_00_b will not be compiled, because it doesn't support the architechures.
compile_simlib[edk:dsocm_v10_v2_00_b]: 0 error(s), 0 warning(s), 73.30 % complete


Library edk:jtagppc_cntlr_v2_01_c will not be compiled, because it doesn't support the architechures.
compile_simlib[edk:jtagppc_cntlr_v2_01_c]: 0 error(s), 0 warning(s), 73.52 % complete

Exclude Superseded EDK child library axi_uart16550_v1_01_a.
Exclude Superseded EDK child library xps_timer_v1_01_b.
Exclude Superseded EDK child library axi_intc_v1_04_a.
Exclude Superseded EDK child library axi_apb_bridge_v1_00_a.
Exclude Superseded EDK child library xps_usb2_device_v4_00_a.
Exclude Superseded EDK child library xps_most_nic_v1_02_a.
Exclude Superseded EDK child library axi_timer_v1_02_a.
Exclude Superseded EDK child library axi_uartlite_v1_01_a.
Exclude Superseded EDK child library axi_iic_v1_01_a.

Library edk:xps_sysmon_adc_v3_00_b will not be compiled, because it doesn't support the architechures.
compile_simlib[edk:xps_sysmon_adc_v3_00_b]: 0 error(s), 0 warning(s), 75.71 % complete

Exclude Superseded EDK child library microblaze_v8_30_a.
Exclude Superseded EDK child library v_ccm_v4_00_a.
Library edk:spartan6_pcie_v1_03_a will be compiled, because no precompiled info.
--> Compiling edk:spartan6_pcie_v1_03_a library ...
    > edk:spartan6_pcie_v1_03_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores/spartan6_pcie_v1_03_a/data/spartan6_pcie_v2_1_0.pao'
    > edk:spartan6_pcie_v1_03_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/spartan6_pcie_v1_03_a'
compile_simlib[edk:spartan6_pcie_v1_03_a]: 2 error(s), 0 warning(s), 76.37 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::spartan6_pcie_v1_03_a)' and 'END_COMPILATION_MESSAGES(modelsim::spartan6_pcie_v1_03_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library axi_interconnect_v1_06_a.
Exclude Superseded EDK child library microblaze_v8_40_a.
Exclude Superseded EDK child library xps_usb2_device_v5_00_a.
Exclude Superseded EDK child library axi_perf_mon_v3_00_a.
Exclude Superseded EDK child library plbv46_plbv46_bridge_v1_03_a.
Exclude Superseded EDK child library system_cache_v1_00_a.
Exclude Superseded EDK child library microblaze_v8_50_b.
Library edk:v_gamma_v6_01_a will be compiled, because no precompiled info.
--> Compiling edk:v_gamma_v6_01_a library ...
    > edk:v_gamma_v6_01_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores/v_gamma_v6_01_a/data/v_gamma_v2_1_0.pao'
    > edk:v_gamma_v6_01_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/v_gamma_v6_01_a'
compile_simlib[edk:v_gamma_v6_01_a]: 2 error(s), 1 warning(s), 78.12 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::v_gamma_v6_01_a)' and 'END_COMPILATION_MESSAGES(modelsim::v_gamma_v6_01_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library iomodule_v1_03_a.

Library edk:dcr_v29_v1_00_b will not be compiled, because it doesn't support the architechures.
compile_simlib[edk:dcr_v29_v1_00_b]: 0 error(s), 0 warning(s), 78.56 % complete

Library edk:v_tpg_v4_00_a will be compiled, because no precompiled info.
--> Compiling edk:v_tpg_v4_00_a library ...
    > edk:v_tpg_v4_00_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores/v_tpg_v4_00_a/data/v_tpg_v2_1_0.pao'
    > edk:v_tpg_v4_00_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/v_tpg_v4_00_a'
compile_simlib[edk:v_tpg_v4_00_a]: 1 error(s), 0 warning(s), 78.77 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::v_tpg_v4_00_a)' and 'END_COMPILATION_MESSAGES(modelsim::v_tpg_v4_00_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library axi_apb_bridge_v1_01_a.
Library edk:chipscope_ila_v1_05_a will be compiled, because no precompiled info.
--> Compiling edk:chipscope_ila_v1_05_a library ...
    > edk:chipscope_ila_v1_05_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores/chipscope_ila_v1_05_a/data/chipscope_ila_v2_1_0.pao'
    > edk:chipscope_ila_v1_05_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/chipscope_ila_v1_05_a'
compile_simlib[edk:chipscope_ila_v1_05_a]: 1 error(s), 0 warning(s), 79.21 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::chipscope_ila_v1_05_a)' and 'END_COMPILATION_MESSAGES(modelsim::chipscope_ila_v1_05_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library axi_quad_spi_v2_00_a.
Exclude Superseded EDK child library iomodule_v1_01_a.
Exclude Superseded EDK child library microblaze_v7_30_b.
Exclude Superseded EDK child library axi_cdma_v3_02_a.
Exclude Superseded EDK child library axi_can_v1_03_a.
Exclude Superseded EDK child library v_enhance_v5_00_a.
Exclude Superseded EDK child library axi2axi_connector_v1_00_a.
Library edk:axi_enhanced_pcie_v1_03_a will be compiled, because no precompiled info.
--> Compiling edk:axi_enhanced_pcie_v1_03_a library ...
    > edk:axi_enhanced_pcie_v1_03_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores/axi_enhanced_pcie_v1_03_a/data/axi_enhanced_pcie_v2_1_0.pao'
    > edk:axi_enhanced_pcie_v1_03_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/axi_enhanced_pcie_v1_03_a'
compile_simlib[edk:axi_enhanced_pcie_v1_03_a]: 2 error(s), 0 warning(s), 80.96 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::axi_enhanced_pcie_v1_03_a)' and 'END_COMPILATION_MESSAGES(modelsim::axi_enhanced_pcie_v1_03_a)' in the log file compile_simlib.log for details of compilation error(s).


Library edk:xps_deltasigma_dac_v1_01_a will not be compiled, because it doesn't support the architechures.
compile_simlib[edk:xps_deltasigma_dac_v1_01_a]: 0 error(s), 0 warning(s), 81.18 % complete

Exclude Superseded EDK child library v_manr_v5_00_a.
Exclude Superseded EDK child library axis_vbroadcaster_v1_00_a.

Library edk:ppc405_virtex4_v2_01_b will not be compiled, because it doesn't support the architechures.
compile_simlib[edk:ppc405_virtex4_v2_01_b]: 0 error(s), 0 warning(s), 81.84 % complete


Library edk:dcm_module_v1_00_e will not be compiled, because it doesn't support the architechures.
compile_simlib[edk:dcm_module_v1_00_e]: 0 error(s), 0 warning(s), 82.06 % complete

Exclude Superseded EDK child library xps_usb2_device_v3_01_a.
Exclude Superseded EDK child library v_ycrcb2rgb_v5_00_a.
Exclude Superseded EDK child library v_gamma_v5_00_a.

Library edk:xps_timer_v1_02_a will not be compiled, because it doesn't support the architechures.
compile_simlib[edk:xps_timer_v1_02_a]: 0 error(s), 0 warning(s), 82.93 % complete

Exclude Superseded EDK child library plbv46_plbv46_bridge_v1_02_b.
Exclude Superseded EDK child library axi_timebase_wdt_v1_00_a.
Exclude Superseded EDK child library axi_usb2_device_v1_00_a.
Library edk:csum_v1_00_a will be compiled, because no precompiled info.
--> Compiling edk:csum_v1_00_a library ...
    > edk:csum_v1_00_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores/csum_v1_00_a/data/csum_v2_1_0.pao'
    > edk:csum_v1_00_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/csum_v1_00_a'
compile_simlib[edk:csum_v1_00_a]: 1 error(s), 0 warning(s), 83.81 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::csum_v1_00_a)' and 'END_COMPILATION_MESSAGES(modelsim::csum_v1_00_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library lmb_v10_v1_00_a.
Library edk:v_osd_v5_01_a will be compiled, because no precompiled info.
--> Compiling edk:v_osd_v5_01_a library ...
    > edk:v_osd_v5_01_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores/v_osd_v5_01_a/data/v_osd_v2_1_0.pao'
    > edk:v_osd_v5_01_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/v_osd_v5_01_a'
compile_simlib[edk:v_osd_v5_01_a]: 2 error(s), 1 warning(s), 84.25 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::v_osd_v5_01_a)' and 'END_COMPILATION_MESSAGES(modelsim::v_osd_v5_01_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library v_noise_v5_00_a.
Exclude Superseded EDK child library axi_fifo_mm_s_v2_01_a.
Exclude Superseded EDK child library proc_sys_reset_v3_00_a.
Exclude Superseded EDK child library lmb_v10_v2_00_b.
Library edk:gig_ethernet_pcs_pma_v11_05_a will be compiled, because no precompiled info.
--> Compiling edk:gig_ethernet_pcs_pma_v11_05_a library ...
    > edk:gig_ethernet_pcs_pma_v11_05_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores/gig_ethernet_pcs_pma_v11_05_a/data/gig_ethernet_pcs_pma_v2_1_0.pao'
    > edk:gig_ethernet_pcs_pma_v11_05_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/gig_ethernet_pcs_pma_v11_05_a'
compile_simlib[edk:gig_ethernet_pcs_pma_v11_05_a]: 2 error(s), 1 warning(s), 85.34 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::gig_ethernet_pcs_pma_v11_05_a)' and 'END_COMPILATION_MESSAGES(modelsim::gig_ethernet_pcs_pma_v11_05_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library xps_ethernetlite_v3_01_a.
Library edk:v_noise_v5_01_a will be compiled, because no precompiled info.
--> Compiling edk:v_noise_v5_01_a library ...
    > edk:v_noise_v5_01_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores/v_noise_v5_01_a/data/v_noise_v2_1_0.pao'
    > edk:v_noise_v5_01_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/v_noise_v5_01_a'
compile_simlib[edk:v_noise_v5_01_a]: 2 error(s), 1 warning(s), 85.78 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::v_noise_v5_01_a)' and 'END_COMPILATION_MESSAGES(modelsim::v_noise_v5_01_a)' in the log file compile_simlib.log for details of compilation error(s).

Library edk:axi_pcie_mm_s_v1_04_a will be compiled, because no precompiled info.
--> Compiling edk:axi_pcie_mm_s_v1_04_a library ...
    > edk:axi_pcie_mm_s_v1_04_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//axi_pcie_mm_s_v1_04_a/data/axi_pcie_mm_s_v2_1_0.pao'
    > edk:axi_pcie_mm_s_v1_04_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/axi_pcie_mm_s_v1_04_a'
compile_simlib[edk:axi_pcie_mm_s_v1_04_a]: 2 error(s), 0 warning(s), 86.00 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::axi_pcie_mm_s_v1_04_a)' and 'END_COMPILATION_MESSAGES(modelsim::axi_pcie_mm_s_v1_04_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library axi_pcie_v1_04_a.
Exclude Superseded EDK child library axi_hwicap_v2_03_a.
Exclude Superseded EDK child library plbv46_pcie_v4_02_a.
Exclude Superseded EDK child library axi_emc_v1_03_b.
Exclude Superseded EDK child library axi_pcie_v1_03_a.
Exclude Superseded EDK child library iomodule_v1_02_b.
Library edk:v_axi4s_vid_out_v2_01_a will be compiled, because no precompiled info.
--> Compiling edk:v_axi4s_vid_out_v2_01_a library ...
    > edk:v_axi4s_vid_out_v2_01_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores/v_axi4s_vid_out_v2_01_a/data/v_axi4s_vid_out_v2_1_0.pao'
    > edk:v_axi4s_vid_out_v2_01_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/v_axi4s_vid_out_v2_01_a'
compile_simlib[edk:v_axi4s_vid_out_v2_01_a]: 1 error(s), 0 warning(s), 87.53 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::v_axi4s_vid_out_v2_01_a)' and 'END_COMPILATION_MESSAGES(modelsim::v_axi4s_vid_out_v2_01_a)' in the log file compile_simlib.log for details of compilation error(s).

Library edk:chipscope_vio_v1_05_a will be compiled, because no precompiled info.
--> Compiling edk:chipscope_vio_v1_05_a library ...
    > edk:chipscope_vio_v1_05_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores/chipscope_vio_v1_05_a/data/chipscope_vio_v2_1_0.pao'
    > edk:chipscope_vio_v1_05_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/chipscope_vio_v1_05_a'
compile_simlib[edk:chipscope_vio_v1_05_a]: 1 error(s), 0 warning(s), 87.75 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::chipscope_vio_v1_05_a)' and 'END_COMPILATION_MESSAGES(modelsim::chipscope_vio_v1_05_a)' in the log file compile_simlib.log for details of compilation error(s).

Library edk:v_ccm_v5_01_a will be compiled, because no precompiled info.
--> Compiling edk:v_ccm_v5_01_a library ...
    > edk:v_ccm_v5_01_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores/v_ccm_v5_01_a/data/v_ccm_v2_1_0.pao'
    > edk:v_ccm_v5_01_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/v_ccm_v5_01_a'
compile_simlib[edk:v_ccm_v5_01_a]: 2 error(s), 1 warning(s), 87.96 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::v_ccm_v5_01_a)' and 'END_COMPILATION_MESSAGES(modelsim::v_ccm_v5_01_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library lmb_bram_if_cntlr_v3_10_c.
Exclude Superseded EDK child library lmb_bram_if_cntlr_v2_10_b.
Exclude Superseded EDK child library axi_gpio_v1_01_b.
Exclude Superseded EDK child library xps_can_v3_00_a.
Exclude Superseded EDK child library util_vector_logic_v1_00_a.
Exclude Superseded EDK child library axi_hwicap_v2_01_a.
Library edk:block_plus_v1_12_a will be compiled, because no precompiled info.
--> Compiling edk:block_plus_v1_12_a library ...
    > edk:block_plus_v1_12_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_12_a/data/block_plus_v2_1_0.pao'
    > edk:block_plus_v1_12_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/block_plus_v1_12_a'
compile_simlib[edk:block_plus_v1_12_a]: 2 error(s), 0 warning(s), 89.50 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::block_plus_v1_12_a)' and 'END_COMPILATION_MESSAGES(modelsim::block_plus_v1_12_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library axi_vdma_v5_02_a.
Exclude Superseded EDK child library v_cresample_v2_00_a.
Exclude Superseded EDK child library v_enhance_v5_01_a.
Library edk:emc_common_v2_00_a will be compiled, because no precompiled info.
--> Compiling edk:emc_common_v2_00_a library ...
    > edk:emc_common_v2_00_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/data/emc_common_v2_1_0.pao'
    > edk:emc_common_v2_00_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/emc_common_v2_00_a'
compile_simlib[edk:emc_common_v2_00_a]: 1 error(s), 0 warning(s), 90.37 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::emc_common_v2_00_a)' and 'END_COMPILATION_MESSAGES(modelsim::emc_common_v2_00_a)' in the log file compile_simlib.log for details of compilation error(s).


Library edk:dcr_intc_v2_00_a will not be compiled, because it doesn't support the architechures.
compile_simlib[edk:dcr_intc_v2_00_a]: 0 error(s), 0 warning(s), 90.59 % complete

Exclude Superseded EDK child library axis_vremapper_v1_00_a.
Library edk:axi_master_lite_v1_00_a will be compiled, because no precompiled info.
--> Compiling edk:axi_master_lite_v1_00_a library ...
    > edk:axi_master_lite_v1_00_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_lite_v1_00_a/data/axi_master_lite_v2_1_0.pao'
    > edk:axi_master_lite_v1_00_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/axi_master_lite_v1_00_a'
compile_simlib[edk:axi_master_lite_v1_00_a]: 1 error(s), 0 warning(s), 91.03 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::axi_master_lite_v1_00_a)' and 'END_COMPILATION_MESSAGES(modelsim::axi_master_lite_v1_00_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library microblaze_v8_40_b.
Library edk:gmii_to_rgmii_v1_00_a will be compiled, because no precompiled info.
--> Compiling edk:gmii_to_rgmii_v1_00_a library ...
    > edk:gmii_to_rgmii_v1_00_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores/gmii_to_rgmii_v1_00_a/data/gmii_to_rgmii_v2_1_0.pao'
    > edk:gmii_to_rgmii_v1_00_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/gmii_to_rgmii_v1_00_a'
compile_simlib[edk:gmii_to_rgmii_v1_00_a]: 1 error(s), 0 warning(s), 91.47 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::gmii_to_rgmii_v1_00_a)' and 'END_COMPILATION_MESSAGES(modelsim::gmii_to_rgmii_v1_00_a)' in the log file compile_simlib.log for details of compilation error(s).


Library edk:xps_ll_fifo_v1_02_a will not be compiled, because it doesn't support the architechures.
compile_simlib[edk:xps_ll_fifo_v1_02_a]: 0 error(s), 0 warning(s), 91.68 % complete


Library edk:fcb2fsl_bridge_v1_00_a will not be compiled, because it doesn't support the architechures.
compile_simlib[edk:fcb2fsl_bridge_v1_00_a]: 0 error(s), 0 warning(s), 91.90 % complete

Exclude Superseded EDK child library v_enhance_v4_00_a.

Library edk:xps_usb2_device_v7_01_a will not be compiled, because it doesn't support the architechures.
compile_simlib[edk:xps_usb2_device_v7_01_a]: 0 error(s), 0 warning(s), 92.34 % complete

Exclude Superseded EDK child library axi_hwicap_v2_00_a.
Exclude Superseded EDK child library v_scaler_v6_00_a.

Library edk:xps_sysace_v1_01_a will not be compiled, because it doesn't support the architechures.
compile_simlib[edk:xps_sysace_v1_01_a]: 0 error(s), 0 warning(s), 93.00 % complete

Exclude Superseded EDK child library axi_plbv46_bridge_v2_00_a.
Library edk:v_manr_v5_01_a will be compiled, because no precompiled info.
--> Compiling edk:v_manr_v5_01_a library ...
    > edk:v_manr_v5_01_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores/v_manr_v5_01_a/data/v_manr_v2_1_0.pao'
    > edk:v_manr_v5_01_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/v_manr_v5_01_a'
compile_simlib[edk:v_manr_v5_01_a]: 2 error(s), 1 warning(s), 93.44 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::v_manr_v5_01_a)' and 'END_COMPILATION_MESSAGES(modelsim::v_manr_v5_01_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library xps_iic_v2_01_a.
Library edk:mii_to_rmii_v1_01_a will be compiled, because no precompiled info.
--> Compiling edk:mii_to_rmii_v1_01_a library ...
    > edk:mii_to_rmii_v1_01_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores/mii_to_rmii_v1_01_a/data/mii_to_rmii_v2_1_0.pao'
    > edk:mii_to_rmii_v1_01_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/mii_to_rmii_v1_01_a'
compile_simlib[edk:mii_to_rmii_v1_01_a]: 1 error(s), 0 warning(s), 93.87 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::mii_to_rmii_v1_01_a)' and 'END_COMPILATION_MESSAGES(modelsim::mii_to_rmii_v1_01_a)' in the log file compile_simlib.log for details of compilation error(s).

Library edk:cdn_axi4_lite_master_bfm_wrap_v2_01_b will be compiled, because no precompiled info.
--> Compiling edk:cdn_axi4_lite_master_bfm_wrap_v2_01_b library ...
    > edk:cdn_axi4_lite_master_bfm_wrap_v2_01_b library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxBFMinterface/pcores/cdn_axi4_lite_master_bfm_wrap_v2_01_b/data/cdn_axi4_lite_master_bfm_wrap_v2_1_0.pao'
    > edk:cdn_axi4_lite_master_bfm_wrap_v2_01_b library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/cdn_axi4_lite_master_bfm_wrap_v2_01_b'
compile_simlib[edk:cdn_axi4_lite_master_bfm_wrap_v2_01_b]: 1 error(s), 0 warning(s), 94.09 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::cdn_axi4_lite_master_bfm_wrap_v2_01_b)' and 'END_COMPILATION_MESSAGES(modelsim::cdn_axi4_lite_master_bfm_wrap_v2_01_b)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library cdn_axi4_slave_bfm_wrap_v2_01_a.
Exclude Superseded EDK child library cdn_axi4_lite_slave_bfm_wrap_v2_00_a.
Exclude Superseded EDK child library cdn_axi4_streaming_slave_bfm_wrap_v1_00_a.
Library edk:cdn_axi4_master_bfm_wrap_v2_01_b will be compiled, because no precompiled info.
--> Compiling edk:cdn_axi4_master_bfm_wrap_v2_01_b library ...
    > edk:cdn_axi4_master_bfm_wrap_v2_01_b library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxBFMinterface/pcores/cdn_axi4_master_bfm_wrap_v2_01_b/data/cdn_axi4_master_bfm_wrap_v2_1_0.pao'
    > edk:cdn_axi4_master_bfm_wrap_v2_01_b library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/cdn_axi4_master_bfm_wrap_v2_01_b'
compile_simlib[edk:cdn_axi4_master_bfm_wrap_v2_01_b]: 1 error(s), 0 warning(s), 94.97 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::cdn_axi4_master_bfm_wrap_v2_01_b)' and 'END_COMPILATION_MESSAGES(modelsim::cdn_axi4_master_bfm_wrap_v2_01_b)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library cdn_axi3_master_bfm_wrap_v2_01_a.
Exclude Superseded EDK child library cdn_axi3_master_bfm_wrap_v1_00_a.
Exclude Superseded EDK child library cdn_axi4_master_bfm_wrap_v2_00_a.
Exclude Superseded EDK child library cdn_axi4_streaming_master_bfm_wrap_v1_00_a.
Library edk:cdn_axi4_lite_slave_bfm_wrap_v2_01_b will be compiled, because no precompiled info.
--> Compiling edk:cdn_axi4_lite_slave_bfm_wrap_v2_01_b library ...
    > edk:cdn_axi4_lite_slave_bfm_wrap_v2_01_b library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxBFMinterface/pcores/cdn_axi4_lite_slave_bfm_wrap_v2_01_b/data/cdn_axi4_lite_slave_bfm_wrap_v2_1_0.pao'
    > edk:cdn_axi4_lite_slave_bfm_wrap_v2_01_b library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/cdn_axi4_lite_slave_bfm_wrap_v2_01_b'
compile_simlib[edk:cdn_axi4_lite_slave_bfm_wrap_v2_01_b]: 1 error(s), 0 warning(s), 96.06 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::cdn_axi4_lite_slave_bfm_wrap_v2_01_b)' and 'END_COMPILATION_MESSAGES(modelsim::cdn_axi4_lite_slave_bfm_wrap_v2_01_b)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library cdn_axi3_slave_bfm_wrap_v1_00_a.
Exclude Superseded EDK child library cdn_axi4_lite_master_bfm_wrap_v2_00_a.
Exclude Superseded EDK child library cdn_axi3_slave_bfm_wrap_v2_01_a.
Library edk:cdn_axi4_streaming_slave_bfm_wrap_v2_01_b will be compiled, because no precompiled info.
--> Compiling edk:cdn_axi4_streaming_slave_bfm_wrap_v2_01_b library ...
    > edk:cdn_axi4_streaming_slave_bfm_wrap_v2_01_b library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxBFMinterface/pcores/cdn_axi4_streaming_slave_bfm_wrap_v2_01_b/data/cdn_axi4_streaming_slave_bfm_wrap_v2_1_0.pao'
    > edk:cdn_axi4_streaming_slave_bfm_wrap_v2_01_b library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/cdn_axi4_streaming_slave_bfm_wrap_v2_01_b'
compile_simlib[edk:cdn_axi4_streaming_slave_bfm_wrap_v2_01_b]: 1 error(s), 0 warning(s), 96.94 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::cdn_axi4_streaming_slave_bfm_wrap_v2_01_b)' and 'END_COMPILATION_MESSAGES(modelsim::cdn_axi4_streaming_slave_bfm_wrap_v2_01_b)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library cdn_axi4_streaming_master_bfm_wrap_v2_01_a.
Exclude Superseded EDK child library cdn_axi4_slave_bfm_wrap_v2_00_a.
Exclude Superseded EDK child library cdn_axi4_slave_bfm_wrap_v1_00_a.
Exclude Superseded EDK child library cdn_axi4_lite_slave_bfm_wrap_v1_00_a.
Library edk:cdn_axi3_master_bfm_wrap_v2_01_b will be compiled, because no precompiled info.
--> Compiling edk:cdn_axi3_master_bfm_wrap_v2_01_b library ...
    > edk:cdn_axi3_master_bfm_wrap_v2_01_b library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxBFMinterface/pcores/cdn_axi3_master_bfm_wrap_v2_01_b/data/cdn_axi3_master_bfm_wrap_v2_1_0.pao'
    > edk:cdn_axi3_master_bfm_wrap_v2_01_b library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/cdn_axi3_master_bfm_wrap_v2_01_b'
compile_simlib[edk:cdn_axi3_master_bfm_wrap_v2_01_b]: 1 error(s), 0 warning(s), 98.03 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::cdn_axi3_master_bfm_wrap_v2_01_b)' and 'END_COMPILATION_MESSAGES(modelsim::cdn_axi3_master_bfm_wrap_v2_01_b)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library cdn_axi4_streaming_slave_bfm_wrap_v2_01_a.
Exclude Superseded EDK child library cdn_axi4_lite_master_bfm_wrap_v2_01_a.
Library edk:cdn_axi4_streaming_master_bfm_wrap_v2_01_b will be compiled, because no precompiled info.
--> Compiling edk:cdn_axi4_streaming_master_bfm_wrap_v2_01_b library ...
    > edk:cdn_axi4_streaming_master_bfm_wrap_v2_01_b library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxBFMinterface/pcores/cdn_axi4_streaming_master_bfm_wrap_v2_01_b/data/cdn_axi4_streaming_master_bfm_wrap_v2_1_0.pao'
    > edk:cdn_axi4_streaming_master_bfm_wrap_v2_01_b library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/cdn_axi4_streaming_master_bfm_wrap_v2_01_b'
compile_simlib[edk:cdn_axi4_streaming_master_bfm_wrap_v2_01_b]: 1 error(s), 0 warning(s), 98.69 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::cdn_axi4_streaming_master_bfm_wrap_v2_01_b)' and 'END_COMPILATION_MESSAGES(modelsim::cdn_axi4_streaming_master_bfm_wrap_v2_01_b)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library cdn_axi4_lite_slave_bfm_wrap_v2_01_a.
Library edk:cdn_axi4_slave_bfm_wrap_v2_01_b will be compiled, because no precompiled info.
--> Compiling edk:cdn_axi4_slave_bfm_wrap_v2_01_b library ...
    > edk:cdn_axi4_slave_bfm_wrap_v2_01_b library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxBFMinterface/pcores/cdn_axi4_slave_bfm_wrap_v2_01_b/data/cdn_axi4_slave_bfm_wrap_v2_1_0.pao'
    > edk:cdn_axi4_slave_bfm_wrap_v2_01_b library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/cdn_axi4_slave_bfm_wrap_v2_01_b'
compile_simlib[edk:cdn_axi4_slave_bfm_wrap_v2_01_b]: 1 error(s), 0 warning(s), 99.12 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::cdn_axi4_slave_bfm_wrap_v2_01_b)' and 'END_COMPILATION_MESSAGES(modelsim::cdn_axi4_slave_bfm_wrap_v2_01_b)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library cdn_axi4_master_bfm_wrap_v2_01_a.
Library edk:cdn_axi3_slave_bfm_wrap_v2_01_b will be compiled, because no precompiled info.
--> Compiling edk:cdn_axi3_slave_bfm_wrap_v2_01_b library ...
    > edk:cdn_axi3_slave_bfm_wrap_v2_01_b library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxBFMinterface/pcores/cdn_axi3_slave_bfm_wrap_v2_01_b/data/cdn_axi3_slave_bfm_wrap_v2_1_0.pao'
    > edk:cdn_axi3_slave_bfm_wrap_v2_01_b library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/cdn_axi3_slave_bfm_wrap_v2_01_b'
compile_simlib[edk:cdn_axi3_slave_bfm_wrap_v2_01_b]: 1 error(s), 0 warning(s), 99.56 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::cdn_axi3_slave_bfm_wrap_v2_01_b)' and 'END_COMPILATION_MESSAGES(modelsim::cdn_axi3_slave_bfm_wrap_v2_01_b)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library cdn_axi4_master_bfm_wrap_v1_00_a.
Exclude Superseded EDK child library cdn_axi4_lite_master_bfm_wrap_v1_00_a.
compile_simlib[edk]: 204 error(s), 35 warning(s), 100.00 % complete


Copying setup file 'modelsim.ini' to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/modelsim.ini' ...
**********************************************************************************************
*                                   COMPILATION SUMMARY                                      *
*                                                                                            *
*  Simulator used: modelsim                                                                  *
*  Compiled on: Thu May 18 12:56:38 2023                                                     *
*                                                                                            *
**********************************************************************************************
*               Library                |  Lang   |  Mapped Name(s)   | Err#(s)  |  Warn#(s)  *
*--------------------------------------------------------------------------------------------*
*  secureip                            | verilog | secureip          | 2        | 0          *
*--------------------------------------------------------------------------------------------*
*  unisim                              | vhdl    | unisim            | 3        | 0          *
*--------------------------------------------------------------------------------------------*
*  unisim                              | verilog | unisims_ver       | 3        | 0          *
*--------------------------------------------------------------------------------------------*
*  simprim                             | verilog | simprims_ver      | 1        | 0          *
*--------------------------------------------------------------------------------------------*
*  xilinxcorelib                       | vhdl    | xilinxcorelib     | 1        | 0          *
*--------------------------------------------------------------------------------------------*
*  xilinxcorelib                       | verilog | xilinxcorelib_ver | 1        | 0          *
*--------------------------------------------------------------------------------------------*
*  edk                                 |         | edk               | 204      | 35         *
*--------------------------------------------------------------------------------------------*

compile_simlib tcltask - end ... (0)
compile_simlib: Time (s): cpu = 00:02:35 ; elapsed = 00:02:16 . Memory (MB): peak = 5024.844 ; gain = 0.000
compile_simlib -simulator modelsim -simulator_exec_path {/home/nourhan/intelFPGA/20.1/modelsim_ase/bin/} -family all -language all -library all -dir {/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim}
compile_simlib tcltask - begin ...
Reading the configuration file - '/home/nourhan/Vivado/2013.4/data/parts/xilinx/compxlib/compxlib_defaults.acd' ...
Reading the compile_simlib configuration file - 'compile_simlib.cfg' ...
WARNING: [Common 17-249] Param 'edkSupport' is already registered

Library Source Paths => '/home/nourhan/Vivado/2013.4/data /home/nourhan/Vivado/2013.4/ids_lite/ISE'
Current Working Directory => '/home/nourhan/Documents/AccDNN/build/ips_prj'
Compilation Mode = FAST
Compilation Format = 64-bit
Execute Mode = ON
Execute Platform = lin64
Scheduling library installation & compilation for architectures: all

Scheduling library installation & compilation for libraries: all

Signature:-
------------------------------------------------------------------------------
compile_simlib -simulator modelsim -simulator_exec_path /home/nourhan/intelFPGA/20.1/modelsim_ase/bin/ -family all -language all -library all -dir /home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim
------------------------------------------------------------------------------
Setting compile_simlib main output directory to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim'.
Setting smulator 'modelsim' output directory to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim'.

Setting up the simulator 'modelsim' for compilation ...
The executable path is set to '/home/nourhan/intelFPGA/20.1/modelsim_ase/bin/' ...
Encrypted File /home/nourhan/Vivado/2013.4/data/vhdl/src/unisims/unisim_retarget_VCOMP.vhdp.
Generating the file - '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/.compedklib_ise_info' for EDK ...
Retrieving the .pao files for EDK library ...
Building the library hierarchies from the .pao files for EDK library ...
Assigning the netlist files to the hierarchies for EDK library ...



Compiling Xilinx HDL Libraries for 'modelsim' simulator
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
Language => 'vhdl,verilog'
Output directory => '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim'


Library verilog.secureip will be compiled, because precompiled info is outdated.
--> Compiling verilog.secureip library ...
    > verilog.secureip library compiled from /home/nourhan/Vivado/2013.4/data/secureip
    > verilog.secureip library compiled to /home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/secureip
    > Log file '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/secureip/.cxl.verilog.secureip.secureip.lin64.log' generated

Library verilog.secureip:verilog.axi_bfm will be compiled, because precompiled info is outdated.
--> Compiling verilog.secureip:verilog.axi_bfm library ...
    > verilog.secureip:verilog.axi_bfm library compiled from /home/nourhan/Vivado/2013.4/data/secureip/axi_bfm
    > verilog.secureip:verilog.axi_bfm library compiled to /home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/secureip
    > Log file '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/secureip/.cxl.verilog.axi_bfm.secureip.lin64.log' generated
compile_simlib[verilog.secureip:verilog.axi_bfm]: 1 error(s), 0 warning(s)

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim:verilog:axi_bfm)' and 'END_COMPILATION_MESSAGES(modelsim:verilog:axi_bfm)' in the log file compile_simlib.log for details of compilation error(s).

compile_simlib[verilog.secureip]: 2 error(s), 0 warning(s), 14.29 % complete


Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim:verilog:secureip)' and 'END_COMPILATION_MESSAGES(modelsim:verilog:secureip)' in the log file compile_simlib.log for details of compilation error(s).


Library vhdl.unisim will be compiled, because precompiled info is outdated.
--> Compiling vhdl.unisim library ...
    > vhdl.unisim library compiled from /home/nourhan/Vivado/2013.4/data/vhdl/src/unisims
    > vhdl.unisim library compiled to /home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/unisim
    > Log file '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/unisim/.cxl.vhdl.unisim.unisim.lin64.log' generated

Library vhdl.unisim:vhdl.unimacro will be compiled, because precompiled info is outdated.
--> Compiling vhdl.unisim:vhdl.unimacro library ...
    > vhdl.unisim:vhdl.unimacro library compiled from /home/nourhan/Vivado/2013.4/data/vhdl/src/unimacro
    > vhdl.unisim:vhdl.unimacro library compiled to /home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/unimacro
    > Log file '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/unimacro/.cxl.vhdl.unimacro.unimacro.lin64.log' generated
compile_simlib[vhdl.unisim:vhdl.unimacro]: 1 error(s), 0 warning(s)

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:unimacro)' and 'END_COMPILATION_MESSAGES(modelsim:vhdl:unimacro)' in the log file compile_simlib.log for details of compilation error(s).


Library vhdl.unisim:vhdl.unifast will be compiled, because precompiled info is outdated.
--> Compiling vhdl.unisim:vhdl.unifast library ...
    > vhdl.unisim:vhdl.unifast library compiled from /home/nourhan/Vivado/2013.4/data/vhdl/src/unifast
    > vhdl.unisim:vhdl.unifast library compiled to /home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/unifast
    > Log file '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/unifast/.cxl.vhdl.unifast.unifast.lin64.log' generated
compile_simlib[vhdl.unisim:vhdl.unifast]: 1 error(s), 0 warning(s)

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:unifast)' and 'END_COMPILATION_MESSAGES(modelsim:vhdl:unifast)' in the log file compile_simlib.log for details of compilation error(s).

compile_simlib[vhdl.unisim]: 3 error(s), 0 warning(s), 28.57 % complete


Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:unisim)' and 'END_COMPILATION_MESSAGES(modelsim:vhdl:unisim)' in the log file compile_simlib.log for details of compilation error(s).


Library verilog.unisim will be compiled, because precompiled info is outdated.
--> Compiling verilog.unisim library ...
    > verilog.unisim library compiled from /home/nourhan/Vivado/2013.4/data/verilog/src
    > verilog.unisim library compiled to /home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/unisims_ver
    > Log file '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/unisims_ver/.cxl.verilog.unisim.unisims_ver.lin64.log' generated

Library verilog.unisim:verilog.unimacro will be compiled, because precompiled info is outdated.
--> Compiling verilog.unisim:verilog.unimacro library ...
    > verilog.unisim:verilog.unimacro library compiled from /home/nourhan/Vivado/2013.4/data/verilog/src/unimacro
    > verilog.unisim:verilog.unimacro library compiled to /home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/unimacro_ver
    > Log file '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/unimacro_ver/.cxl.verilog.unimacro.unimacro_ver.lin64.log' generated
compile_simlib[verilog.unisim:verilog.unimacro]: 1 error(s), 0 warning(s)

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim:verilog:unimacro)' and 'END_COMPILATION_MESSAGES(modelsim:verilog:unimacro)' in the log file compile_simlib.log for details of compilation error(s).


Library verilog.unisim:verilog.unifast will be compiled, because precompiled info is outdated.
--> Compiling verilog.unisim:verilog.unifast library ...
    > verilog.unisim:verilog.unifast library compiled from /home/nourhan/Vivado/2013.4/data/verilog/src/unifast
    > verilog.unisim:verilog.unifast library compiled to /home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/unifast_ver
    > Log file '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/unifast_ver/.cxl.verilog.unifast.unifast_ver.lin64.log' generated
compile_simlib[verilog.unisim:verilog.unifast]: 1 error(s), 0 warning(s)

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim:verilog:unifast)' and 'END_COMPILATION_MESSAGES(modelsim:verilog:unifast)' in the log file compile_simlib.log for details of compilation error(s).

compile_simlib[verilog.unisim]: 3 error(s), 0 warning(s), 42.86 % complete


Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim:verilog:unisim)' and 'END_COMPILATION_MESSAGES(modelsim:verilog:unisim)' in the log file compile_simlib.log for details of compilation error(s).


Library verilog.simprim will be compiled, because precompiled info is outdated.
--> Compiling verilog.simprim library ...
    > verilog.simprim library compiled from /home/nourhan/Vivado/2013.4/data/verilog/src/unisims
    > verilog.simprim library compiled to /home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/simprims_ver
    > Log file '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/simprims_ver/.cxl.verilog.simprim.simprims_ver.lin64.log' generated
compile_simlib[verilog.simprim]: 1 error(s), 0 warning(s), 57.14 % complete


Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim:verilog:simprim)' and 'END_COMPILATION_MESSAGES(modelsim:verilog:simprim)' in the log file compile_simlib.log for details of compilation error(s).


Library vhdl.xilinxcorelib will be compiled, because precompiled info is outdated.
--> Compiling vhdl.xilinxcorelib library ...
    > vhdl.xilinxcorelib library compiled from /home/nourhan/Vivado/2013.4/ids_lite/ISE/vhdl/src/XilinxCoreLib
    > vhdl.xilinxcorelib library compiled to /home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/xilinxcorelib
    > Log file '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/xilinxcorelib/.cxl.vhdl.xilinxcorelib.xilinxcorelib.lin64.log' generated
compile_simlib[vhdl.xilinxcorelib]: 1 error(s), 0 warning(s), 71.43 % complete


Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:xilinxcorelib)' and 'END_COMPILATION_MESSAGES(modelsim:vhdl:xilinxcorelib)' in the log file compile_simlib.log for details of compilation error(s).


Library verilog.xilinxcorelib will be compiled, because precompiled info is outdated.
--> Compiling verilog.xilinxcorelib library ...
    > verilog.xilinxcorelib library compiled from /home/nourhan/Vivado/2013.4/ids_lite/ISE/verilog/src/XilinxCoreLib
    > verilog.xilinxcorelib library compiled to /home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/xilinxcorelib_ver
    > Log file '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/xilinxcorelib_ver/.cxl.verilog.xilinxcorelib.xilinxcorelib_ver.lin64.log' generated
compile_simlib[verilog.xilinxcorelib]: 1 error(s), 0 warning(s), 85.71 % complete


Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim:verilog:xilinxcorelib)' and 'END_COMPILATION_MESSAGES(modelsim:verilog:xilinxcorelib)' in the log file compile_simlib.log for details of compilation error(s).


Library edk will be compiled, because precompiled info is outdated.

Library edk:proc_common_v3_00_a will be compiled, because precompiled info is outdated.
--> Compiling edk:proc_common_v3_00_a library ...
    > edk:proc_common_v3_00_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//proc_common_v3_00_a/data/proc_common_v2_1_0.pao'
    > edk:proc_common_v3_00_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/proc_common_v3_00_a'
compile_simlib[edk:proc_common_v3_00_a]: 1 error(s), 0 warning(s), 0.22 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::proc_common_v3_00_a)' and 'END_COMPILATION_MESSAGES(modelsim::proc_common_v3_00_a)' in the log file compile_simlib.log for details of compilation error(s).


Library edk:plbv46_slave_burst_v1_01_a will be compiled, because precompiled info is outdated.
--> Compiling edk:plbv46_slave_burst_v1_01_a library ...
    > edk:plbv46_slave_burst_v1_01_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//plbv46_slave_burst_v1_01_a/data/plbv46_slave_burst_v2_1_0.pao'
    > edk:plbv46_slave_burst_v1_01_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/plbv46_slave_burst_v1_01_a'
compile_simlib[edk:plbv46_slave_burst_v1_01_a]: 1 error(s), 0 warning(s), 0.44 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::plbv46_slave_burst_v1_01_a)' and 'END_COMPILATION_MESSAGES(modelsim::plbv46_slave_burst_v1_01_a)' in the log file compile_simlib.log for details of compilation error(s).


Library edk:mch_plbv46_slave_burst_v2_01_a will be compiled, because precompiled info is outdated.
--> Compiling edk:mch_plbv46_slave_burst_v2_01_a library ...
    > edk:mch_plbv46_slave_burst_v2_01_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//mch_plbv46_slave_burst_v2_01_a/data/mch_plbv46_slave_burst_v2_1_0.pao'
    > edk:mch_plbv46_slave_burst_v2_01_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/mch_plbv46_slave_burst_v2_01_a'
compile_simlib[edk:mch_plbv46_slave_burst_v2_01_a]: 1 error(s), 0 warning(s), 0.66 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::mch_plbv46_slave_burst_v2_01_a)' and 'END_COMPILATION_MESSAGES(modelsim::mch_plbv46_slave_burst_v2_01_a)' in the log file compile_simlib.log for details of compilation error(s).


Library edk:emc_common_v4_01_a will be compiled, because precompiled info is outdated.
--> Compiling edk:emc_common_v4_01_a library ...
    > edk:emc_common_v4_01_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//emc_common_v4_01_a/data/emc_common_v2_1_0.pao'
    > edk:emc_common_v4_01_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/emc_common_v4_01_a'
compile_simlib[edk:emc_common_v4_01_a]: 1 error(s), 0 warning(s), 0.88 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::emc_common_v4_01_a)' and 'END_COMPILATION_MESSAGES(modelsim::emc_common_v4_01_a)' in the log file compile_simlib.log for details of compilation error(s).


Library edk:xps_mch_emc_v3_01_a will not be compiled, because it doesn't support the architechures.
compile_simlib[edk:xps_mch_emc_v3_01_a]: 0 error(s), 0 warning(s), 1.09 % complete


Library edk:axi_lite_ipif_v1_01_a will be compiled, because precompiled info is outdated.
--> Compiling edk:axi_lite_ipif_v1_01_a library ...
    > edk:axi_lite_ipif_v1_01_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//axi_lite_ipif_v1_01_a/data/axi_lite_ipif_v2_1_0.pao'
    > edk:axi_lite_ipif_v1_01_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/axi_lite_ipif_v1_01_a'
compile_simlib[edk:axi_lite_ipif_v1_01_a]: 1 error(s), 0 warning(s), 1.31 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::axi_lite_ipif_v1_01_a)' and 'END_COMPILATION_MESSAGES(modelsim::axi_lite_ipif_v1_01_a)' in the log file compile_simlib.log for details of compilation error(s).


Library edk:v_tc_v5_00_a will be compiled, because precompiled info is outdated.
--> Compiling edk:v_tc_v5_00_a library ...
    > edk:v_tc_v5_00_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//v_tc_v5_00_a/data/v_tc_v2_1_0.pao'
    > edk:v_tc_v5_00_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/v_tc_v5_00_a'
compile_simlib[edk:v_tc_v5_00_a]: 2 error(s), 1 warning(s), 1.53 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::v_tc_v5_00_a)' and 'END_COMPILATION_MESSAGES(modelsim::v_tc_v5_00_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library v_ccm_v5_00_a.

Library edk:axi_datamover_v3_00_a will be compiled, because precompiled info is outdated.
--> Compiling edk:axi_datamover_v3_00_a library ...
    > edk:axi_datamover_v3_00_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//axi_datamover_v3_00_a/data/axi_datamover_v2_1_0.pao'
    > edk:axi_datamover_v3_00_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/axi_datamover_v3_00_a'
compile_simlib[edk:axi_datamover_v3_00_a]: 1 error(s), 0 warning(s), 1.97 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::axi_datamover_v3_00_a)' and 'END_COMPILATION_MESSAGES(modelsim::axi_datamover_v3_00_a)' in the log file compile_simlib.log for details of compilation error(s).


Library edk:axi_sg_v3_00_a will be compiled, because precompiled info is outdated.
--> Compiling edk:axi_sg_v3_00_a library ...
    > edk:axi_sg_v3_00_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//axi_sg_v3_00_a/data/axi_sg_v2_1_0.pao'
    > edk:axi_sg_v3_00_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/axi_sg_v3_00_a'
compile_simlib[edk:axi_sg_v3_00_a]: 1 error(s), 0 warning(s), 2.19 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::axi_sg_v3_00_a)' and 'END_COMPILATION_MESSAGES(modelsim::axi_sg_v3_00_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library axi_vdma_v5_03_a.

Library edk:interrupt_control_v2_01_a will be compiled, because precompiled info is outdated.
--> Compiling edk:interrupt_control_v2_01_a library ...
    > edk:interrupt_control_v2_01_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//interrupt_control_v2_01_a/data/interrupt_control_v2_1_0.pao'
    > edk:interrupt_control_v2_01_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/interrupt_control_v2_01_a'
compile_simlib[edk:interrupt_control_v2_01_a]: 1 error(s), 0 warning(s), 2.63 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::interrupt_control_v2_01_a)' and 'END_COMPILATION_MESSAGES(modelsim::interrupt_control_v2_01_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library v_scaler_v7_00_a.

Library edk:axi_s6_ddrx_v1_06_a will not be compiled, because it doesn't support the architechures.
compile_simlib[edk:axi_s6_ddrx_v1_06_a]: 0 error(s), 0 warning(s), 3.06 % complete


Library edk:axi_slave_burst_v1_00_b will be compiled, because precompiled info is outdated.
--> Compiling edk:axi_slave_burst_v1_00_b library ...
    > edk:axi_slave_burst_v1_00_b library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//axi_slave_burst_v1_00_b/data/axi_slave_burst_v2_1_0.pao'
    > edk:axi_slave_burst_v1_00_b library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/axi_slave_burst_v1_00_b'
compile_simlib[edk:axi_slave_burst_v1_00_b]: 1 error(s), 0 warning(s), 3.28 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::axi_slave_burst_v1_00_b)' and 'END_COMPILATION_MESSAGES(modelsim::axi_slave_burst_v1_00_b)' in the log file compile_simlib.log for details of compilation error(s).


Library edk:plbv46_slave_single_v1_01_a will be compiled, because precompiled info is outdated.
--> Compiling edk:plbv46_slave_single_v1_01_a library ...
    > edk:plbv46_slave_single_v1_01_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//plbv46_slave_single_v1_01_a/data/plbv46_slave_single_v2_1_0.pao'
    > edk:plbv46_slave_single_v1_01_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/plbv46_slave_single_v1_01_a'
compile_simlib[edk:plbv46_slave_single_v1_01_a]: 1 error(s), 0 warning(s), 3.50 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::plbv46_slave_single_v1_01_a)' and 'END_COMPILATION_MESSAGES(modelsim::plbv46_slave_single_v1_01_a)' in the log file compile_simlib.log for details of compilation error(s).


Library edk:plbv46_dcr_bridge_v1_01_a will not be compiled, because it doesn't support the architechures.
compile_simlib[edk:plbv46_dcr_bridge_v1_01_a]: 0 error(s), 0 warning(s), 3.72 % complete

Exclude Superseded EDK child library axi_ethernetlite_v1_01_a.

Library edk:lib_common_v1_00_a will be compiled, because precompiled info is outdated.
--> Compiling edk:lib_common_v1_00_a library ...
    > edk:lib_common_v1_00_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//lib_common_v1_00_a/data/lib_common_v2_1_0.pao'
    > edk:lib_common_v1_00_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/lib_common_v1_00_a'
compile_simlib[edk:lib_common_v1_00_a]: 2 error(s), 1 warning(s), 4.16 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::lib_common_v1_00_a)' and 'END_COMPILATION_MESSAGES(modelsim::lib_common_v1_00_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library xps_usb2_device_v6_00_a.

Library edk:pll_module_v2_00_a will not be compiled, because it doesn't support the architechures.
compile_simlib[edk:pll_module_v2_00_a]: 0 error(s), 0 warning(s), 4.60 % complete

Exclude Superseded EDK child library chipscope_opb_iba_v1_01_a.
Exclude Superseded EDK child library clock_generator_v3_02_a.

Library edk:intc_core_v2_00_a will be compiled, because precompiled info is outdated.
--> Compiling edk:intc_core_v2_00_a library ...
    > edk:intc_core_v2_00_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//intc_core_v2_00_a/data/intc_core_v2_1_0.pao'
    > edk:intc_core_v2_00_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/intc_core_v2_00_a'
compile_simlib[edk:intc_core_v2_00_a]: 1 error(s), 0 warning(s), 5.25 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::intc_core_v2_00_a)' and 'END_COMPILATION_MESSAGES(modelsim::intc_core_v2_00_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library chipscope_axi_monitor_v3_03_a.
Exclude Superseded EDK child library microblaze_v8_50_c.

Library edk:axi_lite_ipif_v1_00_a will be compiled, because precompiled info is outdated.
--> Compiling edk:axi_lite_ipif_v1_00_a library ...
    > edk:axi_lite_ipif_v1_00_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//axi_lite_ipif_v1_00_a/data/axi_lite_ipif_v2_1_0.pao'
    > edk:axi_lite_ipif_v1_00_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/axi_lite_ipif_v1_00_a'
compile_simlib[edk:axi_lite_ipif_v1_00_a]: 1 error(s), 0 warning(s), 5.91 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::axi_lite_ipif_v1_00_a)' and 'END_COMPILATION_MESSAGES(modelsim::axi_lite_ipif_v1_00_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library axi_fifo_mm_s_v1_00_a.
Exclude Superseded EDK child library axi_datamover_v4_02_a.

Library edk:axi_sg_v4_02_a will be compiled, because precompiled info is outdated.
--> Compiling edk:axi_sg_v4_02_a library ...
    > edk:axi_sg_v4_02_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//axi_sg_v4_02_a/data/axi_sg_v2_1_0.pao'
    > edk:axi_sg_v4_02_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/axi_sg_v4_02_a'
compile_simlib[edk:axi_sg_v4_02_a]: 1 error(s), 0 warning(s), 6.56 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::axi_sg_v4_02_a)' and 'END_COMPILATION_MESSAGES(modelsim::axi_sg_v4_02_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library axi_dma_v6_02_a.

Library edk:mpmc_v6_06_a will not be compiled, because it doesn't support the architechures.
compile_simlib[edk:mpmc_v6_06_a]: 0 error(s), 0 warning(s), 7.00 % complete

Exclude Superseded EDK child library microblaze_v8_20_b.

Library edk:chipscope_plbv46_iba_v1_03_a will be compiled, because precompiled info is outdated.
--> Compiling edk:chipscope_plbv46_iba_v1_03_a library ...
    > edk:chipscope_plbv46_iba_v1_03_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//chipscope_plbv46_iba_v1_03_a/data/chipscope_plbv46_iba_v2_1_0.pao'
    > edk:chipscope_plbv46_iba_v1_03_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/chipscope_plbv46_iba_v1_03_a'
compile_simlib[edk:chipscope_plbv46_iba_v1_03_a]: 1 error(s), 0 warning(s), 7.44 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::chipscope_plbv46_iba_v1_03_a)' and 'END_COMPILATION_MESSAGES(modelsim::chipscope_plbv46_iba_v1_03_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library axi_usb2_device_v2_00_a.
Exclude Superseded EDK child library v_osd_v5_00_a.

Library edk:xps_ps2_v1_01_b will not be compiled, because it doesn't support the architechures.
compile_simlib[edk:xps_ps2_v1_01_b]: 0 error(s), 0 warning(s), 8.10 % complete

Exclude Superseded EDK child library v_cresample_v3_00_a.
Exclude Superseded EDK child library xps_spi_v2_01_b.
Exclude Superseded EDK child library util_flipflop_v1_10_a.

Library edk:hwicap_v6_01_a will be compiled, because precompiled info is outdated.
--> Compiling edk:hwicap_v6_01_a library ...
    > edk:hwicap_v6_01_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//hwicap_v6_01_a/data/hwicap_v2_1_0.pao'
    > edk:hwicap_v6_01_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/hwicap_v6_01_a'
compile_simlib[edk:hwicap_v6_01_a]: 1 error(s), 0 warning(s), 8.97 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::hwicap_v6_01_a)' and 'END_COMPILATION_MESSAGES(modelsim::hwicap_v6_01_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library axi_fifo_mm_s_v3_00_a.
Exclude Superseded EDK child library axi_fifo_mm_s_v2_00_a.
Exclude Superseded EDK child library processing_system7_v3_00_a.

Library edk:chipscope_icon_v1_06_a will be compiled, because precompiled info is outdated.
--> Compiling edk:chipscope_icon_v1_06_a library ...
    > edk:chipscope_icon_v1_06_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//chipscope_icon_v1_06_a/data/chipscope_icon_v2_1_0.pao'
    > edk:chipscope_icon_v1_06_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/chipscope_icon_v1_06_a'
compile_simlib[edk:chipscope_icon_v1_06_a]: 1 error(s), 0 warning(s), 9.85 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::chipscope_icon_v1_06_a)' and 'END_COMPILATION_MESSAGES(modelsim::chipscope_icon_v1_06_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library xps_mutex_v1_00_d.

Library edk:emc_common_v5_03_a will be compiled, because precompiled info is outdated.
--> Compiling edk:emc_common_v5_03_a library ...
    > edk:emc_common_v5_03_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//emc_common_v5_03_a/data/emc_common_v2_1_0.pao'
    > edk:emc_common_v5_03_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/emc_common_v5_03_a'
compile_simlib[edk:emc_common_v5_03_a]: 1 error(s), 0 warning(s), 10.28 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::emc_common_v5_03_a)' and 'END_COMPILATION_MESSAGES(modelsim::emc_common_v5_03_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library axi_emc_v1_03_a.
Exclude Superseded EDK child library v_tc_v4_00_a.
Exclude Superseded EDK child library xps_sysmon_adc_v2_00_a.

Library edk:v_deinterlacer_v3_00_a will be compiled, because precompiled info is outdated.
--> Compiling edk:v_deinterlacer_v3_00_a library ...
    > edk:v_deinterlacer_v3_00_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//v_deinterlacer_v3_00_a/data/v_deinterlacer_v2_1_0.pao'
    > edk:v_deinterlacer_v3_00_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/v_deinterlacer_v3_00_a'
compile_simlib[edk:v_deinterlacer_v3_00_a]: 2 error(s), 1 warning(s), 11.16 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::v_deinterlacer_v3_00_a)' and 'END_COMPILATION_MESSAGES(modelsim::v_deinterlacer_v3_00_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library xps_central_dma_v2_01_c.

Library edk:v_vid_in_axi4s_v2_01_a will be compiled, because precompiled info is outdated.
--> Compiling edk:v_vid_in_axi4s_v2_01_a library ...
    > edk:v_vid_in_axi4s_v2_01_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//v_vid_in_axi4s_v2_01_a/data/v_vid_in_axi4s_v2_1_0.pao'
    > edk:v_vid_in_axi4s_v2_01_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/v_vid_in_axi4s_v2_01_a'
compile_simlib[edk:v_vid_in_axi4s_v2_01_a]: 1 error(s), 0 warning(s), 11.60 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::v_vid_in_axi4s_v2_01_a)' and 'END_COMPILATION_MESSAGES(modelsim::v_vid_in_axi4s_v2_01_a)' in the log file compile_simlib.log for details of compilation error(s).


Library edk:plbv46_slave_v1_04_a will be compiled, because precompiled info is outdated.
--> Compiling edk:plbv46_slave_v1_04_a library ...
    > edk:plbv46_slave_v1_04_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//plbv46_slave_v1_04_a/data/plbv46_slave_v2_1_0.pao'
    > edk:plbv46_slave_v1_04_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/plbv46_slave_v1_04_a'
compile_simlib[edk:plbv46_slave_v1_04_a]: 1 error(s), 0 warning(s), 11.82 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::plbv46_slave_v1_04_a)' and 'END_COMPILATION_MESSAGES(modelsim::plbv46_slave_v1_04_a)' in the log file compile_simlib.log for details of compilation error(s).


Library edk:plbv46_master_v1_04_a will be compiled, because precompiled info is outdated.
--> Compiling edk:plbv46_master_v1_04_a library ...
    > edk:plbv46_master_v1_04_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//plbv46_master_v1_04_a/data/plbv46_master_v2_1_0.pao'
    > edk:plbv46_master_v1_04_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/plbv46_master_v1_04_a'
compile_simlib[edk:plbv46_master_v1_04_a]: 1 error(s), 0 warning(s), 12.04 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::plbv46_master_v1_04_a)' and 'END_COMPILATION_MESSAGES(modelsim::plbv46_master_v1_04_a)' in the log file compile_simlib.log for details of compilation error(s).


Library edk:block_plus_v1_10_a will be compiled, because precompiled info is outdated.
--> Compiling edk:block_plus_v1_10_a library ...
    > edk:block_plus_v1_10_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//block_plus_v1_10_a/data/block_plus_v2_1_0.pao'
    > edk:block_plus_v1_10_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/block_plus_v1_10_a'
compile_simlib[edk:block_plus_v1_10_a]: 2 error(s), 1 warning(s), 12.25 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::block_plus_v1_10_a)' and 'END_COMPILATION_MESSAGES(modelsim::block_plus_v1_10_a)' in the log file compile_simlib.log for details of compilation error(s).


Library edk:virtex6_pcie_v1_01_a will be compiled, because precompiled info is outdated.
--> Compiling edk:virtex6_pcie_v1_01_a library ...
    > edk:virtex6_pcie_v1_01_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//virtex6_pcie_v1_01_a/data/virtex6_pcie_v2_1_0.pao'
    > edk:virtex6_pcie_v1_01_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/virtex6_pcie_v1_01_a'
compile_simlib[edk:virtex6_pcie_v1_01_a]: 2 error(s), 0 warning(s), 12.47 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::virtex6_pcie_v1_01_a)' and 'END_COMPILATION_MESSAGES(modelsim::virtex6_pcie_v1_01_a)' in the log file compile_simlib.log for details of compilation error(s).


Library edk:spartan6_pcie_v1_01_a will be compiled, because precompiled info is outdated.
--> Compiling edk:spartan6_pcie_v1_01_a library ...
    > edk:spartan6_pcie_v1_01_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//spartan6_pcie_v1_01_a/data/spartan6_pcie_v2_1_0.pao'
    > edk:spartan6_pcie_v1_01_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/spartan6_pcie_v1_01_a'
compile_simlib[edk:spartan6_pcie_v1_01_a]: 2 error(s), 0 warning(s), 12.69 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::spartan6_pcie_v1_01_a)' and 'END_COMPILATION_MESSAGES(modelsim::spartan6_pcie_v1_01_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library plbv46_pcie_v4_01_a.

Library edk:gmii_to_rgmii_v1_01_a will be compiled, because precompiled info is outdated.
--> Compiling edk:gmii_to_rgmii_v1_01_a library ...
    > edk:gmii_to_rgmii_v1_01_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//gmii_to_rgmii_v1_01_a/data/gmii_to_rgmii_v2_1_0.pao'
    > edk:gmii_to_rgmii_v1_01_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/gmii_to_rgmii_v1_01_a'
compile_simlib[edk:gmii_to_rgmii_v1_01_a]: 1 error(s), 0 warning(s), 13.13 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::gmii_to_rgmii_v1_01_a)' and 'END_COMPILATION_MESSAGES(modelsim::gmii_to_rgmii_v1_01_a)' in the log file compile_simlib.log for details of compilation error(s).


Library edk:wrpfifo_v5_00_a will be compiled, because precompiled info is outdated.
--> Compiling edk:wrpfifo_v5_00_a library ...
    > edk:wrpfifo_v5_00_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//wrpfifo_v5_00_a/data/wrpfifo_v2_1_0.pao'
    > edk:wrpfifo_v5_00_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/wrpfifo_v5_00_a'
compile_simlib[edk:wrpfifo_v5_00_a]: 1 error(s), 0 warning(s), 13.35 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::wrpfifo_v5_00_a)' and 'END_COMPILATION_MESSAGES(modelsim::wrpfifo_v5_00_a)' in the log file compile_simlib.log for details of compilation error(s).


Library edk:rdpfifo_v4_01_a will be compiled, because precompiled info is outdated.
--> Compiling edk:rdpfifo_v4_01_a library ...
    > edk:rdpfifo_v4_01_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//rdpfifo_v4_01_a/data/rdpfifo_v2_1_0.pao'
    > edk:rdpfifo_v4_01_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/rdpfifo_v4_01_a'
compile_simlib[edk:rdpfifo_v4_01_a]: 1 error(s), 0 warning(s), 13.57 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::rdpfifo_v4_01_a)' and 'END_COMPILATION_MESSAGES(modelsim::rdpfifo_v4_01_a)' in the log file compile_simlib.log for details of compilation error(s).


Library edk:plbv46_slave_v1_03_a will be compiled, because precompiled info is outdated.
--> Compiling edk:plbv46_slave_v1_03_a library ...
    > edk:plbv46_slave_v1_03_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//plbv46_slave_v1_03_a/data/plbv46_slave_v2_1_0.pao'
    > edk:plbv46_slave_v1_03_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/plbv46_slave_v1_03_a'
compile_simlib[edk:plbv46_slave_v1_03_a]: 1 error(s), 0 warning(s), 13.79 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::plbv46_slave_v1_03_a)' and 'END_COMPILATION_MESSAGES(modelsim::plbv46_slave_v1_03_a)' in the log file compile_simlib.log for details of compilation error(s).


Library edk:plbv46_master_v1_03_a will be compiled, because precompiled info is outdated.
--> Compiling edk:plbv46_master_v1_03_a library ...
    > edk:plbv46_master_v1_03_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//plbv46_master_v1_03_a/data/plbv46_master_v2_1_0.pao'
    > edk:plbv46_master_v1_03_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/plbv46_master_v1_03_a'
compile_simlib[edk:plbv46_master_v1_03_a]: 1 error(s), 0 warning(s), 14.00 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::plbv46_master_v1_03_a)' and 'END_COMPILATION_MESSAGES(modelsim::plbv46_master_v1_03_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library plbv46_pci_v1_03_a.
Exclude Superseded EDK child library mdm_v2_10_a.
Exclude Superseded EDK child library v_spc_v6_00_a.
Exclude Superseded EDK child library chipscope_plb_iba_v1_01_a.
Exclude Superseded EDK child library axi_sysmon_adc_v1_01_a.

Library edk:proc_utils_v1_00_a will be compiled, because precompiled info is outdated.
--> Compiling edk:proc_utils_v1_00_a library ...
    > edk:proc_utils_v1_00_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//proc_utils_v1_00_a/data/proc_utils_v2_1_0.pao'
    > edk:proc_utils_v1_00_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/proc_utils_v1_00_a'
compile_simlib[edk:proc_utils_v1_00_a]: 1 error(s), 0 warning(s), 15.32 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::proc_utils_v1_00_a)' and 'END_COMPILATION_MESSAGES(modelsim::proc_utils_v1_00_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library xps_central_dma_v2_02_a.
Exclude Superseded EDK child library axi_bram_ctrl_v1_03_a.

Library edk:isbram_if_cntlr_v3_00_c will not be compiled, because it doesn't support the architechures.
compile_simlib[edk:isbram_if_cntlr_v3_00_c]: 0 error(s), 0 warning(s), 15.97 % complete


Library edk:axi_master_lite_v2_00_a will be compiled, because precompiled info is outdated.
--> Compiling edk:axi_master_lite_v2_00_a library ...
    > edk:axi_master_lite_v2_00_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//axi_master_lite_v2_00_a/data/axi_master_lite_v2_1_0.pao'
    > edk:axi_master_lite_v2_00_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/axi_master_lite_v2_00_a'
compile_simlib[edk:axi_master_lite_v2_00_a]: 1 error(s), 0 warning(s), 16.19 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::axi_master_lite_v2_00_a)' and 'END_COMPILATION_MESSAGES(modelsim::axi_master_lite_v2_00_a)' in the log file compile_simlib.log for details of compilation error(s).


Library edk:axi_pcie_v1_08_a will be compiled, because precompiled info is outdated.
--> Compiling edk:axi_pcie_v1_08_a library ...
    > edk:axi_pcie_v1_08_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//axi_pcie_v1_08_a/data/axi_pcie_v2_1_0.pao'
    > edk:axi_pcie_v1_08_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/axi_pcie_v1_08_a'
compile_simlib[edk:axi_pcie_v1_08_a]: 2 error(s), 0 warning(s), 16.41 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::axi_pcie_v1_08_a)' and 'END_COMPILATION_MESSAGES(modelsim::axi_pcie_v1_08_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library clock_generator_v4_01_a.
Exclude Superseded EDK child library fsl_v20_v2_11_f.
Exclude Superseded EDK child library axi_iic_v1_01_b.
Exclude Superseded EDK child library opb_v20_v1_10_d.
Exclude Superseded EDK child library axi_ethernetlite_v1_00_a.

Library edk:dsbram_if_cntlr_v3_00_c will not be compiled, because it doesn't support the architechures.
compile_simlib[edk:dsbram_if_cntlr_v3_00_c]: 0 error(s), 0 warning(s), 17.72 % complete


Library edk:common_v1_00_a will be compiled, because precompiled info is outdated.
--> Compiling edk:common_v1_00_a library ...
    > edk:common_v1_00_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//common_v1_00_a/data/common_v2_1_0.pao'
    > edk:common_v1_00_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/common_v1_00_a'
compile_simlib[edk:common_v1_00_a]: 2 error(s), 1 warning(s), 17.94 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::common_v1_00_a)' and 'END_COMPILATION_MESSAGES(modelsim::common_v1_00_a)' in the log file compile_simlib.log for details of compilation error(s).


Library edk:apu_fpu_virtex5_v1_01_a will be compiled, because precompiled info is outdated.
--> Compiling edk:apu_fpu_virtex5_v1_01_a library ...
    > edk:apu_fpu_virtex5_v1_01_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//apu_fpu_virtex5_v1_01_a/data/apu_fpu_virtex5_v2_1_0.pao'
    > edk:apu_fpu_virtex5_v1_01_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/apu_fpu_virtex5_v1_01_a'
compile_simlib[edk:apu_fpu_virtex5_v1_01_a]: 1 error(s), 0 warning(s), 18.16 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::apu_fpu_virtex5_v1_01_a)' and 'END_COMPILATION_MESSAGES(modelsim::apu_fpu_virtex5_v1_01_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library v_spc_v5_00_a.
Exclude Superseded EDK child library axi_perf_mon_v2_00_a.

Library edk:v_tc_v5_01_a will be compiled, because precompiled info is outdated.
--> Compiling edk:v_tc_v5_01_a library ...
    > edk:v_tc_v5_01_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//v_tc_v5_01_a/data/v_tc_v2_1_0.pao'
    > edk:v_tc_v5_01_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/v_tc_v5_01_a'
compile_simlib[edk:v_tc_v5_01_a]: 2 error(s), 1 warning(s), 18.82 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::v_tc_v5_01_a)' and 'END_COMPILATION_MESSAGES(modelsim::v_tc_v5_01_a)' in the log file compile_simlib.log for details of compilation error(s).


Library edk:v_ic_v3_00_a will be compiled, because precompiled info is outdated.
--> Compiling edk:v_ic_v3_00_a library ...
    > edk:v_ic_v3_00_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//v_ic_v3_00_a/data/v_ic_v2_1_0.pao'
    > edk:v_ic_v3_00_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/v_ic_v3_00_a'
compile_simlib[edk:v_ic_v3_00_a]: 2 error(s), 1 warning(s), 19.04 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::v_ic_v3_00_a)' and 'END_COMPILATION_MESSAGES(modelsim::v_ic_v3_00_a)' in the log file compile_simlib.log for details of compilation error(s).


Library edk:hwicap_v6_00_a will be compiled, because precompiled info is outdated.
--> Compiling edk:hwicap_v6_00_a library ...
    > edk:hwicap_v6_00_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//hwicap_v6_00_a/data/hwicap_v2_1_0.pao'
    > edk:hwicap_v6_00_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/hwicap_v6_00_a'
compile_simlib[edk:hwicap_v6_00_a]: 1 error(s), 0 warning(s), 19.26 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::hwicap_v6_00_a)' and 'END_COMPILATION_MESSAGES(modelsim::hwicap_v6_00_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library xps_hwicap_v5_00_a.

Library edk:plbv46_master_single_v1_01_a will be compiled, because precompiled info is outdated.
--> Compiling edk:plbv46_master_single_v1_01_a library ...
    > edk:plbv46_master_single_v1_01_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//plbv46_master_single_v1_01_a/data/plbv46_master_single_v2_1_0.pao'
    > edk:plbv46_master_single_v1_01_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/plbv46_master_single_v1_01_a'
compile_simlib[edk:plbv46_master_single_v1_01_a]: 1 error(s), 0 warning(s), 19.69 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::plbv46_master_single_v1_01_a)' and 'END_COMPILATION_MESSAGES(modelsim::plbv46_master_single_v1_01_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library xps_intc_v2_00_a.

Library edk:lib_common_v1_01_a will be compiled, because precompiled info is outdated.
--> Compiling edk:lib_common_v1_01_a library ...
    > edk:lib_common_v1_01_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//lib_common_v1_01_a/data/lib_common_v2_1_0.pao'
    > edk:lib_common_v1_01_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/lib_common_v1_01_a'
compile_simlib[edk:lib_common_v1_01_a]: 2 error(s), 1 warning(s), 20.13 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::lib_common_v1_01_a)' and 'END_COMPILATION_MESSAGES(modelsim::lib_common_v1_01_a)' in the log file compile_simlib.log for details of compilation error(s).


Library edk:axi_ethernet_soft_temac_wrap_v3_00_a will not be compiled, because it doesn't support the architechures.
compile_simlib[edk:axi_ethernet_soft_temac_wrap_v3_00_a]: 0 error(s), 0 warning(s), 20.35 % complete


Library edk:axi_ethernet_avb_wrap_v3_00_a will be compiled, because precompiled info is outdated.
--> Compiling edk:axi_ethernet_avb_wrap_v3_00_a library ...
    > edk:axi_ethernet_avb_wrap_v3_00_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//axi_ethernet_avb_wrap_v3_00_a/data/axi_ethernet_avb_wrap_v2_1_0.pao'
    > edk:axi_ethernet_avb_wrap_v3_00_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/axi_ethernet_avb_wrap_v3_00_a'
compile_simlib[edk:axi_ethernet_avb_wrap_v3_00_a]: 2 error(s), 1 warning(s), 20.57 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::axi_ethernet_avb_wrap_v3_00_a)' and 'END_COMPILATION_MESSAGES(modelsim::axi_ethernet_avb_wrap_v3_00_a)' in the log file compile_simlib.log for details of compilation error(s).


Library edk:axi_ethernet_pcs_pma_wrap_v3_00_a will be compiled, because precompiled info is outdated.
--> Compiling edk:axi_ethernet_pcs_pma_wrap_v3_00_a library ...
    > edk:axi_ethernet_pcs_pma_wrap_v3_00_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//axi_ethernet_pcs_pma_wrap_v3_00_a/data/axi_ethernet_pcs_pma_wrap_v2_1_0.pao'
    > edk:axi_ethernet_pcs_pma_wrap_v3_00_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/axi_ethernet_pcs_pma_wrap_v3_00_a'
compile_simlib[edk:axi_ethernet_pcs_pma_wrap_v3_00_a]: 2 error(s), 1 warning(s), 20.79 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::axi_ethernet_pcs_pma_wrap_v3_00_a)' and 'END_COMPILATION_MESSAGES(modelsim::axi_ethernet_pcs_pma_wrap_v3_00_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library axi_ethernet_v3_00_a.

Library edk:v_cfa_v6_01_a will be compiled, because precompiled info is outdated.
--> Compiling edk:v_cfa_v6_01_a library ...
    > edk:v_cfa_v6_01_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//v_cfa_v6_01_a/data/v_cfa_v2_1_0.pao'
    > edk:v_cfa_v6_01_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/v_cfa_v6_01_a'
compile_simlib[edk:v_cfa_v6_01_a]: 2 error(s), 1 warning(s), 21.23 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::v_cfa_v6_01_a)' and 'END_COMPILATION_MESSAGES(modelsim::v_cfa_v6_01_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library axi_plbv46_bridge_v2_01_a.
Exclude Superseded EDK child library axi_quad_spi_v2_00_b.

Library edk:block_plus_v1_13_a will be compiled, because precompiled info is outdated.
--> Compiling edk:block_plus_v1_13_a library ...
    > edk:block_plus_v1_13_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//block_plus_v1_13_a/data/block_plus_v2_1_0.pao'
    > edk:block_plus_v1_13_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/block_plus_v1_13_a'
compile_simlib[edk:block_plus_v1_13_a]: 2 error(s), 0 warning(s), 21.88 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::block_plus_v1_13_a)' and 'END_COMPILATION_MESSAGES(modelsim::block_plus_v1_13_a)' in the log file compile_simlib.log for details of compilation error(s).


Library edk:spartan6_pcie_v1_04_a will be compiled, because precompiled info is outdated.
--> Compiling edk:spartan6_pcie_v1_04_a library ...
    > edk:spartan6_pcie_v1_04_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//spartan6_pcie_v1_04_a/data/spartan6_pcie_v2_1_0.pao'
    > edk:spartan6_pcie_v1_04_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/spartan6_pcie_v1_04_a'
compile_simlib[edk:spartan6_pcie_v1_04_a]: 2 error(s), 0 warning(s), 22.10 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::spartan6_pcie_v1_04_a)' and 'END_COMPILATION_MESSAGES(modelsim::spartan6_pcie_v1_04_a)' in the log file compile_simlib.log for details of compilation error(s).


Library edk:virtex6_pcie_v1_06_a will be compiled, because precompiled info is outdated.
--> Compiling edk:virtex6_pcie_v1_06_a library ...
    > edk:virtex6_pcie_v1_06_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//virtex6_pcie_v1_06_a/data/virtex6_pcie_v2_1_0.pao'
    > edk:virtex6_pcie_v1_06_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/virtex6_pcie_v1_06_a'
compile_simlib[edk:virtex6_pcie_v1_06_a]: 2 error(s), 0 warning(s), 22.32 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::virtex6_pcie_v1_06_a)' and 'END_COMPILATION_MESSAGES(modelsim::virtex6_pcie_v1_06_a)' in the log file compile_simlib.log for details of compilation error(s).


Library edk:plbv46_pcie_v4_07_a will not be compiled, because it doesn't support the architechures.
compile_simlib[edk:plbv46_pcie_v4_07_a]: 0 error(s), 0 warning(s), 22.54 % complete


Library edk:axi_ethernet_soft_temac_wrap_v3_01_a will be compiled, because precompiled info is outdated.
--> Compiling edk:axi_ethernet_soft_temac_wrap_v3_01_a library ...
    > edk:axi_ethernet_soft_temac_wrap_v3_01_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//axi_ethernet_soft_temac_wrap_v3_01_a/data/axi_ethernet_soft_temac_wrap_v2_1_0.pao'
    > edk:axi_ethernet_soft_temac_wrap_v3_01_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/axi_ethernet_soft_temac_wrap_v3_01_a'
compile_simlib[edk:axi_ethernet_soft_temac_wrap_v3_01_a]: 2 error(s), 1 warning(s), 22.76 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::axi_ethernet_soft_temac_wrap_v3_01_a)' and 'END_COMPILATION_MESSAGES(modelsim::axi_ethernet_soft_temac_wrap_v3_01_a)' in the log file compile_simlib.log for details of compilation error(s).


Library edk:axi_ethernet_pcs_pma_wrap_v3_01_a will be compiled, because precompiled info is outdated.
--> Compiling edk:axi_ethernet_pcs_pma_wrap_v3_01_a library ...
    > edk:axi_ethernet_pcs_pma_wrap_v3_01_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//axi_ethernet_pcs_pma_wrap_v3_01_a/data/axi_ethernet_pcs_pma_wrap_v2_1_0.pao'
    > edk:axi_ethernet_pcs_pma_wrap_v3_01_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/axi_ethernet_pcs_pma_wrap_v3_01_a'
compile_simlib[edk:axi_ethernet_pcs_pma_wrap_v3_01_a]: 2 error(s), 1 warning(s), 22.98 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::axi_ethernet_pcs_pma_wrap_v3_01_a)' and 'END_COMPILATION_MESSAGES(modelsim::axi_ethernet_pcs_pma_wrap_v3_01_a)' in the log file compile_simlib.log for details of compilation error(s).


Library edk:axi_ethernet_v3_01_a will be compiled, because precompiled info is outdated.
--> Compiling edk:axi_ethernet_v3_01_a library ...
    > edk:axi_ethernet_v3_01_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//axi_ethernet_v3_01_a/data/axi_ethernet_v2_1_0.pao'
    > edk:axi_ethernet_v3_01_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/axi_ethernet_v3_01_a'
compile_simlib[edk:axi_ethernet_v3_01_a]: 2 error(s), 0 warning(s), 23.19 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::axi_ethernet_v3_01_a)' and 'END_COMPILATION_MESSAGES(modelsim::axi_ethernet_v3_01_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library fit_timer_v1_01_b.

Library edk:v_stats_v5_01_a will be compiled, because precompiled info is outdated.
--> Compiling edk:v_stats_v5_01_a library ...
    > edk:v_stats_v5_01_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//v_stats_v5_01_a/data/v_stats_v2_1_0.pao'
    > edk:v_stats_v5_01_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/v_stats_v5_01_a'
compile_simlib[edk:v_stats_v5_01_a]: 2 error(s), 1 warning(s), 23.63 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::v_stats_v5_01_a)' and 'END_COMPILATION_MESSAGES(modelsim::v_stats_v5_01_a)' in the log file compile_simlib.log for details of compilation error(s).


Library edk:axi_ethernet_pcs_pma_wrap_v2_01_a will be compiled, because precompiled info is outdated.
--> Compiling edk:axi_ethernet_pcs_pma_wrap_v2_01_a library ...
    > edk:axi_ethernet_pcs_pma_wrap_v2_01_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//axi_ethernet_pcs_pma_wrap_v2_01_a/data/axi_ethernet_pcs_pma_wrap_v2_1_0.pao'
    > edk:axi_ethernet_pcs_pma_wrap_v2_01_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/axi_ethernet_pcs_pma_wrap_v2_01_a'
compile_simlib[edk:axi_ethernet_pcs_pma_wrap_v2_01_a]: 2 error(s), 1 warning(s), 23.85 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::axi_ethernet_pcs_pma_wrap_v2_01_a)' and 'END_COMPILATION_MESSAGES(modelsim::axi_ethernet_pcs_pma_wrap_v2_01_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library v_rgb2ycrcb_v6_00_a.
Exclude Superseded EDK child library v_ycrcb2rgb_v6_00_a.
Exclude Superseded EDK child library axi_dma_v5_00_a.
Exclude Superseded EDK child library axi_7series_ddrx_v1_07_a.
Exclude Superseded EDK child library v_osd_v4_00_a.

Library edk:virtex6_pcie_v1_03_a will be compiled, because precompiled info is outdated.
--> Compiling edk:virtex6_pcie_v1_03_a library ...
    > edk:virtex6_pcie_v1_03_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//virtex6_pcie_v1_03_a/data/virtex6_pcie_v2_1_0.pao'
    > edk:virtex6_pcie_v1_03_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/virtex6_pcie_v1_03_a'
compile_simlib[edk:virtex6_pcie_v1_03_a]: 2 error(s), 0 warning(s), 25.16 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::virtex6_pcie_v1_03_a)' and 'END_COMPILATION_MESSAGES(modelsim::virtex6_pcie_v1_03_a)' in the log file compile_simlib.log for details of compilation error(s).


Library edk:virtex6_pcie_v1_02_a will be compiled, because precompiled info is outdated.
--> Compiling edk:virtex6_pcie_v1_02_a library ...
    > edk:virtex6_pcie_v1_02_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//virtex6_pcie_v1_02_a/data/virtex6_pcie_v2_1_0.pao'
    > edk:virtex6_pcie_v1_02_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/virtex6_pcie_v1_02_a'
compile_simlib[edk:virtex6_pcie_v1_02_a]: 2 error(s), 0 warning(s), 25.38 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::virtex6_pcie_v1_02_a)' and 'END_COMPILATION_MESSAGES(modelsim::virtex6_pcie_v1_02_a)' in the log file compile_simlib.log for details of compilation error(s).


Library edk:proc_common_v1_00_b will be compiled, because precompiled info is outdated.
--> Compiling edk:proc_common_v1_00_b library ...
    > edk:proc_common_v1_00_b library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//proc_common_v1_00_b/data/proc_common_v2_1_0.pao'
    > edk:proc_common_v1_00_b library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/proc_common_v1_00_b'
compile_simlib[edk:proc_common_v1_00_b]: 1 error(s), 0 warning(s), 25.60 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::proc_common_v1_00_b)' and 'END_COMPILATION_MESSAGES(modelsim::proc_common_v1_00_b)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library plb_v34_v1_02_a.
Exclude Superseded EDK child library v_deinterlacer_v2_00_a.
Exclude Superseded EDK child library xps_central_dma_v2_01_b.

Library edk:axi_protocol_checker_v1_01_a will be compiled, because precompiled info is outdated.
--> Compiling edk:axi_protocol_checker_v1_01_a library ...
    > edk:axi_protocol_checker_v1_01_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//axi_protocol_checker_v1_01_a/data/axi_protocol_checker_v2_1_0.pao'
    > edk:axi_protocol_checker_v1_01_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/axi_protocol_checker_v1_01_a'
compile_simlib[edk:axi_protocol_checker_v1_01_a]: 1 error(s), 0 warning(s), 26.48 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::axi_protocol_checker_v1_01_a)' and 'END_COMPILATION_MESSAGES(modelsim::axi_protocol_checker_v1_01_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library axi_7series_ddrx_v1_08_a.
Exclude Superseded EDK child library util_reduced_logic_v1_00_a.
Exclude Superseded EDK child library axi_gpio_v1_01_a.
Exclude Superseded EDK child library processing_system7_v4_01_a.
Exclude Superseded EDK child library axi_can_v1_02_a.

Library edk:xps_timebase_wdt_v1_02_a will not be compiled, because it doesn't support the architechures.
compile_simlib[edk:xps_timebase_wdt_v1_02_a]: 0 error(s), 0 warning(s), 27.79 % complete


Library edk:plbv46_slave_v1_05_a will be compiled, because precompiled info is outdated.
--> Compiling edk:plbv46_slave_v1_05_a library ...
    > edk:plbv46_slave_v1_05_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//plbv46_slave_v1_05_a/data/plbv46_slave_v2_1_0.pao'
    > edk:plbv46_slave_v1_05_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/plbv46_slave_v1_05_a'
compile_simlib[edk:plbv46_slave_v1_05_a]: 1 error(s), 0 warning(s), 28.01 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::plbv46_slave_v1_05_a)' and 'END_COMPILATION_MESSAGES(modelsim::plbv46_slave_v1_05_a)' in the log file compile_simlib.log for details of compilation error(s).


Library edk:plbv46_master_burst_v1_01_a will be compiled, because precompiled info is outdated.
--> Compiling edk:plbv46_master_burst_v1_01_a library ...
    > edk:plbv46_master_burst_v1_01_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//plbv46_master_burst_v1_01_a/data/plbv46_master_burst_v2_1_0.pao'
    > edk:plbv46_master_burst_v1_01_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/plbv46_master_burst_v1_01_a'
compile_simlib[edk:plbv46_master_burst_v1_01_a]: 1 error(s), 0 warning(s), 28.23 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::plbv46_master_burst_v1_01_a)' and 'END_COMPILATION_MESSAGES(modelsim::plbv46_master_burst_v1_01_a)' in the log file compile_simlib.log for details of compilation error(s).


Library edk:plbv46_plbv46_bridge_v1_04_a will not be compiled, because it doesn't support the architechures.
compile_simlib[edk:plbv46_plbv46_bridge_v1_04_a]: 0 error(s), 0 warning(s), 28.45 % complete

Exclude Superseded EDK child library chipscope_ila_v1_03_a.
Exclude Superseded EDK child library ppc440mc_ddr2_v3_00_b.

Library edk:processing_system7_v4_03_a will be compiled, because precompiled info is outdated.
--> Compiling edk:processing_system7_v4_03_a library ...
    > edk:processing_system7_v4_03_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//processing_system7_v4_03_a/data/processing_system7_v2_1_0.pao'
    > edk:processing_system7_v4_03_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/processing_system7_v4_03_a'
compile_simlib[edk:processing_system7_v4_03_a]: 1 error(s), 0 warning(s), 29.10 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::processing_system7_v4_03_a)' and 'END_COMPILATION_MESSAGES(modelsim::processing_system7_v4_03_a)' in the log file compile_simlib.log for details of compilation error(s).


Library edk:apu_fpu_v3_10_a will be compiled, because precompiled info is outdated.
--> Compiling edk:apu_fpu_v3_10_a library ...
    > edk:apu_fpu_v3_10_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//apu_fpu_v3_10_a/data/apu_fpu_v2_1_0.pao'
    > edk:apu_fpu_v3_10_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/apu_fpu_v3_10_a'
compile_simlib[edk:apu_fpu_v3_10_a]: 1 error(s), 0 warning(s), 29.32 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::apu_fpu_v3_10_a)' and 'END_COMPILATION_MESSAGES(modelsim::apu_fpu_v3_10_a)' in the log file compile_simlib.log for details of compilation error(s).


Library edk:axi_enhanced_pcie_v1_00_a will be compiled, because precompiled info is outdated.
--> Compiling edk:axi_enhanced_pcie_v1_00_a library ...
    > edk:axi_enhanced_pcie_v1_00_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//axi_enhanced_pcie_v1_00_a/data/axi_enhanced_pcie_v2_1_0.pao'
    > edk:axi_enhanced_pcie_v1_00_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/axi_enhanced_pcie_v1_00_a'
compile_simlib[edk:axi_enhanced_pcie_v1_00_a]: 2 error(s), 0 warning(s), 29.54 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::axi_enhanced_pcie_v1_00_a)' and 'END_COMPILATION_MESSAGES(modelsim::axi_enhanced_pcie_v1_00_a)' in the log file compile_simlib.log for details of compilation error(s).


Library edk:sysace_common_v1_01_a will be compiled, because precompiled info is outdated.
--> Compiling edk:sysace_common_v1_01_a library ...
    > edk:sysace_common_v1_01_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//sysace_common_v1_01_a/data/sysace_common_v2_1_0.pao'
    > edk:sysace_common_v1_01_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/sysace_common_v1_01_a'
compile_simlib[edk:sysace_common_v1_01_a]: 1 error(s), 0 warning(s), 29.76 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::sysace_common_v1_01_a)' and 'END_COMPILATION_MESSAGES(modelsim::sysace_common_v1_01_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library axi_sysace_v1_00_a.
Exclude Superseded EDK child library axi_chip2chip_v1_00_a.

Library edk:axi_datamover_v4_00_a will be compiled, because precompiled info is outdated.
--> Compiling edk:axi_datamover_v4_00_a library ...
    > edk:axi_datamover_v4_00_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//axi_datamover_v4_00_a/data/axi_datamover_v2_1_0.pao'
    > edk:axi_datamover_v4_00_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/axi_datamover_v4_00_a'
compile_simlib[edk:axi_datamover_v4_00_a]: 1 error(s), 0 warning(s), 30.42 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::axi_datamover_v4_00_a)' and 'END_COMPILATION_MESSAGES(modelsim::axi_datamover_v4_00_a)' in the log file compile_simlib.log for details of compilation error(s).


Library edk:axi_sg_v4_00_a will be compiled, because precompiled info is outdated.
--> Compiling edk:axi_sg_v4_00_a library ...
    > edk:axi_sg_v4_00_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//axi_sg_v4_00_a/data/axi_sg_v2_1_0.pao'
    > edk:axi_sg_v4_00_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/axi_sg_v4_00_a'
compile_simlib[edk:axi_sg_v4_00_a]: 1 error(s), 0 warning(s), 30.63 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::axi_sg_v4_00_a)' and 'END_COMPILATION_MESSAGES(modelsim::axi_sg_v4_00_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library axi_cdma_v3_03_a.
Exclude Superseded EDK child library util_io_mux_v1_00_a.

Library edk:xps_iic_v2_03_a will not be compiled, because it doesn't support the architechures.
compile_simlib[edk:xps_iic_v2_03_a]: 0 error(s), 0 warning(s), 31.29 % complete


Library edk:axi_ethernet_soft_temac_wrap_v2_00_a will not be compiled, because it doesn't support the architechures.
compile_simlib[edk:axi_ethernet_soft_temac_wrap_v2_00_a]: 0 error(s), 0 warning(s), 31.51 % complete


Library edk:axi_pcie_v1_05_a will be compiled, because precompiled info is outdated.
--> Compiling edk:axi_pcie_v1_05_a library ...
    > edk:axi_pcie_v1_05_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//axi_pcie_v1_05_a/data/axi_pcie_v2_1_0.pao'
    > edk:axi_pcie_v1_05_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/axi_pcie_v1_05_a'
compile_simlib[edk:axi_pcie_v1_05_a]: 2 error(s), 0 warning(s), 31.73 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::axi_pcie_v1_05_a)' and 'END_COMPILATION_MESSAGES(modelsim::axi_pcie_v1_05_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library system_cache_v1_01_c.

Library edk:v_ycrcb2rgb_v6_01_a will be compiled, because precompiled info is outdated.
--> Compiling edk:v_ycrcb2rgb_v6_01_a library ...
    > edk:v_ycrcb2rgb_v6_01_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//v_ycrcb2rgb_v6_01_a/data/v_ycrcb2rgb_v2_1_0.pao'
    > edk:v_ycrcb2rgb_v6_01_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/v_ycrcb2rgb_v6_01_a'
compile_simlib[edk:v_ycrcb2rgb_v6_01_a]: 1 error(s), 0 warning(s), 32.17 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::v_ycrcb2rgb_v6_01_a)' and 'END_COMPILATION_MESSAGES(modelsim::v_ycrcb2rgb_v6_01_a)' in the log file compile_simlib.log for details of compilation error(s).


Library edk:processing_system7_v4_02_a will be compiled, because precompiled info is outdated.
--> Compiling edk:processing_system7_v4_02_a library ...
    > edk:processing_system7_v4_02_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//processing_system7_v4_02_a/data/processing_system7_v2_1_0.pao'
    > edk:processing_system7_v4_02_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/processing_system7_v4_02_a'
compile_simlib[edk:processing_system7_v4_02_a]: 1 error(s), 0 warning(s), 32.39 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::processing_system7_v4_02_a)' and 'END_COMPILATION_MESSAGES(modelsim::processing_system7_v4_02_a)' in the log file compile_simlib.log for details of compilation error(s).


Library edk:ppc440mc_ddr2_v3_00_c will not be compiled, because it doesn't support the architechures.
compile_simlib[edk:ppc440mc_ddr2_v3_00_c]: 0 error(s), 0 warning(s), 32.60 % complete


Library edk:soft_temac_wrap_v2_03_a will not be compiled, because it doesn't support the architechures.
compile_simlib[edk:soft_temac_wrap_v2_03_a]: 0 error(s), 0 warning(s), 32.82 % complete


Library edk:eth_stat_wrap_v2_03_a will be compiled, because precompiled info is outdated.
--> Compiling edk:eth_stat_wrap_v2_03_a library ...
    > edk:eth_stat_wrap_v2_03_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//eth_stat_wrap_v2_03_a/data/eth_stat_wrap_v2_1_0.pao'
    > edk:eth_stat_wrap_v2_03_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/eth_stat_wrap_v2_03_a'
compile_simlib[edk:eth_stat_wrap_v2_03_a]: 2 error(s), 1 warning(s), 33.04 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::eth_stat_wrap_v2_03_a)' and 'END_COMPILATION_MESSAGES(modelsim::eth_stat_wrap_v2_03_a)' in the log file compile_simlib.log for details of compilation error(s).


Library edk:xps_ll_temac_v2_03_a will not be compiled, because it doesn't support the architechures.
compile_simlib[edk:xps_ll_temac_v2_03_a]: 0 error(s), 0 warning(s), 33.26 % complete

Exclude Superseded EDK child library fsl_v20_v2_11_e.
Exclude Superseded EDK child library axi_spi_v1_02_a.
Exclude Superseded EDK child library chipscope_vio_v1_04_a.

Library edk:xps_tft_v2_01_a will not be compiled, because it doesn't support the architechures.
compile_simlib[edk:xps_tft_v2_01_a]: 0 error(s), 0 warning(s), 34.14 % complete


Library edk:emc_common_v5_01_a will be compiled, because precompiled info is outdated.
--> Compiling edk:emc_common_v5_01_a library ...
    > edk:emc_common_v5_01_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//emc_common_v5_01_a/data/emc_common_v2_1_0.pao'
    > edk:emc_common_v5_01_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/emc_common_v5_01_a'
compile_simlib[edk:emc_common_v5_01_a]: 1 error(s), 0 warning(s), 34.35 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::emc_common_v5_01_a)' and 'END_COMPILATION_MESSAGES(modelsim::emc_common_v5_01_a)' in the log file compile_simlib.log for details of compilation error(s).


Library edk:axi_v6_ddrx_v1_06_a will not be compiled, because it doesn't support the architechures.
compile_simlib[edk:axi_v6_ddrx_v1_06_a]: 0 error(s), 0 warning(s), 34.57 % complete

Exclude Superseded EDK child library system_cache_v1_01_a.
Exclude Superseded EDK child library system_cache_v2_00_b.
Exclude Superseded EDK child library chipscope_axi_monitor_v3_05_a.
Exclude Superseded EDK child library axi_xadc_v1_00_a.

Library edk:virtex6_pcie_v1_04_a will be compiled, because precompiled info is outdated.
--> Compiling edk:virtex6_pcie_v1_04_a library ...
    > edk:virtex6_pcie_v1_04_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//virtex6_pcie_v1_04_a/data/virtex6_pcie_v2_1_0.pao'
    > edk:virtex6_pcie_v1_04_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/virtex6_pcie_v1_04_a'
compile_simlib[edk:virtex6_pcie_v1_04_a]: 2 error(s), 0 warning(s), 35.67 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::virtex6_pcie_v1_04_a)' and 'END_COMPILATION_MESSAGES(modelsim::virtex6_pcie_v1_04_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library plbv46_pcie_v4_04_a.

Library edk:axi_slave_burst_v1_00_a will be compiled, because precompiled info is outdated.
--> Compiling edk:axi_slave_burst_v1_00_a library ...
    > edk:axi_slave_burst_v1_00_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//axi_slave_burst_v1_00_a/data/axi_slave_burst_v2_1_0.pao'
    > edk:axi_slave_burst_v1_00_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/axi_slave_burst_v1_00_a'
compile_simlib[edk:axi_slave_burst_v1_00_a]: 1 error(s), 0 warning(s), 36.11 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::axi_slave_burst_v1_00_a)' and 'END_COMPILATION_MESSAGES(modelsim::axi_slave_burst_v1_00_a)' in the log file compile_simlib.log for details of compilation error(s).


Library edk:emc_common_v5_00_a will be compiled, because precompiled info is outdated.
--> Compiling edk:emc_common_v5_00_a library ...
    > edk:emc_common_v5_00_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//emc_common_v5_00_a/data/emc_common_v2_1_0.pao'
    > edk:emc_common_v5_00_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/emc_common_v5_00_a'
compile_simlib[edk:emc_common_v5_00_a]: 1 error(s), 0 warning(s), 36.32 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::emc_common_v5_00_a)' and 'END_COMPILATION_MESSAGES(modelsim::emc_common_v5_00_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library axi_emc_v1_00_a.
Exclude Superseded EDK child library v_axi4s_vid_out_v2_00_a.

Library edk:plbv46_slave_v1_02_a will be compiled, because precompiled info is outdated.
--> Compiling edk:plbv46_slave_v1_02_a library ...
    > edk:plbv46_slave_v1_02_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//plbv46_slave_v1_02_a/data/plbv46_slave_v2_1_0.pao'
    > edk:plbv46_slave_v1_02_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/plbv46_slave_v1_02_a'
compile_simlib[edk:plbv46_slave_v1_02_a]: 1 error(s), 0 warning(s), 36.98 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::plbv46_slave_v1_02_a)' and 'END_COMPILATION_MESSAGES(modelsim::plbv46_slave_v1_02_a)' in the log file compile_simlib.log for details of compilation error(s).


Library edk:axi_master_burst_v1_00_a will be compiled, because precompiled info is outdated.
--> Compiling edk:axi_master_burst_v1_00_a library ...
    > edk:axi_master_burst_v1_00_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//axi_master_burst_v1_00_a/data/axi_master_burst_v2_1_0.pao'
    > edk:axi_master_burst_v1_00_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/axi_master_burst_v1_00_a'
compile_simlib[edk:axi_master_burst_v1_00_a]: 1 error(s), 0 warning(s), 37.20 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::axi_master_burst_v1_00_a)' and 'END_COMPILATION_MESSAGES(modelsim::axi_master_burst_v1_00_a)' in the log file compile_simlib.log for details of compilation error(s).


Library edk:axi_ethernet_stat_wrap_v2_01_a will be compiled, because precompiled info is outdated.
--> Compiling edk:axi_ethernet_stat_wrap_v2_01_a library ...
    > edk:axi_ethernet_stat_wrap_v2_01_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//axi_ethernet_stat_wrap_v2_01_a/data/axi_ethernet_stat_wrap_v2_1_0.pao'
    > edk:axi_ethernet_stat_wrap_v2_01_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/axi_ethernet_stat_wrap_v2_01_a'
compile_simlib[edk:axi_ethernet_stat_wrap_v2_01_a]: 2 error(s), 1 warning(s), 37.42 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::axi_ethernet_stat_wrap_v2_01_a)' and 'END_COMPILATION_MESSAGES(modelsim::axi_ethernet_stat_wrap_v2_01_a)' in the log file compile_simlib.log for details of compilation error(s).


Library edk:axi_ethernet_avb_wrap_v1_01_a will be compiled, because precompiled info is outdated.
--> Compiling edk:axi_ethernet_avb_wrap_v1_01_a library ...
    > edk:axi_ethernet_avb_wrap_v1_01_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//axi_ethernet_avb_wrap_v1_01_a/data/axi_ethernet_avb_wrap_v2_1_0.pao'
    > edk:axi_ethernet_avb_wrap_v1_01_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/axi_ethernet_avb_wrap_v1_01_a'
compile_simlib[edk:axi_ethernet_avb_wrap_v1_01_a]: 2 error(s), 1 warning(s), 37.64 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::axi_ethernet_avb_wrap_v1_01_a)' and 'END_COMPILATION_MESSAGES(modelsim::axi_ethernet_avb_wrap_v1_01_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library v_rgb2ycrcb_v5_00_a.
Exclude Superseded EDK child library lmb_bram_if_cntlr_v3_10_b.
Exclude Superseded EDK child library axi_epc_v1_00_a.

Library edk:axi_enhanced_pcie_v1_02_a will be compiled, because precompiled info is outdated.
--> Compiling edk:axi_enhanced_pcie_v1_02_a library ...
    > edk:axi_enhanced_pcie_v1_02_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//axi_enhanced_pcie_v1_02_a/data/axi_enhanced_pcie_v2_1_0.pao'
    > edk:axi_enhanced_pcie_v1_02_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/axi_enhanced_pcie_v1_02_a'
compile_simlib[edk:axi_enhanced_pcie_v1_02_a]: 2 error(s), 0 warning(s), 38.51 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::axi_enhanced_pcie_v1_02_a)' and 'END_COMPILATION_MESSAGES(modelsim::axi_enhanced_pcie_v1_02_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library v_gamma_v6_00_a.

Library edk:xps_gpio_v2_00_a will not be compiled, because it doesn't support the architechures.
compile_simlib[edk:xps_gpio_v2_00_a]: 0 error(s), 0 warning(s), 38.95 % complete

Exclude Superseded EDK child library plbv46_axi_bridge_v2_00_a.
Exclude Superseded EDK child library plb_v46_v1_04_a.
Exclude Superseded EDK child library axi_ext_slave_conn_v1_00_a.

Library edk:wrpfifo_v5_01_a will be compiled, because precompiled info is outdated.
--> Compiling edk:wrpfifo_v5_01_a library ...
    > edk:wrpfifo_v5_01_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//wrpfifo_v5_01_a/data/wrpfifo_v2_1_0.pao'
    > edk:wrpfifo_v5_01_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/wrpfifo_v5_01_a'
compile_simlib[edk:wrpfifo_v5_01_a]: 1 error(s), 0 warning(s), 39.82 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::wrpfifo_v5_01_a)' and 'END_COMPILATION_MESSAGES(modelsim::wrpfifo_v5_01_a)' in the log file compile_simlib.log for details of compilation error(s).


Library edk:spartan6_pcie_v1_02_a will be compiled, because precompiled info is outdated.
--> Compiling edk:spartan6_pcie_v1_02_a library ...
    > edk:spartan6_pcie_v1_02_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//spartan6_pcie_v1_02_a/data/spartan6_pcie_v2_1_0.pao'
    > edk:spartan6_pcie_v1_02_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/spartan6_pcie_v1_02_a'
compile_simlib[edk:spartan6_pcie_v1_02_a]: 2 error(s), 0 warning(s), 40.04 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::spartan6_pcie_v1_02_a)' and 'END_COMPILATION_MESSAGES(modelsim::spartan6_pcie_v1_02_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library xps_most_nic_v1_03_a.
Exclude Superseded EDK child library v_cfa_v6_00_a.
Exclude Superseded EDK child library axi_quad_spi_v1_00_a.
Exclude Superseded EDK child library processing_system7_v4_00_a.

Library edk:proc_common_v2_00_a will be compiled, because precompiled info is outdated.
--> Compiling edk:proc_common_v2_00_a library ...
    > edk:proc_common_v2_00_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//proc_common_v2_00_a/data/proc_common_v2_1_0.pao'
    > edk:proc_common_v2_00_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/proc_common_v2_00_a'
compile_simlib[edk:proc_common_v2_00_a]: 1 error(s), 0 warning(s), 41.14 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::proc_common_v2_00_a)' and 'END_COMPILATION_MESSAGES(modelsim::proc_common_v2_00_a)' in the log file compile_simlib.log for details of compilation error(s).


Library edk:pci_arbiter_v1_00_a will not be compiled, because it doesn't support the architechures.
compile_simlib[edk:pci_arbiter_v1_00_a]: 0 error(s), 0 warning(s), 41.36 % complete

Exclude Superseded EDK child library xps_usb2_device_v7_00_a.
Exclude Superseded EDK child library plbv46_opb_bridge_v1_01_a.
Exclude Superseded EDK child library xps_ps2_v1_01_a.
Exclude Superseded EDK child library axi_usb2_device_v3_01_a.

Library edk:axi_sg_v3_01_a will be compiled, because precompiled info is outdated.
--> Compiling edk:axi_sg_v3_01_a library ...
    > edk:axi_sg_v3_01_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//axi_sg_v3_01_a/data/axi_sg_v2_1_0.pao'
    > edk:axi_sg_v3_01_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/axi_sg_v3_01_a'
compile_simlib[edk:axi_sg_v3_01_a]: 1 error(s), 0 warning(s), 42.45 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::axi_sg_v3_01_a)' and 'END_COMPILATION_MESSAGES(modelsim::axi_sg_v3_01_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library axi_vdma_v5_04_a.
Exclude Superseded EDK child library axi_uartlite_v1_02_a.

Library edk:v_rgb2ycrcb_v6_01_a will be compiled, because precompiled info is outdated.
--> Compiling edk:v_rgb2ycrcb_v6_01_a library ...
    > edk:v_rgb2ycrcb_v6_01_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//v_rgb2ycrcb_v6_01_a/data/v_rgb2ycrcb_v2_1_0.pao'
    > edk:v_rgb2ycrcb_v6_01_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/v_rgb2ycrcb_v6_01_a'
compile_simlib[edk:v_rgb2ycrcb_v6_01_a]: 1 error(s), 0 warning(s), 43.11 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::v_rgb2ycrcb_v6_01_a)' and 'END_COMPILATION_MESSAGES(modelsim::v_rgb2ycrcb_v6_01_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library system_cache_v2_00_a.
Exclude Superseded EDK child library iomodule_v1_00_a.

Library edk:rdpfifo_v4_02_a will be compiled, because precompiled info is outdated.
--> Compiling edk:rdpfifo_v4_02_a library ...
    > edk:rdpfifo_v4_02_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//rdpfifo_v4_02_a/data/rdpfifo_v2_1_0.pao'
    > edk:rdpfifo_v4_02_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/rdpfifo_v4_02_a'
compile_simlib[edk:rdpfifo_v4_02_a]: 1 error(s), 0 warning(s), 43.76 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::rdpfifo_v4_02_a)' and 'END_COMPILATION_MESSAGES(modelsim::rdpfifo_v4_02_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library proc_sys_reset_v2_00_a.

Library edk:hwicap_v7_00_a will be compiled, because precompiled info is outdated.
--> Compiling edk:hwicap_v7_00_a library ...
    > edk:hwicap_v7_00_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//hwicap_v7_00_a/data/hwicap_v2_1_0.pao'
    > edk:hwicap_v7_00_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/hwicap_v7_00_a'
compile_simlib[edk:hwicap_v7_00_a]: 1 error(s), 0 warning(s), 44.20 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::hwicap_v7_00_a)' and 'END_COMPILATION_MESSAGES(modelsim::hwicap_v7_00_a)' in the log file compile_simlib.log for details of compilation error(s).


Library edk:xps_can_v3_01_a will not be compiled, because it doesn't support the architechures.
compile_simlib[edk:xps_can_v3_01_a]: 0 error(s), 0 warning(s), 44.42 % complete


Library edk:v_enhance_v6_00_a will be compiled, because precompiled info is outdated.
--> Compiling edk:v_enhance_v6_00_a library ...
    > edk:v_enhance_v6_00_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//v_enhance_v6_00_a/data/v_enhance_v2_1_0.pao'
    > edk:v_enhance_v6_00_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/v_enhance_v6_00_a'
compile_simlib[edk:v_enhance_v6_00_a]: 2 error(s), 1 warning(s), 44.64 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::v_enhance_v6_00_a)' and 'END_COMPILATION_MESSAGES(modelsim::v_enhance_v6_00_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library axi_spi_v1_01_a.

Library edk:v_cresample_v3_01_a will be compiled, because precompiled info is outdated.
--> Compiling edk:v_cresample_v3_01_a library ...
    > edk:v_cresample_v3_01_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//v_cresample_v3_01_a/data/v_cresample_v2_1_0.pao'
    > edk:v_cresample_v3_01_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/v_cresample_v3_01_a'
compile_simlib[edk:v_cresample_v3_01_a]: 2 error(s), 1 warning(s), 45.08 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::v_cresample_v3_01_a)' and 'END_COMPILATION_MESSAGES(modelsim::v_cresample_v3_01_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library axi_chip2chip_v2_00_a.

Library edk:mmcm_module_v1_00_a will not be compiled, because it doesn't support the architechures.
compile_simlib[edk:mmcm_module_v1_00_a]: 0 error(s), 0 warning(s), 45.51 % complete

Exclude Superseded EDK child library axi_intc_v1_00_a.
Exclude Superseded EDK child library axi_can_v1_01_a.

Library edk:virtex6_pcie_v1_05_a will be compiled, because precompiled info is outdated.
--> Compiling edk:virtex6_pcie_v1_05_a library ...
    > edk:virtex6_pcie_v1_05_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//virtex6_pcie_v1_05_a/data/virtex6_pcie_v2_1_0.pao'
    > edk:virtex6_pcie_v1_05_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/virtex6_pcie_v1_05_a'
compile_simlib[edk:virtex6_pcie_v1_05_a]: 2 error(s), 0 warning(s), 46.17 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::virtex6_pcie_v1_05_a)' and 'END_COMPILATION_MESSAGES(modelsim::virtex6_pcie_v1_05_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library plbv46_pcie_v4_05_a.
Exclude Superseded EDK child library xps_sysmon_adc_v3_00_a.

Library edk:emc_common_v5_02_a will be compiled, because precompiled info is outdated.
--> Compiling edk:emc_common_v5_02_a library ...
    > edk:emc_common_v5_02_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//emc_common_v5_02_a/data/emc_common_v2_1_0.pao'
    > edk:emc_common_v5_02_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/emc_common_v5_02_a'
compile_simlib[edk:emc_common_v5_02_a]: 1 error(s), 0 warning(s), 46.83 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::emc_common_v5_02_a)' and 'END_COMPILATION_MESSAGES(modelsim::emc_common_v5_02_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library axi_emc_v1_02_a.

Library edk:xps_central_dma_v2_03_a will not be compiled, because it doesn't support the architechures.
compile_simlib[edk:xps_central_dma_v2_03_a]: 0 error(s), 0 warning(s), 47.26 % complete

Exclude Superseded EDK child library chipscope_icon_v1_04_a.

Library edk:axi_ethernet_avb_wrap_v2_01_a will be compiled, because precompiled info is outdated.
--> Compiling edk:axi_ethernet_avb_wrap_v2_01_a library ...
    > edk:axi_ethernet_avb_wrap_v2_01_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//axi_ethernet_avb_wrap_v2_01_a/data/axi_ethernet_avb_wrap_v2_1_0.pao'
    > edk:axi_ethernet_avb_wrap_v2_01_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/axi_ethernet_avb_wrap_v2_01_a'
compile_simlib[edk:axi_ethernet_avb_wrap_v2_01_a]: 2 error(s), 1 warning(s), 47.70 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::axi_ethernet_avb_wrap_v2_01_a)' and 'END_COMPILATION_MESSAGES(modelsim::axi_ethernet_avb_wrap_v2_01_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library mailbox_v1_01_a.
Exclude Superseded EDK child library opb_plbv46_bridge_v1_01_a.
Exclude Superseded EDK child library mailbox_v1_00_a.

Library edk:axi_pcie_mm_s_v1_03_a will be compiled, because precompiled info is outdated.
--> Compiling edk:axi_pcie_mm_s_v1_03_a library ...
    > edk:axi_pcie_mm_s_v1_03_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//axi_pcie_mm_s_v1_03_a/data/axi_pcie_mm_s_v2_1_0.pao'
    > edk:axi_pcie_mm_s_v1_03_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/axi_pcie_mm_s_v1_03_a'
compile_simlib[edk:axi_pcie_mm_s_v1_03_a]: 2 error(s), 0 warning(s), 48.58 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::axi_pcie_mm_s_v1_03_a)' and 'END_COMPILATION_MESSAGES(modelsim::axi_pcie_mm_s_v1_03_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library axi_chip2chip_v3_00_a.

Library edk:interrupt_control_v1_00_a will be compiled, because precompiled info is outdated.
--> Compiling edk:interrupt_control_v1_00_a library ...
    > edk:interrupt_control_v1_00_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//interrupt_control_v1_00_a/data/interrupt_control_v2_1_0.pao'
    > edk:interrupt_control_v1_00_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/interrupt_control_v1_00_a'
compile_simlib[edk:interrupt_control_v1_00_a]: 1 error(s), 0 warning(s), 49.02 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::interrupt_control_v1_00_a)' and 'END_COMPILATION_MESSAGES(modelsim::interrupt_control_v1_00_a)' in the log file compile_simlib.log for details of compilation error(s).


Library edk:rdpfifo_v1_01_b will be compiled, because precompiled info is outdated.
--> Compiling edk:rdpfifo_v1_01_b library ...
    > edk:rdpfifo_v1_01_b library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//rdpfifo_v1_01_b/data/rdpfifo_v2_1_0.pao'
    > edk:rdpfifo_v1_01_b library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/rdpfifo_v1_01_b'
compile_simlib[edk:rdpfifo_v1_01_b]: 1 error(s), 0 warning(s), 49.23 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::rdpfifo_v1_01_b)' and 'END_COMPILATION_MESSAGES(modelsim::rdpfifo_v1_01_b)' in the log file compile_simlib.log for details of compilation error(s).


Library edk:wrpfifo_v1_01_b will be compiled, because precompiled info is outdated.
--> Compiling edk:wrpfifo_v1_01_b library ...
    > edk:wrpfifo_v1_01_b library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//wrpfifo_v1_01_b/data/wrpfifo_v2_1_0.pao'
    > edk:wrpfifo_v1_01_b library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/wrpfifo_v1_01_b'
compile_simlib[edk:wrpfifo_v1_01_b]: 1 error(s), 0 warning(s), 49.45 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::wrpfifo_v1_01_b)' and 'END_COMPILATION_MESSAGES(modelsim::wrpfifo_v1_01_b)' in the log file compile_simlib.log for details of compilation error(s).


Library edk:opb_ipif_v3_01_a will be compiled, because precompiled info is outdated.
--> Compiling edk:opb_ipif_v3_01_a library ...
    > edk:opb_ipif_v3_01_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//opb_ipif_v3_01_a/data/opb_ipif_v2_1_0.pao'
    > edk:opb_ipif_v3_01_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/opb_ipif_v3_01_a'
compile_simlib[edk:opb_ipif_v3_01_a]: 1 error(s), 0 warning(s), 49.67 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::opb_ipif_v3_01_a)' and 'END_COMPILATION_MESSAGES(modelsim::opb_ipif_v3_01_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library opb2dcr_bridge_v1_00_b.
Exclude Superseded EDK child library v_stats_v4_00_a.
Exclude Superseded EDK child library axi_emc_v1_01_a.

Library edk:xps_spi_v2_02_a will not be compiled, because it doesn't support the architechures.
compile_simlib[edk:xps_spi_v2_02_a]: 0 error(s), 0 warning(s), 50.55 % complete


Library edk:xps_insystem_flash_v1_02_a will not be compiled, because it doesn't support the architechures.
compile_simlib[edk:xps_insystem_flash_v1_02_a]: 0 error(s), 0 warning(s), 50.77 % complete

Exclude Superseded EDK child library v_noise_v4_00_a.

Library edk:axi_ethernetlite_v1_01_b will be compiled, because precompiled info is outdated.
--> Compiling edk:axi_ethernetlite_v1_01_b library ...
    > edk:axi_ethernetlite_v1_01_b library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//axi_ethernetlite_v1_01_b/data/axi_ethernetlite_v2_1_0.pao'
    > edk:axi_ethernetlite_v1_01_b library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/axi_ethernetlite_v1_01_b'
compile_simlib[edk:axi_ethernetlite_v1_01_b]: 1 error(s), 0 warning(s), 51.20 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::axi_ethernetlite_v1_01_b)' and 'END_COMPILATION_MESSAGES(modelsim::axi_ethernetlite_v1_01_b)' in the log file compile_simlib.log for details of compilation error(s).


Library edk:soft_temac_wrap_v2_02_a will not be compiled, because it doesn't support the architechures.
compile_simlib[edk:soft_temac_wrap_v2_02_a]: 0 error(s), 0 warning(s), 51.42 % complete

Exclude Superseded EDK child library util_bus_split_v1_00_a.
Exclude Superseded EDK child library chipscope_ila_v1_04_a.

Library edk:plb_v46_v1_05_a will be compiled, because precompiled info is outdated.
--> Compiling edk:plb_v46_v1_05_a library ...
    > edk:plb_v46_v1_05_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//plb_v46_v1_05_a/data/plb_v46_v2_1_0.pao'
    > edk:plb_v46_v1_05_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/plb_v46_v1_05_a'
compile_simlib[edk:plb_v46_v1_05_a]: 1 error(s), 0 warning(s), 52.08 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::plb_v46_v1_05_a)' and 'END_COMPILATION_MESSAGES(modelsim::plb_v46_v1_05_a)' in the log file compile_simlib.log for details of compilation error(s).


Library edk:axi_sg_v4_03_a will be compiled, because precompiled info is outdated.
--> Compiling edk:axi_sg_v4_03_a library ...
    > edk:axi_sg_v4_03_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//axi_sg_v4_03_a/data/axi_sg_v2_1_0.pao'
    > edk:axi_sg_v4_03_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/axi_sg_v4_03_a'
compile_simlib[edk:axi_sg_v4_03_a]: 1 error(s), 0 warning(s), 52.30 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::axi_sg_v4_03_a)' and 'END_COMPILATION_MESSAGES(modelsim::axi_sg_v4_03_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library mdm_v2_00_b.

Library edk:eth_stat_wrap_v2_02_a will be compiled, because precompiled info is outdated.
--> Compiling edk:eth_stat_wrap_v2_02_a library ...
    > edk:eth_stat_wrap_v2_02_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//eth_stat_wrap_v2_02_a/data/eth_stat_wrap_v2_1_0.pao'
    > edk:eth_stat_wrap_v2_02_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/eth_stat_wrap_v2_02_a'
compile_simlib[edk:eth_stat_wrap_v2_02_a]: 2 error(s), 1 warning(s), 52.74 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::eth_stat_wrap_v2_02_a)' and 'END_COMPILATION_MESSAGES(modelsim::eth_stat_wrap_v2_02_a)' in the log file compile_simlib.log for details of compilation error(s).


Library edk:axi_pcie_mm_s_v1_00_a will not be compiled, because it doesn't support the architechures.
compile_simlib[edk:axi_pcie_mm_s_v1_00_a]: 0 error(s), 0 warning(s), 52.95 % complete

Exclude Superseded EDK child library xps_most_nic_v1_01_a.

Library edk:xps_uart16550_v3_00_a will not be compiled, because it doesn't support the architechures.
compile_simlib[edk:xps_uart16550_v3_00_a]: 0 error(s), 0 warning(s), 53.39 % complete

Exclude Superseded EDK child library system_cache_v1_01_b.
Exclude Superseded EDK child library chipscope_axi_monitor_v3_02_a.
Exclude Superseded EDK child library chipscope_vio_v1_03_a.

Library edk:axi_datamover_v4_01_a will be compiled, because precompiled info is outdated.
--> Compiling edk:axi_datamover_v4_01_a library ...
    > edk:axi_datamover_v4_01_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v4_01_a/data/axi_datamover_v2_1_0.pao'
    > edk:axi_datamover_v4_01_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/axi_datamover_v4_01_a'
compile_simlib[edk:axi_datamover_v4_01_a]: 1 error(s), 0 warning(s), 54.27 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::axi_datamover_v4_01_a)' and 'END_COMPILATION_MESSAGES(modelsim::axi_datamover_v4_01_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library axi_intc_v1_01_a.
Exclude Superseded EDK child library mutex_v1_00_a.

Library edk:v_objseg_v3_00_a will be compiled, because precompiled info is outdated.
--> Compiling edk:v_objseg_v3_00_a library ...
    > edk:v_objseg_v3_00_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores/v_objseg_v3_00_a/data/v_objseg_v2_1_0.pao'
    > edk:v_objseg_v3_00_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/v_objseg_v3_00_a'
compile_simlib[edk:v_objseg_v3_00_a]: 2 error(s), 1 warning(s), 54.92 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::v_objseg_v3_00_a)' and 'END_COMPILATION_MESSAGES(modelsim::v_objseg_v3_00_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library axi_usb2_device_v3_02_a.
Exclude Superseded EDK child library axi_plbv46_bridge_v2_02_a.
Exclude Superseded EDK child library lmb_bram_if_cntlr_v3_00_b.
Exclude Superseded EDK child library clock_generator_v4_00_a.
Exclude Superseded EDK child library axi_ahblite_bridge_v1_01_a.

Library edk:plbv46_axi_bridge_v2_01_a will be compiled, because precompiled info is outdated.
--> Compiling edk:plbv46_axi_bridge_v2_01_a library ...
    > edk:plbv46_axi_bridge_v2_01_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_axi_bridge_v2_01_a/data/plbv46_axi_bridge_v2_1_0.pao'
    > edk:plbv46_axi_bridge_v2_01_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/plbv46_axi_bridge_v2_01_a'
compile_simlib[edk:plbv46_axi_bridge_v2_01_a]: 1 error(s), 0 warning(s), 56.24 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::plbv46_axi_bridge_v2_01_a)' and 'END_COMPILATION_MESSAGES(modelsim::plbv46_axi_bridge_v2_01_a)' in the log file compile_simlib.log for details of compilation error(s).


Library edk:axi_pcie_v1_09_a will be compiled, because precompiled info is outdated.
--> Compiling edk:axi_pcie_v1_09_a library ...
    > edk:axi_pcie_v1_09_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores/axi_pcie_v1_09_a/data/axi_pcie_v2_1_0.pao'
    > edk:axi_pcie_v1_09_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/axi_pcie_v1_09_a'
compile_simlib[edk:axi_pcie_v1_09_a]: 2 error(s), 0 warning(s), 56.46 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::axi_pcie_v1_09_a)' and 'END_COMPILATION_MESSAGES(modelsim::axi_pcie_v1_09_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library xps_iic_v2_02_a.
Exclude Superseded EDK child library clock_generator_v4_02_a.
Exclude Superseded EDK child library axi_interconnect_v1_04_a.
Exclude Superseded EDK child library ahblite_axi_bridge_v1_00_a.
Exclude Superseded EDK child library xps_insystem_flash_v1_01_b.

Library edk:ppc440_virtex5_v1_01_a will not be compiled, because it doesn't support the architechures.
compile_simlib[edk:ppc440_virtex5_v1_01_a]: 0 error(s), 0 warning(s), 57.77 % complete


Library edk:v_spc_v6_01_a will be compiled, because precompiled info is outdated.
--> Compiling edk:v_spc_v6_01_a library ...
    > edk:v_spc_v6_01_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores/v_spc_v6_01_a/data/v_spc_v2_1_0.pao'
    > edk:v_spc_v6_01_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/v_spc_v6_01_a'
compile_simlib[edk:v_spc_v6_01_a]: 2 error(s), 1 warning(s), 57.99 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::v_spc_v6_01_a)' and 'END_COMPILATION_MESSAGES(modelsim::v_spc_v6_01_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library axi_interconnect_v1_05_a.

Library edk:axi_pcie_v1_06_a will be compiled, because precompiled info is outdated.
--> Compiling edk:axi_pcie_v1_06_a library ...
    > edk:axi_pcie_v1_06_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores/axi_pcie_v1_06_a/data/axi_pcie_v2_1_0.pao'
    > edk:axi_pcie_v1_06_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/axi_pcie_v1_06_a'
compile_simlib[edk:axi_pcie_v1_06_a]: 2 error(s), 0 warning(s), 58.42 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::axi_pcie_v1_06_a)' and 'END_COMPILATION_MESSAGES(modelsim::axi_pcie_v1_06_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library axi_ahblite_bridge_v1_00_a.

Library edk:clock_generator_v4_03_a will be compiled, because precompiled info is outdated.
--> Compiling edk:clock_generator_v4_03_a library ...
    > edk:clock_generator_v4_03_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores/clock_generator_v4_03_a/data/clock_generator_v2_1_0.pao'
    > edk:clock_generator_v4_03_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/clock_generator_v4_03_a'
compile_simlib[edk:clock_generator_v4_03_a]: 1 error(s), 0 warning(s), 58.86 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::clock_generator_v4_03_a)' and 'END_COMPILATION_MESSAGES(modelsim::clock_generator_v4_03_a)' in the log file compile_simlib.log for details of compilation error(s).


Library edk:xps_ethernetlite_v4_00_a will not be compiled, because it doesn't support the architechures.
compile_simlib[edk:xps_ethernetlite_v4_00_a]: 0 error(s), 0 warning(s), 59.08 % complete

Exclude Superseded EDK child library axi_dma_v6_03_a.

Library edk:axi_sysmon_adc_v2_00_a will not be compiled, because it doesn't support the architechures.
compile_simlib[edk:axi_sysmon_adc_v2_00_a]: 0 error(s), 0 warning(s), 59.52 % complete


Library edk:axi_sg_v4_01_a will be compiled, because precompiled info is outdated.
--> Compiling edk:axi_sg_v4_01_a library ...
    > edk:axi_sg_v4_01_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//axi_sg_v4_01_a/data/axi_sg_v2_1_0.pao'
    > edk:axi_sg_v4_01_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/axi_sg_v4_01_a'
compile_simlib[edk:axi_sg_v4_01_a]: 1 error(s), 0 warning(s), 59.74 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::axi_sg_v4_01_a)' and 'END_COMPILATION_MESSAGES(modelsim::axi_sg_v4_01_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library axi_dma_v6_01_a.
Exclude Superseded EDK child library microblaze_v8_50_a.
Exclude Superseded EDK child library axi_pcie_v1_00_a.
Exclude Superseded EDK child library axi_7series_ddrx_v1_06_a.
Exclude Superseded EDK child library axi_hwicap_v1_00_a.

Library edk:axi_ethernet_soft_temac_wrap_v1_01_a will not be compiled, because it doesn't support the architechures.
compile_simlib[edk:axi_ethernet_soft_temac_wrap_v1_01_a]: 0 error(s), 0 warning(s), 61.05 % complete


Library edk:axi_ethernet_stat_wrap_v1_01_a will be compiled, because precompiled info is outdated.
--> Compiling edk:axi_ethernet_stat_wrap_v1_01_a library ...
    > edk:axi_ethernet_stat_wrap_v1_01_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//axi_ethernet_stat_wrap_v1_01_a/data/axi_ethernet_stat_wrap_v2_1_0.pao'
    > edk:axi_ethernet_stat_wrap_v1_01_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/axi_ethernet_stat_wrap_v1_01_a'
compile_simlib[edk:axi_ethernet_stat_wrap_v1_01_a]: 2 error(s), 1 warning(s), 61.27 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::axi_ethernet_stat_wrap_v1_01_a)' and 'END_COMPILATION_MESSAGES(modelsim::axi_ethernet_stat_wrap_v1_01_a)' in the log file compile_simlib.log for details of compilation error(s).


Library edk:axi_ethernet_pcs_pma_wrap_v1_01_a will be compiled, because precompiled info is outdated.
--> Compiling edk:axi_ethernet_pcs_pma_wrap_v1_01_a library ...
    > edk:axi_ethernet_pcs_pma_wrap_v1_01_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//axi_ethernet_pcs_pma_wrap_v1_01_a/data/axi_ethernet_pcs_pma_wrap_v2_1_0.pao'
    > edk:axi_ethernet_pcs_pma_wrap_v1_01_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/axi_ethernet_pcs_pma_wrap_v1_01_a'
compile_simlib[edk:axi_ethernet_pcs_pma_wrap_v1_01_a]: 2 error(s), 1 warning(s), 61.49 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::axi_ethernet_pcs_pma_wrap_v1_01_a)' and 'END_COMPILATION_MESSAGES(modelsim::axi_ethernet_pcs_pma_wrap_v1_01_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library axi_ethernet_v1_01_a.

Library edk:axi_sysace_v1_01_a will be compiled, because precompiled info is outdated.
--> Compiling edk:axi_sysace_v1_01_a library ...
    > edk:axi_sysace_v1_01_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores/axi_sysace_v1_01_a/data/axi_sysace_v2_1_0.pao'
    > edk:axi_sysace_v1_01_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/axi_sysace_v1_01_a'
compile_simlib[edk:axi_sysace_v1_01_a]: 1 error(s), 0 warning(s), 61.93 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::axi_sysace_v1_01_a)' and 'END_COMPILATION_MESSAGES(modelsim::axi_sysace_v1_01_a)' in the log file compile_simlib.log for details of compilation error(s).


Library edk:fcb_v10_v1_00_a will not be compiled, because it doesn't support the architechures.
compile_simlib[edk:fcb_v10_v1_00_a]: 0 error(s), 0 warning(s), 62.14 % complete


Library edk:v_scaler_v7_01_a will be compiled, because precompiled info is outdated.
--> Compiling edk:v_scaler_v7_01_a library ...
    > edk:v_scaler_v7_01_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores/v_scaler_v7_01_a/data/v_scaler_v2_1_0.pao'
    > edk:v_scaler_v7_01_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/v_scaler_v7_01_a'
compile_simlib[edk:v_scaler_v7_01_a]: 2 error(s), 1 warning(s), 62.36 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::v_scaler_v7_01_a)' and 'END_COMPILATION_MESSAGES(modelsim::v_scaler_v7_01_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library axi_timebase_wdt_v1_01_a.
Exclude Superseded EDK child library axi_intc_v1_02_a.

Library edk:xps_intc_v2_01_a will not be compiled, because it doesn't support the architechures.
compile_simlib[edk:xps_intc_v2_01_a]: 0 error(s), 0 warning(s), 63.02 % complete

Exclude Superseded EDK child library v_manr_v4_00_a.

Library edk:xps_uartlite_v1_02_a will not be compiled, because it doesn't support the architechures.
compile_simlib[edk:xps_uartlite_v1_02_a]: 0 error(s), 0 warning(s), 63.46 % complete

Exclude Superseded EDK child library v_stats_v5_00_a.
Exclude Superseded EDK child library axi_perf_mon_v2_01_a.
Exclude Superseded EDK child library fit_timer_v1_01_c.
Exclude Superseded EDK child library xps_usb2_device_v2_00_a.
Exclude Superseded EDK child library axi_intc_v1_03_a.
Exclude Superseded EDK child library xps_mailbox_v2_00_b.

Library edk:fcb_v20_v1_00_a will not be compiled, because it doesn't support the architechures.
compile_simlib[edk:fcb_v20_v1_00_a]: 0 error(s), 0 warning(s), 64.99 % complete


Library edk:axi_pcie_mm_s_v1_02_a will be compiled, because precompiled info is outdated.
--> Compiling edk:axi_pcie_mm_s_v1_02_a library ...
    > edk:axi_pcie_mm_s_v1_02_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//axi_pcie_mm_s_v1_02_a/data/axi_pcie_mm_s_v2_1_0.pao'
    > edk:axi_pcie_mm_s_v1_02_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/axi_pcie_mm_s_v1_02_a'
compile_simlib[edk:axi_pcie_mm_s_v1_02_a]: 2 error(s), 0 warning(s), 65.21 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::axi_pcie_mm_s_v1_02_a)' and 'END_COMPILATION_MESSAGES(modelsim::axi_pcie_mm_s_v1_02_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library axi_pcie_v1_02_a.

Library edk:xps_hwicap_v5_01_a will not be compiled, because it doesn't support the architechures.
compile_simlib[edk:xps_hwicap_v5_01_a]: 0 error(s), 0 warning(s), 65.65 % complete

Exclude Superseded EDK child library iomodule_v1_02_a.
Exclude Superseded EDK child library v_vid_in_axi4s_v2_00_a.

Library edk:gig_ethernet_pcs_pma_v11_04_a will be compiled, because precompiled info is outdated.
--> Compiling edk:gig_ethernet_pcs_pma_v11_04_a library ...
    > edk:gig_ethernet_pcs_pma_v11_04_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores/gig_ethernet_pcs_pma_v11_04_a/data/gig_ethernet_pcs_pma_v2_1_0.pao'
    > edk:gig_ethernet_pcs_pma_v11_04_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/gig_ethernet_pcs_pma_v11_04_a'
compile_simlib[edk:gig_ethernet_pcs_pma_v11_04_a]: 2 error(s), 1 warning(s), 66.30 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::gig_ethernet_pcs_pma_v11_04_a)' and 'END_COMPILATION_MESSAGES(modelsim::gig_ethernet_pcs_pma_v11_04_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library axi_exerciser_v4_00_a.
Exclude Superseded EDK child library axi_usb2_device_v3_00_a.

Library edk:xps_epc_v1_02_a will not be compiled, because it doesn't support the architechures.
compile_simlib[edk:xps_epc_v1_02_a]: 0 error(s), 0 warning(s), 66.96 % complete

Exclude Superseded EDK child library axi_perf_mon_v1_00_a.

Library edk:axi_ethernet_soft_temac_wrap_v2_01_a will not be compiled, because it doesn't support the architechures.
compile_simlib[edk:axi_ethernet_soft_temac_wrap_v2_01_a]: 0 error(s), 0 warning(s), 67.40 % complete

Exclude Superseded EDK child library axi_ethernet_v2_01_a.

Library edk:isocm_v10_v2_00_b will not be compiled, because it doesn't support the architechures.
compile_simlib[edk:isocm_v10_v2_00_b]: 0 error(s), 0 warning(s), 67.83 % complete


Library edk:axi_enhanced_pcie_v1_04_a will be compiled, because precompiled info is outdated.
--> Compiling edk:axi_enhanced_pcie_v1_04_a library ...
    > edk:axi_enhanced_pcie_v1_04_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores/axi_enhanced_pcie_v1_04_a/data/axi_enhanced_pcie_v2_1_0.pao'
    > edk:axi_enhanced_pcie_v1_04_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/axi_enhanced_pcie_v1_04_a'
compile_simlib[edk:axi_enhanced_pcie_v1_04_a]: 2 error(s), 0 warning(s), 68.05 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::axi_enhanced_pcie_v1_04_a)' and 'END_COMPILATION_MESSAGES(modelsim::axi_enhanced_pcie_v1_04_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library v_cfa_v5_00_a.
Exclude Superseded EDK child library lmb_bram_if_cntlr_v3_10_a.
Exclude Superseded EDK child library axi_ext_master_conn_v1_00_a.
Exclude Superseded EDK child library axi_cdma_v3_04_a.
Exclude Superseded EDK child library axi_ethernet_v2_00_a.

Library edk:emc_common_v5_03_b will be compiled, because precompiled info is outdated.
--> Compiling edk:emc_common_v5_03_b library ...
    > edk:emc_common_v5_03_b library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v5_03_b/data/emc_common_v2_1_0.pao'
    > edk:emc_common_v5_03_b library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/emc_common_v5_03_b'
compile_simlib[edk:emc_common_v5_03_b]: 1 error(s), 0 warning(s), 69.37 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::emc_common_v5_03_b)' and 'END_COMPILATION_MESSAGES(modelsim::emc_common_v5_03_b)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library axi_iic_v1_02_a.
Exclude Superseded EDK child library axi_hwicap_v2_02_a.
Exclude Superseded EDK child library xps_usb2_device_v3_00_a.

Library edk:xps_deltasigma_adc_v1_01_a will not be compiled, because it doesn't support the architechures.
compile_simlib[edk:xps_deltasigma_adc_v1_01_a]: 0 error(s), 0 warning(s), 70.24 % complete


Library edk:util_ds_buf_v1_01_a will be compiled, because precompiled info is outdated.
--> Compiling edk:util_ds_buf_v1_01_a library ...
    > edk:util_ds_buf_v1_01_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores/util_ds_buf_v1_01_a/data/util_ds_buf_v2_1_0.pao'
    > edk:util_ds_buf_v1_01_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/util_ds_buf_v1_01_a'
compile_simlib[edk:util_ds_buf_v1_01_a]: 1 error(s), 0 warning(s), 70.46 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::util_ds_buf_v1_01_a)' and 'END_COMPILATION_MESSAGES(modelsim::util_ds_buf_v1_01_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library mdm_v1_00_g.

Library edk:plbv46_pci_v1_04_a will not be compiled, because it doesn't support the architechures.
compile_simlib[edk:plbv46_pci_v1_04_a]: 0 error(s), 0 warning(s), 70.90 % complete

Exclude Superseded EDK child library chipscope_icon_v1_05_a.

Library edk:axi_pcie_v1_07_a will be compiled, because precompiled info is outdated.
--> Compiling edk:axi_pcie_v1_07_a library ...
    > edk:axi_pcie_v1_07_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores/axi_pcie_v1_07_a/data/axi_pcie_v2_1_0.pao'
    > edk:axi_pcie_v1_07_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/axi_pcie_v1_07_a'
compile_simlib[edk:axi_pcie_v1_07_a]: 2 error(s), 0 warning(s), 71.33 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::axi_pcie_v1_07_a)' and 'END_COMPILATION_MESSAGES(modelsim::axi_pcie_v1_07_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library xps_uartlite_v1_01_a.

Library edk:mgt_protector_v1_00_a will not be compiled, because it doesn't support the architechures.
compile_simlib[edk:mgt_protector_v1_00_a]: 0 error(s), 0 warning(s), 71.77 % complete


Library edk:xps_bram_if_cntlr_v1_00_b will not be compiled, because it doesn't support the architechures.
compile_simlib[edk:xps_bram_if_cntlr_v1_00_b]: 0 error(s), 0 warning(s), 71.99 % complete


Library edk:block_plus_v1_10_b will be compiled, because precompiled info is outdated.
--> Compiling edk:block_plus_v1_10_b library ...
    > edk:block_plus_v1_10_b library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_10_b/data/block_plus_v2_1_0.pao'
    > edk:block_plus_v1_10_b library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/block_plus_v1_10_b'
compile_simlib[edk:block_plus_v1_10_b]: 2 error(s), 1 warning(s), 72.21 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::block_plus_v1_10_b)' and 'END_COMPILATION_MESSAGES(modelsim::block_plus_v1_10_b)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library mailbox_v1_01_b.
Exclude Superseded EDK child library axi_timer_v1_03_a.
Exclude Superseded EDK child library plbv46_pcie_v4_06_a.
Exclude Superseded EDK child library xps_timebase_wdt_v1_01_a.

Library edk:dsocm_v10_v2_00_b will not be compiled, because it doesn't support the architechures.
compile_simlib[edk:dsocm_v10_v2_00_b]: 0 error(s), 0 warning(s), 73.30 % complete


Library edk:jtagppc_cntlr_v2_01_c will not be compiled, because it doesn't support the architechures.
compile_simlib[edk:jtagppc_cntlr_v2_01_c]: 0 error(s), 0 warning(s), 73.52 % complete

Exclude Superseded EDK child library axi_uart16550_v1_01_a.
Exclude Superseded EDK child library xps_timer_v1_01_b.
Exclude Superseded EDK child library axi_intc_v1_04_a.
Exclude Superseded EDK child library axi_apb_bridge_v1_00_a.
Exclude Superseded EDK child library xps_usb2_device_v4_00_a.
Exclude Superseded EDK child library xps_most_nic_v1_02_a.
Exclude Superseded EDK child library axi_timer_v1_02_a.
Exclude Superseded EDK child library axi_uartlite_v1_01_a.
Exclude Superseded EDK child library axi_iic_v1_01_a.

Library edk:xps_sysmon_adc_v3_00_b will not be compiled, because it doesn't support the architechures.
compile_simlib[edk:xps_sysmon_adc_v3_00_b]: 0 error(s), 0 warning(s), 75.71 % complete

Exclude Superseded EDK child library microblaze_v8_30_a.
Exclude Superseded EDK child library v_ccm_v4_00_a.

Library edk:spartan6_pcie_v1_03_a will be compiled, because precompiled info is outdated.
--> Compiling edk:spartan6_pcie_v1_03_a library ...
    > edk:spartan6_pcie_v1_03_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores/spartan6_pcie_v1_03_a/data/spartan6_pcie_v2_1_0.pao'
    > edk:spartan6_pcie_v1_03_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/spartan6_pcie_v1_03_a'
compile_simlib[edk:spartan6_pcie_v1_03_a]: 2 error(s), 0 warning(s), 76.37 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::spartan6_pcie_v1_03_a)' and 'END_COMPILATION_MESSAGES(modelsim::spartan6_pcie_v1_03_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library axi_interconnect_v1_06_a.
Exclude Superseded EDK child library microblaze_v8_40_a.
Exclude Superseded EDK child library xps_usb2_device_v5_00_a.
Exclude Superseded EDK child library axi_perf_mon_v3_00_a.
Exclude Superseded EDK child library plbv46_plbv46_bridge_v1_03_a.
Exclude Superseded EDK child library system_cache_v1_00_a.
Exclude Superseded EDK child library microblaze_v8_50_b.

Library edk:v_gamma_v6_01_a will be compiled, because precompiled info is outdated.
--> Compiling edk:v_gamma_v6_01_a library ...
    > edk:v_gamma_v6_01_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores/v_gamma_v6_01_a/data/v_gamma_v2_1_0.pao'
    > edk:v_gamma_v6_01_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/v_gamma_v6_01_a'
compile_simlib[edk:v_gamma_v6_01_a]: 2 error(s), 1 warning(s), 78.12 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::v_gamma_v6_01_a)' and 'END_COMPILATION_MESSAGES(modelsim::v_gamma_v6_01_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library iomodule_v1_03_a.

Library edk:dcr_v29_v1_00_b will not be compiled, because it doesn't support the architechures.
compile_simlib[edk:dcr_v29_v1_00_b]: 0 error(s), 0 warning(s), 78.56 % complete


Library edk:v_tpg_v4_00_a will be compiled, because precompiled info is outdated.
--> Compiling edk:v_tpg_v4_00_a library ...
    > edk:v_tpg_v4_00_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores/v_tpg_v4_00_a/data/v_tpg_v2_1_0.pao'
    > edk:v_tpg_v4_00_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/v_tpg_v4_00_a'
compile_simlib[edk:v_tpg_v4_00_a]: 1 error(s), 0 warning(s), 78.77 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::v_tpg_v4_00_a)' and 'END_COMPILATION_MESSAGES(modelsim::v_tpg_v4_00_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library axi_apb_bridge_v1_01_a.

Library edk:chipscope_ila_v1_05_a will be compiled, because precompiled info is outdated.
--> Compiling edk:chipscope_ila_v1_05_a library ...
    > edk:chipscope_ila_v1_05_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores/chipscope_ila_v1_05_a/data/chipscope_ila_v2_1_0.pao'
    > edk:chipscope_ila_v1_05_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/chipscope_ila_v1_05_a'
compile_simlib[edk:chipscope_ila_v1_05_a]: 1 error(s), 0 warning(s), 79.21 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::chipscope_ila_v1_05_a)' and 'END_COMPILATION_MESSAGES(modelsim::chipscope_ila_v1_05_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library axi_quad_spi_v2_00_a.
Exclude Superseded EDK child library iomodule_v1_01_a.
Exclude Superseded EDK child library microblaze_v7_30_b.
Exclude Superseded EDK child library axi_cdma_v3_02_a.
Exclude Superseded EDK child library axi_can_v1_03_a.
Exclude Superseded EDK child library v_enhance_v5_00_a.
Exclude Superseded EDK child library axi2axi_connector_v1_00_a.

Library edk:axi_enhanced_pcie_v1_03_a will be compiled, because precompiled info is outdated.
--> Compiling edk:axi_enhanced_pcie_v1_03_a library ...
    > edk:axi_enhanced_pcie_v1_03_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores/axi_enhanced_pcie_v1_03_a/data/axi_enhanced_pcie_v2_1_0.pao'
    > edk:axi_enhanced_pcie_v1_03_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/axi_enhanced_pcie_v1_03_a'
compile_simlib[edk:axi_enhanced_pcie_v1_03_a]: 2 error(s), 0 warning(s), 80.96 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::axi_enhanced_pcie_v1_03_a)' and 'END_COMPILATION_MESSAGES(modelsim::axi_enhanced_pcie_v1_03_a)' in the log file compile_simlib.log for details of compilation error(s).


Library edk:xps_deltasigma_dac_v1_01_a will not be compiled, because it doesn't support the architechures.
compile_simlib[edk:xps_deltasigma_dac_v1_01_a]: 0 error(s), 0 warning(s), 81.18 % complete

Exclude Superseded EDK child library v_manr_v5_00_a.
Exclude Superseded EDK child library axis_vbroadcaster_v1_00_a.

Library edk:ppc405_virtex4_v2_01_b will not be compiled, because it doesn't support the architechures.
compile_simlib[edk:ppc405_virtex4_v2_01_b]: 0 error(s), 0 warning(s), 81.84 % complete


Library edk:dcm_module_v1_00_e will not be compiled, because it doesn't support the architechures.
compile_simlib[edk:dcm_module_v1_00_e]: 0 error(s), 0 warning(s), 82.06 % complete

Exclude Superseded EDK child library xps_usb2_device_v3_01_a.
Exclude Superseded EDK child library v_ycrcb2rgb_v5_00_a.
Exclude Superseded EDK child library v_gamma_v5_00_a.

Library edk:xps_timer_v1_02_a will not be compiled, because it doesn't support the architechures.
compile_simlib[edk:xps_timer_v1_02_a]: 0 error(s), 0 warning(s), 82.93 % complete

Exclude Superseded EDK child library plbv46_plbv46_bridge_v1_02_b.
Exclude Superseded EDK child library axi_timebase_wdt_v1_00_a.
Exclude Superseded EDK child library axi_usb2_device_v1_00_a.

Library edk:csum_v1_00_a will be compiled, because precompiled info is outdated.
--> Compiling edk:csum_v1_00_a library ...
    > edk:csum_v1_00_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores/csum_v1_00_a/data/csum_v2_1_0.pao'
    > edk:csum_v1_00_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/csum_v1_00_a'
compile_simlib[edk:csum_v1_00_a]: 1 error(s), 0 warning(s), 83.81 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::csum_v1_00_a)' and 'END_COMPILATION_MESSAGES(modelsim::csum_v1_00_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library lmb_v10_v1_00_a.

Library edk:v_osd_v5_01_a will be compiled, because precompiled info is outdated.
--> Compiling edk:v_osd_v5_01_a library ...
    > edk:v_osd_v5_01_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores/v_osd_v5_01_a/data/v_osd_v2_1_0.pao'
    > edk:v_osd_v5_01_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/v_osd_v5_01_a'
compile_simlib[edk:v_osd_v5_01_a]: 2 error(s), 1 warning(s), 84.25 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::v_osd_v5_01_a)' and 'END_COMPILATION_MESSAGES(modelsim::v_osd_v5_01_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library v_noise_v5_00_a.
Exclude Superseded EDK child library axi_fifo_mm_s_v2_01_a.
Exclude Superseded EDK child library proc_sys_reset_v3_00_a.
Exclude Superseded EDK child library lmb_v10_v2_00_b.

Library edk:gig_ethernet_pcs_pma_v11_05_a will be compiled, because precompiled info is outdated.
--> Compiling edk:gig_ethernet_pcs_pma_v11_05_a library ...
    > edk:gig_ethernet_pcs_pma_v11_05_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores/gig_ethernet_pcs_pma_v11_05_a/data/gig_ethernet_pcs_pma_v2_1_0.pao'
    > edk:gig_ethernet_pcs_pma_v11_05_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/gig_ethernet_pcs_pma_v11_05_a'
compile_simlib[edk:gig_ethernet_pcs_pma_v11_05_a]: 2 error(s), 1 warning(s), 85.34 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::gig_ethernet_pcs_pma_v11_05_a)' and 'END_COMPILATION_MESSAGES(modelsim::gig_ethernet_pcs_pma_v11_05_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library xps_ethernetlite_v3_01_a.

Library edk:v_noise_v5_01_a will be compiled, because precompiled info is outdated.
--> Compiling edk:v_noise_v5_01_a library ...
    > edk:v_noise_v5_01_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores/v_noise_v5_01_a/data/v_noise_v2_1_0.pao'
    > edk:v_noise_v5_01_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/v_noise_v5_01_a'
compile_simlib[edk:v_noise_v5_01_a]: 2 error(s), 1 warning(s), 85.78 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::v_noise_v5_01_a)' and 'END_COMPILATION_MESSAGES(modelsim::v_noise_v5_01_a)' in the log file compile_simlib.log for details of compilation error(s).


Library edk:axi_pcie_mm_s_v1_04_a will be compiled, because precompiled info is outdated.
--> Compiling edk:axi_pcie_mm_s_v1_04_a library ...
    > edk:axi_pcie_mm_s_v1_04_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//axi_pcie_mm_s_v1_04_a/data/axi_pcie_mm_s_v2_1_0.pao'
    > edk:axi_pcie_mm_s_v1_04_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/axi_pcie_mm_s_v1_04_a'
compile_simlib[edk:axi_pcie_mm_s_v1_04_a]: 2 error(s), 0 warning(s), 86.00 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::axi_pcie_mm_s_v1_04_a)' and 'END_COMPILATION_MESSAGES(modelsim::axi_pcie_mm_s_v1_04_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library axi_pcie_v1_04_a.
Exclude Superseded EDK child library axi_hwicap_v2_03_a.
Exclude Superseded EDK child library plbv46_pcie_v4_02_a.
Exclude Superseded EDK child library axi_emc_v1_03_b.
Exclude Superseded EDK child library axi_pcie_v1_03_a.
Exclude Superseded EDK child library iomodule_v1_02_b.

Library edk:v_axi4s_vid_out_v2_01_a will be compiled, because precompiled info is outdated.
--> Compiling edk:v_axi4s_vid_out_v2_01_a library ...
    > edk:v_axi4s_vid_out_v2_01_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores/v_axi4s_vid_out_v2_01_a/data/v_axi4s_vid_out_v2_1_0.pao'
    > edk:v_axi4s_vid_out_v2_01_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/v_axi4s_vid_out_v2_01_a'
compile_simlib[edk:v_axi4s_vid_out_v2_01_a]: 1 error(s), 0 warning(s), 87.53 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::v_axi4s_vid_out_v2_01_a)' and 'END_COMPILATION_MESSAGES(modelsim::v_axi4s_vid_out_v2_01_a)' in the log file compile_simlib.log for details of compilation error(s).


Library edk:chipscope_vio_v1_05_a will be compiled, because precompiled info is outdated.
--> Compiling edk:chipscope_vio_v1_05_a library ...
    > edk:chipscope_vio_v1_05_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores/chipscope_vio_v1_05_a/data/chipscope_vio_v2_1_0.pao'
    > edk:chipscope_vio_v1_05_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/chipscope_vio_v1_05_a'
compile_simlib[edk:chipscope_vio_v1_05_a]: 1 error(s), 0 warning(s), 87.75 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::chipscope_vio_v1_05_a)' and 'END_COMPILATION_MESSAGES(modelsim::chipscope_vio_v1_05_a)' in the log file compile_simlib.log for details of compilation error(s).


Library edk:v_ccm_v5_01_a will be compiled, because precompiled info is outdated.
--> Compiling edk:v_ccm_v5_01_a library ...
    > edk:v_ccm_v5_01_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores/v_ccm_v5_01_a/data/v_ccm_v2_1_0.pao'
    > edk:v_ccm_v5_01_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/v_ccm_v5_01_a'
compile_simlib[edk:v_ccm_v5_01_a]: 2 error(s), 1 warning(s), 87.96 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::v_ccm_v5_01_a)' and 'END_COMPILATION_MESSAGES(modelsim::v_ccm_v5_01_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library lmb_bram_if_cntlr_v3_10_c.
Exclude Superseded EDK child library lmb_bram_if_cntlr_v2_10_b.
Exclude Superseded EDK child library axi_gpio_v1_01_b.
Exclude Superseded EDK child library xps_can_v3_00_a.
Exclude Superseded EDK child library util_vector_logic_v1_00_a.
Exclude Superseded EDK child library axi_hwicap_v2_01_a.

Library edk:block_plus_v1_12_a will be compiled, because precompiled info is outdated.
--> Compiling edk:block_plus_v1_12_a library ...
    > edk:block_plus_v1_12_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_12_a/data/block_plus_v2_1_0.pao'
    > edk:block_plus_v1_12_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/block_plus_v1_12_a'
compile_simlib[edk:block_plus_v1_12_a]: 2 error(s), 0 warning(s), 89.50 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::block_plus_v1_12_a)' and 'END_COMPILATION_MESSAGES(modelsim::block_plus_v1_12_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library axi_vdma_v5_02_a.
Exclude Superseded EDK child library v_cresample_v2_00_a.
Exclude Superseded EDK child library v_enhance_v5_01_a.

Library edk:emc_common_v2_00_a will be compiled, because precompiled info is outdated.
--> Compiling edk:emc_common_v2_00_a library ...
    > edk:emc_common_v2_00_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/data/emc_common_v2_1_0.pao'
    > edk:emc_common_v2_00_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/emc_common_v2_00_a'
compile_simlib[edk:emc_common_v2_00_a]: 1 error(s), 0 warning(s), 90.37 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::emc_common_v2_00_a)' and 'END_COMPILATION_MESSAGES(modelsim::emc_common_v2_00_a)' in the log file compile_simlib.log for details of compilation error(s).


Library edk:dcr_intc_v2_00_a will not be compiled, because it doesn't support the architechures.
compile_simlib[edk:dcr_intc_v2_00_a]: 0 error(s), 0 warning(s), 90.59 % complete

Exclude Superseded EDK child library axis_vremapper_v1_00_a.

Library edk:axi_master_lite_v1_00_a will be compiled, because precompiled info is outdated.
--> Compiling edk:axi_master_lite_v1_00_a library ...
    > edk:axi_master_lite_v1_00_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_lite_v1_00_a/data/axi_master_lite_v2_1_0.pao'
    > edk:axi_master_lite_v1_00_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/axi_master_lite_v1_00_a'
compile_simlib[edk:axi_master_lite_v1_00_a]: 1 error(s), 0 warning(s), 91.03 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::axi_master_lite_v1_00_a)' and 'END_COMPILATION_MESSAGES(modelsim::axi_master_lite_v1_00_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library microblaze_v8_40_b.

Library edk:gmii_to_rgmii_v1_00_a will be compiled, because precompiled info is outdated.
--> Compiling edk:gmii_to_rgmii_v1_00_a library ...
    > edk:gmii_to_rgmii_v1_00_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores/gmii_to_rgmii_v1_00_a/data/gmii_to_rgmii_v2_1_0.pao'
    > edk:gmii_to_rgmii_v1_00_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/gmii_to_rgmii_v1_00_a'
compile_simlib[edk:gmii_to_rgmii_v1_00_a]: 1 error(s), 0 warning(s), 91.47 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::gmii_to_rgmii_v1_00_a)' and 'END_COMPILATION_MESSAGES(modelsim::gmii_to_rgmii_v1_00_a)' in the log file compile_simlib.log for details of compilation error(s).


Library edk:xps_ll_fifo_v1_02_a will not be compiled, because it doesn't support the architechures.
compile_simlib[edk:xps_ll_fifo_v1_02_a]: 0 error(s), 0 warning(s), 91.68 % complete


Library edk:fcb2fsl_bridge_v1_00_a will not be compiled, because it doesn't support the architechures.
compile_simlib[edk:fcb2fsl_bridge_v1_00_a]: 0 error(s), 0 warning(s), 91.90 % complete

Exclude Superseded EDK child library v_enhance_v4_00_a.

Library edk:xps_usb2_device_v7_01_a will not be compiled, because it doesn't support the architechures.
compile_simlib[edk:xps_usb2_device_v7_01_a]: 0 error(s), 0 warning(s), 92.34 % complete

Exclude Superseded EDK child library axi_hwicap_v2_00_a.
Exclude Superseded EDK child library v_scaler_v6_00_a.

Library edk:xps_sysace_v1_01_a will not be compiled, because it doesn't support the architechures.
compile_simlib[edk:xps_sysace_v1_01_a]: 0 error(s), 0 warning(s), 93.00 % complete

Exclude Superseded EDK child library axi_plbv46_bridge_v2_00_a.

Library edk:v_manr_v5_01_a will be compiled, because precompiled info is outdated.
--> Compiling edk:v_manr_v5_01_a library ...
    > edk:v_manr_v5_01_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores/v_manr_v5_01_a/data/v_manr_v2_1_0.pao'
    > edk:v_manr_v5_01_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/v_manr_v5_01_a'
compile_simlib[edk:v_manr_v5_01_a]: 2 error(s), 1 warning(s), 93.44 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::v_manr_v5_01_a)' and 'END_COMPILATION_MESSAGES(modelsim::v_manr_v5_01_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library xps_iic_v2_01_a.

Library edk:mii_to_rmii_v1_01_a will be compiled, because precompiled info is outdated.
--> Compiling edk:mii_to_rmii_v1_01_a library ...
    > edk:mii_to_rmii_v1_01_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores/mii_to_rmii_v1_01_a/data/mii_to_rmii_v2_1_0.pao'
    > edk:mii_to_rmii_v1_01_a library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/mii_to_rmii_v1_01_a'
compile_simlib[edk:mii_to_rmii_v1_01_a]: 1 error(s), 0 warning(s), 93.87 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::mii_to_rmii_v1_01_a)' and 'END_COMPILATION_MESSAGES(modelsim::mii_to_rmii_v1_01_a)' in the log file compile_simlib.log for details of compilation error(s).


Library edk:cdn_axi4_lite_master_bfm_wrap_v2_01_b will be compiled, because precompiled info is outdated.
--> Compiling edk:cdn_axi4_lite_master_bfm_wrap_v2_01_b library ...
    > edk:cdn_axi4_lite_master_bfm_wrap_v2_01_b library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxBFMinterface/pcores/cdn_axi4_lite_master_bfm_wrap_v2_01_b/data/cdn_axi4_lite_master_bfm_wrap_v2_1_0.pao'
    > edk:cdn_axi4_lite_master_bfm_wrap_v2_01_b library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/cdn_axi4_lite_master_bfm_wrap_v2_01_b'
compile_simlib[edk:cdn_axi4_lite_master_bfm_wrap_v2_01_b]: 1 error(s), 0 warning(s), 94.09 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::cdn_axi4_lite_master_bfm_wrap_v2_01_b)' and 'END_COMPILATION_MESSAGES(modelsim::cdn_axi4_lite_master_bfm_wrap_v2_01_b)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library cdn_axi4_slave_bfm_wrap_v2_01_a.
Exclude Superseded EDK child library cdn_axi4_lite_slave_bfm_wrap_v2_00_a.
Exclude Superseded EDK child library cdn_axi4_streaming_slave_bfm_wrap_v1_00_a.

Library edk:cdn_axi4_master_bfm_wrap_v2_01_b will be compiled, because precompiled info is outdated.
--> Compiling edk:cdn_axi4_master_bfm_wrap_v2_01_b library ...
    > edk:cdn_axi4_master_bfm_wrap_v2_01_b library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxBFMinterface/pcores/cdn_axi4_master_bfm_wrap_v2_01_b/data/cdn_axi4_master_bfm_wrap_v2_1_0.pao'
    > edk:cdn_axi4_master_bfm_wrap_v2_01_b library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/cdn_axi4_master_bfm_wrap_v2_01_b'
compile_simlib[edk:cdn_axi4_master_bfm_wrap_v2_01_b]: 1 error(s), 0 warning(s), 94.97 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::cdn_axi4_master_bfm_wrap_v2_01_b)' and 'END_COMPILATION_MESSAGES(modelsim::cdn_axi4_master_bfm_wrap_v2_01_b)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library cdn_axi3_master_bfm_wrap_v2_01_a.
Exclude Superseded EDK child library cdn_axi3_master_bfm_wrap_v1_00_a.
Exclude Superseded EDK child library cdn_axi4_master_bfm_wrap_v2_00_a.
Exclude Superseded EDK child library cdn_axi4_streaming_master_bfm_wrap_v1_00_a.

Library edk:cdn_axi4_lite_slave_bfm_wrap_v2_01_b will be compiled, because precompiled info is outdated.
--> Compiling edk:cdn_axi4_lite_slave_bfm_wrap_v2_01_b library ...
    > edk:cdn_axi4_lite_slave_bfm_wrap_v2_01_b library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxBFMinterface/pcores/cdn_axi4_lite_slave_bfm_wrap_v2_01_b/data/cdn_axi4_lite_slave_bfm_wrap_v2_1_0.pao'
    > edk:cdn_axi4_lite_slave_bfm_wrap_v2_01_b library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/cdn_axi4_lite_slave_bfm_wrap_v2_01_b'
compile_simlib[edk:cdn_axi4_lite_slave_bfm_wrap_v2_01_b]: 1 error(s), 0 warning(s), 96.06 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::cdn_axi4_lite_slave_bfm_wrap_v2_01_b)' and 'END_COMPILATION_MESSAGES(modelsim::cdn_axi4_lite_slave_bfm_wrap_v2_01_b)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library cdn_axi3_slave_bfm_wrap_v1_00_a.
Exclude Superseded EDK child library cdn_axi4_lite_master_bfm_wrap_v2_00_a.
Exclude Superseded EDK child library cdn_axi3_slave_bfm_wrap_v2_01_a.

Library edk:cdn_axi4_streaming_slave_bfm_wrap_v2_01_b will be compiled, because precompiled info is outdated.
--> Compiling edk:cdn_axi4_streaming_slave_bfm_wrap_v2_01_b library ...
    > edk:cdn_axi4_streaming_slave_bfm_wrap_v2_01_b library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxBFMinterface/pcores/cdn_axi4_streaming_slave_bfm_wrap_v2_01_b/data/cdn_axi4_streaming_slave_bfm_wrap_v2_1_0.pao'
    > edk:cdn_axi4_streaming_slave_bfm_wrap_v2_01_b library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/cdn_axi4_streaming_slave_bfm_wrap_v2_01_b'
compile_simlib[edk:cdn_axi4_streaming_slave_bfm_wrap_v2_01_b]: 1 error(s), 0 warning(s), 96.94 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::cdn_axi4_streaming_slave_bfm_wrap_v2_01_b)' and 'END_COMPILATION_MESSAGES(modelsim::cdn_axi4_streaming_slave_bfm_wrap_v2_01_b)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library cdn_axi4_streaming_master_bfm_wrap_v2_01_a.
Exclude Superseded EDK child library cdn_axi4_slave_bfm_wrap_v2_00_a.
Exclude Superseded EDK child library cdn_axi4_slave_bfm_wrap_v1_00_a.
Exclude Superseded EDK child library cdn_axi4_lite_slave_bfm_wrap_v1_00_a.

Library edk:cdn_axi3_master_bfm_wrap_v2_01_b will be compiled, because precompiled info is outdated.
--> Compiling edk:cdn_axi3_master_bfm_wrap_v2_01_b library ...
    > edk:cdn_axi3_master_bfm_wrap_v2_01_b library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxBFMinterface/pcores/cdn_axi3_master_bfm_wrap_v2_01_b/data/cdn_axi3_master_bfm_wrap_v2_1_0.pao'
    > edk:cdn_axi3_master_bfm_wrap_v2_01_b library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/cdn_axi3_master_bfm_wrap_v2_01_b'
compile_simlib[edk:cdn_axi3_master_bfm_wrap_v2_01_b]: 1 error(s), 0 warning(s), 98.03 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::cdn_axi3_master_bfm_wrap_v2_01_b)' and 'END_COMPILATION_MESSAGES(modelsim::cdn_axi3_master_bfm_wrap_v2_01_b)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library cdn_axi4_streaming_slave_bfm_wrap_v2_01_a.
Exclude Superseded EDK child library cdn_axi4_lite_master_bfm_wrap_v2_01_a.

Library edk:cdn_axi4_streaming_master_bfm_wrap_v2_01_b will be compiled, because precompiled info is outdated.
--> Compiling edk:cdn_axi4_streaming_master_bfm_wrap_v2_01_b library ...
    > edk:cdn_axi4_streaming_master_bfm_wrap_v2_01_b library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxBFMinterface/pcores/cdn_axi4_streaming_master_bfm_wrap_v2_01_b/data/cdn_axi4_streaming_master_bfm_wrap_v2_1_0.pao'
    > edk:cdn_axi4_streaming_master_bfm_wrap_v2_01_b library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/cdn_axi4_streaming_master_bfm_wrap_v2_01_b'
compile_simlib[edk:cdn_axi4_streaming_master_bfm_wrap_v2_01_b]: 1 error(s), 0 warning(s), 98.69 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::cdn_axi4_streaming_master_bfm_wrap_v2_01_b)' and 'END_COMPILATION_MESSAGES(modelsim::cdn_axi4_streaming_master_bfm_wrap_v2_01_b)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library cdn_axi4_lite_slave_bfm_wrap_v2_01_a.

Library edk:cdn_axi4_slave_bfm_wrap_v2_01_b will be compiled, because precompiled info is outdated.
--> Compiling edk:cdn_axi4_slave_bfm_wrap_v2_01_b library ...
    > edk:cdn_axi4_slave_bfm_wrap_v2_01_b library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxBFMinterface/pcores/cdn_axi4_slave_bfm_wrap_v2_01_b/data/cdn_axi4_slave_bfm_wrap_v2_1_0.pao'
    > edk:cdn_axi4_slave_bfm_wrap_v2_01_b library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/cdn_axi4_slave_bfm_wrap_v2_01_b'
compile_simlib[edk:cdn_axi4_slave_bfm_wrap_v2_01_b]: 1 error(s), 0 warning(s), 99.12 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::cdn_axi4_slave_bfm_wrap_v2_01_b)' and 'END_COMPILATION_MESSAGES(modelsim::cdn_axi4_slave_bfm_wrap_v2_01_b)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library cdn_axi4_master_bfm_wrap_v2_01_a.

Library edk:cdn_axi3_slave_bfm_wrap_v2_01_b will be compiled, because precompiled info is outdated.
--> Compiling edk:cdn_axi3_slave_bfm_wrap_v2_01_b library ...
    > edk:cdn_axi3_slave_bfm_wrap_v2_01_b library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxBFMinterface/pcores/cdn_axi3_slave_bfm_wrap_v2_01_b/data/cdn_axi3_slave_bfm_wrap_v2_1_0.pao'
    > edk:cdn_axi3_slave_bfm_wrap_v2_01_b library compiled to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/cdn_axi3_slave_bfm_wrap_v2_01_b'
compile_simlib[edk:cdn_axi3_slave_bfm_wrap_v2_01_b]: 1 error(s), 0 warning(s), 99.56 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::cdn_axi3_slave_bfm_wrap_v2_01_b)' and 'END_COMPILATION_MESSAGES(modelsim::cdn_axi3_slave_bfm_wrap_v2_01_b)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library cdn_axi4_master_bfm_wrap_v1_00_a.
Exclude Superseded EDK child library cdn_axi4_lite_master_bfm_wrap_v1_00_a.
compile_simlib[edk]: 204 error(s), 35 warning(s), 100.00 % complete


Copying setup file 'modelsim.ini' to '/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/modelsim.ini' ...
**********************************************************************************************
*                                   COMPILATION SUMMARY                                      *
*                                                                                            *
*  Simulator used: modelsim                                                                  *
*  Compiled on: Thu May 18 13:04:16 2023                                                     *
*                                                                                            *
**********************************************************************************************
*               Library                |  Lang   |  Mapped Name(s)   | Err#(s)  |  Warn#(s)  *
*--------------------------------------------------------------------------------------------*
*  secureip                            | verilog | secureip          | 2        | 0          *
*--------------------------------------------------------------------------------------------*
*  unisim                              | vhdl    | unisim            | 3        | 0          *
*--------------------------------------------------------------------------------------------*
*  unisim                              | verilog | unisims_ver       | 3        | 0          *
*--------------------------------------------------------------------------------------------*
*  simprim                             | verilog | simprims_ver      | 1        | 0          *
*--------------------------------------------------------------------------------------------*
*  xilinxcorelib                       | vhdl    | xilinxcorelib     | 1        | 0          *
*--------------------------------------------------------------------------------------------*
*  xilinxcorelib                       | verilog | xilinxcorelib_ver | 1        | 0          *
*--------------------------------------------------------------------------------------------*
*  edk                                 |         | edk               | 204      | 35         *
*--------------------------------------------------------------------------------------------*

compile_simlib tcltask - end ... (0)
compile_simlib: Time (s): cpu = 00:02:46 ; elapsed = 00:02:11 . Memory (MB): peak = 5024.844 ; gain = 0.000
compile_simlib -simulator modelsim -simulator_exec_path {/home/nourhan/intelFPGA/20.1/modelsim_ase} -family all -language all -library all -dir {/home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.cache/compile_simlib/modelsim}
compile_simlib tcltask - begin ...
Reading the configuration file - '/home/nourhan/Vivado/2013.4/data/parts/xilinx/compxlib/compxlib_defaults.acd' ...
Reading the compile_simlib configuration file - 'compile_simlib.cfg' ...
WARNING: [Common 17-249] Param 'edkSupport' is already registered

Library Source Paths => '/home/nourhan/Vivado/2013.4/data /home/nourhan/Vivado/2013.4/ids_lite/ISE'
Current Working Directory => '/home/nourhan/Documents/AccDNN/build/ips_prj'
Compilation Mode = FAST
Compilation Format = 64-bit
Execute Mode = ON
Execute Platform = lin64
Scheduling library installation & compilation for architectures: all

Scheduling library installation & compilation for libraries: all

Signature:-
------------------------------------------------------------------------------
compile_simlib -simulator modelsim -simulator_exec_path /home/nourhan/intelFPGA/20.1/modelsim_ase -family all -language all -library all -dir /home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.cache/compile_simlib/modelsim
------------------------------------------------------------------------------
Setting compile_simlib main output directory to '/home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.cache/compile_simlib/modelsim'.
Setting smulator 'modelsim' output directory to '/home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.cache/compile_simlib/modelsim'.

Setting up the simulator 'modelsim' for compilation ...
The executable path is set to '/home/nourhan/intelFPGA/20.1/modelsim_ase/bin' ...
Encrypted File /home/nourhan/Vivado/2013.4/data/vhdl/src/unisims/unisim_retarget_VCOMP.vhdp.
Generating the file - '/home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/.compedklib_ise_info' for EDK ...
Retrieving the .pao files for EDK library ...
Building the library hierarchies from the .pao files for EDK library ...
Assigning the netlist files to the hierarchies for EDK library ...



Compiling Xilinx HDL Libraries for 'modelsim' simulator
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
Language => 'vhdl,verilog'
Output directory => '/home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.cache/compile_simlib/modelsim'

WARNING: [Vivado 12-2189] Output directory '/home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.cache/compile_simlib/modelsim' does not exist, it will be created.
Directory '/home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.cache/compile_simlib/modelsim' is created.
Library verilog.secureip will be compiled, because no precompiled info.
--> Compiling verilog.secureip library ...
    > verilog.secureip library compiled from /home/nourhan/Vivado/2013.4/data/secureip
    > verilog.secureip library compiled to /home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/secureip
    > Log file '/home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/secureip/.cxl.verilog.secureip.secureip.lin64.log' generated
Library verilog.secureip:verilog.axi_bfm will be compiled, because no precompiled info.
--> Compiling verilog.secureip:verilog.axi_bfm library ...
    > verilog.secureip:verilog.axi_bfm library compiled from /home/nourhan/Vivado/2013.4/data/secureip/axi_bfm
    > verilog.secureip:verilog.axi_bfm library compiled to /home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/secureip
    > Log file '/home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/secureip/.cxl.verilog.axi_bfm.secureip.lin64.log' generated
compile_simlib[verilog.secureip:verilog.axi_bfm]: 1 error(s), 0 warning(s)

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim:verilog:axi_bfm)' and 'END_COMPILATION_MESSAGES(modelsim:verilog:axi_bfm)' in the log file compile_simlib.log for details of compilation error(s).

compile_simlib[verilog.secureip]: 2 error(s), 0 warning(s), 14.29 % complete


Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim:verilog:secureip)' and 'END_COMPILATION_MESSAGES(modelsim:verilog:secureip)' in the log file compile_simlib.log for details of compilation error(s).

Library vhdl.unisim will be compiled, because no precompiled info.
--> Compiling vhdl.unisim library ...
    > vhdl.unisim library compiled from /home/nourhan/Vivado/2013.4/data/vhdl/src/unisims
    > vhdl.unisim library compiled to /home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/unisim
    > Log file '/home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/unisim/.cxl.vhdl.unisim.unisim.lin64.log' generated
Library vhdl.unisim:vhdl.unimacro will be compiled, because no precompiled info.
--> Compiling vhdl.unisim:vhdl.unimacro library ...
    > vhdl.unisim:vhdl.unimacro library compiled from /home/nourhan/Vivado/2013.4/data/vhdl/src/unimacro
    > vhdl.unisim:vhdl.unimacro library compiled to /home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/unimacro
    > Log file '/home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/unimacro/.cxl.vhdl.unimacro.unimacro.lin64.log' generated
compile_simlib[vhdl.unisim:vhdl.unimacro]: 1 error(s), 0 warning(s)

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:unimacro)' and 'END_COMPILATION_MESSAGES(modelsim:vhdl:unimacro)' in the log file compile_simlib.log for details of compilation error(s).

Library vhdl.unisim:vhdl.unifast will be compiled, because no precompiled info.
--> Compiling vhdl.unisim:vhdl.unifast library ...
    > vhdl.unisim:vhdl.unifast library compiled from /home/nourhan/Vivado/2013.4/data/vhdl/src/unifast
    > vhdl.unisim:vhdl.unifast library compiled to /home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/unifast
    > Log file '/home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/unifast/.cxl.vhdl.unifast.unifast.lin64.log' generated
compile_simlib[vhdl.unisim:vhdl.unifast]: 1 error(s), 0 warning(s)

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:unifast)' and 'END_COMPILATION_MESSAGES(modelsim:vhdl:unifast)' in the log file compile_simlib.log for details of compilation error(s).

compile_simlib[vhdl.unisim]: 3 error(s), 0 warning(s), 28.57 % complete


Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:unisim)' and 'END_COMPILATION_MESSAGES(modelsim:vhdl:unisim)' in the log file compile_simlib.log for details of compilation error(s).

Library verilog.unisim will be compiled, because no precompiled info.
--> Compiling verilog.unisim library ...
    > verilog.unisim library compiled from /home/nourhan/Vivado/2013.4/data/verilog/src
    > verilog.unisim library compiled to /home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/unisims_ver
    > Log file '/home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/unisims_ver/.cxl.verilog.unisim.unisims_ver.lin64.log' generated
Library verilog.unisim:verilog.unimacro will be compiled, because no precompiled info.
--> Compiling verilog.unisim:verilog.unimacro library ...
    > verilog.unisim:verilog.unimacro library compiled from /home/nourhan/Vivado/2013.4/data/verilog/src/unimacro
    > verilog.unisim:verilog.unimacro library compiled to /home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/unimacro_ver
    > Log file '/home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/unimacro_ver/.cxl.verilog.unimacro.unimacro_ver.lin64.log' generated
compile_simlib[verilog.unisim:verilog.unimacro]: 1 error(s), 0 warning(s)

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim:verilog:unimacro)' and 'END_COMPILATION_MESSAGES(modelsim:verilog:unimacro)' in the log file compile_simlib.log for details of compilation error(s).

Library verilog.unisim:verilog.unifast will be compiled, because no precompiled info.
--> Compiling verilog.unisim:verilog.unifast library ...
    > verilog.unisim:verilog.unifast library compiled from /home/nourhan/Vivado/2013.4/data/verilog/src/unifast
    > verilog.unisim:verilog.unifast library compiled to /home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/unifast_ver
    > Log file '/home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/unifast_ver/.cxl.verilog.unifast.unifast_ver.lin64.log' generated
compile_simlib[verilog.unisim:verilog.unifast]: 1 error(s), 0 warning(s)

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim:verilog:unifast)' and 'END_COMPILATION_MESSAGES(modelsim:verilog:unifast)' in the log file compile_simlib.log for details of compilation error(s).

compile_simlib[verilog.unisim]: 3 error(s), 0 warning(s), 42.86 % complete


Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim:verilog:unisim)' and 'END_COMPILATION_MESSAGES(modelsim:verilog:unisim)' in the log file compile_simlib.log for details of compilation error(s).

Library verilog.simprim will be compiled, because no precompiled info.
--> Compiling verilog.simprim library ...
    > verilog.simprim library compiled from /home/nourhan/Vivado/2013.4/data/verilog/src/unisims
    > verilog.simprim library compiled to /home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/simprims_ver
    > Log file '/home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/simprims_ver/.cxl.verilog.simprim.simprims_ver.lin64.log' generated
compile_simlib[verilog.simprim]: 1 error(s), 0 warning(s), 57.14 % complete


Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim:verilog:simprim)' and 'END_COMPILATION_MESSAGES(modelsim:verilog:simprim)' in the log file compile_simlib.log for details of compilation error(s).

Library vhdl.xilinxcorelib will be compiled, because no precompiled info.
--> Compiling vhdl.xilinxcorelib library ...
    > vhdl.xilinxcorelib library compiled from /home/nourhan/Vivado/2013.4/ids_lite/ISE/vhdl/src/XilinxCoreLib
    > vhdl.xilinxcorelib library compiled to /home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/xilinxcorelib
    > Log file '/home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/xilinxcorelib/.cxl.vhdl.xilinxcorelib.xilinxcorelib.lin64.log' generated
compile_simlib[vhdl.xilinxcorelib]: 1 error(s), 0 warning(s), 71.43 % complete


Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:xilinxcorelib)' and 'END_COMPILATION_MESSAGES(modelsim:vhdl:xilinxcorelib)' in the log file compile_simlib.log for details of compilation error(s).

Library verilog.xilinxcorelib will be compiled, because no precompiled info.
--> Compiling verilog.xilinxcorelib library ...
    > verilog.xilinxcorelib library compiled from /home/nourhan/Vivado/2013.4/ids_lite/ISE/verilog/src/XilinxCoreLib
    > verilog.xilinxcorelib library compiled to /home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/xilinxcorelib_ver
    > Log file '/home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/xilinxcorelib_ver/.cxl.verilog.xilinxcorelib.xilinxcorelib_ver.lin64.log' generated
compile_simlib[verilog.xilinxcorelib]: 1 error(s), 0 warning(s), 85.71 % complete


Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim:verilog:xilinxcorelib)' and 'END_COMPILATION_MESSAGES(modelsim:verilog:xilinxcorelib)' in the log file compile_simlib.log for details of compilation error(s).

Library edk will be compiled, because no precompiled info.
Library edk:proc_common_v3_00_a will be compiled, because no precompiled info.
--> Compiling edk:proc_common_v3_00_a library ...
    > edk:proc_common_v3_00_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//proc_common_v3_00_a/data/proc_common_v2_1_0.pao'
    > edk:proc_common_v3_00_a library compiled to '/home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/proc_common_v3_00_a'
compile_simlib[edk:proc_common_v3_00_a]: 1 error(s), 0 warning(s), 0.22 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::proc_common_v3_00_a)' and 'END_COMPILATION_MESSAGES(modelsim::proc_common_v3_00_a)' in the log file compile_simlib.log for details of compilation error(s).

Library edk:plbv46_slave_burst_v1_01_a will be compiled, because no precompiled info.
--> Compiling edk:plbv46_slave_burst_v1_01_a library ...
    > edk:plbv46_slave_burst_v1_01_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//plbv46_slave_burst_v1_01_a/data/plbv46_slave_burst_v2_1_0.pao'
    > edk:plbv46_slave_burst_v1_01_a library compiled to '/home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/plbv46_slave_burst_v1_01_a'
compile_simlib[edk:plbv46_slave_burst_v1_01_a]: 1 error(s), 0 warning(s), 0.44 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::plbv46_slave_burst_v1_01_a)' and 'END_COMPILATION_MESSAGES(modelsim::plbv46_slave_burst_v1_01_a)' in the log file compile_simlib.log for details of compilation error(s).

Library edk:mch_plbv46_slave_burst_v2_01_a will be compiled, because no precompiled info.
--> Compiling edk:mch_plbv46_slave_burst_v2_01_a library ...
    > edk:mch_plbv46_slave_burst_v2_01_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//mch_plbv46_slave_burst_v2_01_a/data/mch_plbv46_slave_burst_v2_1_0.pao'
    > edk:mch_plbv46_slave_burst_v2_01_a library compiled to '/home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/mch_plbv46_slave_burst_v2_01_a'
compile_simlib[edk:mch_plbv46_slave_burst_v2_01_a]: 1 error(s), 0 warning(s), 0.66 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::mch_plbv46_slave_burst_v2_01_a)' and 'END_COMPILATION_MESSAGES(modelsim::mch_plbv46_slave_burst_v2_01_a)' in the log file compile_simlib.log for details of compilation error(s).

Library edk:emc_common_v4_01_a will be compiled, because no precompiled info.
--> Compiling edk:emc_common_v4_01_a library ...
    > edk:emc_common_v4_01_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//emc_common_v4_01_a/data/emc_common_v2_1_0.pao'
    > edk:emc_common_v4_01_a library compiled to '/home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/emc_common_v4_01_a'
compile_simlib[edk:emc_common_v4_01_a]: 1 error(s), 0 warning(s), 0.88 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::emc_common_v4_01_a)' and 'END_COMPILATION_MESSAGES(modelsim::emc_common_v4_01_a)' in the log file compile_simlib.log for details of compilation error(s).


Library edk:xps_mch_emc_v3_01_a will not be compiled, because it doesn't support the architechures.
compile_simlib[edk:xps_mch_emc_v3_01_a]: 0 error(s), 0 warning(s), 1.09 % complete

Library edk:axi_lite_ipif_v1_01_a will be compiled, because no precompiled info.
--> Compiling edk:axi_lite_ipif_v1_01_a library ...
    > edk:axi_lite_ipif_v1_01_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//axi_lite_ipif_v1_01_a/data/axi_lite_ipif_v2_1_0.pao'
    > edk:axi_lite_ipif_v1_01_a library compiled to '/home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/axi_lite_ipif_v1_01_a'
compile_simlib[edk:axi_lite_ipif_v1_01_a]: 1 error(s), 0 warning(s), 1.31 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::axi_lite_ipif_v1_01_a)' and 'END_COMPILATION_MESSAGES(modelsim::axi_lite_ipif_v1_01_a)' in the log file compile_simlib.log for details of compilation error(s).

Library edk:v_tc_v5_00_a will be compiled, because no precompiled info.
--> Compiling edk:v_tc_v5_00_a library ...
    > edk:v_tc_v5_00_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//v_tc_v5_00_a/data/v_tc_v2_1_0.pao'
    > edk:v_tc_v5_00_a library compiled to '/home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/v_tc_v5_00_a'
compile_simlib[edk:v_tc_v5_00_a]: 2 error(s), 1 warning(s), 1.53 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::v_tc_v5_00_a)' and 'END_COMPILATION_MESSAGES(modelsim::v_tc_v5_00_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library v_ccm_v5_00_a.
Library edk:axi_datamover_v3_00_a will be compiled, because no precompiled info.
--> Compiling edk:axi_datamover_v3_00_a library ...
    > edk:axi_datamover_v3_00_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//axi_datamover_v3_00_a/data/axi_datamover_v2_1_0.pao'
    > edk:axi_datamover_v3_00_a library compiled to '/home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/axi_datamover_v3_00_a'
compile_simlib[edk:axi_datamover_v3_00_a]: 1 error(s), 0 warning(s), 1.97 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::axi_datamover_v3_00_a)' and 'END_COMPILATION_MESSAGES(modelsim::axi_datamover_v3_00_a)' in the log file compile_simlib.log for details of compilation error(s).

Library edk:axi_sg_v3_00_a will be compiled, because no precompiled info.
--> Compiling edk:axi_sg_v3_00_a library ...
    > edk:axi_sg_v3_00_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//axi_sg_v3_00_a/data/axi_sg_v2_1_0.pao'
    > edk:axi_sg_v3_00_a library compiled to '/home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/axi_sg_v3_00_a'
compile_simlib[edk:axi_sg_v3_00_a]: 1 error(s), 0 warning(s), 2.19 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::axi_sg_v3_00_a)' and 'END_COMPILATION_MESSAGES(modelsim::axi_sg_v3_00_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library axi_vdma_v5_03_a.
Library edk:interrupt_control_v2_01_a will be compiled, because no precompiled info.
--> Compiling edk:interrupt_control_v2_01_a library ...
    > edk:interrupt_control_v2_01_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//interrupt_control_v2_01_a/data/interrupt_control_v2_1_0.pao'
    > edk:interrupt_control_v2_01_a library compiled to '/home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/interrupt_control_v2_01_a'
compile_simlib[edk:interrupt_control_v2_01_a]: 1 error(s), 0 warning(s), 2.63 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::interrupt_control_v2_01_a)' and 'END_COMPILATION_MESSAGES(modelsim::interrupt_control_v2_01_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library v_scaler_v7_00_a.

Library edk:axi_s6_ddrx_v1_06_a will not be compiled, because it doesn't support the architechures.
compile_simlib[edk:axi_s6_ddrx_v1_06_a]: 0 error(s), 0 warning(s), 3.06 % complete

Library edk:axi_slave_burst_v1_00_b will be compiled, because no precompiled info.
--> Compiling edk:axi_slave_burst_v1_00_b library ...
    > edk:axi_slave_burst_v1_00_b library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//axi_slave_burst_v1_00_b/data/axi_slave_burst_v2_1_0.pao'
    > edk:axi_slave_burst_v1_00_b library compiled to '/home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/axi_slave_burst_v1_00_b'
compile_simlib[edk:axi_slave_burst_v1_00_b]: 1 error(s), 0 warning(s), 3.28 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::axi_slave_burst_v1_00_b)' and 'END_COMPILATION_MESSAGES(modelsim::axi_slave_burst_v1_00_b)' in the log file compile_simlib.log for details of compilation error(s).

Library edk:plbv46_slave_single_v1_01_a will be compiled, because no precompiled info.
--> Compiling edk:plbv46_slave_single_v1_01_a library ...
    > edk:plbv46_slave_single_v1_01_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//plbv46_slave_single_v1_01_a/data/plbv46_slave_single_v2_1_0.pao'
    > edk:plbv46_slave_single_v1_01_a library compiled to '/home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/plbv46_slave_single_v1_01_a'
compile_simlib[edk:plbv46_slave_single_v1_01_a]: 1 error(s), 0 warning(s), 3.50 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::plbv46_slave_single_v1_01_a)' and 'END_COMPILATION_MESSAGES(modelsim::plbv46_slave_single_v1_01_a)' in the log file compile_simlib.log for details of compilation error(s).


Library edk:plbv46_dcr_bridge_v1_01_a will not be compiled, because it doesn't support the architechures.
compile_simlib[edk:plbv46_dcr_bridge_v1_01_a]: 0 error(s), 0 warning(s), 3.72 % complete

Exclude Superseded EDK child library axi_ethernetlite_v1_01_a.
Library edk:lib_common_v1_00_a will be compiled, because no precompiled info.
--> Compiling edk:lib_common_v1_00_a library ...
    > edk:lib_common_v1_00_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//lib_common_v1_00_a/data/lib_common_v2_1_0.pao'
    > edk:lib_common_v1_00_a library compiled to '/home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/lib_common_v1_00_a'
compile_simlib[edk:lib_common_v1_00_a]: 2 error(s), 1 warning(s), 4.16 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::lib_common_v1_00_a)' and 'END_COMPILATION_MESSAGES(modelsim::lib_common_v1_00_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library xps_usb2_device_v6_00_a.

Library edk:pll_module_v2_00_a will not be compiled, because it doesn't support the architechures.
compile_simlib[edk:pll_module_v2_00_a]: 0 error(s), 0 warning(s), 4.60 % complete

Exclude Superseded EDK child library chipscope_opb_iba_v1_01_a.
Exclude Superseded EDK child library clock_generator_v3_02_a.
Library edk:intc_core_v2_00_a will be compiled, because no precompiled info.
--> Compiling edk:intc_core_v2_00_a library ...
    > edk:intc_core_v2_00_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//intc_core_v2_00_a/data/intc_core_v2_1_0.pao'
    > edk:intc_core_v2_00_a library compiled to '/home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/intc_core_v2_00_a'
compile_simlib[edk:intc_core_v2_00_a]: 1 error(s), 0 warning(s), 5.25 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::intc_core_v2_00_a)' and 'END_COMPILATION_MESSAGES(modelsim::intc_core_v2_00_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library chipscope_axi_monitor_v3_03_a.
Exclude Superseded EDK child library microblaze_v8_50_c.
Library edk:axi_lite_ipif_v1_00_a will be compiled, because no precompiled info.
--> Compiling edk:axi_lite_ipif_v1_00_a library ...
    > edk:axi_lite_ipif_v1_00_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//axi_lite_ipif_v1_00_a/data/axi_lite_ipif_v2_1_0.pao'
    > edk:axi_lite_ipif_v1_00_a library compiled to '/home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/axi_lite_ipif_v1_00_a'
compile_simlib[edk:axi_lite_ipif_v1_00_a]: 1 error(s), 0 warning(s), 5.91 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::axi_lite_ipif_v1_00_a)' and 'END_COMPILATION_MESSAGES(modelsim::axi_lite_ipif_v1_00_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library axi_fifo_mm_s_v1_00_a.
Exclude Superseded EDK child library axi_datamover_v4_02_a.
Library edk:axi_sg_v4_02_a will be compiled, because no precompiled info.
--> Compiling edk:axi_sg_v4_02_a library ...
    > edk:axi_sg_v4_02_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//axi_sg_v4_02_a/data/axi_sg_v2_1_0.pao'
    > edk:axi_sg_v4_02_a library compiled to '/home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/axi_sg_v4_02_a'
compile_simlib[edk:axi_sg_v4_02_a]: 1 error(s), 0 warning(s), 6.56 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::axi_sg_v4_02_a)' and 'END_COMPILATION_MESSAGES(modelsim::axi_sg_v4_02_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library axi_dma_v6_02_a.

Library edk:mpmc_v6_06_a will not be compiled, because it doesn't support the architechures.
compile_simlib[edk:mpmc_v6_06_a]: 0 error(s), 0 warning(s), 7.00 % complete

Exclude Superseded EDK child library microblaze_v8_20_b.
Library edk:chipscope_plbv46_iba_v1_03_a will be compiled, because no precompiled info.
--> Compiling edk:chipscope_plbv46_iba_v1_03_a library ...
    > edk:chipscope_plbv46_iba_v1_03_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//chipscope_plbv46_iba_v1_03_a/data/chipscope_plbv46_iba_v2_1_0.pao'
    > edk:chipscope_plbv46_iba_v1_03_a library compiled to '/home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/chipscope_plbv46_iba_v1_03_a'
compile_simlib[edk:chipscope_plbv46_iba_v1_03_a]: 1 error(s), 0 warning(s), 7.44 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::chipscope_plbv46_iba_v1_03_a)' and 'END_COMPILATION_MESSAGES(modelsim::chipscope_plbv46_iba_v1_03_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library axi_usb2_device_v2_00_a.
Exclude Superseded EDK child library v_osd_v5_00_a.

Library edk:xps_ps2_v1_01_b will not be compiled, because it doesn't support the architechures.
compile_simlib[edk:xps_ps2_v1_01_b]: 0 error(s), 0 warning(s), 8.10 % complete

Exclude Superseded EDK child library v_cresample_v3_00_a.
Exclude Superseded EDK child library xps_spi_v2_01_b.
Exclude Superseded EDK child library util_flipflop_v1_10_a.
Library edk:hwicap_v6_01_a will be compiled, because no precompiled info.
--> Compiling edk:hwicap_v6_01_a library ...
    > edk:hwicap_v6_01_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//hwicap_v6_01_a/data/hwicap_v2_1_0.pao'
    > edk:hwicap_v6_01_a library compiled to '/home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/hwicap_v6_01_a'
compile_simlib[edk:hwicap_v6_01_a]: 1 error(s), 0 warning(s), 8.97 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::hwicap_v6_01_a)' and 'END_COMPILATION_MESSAGES(modelsim::hwicap_v6_01_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library axi_fifo_mm_s_v3_00_a.
Exclude Superseded EDK child library axi_fifo_mm_s_v2_00_a.
Exclude Superseded EDK child library processing_system7_v3_00_a.
Library edk:chipscope_icon_v1_06_a will be compiled, because no precompiled info.
--> Compiling edk:chipscope_icon_v1_06_a library ...
    > edk:chipscope_icon_v1_06_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//chipscope_icon_v1_06_a/data/chipscope_icon_v2_1_0.pao'
    > edk:chipscope_icon_v1_06_a library compiled to '/home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/chipscope_icon_v1_06_a'
compile_simlib[edk:chipscope_icon_v1_06_a]: 1 error(s), 0 warning(s), 9.85 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::chipscope_icon_v1_06_a)' and 'END_COMPILATION_MESSAGES(modelsim::chipscope_icon_v1_06_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library xps_mutex_v1_00_d.
Library edk:emc_common_v5_03_a will be compiled, because no precompiled info.
--> Compiling edk:emc_common_v5_03_a library ...
    > edk:emc_common_v5_03_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//emc_common_v5_03_a/data/emc_common_v2_1_0.pao'
    > edk:emc_common_v5_03_a library compiled to '/home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/emc_common_v5_03_a'
compile_simlib[edk:emc_common_v5_03_a]: 1 error(s), 0 warning(s), 10.28 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::emc_common_v5_03_a)' and 'END_COMPILATION_MESSAGES(modelsim::emc_common_v5_03_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library axi_emc_v1_03_a.
Exclude Superseded EDK child library v_tc_v4_00_a.
Exclude Superseded EDK child library xps_sysmon_adc_v2_00_a.
Library edk:v_deinterlacer_v3_00_a will be compiled, because no precompiled info.
--> Compiling edk:v_deinterlacer_v3_00_a library ...
    > edk:v_deinterlacer_v3_00_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//v_deinterlacer_v3_00_a/data/v_deinterlacer_v2_1_0.pao'
    > edk:v_deinterlacer_v3_00_a library compiled to '/home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/v_deinterlacer_v3_00_a'
compile_simlib[edk:v_deinterlacer_v3_00_a]: 2 error(s), 1 warning(s), 11.16 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::v_deinterlacer_v3_00_a)' and 'END_COMPILATION_MESSAGES(modelsim::v_deinterlacer_v3_00_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library xps_central_dma_v2_01_c.
Library edk:v_vid_in_axi4s_v2_01_a will be compiled, because no precompiled info.
--> Compiling edk:v_vid_in_axi4s_v2_01_a library ...
    > edk:v_vid_in_axi4s_v2_01_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//v_vid_in_axi4s_v2_01_a/data/v_vid_in_axi4s_v2_1_0.pao'
    > edk:v_vid_in_axi4s_v2_01_a library compiled to '/home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/v_vid_in_axi4s_v2_01_a'
compile_simlib[edk:v_vid_in_axi4s_v2_01_a]: 1 error(s), 0 warning(s), 11.60 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::v_vid_in_axi4s_v2_01_a)' and 'END_COMPILATION_MESSAGES(modelsim::v_vid_in_axi4s_v2_01_a)' in the log file compile_simlib.log for details of compilation error(s).

Library edk:plbv46_slave_v1_04_a will be compiled, because no precompiled info.
--> Compiling edk:plbv46_slave_v1_04_a library ...
    > edk:plbv46_slave_v1_04_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//plbv46_slave_v1_04_a/data/plbv46_slave_v2_1_0.pao'
    > edk:plbv46_slave_v1_04_a library compiled to '/home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/plbv46_slave_v1_04_a'
compile_simlib[edk:plbv46_slave_v1_04_a]: 1 error(s), 0 warning(s), 11.82 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::plbv46_slave_v1_04_a)' and 'END_COMPILATION_MESSAGES(modelsim::plbv46_slave_v1_04_a)' in the log file compile_simlib.log for details of compilation error(s).

Library edk:plbv46_master_v1_04_a will be compiled, because no precompiled info.
--> Compiling edk:plbv46_master_v1_04_a library ...
    > edk:plbv46_master_v1_04_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//plbv46_master_v1_04_a/data/plbv46_master_v2_1_0.pao'
    > edk:plbv46_master_v1_04_a library compiled to '/home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/plbv46_master_v1_04_a'
compile_simlib[edk:plbv46_master_v1_04_a]: 1 error(s), 0 warning(s), 12.04 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::plbv46_master_v1_04_a)' and 'END_COMPILATION_MESSAGES(modelsim::plbv46_master_v1_04_a)' in the log file compile_simlib.log for details of compilation error(s).

Library edk:block_plus_v1_10_a will be compiled, because no precompiled info.
--> Compiling edk:block_plus_v1_10_a library ...
    > edk:block_plus_v1_10_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//block_plus_v1_10_a/data/block_plus_v2_1_0.pao'
    > edk:block_plus_v1_10_a library compiled to '/home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/block_plus_v1_10_a'
compile_simlib[edk:block_plus_v1_10_a]: 2 error(s), 1 warning(s), 12.25 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::block_plus_v1_10_a)' and 'END_COMPILATION_MESSAGES(modelsim::block_plus_v1_10_a)' in the log file compile_simlib.log for details of compilation error(s).

Library edk:virtex6_pcie_v1_01_a will be compiled, because no precompiled info.
--> Compiling edk:virtex6_pcie_v1_01_a library ...
    > edk:virtex6_pcie_v1_01_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//virtex6_pcie_v1_01_a/data/virtex6_pcie_v2_1_0.pao'
    > edk:virtex6_pcie_v1_01_a library compiled to '/home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/virtex6_pcie_v1_01_a'
compile_simlib[edk:virtex6_pcie_v1_01_a]: 2 error(s), 0 warning(s), 12.47 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::virtex6_pcie_v1_01_a)' and 'END_COMPILATION_MESSAGES(modelsim::virtex6_pcie_v1_01_a)' in the log file compile_simlib.log for details of compilation error(s).

Library edk:spartan6_pcie_v1_01_a will be compiled, because no precompiled info.
--> Compiling edk:spartan6_pcie_v1_01_a library ...
    > edk:spartan6_pcie_v1_01_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//spartan6_pcie_v1_01_a/data/spartan6_pcie_v2_1_0.pao'
    > edk:spartan6_pcie_v1_01_a library compiled to '/home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/spartan6_pcie_v1_01_a'
compile_simlib[edk:spartan6_pcie_v1_01_a]: 2 error(s), 0 warning(s), 12.69 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::spartan6_pcie_v1_01_a)' and 'END_COMPILATION_MESSAGES(modelsim::spartan6_pcie_v1_01_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library plbv46_pcie_v4_01_a.
Library edk:gmii_to_rgmii_v1_01_a will be compiled, because no precompiled info.
--> Compiling edk:gmii_to_rgmii_v1_01_a library ...
    > edk:gmii_to_rgmii_v1_01_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//gmii_to_rgmii_v1_01_a/data/gmii_to_rgmii_v2_1_0.pao'
    > edk:gmii_to_rgmii_v1_01_a library compiled to '/home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/gmii_to_rgmii_v1_01_a'
compile_simlib[edk:gmii_to_rgmii_v1_01_a]: 1 error(s), 0 warning(s), 13.13 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::gmii_to_rgmii_v1_01_a)' and 'END_COMPILATION_MESSAGES(modelsim::gmii_to_rgmii_v1_01_a)' in the log file compile_simlib.log for details of compilation error(s).

Library edk:wrpfifo_v5_00_a will be compiled, because no precompiled info.
--> Compiling edk:wrpfifo_v5_00_a library ...
    > edk:wrpfifo_v5_00_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//wrpfifo_v5_00_a/data/wrpfifo_v2_1_0.pao'
    > edk:wrpfifo_v5_00_a library compiled to '/home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/wrpfifo_v5_00_a'
compile_simlib[edk:wrpfifo_v5_00_a]: 1 error(s), 0 warning(s), 13.35 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::wrpfifo_v5_00_a)' and 'END_COMPILATION_MESSAGES(modelsim::wrpfifo_v5_00_a)' in the log file compile_simlib.log for details of compilation error(s).

Library edk:rdpfifo_v4_01_a will be compiled, because no precompiled info.
--> Compiling edk:rdpfifo_v4_01_a library ...
    > edk:rdpfifo_v4_01_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//rdpfifo_v4_01_a/data/rdpfifo_v2_1_0.pao'
    > edk:rdpfifo_v4_01_a library compiled to '/home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/rdpfifo_v4_01_a'
compile_simlib[edk:rdpfifo_v4_01_a]: 1 error(s), 0 warning(s), 13.57 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::rdpfifo_v4_01_a)' and 'END_COMPILATION_MESSAGES(modelsim::rdpfifo_v4_01_a)' in the log file compile_simlib.log for details of compilation error(s).

Library edk:plbv46_slave_v1_03_a will be compiled, because no precompiled info.
--> Compiling edk:plbv46_slave_v1_03_a library ...
    > edk:plbv46_slave_v1_03_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//plbv46_slave_v1_03_a/data/plbv46_slave_v2_1_0.pao'
    > edk:plbv46_slave_v1_03_a library compiled to '/home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/plbv46_slave_v1_03_a'
compile_simlib[edk:plbv46_slave_v1_03_a]: 1 error(s), 0 warning(s), 13.79 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::plbv46_slave_v1_03_a)' and 'END_COMPILATION_MESSAGES(modelsim::plbv46_slave_v1_03_a)' in the log file compile_simlib.log for details of compilation error(s).

Library edk:plbv46_master_v1_03_a will be compiled, because no precompiled info.
--> Compiling edk:plbv46_master_v1_03_a library ...
    > edk:plbv46_master_v1_03_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//plbv46_master_v1_03_a/data/plbv46_master_v2_1_0.pao'
    > edk:plbv46_master_v1_03_a library compiled to '/home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/plbv46_master_v1_03_a'
compile_simlib[edk:plbv46_master_v1_03_a]: 1 error(s), 0 warning(s), 14.00 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::plbv46_master_v1_03_a)' and 'END_COMPILATION_MESSAGES(modelsim::plbv46_master_v1_03_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library plbv46_pci_v1_03_a.
Exclude Superseded EDK child library mdm_v2_10_a.
Exclude Superseded EDK child library v_spc_v6_00_a.
Exclude Superseded EDK child library chipscope_plb_iba_v1_01_a.
Exclude Superseded EDK child library axi_sysmon_adc_v1_01_a.
Library edk:proc_utils_v1_00_a will be compiled, because no precompiled info.
--> Compiling edk:proc_utils_v1_00_a library ...
    > edk:proc_utils_v1_00_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//proc_utils_v1_00_a/data/proc_utils_v2_1_0.pao'
    > edk:proc_utils_v1_00_a library compiled to '/home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/proc_utils_v1_00_a'
compile_simlib[edk:proc_utils_v1_00_a]: 1 error(s), 0 warning(s), 15.32 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::proc_utils_v1_00_a)' and 'END_COMPILATION_MESSAGES(modelsim::proc_utils_v1_00_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library xps_central_dma_v2_02_a.
Exclude Superseded EDK child library axi_bram_ctrl_v1_03_a.

Library edk:isbram_if_cntlr_v3_00_c will not be compiled, because it doesn't support the architechures.
compile_simlib[edk:isbram_if_cntlr_v3_00_c]: 0 error(s), 0 warning(s), 15.97 % complete

Library edk:axi_master_lite_v2_00_a will be compiled, because no precompiled info.
--> Compiling edk:axi_master_lite_v2_00_a library ...
    > edk:axi_master_lite_v2_00_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//axi_master_lite_v2_00_a/data/axi_master_lite_v2_1_0.pao'
    > edk:axi_master_lite_v2_00_a library compiled to '/home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/axi_master_lite_v2_00_a'
compile_simlib[edk:axi_master_lite_v2_00_a]: 1 error(s), 0 warning(s), 16.19 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::axi_master_lite_v2_00_a)' and 'END_COMPILATION_MESSAGES(modelsim::axi_master_lite_v2_00_a)' in the log file compile_simlib.log for details of compilation error(s).

Library edk:axi_pcie_v1_08_a will be compiled, because no precompiled info.
--> Compiling edk:axi_pcie_v1_08_a library ...
    > edk:axi_pcie_v1_08_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//axi_pcie_v1_08_a/data/axi_pcie_v2_1_0.pao'
    > edk:axi_pcie_v1_08_a library compiled to '/home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/axi_pcie_v1_08_a'
compile_simlib[edk:axi_pcie_v1_08_a]: 2 error(s), 0 warning(s), 16.41 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::axi_pcie_v1_08_a)' and 'END_COMPILATION_MESSAGES(modelsim::axi_pcie_v1_08_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library clock_generator_v4_01_a.
Exclude Superseded EDK child library fsl_v20_v2_11_f.
Exclude Superseded EDK child library axi_iic_v1_01_b.
Exclude Superseded EDK child library opb_v20_v1_10_d.
Exclude Superseded EDK child library axi_ethernetlite_v1_00_a.

Library edk:dsbram_if_cntlr_v3_00_c will not be compiled, because it doesn't support the architechures.
compile_simlib[edk:dsbram_if_cntlr_v3_00_c]: 0 error(s), 0 warning(s), 17.72 % complete

Library edk:common_v1_00_a will be compiled, because no precompiled info.
--> Compiling edk:common_v1_00_a library ...
    > edk:common_v1_00_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//common_v1_00_a/data/common_v2_1_0.pao'
    > edk:common_v1_00_a library compiled to '/home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/common_v1_00_a'
compile_simlib[edk:common_v1_00_a]: 2 error(s), 1 warning(s), 17.94 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::common_v1_00_a)' and 'END_COMPILATION_MESSAGES(modelsim::common_v1_00_a)' in the log file compile_simlib.log for details of compilation error(s).

Library edk:apu_fpu_virtex5_v1_01_a will be compiled, because no precompiled info.
--> Compiling edk:apu_fpu_virtex5_v1_01_a library ...
    > edk:apu_fpu_virtex5_v1_01_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//apu_fpu_virtex5_v1_01_a/data/apu_fpu_virtex5_v2_1_0.pao'
    > edk:apu_fpu_virtex5_v1_01_a library compiled to '/home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/apu_fpu_virtex5_v1_01_a'
compile_simlib[edk:apu_fpu_virtex5_v1_01_a]: 1 error(s), 0 warning(s), 18.16 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::apu_fpu_virtex5_v1_01_a)' and 'END_COMPILATION_MESSAGES(modelsim::apu_fpu_virtex5_v1_01_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library v_spc_v5_00_a.
Exclude Superseded EDK child library axi_perf_mon_v2_00_a.
Library edk:v_tc_v5_01_a will be compiled, because no precompiled info.
--> Compiling edk:v_tc_v5_01_a library ...
    > edk:v_tc_v5_01_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//v_tc_v5_01_a/data/v_tc_v2_1_0.pao'
    > edk:v_tc_v5_01_a library compiled to '/home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/v_tc_v5_01_a'
compile_simlib[edk:v_tc_v5_01_a]: 2 error(s), 1 warning(s), 18.82 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::v_tc_v5_01_a)' and 'END_COMPILATION_MESSAGES(modelsim::v_tc_v5_01_a)' in the log file compile_simlib.log for details of compilation error(s).

Library edk:v_ic_v3_00_a will be compiled, because no precompiled info.
--> Compiling edk:v_ic_v3_00_a library ...
    > edk:v_ic_v3_00_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//v_ic_v3_00_a/data/v_ic_v2_1_0.pao'
    > edk:v_ic_v3_00_a library compiled to '/home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/v_ic_v3_00_a'
compile_simlib[edk:v_ic_v3_00_a]: 2 error(s), 1 warning(s), 19.04 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::v_ic_v3_00_a)' and 'END_COMPILATION_MESSAGES(modelsim::v_ic_v3_00_a)' in the log file compile_simlib.log for details of compilation error(s).

Library edk:hwicap_v6_00_a will be compiled, because no precompiled info.
--> Compiling edk:hwicap_v6_00_a library ...
    > edk:hwicap_v6_00_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//hwicap_v6_00_a/data/hwicap_v2_1_0.pao'
    > edk:hwicap_v6_00_a library compiled to '/home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/hwicap_v6_00_a'
compile_simlib[edk:hwicap_v6_00_a]: 1 error(s), 0 warning(s), 19.26 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::hwicap_v6_00_a)' and 'END_COMPILATION_MESSAGES(modelsim::hwicap_v6_00_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library xps_hwicap_v5_00_a.
Library edk:plbv46_master_single_v1_01_a will be compiled, because no precompiled info.
--> Compiling edk:plbv46_master_single_v1_01_a library ...
    > edk:plbv46_master_single_v1_01_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//plbv46_master_single_v1_01_a/data/plbv46_master_single_v2_1_0.pao'
    > edk:plbv46_master_single_v1_01_a library compiled to '/home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/plbv46_master_single_v1_01_a'
compile_simlib[edk:plbv46_master_single_v1_01_a]: 1 error(s), 0 warning(s), 19.69 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::plbv46_master_single_v1_01_a)' and 'END_COMPILATION_MESSAGES(modelsim::plbv46_master_single_v1_01_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library xps_intc_v2_00_a.
Library edk:lib_common_v1_01_a will be compiled, because no precompiled info.
--> Compiling edk:lib_common_v1_01_a library ...
    > edk:lib_common_v1_01_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//lib_common_v1_01_a/data/lib_common_v2_1_0.pao'
    > edk:lib_common_v1_01_a library compiled to '/home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/lib_common_v1_01_a'
compile_simlib[edk:lib_common_v1_01_a]: 2 error(s), 1 warning(s), 20.13 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::lib_common_v1_01_a)' and 'END_COMPILATION_MESSAGES(modelsim::lib_common_v1_01_a)' in the log file compile_simlib.log for details of compilation error(s).


Library edk:axi_ethernet_soft_temac_wrap_v3_00_a will not be compiled, because it doesn't support the architechures.
compile_simlib[edk:axi_ethernet_soft_temac_wrap_v3_00_a]: 0 error(s), 0 warning(s), 20.35 % complete

Library edk:axi_ethernet_avb_wrap_v3_00_a will be compiled, because no precompiled info.
--> Compiling edk:axi_ethernet_avb_wrap_v3_00_a library ...
    > edk:axi_ethernet_avb_wrap_v3_00_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//axi_ethernet_avb_wrap_v3_00_a/data/axi_ethernet_avb_wrap_v2_1_0.pao'
    > edk:axi_ethernet_avb_wrap_v3_00_a library compiled to '/home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/axi_ethernet_avb_wrap_v3_00_a'
compile_simlib[edk:axi_ethernet_avb_wrap_v3_00_a]: 2 error(s), 1 warning(s), 20.57 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::axi_ethernet_avb_wrap_v3_00_a)' and 'END_COMPILATION_MESSAGES(modelsim::axi_ethernet_avb_wrap_v3_00_a)' in the log file compile_simlib.log for details of compilation error(s).

Library edk:axi_ethernet_pcs_pma_wrap_v3_00_a will be compiled, because no precompiled info.
--> Compiling edk:axi_ethernet_pcs_pma_wrap_v3_00_a library ...
    > edk:axi_ethernet_pcs_pma_wrap_v3_00_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//axi_ethernet_pcs_pma_wrap_v3_00_a/data/axi_ethernet_pcs_pma_wrap_v2_1_0.pao'
    > edk:axi_ethernet_pcs_pma_wrap_v3_00_a library compiled to '/home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/axi_ethernet_pcs_pma_wrap_v3_00_a'
compile_simlib[edk:axi_ethernet_pcs_pma_wrap_v3_00_a]: 2 error(s), 1 warning(s), 20.79 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::axi_ethernet_pcs_pma_wrap_v3_00_a)' and 'END_COMPILATION_MESSAGES(modelsim::axi_ethernet_pcs_pma_wrap_v3_00_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library axi_ethernet_v3_00_a.
Library edk:v_cfa_v6_01_a will be compiled, because no precompiled info.
--> Compiling edk:v_cfa_v6_01_a library ...
    > edk:v_cfa_v6_01_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//v_cfa_v6_01_a/data/v_cfa_v2_1_0.pao'
    > edk:v_cfa_v6_01_a library compiled to '/home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/v_cfa_v6_01_a'
compile_simlib[edk:v_cfa_v6_01_a]: 2 error(s), 1 warning(s), 21.23 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::v_cfa_v6_01_a)' and 'END_COMPILATION_MESSAGES(modelsim::v_cfa_v6_01_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library axi_plbv46_bridge_v2_01_a.
Exclude Superseded EDK child library axi_quad_spi_v2_00_b.
Library edk:block_plus_v1_13_a will be compiled, because no precompiled info.
--> Compiling edk:block_plus_v1_13_a library ...
    > edk:block_plus_v1_13_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//block_plus_v1_13_a/data/block_plus_v2_1_0.pao'
    > edk:block_plus_v1_13_a library compiled to '/home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/block_plus_v1_13_a'
compile_simlib[edk:block_plus_v1_13_a]: 2 error(s), 0 warning(s), 21.88 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::block_plus_v1_13_a)' and 'END_COMPILATION_MESSAGES(modelsim::block_plus_v1_13_a)' in the log file compile_simlib.log for details of compilation error(s).

Library edk:spartan6_pcie_v1_04_a will be compiled, because no precompiled info.
--> Compiling edk:spartan6_pcie_v1_04_a library ...
    > edk:spartan6_pcie_v1_04_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//spartan6_pcie_v1_04_a/data/spartan6_pcie_v2_1_0.pao'
    > edk:spartan6_pcie_v1_04_a library compiled to '/home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/spartan6_pcie_v1_04_a'
compile_simlib[edk:spartan6_pcie_v1_04_a]: 2 error(s), 0 warning(s), 22.10 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::spartan6_pcie_v1_04_a)' and 'END_COMPILATION_MESSAGES(modelsim::spartan6_pcie_v1_04_a)' in the log file compile_simlib.log for details of compilation error(s).

Library edk:virtex6_pcie_v1_06_a will be compiled, because no precompiled info.
--> Compiling edk:virtex6_pcie_v1_06_a library ...
    > edk:virtex6_pcie_v1_06_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//virtex6_pcie_v1_06_a/data/virtex6_pcie_v2_1_0.pao'
    > edk:virtex6_pcie_v1_06_a library compiled to '/home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/virtex6_pcie_v1_06_a'
compile_simlib[edk:virtex6_pcie_v1_06_a]: 2 error(s), 0 warning(s), 22.32 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::virtex6_pcie_v1_06_a)' and 'END_COMPILATION_MESSAGES(modelsim::virtex6_pcie_v1_06_a)' in the log file compile_simlib.log for details of compilation error(s).


Library edk:plbv46_pcie_v4_07_a will not be compiled, because it doesn't support the architechures.
compile_simlib[edk:plbv46_pcie_v4_07_a]: 0 error(s), 0 warning(s), 22.54 % complete

Library edk:axi_ethernet_soft_temac_wrap_v3_01_a will be compiled, because no precompiled info.
--> Compiling edk:axi_ethernet_soft_temac_wrap_v3_01_a library ...
    > edk:axi_ethernet_soft_temac_wrap_v3_01_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//axi_ethernet_soft_temac_wrap_v3_01_a/data/axi_ethernet_soft_temac_wrap_v2_1_0.pao'
    > edk:axi_ethernet_soft_temac_wrap_v3_01_a library compiled to '/home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/axi_ethernet_soft_temac_wrap_v3_01_a'
compile_simlib[edk:axi_ethernet_soft_temac_wrap_v3_01_a]: 2 error(s), 1 warning(s), 22.76 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::axi_ethernet_soft_temac_wrap_v3_01_a)' and 'END_COMPILATION_MESSAGES(modelsim::axi_ethernet_soft_temac_wrap_v3_01_a)' in the log file compile_simlib.log for details of compilation error(s).

Library edk:axi_ethernet_pcs_pma_wrap_v3_01_a will be compiled, because no precompiled info.
--> Compiling edk:axi_ethernet_pcs_pma_wrap_v3_01_a library ...
    > edk:axi_ethernet_pcs_pma_wrap_v3_01_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//axi_ethernet_pcs_pma_wrap_v3_01_a/data/axi_ethernet_pcs_pma_wrap_v2_1_0.pao'
    > edk:axi_ethernet_pcs_pma_wrap_v3_01_a library compiled to '/home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/axi_ethernet_pcs_pma_wrap_v3_01_a'
compile_simlib[edk:axi_ethernet_pcs_pma_wrap_v3_01_a]: 2 error(s), 1 warning(s), 22.98 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::axi_ethernet_pcs_pma_wrap_v3_01_a)' and 'END_COMPILATION_MESSAGES(modelsim::axi_ethernet_pcs_pma_wrap_v3_01_a)' in the log file compile_simlib.log for details of compilation error(s).

Library edk:axi_ethernet_v3_01_a will be compiled, because no precompiled info.
--> Compiling edk:axi_ethernet_v3_01_a library ...
    > edk:axi_ethernet_v3_01_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//axi_ethernet_v3_01_a/data/axi_ethernet_v2_1_0.pao'
    > edk:axi_ethernet_v3_01_a library compiled to '/home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/axi_ethernet_v3_01_a'
compile_simlib[edk:axi_ethernet_v3_01_a]: 2 error(s), 0 warning(s), 23.19 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::axi_ethernet_v3_01_a)' and 'END_COMPILATION_MESSAGES(modelsim::axi_ethernet_v3_01_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library fit_timer_v1_01_b.
Library edk:v_stats_v5_01_a will be compiled, because no precompiled info.
--> Compiling edk:v_stats_v5_01_a library ...
    > edk:v_stats_v5_01_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//v_stats_v5_01_a/data/v_stats_v2_1_0.pao'
    > edk:v_stats_v5_01_a library compiled to '/home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/v_stats_v5_01_a'
compile_simlib[edk:v_stats_v5_01_a]: 2 error(s), 1 warning(s), 23.63 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::v_stats_v5_01_a)' and 'END_COMPILATION_MESSAGES(modelsim::v_stats_v5_01_a)' in the log file compile_simlib.log for details of compilation error(s).

Library edk:axi_ethernet_pcs_pma_wrap_v2_01_a will be compiled, because no precompiled info.
--> Compiling edk:axi_ethernet_pcs_pma_wrap_v2_01_a library ...
    > edk:axi_ethernet_pcs_pma_wrap_v2_01_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//axi_ethernet_pcs_pma_wrap_v2_01_a/data/axi_ethernet_pcs_pma_wrap_v2_1_0.pao'
    > edk:axi_ethernet_pcs_pma_wrap_v2_01_a library compiled to '/home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/axi_ethernet_pcs_pma_wrap_v2_01_a'
compile_simlib[edk:axi_ethernet_pcs_pma_wrap_v2_01_a]: 2 error(s), 1 warning(s), 23.85 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::axi_ethernet_pcs_pma_wrap_v2_01_a)' and 'END_COMPILATION_MESSAGES(modelsim::axi_ethernet_pcs_pma_wrap_v2_01_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library v_rgb2ycrcb_v6_00_a.
Exclude Superseded EDK child library v_ycrcb2rgb_v6_00_a.
Exclude Superseded EDK child library axi_dma_v5_00_a.
Exclude Superseded EDK child library axi_7series_ddrx_v1_07_a.
Exclude Superseded EDK child library v_osd_v4_00_a.
Library edk:virtex6_pcie_v1_03_a will be compiled, because no precompiled info.
--> Compiling edk:virtex6_pcie_v1_03_a library ...
    > edk:virtex6_pcie_v1_03_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//virtex6_pcie_v1_03_a/data/virtex6_pcie_v2_1_0.pao'
    > edk:virtex6_pcie_v1_03_a library compiled to '/home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/virtex6_pcie_v1_03_a'
compile_simlib[edk:virtex6_pcie_v1_03_a]: 2 error(s), 0 warning(s), 25.16 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::virtex6_pcie_v1_03_a)' and 'END_COMPILATION_MESSAGES(modelsim::virtex6_pcie_v1_03_a)' in the log file compile_simlib.log for details of compilation error(s).

Library edk:virtex6_pcie_v1_02_a will be compiled, because no precompiled info.
--> Compiling edk:virtex6_pcie_v1_02_a library ...
    > edk:virtex6_pcie_v1_02_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//virtex6_pcie_v1_02_a/data/virtex6_pcie_v2_1_0.pao'
    > edk:virtex6_pcie_v1_02_a library compiled to '/home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/virtex6_pcie_v1_02_a'
compile_simlib[edk:virtex6_pcie_v1_02_a]: 2 error(s), 0 warning(s), 25.38 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::virtex6_pcie_v1_02_a)' and 'END_COMPILATION_MESSAGES(modelsim::virtex6_pcie_v1_02_a)' in the log file compile_simlib.log for details of compilation error(s).

Library edk:proc_common_v1_00_b will be compiled, because no precompiled info.
--> Compiling edk:proc_common_v1_00_b library ...
    > edk:proc_common_v1_00_b library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//proc_common_v1_00_b/data/proc_common_v2_1_0.pao'
    > edk:proc_common_v1_00_b library compiled to '/home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/proc_common_v1_00_b'
compile_simlib[edk:proc_common_v1_00_b]: 1 error(s), 0 warning(s), 25.60 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::proc_common_v1_00_b)' and 'END_COMPILATION_MESSAGES(modelsim::proc_common_v1_00_b)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library plb_v34_v1_02_a.
Exclude Superseded EDK child library v_deinterlacer_v2_00_a.
Exclude Superseded EDK child library xps_central_dma_v2_01_b.
Library edk:axi_protocol_checker_v1_01_a will be compiled, because no precompiled info.
--> Compiling edk:axi_protocol_checker_v1_01_a library ...
    > edk:axi_protocol_checker_v1_01_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//axi_protocol_checker_v1_01_a/data/axi_protocol_checker_v2_1_0.pao'
    > edk:axi_protocol_checker_v1_01_a library compiled to '/home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/axi_protocol_checker_v1_01_a'
compile_simlib[edk:axi_protocol_checker_v1_01_a]: 1 error(s), 0 warning(s), 26.48 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::axi_protocol_checker_v1_01_a)' and 'END_COMPILATION_MESSAGES(modelsim::axi_protocol_checker_v1_01_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library axi_7series_ddrx_v1_08_a.
Exclude Superseded EDK child library util_reduced_logic_v1_00_a.
Exclude Superseded EDK child library axi_gpio_v1_01_a.
Exclude Superseded EDK child library processing_system7_v4_01_a.
Exclude Superseded EDK child library axi_can_v1_02_a.

Library edk:xps_timebase_wdt_v1_02_a will not be compiled, because it doesn't support the architechures.
compile_simlib[edk:xps_timebase_wdt_v1_02_a]: 0 error(s), 0 warning(s), 27.79 % complete

Library edk:plbv46_slave_v1_05_a will be compiled, because no precompiled info.
--> Compiling edk:plbv46_slave_v1_05_a library ...
    > edk:plbv46_slave_v1_05_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//plbv46_slave_v1_05_a/data/plbv46_slave_v2_1_0.pao'
    > edk:plbv46_slave_v1_05_a library compiled to '/home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/plbv46_slave_v1_05_a'
compile_simlib[edk:plbv46_slave_v1_05_a]: 1 error(s), 0 warning(s), 28.01 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::plbv46_slave_v1_05_a)' and 'END_COMPILATION_MESSAGES(modelsim::plbv46_slave_v1_05_a)' in the log file compile_simlib.log for details of compilation error(s).

Library edk:plbv46_master_burst_v1_01_a will be compiled, because no precompiled info.
--> Compiling edk:plbv46_master_burst_v1_01_a library ...
    > edk:plbv46_master_burst_v1_01_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//plbv46_master_burst_v1_01_a/data/plbv46_master_burst_v2_1_0.pao'
    > edk:plbv46_master_burst_v1_01_a library compiled to '/home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/plbv46_master_burst_v1_01_a'
compile_simlib[edk:plbv46_master_burst_v1_01_a]: 1 error(s), 0 warning(s), 28.23 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::plbv46_master_burst_v1_01_a)' and 'END_COMPILATION_MESSAGES(modelsim::plbv46_master_burst_v1_01_a)' in the log file compile_simlib.log for details of compilation error(s).


Library edk:plbv46_plbv46_bridge_v1_04_a will not be compiled, because it doesn't support the architechures.
compile_simlib[edk:plbv46_plbv46_bridge_v1_04_a]: 0 error(s), 0 warning(s), 28.45 % complete

Exclude Superseded EDK child library chipscope_ila_v1_03_a.
Exclude Superseded EDK child library ppc440mc_ddr2_v3_00_b.
Library edk:processing_system7_v4_03_a will be compiled, because no precompiled info.
--> Compiling edk:processing_system7_v4_03_a library ...
    > edk:processing_system7_v4_03_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//processing_system7_v4_03_a/data/processing_system7_v2_1_0.pao'
    > edk:processing_system7_v4_03_a library compiled to '/home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/processing_system7_v4_03_a'
compile_simlib[edk:processing_system7_v4_03_a]: 1 error(s), 0 warning(s), 29.10 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::processing_system7_v4_03_a)' and 'END_COMPILATION_MESSAGES(modelsim::processing_system7_v4_03_a)' in the log file compile_simlib.log for details of compilation error(s).

Library edk:apu_fpu_v3_10_a will be compiled, because no precompiled info.
--> Compiling edk:apu_fpu_v3_10_a library ...
    > edk:apu_fpu_v3_10_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//apu_fpu_v3_10_a/data/apu_fpu_v2_1_0.pao'
    > edk:apu_fpu_v3_10_a library compiled to '/home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/apu_fpu_v3_10_a'
compile_simlib[edk:apu_fpu_v3_10_a]: 1 error(s), 0 warning(s), 29.32 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::apu_fpu_v3_10_a)' and 'END_COMPILATION_MESSAGES(modelsim::apu_fpu_v3_10_a)' in the log file compile_simlib.log for details of compilation error(s).

Library edk:axi_enhanced_pcie_v1_00_a will be compiled, because no precompiled info.
--> Compiling edk:axi_enhanced_pcie_v1_00_a library ...
    > edk:axi_enhanced_pcie_v1_00_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//axi_enhanced_pcie_v1_00_a/data/axi_enhanced_pcie_v2_1_0.pao'
    > edk:axi_enhanced_pcie_v1_00_a library compiled to '/home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/axi_enhanced_pcie_v1_00_a'
compile_simlib[edk:axi_enhanced_pcie_v1_00_a]: 2 error(s), 0 warning(s), 29.54 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::axi_enhanced_pcie_v1_00_a)' and 'END_COMPILATION_MESSAGES(modelsim::axi_enhanced_pcie_v1_00_a)' in the log file compile_simlib.log for details of compilation error(s).

Library edk:sysace_common_v1_01_a will be compiled, because no precompiled info.
--> Compiling edk:sysace_common_v1_01_a library ...
    > edk:sysace_common_v1_01_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//sysace_common_v1_01_a/data/sysace_common_v2_1_0.pao'
    > edk:sysace_common_v1_01_a library compiled to '/home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/sysace_common_v1_01_a'
compile_simlib[edk:sysace_common_v1_01_a]: 1 error(s), 0 warning(s), 29.76 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::sysace_common_v1_01_a)' and 'END_COMPILATION_MESSAGES(modelsim::sysace_common_v1_01_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library axi_sysace_v1_00_a.
Exclude Superseded EDK child library axi_chip2chip_v1_00_a.
Library edk:axi_datamover_v4_00_a will be compiled, because no precompiled info.
--> Compiling edk:axi_datamover_v4_00_a library ...
    > edk:axi_datamover_v4_00_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//axi_datamover_v4_00_a/data/axi_datamover_v2_1_0.pao'
    > edk:axi_datamover_v4_00_a library compiled to '/home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/axi_datamover_v4_00_a'
compile_simlib[edk:axi_datamover_v4_00_a]: 1 error(s), 0 warning(s), 30.42 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::axi_datamover_v4_00_a)' and 'END_COMPILATION_MESSAGES(modelsim::axi_datamover_v4_00_a)' in the log file compile_simlib.log for details of compilation error(s).

Library edk:axi_sg_v4_00_a will be compiled, because no precompiled info.
--> Compiling edk:axi_sg_v4_00_a library ...
    > edk:axi_sg_v4_00_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//axi_sg_v4_00_a/data/axi_sg_v2_1_0.pao'
    > edk:axi_sg_v4_00_a library compiled to '/home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/axi_sg_v4_00_a'
compile_simlib[edk:axi_sg_v4_00_a]: 1 error(s), 0 warning(s), 30.63 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::axi_sg_v4_00_a)' and 'END_COMPILATION_MESSAGES(modelsim::axi_sg_v4_00_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library axi_cdma_v3_03_a.
Exclude Superseded EDK child library util_io_mux_v1_00_a.

Library edk:xps_iic_v2_03_a will not be compiled, because it doesn't support the architechures.
compile_simlib[edk:xps_iic_v2_03_a]: 0 error(s), 0 warning(s), 31.29 % complete


Library edk:axi_ethernet_soft_temac_wrap_v2_00_a will not be compiled, because it doesn't support the architechures.
compile_simlib[edk:axi_ethernet_soft_temac_wrap_v2_00_a]: 0 error(s), 0 warning(s), 31.51 % complete

Library edk:axi_pcie_v1_05_a will be compiled, because no precompiled info.
--> Compiling edk:axi_pcie_v1_05_a library ...
    > edk:axi_pcie_v1_05_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//axi_pcie_v1_05_a/data/axi_pcie_v2_1_0.pao'
    > edk:axi_pcie_v1_05_a library compiled to '/home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/axi_pcie_v1_05_a'
compile_simlib[edk:axi_pcie_v1_05_a]: 2 error(s), 0 warning(s), 31.73 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::axi_pcie_v1_05_a)' and 'END_COMPILATION_MESSAGES(modelsim::axi_pcie_v1_05_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library system_cache_v1_01_c.
Library edk:v_ycrcb2rgb_v6_01_a will be compiled, because no precompiled info.
--> Compiling edk:v_ycrcb2rgb_v6_01_a library ...
    > edk:v_ycrcb2rgb_v6_01_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//v_ycrcb2rgb_v6_01_a/data/v_ycrcb2rgb_v2_1_0.pao'
    > edk:v_ycrcb2rgb_v6_01_a library compiled to '/home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/v_ycrcb2rgb_v6_01_a'
compile_simlib[edk:v_ycrcb2rgb_v6_01_a]: 1 error(s), 0 warning(s), 32.17 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::v_ycrcb2rgb_v6_01_a)' and 'END_COMPILATION_MESSAGES(modelsim::v_ycrcb2rgb_v6_01_a)' in the log file compile_simlib.log for details of compilation error(s).

Library edk:processing_system7_v4_02_a will be compiled, because no precompiled info.
--> Compiling edk:processing_system7_v4_02_a library ...
    > edk:processing_system7_v4_02_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//processing_system7_v4_02_a/data/processing_system7_v2_1_0.pao'
    > edk:processing_system7_v4_02_a library compiled to '/home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/processing_system7_v4_02_a'
compile_simlib[edk:processing_system7_v4_02_a]: 1 error(s), 0 warning(s), 32.39 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::processing_system7_v4_02_a)' and 'END_COMPILATION_MESSAGES(modelsim::processing_system7_v4_02_a)' in the log file compile_simlib.log for details of compilation error(s).


Library edk:ppc440mc_ddr2_v3_00_c will not be compiled, because it doesn't support the architechures.
compile_simlib[edk:ppc440mc_ddr2_v3_00_c]: 0 error(s), 0 warning(s), 32.60 % complete


Library edk:soft_temac_wrap_v2_03_a will not be compiled, because it doesn't support the architechures.
compile_simlib[edk:soft_temac_wrap_v2_03_a]: 0 error(s), 0 warning(s), 32.82 % complete

Library edk:eth_stat_wrap_v2_03_a will be compiled, because no precompiled info.
--> Compiling edk:eth_stat_wrap_v2_03_a library ...
    > edk:eth_stat_wrap_v2_03_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//eth_stat_wrap_v2_03_a/data/eth_stat_wrap_v2_1_0.pao'
    > edk:eth_stat_wrap_v2_03_a library compiled to '/home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/eth_stat_wrap_v2_03_a'
compile_simlib[edk:eth_stat_wrap_v2_03_a]: 2 error(s), 1 warning(s), 33.04 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::eth_stat_wrap_v2_03_a)' and 'END_COMPILATION_MESSAGES(modelsim::eth_stat_wrap_v2_03_a)' in the log file compile_simlib.log for details of compilation error(s).


Library edk:xps_ll_temac_v2_03_a will not be compiled, because it doesn't support the architechures.
compile_simlib[edk:xps_ll_temac_v2_03_a]: 0 error(s), 0 warning(s), 33.26 % complete

Exclude Superseded EDK child library fsl_v20_v2_11_e.
Exclude Superseded EDK child library axi_spi_v1_02_a.
Exclude Superseded EDK child library chipscope_vio_v1_04_a.

Library edk:xps_tft_v2_01_a will not be compiled, because it doesn't support the architechures.
compile_simlib[edk:xps_tft_v2_01_a]: 0 error(s), 0 warning(s), 34.14 % complete

Library edk:emc_common_v5_01_a will be compiled, because no precompiled info.
--> Compiling edk:emc_common_v5_01_a library ...
    > edk:emc_common_v5_01_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//emc_common_v5_01_a/data/emc_common_v2_1_0.pao'
    > edk:emc_common_v5_01_a library compiled to '/home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/emc_common_v5_01_a'
compile_simlib[edk:emc_common_v5_01_a]: 1 error(s), 0 warning(s), 34.35 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::emc_common_v5_01_a)' and 'END_COMPILATION_MESSAGES(modelsim::emc_common_v5_01_a)' in the log file compile_simlib.log for details of compilation error(s).


Library edk:axi_v6_ddrx_v1_06_a will not be compiled, because it doesn't support the architechures.
compile_simlib[edk:axi_v6_ddrx_v1_06_a]: 0 error(s), 0 warning(s), 34.57 % complete

Exclude Superseded EDK child library system_cache_v1_01_a.
Exclude Superseded EDK child library system_cache_v2_00_b.
Exclude Superseded EDK child library chipscope_axi_monitor_v3_05_a.
Exclude Superseded EDK child library axi_xadc_v1_00_a.
Library edk:virtex6_pcie_v1_04_a will be compiled, because no precompiled info.
--> Compiling edk:virtex6_pcie_v1_04_a library ...
    > edk:virtex6_pcie_v1_04_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//virtex6_pcie_v1_04_a/data/virtex6_pcie_v2_1_0.pao'
    > edk:virtex6_pcie_v1_04_a library compiled to '/home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/virtex6_pcie_v1_04_a'
compile_simlib[edk:virtex6_pcie_v1_04_a]: 2 error(s), 0 warning(s), 35.67 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::virtex6_pcie_v1_04_a)' and 'END_COMPILATION_MESSAGES(modelsim::virtex6_pcie_v1_04_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library plbv46_pcie_v4_04_a.
Library edk:axi_slave_burst_v1_00_a will be compiled, because no precompiled info.
--> Compiling edk:axi_slave_burst_v1_00_a library ...
    > edk:axi_slave_burst_v1_00_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//axi_slave_burst_v1_00_a/data/axi_slave_burst_v2_1_0.pao'
    > edk:axi_slave_burst_v1_00_a library compiled to '/home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/axi_slave_burst_v1_00_a'
compile_simlib[edk:axi_slave_burst_v1_00_a]: 1 error(s), 0 warning(s), 36.11 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::axi_slave_burst_v1_00_a)' and 'END_COMPILATION_MESSAGES(modelsim::axi_slave_burst_v1_00_a)' in the log file compile_simlib.log for details of compilation error(s).

Library edk:emc_common_v5_00_a will be compiled, because no precompiled info.
--> Compiling edk:emc_common_v5_00_a library ...
    > edk:emc_common_v5_00_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//emc_common_v5_00_a/data/emc_common_v2_1_0.pao'
    > edk:emc_common_v5_00_a library compiled to '/home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/emc_common_v5_00_a'
compile_simlib[edk:emc_common_v5_00_a]: 1 error(s), 0 warning(s), 36.32 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::emc_common_v5_00_a)' and 'END_COMPILATION_MESSAGES(modelsim::emc_common_v5_00_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library axi_emc_v1_00_a.
Exclude Superseded EDK child library v_axi4s_vid_out_v2_00_a.
Library edk:plbv46_slave_v1_02_a will be compiled, because no precompiled info.
--> Compiling edk:plbv46_slave_v1_02_a library ...
    > edk:plbv46_slave_v1_02_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//plbv46_slave_v1_02_a/data/plbv46_slave_v2_1_0.pao'
    > edk:plbv46_slave_v1_02_a library compiled to '/home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/plbv46_slave_v1_02_a'
compile_simlib[edk:plbv46_slave_v1_02_a]: 1 error(s), 0 warning(s), 36.98 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::plbv46_slave_v1_02_a)' and 'END_COMPILATION_MESSAGES(modelsim::plbv46_slave_v1_02_a)' in the log file compile_simlib.log for details of compilation error(s).

Library edk:axi_master_burst_v1_00_a will be compiled, because no precompiled info.
--> Compiling edk:axi_master_burst_v1_00_a library ...
    > edk:axi_master_burst_v1_00_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//axi_master_burst_v1_00_a/data/axi_master_burst_v2_1_0.pao'
    > edk:axi_master_burst_v1_00_a library compiled to '/home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/axi_master_burst_v1_00_a'
compile_simlib[edk:axi_master_burst_v1_00_a]: 1 error(s), 0 warning(s), 37.20 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::axi_master_burst_v1_00_a)' and 'END_COMPILATION_MESSAGES(modelsim::axi_master_burst_v1_00_a)' in the log file compile_simlib.log for details of compilation error(s).

Library edk:axi_ethernet_stat_wrap_v2_01_a will be compiled, because no precompiled info.
--> Compiling edk:axi_ethernet_stat_wrap_v2_01_a library ...
    > edk:axi_ethernet_stat_wrap_v2_01_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//axi_ethernet_stat_wrap_v2_01_a/data/axi_ethernet_stat_wrap_v2_1_0.pao'
    > edk:axi_ethernet_stat_wrap_v2_01_a library compiled to '/home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/axi_ethernet_stat_wrap_v2_01_a'
compile_simlib[edk:axi_ethernet_stat_wrap_v2_01_a]: 2 error(s), 1 warning(s), 37.42 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::axi_ethernet_stat_wrap_v2_01_a)' and 'END_COMPILATION_MESSAGES(modelsim::axi_ethernet_stat_wrap_v2_01_a)' in the log file compile_simlib.log for details of compilation error(s).

Library edk:axi_ethernet_avb_wrap_v1_01_a will be compiled, because no precompiled info.
--> Compiling edk:axi_ethernet_avb_wrap_v1_01_a library ...
    > edk:axi_ethernet_avb_wrap_v1_01_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//axi_ethernet_avb_wrap_v1_01_a/data/axi_ethernet_avb_wrap_v2_1_0.pao'
    > edk:axi_ethernet_avb_wrap_v1_01_a library compiled to '/home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/axi_ethernet_avb_wrap_v1_01_a'
compile_simlib[edk:axi_ethernet_avb_wrap_v1_01_a]: 2 error(s), 1 warning(s), 37.64 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::axi_ethernet_avb_wrap_v1_01_a)' and 'END_COMPILATION_MESSAGES(modelsim::axi_ethernet_avb_wrap_v1_01_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library v_rgb2ycrcb_v5_00_a.
Exclude Superseded EDK child library lmb_bram_if_cntlr_v3_10_b.
Exclude Superseded EDK child library axi_epc_v1_00_a.
Library edk:axi_enhanced_pcie_v1_02_a will be compiled, because no precompiled info.
--> Compiling edk:axi_enhanced_pcie_v1_02_a library ...
    > edk:axi_enhanced_pcie_v1_02_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//axi_enhanced_pcie_v1_02_a/data/axi_enhanced_pcie_v2_1_0.pao'
    > edk:axi_enhanced_pcie_v1_02_a library compiled to '/home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/axi_enhanced_pcie_v1_02_a'
compile_simlib[edk:axi_enhanced_pcie_v1_02_a]: 2 error(s), 0 warning(s), 38.51 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::axi_enhanced_pcie_v1_02_a)' and 'END_COMPILATION_MESSAGES(modelsim::axi_enhanced_pcie_v1_02_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library v_gamma_v6_00_a.

Library edk:xps_gpio_v2_00_a will not be compiled, because it doesn't support the architechures.
compile_simlib[edk:xps_gpio_v2_00_a]: 0 error(s), 0 warning(s), 38.95 % complete

Exclude Superseded EDK child library plbv46_axi_bridge_v2_00_a.
Exclude Superseded EDK child library plb_v46_v1_04_a.
Exclude Superseded EDK child library axi_ext_slave_conn_v1_00_a.
Library edk:wrpfifo_v5_01_a will be compiled, because no precompiled info.
--> Compiling edk:wrpfifo_v5_01_a library ...
    > edk:wrpfifo_v5_01_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//wrpfifo_v5_01_a/data/wrpfifo_v2_1_0.pao'
    > edk:wrpfifo_v5_01_a library compiled to '/home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/wrpfifo_v5_01_a'
compile_simlib[edk:wrpfifo_v5_01_a]: 1 error(s), 0 warning(s), 39.82 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::wrpfifo_v5_01_a)' and 'END_COMPILATION_MESSAGES(modelsim::wrpfifo_v5_01_a)' in the log file compile_simlib.log for details of compilation error(s).

Library edk:spartan6_pcie_v1_02_a will be compiled, because no precompiled info.
--> Compiling edk:spartan6_pcie_v1_02_a library ...
    > edk:spartan6_pcie_v1_02_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//spartan6_pcie_v1_02_a/data/spartan6_pcie_v2_1_0.pao'
    > edk:spartan6_pcie_v1_02_a library compiled to '/home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/spartan6_pcie_v1_02_a'
compile_simlib[edk:spartan6_pcie_v1_02_a]: 2 error(s), 0 warning(s), 40.04 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::spartan6_pcie_v1_02_a)' and 'END_COMPILATION_MESSAGES(modelsim::spartan6_pcie_v1_02_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library xps_most_nic_v1_03_a.
Exclude Superseded EDK child library v_cfa_v6_00_a.
Exclude Superseded EDK child library axi_quad_spi_v1_00_a.
Exclude Superseded EDK child library processing_system7_v4_00_a.
Library edk:proc_common_v2_00_a will be compiled, because no precompiled info.
--> Compiling edk:proc_common_v2_00_a library ...
    > edk:proc_common_v2_00_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//proc_common_v2_00_a/data/proc_common_v2_1_0.pao'
    > edk:proc_common_v2_00_a library compiled to '/home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/proc_common_v2_00_a'
compile_simlib[edk:proc_common_v2_00_a]: 1 error(s), 0 warning(s), 41.14 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::proc_common_v2_00_a)' and 'END_COMPILATION_MESSAGES(modelsim::proc_common_v2_00_a)' in the log file compile_simlib.log for details of compilation error(s).


Library edk:pci_arbiter_v1_00_a will not be compiled, because it doesn't support the architechures.
compile_simlib[edk:pci_arbiter_v1_00_a]: 0 error(s), 0 warning(s), 41.36 % complete

Exclude Superseded EDK child library xps_usb2_device_v7_00_a.
Exclude Superseded EDK child library plbv46_opb_bridge_v1_01_a.
Exclude Superseded EDK child library xps_ps2_v1_01_a.
Exclude Superseded EDK child library axi_usb2_device_v3_01_a.
Library edk:axi_sg_v3_01_a will be compiled, because no precompiled info.
--> Compiling edk:axi_sg_v3_01_a library ...
    > edk:axi_sg_v3_01_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//axi_sg_v3_01_a/data/axi_sg_v2_1_0.pao'
    > edk:axi_sg_v3_01_a library compiled to '/home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/axi_sg_v3_01_a'
compile_simlib[edk:axi_sg_v3_01_a]: 1 error(s), 0 warning(s), 42.45 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::axi_sg_v3_01_a)' and 'END_COMPILATION_MESSAGES(modelsim::axi_sg_v3_01_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library axi_vdma_v5_04_a.
Exclude Superseded EDK child library axi_uartlite_v1_02_a.
Library edk:v_rgb2ycrcb_v6_01_a will be compiled, because no precompiled info.
--> Compiling edk:v_rgb2ycrcb_v6_01_a library ...
    > edk:v_rgb2ycrcb_v6_01_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//v_rgb2ycrcb_v6_01_a/data/v_rgb2ycrcb_v2_1_0.pao'
    > edk:v_rgb2ycrcb_v6_01_a library compiled to '/home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/v_rgb2ycrcb_v6_01_a'
compile_simlib[edk:v_rgb2ycrcb_v6_01_a]: 1 error(s), 0 warning(s), 43.11 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::v_rgb2ycrcb_v6_01_a)' and 'END_COMPILATION_MESSAGES(modelsim::v_rgb2ycrcb_v6_01_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library system_cache_v2_00_a.
Exclude Superseded EDK child library iomodule_v1_00_a.
Library edk:rdpfifo_v4_02_a will be compiled, because no precompiled info.
--> Compiling edk:rdpfifo_v4_02_a library ...
    > edk:rdpfifo_v4_02_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//rdpfifo_v4_02_a/data/rdpfifo_v2_1_0.pao'
    > edk:rdpfifo_v4_02_a library compiled to '/home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/rdpfifo_v4_02_a'
compile_simlib[edk:rdpfifo_v4_02_a]: 1 error(s), 0 warning(s), 43.76 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::rdpfifo_v4_02_a)' and 'END_COMPILATION_MESSAGES(modelsim::rdpfifo_v4_02_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library proc_sys_reset_v2_00_a.
Library edk:hwicap_v7_00_a will be compiled, because no precompiled info.
--> Compiling edk:hwicap_v7_00_a library ...
    > edk:hwicap_v7_00_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//hwicap_v7_00_a/data/hwicap_v2_1_0.pao'
    > edk:hwicap_v7_00_a library compiled to '/home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/hwicap_v7_00_a'
compile_simlib[edk:hwicap_v7_00_a]: 1 error(s), 0 warning(s), 44.20 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::hwicap_v7_00_a)' and 'END_COMPILATION_MESSAGES(modelsim::hwicap_v7_00_a)' in the log file compile_simlib.log for details of compilation error(s).


Library edk:xps_can_v3_01_a will not be compiled, because it doesn't support the architechures.
compile_simlib[edk:xps_can_v3_01_a]: 0 error(s), 0 warning(s), 44.42 % complete

Library edk:v_enhance_v6_00_a will be compiled, because no precompiled info.
--> Compiling edk:v_enhance_v6_00_a library ...
    > edk:v_enhance_v6_00_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//v_enhance_v6_00_a/data/v_enhance_v2_1_0.pao'
    > edk:v_enhance_v6_00_a library compiled to '/home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/v_enhance_v6_00_a'
compile_simlib[edk:v_enhance_v6_00_a]: 2 error(s), 1 warning(s), 44.64 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::v_enhance_v6_00_a)' and 'END_COMPILATION_MESSAGES(modelsim::v_enhance_v6_00_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library axi_spi_v1_01_a.
Library edk:v_cresample_v3_01_a will be compiled, because no precompiled info.
--> Compiling edk:v_cresample_v3_01_a library ...
    > edk:v_cresample_v3_01_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//v_cresample_v3_01_a/data/v_cresample_v2_1_0.pao'
    > edk:v_cresample_v3_01_a library compiled to '/home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/v_cresample_v3_01_a'
compile_simlib[edk:v_cresample_v3_01_a]: 2 error(s), 1 warning(s), 45.08 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::v_cresample_v3_01_a)' and 'END_COMPILATION_MESSAGES(modelsim::v_cresample_v3_01_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library axi_chip2chip_v2_00_a.

Library edk:mmcm_module_v1_00_a will not be compiled, because it doesn't support the architechures.
compile_simlib[edk:mmcm_module_v1_00_a]: 0 error(s), 0 warning(s), 45.51 % complete

Exclude Superseded EDK child library axi_intc_v1_00_a.
Exclude Superseded EDK child library axi_can_v1_01_a.
Library edk:virtex6_pcie_v1_05_a will be compiled, because no precompiled info.
--> Compiling edk:virtex6_pcie_v1_05_a library ...
    > edk:virtex6_pcie_v1_05_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//virtex6_pcie_v1_05_a/data/virtex6_pcie_v2_1_0.pao'
    > edk:virtex6_pcie_v1_05_a library compiled to '/home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/virtex6_pcie_v1_05_a'
compile_simlib[edk:virtex6_pcie_v1_05_a]: 2 error(s), 0 warning(s), 46.17 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::virtex6_pcie_v1_05_a)' and 'END_COMPILATION_MESSAGES(modelsim::virtex6_pcie_v1_05_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library plbv46_pcie_v4_05_a.
Exclude Superseded EDK child library xps_sysmon_adc_v3_00_a.
Library edk:emc_common_v5_02_a will be compiled, because no precompiled info.
--> Compiling edk:emc_common_v5_02_a library ...
    > edk:emc_common_v5_02_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//emc_common_v5_02_a/data/emc_common_v2_1_0.pao'
    > edk:emc_common_v5_02_a library compiled to '/home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/emc_common_v5_02_a'
compile_simlib[edk:emc_common_v5_02_a]: 1 error(s), 0 warning(s), 46.83 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::emc_common_v5_02_a)' and 'END_COMPILATION_MESSAGES(modelsim::emc_common_v5_02_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library axi_emc_v1_02_a.

Library edk:xps_central_dma_v2_03_a will not be compiled, because it doesn't support the architechures.
compile_simlib[edk:xps_central_dma_v2_03_a]: 0 error(s), 0 warning(s), 47.26 % complete

Exclude Superseded EDK child library chipscope_icon_v1_04_a.
Library edk:axi_ethernet_avb_wrap_v2_01_a will be compiled, because no precompiled info.
--> Compiling edk:axi_ethernet_avb_wrap_v2_01_a library ...
    > edk:axi_ethernet_avb_wrap_v2_01_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//axi_ethernet_avb_wrap_v2_01_a/data/axi_ethernet_avb_wrap_v2_1_0.pao'
    > edk:axi_ethernet_avb_wrap_v2_01_a library compiled to '/home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/axi_ethernet_avb_wrap_v2_01_a'
compile_simlib[edk:axi_ethernet_avb_wrap_v2_01_a]: 2 error(s), 1 warning(s), 47.70 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::axi_ethernet_avb_wrap_v2_01_a)' and 'END_COMPILATION_MESSAGES(modelsim::axi_ethernet_avb_wrap_v2_01_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library mailbox_v1_01_a.
Exclude Superseded EDK child library opb_plbv46_bridge_v1_01_a.
Exclude Superseded EDK child library mailbox_v1_00_a.
Library edk:axi_pcie_mm_s_v1_03_a will be compiled, because no precompiled info.
--> Compiling edk:axi_pcie_mm_s_v1_03_a library ...
    > edk:axi_pcie_mm_s_v1_03_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//axi_pcie_mm_s_v1_03_a/data/axi_pcie_mm_s_v2_1_0.pao'
    > edk:axi_pcie_mm_s_v1_03_a library compiled to '/home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/axi_pcie_mm_s_v1_03_a'
compile_simlib[edk:axi_pcie_mm_s_v1_03_a]: 2 error(s), 0 warning(s), 48.58 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::axi_pcie_mm_s_v1_03_a)' and 'END_COMPILATION_MESSAGES(modelsim::axi_pcie_mm_s_v1_03_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library axi_chip2chip_v3_00_a.
Library edk:interrupt_control_v1_00_a will be compiled, because no precompiled info.
--> Compiling edk:interrupt_control_v1_00_a library ...
    > edk:interrupt_control_v1_00_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//interrupt_control_v1_00_a/data/interrupt_control_v2_1_0.pao'
    > edk:interrupt_control_v1_00_a library compiled to '/home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/interrupt_control_v1_00_a'
compile_simlib[edk:interrupt_control_v1_00_a]: 1 error(s), 0 warning(s), 49.02 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::interrupt_control_v1_00_a)' and 'END_COMPILATION_MESSAGES(modelsim::interrupt_control_v1_00_a)' in the log file compile_simlib.log for details of compilation error(s).

Library edk:rdpfifo_v1_01_b will be compiled, because no precompiled info.
--> Compiling edk:rdpfifo_v1_01_b library ...
    > edk:rdpfifo_v1_01_b library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//rdpfifo_v1_01_b/data/rdpfifo_v2_1_0.pao'
    > edk:rdpfifo_v1_01_b library compiled to '/home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/rdpfifo_v1_01_b'
compile_simlib[edk:rdpfifo_v1_01_b]: 1 error(s), 0 warning(s), 49.23 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::rdpfifo_v1_01_b)' and 'END_COMPILATION_MESSAGES(modelsim::rdpfifo_v1_01_b)' in the log file compile_simlib.log for details of compilation error(s).

Library edk:wrpfifo_v1_01_b will be compiled, because no precompiled info.
--> Compiling edk:wrpfifo_v1_01_b library ...
    > edk:wrpfifo_v1_01_b library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//wrpfifo_v1_01_b/data/wrpfifo_v2_1_0.pao'
    > edk:wrpfifo_v1_01_b library compiled to '/home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/wrpfifo_v1_01_b'
compile_simlib[edk:wrpfifo_v1_01_b]: 1 error(s), 0 warning(s), 49.45 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::wrpfifo_v1_01_b)' and 'END_COMPILATION_MESSAGES(modelsim::wrpfifo_v1_01_b)' in the log file compile_simlib.log for details of compilation error(s).

Library edk:opb_ipif_v3_01_a will be compiled, because no precompiled info.
--> Compiling edk:opb_ipif_v3_01_a library ...
    > edk:opb_ipif_v3_01_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//opb_ipif_v3_01_a/data/opb_ipif_v2_1_0.pao'
    > edk:opb_ipif_v3_01_a library compiled to '/home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/opb_ipif_v3_01_a'
compile_simlib[edk:opb_ipif_v3_01_a]: 1 error(s), 0 warning(s), 49.67 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::opb_ipif_v3_01_a)' and 'END_COMPILATION_MESSAGES(modelsim::opb_ipif_v3_01_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library opb2dcr_bridge_v1_00_b.
Exclude Superseded EDK child library v_stats_v4_00_a.
Exclude Superseded EDK child library axi_emc_v1_01_a.

Library edk:xps_spi_v2_02_a will not be compiled, because it doesn't support the architechures.
compile_simlib[edk:xps_spi_v2_02_a]: 0 error(s), 0 warning(s), 50.55 % complete


Library edk:xps_insystem_flash_v1_02_a will not be compiled, because it doesn't support the architechures.
compile_simlib[edk:xps_insystem_flash_v1_02_a]: 0 error(s), 0 warning(s), 50.77 % complete

Exclude Superseded EDK child library v_noise_v4_00_a.
Library edk:axi_ethernetlite_v1_01_b will be compiled, because no precompiled info.
--> Compiling edk:axi_ethernetlite_v1_01_b library ...
    > edk:axi_ethernetlite_v1_01_b library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//axi_ethernetlite_v1_01_b/data/axi_ethernetlite_v2_1_0.pao'
    > edk:axi_ethernetlite_v1_01_b library compiled to '/home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/axi_ethernetlite_v1_01_b'
compile_simlib[edk:axi_ethernetlite_v1_01_b]: 1 error(s), 0 warning(s), 51.20 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::axi_ethernetlite_v1_01_b)' and 'END_COMPILATION_MESSAGES(modelsim::axi_ethernetlite_v1_01_b)' in the log file compile_simlib.log for details of compilation error(s).


Library edk:soft_temac_wrap_v2_02_a will not be compiled, because it doesn't support the architechures.
compile_simlib[edk:soft_temac_wrap_v2_02_a]: 0 error(s), 0 warning(s), 51.42 % complete

Exclude Superseded EDK child library util_bus_split_v1_00_a.
Exclude Superseded EDK child library chipscope_ila_v1_04_a.
Library edk:plb_v46_v1_05_a will be compiled, because no precompiled info.
--> Compiling edk:plb_v46_v1_05_a library ...
    > edk:plb_v46_v1_05_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//plb_v46_v1_05_a/data/plb_v46_v2_1_0.pao'
    > edk:plb_v46_v1_05_a library compiled to '/home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/plb_v46_v1_05_a'
compile_simlib[edk:plb_v46_v1_05_a]: 1 error(s), 0 warning(s), 52.08 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::plb_v46_v1_05_a)' and 'END_COMPILATION_MESSAGES(modelsim::plb_v46_v1_05_a)' in the log file compile_simlib.log for details of compilation error(s).

Library edk:axi_sg_v4_03_a will be compiled, because no precompiled info.
--> Compiling edk:axi_sg_v4_03_a library ...
    > edk:axi_sg_v4_03_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//axi_sg_v4_03_a/data/axi_sg_v2_1_0.pao'
    > edk:axi_sg_v4_03_a library compiled to '/home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/axi_sg_v4_03_a'
compile_simlib[edk:axi_sg_v4_03_a]: 1 error(s), 0 warning(s), 52.30 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::axi_sg_v4_03_a)' and 'END_COMPILATION_MESSAGES(modelsim::axi_sg_v4_03_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library mdm_v2_00_b.
Library edk:eth_stat_wrap_v2_02_a will be compiled, because no precompiled info.
--> Compiling edk:eth_stat_wrap_v2_02_a library ...
    > edk:eth_stat_wrap_v2_02_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//eth_stat_wrap_v2_02_a/data/eth_stat_wrap_v2_1_0.pao'
    > edk:eth_stat_wrap_v2_02_a library compiled to '/home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/eth_stat_wrap_v2_02_a'
compile_simlib[edk:eth_stat_wrap_v2_02_a]: 2 error(s), 1 warning(s), 52.74 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::eth_stat_wrap_v2_02_a)' and 'END_COMPILATION_MESSAGES(modelsim::eth_stat_wrap_v2_02_a)' in the log file compile_simlib.log for details of compilation error(s).


Library edk:axi_pcie_mm_s_v1_00_a will not be compiled, because it doesn't support the architechures.
compile_simlib[edk:axi_pcie_mm_s_v1_00_a]: 0 error(s), 0 warning(s), 52.95 % complete

Exclude Superseded EDK child library xps_most_nic_v1_01_a.

Library edk:xps_uart16550_v3_00_a will not be compiled, because it doesn't support the architechures.
compile_simlib[edk:xps_uart16550_v3_00_a]: 0 error(s), 0 warning(s), 53.39 % complete

Exclude Superseded EDK child library system_cache_v1_01_b.
Exclude Superseded EDK child library chipscope_axi_monitor_v3_02_a.
Exclude Superseded EDK child library chipscope_vio_v1_03_a.
Library edk:axi_datamover_v4_01_a will be compiled, because no precompiled info.
--> Compiling edk:axi_datamover_v4_01_a library ...
    > edk:axi_datamover_v4_01_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v4_01_a/data/axi_datamover_v2_1_0.pao'
    > edk:axi_datamover_v4_01_a library compiled to '/home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/axi_datamover_v4_01_a'
compile_simlib[edk:axi_datamover_v4_01_a]: 1 error(s), 0 warning(s), 54.27 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::axi_datamover_v4_01_a)' and 'END_COMPILATION_MESSAGES(modelsim::axi_datamover_v4_01_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library axi_intc_v1_01_a.
Exclude Superseded EDK child library mutex_v1_00_a.
Library edk:v_objseg_v3_00_a will be compiled, because no precompiled info.
--> Compiling edk:v_objseg_v3_00_a library ...
    > edk:v_objseg_v3_00_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores/v_objseg_v3_00_a/data/v_objseg_v2_1_0.pao'
    > edk:v_objseg_v3_00_a library compiled to '/home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/v_objseg_v3_00_a'
compile_simlib[edk:v_objseg_v3_00_a]: 2 error(s), 1 warning(s), 54.92 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::v_objseg_v3_00_a)' and 'END_COMPILATION_MESSAGES(modelsim::v_objseg_v3_00_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library axi_usb2_device_v3_02_a.
Exclude Superseded EDK child library axi_plbv46_bridge_v2_02_a.
Exclude Superseded EDK child library lmb_bram_if_cntlr_v3_00_b.
Exclude Superseded EDK child library clock_generator_v4_00_a.
Exclude Superseded EDK child library axi_ahblite_bridge_v1_01_a.
Library edk:plbv46_axi_bridge_v2_01_a will be compiled, because no precompiled info.
--> Compiling edk:plbv46_axi_bridge_v2_01_a library ...
    > edk:plbv46_axi_bridge_v2_01_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_axi_bridge_v2_01_a/data/plbv46_axi_bridge_v2_1_0.pao'
    > edk:plbv46_axi_bridge_v2_01_a library compiled to '/home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/plbv46_axi_bridge_v2_01_a'
compile_simlib[edk:plbv46_axi_bridge_v2_01_a]: 1 error(s), 0 warning(s), 56.24 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::plbv46_axi_bridge_v2_01_a)' and 'END_COMPILATION_MESSAGES(modelsim::plbv46_axi_bridge_v2_01_a)' in the log file compile_simlib.log for details of compilation error(s).

Library edk:axi_pcie_v1_09_a will be compiled, because no precompiled info.
--> Compiling edk:axi_pcie_v1_09_a library ...
    > edk:axi_pcie_v1_09_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores/axi_pcie_v1_09_a/data/axi_pcie_v2_1_0.pao'
    > edk:axi_pcie_v1_09_a library compiled to '/home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/axi_pcie_v1_09_a'
compile_simlib[edk:axi_pcie_v1_09_a]: 2 error(s), 0 warning(s), 56.46 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::axi_pcie_v1_09_a)' and 'END_COMPILATION_MESSAGES(modelsim::axi_pcie_v1_09_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library xps_iic_v2_02_a.
Exclude Superseded EDK child library clock_generator_v4_02_a.
Exclude Superseded EDK child library axi_interconnect_v1_04_a.
Exclude Superseded EDK child library ahblite_axi_bridge_v1_00_a.
Exclude Superseded EDK child library xps_insystem_flash_v1_01_b.

Library edk:ppc440_virtex5_v1_01_a will not be compiled, because it doesn't support the architechures.
compile_simlib[edk:ppc440_virtex5_v1_01_a]: 0 error(s), 0 warning(s), 57.77 % complete

Library edk:v_spc_v6_01_a will be compiled, because no precompiled info.
--> Compiling edk:v_spc_v6_01_a library ...
    > edk:v_spc_v6_01_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores/v_spc_v6_01_a/data/v_spc_v2_1_0.pao'
    > edk:v_spc_v6_01_a library compiled to '/home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/v_spc_v6_01_a'
compile_simlib[edk:v_spc_v6_01_a]: 2 error(s), 1 warning(s), 57.99 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::v_spc_v6_01_a)' and 'END_COMPILATION_MESSAGES(modelsim::v_spc_v6_01_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library axi_interconnect_v1_05_a.
Library edk:axi_pcie_v1_06_a will be compiled, because no precompiled info.
--> Compiling edk:axi_pcie_v1_06_a library ...
    > edk:axi_pcie_v1_06_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores/axi_pcie_v1_06_a/data/axi_pcie_v2_1_0.pao'
    > edk:axi_pcie_v1_06_a library compiled to '/home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/axi_pcie_v1_06_a'
compile_simlib[edk:axi_pcie_v1_06_a]: 2 error(s), 0 warning(s), 58.42 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::axi_pcie_v1_06_a)' and 'END_COMPILATION_MESSAGES(modelsim::axi_pcie_v1_06_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library axi_ahblite_bridge_v1_00_a.
Library edk:clock_generator_v4_03_a will be compiled, because no precompiled info.
--> Compiling edk:clock_generator_v4_03_a library ...
    > edk:clock_generator_v4_03_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores/clock_generator_v4_03_a/data/clock_generator_v2_1_0.pao'
    > edk:clock_generator_v4_03_a library compiled to '/home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/clock_generator_v4_03_a'
compile_simlib[edk:clock_generator_v4_03_a]: 1 error(s), 0 warning(s), 58.86 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::clock_generator_v4_03_a)' and 'END_COMPILATION_MESSAGES(modelsim::clock_generator_v4_03_a)' in the log file compile_simlib.log for details of compilation error(s).


Library edk:xps_ethernetlite_v4_00_a will not be compiled, because it doesn't support the architechures.
compile_simlib[edk:xps_ethernetlite_v4_00_a]: 0 error(s), 0 warning(s), 59.08 % complete

Exclude Superseded EDK child library axi_dma_v6_03_a.

Library edk:axi_sysmon_adc_v2_00_a will not be compiled, because it doesn't support the architechures.
compile_simlib[edk:axi_sysmon_adc_v2_00_a]: 0 error(s), 0 warning(s), 59.52 % complete

Library edk:axi_sg_v4_01_a will be compiled, because no precompiled info.
--> Compiling edk:axi_sg_v4_01_a library ...
    > edk:axi_sg_v4_01_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//axi_sg_v4_01_a/data/axi_sg_v2_1_0.pao'
    > edk:axi_sg_v4_01_a library compiled to '/home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/axi_sg_v4_01_a'
compile_simlib[edk:axi_sg_v4_01_a]: 1 error(s), 0 warning(s), 59.74 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::axi_sg_v4_01_a)' and 'END_COMPILATION_MESSAGES(modelsim::axi_sg_v4_01_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library axi_dma_v6_01_a.
Exclude Superseded EDK child library microblaze_v8_50_a.
Exclude Superseded EDK child library axi_pcie_v1_00_a.
Exclude Superseded EDK child library axi_7series_ddrx_v1_06_a.
Exclude Superseded EDK child library axi_hwicap_v1_00_a.

Library edk:axi_ethernet_soft_temac_wrap_v1_01_a will not be compiled, because it doesn't support the architechures.
compile_simlib[edk:axi_ethernet_soft_temac_wrap_v1_01_a]: 0 error(s), 0 warning(s), 61.05 % complete

Library edk:axi_ethernet_stat_wrap_v1_01_a will be compiled, because no precompiled info.
--> Compiling edk:axi_ethernet_stat_wrap_v1_01_a library ...
    > edk:axi_ethernet_stat_wrap_v1_01_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//axi_ethernet_stat_wrap_v1_01_a/data/axi_ethernet_stat_wrap_v2_1_0.pao'
    > edk:axi_ethernet_stat_wrap_v1_01_a library compiled to '/home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/axi_ethernet_stat_wrap_v1_01_a'
compile_simlib[edk:axi_ethernet_stat_wrap_v1_01_a]: 2 error(s), 1 warning(s), 61.27 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::axi_ethernet_stat_wrap_v1_01_a)' and 'END_COMPILATION_MESSAGES(modelsim::axi_ethernet_stat_wrap_v1_01_a)' in the log file compile_simlib.log for details of compilation error(s).

Library edk:axi_ethernet_pcs_pma_wrap_v1_01_a will be compiled, because no precompiled info.
--> Compiling edk:axi_ethernet_pcs_pma_wrap_v1_01_a library ...
    > edk:axi_ethernet_pcs_pma_wrap_v1_01_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//axi_ethernet_pcs_pma_wrap_v1_01_a/data/axi_ethernet_pcs_pma_wrap_v2_1_0.pao'
    > edk:axi_ethernet_pcs_pma_wrap_v1_01_a library compiled to '/home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/axi_ethernet_pcs_pma_wrap_v1_01_a'
compile_simlib[edk:axi_ethernet_pcs_pma_wrap_v1_01_a]: 2 error(s), 1 warning(s), 61.49 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::axi_ethernet_pcs_pma_wrap_v1_01_a)' and 'END_COMPILATION_MESSAGES(modelsim::axi_ethernet_pcs_pma_wrap_v1_01_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library axi_ethernet_v1_01_a.
Library edk:axi_sysace_v1_01_a will be compiled, because no precompiled info.
--> Compiling edk:axi_sysace_v1_01_a library ...
    > edk:axi_sysace_v1_01_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores/axi_sysace_v1_01_a/data/axi_sysace_v2_1_0.pao'
    > edk:axi_sysace_v1_01_a library compiled to '/home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/axi_sysace_v1_01_a'
compile_simlib[edk:axi_sysace_v1_01_a]: 1 error(s), 0 warning(s), 61.93 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::axi_sysace_v1_01_a)' and 'END_COMPILATION_MESSAGES(modelsim::axi_sysace_v1_01_a)' in the log file compile_simlib.log for details of compilation error(s).


Library edk:fcb_v10_v1_00_a will not be compiled, because it doesn't support the architechures.
compile_simlib[edk:fcb_v10_v1_00_a]: 0 error(s), 0 warning(s), 62.14 % complete

Library edk:v_scaler_v7_01_a will be compiled, because no precompiled info.
--> Compiling edk:v_scaler_v7_01_a library ...
    > edk:v_scaler_v7_01_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores/v_scaler_v7_01_a/data/v_scaler_v2_1_0.pao'
    > edk:v_scaler_v7_01_a library compiled to '/home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/v_scaler_v7_01_a'
compile_simlib[edk:v_scaler_v7_01_a]: 2 error(s), 1 warning(s), 62.36 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::v_scaler_v7_01_a)' and 'END_COMPILATION_MESSAGES(modelsim::v_scaler_v7_01_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library axi_timebase_wdt_v1_01_a.
Exclude Superseded EDK child library axi_intc_v1_02_a.

Library edk:xps_intc_v2_01_a will not be compiled, because it doesn't support the architechures.
compile_simlib[edk:xps_intc_v2_01_a]: 0 error(s), 0 warning(s), 63.02 % complete

Exclude Superseded EDK child library v_manr_v4_00_a.

Library edk:xps_uartlite_v1_02_a will not be compiled, because it doesn't support the architechures.
compile_simlib[edk:xps_uartlite_v1_02_a]: 0 error(s), 0 warning(s), 63.46 % complete

Exclude Superseded EDK child library v_stats_v5_00_a.
Exclude Superseded EDK child library axi_perf_mon_v2_01_a.
Exclude Superseded EDK child library fit_timer_v1_01_c.
Exclude Superseded EDK child library xps_usb2_device_v2_00_a.
Exclude Superseded EDK child library axi_intc_v1_03_a.
Exclude Superseded EDK child library xps_mailbox_v2_00_b.

Library edk:fcb_v20_v1_00_a will not be compiled, because it doesn't support the architechures.
compile_simlib[edk:fcb_v20_v1_00_a]: 0 error(s), 0 warning(s), 64.99 % complete

Library edk:axi_pcie_mm_s_v1_02_a will be compiled, because no precompiled info.
--> Compiling edk:axi_pcie_mm_s_v1_02_a library ...
    > edk:axi_pcie_mm_s_v1_02_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//axi_pcie_mm_s_v1_02_a/data/axi_pcie_mm_s_v2_1_0.pao'
    > edk:axi_pcie_mm_s_v1_02_a library compiled to '/home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/axi_pcie_mm_s_v1_02_a'
compile_simlib[edk:axi_pcie_mm_s_v1_02_a]: 2 error(s), 0 warning(s), 65.21 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::axi_pcie_mm_s_v1_02_a)' and 'END_COMPILATION_MESSAGES(modelsim::axi_pcie_mm_s_v1_02_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library axi_pcie_v1_02_a.

Library edk:xps_hwicap_v5_01_a will not be compiled, because it doesn't support the architechures.
compile_simlib[edk:xps_hwicap_v5_01_a]: 0 error(s), 0 warning(s), 65.65 % complete

Exclude Superseded EDK child library iomodule_v1_02_a.
Exclude Superseded EDK child library v_vid_in_axi4s_v2_00_a.
Library edk:gig_ethernet_pcs_pma_v11_04_a will be compiled, because no precompiled info.
--> Compiling edk:gig_ethernet_pcs_pma_v11_04_a library ...
    > edk:gig_ethernet_pcs_pma_v11_04_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores/gig_ethernet_pcs_pma_v11_04_a/data/gig_ethernet_pcs_pma_v2_1_0.pao'
    > edk:gig_ethernet_pcs_pma_v11_04_a library compiled to '/home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/gig_ethernet_pcs_pma_v11_04_a'
compile_simlib[edk:gig_ethernet_pcs_pma_v11_04_a]: 2 error(s), 1 warning(s), 66.30 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::gig_ethernet_pcs_pma_v11_04_a)' and 'END_COMPILATION_MESSAGES(modelsim::gig_ethernet_pcs_pma_v11_04_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library axi_exerciser_v4_00_a.
Exclude Superseded EDK child library axi_usb2_device_v3_00_a.

Library edk:xps_epc_v1_02_a will not be compiled, because it doesn't support the architechures.
compile_simlib[edk:xps_epc_v1_02_a]: 0 error(s), 0 warning(s), 66.96 % complete

Exclude Superseded EDK child library axi_perf_mon_v1_00_a.

Library edk:axi_ethernet_soft_temac_wrap_v2_01_a will not be compiled, because it doesn't support the architechures.
compile_simlib[edk:axi_ethernet_soft_temac_wrap_v2_01_a]: 0 error(s), 0 warning(s), 67.40 % complete

Exclude Superseded EDK child library axi_ethernet_v2_01_a.

Library edk:isocm_v10_v2_00_b will not be compiled, because it doesn't support the architechures.
compile_simlib[edk:isocm_v10_v2_00_b]: 0 error(s), 0 warning(s), 67.83 % complete

Library edk:axi_enhanced_pcie_v1_04_a will be compiled, because no precompiled info.
--> Compiling edk:axi_enhanced_pcie_v1_04_a library ...
    > edk:axi_enhanced_pcie_v1_04_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores/axi_enhanced_pcie_v1_04_a/data/axi_enhanced_pcie_v2_1_0.pao'
    > edk:axi_enhanced_pcie_v1_04_a library compiled to '/home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/axi_enhanced_pcie_v1_04_a'
compile_simlib[edk:axi_enhanced_pcie_v1_04_a]: 2 error(s), 0 warning(s), 68.05 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::axi_enhanced_pcie_v1_04_a)' and 'END_COMPILATION_MESSAGES(modelsim::axi_enhanced_pcie_v1_04_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library v_cfa_v5_00_a.
Exclude Superseded EDK child library lmb_bram_if_cntlr_v3_10_a.
Exclude Superseded EDK child library axi_ext_master_conn_v1_00_a.
Exclude Superseded EDK child library axi_cdma_v3_04_a.
Exclude Superseded EDK child library axi_ethernet_v2_00_a.
Library edk:emc_common_v5_03_b will be compiled, because no precompiled info.
--> Compiling edk:emc_common_v5_03_b library ...
    > edk:emc_common_v5_03_b library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v5_03_b/data/emc_common_v2_1_0.pao'
    > edk:emc_common_v5_03_b library compiled to '/home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/emc_common_v5_03_b'
compile_simlib[edk:emc_common_v5_03_b]: 1 error(s), 0 warning(s), 69.37 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::emc_common_v5_03_b)' and 'END_COMPILATION_MESSAGES(modelsim::emc_common_v5_03_b)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library axi_iic_v1_02_a.
Exclude Superseded EDK child library axi_hwicap_v2_02_a.
Exclude Superseded EDK child library xps_usb2_device_v3_00_a.

Library edk:xps_deltasigma_adc_v1_01_a will not be compiled, because it doesn't support the architechures.
compile_simlib[edk:xps_deltasigma_adc_v1_01_a]: 0 error(s), 0 warning(s), 70.24 % complete

Library edk:util_ds_buf_v1_01_a will be compiled, because no precompiled info.
--> Compiling edk:util_ds_buf_v1_01_a library ...
    > edk:util_ds_buf_v1_01_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores/util_ds_buf_v1_01_a/data/util_ds_buf_v2_1_0.pao'
    > edk:util_ds_buf_v1_01_a library compiled to '/home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/util_ds_buf_v1_01_a'
compile_simlib[edk:util_ds_buf_v1_01_a]: 1 error(s), 0 warning(s), 70.46 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::util_ds_buf_v1_01_a)' and 'END_COMPILATION_MESSAGES(modelsim::util_ds_buf_v1_01_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library mdm_v1_00_g.

Library edk:plbv46_pci_v1_04_a will not be compiled, because it doesn't support the architechures.
compile_simlib[edk:plbv46_pci_v1_04_a]: 0 error(s), 0 warning(s), 70.90 % complete

Exclude Superseded EDK child library chipscope_icon_v1_05_a.
Library edk:axi_pcie_v1_07_a will be compiled, because no precompiled info.
--> Compiling edk:axi_pcie_v1_07_a library ...
    > edk:axi_pcie_v1_07_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores/axi_pcie_v1_07_a/data/axi_pcie_v2_1_0.pao'
    > edk:axi_pcie_v1_07_a library compiled to '/home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/axi_pcie_v1_07_a'
compile_simlib[edk:axi_pcie_v1_07_a]: 2 error(s), 0 warning(s), 71.33 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::axi_pcie_v1_07_a)' and 'END_COMPILATION_MESSAGES(modelsim::axi_pcie_v1_07_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library xps_uartlite_v1_01_a.

Library edk:mgt_protector_v1_00_a will not be compiled, because it doesn't support the architechures.
compile_simlib[edk:mgt_protector_v1_00_a]: 0 error(s), 0 warning(s), 71.77 % complete


Library edk:xps_bram_if_cntlr_v1_00_b will not be compiled, because it doesn't support the architechures.
compile_simlib[edk:xps_bram_if_cntlr_v1_00_b]: 0 error(s), 0 warning(s), 71.99 % complete

Library edk:block_plus_v1_10_b will be compiled, because no precompiled info.
--> Compiling edk:block_plus_v1_10_b library ...
    > edk:block_plus_v1_10_b library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_10_b/data/block_plus_v2_1_0.pao'
    > edk:block_plus_v1_10_b library compiled to '/home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/block_plus_v1_10_b'
compile_simlib[edk:block_plus_v1_10_b]: 2 error(s), 1 warning(s), 72.21 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::block_plus_v1_10_b)' and 'END_COMPILATION_MESSAGES(modelsim::block_plus_v1_10_b)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library mailbox_v1_01_b.
Exclude Superseded EDK child library axi_timer_v1_03_a.
Exclude Superseded EDK child library plbv46_pcie_v4_06_a.
Exclude Superseded EDK child library xps_timebase_wdt_v1_01_a.

Library edk:dsocm_v10_v2_00_b will not be compiled, because it doesn't support the architechures.
compile_simlib[edk:dsocm_v10_v2_00_b]: 0 error(s), 0 warning(s), 73.30 % complete


Library edk:jtagppc_cntlr_v2_01_c will not be compiled, because it doesn't support the architechures.
compile_simlib[edk:jtagppc_cntlr_v2_01_c]: 0 error(s), 0 warning(s), 73.52 % complete

Exclude Superseded EDK child library axi_uart16550_v1_01_a.
Exclude Superseded EDK child library xps_timer_v1_01_b.
Exclude Superseded EDK child library axi_intc_v1_04_a.
Exclude Superseded EDK child library axi_apb_bridge_v1_00_a.
Exclude Superseded EDK child library xps_usb2_device_v4_00_a.
Exclude Superseded EDK child library xps_most_nic_v1_02_a.
Exclude Superseded EDK child library axi_timer_v1_02_a.
Exclude Superseded EDK child library axi_uartlite_v1_01_a.
Exclude Superseded EDK child library axi_iic_v1_01_a.

Library edk:xps_sysmon_adc_v3_00_b will not be compiled, because it doesn't support the architechures.
compile_simlib[edk:xps_sysmon_adc_v3_00_b]: 0 error(s), 0 warning(s), 75.71 % complete

Exclude Superseded EDK child library microblaze_v8_30_a.
Exclude Superseded EDK child library v_ccm_v4_00_a.
Library edk:spartan6_pcie_v1_03_a will be compiled, because no precompiled info.
--> Compiling edk:spartan6_pcie_v1_03_a library ...
    > edk:spartan6_pcie_v1_03_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores/spartan6_pcie_v1_03_a/data/spartan6_pcie_v2_1_0.pao'
    > edk:spartan6_pcie_v1_03_a library compiled to '/home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/spartan6_pcie_v1_03_a'
compile_simlib[edk:spartan6_pcie_v1_03_a]: 2 error(s), 0 warning(s), 76.37 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::spartan6_pcie_v1_03_a)' and 'END_COMPILATION_MESSAGES(modelsim::spartan6_pcie_v1_03_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library axi_interconnect_v1_06_a.
Exclude Superseded EDK child library microblaze_v8_40_a.
Exclude Superseded EDK child library xps_usb2_device_v5_00_a.
Exclude Superseded EDK child library axi_perf_mon_v3_00_a.
Exclude Superseded EDK child library plbv46_plbv46_bridge_v1_03_a.
Exclude Superseded EDK child library system_cache_v1_00_a.
Exclude Superseded EDK child library microblaze_v8_50_b.
Library edk:v_gamma_v6_01_a will be compiled, because no precompiled info.
--> Compiling edk:v_gamma_v6_01_a library ...
    > edk:v_gamma_v6_01_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores/v_gamma_v6_01_a/data/v_gamma_v2_1_0.pao'
    > edk:v_gamma_v6_01_a library compiled to '/home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/v_gamma_v6_01_a'
compile_simlib[edk:v_gamma_v6_01_a]: 2 error(s), 1 warning(s), 78.12 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::v_gamma_v6_01_a)' and 'END_COMPILATION_MESSAGES(modelsim::v_gamma_v6_01_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library iomodule_v1_03_a.

Library edk:dcr_v29_v1_00_b will not be compiled, because it doesn't support the architechures.
compile_simlib[edk:dcr_v29_v1_00_b]: 0 error(s), 0 warning(s), 78.56 % complete

Library edk:v_tpg_v4_00_a will be compiled, because no precompiled info.
--> Compiling edk:v_tpg_v4_00_a library ...
    > edk:v_tpg_v4_00_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores/v_tpg_v4_00_a/data/v_tpg_v2_1_0.pao'
    > edk:v_tpg_v4_00_a library compiled to '/home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/v_tpg_v4_00_a'
compile_simlib[edk:v_tpg_v4_00_a]: 1 error(s), 0 warning(s), 78.77 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::v_tpg_v4_00_a)' and 'END_COMPILATION_MESSAGES(modelsim::v_tpg_v4_00_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library axi_apb_bridge_v1_01_a.
Library edk:chipscope_ila_v1_05_a will be compiled, because no precompiled info.
--> Compiling edk:chipscope_ila_v1_05_a library ...
    > edk:chipscope_ila_v1_05_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores/chipscope_ila_v1_05_a/data/chipscope_ila_v2_1_0.pao'
    > edk:chipscope_ila_v1_05_a library compiled to '/home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/chipscope_ila_v1_05_a'
compile_simlib[edk:chipscope_ila_v1_05_a]: 1 error(s), 0 warning(s), 79.21 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::chipscope_ila_v1_05_a)' and 'END_COMPILATION_MESSAGES(modelsim::chipscope_ila_v1_05_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library axi_quad_spi_v2_00_a.
Exclude Superseded EDK child library iomodule_v1_01_a.
Exclude Superseded EDK child library microblaze_v7_30_b.
Exclude Superseded EDK child library axi_cdma_v3_02_a.
Exclude Superseded EDK child library axi_can_v1_03_a.
Exclude Superseded EDK child library v_enhance_v5_00_a.
Exclude Superseded EDK child library axi2axi_connector_v1_00_a.
Library edk:axi_enhanced_pcie_v1_03_a will be compiled, because no precompiled info.
--> Compiling edk:axi_enhanced_pcie_v1_03_a library ...
    > edk:axi_enhanced_pcie_v1_03_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores/axi_enhanced_pcie_v1_03_a/data/axi_enhanced_pcie_v2_1_0.pao'
    > edk:axi_enhanced_pcie_v1_03_a library compiled to '/home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/axi_enhanced_pcie_v1_03_a'
compile_simlib[edk:axi_enhanced_pcie_v1_03_a]: 2 error(s), 0 warning(s), 80.96 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::axi_enhanced_pcie_v1_03_a)' and 'END_COMPILATION_MESSAGES(modelsim::axi_enhanced_pcie_v1_03_a)' in the log file compile_simlib.log for details of compilation error(s).


Library edk:xps_deltasigma_dac_v1_01_a will not be compiled, because it doesn't support the architechures.
compile_simlib[edk:xps_deltasigma_dac_v1_01_a]: 0 error(s), 0 warning(s), 81.18 % complete

Exclude Superseded EDK child library v_manr_v5_00_a.
Exclude Superseded EDK child library axis_vbroadcaster_v1_00_a.

Library edk:ppc405_virtex4_v2_01_b will not be compiled, because it doesn't support the architechures.
compile_simlib[edk:ppc405_virtex4_v2_01_b]: 0 error(s), 0 warning(s), 81.84 % complete


Library edk:dcm_module_v1_00_e will not be compiled, because it doesn't support the architechures.
compile_simlib[edk:dcm_module_v1_00_e]: 0 error(s), 0 warning(s), 82.06 % complete

Exclude Superseded EDK child library xps_usb2_device_v3_01_a.
Exclude Superseded EDK child library v_ycrcb2rgb_v5_00_a.
Exclude Superseded EDK child library v_gamma_v5_00_a.

Library edk:xps_timer_v1_02_a will not be compiled, because it doesn't support the architechures.
compile_simlib[edk:xps_timer_v1_02_a]: 0 error(s), 0 warning(s), 82.93 % complete

Exclude Superseded EDK child library plbv46_plbv46_bridge_v1_02_b.
Exclude Superseded EDK child library axi_timebase_wdt_v1_00_a.
Exclude Superseded EDK child library axi_usb2_device_v1_00_a.
Library edk:csum_v1_00_a will be compiled, because no precompiled info.
--> Compiling edk:csum_v1_00_a library ...
    > edk:csum_v1_00_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores/csum_v1_00_a/data/csum_v2_1_0.pao'
    > edk:csum_v1_00_a library compiled to '/home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/csum_v1_00_a'
compile_simlib[edk:csum_v1_00_a]: 1 error(s), 0 warning(s), 83.81 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::csum_v1_00_a)' and 'END_COMPILATION_MESSAGES(modelsim::csum_v1_00_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library lmb_v10_v1_00_a.
Library edk:v_osd_v5_01_a will be compiled, because no precompiled info.
--> Compiling edk:v_osd_v5_01_a library ...
    > edk:v_osd_v5_01_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores/v_osd_v5_01_a/data/v_osd_v2_1_0.pao'
    > edk:v_osd_v5_01_a library compiled to '/home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/v_osd_v5_01_a'
compile_simlib[edk:v_osd_v5_01_a]: 2 error(s), 1 warning(s), 84.25 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::v_osd_v5_01_a)' and 'END_COMPILATION_MESSAGES(modelsim::v_osd_v5_01_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library v_noise_v5_00_a.
Exclude Superseded EDK child library axi_fifo_mm_s_v2_01_a.
Exclude Superseded EDK child library proc_sys_reset_v3_00_a.
Exclude Superseded EDK child library lmb_v10_v2_00_b.
Library edk:gig_ethernet_pcs_pma_v11_05_a will be compiled, because no precompiled info.
--> Compiling edk:gig_ethernet_pcs_pma_v11_05_a library ...
    > edk:gig_ethernet_pcs_pma_v11_05_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores/gig_ethernet_pcs_pma_v11_05_a/data/gig_ethernet_pcs_pma_v2_1_0.pao'
    > edk:gig_ethernet_pcs_pma_v11_05_a library compiled to '/home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/gig_ethernet_pcs_pma_v11_05_a'
compile_simlib[edk:gig_ethernet_pcs_pma_v11_05_a]: 2 error(s), 1 warning(s), 85.34 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::gig_ethernet_pcs_pma_v11_05_a)' and 'END_COMPILATION_MESSAGES(modelsim::gig_ethernet_pcs_pma_v11_05_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library xps_ethernetlite_v3_01_a.
Library edk:v_noise_v5_01_a will be compiled, because no precompiled info.
--> Compiling edk:v_noise_v5_01_a library ...
    > edk:v_noise_v5_01_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores/v_noise_v5_01_a/data/v_noise_v2_1_0.pao'
    > edk:v_noise_v5_01_a library compiled to '/home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/v_noise_v5_01_a'
compile_simlib[edk:v_noise_v5_01_a]: 2 error(s), 1 warning(s), 85.78 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::v_noise_v5_01_a)' and 'END_COMPILATION_MESSAGES(modelsim::v_noise_v5_01_a)' in the log file compile_simlib.log for details of compilation error(s).

Library edk:axi_pcie_mm_s_v1_04_a will be compiled, because no precompiled info.
--> Compiling edk:axi_pcie_mm_s_v1_04_a library ...
    > edk:axi_pcie_mm_s_v1_04_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores//axi_pcie_mm_s_v1_04_a/data/axi_pcie_mm_s_v2_1_0.pao'
    > edk:axi_pcie_mm_s_v1_04_a library compiled to '/home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/axi_pcie_mm_s_v1_04_a'
compile_simlib[edk:axi_pcie_mm_s_v1_04_a]: 2 error(s), 0 warning(s), 86.00 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::axi_pcie_mm_s_v1_04_a)' and 'END_COMPILATION_MESSAGES(modelsim::axi_pcie_mm_s_v1_04_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library axi_pcie_v1_04_a.
Exclude Superseded EDK child library axi_hwicap_v2_03_a.
Exclude Superseded EDK child library plbv46_pcie_v4_02_a.
Exclude Superseded EDK child library axi_emc_v1_03_b.
Exclude Superseded EDK child library axi_pcie_v1_03_a.
Exclude Superseded EDK child library iomodule_v1_02_b.
Library edk:v_axi4s_vid_out_v2_01_a will be compiled, because no precompiled info.
--> Compiling edk:v_axi4s_vid_out_v2_01_a library ...
    > edk:v_axi4s_vid_out_v2_01_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores/v_axi4s_vid_out_v2_01_a/data/v_axi4s_vid_out_v2_1_0.pao'
    > edk:v_axi4s_vid_out_v2_01_a library compiled to '/home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/v_axi4s_vid_out_v2_01_a'
compile_simlib[edk:v_axi4s_vid_out_v2_01_a]: 1 error(s), 0 warning(s), 87.53 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::v_axi4s_vid_out_v2_01_a)' and 'END_COMPILATION_MESSAGES(modelsim::v_axi4s_vid_out_v2_01_a)' in the log file compile_simlib.log for details of compilation error(s).

Library edk:chipscope_vio_v1_05_a will be compiled, because no precompiled info.
--> Compiling edk:chipscope_vio_v1_05_a library ...
    > edk:chipscope_vio_v1_05_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores/chipscope_vio_v1_05_a/data/chipscope_vio_v2_1_0.pao'
    > edk:chipscope_vio_v1_05_a library compiled to '/home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/chipscope_vio_v1_05_a'
compile_simlib[edk:chipscope_vio_v1_05_a]: 1 error(s), 0 warning(s), 87.75 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::chipscope_vio_v1_05_a)' and 'END_COMPILATION_MESSAGES(modelsim::chipscope_vio_v1_05_a)' in the log file compile_simlib.log for details of compilation error(s).

Library edk:v_ccm_v5_01_a will be compiled, because no precompiled info.
--> Compiling edk:v_ccm_v5_01_a library ...
    > edk:v_ccm_v5_01_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores/v_ccm_v5_01_a/data/v_ccm_v2_1_0.pao'
    > edk:v_ccm_v5_01_a library compiled to '/home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/v_ccm_v5_01_a'
compile_simlib[edk:v_ccm_v5_01_a]: 2 error(s), 1 warning(s), 87.96 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::v_ccm_v5_01_a)' and 'END_COMPILATION_MESSAGES(modelsim::v_ccm_v5_01_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library lmb_bram_if_cntlr_v3_10_c.
Exclude Superseded EDK child library lmb_bram_if_cntlr_v2_10_b.
Exclude Superseded EDK child library axi_gpio_v1_01_b.
Exclude Superseded EDK child library xps_can_v3_00_a.
Exclude Superseded EDK child library util_vector_logic_v1_00_a.
Exclude Superseded EDK child library axi_hwicap_v2_01_a.
Library edk:block_plus_v1_12_a will be compiled, because no precompiled info.
--> Compiling edk:block_plus_v1_12_a library ...
    > edk:block_plus_v1_12_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_12_a/data/block_plus_v2_1_0.pao'
    > edk:block_plus_v1_12_a library compiled to '/home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/block_plus_v1_12_a'
compile_simlib[edk:block_plus_v1_12_a]: 2 error(s), 0 warning(s), 89.50 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::block_plus_v1_12_a)' and 'END_COMPILATION_MESSAGES(modelsim::block_plus_v1_12_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library axi_vdma_v5_02_a.
Exclude Superseded EDK child library v_cresample_v2_00_a.
Exclude Superseded EDK child library v_enhance_v5_01_a.
Library edk:emc_common_v2_00_a will be compiled, because no precompiled info.
--> Compiling edk:emc_common_v2_00_a library ...
    > edk:emc_common_v2_00_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/data/emc_common_v2_1_0.pao'
    > edk:emc_common_v2_00_a library compiled to '/home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/emc_common_v2_00_a'
compile_simlib[edk:emc_common_v2_00_a]: 1 error(s), 0 warning(s), 90.37 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::emc_common_v2_00_a)' and 'END_COMPILATION_MESSAGES(modelsim::emc_common_v2_00_a)' in the log file compile_simlib.log for details of compilation error(s).


Library edk:dcr_intc_v2_00_a will not be compiled, because it doesn't support the architechures.
compile_simlib[edk:dcr_intc_v2_00_a]: 0 error(s), 0 warning(s), 90.59 % complete

Exclude Superseded EDK child library axis_vremapper_v1_00_a.
Library edk:axi_master_lite_v1_00_a will be compiled, because no precompiled info.
--> Compiling edk:axi_master_lite_v1_00_a library ...
    > edk:axi_master_lite_v1_00_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_lite_v1_00_a/data/axi_master_lite_v2_1_0.pao'
    > edk:axi_master_lite_v1_00_a library compiled to '/home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/axi_master_lite_v1_00_a'
compile_simlib[edk:axi_master_lite_v1_00_a]: 1 error(s), 0 warning(s), 91.03 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::axi_master_lite_v1_00_a)' and 'END_COMPILATION_MESSAGES(modelsim::axi_master_lite_v1_00_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library microblaze_v8_40_b.
Library edk:gmii_to_rgmii_v1_00_a will be compiled, because no precompiled info.
--> Compiling edk:gmii_to_rgmii_v1_00_a library ...
    > edk:gmii_to_rgmii_v1_00_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores/gmii_to_rgmii_v1_00_a/data/gmii_to_rgmii_v2_1_0.pao'
    > edk:gmii_to_rgmii_v1_00_a library compiled to '/home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/gmii_to_rgmii_v1_00_a'
compile_simlib[edk:gmii_to_rgmii_v1_00_a]: 1 error(s), 0 warning(s), 91.47 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::gmii_to_rgmii_v1_00_a)' and 'END_COMPILATION_MESSAGES(modelsim::gmii_to_rgmii_v1_00_a)' in the log file compile_simlib.log for details of compilation error(s).


Library edk:xps_ll_fifo_v1_02_a will not be compiled, because it doesn't support the architechures.
compile_simlib[edk:xps_ll_fifo_v1_02_a]: 0 error(s), 0 warning(s), 91.68 % complete


Library edk:fcb2fsl_bridge_v1_00_a will not be compiled, because it doesn't support the architechures.
compile_simlib[edk:fcb2fsl_bridge_v1_00_a]: 0 error(s), 0 warning(s), 91.90 % complete

Exclude Superseded EDK child library v_enhance_v4_00_a.

Library edk:xps_usb2_device_v7_01_a will not be compiled, because it doesn't support the architechures.
compile_simlib[edk:xps_usb2_device_v7_01_a]: 0 error(s), 0 warning(s), 92.34 % complete

Exclude Superseded EDK child library axi_hwicap_v2_00_a.
Exclude Superseded EDK child library v_scaler_v6_00_a.

Library edk:xps_sysace_v1_01_a will not be compiled, because it doesn't support the architechures.
compile_simlib[edk:xps_sysace_v1_01_a]: 0 error(s), 0 warning(s), 93.00 % complete

Exclude Superseded EDK child library axi_plbv46_bridge_v2_00_a.
Library edk:v_manr_v5_01_a will be compiled, because no precompiled info.
--> Compiling edk:v_manr_v5_01_a library ...
    > edk:v_manr_v5_01_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores/v_manr_v5_01_a/data/v_manr_v2_1_0.pao'
    > edk:v_manr_v5_01_a library compiled to '/home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/v_manr_v5_01_a'
compile_simlib[edk:v_manr_v5_01_a]: 2 error(s), 1 warning(s), 93.44 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::v_manr_v5_01_a)' and 'END_COMPILATION_MESSAGES(modelsim::v_manr_v5_01_a)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library xps_iic_v2_01_a.
Library edk:mii_to_rmii_v1_01_a will be compiled, because no precompiled info.
--> Compiling edk:mii_to_rmii_v1_01_a library ...
    > edk:mii_to_rmii_v1_01_a library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores/mii_to_rmii_v1_01_a/data/mii_to_rmii_v2_1_0.pao'
    > edk:mii_to_rmii_v1_01_a library compiled to '/home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/mii_to_rmii_v1_01_a'
compile_simlib[edk:mii_to_rmii_v1_01_a]: 1 error(s), 0 warning(s), 93.87 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::mii_to_rmii_v1_01_a)' and 'END_COMPILATION_MESSAGES(modelsim::mii_to_rmii_v1_01_a)' in the log file compile_simlib.log for details of compilation error(s).

Library edk:cdn_axi4_lite_master_bfm_wrap_v2_01_b will be compiled, because no precompiled info.
--> Compiling edk:cdn_axi4_lite_master_bfm_wrap_v2_01_b library ...
    > edk:cdn_axi4_lite_master_bfm_wrap_v2_01_b library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxBFMinterface/pcores/cdn_axi4_lite_master_bfm_wrap_v2_01_b/data/cdn_axi4_lite_master_bfm_wrap_v2_1_0.pao'
    > edk:cdn_axi4_lite_master_bfm_wrap_v2_01_b library compiled to '/home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/cdn_axi4_lite_master_bfm_wrap_v2_01_b'
compile_simlib[edk:cdn_axi4_lite_master_bfm_wrap_v2_01_b]: 1 error(s), 0 warning(s), 94.09 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::cdn_axi4_lite_master_bfm_wrap_v2_01_b)' and 'END_COMPILATION_MESSAGES(modelsim::cdn_axi4_lite_master_bfm_wrap_v2_01_b)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library cdn_axi4_slave_bfm_wrap_v2_01_a.
Exclude Superseded EDK child library cdn_axi4_lite_slave_bfm_wrap_v2_00_a.
Exclude Superseded EDK child library cdn_axi4_streaming_slave_bfm_wrap_v1_00_a.
Library edk:cdn_axi4_master_bfm_wrap_v2_01_b will be compiled, because no precompiled info.
--> Compiling edk:cdn_axi4_master_bfm_wrap_v2_01_b library ...
    > edk:cdn_axi4_master_bfm_wrap_v2_01_b library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxBFMinterface/pcores/cdn_axi4_master_bfm_wrap_v2_01_b/data/cdn_axi4_master_bfm_wrap_v2_1_0.pao'
    > edk:cdn_axi4_master_bfm_wrap_v2_01_b library compiled to '/home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/cdn_axi4_master_bfm_wrap_v2_01_b'
compile_simlib[edk:cdn_axi4_master_bfm_wrap_v2_01_b]: 1 error(s), 0 warning(s), 94.97 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::cdn_axi4_master_bfm_wrap_v2_01_b)' and 'END_COMPILATION_MESSAGES(modelsim::cdn_axi4_master_bfm_wrap_v2_01_b)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library cdn_axi3_master_bfm_wrap_v2_01_a.
Exclude Superseded EDK child library cdn_axi3_master_bfm_wrap_v1_00_a.
Exclude Superseded EDK child library cdn_axi4_master_bfm_wrap_v2_00_a.
Exclude Superseded EDK child library cdn_axi4_streaming_master_bfm_wrap_v1_00_a.
Library edk:cdn_axi4_lite_slave_bfm_wrap_v2_01_b will be compiled, because no precompiled info.
--> Compiling edk:cdn_axi4_lite_slave_bfm_wrap_v2_01_b library ...
    > edk:cdn_axi4_lite_slave_bfm_wrap_v2_01_b library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxBFMinterface/pcores/cdn_axi4_lite_slave_bfm_wrap_v2_01_b/data/cdn_axi4_lite_slave_bfm_wrap_v2_1_0.pao'
    > edk:cdn_axi4_lite_slave_bfm_wrap_v2_01_b library compiled to '/home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/cdn_axi4_lite_slave_bfm_wrap_v2_01_b'
compile_simlib[edk:cdn_axi4_lite_slave_bfm_wrap_v2_01_b]: 1 error(s), 0 warning(s), 96.06 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::cdn_axi4_lite_slave_bfm_wrap_v2_01_b)' and 'END_COMPILATION_MESSAGES(modelsim::cdn_axi4_lite_slave_bfm_wrap_v2_01_b)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library cdn_axi3_slave_bfm_wrap_v1_00_a.
Exclude Superseded EDK child library cdn_axi4_lite_master_bfm_wrap_v2_00_a.
Exclude Superseded EDK child library cdn_axi3_slave_bfm_wrap_v2_01_a.
Library edk:cdn_axi4_streaming_slave_bfm_wrap_v2_01_b will be compiled, because no precompiled info.
--> Compiling edk:cdn_axi4_streaming_slave_bfm_wrap_v2_01_b library ...
    > edk:cdn_axi4_streaming_slave_bfm_wrap_v2_01_b library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxBFMinterface/pcores/cdn_axi4_streaming_slave_bfm_wrap_v2_01_b/data/cdn_axi4_streaming_slave_bfm_wrap_v2_1_0.pao'
    > edk:cdn_axi4_streaming_slave_bfm_wrap_v2_01_b library compiled to '/home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/cdn_axi4_streaming_slave_bfm_wrap_v2_01_b'
compile_simlib[edk:cdn_axi4_streaming_slave_bfm_wrap_v2_01_b]: 1 error(s), 0 warning(s), 96.94 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::cdn_axi4_streaming_slave_bfm_wrap_v2_01_b)' and 'END_COMPILATION_MESSAGES(modelsim::cdn_axi4_streaming_slave_bfm_wrap_v2_01_b)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library cdn_axi4_streaming_master_bfm_wrap_v2_01_a.
Exclude Superseded EDK child library cdn_axi4_slave_bfm_wrap_v2_00_a.
Exclude Superseded EDK child library cdn_axi4_slave_bfm_wrap_v1_00_a.
Exclude Superseded EDK child library cdn_axi4_lite_slave_bfm_wrap_v1_00_a.
Library edk:cdn_axi3_master_bfm_wrap_v2_01_b will be compiled, because no precompiled info.
--> Compiling edk:cdn_axi3_master_bfm_wrap_v2_01_b library ...
    > edk:cdn_axi3_master_bfm_wrap_v2_01_b library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxBFMinterface/pcores/cdn_axi3_master_bfm_wrap_v2_01_b/data/cdn_axi3_master_bfm_wrap_v2_1_0.pao'
    > edk:cdn_axi3_master_bfm_wrap_v2_01_b library compiled to '/home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/cdn_axi3_master_bfm_wrap_v2_01_b'
compile_simlib[edk:cdn_axi3_master_bfm_wrap_v2_01_b]: 1 error(s), 0 warning(s), 98.03 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::cdn_axi3_master_bfm_wrap_v2_01_b)' and 'END_COMPILATION_MESSAGES(modelsim::cdn_axi3_master_bfm_wrap_v2_01_b)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library cdn_axi4_streaming_slave_bfm_wrap_v2_01_a.
Exclude Superseded EDK child library cdn_axi4_lite_master_bfm_wrap_v2_01_a.
Library edk:cdn_axi4_streaming_master_bfm_wrap_v2_01_b will be compiled, because no precompiled info.
--> Compiling edk:cdn_axi4_streaming_master_bfm_wrap_v2_01_b library ...
    > edk:cdn_axi4_streaming_master_bfm_wrap_v2_01_b library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxBFMinterface/pcores/cdn_axi4_streaming_master_bfm_wrap_v2_01_b/data/cdn_axi4_streaming_master_bfm_wrap_v2_1_0.pao'
    > edk:cdn_axi4_streaming_master_bfm_wrap_v2_01_b library compiled to '/home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/cdn_axi4_streaming_master_bfm_wrap_v2_01_b'
compile_simlib[edk:cdn_axi4_streaming_master_bfm_wrap_v2_01_b]: 1 error(s), 0 warning(s), 98.69 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::cdn_axi4_streaming_master_bfm_wrap_v2_01_b)' and 'END_COMPILATION_MESSAGES(modelsim::cdn_axi4_streaming_master_bfm_wrap_v2_01_b)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library cdn_axi4_lite_slave_bfm_wrap_v2_01_a.
Library edk:cdn_axi4_slave_bfm_wrap_v2_01_b will be compiled, because no precompiled info.
--> Compiling edk:cdn_axi4_slave_bfm_wrap_v2_01_b library ...
    > edk:cdn_axi4_slave_bfm_wrap_v2_01_b library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxBFMinterface/pcores/cdn_axi4_slave_bfm_wrap_v2_01_b/data/cdn_axi4_slave_bfm_wrap_v2_1_0.pao'
    > edk:cdn_axi4_slave_bfm_wrap_v2_01_b library compiled to '/home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/cdn_axi4_slave_bfm_wrap_v2_01_b'
compile_simlib[edk:cdn_axi4_slave_bfm_wrap_v2_01_b]: 1 error(s), 0 warning(s), 99.12 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::cdn_axi4_slave_bfm_wrap_v2_01_b)' and 'END_COMPILATION_MESSAGES(modelsim::cdn_axi4_slave_bfm_wrap_v2_01_b)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library cdn_axi4_master_bfm_wrap_v2_01_a.
Library edk:cdn_axi3_slave_bfm_wrap_v2_01_b will be compiled, because no precompiled info.
--> Compiling edk:cdn_axi3_slave_bfm_wrap_v2_01_b library ...
    > edk:cdn_axi3_slave_bfm_wrap_v2_01_b library compiled from '/home/nourhan/Vivado/2013.4/ids_lite/EDK/hw/XilinxBFMinterface/pcores/cdn_axi3_slave_bfm_wrap_v2_01_b/data/cdn_axi3_slave_bfm_wrap_v2_1_0.pao'
    > edk:cdn_axi3_slave_bfm_wrap_v2_01_b library compiled to '/home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/edk/cdn_axi3_slave_bfm_wrap_v2_01_b'
compile_simlib[edk:cdn_axi3_slave_bfm_wrap_v2_01_b]: 1 error(s), 0 warning(s), 99.56 % complete

INFO: Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(modelsim::cdn_axi3_slave_bfm_wrap_v2_01_b)' and 'END_COMPILATION_MESSAGES(modelsim::cdn_axi3_slave_bfm_wrap_v2_01_b)' in the log file compile_simlib.log for details of compilation error(s).

Exclude Superseded EDK child library cdn_axi4_master_bfm_wrap_v1_00_a.
Exclude Superseded EDK child library cdn_axi4_lite_master_bfm_wrap_v1_00_a.
compile_simlib[edk]: 204 error(s), 35 warning(s), 100.00 % complete


Copying setup file 'modelsim.ini' to '/home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.cache/compile_simlib/modelsim/modelsim.ini' ...
**********************************************************************************************
*                                   COMPILATION SUMMARY                                      *
*                                                                                            *
*  Simulator used: modelsim                                                                  *
*  Compiled on: Thu May 18 13:08:07 2023                                                     *
*                                                                                            *
**********************************************************************************************
*               Library                |  Lang   |  Mapped Name(s)   | Err#(s)  |  Warn#(s)  *
*--------------------------------------------------------------------------------------------*
*  secureip                            | verilog | secureip          | 2        | 0          *
*--------------------------------------------------------------------------------------------*
*  unisim                              | vhdl    | unisim            | 3        | 0          *
*--------------------------------------------------------------------------------------------*
*  unisim                              | verilog | unisims_ver       | 3        | 0          *
*--------------------------------------------------------------------------------------------*
*  simprim                             | verilog | simprims_ver      | 1        | 0          *
*--------------------------------------------------------------------------------------------*
*  xilinxcorelib                       | vhdl    | xilinxcorelib     | 1        | 0          *
*--------------------------------------------------------------------------------------------*
*  xilinxcorelib                       | verilog | xilinxcorelib_ver | 1        | 0          *
*--------------------------------------------------------------------------------------------*
*  edk                                 |         | edk               | 204      | 35         *
*--------------------------------------------------------------------------------------------*

compile_simlib tcltask - end ... (0)
compile_simlib: Time (s): cpu = 00:02:05 ; elapsed = 00:01:47 . Memory (MB): peak = 5024.844 ; gain = 0.000
