Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Fri Jun 12 15:25:26 2020
| Host         : DESKTOP-SKCALQI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/ControlUnit.Bus_Addr_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/ControlUnit.Bus_WordLen_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/ControlUnit.Bus_WordLen_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/ControlUnit.Sign_Extend_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/ControlUnit.state_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/ControlUnit.state_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/ControlUnit.state_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/ControlUnit.state_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/ControlUnit.state_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/ControlUnit.state_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/ControlUnit.state_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.PC_and_Exceptions.PC_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.PC_and_Exceptions.PC_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.PC_and_Exceptions.PC_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.PC_and_Exceptions.PC_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.PC_and_Exceptions.PC_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.PC_and_Exceptions.PC_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.PC_and_Exceptions.PC_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.PC_and_Exceptions.PC_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.PC_and_Exceptions.PC_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.PC_and_Exceptions.PC_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.PC_and_Exceptions.PC_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.PC_and_Exceptions.PC_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.PC_and_Exceptions.PC_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.PC_and_Exceptions.PC_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.PC_and_Exceptions.PC_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.PC_and_Exceptions.PC_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.PC_and_Exceptions.PC_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.PC_and_Exceptions.PC_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.PC_and_Exceptions.PC_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.PC_and_Exceptions.PC_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.PC_and_Exceptions.PC_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.PC_and_Exceptions.PC_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.PC_and_Exceptions.PC_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.PC_and_Exceptions.PC_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.PC_and_Exceptions.PC_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.PC_and_Exceptions.PC_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.PC_and_Exceptions.PC_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.PC_and_Exceptions.PC_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.PC_and_Exceptions.PC_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.PC_and_Exceptions.PC_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.PC_and_Exceptions.PC_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.PC_and_Exceptions.PC_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.RDs_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.RDs_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.RDs_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.RDs_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.RDs_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.RDs_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.RDs_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.RDs_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.RDs_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.RDs_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.RDs_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.RDs_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.RDs_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.RDs_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.RDs_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.RDs_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.RDs_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.RDs_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.RDs_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.RDs_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.RDs_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.RDs_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.RDs_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.RDs_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.RDs_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.RDs_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.RDs_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.RDs_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.RDs_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.RDs_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.RDs_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.RDs_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/Beispielrechner_System_0/U0/CPU_Inst/debug_fsm.step_valid_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/Input_Unit.DataPath.Address_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/Input_Unit.DataPath.Address_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/Input_Unit.DataPath.Address_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/Input_Unit.DataPath.Address_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/Input_Unit.DataPath.Address_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/Input_Unit.DataPath.Address_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/Input_Unit.DataPath.Address_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/Input_Unit.DataPath.Address_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/Input_Unit.DataPath.Address_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/Input_Unit.DataPath.Address_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/Input_Unit.DataPath.Address_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/Input_Unit.DataPath.Address_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/Input_Unit.DataPath.Address_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/Input_Unit.DataPath.Address_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/Input_Unit.DataPath.Address_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/Input_Unit.DataPath.Address_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/Input_Unit.DataPath.Address_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/Input_Unit.DataPath.Address_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/Input_Unit.DataPath.Address_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/Input_Unit.DataPath.Address_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/Input_Unit.DataPath.Address_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/Input_Unit.DataPath.Address_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/Input_Unit.DataPath.Address_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/Input_Unit.DataPath.Address_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/Input_Unit.DataPath.Address_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/Input_Unit.DataPath.Address_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/Input_Unit.DataPath.Address_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/Input_Unit.DataPath.Address_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/Input_Unit.DataPath.Address_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/Input_Unit.DataPath.Address_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/Input_Unit.DataPath.Address_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/Input_Unit.DataPath.Address_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/Output_Unit.ControlPath.STB_O_i_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/state_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/state_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 32 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 1462 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.595        0.000                      0                 3988        0.030        0.000                      0                 3988        8.750        0.000                       0                  1466  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)       Period(ns)      Frequency(MHz)
-----                              ------------       ----------      --------------
clk_in1                            {0.000 41.660}     83.330          12.000          
  clk_out1_design_1_clk_wiz_0_0_1  {0.000 10.000}     19.999          50.002          
  clkfbout_design_1_clk_wiz_0_0_1  {0.000 41.665}     83.330          12.000          
clk_in1_0                          {0.000 41.666}     83.333          12.000          
  clk_out1_design_1_clk_wiz_0_0    {0.000 10.000}     20.000          50.000          
  clkfbout_design_1_clk_wiz_0_0    {0.000 41.666}     83.333          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_in1                                                                                                                                                                             16.670        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0_1        2.610        0.000                      0                 3988        0.293        0.000                      0                 3988        8.750        0.000                       0                  1462  
  clkfbout_design_1_clk_wiz_0_0_1                                                                                                                                                   16.670        0.000                       0                     3  
clk_in1_0                                                                                                                                                                           16.667        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0          2.595        0.000                      0                 3988        0.293        0.000                      0                 3988        8.750        0.000                       0                  1462  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                     16.667        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                       To Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                       --------                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_design_1_clk_wiz_0_0    clk_out1_design_1_clk_wiz_0_0_1        2.595        0.000                      0                 3988        0.030        0.000                      0                 3988  
clk_out1_design_1_clk_wiz_0_0_1  clk_out1_design_1_clk_wiz_0_0          2.595        0.000                      0                 3988        0.030        0.000                      0                 3988  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_in1
  To Clock:  clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.670ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in1
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { clk_in1_0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.330      16.670     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.670      31.670     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.670      31.670     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.660      31.660     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.660      31.660     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.610ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.293ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.610ns  (required time - arrival time)
  Source:                 design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_18_23/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@19.999ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        16.681ns  (logic 2.852ns (17.097%)  route 13.829ns (82.903%))
  Logic Levels:           16  (CARRY4=1 LUT2=1 LUT5=3 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 18.465 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1462, routed)        1.632    -0.861    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/CLK
    SLICE_X58Y36         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.405 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[0]/Q
                         net (fo=18, routed)          1.065     0.660    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg_n_1_[0]
    SLICE_X51Y37         LUT2 (Prop_lut2_I1_O)        0.124     0.784 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_55/O
                         net (fo=1, routed)           0.000     0.784    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_55_n_1
    SLICE_X51Y37         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     1.031 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_28/O[0]
                         net (fo=24, routed)          1.068     2.099    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/ADR_O_i0[0]
    SLICE_X60Y37         LUT6 (Prop_lut6_I4_O)        0.299     2.398 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_11/O
                         net (fo=1, routed)           0.854     3.252    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_11_n_1
    SLICE_X60Y43         LUT6 (Prop_lut6_I1_O)        0.124     3.376 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_5/O
                         net (fo=1, routed)           0.165     3.541    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_5_n_1
    SLICE_X60Y43         LUT6 (Prop_lut6_I4_O)        0.124     3.665 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_2/O
                         net (fo=5, routed)           0.583     4.248    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/S1_STB_O
    SLICE_X62Y40         LUT5 (Prop_lut5_I3_O)        0.124     4.372 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/memory_reg_0_i_23/O
                         net (fo=96, routed)          1.570     5.942    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/sel__1
    SLICE_X53Y46         LUT5 (Prop_lut5_I2_O)        0.124     6.066 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ack_o_internal_i_10/O
                         net (fo=3, routed)           1.232     7.299    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ack_o_internal_i_10_n_1
    SLICE_X62Y40         LUT6 (Prop_lut6_I5_O)        0.124     7.423 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ack_o_internal_i_4/O
                         net (fo=15, routed)          0.405     7.828    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ack_o_internal_i_4_n_1
    SLICE_X60Y40         LUT5 (Prop_lut5_I2_O)        0.124     7.952 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/memory_reg_0_i_2__0/O
                         net (fo=39, routed)          0.908     8.860    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/memory_reg_0_i_2__0_n_1
    SLICE_X58Y40         LUT6 (Prop_lut6_I4_O)        0.124     8.984 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/DataPath.Instruction[31]_i_10/O
                         net (fo=32, routed)          1.526    10.510    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/DataPath.Instruction[31]_i_10_n_1
    SLICE_X56Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.634 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/DataPath.Registers.regs_reg_r1_0_31_6_11_i_47/O
                         net (fo=1, routed)           1.132    11.766    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/DataPath.Registers.regs_reg_r1_0_31_6_11_i_47_n_1
    SLICE_X58Y34         LUT6 (Prop_lut6_I1_O)        0.124    11.890 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/DataPath.Registers.regs_reg_r1_0_31_6_11_i_45/O
                         net (fo=24, routed)          1.284    13.174    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/ControlUnit.Bus_Extend_reg_0
    SLICE_X49Y44         LUT6 (Prop_lut6_I5_O)        0.124    13.298 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_18_23_i_42/O
                         net (fo=1, routed)           0.433    13.731    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/ExtendedValue[22]
    SLICE_X49Y44         LUT6 (Prop_lut6_I3_O)        0.124    13.855 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_18_23_i_30/O
                         net (fo=1, routed)           0.788    14.642    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_18_23_i_30_n_1
    SLICE_X49Y33         LUT6 (Prop_lut6_I2_O)        0.124    14.766 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_18_23_i_17/O
                         net (fo=1, routed)           0.000    14.766    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ControlUnit.Reg_WrData_reg[2]_21
    SLICE_X49Y33         MUXF7 (Prop_muxf7_I0_O)      0.238    15.004 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/DataPath.Registers.regs_reg_r1_0_31_18_23_i_6/O
                         net (fo=4, routed)           0.816    15.820    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_18_23/DIC0
    SLICE_X50Y29         RAMD32                                       r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_18_23/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     19.999    19.999 r  
    L17                                               0.000    19.999 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    19.999    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.345 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.932    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.023 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1462, routed)        1.441    18.465    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_18_23/WCLK
    SLICE_X50Y29         RAMD32                                       r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_18_23/RAMC/CLK
                         clock pessimism              0.563    19.027    
                         clock uncertainty           -0.248    18.779    
    SLICE_X50Y29         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.349    18.430    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_18_23/RAMC
  -------------------------------------------------------------------
                         required time                         18.430    
                         arrival time                         -15.820    
  -------------------------------------------------------------------
                         slack                                  2.610    

Slack (MET) :             2.668ns  (required time - arrival time)
  Source:                 design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r4_0_31_24_29/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@19.999ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        16.624ns  (logic 2.852ns (17.156%)  route 13.772ns (82.844%))
  Logic Levels:           16  (CARRY4=1 LUT2=1 LUT4=1 LUT5=4 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns = ( 18.466 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1462, routed)        1.632    -0.861    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/CLK
    SLICE_X58Y36         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.405 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[0]/Q
                         net (fo=18, routed)          1.065     0.660    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg_n_1_[0]
    SLICE_X51Y37         LUT2 (Prop_lut2_I1_O)        0.124     0.784 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_55/O
                         net (fo=1, routed)           0.000     0.784    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_55_n_1
    SLICE_X51Y37         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     1.031 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_28/O[0]
                         net (fo=24, routed)          1.068     2.099    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/ADR_O_i0[0]
    SLICE_X60Y37         LUT6 (Prop_lut6_I4_O)        0.299     2.398 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_11/O
                         net (fo=1, routed)           0.854     3.252    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_11_n_1
    SLICE_X60Y43         LUT6 (Prop_lut6_I1_O)        0.124     3.376 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_5/O
                         net (fo=1, routed)           0.165     3.541    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_5_n_1
    SLICE_X60Y43         LUT6 (Prop_lut6_I4_O)        0.124     3.665 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_2/O
                         net (fo=5, routed)           0.583     4.248    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/S1_STB_O
    SLICE_X62Y40         LUT5 (Prop_lut5_I3_O)        0.124     4.372 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/memory_reg_0_i_23/O
                         net (fo=96, routed)          1.570     5.942    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/sel__1
    SLICE_X53Y46         LUT5 (Prop_lut5_I2_O)        0.124     6.066 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ack_o_internal_i_10/O
                         net (fo=3, routed)           1.232     7.299    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ack_o_internal_i_10_n_1
    SLICE_X62Y40         LUT6 (Prop_lut6_I5_O)        0.124     7.423 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ack_o_internal_i_4/O
                         net (fo=15, routed)          0.621     8.044    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ack_o_internal_i_4_n_1
    SLICE_X59Y39         LUT5 (Prop_lut5_I4_O)        0.124     8.168 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/memory_reg_0_i_24/O
                         net (fo=40, routed)          1.092     9.261    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/memory_reg_0_i_24_n_1
    SLICE_X48Y46         LUT4 (Prop_lut4_I2_O)        0.124     9.385 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/DataPath.Instruction[31]_i_9/O
                         net (fo=2, routed)           1.556    10.941    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/DataPath.Instruction[31]_i_9_n_1
    SLICE_X62Y34         LUT6 (Prop_lut6_I4_O)        0.124    11.065 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/DataPath.Instruction[31]_i_2/O
                         net (fo=6, routed)           1.065    12.130    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/Kontroll_reg[31]_1
    SLICE_X53Y36         LUT5 (Prop_lut5_I0_O)        0.124    12.254 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_12_17_i_43/O
                         net (fo=16, routed)          0.852    13.106    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/p_0_in0
    SLICE_X48Y43         LUT6 (Prop_lut6_I3_O)        0.124    13.230 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29_i_42/O
                         net (fo=1, routed)           0.444    13.674    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/ExtendedValue[28]
    SLICE_X48Y43         LUT6 (Prop_lut6_I3_O)        0.124    13.798 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29_i_30/O
                         net (fo=1, routed)           0.794    14.592    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29_i_30_n_1
    SLICE_X48Y35         LUT6 (Prop_lut6_I2_O)        0.124    14.716 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29_i_17/O
                         net (fo=1, routed)           0.000    14.716    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ControlUnit.Reg_WrData_reg[2]_27
    SLICE_X48Y35         MUXF7 (Prop_muxf7_I0_O)      0.238    14.954 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/DataPath.Registers.regs_reg_r1_0_31_24_29_i_6/O
                         net (fo=4, routed)           0.809    15.763    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r4_0_31_24_29/DIC0
    SLICE_X52Y31         RAMD32                                       r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r4_0_31_24_29/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     19.999    19.999 r  
    L17                                               0.000    19.999 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    19.999    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.345 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.932    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.023 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1462, routed)        1.442    18.466    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r4_0_31_24_29/WCLK
    SLICE_X52Y31         RAMD32                                       r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r4_0_31_24_29/RAMC/CLK
                         clock pessimism              0.563    19.028    
                         clock uncertainty           -0.248    18.780    
    SLICE_X52Y31         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.349    18.431    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r4_0_31_24_29/RAMC
  -------------------------------------------------------------------
                         required time                         18.431    
                         arrival time                         -15.763    
  -------------------------------------------------------------------
                         slack                                  2.668    

Slack (MET) :             2.670ns  (required time - arrival time)
  Source:                 design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@19.999ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        16.546ns  (logic 2.826ns (17.080%)  route 13.720ns (82.920%))
  Logic Levels:           16  (CARRY4=1 LUT2=1 LUT4=1 LUT5=4 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 18.465 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1462, routed)        1.632    -0.861    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/CLK
    SLICE_X58Y36         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.405 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[0]/Q
                         net (fo=18, routed)          1.065     0.660    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg_n_1_[0]
    SLICE_X51Y37         LUT2 (Prop_lut2_I1_O)        0.124     0.784 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_55/O
                         net (fo=1, routed)           0.000     0.784    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_55_n_1
    SLICE_X51Y37         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     1.031 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_28/O[0]
                         net (fo=24, routed)          1.068     2.099    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/ADR_O_i0[0]
    SLICE_X60Y37         LUT6 (Prop_lut6_I4_O)        0.299     2.398 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_11/O
                         net (fo=1, routed)           0.854     3.252    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_11_n_1
    SLICE_X60Y43         LUT6 (Prop_lut6_I1_O)        0.124     3.376 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_5/O
                         net (fo=1, routed)           0.165     3.541    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_5_n_1
    SLICE_X60Y43         LUT6 (Prop_lut6_I4_O)        0.124     3.665 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_2/O
                         net (fo=5, routed)           0.583     4.248    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/S1_STB_O
    SLICE_X62Y40         LUT5 (Prop_lut5_I3_O)        0.124     4.372 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/memory_reg_0_i_23/O
                         net (fo=96, routed)          1.570     5.942    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/sel__1
    SLICE_X53Y46         LUT5 (Prop_lut5_I2_O)        0.124     6.066 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ack_o_internal_i_10/O
                         net (fo=3, routed)           1.232     7.299    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ack_o_internal_i_10_n_1
    SLICE_X62Y40         LUT6 (Prop_lut6_I5_O)        0.124     7.423 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ack_o_internal_i_4/O
                         net (fo=15, routed)          0.621     8.044    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ack_o_internal_i_4_n_1
    SLICE_X59Y39         LUT5 (Prop_lut5_I4_O)        0.124     8.168 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/memory_reg_0_i_24/O
                         net (fo=40, routed)          1.092     9.261    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/memory_reg_0_i_24_n_1
    SLICE_X48Y46         LUT4 (Prop_lut4_I2_O)        0.124     9.385 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/DataPath.Instruction[31]_i_9/O
                         net (fo=2, routed)           1.556    10.941    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/DataPath.Instruction[31]_i_9_n_1
    SLICE_X62Y34         LUT6 (Prop_lut6_I4_O)        0.124    11.065 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/DataPath.Instruction[31]_i_2/O
                         net (fo=6, routed)           1.065    12.130    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/Kontroll_reg[31]_1
    SLICE_X53Y36         LUT5 (Prop_lut5_I0_O)        0.124    12.254 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_12_17_i_43/O
                         net (fo=16, routed)          1.044    13.298    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/p_0_in0
    SLICE_X49Y45         LUT6 (Prop_lut6_I3_O)        0.124    13.422 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29_i_40/O
                         net (fo=1, routed)           0.585    14.007    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/ExtendedValue[29]
    SLICE_X48Y44         LUT6 (Prop_lut6_I3_O)        0.124    14.131 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29_i_28/O
                         net (fo=1, routed)           0.610    14.741    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29_i_28_n_1
    SLICE_X49Y37         LUT6 (Prop_lut6_I2_O)        0.124    14.865 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29_i_15/O
                         net (fo=1, routed)           0.000    14.865    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ControlUnit.Reg_WrData_reg[2]_28
    SLICE_X49Y37         MUXF7 (Prop_muxf7_I0_O)      0.212    15.077 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/DataPath.Registers.regs_reg_r1_0_31_24_29_i_5/O
                         net (fo=4, routed)           0.608    15.685    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29/DIC1
    SLICE_X50Y30         RAMD32                                       r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     19.999    19.999 r  
    L17                                               0.000    19.999 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    19.999    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.345 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.932    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.023 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1462, routed)        1.441    18.465    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29/WCLK
    SLICE_X50Y30         RAMD32                                       r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29/RAMC_D1/CLK
                         clock pessimism              0.563    19.027    
                         clock uncertainty           -0.248    18.779    
    SLICE_X50Y30         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.424    18.355    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29/RAMC_D1
  -------------------------------------------------------------------
                         required time                         18.355    
                         arrival time                         -15.685    
  -------------------------------------------------------------------
                         slack                                  2.670    

Slack (MET) :             2.674ns  (required time - arrival time)
  Source:                 design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@19.999ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        16.617ns  (logic 2.852ns (17.163%)  route 13.765ns (82.837%))
  Logic Levels:           16  (CARRY4=1 LUT2=1 LUT4=1 LUT5=4 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 18.465 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1462, routed)        1.632    -0.861    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/CLK
    SLICE_X58Y36         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.405 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[0]/Q
                         net (fo=18, routed)          1.065     0.660    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg_n_1_[0]
    SLICE_X51Y37         LUT2 (Prop_lut2_I1_O)        0.124     0.784 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_55/O
                         net (fo=1, routed)           0.000     0.784    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_55_n_1
    SLICE_X51Y37         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     1.031 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_28/O[0]
                         net (fo=24, routed)          1.068     2.099    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/ADR_O_i0[0]
    SLICE_X60Y37         LUT6 (Prop_lut6_I4_O)        0.299     2.398 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_11/O
                         net (fo=1, routed)           0.854     3.252    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_11_n_1
    SLICE_X60Y43         LUT6 (Prop_lut6_I1_O)        0.124     3.376 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_5/O
                         net (fo=1, routed)           0.165     3.541    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_5_n_1
    SLICE_X60Y43         LUT6 (Prop_lut6_I4_O)        0.124     3.665 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_2/O
                         net (fo=5, routed)           0.583     4.248    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/S1_STB_O
    SLICE_X62Y40         LUT5 (Prop_lut5_I3_O)        0.124     4.372 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/memory_reg_0_i_23/O
                         net (fo=96, routed)          1.570     5.942    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/sel__1
    SLICE_X53Y46         LUT5 (Prop_lut5_I2_O)        0.124     6.066 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ack_o_internal_i_10/O
                         net (fo=3, routed)           1.232     7.299    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ack_o_internal_i_10_n_1
    SLICE_X62Y40         LUT6 (Prop_lut6_I5_O)        0.124     7.423 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ack_o_internal_i_4/O
                         net (fo=15, routed)          0.621     8.044    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ack_o_internal_i_4_n_1
    SLICE_X59Y39         LUT5 (Prop_lut5_I4_O)        0.124     8.168 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/memory_reg_0_i_24/O
                         net (fo=40, routed)          1.092     9.261    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/memory_reg_0_i_24_n_1
    SLICE_X48Y46         LUT4 (Prop_lut4_I2_O)        0.124     9.385 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/DataPath.Instruction[31]_i_9/O
                         net (fo=2, routed)           1.556    10.941    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/DataPath.Instruction[31]_i_9_n_1
    SLICE_X62Y34         LUT6 (Prop_lut6_I4_O)        0.124    11.065 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/DataPath.Instruction[31]_i_2/O
                         net (fo=6, routed)           1.065    12.130    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/Kontroll_reg[31]_1
    SLICE_X53Y36         LUT5 (Prop_lut5_I0_O)        0.124    12.254 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_12_17_i_43/O
                         net (fo=16, routed)          0.852    13.106    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/p_0_in0
    SLICE_X48Y43         LUT6 (Prop_lut6_I3_O)        0.124    13.230 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29_i_42/O
                         net (fo=1, routed)           0.444    13.674    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/ExtendedValue[28]
    SLICE_X48Y43         LUT6 (Prop_lut6_I3_O)        0.124    13.798 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29_i_30/O
                         net (fo=1, routed)           0.794    14.592    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29_i_30_n_1
    SLICE_X48Y35         LUT6 (Prop_lut6_I2_O)        0.124    14.716 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29_i_17/O
                         net (fo=1, routed)           0.000    14.716    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ControlUnit.Reg_WrData_reg[2]_27
    SLICE_X48Y35         MUXF7 (Prop_muxf7_I0_O)      0.238    14.954 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/DataPath.Registers.regs_reg_r1_0_31_24_29_i_6/O
                         net (fo=4, routed)           0.802    15.756    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29/DIC0
    SLICE_X50Y30         RAMD32                                       r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     19.999    19.999 r  
    L17                                               0.000    19.999 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    19.999    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.345 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.932    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.023 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1462, routed)        1.441    18.465    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29/WCLK
    SLICE_X50Y30         RAMD32                                       r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29/RAMC/CLK
                         clock pessimism              0.563    19.027    
                         clock uncertainty           -0.248    18.779    
    SLICE_X50Y30         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.349    18.430    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29/RAMC
  -------------------------------------------------------------------
                         required time                         18.430    
                         arrival time                         -15.756    
  -------------------------------------------------------------------
                         slack                                  2.674    

Slack (MET) :             2.689ns  (required time - arrival time)
  Source:                 design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r4_0_31_24_29/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@19.999ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        16.528ns  (logic 2.826ns (17.098%)  route 13.702ns (82.902%))
  Logic Levels:           16  (CARRY4=1 LUT2=1 LUT4=1 LUT5=4 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns = ( 18.466 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1462, routed)        1.632    -0.861    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/CLK
    SLICE_X58Y36         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.405 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[0]/Q
                         net (fo=18, routed)          1.065     0.660    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg_n_1_[0]
    SLICE_X51Y37         LUT2 (Prop_lut2_I1_O)        0.124     0.784 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_55/O
                         net (fo=1, routed)           0.000     0.784    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_55_n_1
    SLICE_X51Y37         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     1.031 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_28/O[0]
                         net (fo=24, routed)          1.068     2.099    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/ADR_O_i0[0]
    SLICE_X60Y37         LUT6 (Prop_lut6_I4_O)        0.299     2.398 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_11/O
                         net (fo=1, routed)           0.854     3.252    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_11_n_1
    SLICE_X60Y43         LUT6 (Prop_lut6_I1_O)        0.124     3.376 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_5/O
                         net (fo=1, routed)           0.165     3.541    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_5_n_1
    SLICE_X60Y43         LUT6 (Prop_lut6_I4_O)        0.124     3.665 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_2/O
                         net (fo=5, routed)           0.583     4.248    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/S1_STB_O
    SLICE_X62Y40         LUT5 (Prop_lut5_I3_O)        0.124     4.372 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/memory_reg_0_i_23/O
                         net (fo=96, routed)          1.570     5.942    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/sel__1
    SLICE_X53Y46         LUT5 (Prop_lut5_I2_O)        0.124     6.066 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ack_o_internal_i_10/O
                         net (fo=3, routed)           1.232     7.299    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ack_o_internal_i_10_n_1
    SLICE_X62Y40         LUT6 (Prop_lut6_I5_O)        0.124     7.423 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ack_o_internal_i_4/O
                         net (fo=15, routed)          0.621     8.044    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ack_o_internal_i_4_n_1
    SLICE_X59Y39         LUT5 (Prop_lut5_I4_O)        0.124     8.168 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/memory_reg_0_i_24/O
                         net (fo=40, routed)          1.092     9.261    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/memory_reg_0_i_24_n_1
    SLICE_X48Y46         LUT4 (Prop_lut4_I2_O)        0.124     9.385 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/DataPath.Instruction[31]_i_9/O
                         net (fo=2, routed)           1.556    10.941    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/DataPath.Instruction[31]_i_9_n_1
    SLICE_X62Y34         LUT6 (Prop_lut6_I4_O)        0.124    11.065 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/DataPath.Instruction[31]_i_2/O
                         net (fo=6, routed)           1.065    12.130    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/Kontroll_reg[31]_1
    SLICE_X53Y36         LUT5 (Prop_lut5_I0_O)        0.124    12.254 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_12_17_i_43/O
                         net (fo=16, routed)          1.044    13.298    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/p_0_in0
    SLICE_X49Y45         LUT6 (Prop_lut6_I3_O)        0.124    13.422 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29_i_40/O
                         net (fo=1, routed)           0.585    14.007    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/ExtendedValue[29]
    SLICE_X48Y44         LUT6 (Prop_lut6_I3_O)        0.124    14.131 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29_i_28/O
                         net (fo=1, routed)           0.610    14.741    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29_i_28_n_1
    SLICE_X49Y37         LUT6 (Prop_lut6_I2_O)        0.124    14.865 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29_i_15/O
                         net (fo=1, routed)           0.000    14.865    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ControlUnit.Reg_WrData_reg[2]_28
    SLICE_X49Y37         MUXF7 (Prop_muxf7_I0_O)      0.212    15.077 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/DataPath.Registers.regs_reg_r1_0_31_24_29_i_5/O
                         net (fo=4, routed)           0.590    15.667    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r4_0_31_24_29/DIC1
    SLICE_X52Y31         RAMD32                                       r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r4_0_31_24_29/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     19.999    19.999 r  
    L17                                               0.000    19.999 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    19.999    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.345 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.932    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.023 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1462, routed)        1.442    18.466    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r4_0_31_24_29/WCLK
    SLICE_X52Y31         RAMD32                                       r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r4_0_31_24_29/RAMC_D1/CLK
                         clock pessimism              0.563    19.028    
                         clock uncertainty           -0.248    18.780    
    SLICE_X52Y31         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.424    18.356    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r4_0_31_24_29/RAMC_D1
  -------------------------------------------------------------------
                         required time                         18.356    
                         arrival time                         -15.667    
  -------------------------------------------------------------------
                         slack                                  2.689    

Slack (MET) :             2.701ns  (required time - arrival time)
  Source:                 design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r4_0_31_24_29/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@19.999ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        16.508ns  (logic 2.852ns (17.277%)  route 13.656ns (82.723%))
  Logic Levels:           16  (CARRY4=1 LUT2=1 LUT4=1 LUT5=4 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns = ( 18.466 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1462, routed)        1.632    -0.861    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/CLK
    SLICE_X58Y36         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.405 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[0]/Q
                         net (fo=18, routed)          1.065     0.660    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg_n_1_[0]
    SLICE_X51Y37         LUT2 (Prop_lut2_I1_O)        0.124     0.784 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_55/O
                         net (fo=1, routed)           0.000     0.784    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_55_n_1
    SLICE_X51Y37         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     1.031 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_28/O[0]
                         net (fo=24, routed)          1.068     2.099    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/ADR_O_i0[0]
    SLICE_X60Y37         LUT6 (Prop_lut6_I4_O)        0.299     2.398 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_11/O
                         net (fo=1, routed)           0.854     3.252    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_11_n_1
    SLICE_X60Y43         LUT6 (Prop_lut6_I1_O)        0.124     3.376 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_5/O
                         net (fo=1, routed)           0.165     3.541    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_5_n_1
    SLICE_X60Y43         LUT6 (Prop_lut6_I4_O)        0.124     3.665 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_2/O
                         net (fo=5, routed)           0.583     4.248    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/S1_STB_O
    SLICE_X62Y40         LUT5 (Prop_lut5_I3_O)        0.124     4.372 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/memory_reg_0_i_23/O
                         net (fo=96, routed)          1.570     5.942    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/sel__1
    SLICE_X53Y46         LUT5 (Prop_lut5_I2_O)        0.124     6.066 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ack_o_internal_i_10/O
                         net (fo=3, routed)           1.232     7.299    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ack_o_internal_i_10_n_1
    SLICE_X62Y40         LUT6 (Prop_lut6_I5_O)        0.124     7.423 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ack_o_internal_i_4/O
                         net (fo=15, routed)          0.621     8.044    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ack_o_internal_i_4_n_1
    SLICE_X59Y39         LUT5 (Prop_lut5_I4_O)        0.124     8.168 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/memory_reg_0_i_24/O
                         net (fo=40, routed)          1.092     9.261    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/memory_reg_0_i_24_n_1
    SLICE_X48Y46         LUT4 (Prop_lut4_I2_O)        0.124     9.385 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/DataPath.Instruction[31]_i_9/O
                         net (fo=2, routed)           1.556    10.941    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/DataPath.Instruction[31]_i_9_n_1
    SLICE_X62Y34         LUT6 (Prop_lut6_I4_O)        0.124    11.065 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/DataPath.Instruction[31]_i_2/O
                         net (fo=6, routed)           1.065    12.130    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/Kontroll_reg[31]_1
    SLICE_X53Y36         LUT5 (Prop_lut5_I0_O)        0.124    12.254 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_12_17_i_43/O
                         net (fo=16, routed)          0.837    13.091    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/p_0_in0
    SLICE_X49Y43         LUT6 (Prop_lut6_I3_O)        0.124    13.215 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29_i_32/O
                         net (fo=1, routed)           0.510    13.725    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/ExtendedValue[25]
    SLICE_X47Y43         LUT6 (Prop_lut6_I3_O)        0.124    13.849 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29_i_20/O
                         net (fo=1, routed)           0.746    14.596    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29_i_20_n_1
    SLICE_X49Y35         LUT6 (Prop_lut6_I2_O)        0.124    14.720 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29_i_7/O
                         net (fo=1, routed)           0.000    14.720    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ControlUnit.Reg_WrData_reg[2]_24
    SLICE_X49Y35         MUXF7 (Prop_muxf7_I0_O)      0.238    14.958 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/DataPath.Registers.regs_reg_r1_0_31_24_29_i_1/O
                         net (fo=4, routed)           0.689    15.647    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r4_0_31_24_29/DIA1
    SLICE_X52Y31         RAMD32                                       r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r4_0_31_24_29/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     19.999    19.999 r  
    L17                                               0.000    19.999 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    19.999    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.345 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.932    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.023 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1462, routed)        1.442    18.466    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r4_0_31_24_29/WCLK
    SLICE_X52Y31         RAMD32                                       r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r4_0_31_24_29/RAMA_D1/CLK
                         clock pessimism              0.563    19.028    
                         clock uncertainty           -0.248    18.780    
    SLICE_X52Y31         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.432    18.348    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r4_0_31_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                         18.348    
                         arrival time                         -15.647    
  -------------------------------------------------------------------
                         slack                                  2.701    

Slack (MET) :             2.719ns  (required time - arrival time)
  Source:                 design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r4_0_31_24_29/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@19.999ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        16.586ns  (logic 2.826ns (17.038%)  route 13.760ns (82.962%))
  Logic Levels:           16  (CARRY4=1 LUT2=1 LUT4=1 LUT5=4 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns = ( 18.466 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1462, routed)        1.632    -0.861    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/CLK
    SLICE_X58Y36         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.405 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[0]/Q
                         net (fo=18, routed)          1.065     0.660    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg_n_1_[0]
    SLICE_X51Y37         LUT2 (Prop_lut2_I1_O)        0.124     0.784 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_55/O
                         net (fo=1, routed)           0.000     0.784    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_55_n_1
    SLICE_X51Y37         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     1.031 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_28/O[0]
                         net (fo=24, routed)          1.068     2.099    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/ADR_O_i0[0]
    SLICE_X60Y37         LUT6 (Prop_lut6_I4_O)        0.299     2.398 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_11/O
                         net (fo=1, routed)           0.854     3.252    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_11_n_1
    SLICE_X60Y43         LUT6 (Prop_lut6_I1_O)        0.124     3.376 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_5/O
                         net (fo=1, routed)           0.165     3.541    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_5_n_1
    SLICE_X60Y43         LUT6 (Prop_lut6_I4_O)        0.124     3.665 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_2/O
                         net (fo=5, routed)           0.583     4.248    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/S1_STB_O
    SLICE_X62Y40         LUT5 (Prop_lut5_I3_O)        0.124     4.372 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/memory_reg_0_i_23/O
                         net (fo=96, routed)          1.570     5.942    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/sel__1
    SLICE_X53Y46         LUT5 (Prop_lut5_I2_O)        0.124     6.066 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ack_o_internal_i_10/O
                         net (fo=3, routed)           1.232     7.299    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ack_o_internal_i_10_n_1
    SLICE_X62Y40         LUT6 (Prop_lut6_I5_O)        0.124     7.423 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ack_o_internal_i_4/O
                         net (fo=15, routed)          0.621     8.044    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ack_o_internal_i_4_n_1
    SLICE_X59Y39         LUT5 (Prop_lut5_I4_O)        0.124     8.168 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/memory_reg_0_i_24/O
                         net (fo=40, routed)          1.092     9.261    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/memory_reg_0_i_24_n_1
    SLICE_X48Y46         LUT4 (Prop_lut4_I2_O)        0.124     9.385 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/DataPath.Instruction[31]_i_9/O
                         net (fo=2, routed)           1.556    10.941    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/DataPath.Instruction[31]_i_9_n_1
    SLICE_X62Y34         LUT6 (Prop_lut6_I4_O)        0.124    11.065 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/DataPath.Instruction[31]_i_2/O
                         net (fo=6, routed)           1.065    12.130    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/Kontroll_reg[31]_1
    SLICE_X53Y36         LUT5 (Prop_lut5_I0_O)        0.124    12.254 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_12_17_i_43/O
                         net (fo=16, routed)          0.938    13.192    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/p_0_in0
    SLICE_X48Y42         LUT6 (Prop_lut6_I3_O)        0.124    13.316 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29_i_34/O
                         net (fo=1, routed)           0.494    13.810    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/ExtendedValue[24]
    SLICE_X47Y42         LUT6 (Prop_lut6_I3_O)        0.124    13.934 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29_i_22/O
                         net (fo=1, routed)           0.736    14.670    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29_i_22_n_1
    SLICE_X48Y35         LUT6 (Prop_lut6_I2_O)        0.124    14.794 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29_i_9/O
                         net (fo=1, routed)           0.000    14.794    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ControlUnit.Reg_WrData_reg[2]_23
    SLICE_X48Y35         MUXF7 (Prop_muxf7_I0_O)      0.212    15.006 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/DataPath.Registers.regs_reg_r1_0_31_24_29_i_2/O
                         net (fo=4, routed)           0.720    15.726    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r4_0_31_24_29/DIA0
    SLICE_X52Y31         RAMD32                                       r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r4_0_31_24_29/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     19.999    19.999 r  
    L17                                               0.000    19.999 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    19.999    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.345 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.932    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.023 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1462, routed)        1.442    18.466    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r4_0_31_24_29/WCLK
    SLICE_X52Y31         RAMD32                                       r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r4_0_31_24_29/RAMA/CLK
                         clock pessimism              0.563    19.028    
                         clock uncertainty           -0.248    18.780    
    SLICE_X52Y31         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.336    18.444    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r4_0_31_24_29/RAMA
  -------------------------------------------------------------------
                         required time                         18.444    
                         arrival time                         -15.726    
  -------------------------------------------------------------------
                         slack                                  2.719    

Slack (MET) :             2.745ns  (required time - arrival time)
  Source:                 design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@19.999ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        16.492ns  (logic 2.826ns (17.136%)  route 13.666ns (82.864%))
  Logic Levels:           16  (CARRY4=1 LUT2=1 LUT4=1 LUT5=4 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 18.465 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1462, routed)        1.632    -0.861    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/CLK
    SLICE_X58Y36         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.405 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[0]/Q
                         net (fo=18, routed)          1.065     0.660    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg_n_1_[0]
    SLICE_X51Y37         LUT2 (Prop_lut2_I1_O)        0.124     0.784 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_55/O
                         net (fo=1, routed)           0.000     0.784    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_55_n_1
    SLICE_X51Y37         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     1.031 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_28/O[0]
                         net (fo=24, routed)          1.068     2.099    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/ADR_O_i0[0]
    SLICE_X60Y37         LUT6 (Prop_lut6_I4_O)        0.299     2.398 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_11/O
                         net (fo=1, routed)           0.854     3.252    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_11_n_1
    SLICE_X60Y43         LUT6 (Prop_lut6_I1_O)        0.124     3.376 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_5/O
                         net (fo=1, routed)           0.165     3.541    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_5_n_1
    SLICE_X60Y43         LUT6 (Prop_lut6_I4_O)        0.124     3.665 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_2/O
                         net (fo=5, routed)           0.583     4.248    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/S1_STB_O
    SLICE_X62Y40         LUT5 (Prop_lut5_I3_O)        0.124     4.372 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/memory_reg_0_i_23/O
                         net (fo=96, routed)          1.570     5.942    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/sel__1
    SLICE_X53Y46         LUT5 (Prop_lut5_I2_O)        0.124     6.066 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ack_o_internal_i_10/O
                         net (fo=3, routed)           1.232     7.299    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ack_o_internal_i_10_n_1
    SLICE_X62Y40         LUT6 (Prop_lut6_I5_O)        0.124     7.423 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ack_o_internal_i_4/O
                         net (fo=15, routed)          0.621     8.044    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ack_o_internal_i_4_n_1
    SLICE_X59Y39         LUT5 (Prop_lut5_I4_O)        0.124     8.168 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/memory_reg_0_i_24/O
                         net (fo=40, routed)          1.092     9.261    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/memory_reg_0_i_24_n_1
    SLICE_X48Y46         LUT4 (Prop_lut4_I2_O)        0.124     9.385 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/DataPath.Instruction[31]_i_9/O
                         net (fo=2, routed)           1.556    10.941    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/DataPath.Instruction[31]_i_9_n_1
    SLICE_X62Y34         LUT6 (Prop_lut6_I4_O)        0.124    11.065 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/DataPath.Instruction[31]_i_2/O
                         net (fo=6, routed)           1.065    12.130    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/Kontroll_reg[31]_1
    SLICE_X53Y36         LUT5 (Prop_lut5_I0_O)        0.124    12.254 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_12_17_i_43/O
                         net (fo=16, routed)          0.823    13.077    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/p_0_in0
    SLICE_X50Y45         LUT6 (Prop_lut6_I3_O)        0.124    13.201 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29_i_36/O
                         net (fo=1, routed)           0.452    13.653    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/ExtendedValue[27]
    SLICE_X50Y45         LUT6 (Prop_lut6_I3_O)        0.124    13.777 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29_i_24/O
                         net (fo=1, routed)           0.758    14.536    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29_i_24_n_1
    SLICE_X51Y35         LUT6 (Prop_lut6_I2_O)        0.124    14.660 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29_i_11/O
                         net (fo=1, routed)           0.000    14.660    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ControlUnit.Reg_WrData_reg[2]_26
    SLICE_X51Y35         MUXF7 (Prop_muxf7_I0_O)      0.212    14.872 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/DataPath.Registers.regs_reg_r1_0_31_24_29_i_3/O
                         net (fo=4, routed)           0.759    15.631    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29/DIB1
    SLICE_X50Y30         RAMD32                                       r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     19.999    19.999 r  
    L17                                               0.000    19.999 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    19.999    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.345 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.932    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.023 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1462, routed)        1.441    18.465    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29/WCLK
    SLICE_X50Y30         RAMD32                                       r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29/RAMB_D1/CLK
                         clock pessimism              0.563    19.027    
                         clock uncertainty           -0.248    18.779    
    SLICE_X50Y30         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.403    18.376    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29/RAMB_D1
  -------------------------------------------------------------------
                         required time                         18.376    
                         arrival time                         -15.631    
  -------------------------------------------------------------------
                         slack                                  2.745    

Slack (MET) :             2.750ns  (required time - arrival time)
  Source:                 design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r2_0_31_24_29/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@19.999ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        16.471ns  (logic 2.826ns (17.158%)  route 13.645ns (82.842%))
  Logic Levels:           16  (CARRY4=1 LUT2=1 LUT4=1 LUT5=4 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 18.470 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1462, routed)        1.632    -0.861    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/CLK
    SLICE_X58Y36         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.405 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[0]/Q
                         net (fo=18, routed)          1.065     0.660    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg_n_1_[0]
    SLICE_X51Y37         LUT2 (Prop_lut2_I1_O)        0.124     0.784 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_55/O
                         net (fo=1, routed)           0.000     0.784    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_55_n_1
    SLICE_X51Y37         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     1.031 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_28/O[0]
                         net (fo=24, routed)          1.068     2.099    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/ADR_O_i0[0]
    SLICE_X60Y37         LUT6 (Prop_lut6_I4_O)        0.299     2.398 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_11/O
                         net (fo=1, routed)           0.854     3.252    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_11_n_1
    SLICE_X60Y43         LUT6 (Prop_lut6_I1_O)        0.124     3.376 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_5/O
                         net (fo=1, routed)           0.165     3.541    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_5_n_1
    SLICE_X60Y43         LUT6 (Prop_lut6_I4_O)        0.124     3.665 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_2/O
                         net (fo=5, routed)           0.583     4.248    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/S1_STB_O
    SLICE_X62Y40         LUT5 (Prop_lut5_I3_O)        0.124     4.372 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/memory_reg_0_i_23/O
                         net (fo=96, routed)          1.570     5.942    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/sel__1
    SLICE_X53Y46         LUT5 (Prop_lut5_I2_O)        0.124     6.066 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ack_o_internal_i_10/O
                         net (fo=3, routed)           1.232     7.299    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ack_o_internal_i_10_n_1
    SLICE_X62Y40         LUT6 (Prop_lut6_I5_O)        0.124     7.423 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ack_o_internal_i_4/O
                         net (fo=15, routed)          0.621     8.044    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ack_o_internal_i_4_n_1
    SLICE_X59Y39         LUT5 (Prop_lut5_I4_O)        0.124     8.168 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/memory_reg_0_i_24/O
                         net (fo=40, routed)          1.092     9.261    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/memory_reg_0_i_24_n_1
    SLICE_X48Y46         LUT4 (Prop_lut4_I2_O)        0.124     9.385 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/DataPath.Instruction[31]_i_9/O
                         net (fo=2, routed)           1.556    10.941    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/DataPath.Instruction[31]_i_9_n_1
    SLICE_X62Y34         LUT6 (Prop_lut6_I4_O)        0.124    11.065 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/DataPath.Instruction[31]_i_2/O
                         net (fo=6, routed)           1.065    12.130    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/Kontroll_reg[31]_1
    SLICE_X53Y36         LUT5 (Prop_lut5_I0_O)        0.124    12.254 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_12_17_i_43/O
                         net (fo=16, routed)          1.044    13.298    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/p_0_in0
    SLICE_X49Y45         LUT6 (Prop_lut6_I3_O)        0.124    13.422 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29_i_40/O
                         net (fo=1, routed)           0.585    14.007    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/ExtendedValue[29]
    SLICE_X48Y44         LUT6 (Prop_lut6_I3_O)        0.124    14.131 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29_i_28/O
                         net (fo=1, routed)           0.610    14.741    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29_i_28_n_1
    SLICE_X49Y37         LUT6 (Prop_lut6_I2_O)        0.124    14.865 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29_i_15/O
                         net (fo=1, routed)           0.000    14.865    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ControlUnit.Reg_WrData_reg[2]_28
    SLICE_X49Y37         MUXF7 (Prop_muxf7_I0_O)      0.212    15.077 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/DataPath.Registers.regs_reg_r1_0_31_24_29_i_5/O
                         net (fo=4, routed)           0.533    15.610    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r2_0_31_24_29/DIC1
    SLICE_X50Y34         RAMD32                                       r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r2_0_31_24_29/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     19.999    19.999 r  
    L17                                               0.000    19.999 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    19.999    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.345 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.932    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.023 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1462, routed)        1.446    18.470    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r2_0_31_24_29/WCLK
    SLICE_X50Y34         RAMD32                                       r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r2_0_31_24_29/RAMC_D1/CLK
                         clock pessimism              0.563    19.032    
                         clock uncertainty           -0.248    18.784    
    SLICE_X50Y34         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.424    18.360    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r2_0_31_24_29/RAMC_D1
  -------------------------------------------------------------------
                         required time                         18.360    
                         arrival time                         -15.610    
  -------------------------------------------------------------------
                         slack                                  2.750    

Slack (MET) :             2.752ns  (required time - arrival time)
  Source:                 design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r3_0_31_24_29/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@19.999ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        16.471ns  (logic 2.826ns (17.158%)  route 13.645ns (82.842%))
  Logic Levels:           16  (CARRY4=1 LUT2=1 LUT4=1 LUT5=4 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 18.471 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1462, routed)        1.632    -0.861    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/CLK
    SLICE_X58Y36         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.405 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[0]/Q
                         net (fo=18, routed)          1.065     0.660    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg_n_1_[0]
    SLICE_X51Y37         LUT2 (Prop_lut2_I1_O)        0.124     0.784 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_55/O
                         net (fo=1, routed)           0.000     0.784    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_55_n_1
    SLICE_X51Y37         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     1.031 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_28/O[0]
                         net (fo=24, routed)          1.068     2.099    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/ADR_O_i0[0]
    SLICE_X60Y37         LUT6 (Prop_lut6_I4_O)        0.299     2.398 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_11/O
                         net (fo=1, routed)           0.854     3.252    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_11_n_1
    SLICE_X60Y43         LUT6 (Prop_lut6_I1_O)        0.124     3.376 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_5/O
                         net (fo=1, routed)           0.165     3.541    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_5_n_1
    SLICE_X60Y43         LUT6 (Prop_lut6_I4_O)        0.124     3.665 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_2/O
                         net (fo=5, routed)           0.583     4.248    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/S1_STB_O
    SLICE_X62Y40         LUT5 (Prop_lut5_I3_O)        0.124     4.372 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/memory_reg_0_i_23/O
                         net (fo=96, routed)          1.570     5.942    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/sel__1
    SLICE_X53Y46         LUT5 (Prop_lut5_I2_O)        0.124     6.066 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ack_o_internal_i_10/O
                         net (fo=3, routed)           1.232     7.299    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ack_o_internal_i_10_n_1
    SLICE_X62Y40         LUT6 (Prop_lut6_I5_O)        0.124     7.423 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ack_o_internal_i_4/O
                         net (fo=15, routed)          0.621     8.044    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ack_o_internal_i_4_n_1
    SLICE_X59Y39         LUT5 (Prop_lut5_I4_O)        0.124     8.168 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/memory_reg_0_i_24/O
                         net (fo=40, routed)          1.092     9.261    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/memory_reg_0_i_24_n_1
    SLICE_X48Y46         LUT4 (Prop_lut4_I2_O)        0.124     9.385 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/DataPath.Instruction[31]_i_9/O
                         net (fo=2, routed)           1.556    10.941    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/DataPath.Instruction[31]_i_9_n_1
    SLICE_X62Y34         LUT6 (Prop_lut6_I4_O)        0.124    11.065 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/DataPath.Instruction[31]_i_2/O
                         net (fo=6, routed)           1.065    12.130    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/Kontroll_reg[31]_1
    SLICE_X53Y36         LUT5 (Prop_lut5_I0_O)        0.124    12.254 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_12_17_i_43/O
                         net (fo=16, routed)          1.044    13.298    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/p_0_in0
    SLICE_X49Y45         LUT6 (Prop_lut6_I3_O)        0.124    13.422 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29_i_40/O
                         net (fo=1, routed)           0.585    14.007    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/ExtendedValue[29]
    SLICE_X48Y44         LUT6 (Prop_lut6_I3_O)        0.124    14.131 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29_i_28/O
                         net (fo=1, routed)           0.610    14.741    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29_i_28_n_1
    SLICE_X49Y37         LUT6 (Prop_lut6_I2_O)        0.124    14.865 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29_i_15/O
                         net (fo=1, routed)           0.000    14.865    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ControlUnit.Reg_WrData_reg[2]_28
    SLICE_X49Y37         MUXF7 (Prop_muxf7_I0_O)      0.212    15.077 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/DataPath.Registers.regs_reg_r1_0_31_24_29_i_5/O
                         net (fo=4, routed)           0.533    15.610    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r3_0_31_24_29/DIC1
    SLICE_X50Y35         RAMD32                                       r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r3_0_31_24_29/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     19.999    19.999 r  
    L17                                               0.000    19.999 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    19.999    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.345 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.932    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.023 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1462, routed)        1.447    18.471    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r3_0_31_24_29/WCLK
    SLICE_X50Y35         RAMD32                                       r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r3_0_31_24_29/RAMC_D1/CLK
                         clock pessimism              0.563    19.033    
                         clock uncertainty           -0.248    18.785    
    SLICE_X50Y35         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.424    18.361    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r3_0_31_24_29/RAMC_D1
  -------------------------------------------------------------------
                         required time                         18.361    
                         arrival time                         -15.610    
  -------------------------------------------------------------------
                         slack                                  2.752    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.div/division.Rechenwerk.W_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.div/division.Rechenwerk.remainder_abs_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.186ns (46.476%)  route 0.214ns (53.524%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1462, routed)        0.555    -0.609    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.div/CLK
    SLICE_X39Y30         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.div/division.Rechenwerk.W_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.div/division.Rechenwerk.W_reg[44]/Q
                         net (fo=4, routed)           0.214    -0.254    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.div/p_1_in[13]
    SLICE_X39Y31         LUT3 (Prop_lut3_I0_O)        0.045    -0.209 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.div/division.Rechenwerk.remainder_abs[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.209    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.div/R[13]
    SLICE_X39Y31         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.div/division.Rechenwerk.remainder_abs_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1462, routed)        0.823    -0.848    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.div/CLK
    SLICE_X39Y31         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.div/division.Rechenwerk.remainder_abs_reg[13]/C
                         clock pessimism              0.254    -0.594    
    SLICE_X39Y31         FDRE (Hold_fdre_C_D)         0.092    -0.502    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.div/division.Rechenwerk.remainder_abs_reg[13]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.mult/P_reg2_reg[0][3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.mult/product_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.227ns (58.274%)  route 0.163ns (41.726%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1462, routed)        0.553    -0.611    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.mult/CLK
    SLICE_X36Y21         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.mult/P_reg2_reg[0][3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y21         FDRE (Prop_fdre_C_Q)         0.128    -0.483 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.mult/P_reg2_reg[0][3]__0/Q
                         net (fo=2, routed)           0.163    -0.320    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.mult/P_reg2_reg[0][3]__0_n_1
    SLICE_X36Y21         LUT4 (Prop_lut4_I3_O)        0.099    -0.221 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.mult/product[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.221    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.mult/p_0_in[3]
    SLICE_X36Y21         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.mult/product_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1462, routed)        0.820    -0.851    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.mult/CLK
    SLICE_X36Y21         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.mult/product_reg[3]/C
                         clock pessimism              0.240    -0.611    
    SLICE_X36Y21         FDRE (Hold_fdre_C_D)         0.092    -0.519    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.mult/product_reg[3]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.mult/P_reg2_reg[0][8]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.mult/product_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.227ns (58.274%)  route 0.163ns (41.726%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1462, routed)        0.553    -0.611    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.mult/CLK
    SLICE_X36Y22         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.mult/P_reg2_reg[0][8]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y22         FDRE (Prop_fdre_C_Q)         0.128    -0.483 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.mult/P_reg2_reg[0][8]__0/Q
                         net (fo=2, routed)           0.163    -0.320    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.mult/P_reg2_reg[0][8]__0_n_1
    SLICE_X36Y22         LUT4 (Prop_lut4_I3_O)        0.099    -0.221 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.mult/product[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.221    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.mult/p_0_in[8]
    SLICE_X36Y22         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.mult/product_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1462, routed)        0.819    -0.852    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.mult/CLK
    SLICE_X36Y22         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.mult/product_reg[8]/C
                         clock pessimism              0.241    -0.611    
    SLICE_X36Y22         FDRE (Hold_fdre_C_D)         0.092    -0.519    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.mult/product_reg[8]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/Output_Unit.DataPath.ReadData_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/Output_Unit.DataPath.ReadData_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.186ns (45.715%)  route 0.221ns (54.285%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1462, routed)        0.565    -0.599    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/CLK
    SLICE_X49Y42         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/Output_Unit.DataPath.ReadData_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/Output_Unit.DataPath.ReadData_reg[24]/Q
                         net (fo=1, routed)           0.221    -0.237    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ReadData[24]
    SLICE_X49Y47         LUT5 (Prop_lut5_I0_O)        0.045    -0.192 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/Output_Unit.DataPath.ReadData[28]_i_1/O
                         net (fo=1, routed)           0.000    -0.192    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/Output_Unit.DataPath.ReadData[28]_i_1_n_1
    SLICE_X49Y47         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/Output_Unit.DataPath.ReadData_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1462, routed)        0.837    -0.834    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/CLK
    SLICE_X49Y47         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/Output_Unit.DataPath.ReadData_reg[28]/C
                         clock pessimism              0.253    -0.581    
    SLICE_X49Y47         FDRE (Hold_fdre_C_D)         0.091    -0.490    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/Output_Unit.DataPath.ReadData_reg[28]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.mult/P_reg2_reg[0][0]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.mult/product_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.148ns (44.633%)  route 0.184ns (55.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1462, routed)        0.553    -0.611    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.mult/CLK
    SLICE_X38Y22         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.mult/P_reg2_reg[0][0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y22         FDRE (Prop_fdre_C_Q)         0.148    -0.463 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.mult/P_reg2_reg[0][0]__0/Q
                         net (fo=2, routed)           0.184    -0.279    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.mult/p_0_in[0]
    SLICE_X39Y21         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.mult/product_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1462, routed)        0.820    -0.851    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.mult/CLK
    SLICE_X39Y21         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.mult/product_reg[0]/C
                         clock pessimism              0.254    -0.597    
    SLICE_X39Y21         FDRE (Hold_fdre_C_D)         0.017    -0.580    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.mult/product_reg[0]
  -------------------------------------------------------------------
                         required time                          0.580    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/Output_Unit.DataPath.IntervalCount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/TxD_DataIn_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.696ns  (logic 0.321ns (46.153%)  route 0.375ns (53.847%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1462, routed)        0.562    -0.602    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/CLK
    SLICE_X42Y51         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/Output_Unit.DataPath.IntervalCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y51         FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/Output_Unit.DataPath.IntervalCount_reg[2]/Q
                         net (fo=16, routed)          0.261    -0.177    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/Output_Unit.DataPath.IntervalCount_reg__0[2]
    SLICE_X42Y49         LUT5 (Prop_lut5_I3_O)        0.046    -0.131 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/TxD_DataIn_1[1]_i_3/O
                         net (fo=1, routed)           0.114    -0.017    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/TxD_DataIn_1[1]_i_3_n_1
    SLICE_X42Y48         LUT5 (Prop_lut5_I4_O)        0.111     0.094 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/TxD_DataIn_1[1]_i_1/O
                         net (fo=1, routed)           0.000     0.094    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/p_0_out[1]
    SLICE_X42Y48         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/TxD_DataIn_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1462, routed)        0.834    -0.837    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/CLK
    SLICE_X42Y48         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/TxD_DataIn_1_reg[1]/C
                         clock pessimism              0.507    -0.330    
    SLICE_X42Y48         FDRE (Hold_fdre_C_D)         0.120    -0.210    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/TxD_DataIn_1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.210    
                         arrival time                           0.094    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r2_0_31_30_31/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.186ns (32.062%)  route 0.394ns (67.938%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1462, routed)        0.562    -0.602    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/CLK
    SLICE_X55Y36         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[19]/Q
                         net (fo=8, routed)           0.150    -0.311    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/rt[3]
    SLICE_X54Y36         LUT6 (Prop_lut6_I5_O)        0.045    -0.266 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_0_5_i_13/O
                         net (fo=192, routed)         0.244    -0.022    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r2_0_31_30_31/ADDRD3
    SLICE_X52Y35         RAMD32                                       r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r2_0_31_30_31/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1462, routed)        0.832    -0.839    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r2_0_31_30_31/WCLK
    SLICE_X52Y35         RAMD32                                       r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r2_0_31_30_31/RAMA/CLK
                         clock pessimism              0.273    -0.566    
    SLICE_X52Y35         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.326    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r2_0_31_30_31/RAMA
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                          -0.022    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r2_0_31_30_31/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.186ns (32.062%)  route 0.394ns (67.938%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1462, routed)        0.562    -0.602    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/CLK
    SLICE_X55Y36         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[19]/Q
                         net (fo=8, routed)           0.150    -0.311    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/rt[3]
    SLICE_X54Y36         LUT6 (Prop_lut6_I5_O)        0.045    -0.266 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_0_5_i_13/O
                         net (fo=192, routed)         0.244    -0.022    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r2_0_31_30_31/ADDRD3
    SLICE_X52Y35         RAMD32                                       r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r2_0_31_30_31/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1462, routed)        0.832    -0.839    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r2_0_31_30_31/WCLK
    SLICE_X52Y35         RAMD32                                       r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r2_0_31_30_31/RAMA_D1/CLK
                         clock pessimism              0.273    -0.566    
    SLICE_X52Y35         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.326    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r2_0_31_30_31/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                          -0.022    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r2_0_31_30_31/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.186ns (32.062%)  route 0.394ns (67.938%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1462, routed)        0.562    -0.602    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/CLK
    SLICE_X55Y36         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[19]/Q
                         net (fo=8, routed)           0.150    -0.311    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/rt[3]
    SLICE_X54Y36         LUT6 (Prop_lut6_I5_O)        0.045    -0.266 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_0_5_i_13/O
                         net (fo=192, routed)         0.244    -0.022    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r2_0_31_30_31/ADDRD3
    SLICE_X52Y35         RAMD32                                       r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r2_0_31_30_31/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1462, routed)        0.832    -0.839    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r2_0_31_30_31/WCLK
    SLICE_X52Y35         RAMD32                                       r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r2_0_31_30_31/RAMB/CLK
                         clock pessimism              0.273    -0.566    
    SLICE_X52Y35         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.326    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r2_0_31_30_31/RAMB
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                          -0.022    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r2_0_31_30_31/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.186ns (32.062%)  route 0.394ns (67.938%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1462, routed)        0.562    -0.602    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/CLK
    SLICE_X55Y36         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[19]/Q
                         net (fo=8, routed)           0.150    -0.311    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/rt[3]
    SLICE_X54Y36         LUT6 (Prop_lut6_I5_O)        0.045    -0.266 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_0_5_i_13/O
                         net (fo=192, routed)         0.244    -0.022    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r2_0_31_30_31/ADDRD3
    SLICE_X52Y35         RAMD32                                       r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r2_0_31_30_31/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1462, routed)        0.832    -0.839    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r2_0_31_30_31/WCLK
    SLICE_X52Y35         RAMD32                                       r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r2_0_31_30_31/RAMB_D1/CLK
                         clock pessimism              0.273    -0.566    
    SLICE_X52Y35         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.326    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r2_0_31_30_31/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                          -0.022    
  -------------------------------------------------------------------
                         slack                                  0.304    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         19.999
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         19.999      16.115     DSP48_X0Y11      design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.mult/P_reg2_reg[0]__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         19.999      16.115     DSP48_X0Y14      design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.mult/P_reg2_reg[0]/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         19.999      17.055     RAMB36_X2Y7      design_1_i/Beispielrechner_System_0/U0/RAM_Inst/memory_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         19.999      17.055     RAMB36_X2Y4      design_1_i/Beispielrechner_System_0/U0/RAM_Inst/memory_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         19.999      17.055     RAMB36_X1Y3      design_1_i/Beispielrechner_System_0/U0/RAM_Inst/memory_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         19.999      17.055     RAMB36_X1Y8      design_1_i/Beispielrechner_System_0/U0/RAM_Inst/memory_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         19.999      17.055     RAMB36_X2Y6      design_1_i/Beispielrechner_System_0/U0/ROM_Block.ROM_Inst/memory_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         19.999      17.055     RAMB36_X2Y5      design_1_i/Beispielrechner_System_0/U0/ROM_Block.ROM_Inst/memory_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         19.999      17.055     RAMB36_X1Y4      design_1_i/Beispielrechner_System_0/U0/ROM_Block.ROM_Inst/memory_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         19.999      17.055     RAMB36_X1Y9      design_1_i/Beispielrechner_System_0/U0/ROM_Block.ROM_Inst/memory_reg_3/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       19.999      193.361    MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X52Y27     design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X52Y27     design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X52Y27     design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X52Y27     design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X52Y27     design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X52Y27     design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X52Y27     design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X52Y27     design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y28     design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_12_17/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y28     design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_12_17/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X52Y27     design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X52Y27     design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X52Y27     design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X52Y27     design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X52Y27     design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X52Y27     design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X52Y27     design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X52Y27     design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y28     design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_12_17/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y28     design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_12_17/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0_1
  To Clock:  clkfbout_design_1_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.670ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0_1
Waveform(ns):       { 0.000 41.665 }
Period(ns):         83.330
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.330      81.175     BUFGCTRL_X0Y2    design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.330      16.670     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.330      130.030    MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_in1_0
  To Clock:  clk_in1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in1_0
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { clk_in1_0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        2.595ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.293ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.595ns  (required time - arrival time)
  Source:                 design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_18_23/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.681ns  (logic 2.852ns (17.097%)  route 13.829ns (82.903%))
  Logic Levels:           16  (CARRY4=1 LUT2=1 LUT5=3 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 18.465 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1462, routed)        1.632    -0.861    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/CLK
    SLICE_X58Y36         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.405 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[0]/Q
                         net (fo=18, routed)          1.065     0.660    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg_n_1_[0]
    SLICE_X51Y37         LUT2 (Prop_lut2_I1_O)        0.124     0.784 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_55/O
                         net (fo=1, routed)           0.000     0.784    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_55_n_1
    SLICE_X51Y37         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     1.031 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_28/O[0]
                         net (fo=24, routed)          1.068     2.099    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/ADR_O_i0[0]
    SLICE_X60Y37         LUT6 (Prop_lut6_I4_O)        0.299     2.398 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_11/O
                         net (fo=1, routed)           0.854     3.252    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_11_n_1
    SLICE_X60Y43         LUT6 (Prop_lut6_I1_O)        0.124     3.376 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_5/O
                         net (fo=1, routed)           0.165     3.541    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_5_n_1
    SLICE_X60Y43         LUT6 (Prop_lut6_I4_O)        0.124     3.665 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_2/O
                         net (fo=5, routed)           0.583     4.248    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/S1_STB_O
    SLICE_X62Y40         LUT5 (Prop_lut5_I3_O)        0.124     4.372 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/memory_reg_0_i_23/O
                         net (fo=96, routed)          1.570     5.942    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/sel__1
    SLICE_X53Y46         LUT5 (Prop_lut5_I2_O)        0.124     6.066 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ack_o_internal_i_10/O
                         net (fo=3, routed)           1.232     7.299    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ack_o_internal_i_10_n_1
    SLICE_X62Y40         LUT6 (Prop_lut6_I5_O)        0.124     7.423 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ack_o_internal_i_4/O
                         net (fo=15, routed)          0.405     7.828    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ack_o_internal_i_4_n_1
    SLICE_X60Y40         LUT5 (Prop_lut5_I2_O)        0.124     7.952 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/memory_reg_0_i_2__0/O
                         net (fo=39, routed)          0.908     8.860    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/memory_reg_0_i_2__0_n_1
    SLICE_X58Y40         LUT6 (Prop_lut6_I4_O)        0.124     8.984 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/DataPath.Instruction[31]_i_10/O
                         net (fo=32, routed)          1.526    10.510    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/DataPath.Instruction[31]_i_10_n_1
    SLICE_X56Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.634 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/DataPath.Registers.regs_reg_r1_0_31_6_11_i_47/O
                         net (fo=1, routed)           1.132    11.766    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/DataPath.Registers.regs_reg_r1_0_31_6_11_i_47_n_1
    SLICE_X58Y34         LUT6 (Prop_lut6_I1_O)        0.124    11.890 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/DataPath.Registers.regs_reg_r1_0_31_6_11_i_45/O
                         net (fo=24, routed)          1.284    13.174    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/ControlUnit.Bus_Extend_reg_0
    SLICE_X49Y44         LUT6 (Prop_lut6_I5_O)        0.124    13.298 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_18_23_i_42/O
                         net (fo=1, routed)           0.433    13.731    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/ExtendedValue[22]
    SLICE_X49Y44         LUT6 (Prop_lut6_I3_O)        0.124    13.855 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_18_23_i_30/O
                         net (fo=1, routed)           0.788    14.642    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_18_23_i_30_n_1
    SLICE_X49Y33         LUT6 (Prop_lut6_I2_O)        0.124    14.766 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_18_23_i_17/O
                         net (fo=1, routed)           0.000    14.766    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ControlUnit.Reg_WrData_reg[2]_21
    SLICE_X49Y33         MUXF7 (Prop_muxf7_I0_O)      0.238    15.004 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/DataPath.Registers.regs_reg_r1_0_31_18_23_i_6/O
                         net (fo=4, routed)           0.816    15.820    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_18_23/DIC0
    SLICE_X50Y29         RAMD32                                       r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_18_23/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L17                                               0.000    20.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.346 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.933    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.024 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1462, routed)        1.441    18.465    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_18_23/WCLK
    SLICE_X50Y29         RAMD32                                       r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_18_23/RAMC/CLK
                         clock pessimism              0.563    19.028    
                         clock uncertainty           -0.264    18.765    
    SLICE_X50Y29         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.349    18.416    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_18_23/RAMC
  -------------------------------------------------------------------
                         required time                         18.416    
                         arrival time                         -15.820    
  -------------------------------------------------------------------
                         slack                                  2.595    

Slack (MET) :             2.653ns  (required time - arrival time)
  Source:                 design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r4_0_31_24_29/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.624ns  (logic 2.852ns (17.156%)  route 13.772ns (82.844%))
  Logic Levels:           16  (CARRY4=1 LUT2=1 LUT4=1 LUT5=4 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns = ( 18.466 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1462, routed)        1.632    -0.861    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/CLK
    SLICE_X58Y36         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.405 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[0]/Q
                         net (fo=18, routed)          1.065     0.660    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg_n_1_[0]
    SLICE_X51Y37         LUT2 (Prop_lut2_I1_O)        0.124     0.784 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_55/O
                         net (fo=1, routed)           0.000     0.784    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_55_n_1
    SLICE_X51Y37         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     1.031 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_28/O[0]
                         net (fo=24, routed)          1.068     2.099    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/ADR_O_i0[0]
    SLICE_X60Y37         LUT6 (Prop_lut6_I4_O)        0.299     2.398 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_11/O
                         net (fo=1, routed)           0.854     3.252    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_11_n_1
    SLICE_X60Y43         LUT6 (Prop_lut6_I1_O)        0.124     3.376 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_5/O
                         net (fo=1, routed)           0.165     3.541    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_5_n_1
    SLICE_X60Y43         LUT6 (Prop_lut6_I4_O)        0.124     3.665 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_2/O
                         net (fo=5, routed)           0.583     4.248    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/S1_STB_O
    SLICE_X62Y40         LUT5 (Prop_lut5_I3_O)        0.124     4.372 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/memory_reg_0_i_23/O
                         net (fo=96, routed)          1.570     5.942    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/sel__1
    SLICE_X53Y46         LUT5 (Prop_lut5_I2_O)        0.124     6.066 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ack_o_internal_i_10/O
                         net (fo=3, routed)           1.232     7.299    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ack_o_internal_i_10_n_1
    SLICE_X62Y40         LUT6 (Prop_lut6_I5_O)        0.124     7.423 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ack_o_internal_i_4/O
                         net (fo=15, routed)          0.621     8.044    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ack_o_internal_i_4_n_1
    SLICE_X59Y39         LUT5 (Prop_lut5_I4_O)        0.124     8.168 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/memory_reg_0_i_24/O
                         net (fo=40, routed)          1.092     9.261    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/memory_reg_0_i_24_n_1
    SLICE_X48Y46         LUT4 (Prop_lut4_I2_O)        0.124     9.385 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/DataPath.Instruction[31]_i_9/O
                         net (fo=2, routed)           1.556    10.941    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/DataPath.Instruction[31]_i_9_n_1
    SLICE_X62Y34         LUT6 (Prop_lut6_I4_O)        0.124    11.065 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/DataPath.Instruction[31]_i_2/O
                         net (fo=6, routed)           1.065    12.130    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/Kontroll_reg[31]_1
    SLICE_X53Y36         LUT5 (Prop_lut5_I0_O)        0.124    12.254 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_12_17_i_43/O
                         net (fo=16, routed)          0.852    13.106    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/p_0_in0
    SLICE_X48Y43         LUT6 (Prop_lut6_I3_O)        0.124    13.230 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29_i_42/O
                         net (fo=1, routed)           0.444    13.674    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/ExtendedValue[28]
    SLICE_X48Y43         LUT6 (Prop_lut6_I3_O)        0.124    13.798 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29_i_30/O
                         net (fo=1, routed)           0.794    14.592    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29_i_30_n_1
    SLICE_X48Y35         LUT6 (Prop_lut6_I2_O)        0.124    14.716 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29_i_17/O
                         net (fo=1, routed)           0.000    14.716    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ControlUnit.Reg_WrData_reg[2]_27
    SLICE_X48Y35         MUXF7 (Prop_muxf7_I0_O)      0.238    14.954 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/DataPath.Registers.regs_reg_r1_0_31_24_29_i_6/O
                         net (fo=4, routed)           0.809    15.763    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r4_0_31_24_29/DIC0
    SLICE_X52Y31         RAMD32                                       r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r4_0_31_24_29/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L17                                               0.000    20.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.346 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.933    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.024 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1462, routed)        1.442    18.466    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r4_0_31_24_29/WCLK
    SLICE_X52Y31         RAMD32                                       r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r4_0_31_24_29/RAMC/CLK
                         clock pessimism              0.563    19.029    
                         clock uncertainty           -0.264    18.766    
    SLICE_X52Y31         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.349    18.417    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r4_0_31_24_29/RAMC
  -------------------------------------------------------------------
                         required time                         18.417    
                         arrival time                         -15.763    
  -------------------------------------------------------------------
                         slack                                  2.653    

Slack (MET) :             2.656ns  (required time - arrival time)
  Source:                 design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.546ns  (logic 2.826ns (17.080%)  route 13.720ns (82.920%))
  Logic Levels:           16  (CARRY4=1 LUT2=1 LUT4=1 LUT5=4 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 18.465 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1462, routed)        1.632    -0.861    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/CLK
    SLICE_X58Y36         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.405 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[0]/Q
                         net (fo=18, routed)          1.065     0.660    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg_n_1_[0]
    SLICE_X51Y37         LUT2 (Prop_lut2_I1_O)        0.124     0.784 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_55/O
                         net (fo=1, routed)           0.000     0.784    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_55_n_1
    SLICE_X51Y37         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     1.031 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_28/O[0]
                         net (fo=24, routed)          1.068     2.099    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/ADR_O_i0[0]
    SLICE_X60Y37         LUT6 (Prop_lut6_I4_O)        0.299     2.398 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_11/O
                         net (fo=1, routed)           0.854     3.252    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_11_n_1
    SLICE_X60Y43         LUT6 (Prop_lut6_I1_O)        0.124     3.376 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_5/O
                         net (fo=1, routed)           0.165     3.541    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_5_n_1
    SLICE_X60Y43         LUT6 (Prop_lut6_I4_O)        0.124     3.665 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_2/O
                         net (fo=5, routed)           0.583     4.248    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/S1_STB_O
    SLICE_X62Y40         LUT5 (Prop_lut5_I3_O)        0.124     4.372 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/memory_reg_0_i_23/O
                         net (fo=96, routed)          1.570     5.942    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/sel__1
    SLICE_X53Y46         LUT5 (Prop_lut5_I2_O)        0.124     6.066 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ack_o_internal_i_10/O
                         net (fo=3, routed)           1.232     7.299    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ack_o_internal_i_10_n_1
    SLICE_X62Y40         LUT6 (Prop_lut6_I5_O)        0.124     7.423 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ack_o_internal_i_4/O
                         net (fo=15, routed)          0.621     8.044    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ack_o_internal_i_4_n_1
    SLICE_X59Y39         LUT5 (Prop_lut5_I4_O)        0.124     8.168 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/memory_reg_0_i_24/O
                         net (fo=40, routed)          1.092     9.261    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/memory_reg_0_i_24_n_1
    SLICE_X48Y46         LUT4 (Prop_lut4_I2_O)        0.124     9.385 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/DataPath.Instruction[31]_i_9/O
                         net (fo=2, routed)           1.556    10.941    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/DataPath.Instruction[31]_i_9_n_1
    SLICE_X62Y34         LUT6 (Prop_lut6_I4_O)        0.124    11.065 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/DataPath.Instruction[31]_i_2/O
                         net (fo=6, routed)           1.065    12.130    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/Kontroll_reg[31]_1
    SLICE_X53Y36         LUT5 (Prop_lut5_I0_O)        0.124    12.254 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_12_17_i_43/O
                         net (fo=16, routed)          1.044    13.298    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/p_0_in0
    SLICE_X49Y45         LUT6 (Prop_lut6_I3_O)        0.124    13.422 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29_i_40/O
                         net (fo=1, routed)           0.585    14.007    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/ExtendedValue[29]
    SLICE_X48Y44         LUT6 (Prop_lut6_I3_O)        0.124    14.131 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29_i_28/O
                         net (fo=1, routed)           0.610    14.741    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29_i_28_n_1
    SLICE_X49Y37         LUT6 (Prop_lut6_I2_O)        0.124    14.865 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29_i_15/O
                         net (fo=1, routed)           0.000    14.865    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ControlUnit.Reg_WrData_reg[2]_28
    SLICE_X49Y37         MUXF7 (Prop_muxf7_I0_O)      0.212    15.077 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/DataPath.Registers.regs_reg_r1_0_31_24_29_i_5/O
                         net (fo=4, routed)           0.608    15.685    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29/DIC1
    SLICE_X50Y30         RAMD32                                       r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L17                                               0.000    20.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.346 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.933    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.024 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1462, routed)        1.441    18.465    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29/WCLK
    SLICE_X50Y30         RAMD32                                       r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29/RAMC_D1/CLK
                         clock pessimism              0.563    19.028    
                         clock uncertainty           -0.264    18.765    
    SLICE_X50Y30         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.424    18.341    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29/RAMC_D1
  -------------------------------------------------------------------
                         required time                         18.341    
                         arrival time                         -15.685    
  -------------------------------------------------------------------
                         slack                                  2.656    

Slack (MET) :             2.659ns  (required time - arrival time)
  Source:                 design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.617ns  (logic 2.852ns (17.163%)  route 13.765ns (82.837%))
  Logic Levels:           16  (CARRY4=1 LUT2=1 LUT4=1 LUT5=4 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 18.465 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1462, routed)        1.632    -0.861    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/CLK
    SLICE_X58Y36         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.405 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[0]/Q
                         net (fo=18, routed)          1.065     0.660    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg_n_1_[0]
    SLICE_X51Y37         LUT2 (Prop_lut2_I1_O)        0.124     0.784 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_55/O
                         net (fo=1, routed)           0.000     0.784    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_55_n_1
    SLICE_X51Y37         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     1.031 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_28/O[0]
                         net (fo=24, routed)          1.068     2.099    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/ADR_O_i0[0]
    SLICE_X60Y37         LUT6 (Prop_lut6_I4_O)        0.299     2.398 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_11/O
                         net (fo=1, routed)           0.854     3.252    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_11_n_1
    SLICE_X60Y43         LUT6 (Prop_lut6_I1_O)        0.124     3.376 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_5/O
                         net (fo=1, routed)           0.165     3.541    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_5_n_1
    SLICE_X60Y43         LUT6 (Prop_lut6_I4_O)        0.124     3.665 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_2/O
                         net (fo=5, routed)           0.583     4.248    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/S1_STB_O
    SLICE_X62Y40         LUT5 (Prop_lut5_I3_O)        0.124     4.372 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/memory_reg_0_i_23/O
                         net (fo=96, routed)          1.570     5.942    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/sel__1
    SLICE_X53Y46         LUT5 (Prop_lut5_I2_O)        0.124     6.066 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ack_o_internal_i_10/O
                         net (fo=3, routed)           1.232     7.299    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ack_o_internal_i_10_n_1
    SLICE_X62Y40         LUT6 (Prop_lut6_I5_O)        0.124     7.423 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ack_o_internal_i_4/O
                         net (fo=15, routed)          0.621     8.044    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ack_o_internal_i_4_n_1
    SLICE_X59Y39         LUT5 (Prop_lut5_I4_O)        0.124     8.168 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/memory_reg_0_i_24/O
                         net (fo=40, routed)          1.092     9.261    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/memory_reg_0_i_24_n_1
    SLICE_X48Y46         LUT4 (Prop_lut4_I2_O)        0.124     9.385 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/DataPath.Instruction[31]_i_9/O
                         net (fo=2, routed)           1.556    10.941    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/DataPath.Instruction[31]_i_9_n_1
    SLICE_X62Y34         LUT6 (Prop_lut6_I4_O)        0.124    11.065 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/DataPath.Instruction[31]_i_2/O
                         net (fo=6, routed)           1.065    12.130    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/Kontroll_reg[31]_1
    SLICE_X53Y36         LUT5 (Prop_lut5_I0_O)        0.124    12.254 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_12_17_i_43/O
                         net (fo=16, routed)          0.852    13.106    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/p_0_in0
    SLICE_X48Y43         LUT6 (Prop_lut6_I3_O)        0.124    13.230 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29_i_42/O
                         net (fo=1, routed)           0.444    13.674    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/ExtendedValue[28]
    SLICE_X48Y43         LUT6 (Prop_lut6_I3_O)        0.124    13.798 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29_i_30/O
                         net (fo=1, routed)           0.794    14.592    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29_i_30_n_1
    SLICE_X48Y35         LUT6 (Prop_lut6_I2_O)        0.124    14.716 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29_i_17/O
                         net (fo=1, routed)           0.000    14.716    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ControlUnit.Reg_WrData_reg[2]_27
    SLICE_X48Y35         MUXF7 (Prop_muxf7_I0_O)      0.238    14.954 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/DataPath.Registers.regs_reg_r1_0_31_24_29_i_6/O
                         net (fo=4, routed)           0.802    15.756    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29/DIC0
    SLICE_X50Y30         RAMD32                                       r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L17                                               0.000    20.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.346 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.933    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.024 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1462, routed)        1.441    18.465    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29/WCLK
    SLICE_X50Y30         RAMD32                                       r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29/RAMC/CLK
                         clock pessimism              0.563    19.028    
                         clock uncertainty           -0.264    18.765    
    SLICE_X50Y30         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.349    18.416    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29/RAMC
  -------------------------------------------------------------------
                         required time                         18.416    
                         arrival time                         -15.756    
  -------------------------------------------------------------------
                         slack                                  2.659    

Slack (MET) :             2.675ns  (required time - arrival time)
  Source:                 design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r4_0_31_24_29/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.528ns  (logic 2.826ns (17.098%)  route 13.702ns (82.902%))
  Logic Levels:           16  (CARRY4=1 LUT2=1 LUT4=1 LUT5=4 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns = ( 18.466 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1462, routed)        1.632    -0.861    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/CLK
    SLICE_X58Y36         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.405 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[0]/Q
                         net (fo=18, routed)          1.065     0.660    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg_n_1_[0]
    SLICE_X51Y37         LUT2 (Prop_lut2_I1_O)        0.124     0.784 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_55/O
                         net (fo=1, routed)           0.000     0.784    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_55_n_1
    SLICE_X51Y37         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     1.031 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_28/O[0]
                         net (fo=24, routed)          1.068     2.099    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/ADR_O_i0[0]
    SLICE_X60Y37         LUT6 (Prop_lut6_I4_O)        0.299     2.398 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_11/O
                         net (fo=1, routed)           0.854     3.252    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_11_n_1
    SLICE_X60Y43         LUT6 (Prop_lut6_I1_O)        0.124     3.376 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_5/O
                         net (fo=1, routed)           0.165     3.541    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_5_n_1
    SLICE_X60Y43         LUT6 (Prop_lut6_I4_O)        0.124     3.665 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_2/O
                         net (fo=5, routed)           0.583     4.248    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/S1_STB_O
    SLICE_X62Y40         LUT5 (Prop_lut5_I3_O)        0.124     4.372 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/memory_reg_0_i_23/O
                         net (fo=96, routed)          1.570     5.942    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/sel__1
    SLICE_X53Y46         LUT5 (Prop_lut5_I2_O)        0.124     6.066 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ack_o_internal_i_10/O
                         net (fo=3, routed)           1.232     7.299    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ack_o_internal_i_10_n_1
    SLICE_X62Y40         LUT6 (Prop_lut6_I5_O)        0.124     7.423 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ack_o_internal_i_4/O
                         net (fo=15, routed)          0.621     8.044    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ack_o_internal_i_4_n_1
    SLICE_X59Y39         LUT5 (Prop_lut5_I4_O)        0.124     8.168 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/memory_reg_0_i_24/O
                         net (fo=40, routed)          1.092     9.261    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/memory_reg_0_i_24_n_1
    SLICE_X48Y46         LUT4 (Prop_lut4_I2_O)        0.124     9.385 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/DataPath.Instruction[31]_i_9/O
                         net (fo=2, routed)           1.556    10.941    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/DataPath.Instruction[31]_i_9_n_1
    SLICE_X62Y34         LUT6 (Prop_lut6_I4_O)        0.124    11.065 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/DataPath.Instruction[31]_i_2/O
                         net (fo=6, routed)           1.065    12.130    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/Kontroll_reg[31]_1
    SLICE_X53Y36         LUT5 (Prop_lut5_I0_O)        0.124    12.254 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_12_17_i_43/O
                         net (fo=16, routed)          1.044    13.298    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/p_0_in0
    SLICE_X49Y45         LUT6 (Prop_lut6_I3_O)        0.124    13.422 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29_i_40/O
                         net (fo=1, routed)           0.585    14.007    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/ExtendedValue[29]
    SLICE_X48Y44         LUT6 (Prop_lut6_I3_O)        0.124    14.131 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29_i_28/O
                         net (fo=1, routed)           0.610    14.741    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29_i_28_n_1
    SLICE_X49Y37         LUT6 (Prop_lut6_I2_O)        0.124    14.865 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29_i_15/O
                         net (fo=1, routed)           0.000    14.865    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ControlUnit.Reg_WrData_reg[2]_28
    SLICE_X49Y37         MUXF7 (Prop_muxf7_I0_O)      0.212    15.077 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/DataPath.Registers.regs_reg_r1_0_31_24_29_i_5/O
                         net (fo=4, routed)           0.590    15.667    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r4_0_31_24_29/DIC1
    SLICE_X52Y31         RAMD32                                       r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r4_0_31_24_29/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L17                                               0.000    20.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.346 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.933    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.024 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1462, routed)        1.442    18.466    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r4_0_31_24_29/WCLK
    SLICE_X52Y31         RAMD32                                       r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r4_0_31_24_29/RAMC_D1/CLK
                         clock pessimism              0.563    19.029    
                         clock uncertainty           -0.264    18.766    
    SLICE_X52Y31         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.424    18.342    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r4_0_31_24_29/RAMC_D1
  -------------------------------------------------------------------
                         required time                         18.342    
                         arrival time                         -15.667    
  -------------------------------------------------------------------
                         slack                                  2.675    

Slack (MET) :             2.686ns  (required time - arrival time)
  Source:                 design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r4_0_31_24_29/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.508ns  (logic 2.852ns (17.277%)  route 13.656ns (82.723%))
  Logic Levels:           16  (CARRY4=1 LUT2=1 LUT4=1 LUT5=4 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns = ( 18.466 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1462, routed)        1.632    -0.861    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/CLK
    SLICE_X58Y36         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.405 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[0]/Q
                         net (fo=18, routed)          1.065     0.660    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg_n_1_[0]
    SLICE_X51Y37         LUT2 (Prop_lut2_I1_O)        0.124     0.784 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_55/O
                         net (fo=1, routed)           0.000     0.784    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_55_n_1
    SLICE_X51Y37         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     1.031 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_28/O[0]
                         net (fo=24, routed)          1.068     2.099    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/ADR_O_i0[0]
    SLICE_X60Y37         LUT6 (Prop_lut6_I4_O)        0.299     2.398 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_11/O
                         net (fo=1, routed)           0.854     3.252    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_11_n_1
    SLICE_X60Y43         LUT6 (Prop_lut6_I1_O)        0.124     3.376 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_5/O
                         net (fo=1, routed)           0.165     3.541    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_5_n_1
    SLICE_X60Y43         LUT6 (Prop_lut6_I4_O)        0.124     3.665 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_2/O
                         net (fo=5, routed)           0.583     4.248    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/S1_STB_O
    SLICE_X62Y40         LUT5 (Prop_lut5_I3_O)        0.124     4.372 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/memory_reg_0_i_23/O
                         net (fo=96, routed)          1.570     5.942    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/sel__1
    SLICE_X53Y46         LUT5 (Prop_lut5_I2_O)        0.124     6.066 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ack_o_internal_i_10/O
                         net (fo=3, routed)           1.232     7.299    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ack_o_internal_i_10_n_1
    SLICE_X62Y40         LUT6 (Prop_lut6_I5_O)        0.124     7.423 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ack_o_internal_i_4/O
                         net (fo=15, routed)          0.621     8.044    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ack_o_internal_i_4_n_1
    SLICE_X59Y39         LUT5 (Prop_lut5_I4_O)        0.124     8.168 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/memory_reg_0_i_24/O
                         net (fo=40, routed)          1.092     9.261    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/memory_reg_0_i_24_n_1
    SLICE_X48Y46         LUT4 (Prop_lut4_I2_O)        0.124     9.385 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/DataPath.Instruction[31]_i_9/O
                         net (fo=2, routed)           1.556    10.941    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/DataPath.Instruction[31]_i_9_n_1
    SLICE_X62Y34         LUT6 (Prop_lut6_I4_O)        0.124    11.065 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/DataPath.Instruction[31]_i_2/O
                         net (fo=6, routed)           1.065    12.130    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/Kontroll_reg[31]_1
    SLICE_X53Y36         LUT5 (Prop_lut5_I0_O)        0.124    12.254 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_12_17_i_43/O
                         net (fo=16, routed)          0.837    13.091    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/p_0_in0
    SLICE_X49Y43         LUT6 (Prop_lut6_I3_O)        0.124    13.215 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29_i_32/O
                         net (fo=1, routed)           0.510    13.725    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/ExtendedValue[25]
    SLICE_X47Y43         LUT6 (Prop_lut6_I3_O)        0.124    13.849 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29_i_20/O
                         net (fo=1, routed)           0.746    14.596    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29_i_20_n_1
    SLICE_X49Y35         LUT6 (Prop_lut6_I2_O)        0.124    14.720 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29_i_7/O
                         net (fo=1, routed)           0.000    14.720    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ControlUnit.Reg_WrData_reg[2]_24
    SLICE_X49Y35         MUXF7 (Prop_muxf7_I0_O)      0.238    14.958 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/DataPath.Registers.regs_reg_r1_0_31_24_29_i_1/O
                         net (fo=4, routed)           0.689    15.647    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r4_0_31_24_29/DIA1
    SLICE_X52Y31         RAMD32                                       r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r4_0_31_24_29/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L17                                               0.000    20.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.346 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.933    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.024 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1462, routed)        1.442    18.466    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r4_0_31_24_29/WCLK
    SLICE_X52Y31         RAMD32                                       r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r4_0_31_24_29/RAMA_D1/CLK
                         clock pessimism              0.563    19.029    
                         clock uncertainty           -0.264    18.766    
    SLICE_X52Y31         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.432    18.334    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r4_0_31_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                         18.334    
                         arrival time                         -15.647    
  -------------------------------------------------------------------
                         slack                                  2.686    

Slack (MET) :             2.704ns  (required time - arrival time)
  Source:                 design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r4_0_31_24_29/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.586ns  (logic 2.826ns (17.038%)  route 13.760ns (82.962%))
  Logic Levels:           16  (CARRY4=1 LUT2=1 LUT4=1 LUT5=4 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns = ( 18.466 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1462, routed)        1.632    -0.861    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/CLK
    SLICE_X58Y36         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.405 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[0]/Q
                         net (fo=18, routed)          1.065     0.660    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg_n_1_[0]
    SLICE_X51Y37         LUT2 (Prop_lut2_I1_O)        0.124     0.784 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_55/O
                         net (fo=1, routed)           0.000     0.784    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_55_n_1
    SLICE_X51Y37         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     1.031 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_28/O[0]
                         net (fo=24, routed)          1.068     2.099    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/ADR_O_i0[0]
    SLICE_X60Y37         LUT6 (Prop_lut6_I4_O)        0.299     2.398 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_11/O
                         net (fo=1, routed)           0.854     3.252    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_11_n_1
    SLICE_X60Y43         LUT6 (Prop_lut6_I1_O)        0.124     3.376 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_5/O
                         net (fo=1, routed)           0.165     3.541    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_5_n_1
    SLICE_X60Y43         LUT6 (Prop_lut6_I4_O)        0.124     3.665 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_2/O
                         net (fo=5, routed)           0.583     4.248    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/S1_STB_O
    SLICE_X62Y40         LUT5 (Prop_lut5_I3_O)        0.124     4.372 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/memory_reg_0_i_23/O
                         net (fo=96, routed)          1.570     5.942    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/sel__1
    SLICE_X53Y46         LUT5 (Prop_lut5_I2_O)        0.124     6.066 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ack_o_internal_i_10/O
                         net (fo=3, routed)           1.232     7.299    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ack_o_internal_i_10_n_1
    SLICE_X62Y40         LUT6 (Prop_lut6_I5_O)        0.124     7.423 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ack_o_internal_i_4/O
                         net (fo=15, routed)          0.621     8.044    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ack_o_internal_i_4_n_1
    SLICE_X59Y39         LUT5 (Prop_lut5_I4_O)        0.124     8.168 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/memory_reg_0_i_24/O
                         net (fo=40, routed)          1.092     9.261    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/memory_reg_0_i_24_n_1
    SLICE_X48Y46         LUT4 (Prop_lut4_I2_O)        0.124     9.385 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/DataPath.Instruction[31]_i_9/O
                         net (fo=2, routed)           1.556    10.941    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/DataPath.Instruction[31]_i_9_n_1
    SLICE_X62Y34         LUT6 (Prop_lut6_I4_O)        0.124    11.065 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/DataPath.Instruction[31]_i_2/O
                         net (fo=6, routed)           1.065    12.130    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/Kontroll_reg[31]_1
    SLICE_X53Y36         LUT5 (Prop_lut5_I0_O)        0.124    12.254 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_12_17_i_43/O
                         net (fo=16, routed)          0.938    13.192    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/p_0_in0
    SLICE_X48Y42         LUT6 (Prop_lut6_I3_O)        0.124    13.316 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29_i_34/O
                         net (fo=1, routed)           0.494    13.810    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/ExtendedValue[24]
    SLICE_X47Y42         LUT6 (Prop_lut6_I3_O)        0.124    13.934 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29_i_22/O
                         net (fo=1, routed)           0.736    14.670    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29_i_22_n_1
    SLICE_X48Y35         LUT6 (Prop_lut6_I2_O)        0.124    14.794 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29_i_9/O
                         net (fo=1, routed)           0.000    14.794    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ControlUnit.Reg_WrData_reg[2]_23
    SLICE_X48Y35         MUXF7 (Prop_muxf7_I0_O)      0.212    15.006 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/DataPath.Registers.regs_reg_r1_0_31_24_29_i_2/O
                         net (fo=4, routed)           0.720    15.726    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r4_0_31_24_29/DIA0
    SLICE_X52Y31         RAMD32                                       r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r4_0_31_24_29/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L17                                               0.000    20.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.346 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.933    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.024 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1462, routed)        1.442    18.466    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r4_0_31_24_29/WCLK
    SLICE_X52Y31         RAMD32                                       r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r4_0_31_24_29/RAMA/CLK
                         clock pessimism              0.563    19.029    
                         clock uncertainty           -0.264    18.766    
    SLICE_X52Y31         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.336    18.430    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r4_0_31_24_29/RAMA
  -------------------------------------------------------------------
                         required time                         18.430    
                         arrival time                         -15.726    
  -------------------------------------------------------------------
                         slack                                  2.704    

Slack (MET) :             2.731ns  (required time - arrival time)
  Source:                 design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.492ns  (logic 2.826ns (17.136%)  route 13.666ns (82.864%))
  Logic Levels:           16  (CARRY4=1 LUT2=1 LUT4=1 LUT5=4 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 18.465 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1462, routed)        1.632    -0.861    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/CLK
    SLICE_X58Y36         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.405 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[0]/Q
                         net (fo=18, routed)          1.065     0.660    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg_n_1_[0]
    SLICE_X51Y37         LUT2 (Prop_lut2_I1_O)        0.124     0.784 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_55/O
                         net (fo=1, routed)           0.000     0.784    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_55_n_1
    SLICE_X51Y37         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     1.031 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_28/O[0]
                         net (fo=24, routed)          1.068     2.099    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/ADR_O_i0[0]
    SLICE_X60Y37         LUT6 (Prop_lut6_I4_O)        0.299     2.398 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_11/O
                         net (fo=1, routed)           0.854     3.252    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_11_n_1
    SLICE_X60Y43         LUT6 (Prop_lut6_I1_O)        0.124     3.376 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_5/O
                         net (fo=1, routed)           0.165     3.541    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_5_n_1
    SLICE_X60Y43         LUT6 (Prop_lut6_I4_O)        0.124     3.665 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_2/O
                         net (fo=5, routed)           0.583     4.248    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/S1_STB_O
    SLICE_X62Y40         LUT5 (Prop_lut5_I3_O)        0.124     4.372 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/memory_reg_0_i_23/O
                         net (fo=96, routed)          1.570     5.942    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/sel__1
    SLICE_X53Y46         LUT5 (Prop_lut5_I2_O)        0.124     6.066 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ack_o_internal_i_10/O
                         net (fo=3, routed)           1.232     7.299    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ack_o_internal_i_10_n_1
    SLICE_X62Y40         LUT6 (Prop_lut6_I5_O)        0.124     7.423 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ack_o_internal_i_4/O
                         net (fo=15, routed)          0.621     8.044    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ack_o_internal_i_4_n_1
    SLICE_X59Y39         LUT5 (Prop_lut5_I4_O)        0.124     8.168 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/memory_reg_0_i_24/O
                         net (fo=40, routed)          1.092     9.261    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/memory_reg_0_i_24_n_1
    SLICE_X48Y46         LUT4 (Prop_lut4_I2_O)        0.124     9.385 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/DataPath.Instruction[31]_i_9/O
                         net (fo=2, routed)           1.556    10.941    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/DataPath.Instruction[31]_i_9_n_1
    SLICE_X62Y34         LUT6 (Prop_lut6_I4_O)        0.124    11.065 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/DataPath.Instruction[31]_i_2/O
                         net (fo=6, routed)           1.065    12.130    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/Kontroll_reg[31]_1
    SLICE_X53Y36         LUT5 (Prop_lut5_I0_O)        0.124    12.254 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_12_17_i_43/O
                         net (fo=16, routed)          0.823    13.077    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/p_0_in0
    SLICE_X50Y45         LUT6 (Prop_lut6_I3_O)        0.124    13.201 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29_i_36/O
                         net (fo=1, routed)           0.452    13.653    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/ExtendedValue[27]
    SLICE_X50Y45         LUT6 (Prop_lut6_I3_O)        0.124    13.777 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29_i_24/O
                         net (fo=1, routed)           0.758    14.536    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29_i_24_n_1
    SLICE_X51Y35         LUT6 (Prop_lut6_I2_O)        0.124    14.660 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29_i_11/O
                         net (fo=1, routed)           0.000    14.660    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ControlUnit.Reg_WrData_reg[2]_26
    SLICE_X51Y35         MUXF7 (Prop_muxf7_I0_O)      0.212    14.872 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/DataPath.Registers.regs_reg_r1_0_31_24_29_i_3/O
                         net (fo=4, routed)           0.759    15.631    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29/DIB1
    SLICE_X50Y30         RAMD32                                       r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L17                                               0.000    20.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.346 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.933    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.024 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1462, routed)        1.441    18.465    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29/WCLK
    SLICE_X50Y30         RAMD32                                       r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29/RAMB_D1/CLK
                         clock pessimism              0.563    19.028    
                         clock uncertainty           -0.264    18.765    
    SLICE_X50Y30         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.403    18.362    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29/RAMB_D1
  -------------------------------------------------------------------
                         required time                         18.362    
                         arrival time                         -15.631    
  -------------------------------------------------------------------
                         slack                                  2.731    

Slack (MET) :             2.736ns  (required time - arrival time)
  Source:                 design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r2_0_31_24_29/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.471ns  (logic 2.826ns (17.158%)  route 13.645ns (82.842%))
  Logic Levels:           16  (CARRY4=1 LUT2=1 LUT4=1 LUT5=4 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 18.470 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1462, routed)        1.632    -0.861    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/CLK
    SLICE_X58Y36         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.405 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[0]/Q
                         net (fo=18, routed)          1.065     0.660    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg_n_1_[0]
    SLICE_X51Y37         LUT2 (Prop_lut2_I1_O)        0.124     0.784 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_55/O
                         net (fo=1, routed)           0.000     0.784    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_55_n_1
    SLICE_X51Y37         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     1.031 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_28/O[0]
                         net (fo=24, routed)          1.068     2.099    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/ADR_O_i0[0]
    SLICE_X60Y37         LUT6 (Prop_lut6_I4_O)        0.299     2.398 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_11/O
                         net (fo=1, routed)           0.854     3.252    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_11_n_1
    SLICE_X60Y43         LUT6 (Prop_lut6_I1_O)        0.124     3.376 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_5/O
                         net (fo=1, routed)           0.165     3.541    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_5_n_1
    SLICE_X60Y43         LUT6 (Prop_lut6_I4_O)        0.124     3.665 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_2/O
                         net (fo=5, routed)           0.583     4.248    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/S1_STB_O
    SLICE_X62Y40         LUT5 (Prop_lut5_I3_O)        0.124     4.372 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/memory_reg_0_i_23/O
                         net (fo=96, routed)          1.570     5.942    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/sel__1
    SLICE_X53Y46         LUT5 (Prop_lut5_I2_O)        0.124     6.066 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ack_o_internal_i_10/O
                         net (fo=3, routed)           1.232     7.299    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ack_o_internal_i_10_n_1
    SLICE_X62Y40         LUT6 (Prop_lut6_I5_O)        0.124     7.423 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ack_o_internal_i_4/O
                         net (fo=15, routed)          0.621     8.044    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ack_o_internal_i_4_n_1
    SLICE_X59Y39         LUT5 (Prop_lut5_I4_O)        0.124     8.168 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/memory_reg_0_i_24/O
                         net (fo=40, routed)          1.092     9.261    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/memory_reg_0_i_24_n_1
    SLICE_X48Y46         LUT4 (Prop_lut4_I2_O)        0.124     9.385 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/DataPath.Instruction[31]_i_9/O
                         net (fo=2, routed)           1.556    10.941    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/DataPath.Instruction[31]_i_9_n_1
    SLICE_X62Y34         LUT6 (Prop_lut6_I4_O)        0.124    11.065 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/DataPath.Instruction[31]_i_2/O
                         net (fo=6, routed)           1.065    12.130    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/Kontroll_reg[31]_1
    SLICE_X53Y36         LUT5 (Prop_lut5_I0_O)        0.124    12.254 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_12_17_i_43/O
                         net (fo=16, routed)          1.044    13.298    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/p_0_in0
    SLICE_X49Y45         LUT6 (Prop_lut6_I3_O)        0.124    13.422 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29_i_40/O
                         net (fo=1, routed)           0.585    14.007    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/ExtendedValue[29]
    SLICE_X48Y44         LUT6 (Prop_lut6_I3_O)        0.124    14.131 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29_i_28/O
                         net (fo=1, routed)           0.610    14.741    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29_i_28_n_1
    SLICE_X49Y37         LUT6 (Prop_lut6_I2_O)        0.124    14.865 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29_i_15/O
                         net (fo=1, routed)           0.000    14.865    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ControlUnit.Reg_WrData_reg[2]_28
    SLICE_X49Y37         MUXF7 (Prop_muxf7_I0_O)      0.212    15.077 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/DataPath.Registers.regs_reg_r1_0_31_24_29_i_5/O
                         net (fo=4, routed)           0.533    15.610    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r2_0_31_24_29/DIC1
    SLICE_X50Y34         RAMD32                                       r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r2_0_31_24_29/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L17                                               0.000    20.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.346 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.933    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.024 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1462, routed)        1.446    18.470    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r2_0_31_24_29/WCLK
    SLICE_X50Y34         RAMD32                                       r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r2_0_31_24_29/RAMC_D1/CLK
                         clock pessimism              0.563    19.033    
                         clock uncertainty           -0.264    18.770    
    SLICE_X50Y34         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.424    18.346    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r2_0_31_24_29/RAMC_D1
  -------------------------------------------------------------------
                         required time                         18.346    
                         arrival time                         -15.610    
  -------------------------------------------------------------------
                         slack                                  2.736    

Slack (MET) :             2.737ns  (required time - arrival time)
  Source:                 design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r3_0_31_24_29/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.471ns  (logic 2.826ns (17.158%)  route 13.645ns (82.842%))
  Logic Levels:           16  (CARRY4=1 LUT2=1 LUT4=1 LUT5=4 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 18.471 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1462, routed)        1.632    -0.861    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/CLK
    SLICE_X58Y36         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.405 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[0]/Q
                         net (fo=18, routed)          1.065     0.660    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg_n_1_[0]
    SLICE_X51Y37         LUT2 (Prop_lut2_I1_O)        0.124     0.784 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_55/O
                         net (fo=1, routed)           0.000     0.784    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_55_n_1
    SLICE_X51Y37         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     1.031 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_28/O[0]
                         net (fo=24, routed)          1.068     2.099    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/ADR_O_i0[0]
    SLICE_X60Y37         LUT6 (Prop_lut6_I4_O)        0.299     2.398 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_11/O
                         net (fo=1, routed)           0.854     3.252    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_11_n_1
    SLICE_X60Y43         LUT6 (Prop_lut6_I1_O)        0.124     3.376 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_5/O
                         net (fo=1, routed)           0.165     3.541    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_5_n_1
    SLICE_X60Y43         LUT6 (Prop_lut6_I4_O)        0.124     3.665 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_2/O
                         net (fo=5, routed)           0.583     4.248    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/S1_STB_O
    SLICE_X62Y40         LUT5 (Prop_lut5_I3_O)        0.124     4.372 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/memory_reg_0_i_23/O
                         net (fo=96, routed)          1.570     5.942    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/sel__1
    SLICE_X53Y46         LUT5 (Prop_lut5_I2_O)        0.124     6.066 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ack_o_internal_i_10/O
                         net (fo=3, routed)           1.232     7.299    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ack_o_internal_i_10_n_1
    SLICE_X62Y40         LUT6 (Prop_lut6_I5_O)        0.124     7.423 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ack_o_internal_i_4/O
                         net (fo=15, routed)          0.621     8.044    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ack_o_internal_i_4_n_1
    SLICE_X59Y39         LUT5 (Prop_lut5_I4_O)        0.124     8.168 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/memory_reg_0_i_24/O
                         net (fo=40, routed)          1.092     9.261    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/memory_reg_0_i_24_n_1
    SLICE_X48Y46         LUT4 (Prop_lut4_I2_O)        0.124     9.385 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/DataPath.Instruction[31]_i_9/O
                         net (fo=2, routed)           1.556    10.941    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/DataPath.Instruction[31]_i_9_n_1
    SLICE_X62Y34         LUT6 (Prop_lut6_I4_O)        0.124    11.065 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/DataPath.Instruction[31]_i_2/O
                         net (fo=6, routed)           1.065    12.130    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/Kontroll_reg[31]_1
    SLICE_X53Y36         LUT5 (Prop_lut5_I0_O)        0.124    12.254 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_12_17_i_43/O
                         net (fo=16, routed)          1.044    13.298    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/p_0_in0
    SLICE_X49Y45         LUT6 (Prop_lut6_I3_O)        0.124    13.422 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29_i_40/O
                         net (fo=1, routed)           0.585    14.007    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/ExtendedValue[29]
    SLICE_X48Y44         LUT6 (Prop_lut6_I3_O)        0.124    14.131 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29_i_28/O
                         net (fo=1, routed)           0.610    14.741    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29_i_28_n_1
    SLICE_X49Y37         LUT6 (Prop_lut6_I2_O)        0.124    14.865 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29_i_15/O
                         net (fo=1, routed)           0.000    14.865    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ControlUnit.Reg_WrData_reg[2]_28
    SLICE_X49Y37         MUXF7 (Prop_muxf7_I0_O)      0.212    15.077 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/DataPath.Registers.regs_reg_r1_0_31_24_29_i_5/O
                         net (fo=4, routed)           0.533    15.610    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r3_0_31_24_29/DIC1
    SLICE_X50Y35         RAMD32                                       r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r3_0_31_24_29/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L17                                               0.000    20.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.346 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.933    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.024 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1462, routed)        1.447    18.471    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r3_0_31_24_29/WCLK
    SLICE_X50Y35         RAMD32                                       r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r3_0_31_24_29/RAMC_D1/CLK
                         clock pessimism              0.563    19.034    
                         clock uncertainty           -0.264    18.771    
    SLICE_X50Y35         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.424    18.347    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r3_0_31_24_29/RAMC_D1
  -------------------------------------------------------------------
                         required time                         18.347    
                         arrival time                         -15.610    
  -------------------------------------------------------------------
                         slack                                  2.737    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.div/division.Rechenwerk.W_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.div/division.Rechenwerk.remainder_abs_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.186ns (46.476%)  route 0.214ns (53.524%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1462, routed)        0.555    -0.609    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.div/CLK
    SLICE_X39Y30         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.div/division.Rechenwerk.W_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.div/division.Rechenwerk.W_reg[44]/Q
                         net (fo=4, routed)           0.214    -0.254    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.div/p_1_in[13]
    SLICE_X39Y31         LUT3 (Prop_lut3_I0_O)        0.045    -0.209 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.div/division.Rechenwerk.remainder_abs[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.209    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.div/R[13]
    SLICE_X39Y31         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.div/division.Rechenwerk.remainder_abs_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1462, routed)        0.823    -0.848    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.div/CLK
    SLICE_X39Y31         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.div/division.Rechenwerk.remainder_abs_reg[13]/C
                         clock pessimism              0.254    -0.594    
    SLICE_X39Y31         FDRE (Hold_fdre_C_D)         0.092    -0.502    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.div/division.Rechenwerk.remainder_abs_reg[13]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.mult/P_reg2_reg[0][3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.mult/product_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.227ns (58.274%)  route 0.163ns (41.726%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1462, routed)        0.553    -0.611    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.mult/CLK
    SLICE_X36Y21         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.mult/P_reg2_reg[0][3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y21         FDRE (Prop_fdre_C_Q)         0.128    -0.483 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.mult/P_reg2_reg[0][3]__0/Q
                         net (fo=2, routed)           0.163    -0.320    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.mult/P_reg2_reg[0][3]__0_n_1
    SLICE_X36Y21         LUT4 (Prop_lut4_I3_O)        0.099    -0.221 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.mult/product[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.221    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.mult/p_0_in[3]
    SLICE_X36Y21         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.mult/product_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1462, routed)        0.820    -0.851    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.mult/CLK
    SLICE_X36Y21         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.mult/product_reg[3]/C
                         clock pessimism              0.240    -0.611    
    SLICE_X36Y21         FDRE (Hold_fdre_C_D)         0.092    -0.519    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.mult/product_reg[3]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.mult/P_reg2_reg[0][8]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.mult/product_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.227ns (58.274%)  route 0.163ns (41.726%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1462, routed)        0.553    -0.611    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.mult/CLK
    SLICE_X36Y22         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.mult/P_reg2_reg[0][8]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y22         FDRE (Prop_fdre_C_Q)         0.128    -0.483 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.mult/P_reg2_reg[0][8]__0/Q
                         net (fo=2, routed)           0.163    -0.320    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.mult/P_reg2_reg[0][8]__0_n_1
    SLICE_X36Y22         LUT4 (Prop_lut4_I3_O)        0.099    -0.221 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.mult/product[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.221    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.mult/p_0_in[8]
    SLICE_X36Y22         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.mult/product_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1462, routed)        0.819    -0.852    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.mult/CLK
    SLICE_X36Y22         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.mult/product_reg[8]/C
                         clock pessimism              0.241    -0.611    
    SLICE_X36Y22         FDRE (Hold_fdre_C_D)         0.092    -0.519    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.mult/product_reg[8]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/Output_Unit.DataPath.ReadData_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/Output_Unit.DataPath.ReadData_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.186ns (45.715%)  route 0.221ns (54.285%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1462, routed)        0.565    -0.599    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/CLK
    SLICE_X49Y42         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/Output_Unit.DataPath.ReadData_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/Output_Unit.DataPath.ReadData_reg[24]/Q
                         net (fo=1, routed)           0.221    -0.237    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ReadData[24]
    SLICE_X49Y47         LUT5 (Prop_lut5_I0_O)        0.045    -0.192 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/Output_Unit.DataPath.ReadData[28]_i_1/O
                         net (fo=1, routed)           0.000    -0.192    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/Output_Unit.DataPath.ReadData[28]_i_1_n_1
    SLICE_X49Y47         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/Output_Unit.DataPath.ReadData_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1462, routed)        0.837    -0.834    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/CLK
    SLICE_X49Y47         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/Output_Unit.DataPath.ReadData_reg[28]/C
                         clock pessimism              0.253    -0.581    
    SLICE_X49Y47         FDRE (Hold_fdre_C_D)         0.091    -0.490    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/Output_Unit.DataPath.ReadData_reg[28]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.mult/P_reg2_reg[0][0]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.mult/product_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.148ns (44.633%)  route 0.184ns (55.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1462, routed)        0.553    -0.611    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.mult/CLK
    SLICE_X38Y22         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.mult/P_reg2_reg[0][0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y22         FDRE (Prop_fdre_C_Q)         0.148    -0.463 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.mult/P_reg2_reg[0][0]__0/Q
                         net (fo=2, routed)           0.184    -0.279    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.mult/p_0_in[0]
    SLICE_X39Y21         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.mult/product_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1462, routed)        0.820    -0.851    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.mult/CLK
    SLICE_X39Y21         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.mult/product_reg[0]/C
                         clock pessimism              0.254    -0.597    
    SLICE_X39Y21         FDRE (Hold_fdre_C_D)         0.017    -0.580    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.mult/product_reg[0]
  -------------------------------------------------------------------
                         required time                          0.580    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/Output_Unit.DataPath.IntervalCount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/TxD_DataIn_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.696ns  (logic 0.321ns (46.153%)  route 0.375ns (53.847%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1462, routed)        0.562    -0.602    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/CLK
    SLICE_X42Y51         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/Output_Unit.DataPath.IntervalCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y51         FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/Output_Unit.DataPath.IntervalCount_reg[2]/Q
                         net (fo=16, routed)          0.261    -0.177    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/Output_Unit.DataPath.IntervalCount_reg__0[2]
    SLICE_X42Y49         LUT5 (Prop_lut5_I3_O)        0.046    -0.131 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/TxD_DataIn_1[1]_i_3/O
                         net (fo=1, routed)           0.114    -0.017    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/TxD_DataIn_1[1]_i_3_n_1
    SLICE_X42Y48         LUT5 (Prop_lut5_I4_O)        0.111     0.094 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/TxD_DataIn_1[1]_i_1/O
                         net (fo=1, routed)           0.000     0.094    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/p_0_out[1]
    SLICE_X42Y48         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/TxD_DataIn_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1462, routed)        0.834    -0.837    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/CLK
    SLICE_X42Y48         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/TxD_DataIn_1_reg[1]/C
                         clock pessimism              0.507    -0.330    
    SLICE_X42Y48         FDRE (Hold_fdre_C_D)         0.120    -0.210    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/TxD_DataIn_1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.210    
                         arrival time                           0.094    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r2_0_31_30_31/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.186ns (32.062%)  route 0.394ns (67.938%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1462, routed)        0.562    -0.602    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/CLK
    SLICE_X55Y36         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[19]/Q
                         net (fo=8, routed)           0.150    -0.311    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/rt[3]
    SLICE_X54Y36         LUT6 (Prop_lut6_I5_O)        0.045    -0.266 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_0_5_i_13/O
                         net (fo=192, routed)         0.244    -0.022    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r2_0_31_30_31/ADDRD3
    SLICE_X52Y35         RAMD32                                       r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r2_0_31_30_31/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1462, routed)        0.832    -0.839    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r2_0_31_30_31/WCLK
    SLICE_X52Y35         RAMD32                                       r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r2_0_31_30_31/RAMA/CLK
                         clock pessimism              0.273    -0.566    
    SLICE_X52Y35         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.326    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r2_0_31_30_31/RAMA
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                          -0.022    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r2_0_31_30_31/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.186ns (32.062%)  route 0.394ns (67.938%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1462, routed)        0.562    -0.602    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/CLK
    SLICE_X55Y36         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[19]/Q
                         net (fo=8, routed)           0.150    -0.311    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/rt[3]
    SLICE_X54Y36         LUT6 (Prop_lut6_I5_O)        0.045    -0.266 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_0_5_i_13/O
                         net (fo=192, routed)         0.244    -0.022    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r2_0_31_30_31/ADDRD3
    SLICE_X52Y35         RAMD32                                       r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r2_0_31_30_31/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1462, routed)        0.832    -0.839    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r2_0_31_30_31/WCLK
    SLICE_X52Y35         RAMD32                                       r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r2_0_31_30_31/RAMA_D1/CLK
                         clock pessimism              0.273    -0.566    
    SLICE_X52Y35         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.326    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r2_0_31_30_31/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                          -0.022    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r2_0_31_30_31/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.186ns (32.062%)  route 0.394ns (67.938%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1462, routed)        0.562    -0.602    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/CLK
    SLICE_X55Y36         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[19]/Q
                         net (fo=8, routed)           0.150    -0.311    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/rt[3]
    SLICE_X54Y36         LUT6 (Prop_lut6_I5_O)        0.045    -0.266 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_0_5_i_13/O
                         net (fo=192, routed)         0.244    -0.022    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r2_0_31_30_31/ADDRD3
    SLICE_X52Y35         RAMD32                                       r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r2_0_31_30_31/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1462, routed)        0.832    -0.839    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r2_0_31_30_31/WCLK
    SLICE_X52Y35         RAMD32                                       r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r2_0_31_30_31/RAMB/CLK
                         clock pessimism              0.273    -0.566    
    SLICE_X52Y35         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.326    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r2_0_31_30_31/RAMB
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                          -0.022    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r2_0_31_30_31/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.186ns (32.062%)  route 0.394ns (67.938%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1462, routed)        0.562    -0.602    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/CLK
    SLICE_X55Y36         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[19]/Q
                         net (fo=8, routed)           0.150    -0.311    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/rt[3]
    SLICE_X54Y36         LUT6 (Prop_lut6_I5_O)        0.045    -0.266 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_0_5_i_13/O
                         net (fo=192, routed)         0.244    -0.022    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r2_0_31_30_31/ADDRD3
    SLICE_X52Y35         RAMD32                                       r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r2_0_31_30_31/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1462, routed)        0.832    -0.839    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r2_0_31_30_31/WCLK
    SLICE_X52Y35         RAMD32                                       r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r2_0_31_30_31/RAMB_D1/CLK
                         clock pessimism              0.273    -0.566    
    SLICE_X52Y35         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.326    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r2_0_31_30_31/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                          -0.022    
  -------------------------------------------------------------------
                         slack                                  0.304    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         20.000      16.116     DSP48_X0Y11      design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.mult/P_reg2_reg[0]__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         20.000      16.116     DSP48_X0Y14      design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.mult/P_reg2_reg[0]/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y7      design_1_i/Beispielrechner_System_0/U0/RAM_Inst/memory_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y4      design_1_i/Beispielrechner_System_0/U0/RAM_Inst/memory_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y3      design_1_i/Beispielrechner_System_0/U0/RAM_Inst/memory_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y8      design_1_i/Beispielrechner_System_0/U0/RAM_Inst/memory_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y6      design_1_i/Beispielrechner_System_0/U0/ROM_Block.ROM_Inst/memory_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y5      design_1_i/Beispielrechner_System_0/U0/ROM_Block.ROM_Inst/memory_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y4      design_1_i/Beispielrechner_System_0/U0/ROM_Block.ROM_Inst/memory_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y9      design_1_i/Beispielrechner_System_0/U0/ROM_Block.ROM_Inst/memory_reg_3/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X52Y27     design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X52Y27     design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X52Y27     design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X52Y27     design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X52Y27     design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X52Y27     design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X52Y27     design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X52Y27     design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y28     design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_12_17/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y28     design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_12_17/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X52Y27     design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X52Y27     design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X52Y27     design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X52Y27     design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X52Y27     design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X52Y27     design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X52Y27     design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X52Y27     design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y28     design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_12_17/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y28     design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_12_17/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.333      81.178     BUFGCTRL_X0Y2    design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.595ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.595ns  (required time - arrival time)
  Source:                 design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_18_23/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@19.999ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.681ns  (logic 2.852ns (17.097%)  route 13.829ns (82.903%))
  Logic Levels:           16  (CARRY4=1 LUT2=1 LUT5=3 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 18.465 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1462, routed)        1.632    -0.861    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/CLK
    SLICE_X58Y36         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.405 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[0]/Q
                         net (fo=18, routed)          1.065     0.660    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg_n_1_[0]
    SLICE_X51Y37         LUT2 (Prop_lut2_I1_O)        0.124     0.784 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_55/O
                         net (fo=1, routed)           0.000     0.784    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_55_n_1
    SLICE_X51Y37         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     1.031 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_28/O[0]
                         net (fo=24, routed)          1.068     2.099    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/ADR_O_i0[0]
    SLICE_X60Y37         LUT6 (Prop_lut6_I4_O)        0.299     2.398 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_11/O
                         net (fo=1, routed)           0.854     3.252    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_11_n_1
    SLICE_X60Y43         LUT6 (Prop_lut6_I1_O)        0.124     3.376 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_5/O
                         net (fo=1, routed)           0.165     3.541    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_5_n_1
    SLICE_X60Y43         LUT6 (Prop_lut6_I4_O)        0.124     3.665 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_2/O
                         net (fo=5, routed)           0.583     4.248    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/S1_STB_O
    SLICE_X62Y40         LUT5 (Prop_lut5_I3_O)        0.124     4.372 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/memory_reg_0_i_23/O
                         net (fo=96, routed)          1.570     5.942    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/sel__1
    SLICE_X53Y46         LUT5 (Prop_lut5_I2_O)        0.124     6.066 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ack_o_internal_i_10/O
                         net (fo=3, routed)           1.232     7.299    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ack_o_internal_i_10_n_1
    SLICE_X62Y40         LUT6 (Prop_lut6_I5_O)        0.124     7.423 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ack_o_internal_i_4/O
                         net (fo=15, routed)          0.405     7.828    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ack_o_internal_i_4_n_1
    SLICE_X60Y40         LUT5 (Prop_lut5_I2_O)        0.124     7.952 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/memory_reg_0_i_2__0/O
                         net (fo=39, routed)          0.908     8.860    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/memory_reg_0_i_2__0_n_1
    SLICE_X58Y40         LUT6 (Prop_lut6_I4_O)        0.124     8.984 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/DataPath.Instruction[31]_i_10/O
                         net (fo=32, routed)          1.526    10.510    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/DataPath.Instruction[31]_i_10_n_1
    SLICE_X56Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.634 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/DataPath.Registers.regs_reg_r1_0_31_6_11_i_47/O
                         net (fo=1, routed)           1.132    11.766    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/DataPath.Registers.regs_reg_r1_0_31_6_11_i_47_n_1
    SLICE_X58Y34         LUT6 (Prop_lut6_I1_O)        0.124    11.890 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/DataPath.Registers.regs_reg_r1_0_31_6_11_i_45/O
                         net (fo=24, routed)          1.284    13.174    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/ControlUnit.Bus_Extend_reg_0
    SLICE_X49Y44         LUT6 (Prop_lut6_I5_O)        0.124    13.298 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_18_23_i_42/O
                         net (fo=1, routed)           0.433    13.731    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/ExtendedValue[22]
    SLICE_X49Y44         LUT6 (Prop_lut6_I3_O)        0.124    13.855 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_18_23_i_30/O
                         net (fo=1, routed)           0.788    14.642    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_18_23_i_30_n_1
    SLICE_X49Y33         LUT6 (Prop_lut6_I2_O)        0.124    14.766 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_18_23_i_17/O
                         net (fo=1, routed)           0.000    14.766    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ControlUnit.Reg_WrData_reg[2]_21
    SLICE_X49Y33         MUXF7 (Prop_muxf7_I0_O)      0.238    15.004 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/DataPath.Registers.regs_reg_r1_0_31_18_23_i_6/O
                         net (fo=4, routed)           0.816    15.820    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_18_23/DIC0
    SLICE_X50Y29         RAMD32                                       r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_18_23/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     19.999    19.999 r  
    L17                                               0.000    19.999 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    19.999    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.345 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.932    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.023 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1462, routed)        1.441    18.465    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_18_23/WCLK
    SLICE_X50Y29         RAMD32                                       r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_18_23/RAMC/CLK
                         clock pessimism              0.563    19.027    
                         clock uncertainty           -0.264    18.764    
    SLICE_X50Y29         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.349    18.415    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_18_23/RAMC
  -------------------------------------------------------------------
                         required time                         18.415    
                         arrival time                         -15.820    
  -------------------------------------------------------------------
                         slack                                  2.595    

Slack (MET) :             2.653ns  (required time - arrival time)
  Source:                 design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r4_0_31_24_29/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@19.999ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.624ns  (logic 2.852ns (17.156%)  route 13.772ns (82.844%))
  Logic Levels:           16  (CARRY4=1 LUT2=1 LUT4=1 LUT5=4 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns = ( 18.466 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1462, routed)        1.632    -0.861    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/CLK
    SLICE_X58Y36         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.405 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[0]/Q
                         net (fo=18, routed)          1.065     0.660    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg_n_1_[0]
    SLICE_X51Y37         LUT2 (Prop_lut2_I1_O)        0.124     0.784 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_55/O
                         net (fo=1, routed)           0.000     0.784    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_55_n_1
    SLICE_X51Y37         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     1.031 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_28/O[0]
                         net (fo=24, routed)          1.068     2.099    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/ADR_O_i0[0]
    SLICE_X60Y37         LUT6 (Prop_lut6_I4_O)        0.299     2.398 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_11/O
                         net (fo=1, routed)           0.854     3.252    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_11_n_1
    SLICE_X60Y43         LUT6 (Prop_lut6_I1_O)        0.124     3.376 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_5/O
                         net (fo=1, routed)           0.165     3.541    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_5_n_1
    SLICE_X60Y43         LUT6 (Prop_lut6_I4_O)        0.124     3.665 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_2/O
                         net (fo=5, routed)           0.583     4.248    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/S1_STB_O
    SLICE_X62Y40         LUT5 (Prop_lut5_I3_O)        0.124     4.372 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/memory_reg_0_i_23/O
                         net (fo=96, routed)          1.570     5.942    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/sel__1
    SLICE_X53Y46         LUT5 (Prop_lut5_I2_O)        0.124     6.066 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ack_o_internal_i_10/O
                         net (fo=3, routed)           1.232     7.299    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ack_o_internal_i_10_n_1
    SLICE_X62Y40         LUT6 (Prop_lut6_I5_O)        0.124     7.423 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ack_o_internal_i_4/O
                         net (fo=15, routed)          0.621     8.044    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ack_o_internal_i_4_n_1
    SLICE_X59Y39         LUT5 (Prop_lut5_I4_O)        0.124     8.168 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/memory_reg_0_i_24/O
                         net (fo=40, routed)          1.092     9.261    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/memory_reg_0_i_24_n_1
    SLICE_X48Y46         LUT4 (Prop_lut4_I2_O)        0.124     9.385 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/DataPath.Instruction[31]_i_9/O
                         net (fo=2, routed)           1.556    10.941    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/DataPath.Instruction[31]_i_9_n_1
    SLICE_X62Y34         LUT6 (Prop_lut6_I4_O)        0.124    11.065 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/DataPath.Instruction[31]_i_2/O
                         net (fo=6, routed)           1.065    12.130    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/Kontroll_reg[31]_1
    SLICE_X53Y36         LUT5 (Prop_lut5_I0_O)        0.124    12.254 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_12_17_i_43/O
                         net (fo=16, routed)          0.852    13.106    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/p_0_in0
    SLICE_X48Y43         LUT6 (Prop_lut6_I3_O)        0.124    13.230 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29_i_42/O
                         net (fo=1, routed)           0.444    13.674    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/ExtendedValue[28]
    SLICE_X48Y43         LUT6 (Prop_lut6_I3_O)        0.124    13.798 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29_i_30/O
                         net (fo=1, routed)           0.794    14.592    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29_i_30_n_1
    SLICE_X48Y35         LUT6 (Prop_lut6_I2_O)        0.124    14.716 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29_i_17/O
                         net (fo=1, routed)           0.000    14.716    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ControlUnit.Reg_WrData_reg[2]_27
    SLICE_X48Y35         MUXF7 (Prop_muxf7_I0_O)      0.238    14.954 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/DataPath.Registers.regs_reg_r1_0_31_24_29_i_6/O
                         net (fo=4, routed)           0.809    15.763    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r4_0_31_24_29/DIC0
    SLICE_X52Y31         RAMD32                                       r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r4_0_31_24_29/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     19.999    19.999 r  
    L17                                               0.000    19.999 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    19.999    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.345 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.932    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.023 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1462, routed)        1.442    18.466    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r4_0_31_24_29/WCLK
    SLICE_X52Y31         RAMD32                                       r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r4_0_31_24_29/RAMC/CLK
                         clock pessimism              0.563    19.028    
                         clock uncertainty           -0.264    18.765    
    SLICE_X52Y31         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.349    18.416    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r4_0_31_24_29/RAMC
  -------------------------------------------------------------------
                         required time                         18.416    
                         arrival time                         -15.763    
  -------------------------------------------------------------------
                         slack                                  2.653    

Slack (MET) :             2.655ns  (required time - arrival time)
  Source:                 design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@19.999ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.546ns  (logic 2.826ns (17.080%)  route 13.720ns (82.920%))
  Logic Levels:           16  (CARRY4=1 LUT2=1 LUT4=1 LUT5=4 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 18.465 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1462, routed)        1.632    -0.861    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/CLK
    SLICE_X58Y36         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.405 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[0]/Q
                         net (fo=18, routed)          1.065     0.660    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg_n_1_[0]
    SLICE_X51Y37         LUT2 (Prop_lut2_I1_O)        0.124     0.784 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_55/O
                         net (fo=1, routed)           0.000     0.784    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_55_n_1
    SLICE_X51Y37         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     1.031 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_28/O[0]
                         net (fo=24, routed)          1.068     2.099    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/ADR_O_i0[0]
    SLICE_X60Y37         LUT6 (Prop_lut6_I4_O)        0.299     2.398 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_11/O
                         net (fo=1, routed)           0.854     3.252    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_11_n_1
    SLICE_X60Y43         LUT6 (Prop_lut6_I1_O)        0.124     3.376 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_5/O
                         net (fo=1, routed)           0.165     3.541    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_5_n_1
    SLICE_X60Y43         LUT6 (Prop_lut6_I4_O)        0.124     3.665 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_2/O
                         net (fo=5, routed)           0.583     4.248    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/S1_STB_O
    SLICE_X62Y40         LUT5 (Prop_lut5_I3_O)        0.124     4.372 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/memory_reg_0_i_23/O
                         net (fo=96, routed)          1.570     5.942    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/sel__1
    SLICE_X53Y46         LUT5 (Prop_lut5_I2_O)        0.124     6.066 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ack_o_internal_i_10/O
                         net (fo=3, routed)           1.232     7.299    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ack_o_internal_i_10_n_1
    SLICE_X62Y40         LUT6 (Prop_lut6_I5_O)        0.124     7.423 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ack_o_internal_i_4/O
                         net (fo=15, routed)          0.621     8.044    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ack_o_internal_i_4_n_1
    SLICE_X59Y39         LUT5 (Prop_lut5_I4_O)        0.124     8.168 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/memory_reg_0_i_24/O
                         net (fo=40, routed)          1.092     9.261    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/memory_reg_0_i_24_n_1
    SLICE_X48Y46         LUT4 (Prop_lut4_I2_O)        0.124     9.385 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/DataPath.Instruction[31]_i_9/O
                         net (fo=2, routed)           1.556    10.941    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/DataPath.Instruction[31]_i_9_n_1
    SLICE_X62Y34         LUT6 (Prop_lut6_I4_O)        0.124    11.065 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/DataPath.Instruction[31]_i_2/O
                         net (fo=6, routed)           1.065    12.130    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/Kontroll_reg[31]_1
    SLICE_X53Y36         LUT5 (Prop_lut5_I0_O)        0.124    12.254 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_12_17_i_43/O
                         net (fo=16, routed)          1.044    13.298    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/p_0_in0
    SLICE_X49Y45         LUT6 (Prop_lut6_I3_O)        0.124    13.422 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29_i_40/O
                         net (fo=1, routed)           0.585    14.007    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/ExtendedValue[29]
    SLICE_X48Y44         LUT6 (Prop_lut6_I3_O)        0.124    14.131 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29_i_28/O
                         net (fo=1, routed)           0.610    14.741    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29_i_28_n_1
    SLICE_X49Y37         LUT6 (Prop_lut6_I2_O)        0.124    14.865 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29_i_15/O
                         net (fo=1, routed)           0.000    14.865    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ControlUnit.Reg_WrData_reg[2]_28
    SLICE_X49Y37         MUXF7 (Prop_muxf7_I0_O)      0.212    15.077 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/DataPath.Registers.regs_reg_r1_0_31_24_29_i_5/O
                         net (fo=4, routed)           0.608    15.685    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29/DIC1
    SLICE_X50Y30         RAMD32                                       r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     19.999    19.999 r  
    L17                                               0.000    19.999 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    19.999    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.345 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.932    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.023 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1462, routed)        1.441    18.465    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29/WCLK
    SLICE_X50Y30         RAMD32                                       r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29/RAMC_D1/CLK
                         clock pessimism              0.563    19.027    
                         clock uncertainty           -0.264    18.764    
    SLICE_X50Y30         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.424    18.340    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29/RAMC_D1
  -------------------------------------------------------------------
                         required time                         18.340    
                         arrival time                         -15.685    
  -------------------------------------------------------------------
                         slack                                  2.655    

Slack (MET) :             2.659ns  (required time - arrival time)
  Source:                 design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@19.999ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.617ns  (logic 2.852ns (17.163%)  route 13.765ns (82.837%))
  Logic Levels:           16  (CARRY4=1 LUT2=1 LUT4=1 LUT5=4 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 18.465 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1462, routed)        1.632    -0.861    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/CLK
    SLICE_X58Y36         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.405 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[0]/Q
                         net (fo=18, routed)          1.065     0.660    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg_n_1_[0]
    SLICE_X51Y37         LUT2 (Prop_lut2_I1_O)        0.124     0.784 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_55/O
                         net (fo=1, routed)           0.000     0.784    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_55_n_1
    SLICE_X51Y37         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     1.031 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_28/O[0]
                         net (fo=24, routed)          1.068     2.099    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/ADR_O_i0[0]
    SLICE_X60Y37         LUT6 (Prop_lut6_I4_O)        0.299     2.398 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_11/O
                         net (fo=1, routed)           0.854     3.252    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_11_n_1
    SLICE_X60Y43         LUT6 (Prop_lut6_I1_O)        0.124     3.376 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_5/O
                         net (fo=1, routed)           0.165     3.541    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_5_n_1
    SLICE_X60Y43         LUT6 (Prop_lut6_I4_O)        0.124     3.665 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_2/O
                         net (fo=5, routed)           0.583     4.248    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/S1_STB_O
    SLICE_X62Y40         LUT5 (Prop_lut5_I3_O)        0.124     4.372 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/memory_reg_0_i_23/O
                         net (fo=96, routed)          1.570     5.942    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/sel__1
    SLICE_X53Y46         LUT5 (Prop_lut5_I2_O)        0.124     6.066 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ack_o_internal_i_10/O
                         net (fo=3, routed)           1.232     7.299    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ack_o_internal_i_10_n_1
    SLICE_X62Y40         LUT6 (Prop_lut6_I5_O)        0.124     7.423 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ack_o_internal_i_4/O
                         net (fo=15, routed)          0.621     8.044    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ack_o_internal_i_4_n_1
    SLICE_X59Y39         LUT5 (Prop_lut5_I4_O)        0.124     8.168 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/memory_reg_0_i_24/O
                         net (fo=40, routed)          1.092     9.261    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/memory_reg_0_i_24_n_1
    SLICE_X48Y46         LUT4 (Prop_lut4_I2_O)        0.124     9.385 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/DataPath.Instruction[31]_i_9/O
                         net (fo=2, routed)           1.556    10.941    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/DataPath.Instruction[31]_i_9_n_1
    SLICE_X62Y34         LUT6 (Prop_lut6_I4_O)        0.124    11.065 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/DataPath.Instruction[31]_i_2/O
                         net (fo=6, routed)           1.065    12.130    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/Kontroll_reg[31]_1
    SLICE_X53Y36         LUT5 (Prop_lut5_I0_O)        0.124    12.254 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_12_17_i_43/O
                         net (fo=16, routed)          0.852    13.106    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/p_0_in0
    SLICE_X48Y43         LUT6 (Prop_lut6_I3_O)        0.124    13.230 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29_i_42/O
                         net (fo=1, routed)           0.444    13.674    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/ExtendedValue[28]
    SLICE_X48Y43         LUT6 (Prop_lut6_I3_O)        0.124    13.798 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29_i_30/O
                         net (fo=1, routed)           0.794    14.592    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29_i_30_n_1
    SLICE_X48Y35         LUT6 (Prop_lut6_I2_O)        0.124    14.716 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29_i_17/O
                         net (fo=1, routed)           0.000    14.716    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ControlUnit.Reg_WrData_reg[2]_27
    SLICE_X48Y35         MUXF7 (Prop_muxf7_I0_O)      0.238    14.954 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/DataPath.Registers.regs_reg_r1_0_31_24_29_i_6/O
                         net (fo=4, routed)           0.802    15.756    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29/DIC0
    SLICE_X50Y30         RAMD32                                       r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     19.999    19.999 r  
    L17                                               0.000    19.999 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    19.999    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.345 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.932    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.023 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1462, routed)        1.441    18.465    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29/WCLK
    SLICE_X50Y30         RAMD32                                       r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29/RAMC/CLK
                         clock pessimism              0.563    19.027    
                         clock uncertainty           -0.264    18.764    
    SLICE_X50Y30         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.349    18.415    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29/RAMC
  -------------------------------------------------------------------
                         required time                         18.415    
                         arrival time                         -15.756    
  -------------------------------------------------------------------
                         slack                                  2.659    

Slack (MET) :             2.674ns  (required time - arrival time)
  Source:                 design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r4_0_31_24_29/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@19.999ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.528ns  (logic 2.826ns (17.098%)  route 13.702ns (82.902%))
  Logic Levels:           16  (CARRY4=1 LUT2=1 LUT4=1 LUT5=4 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns = ( 18.466 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1462, routed)        1.632    -0.861    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/CLK
    SLICE_X58Y36         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.405 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[0]/Q
                         net (fo=18, routed)          1.065     0.660    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg_n_1_[0]
    SLICE_X51Y37         LUT2 (Prop_lut2_I1_O)        0.124     0.784 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_55/O
                         net (fo=1, routed)           0.000     0.784    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_55_n_1
    SLICE_X51Y37         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     1.031 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_28/O[0]
                         net (fo=24, routed)          1.068     2.099    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/ADR_O_i0[0]
    SLICE_X60Y37         LUT6 (Prop_lut6_I4_O)        0.299     2.398 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_11/O
                         net (fo=1, routed)           0.854     3.252    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_11_n_1
    SLICE_X60Y43         LUT6 (Prop_lut6_I1_O)        0.124     3.376 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_5/O
                         net (fo=1, routed)           0.165     3.541    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_5_n_1
    SLICE_X60Y43         LUT6 (Prop_lut6_I4_O)        0.124     3.665 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_2/O
                         net (fo=5, routed)           0.583     4.248    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/S1_STB_O
    SLICE_X62Y40         LUT5 (Prop_lut5_I3_O)        0.124     4.372 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/memory_reg_0_i_23/O
                         net (fo=96, routed)          1.570     5.942    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/sel__1
    SLICE_X53Y46         LUT5 (Prop_lut5_I2_O)        0.124     6.066 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ack_o_internal_i_10/O
                         net (fo=3, routed)           1.232     7.299    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ack_o_internal_i_10_n_1
    SLICE_X62Y40         LUT6 (Prop_lut6_I5_O)        0.124     7.423 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ack_o_internal_i_4/O
                         net (fo=15, routed)          0.621     8.044    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ack_o_internal_i_4_n_1
    SLICE_X59Y39         LUT5 (Prop_lut5_I4_O)        0.124     8.168 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/memory_reg_0_i_24/O
                         net (fo=40, routed)          1.092     9.261    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/memory_reg_0_i_24_n_1
    SLICE_X48Y46         LUT4 (Prop_lut4_I2_O)        0.124     9.385 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/DataPath.Instruction[31]_i_9/O
                         net (fo=2, routed)           1.556    10.941    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/DataPath.Instruction[31]_i_9_n_1
    SLICE_X62Y34         LUT6 (Prop_lut6_I4_O)        0.124    11.065 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/DataPath.Instruction[31]_i_2/O
                         net (fo=6, routed)           1.065    12.130    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/Kontroll_reg[31]_1
    SLICE_X53Y36         LUT5 (Prop_lut5_I0_O)        0.124    12.254 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_12_17_i_43/O
                         net (fo=16, routed)          1.044    13.298    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/p_0_in0
    SLICE_X49Y45         LUT6 (Prop_lut6_I3_O)        0.124    13.422 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29_i_40/O
                         net (fo=1, routed)           0.585    14.007    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/ExtendedValue[29]
    SLICE_X48Y44         LUT6 (Prop_lut6_I3_O)        0.124    14.131 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29_i_28/O
                         net (fo=1, routed)           0.610    14.741    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29_i_28_n_1
    SLICE_X49Y37         LUT6 (Prop_lut6_I2_O)        0.124    14.865 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29_i_15/O
                         net (fo=1, routed)           0.000    14.865    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ControlUnit.Reg_WrData_reg[2]_28
    SLICE_X49Y37         MUXF7 (Prop_muxf7_I0_O)      0.212    15.077 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/DataPath.Registers.regs_reg_r1_0_31_24_29_i_5/O
                         net (fo=4, routed)           0.590    15.667    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r4_0_31_24_29/DIC1
    SLICE_X52Y31         RAMD32                                       r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r4_0_31_24_29/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     19.999    19.999 r  
    L17                                               0.000    19.999 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    19.999    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.345 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.932    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.023 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1462, routed)        1.442    18.466    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r4_0_31_24_29/WCLK
    SLICE_X52Y31         RAMD32                                       r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r4_0_31_24_29/RAMC_D1/CLK
                         clock pessimism              0.563    19.028    
                         clock uncertainty           -0.264    18.765    
    SLICE_X52Y31         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.424    18.341    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r4_0_31_24_29/RAMC_D1
  -------------------------------------------------------------------
                         required time                         18.341    
                         arrival time                         -15.667    
  -------------------------------------------------------------------
                         slack                                  2.674    

Slack (MET) :             2.686ns  (required time - arrival time)
  Source:                 design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r4_0_31_24_29/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@19.999ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.508ns  (logic 2.852ns (17.277%)  route 13.656ns (82.723%))
  Logic Levels:           16  (CARRY4=1 LUT2=1 LUT4=1 LUT5=4 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns = ( 18.466 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1462, routed)        1.632    -0.861    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/CLK
    SLICE_X58Y36         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.405 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[0]/Q
                         net (fo=18, routed)          1.065     0.660    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg_n_1_[0]
    SLICE_X51Y37         LUT2 (Prop_lut2_I1_O)        0.124     0.784 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_55/O
                         net (fo=1, routed)           0.000     0.784    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_55_n_1
    SLICE_X51Y37         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     1.031 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_28/O[0]
                         net (fo=24, routed)          1.068     2.099    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/ADR_O_i0[0]
    SLICE_X60Y37         LUT6 (Prop_lut6_I4_O)        0.299     2.398 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_11/O
                         net (fo=1, routed)           0.854     3.252    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_11_n_1
    SLICE_X60Y43         LUT6 (Prop_lut6_I1_O)        0.124     3.376 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_5/O
                         net (fo=1, routed)           0.165     3.541    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_5_n_1
    SLICE_X60Y43         LUT6 (Prop_lut6_I4_O)        0.124     3.665 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_2/O
                         net (fo=5, routed)           0.583     4.248    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/S1_STB_O
    SLICE_X62Y40         LUT5 (Prop_lut5_I3_O)        0.124     4.372 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/memory_reg_0_i_23/O
                         net (fo=96, routed)          1.570     5.942    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/sel__1
    SLICE_X53Y46         LUT5 (Prop_lut5_I2_O)        0.124     6.066 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ack_o_internal_i_10/O
                         net (fo=3, routed)           1.232     7.299    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ack_o_internal_i_10_n_1
    SLICE_X62Y40         LUT6 (Prop_lut6_I5_O)        0.124     7.423 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ack_o_internal_i_4/O
                         net (fo=15, routed)          0.621     8.044    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ack_o_internal_i_4_n_1
    SLICE_X59Y39         LUT5 (Prop_lut5_I4_O)        0.124     8.168 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/memory_reg_0_i_24/O
                         net (fo=40, routed)          1.092     9.261    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/memory_reg_0_i_24_n_1
    SLICE_X48Y46         LUT4 (Prop_lut4_I2_O)        0.124     9.385 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/DataPath.Instruction[31]_i_9/O
                         net (fo=2, routed)           1.556    10.941    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/DataPath.Instruction[31]_i_9_n_1
    SLICE_X62Y34         LUT6 (Prop_lut6_I4_O)        0.124    11.065 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/DataPath.Instruction[31]_i_2/O
                         net (fo=6, routed)           1.065    12.130    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/Kontroll_reg[31]_1
    SLICE_X53Y36         LUT5 (Prop_lut5_I0_O)        0.124    12.254 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_12_17_i_43/O
                         net (fo=16, routed)          0.837    13.091    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/p_0_in0
    SLICE_X49Y43         LUT6 (Prop_lut6_I3_O)        0.124    13.215 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29_i_32/O
                         net (fo=1, routed)           0.510    13.725    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/ExtendedValue[25]
    SLICE_X47Y43         LUT6 (Prop_lut6_I3_O)        0.124    13.849 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29_i_20/O
                         net (fo=1, routed)           0.746    14.596    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29_i_20_n_1
    SLICE_X49Y35         LUT6 (Prop_lut6_I2_O)        0.124    14.720 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29_i_7/O
                         net (fo=1, routed)           0.000    14.720    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ControlUnit.Reg_WrData_reg[2]_24
    SLICE_X49Y35         MUXF7 (Prop_muxf7_I0_O)      0.238    14.958 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/DataPath.Registers.regs_reg_r1_0_31_24_29_i_1/O
                         net (fo=4, routed)           0.689    15.647    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r4_0_31_24_29/DIA1
    SLICE_X52Y31         RAMD32                                       r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r4_0_31_24_29/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     19.999    19.999 r  
    L17                                               0.000    19.999 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    19.999    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.345 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.932    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.023 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1462, routed)        1.442    18.466    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r4_0_31_24_29/WCLK
    SLICE_X52Y31         RAMD32                                       r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r4_0_31_24_29/RAMA_D1/CLK
                         clock pessimism              0.563    19.028    
                         clock uncertainty           -0.264    18.765    
    SLICE_X52Y31         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.432    18.333    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r4_0_31_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                         18.333    
                         arrival time                         -15.647    
  -------------------------------------------------------------------
                         slack                                  2.686    

Slack (MET) :             2.703ns  (required time - arrival time)
  Source:                 design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r4_0_31_24_29/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@19.999ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.586ns  (logic 2.826ns (17.038%)  route 13.760ns (82.962%))
  Logic Levels:           16  (CARRY4=1 LUT2=1 LUT4=1 LUT5=4 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns = ( 18.466 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1462, routed)        1.632    -0.861    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/CLK
    SLICE_X58Y36         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.405 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[0]/Q
                         net (fo=18, routed)          1.065     0.660    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg_n_1_[0]
    SLICE_X51Y37         LUT2 (Prop_lut2_I1_O)        0.124     0.784 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_55/O
                         net (fo=1, routed)           0.000     0.784    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_55_n_1
    SLICE_X51Y37         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     1.031 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_28/O[0]
                         net (fo=24, routed)          1.068     2.099    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/ADR_O_i0[0]
    SLICE_X60Y37         LUT6 (Prop_lut6_I4_O)        0.299     2.398 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_11/O
                         net (fo=1, routed)           0.854     3.252    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_11_n_1
    SLICE_X60Y43         LUT6 (Prop_lut6_I1_O)        0.124     3.376 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_5/O
                         net (fo=1, routed)           0.165     3.541    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_5_n_1
    SLICE_X60Y43         LUT6 (Prop_lut6_I4_O)        0.124     3.665 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_2/O
                         net (fo=5, routed)           0.583     4.248    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/S1_STB_O
    SLICE_X62Y40         LUT5 (Prop_lut5_I3_O)        0.124     4.372 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/memory_reg_0_i_23/O
                         net (fo=96, routed)          1.570     5.942    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/sel__1
    SLICE_X53Y46         LUT5 (Prop_lut5_I2_O)        0.124     6.066 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ack_o_internal_i_10/O
                         net (fo=3, routed)           1.232     7.299    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ack_o_internal_i_10_n_1
    SLICE_X62Y40         LUT6 (Prop_lut6_I5_O)        0.124     7.423 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ack_o_internal_i_4/O
                         net (fo=15, routed)          0.621     8.044    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ack_o_internal_i_4_n_1
    SLICE_X59Y39         LUT5 (Prop_lut5_I4_O)        0.124     8.168 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/memory_reg_0_i_24/O
                         net (fo=40, routed)          1.092     9.261    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/memory_reg_0_i_24_n_1
    SLICE_X48Y46         LUT4 (Prop_lut4_I2_O)        0.124     9.385 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/DataPath.Instruction[31]_i_9/O
                         net (fo=2, routed)           1.556    10.941    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/DataPath.Instruction[31]_i_9_n_1
    SLICE_X62Y34         LUT6 (Prop_lut6_I4_O)        0.124    11.065 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/DataPath.Instruction[31]_i_2/O
                         net (fo=6, routed)           1.065    12.130    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/Kontroll_reg[31]_1
    SLICE_X53Y36         LUT5 (Prop_lut5_I0_O)        0.124    12.254 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_12_17_i_43/O
                         net (fo=16, routed)          0.938    13.192    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/p_0_in0
    SLICE_X48Y42         LUT6 (Prop_lut6_I3_O)        0.124    13.316 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29_i_34/O
                         net (fo=1, routed)           0.494    13.810    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/ExtendedValue[24]
    SLICE_X47Y42         LUT6 (Prop_lut6_I3_O)        0.124    13.934 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29_i_22/O
                         net (fo=1, routed)           0.736    14.670    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29_i_22_n_1
    SLICE_X48Y35         LUT6 (Prop_lut6_I2_O)        0.124    14.794 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29_i_9/O
                         net (fo=1, routed)           0.000    14.794    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ControlUnit.Reg_WrData_reg[2]_23
    SLICE_X48Y35         MUXF7 (Prop_muxf7_I0_O)      0.212    15.006 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/DataPath.Registers.regs_reg_r1_0_31_24_29_i_2/O
                         net (fo=4, routed)           0.720    15.726    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r4_0_31_24_29/DIA0
    SLICE_X52Y31         RAMD32                                       r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r4_0_31_24_29/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     19.999    19.999 r  
    L17                                               0.000    19.999 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    19.999    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.345 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.932    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.023 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1462, routed)        1.442    18.466    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r4_0_31_24_29/WCLK
    SLICE_X52Y31         RAMD32                                       r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r4_0_31_24_29/RAMA/CLK
                         clock pessimism              0.563    19.028    
                         clock uncertainty           -0.264    18.765    
    SLICE_X52Y31         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.336    18.429    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r4_0_31_24_29/RAMA
  -------------------------------------------------------------------
                         required time                         18.429    
                         arrival time                         -15.726    
  -------------------------------------------------------------------
                         slack                                  2.703    

Slack (MET) :             2.730ns  (required time - arrival time)
  Source:                 design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@19.999ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.492ns  (logic 2.826ns (17.136%)  route 13.666ns (82.864%))
  Logic Levels:           16  (CARRY4=1 LUT2=1 LUT4=1 LUT5=4 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 18.465 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1462, routed)        1.632    -0.861    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/CLK
    SLICE_X58Y36         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.405 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[0]/Q
                         net (fo=18, routed)          1.065     0.660    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg_n_1_[0]
    SLICE_X51Y37         LUT2 (Prop_lut2_I1_O)        0.124     0.784 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_55/O
                         net (fo=1, routed)           0.000     0.784    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_55_n_1
    SLICE_X51Y37         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     1.031 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_28/O[0]
                         net (fo=24, routed)          1.068     2.099    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/ADR_O_i0[0]
    SLICE_X60Y37         LUT6 (Prop_lut6_I4_O)        0.299     2.398 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_11/O
                         net (fo=1, routed)           0.854     3.252    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_11_n_1
    SLICE_X60Y43         LUT6 (Prop_lut6_I1_O)        0.124     3.376 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_5/O
                         net (fo=1, routed)           0.165     3.541    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_5_n_1
    SLICE_X60Y43         LUT6 (Prop_lut6_I4_O)        0.124     3.665 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_2/O
                         net (fo=5, routed)           0.583     4.248    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/S1_STB_O
    SLICE_X62Y40         LUT5 (Prop_lut5_I3_O)        0.124     4.372 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/memory_reg_0_i_23/O
                         net (fo=96, routed)          1.570     5.942    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/sel__1
    SLICE_X53Y46         LUT5 (Prop_lut5_I2_O)        0.124     6.066 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ack_o_internal_i_10/O
                         net (fo=3, routed)           1.232     7.299    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ack_o_internal_i_10_n_1
    SLICE_X62Y40         LUT6 (Prop_lut6_I5_O)        0.124     7.423 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ack_o_internal_i_4/O
                         net (fo=15, routed)          0.621     8.044    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ack_o_internal_i_4_n_1
    SLICE_X59Y39         LUT5 (Prop_lut5_I4_O)        0.124     8.168 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/memory_reg_0_i_24/O
                         net (fo=40, routed)          1.092     9.261    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/memory_reg_0_i_24_n_1
    SLICE_X48Y46         LUT4 (Prop_lut4_I2_O)        0.124     9.385 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/DataPath.Instruction[31]_i_9/O
                         net (fo=2, routed)           1.556    10.941    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/DataPath.Instruction[31]_i_9_n_1
    SLICE_X62Y34         LUT6 (Prop_lut6_I4_O)        0.124    11.065 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/DataPath.Instruction[31]_i_2/O
                         net (fo=6, routed)           1.065    12.130    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/Kontroll_reg[31]_1
    SLICE_X53Y36         LUT5 (Prop_lut5_I0_O)        0.124    12.254 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_12_17_i_43/O
                         net (fo=16, routed)          0.823    13.077    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/p_0_in0
    SLICE_X50Y45         LUT6 (Prop_lut6_I3_O)        0.124    13.201 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29_i_36/O
                         net (fo=1, routed)           0.452    13.653    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/ExtendedValue[27]
    SLICE_X50Y45         LUT6 (Prop_lut6_I3_O)        0.124    13.777 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29_i_24/O
                         net (fo=1, routed)           0.758    14.536    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29_i_24_n_1
    SLICE_X51Y35         LUT6 (Prop_lut6_I2_O)        0.124    14.660 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29_i_11/O
                         net (fo=1, routed)           0.000    14.660    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ControlUnit.Reg_WrData_reg[2]_26
    SLICE_X51Y35         MUXF7 (Prop_muxf7_I0_O)      0.212    14.872 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/DataPath.Registers.regs_reg_r1_0_31_24_29_i_3/O
                         net (fo=4, routed)           0.759    15.631    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29/DIB1
    SLICE_X50Y30         RAMD32                                       r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     19.999    19.999 r  
    L17                                               0.000    19.999 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    19.999    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.345 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.932    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.023 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1462, routed)        1.441    18.465    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29/WCLK
    SLICE_X50Y30         RAMD32                                       r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29/RAMB_D1/CLK
                         clock pessimism              0.563    19.027    
                         clock uncertainty           -0.264    18.764    
    SLICE_X50Y30         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.403    18.361    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29/RAMB_D1
  -------------------------------------------------------------------
                         required time                         18.361    
                         arrival time                         -15.631    
  -------------------------------------------------------------------
                         slack                                  2.730    

Slack (MET) :             2.735ns  (required time - arrival time)
  Source:                 design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r2_0_31_24_29/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@19.999ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.471ns  (logic 2.826ns (17.158%)  route 13.645ns (82.842%))
  Logic Levels:           16  (CARRY4=1 LUT2=1 LUT4=1 LUT5=4 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 18.470 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1462, routed)        1.632    -0.861    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/CLK
    SLICE_X58Y36         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.405 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[0]/Q
                         net (fo=18, routed)          1.065     0.660    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg_n_1_[0]
    SLICE_X51Y37         LUT2 (Prop_lut2_I1_O)        0.124     0.784 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_55/O
                         net (fo=1, routed)           0.000     0.784    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_55_n_1
    SLICE_X51Y37         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     1.031 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_28/O[0]
                         net (fo=24, routed)          1.068     2.099    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/ADR_O_i0[0]
    SLICE_X60Y37         LUT6 (Prop_lut6_I4_O)        0.299     2.398 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_11/O
                         net (fo=1, routed)           0.854     3.252    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_11_n_1
    SLICE_X60Y43         LUT6 (Prop_lut6_I1_O)        0.124     3.376 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_5/O
                         net (fo=1, routed)           0.165     3.541    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_5_n_1
    SLICE_X60Y43         LUT6 (Prop_lut6_I4_O)        0.124     3.665 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_2/O
                         net (fo=5, routed)           0.583     4.248    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/S1_STB_O
    SLICE_X62Y40         LUT5 (Prop_lut5_I3_O)        0.124     4.372 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/memory_reg_0_i_23/O
                         net (fo=96, routed)          1.570     5.942    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/sel__1
    SLICE_X53Y46         LUT5 (Prop_lut5_I2_O)        0.124     6.066 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ack_o_internal_i_10/O
                         net (fo=3, routed)           1.232     7.299    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ack_o_internal_i_10_n_1
    SLICE_X62Y40         LUT6 (Prop_lut6_I5_O)        0.124     7.423 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ack_o_internal_i_4/O
                         net (fo=15, routed)          0.621     8.044    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ack_o_internal_i_4_n_1
    SLICE_X59Y39         LUT5 (Prop_lut5_I4_O)        0.124     8.168 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/memory_reg_0_i_24/O
                         net (fo=40, routed)          1.092     9.261    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/memory_reg_0_i_24_n_1
    SLICE_X48Y46         LUT4 (Prop_lut4_I2_O)        0.124     9.385 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/DataPath.Instruction[31]_i_9/O
                         net (fo=2, routed)           1.556    10.941    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/DataPath.Instruction[31]_i_9_n_1
    SLICE_X62Y34         LUT6 (Prop_lut6_I4_O)        0.124    11.065 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/DataPath.Instruction[31]_i_2/O
                         net (fo=6, routed)           1.065    12.130    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/Kontroll_reg[31]_1
    SLICE_X53Y36         LUT5 (Prop_lut5_I0_O)        0.124    12.254 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_12_17_i_43/O
                         net (fo=16, routed)          1.044    13.298    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/p_0_in0
    SLICE_X49Y45         LUT6 (Prop_lut6_I3_O)        0.124    13.422 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29_i_40/O
                         net (fo=1, routed)           0.585    14.007    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/ExtendedValue[29]
    SLICE_X48Y44         LUT6 (Prop_lut6_I3_O)        0.124    14.131 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29_i_28/O
                         net (fo=1, routed)           0.610    14.741    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29_i_28_n_1
    SLICE_X49Y37         LUT6 (Prop_lut6_I2_O)        0.124    14.865 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29_i_15/O
                         net (fo=1, routed)           0.000    14.865    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ControlUnit.Reg_WrData_reg[2]_28
    SLICE_X49Y37         MUXF7 (Prop_muxf7_I0_O)      0.212    15.077 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/DataPath.Registers.regs_reg_r1_0_31_24_29_i_5/O
                         net (fo=4, routed)           0.533    15.610    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r2_0_31_24_29/DIC1
    SLICE_X50Y34         RAMD32                                       r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r2_0_31_24_29/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     19.999    19.999 r  
    L17                                               0.000    19.999 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    19.999    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.345 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.932    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.023 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1462, routed)        1.446    18.470    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r2_0_31_24_29/WCLK
    SLICE_X50Y34         RAMD32                                       r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r2_0_31_24_29/RAMC_D1/CLK
                         clock pessimism              0.563    19.032    
                         clock uncertainty           -0.264    18.769    
    SLICE_X50Y34         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.424    18.345    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r2_0_31_24_29/RAMC_D1
  -------------------------------------------------------------------
                         required time                         18.345    
                         arrival time                         -15.610    
  -------------------------------------------------------------------
                         slack                                  2.735    

Slack (MET) :             2.736ns  (required time - arrival time)
  Source:                 design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r3_0_31_24_29/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@19.999ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.471ns  (logic 2.826ns (17.158%)  route 13.645ns (82.842%))
  Logic Levels:           16  (CARRY4=1 LUT2=1 LUT4=1 LUT5=4 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 18.471 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1462, routed)        1.632    -0.861    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/CLK
    SLICE_X58Y36         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.405 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[0]/Q
                         net (fo=18, routed)          1.065     0.660    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg_n_1_[0]
    SLICE_X51Y37         LUT2 (Prop_lut2_I1_O)        0.124     0.784 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_55/O
                         net (fo=1, routed)           0.000     0.784    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_55_n_1
    SLICE_X51Y37         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     1.031 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_28/O[0]
                         net (fo=24, routed)          1.068     2.099    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/ADR_O_i0[0]
    SLICE_X60Y37         LUT6 (Prop_lut6_I4_O)        0.299     2.398 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_11/O
                         net (fo=1, routed)           0.854     3.252    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_11_n_1
    SLICE_X60Y43         LUT6 (Prop_lut6_I1_O)        0.124     3.376 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_5/O
                         net (fo=1, routed)           0.165     3.541    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_5_n_1
    SLICE_X60Y43         LUT6 (Prop_lut6_I4_O)        0.124     3.665 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_2/O
                         net (fo=5, routed)           0.583     4.248    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/S1_STB_O
    SLICE_X62Y40         LUT5 (Prop_lut5_I3_O)        0.124     4.372 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/memory_reg_0_i_23/O
                         net (fo=96, routed)          1.570     5.942    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/sel__1
    SLICE_X53Y46         LUT5 (Prop_lut5_I2_O)        0.124     6.066 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ack_o_internal_i_10/O
                         net (fo=3, routed)           1.232     7.299    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ack_o_internal_i_10_n_1
    SLICE_X62Y40         LUT6 (Prop_lut6_I5_O)        0.124     7.423 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ack_o_internal_i_4/O
                         net (fo=15, routed)          0.621     8.044    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ack_o_internal_i_4_n_1
    SLICE_X59Y39         LUT5 (Prop_lut5_I4_O)        0.124     8.168 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/memory_reg_0_i_24/O
                         net (fo=40, routed)          1.092     9.261    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/memory_reg_0_i_24_n_1
    SLICE_X48Y46         LUT4 (Prop_lut4_I2_O)        0.124     9.385 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/DataPath.Instruction[31]_i_9/O
                         net (fo=2, routed)           1.556    10.941    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/DataPath.Instruction[31]_i_9_n_1
    SLICE_X62Y34         LUT6 (Prop_lut6_I4_O)        0.124    11.065 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/DataPath.Instruction[31]_i_2/O
                         net (fo=6, routed)           1.065    12.130    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/Kontroll_reg[31]_1
    SLICE_X53Y36         LUT5 (Prop_lut5_I0_O)        0.124    12.254 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_12_17_i_43/O
                         net (fo=16, routed)          1.044    13.298    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/p_0_in0
    SLICE_X49Y45         LUT6 (Prop_lut6_I3_O)        0.124    13.422 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29_i_40/O
                         net (fo=1, routed)           0.585    14.007    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/ExtendedValue[29]
    SLICE_X48Y44         LUT6 (Prop_lut6_I3_O)        0.124    14.131 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29_i_28/O
                         net (fo=1, routed)           0.610    14.741    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29_i_28_n_1
    SLICE_X49Y37         LUT6 (Prop_lut6_I2_O)        0.124    14.865 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29_i_15/O
                         net (fo=1, routed)           0.000    14.865    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ControlUnit.Reg_WrData_reg[2]_28
    SLICE_X49Y37         MUXF7 (Prop_muxf7_I0_O)      0.212    15.077 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/DataPath.Registers.regs_reg_r1_0_31_24_29_i_5/O
                         net (fo=4, routed)           0.533    15.610    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r3_0_31_24_29/DIC1
    SLICE_X50Y35         RAMD32                                       r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r3_0_31_24_29/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     19.999    19.999 r  
    L17                                               0.000    19.999 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    19.999    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.345 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.932    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.023 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1462, routed)        1.447    18.471    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r3_0_31_24_29/WCLK
    SLICE_X50Y35         RAMD32                                       r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r3_0_31_24_29/RAMC_D1/CLK
                         clock pessimism              0.563    19.033    
                         clock uncertainty           -0.264    18.770    
    SLICE_X50Y35         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.424    18.346    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r3_0_31_24_29/RAMC_D1
  -------------------------------------------------------------------
                         required time                         18.346    
                         arrival time                         -15.610    
  -------------------------------------------------------------------
                         slack                                  2.736    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.div/division.Rechenwerk.W_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.div/division.Rechenwerk.remainder_abs_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.186ns (46.476%)  route 0.214ns (53.524%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1462, routed)        0.555    -0.609    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.div/CLK
    SLICE_X39Y30         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.div/division.Rechenwerk.W_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.div/division.Rechenwerk.W_reg[44]/Q
                         net (fo=4, routed)           0.214    -0.254    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.div/p_1_in[13]
    SLICE_X39Y31         LUT3 (Prop_lut3_I0_O)        0.045    -0.209 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.div/division.Rechenwerk.remainder_abs[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.209    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.div/R[13]
    SLICE_X39Y31         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.div/division.Rechenwerk.remainder_abs_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1462, routed)        0.823    -0.848    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.div/CLK
    SLICE_X39Y31         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.div/division.Rechenwerk.remainder_abs_reg[13]/C
                         clock pessimism              0.254    -0.594    
                         clock uncertainty            0.264    -0.330    
    SLICE_X39Y31         FDRE (Hold_fdre_C_D)         0.092    -0.238    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.div/division.Rechenwerk.remainder_abs_reg[13]
  -------------------------------------------------------------------
                         required time                          0.238    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.mult/P_reg2_reg[0][3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.mult/product_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.227ns (58.274%)  route 0.163ns (41.726%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1462, routed)        0.553    -0.611    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.mult/CLK
    SLICE_X36Y21         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.mult/P_reg2_reg[0][3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y21         FDRE (Prop_fdre_C_Q)         0.128    -0.483 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.mult/P_reg2_reg[0][3]__0/Q
                         net (fo=2, routed)           0.163    -0.320    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.mult/P_reg2_reg[0][3]__0_n_1
    SLICE_X36Y21         LUT4 (Prop_lut4_I3_O)        0.099    -0.221 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.mult/product[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.221    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.mult/p_0_in[3]
    SLICE_X36Y21         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.mult/product_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1462, routed)        0.820    -0.851    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.mult/CLK
    SLICE_X36Y21         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.mult/product_reg[3]/C
                         clock pessimism              0.240    -0.611    
                         clock uncertainty            0.264    -0.347    
    SLICE_X36Y21         FDRE (Hold_fdre_C_D)         0.092    -0.255    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.mult/product_reg[3]
  -------------------------------------------------------------------
                         required time                          0.255    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.mult/P_reg2_reg[0][8]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.mult/product_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.227ns (58.274%)  route 0.163ns (41.726%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1462, routed)        0.553    -0.611    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.mult/CLK
    SLICE_X36Y22         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.mult/P_reg2_reg[0][8]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y22         FDRE (Prop_fdre_C_Q)         0.128    -0.483 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.mult/P_reg2_reg[0][8]__0/Q
                         net (fo=2, routed)           0.163    -0.320    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.mult/P_reg2_reg[0][8]__0_n_1
    SLICE_X36Y22         LUT4 (Prop_lut4_I3_O)        0.099    -0.221 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.mult/product[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.221    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.mult/p_0_in[8]
    SLICE_X36Y22         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.mult/product_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1462, routed)        0.819    -0.852    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.mult/CLK
    SLICE_X36Y22         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.mult/product_reg[8]/C
                         clock pessimism              0.241    -0.611    
                         clock uncertainty            0.264    -0.347    
    SLICE_X36Y22         FDRE (Hold_fdre_C_D)         0.092    -0.255    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.mult/product_reg[8]
  -------------------------------------------------------------------
                         required time                          0.255    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/Output_Unit.DataPath.ReadData_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/Output_Unit.DataPath.ReadData_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.186ns (45.715%)  route 0.221ns (54.285%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1462, routed)        0.565    -0.599    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/CLK
    SLICE_X49Y42         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/Output_Unit.DataPath.ReadData_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/Output_Unit.DataPath.ReadData_reg[24]/Q
                         net (fo=1, routed)           0.221    -0.237    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ReadData[24]
    SLICE_X49Y47         LUT5 (Prop_lut5_I0_O)        0.045    -0.192 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/Output_Unit.DataPath.ReadData[28]_i_1/O
                         net (fo=1, routed)           0.000    -0.192    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/Output_Unit.DataPath.ReadData[28]_i_1_n_1
    SLICE_X49Y47         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/Output_Unit.DataPath.ReadData_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1462, routed)        0.837    -0.834    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/CLK
    SLICE_X49Y47         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/Output_Unit.DataPath.ReadData_reg[28]/C
                         clock pessimism              0.253    -0.581    
                         clock uncertainty            0.264    -0.317    
    SLICE_X49Y47         FDRE (Hold_fdre_C_D)         0.091    -0.226    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/Output_Unit.DataPath.ReadData_reg[28]
  -------------------------------------------------------------------
                         required time                          0.226    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.mult/P_reg2_reg[0][0]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.mult/product_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.148ns (44.633%)  route 0.184ns (55.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1462, routed)        0.553    -0.611    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.mult/CLK
    SLICE_X38Y22         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.mult/P_reg2_reg[0][0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y22         FDRE (Prop_fdre_C_Q)         0.148    -0.463 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.mult/P_reg2_reg[0][0]__0/Q
                         net (fo=2, routed)           0.184    -0.279    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.mult/p_0_in[0]
    SLICE_X39Y21         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.mult/product_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1462, routed)        0.820    -0.851    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.mult/CLK
    SLICE_X39Y21         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.mult/product_reg[0]/C
                         clock pessimism              0.254    -0.597    
                         clock uncertainty            0.264    -0.333    
    SLICE_X39Y21         FDRE (Hold_fdre_C_D)         0.017    -0.316    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.mult/product_reg[0]
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/Output_Unit.DataPath.IntervalCount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/TxD_DataIn_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.696ns  (logic 0.321ns (46.153%)  route 0.375ns (53.847%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1462, routed)        0.562    -0.602    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/CLK
    SLICE_X42Y51         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/Output_Unit.DataPath.IntervalCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y51         FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/Output_Unit.DataPath.IntervalCount_reg[2]/Q
                         net (fo=16, routed)          0.261    -0.177    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/Output_Unit.DataPath.IntervalCount_reg__0[2]
    SLICE_X42Y49         LUT5 (Prop_lut5_I3_O)        0.046    -0.131 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/TxD_DataIn_1[1]_i_3/O
                         net (fo=1, routed)           0.114    -0.017    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/TxD_DataIn_1[1]_i_3_n_1
    SLICE_X42Y48         LUT5 (Prop_lut5_I4_O)        0.111     0.094 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/TxD_DataIn_1[1]_i_1/O
                         net (fo=1, routed)           0.000     0.094    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/p_0_out[1]
    SLICE_X42Y48         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/TxD_DataIn_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1462, routed)        0.834    -0.837    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/CLK
    SLICE_X42Y48         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/TxD_DataIn_1_reg[1]/C
                         clock pessimism              0.507    -0.330    
                         clock uncertainty            0.264    -0.066    
    SLICE_X42Y48         FDRE (Hold_fdre_C_D)         0.120     0.054    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/TxD_DataIn_1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.054    
                         arrival time                           0.094    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r2_0_31_30_31/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.186ns (32.062%)  route 0.394ns (67.938%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1462, routed)        0.562    -0.602    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/CLK
    SLICE_X55Y36         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[19]/Q
                         net (fo=8, routed)           0.150    -0.311    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/rt[3]
    SLICE_X54Y36         LUT6 (Prop_lut6_I5_O)        0.045    -0.266 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_0_5_i_13/O
                         net (fo=192, routed)         0.244    -0.022    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r2_0_31_30_31/ADDRD3
    SLICE_X52Y35         RAMD32                                       r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r2_0_31_30_31/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1462, routed)        0.832    -0.839    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r2_0_31_30_31/WCLK
    SLICE_X52Y35         RAMD32                                       r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r2_0_31_30_31/RAMA/CLK
                         clock pessimism              0.273    -0.566    
                         clock uncertainty            0.264    -0.302    
    SLICE_X52Y35         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.062    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r2_0_31_30_31/RAMA
  -------------------------------------------------------------------
                         required time                          0.062    
                         arrival time                          -0.022    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r2_0_31_30_31/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.186ns (32.062%)  route 0.394ns (67.938%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1462, routed)        0.562    -0.602    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/CLK
    SLICE_X55Y36         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[19]/Q
                         net (fo=8, routed)           0.150    -0.311    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/rt[3]
    SLICE_X54Y36         LUT6 (Prop_lut6_I5_O)        0.045    -0.266 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_0_5_i_13/O
                         net (fo=192, routed)         0.244    -0.022    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r2_0_31_30_31/ADDRD3
    SLICE_X52Y35         RAMD32                                       r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r2_0_31_30_31/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1462, routed)        0.832    -0.839    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r2_0_31_30_31/WCLK
    SLICE_X52Y35         RAMD32                                       r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r2_0_31_30_31/RAMA_D1/CLK
                         clock pessimism              0.273    -0.566    
                         clock uncertainty            0.264    -0.302    
    SLICE_X52Y35         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.062    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r2_0_31_30_31/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.062    
                         arrival time                          -0.022    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r2_0_31_30_31/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.186ns (32.062%)  route 0.394ns (67.938%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1462, routed)        0.562    -0.602    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/CLK
    SLICE_X55Y36         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[19]/Q
                         net (fo=8, routed)           0.150    -0.311    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/rt[3]
    SLICE_X54Y36         LUT6 (Prop_lut6_I5_O)        0.045    -0.266 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_0_5_i_13/O
                         net (fo=192, routed)         0.244    -0.022    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r2_0_31_30_31/ADDRD3
    SLICE_X52Y35         RAMD32                                       r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r2_0_31_30_31/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1462, routed)        0.832    -0.839    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r2_0_31_30_31/WCLK
    SLICE_X52Y35         RAMD32                                       r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r2_0_31_30_31/RAMB/CLK
                         clock pessimism              0.273    -0.566    
                         clock uncertainty            0.264    -0.302    
    SLICE_X52Y35         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.062    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r2_0_31_30_31/RAMB
  -------------------------------------------------------------------
                         required time                          0.062    
                         arrival time                          -0.022    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r2_0_31_30_31/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.186ns (32.062%)  route 0.394ns (67.938%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1462, routed)        0.562    -0.602    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/CLK
    SLICE_X55Y36         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[19]/Q
                         net (fo=8, routed)           0.150    -0.311    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/rt[3]
    SLICE_X54Y36         LUT6 (Prop_lut6_I5_O)        0.045    -0.266 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_0_5_i_13/O
                         net (fo=192, routed)         0.244    -0.022    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r2_0_31_30_31/ADDRD3
    SLICE_X52Y35         RAMD32                                       r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r2_0_31_30_31/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1462, routed)        0.832    -0.839    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r2_0_31_30_31/WCLK
    SLICE_X52Y35         RAMD32                                       r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r2_0_31_30_31/RAMB_D1/CLK
                         clock pessimism              0.273    -0.566    
                         clock uncertainty            0.264    -0.302    
    SLICE_X52Y35         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.062    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r2_0_31_30_31/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.062    
                         arrival time                          -0.022    
  -------------------------------------------------------------------
                         slack                                  0.041    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        2.595ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.595ns  (required time - arrival time)
  Source:                 design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_18_23/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        16.681ns  (logic 2.852ns (17.097%)  route 13.829ns (82.903%))
  Logic Levels:           16  (CARRY4=1 LUT2=1 LUT5=3 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 18.465 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1462, routed)        1.632    -0.861    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/CLK
    SLICE_X58Y36         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.405 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[0]/Q
                         net (fo=18, routed)          1.065     0.660    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg_n_1_[0]
    SLICE_X51Y37         LUT2 (Prop_lut2_I1_O)        0.124     0.784 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_55/O
                         net (fo=1, routed)           0.000     0.784    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_55_n_1
    SLICE_X51Y37         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     1.031 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_28/O[0]
                         net (fo=24, routed)          1.068     2.099    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/ADR_O_i0[0]
    SLICE_X60Y37         LUT6 (Prop_lut6_I4_O)        0.299     2.398 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_11/O
                         net (fo=1, routed)           0.854     3.252    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_11_n_1
    SLICE_X60Y43         LUT6 (Prop_lut6_I1_O)        0.124     3.376 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_5/O
                         net (fo=1, routed)           0.165     3.541    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_5_n_1
    SLICE_X60Y43         LUT6 (Prop_lut6_I4_O)        0.124     3.665 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_2/O
                         net (fo=5, routed)           0.583     4.248    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/S1_STB_O
    SLICE_X62Y40         LUT5 (Prop_lut5_I3_O)        0.124     4.372 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/memory_reg_0_i_23/O
                         net (fo=96, routed)          1.570     5.942    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/sel__1
    SLICE_X53Y46         LUT5 (Prop_lut5_I2_O)        0.124     6.066 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ack_o_internal_i_10/O
                         net (fo=3, routed)           1.232     7.299    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ack_o_internal_i_10_n_1
    SLICE_X62Y40         LUT6 (Prop_lut6_I5_O)        0.124     7.423 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ack_o_internal_i_4/O
                         net (fo=15, routed)          0.405     7.828    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ack_o_internal_i_4_n_1
    SLICE_X60Y40         LUT5 (Prop_lut5_I2_O)        0.124     7.952 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/memory_reg_0_i_2__0/O
                         net (fo=39, routed)          0.908     8.860    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/memory_reg_0_i_2__0_n_1
    SLICE_X58Y40         LUT6 (Prop_lut6_I4_O)        0.124     8.984 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/DataPath.Instruction[31]_i_10/O
                         net (fo=32, routed)          1.526    10.510    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/DataPath.Instruction[31]_i_10_n_1
    SLICE_X56Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.634 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/DataPath.Registers.regs_reg_r1_0_31_6_11_i_47/O
                         net (fo=1, routed)           1.132    11.766    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/DataPath.Registers.regs_reg_r1_0_31_6_11_i_47_n_1
    SLICE_X58Y34         LUT6 (Prop_lut6_I1_O)        0.124    11.890 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/DataPath.Registers.regs_reg_r1_0_31_6_11_i_45/O
                         net (fo=24, routed)          1.284    13.174    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/ControlUnit.Bus_Extend_reg_0
    SLICE_X49Y44         LUT6 (Prop_lut6_I5_O)        0.124    13.298 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_18_23_i_42/O
                         net (fo=1, routed)           0.433    13.731    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/ExtendedValue[22]
    SLICE_X49Y44         LUT6 (Prop_lut6_I3_O)        0.124    13.855 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_18_23_i_30/O
                         net (fo=1, routed)           0.788    14.642    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_18_23_i_30_n_1
    SLICE_X49Y33         LUT6 (Prop_lut6_I2_O)        0.124    14.766 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_18_23_i_17/O
                         net (fo=1, routed)           0.000    14.766    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ControlUnit.Reg_WrData_reg[2]_21
    SLICE_X49Y33         MUXF7 (Prop_muxf7_I0_O)      0.238    15.004 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/DataPath.Registers.regs_reg_r1_0_31_18_23_i_6/O
                         net (fo=4, routed)           0.816    15.820    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_18_23/DIC0
    SLICE_X50Y29         RAMD32                                       r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_18_23/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L17                                               0.000    20.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.346 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.933    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.024 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1462, routed)        1.441    18.465    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_18_23/WCLK
    SLICE_X50Y29         RAMD32                                       r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_18_23/RAMC/CLK
                         clock pessimism              0.563    19.028    
                         clock uncertainty           -0.264    18.765    
    SLICE_X50Y29         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.349    18.416    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_18_23/RAMC
  -------------------------------------------------------------------
                         required time                         18.416    
                         arrival time                         -15.820    
  -------------------------------------------------------------------
                         slack                                  2.595    

Slack (MET) :             2.653ns  (required time - arrival time)
  Source:                 design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r4_0_31_24_29/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        16.624ns  (logic 2.852ns (17.156%)  route 13.772ns (82.844%))
  Logic Levels:           16  (CARRY4=1 LUT2=1 LUT4=1 LUT5=4 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns = ( 18.466 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1462, routed)        1.632    -0.861    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/CLK
    SLICE_X58Y36         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.405 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[0]/Q
                         net (fo=18, routed)          1.065     0.660    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg_n_1_[0]
    SLICE_X51Y37         LUT2 (Prop_lut2_I1_O)        0.124     0.784 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_55/O
                         net (fo=1, routed)           0.000     0.784    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_55_n_1
    SLICE_X51Y37         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     1.031 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_28/O[0]
                         net (fo=24, routed)          1.068     2.099    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/ADR_O_i0[0]
    SLICE_X60Y37         LUT6 (Prop_lut6_I4_O)        0.299     2.398 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_11/O
                         net (fo=1, routed)           0.854     3.252    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_11_n_1
    SLICE_X60Y43         LUT6 (Prop_lut6_I1_O)        0.124     3.376 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_5/O
                         net (fo=1, routed)           0.165     3.541    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_5_n_1
    SLICE_X60Y43         LUT6 (Prop_lut6_I4_O)        0.124     3.665 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_2/O
                         net (fo=5, routed)           0.583     4.248    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/S1_STB_O
    SLICE_X62Y40         LUT5 (Prop_lut5_I3_O)        0.124     4.372 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/memory_reg_0_i_23/O
                         net (fo=96, routed)          1.570     5.942    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/sel__1
    SLICE_X53Y46         LUT5 (Prop_lut5_I2_O)        0.124     6.066 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ack_o_internal_i_10/O
                         net (fo=3, routed)           1.232     7.299    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ack_o_internal_i_10_n_1
    SLICE_X62Y40         LUT6 (Prop_lut6_I5_O)        0.124     7.423 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ack_o_internal_i_4/O
                         net (fo=15, routed)          0.621     8.044    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ack_o_internal_i_4_n_1
    SLICE_X59Y39         LUT5 (Prop_lut5_I4_O)        0.124     8.168 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/memory_reg_0_i_24/O
                         net (fo=40, routed)          1.092     9.261    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/memory_reg_0_i_24_n_1
    SLICE_X48Y46         LUT4 (Prop_lut4_I2_O)        0.124     9.385 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/DataPath.Instruction[31]_i_9/O
                         net (fo=2, routed)           1.556    10.941    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/DataPath.Instruction[31]_i_9_n_1
    SLICE_X62Y34         LUT6 (Prop_lut6_I4_O)        0.124    11.065 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/DataPath.Instruction[31]_i_2/O
                         net (fo=6, routed)           1.065    12.130    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/Kontroll_reg[31]_1
    SLICE_X53Y36         LUT5 (Prop_lut5_I0_O)        0.124    12.254 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_12_17_i_43/O
                         net (fo=16, routed)          0.852    13.106    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/p_0_in0
    SLICE_X48Y43         LUT6 (Prop_lut6_I3_O)        0.124    13.230 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29_i_42/O
                         net (fo=1, routed)           0.444    13.674    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/ExtendedValue[28]
    SLICE_X48Y43         LUT6 (Prop_lut6_I3_O)        0.124    13.798 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29_i_30/O
                         net (fo=1, routed)           0.794    14.592    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29_i_30_n_1
    SLICE_X48Y35         LUT6 (Prop_lut6_I2_O)        0.124    14.716 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29_i_17/O
                         net (fo=1, routed)           0.000    14.716    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ControlUnit.Reg_WrData_reg[2]_27
    SLICE_X48Y35         MUXF7 (Prop_muxf7_I0_O)      0.238    14.954 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/DataPath.Registers.regs_reg_r1_0_31_24_29_i_6/O
                         net (fo=4, routed)           0.809    15.763    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r4_0_31_24_29/DIC0
    SLICE_X52Y31         RAMD32                                       r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r4_0_31_24_29/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L17                                               0.000    20.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.346 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.933    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.024 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1462, routed)        1.442    18.466    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r4_0_31_24_29/WCLK
    SLICE_X52Y31         RAMD32                                       r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r4_0_31_24_29/RAMC/CLK
                         clock pessimism              0.563    19.029    
                         clock uncertainty           -0.264    18.766    
    SLICE_X52Y31         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.349    18.417    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r4_0_31_24_29/RAMC
  -------------------------------------------------------------------
                         required time                         18.417    
                         arrival time                         -15.763    
  -------------------------------------------------------------------
                         slack                                  2.653    

Slack (MET) :             2.656ns  (required time - arrival time)
  Source:                 design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        16.546ns  (logic 2.826ns (17.080%)  route 13.720ns (82.920%))
  Logic Levels:           16  (CARRY4=1 LUT2=1 LUT4=1 LUT5=4 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 18.465 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1462, routed)        1.632    -0.861    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/CLK
    SLICE_X58Y36         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.405 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[0]/Q
                         net (fo=18, routed)          1.065     0.660    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg_n_1_[0]
    SLICE_X51Y37         LUT2 (Prop_lut2_I1_O)        0.124     0.784 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_55/O
                         net (fo=1, routed)           0.000     0.784    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_55_n_1
    SLICE_X51Y37         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     1.031 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_28/O[0]
                         net (fo=24, routed)          1.068     2.099    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/ADR_O_i0[0]
    SLICE_X60Y37         LUT6 (Prop_lut6_I4_O)        0.299     2.398 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_11/O
                         net (fo=1, routed)           0.854     3.252    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_11_n_1
    SLICE_X60Y43         LUT6 (Prop_lut6_I1_O)        0.124     3.376 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_5/O
                         net (fo=1, routed)           0.165     3.541    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_5_n_1
    SLICE_X60Y43         LUT6 (Prop_lut6_I4_O)        0.124     3.665 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_2/O
                         net (fo=5, routed)           0.583     4.248    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/S1_STB_O
    SLICE_X62Y40         LUT5 (Prop_lut5_I3_O)        0.124     4.372 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/memory_reg_0_i_23/O
                         net (fo=96, routed)          1.570     5.942    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/sel__1
    SLICE_X53Y46         LUT5 (Prop_lut5_I2_O)        0.124     6.066 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ack_o_internal_i_10/O
                         net (fo=3, routed)           1.232     7.299    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ack_o_internal_i_10_n_1
    SLICE_X62Y40         LUT6 (Prop_lut6_I5_O)        0.124     7.423 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ack_o_internal_i_4/O
                         net (fo=15, routed)          0.621     8.044    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ack_o_internal_i_4_n_1
    SLICE_X59Y39         LUT5 (Prop_lut5_I4_O)        0.124     8.168 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/memory_reg_0_i_24/O
                         net (fo=40, routed)          1.092     9.261    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/memory_reg_0_i_24_n_1
    SLICE_X48Y46         LUT4 (Prop_lut4_I2_O)        0.124     9.385 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/DataPath.Instruction[31]_i_9/O
                         net (fo=2, routed)           1.556    10.941    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/DataPath.Instruction[31]_i_9_n_1
    SLICE_X62Y34         LUT6 (Prop_lut6_I4_O)        0.124    11.065 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/DataPath.Instruction[31]_i_2/O
                         net (fo=6, routed)           1.065    12.130    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/Kontroll_reg[31]_1
    SLICE_X53Y36         LUT5 (Prop_lut5_I0_O)        0.124    12.254 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_12_17_i_43/O
                         net (fo=16, routed)          1.044    13.298    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/p_0_in0
    SLICE_X49Y45         LUT6 (Prop_lut6_I3_O)        0.124    13.422 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29_i_40/O
                         net (fo=1, routed)           0.585    14.007    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/ExtendedValue[29]
    SLICE_X48Y44         LUT6 (Prop_lut6_I3_O)        0.124    14.131 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29_i_28/O
                         net (fo=1, routed)           0.610    14.741    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29_i_28_n_1
    SLICE_X49Y37         LUT6 (Prop_lut6_I2_O)        0.124    14.865 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29_i_15/O
                         net (fo=1, routed)           0.000    14.865    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ControlUnit.Reg_WrData_reg[2]_28
    SLICE_X49Y37         MUXF7 (Prop_muxf7_I0_O)      0.212    15.077 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/DataPath.Registers.regs_reg_r1_0_31_24_29_i_5/O
                         net (fo=4, routed)           0.608    15.685    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29/DIC1
    SLICE_X50Y30         RAMD32                                       r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L17                                               0.000    20.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.346 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.933    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.024 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1462, routed)        1.441    18.465    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29/WCLK
    SLICE_X50Y30         RAMD32                                       r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29/RAMC_D1/CLK
                         clock pessimism              0.563    19.028    
                         clock uncertainty           -0.264    18.765    
    SLICE_X50Y30         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.424    18.341    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29/RAMC_D1
  -------------------------------------------------------------------
                         required time                         18.341    
                         arrival time                         -15.685    
  -------------------------------------------------------------------
                         slack                                  2.656    

Slack (MET) :             2.659ns  (required time - arrival time)
  Source:                 design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        16.617ns  (logic 2.852ns (17.163%)  route 13.765ns (82.837%))
  Logic Levels:           16  (CARRY4=1 LUT2=1 LUT4=1 LUT5=4 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 18.465 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1462, routed)        1.632    -0.861    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/CLK
    SLICE_X58Y36         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.405 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[0]/Q
                         net (fo=18, routed)          1.065     0.660    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg_n_1_[0]
    SLICE_X51Y37         LUT2 (Prop_lut2_I1_O)        0.124     0.784 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_55/O
                         net (fo=1, routed)           0.000     0.784    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_55_n_1
    SLICE_X51Y37         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     1.031 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_28/O[0]
                         net (fo=24, routed)          1.068     2.099    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/ADR_O_i0[0]
    SLICE_X60Y37         LUT6 (Prop_lut6_I4_O)        0.299     2.398 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_11/O
                         net (fo=1, routed)           0.854     3.252    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_11_n_1
    SLICE_X60Y43         LUT6 (Prop_lut6_I1_O)        0.124     3.376 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_5/O
                         net (fo=1, routed)           0.165     3.541    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_5_n_1
    SLICE_X60Y43         LUT6 (Prop_lut6_I4_O)        0.124     3.665 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_2/O
                         net (fo=5, routed)           0.583     4.248    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/S1_STB_O
    SLICE_X62Y40         LUT5 (Prop_lut5_I3_O)        0.124     4.372 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/memory_reg_0_i_23/O
                         net (fo=96, routed)          1.570     5.942    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/sel__1
    SLICE_X53Y46         LUT5 (Prop_lut5_I2_O)        0.124     6.066 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ack_o_internal_i_10/O
                         net (fo=3, routed)           1.232     7.299    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ack_o_internal_i_10_n_1
    SLICE_X62Y40         LUT6 (Prop_lut6_I5_O)        0.124     7.423 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ack_o_internal_i_4/O
                         net (fo=15, routed)          0.621     8.044    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ack_o_internal_i_4_n_1
    SLICE_X59Y39         LUT5 (Prop_lut5_I4_O)        0.124     8.168 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/memory_reg_0_i_24/O
                         net (fo=40, routed)          1.092     9.261    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/memory_reg_0_i_24_n_1
    SLICE_X48Y46         LUT4 (Prop_lut4_I2_O)        0.124     9.385 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/DataPath.Instruction[31]_i_9/O
                         net (fo=2, routed)           1.556    10.941    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/DataPath.Instruction[31]_i_9_n_1
    SLICE_X62Y34         LUT6 (Prop_lut6_I4_O)        0.124    11.065 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/DataPath.Instruction[31]_i_2/O
                         net (fo=6, routed)           1.065    12.130    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/Kontroll_reg[31]_1
    SLICE_X53Y36         LUT5 (Prop_lut5_I0_O)        0.124    12.254 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_12_17_i_43/O
                         net (fo=16, routed)          0.852    13.106    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/p_0_in0
    SLICE_X48Y43         LUT6 (Prop_lut6_I3_O)        0.124    13.230 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29_i_42/O
                         net (fo=1, routed)           0.444    13.674    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/ExtendedValue[28]
    SLICE_X48Y43         LUT6 (Prop_lut6_I3_O)        0.124    13.798 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29_i_30/O
                         net (fo=1, routed)           0.794    14.592    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29_i_30_n_1
    SLICE_X48Y35         LUT6 (Prop_lut6_I2_O)        0.124    14.716 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29_i_17/O
                         net (fo=1, routed)           0.000    14.716    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ControlUnit.Reg_WrData_reg[2]_27
    SLICE_X48Y35         MUXF7 (Prop_muxf7_I0_O)      0.238    14.954 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/DataPath.Registers.regs_reg_r1_0_31_24_29_i_6/O
                         net (fo=4, routed)           0.802    15.756    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29/DIC0
    SLICE_X50Y30         RAMD32                                       r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L17                                               0.000    20.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.346 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.933    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.024 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1462, routed)        1.441    18.465    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29/WCLK
    SLICE_X50Y30         RAMD32                                       r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29/RAMC/CLK
                         clock pessimism              0.563    19.028    
                         clock uncertainty           -0.264    18.765    
    SLICE_X50Y30         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.349    18.416    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29/RAMC
  -------------------------------------------------------------------
                         required time                         18.416    
                         arrival time                         -15.756    
  -------------------------------------------------------------------
                         slack                                  2.659    

Slack (MET) :             2.675ns  (required time - arrival time)
  Source:                 design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r4_0_31_24_29/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        16.528ns  (logic 2.826ns (17.098%)  route 13.702ns (82.902%))
  Logic Levels:           16  (CARRY4=1 LUT2=1 LUT4=1 LUT5=4 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns = ( 18.466 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1462, routed)        1.632    -0.861    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/CLK
    SLICE_X58Y36         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.405 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[0]/Q
                         net (fo=18, routed)          1.065     0.660    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg_n_1_[0]
    SLICE_X51Y37         LUT2 (Prop_lut2_I1_O)        0.124     0.784 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_55/O
                         net (fo=1, routed)           0.000     0.784    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_55_n_1
    SLICE_X51Y37         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     1.031 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_28/O[0]
                         net (fo=24, routed)          1.068     2.099    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/ADR_O_i0[0]
    SLICE_X60Y37         LUT6 (Prop_lut6_I4_O)        0.299     2.398 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_11/O
                         net (fo=1, routed)           0.854     3.252    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_11_n_1
    SLICE_X60Y43         LUT6 (Prop_lut6_I1_O)        0.124     3.376 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_5/O
                         net (fo=1, routed)           0.165     3.541    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_5_n_1
    SLICE_X60Y43         LUT6 (Prop_lut6_I4_O)        0.124     3.665 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_2/O
                         net (fo=5, routed)           0.583     4.248    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/S1_STB_O
    SLICE_X62Y40         LUT5 (Prop_lut5_I3_O)        0.124     4.372 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/memory_reg_0_i_23/O
                         net (fo=96, routed)          1.570     5.942    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/sel__1
    SLICE_X53Y46         LUT5 (Prop_lut5_I2_O)        0.124     6.066 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ack_o_internal_i_10/O
                         net (fo=3, routed)           1.232     7.299    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ack_o_internal_i_10_n_1
    SLICE_X62Y40         LUT6 (Prop_lut6_I5_O)        0.124     7.423 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ack_o_internal_i_4/O
                         net (fo=15, routed)          0.621     8.044    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ack_o_internal_i_4_n_1
    SLICE_X59Y39         LUT5 (Prop_lut5_I4_O)        0.124     8.168 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/memory_reg_0_i_24/O
                         net (fo=40, routed)          1.092     9.261    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/memory_reg_0_i_24_n_1
    SLICE_X48Y46         LUT4 (Prop_lut4_I2_O)        0.124     9.385 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/DataPath.Instruction[31]_i_9/O
                         net (fo=2, routed)           1.556    10.941    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/DataPath.Instruction[31]_i_9_n_1
    SLICE_X62Y34         LUT6 (Prop_lut6_I4_O)        0.124    11.065 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/DataPath.Instruction[31]_i_2/O
                         net (fo=6, routed)           1.065    12.130    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/Kontroll_reg[31]_1
    SLICE_X53Y36         LUT5 (Prop_lut5_I0_O)        0.124    12.254 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_12_17_i_43/O
                         net (fo=16, routed)          1.044    13.298    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/p_0_in0
    SLICE_X49Y45         LUT6 (Prop_lut6_I3_O)        0.124    13.422 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29_i_40/O
                         net (fo=1, routed)           0.585    14.007    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/ExtendedValue[29]
    SLICE_X48Y44         LUT6 (Prop_lut6_I3_O)        0.124    14.131 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29_i_28/O
                         net (fo=1, routed)           0.610    14.741    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29_i_28_n_1
    SLICE_X49Y37         LUT6 (Prop_lut6_I2_O)        0.124    14.865 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29_i_15/O
                         net (fo=1, routed)           0.000    14.865    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ControlUnit.Reg_WrData_reg[2]_28
    SLICE_X49Y37         MUXF7 (Prop_muxf7_I0_O)      0.212    15.077 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/DataPath.Registers.regs_reg_r1_0_31_24_29_i_5/O
                         net (fo=4, routed)           0.590    15.667    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r4_0_31_24_29/DIC1
    SLICE_X52Y31         RAMD32                                       r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r4_0_31_24_29/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L17                                               0.000    20.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.346 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.933    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.024 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1462, routed)        1.442    18.466    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r4_0_31_24_29/WCLK
    SLICE_X52Y31         RAMD32                                       r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r4_0_31_24_29/RAMC_D1/CLK
                         clock pessimism              0.563    19.029    
                         clock uncertainty           -0.264    18.766    
    SLICE_X52Y31         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.424    18.342    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r4_0_31_24_29/RAMC_D1
  -------------------------------------------------------------------
                         required time                         18.342    
                         arrival time                         -15.667    
  -------------------------------------------------------------------
                         slack                                  2.675    

Slack (MET) :             2.686ns  (required time - arrival time)
  Source:                 design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r4_0_31_24_29/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        16.508ns  (logic 2.852ns (17.277%)  route 13.656ns (82.723%))
  Logic Levels:           16  (CARRY4=1 LUT2=1 LUT4=1 LUT5=4 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns = ( 18.466 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1462, routed)        1.632    -0.861    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/CLK
    SLICE_X58Y36         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.405 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[0]/Q
                         net (fo=18, routed)          1.065     0.660    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg_n_1_[0]
    SLICE_X51Y37         LUT2 (Prop_lut2_I1_O)        0.124     0.784 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_55/O
                         net (fo=1, routed)           0.000     0.784    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_55_n_1
    SLICE_X51Y37         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     1.031 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_28/O[0]
                         net (fo=24, routed)          1.068     2.099    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/ADR_O_i0[0]
    SLICE_X60Y37         LUT6 (Prop_lut6_I4_O)        0.299     2.398 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_11/O
                         net (fo=1, routed)           0.854     3.252    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_11_n_1
    SLICE_X60Y43         LUT6 (Prop_lut6_I1_O)        0.124     3.376 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_5/O
                         net (fo=1, routed)           0.165     3.541    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_5_n_1
    SLICE_X60Y43         LUT6 (Prop_lut6_I4_O)        0.124     3.665 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_2/O
                         net (fo=5, routed)           0.583     4.248    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/S1_STB_O
    SLICE_X62Y40         LUT5 (Prop_lut5_I3_O)        0.124     4.372 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/memory_reg_0_i_23/O
                         net (fo=96, routed)          1.570     5.942    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/sel__1
    SLICE_X53Y46         LUT5 (Prop_lut5_I2_O)        0.124     6.066 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ack_o_internal_i_10/O
                         net (fo=3, routed)           1.232     7.299    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ack_o_internal_i_10_n_1
    SLICE_X62Y40         LUT6 (Prop_lut6_I5_O)        0.124     7.423 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ack_o_internal_i_4/O
                         net (fo=15, routed)          0.621     8.044    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ack_o_internal_i_4_n_1
    SLICE_X59Y39         LUT5 (Prop_lut5_I4_O)        0.124     8.168 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/memory_reg_0_i_24/O
                         net (fo=40, routed)          1.092     9.261    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/memory_reg_0_i_24_n_1
    SLICE_X48Y46         LUT4 (Prop_lut4_I2_O)        0.124     9.385 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/DataPath.Instruction[31]_i_9/O
                         net (fo=2, routed)           1.556    10.941    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/DataPath.Instruction[31]_i_9_n_1
    SLICE_X62Y34         LUT6 (Prop_lut6_I4_O)        0.124    11.065 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/DataPath.Instruction[31]_i_2/O
                         net (fo=6, routed)           1.065    12.130    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/Kontroll_reg[31]_1
    SLICE_X53Y36         LUT5 (Prop_lut5_I0_O)        0.124    12.254 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_12_17_i_43/O
                         net (fo=16, routed)          0.837    13.091    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/p_0_in0
    SLICE_X49Y43         LUT6 (Prop_lut6_I3_O)        0.124    13.215 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29_i_32/O
                         net (fo=1, routed)           0.510    13.725    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/ExtendedValue[25]
    SLICE_X47Y43         LUT6 (Prop_lut6_I3_O)        0.124    13.849 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29_i_20/O
                         net (fo=1, routed)           0.746    14.596    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29_i_20_n_1
    SLICE_X49Y35         LUT6 (Prop_lut6_I2_O)        0.124    14.720 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29_i_7/O
                         net (fo=1, routed)           0.000    14.720    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ControlUnit.Reg_WrData_reg[2]_24
    SLICE_X49Y35         MUXF7 (Prop_muxf7_I0_O)      0.238    14.958 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/DataPath.Registers.regs_reg_r1_0_31_24_29_i_1/O
                         net (fo=4, routed)           0.689    15.647    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r4_0_31_24_29/DIA1
    SLICE_X52Y31         RAMD32                                       r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r4_0_31_24_29/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L17                                               0.000    20.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.346 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.933    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.024 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1462, routed)        1.442    18.466    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r4_0_31_24_29/WCLK
    SLICE_X52Y31         RAMD32                                       r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r4_0_31_24_29/RAMA_D1/CLK
                         clock pessimism              0.563    19.029    
                         clock uncertainty           -0.264    18.766    
    SLICE_X52Y31         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.432    18.334    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r4_0_31_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                         18.334    
                         arrival time                         -15.647    
  -------------------------------------------------------------------
                         slack                                  2.686    

Slack (MET) :             2.704ns  (required time - arrival time)
  Source:                 design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r4_0_31_24_29/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        16.586ns  (logic 2.826ns (17.038%)  route 13.760ns (82.962%))
  Logic Levels:           16  (CARRY4=1 LUT2=1 LUT4=1 LUT5=4 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns = ( 18.466 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1462, routed)        1.632    -0.861    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/CLK
    SLICE_X58Y36         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.405 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[0]/Q
                         net (fo=18, routed)          1.065     0.660    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg_n_1_[0]
    SLICE_X51Y37         LUT2 (Prop_lut2_I1_O)        0.124     0.784 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_55/O
                         net (fo=1, routed)           0.000     0.784    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_55_n_1
    SLICE_X51Y37         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     1.031 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_28/O[0]
                         net (fo=24, routed)          1.068     2.099    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/ADR_O_i0[0]
    SLICE_X60Y37         LUT6 (Prop_lut6_I4_O)        0.299     2.398 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_11/O
                         net (fo=1, routed)           0.854     3.252    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_11_n_1
    SLICE_X60Y43         LUT6 (Prop_lut6_I1_O)        0.124     3.376 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_5/O
                         net (fo=1, routed)           0.165     3.541    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_5_n_1
    SLICE_X60Y43         LUT6 (Prop_lut6_I4_O)        0.124     3.665 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_2/O
                         net (fo=5, routed)           0.583     4.248    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/S1_STB_O
    SLICE_X62Y40         LUT5 (Prop_lut5_I3_O)        0.124     4.372 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/memory_reg_0_i_23/O
                         net (fo=96, routed)          1.570     5.942    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/sel__1
    SLICE_X53Y46         LUT5 (Prop_lut5_I2_O)        0.124     6.066 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ack_o_internal_i_10/O
                         net (fo=3, routed)           1.232     7.299    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ack_o_internal_i_10_n_1
    SLICE_X62Y40         LUT6 (Prop_lut6_I5_O)        0.124     7.423 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ack_o_internal_i_4/O
                         net (fo=15, routed)          0.621     8.044    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ack_o_internal_i_4_n_1
    SLICE_X59Y39         LUT5 (Prop_lut5_I4_O)        0.124     8.168 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/memory_reg_0_i_24/O
                         net (fo=40, routed)          1.092     9.261    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/memory_reg_0_i_24_n_1
    SLICE_X48Y46         LUT4 (Prop_lut4_I2_O)        0.124     9.385 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/DataPath.Instruction[31]_i_9/O
                         net (fo=2, routed)           1.556    10.941    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/DataPath.Instruction[31]_i_9_n_1
    SLICE_X62Y34         LUT6 (Prop_lut6_I4_O)        0.124    11.065 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/DataPath.Instruction[31]_i_2/O
                         net (fo=6, routed)           1.065    12.130    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/Kontroll_reg[31]_1
    SLICE_X53Y36         LUT5 (Prop_lut5_I0_O)        0.124    12.254 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_12_17_i_43/O
                         net (fo=16, routed)          0.938    13.192    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/p_0_in0
    SLICE_X48Y42         LUT6 (Prop_lut6_I3_O)        0.124    13.316 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29_i_34/O
                         net (fo=1, routed)           0.494    13.810    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/ExtendedValue[24]
    SLICE_X47Y42         LUT6 (Prop_lut6_I3_O)        0.124    13.934 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29_i_22/O
                         net (fo=1, routed)           0.736    14.670    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29_i_22_n_1
    SLICE_X48Y35         LUT6 (Prop_lut6_I2_O)        0.124    14.794 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29_i_9/O
                         net (fo=1, routed)           0.000    14.794    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ControlUnit.Reg_WrData_reg[2]_23
    SLICE_X48Y35         MUXF7 (Prop_muxf7_I0_O)      0.212    15.006 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/DataPath.Registers.regs_reg_r1_0_31_24_29_i_2/O
                         net (fo=4, routed)           0.720    15.726    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r4_0_31_24_29/DIA0
    SLICE_X52Y31         RAMD32                                       r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r4_0_31_24_29/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L17                                               0.000    20.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.346 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.933    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.024 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1462, routed)        1.442    18.466    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r4_0_31_24_29/WCLK
    SLICE_X52Y31         RAMD32                                       r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r4_0_31_24_29/RAMA/CLK
                         clock pessimism              0.563    19.029    
                         clock uncertainty           -0.264    18.766    
    SLICE_X52Y31         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.336    18.430    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r4_0_31_24_29/RAMA
  -------------------------------------------------------------------
                         required time                         18.430    
                         arrival time                         -15.726    
  -------------------------------------------------------------------
                         slack                                  2.704    

Slack (MET) :             2.731ns  (required time - arrival time)
  Source:                 design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        16.492ns  (logic 2.826ns (17.136%)  route 13.666ns (82.864%))
  Logic Levels:           16  (CARRY4=1 LUT2=1 LUT4=1 LUT5=4 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 18.465 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1462, routed)        1.632    -0.861    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/CLK
    SLICE_X58Y36         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.405 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[0]/Q
                         net (fo=18, routed)          1.065     0.660    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg_n_1_[0]
    SLICE_X51Y37         LUT2 (Prop_lut2_I1_O)        0.124     0.784 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_55/O
                         net (fo=1, routed)           0.000     0.784    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_55_n_1
    SLICE_X51Y37         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     1.031 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_28/O[0]
                         net (fo=24, routed)          1.068     2.099    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/ADR_O_i0[0]
    SLICE_X60Y37         LUT6 (Prop_lut6_I4_O)        0.299     2.398 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_11/O
                         net (fo=1, routed)           0.854     3.252    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_11_n_1
    SLICE_X60Y43         LUT6 (Prop_lut6_I1_O)        0.124     3.376 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_5/O
                         net (fo=1, routed)           0.165     3.541    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_5_n_1
    SLICE_X60Y43         LUT6 (Prop_lut6_I4_O)        0.124     3.665 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_2/O
                         net (fo=5, routed)           0.583     4.248    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/S1_STB_O
    SLICE_X62Y40         LUT5 (Prop_lut5_I3_O)        0.124     4.372 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/memory_reg_0_i_23/O
                         net (fo=96, routed)          1.570     5.942    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/sel__1
    SLICE_X53Y46         LUT5 (Prop_lut5_I2_O)        0.124     6.066 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ack_o_internal_i_10/O
                         net (fo=3, routed)           1.232     7.299    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ack_o_internal_i_10_n_1
    SLICE_X62Y40         LUT6 (Prop_lut6_I5_O)        0.124     7.423 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ack_o_internal_i_4/O
                         net (fo=15, routed)          0.621     8.044    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ack_o_internal_i_4_n_1
    SLICE_X59Y39         LUT5 (Prop_lut5_I4_O)        0.124     8.168 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/memory_reg_0_i_24/O
                         net (fo=40, routed)          1.092     9.261    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/memory_reg_0_i_24_n_1
    SLICE_X48Y46         LUT4 (Prop_lut4_I2_O)        0.124     9.385 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/DataPath.Instruction[31]_i_9/O
                         net (fo=2, routed)           1.556    10.941    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/DataPath.Instruction[31]_i_9_n_1
    SLICE_X62Y34         LUT6 (Prop_lut6_I4_O)        0.124    11.065 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/DataPath.Instruction[31]_i_2/O
                         net (fo=6, routed)           1.065    12.130    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/Kontroll_reg[31]_1
    SLICE_X53Y36         LUT5 (Prop_lut5_I0_O)        0.124    12.254 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_12_17_i_43/O
                         net (fo=16, routed)          0.823    13.077    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/p_0_in0
    SLICE_X50Y45         LUT6 (Prop_lut6_I3_O)        0.124    13.201 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29_i_36/O
                         net (fo=1, routed)           0.452    13.653    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/ExtendedValue[27]
    SLICE_X50Y45         LUT6 (Prop_lut6_I3_O)        0.124    13.777 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29_i_24/O
                         net (fo=1, routed)           0.758    14.536    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29_i_24_n_1
    SLICE_X51Y35         LUT6 (Prop_lut6_I2_O)        0.124    14.660 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29_i_11/O
                         net (fo=1, routed)           0.000    14.660    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ControlUnit.Reg_WrData_reg[2]_26
    SLICE_X51Y35         MUXF7 (Prop_muxf7_I0_O)      0.212    14.872 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/DataPath.Registers.regs_reg_r1_0_31_24_29_i_3/O
                         net (fo=4, routed)           0.759    15.631    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29/DIB1
    SLICE_X50Y30         RAMD32                                       r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L17                                               0.000    20.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.346 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.933    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.024 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1462, routed)        1.441    18.465    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29/WCLK
    SLICE_X50Y30         RAMD32                                       r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29/RAMB_D1/CLK
                         clock pessimism              0.563    19.028    
                         clock uncertainty           -0.264    18.765    
    SLICE_X50Y30         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.403    18.362    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29/RAMB_D1
  -------------------------------------------------------------------
                         required time                         18.362    
                         arrival time                         -15.631    
  -------------------------------------------------------------------
                         slack                                  2.731    

Slack (MET) :             2.736ns  (required time - arrival time)
  Source:                 design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r2_0_31_24_29/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        16.471ns  (logic 2.826ns (17.158%)  route 13.645ns (82.842%))
  Logic Levels:           16  (CARRY4=1 LUT2=1 LUT4=1 LUT5=4 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 18.470 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1462, routed)        1.632    -0.861    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/CLK
    SLICE_X58Y36         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.405 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[0]/Q
                         net (fo=18, routed)          1.065     0.660    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg_n_1_[0]
    SLICE_X51Y37         LUT2 (Prop_lut2_I1_O)        0.124     0.784 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_55/O
                         net (fo=1, routed)           0.000     0.784    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_55_n_1
    SLICE_X51Y37         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     1.031 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_28/O[0]
                         net (fo=24, routed)          1.068     2.099    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/ADR_O_i0[0]
    SLICE_X60Y37         LUT6 (Prop_lut6_I4_O)        0.299     2.398 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_11/O
                         net (fo=1, routed)           0.854     3.252    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_11_n_1
    SLICE_X60Y43         LUT6 (Prop_lut6_I1_O)        0.124     3.376 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_5/O
                         net (fo=1, routed)           0.165     3.541    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_5_n_1
    SLICE_X60Y43         LUT6 (Prop_lut6_I4_O)        0.124     3.665 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_2/O
                         net (fo=5, routed)           0.583     4.248    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/S1_STB_O
    SLICE_X62Y40         LUT5 (Prop_lut5_I3_O)        0.124     4.372 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/memory_reg_0_i_23/O
                         net (fo=96, routed)          1.570     5.942    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/sel__1
    SLICE_X53Y46         LUT5 (Prop_lut5_I2_O)        0.124     6.066 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ack_o_internal_i_10/O
                         net (fo=3, routed)           1.232     7.299    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ack_o_internal_i_10_n_1
    SLICE_X62Y40         LUT6 (Prop_lut6_I5_O)        0.124     7.423 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ack_o_internal_i_4/O
                         net (fo=15, routed)          0.621     8.044    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ack_o_internal_i_4_n_1
    SLICE_X59Y39         LUT5 (Prop_lut5_I4_O)        0.124     8.168 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/memory_reg_0_i_24/O
                         net (fo=40, routed)          1.092     9.261    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/memory_reg_0_i_24_n_1
    SLICE_X48Y46         LUT4 (Prop_lut4_I2_O)        0.124     9.385 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/DataPath.Instruction[31]_i_9/O
                         net (fo=2, routed)           1.556    10.941    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/DataPath.Instruction[31]_i_9_n_1
    SLICE_X62Y34         LUT6 (Prop_lut6_I4_O)        0.124    11.065 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/DataPath.Instruction[31]_i_2/O
                         net (fo=6, routed)           1.065    12.130    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/Kontroll_reg[31]_1
    SLICE_X53Y36         LUT5 (Prop_lut5_I0_O)        0.124    12.254 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_12_17_i_43/O
                         net (fo=16, routed)          1.044    13.298    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/p_0_in0
    SLICE_X49Y45         LUT6 (Prop_lut6_I3_O)        0.124    13.422 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29_i_40/O
                         net (fo=1, routed)           0.585    14.007    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/ExtendedValue[29]
    SLICE_X48Y44         LUT6 (Prop_lut6_I3_O)        0.124    14.131 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29_i_28/O
                         net (fo=1, routed)           0.610    14.741    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29_i_28_n_1
    SLICE_X49Y37         LUT6 (Prop_lut6_I2_O)        0.124    14.865 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29_i_15/O
                         net (fo=1, routed)           0.000    14.865    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ControlUnit.Reg_WrData_reg[2]_28
    SLICE_X49Y37         MUXF7 (Prop_muxf7_I0_O)      0.212    15.077 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/DataPath.Registers.regs_reg_r1_0_31_24_29_i_5/O
                         net (fo=4, routed)           0.533    15.610    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r2_0_31_24_29/DIC1
    SLICE_X50Y34         RAMD32                                       r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r2_0_31_24_29/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L17                                               0.000    20.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.346 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.933    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.024 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1462, routed)        1.446    18.470    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r2_0_31_24_29/WCLK
    SLICE_X50Y34         RAMD32                                       r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r2_0_31_24_29/RAMC_D1/CLK
                         clock pessimism              0.563    19.033    
                         clock uncertainty           -0.264    18.770    
    SLICE_X50Y34         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.424    18.346    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r2_0_31_24_29/RAMC_D1
  -------------------------------------------------------------------
                         required time                         18.346    
                         arrival time                         -15.610    
  -------------------------------------------------------------------
                         slack                                  2.736    

Slack (MET) :             2.737ns  (required time - arrival time)
  Source:                 design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r3_0_31_24_29/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        16.471ns  (logic 2.826ns (17.158%)  route 13.645ns (82.842%))
  Logic Levels:           16  (CARRY4=1 LUT2=1 LUT4=1 LUT5=4 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 18.471 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1462, routed)        1.632    -0.861    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/CLK
    SLICE_X58Y36         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.405 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[0]/Q
                         net (fo=18, routed)          1.065     0.660    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg_n_1_[0]
    SLICE_X51Y37         LUT2 (Prop_lut2_I1_O)        0.124     0.784 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_55/O
                         net (fo=1, routed)           0.000     0.784    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_55_n_1
    SLICE_X51Y37         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     1.031 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_28/O[0]
                         net (fo=24, routed)          1.068     2.099    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/ADR_O_i0[0]
    SLICE_X60Y37         LUT6 (Prop_lut6_I4_O)        0.299     2.398 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_11/O
                         net (fo=1, routed)           0.854     3.252    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_11_n_1
    SLICE_X60Y43         LUT6 (Prop_lut6_I1_O)        0.124     3.376 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_5/O
                         net (fo=1, routed)           0.165     3.541    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_5_n_1
    SLICE_X60Y43         LUT6 (Prop_lut6_I4_O)        0.124     3.665 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_2/O
                         net (fo=5, routed)           0.583     4.248    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/S1_STB_O
    SLICE_X62Y40         LUT5 (Prop_lut5_I3_O)        0.124     4.372 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/memory_reg_0_i_23/O
                         net (fo=96, routed)          1.570     5.942    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/sel__1
    SLICE_X53Y46         LUT5 (Prop_lut5_I2_O)        0.124     6.066 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ack_o_internal_i_10/O
                         net (fo=3, routed)           1.232     7.299    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ack_o_internal_i_10_n_1
    SLICE_X62Y40         LUT6 (Prop_lut6_I5_O)        0.124     7.423 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ack_o_internal_i_4/O
                         net (fo=15, routed)          0.621     8.044    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ack_o_internal_i_4_n_1
    SLICE_X59Y39         LUT5 (Prop_lut5_I4_O)        0.124     8.168 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/memory_reg_0_i_24/O
                         net (fo=40, routed)          1.092     9.261    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/memory_reg_0_i_24_n_1
    SLICE_X48Y46         LUT4 (Prop_lut4_I2_O)        0.124     9.385 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/DataPath.Instruction[31]_i_9/O
                         net (fo=2, routed)           1.556    10.941    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/DataPath.Instruction[31]_i_9_n_1
    SLICE_X62Y34         LUT6 (Prop_lut6_I4_O)        0.124    11.065 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/DataPath.Instruction[31]_i_2/O
                         net (fo=6, routed)           1.065    12.130    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/Kontroll_reg[31]_1
    SLICE_X53Y36         LUT5 (Prop_lut5_I0_O)        0.124    12.254 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_12_17_i_43/O
                         net (fo=16, routed)          1.044    13.298    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/p_0_in0
    SLICE_X49Y45         LUT6 (Prop_lut6_I3_O)        0.124    13.422 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29_i_40/O
                         net (fo=1, routed)           0.585    14.007    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/ExtendedValue[29]
    SLICE_X48Y44         LUT6 (Prop_lut6_I3_O)        0.124    14.131 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29_i_28/O
                         net (fo=1, routed)           0.610    14.741    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29_i_28_n_1
    SLICE_X49Y37         LUT6 (Prop_lut6_I2_O)        0.124    14.865 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29_i_15/O
                         net (fo=1, routed)           0.000    14.865    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ControlUnit.Reg_WrData_reg[2]_28
    SLICE_X49Y37         MUXF7 (Prop_muxf7_I0_O)      0.212    15.077 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/DataPath.Registers.regs_reg_r1_0_31_24_29_i_5/O
                         net (fo=4, routed)           0.533    15.610    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r3_0_31_24_29/DIC1
    SLICE_X50Y35         RAMD32                                       r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r3_0_31_24_29/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L17                                               0.000    20.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.346 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.933    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.024 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1462, routed)        1.447    18.471    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r3_0_31_24_29/WCLK
    SLICE_X50Y35         RAMD32                                       r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r3_0_31_24_29/RAMC_D1/CLK
                         clock pessimism              0.563    19.034    
                         clock uncertainty           -0.264    18.771    
    SLICE_X50Y35         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.424    18.347    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r3_0_31_24_29/RAMC_D1
  -------------------------------------------------------------------
                         required time                         18.347    
                         arrival time                         -15.610    
  -------------------------------------------------------------------
                         slack                                  2.737    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.div/division.Rechenwerk.W_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.div/division.Rechenwerk.remainder_abs_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.186ns (46.476%)  route 0.214ns (53.524%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1462, routed)        0.555    -0.609    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.div/CLK
    SLICE_X39Y30         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.div/division.Rechenwerk.W_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.div/division.Rechenwerk.W_reg[44]/Q
                         net (fo=4, routed)           0.214    -0.254    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.div/p_1_in[13]
    SLICE_X39Y31         LUT3 (Prop_lut3_I0_O)        0.045    -0.209 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.div/division.Rechenwerk.remainder_abs[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.209    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.div/R[13]
    SLICE_X39Y31         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.div/division.Rechenwerk.remainder_abs_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1462, routed)        0.823    -0.848    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.div/CLK
    SLICE_X39Y31         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.div/division.Rechenwerk.remainder_abs_reg[13]/C
                         clock pessimism              0.254    -0.594    
                         clock uncertainty            0.264    -0.330    
    SLICE_X39Y31         FDRE (Hold_fdre_C_D)         0.092    -0.238    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.div/division.Rechenwerk.remainder_abs_reg[13]
  -------------------------------------------------------------------
                         required time                          0.238    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.mult/P_reg2_reg[0][3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.mult/product_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.227ns (58.274%)  route 0.163ns (41.726%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1462, routed)        0.553    -0.611    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.mult/CLK
    SLICE_X36Y21         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.mult/P_reg2_reg[0][3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y21         FDRE (Prop_fdre_C_Q)         0.128    -0.483 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.mult/P_reg2_reg[0][3]__0/Q
                         net (fo=2, routed)           0.163    -0.320    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.mult/P_reg2_reg[0][3]__0_n_1
    SLICE_X36Y21         LUT4 (Prop_lut4_I3_O)        0.099    -0.221 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.mult/product[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.221    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.mult/p_0_in[3]
    SLICE_X36Y21         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.mult/product_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1462, routed)        0.820    -0.851    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.mult/CLK
    SLICE_X36Y21         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.mult/product_reg[3]/C
                         clock pessimism              0.240    -0.611    
                         clock uncertainty            0.264    -0.347    
    SLICE_X36Y21         FDRE (Hold_fdre_C_D)         0.092    -0.255    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.mult/product_reg[3]
  -------------------------------------------------------------------
                         required time                          0.255    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.mult/P_reg2_reg[0][8]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.mult/product_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.227ns (58.274%)  route 0.163ns (41.726%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1462, routed)        0.553    -0.611    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.mult/CLK
    SLICE_X36Y22         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.mult/P_reg2_reg[0][8]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y22         FDRE (Prop_fdre_C_Q)         0.128    -0.483 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.mult/P_reg2_reg[0][8]__0/Q
                         net (fo=2, routed)           0.163    -0.320    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.mult/P_reg2_reg[0][8]__0_n_1
    SLICE_X36Y22         LUT4 (Prop_lut4_I3_O)        0.099    -0.221 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.mult/product[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.221    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.mult/p_0_in[8]
    SLICE_X36Y22         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.mult/product_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1462, routed)        0.819    -0.852    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.mult/CLK
    SLICE_X36Y22         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.mult/product_reg[8]/C
                         clock pessimism              0.241    -0.611    
                         clock uncertainty            0.264    -0.347    
    SLICE_X36Y22         FDRE (Hold_fdre_C_D)         0.092    -0.255    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.mult/product_reg[8]
  -------------------------------------------------------------------
                         required time                          0.255    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/Output_Unit.DataPath.ReadData_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/Output_Unit.DataPath.ReadData_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.186ns (45.715%)  route 0.221ns (54.285%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1462, routed)        0.565    -0.599    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/CLK
    SLICE_X49Y42         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/Output_Unit.DataPath.ReadData_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/Output_Unit.DataPath.ReadData_reg[24]/Q
                         net (fo=1, routed)           0.221    -0.237    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ReadData[24]
    SLICE_X49Y47         LUT5 (Prop_lut5_I0_O)        0.045    -0.192 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/Output_Unit.DataPath.ReadData[28]_i_1/O
                         net (fo=1, routed)           0.000    -0.192    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/Output_Unit.DataPath.ReadData[28]_i_1_n_1
    SLICE_X49Y47         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/Output_Unit.DataPath.ReadData_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1462, routed)        0.837    -0.834    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/CLK
    SLICE_X49Y47         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/Output_Unit.DataPath.ReadData_reg[28]/C
                         clock pessimism              0.253    -0.581    
                         clock uncertainty            0.264    -0.317    
    SLICE_X49Y47         FDRE (Hold_fdre_C_D)         0.091    -0.226    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/Output_Unit.DataPath.ReadData_reg[28]
  -------------------------------------------------------------------
                         required time                          0.226    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.mult/P_reg2_reg[0][0]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.mult/product_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.148ns (44.633%)  route 0.184ns (55.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1462, routed)        0.553    -0.611    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.mult/CLK
    SLICE_X38Y22         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.mult/P_reg2_reg[0][0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y22         FDRE (Prop_fdre_C_Q)         0.148    -0.463 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.mult/P_reg2_reg[0][0]__0/Q
                         net (fo=2, routed)           0.184    -0.279    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.mult/p_0_in[0]
    SLICE_X39Y21         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.mult/product_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1462, routed)        0.820    -0.851    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.mult/CLK
    SLICE_X39Y21         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.mult/product_reg[0]/C
                         clock pessimism              0.254    -0.597    
                         clock uncertainty            0.264    -0.333    
    SLICE_X39Y21         FDRE (Hold_fdre_C_D)         0.017    -0.316    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.mult/product_reg[0]
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/Output_Unit.DataPath.IntervalCount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/TxD_DataIn_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.696ns  (logic 0.321ns (46.153%)  route 0.375ns (53.847%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1462, routed)        0.562    -0.602    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/CLK
    SLICE_X42Y51         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/Output_Unit.DataPath.IntervalCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y51         FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/Output_Unit.DataPath.IntervalCount_reg[2]/Q
                         net (fo=16, routed)          0.261    -0.177    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/Output_Unit.DataPath.IntervalCount_reg__0[2]
    SLICE_X42Y49         LUT5 (Prop_lut5_I3_O)        0.046    -0.131 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/TxD_DataIn_1[1]_i_3/O
                         net (fo=1, routed)           0.114    -0.017    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/TxD_DataIn_1[1]_i_3_n_1
    SLICE_X42Y48         LUT5 (Prop_lut5_I4_O)        0.111     0.094 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/TxD_DataIn_1[1]_i_1/O
                         net (fo=1, routed)           0.000     0.094    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/p_0_out[1]
    SLICE_X42Y48         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/TxD_DataIn_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1462, routed)        0.834    -0.837    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/CLK
    SLICE_X42Y48         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/TxD_DataIn_1_reg[1]/C
                         clock pessimism              0.507    -0.330    
                         clock uncertainty            0.264    -0.066    
    SLICE_X42Y48         FDRE (Hold_fdre_C_D)         0.120     0.054    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/TxD_DataIn_1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.054    
                         arrival time                           0.094    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r2_0_31_30_31/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.186ns (32.062%)  route 0.394ns (67.938%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1462, routed)        0.562    -0.602    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/CLK
    SLICE_X55Y36         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[19]/Q
                         net (fo=8, routed)           0.150    -0.311    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/rt[3]
    SLICE_X54Y36         LUT6 (Prop_lut6_I5_O)        0.045    -0.266 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_0_5_i_13/O
                         net (fo=192, routed)         0.244    -0.022    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r2_0_31_30_31/ADDRD3
    SLICE_X52Y35         RAMD32                                       r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r2_0_31_30_31/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1462, routed)        0.832    -0.839    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r2_0_31_30_31/WCLK
    SLICE_X52Y35         RAMD32                                       r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r2_0_31_30_31/RAMA/CLK
                         clock pessimism              0.273    -0.566    
                         clock uncertainty            0.264    -0.302    
    SLICE_X52Y35         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.062    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r2_0_31_30_31/RAMA
  -------------------------------------------------------------------
                         required time                          0.062    
                         arrival time                          -0.022    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r2_0_31_30_31/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.186ns (32.062%)  route 0.394ns (67.938%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1462, routed)        0.562    -0.602    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/CLK
    SLICE_X55Y36         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[19]/Q
                         net (fo=8, routed)           0.150    -0.311    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/rt[3]
    SLICE_X54Y36         LUT6 (Prop_lut6_I5_O)        0.045    -0.266 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_0_5_i_13/O
                         net (fo=192, routed)         0.244    -0.022    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r2_0_31_30_31/ADDRD3
    SLICE_X52Y35         RAMD32                                       r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r2_0_31_30_31/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1462, routed)        0.832    -0.839    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r2_0_31_30_31/WCLK
    SLICE_X52Y35         RAMD32                                       r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r2_0_31_30_31/RAMA_D1/CLK
                         clock pessimism              0.273    -0.566    
                         clock uncertainty            0.264    -0.302    
    SLICE_X52Y35         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.062    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r2_0_31_30_31/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.062    
                         arrival time                          -0.022    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r2_0_31_30_31/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.186ns (32.062%)  route 0.394ns (67.938%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1462, routed)        0.562    -0.602    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/CLK
    SLICE_X55Y36         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[19]/Q
                         net (fo=8, routed)           0.150    -0.311    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/rt[3]
    SLICE_X54Y36         LUT6 (Prop_lut6_I5_O)        0.045    -0.266 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_0_5_i_13/O
                         net (fo=192, routed)         0.244    -0.022    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r2_0_31_30_31/ADDRD3
    SLICE_X52Y35         RAMD32                                       r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r2_0_31_30_31/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1462, routed)        0.832    -0.839    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r2_0_31_30_31/WCLK
    SLICE_X52Y35         RAMD32                                       r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r2_0_31_30_31/RAMB/CLK
                         clock pessimism              0.273    -0.566    
                         clock uncertainty            0.264    -0.302    
    SLICE_X52Y35         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.062    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r2_0_31_30_31/RAMB
  -------------------------------------------------------------------
                         required time                          0.062    
                         arrival time                          -0.022    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r2_0_31_30_31/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.186ns (32.062%)  route 0.394ns (67.938%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1462, routed)        0.562    -0.602    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/CLK
    SLICE_X55Y36         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[19]/Q
                         net (fo=8, routed)           0.150    -0.311    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/rt[3]
    SLICE_X54Y36         LUT6 (Prop_lut6_I5_O)        0.045    -0.266 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_0_5_i_13/O
                         net (fo=192, routed)         0.244    -0.022    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r2_0_31_30_31/ADDRD3
    SLICE_X52Y35         RAMD32                                       r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r2_0_31_30_31/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1462, routed)        0.832    -0.839    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r2_0_31_30_31/WCLK
    SLICE_X52Y35         RAMD32                                       r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r2_0_31_30_31/RAMB_D1/CLK
                         clock pessimism              0.273    -0.566    
                         clock uncertainty            0.264    -0.302    
    SLICE_X52Y35         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.062    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r2_0_31_30_31/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.062    
                         arrival time                          -0.022    
  -------------------------------------------------------------------
                         slack                                  0.041    





