#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Fri Dec  4 11:22:39 2020
# Process ID: 15476
# Current directory: D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent840 D:\Vivado\Laboratorios\final_project\DSEDFinalProject\dsed_audio\dsed_audio.xpr
# Log file: D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/vivado.log
# Journal file: D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Instalacion/Vivado/2017.2/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 737.289 ; gain = 43.664
update_compile_order -fileset sources_1
close [ open D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/fir_filter.vhd w ]
add_files D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/fir_filter.vhd
update_compile_order -fileset sources_1
move_files -fileset sim_1 [get_files  D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/half_mul_tb.vhd]
update_compile_order -fileset sim_1
move_files -fileset sim_1 [get_files  D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/Downloads/average_power_display_tb.vhd]
move_files -fileset sim_1 [get_files  D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/dsed_audio.srcs/sim_1/new/FSMD_microphone_SOR_tb.vhd]
move_files -fileset sim_1 [get_files  D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/dsed_audio.srcs/sim_1/new/FSMD_microphone_SO_tb.vhd]
close [ open D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/fir_filter_tb.vhd w ]
add_files D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/fir_filter_tb.vhd
update_compile_order -fileset sources_1
set_property top fir_filter_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/controlador_fir.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/enable_generator.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/fir_filter.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/Downloads/pwm.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/dsed_audio.srcs/sources_1/new/package_dsed.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/fir_data_path.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/fir_filter_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/controlador_fir.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/enable_generator.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/fir_filter.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/Downloads/pwm.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/dsed_audio.srcs/sources_1/new/package_dsed.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/fir_data_path.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/fir_filter_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/controlador_fir.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/enable_generator.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/fir_filter.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/Downloads/pwm.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/dsed_audio.srcs/sources_1/new/package_dsed.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/fir_data_path.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/fir_filter_tb.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [filemgmt 56-285] srcscanner execution failed with return code -1.
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Instalacion/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'fir_filter_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav'
"xvhdl -m64 --relax -prj fir_filter_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/dsed_audio.srcs/sources_1/new/package_dsed.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/controlador_fir.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controlador_fir
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/fir_data_path.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fir_data_path
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/fir_filter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fir_filter
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/half_mul.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity half_mul
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/fir_filter_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fir_filter_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Instalacion/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 57c794d15a2945ca9f5ce459fb299daf --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot fir_filter_tb_behav xil_defaultlib.fir_filter_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-665] expression has 16 elements ; formal c expects 15 [D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/fir_data_path.vhd:80]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit fir_filter_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 919.809 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Instalacion/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'fir_filter_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav'
"xvhdl -m64 --relax -prj fir_filter_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/dsed_audio.srcs/sources_1/new/package_dsed.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/controlador_fir.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controlador_fir
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/fir_data_path.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fir_data_path
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/fir_filter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fir_filter
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/half_mul.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity half_mul
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/fir_filter_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fir_filter_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Instalacion/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 57c794d15a2945ca9f5ce459fb299daf --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot fir_filter_tb_behav xil_defaultlib.fir_filter_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 8 elements ; expected 9 [D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/fir_data_path.vhd:104]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit fir_filter_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Instalacion/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'fir_filter_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav'
"xvhdl -m64 --relax -prj fir_filter_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/dsed_audio.srcs/sources_1/new/package_dsed.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/controlador_fir.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controlador_fir
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/fir_data_path.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fir_data_path
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/fir_filter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fir_filter
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/half_mul.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity half_mul
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/fir_filter_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fir_filter_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Instalacion/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 57c794d15a2945ca9f5ce459fb299daf --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot fir_filter_tb_behav xil_defaultlib.fir_filter_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2335] case statement does not cover all choices. 'others' clause is needed [D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/controlador_fir.vhd:77]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit fir_filter_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Instalacion/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'fir_filter_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav'
"xvhdl -m64 --relax -prj fir_filter_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/dsed_audio.srcs/sources_1/new/package_dsed.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/controlador_fir.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controlador_fir
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/fir_data_path.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fir_data_path
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/fir_filter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fir_filter
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/half_mul.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity half_mul
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/fir_filter_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fir_filter_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Instalacion/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 57c794d15a2945ca9f5ce459fb299daf --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot fir_filter_tb_behav xil_defaultlib.fir_filter_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.package_dsed
Compiling architecture behavioral of entity xil_defaultlib.half_mul [half_mul_default]
Compiling architecture behavioral of entity xil_defaultlib.fir_data_path [fir_data_path_default]
Compiling architecture behavioral of entity xil_defaultlib.controlador_fir [controlador_fir_default]
Compiling architecture behavioral of entity xil_defaultlib.fir_filter [fir_filter_default]
Compiling architecture behavioral of entity xil_defaultlib.fir_filter_tb
Built simulation snapshot fir_filter_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav/xsim.dir/fir_filter_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Dec  4 13:47:49 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 919.809 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "fir_filter_tb_behav -key {Behavioral:sim_1:Functional:fir_filter_tb} -tclbatch {fir_filter_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source fir_filter_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
ERROR: Array sizes do not match, left array has 15 elements, right array has 16 elements
Time: 0 ps  Iteration: 0  Process: /fir_filter_tb/U0/U0/U0/line__62
  File: D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/half_mul.vhd

HDL Line: D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/half_mul.vhd:62
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fir_filter_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 932.605 ; gain = 12.797
relaunch_sim
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Instalacion/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'fir_filter_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav'
"xvhdl -m64 --relax -prj fir_filter_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/dsed_audio.srcs/sources_1/new/package_dsed.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/controlador_fir.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controlador_fir
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/fir_data_path.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fir_data_path
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/fir_filter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fir_filter
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/half_mul.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity half_mul
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/fir_filter_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fir_filter_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Instalacion/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 57c794d15a2945ca9f5ce459fb299daf --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot fir_filter_tb_behav xil_defaultlib.fir_filter_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.package_dsed
Compiling architecture behavioral of entity xil_defaultlib.half_mul [half_mul_default]
Compiling architecture behavioral of entity xil_defaultlib.fir_data_path [fir_data_path_default]
Compiling architecture behavioral of entity xil_defaultlib.controlador_fir [controlador_fir_default]
Compiling architecture behavioral of entity xil_defaultlib.fir_filter [fir_filter_default]
Compiling architecture behavioral of entity xil_defaultlib.fir_filter_tb
Built simulation snapshot fir_filter_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.2
Time resolution is 1 ps
ERROR: Array sizes do not match, left array has 16 elements, right array has 15 elements
Time: 0 ps  Iteration: 0  Process: /fir_filter_tb/U0/U0/line__135
  File: D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/fir_data_path.vhd

HDL Line: D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/fir_data_path.vhd:135
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 967.109 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Instalacion/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'fir_filter_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav'
"xvhdl -m64 --relax -prj fir_filter_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/dsed_audio.srcs/sources_1/new/package_dsed.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/controlador_fir.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controlador_fir
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/fir_data_path.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fir_data_path
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/fir_filter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fir_filter
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/half_mul.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity half_mul
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/fir_filter_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fir_filter_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Instalacion/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 57c794d15a2945ca9f5ce459fb299daf --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot fir_filter_tb_behav xil_defaultlib.fir_filter_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.package_dsed
Compiling architecture behavioral of entity xil_defaultlib.half_mul [half_mul_default]
Compiling architecture behavioral of entity xil_defaultlib.fir_data_path [fir_data_path_default]
Compiling architecture behavioral of entity xil_defaultlib.controlador_fir [controlador_fir_default]
Compiling architecture behavioral of entity xil_defaultlib.fir_filter [fir_filter_default]
Compiling architecture behavioral of entity xil_defaultlib.fir_filter_tb
Built simulation snapshot fir_filter_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 967.109 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5 ms
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5 us
