#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55d79c41f5d0 .scope module, "SD_SPI_TB" "SD_SPI_TB" 2 5;
 .timescale -9 -12;
L_0x7f9d968f7018 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55d79c440240_0 .net/2s *"_s0", 31 0, L_0x7f9d968f7018;  1 drivers
L_0x7f9d968f70f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55d79c440340_0 .net/2s *"_s12", 31 0, L_0x7f9d968f70f0;  1 drivers
v0x55d79c440420_0 .var *"_s16", 0 0; Local signal
L_0x7f9d968f7060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55d79c4404e0_0 .net/2s *"_s4", 31 0, L_0x7f9d968f7060;  1 drivers
L_0x7f9d968f70a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55d79c4405c0_0 .net/2s *"_s8", 31 0, L_0x7f9d968f70a8;  1 drivers
v0x55d79c4406a0_0 .var "clk", 0 0;
L_0x55d79c450780 .part L_0x7f9d968f7018, 0, 1;
L_0x55d79c4508a0 .part L_0x7f9d968f7060, 0, 1;
L_0x55d79c4509f0 .part L_0x7f9d968f70a8, 0, 1;
L_0x55d79c450b10 .part L_0x7f9d968f70f0, 0, 8;
S_0x55d79c41f750 .scope begin, "TEST_CASE" "TEST_CASE" 2 22, 2 22 0, S_0x55d79c41f5d0;
 .timescale -9 -12;
S_0x55d79c41f920 .scope module, "uut" "SD_SPI" 2 8, 3 1 0, S_0x55d79c41f5d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "MasterCLK"
    .port_info 1 /INPUT 1 "Reset"
    .port_info 2 /INPUT 1 "SPI_MISO"
    .port_info 3 /OUTPUT 1 "SPI_MOSI"
    .port_info 4 /OUTPUT 1 "SPI_CLK"
    .port_info 5 /OUTPUT 1 "SPI_CS"
    .port_info 6 /OUTPUT 1 "EnableDataReadRegister"
    .port_info 7 /OUTPUT 8 "InputDataRegister"
    .port_info 8 /INPUT 1 "EnableDataWriteRegister"
    .port_info 9 /INPUT 8 "OuputDataRegister"
    .port_info 10 /OUTPUT 1 "BussyDataWriteRegister"
v0x55d79c41faf0_0 .var "BussyDataWriteRegister", 0 0;
v0x55d79c43f6f0_0 .var "DataCLK", 0 0;
v0x55d79c43f7b0_0 .var "DataCLKCount", 15 0;
o0x7f9d969400a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55d79c43f870_0 .net "EnableDataReadRegister", 0 0, o0x7f9d969400a8;  0 drivers
v0x55d79c43f930_0 .net "EnableDataWriteRegister", 0 0, L_0x55d79c4509f0;  1 drivers
o0x7f9d96940108 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x55d79c43fa40_0 .net "InputDataRegister", 7 0, o0x7f9d96940108;  0 drivers
v0x55d79c43fb20_0 .net "MasterCLK", 0 0, v0x55d79c4406a0_0;  1 drivers
v0x55d79c43fbe0_0 .net "OuputDataRegister", 7 0, L_0x55d79c450b10;  1 drivers
v0x55d79c43fcc0_0 .net "Reset", 0 0, L_0x55d79c450780;  1 drivers
o0x7f9d969401c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55d79c43fd80_0 .net "SPI_CLK", 0 0, o0x7f9d969401c8;  0 drivers
o0x7f9d969401f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55d79c43fe40_0 .net "SPI_CS", 0 0, o0x7f9d969401f8;  0 drivers
v0x55d79c43ff00_0 .net "SPI_MISO", 0 0, L_0x55d79c4508a0;  1 drivers
o0x7f9d96940258 .functor BUFZ 1, C4<z>; HiZ drive
v0x55d79c43ffc0_0 .net "SPI_MOSI", 0 0, o0x7f9d96940258;  0 drivers
E_0x55d79c413e50 .event posedge, v0x55d79c43fb20_0;
    .scope S_0x55d79c41f920;
T_0 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55d79c43f7b0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d79c43f6f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d79c41faf0_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x55d79c41f920;
T_1 ;
    %wait E_0x55d79c413e50;
    %load/vec4 v0x55d79c43f7b0_0;
    %pad/u 32;
    %cmpi/u 2, 0, 32;
    %jmp/0xz  T_1.0, 5;
    %load/vec4 v0x55d79c43f7b0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x55d79c43f7b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55d79c43f6f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d79c41faf0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x55d79c43f7b0_0;
    %pad/u 32;
    %cmpi/u 63996, 0, 32;
    %jmp/0xz  T_1.2, 5;
    %load/vec4 v0x55d79c43f7b0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x55d79c43f7b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d79c43f6f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d79c41faf0_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x55d79c43f7b0_0;
    %pad/u 32;
    %cmpi/u 63999, 0, 32;
    %jmp/0xz  T_1.4, 5;
    %load/vec4 v0x55d79c43f7b0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x55d79c43f7b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d79c43f6f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55d79c41faf0_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55d79c43f7b0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55d79c43f6f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d79c41faf0_0, 0;
T_1.5 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55d79c41f5d0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d79c4406a0_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x55d79c41f5d0;
T_3 ;
    %load/vec4 v0x55d79c4406a0_0;
    %inv;
    %store/vec4 v0x55d79c440420_0, 0, 1;
    %pushi/vec4 1000, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x55d79c440420_0;
    %store/vec4 v0x55d79c4406a0_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55d79c41f5d0;
T_4 ;
    %fork t_1, S_0x55d79c41f750;
    %jmp t_0;
    .scope S_0x55d79c41f750;
t_1 ;
    %vpi_call 2 23 "$dumpfile", "SoC.vcd" {0 0 0};
    %vpi_call 2 24 "$dumpvars", 32'sb11111111111111111111111111111111, S_0x55d79c41f920 {0 0 0};
    %delay 800000000, 0;
    %vpi_call 2 25 "$finish" {0 0 0};
    %end;
    .scope S_0x55d79c41f5d0;
t_0 %join;
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "Hardware/Peripheral_SD/SD_TB.v";
    "Hardware/Peripheral_SD/SD.v";
