\doxysubsubsubsection{IOPORT Force Release Reset}
\label{group___r_c_c___i_o_p_o_r_t___force___release___reset}\index{IOPORT Force Release Reset@{IOPORT Force Release Reset}}


Force or release IO Port reset.  


\doxysubsubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+IOP\+\_\+\+FORCE\+\_\+\+RESET}()~\textbf{ WRITE\+\_\+\+REG}(\textbf{ RCC}-\/$>$IOPRSTR, 0x\+FFFFFFFFU)
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOA\+\_\+\+FORCE\+\_\+\+RESET}()~\textbf{ SET\+\_\+\+BIT}(\textbf{ RCC}-\/$>$IOPRSTR, \textbf{ RCC\+\_\+\+IOPRSTR\+\_\+\+GPIOARST})
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOB\+\_\+\+FORCE\+\_\+\+RESET}()~\textbf{ SET\+\_\+\+BIT}(\textbf{ RCC}-\/$>$IOPRSTR, \textbf{ RCC\+\_\+\+IOPRSTR\+\_\+\+GPIOBRST})
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOC\+\_\+\+FORCE\+\_\+\+RESET}()~\textbf{ SET\+\_\+\+BIT}(\textbf{ RCC}-\/$>$IOPRSTR, \textbf{ RCC\+\_\+\+IOPRSTR\+\_\+\+GPIOCRST})
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOD\+\_\+\+FORCE\+\_\+\+RESET}()~\textbf{ SET\+\_\+\+BIT}(\textbf{ RCC}-\/$>$IOPRSTR, \textbf{ RCC\+\_\+\+IOPRSTR\+\_\+\+GPIODRST})
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOF\+\_\+\+FORCE\+\_\+\+RESET}()~\textbf{ SET\+\_\+\+BIT}(\textbf{ RCC}-\/$>$IOPRSTR, \textbf{ RCC\+\_\+\+IOPRSTR\+\_\+\+GPIOFRST})
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+IOP\+\_\+\+RELEASE\+\_\+\+RESET}()~\textbf{ WRITE\+\_\+\+REG}(\textbf{ RCC}-\/$>$IOPRSTR, 0x00000000U)
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOA\+\_\+\+RELEASE\+\_\+\+RESET}()~\textbf{ CLEAR\+\_\+\+BIT}(\textbf{ RCC}-\/$>$IOPRSTR, \textbf{ RCC\+\_\+\+IOPRSTR\+\_\+\+GPIOARST})
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOB\+\_\+\+RELEASE\+\_\+\+RESET}()~\textbf{ CLEAR\+\_\+\+BIT}(\textbf{ RCC}-\/$>$IOPRSTR, \textbf{ RCC\+\_\+\+IOPRSTR\+\_\+\+GPIOBRST})
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOC\+\_\+\+RELEASE\+\_\+\+RESET}()~\textbf{ CLEAR\+\_\+\+BIT}(\textbf{ RCC}-\/$>$IOPRSTR, \textbf{ RCC\+\_\+\+IOPRSTR\+\_\+\+GPIOCRST})
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOD\+\_\+\+RELEASE\+\_\+\+RESET}()~\textbf{ CLEAR\+\_\+\+BIT}(\textbf{ RCC}-\/$>$IOPRSTR, \textbf{ RCC\+\_\+\+IOPRSTR\+\_\+\+GPIODRST})
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOF\+\_\+\+RELEASE\+\_\+\+RESET}()~\textbf{ CLEAR\+\_\+\+BIT}(\textbf{ RCC}-\/$>$IOPRSTR, \textbf{ RCC\+\_\+\+IOPRSTR\+\_\+\+GPIOFRST})
\end{DoxyCompactItemize}


\doxysubsubsubsubsection{Detailed Description}
Force or release IO Port reset. 



\doxysubsubsubsubsection{Macro Definition Documentation}
\label{group___r_c_c___i_o_p_o_r_t___force___release___reset_gab329bd497cccffd979bcca9fd42bbc79} 
\index{IOPORT Force Release Reset@{IOPORT Force Release Reset}!\_\_HAL\_RCC\_GPIOA\_FORCE\_RESET@{\_\_HAL\_RCC\_GPIOA\_FORCE\_RESET}}
\index{\_\_HAL\_RCC\_GPIOA\_FORCE\_RESET@{\_\_HAL\_RCC\_GPIOA\_FORCE\_RESET}!IOPORT Force Release Reset@{IOPORT Force Release Reset}}
\doxysubsubsubsubsubsection{\_\_HAL\_RCC\_GPIOA\_FORCE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOA\+\_\+\+FORCE\+\_\+\+RESET(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~\textbf{ SET\+\_\+\+BIT}(\textbf{ RCC}-\/$>$IOPRSTR, \textbf{ RCC\+\_\+\+IOPRSTR\+\_\+\+GPIOARST})}

\label{group___r_c_c___i_o_p_o_r_t___force___release___reset_gad56e47c2eacd972491f94296053d0cc3} 
\index{IOPORT Force Release Reset@{IOPORT Force Release Reset}!\_\_HAL\_RCC\_GPIOA\_RELEASE\_RESET@{\_\_HAL\_RCC\_GPIOA\_RELEASE\_RESET}}
\index{\_\_HAL\_RCC\_GPIOA\_RELEASE\_RESET@{\_\_HAL\_RCC\_GPIOA\_RELEASE\_RESET}!IOPORT Force Release Reset@{IOPORT Force Release Reset}}
\doxysubsubsubsubsubsection{\_\_HAL\_RCC\_GPIOA\_RELEASE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOA\+\_\+\+RELEASE\+\_\+\+RESET(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~\textbf{ CLEAR\+\_\+\+BIT}(\textbf{ RCC}-\/$>$IOPRSTR, \textbf{ RCC\+\_\+\+IOPRSTR\+\_\+\+GPIOARST})}

\label{group___r_c_c___i_o_p_o_r_t___force___release___reset_ga3b89be9638638ffce3ebd4f08a3b64cf} 
\index{IOPORT Force Release Reset@{IOPORT Force Release Reset}!\_\_HAL\_RCC\_GPIOB\_FORCE\_RESET@{\_\_HAL\_RCC\_GPIOB\_FORCE\_RESET}}
\index{\_\_HAL\_RCC\_GPIOB\_FORCE\_RESET@{\_\_HAL\_RCC\_GPIOB\_FORCE\_RESET}!IOPORT Force Release Reset@{IOPORT Force Release Reset}}
\doxysubsubsubsubsubsection{\_\_HAL\_RCC\_GPIOB\_FORCE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOB\+\_\+\+FORCE\+\_\+\+RESET(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~\textbf{ SET\+\_\+\+BIT}(\textbf{ RCC}-\/$>$IOPRSTR, \textbf{ RCC\+\_\+\+IOPRSTR\+\_\+\+GPIOBRST})}

\label{group___r_c_c___i_o_p_o_r_t___force___release___reset_gaf03da3b36478071844fbd77df618a686} 
\index{IOPORT Force Release Reset@{IOPORT Force Release Reset}!\_\_HAL\_RCC\_GPIOB\_RELEASE\_RESET@{\_\_HAL\_RCC\_GPIOB\_RELEASE\_RESET}}
\index{\_\_HAL\_RCC\_GPIOB\_RELEASE\_RESET@{\_\_HAL\_RCC\_GPIOB\_RELEASE\_RESET}!IOPORT Force Release Reset@{IOPORT Force Release Reset}}
\doxysubsubsubsubsubsection{\_\_HAL\_RCC\_GPIOB\_RELEASE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOB\+\_\+\+RELEASE\+\_\+\+RESET(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~\textbf{ CLEAR\+\_\+\+BIT}(\textbf{ RCC}-\/$>$IOPRSTR, \textbf{ RCC\+\_\+\+IOPRSTR\+\_\+\+GPIOBRST})}

\label{group___r_c_c___i_o_p_o_r_t___force___release___reset_ga6e6a20fa8e0d7b3ebfdce26f6b1a1ed0} 
\index{IOPORT Force Release Reset@{IOPORT Force Release Reset}!\_\_HAL\_RCC\_GPIOC\_FORCE\_RESET@{\_\_HAL\_RCC\_GPIOC\_FORCE\_RESET}}
\index{\_\_HAL\_RCC\_GPIOC\_FORCE\_RESET@{\_\_HAL\_RCC\_GPIOC\_FORCE\_RESET}!IOPORT Force Release Reset@{IOPORT Force Release Reset}}
\doxysubsubsubsubsubsection{\_\_HAL\_RCC\_GPIOC\_FORCE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOC\+\_\+\+FORCE\+\_\+\+RESET(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~\textbf{ SET\+\_\+\+BIT}(\textbf{ RCC}-\/$>$IOPRSTR, \textbf{ RCC\+\_\+\+IOPRSTR\+\_\+\+GPIOCRST})}

\label{group___r_c_c___i_o_p_o_r_t___force___release___reset_ga1df0e3536d3450435bdccdbe9c878736} 
\index{IOPORT Force Release Reset@{IOPORT Force Release Reset}!\_\_HAL\_RCC\_GPIOC\_RELEASE\_RESET@{\_\_HAL\_RCC\_GPIOC\_RELEASE\_RESET}}
\index{\_\_HAL\_RCC\_GPIOC\_RELEASE\_RESET@{\_\_HAL\_RCC\_GPIOC\_RELEASE\_RESET}!IOPORT Force Release Reset@{IOPORT Force Release Reset}}
\doxysubsubsubsubsubsection{\_\_HAL\_RCC\_GPIOC\_RELEASE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOC\+\_\+\+RELEASE\+\_\+\+RESET(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~\textbf{ CLEAR\+\_\+\+BIT}(\textbf{ RCC}-\/$>$IOPRSTR, \textbf{ RCC\+\_\+\+IOPRSTR\+\_\+\+GPIOCRST})}

\label{group___r_c_c___i_o_p_o_r_t___force___release___reset_gaf0f7c49787fc94edeea74aa4218aeaf6} 
\index{IOPORT Force Release Reset@{IOPORT Force Release Reset}!\_\_HAL\_RCC\_GPIOD\_FORCE\_RESET@{\_\_HAL\_RCC\_GPIOD\_FORCE\_RESET}}
\index{\_\_HAL\_RCC\_GPIOD\_FORCE\_RESET@{\_\_HAL\_RCC\_GPIOD\_FORCE\_RESET}!IOPORT Force Release Reset@{IOPORT Force Release Reset}}
\doxysubsubsubsubsubsection{\_\_HAL\_RCC\_GPIOD\_FORCE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOD\+\_\+\+FORCE\+\_\+\+RESET(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~\textbf{ SET\+\_\+\+BIT}(\textbf{ RCC}-\/$>$IOPRSTR, \textbf{ RCC\+\_\+\+IOPRSTR\+\_\+\+GPIODRST})}

\label{group___r_c_c___i_o_p_o_r_t___force___release___reset_ga29fbf71f71ea27ffa38e7283b6dce03d} 
\index{IOPORT Force Release Reset@{IOPORT Force Release Reset}!\_\_HAL\_RCC\_GPIOD\_RELEASE\_RESET@{\_\_HAL\_RCC\_GPIOD\_RELEASE\_RESET}}
\index{\_\_HAL\_RCC\_GPIOD\_RELEASE\_RESET@{\_\_HAL\_RCC\_GPIOD\_RELEASE\_RESET}!IOPORT Force Release Reset@{IOPORT Force Release Reset}}
\doxysubsubsubsubsubsection{\_\_HAL\_RCC\_GPIOD\_RELEASE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOD\+\_\+\+RELEASE\+\_\+\+RESET(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~\textbf{ CLEAR\+\_\+\+BIT}(\textbf{ RCC}-\/$>$IOPRSTR, \textbf{ RCC\+\_\+\+IOPRSTR\+\_\+\+GPIODRST})}

\label{group___r_c_c___i_o_p_o_r_t___force___release___reset_gaddfca42e493e7c163e9decf0462183df} 
\index{IOPORT Force Release Reset@{IOPORT Force Release Reset}!\_\_HAL\_RCC\_GPIOF\_FORCE\_RESET@{\_\_HAL\_RCC\_GPIOF\_FORCE\_RESET}}
\index{\_\_HAL\_RCC\_GPIOF\_FORCE\_RESET@{\_\_HAL\_RCC\_GPIOF\_FORCE\_RESET}!IOPORT Force Release Reset@{IOPORT Force Release Reset}}
\doxysubsubsubsubsubsection{\_\_HAL\_RCC\_GPIOF\_FORCE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOF\+\_\+\+FORCE\+\_\+\+RESET(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~\textbf{ SET\+\_\+\+BIT}(\textbf{ RCC}-\/$>$IOPRSTR, \textbf{ RCC\+\_\+\+IOPRSTR\+\_\+\+GPIOFRST})}

\label{group___r_c_c___i_o_p_o_r_t___force___release___reset_ga9f9a67f57c0ca219d0cf0c2e07114f27} 
\index{IOPORT Force Release Reset@{IOPORT Force Release Reset}!\_\_HAL\_RCC\_GPIOF\_RELEASE\_RESET@{\_\_HAL\_RCC\_GPIOF\_RELEASE\_RESET}}
\index{\_\_HAL\_RCC\_GPIOF\_RELEASE\_RESET@{\_\_HAL\_RCC\_GPIOF\_RELEASE\_RESET}!IOPORT Force Release Reset@{IOPORT Force Release Reset}}
\doxysubsubsubsubsubsection{\_\_HAL\_RCC\_GPIOF\_RELEASE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOF\+\_\+\+RELEASE\+\_\+\+RESET(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~\textbf{ CLEAR\+\_\+\+BIT}(\textbf{ RCC}-\/$>$IOPRSTR, \textbf{ RCC\+\_\+\+IOPRSTR\+\_\+\+GPIOFRST})}

\label{group___r_c_c___i_o_p_o_r_t___force___release___reset_gaaffbbf43b538f913b470feafb1ec50dd} 
\index{IOPORT Force Release Reset@{IOPORT Force Release Reset}!\_\_HAL\_RCC\_IOP\_FORCE\_RESET@{\_\_HAL\_RCC\_IOP\_FORCE\_RESET}}
\index{\_\_HAL\_RCC\_IOP\_FORCE\_RESET@{\_\_HAL\_RCC\_IOP\_FORCE\_RESET}!IOPORT Force Release Reset@{IOPORT Force Release Reset}}
\doxysubsubsubsubsubsection{\_\_HAL\_RCC\_IOP\_FORCE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+IOP\+\_\+\+FORCE\+\_\+\+RESET(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~\textbf{ WRITE\+\_\+\+REG}(\textbf{ RCC}-\/$>$IOPRSTR, 0x\+FFFFFFFFU)}

\label{group___r_c_c___i_o_p_o_r_t___force___release___reset_ga7994899fa29f5d26f9726be62e971faf} 
\index{IOPORT Force Release Reset@{IOPORT Force Release Reset}!\_\_HAL\_RCC\_IOP\_RELEASE\_RESET@{\_\_HAL\_RCC\_IOP\_RELEASE\_RESET}}
\index{\_\_HAL\_RCC\_IOP\_RELEASE\_RESET@{\_\_HAL\_RCC\_IOP\_RELEASE\_RESET}!IOPORT Force Release Reset@{IOPORT Force Release Reset}}
\doxysubsubsubsubsubsection{\_\_HAL\_RCC\_IOP\_RELEASE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+IOP\+\_\+\+RELEASE\+\_\+\+RESET(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~\textbf{ WRITE\+\_\+\+REG}(\textbf{ RCC}-\/$>$IOPRSTR, 0x00000000U)}

