****************************************
Report : timing
        -path_type full_clock_expanded
        -delay_type min
        -max_paths 10
        -report_by design
        -input_pins
        -nets
        -transition_time
        -capacitance
Design : i2c_master_top
Version: O-2018.06-SP1
Date   : Sun May 19 22:54:14 2024
****************************************
Information: Timer using 'CRPR'. (TIM-050)

  Startpoint: txr_reg_4_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: txr_reg_4_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.63      0.25      0.25 r
  wb_clk_i (net)                                  153    419.27
  txr_reg_4_/CLK (DFFARX1)                                           0.63      0.01      0.25 r

  txr_reg_4_/CLK (DFFARX1)                                           0.63      0.00      0.25 r
  txr_reg_4_/Q (DFFARX1)                                             0.05      0.24      0.50 f
  txr[4] (net)                                      3      9.04
  U77/IN1 (AO22X1)                                                   0.05      0.00      0.50 f
  U77/Q (AO22X1)                                                     0.03      0.08      0.58 f
  n122 (net)                                        1      2.41
  txr_reg_4_/D (DFFARX1)                                             0.03      0.00      0.58 f
  data arrival time                                                                      0.58

  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.68      0.27      0.27 r
  wb_clk_i (net)                                  153    459.80
  txr_reg_4_/CLK (DFFARX1)                                           0.68      0.01      0.28 r

  clock reconvergence pessimism                                               -0.02      0.25
  clock uncertainty                                                            0.30      0.55
  library hold time                                                            0.02      0.58
  data required time                                                                     0.58
  ----------------------------------------------------------------------------------------------------
  data required time                                                                     0.58
  data arrival time                                                                     -0.58
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                                            0.00



  Startpoint: txr_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: txr_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.63      0.25      0.25 r
  wb_clk_i (net)                                  153    419.27
  txr_reg_1_/CLK (DFFARX1)                                           0.63      0.01      0.25 r

  txr_reg_1_/CLK (DFFARX1)                                           0.63      0.00      0.25 r
  txr_reg_1_/Q (DFFARX1)                                             0.05      0.24      0.50 f
  txr[1] (net)                                      3      9.28
  U74/IN1 (AO22X1)                                                   0.05      0.00      0.50 f
  U74/Q (AO22X1)                                                     0.03      0.08      0.58 f
  n119 (net)                                        1      2.26
  txr_reg_1_/D (DFFARX1)                                             0.03      0.00      0.58 f
  data arrival time                                                                      0.58

  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.68      0.27      0.27 r
  wb_clk_i (net)                                  153    459.80
  txr_reg_1_/CLK (DFFARX1)                                           0.68      0.01      0.28 r

  clock reconvergence pessimism                                               -0.02      0.25
  clock uncertainty                                                            0.30      0.55
  library hold time                                                            0.02      0.58
  data required time                                                                     0.58
  ----------------------------------------------------------------------------------------------------
  data required time                                                                     0.58
  data arrival time                                                                     -0.58
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                                            0.00



  Startpoint: byte_controller/c_state_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: byte_controller/c_state_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.63      0.25      0.25 r
  wb_clk_i (net)                                  153    419.27
  byte_controller/c_state_reg_3_/CLK (DFFARX1)                       0.63      0.02      0.27 r

  byte_controller/c_state_reg_3_/CLK (DFFARX1)                       0.63      0.00      0.27 r
  byte_controller/c_state_reg_3_/Q (DFFARX1)                         0.07      0.26      0.52 f
  byte_controller/c_state[3] (net)                  5     16.06
  byte_controller/U19/IN2 (NAND2X1)                                  0.07      0.00      0.52 f
  byte_controller/U19/QN (NAND2X1)                                   0.05      0.04      0.56 r
  byte_controller/n35 (net)                         1      4.03
  byte_controller/U52/IN3 (NAND3X0)                                  0.05      0.00      0.56 r
  byte_controller/U52/QN (NAND3X0)                                   0.04      0.03      0.59 f
  byte_controller/n75 (net)                         1      2.10
  byte_controller/c_state_reg_3_/D (DFFARX1)                         0.04      0.00      0.59 f
  data arrival time                                                                      0.59

  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.68      0.27      0.27 r
  wb_clk_i (net)                                  153    459.80
  byte_controller/c_state_reg_3_/CLK (DFFARX1)                       0.68      0.02      0.29 r

  clock reconvergence pessimism                                               -0.02      0.27
  clock uncertainty                                                            0.30      0.57
  library hold time                                                            0.02      0.59
  data required time                                                                     0.59
  ----------------------------------------------------------------------------------------------------
  data required time                                                                     0.59
  data arrival time                                                                     -0.59
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                                            0.00



  Startpoint: byte_controller/bit_controller/scl_oen_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: byte_controller/bit_controller/scl_oen_reg (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.63      0.25      0.25 r
  wb_clk_i (net)                                  153    419.27
  byte_controller/bit_controller/scl_oen_reg/CLK (DFFASX1)           0.63      0.02      0.27 r

  byte_controller/bit_controller/scl_oen_reg/CLK (DFFASX1)           0.63      0.00      0.27 r
  byte_controller/bit_controller/scl_oen_reg/Q (DFFASX1)             0.05      0.24      0.51 f
  byte_controller/bit_controller/scl_oen (net)      3      7.92
  byte_controller/bit_controller/U76/IN1 (AO22X1)                    0.05      0.00      0.51 f
  byte_controller/bit_controller/U76/Q (AO22X1)                      0.03      0.08      0.59 f
  byte_controller/bit_controller/n202 (net)         1      3.17
  byte_controller/bit_controller/scl_oen_reg/D (DFFASX1)             0.03      0.00      0.59 f
  data arrival time                                                                      0.59

  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.68      0.27      0.27 r
  wb_clk_i (net)                                  153    459.80
  byte_controller/bit_controller/scl_oen_reg/CLK (DFFASX1)           0.68      0.02      0.29 r

  clock reconvergence pessimism                                               -0.02      0.27
  clock uncertainty                                                            0.30      0.57
  library hold time                                                            0.02      0.59
  data required time                                                                     0.59
  ----------------------------------------------------------------------------------------------------
  data required time                                                                     0.59
  data arrival time                                                                     -0.59
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                                            0.00



  Startpoint: txr_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: txr_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.63      0.25      0.25 r
  wb_clk_i (net)                                  153    419.27
  txr_reg_3_/CLK (DFFARX1)                                           0.63      0.01      0.25 r

  txr_reg_3_/CLK (DFFARX1)                                           0.63      0.00      0.25 r
  txr_reg_3_/Q (DFFARX1)                                             0.05      0.25      0.50 f
  txr[3] (net)                                      3      9.88
  U76/IN1 (AO22X1)                                                   0.05      0.00      0.50 f
  U76/Q (AO22X1)                                                     0.03      0.08      0.58 f
  n121 (net)                                        1      2.46
  txr_reg_3_/D (DFFARX1)                                             0.03      0.00      0.58 f
  data arrival time                                                                      0.58

  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.68      0.27      0.27 r
  wb_clk_i (net)                                  153    459.80
  txr_reg_3_/CLK (DFFARX1)                                           0.68      0.01      0.28 r

  clock reconvergence pessimism                                               -0.02      0.26
  clock uncertainty                                                            0.30      0.56
  library hold time                                                            0.02      0.58
  data required time                                                                     0.58
  ----------------------------------------------------------------------------------------------------
  data required time                                                                     0.58
  data arrival time                                                                     -0.58
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                                            0.00



  Startpoint: prer_reg_13_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: byte_controller/bit_controller/cnt_reg_13_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.63      0.25      0.25 r
  wb_clk_i (net)                                  153    419.27
  prer_reg_13_/CLK (DFFASX1)                                         0.63      0.01      0.26 r

  prer_reg_13_/CLK (DFFASX1)                                         0.63      0.00      0.26 r
  prer_reg_13_/Q (DFFASX1)                                           0.05      0.25      0.51 f
  prer[13] (net)                                    3     10.42
  byte_controller/bit_controller/U8/IN5 (AO222X1)                    0.05      0.00      0.51 f
  byte_controller/bit_controller/U8/Q (AO222X1)                      0.04      0.07      0.58 f
  byte_controller/bit_controller/n170 (net)         1      3.53
  byte_controller/bit_controller/cnt_reg_13_/D (DFFARX1)             0.04      0.00      0.58 f
  data arrival time                                                                      0.58

  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.68      0.27      0.27 r
  wb_clk_i (net)                                  153    459.80
  byte_controller/bit_controller/cnt_reg_13_/CLK (DFFARX1)           0.68      0.01      0.28 r

  clock reconvergence pessimism                                               -0.02      0.25
  clock uncertainty                                                            0.30      0.55
  library hold time                                                            0.02      0.57
  data required time                                                                     0.57
  ----------------------------------------------------------------------------------------------------
  data required time                                                                     0.57
  data arrival time                                                                     -0.58
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                                            0.00



  Startpoint: prer_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: byte_controller/bit_controller/cnt_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.63      0.25      0.25 r
  wb_clk_i (net)                                  153    419.27
  prer_reg_2_/CLK (DFFASX1)                                          0.63      0.01      0.25 r

  prer_reg_2_/CLK (DFFASX1)                                          0.63      0.00      0.25 r
  prer_reg_2_/Q (DFFASX1)                                            0.06      0.25      0.51 f
  prer[2] (net)                                     3     14.46
  byte_controller/bit_controller/U30/IN5 (AO222X1)                   0.06      0.00      0.51 f
  byte_controller/bit_controller/U30/Q (AO222X1)                     0.03      0.07      0.58 f
  byte_controller/bit_controller/n181 (net)         1      2.25
  byte_controller/bit_controller/cnt_reg_2_/D (DFFARX1)              0.03      0.00      0.58 f
  data arrival time                                                                      0.58

  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.68      0.27      0.27 r
  wb_clk_i (net)                                  153    459.80
  byte_controller/bit_controller/cnt_reg_2_/CLK (DFFARX1)            0.68      0.01      0.28 r

  clock reconvergence pessimism                                               -0.02      0.25
  clock uncertainty                                                            0.30      0.55
  library hold time                                                            0.02      0.57
  data required time                                                                     0.57
  ----------------------------------------------------------------------------------------------------
  data required time                                                                     0.57
  data arrival time                                                                     -0.58
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                                            0.00



  Startpoint: ctr_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: wb_dat_o_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.63      0.25      0.25 r
  wb_clk_i (net)                                  153    419.27
  ctr_reg_0_/CLK (DFFARX1)                                           0.63      0.02      0.26 r

  ctr_reg_0_/CLK (DFFARX1)                                           0.63      0.00      0.26 r
  ctr_reg_0_/QN (DFFARX1)                                            0.05      0.18      0.44 r
  n28 (net)                                         1      4.74
  U103/IN4 (OA222X1)                                                 0.05      0.00      0.44 r
  U103/Q (OA222X1)                                                   0.05      0.10      0.54 r
  n84 (net)                                         1      6.05
  U102/IN4 (NAND4X0)                                                 0.05      0.00      0.54 r
  U102/QN (NAND4X0)                                                  0.05      0.04      0.58 f
  N38 (net)                                         1      2.27
  wb_dat_o_reg_0_/D (DFFX1)                                          0.05      0.00      0.58 f
  data arrival time                                                                      0.58

  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.68      0.27      0.27 r
  wb_clk_i (net)                                  153    459.80
  wb_dat_o_reg_0_/CLK (DFFX1)                                        0.68      0.01      0.28 r

  clock reconvergence pessimism                                               -0.02      0.25
  clock uncertainty                                                            0.30      0.55
  library hold time                                                            0.02      0.57
  data required time                                                                     0.57
  ----------------------------------------------------------------------------------------------------
  data required time                                                                     0.57
  data arrival time                                                                     -0.58
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                                            0.00



  Startpoint: byte_controller/bit_controller/filter_cnt_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: byte_controller/bit_controller/filter_cnt_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.63      0.25      0.25 r
  wb_clk_i (net)                                  153    419.27
  byte_controller/bit_controller/filter_cnt_reg_0_/CLK (DFFARX1)     0.63      0.01      0.25 r

  byte_controller/bit_controller/filter_cnt_reg_0_/CLK (DFFARX1)     0.63      0.00      0.25 r
  byte_controller/bit_controller/filter_cnt_reg_0_/Q (DFFARX1)       0.07      0.23      0.49 r
  byte_controller/bit_controller/filter_cnt[0] (net)
                                                    4     13.48
  byte_controller/bit_controller/sub_260/U12/INP (INVX0)             0.07      0.00      0.49 r
  byte_controller/bit_controller/sub_260/U12/ZN (INVX0)              0.04      0.03      0.52 f
  byte_controller/bit_controller/sub_260/SUM[0] (net)
                                                    1      3.25
  byte_controller/bit_controller/U115/IN3 (AO22X1)                   0.04      0.00      0.52 f
  byte_controller/bit_controller/U115/Q (AO22X1)                     0.03      0.06      0.58 f
  byte_controller/bit_controller/N92 (net)          1      1.96
  byte_controller/bit_controller/filter_cnt_reg_0_/D (DFFARX1)       0.03      0.00      0.58 f
  data arrival time                                                                      0.58

  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.68      0.27      0.27 r
  wb_clk_i (net)                                  153    459.80
  byte_controller/bit_controller/filter_cnt_reg_0_/CLK (DFFARX1)     0.68      0.01      0.28 r

  clock reconvergence pessimism                                               -0.02      0.26
  clock uncertainty                                                            0.30      0.56
  library hold time                                                            0.02      0.58
  data required time                                                                     0.58
  ----------------------------------------------------------------------------------------------------
  data required time                                                                     0.58
  data arrival time                                                                     -0.58
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                                            0.00



  Startpoint: ctr_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: wb_dat_o_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.63      0.25      0.25 r
  wb_clk_i (net)                                  153    419.27
  ctr_reg_1_/CLK (DFFARX1)                                           0.63      0.02      0.26 r

  ctr_reg_1_/CLK (DFFARX1)                                           0.63      0.00      0.26 r
  ctr_reg_1_/QN (DFFARX1)                                            0.05      0.18      0.44 r
  n27 (net)                                         1      3.61
  U100/IN4 (OA222X1)                                                 0.05      0.00      0.44 r
  U100/Q (OA222X1)                                                   0.05      0.10      0.54 r
  n80 (net)                                         1      6.68
  U99/IN4 (NAND4X0)                                                  0.05      0.00      0.54 r
  U99/QN (NAND4X0)                                                   0.05      0.04      0.58 f
  N39 (net)                                         1      2.42
  wb_dat_o_reg_1_/D (DFFX1)                                          0.05      0.00      0.58 f
  data arrival time                                                                      0.58

  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.68      0.27      0.27 r
  wb_clk_i (net)                                  153    459.80
  wb_dat_o_reg_1_/CLK (DFFX1)                                        0.68      0.00      0.27 r

  clock reconvergence pessimism                                               -0.02      0.25
  clock uncertainty                                                            0.30      0.55
  library hold time                                                            0.02      0.57
  data required time                                                                     0.57
  ----------------------------------------------------------------------------------------------------
  data required time                                                                     0.57
  data arrival time                                                                     -0.58
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                                            0.00


1
