# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../CoreGen_Extended_Vivado.srcs/sources_1/new/uart_rx.vhd" \
"../../../../CoreGen_Extended_Vivado.srcs/sources_1/new/uart_tx.vhd" \
"../../../../CoreGen_Extended_Vivado.srcs/sim_1/new/uart_tb.vhd" \

# Do not sort compile order
nosort
