Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Jan 23 14:30:28 2023
| Host         : DESKTOP-G06KS4U running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    11 |
| Unused register locations in slices containing registers |    42 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      4 |            1 |
|      8 |            1 |
|     10 |            1 |
|     14 |            2 |
|    16+ |            5 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             140 |           25 |
| No           | No                    | Yes                    |              34 |            5 |
| No           | Yes                   | No                     |              30 |            5 |
| Yes          | No                    | No                     |              60 |           12 |
| Yes          | No                    | Yes                    |              10 |            2 |
| Yes          | Yes                   | No                     |               4 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------+--------------------------------------------+----------------------+------------------+----------------+
|             Clock Signal             |                Enable Signal               |   Set/Reset Signal   | Slice Load Count | Bel Load Count |
+--------------------------------------+--------------------------------------------+----------------------+------------------+----------------+
|  CLK100MHZ_IBUF_BUFG                 | pwm_instance/R_i_1_n_0                     |                      |                1 |              2 |
|  CLK100MHZ_IBUF_BUFG                 | pwm_instance/G_i_2_n_0                     | pwm_instance/G12_out |                2 |              4 |
|  seg_instance/seg_reg[3]_i_2_n_0     |                                            |                      |                1 |              8 |
|  w_200kHz_BUFG                       | master/FSM_sequential_state_reg[4]_i_1_n_0 | reset_IBUF           |                2 |             10 |
|  seg_instance/SEG_inferred__0/i__n_0 |                                            |                      |                2 |             14 |
|  CLK100MHZ_IBUF_BUFG                 |                                            | cgen/clk_reg         |                2 |             14 |
|  CLK100MHZ_IBUF_BUFG                 |                                            | pwm_instance/clear   |                3 |             16 |
|  w_200kHz_BUFG                       |                                            |                      |               10 |             34 |
|  w_200kHz_BUFG                       |                                            | reset_IBUF           |                5 |             34 |
|  w_200kHz_BUFG                       | master/temp_data_reg                       |                      |               11 |             58 |
|  CLK100MHZ_IBUF_BUFG                 |                                            |                      |               12 |             84 |
+--------------------------------------+--------------------------------------------+----------------------+------------------+----------------+


