always @(posedge clk or negedge resetn) begin
  if (resetn) begin
    out_assign <= a;
    out_always <= a;
  end else if (sel_b1 && sel_b2) begin
    out_assign <= b;
    out_always <= b;
  end else begin
    out_assign <= a;
    out_always <= a;
  end
  out_always <= out_assign; // Assign the value of out_assign to out_always
end

endmodule