--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml adc4pwm.twx adc4pwm.ncd -o adc4pwm.twr adc4pwm.pcf -ucf
adc4pwm.ucf

Design file:              adc4pwm.ncd
Physical constraint file: adc4pwm.pcf
Device,package,speed:     xc3s50an,tqg144,-4 (PRODUCTION 1.42 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
-----------------+------------+------------+------------------+--------+
                 |Max Setup to|Max Hold to |                  | Clock  |
Source           | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
-----------------+------------+------------+------------------+--------+
compared_value<0>|    2.088(R)|   -0.855(R)|clk_BUFGP         |   0.000|
compared_value<1>|    1.452(R)|   -0.377(R)|clk_BUFGP         |   0.000|
compared_value<2>|    1.693(R)|   -0.548(R)|clk_BUFGP         |   0.000|
compared_value<3>|    2.391(R)|   -1.097(R)|clk_BUFGP         |   0.000|
-----------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
discharge<0>|    8.269(R)|clk_BUFGP         |   0.000|
discharge<1>|    7.398(R)|clk_BUFGP         |   0.000|
discharge<2>|    8.400(R)|clk_BUFGP         |   0.000|
discharge<3>|    7.617(R)|clk_BUFGP         |   0.000|
pwm<0>      |   10.731(R)|clk_BUFGP         |   0.000|
pwm<1>      |   10.086(R)|clk_BUFGP         |   0.000|
pwm<2>      |    9.933(R)|clk_BUFGP         |   0.000|
pwm<3>      |    9.858(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.473|         |         |    4.222|
---------------+---------+---------+---------+---------+


Analysis completed Sat Jul 10 14:41:36 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4520 MB



