// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _estimate_FR_2_HH_
#define _estimate_FR_2_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "estimate_FR_2_cnt_0_V.h"
#include "estimate_FR_2_FR_0_V.h"
#include "estimate_FR_2_AXILiteS_s_axi.h"

namespace ap_rtl {

template<unsigned int C_S_AXI_AXILITES_ADDR_WIDTH = 10,
         unsigned int C_S_AXI_AXILITES_DATA_WIDTH = 32>
struct estimate_FR_2 : public sc_module {
    // Port declarations 20
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_in< sc_logic > s_axi_AXILiteS_AWVALID;
    sc_out< sc_logic > s_axi_AXILiteS_AWREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_ADDR_WIDTH> > s_axi_AXILiteS_AWADDR;
    sc_in< sc_logic > s_axi_AXILiteS_WVALID;
    sc_out< sc_logic > s_axi_AXILiteS_WREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_DATA_WIDTH> > s_axi_AXILiteS_WDATA;
    sc_in< sc_uint<C_S_AXI_AXILITES_DATA_WIDTH/8> > s_axi_AXILiteS_WSTRB;
    sc_in< sc_logic > s_axi_AXILiteS_ARVALID;
    sc_out< sc_logic > s_axi_AXILiteS_ARREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_ADDR_WIDTH> > s_axi_AXILiteS_ARADDR;
    sc_out< sc_logic > s_axi_AXILiteS_RVALID;
    sc_in< sc_logic > s_axi_AXILiteS_RREADY;
    sc_out< sc_uint<C_S_AXI_AXILITES_DATA_WIDTH> > s_axi_AXILiteS_RDATA;
    sc_out< sc_lv<2> > s_axi_AXILiteS_RRESP;
    sc_out< sc_logic > s_axi_AXILiteS_BVALID;
    sc_in< sc_logic > s_axi_AXILiteS_BREADY;
    sc_out< sc_lv<2> > s_axi_AXILiteS_BRESP;
    sc_out< sc_logic > interrupt;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    estimate_FR_2(sc_module_name name);
    SC_HAS_PROCESS(estimate_FR_2);

    ~estimate_FR_2();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    estimate_FR_2_AXILiteS_s_axi<C_S_AXI_AXILITES_ADDR_WIDTH,C_S_AXI_AXILITES_DATA_WIDTH>* estimate_FR_2_AXILiteS_s_axi_U;
    estimate_FR_2_cnt_0_V* cnt_0_V_U;
    estimate_FR_2_cnt_0_V* cnt_1_V_U;
    estimate_FR_2_cnt_0_V* cnt_2_V_U;
    estimate_FR_2_cnt_0_V* cnt_3_V_U;
    estimate_FR_2_FR_0_V* FR_0_V_U;
    estimate_FR_2_FR_0_V* FR_1_V_U;
    estimate_FR_2_FR_0_V* FR_2_V_U;
    estimate_FR_2_FR_0_V* FR_3_V_U;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_logic > ap_start;
    sc_signal< sc_logic > ap_done;
    sc_signal< sc_logic > ap_idle;
    sc_signal< sc_lv<12> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > ap_ready;
    sc_signal< sc_lv<6> > inputs_0_address0;
    sc_signal< sc_logic > inputs_0_ce0;
    sc_signal< sc_lv<32> > inputs_0_q0;
    sc_signal< sc_lv<6> > inputs_1_address0;
    sc_signal< sc_logic > inputs_1_ce0;
    sc_signal< sc_lv<32> > inputs_1_q0;
    sc_signal< sc_lv<4> > counts_0_address0;
    sc_signal< sc_logic > counts_0_ce0;
    sc_signal< sc_logic > counts_0_we0;
    sc_signal< sc_lv<32> > counts_0_d0;
    sc_signal< sc_lv<32> > counts_0_q0;
    sc_signal< sc_lv<4> > counts_1_address0;
    sc_signal< sc_logic > counts_1_ce0;
    sc_signal< sc_logic > counts_1_we0;
    sc_signal< sc_lv<32> > counts_1_d0;
    sc_signal< sc_lv<32> > counts_1_q0;
    sc_signal< sc_lv<4> > outputs_0_address0;
    sc_signal< sc_logic > outputs_0_ce0;
    sc_signal< sc_logic > outputs_0_we0;
    sc_signal< sc_lv<32> > outputs_0_d0;
    sc_signal< sc_lv<4> > outputs_1_address0;
    sc_signal< sc_logic > outputs_1_ce0;
    sc_signal< sc_logic > outputs_1_we0;
    sc_signal< sc_lv<32> > outputs_1_d0;
    sc_signal< sc_lv<5> > j_0_0_reg_822;
    sc_signal< sc_lv<1> > p_090_0217_0_reg_834;
    sc_signal< sc_lv<7> > i_0_0_reg_846;
    sc_signal< sc_lv<5> > k_0_0_reg_858;
    sc_signal< sc_lv<1> > icmp_ln12_fu_956_p2;
    sc_signal< sc_lv<1> > icmp_ln12_reg_1638;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<5> > or_ln12_fu_1010_p2;
    sc_signal< sc_lv<5> > or_ln12_reg_1652;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< bool > ap_block_state3_pp0_stage1_iter0;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_lv<5> > or_ln12_1_fu_1031_p2;
    sc_signal< sc_lv<5> > or_ln12_1_reg_1662;
    sc_signal< sc_lv<5> > add_ln12_fu_1052_p2;
    sc_signal< sc_lv<5> > add_ln12_reg_1672;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<1> > icmp_ln19_fu_1082_p2;
    sc_signal< sc_lv<1> > icmp_ln19_reg_1677;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage0;
    sc_signal< bool > ap_block_state6_pp1_stage0_iter0;
    sc_signal< bool > ap_block_state10_pp1_stage0_iter1;
    sc_signal< bool > ap_block_pp1_stage0_11001;
    sc_signal< sc_lv<1> > trunc_ln301_11_fu_1104_p1;
    sc_signal< sc_lv<1> > trunc_ln301_11_reg_1691;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage1;
    sc_signal< bool > ap_block_state7_pp1_stage1_iter0;
    sc_signal< bool > ap_block_pp1_stage1_11001;
    sc_signal< sc_lv<1> > tmp_10_reg_1695;
    sc_signal< sc_lv<5> > cnt_0_V_addr_5_reg_1699;
    sc_signal< sc_lv<5> > cnt_2_V_addr_5_reg_1705;
    sc_signal< sc_lv<1> > trunc_ln301_12_fu_1122_p1;
    sc_signal< sc_lv<1> > trunc_ln301_12_reg_1711;
    sc_signal< sc_lv<1> > tmp_11_reg_1715;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter0;
    sc_signal< sc_lv<5> > cnt_1_V_addr_8_reg_1720;
    sc_signal< sc_lv<5> > cnt_3_V_addr_8_reg_1726;
    sc_signal< sc_lv<1> > icmp_ln1503_1_fu_1204_p2;
    sc_signal< sc_lv<1> > icmp_ln1503_1_reg_1738;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage2;
    sc_signal< bool > ap_block_state8_pp1_stage2_iter0;
    sc_signal< bool > ap_block_pp1_stage2_11001;
    sc_signal< sc_lv<5> > cnt_0_V_addr_9_reg_1743;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage3;
    sc_signal< bool > ap_block_state9_pp1_stage3_iter0;
    sc_signal< bool > ap_block_pp1_stage3_11001;
    sc_signal< sc_lv<5> > cnt_2_V_addr_9_reg_1749;
    sc_signal< sc_lv<1> > icmp_ln1503_fu_1222_p2;
    sc_signal< sc_lv<1> > icmp_ln1503_reg_1755;
    sc_signal< sc_lv<5> > FR_0_V_addr_2_reg_1760;
    sc_signal< sc_lv<5> > FR_2_V_addr_2_reg_1765;
    sc_signal< sc_lv<5> > cnt_1_V_addr_9_reg_1770;
    sc_signal< sc_lv<5> > cnt_3_V_addr_9_reg_1776;
    sc_signal< sc_lv<5> > FR_1_V_addr_4_reg_1782;
    sc_signal< sc_lv<5> > FR_3_V_addr_4_reg_1787;
    sc_signal< sc_lv<7> > add_ln19_fu_1236_p2;
    sc_signal< sc_lv<7> > add_ln19_reg_1792;
    sc_signal< sc_lv<1> > icmp_ln31_fu_1300_p2;
    sc_signal< sc_lv<1> > icmp_ln31_reg_1797;
    sc_signal< sc_logic > ap_CS_fsm_pp2_stage0;
    sc_signal< bool > ap_block_state12_pp2_stage0_iter0;
    sc_signal< bool > ap_block_state14_pp2_stage0_iter1;
    sc_signal< bool > ap_block_pp2_stage0_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp2_stage1;
    sc_signal< bool > ap_block_state13_pp2_stage1_iter0;
    sc_signal< bool > ap_block_pp2_stage1_11001;
    sc_signal< sc_lv<4> > lshr_ln36_1_reg_1901;
    sc_signal< sc_lv<4> > lshr_ln36_2_reg_1946;
    sc_signal< sc_lv<5> > add_ln31_fu_1516_p2;
    sc_signal< sc_lv<5> > add_ln31_reg_1971;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter0;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< bool > ap_block_pp1_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp1_exit_iter0_state6;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter1;
    sc_signal< bool > ap_block_pp1_stage3_subdone;
    sc_signal< sc_logic > ap_CS_fsm_state11;
    sc_signal< bool > ap_block_pp2_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp2_exit_iter0_state12;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter1;
    sc_signal< bool > ap_block_pp2_stage1_subdone;
    sc_signal< sc_lv<5> > cnt_0_V_address0;
    sc_signal< sc_logic > cnt_0_V_ce0;
    sc_signal< sc_logic > cnt_0_V_we0;
    sc_signal< sc_lv<6> > cnt_0_V_d0;
    sc_signal< sc_lv<6> > cnt_0_V_q0;
    sc_signal< sc_lv<5> > cnt_0_V_address1;
    sc_signal< sc_logic > cnt_0_V_ce1;
    sc_signal< sc_logic > cnt_0_V_we1;
    sc_signal< sc_lv<6> > cnt_0_V_d1;
    sc_signal< sc_lv<6> > cnt_0_V_q1;
    sc_signal< sc_lv<5> > cnt_1_V_address0;
    sc_signal< sc_logic > cnt_1_V_ce0;
    sc_signal< sc_logic > cnt_1_V_we0;
    sc_signal< sc_lv<6> > cnt_1_V_d0;
    sc_signal< sc_lv<6> > cnt_1_V_q0;
    sc_signal< sc_lv<5> > cnt_1_V_address1;
    sc_signal< sc_logic > cnt_1_V_ce1;
    sc_signal< sc_logic > cnt_1_V_we1;
    sc_signal< sc_lv<6> > cnt_1_V_d1;
    sc_signal< sc_lv<6> > cnt_1_V_q1;
    sc_signal< sc_lv<5> > cnt_2_V_address0;
    sc_signal< sc_logic > cnt_2_V_ce0;
    sc_signal< sc_logic > cnt_2_V_we0;
    sc_signal< sc_lv<6> > cnt_2_V_d0;
    sc_signal< sc_lv<6> > cnt_2_V_q0;
    sc_signal< sc_lv<5> > cnt_2_V_address1;
    sc_signal< sc_logic > cnt_2_V_ce1;
    sc_signal< sc_logic > cnt_2_V_we1;
    sc_signal< sc_lv<6> > cnt_2_V_d1;
    sc_signal< sc_lv<6> > cnt_2_V_q1;
    sc_signal< sc_lv<5> > cnt_3_V_address0;
    sc_signal< sc_logic > cnt_3_V_ce0;
    sc_signal< sc_logic > cnt_3_V_we0;
    sc_signal< sc_lv<6> > cnt_3_V_d0;
    sc_signal< sc_lv<6> > cnt_3_V_q0;
    sc_signal< sc_lv<5> > cnt_3_V_address1;
    sc_signal< sc_logic > cnt_3_V_ce1;
    sc_signal< sc_logic > cnt_3_V_we1;
    sc_signal< sc_lv<6> > cnt_3_V_d1;
    sc_signal< sc_lv<6> > cnt_3_V_q1;
    sc_signal< sc_lv<5> > FR_0_V_address0;
    sc_signal< sc_logic > FR_0_V_ce0;
    sc_signal< sc_logic > FR_0_V_we0;
    sc_signal< sc_lv<7> > FR_0_V_q0;
    sc_signal< sc_lv<5> > FR_0_V_address1;
    sc_signal< sc_logic > FR_0_V_ce1;
    sc_signal< sc_lv<7> > FR_0_V_q1;
    sc_signal< sc_lv<5> > FR_1_V_address0;
    sc_signal< sc_logic > FR_1_V_ce0;
    sc_signal< sc_logic > FR_1_V_we0;
    sc_signal< sc_lv<7> > FR_1_V_q0;
    sc_signal< sc_lv<5> > FR_1_V_address1;
    sc_signal< sc_logic > FR_1_V_ce1;
    sc_signal< sc_lv<7> > FR_1_V_q1;
    sc_signal< sc_lv<5> > FR_2_V_address0;
    sc_signal< sc_logic > FR_2_V_ce0;
    sc_signal< sc_logic > FR_2_V_we0;
    sc_signal< sc_lv<7> > FR_2_V_q0;
    sc_signal< sc_lv<5> > FR_2_V_address1;
    sc_signal< sc_logic > FR_2_V_ce1;
    sc_signal< sc_lv<7> > FR_2_V_q1;
    sc_signal< sc_lv<5> > FR_3_V_address0;
    sc_signal< sc_logic > FR_3_V_ce0;
    sc_signal< sc_logic > FR_3_V_we0;
    sc_signal< sc_lv<7> > FR_3_V_q0;
    sc_signal< sc_lv<5> > FR_3_V_address1;
    sc_signal< sc_logic > FR_3_V_ce1;
    sc_signal< sc_lv<7> > FR_3_V_q1;
    sc_signal< sc_lv<5> > ap_phi_mux_j_0_0_phi_fu_826_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< bool > ap_block_pp1_stage0;
    sc_signal< sc_lv<7> > ap_phi_mux_i_0_0_phi_fu_850_p4;
    sc_signal< sc_lv<5> > ap_phi_mux_k_0_0_phi_fu_862_p4;
    sc_signal< bool > ap_block_pp2_stage0;
    sc_signal< sc_lv<64> > zext_ln13_fu_972_p1;
    sc_signal< sc_lv<64> > zext_ln321_fu_983_p1;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< sc_lv<64> > zext_ln321_1_fu_1002_p1;
    sc_signal< sc_lv<64> > zext_ln13_1_fu_1026_p1;
    sc_signal< sc_lv<64> > zext_ln13_2_fu_1047_p1;
    sc_signal< sc_lv<64> > zext_ln321_2_fu_1063_p1;
    sc_signal< sc_lv<64> > zext_ln321_3_fu_1075_p1;
    sc_signal< sc_lv<64> > zext_ln20_fu_1098_p1;
    sc_signal< sc_lv<64> > zext_ln738_fu_1116_p1;
    sc_signal< bool > ap_block_pp1_stage1;
    sc_signal< sc_lv<64> > zext_ln738_1_fu_1134_p1;
    sc_signal< sc_lv<64> > zext_ln1503_fu_1214_p1;
    sc_signal< bool > ap_block_pp1_stage3;
    sc_signal< sc_lv<64> > zext_ln1503_1_fu_1228_p1;
    sc_signal< sc_lv<64> > zext_ln555_fu_1306_p1;
    sc_signal< sc_lv<64> > zext_ln555_1_fu_1324_p1;
    sc_signal< sc_lv<64> > zext_ln36_1_fu_1369_p1;
    sc_signal< bool > ap_block_pp2_stage1;
    sc_signal< sc_lv<4> > outputs_0_addr_gep_fu_624_p3;
    sc_signal< sc_lv<4> > outputs_1_addr_gep_fu_654_p3;
    sc_signal< sc_lv<64> > zext_ln555_2_fu_1466_p1;
    sc_signal< sc_lv<64> > zext_ln555_3_fu_1494_p1;
    sc_signal< sc_lv<64> > zext_ln36_4_fu_1545_p1;
    sc_signal< sc_lv<4> > outputs_0_addr_2_gep_fu_790_p3;
    sc_signal< sc_lv<64> > zext_ln36_6_fu_1603_p1;
    sc_signal< sc_lv<4> > outputs_1_addr_2_gep_fu_814_p3;
    sc_signal< sc_lv<32> > zext_ln36_fu_1354_p1;
    sc_signal< sc_lv<32> > zext_ln36_3_fu_1540_p1;
    sc_signal< sc_lv<32> > zext_ln36_2_fu_1426_p1;
    sc_signal< sc_lv<32> > zext_ln36_5_fu_1598_p1;
    sc_signal< sc_lv<6> > trunc_ln301_fu_978_p1;
    sc_signal< sc_lv<6> > trunc_ln301_3_fu_991_p1;
    sc_signal< sc_lv<6> > trunc_ln301_6_fu_1058_p1;
    sc_signal< sc_lv<6> > trunc_ln301_9_fu_1070_p1;
    sc_signal< sc_lv<1> > icmp_ln738_fu_1144_p2;
    sc_signal< sc_lv<6> > add_ln700_fu_1158_p2;
    sc_signal< bool > ap_block_pp1_stage2;
    sc_signal< sc_lv<1> > icmp_ln738_1_fu_1176_p2;
    sc_signal< sc_lv<6> > add_ln700_1_fu_1190_p2;
    sc_signal< sc_lv<7> > add_ln209_fu_1263_p2;
    sc_signal< sc_lv<7> > add_ln209_1_fu_1292_p2;
    sc_signal< sc_lv<32> > zext_ln42_fu_1403_p1;
    sc_signal< sc_lv<32> > zext_ln42_2_fu_1575_p1;
    sc_signal< sc_lv<32> > zext_ln42_1_fu_1455_p1;
    sc_signal< sc_lv<32> > zext_ln42_3_fu_1633_p1;
    sc_signal< sc_lv<4> > lshr_ln_fu_962_p4;
    sc_signal< sc_lv<5> > or_ln321_fu_996_p2;
    sc_signal< sc_lv<4> > lshr_ln13_1_fu_1016_p4;
    sc_signal< sc_lv<4> > lshr_ln13_2_fu_1037_p4;
    sc_signal< sc_lv<6> > lshr_ln1_fu_1088_p4;
    sc_signal< sc_lv<5> > grp_fu_936_p4;
    sc_signal< sc_lv<5> > grp_fu_946_p4;
    sc_signal< sc_lv<2> > trunc_ln738_fu_1140_p1;
    sc_signal< sc_lv<6> > select_ln738_fu_1150_p3;
    sc_signal< sc_lv<2> > trunc_ln19_fu_1166_p1;
    sc_signal< sc_lv<2> > or_ln738_fu_1170_p2;
    sc_signal< sc_lv<6> > select_ln738_1_fu_1182_p3;
    sc_signal< sc_lv<2> > or_ln1503_fu_1198_p2;
    sc_signal< sc_lv<2> > trunc_ln1503_fu_1210_p1;
    sc_signal< sc_lv<6> > select_ln1503_fu_1242_p3;
    sc_signal< sc_lv<6> > shl_ln1503_fu_1249_p2;
    sc_signal< sc_lv<7> > zext_ln209_fu_1255_p1;
    sc_signal< sc_lv<7> > zext_ln209_1_fu_1259_p1;
    sc_signal< sc_lv<6> > select_ln1503_1_fu_1271_p3;
    sc_signal< sc_lv<6> > shl_ln1503_1_fu_1278_p2;
    sc_signal< sc_lv<7> > zext_ln209_2_fu_1284_p1;
    sc_signal< sc_lv<7> > zext_ln209_3_fu_1288_p1;
    sc_signal< sc_lv<5> > or_ln555_fu_1318_p2;
    sc_signal< sc_lv<30> > tmp_3_fu_1336_p8;
    sc_signal< sc_lv<4> > lshr_ln3_fu_1359_p4;
    sc_signal< sc_lv<8> > zext_ln555_6_fu_1387_p1;
    sc_signal< sc_lv<8> > zext_ln555_5_fu_1383_p1;
    sc_signal< sc_lv<8> > zext_ln555_4_fu_1379_p1;
    sc_signal< sc_lv<31> > tmp_7_fu_1391_p5;
    sc_signal< sc_lv<30> > tmp_4_fu_1408_p8;
    sc_signal< sc_lv<8> > zext_ln555_9_fu_1439_p1;
    sc_signal< sc_lv<8> > zext_ln555_8_fu_1435_p1;
    sc_signal< sc_lv<8> > zext_ln555_7_fu_1431_p1;
    sc_signal< sc_lv<31> > tmp_8_fu_1443_p5;
    sc_signal< sc_lv<5> > or_ln31_fu_1460_p2;
    sc_signal< sc_lv<5> > or_ln31_1_fu_1488_p2;
    sc_signal< sc_lv<30> > tmp_5_fu_1522_p8;
    sc_signal< sc_lv<8> > zext_ln555_12_fu_1559_p1;
    sc_signal< sc_lv<8> > zext_ln555_11_fu_1555_p1;
    sc_signal< sc_lv<8> > zext_ln555_10_fu_1551_p1;
    sc_signal< sc_lv<31> > tmp_9_fu_1563_p5;
    sc_signal< sc_lv<30> > tmp_6_fu_1580_p8;
    sc_signal< sc_lv<8> > zext_ln555_15_fu_1617_p1;
    sc_signal< sc_lv<8> > zext_ln555_14_fu_1613_p1;
    sc_signal< sc_lv<8> > zext_ln555_13_fu_1609_p1;
    sc_signal< sc_lv<31> > tmp_s_fu_1621_p5;
    sc_signal< sc_logic > ap_CS_fsm_state15;
    sc_signal< sc_lv<12> > ap_NS_fsm;
    sc_signal< bool > ap_block_pp1_stage1_subdone;
    sc_signal< bool > ap_block_pp1_stage2_subdone;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_logic > ap_idle_pp1;
    sc_signal< sc_logic > ap_enable_pp1;
    sc_signal< sc_logic > ap_idle_pp2;
    sc_signal< sc_logic > ap_enable_pp2;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<12> ap_ST_fsm_state1;
    static const sc_lv<12> ap_ST_fsm_pp0_stage0;
    static const sc_lv<12> ap_ST_fsm_pp0_stage1;
    static const sc_lv<12> ap_ST_fsm_state5;
    static const sc_lv<12> ap_ST_fsm_pp1_stage0;
    static const sc_lv<12> ap_ST_fsm_pp1_stage1;
    static const sc_lv<12> ap_ST_fsm_pp1_stage2;
    static const sc_lv<12> ap_ST_fsm_pp1_stage3;
    static const sc_lv<12> ap_ST_fsm_state11;
    static const sc_lv<12> ap_ST_fsm_pp2_stage0;
    static const sc_lv<12> ap_ST_fsm_pp2_stage1;
    static const sc_lv<12> ap_ST_fsm_state15;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const int C_S_AXI_DATA_WIDTH;
    static const sc_lv<32> ap_const_lv32_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<7> ap_const_lv7_0;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_15;
    static const sc_lv<32> ap_const_lv32_18;
    static const sc_lv<32> ap_const_lv32_1D;
    static const sc_lv<5> ap_const_lv5_18;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<5> ap_const_lv5_2;
    static const sc_lv<5> ap_const_lv5_3;
    static const sc_lv<5> ap_const_lv5_4;
    static const sc_lv<7> ap_const_lv7_60;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<6> ap_const_lv6_1;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<7> ap_const_lv7_2;
    static const sc_lv<6> ap_const_lv6_2;
    static const sc_lv<32> ap_const_lv32_B;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_FR_0_V_address0();
    void thread_FR_0_V_address1();
    void thread_FR_0_V_ce0();
    void thread_FR_0_V_ce1();
    void thread_FR_0_V_we0();
    void thread_FR_1_V_address0();
    void thread_FR_1_V_address1();
    void thread_FR_1_V_ce0();
    void thread_FR_1_V_ce1();
    void thread_FR_1_V_we0();
    void thread_FR_2_V_address0();
    void thread_FR_2_V_address1();
    void thread_FR_2_V_ce0();
    void thread_FR_2_V_ce1();
    void thread_FR_2_V_we0();
    void thread_FR_3_V_address0();
    void thread_FR_3_V_address1();
    void thread_FR_3_V_ce0();
    void thread_FR_3_V_ce1();
    void thread_FR_3_V_we0();
    void thread_add_ln12_fu_1052_p2();
    void thread_add_ln19_fu_1236_p2();
    void thread_add_ln209_1_fu_1292_p2();
    void thread_add_ln209_fu_1263_p2();
    void thread_add_ln31_fu_1516_p2();
    void thread_add_ln700_1_fu_1190_p2();
    void thread_add_ln700_fu_1158_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp1_stage0();
    void thread_ap_CS_fsm_pp1_stage1();
    void thread_ap_CS_fsm_pp1_stage2();
    void thread_ap_CS_fsm_pp1_stage3();
    void thread_ap_CS_fsm_pp2_stage0();
    void thread_ap_CS_fsm_pp2_stage1();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state11();
    void thread_ap_CS_fsm_state15();
    void thread_ap_CS_fsm_state5();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_pp1_stage0();
    void thread_ap_block_pp1_stage0_11001();
    void thread_ap_block_pp1_stage0_subdone();
    void thread_ap_block_pp1_stage1();
    void thread_ap_block_pp1_stage1_11001();
    void thread_ap_block_pp1_stage1_subdone();
    void thread_ap_block_pp1_stage2();
    void thread_ap_block_pp1_stage2_11001();
    void thread_ap_block_pp1_stage2_subdone();
    void thread_ap_block_pp1_stage3();
    void thread_ap_block_pp1_stage3_11001();
    void thread_ap_block_pp1_stage3_subdone();
    void thread_ap_block_pp2_stage0();
    void thread_ap_block_pp2_stage0_11001();
    void thread_ap_block_pp2_stage0_subdone();
    void thread_ap_block_pp2_stage1();
    void thread_ap_block_pp2_stage1_11001();
    void thread_ap_block_pp2_stage1_subdone();
    void thread_ap_block_state10_pp1_stage0_iter1();
    void thread_ap_block_state12_pp2_stage0_iter0();
    void thread_ap_block_state13_pp2_stage1_iter0();
    void thread_ap_block_state14_pp2_stage0_iter1();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_pp0_stage1_iter0();
    void thread_ap_block_state4_pp0_stage0_iter1();
    void thread_ap_block_state6_pp1_stage0_iter0();
    void thread_ap_block_state7_pp1_stage1_iter0();
    void thread_ap_block_state8_pp1_stage2_iter0();
    void thread_ap_block_state9_pp1_stage3_iter0();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_condition_pp1_exit_iter0_state6();
    void thread_ap_condition_pp2_exit_iter0_state12();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_pp1();
    void thread_ap_enable_pp2();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp1();
    void thread_ap_idle_pp2();
    void thread_ap_phi_mux_i_0_0_phi_fu_850_p4();
    void thread_ap_phi_mux_j_0_0_phi_fu_826_p4();
    void thread_ap_phi_mux_k_0_0_phi_fu_862_p4();
    void thread_ap_ready();
    void thread_ap_rst_n_inv();
    void thread_cnt_0_V_address0();
    void thread_cnt_0_V_address1();
    void thread_cnt_0_V_ce0();
    void thread_cnt_0_V_ce1();
    void thread_cnt_0_V_d0();
    void thread_cnt_0_V_d1();
    void thread_cnt_0_V_we0();
    void thread_cnt_0_V_we1();
    void thread_cnt_1_V_address0();
    void thread_cnt_1_V_address1();
    void thread_cnt_1_V_ce0();
    void thread_cnt_1_V_ce1();
    void thread_cnt_1_V_d0();
    void thread_cnt_1_V_d1();
    void thread_cnt_1_V_we0();
    void thread_cnt_1_V_we1();
    void thread_cnt_2_V_address0();
    void thread_cnt_2_V_address1();
    void thread_cnt_2_V_ce0();
    void thread_cnt_2_V_ce1();
    void thread_cnt_2_V_d0();
    void thread_cnt_2_V_d1();
    void thread_cnt_2_V_we0();
    void thread_cnt_2_V_we1();
    void thread_cnt_3_V_address0();
    void thread_cnt_3_V_address1();
    void thread_cnt_3_V_ce0();
    void thread_cnt_3_V_ce1();
    void thread_cnt_3_V_d0();
    void thread_cnt_3_V_d1();
    void thread_cnt_3_V_we0();
    void thread_cnt_3_V_we1();
    void thread_counts_0_address0();
    void thread_counts_0_ce0();
    void thread_counts_0_d0();
    void thread_counts_0_we0();
    void thread_counts_1_address0();
    void thread_counts_1_ce0();
    void thread_counts_1_d0();
    void thread_counts_1_we0();
    void thread_grp_fu_936_p4();
    void thread_grp_fu_946_p4();
    void thread_icmp_ln12_fu_956_p2();
    void thread_icmp_ln1503_1_fu_1204_p2();
    void thread_icmp_ln1503_fu_1222_p2();
    void thread_icmp_ln19_fu_1082_p2();
    void thread_icmp_ln31_fu_1300_p2();
    void thread_icmp_ln738_1_fu_1176_p2();
    void thread_icmp_ln738_fu_1144_p2();
    void thread_inputs_0_address0();
    void thread_inputs_0_ce0();
    void thread_inputs_1_address0();
    void thread_inputs_1_ce0();
    void thread_lshr_ln13_1_fu_1016_p4();
    void thread_lshr_ln13_2_fu_1037_p4();
    void thread_lshr_ln1_fu_1088_p4();
    void thread_lshr_ln3_fu_1359_p4();
    void thread_lshr_ln_fu_962_p4();
    void thread_or_ln12_1_fu_1031_p2();
    void thread_or_ln12_fu_1010_p2();
    void thread_or_ln1503_fu_1198_p2();
    void thread_or_ln31_1_fu_1488_p2();
    void thread_or_ln31_fu_1460_p2();
    void thread_or_ln321_fu_996_p2();
    void thread_or_ln555_fu_1318_p2();
    void thread_or_ln738_fu_1170_p2();
    void thread_outputs_0_addr_2_gep_fu_790_p3();
    void thread_outputs_0_addr_gep_fu_624_p3();
    void thread_outputs_0_address0();
    void thread_outputs_0_ce0();
    void thread_outputs_0_d0();
    void thread_outputs_0_we0();
    void thread_outputs_1_addr_2_gep_fu_814_p3();
    void thread_outputs_1_addr_gep_fu_654_p3();
    void thread_outputs_1_address0();
    void thread_outputs_1_ce0();
    void thread_outputs_1_d0();
    void thread_outputs_1_we0();
    void thread_select_ln1503_1_fu_1271_p3();
    void thread_select_ln1503_fu_1242_p3();
    void thread_select_ln738_1_fu_1182_p3();
    void thread_select_ln738_fu_1150_p3();
    void thread_shl_ln1503_1_fu_1278_p2();
    void thread_shl_ln1503_fu_1249_p2();
    void thread_tmp_3_fu_1336_p8();
    void thread_tmp_4_fu_1408_p8();
    void thread_tmp_5_fu_1522_p8();
    void thread_tmp_6_fu_1580_p8();
    void thread_tmp_7_fu_1391_p5();
    void thread_tmp_8_fu_1443_p5();
    void thread_tmp_9_fu_1563_p5();
    void thread_tmp_s_fu_1621_p5();
    void thread_trunc_ln1503_fu_1210_p1();
    void thread_trunc_ln19_fu_1166_p1();
    void thread_trunc_ln301_11_fu_1104_p1();
    void thread_trunc_ln301_12_fu_1122_p1();
    void thread_trunc_ln301_3_fu_991_p1();
    void thread_trunc_ln301_6_fu_1058_p1();
    void thread_trunc_ln301_9_fu_1070_p1();
    void thread_trunc_ln301_fu_978_p1();
    void thread_trunc_ln738_fu_1140_p1();
    void thread_zext_ln13_1_fu_1026_p1();
    void thread_zext_ln13_2_fu_1047_p1();
    void thread_zext_ln13_fu_972_p1();
    void thread_zext_ln1503_1_fu_1228_p1();
    void thread_zext_ln1503_fu_1214_p1();
    void thread_zext_ln209_1_fu_1259_p1();
    void thread_zext_ln209_2_fu_1284_p1();
    void thread_zext_ln209_3_fu_1288_p1();
    void thread_zext_ln209_fu_1255_p1();
    void thread_zext_ln20_fu_1098_p1();
    void thread_zext_ln321_1_fu_1002_p1();
    void thread_zext_ln321_2_fu_1063_p1();
    void thread_zext_ln321_3_fu_1075_p1();
    void thread_zext_ln321_fu_983_p1();
    void thread_zext_ln36_1_fu_1369_p1();
    void thread_zext_ln36_2_fu_1426_p1();
    void thread_zext_ln36_3_fu_1540_p1();
    void thread_zext_ln36_4_fu_1545_p1();
    void thread_zext_ln36_5_fu_1598_p1();
    void thread_zext_ln36_6_fu_1603_p1();
    void thread_zext_ln36_fu_1354_p1();
    void thread_zext_ln42_1_fu_1455_p1();
    void thread_zext_ln42_2_fu_1575_p1();
    void thread_zext_ln42_3_fu_1633_p1();
    void thread_zext_ln42_fu_1403_p1();
    void thread_zext_ln555_10_fu_1551_p1();
    void thread_zext_ln555_11_fu_1555_p1();
    void thread_zext_ln555_12_fu_1559_p1();
    void thread_zext_ln555_13_fu_1609_p1();
    void thread_zext_ln555_14_fu_1613_p1();
    void thread_zext_ln555_15_fu_1617_p1();
    void thread_zext_ln555_1_fu_1324_p1();
    void thread_zext_ln555_2_fu_1466_p1();
    void thread_zext_ln555_3_fu_1494_p1();
    void thread_zext_ln555_4_fu_1379_p1();
    void thread_zext_ln555_5_fu_1383_p1();
    void thread_zext_ln555_6_fu_1387_p1();
    void thread_zext_ln555_7_fu_1431_p1();
    void thread_zext_ln555_8_fu_1435_p1();
    void thread_zext_ln555_9_fu_1439_p1();
    void thread_zext_ln555_fu_1306_p1();
    void thread_zext_ln738_1_fu_1134_p1();
    void thread_zext_ln738_fu_1116_p1();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
