Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Jan 13 16:49:06 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing_summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mcml_submodules/Div_64b_unsigned/post_synth_timing_summary.rpt
| Design       : Div_64b_unsigned
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 96 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 96 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.950     -974.525                    492                 2034        0.206        0.000                      0                 2034        4.230        0.000                       0                  2130  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                -2.950     -974.525                    492                 2034        0.206        0.000                      0                 2034        4.230        0.000                       0                  2130  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :          492  Failing Endpoints,  Worst Slack       -2.950ns,  Total Violation     -974.525ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.206ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.230ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.950ns  (required time - arrival time)
  Source:                 denom17_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            numer_temp_3_q_reg[91]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.948ns  (logic 8.434ns (65.137%)  route 4.514ns (34.863%))
  Logic Levels:           64  (CARRY4=57 LUT3=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.669ns = ( 10.669 - 10.000 ) 
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=2129, unset)         0.704     0.704    clock
                         FDRE                                         r  denom17_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.393     1.097 f  denom17_reg[0]/Q
                         net (fo=13, unplaced)        0.569     1.666    denom17[0]
                         LUT4 (Prop_lut4_I1_O)        0.215     1.881 r  quo17_q[7]_i_95/O
                         net (fo=1, unplaced)         0.000     1.881    quo17_q[7]_i_95_n_0
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.428     2.309 r  quo17_q_reg[7]_i_83/CO[3]
                         net (fo=1, unplaced)         0.007     2.316    quo17_q_reg[7]_i_83_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     2.408 r  quo17_q_reg[7]_i_74/CO[3]
                         net (fo=1, unplaced)         0.000     2.408    quo17_q_reg[7]_i_74_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     2.500 r  quo17_q_reg[7]_i_65/CO[3]
                         net (fo=1, unplaced)         0.000     2.500    quo17_q_reg[7]_i_65_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     2.592 r  quo17_q_reg[7]_i_56/CO[3]
                         net (fo=1, unplaced)         0.000     2.592    quo17_q_reg[7]_i_56_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     2.684 r  quo17_q_reg[7]_i_47/CO[3]
                         net (fo=1, unplaced)         0.000     2.684    quo17_q_reg[7]_i_47_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     2.776 r  quo17_q_reg[7]_i_38/CO[3]
                         net (fo=1, unplaced)         0.000     2.776    quo17_q_reg[7]_i_38_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     2.868 r  quo17_q_reg[7]_i_29/CO[3]
                         net (fo=1, unplaced)         0.000     2.868    quo17_q_reg[7]_i_29_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     2.960 r  quo17_q_reg[7]_i_20/CO[3]
                         net (fo=1, unplaced)         0.000     2.960    quo17_q_reg[7]_i_20_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     3.052 r  quo17_q_reg[7]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     3.052    quo17_q_reg[7]_i_11_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     3.144 r  quo17_q_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.144    quo17_q_reg[7]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     3.236 r  quo17_q_reg[7]_i_1/CO[3]
                         net (fo=573, unplaced)       0.824     4.060    quo17_d[7]
                         LUT3 (Prop_lut3_I1_O)        0.102     4.162 r  numer_temp_3_q[8]_i_3/O
                         net (fo=6, unplaced)         0.333     4.495    numer_temp_3_q[8]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.097     4.592 r  quo17_q[6]_i_97/O
                         net (fo=1, unplaced)         0.471     5.063    quo17_q[6]_i_97_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.386     5.449 r  quo17_q_reg[6]_i_86/CO[3]
                         net (fo=1, unplaced)         0.007     5.456    quo17_q_reg[6]_i_86_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.548 r  quo17_q_reg[6]_i_77/CO[3]
                         net (fo=1, unplaced)         0.000     5.548    quo17_q_reg[6]_i_77_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.640 r  quo17_q_reg[6]_i_68/CO[3]
                         net (fo=1, unplaced)         0.000     5.640    quo17_q_reg[6]_i_68_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.732 r  quo17_q_reg[6]_i_59/CO[3]
                         net (fo=1, unplaced)         0.000     5.732    quo17_q_reg[6]_i_59_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.824 r  quo17_q_reg[6]_i_50/CO[3]
                         net (fo=1, unplaced)         0.000     5.824    quo17_q_reg[6]_i_50_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.916 r  quo17_q_reg[6]_i_41/CO[3]
                         net (fo=1, unplaced)         0.000     5.916    quo17_q_reg[6]_i_41_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.008 r  quo17_q_reg[6]_i_32/CO[3]
                         net (fo=1, unplaced)         0.000     6.008    quo17_q_reg[6]_i_32_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.100 r  quo17_q_reg[6]_i_23/CO[3]
                         net (fo=1, unplaced)         0.000     6.100    quo17_q_reg[6]_i_23_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.192 r  quo17_q_reg[6]_i_14/CO[3]
                         net (fo=1, unplaced)         0.000     6.192    quo17_q_reg[6]_i_14_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.284 r  quo17_q_reg[6]_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     6.284    quo17_q_reg[6]_i_5_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.376 r  quo17_q_reg[6]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.376    quo17_q_reg[6]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.218     6.594 r  quo17_q_reg[6]_i_1/CO[0]
                         net (fo=360, unplaced)       0.340     6.934    quo17_d[6]
                         LUT5 (Prop_lut5_I1_O)        0.262     7.196 r  numer_temp_3_q[7]_i_4/O
                         net (fo=8, unplaced)         0.339     7.535    numer_temp_3_q[7]_i_4_n_0
                         LUT6 (Prop_lut6_I0_O)        0.097     7.632 r  quo17_q[5]_i_97/O
                         net (fo=1, unplaced)         0.471     8.103    quo17_q[5]_i_97_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.386     8.489 r  quo17_q_reg[5]_i_86/CO[3]
                         net (fo=1, unplaced)         0.007     8.496    quo17_q_reg[5]_i_86_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.588 r  quo17_q_reg[5]_i_77/CO[3]
                         net (fo=1, unplaced)         0.000     8.588    quo17_q_reg[5]_i_77_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.680 r  quo17_q_reg[5]_i_68/CO[3]
                         net (fo=1, unplaced)         0.000     8.680    quo17_q_reg[5]_i_68_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.772 r  quo17_q_reg[5]_i_59/CO[3]
                         net (fo=1, unplaced)         0.000     8.772    quo17_q_reg[5]_i_59_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.864 r  quo17_q_reg[5]_i_50/CO[3]
                         net (fo=1, unplaced)         0.000     8.864    quo17_q_reg[5]_i_50_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.956 r  quo17_q_reg[5]_i_41/CO[3]
                         net (fo=1, unplaced)         0.000     8.956    quo17_q_reg[5]_i_41_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.048 r  quo17_q_reg[5]_i_32/CO[3]
                         net (fo=1, unplaced)         0.000     9.048    quo17_q_reg[5]_i_32_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.140 r  quo17_q_reg[5]_i_23/CO[3]
                         net (fo=1, unplaced)         0.000     9.140    quo17_q_reg[5]_i_23_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.232 r  quo17_q_reg[5]_i_14/CO[3]
                         net (fo=1, unplaced)         0.000     9.232    quo17_q_reg[5]_i_14_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.324 r  quo17_q_reg[5]_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     9.324    quo17_q_reg[5]_i_5_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.416 r  quo17_q_reg[5]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     9.416    quo17_q_reg[5]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.218     9.634 r  quo17_q_reg[5]_i_1/CO[0]
                         net (fo=347, unplaced)       0.339     9.973    quo17_d[5]
                         LUT5 (Prop_lut5_I1_O)        0.262    10.235 r  numer_temp_3_q[6]_i_2/O
                         net (fo=4, unplaced)         0.343    10.578    numer_temp_3_q[6]_i_2_n_0
                         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.298    10.876 r  numer_temp_3_q_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.007    10.883    numer_temp_3_q_reg[7]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    10.975 r  numer_temp_3_q_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.975    numer_temp_3_q_reg[11]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    11.067 r  numer_temp_3_q_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    11.067    numer_temp_3_q_reg[15]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    11.159 r  numer_temp_3_q_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    11.159    numer_temp_3_q_reg[19]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    11.251 r  numer_temp_3_q_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    11.251    numer_temp_3_q_reg[23]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    11.343 r  numer_temp_3_q_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    11.343    numer_temp_3_q_reg[27]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    11.435 r  numer_temp_3_q_reg[31]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    11.435    numer_temp_3_q_reg[31]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    11.527 r  numer_temp_3_q_reg[35]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    11.527    numer_temp_3_q_reg[35]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    11.619 r  numer_temp_3_q_reg[39]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    11.619    numer_temp_3_q_reg[39]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    11.711 r  numer_temp_3_q_reg[43]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    11.711    numer_temp_3_q_reg[43]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    11.803 r  numer_temp_3_q_reg[47]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    11.803    numer_temp_3_q_reg[47]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    11.895 r  numer_temp_3_q_reg[51]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    11.895    numer_temp_3_q_reg[51]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    11.987 r  numer_temp_3_q_reg[55]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    11.987    numer_temp_3_q_reg[55]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.079 r  numer_temp_3_q_reg[59]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    12.079    numer_temp_3_q_reg[59]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.171 r  numer_temp_3_q_reg[63]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    12.171    numer_temp_3_q_reg[63]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.263 r  numer_temp_3_q_reg[67]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    12.263    numer_temp_3_q_reg[67]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.355 r  numer_temp_3_q_reg[71]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    12.355    numer_temp_3_q_reg[71]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.447 r  numer_temp_3_q_reg[75]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    12.447    numer_temp_3_q_reg[75]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.539 r  numer_temp_3_q_reg[79]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    12.539    numer_temp_3_q_reg[79]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.631 r  numer_temp_3_q_reg[83]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    12.631    numer_temp_3_q_reg[83]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.723 r  numer_temp_3_q_reg[87]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    12.723    numer_temp_3_q_reg[87]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.250    12.973 r  numer_temp_3_q_reg[91]_i_2/O[3]
                         net (fo=1, unplaced)         0.457    13.430    numer_temp_3_d0[87]
                         LUT5 (Prop_lut5_I0_O)        0.222    13.652 r  numer_temp_3_q[91]_i_1/O
                         net (fo=1, unplaced)         0.000    13.652    numer_temp_3_d[91]
                         FDRE                                         r  numer_temp_3_q_reg[91]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clock (IN)
                         net (fo=2129, unset)         0.669    10.669    clock
                         FDRE                                         r  numer_temp_3_q_reg[91]/C
                         clock pessimism              0.000    10.669    
                         clock uncertainty           -0.035    10.633    
                         FDRE (Setup_fdre_C_D)        0.069    10.702    numer_temp_3_q_reg[91]
  -------------------------------------------------------------------
                         required time                         10.702    
                         arrival time                         -13.652    
  -------------------------------------------------------------------
                         slack                                 -2.950    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 numer_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            numer_temp_11_q_reg[4]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.322%)  route 0.127ns (43.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.411ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=2129, unset)         0.411     0.411    clock
                         FDRE                                         r  numer_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.164     0.575 r  numer_reg[4]/Q
                         net (fo=1, unplaced)         0.127     0.702    numer_reg_n_0_[4]
                         SRL16E                                       r  numer_temp_11_q_reg[4]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=2129, unset)         0.432     0.432    clock
                         SRL16E                                       r  numer_temp_11_q_reg[4]_srl16/CLK
                         clock pessimism              0.000     0.432    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.064     0.496    numer_temp_11_q_reg[4]_srl16
  -------------------------------------------------------------------
                         required time                         -0.496    
                         arrival time                           0.702    
  -------------------------------------------------------------------
                         slack                                  0.206    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000                denom0_reg[0]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.770         5.000       4.230                quo17_q_reg[35]_srl9/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.770         5.000       4.230                quo17_q_reg[35]_srl9/CLK



