# ===== Auto-generated from J1B/J1C/J1D/J1E connector maps =====
# Voltage domain: 1.8 V  â†’  LVCMOS18
set_property PACKAGE_PIN D26 [get_ports {CLK_spw_1v8}]
set_property IOSTANDARD LVCMOS18 [get_ports {CLK_spw_1v8}]
set_property PACKAGE_PIN C10 [get_ports {RAD_1v8_12}]
set_property IOSTANDARD LVCMOS18 [get_ports {RAD_1v8_12}]
set_property PACKAGE_PIN D11 [get_ports {DIN_1v8_12}]
set_property IOSTANDARD LVCMOS18 [get_ports {DIN_1v8_12}]
set_property PACKAGE_PIN D12 [get_ports {ROUT_1v8_12}]
set_property IOSTANDARD LVCMOS18 [get_ports {ROUT_1v8_12}]
set_property PACKAGE_PIN E37 [get_ports {DIN_1v8_4}]
set_property IOSTANDARD LVCMOS18 [get_ports {DIN_1v8_4}]
set_property PACKAGE_PIN E36 [get_ports {ROUT_1v8_4}]
set_property IOSTANDARD LVCMOS18 [get_ports {ROUT_1v8_4}]
set_property PACKAGE_PIN E34 [get_ports {ROUT_1v8_3}]
set_property IOSTANDARD LVCMOS18 [get_ports {ROUT_1v8_3}]
set_property PACKAGE_PIN E33 [get_ports {ROUT_1v8_1}]
set_property IOSTANDARD LVCMOS18 [get_ports {ROUT_1v8_1}]
set_property PACKAGE_PIN E31 [get_ports {DIN_1v8_2}]
set_property IOSTANDARD LVCMOS18 [get_ports {DIN_1v8_2}]
set_property PACKAGE_PIN E30 [get_ports {RAD_1v8_2}]
set_property IOSTANDARD LVCMOS18 [get_ports {RAD_1v8_2}]
set_property PACKAGE_PIN E28 [get_ports {ROUT_1v8_2}]
set_property IOSTANDARD LVCMOS18 [get_ports {ROUT_1v8_2}]
set_property PACKAGE_PIN E27 [get_ports {REFWWL_1v8}]
set_property IOSTANDARD LVCMOS18 [get_ports {REFWWL_1v8}]
set_property PACKAGE_PIN E24 [get_ports {LIMIN_1v8_10}]
set_property IOSTANDARD LVCMOS18 [get_ports {LIMIN_1v8_10}]
set_property PACKAGE_PIN E12 [get_ports {ROUT_1v8_16}]
set_property IOSTANDARD LVCMOS18 [get_ports {ROUT_1v8_16}]
set_property PACKAGE_PIN E10 [get_ports {DIN_1v8_16}]
set_property IOSTANDARD LVCMOS18 [get_ports {DIN_1v8_16}]
set_property PACKAGE_PIN E9 [get_ports {RAD_1v8_16}]
set_property IOSTANDARD LVCMOS18 [get_ports {RAD_1v8_16}]
set_property PACKAGE_PIN E7 [get_ports {RAD_1v8_11}]
set_property IOSTANDARD LVCMOS18 [get_ports {RAD_1v8_11}]
set_property PACKAGE_PIN E6 [get_ports {DIN_1v8_11}]
set_property IOSTANDARD LVCMOS18 [get_ports {DIN_1v8_11}]
set_property PACKAGE_PIN F38 [get_ports {RAD_1v8_4}]
set_property IOSTANDARD LVCMOS18 [get_ports {RAD_1v8_4}]
set_property PACKAGE_PIN F37 [get_ports {ROUT_1v8_6}]
set_property IOSTANDARD LVCMOS18 [get_ports {ROUT_1v8_6}]
set_property PACKAGE_PIN F35 [get_ports {DIN_1v8_7}]
set_property IOSTANDARD LVCMOS18 [get_ports {DIN_1v8_7}]
set_property PACKAGE_PIN F34 [get_ports {DIN_1v8_3}]
set_property IOSTANDARD LVCMOS18 [get_ports {DIN_1v8_3}]
set_property PACKAGE_PIN F32 [get_ports {LIMIN_1v8_6}]
set_property IOSTANDARD LVCMOS18 [get_ports {LIMIN_1v8_6}]
set_property PACKAGE_PIN F31 [get_ports {RAD_1v8_1}]
set_property IOSTANDARD LVCMOS18 [get_ports {RAD_1v8_1}]
set_property PACKAGE_PIN F29 [get_ports {CLK_chip_1v8}]
set_property IOSTANDARD LVCMOS18 [get_ports {CLK_chip_1v8}]
set_property PACKAGE_PIN F26 [get_ports {CLRb_spr_1v8}]
set_property IOSTANDARD LVCMOS18 [get_ports {CLRb_spr_1v8}]
set_property PACKAGE_PIN F23 [get_ports {LIMIN_1v8_13}]
set_property IOSTANDARD LVCMOS18 [get_ports {LIMIN_1v8_13}]
set_property PACKAGE_PIN F17 [get_ports {SW3}]
set_property IOSTANDARD LVCMOS18 [get_ports {SW3}]
set_property PACKAGE_PIN F11 [get_ports {RAD_1v8_15}]
set_property IOSTANDARD LVCMOS18 [get_ports {RAD_1v8_15}]
set_property PACKAGE_PIN F10 [get_ports {DIN_1v8_15}]
set_property IOSTANDARD LVCMOS18 [get_ports {DIN_1v8_15}]
set_property PACKAGE_PIN F8 [get_ports {RAD_1v8_13}]
set_property IOSTANDARD LVCMOS18 [get_ports {RAD_1v8_13}]
set_property PACKAGE_PIN F7 [get_ports {ROUT_1v8_15}]
set_property IOSTANDARD LVCMOS18 [get_ports {ROUT_1v8_15}]
set_property PACKAGE_PIN G37 [get_ports {DIN_1v8_6}]
set_property IOSTANDARD LVCMOS18 [get_ports {DIN_1v8_6}]
set_property PACKAGE_PIN G36 [get_ports {ROUT_1v8_5}]
set_property IOSTANDARD LVCMOS18 [get_ports {ROUT_1v8_5}]
set_property PACKAGE_PIN G34 [get_ports {RAD_1v8_3}]
set_property IOSTANDARD LVCMOS18 [get_ports {RAD_1v8_3}]
set_property PACKAGE_PIN G33 [get_ports {LIMIN_1v8_3}]
set_property IOSTANDARD LVCMOS18 [get_ports {LIMIN_1v8_3}]
set_property PACKAGE_PIN G31 [get_ports {DIN_1v8_1}]
set_property IOSTANDARD LVCMOS18 [get_ports {DIN_1v8_1}]
set_property PACKAGE_PIN G30 [get_ports {VSAEN_1v8}]
set_property IOSTANDARD LVCMOS18 [get_ports {VSAEN_1v8}]
set_property PACKAGE_PIN G28 [get_ports {ADDIN_1v8}]
set_property IOSTANDARD LVCMOS18 [get_ports {ADDIN_1v8}]
set_property PACKAGE_PIN G27 [get_ports {LIMSEL0_1v8}]
set_property IOSTANDARD LVCMOS18 [get_ports {LIMSEL0_1v8}]
set_property PACKAGE_PIN G25 [get_ports {CLK_ps_1v8}]
set_property IOSTANDARD LVCMOS18 [get_ports {CLK_ps_1v8}]
set_property PACKAGE_PIN G24 [get_ports {LIMIN_1v8_9}]
set_property IOSTANDARD LVCMOS18 [get_ports {LIMIN_1v8_9}]
set_property PACKAGE_PIN G21 [get_ports {SW11}]
set_property IOSTANDARD LVCMOS18 [get_ports {SW11}]
set_property PACKAGE_PIN G18 [get_ports {SW5}]
set_property IOSTANDARD LVCMOS18 [get_ports {SW5}]
set_property PACKAGE_PIN G10 [get_ports {RAD_1v8_14}]
set_property IOSTANDARD LVCMOS18 [get_ports {RAD_1v8_14}]
set_property PACKAGE_PIN G9 [get_ports {DIN_1v8_14}]
set_property IOSTANDARD LVCMOS18 [get_ports {DIN_1v8_14}]
set_property PACKAGE_PIN H38 [get_ports {RAD_1v8_6}]
set_property IOSTANDARD LVCMOS18 [get_ports {RAD_1v8_6}]
set_property PACKAGE_PIN H37 [get_ports {RAD_1v8_5}]
set_property IOSTANDARD LVCMOS18 [get_ports {RAD_1v8_5}]
set_property PACKAGE_PIN H35 [get_ports {RAD_1v8_7}]
set_property IOSTANDARD LVCMOS18 [get_ports {RAD_1v8_7}]
set_property PACKAGE_PIN H34 [get_ports {LIMIN_1v8_1}]
set_property IOSTANDARD LVCMOS18 [get_ports {LIMIN_1v8_1}]
set_property PACKAGE_PIN H32 [get_ports {LIMIN_1v8_5}]
set_property IOSTANDARD LVCMOS18 [get_ports {LIMIN_1v8_5}]
set_property PACKAGE_PIN H31 [get_ports {RDEN_1v8}]
set_property IOSTANDARD LVCMOS18 [get_ports {RDEN_1v8}]
set_property PACKAGE_PIN H29 [get_ports {WRIEN_1v8}]
set_property IOSTANDARD LVCMOS18 [get_ports {WRIEN_1v8}]
set_property PACKAGE_PIN H28 [get_ports {DVLD_1v8}]
set_property IOSTANDARD LVCMOS18 [get_ports {DVLD_1v8}]
set_property PACKAGE_PIN H26 [get_ports {CLK_spr_1v8}]
set_property IOSTANDARD LVCMOS18 [get_ports {CLK_spr_1v8}]
set_property PACKAGE_PIN H25 [get_ports {CINH_ps_1v8}]
set_property IOSTANDARD LVCMOS18 [get_ports {CINH_ps_1v8}]
set_property PACKAGE_PIN H23 [get_ports {LIMIN_1v8_12}]
set_property IOSTANDARD LVCMOS18 [get_ports {LIMIN_1v8_12}]
set_property PACKAGE_PIN H22 [get_ports {LIMIN_1v8_16}]
set_property IOSTANDARD LVCMOS18 [get_ports {LIMIN_1v8_16}]
set_property PACKAGE_PIN H20 [get_ports {SW9}]
set_property IOSTANDARD LVCMOS18 [get_ports {SW9}]
set_property PACKAGE_PIN H17 [get_ports {SW4}]
set_property IOSTANDARD LVCMOS18 [get_ports {SW4}]
set_property PACKAGE_PIN H16 [get_ports {SW1}]
set_property IOSTANDARD LVCMOS18 [get_ports {SW1}]
set_property PACKAGE_PIN H10 [get_ports {RAD_1v8_10}]
set_property IOSTANDARD LVCMOS18 [get_ports {RAD_1v8_10}]
set_property PACKAGE_PIN H8 [get_ports {DIN_1v8_9}]
set_property IOSTANDARD LVCMOS18 [get_ports {DIN_1v8_9}]
set_property PACKAGE_PIN H7 [get_ports {DIN_1v8_13}]
set_property IOSTANDARD LVCMOS18 [get_ports {DIN_1v8_13}]
set_property PACKAGE_PIN J37 [get_ports {DIN_1v8_5}]
set_property IOSTANDARD LVCMOS18 [get_ports {DIN_1v8_5}]
set_property PACKAGE_PIN J36 [get_ports {ROUT_1v8_7}]
set_property IOSTANDARD LVCMOS18 [get_ports {ROUT_1v8_7}]
set_property PACKAGE_PIN J34 [get_ports {DIN_1v8_8}]
set_property IOSTANDARD LVCMOS18 [get_ports {DIN_1v8_8}]
set_property PACKAGE_PIN J33 [get_ports {LIMIN_1v8_2}]
set_property IOSTANDARD LVCMOS18 [get_ports {LIMIN_1v8_2}]
set_property PACKAGE_PIN J31 [get_ports {LIMIN_1v8_8}]
set_property IOSTANDARD LVCMOS18 [get_ports {LIMIN_1v8_8}]
set_property PACKAGE_PIN J30 [get_ports {DMX2_1v8}]
set_property IOSTANDARD LVCMOS18 [get_ports {DMX2_1v8}]
set_property PACKAGE_PIN J28 [get_ports {ADVLD_1v8}]
set_property IOSTANDARD LVCMOS18 [get_ports {ADVLD_1v8}]
set_property PACKAGE_PIN J27 [get_ports {LIMSEL1_1v8}]
set_property IOSTANDARD LVCMOS18 [get_ports {LIMSEL1_1v8}]
set_property PACKAGE_PIN J25 [get_ports {CLRb_spw_1v8}]
set_property IOSTANDARD LVCMOS18 [get_ports {CLRb_spw_1v8}]
set_property PACKAGE_PIN J24 [get_ports {SR_ps_1v8}]
set_property IOSTANDARD LVCMOS18 [get_ports {SR_ps_1v8}]
set_property PACKAGE_PIN J22 [get_ports {LIMIN_1v8_15}]
set_property IOSTANDARD LVCMOS18 [get_ports {LIMIN_1v8_15}]
set_property PACKAGE_PIN J21 [get_ports {SW12}]
set_property IOSTANDARD LVCMOS18 [get_ports {SW12}]
set_property PACKAGE_PIN J19 [get_ports {SW7}]
set_property IOSTANDARD LVCMOS18 [get_ports {SW7}]
set_property PACKAGE_PIN J18 [get_ports {SW6}]
set_property IOSTANDARD LVCMOS18 [get_ports {SW6}]
set_property PACKAGE_PIN J16 [get_ports {SW2}]
set_property IOSTANDARD LVCMOS18 [get_ports {SW2}]
set_property PACKAGE_PIN J10 [get_ports {ROUT_1v8_14}]
set_property IOSTANDARD LVCMOS18 [get_ports {ROUT_1v8_14}]
set_property PACKAGE_PIN J9 [get_ports {DIN_1v8_10}]
set_property IOSTANDARD LVCMOS18 [get_ports {DIN_1v8_10}]
set_property PACKAGE_PIN J7 [get_ports {ROUT_1v8_11}]
set_property IOSTANDARD LVCMOS18 [get_ports {ROUT_1v8_11}]
set_property PACKAGE_PIN J6 [get_ports {ROUT_1v8_13}]
set_property IOSTANDARD LVCMOS18 [get_ports {ROUT_1v8_13}]
set_property PACKAGE_PIN K35 [get_ports {ROUT_1v8_8}]
set_property IOSTANDARD LVCMOS18 [get_ports {ROUT_1v8_8}]
set_property PACKAGE_PIN K34 [get_ports {RAD_1v8_8}]
set_property IOSTANDARD LVCMOS18 [get_ports {RAD_1v8_8}]
set_property PACKAGE_PIN K31 [get_ports {LIMIN_1v8_4}]
set_property IOSTANDARD LVCMOS18 [get_ports {LIMIN_1v8_4}]
set_property PACKAGE_PIN K30 [get_ports {LIMIN_1v8_7}]
set_property IOSTANDARD LVCMOS18 [get_ports {LIMIN_1v8_7}]
set_property PACKAGE_PIN K22 [get_ports {LIMIN_1v8_11}]
set_property IOSTANDARD LVCMOS18 [get_ports {LIMIN_1v8_11}]
set_property PACKAGE_PIN K21 [get_ports {LIMIN_1v8_14}]
set_property IOSTANDARD LVCMOS18 [get_ports {LIMIN_1v8_14}]
set_property PACKAGE_PIN K20 [get_ports {SW10}]
set_property IOSTANDARD LVCMOS18 [get_ports {SW10}]
set_property PACKAGE_PIN K19 [get_ports {SW8}]
set_property IOSTANDARD LVCMOS18 [get_ports {SW8}]
set_property PACKAGE_PIN K10 [get_ports {ROUT_1v8_10}]
set_property IOSTANDARD LVCMOS18 [get_ports {ROUT_1v8_10}]
set_property PACKAGE_PIN K9 [get_ports {RAD_1v8_9}]
set_property IOSTANDARD LVCMOS18 [get_ports {RAD_1v8_9}]
set_property PACKAGE_PIN K7 [get_ports {ROUT_1v8_9}]
set_property IOSTANDARD LVCMOS18 [get_ports {ROUT_1v8_9}]

# Example clock constraints (fill real periods as needed):
# create_clock -name CLK_spw_1v8 -period 20.000 [get_ports CLK_spw_1v8]
# create_clock -name CLK_ps_1v8 -period 20.000 [get_ports CLK_ps_1v8]
# create_clock -name CLK_spr_1v8 -period 20.000 [get_ports CLK_spr_1v8]
# create_clock -name CLK_chip_1v8 -period 20.000 [get_ports CLK_chip_1v8]