

================================================================
== Vitis HLS Report for 'hdc_maxi_Pipeline_VITIS_LOOP_15_1'
================================================================
* Date:           Thu Jan  5 05:21:18 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        AAHLS_Final_Project_deploy
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.274 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1002|     1002|  10.020 us|  10.020 us|  1002|  1002|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_15_1  |     1000|     1000|         1|          1|          1|  1000|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.27>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 4 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%new_IM_1 = alloca i32 1"   --->   Operation 5 'alloca' 'new_IM_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%new_IM_1_1 = alloca i32 1"   --->   Operation 6 'alloca' 'new_IM_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%new_IM_1_2 = alloca i32 1"   --->   Operation 7 'alloca' 'new_IM_1_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%new_IM_1_3 = alloca i32 1"   --->   Operation 8 'alloca' 'new_IM_1_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %IM_V_dest_V, i1 %IM_V_id_V, i1 %IM_V_last_V, i1 %IM_V_user_V, i4 %IM_V_strb_V, i4 %IM_V_keep_V, i32 %IM_V_data_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.58ns)   --->   "%store_ln0 = store i10 0, i10 %i"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i_2 = load i10 %i" [AAHLS_Final_Project_deploy/HDC.cpp:17]   --->   Operation 12 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 13 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.77ns)   --->   "%icmp_ln15 = icmp_eq  i10 %i_2, i10 1000" [AAHLS_Final_Project_deploy/HDC.cpp:15]   --->   Operation 14 'icmp' 'icmp_ln15' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1000, i64 1000, i64 1000"   --->   Operation 15 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.73ns)   --->   "%add_ln15 = add i10 %i_2, i10 1" [AAHLS_Final_Project_deploy/HDC.cpp:15]   --->   Operation 16 'add' 'add_ln15' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln15 = br i1 %icmp_ln15, void %for.inc.split, void %for.inc18.preheader.exitStub" [AAHLS_Final_Project_deploy/HDC.cpp:15]   --->   Operation 17 'br' 'br_ln15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%new_IM_1_load_1 = load i8192 %new_IM_1" [AAHLS_Final_Project_deploy/HDC.cpp:17]   --->   Operation 18 'load' 'new_IM_1_load_1' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%new_IM_1_1_load_1 = load i8192 %new_IM_1_1" [AAHLS_Final_Project_deploy/HDC.cpp:17]   --->   Operation 19 'load' 'new_IM_1_1_load_1' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%new_IM_1_2_load = load i8192 %new_IM_1_2" [AAHLS_Final_Project_deploy/HDC.cpp:17]   --->   Operation 20 'load' 'new_IM_1_2_load' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%new_IM_1_3_load = load i8192 %new_IM_1_3" [AAHLS_Final_Project_deploy/HDC.cpp:17]   --->   Operation 21 'load' 'new_IM_1_3_load' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specloopname_ln16 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [AAHLS_Final_Project_deploy/HDC.cpp:16]   --->   Operation 22 'specloopname' 'specloopname_ln16' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%empty_34 = read i44 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %IM_V_data_V, i4 %IM_V_keep_V, i4 %IM_V_strb_V, i1 %IM_V_user_V, i1 %IM_V_last_V, i1 %IM_V_id_V, i1 %IM_V_dest_V"   --->   Operation 23 'read' 'empty_34' <Predicate = (!icmp_ln15)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node new_IM_1_5)   --->   "%tmp_data_V = extractvalue i44 %empty_34"   --->   Operation 24 'extractvalue' 'tmp_data_V' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln17 = trunc i10 %i_2" [AAHLS_Final_Project_deploy/HDC.cpp:17]   --->   Operation 25 'trunc' 'trunc_ln17' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %trunc_ln17, i5 0" [AAHLS_Final_Project_deploy/HDC.cpp:17]   --->   Operation 26 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i2 @_ssdm_op_PartSelect.i2.i10.i32.i32, i10 %i_2, i32 8, i32 9" [AAHLS_Final_Project_deploy/HDC.cpp:17]   --->   Operation 27 'partselect' 'trunc_ln' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.82ns)   --->   "%tmp_s = mux i8192 @_ssdm_op_Mux.ap_auto.4i8192.i2, i8192 %new_IM_1_load_1, i8192 %new_IM_1_1_load_1, i8192 %new_IM_1_2_load, i8192 %new_IM_1_3_load, i2 %trunc_ln" [AAHLS_Final_Project_deploy/HDC.cpp:17]   --->   Operation 28 'mux' 'tmp_s' <Predicate = (!icmp_ln15)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln17 = zext i13 %shl_ln" [AAHLS_Final_Project_deploy/HDC.cpp:17]   --->   Operation 29 'zext' 'zext_ln17' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node new_IM_1_5)   --->   "%shl_ln17 = shl i8192 4294967295, i8192 %zext_ln17" [AAHLS_Final_Project_deploy/HDC.cpp:17]   --->   Operation 30 'shl' 'shl_ln17' <Predicate = (!icmp_ln15)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node new_IM_1_5)   --->   "%xor_ln17 = xor i8192 %shl_ln17, i8192 1090748135619415929462984244733782862448264161996232692431832786189721331849119295216264234525201987223957291796157025273109870820177184063610979765077554799078906298842192989538609825228048205159696851613591638196771886542609324560121290553901886301017900252535799917200010079600026535836800905297805880952350501630195475653911005312364560014847426035293551245843928918752768696279344088055617515694349945406677825140814900616105920256438504578013326493565836047242407382442812245131517757519164899226365743722432277368075027627883045206501792761700945699168497257879683851737049996900961120515655050115561271491492515342105748966629547032786321505730828430221664970324396138635251626409516168005427623435996308921691446181187406395310665404885739434832877428167407495370993511868756359970390117021823616749458620969857006263612082706715408157066575137281027022310927564910276759160520878304632411049364568754920967322982459184763427383790272448438018526977764941072715611580434690827459339991961414242741410599117426060556483763756314527611362658628383368621157993638020878537675545336789915694234433955666315070087213535470255670312004130725495834508357439653828936077080978550578912967907352780054935621561090795845172954115972927479877527738560008204118558930004777748727761853813510493840581861598652211605960308356405941821189714037868726219481498727603653616298856174822413033485438785324024751419417183012281078209729303537372804574372095228703622776363945290869806258422355148507571039619387449629866808188769662815778153079393179093143648340761738581819563002994422790754955061288818308430079648693232179158765918035565216157115402992120276155607873107937477466841528362987708699450152031231862594203085693838944657061346236704234026821102958954951197087076546186622796294536451620756509351018906023773821539532776208676978589731966330308893304665169436185078350641568336944530051437491311298834367265238595404904273455928723949525227184617404367854754610474377019768025576605881038077270707717942221977090385438585844095492116099852538903974655703943973086090930596963360767529964938414598185705963754561497355827813623833288906309004288017321424808663962671333528009232758350873059614118723781422101460198615747386855096896089189180441339558524822867541113212638793675567650340362970031930023397828465318547238244232028015189689660418822976000815437610652254270163595650875433851147123214227266605403581781469090806576468950587661997186505665475715792895" [AAHLS_Final_Project_deploy/HDC.cpp:17]   --->   Operation 31 'xor' 'xor_ln17' <Predicate = (!icmp_ln15)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node new_IM_1_5)   --->   "%and_ln17 = and i8192 %tmp_s, i8192 %xor_ln17" [AAHLS_Final_Project_deploy/HDC.cpp:17]   --->   Operation 32 'and' 'and_ln17' <Predicate = (!icmp_ln15)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node new_IM_1_5)   --->   "%zext_ln17_1 = zext i32 %tmp_data_V" [AAHLS_Final_Project_deploy/HDC.cpp:17]   --->   Operation 33 'zext' 'zext_ln17_1' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node new_IM_1_5)   --->   "%shl_ln17_1 = shl i8192 %zext_ln17_1, i8192 %zext_ln17" [AAHLS_Final_Project_deploy/HDC.cpp:17]   --->   Operation 34 'shl' 'shl_ln17_1' <Predicate = (!icmp_ln15)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (4.44ns) (out node of the LUT)   --->   "%new_IM_1_5 = or i8192 %and_ln17, i8192 %shl_ln17_1" [AAHLS_Final_Project_deploy/HDC.cpp:17]   --->   Operation 35 'or' 'new_IM_1_5' <Predicate = (!icmp_ln15)> <Delay = 4.44> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.95ns)   --->   "%switch_ln17 = switch i2 %trunc_ln, void %branch11, i2 0, void %for.inc.split.for.inc.split26_crit_edge, i2 1, void %for.inc.split.for.inc.split26_crit_edge7, i2 2, void %branch10" [AAHLS_Final_Project_deploy/HDC.cpp:17]   --->   Operation 36 'switch' 'switch_ln17' <Predicate = (!icmp_ln15)> <Delay = 0.95>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%store_ln17 = store i8192 %new_IM_1_5, i8192 %new_IM_1_2" [AAHLS_Final_Project_deploy/HDC.cpp:17]   --->   Operation 37 'store' 'store_ln17' <Predicate = (!icmp_ln15 & trunc_ln == 2)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln17 = br void %for.inc.split26" [AAHLS_Final_Project_deploy/HDC.cpp:17]   --->   Operation 38 'br' 'br_ln17' <Predicate = (!icmp_ln15 & trunc_ln == 2)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%store_ln17 = store i8192 %new_IM_1_5, i8192 %new_IM_1_1" [AAHLS_Final_Project_deploy/HDC.cpp:17]   --->   Operation 39 'store' 'store_ln17' <Predicate = (!icmp_ln15 & trunc_ln == 1)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln17 = br void %for.inc.split26" [AAHLS_Final_Project_deploy/HDC.cpp:17]   --->   Operation 40 'br' 'br_ln17' <Predicate = (!icmp_ln15 & trunc_ln == 1)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%store_ln17 = store i8192 %new_IM_1_5, i8192 %new_IM_1" [AAHLS_Final_Project_deploy/HDC.cpp:17]   --->   Operation 41 'store' 'store_ln17' <Predicate = (!icmp_ln15 & trunc_ln == 0)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln17 = br void %for.inc.split26" [AAHLS_Final_Project_deploy/HDC.cpp:17]   --->   Operation 42 'br' 'br_ln17' <Predicate = (!icmp_ln15 & trunc_ln == 0)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%store_ln17 = store i8192 %new_IM_1_5, i8192 %new_IM_1_3" [AAHLS_Final_Project_deploy/HDC.cpp:17]   --->   Operation 43 'store' 'store_ln17' <Predicate = (!icmp_ln15 & trunc_ln == 3)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln17 = br void %for.inc.split26" [AAHLS_Final_Project_deploy/HDC.cpp:17]   --->   Operation 44 'br' 'br_ln17' <Predicate = (!icmp_ln15 & trunc_ln == 3)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (1.58ns)   --->   "%store_ln15 = store i10 %add_ln15, i10 %i" [AAHLS_Final_Project_deploy/HDC.cpp:15]   --->   Operation 45 'store' 'store_ln15' <Predicate = (!icmp_ln15)> <Delay = 1.58>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln15 = br void %for.inc" [AAHLS_Final_Project_deploy/HDC.cpp:15]   --->   Operation 46 'br' 'br_ln15' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%new_IM_1_load = load i8192 %new_IM_1"   --->   Operation 47 'load' 'new_IM_1_load' <Predicate = (icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%new_IM_1_1_load = load i8192 %new_IM_1_1"   --->   Operation 48 'load' 'new_IM_1_1_load' <Predicate = (icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8192P0A, i8192 %new_IM_1_02_out, i8192 %new_IM_1_1_load"   --->   Operation 49 'write' 'write_ln0' <Predicate = (icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8192P0A, i8192 %new_IM_0_01_out, i8192 %new_IM_1_load"   --->   Operation 50 'write' 'write_ln0' <Predicate = (icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 51 'ret' 'ret_ln0' <Predicate = (icmp_ln15)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 6.27ns
The critical path consists of the following:
	'alloca' operation ('i') [10]  (0 ns)
	'load' operation ('i', AAHLS_Final_Project_deploy/HDC.cpp:17) on local variable 'i' [19]  (0 ns)
	'mux' operation ('tmp_s', AAHLS_Final_Project_deploy/HDC.cpp:17) [36]  (1.83 ns)
	'and' operation ('and_ln17', AAHLS_Final_Project_deploy/HDC.cpp:17) [40]  (0 ns)
	'or' operation ('new_IM[1]', AAHLS_Final_Project_deploy/HDC.cpp:17) [43]  (4.45 ns)
	'store' operation ('store_ln17', AAHLS_Final_Project_deploy/HDC.cpp:17) of variable 'new_IM[1]', AAHLS_Final_Project_deploy/HDC.cpp:17 on local variable 'new_IM[1]' [49]  (0 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
