Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2.1 (lin64) Build 1957588 Wed Aug  9 16:32:10 MDT 2017
| Date         : Tue Dec  4 03:03:13 2018
| Host         : ecelinsrvy.ece.gatech.edu running 64-bit unknown
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file Our_design_timing_summary_routed.rpt -rpx Our_design_timing_summary_routed.rpx
| Design       : Our_design
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.18 2017-07-26
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 634 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.177        0.000                      0                 1574        0.052        0.000                      0                 1574        3.000        0.000                       0                   642  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)       Period(ns)      Frequency(MHz)
-----                              ------------       ----------      --------------
clk_in                             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_25_clk_wiz_0_0      {0.000 20.000}     40.000          25.000          
  clk_source_clk_25_clk_wiz_0_0    {0.000 5.000}      10.000          100.000         
  clkfbout_clk_25_clk_wiz_0_0      {0.000 5.000}      10.000          100.000         
sys_clk_pin                        {0.000 5.000}      10.000          100.000         
  clk_out1_clk_25_clk_wiz_0_0_1    {0.000 20.000}     40.000          25.000          
  clk_source_clk_25_clk_wiz_0_0_1  {0.000 5.000}      10.000          100.000         
  clkfbout_clk_25_clk_wiz_0_0_1    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_in                                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_25_clk_wiz_0_0           34.847        0.000                      0                   95        0.184        0.000                      0                   95       19.500        0.000                       0                    41  
  clk_source_clk_25_clk_wiz_0_0          0.177        0.000                      0                 1467        0.129        0.000                      0                 1467        4.020        0.000                       0                   597  
  clkfbout_clk_25_clk_wiz_0_0                                                                                                                                                        7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                          3.000        0.000                       0                     1  
  clk_out1_clk_25_clk_wiz_0_0_1         34.850        0.000                      0                   95        0.184        0.000                      0                   95       19.500        0.000                       0                    41  
  clk_source_clk_25_clk_wiz_0_0_1        0.178        0.000                      0                 1467        0.129        0.000                      0                 1467        4.020        0.000                       0                   597  
  clkfbout_clk_25_clk_wiz_0_0_1                                                                                                                                                      7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                       To Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                       --------                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_source_clk_25_clk_wiz_0_0    clk_out1_clk_25_clk_wiz_0_0            4.995        0.000                      0                   39        0.366        0.000                      0                   39  
clk_out1_clk_25_clk_wiz_0_0_1    clk_out1_clk_25_clk_wiz_0_0           34.847        0.000                      0                   95        0.086        0.000                      0                   95  
clk_source_clk_25_clk_wiz_0_0_1  clk_out1_clk_25_clk_wiz_0_0            4.995        0.000                      0                   39        0.366        0.000                      0                   39  
clk_source_clk_25_clk_wiz_0_0_1  clk_source_clk_25_clk_wiz_0_0          0.177        0.000                      0                 1467        0.052        0.000                      0                 1467  
clk_out1_clk_25_clk_wiz_0_0      clk_out1_clk_25_clk_wiz_0_0_1         34.847        0.000                      0                   95        0.086        0.000                      0                   95  
clk_source_clk_25_clk_wiz_0_0    clk_out1_clk_25_clk_wiz_0_0_1          4.998        0.000                      0                   39        0.369        0.000                      0                   39  
clk_source_clk_25_clk_wiz_0_0_1  clk_out1_clk_25_clk_wiz_0_0_1          4.998        0.000                      0                   39        0.369        0.000                      0                   39  
clk_source_clk_25_clk_wiz_0_0    clk_source_clk_25_clk_wiz_0_0_1        0.177        0.000                      0                 1467        0.052        0.000                      0                 1467  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_in
  To Clock:  clk_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  A3/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  A3/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  A3/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  A3/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  A3/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  A3/clk_wiz_0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_25_clk_wiz_0_0
  To Clock:  clk_out1_clk_25_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       34.847ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.184ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.847ns  (required time - arrival time)
  Source:                 A4/A1/hpos_c_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            A4/A1/temp_count_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25_clk_wiz_0_0 rise@40.000ns - clk_out1_clk_25_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.855ns  (logic 0.952ns (19.608%)  route 3.903ns (80.392%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns = ( 37.994 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.618    -2.401    A4/A1/clk_out
    SLICE_X0Y24          FDRE                                         r  A4/A1/hpos_c_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.456    -1.945 f  A4/A1/hpos_c_reg[6]/Q
                         net (fo=12, routed)          1.092    -0.852    A4/A1/wire_xpos[6]
    SLICE_X0Y26          LUT2 (Prop_lut2_I0_O)        0.124    -0.728 r  A4/A1/red_OBUF[3]_inst_i_8/O
                         net (fo=1, routed)           0.667    -0.061    A4/A1/red_OBUF[3]_inst_i_8_n_0
    SLICE_X0Y26          LUT6 (Prop_lut6_I4_O)        0.124     0.063 f  A4/A1/red_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.728     0.791    A4/A1/red_OBUF[3]_inst_i_4_n_0
    SLICE_X0Y30          LUT6 (Prop_lut6_I5_O)        0.124     0.915 r  A4/A1/red_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.573     1.489    A4/A1/red_OBUF[3]_inst_i_2_n_0
    SLICE_X1Y30          LUT6 (Prop_lut6_I0_O)        0.124     1.613 r  A4/A1/temp_count[15]_i_1/O
                         net (fo=16, routed)          0.842     2.455    A4/A1/temp_count[15]_i_1_n_0
    SLICE_X2Y28          FDRE                                         r  A4/A1/temp_count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.507    37.994    A4/A1/clk_out
    SLICE_X2Y28          FDRE                                         r  A4/A1/temp_count_reg[11]/C
                         clock pessimism             -0.425    37.568    
                         clock uncertainty           -0.098    37.470    
    SLICE_X2Y28          FDRE (Setup_fdre_C_CE)      -0.169    37.301    A4/A1/temp_count_reg[11]
  -------------------------------------------------------------------
                         required time                         37.301    
                         arrival time                          -2.455    
  -------------------------------------------------------------------
                         slack                                 34.847    

Slack (MET) :             34.847ns  (required time - arrival time)
  Source:                 A4/A1/hpos_c_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            A4/A1/temp_count_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25_clk_wiz_0_0 rise@40.000ns - clk_out1_clk_25_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.855ns  (logic 0.952ns (19.608%)  route 3.903ns (80.392%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns = ( 37.994 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.618    -2.401    A4/A1/clk_out
    SLICE_X0Y24          FDRE                                         r  A4/A1/hpos_c_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.456    -1.945 f  A4/A1/hpos_c_reg[6]/Q
                         net (fo=12, routed)          1.092    -0.852    A4/A1/wire_xpos[6]
    SLICE_X0Y26          LUT2 (Prop_lut2_I0_O)        0.124    -0.728 r  A4/A1/red_OBUF[3]_inst_i_8/O
                         net (fo=1, routed)           0.667    -0.061    A4/A1/red_OBUF[3]_inst_i_8_n_0
    SLICE_X0Y26          LUT6 (Prop_lut6_I4_O)        0.124     0.063 f  A4/A1/red_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.728     0.791    A4/A1/red_OBUF[3]_inst_i_4_n_0
    SLICE_X0Y30          LUT6 (Prop_lut6_I5_O)        0.124     0.915 r  A4/A1/red_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.573     1.489    A4/A1/red_OBUF[3]_inst_i_2_n_0
    SLICE_X1Y30          LUT6 (Prop_lut6_I0_O)        0.124     1.613 r  A4/A1/temp_count[15]_i_1/O
                         net (fo=16, routed)          0.842     2.455    A4/A1/temp_count[15]_i_1_n_0
    SLICE_X2Y28          FDRE                                         r  A4/A1/temp_count_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.507    37.994    A4/A1/clk_out
    SLICE_X2Y28          FDRE                                         r  A4/A1/temp_count_reg[12]/C
                         clock pessimism             -0.425    37.568    
                         clock uncertainty           -0.098    37.470    
    SLICE_X2Y28          FDRE (Setup_fdre_C_CE)      -0.169    37.301    A4/A1/temp_count_reg[12]
  -------------------------------------------------------------------
                         required time                         37.301    
                         arrival time                          -2.455    
  -------------------------------------------------------------------
                         slack                                 34.847    

Slack (MET) :             34.847ns  (required time - arrival time)
  Source:                 A4/A1/hpos_c_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            A4/A1/temp_count_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25_clk_wiz_0_0 rise@40.000ns - clk_out1_clk_25_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.855ns  (logic 0.952ns (19.608%)  route 3.903ns (80.392%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns = ( 37.994 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.618    -2.401    A4/A1/clk_out
    SLICE_X0Y24          FDRE                                         r  A4/A1/hpos_c_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.456    -1.945 f  A4/A1/hpos_c_reg[6]/Q
                         net (fo=12, routed)          1.092    -0.852    A4/A1/wire_xpos[6]
    SLICE_X0Y26          LUT2 (Prop_lut2_I0_O)        0.124    -0.728 r  A4/A1/red_OBUF[3]_inst_i_8/O
                         net (fo=1, routed)           0.667    -0.061    A4/A1/red_OBUF[3]_inst_i_8_n_0
    SLICE_X0Y26          LUT6 (Prop_lut6_I4_O)        0.124     0.063 f  A4/A1/red_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.728     0.791    A4/A1/red_OBUF[3]_inst_i_4_n_0
    SLICE_X0Y30          LUT6 (Prop_lut6_I5_O)        0.124     0.915 r  A4/A1/red_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.573     1.489    A4/A1/red_OBUF[3]_inst_i_2_n_0
    SLICE_X1Y30          LUT6 (Prop_lut6_I0_O)        0.124     1.613 r  A4/A1/temp_count[15]_i_1/O
                         net (fo=16, routed)          0.842     2.455    A4/A1/temp_count[15]_i_1_n_0
    SLICE_X2Y28          FDRE                                         r  A4/A1/temp_count_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.507    37.994    A4/A1/clk_out
    SLICE_X2Y28          FDRE                                         r  A4/A1/temp_count_reg[13]/C
                         clock pessimism             -0.425    37.568    
                         clock uncertainty           -0.098    37.470    
    SLICE_X2Y28          FDRE (Setup_fdre_C_CE)      -0.169    37.301    A4/A1/temp_count_reg[13]
  -------------------------------------------------------------------
                         required time                         37.301    
                         arrival time                          -2.455    
  -------------------------------------------------------------------
                         slack                                 34.847    

Slack (MET) :             34.847ns  (required time - arrival time)
  Source:                 A4/A1/hpos_c_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            A4/A1/temp_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25_clk_wiz_0_0 rise@40.000ns - clk_out1_clk_25_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.855ns  (logic 0.952ns (19.608%)  route 3.903ns (80.392%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns = ( 37.994 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.618    -2.401    A4/A1/clk_out
    SLICE_X0Y24          FDRE                                         r  A4/A1/hpos_c_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.456    -1.945 f  A4/A1/hpos_c_reg[6]/Q
                         net (fo=12, routed)          1.092    -0.852    A4/A1/wire_xpos[6]
    SLICE_X0Y26          LUT2 (Prop_lut2_I0_O)        0.124    -0.728 r  A4/A1/red_OBUF[3]_inst_i_8/O
                         net (fo=1, routed)           0.667    -0.061    A4/A1/red_OBUF[3]_inst_i_8_n_0
    SLICE_X0Y26          LUT6 (Prop_lut6_I4_O)        0.124     0.063 f  A4/A1/red_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.728     0.791    A4/A1/red_OBUF[3]_inst_i_4_n_0
    SLICE_X0Y30          LUT6 (Prop_lut6_I5_O)        0.124     0.915 r  A4/A1/red_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.573     1.489    A4/A1/red_OBUF[3]_inst_i_2_n_0
    SLICE_X1Y30          LUT6 (Prop_lut6_I0_O)        0.124     1.613 r  A4/A1/temp_count[15]_i_1/O
                         net (fo=16, routed)          0.842     2.455    A4/A1/temp_count[15]_i_1_n_0
    SLICE_X2Y28          FDRE                                         r  A4/A1/temp_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.507    37.994    A4/A1/clk_out
    SLICE_X2Y28          FDRE                                         r  A4/A1/temp_count_reg[3]/C
                         clock pessimism             -0.425    37.568    
                         clock uncertainty           -0.098    37.470    
    SLICE_X2Y28          FDRE (Setup_fdre_C_CE)      -0.169    37.301    A4/A1/temp_count_reg[3]
  -------------------------------------------------------------------
                         required time                         37.301    
                         arrival time                          -2.455    
  -------------------------------------------------------------------
                         slack                                 34.847    

Slack (MET) :             34.860ns  (required time - arrival time)
  Source:                 A4/A1/hpos_c_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            A4/A1/temp_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25_clk_wiz_0_0 rise@40.000ns - clk_out1_clk_25_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.804ns  (logic 0.952ns (19.819%)  route 3.852ns (80.181%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.008ns = ( 37.992 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.618    -2.401    A4/A1/clk_out
    SLICE_X0Y24          FDRE                                         r  A4/A1/hpos_c_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.456    -1.945 f  A4/A1/hpos_c_reg[6]/Q
                         net (fo=12, routed)          1.092    -0.852    A4/A1/wire_xpos[6]
    SLICE_X0Y26          LUT2 (Prop_lut2_I0_O)        0.124    -0.728 r  A4/A1/red_OBUF[3]_inst_i_8/O
                         net (fo=1, routed)           0.667    -0.061    A4/A1/red_OBUF[3]_inst_i_8_n_0
    SLICE_X0Y26          LUT6 (Prop_lut6_I4_O)        0.124     0.063 f  A4/A1/red_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.728     0.791    A4/A1/red_OBUF[3]_inst_i_4_n_0
    SLICE_X0Y30          LUT6 (Prop_lut6_I5_O)        0.124     0.915 r  A4/A1/red_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.573     1.489    A4/A1/red_OBUF[3]_inst_i_2_n_0
    SLICE_X1Y30          LUT6 (Prop_lut6_I0_O)        0.124     1.613 r  A4/A1/temp_count[15]_i_1/O
                         net (fo=16, routed)          0.791     2.403    A4/A1/temp_count[15]_i_1_n_0
    SLICE_X3Y27          FDRE                                         r  A4/A1/temp_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.505    37.992    A4/A1/clk_out
    SLICE_X3Y27          FDRE                                         r  A4/A1/temp_count_reg[4]/C
                         clock pessimism             -0.425    37.566    
                         clock uncertainty           -0.098    37.468    
    SLICE_X3Y27          FDRE (Setup_fdre_C_CE)      -0.205    37.263    A4/A1/temp_count_reg[4]
  -------------------------------------------------------------------
                         required time                         37.263    
                         arrival time                          -2.403    
  -------------------------------------------------------------------
                         slack                                 34.860    

Slack (MET) :             34.860ns  (required time - arrival time)
  Source:                 A4/A1/hpos_c_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            A4/A1/temp_count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25_clk_wiz_0_0 rise@40.000ns - clk_out1_clk_25_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.804ns  (logic 0.952ns (19.819%)  route 3.852ns (80.181%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.008ns = ( 37.992 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.618    -2.401    A4/A1/clk_out
    SLICE_X0Y24          FDRE                                         r  A4/A1/hpos_c_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.456    -1.945 f  A4/A1/hpos_c_reg[6]/Q
                         net (fo=12, routed)          1.092    -0.852    A4/A1/wire_xpos[6]
    SLICE_X0Y26          LUT2 (Prop_lut2_I0_O)        0.124    -0.728 r  A4/A1/red_OBUF[3]_inst_i_8/O
                         net (fo=1, routed)           0.667    -0.061    A4/A1/red_OBUF[3]_inst_i_8_n_0
    SLICE_X0Y26          LUT6 (Prop_lut6_I4_O)        0.124     0.063 f  A4/A1/red_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.728     0.791    A4/A1/red_OBUF[3]_inst_i_4_n_0
    SLICE_X0Y30          LUT6 (Prop_lut6_I5_O)        0.124     0.915 r  A4/A1/red_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.573     1.489    A4/A1/red_OBUF[3]_inst_i_2_n_0
    SLICE_X1Y30          LUT6 (Prop_lut6_I0_O)        0.124     1.613 r  A4/A1/temp_count[15]_i_1/O
                         net (fo=16, routed)          0.791     2.403    A4/A1/temp_count[15]_i_1_n_0
    SLICE_X3Y27          FDRE                                         r  A4/A1/temp_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.505    37.992    A4/A1/clk_out
    SLICE_X3Y27          FDRE                                         r  A4/A1/temp_count_reg[5]/C
                         clock pessimism             -0.425    37.566    
                         clock uncertainty           -0.098    37.468    
    SLICE_X3Y27          FDRE (Setup_fdre_C_CE)      -0.205    37.263    A4/A1/temp_count_reg[5]
  -------------------------------------------------------------------
                         required time                         37.263    
                         arrival time                          -2.403    
  -------------------------------------------------------------------
                         slack                                 34.860    

Slack (MET) :             34.896ns  (required time - arrival time)
  Source:                 A4/A1/hpos_c_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            A4/A1/temp_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25_clk_wiz_0_0 rise@40.000ns - clk_out1_clk_25_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.804ns  (logic 0.952ns (19.819%)  route 3.852ns (80.181%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.008ns = ( 37.992 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.618    -2.401    A4/A1/clk_out
    SLICE_X0Y24          FDRE                                         r  A4/A1/hpos_c_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.456    -1.945 f  A4/A1/hpos_c_reg[6]/Q
                         net (fo=12, routed)          1.092    -0.852    A4/A1/wire_xpos[6]
    SLICE_X0Y26          LUT2 (Prop_lut2_I0_O)        0.124    -0.728 r  A4/A1/red_OBUF[3]_inst_i_8/O
                         net (fo=1, routed)           0.667    -0.061    A4/A1/red_OBUF[3]_inst_i_8_n_0
    SLICE_X0Y26          LUT6 (Prop_lut6_I4_O)        0.124     0.063 f  A4/A1/red_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.728     0.791    A4/A1/red_OBUF[3]_inst_i_4_n_0
    SLICE_X0Y30          LUT6 (Prop_lut6_I5_O)        0.124     0.915 r  A4/A1/red_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.573     1.489    A4/A1/red_OBUF[3]_inst_i_2_n_0
    SLICE_X1Y30          LUT6 (Prop_lut6_I0_O)        0.124     1.613 r  A4/A1/temp_count[15]_i_1/O
                         net (fo=16, routed)          0.791     2.403    A4/A1/temp_count[15]_i_1_n_0
    SLICE_X2Y27          FDRE                                         r  A4/A1/temp_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.505    37.992    A4/A1/clk_out
    SLICE_X2Y27          FDRE                                         r  A4/A1/temp_count_reg[1]/C
                         clock pessimism             -0.425    37.566    
                         clock uncertainty           -0.098    37.468    
    SLICE_X2Y27          FDRE (Setup_fdre_C_CE)      -0.169    37.299    A4/A1/temp_count_reg[1]
  -------------------------------------------------------------------
                         required time                         37.299    
                         arrival time                          -2.403    
  -------------------------------------------------------------------
                         slack                                 34.896    

Slack (MET) :             34.896ns  (required time - arrival time)
  Source:                 A4/A1/hpos_c_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            A4/A1/temp_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25_clk_wiz_0_0 rise@40.000ns - clk_out1_clk_25_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.804ns  (logic 0.952ns (19.819%)  route 3.852ns (80.181%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.008ns = ( 37.992 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.618    -2.401    A4/A1/clk_out
    SLICE_X0Y24          FDRE                                         r  A4/A1/hpos_c_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.456    -1.945 f  A4/A1/hpos_c_reg[6]/Q
                         net (fo=12, routed)          1.092    -0.852    A4/A1/wire_xpos[6]
    SLICE_X0Y26          LUT2 (Prop_lut2_I0_O)        0.124    -0.728 r  A4/A1/red_OBUF[3]_inst_i_8/O
                         net (fo=1, routed)           0.667    -0.061    A4/A1/red_OBUF[3]_inst_i_8_n_0
    SLICE_X0Y26          LUT6 (Prop_lut6_I4_O)        0.124     0.063 f  A4/A1/red_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.728     0.791    A4/A1/red_OBUF[3]_inst_i_4_n_0
    SLICE_X0Y30          LUT6 (Prop_lut6_I5_O)        0.124     0.915 r  A4/A1/red_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.573     1.489    A4/A1/red_OBUF[3]_inst_i_2_n_0
    SLICE_X1Y30          LUT6 (Prop_lut6_I0_O)        0.124     1.613 r  A4/A1/temp_count[15]_i_1/O
                         net (fo=16, routed)          0.791     2.403    A4/A1/temp_count[15]_i_1_n_0
    SLICE_X2Y27          FDRE                                         r  A4/A1/temp_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.505    37.992    A4/A1/clk_out
    SLICE_X2Y27          FDRE                                         r  A4/A1/temp_count_reg[2]/C
                         clock pessimism             -0.425    37.566    
                         clock uncertainty           -0.098    37.468    
    SLICE_X2Y27          FDRE (Setup_fdre_C_CE)      -0.169    37.299    A4/A1/temp_count_reg[2]
  -------------------------------------------------------------------
                         required time                         37.299    
                         arrival time                          -2.403    
  -------------------------------------------------------------------
                         slack                                 34.896    

Slack (MET) :             35.000ns  (required time - arrival time)
  Source:                 A4/A1/hpos_c_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            A4/A1/temp_count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25_clk_wiz_0_0 rise@40.000ns - clk_out1_clk_25_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.666ns  (logic 0.952ns (20.404%)  route 3.714ns (79.596%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns = ( 37.994 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.618    -2.401    A4/A1/clk_out
    SLICE_X0Y24          FDRE                                         r  A4/A1/hpos_c_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.456    -1.945 f  A4/A1/hpos_c_reg[6]/Q
                         net (fo=12, routed)          1.092    -0.852    A4/A1/wire_xpos[6]
    SLICE_X0Y26          LUT2 (Prop_lut2_I0_O)        0.124    -0.728 r  A4/A1/red_OBUF[3]_inst_i_8/O
                         net (fo=1, routed)           0.667    -0.061    A4/A1/red_OBUF[3]_inst_i_8_n_0
    SLICE_X0Y26          LUT6 (Prop_lut6_I4_O)        0.124     0.063 f  A4/A1/red_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.728     0.791    A4/A1/red_OBUF[3]_inst_i_4_n_0
    SLICE_X0Y30          LUT6 (Prop_lut6_I5_O)        0.124     0.915 r  A4/A1/red_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.573     1.489    A4/A1/red_OBUF[3]_inst_i_2_n_0
    SLICE_X1Y30          LUT6 (Prop_lut6_I0_O)        0.124     1.613 r  A4/A1/temp_count[15]_i_1/O
                         net (fo=16, routed)          0.653     2.265    A4/A1/temp_count[15]_i_1_n_0
    SLICE_X3Y28          FDRE                                         r  A4/A1/temp_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.507    37.994    A4/A1/clk_out
    SLICE_X3Y28          FDRE                                         r  A4/A1/temp_count_reg[6]/C
                         clock pessimism             -0.425    37.568    
                         clock uncertainty           -0.098    37.470    
    SLICE_X3Y28          FDRE (Setup_fdre_C_CE)      -0.205    37.265    A4/A1/temp_count_reg[6]
  -------------------------------------------------------------------
                         required time                         37.265    
                         arrival time                          -2.265    
  -------------------------------------------------------------------
                         slack                                 35.000    

Slack (MET) :             35.000ns  (required time - arrival time)
  Source:                 A4/A1/hpos_c_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            A4/A1/temp_count_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25_clk_wiz_0_0 rise@40.000ns - clk_out1_clk_25_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.666ns  (logic 0.952ns (20.404%)  route 3.714ns (79.596%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns = ( 37.994 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.618    -2.401    A4/A1/clk_out
    SLICE_X0Y24          FDRE                                         r  A4/A1/hpos_c_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.456    -1.945 f  A4/A1/hpos_c_reg[6]/Q
                         net (fo=12, routed)          1.092    -0.852    A4/A1/wire_xpos[6]
    SLICE_X0Y26          LUT2 (Prop_lut2_I0_O)        0.124    -0.728 r  A4/A1/red_OBUF[3]_inst_i_8/O
                         net (fo=1, routed)           0.667    -0.061    A4/A1/red_OBUF[3]_inst_i_8_n_0
    SLICE_X0Y26          LUT6 (Prop_lut6_I4_O)        0.124     0.063 f  A4/A1/red_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.728     0.791    A4/A1/red_OBUF[3]_inst_i_4_n_0
    SLICE_X0Y30          LUT6 (Prop_lut6_I5_O)        0.124     0.915 r  A4/A1/red_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.573     1.489    A4/A1/red_OBUF[3]_inst_i_2_n_0
    SLICE_X1Y30          LUT6 (Prop_lut6_I0_O)        0.124     1.613 r  A4/A1/temp_count[15]_i_1/O
                         net (fo=16, routed)          0.653     2.265    A4/A1/temp_count[15]_i_1_n_0
    SLICE_X3Y28          FDRE                                         r  A4/A1/temp_count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.507    37.994    A4/A1/clk_out
    SLICE_X3Y28          FDRE                                         r  A4/A1/temp_count_reg[7]/C
                         clock pessimism             -0.425    37.568    
                         clock uncertainty           -0.098    37.470    
    SLICE_X3Y28          FDRE (Setup_fdre_C_CE)      -0.205    37.265    A4/A1/temp_count_reg[7]
  -------------------------------------------------------------------
                         required time                         37.265    
                         arrival time                          -2.265    
  -------------------------------------------------------------------
                         slack                                 35.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 A4/A1/hpos_c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            A4/A1/hpos_c_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25_clk_wiz_0_0 rise@0.000ns - clk_out1_clk_25_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.375%)  route 0.103ns (35.625%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.582    -0.547    A4/A1/clk_out
    SLICE_X1Y24          FDRE                                         r  A4/A1/hpos_c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDRE (Prop_fdre_C_Q)         0.141    -0.406 r  A4/A1/hpos_c_reg[2]/Q
                         net (fo=7, routed)           0.103    -0.303    A4/A1/wire_xpos[2]
    SLICE_X0Y24          LUT4 (Prop_lut4_I3_O)        0.045    -0.258 r  A4/A1/hpos_c[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.258    A4/A1/hpos_c[3]
    SLICE_X0Y24          FDRE                                         r  A4/A1/hpos_c_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.850    -0.319    A4/A1/clk_out
    SLICE_X0Y24          FDRE                                         r  A4/A1/hpos_c_reg[3]/C
                         clock pessimism             -0.216    -0.534    
    SLICE_X0Y24          FDRE (Hold_fdre_C_D)         0.092    -0.442    A4/A1/hpos_c_reg[3]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 A4/A1/vpos_c_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            A4/A1/vpos_c_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25_clk_wiz_0_0 rise@0.000ns - clk_out1_clk_25_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.837%)  route 0.110ns (37.163%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.589    -0.540    A4/A1/clk_out
    SLICE_X1Y32          FDRE                                         r  A4/A1/vpos_c_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  A4/A1/vpos_c_reg[3]/Q
                         net (fo=9, routed)           0.110    -0.289    A4/A1/wire_ypos[3]
    SLICE_X0Y32          LUT6 (Prop_lut6_I4_O)        0.045    -0.244 r  A4/A1/vpos_c[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.244    A4/A1/vpos_c[6]
    SLICE_X0Y32          FDRE                                         r  A4/A1/vpos_c_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.858    -0.311    A4/A1/clk_out
    SLICE_X0Y32          FDRE                                         r  A4/A1/vpos_c_reg[6]/C
                         clock pessimism             -0.217    -0.527    
    SLICE_X0Y32          FDRE (Hold_fdre_C_D)         0.092    -0.435    A4/A1/vpos_c_reg[6]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 A4/A1/hpos_c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            A4/A1/hpos_c_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25_clk_wiz_0_0 rise@0.000ns - clk_out1_clk_25_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.848%)  route 0.115ns (38.152%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.582    -0.547    A4/A1/clk_out
    SLICE_X1Y24          FDRE                                         r  A4/A1/hpos_c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDRE (Prop_fdre_C_Q)         0.141    -0.406 r  A4/A1/hpos_c_reg[1]/Q
                         net (fo=7, routed)           0.115    -0.292    A4/A1/wire_xpos[1]
    SLICE_X0Y24          LUT5 (Prop_lut5_I4_O)        0.045    -0.247 r  A4/A1/hpos_c[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.247    A4/A1/hpos_c[4]_i_1_n_0
    SLICE_X0Y24          FDRE                                         r  A4/A1/hpos_c_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.850    -0.319    A4/A1/clk_out
    SLICE_X0Y24          FDRE                                         r  A4/A1/hpos_c_reg[4]/C
                         clock pessimism             -0.216    -0.534    
    SLICE_X0Y24          FDRE (Hold_fdre_C_D)         0.092    -0.442    A4/A1/hpos_c_reg[4]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 A4/A1/vpos_c_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            A4/A1/vpos_c_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25_clk_wiz_0_0 rise@0.000ns - clk_out1_clk_25_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.423%)  route 0.132ns (41.577%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.588    -0.541    A4/A1/clk_out
    SLICE_X1Y31          FDRE                                         r  A4/A1/vpos_c_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.400 f  A4/A1/vpos_c_reg[9]/Q
                         net (fo=7, routed)           0.132    -0.268    A4/A1/wire_ypos[9]
    SLICE_X0Y31          LUT6 (Prop_lut6_I2_O)        0.045    -0.223 r  A4/A1/vpos_c[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.223    A4/A1/vpos_c[2]
    SLICE_X0Y31          FDRE                                         r  A4/A1/vpos_c_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.857    -0.312    A4/A1/clk_out
    SLICE_X0Y31          FDRE                                         r  A4/A1/vpos_c_reg[2]/C
                         clock pessimism             -0.217    -0.528    
    SLICE_X0Y31          FDRE (Hold_fdre_C_D)         0.091    -0.437    A4/A1/vpos_c_reg[2]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 A4/A1/temp_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            A4/A1/temp_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25_clk_wiz_0_0 rise@0.000ns - clk_out1_clk_25_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.606%)  route 0.137ns (42.394%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.585    -0.544    A4/A1/clk_out
    SLICE_X3Y27          FDRE                                         r  A4/A1/temp_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  A4/A1/temp_count_reg[5]/Q
                         net (fo=7, routed)           0.137    -0.266    A4/A1/Q[5]
    SLICE_X3Y27          LUT6 (Prop_lut6_I0_O)        0.045    -0.221 r  A4/A1/temp_count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.221    A4/A1/temp_count[5]
    SLICE_X3Y27          FDRE                                         r  A4/A1/temp_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.853    -0.316    A4/A1/clk_out
    SLICE_X3Y27          FDRE                                         r  A4/A1/temp_count_reg[5]/C
                         clock pessimism             -0.229    -0.544    
    SLICE_X3Y27          FDRE (Hold_fdre_C_D)         0.092    -0.452    A4/A1/temp_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 A4/A1/hpos_c_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            A4/A1/hpos_c_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25_clk_wiz_0_0 rise@0.000ns - clk_out1_clk_25_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.655%)  route 0.174ns (48.345%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.582    -0.547    A4/A1/clk_out
    SLICE_X1Y25          FDRE                                         r  A4/A1/hpos_c_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.141    -0.406 r  A4/A1/hpos_c_reg[5]/Q
                         net (fo=13, routed)          0.174    -0.232    A4/A1/wire_xpos[5]
    SLICE_X0Y24          LUT3 (Prop_lut3_I1_O)        0.045    -0.187 r  A4/A1/hpos_c[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.187    A4/A1/hpos_c[6]
    SLICE_X0Y24          FDRE                                         r  A4/A1/hpos_c_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.850    -0.319    A4/A1/clk_out
    SLICE_X0Y24          FDRE                                         r  A4/A1/hpos_c_reg[6]/C
                         clock pessimism             -0.195    -0.513    
    SLICE_X0Y24          FDRE (Hold_fdre_C_D)         0.091    -0.422    A4/A1/hpos_c_reg[6]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 A4/A1/temp_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            A4/A1/temp_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25_clk_wiz_0_0 rise@0.000ns - clk_out1_clk_25_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.102%)  route 0.146ns (43.898%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.315ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.585    -0.544    A4/A1/clk_out
    SLICE_X3Y28          FDRE                                         r  A4/A1/temp_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  A4/A1/temp_count_reg[7]/Q
                         net (fo=5, routed)           0.146    -0.258    A4/A1/Q[7]
    SLICE_X3Y28          LUT5 (Prop_lut5_I0_O)        0.045    -0.213 r  A4/A1/temp_count[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.213    A4/A1/temp_count[7]
    SLICE_X3Y28          FDRE                                         r  A4/A1/temp_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.854    -0.315    A4/A1/clk_out
    SLICE_X3Y28          FDRE                                         r  A4/A1/temp_count_reg[7]/C
                         clock pessimism             -0.230    -0.544    
    SLICE_X3Y28          FDRE (Hold_fdre_C_D)         0.092    -0.452    A4/A1/temp_count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 A4/A1/temp_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            A4/A1/temp_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25_clk_wiz_0_0 rise@0.000ns - clk_out1_clk_25_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.209ns (55.844%)  route 0.165ns (44.156%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.315ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.586    -0.543    A4/A1/clk_out
    SLICE_X2Y29          FDRE                                         r  A4/A1/temp_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDRE (Prop_fdre_C_Q)         0.164    -0.379 r  A4/A1/temp_count_reg[10]/Q
                         net (fo=7, routed)           0.165    -0.214    A4/A1/Q[10]
    SLICE_X2Y28          LUT4 (Prop_lut4_I3_O)        0.045    -0.169 r  A4/A1/temp_count[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.169    A4/A1/temp_count[11]
    SLICE_X2Y28          FDRE                                         r  A4/A1/temp_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.854    -0.315    A4/A1/clk_out
    SLICE_X2Y28          FDRE                                         r  A4/A1/temp_count_reg[11]/C
                         clock pessimism             -0.216    -0.530    
    SLICE_X2Y28          FDRE (Hold_fdre_C_D)         0.121    -0.409    A4/A1/temp_count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 A4/A1/temp_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            A4/A1/temp_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25_clk_wiz_0_0 rise@0.000ns - clk_out1_clk_25_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.209ns (59.929%)  route 0.140ns (40.071%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.585    -0.544    A4/A1/clk_out
    SLICE_X2Y27          FDRE                                         r  A4/A1/temp_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.164    -0.380 r  A4/A1/temp_count_reg[1]/Q
                         net (fo=8, routed)           0.140    -0.241    A4/A1/Q[1]
    SLICE_X3Y27          LUT5 (Prop_lut5_I4_O)        0.045    -0.196 r  A4/A1/temp_count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.196    A4/A1/temp_count[4]
    SLICE_X3Y27          FDRE                                         r  A4/A1/temp_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.853    -0.316    A4/A1/clk_out
    SLICE_X3Y27          FDRE                                         r  A4/A1/temp_count_reg[4]/C
                         clock pessimism             -0.216    -0.531    
    SLICE_X3Y27          FDRE (Hold_fdre_C_D)         0.091    -0.440    A4/A1/temp_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 A4/A1/temp_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            A4/A1/temp_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25_clk_wiz_0_0 rise@0.000ns - clk_out1_clk_25_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.113%)  route 0.163ns (43.887%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.314ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.586    -0.543    A4/A1/clk_out
    SLICE_X2Y29          FDRE                                         r  A4/A1/temp_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDRE (Prop_fdre_C_Q)         0.164    -0.379 r  A4/A1/temp_count_reg[9]/Q
                         net (fo=8, routed)           0.163    -0.216    A4/A1/Q[9]
    SLICE_X2Y29          LUT3 (Prop_lut3_I2_O)        0.045    -0.171 r  A4/A1/temp_count[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.171    A4/A1/temp_count[10]
    SLICE_X2Y29          FDRE                                         r  A4/A1/temp_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.855    -0.314    A4/A1/clk_out
    SLICE_X2Y29          FDRE                                         r  A4/A1/temp_count_reg[10]/C
                         clock pessimism             -0.230    -0.543    
    SLICE_X2Y29          FDRE (Hold_fdre_C_D)         0.121    -0.422    A4/A1/temp_count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.251    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_25_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y7     A5/arrayW_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y6     A5/arrayW_reg_0/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1   A3/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0   n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y0  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X1Y24     A4/A1/hpos_c_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X1Y24     A4/A1/hpos_c_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X1Y24     A4/A1/hpos_c_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y24     A4/A1/hpos_c_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y24     A4/A1/hpos_c_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X1Y25     A4/A1/hpos_c_reg[5]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y0  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y24     A4/A1/hpos_c_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y24     A4/A1/hpos_c_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y24     A4/A1/hpos_c_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y24     A4/A1/hpos_c_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y24     A4/A1/hpos_c_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y25     A4/A1/hpos_c_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y24     A4/A1/hpos_c_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y25     A4/A1/hpos_c_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y25     A4/A1/hpos_c_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y25     A4/A1/hpos_c_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y24     A4/A1/hpos_c_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y24     A4/A1/hpos_c_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y24     A4/A1/hpos_c_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y24     A4/A1/hpos_c_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y24     A4/A1/hpos_c_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y25     A4/A1/hpos_c_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y24     A4/A1/hpos_c_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y25     A4/A1/hpos_c_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y25     A4/A1/hpos_c_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y25     A4/A1/hpos_c_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_source_clk_25_clk_wiz_0_0
  To Clock:  clk_source_clk_25_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.177ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.129ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.177ns  (required time - arrival time)
  Source:                 A2/A2/row1_s1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A5/arrayW_reg_1/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_source_clk_25_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_source_clk_25_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_source_clk_25_clk_wiz_0_0 rise@10.000ns - clk_source_clk_25_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.954ns  (logic 1.944ns (21.712%)  route 7.010ns (78.288%))
  Logic Levels:           12  (LUT5=7 LUT6=5)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.024ns = ( 7.976 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.395ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_source_clk_25_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         1.624    -2.395    A2/A2/clk_source
    SLICE_X7Y31          FDRE                                         r  A2/A2/row1_s1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y31          FDRE (Prop_fdre_C_Q)         0.456    -1.939 r  A2/A2/row1_s1_reg[0]/Q
                         net (fo=15, routed)          1.110    -0.829    A2/A2/row1_s1[0]
    SLICE_X5Y29          LUT5 (Prop_lut5_I0_O)        0.124    -0.705 f  A2/A2/arrayW_reg_0_i_163/O
                         net (fo=3, routed)           0.318    -0.387    A2/A2/p_1_in__0__0[1]
    SLICE_X3Y29          LUT6 (Prop_lut6_I5_O)        0.124    -0.263 f  A2/A2/arrayW_reg_0_i_139/O
                         net (fo=3, routed)           0.596     0.333    A2/A2/arrayW_reg_0_i_139_n_0
    SLICE_X0Y30          LUT5 (Prop_lut5_I2_O)        0.124     0.457 f  A2/A2/arrayW_reg_0_i_98/O
                         net (fo=3, routed)           0.606     1.063    A2/A2/arrayW_reg_0_i_98_n_0
    SLICE_X2Y30          LUT5 (Prop_lut5_I2_O)        0.124     1.187 f  A2/A2/arrayW_reg_0_i_54/O
                         net (fo=3, routed)           0.605     1.792    A2/A2/arrayW_reg_0_i_54_n_0
    SLICE_X5Y29          LUT5 (Prop_lut5_I2_O)        0.124     1.916 f  A2/A2/arrayW_reg_0_i_22/O
                         net (fo=3, routed)           0.166     2.082    A2/A2/arrayW_reg_0_i_22_n_0
    SLICE_X5Y29          LUT6 (Prop_lut6_I5_O)        0.124     2.206 r  A2/A2/arrayW_reg_0_i_40/O
                         net (fo=11, routed)          0.512     2.719    A2/A2/Gx[10]
    SLICE_X6Y28          LUT6 (Prop_lut6_I5_O)        0.124     2.843 r  A2/A2/arrayW_reg_0_i_118/O
                         net (fo=3, routed)           0.891     3.734    A2/A2/abs_gx[3]
    SLICE_X9Y29          LUT5 (Prop_lut5_I4_O)        0.124     3.858 r  A2/A2/arrayW_reg_0_i_73/O
                         net (fo=3, routed)           0.329     4.187    A2/A2/arrayW_reg_0_i_73_n_0
    SLICE_X10Y29         LUT5 (Prop_lut5_I2_O)        0.124     4.311 r  A2/A2/arrayW_reg_0_i_37/O
                         net (fo=3, routed)           0.429     4.739    A2/A2/arrayW_reg_0_i_37_n_0
    SLICE_X11Y30         LUT6 (Prop_lut6_I2_O)        0.124     4.863 r  A2/A2/arrayW_reg_0_i_25/O
                         net (fo=1, routed)           0.572     5.435    A2/A2/sum_in[8]
    SLICE_X11Y29         LUT5 (Prop_lut5_I1_O)        0.124     5.559 r  A2/A2/arrayW_reg_0_i_8/O
                         net (fo=1, routed)           0.319     5.879    A2/A2/arrayW_reg_0_i_8_n_0
    SLICE_X8Y29          LUT6 (Prop_lut6_I5_O)        0.124     6.003 r  A2/A2/arrayW_reg_0_i_3/O
                         net (fo=2, routed)           0.556     6.559    A5/data_in
    RAMB36_X0Y7          RAMB36E1                                     r  A5/arrayW_reg_1/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_source_clk_25_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750     4.819 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     6.396    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         1.490     7.976    A5/clk_source
    RAMB36_X0Y7          RAMB36E1                                     r  A5/arrayW_reg_1/CLKARDCLK
                         clock pessimism             -0.425     7.551    
                         clock uncertainty           -0.077     7.474    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737     6.737    A5/arrayW_reg_1
  -------------------------------------------------------------------
                         required time                          6.737    
                         arrival time                          -6.559    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.231ns  (required time - arrival time)
  Source:                 A2/A2/row1_s1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A5/arrayW_reg_0/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_source_clk_25_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_source_clk_25_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_source_clk_25_clk_wiz_0_0 rise@10.000ns - clk_source_clk_25_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.896ns  (logic 1.944ns (21.852%)  route 6.952ns (78.148%))
  Logic Levels:           12  (LUT5=7 LUT6=5)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.028ns = ( 7.972 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.395ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_source_clk_25_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         1.624    -2.395    A2/A2/clk_source
    SLICE_X7Y31          FDRE                                         r  A2/A2/row1_s1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y31          FDRE (Prop_fdre_C_Q)         0.456    -1.939 r  A2/A2/row1_s1_reg[0]/Q
                         net (fo=15, routed)          1.110    -0.829    A2/A2/row1_s1[0]
    SLICE_X5Y29          LUT5 (Prop_lut5_I0_O)        0.124    -0.705 f  A2/A2/arrayW_reg_0_i_163/O
                         net (fo=3, routed)           0.318    -0.387    A2/A2/p_1_in__0__0[1]
    SLICE_X3Y29          LUT6 (Prop_lut6_I5_O)        0.124    -0.263 f  A2/A2/arrayW_reg_0_i_139/O
                         net (fo=3, routed)           0.596     0.333    A2/A2/arrayW_reg_0_i_139_n_0
    SLICE_X0Y30          LUT5 (Prop_lut5_I2_O)        0.124     0.457 f  A2/A2/arrayW_reg_0_i_98/O
                         net (fo=3, routed)           0.606     1.063    A2/A2/arrayW_reg_0_i_98_n_0
    SLICE_X2Y30          LUT5 (Prop_lut5_I2_O)        0.124     1.187 f  A2/A2/arrayW_reg_0_i_54/O
                         net (fo=3, routed)           0.605     1.792    A2/A2/arrayW_reg_0_i_54_n_0
    SLICE_X5Y29          LUT5 (Prop_lut5_I2_O)        0.124     1.916 f  A2/A2/arrayW_reg_0_i_22/O
                         net (fo=3, routed)           0.166     2.082    A2/A2/arrayW_reg_0_i_22_n_0
    SLICE_X5Y29          LUT6 (Prop_lut6_I5_O)        0.124     2.206 r  A2/A2/arrayW_reg_0_i_40/O
                         net (fo=11, routed)          0.512     2.719    A2/A2/Gx[10]
    SLICE_X6Y28          LUT6 (Prop_lut6_I5_O)        0.124     2.843 r  A2/A2/arrayW_reg_0_i_118/O
                         net (fo=3, routed)           0.891     3.734    A2/A2/abs_gx[3]
    SLICE_X9Y29          LUT5 (Prop_lut5_I4_O)        0.124     3.858 r  A2/A2/arrayW_reg_0_i_73/O
                         net (fo=3, routed)           0.329     4.187    A2/A2/arrayW_reg_0_i_73_n_0
    SLICE_X10Y29         LUT5 (Prop_lut5_I2_O)        0.124     4.311 r  A2/A2/arrayW_reg_0_i_37/O
                         net (fo=3, routed)           0.429     4.739    A2/A2/arrayW_reg_0_i_37_n_0
    SLICE_X11Y30         LUT6 (Prop_lut6_I2_O)        0.124     4.863 r  A2/A2/arrayW_reg_0_i_25/O
                         net (fo=1, routed)           0.572     5.435    A2/A2/sum_in[8]
    SLICE_X11Y29         LUT5 (Prop_lut5_I1_O)        0.124     5.559 r  A2/A2/arrayW_reg_0_i_8/O
                         net (fo=1, routed)           0.319     5.879    A2/A2/arrayW_reg_0_i_8_n_0
    SLICE_X8Y29          LUT6 (Prop_lut6_I5_O)        0.124     6.003 r  A2/A2/arrayW_reg_0_i_3/O
                         net (fo=2, routed)           0.499     6.502    A5/data_in
    RAMB36_X0Y6          RAMB36E1                                     r  A5/arrayW_reg_0/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_source_clk_25_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750     4.819 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     6.396    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         1.486     7.972    A5/clk_source
    RAMB36_X0Y6          RAMB36E1                                     r  A5/arrayW_reg_0/CLKARDCLK
                         clock pessimism             -0.425     7.547    
                         clock uncertainty           -0.077     7.470    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737     6.733    A5/arrayW_reg_0
  -------------------------------------------------------------------
                         required time                          6.733    
                         arrival time                          -6.502    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             1.919ns  (required time - arrival time)
  Source:                 A2/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A2/A1/row_buffer1_reg_r_64_r/CE
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_source_clk_25_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_source_clk_25_clk_wiz_0_0 rise@10.000ns - clk_source_clk_25_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.786ns  (logic 0.580ns (7.449%)  route 7.206ns (92.551%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.063ns = ( 7.937 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.462ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_source_clk_25_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         1.557    -2.462    A2/clk_source
    SLICE_X13Y19         FDRE                                         r  A2/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y19         FDRE (Prop_fdre_C_Q)         0.456    -2.006 r  A2/state_reg[0]/Q
                         net (fo=41, routed)          2.401     0.395    A2/A1/state_reg[1][0]
    SLICE_X4Y27          LUT3 (Prop_lut3_I1_O)        0.124     0.519 r  A2/A1/pixel[7]_i_1/O
                         net (fo=457, routed)         4.805     5.324    A2/A1/pixel_reg[7]_0
    SLICE_X15Y6          FDRE                                         r  A2/A1/row_buffer1_reg_r_64_r/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_source_clk_25_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750     4.819 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     6.396    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         1.450     7.937    A2/A1/clk_source
    SLICE_X15Y6          FDRE                                         r  A2/A1/row_buffer1_reg_r_64_r/C
                         clock pessimism             -0.411     7.525    
                         clock uncertainty           -0.077     7.448    
    SLICE_X15Y6          FDRE (Setup_fdre_C_CE)      -0.205     7.243    A2/A1/row_buffer1_reg_r_64_r
  -------------------------------------------------------------------
                         required time                          7.243    
                         arrival time                          -5.324    
  -------------------------------------------------------------------
                         slack                                  1.919    

Slack (MET) :             1.919ns  (required time - arrival time)
  Source:                 A2/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A2/A1/row_buffer1_reg_r_65_r/CE
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_source_clk_25_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_source_clk_25_clk_wiz_0_0 rise@10.000ns - clk_source_clk_25_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.786ns  (logic 0.580ns (7.449%)  route 7.206ns (92.551%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.063ns = ( 7.937 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.462ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_source_clk_25_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         1.557    -2.462    A2/clk_source
    SLICE_X13Y19         FDRE                                         r  A2/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y19         FDRE (Prop_fdre_C_Q)         0.456    -2.006 r  A2/state_reg[0]/Q
                         net (fo=41, routed)          2.401     0.395    A2/A1/state_reg[1][0]
    SLICE_X4Y27          LUT3 (Prop_lut3_I1_O)        0.124     0.519 r  A2/A1/pixel[7]_i_1/O
                         net (fo=457, routed)         4.805     5.324    A2/A1/pixel_reg[7]_0
    SLICE_X15Y6          FDRE                                         r  A2/A1/row_buffer1_reg_r_65_r/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_source_clk_25_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750     4.819 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     6.396    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         1.450     7.937    A2/A1/clk_source
    SLICE_X15Y6          FDRE                                         r  A2/A1/row_buffer1_reg_r_65_r/C
                         clock pessimism             -0.411     7.525    
                         clock uncertainty           -0.077     7.448    
    SLICE_X15Y6          FDRE (Setup_fdre_C_CE)      -0.205     7.243    A2/A1/row_buffer1_reg_r_65_r
  -------------------------------------------------------------------
                         required time                          7.243    
                         arrival time                          -5.324    
  -------------------------------------------------------------------
                         slack                                  1.919    

Slack (MET) :             1.919ns  (required time - arrival time)
  Source:                 A2/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A2/A1/row_buffer1_reg_r_66_r/CE
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_source_clk_25_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_source_clk_25_clk_wiz_0_0 rise@10.000ns - clk_source_clk_25_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.786ns  (logic 0.580ns (7.449%)  route 7.206ns (92.551%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.063ns = ( 7.937 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.462ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_source_clk_25_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         1.557    -2.462    A2/clk_source
    SLICE_X13Y19         FDRE                                         r  A2/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y19         FDRE (Prop_fdre_C_Q)         0.456    -2.006 r  A2/state_reg[0]/Q
                         net (fo=41, routed)          2.401     0.395    A2/A1/state_reg[1][0]
    SLICE_X4Y27          LUT3 (Prop_lut3_I1_O)        0.124     0.519 r  A2/A1/pixel[7]_i_1/O
                         net (fo=457, routed)         4.805     5.324    A2/A1/pixel_reg[7]_0
    SLICE_X15Y6          FDRE                                         r  A2/A1/row_buffer1_reg_r_66_r/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_source_clk_25_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750     4.819 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     6.396    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         1.450     7.937    A2/A1/clk_source
    SLICE_X15Y6          FDRE                                         r  A2/A1/row_buffer1_reg_r_66_r/C
                         clock pessimism             -0.411     7.525    
                         clock uncertainty           -0.077     7.448    
    SLICE_X15Y6          FDRE (Setup_fdre_C_CE)      -0.205     7.243    A2/A1/row_buffer1_reg_r_66_r
  -------------------------------------------------------------------
                         required time                          7.243    
                         arrival time                          -5.324    
  -------------------------------------------------------------------
                         slack                                  1.919    

Slack (MET) :             1.919ns  (required time - arrival time)
  Source:                 A2/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A2/A1/row_buffer1_reg_r_67_r/CE
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_source_clk_25_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_source_clk_25_clk_wiz_0_0 rise@10.000ns - clk_source_clk_25_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.786ns  (logic 0.580ns (7.449%)  route 7.206ns (92.551%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.063ns = ( 7.937 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.462ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_source_clk_25_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         1.557    -2.462    A2/clk_source
    SLICE_X13Y19         FDRE                                         r  A2/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y19         FDRE (Prop_fdre_C_Q)         0.456    -2.006 r  A2/state_reg[0]/Q
                         net (fo=41, routed)          2.401     0.395    A2/A1/state_reg[1][0]
    SLICE_X4Y27          LUT3 (Prop_lut3_I1_O)        0.124     0.519 r  A2/A1/pixel[7]_i_1/O
                         net (fo=457, routed)         4.805     5.324    A2/A1/pixel_reg[7]_0
    SLICE_X15Y6          FDRE                                         r  A2/A1/row_buffer1_reg_r_67_r/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_source_clk_25_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750     4.819 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     6.396    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         1.450     7.937    A2/A1/clk_source
    SLICE_X15Y6          FDRE                                         r  A2/A1/row_buffer1_reg_r_67_r/C
                         clock pessimism             -0.411     7.525    
                         clock uncertainty           -0.077     7.448    
    SLICE_X15Y6          FDRE (Setup_fdre_C_CE)      -0.205     7.243    A2/A1/row_buffer1_reg_r_67_r
  -------------------------------------------------------------------
                         required time                          7.243    
                         arrival time                          -5.324    
  -------------------------------------------------------------------
                         slack                                  1.919    

Slack (MET) :             1.919ns  (required time - arrival time)
  Source:                 A2/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A2/A1/row_buffer1_reg_r_68_r/CE
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_source_clk_25_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_source_clk_25_clk_wiz_0_0 rise@10.000ns - clk_source_clk_25_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.786ns  (logic 0.580ns (7.449%)  route 7.206ns (92.551%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.063ns = ( 7.937 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.462ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_source_clk_25_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         1.557    -2.462    A2/clk_source
    SLICE_X13Y19         FDRE                                         r  A2/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y19         FDRE (Prop_fdre_C_Q)         0.456    -2.006 r  A2/state_reg[0]/Q
                         net (fo=41, routed)          2.401     0.395    A2/A1/state_reg[1][0]
    SLICE_X4Y27          LUT3 (Prop_lut3_I1_O)        0.124     0.519 r  A2/A1/pixel[7]_i_1/O
                         net (fo=457, routed)         4.805     5.324    A2/A1/pixel_reg[7]_0
    SLICE_X15Y6          FDRE                                         r  A2/A1/row_buffer1_reg_r_68_r/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_source_clk_25_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750     4.819 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     6.396    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         1.450     7.937    A2/A1/clk_source
    SLICE_X15Y6          FDRE                                         r  A2/A1/row_buffer1_reg_r_68_r/C
                         clock pessimism             -0.411     7.525    
                         clock uncertainty           -0.077     7.448    
    SLICE_X15Y6          FDRE (Setup_fdre_C_CE)      -0.205     7.243    A2/A1/row_buffer1_reg_r_68_r
  -------------------------------------------------------------------
                         required time                          7.243    
                         arrival time                          -5.324    
  -------------------------------------------------------------------
                         slack                                  1.919    

Slack (MET) :             1.919ns  (required time - arrival time)
  Source:                 A2/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A2/A1/row_buffer1_reg_r_69_r/CE
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_source_clk_25_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_source_clk_25_clk_wiz_0_0 rise@10.000ns - clk_source_clk_25_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.786ns  (logic 0.580ns (7.449%)  route 7.206ns (92.551%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.063ns = ( 7.937 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.462ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_source_clk_25_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         1.557    -2.462    A2/clk_source
    SLICE_X13Y19         FDRE                                         r  A2/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y19         FDRE (Prop_fdre_C_Q)         0.456    -2.006 r  A2/state_reg[0]/Q
                         net (fo=41, routed)          2.401     0.395    A2/A1/state_reg[1][0]
    SLICE_X4Y27          LUT3 (Prop_lut3_I1_O)        0.124     0.519 r  A2/A1/pixel[7]_i_1/O
                         net (fo=457, routed)         4.805     5.324    A2/A1/pixel_reg[7]_0
    SLICE_X15Y6          FDRE                                         r  A2/A1/row_buffer1_reg_r_69_r/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_source_clk_25_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750     4.819 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     6.396    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         1.450     7.937    A2/A1/clk_source
    SLICE_X15Y6          FDRE                                         r  A2/A1/row_buffer1_reg_r_69_r/C
                         clock pessimism             -0.411     7.525    
                         clock uncertainty           -0.077     7.448    
    SLICE_X15Y6          FDRE (Setup_fdre_C_CE)      -0.205     7.243    A2/A1/row_buffer1_reg_r_69_r
  -------------------------------------------------------------------
                         required time                          7.243    
                         arrival time                          -5.324    
  -------------------------------------------------------------------
                         slack                                  1.919    

Slack (MET) :             1.919ns  (required time - arrival time)
  Source:                 A2/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A2/A1/row_buffer1_reg_r_70_r/CE
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_source_clk_25_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_source_clk_25_clk_wiz_0_0 rise@10.000ns - clk_source_clk_25_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.786ns  (logic 0.580ns (7.449%)  route 7.206ns (92.551%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.063ns = ( 7.937 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.462ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_source_clk_25_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         1.557    -2.462    A2/clk_source
    SLICE_X13Y19         FDRE                                         r  A2/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y19         FDRE (Prop_fdre_C_Q)         0.456    -2.006 r  A2/state_reg[0]/Q
                         net (fo=41, routed)          2.401     0.395    A2/A1/state_reg[1][0]
    SLICE_X4Y27          LUT3 (Prop_lut3_I1_O)        0.124     0.519 r  A2/A1/pixel[7]_i_1/O
                         net (fo=457, routed)         4.805     5.324    A2/A1/pixel_reg[7]_0
    SLICE_X15Y6          FDRE                                         r  A2/A1/row_buffer1_reg_r_70_r/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_source_clk_25_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750     4.819 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     6.396    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         1.450     7.937    A2/A1/clk_source
    SLICE_X15Y6          FDRE                                         r  A2/A1/row_buffer1_reg_r_70_r/C
                         clock pessimism             -0.411     7.525    
                         clock uncertainty           -0.077     7.448    
    SLICE_X15Y6          FDRE (Setup_fdre_C_CE)      -0.205     7.243    A2/A1/row_buffer1_reg_r_70_r
  -------------------------------------------------------------------
                         required time                          7.243    
                         arrival time                          -5.324    
  -------------------------------------------------------------------
                         slack                                  1.919    

Slack (MET) :             1.919ns  (required time - arrival time)
  Source:                 A2/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A2/A1/row_buffer1_reg_r_71_r/CE
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_source_clk_25_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_source_clk_25_clk_wiz_0_0 rise@10.000ns - clk_source_clk_25_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.786ns  (logic 0.580ns (7.449%)  route 7.206ns (92.551%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.063ns = ( 7.937 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.462ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_source_clk_25_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         1.557    -2.462    A2/clk_source
    SLICE_X13Y19         FDRE                                         r  A2/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y19         FDRE (Prop_fdre_C_Q)         0.456    -2.006 r  A2/state_reg[0]/Q
                         net (fo=41, routed)          2.401     0.395    A2/A1/state_reg[1][0]
    SLICE_X4Y27          LUT3 (Prop_lut3_I1_O)        0.124     0.519 r  A2/A1/pixel[7]_i_1/O
                         net (fo=457, routed)         4.805     5.324    A2/A1/pixel_reg[7]_0
    SLICE_X15Y6          FDRE                                         r  A2/A1/row_buffer1_reg_r_71_r/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_source_clk_25_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750     4.819 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     6.396    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         1.450     7.937    A2/A1/clk_source
    SLICE_X15Y6          FDRE                                         r  A2/A1/row_buffer1_reg_r_71_r/C
                         clock pessimism             -0.411     7.525    
                         clock uncertainty           -0.077     7.448    
    SLICE_X15Y6          FDRE (Setup_fdre_C_CE)      -0.205     7.243    A2/A1/row_buffer1_reg_r_71_r
  -------------------------------------------------------------------
                         required time                          7.243    
                         arrival time                          -5.324    
  -------------------------------------------------------------------
                         slack                                  1.919    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 A2/A1/pixel_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A2/A1/row_buffer1_reg[31][2]_srl32___A2_A1_row_buffer1_reg_r_30/D
                            (rising edge-triggered cell SRLC32E clocked by clk_source_clk_25_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_source_clk_25_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_source_clk_25_clk_wiz_0_0 rise@0.000ns - clk_source_clk_25_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.340%)  route 0.184ns (56.660%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_source_clk_25_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         0.588    -0.541    A2/A1/clk_source
    SLICE_X3Y18          FDRE                                         r  A2/A1/pixel_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  A2/A1/pixel_reg[2]/Q
                         net (fo=2, routed)           0.184    -0.216    A2/A1/Q[2]
    SLICE_X2Y19          SRLC32E                                      r  A2/A1/row_buffer1_reg[31][2]_srl32___A2_A1_row_buffer1_reg_r_30/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_source_clk_25_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         0.856    -0.313    A2/A1/clk_source
    SLICE_X2Y19          SRLC32E                                      r  A2/A1/row_buffer1_reg[31][2]_srl32___A2_A1_row_buffer1_reg_r_30/CLK
                         clock pessimism             -0.216    -0.528    
    SLICE_X2Y19          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.345    A2/A1/row_buffer1_reg[31][2]_srl32___A2_A1_row_buffer1_reg_r_30
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 A2/A1/row_buffer1_reg[255][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A2/A1/row_buffer2_reg[31][4]_srl32___A2_A1_row_buffer1_reg_r_30/D
                            (rising edge-triggered cell SRLC32E clocked by clk_source_clk_25_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_source_clk_25_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_source_clk_25_clk_wiz_0_0 rise@0.000ns - clk_source_clk_25_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.164ns (47.337%)  route 0.182ns (52.663%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.343ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_source_clk_25_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         0.559    -0.570    A2/A1/clk_source
    SLICE_X8Y18          FDRE                                         r  A2/A1/row_buffer1_reg[255][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y18          FDRE (Prop_fdre_C_Q)         0.164    -0.406 r  A2/A1/row_buffer1_reg[255][4]/Q
                         net (fo=2, routed)           0.182    -0.224    A2/A1/D[4]
    SLICE_X10Y19         SRLC32E                                      r  A2/A1/row_buffer2_reg[31][4]_srl32___A2_A1_row_buffer1_reg_r_30/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_source_clk_25_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         0.826    -0.343    A2/A1/clk_source
    SLICE_X10Y19         SRLC32E                                      r  A2/A1/row_buffer2_reg[31][4]_srl32___A2_A1_row_buffer1_reg_r_30/CLK
                         clock pessimism             -0.195    -0.537    
    SLICE_X10Y19         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.354    A2/A1/row_buffer2_reg[31][4]_srl32___A2_A1_row_buffer1_reg_r_30
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 A2/A1/row_buffer1_reg[255][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A2/A1/row_buffer2_reg[31][5]_srl32___A2_A1_row_buffer1_reg_r_30/D
                            (rising edge-triggered cell SRLC32E clocked by clk_source_clk_25_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_source_clk_25_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_source_clk_25_clk_wiz_0_0 rise@0.000ns - clk_source_clk_25_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.168%)  route 0.193ns (57.832%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_source_clk_25_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         0.584    -0.545    A2/A1/clk_source
    SLICE_X7Y20          FDRE                                         r  A2/A1/row_buffer1_reg[255][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y20          FDRE (Prop_fdre_C_Q)         0.141    -0.404 r  A2/A1/row_buffer1_reg[255][5]/Q
                         net (fo=2, routed)           0.193    -0.211    A2/A1/D[5]
    SLICE_X6Y21          SRLC32E                                      r  A2/A1/row_buffer2_reg[31][5]_srl32___A2_A1_row_buffer1_reg_r_30/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_source_clk_25_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         0.852    -0.317    A2/A1/clk_source
    SLICE_X6Y21          SRLC32E                                      r  A2/A1/row_buffer2_reg[31][5]_srl32___A2_A1_row_buffer1_reg_r_30/CLK
                         clock pessimism             -0.216    -0.532    
    SLICE_X6Y21          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.349    A2/A1/row_buffer2_reg[31][5]_srl32___A2_A1_row_buffer1_reg_r_30
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 A1/EOF_Count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A1/EOF_Count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_source_clk_25_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_source_clk_25_clk_wiz_0_0 rise@0.000ns - clk_source_clk_25_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.421%)  route 0.098ns (34.579%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.309ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_source_clk_25_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         0.590    -0.539    A1/clk_source
    SLICE_X7Y12          FDRE                                         r  A1/EOF_Count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y12          FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  A1/EOF_Count_reg[7]/Q
                         net (fo=5, routed)           0.098    -0.300    A1/EOF_Count_reg__0[7]
    SLICE_X6Y12          LUT6 (Prop_lut6_I4_O)        0.045    -0.255 r  A1/EOF_Count[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.255    A1/p_0_in[10]
    SLICE_X6Y12          FDRE                                         r  A1/EOF_Count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_source_clk_25_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         0.860    -0.309    A1/clk_source
    SLICE_X6Y12          FDRE                                         r  A1/EOF_Count_reg[10]/C
                         clock pessimism             -0.218    -0.526    
    SLICE_X6Y12          FDRE (Hold_fdre_C_D)         0.121    -0.405    A1/EOF_Count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 A2/address_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A2/address_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_source_clk_25_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_source_clk_25_clk_wiz_0_0 rise@0.000ns - clk_source_clk_25_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.186ns (64.186%)  route 0.104ns (35.814%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.348ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_source_clk_25_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         0.554    -0.575    A2/clk_source
    SLICE_X9Y26          FDRE                                         r  A2/address_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y26          FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  A2/address_count_reg[3]/Q
                         net (fo=6, routed)           0.104    -0.331    A2/arrayW_reg_1[3]
    SLICE_X8Y26          LUT6 (Prop_lut6_I1_O)        0.045    -0.286 r  A2/address_count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.286    A2/address_count[4]_i_1_n_0
    SLICE_X8Y26          FDRE                                         r  A2/address_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_source_clk_25_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         0.821    -0.348    A2/clk_source
    SLICE_X8Y26          FDRE                                         r  A2/address_count_reg[4]/C
                         clock pessimism             -0.215    -0.562    
    SLICE_X8Y26          FDRE (Hold_fdre_C_D)         0.120    -0.442    A2/address_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 A2/A1/row_buffer1_reg_r_31_r/C
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A2/A1/row_buffer1_reg_r_32_r/D
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_source_clk_25_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_source_clk_25_clk_wiz_0_0 rise@0.000ns - clk_source_clk_25_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.164ns (61.847%)  route 0.101ns (38.153%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.334ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_source_clk_25_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         0.565    -0.564    A2/A1/clk_source
    SLICE_X12Y8          FDRE                                         r  A2/A1/row_buffer1_reg_r_31_r/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y8          FDRE (Prop_fdre_C_Q)         0.164    -0.400 r  A2/A1/row_buffer1_reg_r_31_r/Q
                         net (fo=1, routed)           0.101    -0.299    A2/A1/row_buffer1_reg_r_31_r_n_0
    SLICE_X14Y8          FDRE                                         r  A2/A1/row_buffer1_reg_r_32_r/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_source_clk_25_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         0.835    -0.334    A2/A1/clk_source
    SLICE_X14Y8          FDRE                                         r  A2/A1/row_buffer1_reg_r_32_r/C
                         clock pessimism             -0.215    -0.548    
    SLICE_X14Y8          FDRE (Hold_fdre_C_D)         0.075    -0.473    A2/A1/row_buffer1_reg_r_32_r
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 A2/A1/row_buffer1_reg_r_103_r/C
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A2/A1/row_buffer1_reg_r_104_r/D
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_source_clk_25_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_source_clk_25_clk_wiz_0_0 rise@0.000ns - clk_source_clk_25_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.141ns (59.702%)  route 0.095ns (40.298%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_source_clk_25_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         0.563    -0.566    A2/A1/clk_source
    SLICE_X15Y12         FDRE                                         r  A2/A1/row_buffer1_reg_r_103_r/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  A2/A1/row_buffer1_reg_r_103_r/Q
                         net (fo=1, routed)           0.095    -0.330    A2/A1/row_buffer1_reg_r_103_r_n_0
    SLICE_X13Y12         FDRE                                         r  A2/A1/row_buffer1_reg_r_104_r/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_source_clk_25_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         0.832    -0.337    A2/A1/clk_source
    SLICE_X13Y12         FDRE                                         r  A2/A1/row_buffer1_reg_r_104_r/C
                         clock pessimism             -0.215    -0.551    
    SLICE_X13Y12         FDRE (Hold_fdre_C_D)         0.046    -0.505    A2/A1/row_buffer1_reg_r_104_r
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 A1/EOF_Count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A1/EOF_Count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_source_clk_25_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_source_clk_25_clk_wiz_0_0 rise@0.000ns - clk_source_clk_25_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.186ns (66.111%)  route 0.095ns (33.889%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.309ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_source_clk_25_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         0.590    -0.539    A1/clk_source
    SLICE_X4Y12          FDRE                                         r  A1/EOF_Count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  A1/EOF_Count_reg[12]/Q
                         net (fo=5, routed)           0.095    -0.303    A1/EOF_Count_reg__0[12]
    SLICE_X5Y12          LUT5 (Prop_lut5_I1_O)        0.045    -0.258 r  A1/EOF_Count[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.258    A1/p_0_in[14]
    SLICE_X5Y12          FDRE                                         r  A1/EOF_Count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_source_clk_25_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         0.860    -0.309    A1/clk_source
    SLICE_X5Y12          FDRE                                         r  A1/EOF_Count_reg[14]/C
                         clock pessimism             -0.218    -0.526    
    SLICE_X5Y12          FDRE (Hold_fdre_C_D)         0.092    -0.434    A1/EOF_Count_reg[14]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 A2/A1/row_buffer1_reg[255][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A2/A1/row_buffer2_reg[31][2]_srl32___A2_A1_row_buffer1_reg_r_30/D
                            (rising edge-triggered cell SRLC32E clocked by clk_source_clk_25_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_source_clk_25_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_source_clk_25_clk_wiz_0_0 rise@0.000ns - clk_source_clk_25_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.023%)  route 0.250ns (63.977%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_source_clk_25_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         0.584    -0.545    A2/A1/clk_source
    SLICE_X7Y20          FDRE                                         r  A2/A1/row_buffer1_reg[255][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y20          FDRE (Prop_fdre_C_Q)         0.141    -0.404 r  A2/A1/row_buffer1_reg[255][2]/Q
                         net (fo=2, routed)           0.250    -0.154    A2/A1/D[2]
    SLICE_X2Y24          SRLC32E                                      r  A2/A1/row_buffer2_reg[31][2]_srl32___A2_A1_row_buffer1_reg_r_30/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_source_clk_25_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         0.850    -0.319    A2/A1/clk_source
    SLICE_X2Y24          SRLC32E                                      r  A2/A1/row_buffer2_reg[31][2]_srl32___A2_A1_row_buffer1_reg_r_30/CLK
                         clock pessimism             -0.195    -0.513    
    SLICE_X2Y24          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.330    A2/A1/row_buffer2_reg[31][2]_srl32___A2_A1_row_buffer1_reg_r_30
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 A2/A2/row2_s2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A2/A2/row2_s3_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_source_clk_25_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_source_clk_25_clk_wiz_0_0 rise@0.000ns - clk_source_clk_25_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_source_clk_25_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         0.588    -0.541    A2/A2/clk_source
    SLICE_X5Y33          FDRE                                         r  A2/A2/row2_s2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  A2/A2/row2_s2_reg[4]/Q
                         net (fo=1, routed)           0.110    -0.290    A2/A2/row2_s2[4]
    SLICE_X5Y33          FDRE                                         r  A2/A2/row2_s3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_source_clk_25_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         0.857    -0.312    A2/A2/clk_source
    SLICE_X5Y33          FDRE                                         r  A2/A2/row2_s3_reg[4]/C
                         clock pessimism             -0.230    -0.541    
    SLICE_X5Y33          FDRE (Hold_fdre_C_D)         0.072    -0.469    A2/A2/row2_s3_reg[4]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.179    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_source_clk_25_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y7     A5/arrayW_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y6     A5/arrayW_reg_0/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0   A3/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y12     A1/EOF_Bit_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y14     A1/r_out_valid_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X5Y18     A2/A1/pixel_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X5Y18     A2/A1/pixel_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y18     A2/A1/pixel_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X4Y21     A2/A1/pixel_reg[3]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1   n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X2Y19     A2/A1/row_buffer1_reg[63][2]_srl32___A2_A1_row_buffer1_reg_r_62/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X10Y17    A2/A1/row_buffer1_reg[63][7]_srl32___A2_A1_row_buffer1_reg_r_62/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X6Y17     A2/A1/row_buffer1_reg[95][1]_srl32___A2_A1_row_buffer1_reg_r_94/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X2Y19     A2/A1/row_buffer1_reg[95][2]_srl32___A2_A1_row_buffer1_reg_r_94/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X10Y22    A2/A1/row_buffer2_reg[223][7]_srl32___A2_A1_row_buffer1_reg_r_222/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X6Y17     A2/A1/row_buffer1_reg[127][1]_srl32___A2_A1_row_buffer1_reg_r_126/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X2Y19     A2/A1/row_buffer1_reg[127][2]_srl32___A2_A1_row_buffer1_reg_r_126/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X10Y17    A2/A1/row_buffer1_reg[127][7]_srl32___A2_A1_row_buffer1_reg_r_126/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X10Y17    A2/A1/row_buffer1_reg[95][7]_srl32___A2_A1_row_buffer1_reg_r_94/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X10Y22    A2/A1/row_buffer2_reg[253][7]_srl30___A2_A1_row_buffer1_reg_r_252/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X2Y18     A2/A1/row_buffer1_reg[63][4]_srl32___A2_A1_row_buffer1_reg_r_62/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X14Y20    A2/A1/row_buffer1_reg[63][6]_srl32___A2_A1_row_buffer1_reg_r_62/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X14Y20    A2/A1/row_buffer1_reg[63][6]_srl32___A2_A1_row_buffer1_reg_r_62/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X10Y17    A2/A1/row_buffer1_reg[63][7]_srl32___A2_A1_row_buffer1_reg_r_62/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X6Y18     A2/A1/row_buffer1_reg[95][0]_srl32___A2_A1_row_buffer1_reg_r_94/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X6Y17     A2/A1/row_buffer1_reg[95][1]_srl32___A2_A1_row_buffer1_reg_r_94/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X10Y15    A2/A1/row_buffer1_reg_r_190_srl32___A2_A1_row_buffer1_reg_r_190_r/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X10Y15    A2/A1/row_buffer1_reg_r_190_srl32___A2_A1_row_buffer1_reg_r_190_r/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X2Y21     A2/A1/row_buffer2_reg[223][1]_srl32___A2_A1_row_buffer1_reg_r_222/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X2Y21     A2/A1/row_buffer2_reg[223][1]_srl32___A2_A1_row_buffer1_reg_r_222/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_25_clk_wiz_0_0
  To Clock:  clkfbout_clk_25_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_25_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { A3/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2   A3/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  A3/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  A3/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  A3/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  A3/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  A3/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  A3/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  A3/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  A3/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  A3/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  A3/clk_wiz_0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_25_clk_wiz_0_0_1
  To Clock:  clk_out1_clk_25_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       34.850ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.184ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.850ns  (required time - arrival time)
  Source:                 A4/A1/hpos_c_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            A4/A1/temp_count_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25_clk_wiz_0_0_1 rise@40.000ns - clk_out1_clk_25_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.855ns  (logic 0.952ns (19.608%)  route 3.903ns (80.392%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns = ( 37.994 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.618    -2.401    A4/A1/clk_out
    SLICE_X0Y24          FDRE                                         r  A4/A1/hpos_c_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.456    -1.945 f  A4/A1/hpos_c_reg[6]/Q
                         net (fo=12, routed)          1.092    -0.852    A4/A1/wire_xpos[6]
    SLICE_X0Y26          LUT2 (Prop_lut2_I0_O)        0.124    -0.728 r  A4/A1/red_OBUF[3]_inst_i_8/O
                         net (fo=1, routed)           0.667    -0.061    A4/A1/red_OBUF[3]_inst_i_8_n_0
    SLICE_X0Y26          LUT6 (Prop_lut6_I4_O)        0.124     0.063 f  A4/A1/red_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.728     0.791    A4/A1/red_OBUF[3]_inst_i_4_n_0
    SLICE_X0Y30          LUT6 (Prop_lut6_I5_O)        0.124     0.915 r  A4/A1/red_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.573     1.489    A4/A1/red_OBUF[3]_inst_i_2_n_0
    SLICE_X1Y30          LUT6 (Prop_lut6_I0_O)        0.124     1.613 r  A4/A1/temp_count[15]_i_1/O
                         net (fo=16, routed)          0.842     2.455    A4/A1/temp_count[15]_i_1_n_0
    SLICE_X2Y28          FDRE                                         r  A4/A1/temp_count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.507    37.994    A4/A1/clk_out
    SLICE_X2Y28          FDRE                                         r  A4/A1/temp_count_reg[11]/C
                         clock pessimism             -0.425    37.568    
                         clock uncertainty           -0.095    37.473    
    SLICE_X2Y28          FDRE (Setup_fdre_C_CE)      -0.169    37.304    A4/A1/temp_count_reg[11]
  -------------------------------------------------------------------
                         required time                         37.304    
                         arrival time                          -2.455    
  -------------------------------------------------------------------
                         slack                                 34.850    

Slack (MET) :             34.850ns  (required time - arrival time)
  Source:                 A4/A1/hpos_c_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            A4/A1/temp_count_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25_clk_wiz_0_0_1 rise@40.000ns - clk_out1_clk_25_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.855ns  (logic 0.952ns (19.608%)  route 3.903ns (80.392%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns = ( 37.994 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.618    -2.401    A4/A1/clk_out
    SLICE_X0Y24          FDRE                                         r  A4/A1/hpos_c_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.456    -1.945 f  A4/A1/hpos_c_reg[6]/Q
                         net (fo=12, routed)          1.092    -0.852    A4/A1/wire_xpos[6]
    SLICE_X0Y26          LUT2 (Prop_lut2_I0_O)        0.124    -0.728 r  A4/A1/red_OBUF[3]_inst_i_8/O
                         net (fo=1, routed)           0.667    -0.061    A4/A1/red_OBUF[3]_inst_i_8_n_0
    SLICE_X0Y26          LUT6 (Prop_lut6_I4_O)        0.124     0.063 f  A4/A1/red_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.728     0.791    A4/A1/red_OBUF[3]_inst_i_4_n_0
    SLICE_X0Y30          LUT6 (Prop_lut6_I5_O)        0.124     0.915 r  A4/A1/red_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.573     1.489    A4/A1/red_OBUF[3]_inst_i_2_n_0
    SLICE_X1Y30          LUT6 (Prop_lut6_I0_O)        0.124     1.613 r  A4/A1/temp_count[15]_i_1/O
                         net (fo=16, routed)          0.842     2.455    A4/A1/temp_count[15]_i_1_n_0
    SLICE_X2Y28          FDRE                                         r  A4/A1/temp_count_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.507    37.994    A4/A1/clk_out
    SLICE_X2Y28          FDRE                                         r  A4/A1/temp_count_reg[12]/C
                         clock pessimism             -0.425    37.568    
                         clock uncertainty           -0.095    37.473    
    SLICE_X2Y28          FDRE (Setup_fdre_C_CE)      -0.169    37.304    A4/A1/temp_count_reg[12]
  -------------------------------------------------------------------
                         required time                         37.304    
                         arrival time                          -2.455    
  -------------------------------------------------------------------
                         slack                                 34.850    

Slack (MET) :             34.850ns  (required time - arrival time)
  Source:                 A4/A1/hpos_c_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            A4/A1/temp_count_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25_clk_wiz_0_0_1 rise@40.000ns - clk_out1_clk_25_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.855ns  (logic 0.952ns (19.608%)  route 3.903ns (80.392%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns = ( 37.994 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.618    -2.401    A4/A1/clk_out
    SLICE_X0Y24          FDRE                                         r  A4/A1/hpos_c_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.456    -1.945 f  A4/A1/hpos_c_reg[6]/Q
                         net (fo=12, routed)          1.092    -0.852    A4/A1/wire_xpos[6]
    SLICE_X0Y26          LUT2 (Prop_lut2_I0_O)        0.124    -0.728 r  A4/A1/red_OBUF[3]_inst_i_8/O
                         net (fo=1, routed)           0.667    -0.061    A4/A1/red_OBUF[3]_inst_i_8_n_0
    SLICE_X0Y26          LUT6 (Prop_lut6_I4_O)        0.124     0.063 f  A4/A1/red_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.728     0.791    A4/A1/red_OBUF[3]_inst_i_4_n_0
    SLICE_X0Y30          LUT6 (Prop_lut6_I5_O)        0.124     0.915 r  A4/A1/red_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.573     1.489    A4/A1/red_OBUF[3]_inst_i_2_n_0
    SLICE_X1Y30          LUT6 (Prop_lut6_I0_O)        0.124     1.613 r  A4/A1/temp_count[15]_i_1/O
                         net (fo=16, routed)          0.842     2.455    A4/A1/temp_count[15]_i_1_n_0
    SLICE_X2Y28          FDRE                                         r  A4/A1/temp_count_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.507    37.994    A4/A1/clk_out
    SLICE_X2Y28          FDRE                                         r  A4/A1/temp_count_reg[13]/C
                         clock pessimism             -0.425    37.568    
                         clock uncertainty           -0.095    37.473    
    SLICE_X2Y28          FDRE (Setup_fdre_C_CE)      -0.169    37.304    A4/A1/temp_count_reg[13]
  -------------------------------------------------------------------
                         required time                         37.304    
                         arrival time                          -2.455    
  -------------------------------------------------------------------
                         slack                                 34.850    

Slack (MET) :             34.850ns  (required time - arrival time)
  Source:                 A4/A1/hpos_c_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            A4/A1/temp_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25_clk_wiz_0_0_1 rise@40.000ns - clk_out1_clk_25_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.855ns  (logic 0.952ns (19.608%)  route 3.903ns (80.392%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns = ( 37.994 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.618    -2.401    A4/A1/clk_out
    SLICE_X0Y24          FDRE                                         r  A4/A1/hpos_c_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.456    -1.945 f  A4/A1/hpos_c_reg[6]/Q
                         net (fo=12, routed)          1.092    -0.852    A4/A1/wire_xpos[6]
    SLICE_X0Y26          LUT2 (Prop_lut2_I0_O)        0.124    -0.728 r  A4/A1/red_OBUF[3]_inst_i_8/O
                         net (fo=1, routed)           0.667    -0.061    A4/A1/red_OBUF[3]_inst_i_8_n_0
    SLICE_X0Y26          LUT6 (Prop_lut6_I4_O)        0.124     0.063 f  A4/A1/red_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.728     0.791    A4/A1/red_OBUF[3]_inst_i_4_n_0
    SLICE_X0Y30          LUT6 (Prop_lut6_I5_O)        0.124     0.915 r  A4/A1/red_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.573     1.489    A4/A1/red_OBUF[3]_inst_i_2_n_0
    SLICE_X1Y30          LUT6 (Prop_lut6_I0_O)        0.124     1.613 r  A4/A1/temp_count[15]_i_1/O
                         net (fo=16, routed)          0.842     2.455    A4/A1/temp_count[15]_i_1_n_0
    SLICE_X2Y28          FDRE                                         r  A4/A1/temp_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.507    37.994    A4/A1/clk_out
    SLICE_X2Y28          FDRE                                         r  A4/A1/temp_count_reg[3]/C
                         clock pessimism             -0.425    37.568    
                         clock uncertainty           -0.095    37.473    
    SLICE_X2Y28          FDRE (Setup_fdre_C_CE)      -0.169    37.304    A4/A1/temp_count_reg[3]
  -------------------------------------------------------------------
                         required time                         37.304    
                         arrival time                          -2.455    
  -------------------------------------------------------------------
                         slack                                 34.850    

Slack (MET) :             34.863ns  (required time - arrival time)
  Source:                 A4/A1/hpos_c_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            A4/A1/temp_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25_clk_wiz_0_0_1 rise@40.000ns - clk_out1_clk_25_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.804ns  (logic 0.952ns (19.819%)  route 3.852ns (80.181%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.008ns = ( 37.992 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.618    -2.401    A4/A1/clk_out
    SLICE_X0Y24          FDRE                                         r  A4/A1/hpos_c_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.456    -1.945 f  A4/A1/hpos_c_reg[6]/Q
                         net (fo=12, routed)          1.092    -0.852    A4/A1/wire_xpos[6]
    SLICE_X0Y26          LUT2 (Prop_lut2_I0_O)        0.124    -0.728 r  A4/A1/red_OBUF[3]_inst_i_8/O
                         net (fo=1, routed)           0.667    -0.061    A4/A1/red_OBUF[3]_inst_i_8_n_0
    SLICE_X0Y26          LUT6 (Prop_lut6_I4_O)        0.124     0.063 f  A4/A1/red_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.728     0.791    A4/A1/red_OBUF[3]_inst_i_4_n_0
    SLICE_X0Y30          LUT6 (Prop_lut6_I5_O)        0.124     0.915 r  A4/A1/red_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.573     1.489    A4/A1/red_OBUF[3]_inst_i_2_n_0
    SLICE_X1Y30          LUT6 (Prop_lut6_I0_O)        0.124     1.613 r  A4/A1/temp_count[15]_i_1/O
                         net (fo=16, routed)          0.791     2.403    A4/A1/temp_count[15]_i_1_n_0
    SLICE_X3Y27          FDRE                                         r  A4/A1/temp_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.505    37.992    A4/A1/clk_out
    SLICE_X3Y27          FDRE                                         r  A4/A1/temp_count_reg[4]/C
                         clock pessimism             -0.425    37.566    
                         clock uncertainty           -0.095    37.471    
    SLICE_X3Y27          FDRE (Setup_fdre_C_CE)      -0.205    37.266    A4/A1/temp_count_reg[4]
  -------------------------------------------------------------------
                         required time                         37.266    
                         arrival time                          -2.403    
  -------------------------------------------------------------------
                         slack                                 34.863    

Slack (MET) :             34.863ns  (required time - arrival time)
  Source:                 A4/A1/hpos_c_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            A4/A1/temp_count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25_clk_wiz_0_0_1 rise@40.000ns - clk_out1_clk_25_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.804ns  (logic 0.952ns (19.819%)  route 3.852ns (80.181%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.008ns = ( 37.992 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.618    -2.401    A4/A1/clk_out
    SLICE_X0Y24          FDRE                                         r  A4/A1/hpos_c_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.456    -1.945 f  A4/A1/hpos_c_reg[6]/Q
                         net (fo=12, routed)          1.092    -0.852    A4/A1/wire_xpos[6]
    SLICE_X0Y26          LUT2 (Prop_lut2_I0_O)        0.124    -0.728 r  A4/A1/red_OBUF[3]_inst_i_8/O
                         net (fo=1, routed)           0.667    -0.061    A4/A1/red_OBUF[3]_inst_i_8_n_0
    SLICE_X0Y26          LUT6 (Prop_lut6_I4_O)        0.124     0.063 f  A4/A1/red_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.728     0.791    A4/A1/red_OBUF[3]_inst_i_4_n_0
    SLICE_X0Y30          LUT6 (Prop_lut6_I5_O)        0.124     0.915 r  A4/A1/red_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.573     1.489    A4/A1/red_OBUF[3]_inst_i_2_n_0
    SLICE_X1Y30          LUT6 (Prop_lut6_I0_O)        0.124     1.613 r  A4/A1/temp_count[15]_i_1/O
                         net (fo=16, routed)          0.791     2.403    A4/A1/temp_count[15]_i_1_n_0
    SLICE_X3Y27          FDRE                                         r  A4/A1/temp_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.505    37.992    A4/A1/clk_out
    SLICE_X3Y27          FDRE                                         r  A4/A1/temp_count_reg[5]/C
                         clock pessimism             -0.425    37.566    
                         clock uncertainty           -0.095    37.471    
    SLICE_X3Y27          FDRE (Setup_fdre_C_CE)      -0.205    37.266    A4/A1/temp_count_reg[5]
  -------------------------------------------------------------------
                         required time                         37.266    
                         arrival time                          -2.403    
  -------------------------------------------------------------------
                         slack                                 34.863    

Slack (MET) :             34.899ns  (required time - arrival time)
  Source:                 A4/A1/hpos_c_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            A4/A1/temp_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25_clk_wiz_0_0_1 rise@40.000ns - clk_out1_clk_25_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.804ns  (logic 0.952ns (19.819%)  route 3.852ns (80.181%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.008ns = ( 37.992 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.618    -2.401    A4/A1/clk_out
    SLICE_X0Y24          FDRE                                         r  A4/A1/hpos_c_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.456    -1.945 f  A4/A1/hpos_c_reg[6]/Q
                         net (fo=12, routed)          1.092    -0.852    A4/A1/wire_xpos[6]
    SLICE_X0Y26          LUT2 (Prop_lut2_I0_O)        0.124    -0.728 r  A4/A1/red_OBUF[3]_inst_i_8/O
                         net (fo=1, routed)           0.667    -0.061    A4/A1/red_OBUF[3]_inst_i_8_n_0
    SLICE_X0Y26          LUT6 (Prop_lut6_I4_O)        0.124     0.063 f  A4/A1/red_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.728     0.791    A4/A1/red_OBUF[3]_inst_i_4_n_0
    SLICE_X0Y30          LUT6 (Prop_lut6_I5_O)        0.124     0.915 r  A4/A1/red_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.573     1.489    A4/A1/red_OBUF[3]_inst_i_2_n_0
    SLICE_X1Y30          LUT6 (Prop_lut6_I0_O)        0.124     1.613 r  A4/A1/temp_count[15]_i_1/O
                         net (fo=16, routed)          0.791     2.403    A4/A1/temp_count[15]_i_1_n_0
    SLICE_X2Y27          FDRE                                         r  A4/A1/temp_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.505    37.992    A4/A1/clk_out
    SLICE_X2Y27          FDRE                                         r  A4/A1/temp_count_reg[1]/C
                         clock pessimism             -0.425    37.566    
                         clock uncertainty           -0.095    37.471    
    SLICE_X2Y27          FDRE (Setup_fdre_C_CE)      -0.169    37.302    A4/A1/temp_count_reg[1]
  -------------------------------------------------------------------
                         required time                         37.302    
                         arrival time                          -2.403    
  -------------------------------------------------------------------
                         slack                                 34.899    

Slack (MET) :             34.899ns  (required time - arrival time)
  Source:                 A4/A1/hpos_c_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            A4/A1/temp_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25_clk_wiz_0_0_1 rise@40.000ns - clk_out1_clk_25_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.804ns  (logic 0.952ns (19.819%)  route 3.852ns (80.181%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.008ns = ( 37.992 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.618    -2.401    A4/A1/clk_out
    SLICE_X0Y24          FDRE                                         r  A4/A1/hpos_c_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.456    -1.945 f  A4/A1/hpos_c_reg[6]/Q
                         net (fo=12, routed)          1.092    -0.852    A4/A1/wire_xpos[6]
    SLICE_X0Y26          LUT2 (Prop_lut2_I0_O)        0.124    -0.728 r  A4/A1/red_OBUF[3]_inst_i_8/O
                         net (fo=1, routed)           0.667    -0.061    A4/A1/red_OBUF[3]_inst_i_8_n_0
    SLICE_X0Y26          LUT6 (Prop_lut6_I4_O)        0.124     0.063 f  A4/A1/red_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.728     0.791    A4/A1/red_OBUF[3]_inst_i_4_n_0
    SLICE_X0Y30          LUT6 (Prop_lut6_I5_O)        0.124     0.915 r  A4/A1/red_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.573     1.489    A4/A1/red_OBUF[3]_inst_i_2_n_0
    SLICE_X1Y30          LUT6 (Prop_lut6_I0_O)        0.124     1.613 r  A4/A1/temp_count[15]_i_1/O
                         net (fo=16, routed)          0.791     2.403    A4/A1/temp_count[15]_i_1_n_0
    SLICE_X2Y27          FDRE                                         r  A4/A1/temp_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.505    37.992    A4/A1/clk_out
    SLICE_X2Y27          FDRE                                         r  A4/A1/temp_count_reg[2]/C
                         clock pessimism             -0.425    37.566    
                         clock uncertainty           -0.095    37.471    
    SLICE_X2Y27          FDRE (Setup_fdre_C_CE)      -0.169    37.302    A4/A1/temp_count_reg[2]
  -------------------------------------------------------------------
                         required time                         37.302    
                         arrival time                          -2.403    
  -------------------------------------------------------------------
                         slack                                 34.899    

Slack (MET) :             35.003ns  (required time - arrival time)
  Source:                 A4/A1/hpos_c_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            A4/A1/temp_count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25_clk_wiz_0_0_1 rise@40.000ns - clk_out1_clk_25_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.666ns  (logic 0.952ns (20.404%)  route 3.714ns (79.596%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns = ( 37.994 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.618    -2.401    A4/A1/clk_out
    SLICE_X0Y24          FDRE                                         r  A4/A1/hpos_c_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.456    -1.945 f  A4/A1/hpos_c_reg[6]/Q
                         net (fo=12, routed)          1.092    -0.852    A4/A1/wire_xpos[6]
    SLICE_X0Y26          LUT2 (Prop_lut2_I0_O)        0.124    -0.728 r  A4/A1/red_OBUF[3]_inst_i_8/O
                         net (fo=1, routed)           0.667    -0.061    A4/A1/red_OBUF[3]_inst_i_8_n_0
    SLICE_X0Y26          LUT6 (Prop_lut6_I4_O)        0.124     0.063 f  A4/A1/red_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.728     0.791    A4/A1/red_OBUF[3]_inst_i_4_n_0
    SLICE_X0Y30          LUT6 (Prop_lut6_I5_O)        0.124     0.915 r  A4/A1/red_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.573     1.489    A4/A1/red_OBUF[3]_inst_i_2_n_0
    SLICE_X1Y30          LUT6 (Prop_lut6_I0_O)        0.124     1.613 r  A4/A1/temp_count[15]_i_1/O
                         net (fo=16, routed)          0.653     2.265    A4/A1/temp_count[15]_i_1_n_0
    SLICE_X3Y28          FDRE                                         r  A4/A1/temp_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.507    37.994    A4/A1/clk_out
    SLICE_X3Y28          FDRE                                         r  A4/A1/temp_count_reg[6]/C
                         clock pessimism             -0.425    37.568    
                         clock uncertainty           -0.095    37.473    
    SLICE_X3Y28          FDRE (Setup_fdre_C_CE)      -0.205    37.268    A4/A1/temp_count_reg[6]
  -------------------------------------------------------------------
                         required time                         37.268    
                         arrival time                          -2.265    
  -------------------------------------------------------------------
                         slack                                 35.003    

Slack (MET) :             35.003ns  (required time - arrival time)
  Source:                 A4/A1/hpos_c_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            A4/A1/temp_count_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25_clk_wiz_0_0_1 rise@40.000ns - clk_out1_clk_25_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.666ns  (logic 0.952ns (20.404%)  route 3.714ns (79.596%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns = ( 37.994 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.618    -2.401    A4/A1/clk_out
    SLICE_X0Y24          FDRE                                         r  A4/A1/hpos_c_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.456    -1.945 f  A4/A1/hpos_c_reg[6]/Q
                         net (fo=12, routed)          1.092    -0.852    A4/A1/wire_xpos[6]
    SLICE_X0Y26          LUT2 (Prop_lut2_I0_O)        0.124    -0.728 r  A4/A1/red_OBUF[3]_inst_i_8/O
                         net (fo=1, routed)           0.667    -0.061    A4/A1/red_OBUF[3]_inst_i_8_n_0
    SLICE_X0Y26          LUT6 (Prop_lut6_I4_O)        0.124     0.063 f  A4/A1/red_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.728     0.791    A4/A1/red_OBUF[3]_inst_i_4_n_0
    SLICE_X0Y30          LUT6 (Prop_lut6_I5_O)        0.124     0.915 r  A4/A1/red_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.573     1.489    A4/A1/red_OBUF[3]_inst_i_2_n_0
    SLICE_X1Y30          LUT6 (Prop_lut6_I0_O)        0.124     1.613 r  A4/A1/temp_count[15]_i_1/O
                         net (fo=16, routed)          0.653     2.265    A4/A1/temp_count[15]_i_1_n_0
    SLICE_X3Y28          FDRE                                         r  A4/A1/temp_count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.507    37.994    A4/A1/clk_out
    SLICE_X3Y28          FDRE                                         r  A4/A1/temp_count_reg[7]/C
                         clock pessimism             -0.425    37.568    
                         clock uncertainty           -0.095    37.473    
    SLICE_X3Y28          FDRE (Setup_fdre_C_CE)      -0.205    37.268    A4/A1/temp_count_reg[7]
  -------------------------------------------------------------------
                         required time                         37.268    
                         arrival time                          -2.265    
  -------------------------------------------------------------------
                         slack                                 35.003    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 A4/A1/hpos_c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            A4/A1/hpos_c_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clk_25_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.375%)  route 0.103ns (35.625%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.582    -0.547    A4/A1/clk_out
    SLICE_X1Y24          FDRE                                         r  A4/A1/hpos_c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDRE (Prop_fdre_C_Q)         0.141    -0.406 r  A4/A1/hpos_c_reg[2]/Q
                         net (fo=7, routed)           0.103    -0.303    A4/A1/wire_xpos[2]
    SLICE_X0Y24          LUT4 (Prop_lut4_I3_O)        0.045    -0.258 r  A4/A1/hpos_c[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.258    A4/A1/hpos_c[3]
    SLICE_X0Y24          FDRE                                         r  A4/A1/hpos_c_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.850    -0.319    A4/A1/clk_out
    SLICE_X0Y24          FDRE                                         r  A4/A1/hpos_c_reg[3]/C
                         clock pessimism             -0.216    -0.534    
    SLICE_X0Y24          FDRE (Hold_fdre_C_D)         0.092    -0.442    A4/A1/hpos_c_reg[3]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 A4/A1/vpos_c_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            A4/A1/vpos_c_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clk_25_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.837%)  route 0.110ns (37.163%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.589    -0.540    A4/A1/clk_out
    SLICE_X1Y32          FDRE                                         r  A4/A1/vpos_c_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  A4/A1/vpos_c_reg[3]/Q
                         net (fo=9, routed)           0.110    -0.289    A4/A1/wire_ypos[3]
    SLICE_X0Y32          LUT6 (Prop_lut6_I4_O)        0.045    -0.244 r  A4/A1/vpos_c[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.244    A4/A1/vpos_c[6]
    SLICE_X0Y32          FDRE                                         r  A4/A1/vpos_c_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.858    -0.311    A4/A1/clk_out
    SLICE_X0Y32          FDRE                                         r  A4/A1/vpos_c_reg[6]/C
                         clock pessimism             -0.217    -0.527    
    SLICE_X0Y32          FDRE (Hold_fdre_C_D)         0.092    -0.435    A4/A1/vpos_c_reg[6]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 A4/A1/hpos_c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            A4/A1/hpos_c_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clk_25_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.848%)  route 0.115ns (38.152%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.582    -0.547    A4/A1/clk_out
    SLICE_X1Y24          FDRE                                         r  A4/A1/hpos_c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDRE (Prop_fdre_C_Q)         0.141    -0.406 r  A4/A1/hpos_c_reg[1]/Q
                         net (fo=7, routed)           0.115    -0.292    A4/A1/wire_xpos[1]
    SLICE_X0Y24          LUT5 (Prop_lut5_I4_O)        0.045    -0.247 r  A4/A1/hpos_c[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.247    A4/A1/hpos_c[4]_i_1_n_0
    SLICE_X0Y24          FDRE                                         r  A4/A1/hpos_c_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.850    -0.319    A4/A1/clk_out
    SLICE_X0Y24          FDRE                                         r  A4/A1/hpos_c_reg[4]/C
                         clock pessimism             -0.216    -0.534    
    SLICE_X0Y24          FDRE (Hold_fdre_C_D)         0.092    -0.442    A4/A1/hpos_c_reg[4]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 A4/A1/vpos_c_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            A4/A1/vpos_c_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clk_25_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.423%)  route 0.132ns (41.577%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.588    -0.541    A4/A1/clk_out
    SLICE_X1Y31          FDRE                                         r  A4/A1/vpos_c_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.400 f  A4/A1/vpos_c_reg[9]/Q
                         net (fo=7, routed)           0.132    -0.268    A4/A1/wire_ypos[9]
    SLICE_X0Y31          LUT6 (Prop_lut6_I2_O)        0.045    -0.223 r  A4/A1/vpos_c[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.223    A4/A1/vpos_c[2]
    SLICE_X0Y31          FDRE                                         r  A4/A1/vpos_c_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.857    -0.312    A4/A1/clk_out
    SLICE_X0Y31          FDRE                                         r  A4/A1/vpos_c_reg[2]/C
                         clock pessimism             -0.217    -0.528    
    SLICE_X0Y31          FDRE (Hold_fdre_C_D)         0.091    -0.437    A4/A1/vpos_c_reg[2]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 A4/A1/temp_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            A4/A1/temp_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clk_25_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.606%)  route 0.137ns (42.394%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.585    -0.544    A4/A1/clk_out
    SLICE_X3Y27          FDRE                                         r  A4/A1/temp_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  A4/A1/temp_count_reg[5]/Q
                         net (fo=7, routed)           0.137    -0.266    A4/A1/Q[5]
    SLICE_X3Y27          LUT6 (Prop_lut6_I0_O)        0.045    -0.221 r  A4/A1/temp_count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.221    A4/A1/temp_count[5]
    SLICE_X3Y27          FDRE                                         r  A4/A1/temp_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.853    -0.316    A4/A1/clk_out
    SLICE_X3Y27          FDRE                                         r  A4/A1/temp_count_reg[5]/C
                         clock pessimism             -0.229    -0.544    
    SLICE_X3Y27          FDRE (Hold_fdre_C_D)         0.092    -0.452    A4/A1/temp_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 A4/A1/hpos_c_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            A4/A1/hpos_c_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clk_25_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.655%)  route 0.174ns (48.345%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.582    -0.547    A4/A1/clk_out
    SLICE_X1Y25          FDRE                                         r  A4/A1/hpos_c_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.141    -0.406 r  A4/A1/hpos_c_reg[5]/Q
                         net (fo=13, routed)          0.174    -0.232    A4/A1/wire_xpos[5]
    SLICE_X0Y24          LUT3 (Prop_lut3_I1_O)        0.045    -0.187 r  A4/A1/hpos_c[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.187    A4/A1/hpos_c[6]
    SLICE_X0Y24          FDRE                                         r  A4/A1/hpos_c_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.850    -0.319    A4/A1/clk_out
    SLICE_X0Y24          FDRE                                         r  A4/A1/hpos_c_reg[6]/C
                         clock pessimism             -0.195    -0.513    
    SLICE_X0Y24          FDRE (Hold_fdre_C_D)         0.091    -0.422    A4/A1/hpos_c_reg[6]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 A4/A1/temp_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            A4/A1/temp_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clk_25_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.102%)  route 0.146ns (43.898%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.315ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.585    -0.544    A4/A1/clk_out
    SLICE_X3Y28          FDRE                                         r  A4/A1/temp_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  A4/A1/temp_count_reg[7]/Q
                         net (fo=5, routed)           0.146    -0.258    A4/A1/Q[7]
    SLICE_X3Y28          LUT5 (Prop_lut5_I0_O)        0.045    -0.213 r  A4/A1/temp_count[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.213    A4/A1/temp_count[7]
    SLICE_X3Y28          FDRE                                         r  A4/A1/temp_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.854    -0.315    A4/A1/clk_out
    SLICE_X3Y28          FDRE                                         r  A4/A1/temp_count_reg[7]/C
                         clock pessimism             -0.230    -0.544    
    SLICE_X3Y28          FDRE (Hold_fdre_C_D)         0.092    -0.452    A4/A1/temp_count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 A4/A1/temp_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            A4/A1/temp_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clk_25_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.209ns (55.844%)  route 0.165ns (44.156%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.315ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.586    -0.543    A4/A1/clk_out
    SLICE_X2Y29          FDRE                                         r  A4/A1/temp_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDRE (Prop_fdre_C_Q)         0.164    -0.379 r  A4/A1/temp_count_reg[10]/Q
                         net (fo=7, routed)           0.165    -0.214    A4/A1/Q[10]
    SLICE_X2Y28          LUT4 (Prop_lut4_I3_O)        0.045    -0.169 r  A4/A1/temp_count[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.169    A4/A1/temp_count[11]
    SLICE_X2Y28          FDRE                                         r  A4/A1/temp_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.854    -0.315    A4/A1/clk_out
    SLICE_X2Y28          FDRE                                         r  A4/A1/temp_count_reg[11]/C
                         clock pessimism             -0.216    -0.530    
    SLICE_X2Y28          FDRE (Hold_fdre_C_D)         0.121    -0.409    A4/A1/temp_count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 A4/A1/temp_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            A4/A1/temp_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clk_25_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.209ns (59.929%)  route 0.140ns (40.071%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.585    -0.544    A4/A1/clk_out
    SLICE_X2Y27          FDRE                                         r  A4/A1/temp_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.164    -0.380 r  A4/A1/temp_count_reg[1]/Q
                         net (fo=8, routed)           0.140    -0.241    A4/A1/Q[1]
    SLICE_X3Y27          LUT5 (Prop_lut5_I4_O)        0.045    -0.196 r  A4/A1/temp_count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.196    A4/A1/temp_count[4]
    SLICE_X3Y27          FDRE                                         r  A4/A1/temp_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.853    -0.316    A4/A1/clk_out
    SLICE_X3Y27          FDRE                                         r  A4/A1/temp_count_reg[4]/C
                         clock pessimism             -0.216    -0.531    
    SLICE_X3Y27          FDRE (Hold_fdre_C_D)         0.091    -0.440    A4/A1/temp_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 A4/A1/temp_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            A4/A1/temp_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clk_25_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.113%)  route 0.163ns (43.887%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.314ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.586    -0.543    A4/A1/clk_out
    SLICE_X2Y29          FDRE                                         r  A4/A1/temp_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDRE (Prop_fdre_C_Q)         0.164    -0.379 r  A4/A1/temp_count_reg[9]/Q
                         net (fo=8, routed)           0.163    -0.216    A4/A1/Q[9]
    SLICE_X2Y29          LUT3 (Prop_lut3_I2_O)        0.045    -0.171 r  A4/A1/temp_count[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.171    A4/A1/temp_count[10]
    SLICE_X2Y29          FDRE                                         r  A4/A1/temp_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.855    -0.314    A4/A1/clk_out
    SLICE_X2Y29          FDRE                                         r  A4/A1/temp_count_reg[10]/C
                         clock pessimism             -0.230    -0.543    
    SLICE_X2Y29          FDRE (Hold_fdre_C_D)         0.121    -0.422    A4/A1/temp_count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.251    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_25_clk_wiz_0_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y7     A5/arrayW_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y6     A5/arrayW_reg_0/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1   A3/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0   n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y0  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X1Y24     A4/A1/hpos_c_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X1Y24     A4/A1/hpos_c_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X1Y24     A4/A1/hpos_c_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y24     A4/A1/hpos_c_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y24     A4/A1/hpos_c_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X1Y25     A4/A1/hpos_c_reg[5]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y0  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y24     A4/A1/hpos_c_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y24     A4/A1/hpos_c_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y24     A4/A1/hpos_c_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y24     A4/A1/hpos_c_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y24     A4/A1/hpos_c_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y25     A4/A1/hpos_c_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y24     A4/A1/hpos_c_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y25     A4/A1/hpos_c_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y25     A4/A1/hpos_c_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y25     A4/A1/hpos_c_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y24     A4/A1/hpos_c_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y24     A4/A1/hpos_c_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y24     A4/A1/hpos_c_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y24     A4/A1/hpos_c_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y24     A4/A1/hpos_c_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y25     A4/A1/hpos_c_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y24     A4/A1/hpos_c_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y25     A4/A1/hpos_c_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y25     A4/A1/hpos_c_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y25     A4/A1/hpos_c_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_source_clk_25_clk_wiz_0_0_1
  To Clock:  clk_source_clk_25_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.178ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.129ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.178ns  (required time - arrival time)
  Source:                 A2/A2/row1_s1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A5/arrayW_reg_1/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_source_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_source_clk_25_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_source_clk_25_clk_wiz_0_0_1 rise@10.000ns - clk_source_clk_25_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.954ns  (logic 1.944ns (21.712%)  route 7.010ns (78.288%))
  Logic Levels:           12  (LUT5=7 LUT6=5)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.024ns = ( 7.976 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.395ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_source_clk_25_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         1.624    -2.395    A2/A2/clk_source
    SLICE_X7Y31          FDRE                                         r  A2/A2/row1_s1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y31          FDRE (Prop_fdre_C_Q)         0.456    -1.939 r  A2/A2/row1_s1_reg[0]/Q
                         net (fo=15, routed)          1.110    -0.829    A2/A2/row1_s1[0]
    SLICE_X5Y29          LUT5 (Prop_lut5_I0_O)        0.124    -0.705 f  A2/A2/arrayW_reg_0_i_163/O
                         net (fo=3, routed)           0.318    -0.387    A2/A2/p_1_in__0__0[1]
    SLICE_X3Y29          LUT6 (Prop_lut6_I5_O)        0.124    -0.263 f  A2/A2/arrayW_reg_0_i_139/O
                         net (fo=3, routed)           0.596     0.333    A2/A2/arrayW_reg_0_i_139_n_0
    SLICE_X0Y30          LUT5 (Prop_lut5_I2_O)        0.124     0.457 f  A2/A2/arrayW_reg_0_i_98/O
                         net (fo=3, routed)           0.606     1.063    A2/A2/arrayW_reg_0_i_98_n_0
    SLICE_X2Y30          LUT5 (Prop_lut5_I2_O)        0.124     1.187 f  A2/A2/arrayW_reg_0_i_54/O
                         net (fo=3, routed)           0.605     1.792    A2/A2/arrayW_reg_0_i_54_n_0
    SLICE_X5Y29          LUT5 (Prop_lut5_I2_O)        0.124     1.916 f  A2/A2/arrayW_reg_0_i_22/O
                         net (fo=3, routed)           0.166     2.082    A2/A2/arrayW_reg_0_i_22_n_0
    SLICE_X5Y29          LUT6 (Prop_lut6_I5_O)        0.124     2.206 r  A2/A2/arrayW_reg_0_i_40/O
                         net (fo=11, routed)          0.512     2.719    A2/A2/Gx[10]
    SLICE_X6Y28          LUT6 (Prop_lut6_I5_O)        0.124     2.843 r  A2/A2/arrayW_reg_0_i_118/O
                         net (fo=3, routed)           0.891     3.734    A2/A2/abs_gx[3]
    SLICE_X9Y29          LUT5 (Prop_lut5_I4_O)        0.124     3.858 r  A2/A2/arrayW_reg_0_i_73/O
                         net (fo=3, routed)           0.329     4.187    A2/A2/arrayW_reg_0_i_73_n_0
    SLICE_X10Y29         LUT5 (Prop_lut5_I2_O)        0.124     4.311 r  A2/A2/arrayW_reg_0_i_37/O
                         net (fo=3, routed)           0.429     4.739    A2/A2/arrayW_reg_0_i_37_n_0
    SLICE_X11Y30         LUT6 (Prop_lut6_I2_O)        0.124     4.863 r  A2/A2/arrayW_reg_0_i_25/O
                         net (fo=1, routed)           0.572     5.435    A2/A2/sum_in[8]
    SLICE_X11Y29         LUT5 (Prop_lut5_I1_O)        0.124     5.559 r  A2/A2/arrayW_reg_0_i_8/O
                         net (fo=1, routed)           0.319     5.879    A2/A2/arrayW_reg_0_i_8_n_0
    SLICE_X8Y29          LUT6 (Prop_lut6_I5_O)        0.124     6.003 r  A2/A2/arrayW_reg_0_i_3/O
                         net (fo=2, routed)           0.556     6.559    A5/data_in
    RAMB36_X0Y7          RAMB36E1                                     r  A5/arrayW_reg_1/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_source_clk_25_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750     4.819 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     6.396    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         1.490     7.976    A5/clk_source
    RAMB36_X0Y7          RAMB36E1                                     r  A5/arrayW_reg_1/CLKARDCLK
                         clock pessimism             -0.425     7.551    
                         clock uncertainty           -0.077     7.474    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737     6.737    A5/arrayW_reg_1
  -------------------------------------------------------------------
                         required time                          6.737    
                         arrival time                          -6.559    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.232ns  (required time - arrival time)
  Source:                 A2/A2/row1_s1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A5/arrayW_reg_0/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_source_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_source_clk_25_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_source_clk_25_clk_wiz_0_0_1 rise@10.000ns - clk_source_clk_25_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.896ns  (logic 1.944ns (21.852%)  route 6.952ns (78.148%))
  Logic Levels:           12  (LUT5=7 LUT6=5)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.028ns = ( 7.972 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.395ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_source_clk_25_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         1.624    -2.395    A2/A2/clk_source
    SLICE_X7Y31          FDRE                                         r  A2/A2/row1_s1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y31          FDRE (Prop_fdre_C_Q)         0.456    -1.939 r  A2/A2/row1_s1_reg[0]/Q
                         net (fo=15, routed)          1.110    -0.829    A2/A2/row1_s1[0]
    SLICE_X5Y29          LUT5 (Prop_lut5_I0_O)        0.124    -0.705 f  A2/A2/arrayW_reg_0_i_163/O
                         net (fo=3, routed)           0.318    -0.387    A2/A2/p_1_in__0__0[1]
    SLICE_X3Y29          LUT6 (Prop_lut6_I5_O)        0.124    -0.263 f  A2/A2/arrayW_reg_0_i_139/O
                         net (fo=3, routed)           0.596     0.333    A2/A2/arrayW_reg_0_i_139_n_0
    SLICE_X0Y30          LUT5 (Prop_lut5_I2_O)        0.124     0.457 f  A2/A2/arrayW_reg_0_i_98/O
                         net (fo=3, routed)           0.606     1.063    A2/A2/arrayW_reg_0_i_98_n_0
    SLICE_X2Y30          LUT5 (Prop_lut5_I2_O)        0.124     1.187 f  A2/A2/arrayW_reg_0_i_54/O
                         net (fo=3, routed)           0.605     1.792    A2/A2/arrayW_reg_0_i_54_n_0
    SLICE_X5Y29          LUT5 (Prop_lut5_I2_O)        0.124     1.916 f  A2/A2/arrayW_reg_0_i_22/O
                         net (fo=3, routed)           0.166     2.082    A2/A2/arrayW_reg_0_i_22_n_0
    SLICE_X5Y29          LUT6 (Prop_lut6_I5_O)        0.124     2.206 r  A2/A2/arrayW_reg_0_i_40/O
                         net (fo=11, routed)          0.512     2.719    A2/A2/Gx[10]
    SLICE_X6Y28          LUT6 (Prop_lut6_I5_O)        0.124     2.843 r  A2/A2/arrayW_reg_0_i_118/O
                         net (fo=3, routed)           0.891     3.734    A2/A2/abs_gx[3]
    SLICE_X9Y29          LUT5 (Prop_lut5_I4_O)        0.124     3.858 r  A2/A2/arrayW_reg_0_i_73/O
                         net (fo=3, routed)           0.329     4.187    A2/A2/arrayW_reg_0_i_73_n_0
    SLICE_X10Y29         LUT5 (Prop_lut5_I2_O)        0.124     4.311 r  A2/A2/arrayW_reg_0_i_37/O
                         net (fo=3, routed)           0.429     4.739    A2/A2/arrayW_reg_0_i_37_n_0
    SLICE_X11Y30         LUT6 (Prop_lut6_I2_O)        0.124     4.863 r  A2/A2/arrayW_reg_0_i_25/O
                         net (fo=1, routed)           0.572     5.435    A2/A2/sum_in[8]
    SLICE_X11Y29         LUT5 (Prop_lut5_I1_O)        0.124     5.559 r  A2/A2/arrayW_reg_0_i_8/O
                         net (fo=1, routed)           0.319     5.879    A2/A2/arrayW_reg_0_i_8_n_0
    SLICE_X8Y29          LUT6 (Prop_lut6_I5_O)        0.124     6.003 r  A2/A2/arrayW_reg_0_i_3/O
                         net (fo=2, routed)           0.499     6.502    A5/data_in
    RAMB36_X0Y6          RAMB36E1                                     r  A5/arrayW_reg_0/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_source_clk_25_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750     4.819 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     6.396    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         1.486     7.972    A5/clk_source
    RAMB36_X0Y6          RAMB36E1                                     r  A5/arrayW_reg_0/CLKARDCLK
                         clock pessimism             -0.425     7.547    
                         clock uncertainty           -0.077     7.470    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737     6.733    A5/arrayW_reg_0
  -------------------------------------------------------------------
                         required time                          6.733    
                         arrival time                          -6.502    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             1.919ns  (required time - arrival time)
  Source:                 A2/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A2/A1/row_buffer1_reg_r_64_r/CE
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_source_clk_25_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_source_clk_25_clk_wiz_0_0_1 rise@10.000ns - clk_source_clk_25_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        7.786ns  (logic 0.580ns (7.449%)  route 7.206ns (92.551%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.063ns = ( 7.937 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.462ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_source_clk_25_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         1.557    -2.462    A2/clk_source
    SLICE_X13Y19         FDRE                                         r  A2/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y19         FDRE (Prop_fdre_C_Q)         0.456    -2.006 r  A2/state_reg[0]/Q
                         net (fo=41, routed)          2.401     0.395    A2/A1/state_reg[1][0]
    SLICE_X4Y27          LUT3 (Prop_lut3_I1_O)        0.124     0.519 r  A2/A1/pixel[7]_i_1/O
                         net (fo=457, routed)         4.805     5.324    A2/A1/pixel_reg[7]_0
    SLICE_X15Y6          FDRE                                         r  A2/A1/row_buffer1_reg_r_64_r/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_source_clk_25_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750     4.819 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     6.396    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         1.450     7.937    A2/A1/clk_source
    SLICE_X15Y6          FDRE                                         r  A2/A1/row_buffer1_reg_r_64_r/C
                         clock pessimism             -0.411     7.525    
                         clock uncertainty           -0.077     7.449    
    SLICE_X15Y6          FDRE (Setup_fdre_C_CE)      -0.205     7.244    A2/A1/row_buffer1_reg_r_64_r
  -------------------------------------------------------------------
                         required time                          7.244    
                         arrival time                          -5.324    
  -------------------------------------------------------------------
                         slack                                  1.919    

Slack (MET) :             1.919ns  (required time - arrival time)
  Source:                 A2/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A2/A1/row_buffer1_reg_r_65_r/CE
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_source_clk_25_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_source_clk_25_clk_wiz_0_0_1 rise@10.000ns - clk_source_clk_25_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        7.786ns  (logic 0.580ns (7.449%)  route 7.206ns (92.551%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.063ns = ( 7.937 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.462ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_source_clk_25_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         1.557    -2.462    A2/clk_source
    SLICE_X13Y19         FDRE                                         r  A2/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y19         FDRE (Prop_fdre_C_Q)         0.456    -2.006 r  A2/state_reg[0]/Q
                         net (fo=41, routed)          2.401     0.395    A2/A1/state_reg[1][0]
    SLICE_X4Y27          LUT3 (Prop_lut3_I1_O)        0.124     0.519 r  A2/A1/pixel[7]_i_1/O
                         net (fo=457, routed)         4.805     5.324    A2/A1/pixel_reg[7]_0
    SLICE_X15Y6          FDRE                                         r  A2/A1/row_buffer1_reg_r_65_r/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_source_clk_25_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750     4.819 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     6.396    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         1.450     7.937    A2/A1/clk_source
    SLICE_X15Y6          FDRE                                         r  A2/A1/row_buffer1_reg_r_65_r/C
                         clock pessimism             -0.411     7.525    
                         clock uncertainty           -0.077     7.449    
    SLICE_X15Y6          FDRE (Setup_fdre_C_CE)      -0.205     7.244    A2/A1/row_buffer1_reg_r_65_r
  -------------------------------------------------------------------
                         required time                          7.244    
                         arrival time                          -5.324    
  -------------------------------------------------------------------
                         slack                                  1.919    

Slack (MET) :             1.919ns  (required time - arrival time)
  Source:                 A2/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A2/A1/row_buffer1_reg_r_66_r/CE
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_source_clk_25_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_source_clk_25_clk_wiz_0_0_1 rise@10.000ns - clk_source_clk_25_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        7.786ns  (logic 0.580ns (7.449%)  route 7.206ns (92.551%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.063ns = ( 7.937 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.462ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_source_clk_25_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         1.557    -2.462    A2/clk_source
    SLICE_X13Y19         FDRE                                         r  A2/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y19         FDRE (Prop_fdre_C_Q)         0.456    -2.006 r  A2/state_reg[0]/Q
                         net (fo=41, routed)          2.401     0.395    A2/A1/state_reg[1][0]
    SLICE_X4Y27          LUT3 (Prop_lut3_I1_O)        0.124     0.519 r  A2/A1/pixel[7]_i_1/O
                         net (fo=457, routed)         4.805     5.324    A2/A1/pixel_reg[7]_0
    SLICE_X15Y6          FDRE                                         r  A2/A1/row_buffer1_reg_r_66_r/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_source_clk_25_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750     4.819 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     6.396    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         1.450     7.937    A2/A1/clk_source
    SLICE_X15Y6          FDRE                                         r  A2/A1/row_buffer1_reg_r_66_r/C
                         clock pessimism             -0.411     7.525    
                         clock uncertainty           -0.077     7.449    
    SLICE_X15Y6          FDRE (Setup_fdre_C_CE)      -0.205     7.244    A2/A1/row_buffer1_reg_r_66_r
  -------------------------------------------------------------------
                         required time                          7.244    
                         arrival time                          -5.324    
  -------------------------------------------------------------------
                         slack                                  1.919    

Slack (MET) :             1.919ns  (required time - arrival time)
  Source:                 A2/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A2/A1/row_buffer1_reg_r_67_r/CE
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_source_clk_25_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_source_clk_25_clk_wiz_0_0_1 rise@10.000ns - clk_source_clk_25_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        7.786ns  (logic 0.580ns (7.449%)  route 7.206ns (92.551%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.063ns = ( 7.937 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.462ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_source_clk_25_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         1.557    -2.462    A2/clk_source
    SLICE_X13Y19         FDRE                                         r  A2/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y19         FDRE (Prop_fdre_C_Q)         0.456    -2.006 r  A2/state_reg[0]/Q
                         net (fo=41, routed)          2.401     0.395    A2/A1/state_reg[1][0]
    SLICE_X4Y27          LUT3 (Prop_lut3_I1_O)        0.124     0.519 r  A2/A1/pixel[7]_i_1/O
                         net (fo=457, routed)         4.805     5.324    A2/A1/pixel_reg[7]_0
    SLICE_X15Y6          FDRE                                         r  A2/A1/row_buffer1_reg_r_67_r/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_source_clk_25_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750     4.819 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     6.396    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         1.450     7.937    A2/A1/clk_source
    SLICE_X15Y6          FDRE                                         r  A2/A1/row_buffer1_reg_r_67_r/C
                         clock pessimism             -0.411     7.525    
                         clock uncertainty           -0.077     7.449    
    SLICE_X15Y6          FDRE (Setup_fdre_C_CE)      -0.205     7.244    A2/A1/row_buffer1_reg_r_67_r
  -------------------------------------------------------------------
                         required time                          7.244    
                         arrival time                          -5.324    
  -------------------------------------------------------------------
                         slack                                  1.919    

Slack (MET) :             1.919ns  (required time - arrival time)
  Source:                 A2/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A2/A1/row_buffer1_reg_r_68_r/CE
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_source_clk_25_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_source_clk_25_clk_wiz_0_0_1 rise@10.000ns - clk_source_clk_25_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        7.786ns  (logic 0.580ns (7.449%)  route 7.206ns (92.551%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.063ns = ( 7.937 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.462ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_source_clk_25_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         1.557    -2.462    A2/clk_source
    SLICE_X13Y19         FDRE                                         r  A2/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y19         FDRE (Prop_fdre_C_Q)         0.456    -2.006 r  A2/state_reg[0]/Q
                         net (fo=41, routed)          2.401     0.395    A2/A1/state_reg[1][0]
    SLICE_X4Y27          LUT3 (Prop_lut3_I1_O)        0.124     0.519 r  A2/A1/pixel[7]_i_1/O
                         net (fo=457, routed)         4.805     5.324    A2/A1/pixel_reg[7]_0
    SLICE_X15Y6          FDRE                                         r  A2/A1/row_buffer1_reg_r_68_r/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_source_clk_25_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750     4.819 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     6.396    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         1.450     7.937    A2/A1/clk_source
    SLICE_X15Y6          FDRE                                         r  A2/A1/row_buffer1_reg_r_68_r/C
                         clock pessimism             -0.411     7.525    
                         clock uncertainty           -0.077     7.449    
    SLICE_X15Y6          FDRE (Setup_fdre_C_CE)      -0.205     7.244    A2/A1/row_buffer1_reg_r_68_r
  -------------------------------------------------------------------
                         required time                          7.244    
                         arrival time                          -5.324    
  -------------------------------------------------------------------
                         slack                                  1.919    

Slack (MET) :             1.919ns  (required time - arrival time)
  Source:                 A2/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A2/A1/row_buffer1_reg_r_69_r/CE
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_source_clk_25_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_source_clk_25_clk_wiz_0_0_1 rise@10.000ns - clk_source_clk_25_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        7.786ns  (logic 0.580ns (7.449%)  route 7.206ns (92.551%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.063ns = ( 7.937 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.462ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_source_clk_25_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         1.557    -2.462    A2/clk_source
    SLICE_X13Y19         FDRE                                         r  A2/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y19         FDRE (Prop_fdre_C_Q)         0.456    -2.006 r  A2/state_reg[0]/Q
                         net (fo=41, routed)          2.401     0.395    A2/A1/state_reg[1][0]
    SLICE_X4Y27          LUT3 (Prop_lut3_I1_O)        0.124     0.519 r  A2/A1/pixel[7]_i_1/O
                         net (fo=457, routed)         4.805     5.324    A2/A1/pixel_reg[7]_0
    SLICE_X15Y6          FDRE                                         r  A2/A1/row_buffer1_reg_r_69_r/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_source_clk_25_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750     4.819 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     6.396    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         1.450     7.937    A2/A1/clk_source
    SLICE_X15Y6          FDRE                                         r  A2/A1/row_buffer1_reg_r_69_r/C
                         clock pessimism             -0.411     7.525    
                         clock uncertainty           -0.077     7.449    
    SLICE_X15Y6          FDRE (Setup_fdre_C_CE)      -0.205     7.244    A2/A1/row_buffer1_reg_r_69_r
  -------------------------------------------------------------------
                         required time                          7.244    
                         arrival time                          -5.324    
  -------------------------------------------------------------------
                         slack                                  1.919    

Slack (MET) :             1.919ns  (required time - arrival time)
  Source:                 A2/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A2/A1/row_buffer1_reg_r_70_r/CE
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_source_clk_25_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_source_clk_25_clk_wiz_0_0_1 rise@10.000ns - clk_source_clk_25_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        7.786ns  (logic 0.580ns (7.449%)  route 7.206ns (92.551%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.063ns = ( 7.937 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.462ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_source_clk_25_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         1.557    -2.462    A2/clk_source
    SLICE_X13Y19         FDRE                                         r  A2/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y19         FDRE (Prop_fdre_C_Q)         0.456    -2.006 r  A2/state_reg[0]/Q
                         net (fo=41, routed)          2.401     0.395    A2/A1/state_reg[1][0]
    SLICE_X4Y27          LUT3 (Prop_lut3_I1_O)        0.124     0.519 r  A2/A1/pixel[7]_i_1/O
                         net (fo=457, routed)         4.805     5.324    A2/A1/pixel_reg[7]_0
    SLICE_X15Y6          FDRE                                         r  A2/A1/row_buffer1_reg_r_70_r/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_source_clk_25_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750     4.819 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     6.396    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         1.450     7.937    A2/A1/clk_source
    SLICE_X15Y6          FDRE                                         r  A2/A1/row_buffer1_reg_r_70_r/C
                         clock pessimism             -0.411     7.525    
                         clock uncertainty           -0.077     7.449    
    SLICE_X15Y6          FDRE (Setup_fdre_C_CE)      -0.205     7.244    A2/A1/row_buffer1_reg_r_70_r
  -------------------------------------------------------------------
                         required time                          7.244    
                         arrival time                          -5.324    
  -------------------------------------------------------------------
                         slack                                  1.919    

Slack (MET) :             1.919ns  (required time - arrival time)
  Source:                 A2/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A2/A1/row_buffer1_reg_r_71_r/CE
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_source_clk_25_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_source_clk_25_clk_wiz_0_0_1 rise@10.000ns - clk_source_clk_25_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        7.786ns  (logic 0.580ns (7.449%)  route 7.206ns (92.551%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.063ns = ( 7.937 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.462ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_source_clk_25_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         1.557    -2.462    A2/clk_source
    SLICE_X13Y19         FDRE                                         r  A2/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y19         FDRE (Prop_fdre_C_Q)         0.456    -2.006 r  A2/state_reg[0]/Q
                         net (fo=41, routed)          2.401     0.395    A2/A1/state_reg[1][0]
    SLICE_X4Y27          LUT3 (Prop_lut3_I1_O)        0.124     0.519 r  A2/A1/pixel[7]_i_1/O
                         net (fo=457, routed)         4.805     5.324    A2/A1/pixel_reg[7]_0
    SLICE_X15Y6          FDRE                                         r  A2/A1/row_buffer1_reg_r_71_r/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_source_clk_25_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750     4.819 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     6.396    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         1.450     7.937    A2/A1/clk_source
    SLICE_X15Y6          FDRE                                         r  A2/A1/row_buffer1_reg_r_71_r/C
                         clock pessimism             -0.411     7.525    
                         clock uncertainty           -0.077     7.449    
    SLICE_X15Y6          FDRE (Setup_fdre_C_CE)      -0.205     7.244    A2/A1/row_buffer1_reg_r_71_r
  -------------------------------------------------------------------
                         required time                          7.244    
                         arrival time                          -5.324    
  -------------------------------------------------------------------
                         slack                                  1.919    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 A2/A1/pixel_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A2/A1/row_buffer1_reg[31][2]_srl32___A2_A1_row_buffer1_reg_r_30/D
                            (rising edge-triggered cell SRLC32E clocked by clk_source_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_source_clk_25_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_source_clk_25_clk_wiz_0_0_1 rise@0.000ns - clk_source_clk_25_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.340%)  route 0.184ns (56.660%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_source_clk_25_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         0.588    -0.541    A2/A1/clk_source
    SLICE_X3Y18          FDRE                                         r  A2/A1/pixel_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  A2/A1/pixel_reg[2]/Q
                         net (fo=2, routed)           0.184    -0.216    A2/A1/Q[2]
    SLICE_X2Y19          SRLC32E                                      r  A2/A1/row_buffer1_reg[31][2]_srl32___A2_A1_row_buffer1_reg_r_30/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_source_clk_25_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         0.856    -0.313    A2/A1/clk_source
    SLICE_X2Y19          SRLC32E                                      r  A2/A1/row_buffer1_reg[31][2]_srl32___A2_A1_row_buffer1_reg_r_30/CLK
                         clock pessimism             -0.216    -0.528    
    SLICE_X2Y19          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.345    A2/A1/row_buffer1_reg[31][2]_srl32___A2_A1_row_buffer1_reg_r_30
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 A2/A1/row_buffer1_reg[255][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A2/A1/row_buffer2_reg[31][4]_srl32___A2_A1_row_buffer1_reg_r_30/D
                            (rising edge-triggered cell SRLC32E clocked by clk_source_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_source_clk_25_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_source_clk_25_clk_wiz_0_0_1 rise@0.000ns - clk_source_clk_25_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.164ns (47.337%)  route 0.182ns (52.663%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.343ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_source_clk_25_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         0.559    -0.570    A2/A1/clk_source
    SLICE_X8Y18          FDRE                                         r  A2/A1/row_buffer1_reg[255][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y18          FDRE (Prop_fdre_C_Q)         0.164    -0.406 r  A2/A1/row_buffer1_reg[255][4]/Q
                         net (fo=2, routed)           0.182    -0.224    A2/A1/D[4]
    SLICE_X10Y19         SRLC32E                                      r  A2/A1/row_buffer2_reg[31][4]_srl32___A2_A1_row_buffer1_reg_r_30/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_source_clk_25_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         0.826    -0.343    A2/A1/clk_source
    SLICE_X10Y19         SRLC32E                                      r  A2/A1/row_buffer2_reg[31][4]_srl32___A2_A1_row_buffer1_reg_r_30/CLK
                         clock pessimism             -0.195    -0.537    
    SLICE_X10Y19         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.354    A2/A1/row_buffer2_reg[31][4]_srl32___A2_A1_row_buffer1_reg_r_30
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 A2/A1/row_buffer1_reg[255][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A2/A1/row_buffer2_reg[31][5]_srl32___A2_A1_row_buffer1_reg_r_30/D
                            (rising edge-triggered cell SRLC32E clocked by clk_source_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_source_clk_25_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_source_clk_25_clk_wiz_0_0_1 rise@0.000ns - clk_source_clk_25_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.168%)  route 0.193ns (57.832%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_source_clk_25_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         0.584    -0.545    A2/A1/clk_source
    SLICE_X7Y20          FDRE                                         r  A2/A1/row_buffer1_reg[255][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y20          FDRE (Prop_fdre_C_Q)         0.141    -0.404 r  A2/A1/row_buffer1_reg[255][5]/Q
                         net (fo=2, routed)           0.193    -0.211    A2/A1/D[5]
    SLICE_X6Y21          SRLC32E                                      r  A2/A1/row_buffer2_reg[31][5]_srl32___A2_A1_row_buffer1_reg_r_30/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_source_clk_25_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         0.852    -0.317    A2/A1/clk_source
    SLICE_X6Y21          SRLC32E                                      r  A2/A1/row_buffer2_reg[31][5]_srl32___A2_A1_row_buffer1_reg_r_30/CLK
                         clock pessimism             -0.216    -0.532    
    SLICE_X6Y21          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.349    A2/A1/row_buffer2_reg[31][5]_srl32___A2_A1_row_buffer1_reg_r_30
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 A1/EOF_Count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A1/EOF_Count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_source_clk_25_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_source_clk_25_clk_wiz_0_0_1 rise@0.000ns - clk_source_clk_25_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.421%)  route 0.098ns (34.579%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.309ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_source_clk_25_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         0.590    -0.539    A1/clk_source
    SLICE_X7Y12          FDRE                                         r  A1/EOF_Count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y12          FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  A1/EOF_Count_reg[7]/Q
                         net (fo=5, routed)           0.098    -0.300    A1/EOF_Count_reg__0[7]
    SLICE_X6Y12          LUT6 (Prop_lut6_I4_O)        0.045    -0.255 r  A1/EOF_Count[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.255    A1/p_0_in[10]
    SLICE_X6Y12          FDRE                                         r  A1/EOF_Count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_source_clk_25_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         0.860    -0.309    A1/clk_source
    SLICE_X6Y12          FDRE                                         r  A1/EOF_Count_reg[10]/C
                         clock pessimism             -0.218    -0.526    
    SLICE_X6Y12          FDRE (Hold_fdre_C_D)         0.121    -0.405    A1/EOF_Count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 A2/address_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A2/address_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_source_clk_25_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_source_clk_25_clk_wiz_0_0_1 rise@0.000ns - clk_source_clk_25_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.186ns (64.186%)  route 0.104ns (35.814%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.348ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_source_clk_25_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         0.554    -0.575    A2/clk_source
    SLICE_X9Y26          FDRE                                         r  A2/address_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y26          FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  A2/address_count_reg[3]/Q
                         net (fo=6, routed)           0.104    -0.331    A2/arrayW_reg_1[3]
    SLICE_X8Y26          LUT6 (Prop_lut6_I1_O)        0.045    -0.286 r  A2/address_count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.286    A2/address_count[4]_i_1_n_0
    SLICE_X8Y26          FDRE                                         r  A2/address_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_source_clk_25_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         0.821    -0.348    A2/clk_source
    SLICE_X8Y26          FDRE                                         r  A2/address_count_reg[4]/C
                         clock pessimism             -0.215    -0.562    
    SLICE_X8Y26          FDRE (Hold_fdre_C_D)         0.120    -0.442    A2/address_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 A2/A1/row_buffer1_reg_r_31_r/C
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A2/A1/row_buffer1_reg_r_32_r/D
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_source_clk_25_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_source_clk_25_clk_wiz_0_0_1 rise@0.000ns - clk_source_clk_25_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.164ns (61.847%)  route 0.101ns (38.153%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.334ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_source_clk_25_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         0.565    -0.564    A2/A1/clk_source
    SLICE_X12Y8          FDRE                                         r  A2/A1/row_buffer1_reg_r_31_r/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y8          FDRE (Prop_fdre_C_Q)         0.164    -0.400 r  A2/A1/row_buffer1_reg_r_31_r/Q
                         net (fo=1, routed)           0.101    -0.299    A2/A1/row_buffer1_reg_r_31_r_n_0
    SLICE_X14Y8          FDRE                                         r  A2/A1/row_buffer1_reg_r_32_r/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_source_clk_25_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         0.835    -0.334    A2/A1/clk_source
    SLICE_X14Y8          FDRE                                         r  A2/A1/row_buffer1_reg_r_32_r/C
                         clock pessimism             -0.215    -0.548    
    SLICE_X14Y8          FDRE (Hold_fdre_C_D)         0.075    -0.473    A2/A1/row_buffer1_reg_r_32_r
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 A2/A1/row_buffer1_reg_r_103_r/C
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A2/A1/row_buffer1_reg_r_104_r/D
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_source_clk_25_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_source_clk_25_clk_wiz_0_0_1 rise@0.000ns - clk_source_clk_25_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.141ns (59.702%)  route 0.095ns (40.298%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_source_clk_25_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         0.563    -0.566    A2/A1/clk_source
    SLICE_X15Y12         FDRE                                         r  A2/A1/row_buffer1_reg_r_103_r/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  A2/A1/row_buffer1_reg_r_103_r/Q
                         net (fo=1, routed)           0.095    -0.330    A2/A1/row_buffer1_reg_r_103_r_n_0
    SLICE_X13Y12         FDRE                                         r  A2/A1/row_buffer1_reg_r_104_r/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_source_clk_25_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         0.832    -0.337    A2/A1/clk_source
    SLICE_X13Y12         FDRE                                         r  A2/A1/row_buffer1_reg_r_104_r/C
                         clock pessimism             -0.215    -0.551    
    SLICE_X13Y12         FDRE (Hold_fdre_C_D)         0.046    -0.505    A2/A1/row_buffer1_reg_r_104_r
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 A1/EOF_Count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A1/EOF_Count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_source_clk_25_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_source_clk_25_clk_wiz_0_0_1 rise@0.000ns - clk_source_clk_25_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.186ns (66.111%)  route 0.095ns (33.889%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.309ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_source_clk_25_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         0.590    -0.539    A1/clk_source
    SLICE_X4Y12          FDRE                                         r  A1/EOF_Count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  A1/EOF_Count_reg[12]/Q
                         net (fo=5, routed)           0.095    -0.303    A1/EOF_Count_reg__0[12]
    SLICE_X5Y12          LUT5 (Prop_lut5_I1_O)        0.045    -0.258 r  A1/EOF_Count[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.258    A1/p_0_in[14]
    SLICE_X5Y12          FDRE                                         r  A1/EOF_Count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_source_clk_25_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         0.860    -0.309    A1/clk_source
    SLICE_X5Y12          FDRE                                         r  A1/EOF_Count_reg[14]/C
                         clock pessimism             -0.218    -0.526    
    SLICE_X5Y12          FDRE (Hold_fdre_C_D)         0.092    -0.434    A1/EOF_Count_reg[14]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 A2/A1/row_buffer1_reg[255][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A2/A1/row_buffer2_reg[31][2]_srl32___A2_A1_row_buffer1_reg_r_30/D
                            (rising edge-triggered cell SRLC32E clocked by clk_source_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_source_clk_25_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_source_clk_25_clk_wiz_0_0_1 rise@0.000ns - clk_source_clk_25_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.023%)  route 0.250ns (63.977%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_source_clk_25_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         0.584    -0.545    A2/A1/clk_source
    SLICE_X7Y20          FDRE                                         r  A2/A1/row_buffer1_reg[255][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y20          FDRE (Prop_fdre_C_Q)         0.141    -0.404 r  A2/A1/row_buffer1_reg[255][2]/Q
                         net (fo=2, routed)           0.250    -0.154    A2/A1/D[2]
    SLICE_X2Y24          SRLC32E                                      r  A2/A1/row_buffer2_reg[31][2]_srl32___A2_A1_row_buffer1_reg_r_30/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_source_clk_25_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         0.850    -0.319    A2/A1/clk_source
    SLICE_X2Y24          SRLC32E                                      r  A2/A1/row_buffer2_reg[31][2]_srl32___A2_A1_row_buffer1_reg_r_30/CLK
                         clock pessimism             -0.195    -0.513    
    SLICE_X2Y24          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.330    A2/A1/row_buffer2_reg[31][2]_srl32___A2_A1_row_buffer1_reg_r_30
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 A2/A2/row2_s2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A2/A2/row2_s3_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_source_clk_25_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_source_clk_25_clk_wiz_0_0_1 rise@0.000ns - clk_source_clk_25_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_source_clk_25_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         0.588    -0.541    A2/A2/clk_source
    SLICE_X5Y33          FDRE                                         r  A2/A2/row2_s2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  A2/A2/row2_s2_reg[4]/Q
                         net (fo=1, routed)           0.110    -0.290    A2/A2/row2_s2[4]
    SLICE_X5Y33          FDRE                                         r  A2/A2/row2_s3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_source_clk_25_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         0.857    -0.312    A2/A2/clk_source
    SLICE_X5Y33          FDRE                                         r  A2/A2/row2_s3_reg[4]/C
                         clock pessimism             -0.230    -0.541    
    SLICE_X5Y33          FDRE (Hold_fdre_C_D)         0.072    -0.469    A2/A2/row2_s3_reg[4]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.179    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_source_clk_25_clk_wiz_0_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y7     A5/arrayW_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y6     A5/arrayW_reg_0/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0   A3/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y12     A1/EOF_Bit_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y14     A1/r_out_valid_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X5Y18     A2/A1/pixel_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X5Y18     A2/A1/pixel_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y18     A2/A1/pixel_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X4Y21     A2/A1/pixel_reg[3]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1   n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X2Y19     A2/A1/row_buffer1_reg[63][2]_srl32___A2_A1_row_buffer1_reg_r_62/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X10Y17    A2/A1/row_buffer1_reg[63][7]_srl32___A2_A1_row_buffer1_reg_r_62/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X6Y17     A2/A1/row_buffer1_reg[95][1]_srl32___A2_A1_row_buffer1_reg_r_94/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X2Y19     A2/A1/row_buffer1_reg[95][2]_srl32___A2_A1_row_buffer1_reg_r_94/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X10Y22    A2/A1/row_buffer2_reg[223][7]_srl32___A2_A1_row_buffer1_reg_r_222/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X6Y17     A2/A1/row_buffer1_reg[127][1]_srl32___A2_A1_row_buffer1_reg_r_126/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X2Y19     A2/A1/row_buffer1_reg[127][2]_srl32___A2_A1_row_buffer1_reg_r_126/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X10Y17    A2/A1/row_buffer1_reg[127][7]_srl32___A2_A1_row_buffer1_reg_r_126/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X10Y17    A2/A1/row_buffer1_reg[95][7]_srl32___A2_A1_row_buffer1_reg_r_94/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X10Y22    A2/A1/row_buffer2_reg[253][7]_srl30___A2_A1_row_buffer1_reg_r_252/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X2Y18     A2/A1/row_buffer1_reg[63][4]_srl32___A2_A1_row_buffer1_reg_r_62/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X14Y20    A2/A1/row_buffer1_reg[63][6]_srl32___A2_A1_row_buffer1_reg_r_62/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X14Y20    A2/A1/row_buffer1_reg[63][6]_srl32___A2_A1_row_buffer1_reg_r_62/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X10Y17    A2/A1/row_buffer1_reg[63][7]_srl32___A2_A1_row_buffer1_reg_r_62/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X6Y18     A2/A1/row_buffer1_reg[95][0]_srl32___A2_A1_row_buffer1_reg_r_94/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X6Y17     A2/A1/row_buffer1_reg[95][1]_srl32___A2_A1_row_buffer1_reg_r_94/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X10Y15    A2/A1/row_buffer1_reg_r_190_srl32___A2_A1_row_buffer1_reg_r_190_r/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X10Y15    A2/A1/row_buffer1_reg_r_190_srl32___A2_A1_row_buffer1_reg_r_190_r/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X2Y21     A2/A1/row_buffer2_reg[223][1]_srl32___A2_A1_row_buffer1_reg_r_222/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X2Y21     A2/A1/row_buffer2_reg[223][1]_srl32___A2_A1_row_buffer1_reg_r_222/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_25_clk_wiz_0_0_1
  To Clock:  clkfbout_clk_25_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_25_clk_wiz_0_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { A3/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2   A3/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  A3/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  A3/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  A3/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  A3/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_source_clk_25_clk_wiz_0_0
  To Clock:  clk_out1_clk_25_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        4.995ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.366ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.995ns  (required time - arrival time)
  Source:                 reading_on_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A5/arrayW_reg_0/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_25_clk_wiz_0_0 rise@40.000ns - clk_source_clk_25_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        4.127ns  (logic 0.704ns (17.058%)  route 3.423ns (82.942%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.031ns = ( 37.969 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.404ns = ( 27.596 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_source_clk_25_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_in (IN)
                         net (fo=0)                   0.000    30.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    24.230 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    25.885    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         1.615    27.596    clk
    SLICE_X4Y25          FDRE                                         r  reading_on_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.456    28.052 r  reading_on_reg/Q
                         net (fo=15, routed)          1.731    29.784    A5/led_OBUF[0]
    SLICE_X4Y28          LUT2 (Prop_lut2_I1_O)        0.124    29.908 r  A5/arrayW_reg_0_i_2/O
                         net (fo=3, routed)           0.906    30.814    A5/arrayW_reg_0_i_2_n_0
    SLICE_X4Y28          LUT3 (Prop_lut3_I2_O)        0.124    30.938 r  A5/arrayW_reg_0_ENBWREN_cooolgate_en_gate_6/O
                         net (fo=1, routed)           0.786    31.724    A5/arrayW_reg_0_ENBWREN_cooolgate_en_sig_4
    RAMB36_X0Y6          RAMB36E1                                     r  A5/arrayW_reg_0/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.483    37.969    A5/clk_out
    RAMB36_X0Y6          RAMB36E1                                     r  A5/arrayW_reg_0/CLKBWRCLK
                         clock pessimism             -0.590    37.380    
                         clock uncertainty           -0.218    37.161    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    36.718    A5/arrayW_reg_0
  -------------------------------------------------------------------
                         required time                         36.718    
                         arrival time                         -31.724    
  -------------------------------------------------------------------
                         slack                                  4.995    

Slack (MET) :             5.313ns  (required time - arrival time)
  Source:                 reading_on_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A5/arrayW_reg_1/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_25_clk_wiz_0_0 rise@40.000ns - clk_source_clk_25_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        3.814ns  (logic 0.580ns (15.209%)  route 3.234ns (84.791%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.026ns = ( 37.974 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.404ns = ( 27.596 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_source_clk_25_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_in (IN)
                         net (fo=0)                   0.000    30.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    24.230 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    25.885    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         1.615    27.596    clk
    SLICE_X4Y25          FDRE                                         r  reading_on_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.456    28.052 r  reading_on_reg/Q
                         net (fo=15, routed)          1.731    29.784    A5/led_OBUF[0]
    SLICE_X4Y28          LUT2 (Prop_lut2_I1_O)        0.124    29.908 r  A5/arrayW_reg_0_i_2/O
                         net (fo=3, routed)           1.502    31.410    A5/arrayW_reg_0_i_2_n_0
    RAMB36_X0Y7          RAMB36E1                                     r  A5/arrayW_reg_1/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.488    37.974    A5/clk_out
    RAMB36_X0Y7          RAMB36E1                                     r  A5/arrayW_reg_1/CLKBWRCLK
                         clock pessimism             -0.590    37.385    
                         clock uncertainty           -0.218    37.166    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    36.723    A5/arrayW_reg_1
  -------------------------------------------------------------------
                         required time                         36.723    
                         arrival time                         -31.410    
  -------------------------------------------------------------------
                         slack                                  5.313    

Slack (MET) :             5.348ns  (required time - arrival time)
  Source:                 reading_on_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A4/A1/temp_count_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_25_clk_wiz_0_0 rise@40.000ns - clk_source_clk_25_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        4.072ns  (logic 0.704ns (17.288%)  route 3.368ns (82.712%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns = ( 37.994 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.404ns = ( 27.596 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_source_clk_25_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_in (IN)
                         net (fo=0)                   0.000    30.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    24.230 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    25.885    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         1.615    27.596    clk
    SLICE_X4Y25          FDRE                                         r  reading_on_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.456    28.052 r  reading_on_reg/Q
                         net (fo=15, routed)          1.581    29.634    A4/A1/led_OBUF[0]
    SLICE_X1Y26          LUT5 (Prop_lut5_I2_O)        0.124    29.758 f  A4/A1/temp_count[15]_i_3/O
                         net (fo=1, routed)           0.945    30.703    A4/A1/temp_count[15]_i_3_n_0
    SLICE_X1Y30          LUT6 (Prop_lut6_I1_O)        0.124    30.827 r  A4/A1/temp_count[15]_i_1/O
                         net (fo=16, routed)          0.842    31.669    A4/A1/temp_count[15]_i_1_n_0
    SLICE_X2Y28          FDRE                                         r  A4/A1/temp_count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.507    37.994    A4/A1/clk_out
    SLICE_X2Y28          FDRE                                         r  A4/A1/temp_count_reg[11]/C
                         clock pessimism             -0.590    37.404    
                         clock uncertainty           -0.218    37.186    
    SLICE_X2Y28          FDRE (Setup_fdre_C_CE)      -0.169    37.017    A4/A1/temp_count_reg[11]
  -------------------------------------------------------------------
                         required time                         37.017    
                         arrival time                         -31.669    
  -------------------------------------------------------------------
                         slack                                  5.348    

Slack (MET) :             5.348ns  (required time - arrival time)
  Source:                 reading_on_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A4/A1/temp_count_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_25_clk_wiz_0_0 rise@40.000ns - clk_source_clk_25_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        4.072ns  (logic 0.704ns (17.288%)  route 3.368ns (82.712%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns = ( 37.994 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.404ns = ( 27.596 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_source_clk_25_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_in (IN)
                         net (fo=0)                   0.000    30.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    24.230 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    25.885    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         1.615    27.596    clk
    SLICE_X4Y25          FDRE                                         r  reading_on_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.456    28.052 r  reading_on_reg/Q
                         net (fo=15, routed)          1.581    29.634    A4/A1/led_OBUF[0]
    SLICE_X1Y26          LUT5 (Prop_lut5_I2_O)        0.124    29.758 f  A4/A1/temp_count[15]_i_3/O
                         net (fo=1, routed)           0.945    30.703    A4/A1/temp_count[15]_i_3_n_0
    SLICE_X1Y30          LUT6 (Prop_lut6_I1_O)        0.124    30.827 r  A4/A1/temp_count[15]_i_1/O
                         net (fo=16, routed)          0.842    31.669    A4/A1/temp_count[15]_i_1_n_0
    SLICE_X2Y28          FDRE                                         r  A4/A1/temp_count_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.507    37.994    A4/A1/clk_out
    SLICE_X2Y28          FDRE                                         r  A4/A1/temp_count_reg[12]/C
                         clock pessimism             -0.590    37.404    
                         clock uncertainty           -0.218    37.186    
    SLICE_X2Y28          FDRE (Setup_fdre_C_CE)      -0.169    37.017    A4/A1/temp_count_reg[12]
  -------------------------------------------------------------------
                         required time                         37.017    
                         arrival time                         -31.669    
  -------------------------------------------------------------------
                         slack                                  5.348    

Slack (MET) :             5.348ns  (required time - arrival time)
  Source:                 reading_on_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A4/A1/temp_count_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_25_clk_wiz_0_0 rise@40.000ns - clk_source_clk_25_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        4.072ns  (logic 0.704ns (17.288%)  route 3.368ns (82.712%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns = ( 37.994 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.404ns = ( 27.596 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_source_clk_25_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_in (IN)
                         net (fo=0)                   0.000    30.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    24.230 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    25.885    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         1.615    27.596    clk
    SLICE_X4Y25          FDRE                                         r  reading_on_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.456    28.052 r  reading_on_reg/Q
                         net (fo=15, routed)          1.581    29.634    A4/A1/led_OBUF[0]
    SLICE_X1Y26          LUT5 (Prop_lut5_I2_O)        0.124    29.758 f  A4/A1/temp_count[15]_i_3/O
                         net (fo=1, routed)           0.945    30.703    A4/A1/temp_count[15]_i_3_n_0
    SLICE_X1Y30          LUT6 (Prop_lut6_I1_O)        0.124    30.827 r  A4/A1/temp_count[15]_i_1/O
                         net (fo=16, routed)          0.842    31.669    A4/A1/temp_count[15]_i_1_n_0
    SLICE_X2Y28          FDRE                                         r  A4/A1/temp_count_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.507    37.994    A4/A1/clk_out
    SLICE_X2Y28          FDRE                                         r  A4/A1/temp_count_reg[13]/C
                         clock pessimism             -0.590    37.404    
                         clock uncertainty           -0.218    37.186    
    SLICE_X2Y28          FDRE (Setup_fdre_C_CE)      -0.169    37.017    A4/A1/temp_count_reg[13]
  -------------------------------------------------------------------
                         required time                         37.017    
                         arrival time                         -31.669    
  -------------------------------------------------------------------
                         slack                                  5.348    

Slack (MET) :             5.348ns  (required time - arrival time)
  Source:                 reading_on_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A4/A1/temp_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_25_clk_wiz_0_0 rise@40.000ns - clk_source_clk_25_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        4.072ns  (logic 0.704ns (17.288%)  route 3.368ns (82.712%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns = ( 37.994 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.404ns = ( 27.596 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_source_clk_25_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_in (IN)
                         net (fo=0)                   0.000    30.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    24.230 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    25.885    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         1.615    27.596    clk
    SLICE_X4Y25          FDRE                                         r  reading_on_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.456    28.052 r  reading_on_reg/Q
                         net (fo=15, routed)          1.581    29.634    A4/A1/led_OBUF[0]
    SLICE_X1Y26          LUT5 (Prop_lut5_I2_O)        0.124    29.758 f  A4/A1/temp_count[15]_i_3/O
                         net (fo=1, routed)           0.945    30.703    A4/A1/temp_count[15]_i_3_n_0
    SLICE_X1Y30          LUT6 (Prop_lut6_I1_O)        0.124    30.827 r  A4/A1/temp_count[15]_i_1/O
                         net (fo=16, routed)          0.842    31.669    A4/A1/temp_count[15]_i_1_n_0
    SLICE_X2Y28          FDRE                                         r  A4/A1/temp_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.507    37.994    A4/A1/clk_out
    SLICE_X2Y28          FDRE                                         r  A4/A1/temp_count_reg[3]/C
                         clock pessimism             -0.590    37.404    
                         clock uncertainty           -0.218    37.186    
    SLICE_X2Y28          FDRE (Setup_fdre_C_CE)      -0.169    37.017    A4/A1/temp_count_reg[3]
  -------------------------------------------------------------------
                         required time                         37.017    
                         arrival time                         -31.669    
  -------------------------------------------------------------------
                         slack                                  5.348    

Slack (MET) :             5.362ns  (required time - arrival time)
  Source:                 reading_on_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A4/A1/temp_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_25_clk_wiz_0_0 rise@40.000ns - clk_source_clk_25_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        4.021ns  (logic 0.704ns (17.509%)  route 3.317ns (82.491%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.008ns = ( 37.992 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.404ns = ( 27.596 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_source_clk_25_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_in (IN)
                         net (fo=0)                   0.000    30.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    24.230 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    25.885    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         1.615    27.596    clk
    SLICE_X4Y25          FDRE                                         r  reading_on_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.456    28.052 r  reading_on_reg/Q
                         net (fo=15, routed)          1.581    29.634    A4/A1/led_OBUF[0]
    SLICE_X1Y26          LUT5 (Prop_lut5_I2_O)        0.124    29.758 f  A4/A1/temp_count[15]_i_3/O
                         net (fo=1, routed)           0.945    30.703    A4/A1/temp_count[15]_i_3_n_0
    SLICE_X1Y30          LUT6 (Prop_lut6_I1_O)        0.124    30.827 r  A4/A1/temp_count[15]_i_1/O
                         net (fo=16, routed)          0.791    31.617    A4/A1/temp_count[15]_i_1_n_0
    SLICE_X3Y27          FDRE                                         r  A4/A1/temp_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.505    37.992    A4/A1/clk_out
    SLICE_X3Y27          FDRE                                         r  A4/A1/temp_count_reg[4]/C
                         clock pessimism             -0.590    37.402    
                         clock uncertainty           -0.218    37.184    
    SLICE_X3Y27          FDRE (Setup_fdre_C_CE)      -0.205    36.979    A4/A1/temp_count_reg[4]
  -------------------------------------------------------------------
                         required time                         36.979    
                         arrival time                         -31.617    
  -------------------------------------------------------------------
                         slack                                  5.362    

Slack (MET) :             5.362ns  (required time - arrival time)
  Source:                 reading_on_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A4/A1/temp_count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_25_clk_wiz_0_0 rise@40.000ns - clk_source_clk_25_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        4.021ns  (logic 0.704ns (17.509%)  route 3.317ns (82.491%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.008ns = ( 37.992 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.404ns = ( 27.596 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_source_clk_25_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_in (IN)
                         net (fo=0)                   0.000    30.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    24.230 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    25.885    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         1.615    27.596    clk
    SLICE_X4Y25          FDRE                                         r  reading_on_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.456    28.052 r  reading_on_reg/Q
                         net (fo=15, routed)          1.581    29.634    A4/A1/led_OBUF[0]
    SLICE_X1Y26          LUT5 (Prop_lut5_I2_O)        0.124    29.758 f  A4/A1/temp_count[15]_i_3/O
                         net (fo=1, routed)           0.945    30.703    A4/A1/temp_count[15]_i_3_n_0
    SLICE_X1Y30          LUT6 (Prop_lut6_I1_O)        0.124    30.827 r  A4/A1/temp_count[15]_i_1/O
                         net (fo=16, routed)          0.791    31.617    A4/A1/temp_count[15]_i_1_n_0
    SLICE_X3Y27          FDRE                                         r  A4/A1/temp_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.505    37.992    A4/A1/clk_out
    SLICE_X3Y27          FDRE                                         r  A4/A1/temp_count_reg[5]/C
                         clock pessimism             -0.590    37.402    
                         clock uncertainty           -0.218    37.184    
    SLICE_X3Y27          FDRE (Setup_fdre_C_CE)      -0.205    36.979    A4/A1/temp_count_reg[5]
  -------------------------------------------------------------------
                         required time                         36.979    
                         arrival time                         -31.617    
  -------------------------------------------------------------------
                         slack                                  5.362    

Slack (MET) :             5.398ns  (required time - arrival time)
  Source:                 reading_on_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A4/A1/temp_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_25_clk_wiz_0_0 rise@40.000ns - clk_source_clk_25_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        4.021ns  (logic 0.704ns (17.509%)  route 3.317ns (82.491%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.008ns = ( 37.992 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.404ns = ( 27.596 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_source_clk_25_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_in (IN)
                         net (fo=0)                   0.000    30.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    24.230 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    25.885    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         1.615    27.596    clk
    SLICE_X4Y25          FDRE                                         r  reading_on_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.456    28.052 r  reading_on_reg/Q
                         net (fo=15, routed)          1.581    29.634    A4/A1/led_OBUF[0]
    SLICE_X1Y26          LUT5 (Prop_lut5_I2_O)        0.124    29.758 f  A4/A1/temp_count[15]_i_3/O
                         net (fo=1, routed)           0.945    30.703    A4/A1/temp_count[15]_i_3_n_0
    SLICE_X1Y30          LUT6 (Prop_lut6_I1_O)        0.124    30.827 r  A4/A1/temp_count[15]_i_1/O
                         net (fo=16, routed)          0.791    31.617    A4/A1/temp_count[15]_i_1_n_0
    SLICE_X2Y27          FDRE                                         r  A4/A1/temp_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.505    37.992    A4/A1/clk_out
    SLICE_X2Y27          FDRE                                         r  A4/A1/temp_count_reg[1]/C
                         clock pessimism             -0.590    37.402    
                         clock uncertainty           -0.218    37.184    
    SLICE_X2Y27          FDRE (Setup_fdre_C_CE)      -0.169    37.015    A4/A1/temp_count_reg[1]
  -------------------------------------------------------------------
                         required time                         37.015    
                         arrival time                         -31.617    
  -------------------------------------------------------------------
                         slack                                  5.398    

Slack (MET) :             5.398ns  (required time - arrival time)
  Source:                 reading_on_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A4/A1/temp_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_25_clk_wiz_0_0 rise@40.000ns - clk_source_clk_25_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        4.021ns  (logic 0.704ns (17.509%)  route 3.317ns (82.491%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.008ns = ( 37.992 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.404ns = ( 27.596 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_source_clk_25_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_in (IN)
                         net (fo=0)                   0.000    30.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    24.230 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    25.885    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         1.615    27.596    clk
    SLICE_X4Y25          FDRE                                         r  reading_on_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.456    28.052 r  reading_on_reg/Q
                         net (fo=15, routed)          1.581    29.634    A4/A1/led_OBUF[0]
    SLICE_X1Y26          LUT5 (Prop_lut5_I2_O)        0.124    29.758 f  A4/A1/temp_count[15]_i_3/O
                         net (fo=1, routed)           0.945    30.703    A4/A1/temp_count[15]_i_3_n_0
    SLICE_X1Y30          LUT6 (Prop_lut6_I1_O)        0.124    30.827 r  A4/A1/temp_count[15]_i_1/O
                         net (fo=16, routed)          0.791    31.617    A4/A1/temp_count[15]_i_1_n_0
    SLICE_X2Y27          FDRE                                         r  A4/A1/temp_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.505    37.992    A4/A1/clk_out
    SLICE_X2Y27          FDRE                                         r  A4/A1/temp_count_reg[2]/C
                         clock pessimism             -0.590    37.402    
                         clock uncertainty           -0.218    37.184    
    SLICE_X2Y27          FDRE (Setup_fdre_C_CE)      -0.169    37.015    A4/A1/temp_count_reg[2]
  -------------------------------------------------------------------
                         required time                         37.015    
                         arrival time                         -31.617    
  -------------------------------------------------------------------
                         slack                                  5.398    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 reading_on_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A4/A1/hpos_c_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25_clk_wiz_0_0 rise@0.000ns - clk_source_clk_25_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.863ns  (logic 0.141ns (16.333%)  route 0.722ns (83.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_source_clk_25_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         0.580    -0.549    clk
    SLICE_X4Y25          FDRE                                         r  reading_on_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  reading_on_reg/Q
                         net (fo=15, routed)          0.722     0.314    A4/A1/led_OBUF[0]
    SLICE_X0Y25          FDRE                                         r  A4/A1/hpos_c_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.850    -0.319    A4/A1/clk_out
    SLICE_X0Y25          FDRE                                         r  A4/A1/hpos_c_reg[9]/C
                         clock pessimism              0.087    -0.232    
                         clock uncertainty            0.218    -0.013    
    SLICE_X0Y25          FDRE (Hold_fdre_C_CE)       -0.039    -0.052    A4/A1/hpos_c_reg[9]
  -------------------------------------------------------------------
                         required time                          0.052    
                         arrival time                           0.314    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.438ns  (arrival time - required time)
  Source:                 reading_on_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A4/A1/hpos_c_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25_clk_wiz_0_0 rise@0.000ns - clk_source_clk_25_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.935ns  (logic 0.141ns (15.083%)  route 0.794ns (84.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_source_clk_25_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         0.580    -0.549    clk
    SLICE_X4Y25          FDRE                                         r  reading_on_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  reading_on_reg/Q
                         net (fo=15, routed)          0.794     0.385    A4/A1/led_OBUF[0]
    SLICE_X1Y25          FDRE                                         r  A4/A1/hpos_c_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.850    -0.319    A4/A1/clk_out
    SLICE_X1Y25          FDRE                                         r  A4/A1/hpos_c_reg[5]/C
                         clock pessimism              0.087    -0.232    
                         clock uncertainty            0.218    -0.013    
    SLICE_X1Y25          FDRE (Hold_fdre_C_CE)       -0.039    -0.052    A4/A1/hpos_c_reg[5]
  -------------------------------------------------------------------
                         required time                          0.052    
                         arrival time                           0.385    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.438ns  (arrival time - required time)
  Source:                 reading_on_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A4/A1/hpos_c_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25_clk_wiz_0_0 rise@0.000ns - clk_source_clk_25_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.935ns  (logic 0.141ns (15.083%)  route 0.794ns (84.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_source_clk_25_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         0.580    -0.549    clk
    SLICE_X4Y25          FDRE                                         r  reading_on_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  reading_on_reg/Q
                         net (fo=15, routed)          0.794     0.385    A4/A1/led_OBUF[0]
    SLICE_X1Y25          FDRE                                         r  A4/A1/hpos_c_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.850    -0.319    A4/A1/clk_out
    SLICE_X1Y25          FDRE                                         r  A4/A1/hpos_c_reg[7]/C
                         clock pessimism              0.087    -0.232    
                         clock uncertainty            0.218    -0.013    
    SLICE_X1Y25          FDRE (Hold_fdre_C_CE)       -0.039    -0.052    A4/A1/hpos_c_reg[7]
  -------------------------------------------------------------------
                         required time                          0.052    
                         arrival time                           0.385    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.438ns  (arrival time - required time)
  Source:                 reading_on_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A4/A1/hpos_c_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25_clk_wiz_0_0 rise@0.000ns - clk_source_clk_25_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.935ns  (logic 0.141ns (15.083%)  route 0.794ns (84.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_source_clk_25_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         0.580    -0.549    clk
    SLICE_X4Y25          FDRE                                         r  reading_on_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  reading_on_reg/Q
                         net (fo=15, routed)          0.794     0.385    A4/A1/led_OBUF[0]
    SLICE_X1Y25          FDRE                                         r  A4/A1/hpos_c_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.850    -0.319    A4/A1/clk_out
    SLICE_X1Y25          FDRE                                         r  A4/A1/hpos_c_reg[8]/C
                         clock pessimism              0.087    -0.232    
                         clock uncertainty            0.218    -0.013    
    SLICE_X1Y25          FDRE (Hold_fdre_C_CE)       -0.039    -0.052    A4/A1/hpos_c_reg[8]
  -------------------------------------------------------------------
                         required time                          0.052    
                         arrival time                           0.385    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.604ns  (arrival time - required time)
  Source:                 reading_on_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A5/A5/arrayW_reg_0_cooolgate_en_gate_5_cooolDelFlop/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25_clk_wiz_0_0 rise@0.000ns - clk_source_clk_25_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.212ns  (logic 0.186ns (15.341%)  route 1.026ns (84.659%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_source_clk_25_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         0.580    -0.549    clk
    SLICE_X4Y25          FDRE                                         r  reading_on_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  reading_on_reg/Q
                         net (fo=15, routed)          0.684     0.276    A5/led_OBUF[0]
    SLICE_X4Y28          LUT2 (Prop_lut2_I1_O)        0.045     0.321 r  A5/arrayW_reg_0_i_2/O
                         net (fo=3, routed)           0.342     0.663    A5/arrayW_reg_0_i_2_n_0
    SLICE_X4Y28          FDCE                                         r  A5/A5/arrayW_reg_0_cooolgate_en_gate_5_cooolDelFlop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.852    -0.317    A5/clk_out
    SLICE_X4Y28          FDCE                                         r  A5/A5/arrayW_reg_0_cooolgate_en_gate_5_cooolDelFlop/C
                         clock pessimism              0.087    -0.230    
                         clock uncertainty            0.218    -0.011    
    SLICE_X4Y28          FDCE (Hold_fdce_C_D)         0.070     0.059    A5/A5/arrayW_reg_0_cooolgate_en_gate_5_cooolDelFlop
  -------------------------------------------------------------------
                         required time                         -0.059    
                         arrival time                           0.663    
  -------------------------------------------------------------------
                         slack                                  0.604    

Slack (MET) :             0.614ns  (arrival time - required time)
  Source:                 reading_on_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A4/A1/hpos_c_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25_clk_wiz_0_0 rise@0.000ns - clk_source_clk_25_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.111ns  (logic 0.141ns (12.696%)  route 0.970ns (87.304%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_source_clk_25_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         0.580    -0.549    clk
    SLICE_X4Y25          FDRE                                         r  reading_on_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  reading_on_reg/Q
                         net (fo=15, routed)          0.970     0.561    A4/A1/led_OBUF[0]
    SLICE_X1Y24          FDRE                                         r  A4/A1/hpos_c_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.850    -0.319    A4/A1/clk_out
    SLICE_X1Y24          FDRE                                         r  A4/A1/hpos_c_reg[0]/C
                         clock pessimism              0.087    -0.232    
                         clock uncertainty            0.218    -0.013    
    SLICE_X1Y24          FDRE (Hold_fdre_C_CE)       -0.039    -0.052    A4/A1/hpos_c_reg[0]
  -------------------------------------------------------------------
                         required time                          0.052    
                         arrival time                           0.561    
  -------------------------------------------------------------------
                         slack                                  0.614    

Slack (MET) :             0.614ns  (arrival time - required time)
  Source:                 reading_on_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A4/A1/hpos_c_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25_clk_wiz_0_0 rise@0.000ns - clk_source_clk_25_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.111ns  (logic 0.141ns (12.696%)  route 0.970ns (87.304%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_source_clk_25_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         0.580    -0.549    clk
    SLICE_X4Y25          FDRE                                         r  reading_on_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  reading_on_reg/Q
                         net (fo=15, routed)          0.970     0.561    A4/A1/led_OBUF[0]
    SLICE_X1Y24          FDRE                                         r  A4/A1/hpos_c_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.850    -0.319    A4/A1/clk_out
    SLICE_X1Y24          FDRE                                         r  A4/A1/hpos_c_reg[1]/C
                         clock pessimism              0.087    -0.232    
                         clock uncertainty            0.218    -0.013    
    SLICE_X1Y24          FDRE (Hold_fdre_C_CE)       -0.039    -0.052    A4/A1/hpos_c_reg[1]
  -------------------------------------------------------------------
                         required time                          0.052    
                         arrival time                           0.561    
  -------------------------------------------------------------------
                         slack                                  0.614    

Slack (MET) :             0.614ns  (arrival time - required time)
  Source:                 reading_on_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A4/A1/hpos_c_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25_clk_wiz_0_0 rise@0.000ns - clk_source_clk_25_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.111ns  (logic 0.141ns (12.696%)  route 0.970ns (87.304%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_source_clk_25_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         0.580    -0.549    clk
    SLICE_X4Y25          FDRE                                         r  reading_on_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  reading_on_reg/Q
                         net (fo=15, routed)          0.970     0.561    A4/A1/led_OBUF[0]
    SLICE_X1Y24          FDRE                                         r  A4/A1/hpos_c_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.850    -0.319    A4/A1/clk_out
    SLICE_X1Y24          FDRE                                         r  A4/A1/hpos_c_reg[2]/C
                         clock pessimism              0.087    -0.232    
                         clock uncertainty            0.218    -0.013    
    SLICE_X1Y24          FDRE (Hold_fdre_C_CE)       -0.039    -0.052    A4/A1/hpos_c_reg[2]
  -------------------------------------------------------------------
                         required time                          0.052    
                         arrival time                           0.561    
  -------------------------------------------------------------------
                         slack                                  0.614    

Slack (MET) :             0.674ns  (arrival time - required time)
  Source:                 reading_on_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A4/A1/hpos_c_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25_clk_wiz_0_0 rise@0.000ns - clk_source_clk_25_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.171ns  (logic 0.141ns (12.042%)  route 1.030ns (87.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_source_clk_25_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         0.580    -0.549    clk
    SLICE_X4Y25          FDRE                                         r  reading_on_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  reading_on_reg/Q
                         net (fo=15, routed)          1.030     0.621    A4/A1/led_OBUF[0]
    SLICE_X0Y24          FDRE                                         r  A4/A1/hpos_c_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.850    -0.319    A4/A1/clk_out
    SLICE_X0Y24          FDRE                                         r  A4/A1/hpos_c_reg[3]/C
                         clock pessimism              0.087    -0.232    
                         clock uncertainty            0.218    -0.013    
    SLICE_X0Y24          FDRE (Hold_fdre_C_CE)       -0.039    -0.052    A4/A1/hpos_c_reg[3]
  -------------------------------------------------------------------
                         required time                          0.052    
                         arrival time                           0.621    
  -------------------------------------------------------------------
                         slack                                  0.674    

Slack (MET) :             0.674ns  (arrival time - required time)
  Source:                 reading_on_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A4/A1/hpos_c_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25_clk_wiz_0_0 rise@0.000ns - clk_source_clk_25_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.171ns  (logic 0.141ns (12.042%)  route 1.030ns (87.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_source_clk_25_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         0.580    -0.549    clk
    SLICE_X4Y25          FDRE                                         r  reading_on_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  reading_on_reg/Q
                         net (fo=15, routed)          1.030     0.621    A4/A1/led_OBUF[0]
    SLICE_X0Y24          FDRE                                         r  A4/A1/hpos_c_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.850    -0.319    A4/A1/clk_out
    SLICE_X0Y24          FDRE                                         r  A4/A1/hpos_c_reg[4]/C
                         clock pessimism              0.087    -0.232    
                         clock uncertainty            0.218    -0.013    
    SLICE_X0Y24          FDRE (Hold_fdre_C_CE)       -0.039    -0.052    A4/A1/hpos_c_reg[4]
  -------------------------------------------------------------------
                         required time                          0.052    
                         arrival time                           0.621    
  -------------------------------------------------------------------
                         slack                                  0.674    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_25_clk_wiz_0_0_1
  To Clock:  clk_out1_clk_25_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       34.847ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.086ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.847ns  (required time - arrival time)
  Source:                 A4/A1/hpos_c_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            A4/A1/temp_count_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25_clk_wiz_0_0 rise@40.000ns - clk_out1_clk_25_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.855ns  (logic 0.952ns (19.608%)  route 3.903ns (80.392%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns = ( 37.994 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.618    -2.401    A4/A1/clk_out
    SLICE_X0Y24          FDRE                                         r  A4/A1/hpos_c_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.456    -1.945 f  A4/A1/hpos_c_reg[6]/Q
                         net (fo=12, routed)          1.092    -0.852    A4/A1/wire_xpos[6]
    SLICE_X0Y26          LUT2 (Prop_lut2_I0_O)        0.124    -0.728 r  A4/A1/red_OBUF[3]_inst_i_8/O
                         net (fo=1, routed)           0.667    -0.061    A4/A1/red_OBUF[3]_inst_i_8_n_0
    SLICE_X0Y26          LUT6 (Prop_lut6_I4_O)        0.124     0.063 f  A4/A1/red_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.728     0.791    A4/A1/red_OBUF[3]_inst_i_4_n_0
    SLICE_X0Y30          LUT6 (Prop_lut6_I5_O)        0.124     0.915 r  A4/A1/red_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.573     1.489    A4/A1/red_OBUF[3]_inst_i_2_n_0
    SLICE_X1Y30          LUT6 (Prop_lut6_I0_O)        0.124     1.613 r  A4/A1/temp_count[15]_i_1/O
                         net (fo=16, routed)          0.842     2.455    A4/A1/temp_count[15]_i_1_n_0
    SLICE_X2Y28          FDRE                                         r  A4/A1/temp_count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.507    37.994    A4/A1/clk_out
    SLICE_X2Y28          FDRE                                         r  A4/A1/temp_count_reg[11]/C
                         clock pessimism             -0.425    37.568    
                         clock uncertainty           -0.098    37.470    
    SLICE_X2Y28          FDRE (Setup_fdre_C_CE)      -0.169    37.301    A4/A1/temp_count_reg[11]
  -------------------------------------------------------------------
                         required time                         37.301    
                         arrival time                          -2.455    
  -------------------------------------------------------------------
                         slack                                 34.847    

Slack (MET) :             34.847ns  (required time - arrival time)
  Source:                 A4/A1/hpos_c_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            A4/A1/temp_count_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25_clk_wiz_0_0 rise@40.000ns - clk_out1_clk_25_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.855ns  (logic 0.952ns (19.608%)  route 3.903ns (80.392%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns = ( 37.994 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.618    -2.401    A4/A1/clk_out
    SLICE_X0Y24          FDRE                                         r  A4/A1/hpos_c_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.456    -1.945 f  A4/A1/hpos_c_reg[6]/Q
                         net (fo=12, routed)          1.092    -0.852    A4/A1/wire_xpos[6]
    SLICE_X0Y26          LUT2 (Prop_lut2_I0_O)        0.124    -0.728 r  A4/A1/red_OBUF[3]_inst_i_8/O
                         net (fo=1, routed)           0.667    -0.061    A4/A1/red_OBUF[3]_inst_i_8_n_0
    SLICE_X0Y26          LUT6 (Prop_lut6_I4_O)        0.124     0.063 f  A4/A1/red_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.728     0.791    A4/A1/red_OBUF[3]_inst_i_4_n_0
    SLICE_X0Y30          LUT6 (Prop_lut6_I5_O)        0.124     0.915 r  A4/A1/red_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.573     1.489    A4/A1/red_OBUF[3]_inst_i_2_n_0
    SLICE_X1Y30          LUT6 (Prop_lut6_I0_O)        0.124     1.613 r  A4/A1/temp_count[15]_i_1/O
                         net (fo=16, routed)          0.842     2.455    A4/A1/temp_count[15]_i_1_n_0
    SLICE_X2Y28          FDRE                                         r  A4/A1/temp_count_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.507    37.994    A4/A1/clk_out
    SLICE_X2Y28          FDRE                                         r  A4/A1/temp_count_reg[12]/C
                         clock pessimism             -0.425    37.568    
                         clock uncertainty           -0.098    37.470    
    SLICE_X2Y28          FDRE (Setup_fdre_C_CE)      -0.169    37.301    A4/A1/temp_count_reg[12]
  -------------------------------------------------------------------
                         required time                         37.301    
                         arrival time                          -2.455    
  -------------------------------------------------------------------
                         slack                                 34.847    

Slack (MET) :             34.847ns  (required time - arrival time)
  Source:                 A4/A1/hpos_c_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            A4/A1/temp_count_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25_clk_wiz_0_0 rise@40.000ns - clk_out1_clk_25_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.855ns  (logic 0.952ns (19.608%)  route 3.903ns (80.392%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns = ( 37.994 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.618    -2.401    A4/A1/clk_out
    SLICE_X0Y24          FDRE                                         r  A4/A1/hpos_c_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.456    -1.945 f  A4/A1/hpos_c_reg[6]/Q
                         net (fo=12, routed)          1.092    -0.852    A4/A1/wire_xpos[6]
    SLICE_X0Y26          LUT2 (Prop_lut2_I0_O)        0.124    -0.728 r  A4/A1/red_OBUF[3]_inst_i_8/O
                         net (fo=1, routed)           0.667    -0.061    A4/A1/red_OBUF[3]_inst_i_8_n_0
    SLICE_X0Y26          LUT6 (Prop_lut6_I4_O)        0.124     0.063 f  A4/A1/red_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.728     0.791    A4/A1/red_OBUF[3]_inst_i_4_n_0
    SLICE_X0Y30          LUT6 (Prop_lut6_I5_O)        0.124     0.915 r  A4/A1/red_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.573     1.489    A4/A1/red_OBUF[3]_inst_i_2_n_0
    SLICE_X1Y30          LUT6 (Prop_lut6_I0_O)        0.124     1.613 r  A4/A1/temp_count[15]_i_1/O
                         net (fo=16, routed)          0.842     2.455    A4/A1/temp_count[15]_i_1_n_0
    SLICE_X2Y28          FDRE                                         r  A4/A1/temp_count_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.507    37.994    A4/A1/clk_out
    SLICE_X2Y28          FDRE                                         r  A4/A1/temp_count_reg[13]/C
                         clock pessimism             -0.425    37.568    
                         clock uncertainty           -0.098    37.470    
    SLICE_X2Y28          FDRE (Setup_fdre_C_CE)      -0.169    37.301    A4/A1/temp_count_reg[13]
  -------------------------------------------------------------------
                         required time                         37.301    
                         arrival time                          -2.455    
  -------------------------------------------------------------------
                         slack                                 34.847    

Slack (MET) :             34.847ns  (required time - arrival time)
  Source:                 A4/A1/hpos_c_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            A4/A1/temp_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25_clk_wiz_0_0 rise@40.000ns - clk_out1_clk_25_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.855ns  (logic 0.952ns (19.608%)  route 3.903ns (80.392%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns = ( 37.994 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.618    -2.401    A4/A1/clk_out
    SLICE_X0Y24          FDRE                                         r  A4/A1/hpos_c_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.456    -1.945 f  A4/A1/hpos_c_reg[6]/Q
                         net (fo=12, routed)          1.092    -0.852    A4/A1/wire_xpos[6]
    SLICE_X0Y26          LUT2 (Prop_lut2_I0_O)        0.124    -0.728 r  A4/A1/red_OBUF[3]_inst_i_8/O
                         net (fo=1, routed)           0.667    -0.061    A4/A1/red_OBUF[3]_inst_i_8_n_0
    SLICE_X0Y26          LUT6 (Prop_lut6_I4_O)        0.124     0.063 f  A4/A1/red_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.728     0.791    A4/A1/red_OBUF[3]_inst_i_4_n_0
    SLICE_X0Y30          LUT6 (Prop_lut6_I5_O)        0.124     0.915 r  A4/A1/red_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.573     1.489    A4/A1/red_OBUF[3]_inst_i_2_n_0
    SLICE_X1Y30          LUT6 (Prop_lut6_I0_O)        0.124     1.613 r  A4/A1/temp_count[15]_i_1/O
                         net (fo=16, routed)          0.842     2.455    A4/A1/temp_count[15]_i_1_n_0
    SLICE_X2Y28          FDRE                                         r  A4/A1/temp_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.507    37.994    A4/A1/clk_out
    SLICE_X2Y28          FDRE                                         r  A4/A1/temp_count_reg[3]/C
                         clock pessimism             -0.425    37.568    
                         clock uncertainty           -0.098    37.470    
    SLICE_X2Y28          FDRE (Setup_fdre_C_CE)      -0.169    37.301    A4/A1/temp_count_reg[3]
  -------------------------------------------------------------------
                         required time                         37.301    
                         arrival time                          -2.455    
  -------------------------------------------------------------------
                         slack                                 34.847    

Slack (MET) :             34.860ns  (required time - arrival time)
  Source:                 A4/A1/hpos_c_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            A4/A1/temp_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25_clk_wiz_0_0 rise@40.000ns - clk_out1_clk_25_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.804ns  (logic 0.952ns (19.819%)  route 3.852ns (80.181%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.008ns = ( 37.992 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.618    -2.401    A4/A1/clk_out
    SLICE_X0Y24          FDRE                                         r  A4/A1/hpos_c_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.456    -1.945 f  A4/A1/hpos_c_reg[6]/Q
                         net (fo=12, routed)          1.092    -0.852    A4/A1/wire_xpos[6]
    SLICE_X0Y26          LUT2 (Prop_lut2_I0_O)        0.124    -0.728 r  A4/A1/red_OBUF[3]_inst_i_8/O
                         net (fo=1, routed)           0.667    -0.061    A4/A1/red_OBUF[3]_inst_i_8_n_0
    SLICE_X0Y26          LUT6 (Prop_lut6_I4_O)        0.124     0.063 f  A4/A1/red_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.728     0.791    A4/A1/red_OBUF[3]_inst_i_4_n_0
    SLICE_X0Y30          LUT6 (Prop_lut6_I5_O)        0.124     0.915 r  A4/A1/red_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.573     1.489    A4/A1/red_OBUF[3]_inst_i_2_n_0
    SLICE_X1Y30          LUT6 (Prop_lut6_I0_O)        0.124     1.613 r  A4/A1/temp_count[15]_i_1/O
                         net (fo=16, routed)          0.791     2.403    A4/A1/temp_count[15]_i_1_n_0
    SLICE_X3Y27          FDRE                                         r  A4/A1/temp_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.505    37.992    A4/A1/clk_out
    SLICE_X3Y27          FDRE                                         r  A4/A1/temp_count_reg[4]/C
                         clock pessimism             -0.425    37.566    
                         clock uncertainty           -0.098    37.468    
    SLICE_X3Y27          FDRE (Setup_fdre_C_CE)      -0.205    37.263    A4/A1/temp_count_reg[4]
  -------------------------------------------------------------------
                         required time                         37.263    
                         arrival time                          -2.403    
  -------------------------------------------------------------------
                         slack                                 34.860    

Slack (MET) :             34.860ns  (required time - arrival time)
  Source:                 A4/A1/hpos_c_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            A4/A1/temp_count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25_clk_wiz_0_0 rise@40.000ns - clk_out1_clk_25_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.804ns  (logic 0.952ns (19.819%)  route 3.852ns (80.181%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.008ns = ( 37.992 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.618    -2.401    A4/A1/clk_out
    SLICE_X0Y24          FDRE                                         r  A4/A1/hpos_c_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.456    -1.945 f  A4/A1/hpos_c_reg[6]/Q
                         net (fo=12, routed)          1.092    -0.852    A4/A1/wire_xpos[6]
    SLICE_X0Y26          LUT2 (Prop_lut2_I0_O)        0.124    -0.728 r  A4/A1/red_OBUF[3]_inst_i_8/O
                         net (fo=1, routed)           0.667    -0.061    A4/A1/red_OBUF[3]_inst_i_8_n_0
    SLICE_X0Y26          LUT6 (Prop_lut6_I4_O)        0.124     0.063 f  A4/A1/red_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.728     0.791    A4/A1/red_OBUF[3]_inst_i_4_n_0
    SLICE_X0Y30          LUT6 (Prop_lut6_I5_O)        0.124     0.915 r  A4/A1/red_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.573     1.489    A4/A1/red_OBUF[3]_inst_i_2_n_0
    SLICE_X1Y30          LUT6 (Prop_lut6_I0_O)        0.124     1.613 r  A4/A1/temp_count[15]_i_1/O
                         net (fo=16, routed)          0.791     2.403    A4/A1/temp_count[15]_i_1_n_0
    SLICE_X3Y27          FDRE                                         r  A4/A1/temp_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.505    37.992    A4/A1/clk_out
    SLICE_X3Y27          FDRE                                         r  A4/A1/temp_count_reg[5]/C
                         clock pessimism             -0.425    37.566    
                         clock uncertainty           -0.098    37.468    
    SLICE_X3Y27          FDRE (Setup_fdre_C_CE)      -0.205    37.263    A4/A1/temp_count_reg[5]
  -------------------------------------------------------------------
                         required time                         37.263    
                         arrival time                          -2.403    
  -------------------------------------------------------------------
                         slack                                 34.860    

Slack (MET) :             34.896ns  (required time - arrival time)
  Source:                 A4/A1/hpos_c_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            A4/A1/temp_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25_clk_wiz_0_0 rise@40.000ns - clk_out1_clk_25_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.804ns  (logic 0.952ns (19.819%)  route 3.852ns (80.181%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.008ns = ( 37.992 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.618    -2.401    A4/A1/clk_out
    SLICE_X0Y24          FDRE                                         r  A4/A1/hpos_c_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.456    -1.945 f  A4/A1/hpos_c_reg[6]/Q
                         net (fo=12, routed)          1.092    -0.852    A4/A1/wire_xpos[6]
    SLICE_X0Y26          LUT2 (Prop_lut2_I0_O)        0.124    -0.728 r  A4/A1/red_OBUF[3]_inst_i_8/O
                         net (fo=1, routed)           0.667    -0.061    A4/A1/red_OBUF[3]_inst_i_8_n_0
    SLICE_X0Y26          LUT6 (Prop_lut6_I4_O)        0.124     0.063 f  A4/A1/red_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.728     0.791    A4/A1/red_OBUF[3]_inst_i_4_n_0
    SLICE_X0Y30          LUT6 (Prop_lut6_I5_O)        0.124     0.915 r  A4/A1/red_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.573     1.489    A4/A1/red_OBUF[3]_inst_i_2_n_0
    SLICE_X1Y30          LUT6 (Prop_lut6_I0_O)        0.124     1.613 r  A4/A1/temp_count[15]_i_1/O
                         net (fo=16, routed)          0.791     2.403    A4/A1/temp_count[15]_i_1_n_0
    SLICE_X2Y27          FDRE                                         r  A4/A1/temp_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.505    37.992    A4/A1/clk_out
    SLICE_X2Y27          FDRE                                         r  A4/A1/temp_count_reg[1]/C
                         clock pessimism             -0.425    37.566    
                         clock uncertainty           -0.098    37.468    
    SLICE_X2Y27          FDRE (Setup_fdre_C_CE)      -0.169    37.299    A4/A1/temp_count_reg[1]
  -------------------------------------------------------------------
                         required time                         37.299    
                         arrival time                          -2.403    
  -------------------------------------------------------------------
                         slack                                 34.896    

Slack (MET) :             34.896ns  (required time - arrival time)
  Source:                 A4/A1/hpos_c_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            A4/A1/temp_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25_clk_wiz_0_0 rise@40.000ns - clk_out1_clk_25_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.804ns  (logic 0.952ns (19.819%)  route 3.852ns (80.181%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.008ns = ( 37.992 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.618    -2.401    A4/A1/clk_out
    SLICE_X0Y24          FDRE                                         r  A4/A1/hpos_c_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.456    -1.945 f  A4/A1/hpos_c_reg[6]/Q
                         net (fo=12, routed)          1.092    -0.852    A4/A1/wire_xpos[6]
    SLICE_X0Y26          LUT2 (Prop_lut2_I0_O)        0.124    -0.728 r  A4/A1/red_OBUF[3]_inst_i_8/O
                         net (fo=1, routed)           0.667    -0.061    A4/A1/red_OBUF[3]_inst_i_8_n_0
    SLICE_X0Y26          LUT6 (Prop_lut6_I4_O)        0.124     0.063 f  A4/A1/red_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.728     0.791    A4/A1/red_OBUF[3]_inst_i_4_n_0
    SLICE_X0Y30          LUT6 (Prop_lut6_I5_O)        0.124     0.915 r  A4/A1/red_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.573     1.489    A4/A1/red_OBUF[3]_inst_i_2_n_0
    SLICE_X1Y30          LUT6 (Prop_lut6_I0_O)        0.124     1.613 r  A4/A1/temp_count[15]_i_1/O
                         net (fo=16, routed)          0.791     2.403    A4/A1/temp_count[15]_i_1_n_0
    SLICE_X2Y27          FDRE                                         r  A4/A1/temp_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.505    37.992    A4/A1/clk_out
    SLICE_X2Y27          FDRE                                         r  A4/A1/temp_count_reg[2]/C
                         clock pessimism             -0.425    37.566    
                         clock uncertainty           -0.098    37.468    
    SLICE_X2Y27          FDRE (Setup_fdre_C_CE)      -0.169    37.299    A4/A1/temp_count_reg[2]
  -------------------------------------------------------------------
                         required time                         37.299    
                         arrival time                          -2.403    
  -------------------------------------------------------------------
                         slack                                 34.896    

Slack (MET) :             35.000ns  (required time - arrival time)
  Source:                 A4/A1/hpos_c_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            A4/A1/temp_count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25_clk_wiz_0_0 rise@40.000ns - clk_out1_clk_25_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.666ns  (logic 0.952ns (20.404%)  route 3.714ns (79.596%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns = ( 37.994 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.618    -2.401    A4/A1/clk_out
    SLICE_X0Y24          FDRE                                         r  A4/A1/hpos_c_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.456    -1.945 f  A4/A1/hpos_c_reg[6]/Q
                         net (fo=12, routed)          1.092    -0.852    A4/A1/wire_xpos[6]
    SLICE_X0Y26          LUT2 (Prop_lut2_I0_O)        0.124    -0.728 r  A4/A1/red_OBUF[3]_inst_i_8/O
                         net (fo=1, routed)           0.667    -0.061    A4/A1/red_OBUF[3]_inst_i_8_n_0
    SLICE_X0Y26          LUT6 (Prop_lut6_I4_O)        0.124     0.063 f  A4/A1/red_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.728     0.791    A4/A1/red_OBUF[3]_inst_i_4_n_0
    SLICE_X0Y30          LUT6 (Prop_lut6_I5_O)        0.124     0.915 r  A4/A1/red_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.573     1.489    A4/A1/red_OBUF[3]_inst_i_2_n_0
    SLICE_X1Y30          LUT6 (Prop_lut6_I0_O)        0.124     1.613 r  A4/A1/temp_count[15]_i_1/O
                         net (fo=16, routed)          0.653     2.265    A4/A1/temp_count[15]_i_1_n_0
    SLICE_X3Y28          FDRE                                         r  A4/A1/temp_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.507    37.994    A4/A1/clk_out
    SLICE_X3Y28          FDRE                                         r  A4/A1/temp_count_reg[6]/C
                         clock pessimism             -0.425    37.568    
                         clock uncertainty           -0.098    37.470    
    SLICE_X3Y28          FDRE (Setup_fdre_C_CE)      -0.205    37.265    A4/A1/temp_count_reg[6]
  -------------------------------------------------------------------
                         required time                         37.265    
                         arrival time                          -2.265    
  -------------------------------------------------------------------
                         slack                                 35.000    

Slack (MET) :             35.000ns  (required time - arrival time)
  Source:                 A4/A1/hpos_c_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            A4/A1/temp_count_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25_clk_wiz_0_0 rise@40.000ns - clk_out1_clk_25_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.666ns  (logic 0.952ns (20.404%)  route 3.714ns (79.596%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns = ( 37.994 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.618    -2.401    A4/A1/clk_out
    SLICE_X0Y24          FDRE                                         r  A4/A1/hpos_c_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.456    -1.945 f  A4/A1/hpos_c_reg[6]/Q
                         net (fo=12, routed)          1.092    -0.852    A4/A1/wire_xpos[6]
    SLICE_X0Y26          LUT2 (Prop_lut2_I0_O)        0.124    -0.728 r  A4/A1/red_OBUF[3]_inst_i_8/O
                         net (fo=1, routed)           0.667    -0.061    A4/A1/red_OBUF[3]_inst_i_8_n_0
    SLICE_X0Y26          LUT6 (Prop_lut6_I4_O)        0.124     0.063 f  A4/A1/red_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.728     0.791    A4/A1/red_OBUF[3]_inst_i_4_n_0
    SLICE_X0Y30          LUT6 (Prop_lut6_I5_O)        0.124     0.915 r  A4/A1/red_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.573     1.489    A4/A1/red_OBUF[3]_inst_i_2_n_0
    SLICE_X1Y30          LUT6 (Prop_lut6_I0_O)        0.124     1.613 r  A4/A1/temp_count[15]_i_1/O
                         net (fo=16, routed)          0.653     2.265    A4/A1/temp_count[15]_i_1_n_0
    SLICE_X3Y28          FDRE                                         r  A4/A1/temp_count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.507    37.994    A4/A1/clk_out
    SLICE_X3Y28          FDRE                                         r  A4/A1/temp_count_reg[7]/C
                         clock pessimism             -0.425    37.568    
                         clock uncertainty           -0.098    37.470    
    SLICE_X3Y28          FDRE (Setup_fdre_C_CE)      -0.205    37.265    A4/A1/temp_count_reg[7]
  -------------------------------------------------------------------
                         required time                         37.265    
                         arrival time                          -2.265    
  -------------------------------------------------------------------
                         slack                                 35.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 A4/A1/hpos_c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            A4/A1/hpos_c_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25_clk_wiz_0_0 rise@0.000ns - clk_out1_clk_25_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.375%)  route 0.103ns (35.625%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.582    -0.547    A4/A1/clk_out
    SLICE_X1Y24          FDRE                                         r  A4/A1/hpos_c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDRE (Prop_fdre_C_Q)         0.141    -0.406 r  A4/A1/hpos_c_reg[2]/Q
                         net (fo=7, routed)           0.103    -0.303    A4/A1/wire_xpos[2]
    SLICE_X0Y24          LUT4 (Prop_lut4_I3_O)        0.045    -0.258 r  A4/A1/hpos_c[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.258    A4/A1/hpos_c[3]
    SLICE_X0Y24          FDRE                                         r  A4/A1/hpos_c_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.850    -0.319    A4/A1/clk_out
    SLICE_X0Y24          FDRE                                         r  A4/A1/hpos_c_reg[3]/C
                         clock pessimism             -0.216    -0.534    
                         clock uncertainty            0.098    -0.436    
    SLICE_X0Y24          FDRE (Hold_fdre_C_D)         0.092    -0.344    A4/A1/hpos_c_reg[3]
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 A4/A1/vpos_c_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            A4/A1/vpos_c_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25_clk_wiz_0_0 rise@0.000ns - clk_out1_clk_25_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.837%)  route 0.110ns (37.163%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.589    -0.540    A4/A1/clk_out
    SLICE_X1Y32          FDRE                                         r  A4/A1/vpos_c_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  A4/A1/vpos_c_reg[3]/Q
                         net (fo=9, routed)           0.110    -0.289    A4/A1/wire_ypos[3]
    SLICE_X0Y32          LUT6 (Prop_lut6_I4_O)        0.045    -0.244 r  A4/A1/vpos_c[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.244    A4/A1/vpos_c[6]
    SLICE_X0Y32          FDRE                                         r  A4/A1/vpos_c_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.858    -0.311    A4/A1/clk_out
    SLICE_X0Y32          FDRE                                         r  A4/A1/vpos_c_reg[6]/C
                         clock pessimism             -0.217    -0.527    
                         clock uncertainty            0.098    -0.429    
    SLICE_X0Y32          FDRE (Hold_fdre_C_D)         0.092    -0.337    A4/A1/vpos_c_reg[6]
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 A4/A1/hpos_c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            A4/A1/hpos_c_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25_clk_wiz_0_0 rise@0.000ns - clk_out1_clk_25_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.848%)  route 0.115ns (38.152%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.582    -0.547    A4/A1/clk_out
    SLICE_X1Y24          FDRE                                         r  A4/A1/hpos_c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDRE (Prop_fdre_C_Q)         0.141    -0.406 r  A4/A1/hpos_c_reg[1]/Q
                         net (fo=7, routed)           0.115    -0.292    A4/A1/wire_xpos[1]
    SLICE_X0Y24          LUT5 (Prop_lut5_I4_O)        0.045    -0.247 r  A4/A1/hpos_c[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.247    A4/A1/hpos_c[4]_i_1_n_0
    SLICE_X0Y24          FDRE                                         r  A4/A1/hpos_c_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.850    -0.319    A4/A1/clk_out
    SLICE_X0Y24          FDRE                                         r  A4/A1/hpos_c_reg[4]/C
                         clock pessimism             -0.216    -0.534    
                         clock uncertainty            0.098    -0.436    
    SLICE_X0Y24          FDRE (Hold_fdre_C_D)         0.092    -0.344    A4/A1/hpos_c_reg[4]
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 A4/A1/vpos_c_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            A4/A1/vpos_c_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25_clk_wiz_0_0 rise@0.000ns - clk_out1_clk_25_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.423%)  route 0.132ns (41.577%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.588    -0.541    A4/A1/clk_out
    SLICE_X1Y31          FDRE                                         r  A4/A1/vpos_c_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.400 f  A4/A1/vpos_c_reg[9]/Q
                         net (fo=7, routed)           0.132    -0.268    A4/A1/wire_ypos[9]
    SLICE_X0Y31          LUT6 (Prop_lut6_I2_O)        0.045    -0.223 r  A4/A1/vpos_c[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.223    A4/A1/vpos_c[2]
    SLICE_X0Y31          FDRE                                         r  A4/A1/vpos_c_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.857    -0.312    A4/A1/clk_out
    SLICE_X0Y31          FDRE                                         r  A4/A1/vpos_c_reg[2]/C
                         clock pessimism             -0.217    -0.528    
                         clock uncertainty            0.098    -0.430    
    SLICE_X0Y31          FDRE (Hold_fdre_C_D)         0.091    -0.339    A4/A1/vpos_c_reg[2]
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 A4/A1/temp_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            A4/A1/temp_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25_clk_wiz_0_0 rise@0.000ns - clk_out1_clk_25_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.606%)  route 0.137ns (42.394%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.585    -0.544    A4/A1/clk_out
    SLICE_X3Y27          FDRE                                         r  A4/A1/temp_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  A4/A1/temp_count_reg[5]/Q
                         net (fo=7, routed)           0.137    -0.266    A4/A1/Q[5]
    SLICE_X3Y27          LUT6 (Prop_lut6_I0_O)        0.045    -0.221 r  A4/A1/temp_count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.221    A4/A1/temp_count[5]
    SLICE_X3Y27          FDRE                                         r  A4/A1/temp_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.853    -0.316    A4/A1/clk_out
    SLICE_X3Y27          FDRE                                         r  A4/A1/temp_count_reg[5]/C
                         clock pessimism             -0.229    -0.544    
                         clock uncertainty            0.098    -0.446    
    SLICE_X3Y27          FDRE (Hold_fdre_C_D)         0.092    -0.354    A4/A1/temp_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 A4/A1/hpos_c_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            A4/A1/hpos_c_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25_clk_wiz_0_0 rise@0.000ns - clk_out1_clk_25_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.655%)  route 0.174ns (48.345%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.582    -0.547    A4/A1/clk_out
    SLICE_X1Y25          FDRE                                         r  A4/A1/hpos_c_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.141    -0.406 r  A4/A1/hpos_c_reg[5]/Q
                         net (fo=13, routed)          0.174    -0.232    A4/A1/wire_xpos[5]
    SLICE_X0Y24          LUT3 (Prop_lut3_I1_O)        0.045    -0.187 r  A4/A1/hpos_c[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.187    A4/A1/hpos_c[6]
    SLICE_X0Y24          FDRE                                         r  A4/A1/hpos_c_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.850    -0.319    A4/A1/clk_out
    SLICE_X0Y24          FDRE                                         r  A4/A1/hpos_c_reg[6]/C
                         clock pessimism             -0.195    -0.513    
                         clock uncertainty            0.098    -0.415    
    SLICE_X0Y24          FDRE (Hold_fdre_C_D)         0.091    -0.324    A4/A1/hpos_c_reg[6]
  -------------------------------------------------------------------
                         required time                          0.324    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 A4/A1/temp_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            A4/A1/temp_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25_clk_wiz_0_0 rise@0.000ns - clk_out1_clk_25_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.102%)  route 0.146ns (43.898%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.315ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.585    -0.544    A4/A1/clk_out
    SLICE_X3Y28          FDRE                                         r  A4/A1/temp_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  A4/A1/temp_count_reg[7]/Q
                         net (fo=5, routed)           0.146    -0.258    A4/A1/Q[7]
    SLICE_X3Y28          LUT5 (Prop_lut5_I0_O)        0.045    -0.213 r  A4/A1/temp_count[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.213    A4/A1/temp_count[7]
    SLICE_X3Y28          FDRE                                         r  A4/A1/temp_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.854    -0.315    A4/A1/clk_out
    SLICE_X3Y28          FDRE                                         r  A4/A1/temp_count_reg[7]/C
                         clock pessimism             -0.230    -0.544    
                         clock uncertainty            0.098    -0.446    
    SLICE_X3Y28          FDRE (Hold_fdre_C_D)         0.092    -0.354    A4/A1/temp_count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 A4/A1/temp_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            A4/A1/temp_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25_clk_wiz_0_0 rise@0.000ns - clk_out1_clk_25_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.209ns (55.844%)  route 0.165ns (44.156%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.315ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.586    -0.543    A4/A1/clk_out
    SLICE_X2Y29          FDRE                                         r  A4/A1/temp_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDRE (Prop_fdre_C_Q)         0.164    -0.379 r  A4/A1/temp_count_reg[10]/Q
                         net (fo=7, routed)           0.165    -0.214    A4/A1/Q[10]
    SLICE_X2Y28          LUT4 (Prop_lut4_I3_O)        0.045    -0.169 r  A4/A1/temp_count[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.169    A4/A1/temp_count[11]
    SLICE_X2Y28          FDRE                                         r  A4/A1/temp_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.854    -0.315    A4/A1/clk_out
    SLICE_X2Y28          FDRE                                         r  A4/A1/temp_count_reg[11]/C
                         clock pessimism             -0.216    -0.530    
                         clock uncertainty            0.098    -0.432    
    SLICE_X2Y28          FDRE (Hold_fdre_C_D)         0.121    -0.311    A4/A1/temp_count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.311    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 A4/A1/temp_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            A4/A1/temp_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25_clk_wiz_0_0 rise@0.000ns - clk_out1_clk_25_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.209ns (59.929%)  route 0.140ns (40.071%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.585    -0.544    A4/A1/clk_out
    SLICE_X2Y27          FDRE                                         r  A4/A1/temp_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.164    -0.380 r  A4/A1/temp_count_reg[1]/Q
                         net (fo=8, routed)           0.140    -0.241    A4/A1/Q[1]
    SLICE_X3Y27          LUT5 (Prop_lut5_I4_O)        0.045    -0.196 r  A4/A1/temp_count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.196    A4/A1/temp_count[4]
    SLICE_X3Y27          FDRE                                         r  A4/A1/temp_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.853    -0.316    A4/A1/clk_out
    SLICE_X3Y27          FDRE                                         r  A4/A1/temp_count_reg[4]/C
                         clock pessimism             -0.216    -0.531    
                         clock uncertainty            0.098    -0.433    
    SLICE_X3Y27          FDRE (Hold_fdre_C_D)         0.091    -0.342    A4/A1/temp_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 A4/A1/temp_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            A4/A1/temp_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25_clk_wiz_0_0 rise@0.000ns - clk_out1_clk_25_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.113%)  route 0.163ns (43.887%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.314ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.586    -0.543    A4/A1/clk_out
    SLICE_X2Y29          FDRE                                         r  A4/A1/temp_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDRE (Prop_fdre_C_Q)         0.164    -0.379 r  A4/A1/temp_count_reg[9]/Q
                         net (fo=8, routed)           0.163    -0.216    A4/A1/Q[9]
    SLICE_X2Y29          LUT3 (Prop_lut3_I2_O)        0.045    -0.171 r  A4/A1/temp_count[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.171    A4/A1/temp_count[10]
    SLICE_X2Y29          FDRE                                         r  A4/A1/temp_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.855    -0.314    A4/A1/clk_out
    SLICE_X2Y29          FDRE                                         r  A4/A1/temp_count_reg[10]/C
                         clock pessimism             -0.230    -0.543    
                         clock uncertainty            0.098    -0.445    
    SLICE_X2Y29          FDRE (Hold_fdre_C_D)         0.121    -0.324    A4/A1/temp_count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.324    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.153    





---------------------------------------------------------------------------------------------------
From Clock:  clk_source_clk_25_clk_wiz_0_0_1
  To Clock:  clk_out1_clk_25_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        4.995ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.366ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.995ns  (required time - arrival time)
  Source:                 reading_on_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A5/arrayW_reg_0/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_25_clk_wiz_0_0 rise@40.000ns - clk_source_clk_25_clk_wiz_0_0_1 rise@30.000ns)
  Data Path Delay:        4.127ns  (logic 0.704ns (17.058%)  route 3.423ns (82.942%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.031ns = ( 37.969 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.404ns = ( 27.596 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_source_clk_25_clk_wiz_0_0_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_in (IN)
                         net (fo=0)                   0.000    30.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    24.230 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    25.885    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         1.615    27.596    clk
    SLICE_X4Y25          FDRE                                         r  reading_on_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.456    28.052 r  reading_on_reg/Q
                         net (fo=15, routed)          1.731    29.784    A5/led_OBUF[0]
    SLICE_X4Y28          LUT2 (Prop_lut2_I1_O)        0.124    29.908 r  A5/arrayW_reg_0_i_2/O
                         net (fo=3, routed)           0.906    30.814    A5/arrayW_reg_0_i_2_n_0
    SLICE_X4Y28          LUT3 (Prop_lut3_I2_O)        0.124    30.938 r  A5/arrayW_reg_0_ENBWREN_cooolgate_en_gate_6/O
                         net (fo=1, routed)           0.786    31.724    A5/arrayW_reg_0_ENBWREN_cooolgate_en_sig_4
    RAMB36_X0Y6          RAMB36E1                                     r  A5/arrayW_reg_0/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.483    37.969    A5/clk_out
    RAMB36_X0Y6          RAMB36E1                                     r  A5/arrayW_reg_0/CLKBWRCLK
                         clock pessimism             -0.590    37.380    
                         clock uncertainty           -0.218    37.161    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    36.718    A5/arrayW_reg_0
  -------------------------------------------------------------------
                         required time                         36.718    
                         arrival time                         -31.724    
  -------------------------------------------------------------------
                         slack                                  4.995    

Slack (MET) :             5.313ns  (required time - arrival time)
  Source:                 reading_on_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A5/arrayW_reg_1/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_25_clk_wiz_0_0 rise@40.000ns - clk_source_clk_25_clk_wiz_0_0_1 rise@30.000ns)
  Data Path Delay:        3.814ns  (logic 0.580ns (15.209%)  route 3.234ns (84.791%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.026ns = ( 37.974 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.404ns = ( 27.596 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_source_clk_25_clk_wiz_0_0_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_in (IN)
                         net (fo=0)                   0.000    30.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    24.230 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    25.885    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         1.615    27.596    clk
    SLICE_X4Y25          FDRE                                         r  reading_on_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.456    28.052 r  reading_on_reg/Q
                         net (fo=15, routed)          1.731    29.784    A5/led_OBUF[0]
    SLICE_X4Y28          LUT2 (Prop_lut2_I1_O)        0.124    29.908 r  A5/arrayW_reg_0_i_2/O
                         net (fo=3, routed)           1.502    31.410    A5/arrayW_reg_0_i_2_n_0
    RAMB36_X0Y7          RAMB36E1                                     r  A5/arrayW_reg_1/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.488    37.974    A5/clk_out
    RAMB36_X0Y7          RAMB36E1                                     r  A5/arrayW_reg_1/CLKBWRCLK
                         clock pessimism             -0.590    37.385    
                         clock uncertainty           -0.218    37.166    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    36.723    A5/arrayW_reg_1
  -------------------------------------------------------------------
                         required time                         36.723    
                         arrival time                         -31.410    
  -------------------------------------------------------------------
                         slack                                  5.313    

Slack (MET) :             5.348ns  (required time - arrival time)
  Source:                 reading_on_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A4/A1/temp_count_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_25_clk_wiz_0_0 rise@40.000ns - clk_source_clk_25_clk_wiz_0_0_1 rise@30.000ns)
  Data Path Delay:        4.072ns  (logic 0.704ns (17.288%)  route 3.368ns (82.712%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns = ( 37.994 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.404ns = ( 27.596 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_source_clk_25_clk_wiz_0_0_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_in (IN)
                         net (fo=0)                   0.000    30.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    24.230 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    25.885    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         1.615    27.596    clk
    SLICE_X4Y25          FDRE                                         r  reading_on_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.456    28.052 r  reading_on_reg/Q
                         net (fo=15, routed)          1.581    29.634    A4/A1/led_OBUF[0]
    SLICE_X1Y26          LUT5 (Prop_lut5_I2_O)        0.124    29.758 f  A4/A1/temp_count[15]_i_3/O
                         net (fo=1, routed)           0.945    30.703    A4/A1/temp_count[15]_i_3_n_0
    SLICE_X1Y30          LUT6 (Prop_lut6_I1_O)        0.124    30.827 r  A4/A1/temp_count[15]_i_1/O
                         net (fo=16, routed)          0.842    31.669    A4/A1/temp_count[15]_i_1_n_0
    SLICE_X2Y28          FDRE                                         r  A4/A1/temp_count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.507    37.994    A4/A1/clk_out
    SLICE_X2Y28          FDRE                                         r  A4/A1/temp_count_reg[11]/C
                         clock pessimism             -0.590    37.404    
                         clock uncertainty           -0.218    37.186    
    SLICE_X2Y28          FDRE (Setup_fdre_C_CE)      -0.169    37.017    A4/A1/temp_count_reg[11]
  -------------------------------------------------------------------
                         required time                         37.017    
                         arrival time                         -31.669    
  -------------------------------------------------------------------
                         slack                                  5.348    

Slack (MET) :             5.348ns  (required time - arrival time)
  Source:                 reading_on_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A4/A1/temp_count_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_25_clk_wiz_0_0 rise@40.000ns - clk_source_clk_25_clk_wiz_0_0_1 rise@30.000ns)
  Data Path Delay:        4.072ns  (logic 0.704ns (17.288%)  route 3.368ns (82.712%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns = ( 37.994 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.404ns = ( 27.596 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_source_clk_25_clk_wiz_0_0_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_in (IN)
                         net (fo=0)                   0.000    30.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    24.230 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    25.885    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         1.615    27.596    clk
    SLICE_X4Y25          FDRE                                         r  reading_on_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.456    28.052 r  reading_on_reg/Q
                         net (fo=15, routed)          1.581    29.634    A4/A1/led_OBUF[0]
    SLICE_X1Y26          LUT5 (Prop_lut5_I2_O)        0.124    29.758 f  A4/A1/temp_count[15]_i_3/O
                         net (fo=1, routed)           0.945    30.703    A4/A1/temp_count[15]_i_3_n_0
    SLICE_X1Y30          LUT6 (Prop_lut6_I1_O)        0.124    30.827 r  A4/A1/temp_count[15]_i_1/O
                         net (fo=16, routed)          0.842    31.669    A4/A1/temp_count[15]_i_1_n_0
    SLICE_X2Y28          FDRE                                         r  A4/A1/temp_count_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.507    37.994    A4/A1/clk_out
    SLICE_X2Y28          FDRE                                         r  A4/A1/temp_count_reg[12]/C
                         clock pessimism             -0.590    37.404    
                         clock uncertainty           -0.218    37.186    
    SLICE_X2Y28          FDRE (Setup_fdre_C_CE)      -0.169    37.017    A4/A1/temp_count_reg[12]
  -------------------------------------------------------------------
                         required time                         37.017    
                         arrival time                         -31.669    
  -------------------------------------------------------------------
                         slack                                  5.348    

Slack (MET) :             5.348ns  (required time - arrival time)
  Source:                 reading_on_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A4/A1/temp_count_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_25_clk_wiz_0_0 rise@40.000ns - clk_source_clk_25_clk_wiz_0_0_1 rise@30.000ns)
  Data Path Delay:        4.072ns  (logic 0.704ns (17.288%)  route 3.368ns (82.712%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns = ( 37.994 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.404ns = ( 27.596 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_source_clk_25_clk_wiz_0_0_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_in (IN)
                         net (fo=0)                   0.000    30.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    24.230 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    25.885    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         1.615    27.596    clk
    SLICE_X4Y25          FDRE                                         r  reading_on_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.456    28.052 r  reading_on_reg/Q
                         net (fo=15, routed)          1.581    29.634    A4/A1/led_OBUF[0]
    SLICE_X1Y26          LUT5 (Prop_lut5_I2_O)        0.124    29.758 f  A4/A1/temp_count[15]_i_3/O
                         net (fo=1, routed)           0.945    30.703    A4/A1/temp_count[15]_i_3_n_0
    SLICE_X1Y30          LUT6 (Prop_lut6_I1_O)        0.124    30.827 r  A4/A1/temp_count[15]_i_1/O
                         net (fo=16, routed)          0.842    31.669    A4/A1/temp_count[15]_i_1_n_0
    SLICE_X2Y28          FDRE                                         r  A4/A1/temp_count_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.507    37.994    A4/A1/clk_out
    SLICE_X2Y28          FDRE                                         r  A4/A1/temp_count_reg[13]/C
                         clock pessimism             -0.590    37.404    
                         clock uncertainty           -0.218    37.186    
    SLICE_X2Y28          FDRE (Setup_fdre_C_CE)      -0.169    37.017    A4/A1/temp_count_reg[13]
  -------------------------------------------------------------------
                         required time                         37.017    
                         arrival time                         -31.669    
  -------------------------------------------------------------------
                         slack                                  5.348    

Slack (MET) :             5.348ns  (required time - arrival time)
  Source:                 reading_on_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A4/A1/temp_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_25_clk_wiz_0_0 rise@40.000ns - clk_source_clk_25_clk_wiz_0_0_1 rise@30.000ns)
  Data Path Delay:        4.072ns  (logic 0.704ns (17.288%)  route 3.368ns (82.712%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns = ( 37.994 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.404ns = ( 27.596 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_source_clk_25_clk_wiz_0_0_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_in (IN)
                         net (fo=0)                   0.000    30.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    24.230 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    25.885    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         1.615    27.596    clk
    SLICE_X4Y25          FDRE                                         r  reading_on_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.456    28.052 r  reading_on_reg/Q
                         net (fo=15, routed)          1.581    29.634    A4/A1/led_OBUF[0]
    SLICE_X1Y26          LUT5 (Prop_lut5_I2_O)        0.124    29.758 f  A4/A1/temp_count[15]_i_3/O
                         net (fo=1, routed)           0.945    30.703    A4/A1/temp_count[15]_i_3_n_0
    SLICE_X1Y30          LUT6 (Prop_lut6_I1_O)        0.124    30.827 r  A4/A1/temp_count[15]_i_1/O
                         net (fo=16, routed)          0.842    31.669    A4/A1/temp_count[15]_i_1_n_0
    SLICE_X2Y28          FDRE                                         r  A4/A1/temp_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.507    37.994    A4/A1/clk_out
    SLICE_X2Y28          FDRE                                         r  A4/A1/temp_count_reg[3]/C
                         clock pessimism             -0.590    37.404    
                         clock uncertainty           -0.218    37.186    
    SLICE_X2Y28          FDRE (Setup_fdre_C_CE)      -0.169    37.017    A4/A1/temp_count_reg[3]
  -------------------------------------------------------------------
                         required time                         37.017    
                         arrival time                         -31.669    
  -------------------------------------------------------------------
                         slack                                  5.348    

Slack (MET) :             5.362ns  (required time - arrival time)
  Source:                 reading_on_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A4/A1/temp_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_25_clk_wiz_0_0 rise@40.000ns - clk_source_clk_25_clk_wiz_0_0_1 rise@30.000ns)
  Data Path Delay:        4.021ns  (logic 0.704ns (17.509%)  route 3.317ns (82.491%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.008ns = ( 37.992 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.404ns = ( 27.596 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_source_clk_25_clk_wiz_0_0_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_in (IN)
                         net (fo=0)                   0.000    30.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    24.230 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    25.885    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         1.615    27.596    clk
    SLICE_X4Y25          FDRE                                         r  reading_on_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.456    28.052 r  reading_on_reg/Q
                         net (fo=15, routed)          1.581    29.634    A4/A1/led_OBUF[0]
    SLICE_X1Y26          LUT5 (Prop_lut5_I2_O)        0.124    29.758 f  A4/A1/temp_count[15]_i_3/O
                         net (fo=1, routed)           0.945    30.703    A4/A1/temp_count[15]_i_3_n_0
    SLICE_X1Y30          LUT6 (Prop_lut6_I1_O)        0.124    30.827 r  A4/A1/temp_count[15]_i_1/O
                         net (fo=16, routed)          0.791    31.617    A4/A1/temp_count[15]_i_1_n_0
    SLICE_X3Y27          FDRE                                         r  A4/A1/temp_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.505    37.992    A4/A1/clk_out
    SLICE_X3Y27          FDRE                                         r  A4/A1/temp_count_reg[4]/C
                         clock pessimism             -0.590    37.402    
                         clock uncertainty           -0.218    37.184    
    SLICE_X3Y27          FDRE (Setup_fdre_C_CE)      -0.205    36.979    A4/A1/temp_count_reg[4]
  -------------------------------------------------------------------
                         required time                         36.979    
                         arrival time                         -31.617    
  -------------------------------------------------------------------
                         slack                                  5.362    

Slack (MET) :             5.362ns  (required time - arrival time)
  Source:                 reading_on_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A4/A1/temp_count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_25_clk_wiz_0_0 rise@40.000ns - clk_source_clk_25_clk_wiz_0_0_1 rise@30.000ns)
  Data Path Delay:        4.021ns  (logic 0.704ns (17.509%)  route 3.317ns (82.491%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.008ns = ( 37.992 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.404ns = ( 27.596 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_source_clk_25_clk_wiz_0_0_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_in (IN)
                         net (fo=0)                   0.000    30.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    24.230 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    25.885    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         1.615    27.596    clk
    SLICE_X4Y25          FDRE                                         r  reading_on_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.456    28.052 r  reading_on_reg/Q
                         net (fo=15, routed)          1.581    29.634    A4/A1/led_OBUF[0]
    SLICE_X1Y26          LUT5 (Prop_lut5_I2_O)        0.124    29.758 f  A4/A1/temp_count[15]_i_3/O
                         net (fo=1, routed)           0.945    30.703    A4/A1/temp_count[15]_i_3_n_0
    SLICE_X1Y30          LUT6 (Prop_lut6_I1_O)        0.124    30.827 r  A4/A1/temp_count[15]_i_1/O
                         net (fo=16, routed)          0.791    31.617    A4/A1/temp_count[15]_i_1_n_0
    SLICE_X3Y27          FDRE                                         r  A4/A1/temp_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.505    37.992    A4/A1/clk_out
    SLICE_X3Y27          FDRE                                         r  A4/A1/temp_count_reg[5]/C
                         clock pessimism             -0.590    37.402    
                         clock uncertainty           -0.218    37.184    
    SLICE_X3Y27          FDRE (Setup_fdre_C_CE)      -0.205    36.979    A4/A1/temp_count_reg[5]
  -------------------------------------------------------------------
                         required time                         36.979    
                         arrival time                         -31.617    
  -------------------------------------------------------------------
                         slack                                  5.362    

Slack (MET) :             5.398ns  (required time - arrival time)
  Source:                 reading_on_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A4/A1/temp_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_25_clk_wiz_0_0 rise@40.000ns - clk_source_clk_25_clk_wiz_0_0_1 rise@30.000ns)
  Data Path Delay:        4.021ns  (logic 0.704ns (17.509%)  route 3.317ns (82.491%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.008ns = ( 37.992 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.404ns = ( 27.596 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_source_clk_25_clk_wiz_0_0_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_in (IN)
                         net (fo=0)                   0.000    30.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    24.230 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    25.885    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         1.615    27.596    clk
    SLICE_X4Y25          FDRE                                         r  reading_on_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.456    28.052 r  reading_on_reg/Q
                         net (fo=15, routed)          1.581    29.634    A4/A1/led_OBUF[0]
    SLICE_X1Y26          LUT5 (Prop_lut5_I2_O)        0.124    29.758 f  A4/A1/temp_count[15]_i_3/O
                         net (fo=1, routed)           0.945    30.703    A4/A1/temp_count[15]_i_3_n_0
    SLICE_X1Y30          LUT6 (Prop_lut6_I1_O)        0.124    30.827 r  A4/A1/temp_count[15]_i_1/O
                         net (fo=16, routed)          0.791    31.617    A4/A1/temp_count[15]_i_1_n_0
    SLICE_X2Y27          FDRE                                         r  A4/A1/temp_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.505    37.992    A4/A1/clk_out
    SLICE_X2Y27          FDRE                                         r  A4/A1/temp_count_reg[1]/C
                         clock pessimism             -0.590    37.402    
                         clock uncertainty           -0.218    37.184    
    SLICE_X2Y27          FDRE (Setup_fdre_C_CE)      -0.169    37.015    A4/A1/temp_count_reg[1]
  -------------------------------------------------------------------
                         required time                         37.015    
                         arrival time                         -31.617    
  -------------------------------------------------------------------
                         slack                                  5.398    

Slack (MET) :             5.398ns  (required time - arrival time)
  Source:                 reading_on_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A4/A1/temp_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_25_clk_wiz_0_0 rise@40.000ns - clk_source_clk_25_clk_wiz_0_0_1 rise@30.000ns)
  Data Path Delay:        4.021ns  (logic 0.704ns (17.509%)  route 3.317ns (82.491%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.008ns = ( 37.992 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.404ns = ( 27.596 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_source_clk_25_clk_wiz_0_0_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_in (IN)
                         net (fo=0)                   0.000    30.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    24.230 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    25.885    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         1.615    27.596    clk
    SLICE_X4Y25          FDRE                                         r  reading_on_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.456    28.052 r  reading_on_reg/Q
                         net (fo=15, routed)          1.581    29.634    A4/A1/led_OBUF[0]
    SLICE_X1Y26          LUT5 (Prop_lut5_I2_O)        0.124    29.758 f  A4/A1/temp_count[15]_i_3/O
                         net (fo=1, routed)           0.945    30.703    A4/A1/temp_count[15]_i_3_n_0
    SLICE_X1Y30          LUT6 (Prop_lut6_I1_O)        0.124    30.827 r  A4/A1/temp_count[15]_i_1/O
                         net (fo=16, routed)          0.791    31.617    A4/A1/temp_count[15]_i_1_n_0
    SLICE_X2Y27          FDRE                                         r  A4/A1/temp_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.505    37.992    A4/A1/clk_out
    SLICE_X2Y27          FDRE                                         r  A4/A1/temp_count_reg[2]/C
                         clock pessimism             -0.590    37.402    
                         clock uncertainty           -0.218    37.184    
    SLICE_X2Y27          FDRE (Setup_fdre_C_CE)      -0.169    37.015    A4/A1/temp_count_reg[2]
  -------------------------------------------------------------------
                         required time                         37.015    
                         arrival time                         -31.617    
  -------------------------------------------------------------------
                         slack                                  5.398    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 reading_on_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A4/A1/hpos_c_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25_clk_wiz_0_0 rise@0.000ns - clk_source_clk_25_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.863ns  (logic 0.141ns (16.333%)  route 0.722ns (83.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_source_clk_25_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         0.580    -0.549    clk
    SLICE_X4Y25          FDRE                                         r  reading_on_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  reading_on_reg/Q
                         net (fo=15, routed)          0.722     0.314    A4/A1/led_OBUF[0]
    SLICE_X0Y25          FDRE                                         r  A4/A1/hpos_c_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.850    -0.319    A4/A1/clk_out
    SLICE_X0Y25          FDRE                                         r  A4/A1/hpos_c_reg[9]/C
                         clock pessimism              0.087    -0.232    
                         clock uncertainty            0.218    -0.013    
    SLICE_X0Y25          FDRE (Hold_fdre_C_CE)       -0.039    -0.052    A4/A1/hpos_c_reg[9]
  -------------------------------------------------------------------
                         required time                          0.052    
                         arrival time                           0.314    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.438ns  (arrival time - required time)
  Source:                 reading_on_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A4/A1/hpos_c_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25_clk_wiz_0_0 rise@0.000ns - clk_source_clk_25_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.935ns  (logic 0.141ns (15.083%)  route 0.794ns (84.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_source_clk_25_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         0.580    -0.549    clk
    SLICE_X4Y25          FDRE                                         r  reading_on_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  reading_on_reg/Q
                         net (fo=15, routed)          0.794     0.385    A4/A1/led_OBUF[0]
    SLICE_X1Y25          FDRE                                         r  A4/A1/hpos_c_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.850    -0.319    A4/A1/clk_out
    SLICE_X1Y25          FDRE                                         r  A4/A1/hpos_c_reg[5]/C
                         clock pessimism              0.087    -0.232    
                         clock uncertainty            0.218    -0.013    
    SLICE_X1Y25          FDRE (Hold_fdre_C_CE)       -0.039    -0.052    A4/A1/hpos_c_reg[5]
  -------------------------------------------------------------------
                         required time                          0.052    
                         arrival time                           0.385    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.438ns  (arrival time - required time)
  Source:                 reading_on_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A4/A1/hpos_c_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25_clk_wiz_0_0 rise@0.000ns - clk_source_clk_25_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.935ns  (logic 0.141ns (15.083%)  route 0.794ns (84.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_source_clk_25_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         0.580    -0.549    clk
    SLICE_X4Y25          FDRE                                         r  reading_on_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  reading_on_reg/Q
                         net (fo=15, routed)          0.794     0.385    A4/A1/led_OBUF[0]
    SLICE_X1Y25          FDRE                                         r  A4/A1/hpos_c_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.850    -0.319    A4/A1/clk_out
    SLICE_X1Y25          FDRE                                         r  A4/A1/hpos_c_reg[7]/C
                         clock pessimism              0.087    -0.232    
                         clock uncertainty            0.218    -0.013    
    SLICE_X1Y25          FDRE (Hold_fdre_C_CE)       -0.039    -0.052    A4/A1/hpos_c_reg[7]
  -------------------------------------------------------------------
                         required time                          0.052    
                         arrival time                           0.385    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.438ns  (arrival time - required time)
  Source:                 reading_on_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A4/A1/hpos_c_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25_clk_wiz_0_0 rise@0.000ns - clk_source_clk_25_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.935ns  (logic 0.141ns (15.083%)  route 0.794ns (84.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_source_clk_25_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         0.580    -0.549    clk
    SLICE_X4Y25          FDRE                                         r  reading_on_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  reading_on_reg/Q
                         net (fo=15, routed)          0.794     0.385    A4/A1/led_OBUF[0]
    SLICE_X1Y25          FDRE                                         r  A4/A1/hpos_c_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.850    -0.319    A4/A1/clk_out
    SLICE_X1Y25          FDRE                                         r  A4/A1/hpos_c_reg[8]/C
                         clock pessimism              0.087    -0.232    
                         clock uncertainty            0.218    -0.013    
    SLICE_X1Y25          FDRE (Hold_fdre_C_CE)       -0.039    -0.052    A4/A1/hpos_c_reg[8]
  -------------------------------------------------------------------
                         required time                          0.052    
                         arrival time                           0.385    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.604ns  (arrival time - required time)
  Source:                 reading_on_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A5/A5/arrayW_reg_0_cooolgate_en_gate_5_cooolDelFlop/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25_clk_wiz_0_0 rise@0.000ns - clk_source_clk_25_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.212ns  (logic 0.186ns (15.341%)  route 1.026ns (84.659%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_source_clk_25_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         0.580    -0.549    clk
    SLICE_X4Y25          FDRE                                         r  reading_on_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  reading_on_reg/Q
                         net (fo=15, routed)          0.684     0.276    A5/led_OBUF[0]
    SLICE_X4Y28          LUT2 (Prop_lut2_I1_O)        0.045     0.321 r  A5/arrayW_reg_0_i_2/O
                         net (fo=3, routed)           0.342     0.663    A5/arrayW_reg_0_i_2_n_0
    SLICE_X4Y28          FDCE                                         r  A5/A5/arrayW_reg_0_cooolgate_en_gate_5_cooolDelFlop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.852    -0.317    A5/clk_out
    SLICE_X4Y28          FDCE                                         r  A5/A5/arrayW_reg_0_cooolgate_en_gate_5_cooolDelFlop/C
                         clock pessimism              0.087    -0.230    
                         clock uncertainty            0.218    -0.011    
    SLICE_X4Y28          FDCE (Hold_fdce_C_D)         0.070     0.059    A5/A5/arrayW_reg_0_cooolgate_en_gate_5_cooolDelFlop
  -------------------------------------------------------------------
                         required time                         -0.059    
                         arrival time                           0.663    
  -------------------------------------------------------------------
                         slack                                  0.604    

Slack (MET) :             0.614ns  (arrival time - required time)
  Source:                 reading_on_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A4/A1/hpos_c_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25_clk_wiz_0_0 rise@0.000ns - clk_source_clk_25_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.111ns  (logic 0.141ns (12.696%)  route 0.970ns (87.304%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_source_clk_25_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         0.580    -0.549    clk
    SLICE_X4Y25          FDRE                                         r  reading_on_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  reading_on_reg/Q
                         net (fo=15, routed)          0.970     0.561    A4/A1/led_OBUF[0]
    SLICE_X1Y24          FDRE                                         r  A4/A1/hpos_c_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.850    -0.319    A4/A1/clk_out
    SLICE_X1Y24          FDRE                                         r  A4/A1/hpos_c_reg[0]/C
                         clock pessimism              0.087    -0.232    
                         clock uncertainty            0.218    -0.013    
    SLICE_X1Y24          FDRE (Hold_fdre_C_CE)       -0.039    -0.052    A4/A1/hpos_c_reg[0]
  -------------------------------------------------------------------
                         required time                          0.052    
                         arrival time                           0.561    
  -------------------------------------------------------------------
                         slack                                  0.614    

Slack (MET) :             0.614ns  (arrival time - required time)
  Source:                 reading_on_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A4/A1/hpos_c_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25_clk_wiz_0_0 rise@0.000ns - clk_source_clk_25_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.111ns  (logic 0.141ns (12.696%)  route 0.970ns (87.304%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_source_clk_25_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         0.580    -0.549    clk
    SLICE_X4Y25          FDRE                                         r  reading_on_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  reading_on_reg/Q
                         net (fo=15, routed)          0.970     0.561    A4/A1/led_OBUF[0]
    SLICE_X1Y24          FDRE                                         r  A4/A1/hpos_c_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.850    -0.319    A4/A1/clk_out
    SLICE_X1Y24          FDRE                                         r  A4/A1/hpos_c_reg[1]/C
                         clock pessimism              0.087    -0.232    
                         clock uncertainty            0.218    -0.013    
    SLICE_X1Y24          FDRE (Hold_fdre_C_CE)       -0.039    -0.052    A4/A1/hpos_c_reg[1]
  -------------------------------------------------------------------
                         required time                          0.052    
                         arrival time                           0.561    
  -------------------------------------------------------------------
                         slack                                  0.614    

Slack (MET) :             0.614ns  (arrival time - required time)
  Source:                 reading_on_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A4/A1/hpos_c_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25_clk_wiz_0_0 rise@0.000ns - clk_source_clk_25_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.111ns  (logic 0.141ns (12.696%)  route 0.970ns (87.304%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_source_clk_25_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         0.580    -0.549    clk
    SLICE_X4Y25          FDRE                                         r  reading_on_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  reading_on_reg/Q
                         net (fo=15, routed)          0.970     0.561    A4/A1/led_OBUF[0]
    SLICE_X1Y24          FDRE                                         r  A4/A1/hpos_c_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.850    -0.319    A4/A1/clk_out
    SLICE_X1Y24          FDRE                                         r  A4/A1/hpos_c_reg[2]/C
                         clock pessimism              0.087    -0.232    
                         clock uncertainty            0.218    -0.013    
    SLICE_X1Y24          FDRE (Hold_fdre_C_CE)       -0.039    -0.052    A4/A1/hpos_c_reg[2]
  -------------------------------------------------------------------
                         required time                          0.052    
                         arrival time                           0.561    
  -------------------------------------------------------------------
                         slack                                  0.614    

Slack (MET) :             0.674ns  (arrival time - required time)
  Source:                 reading_on_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A4/A1/hpos_c_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25_clk_wiz_0_0 rise@0.000ns - clk_source_clk_25_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.171ns  (logic 0.141ns (12.042%)  route 1.030ns (87.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_source_clk_25_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         0.580    -0.549    clk
    SLICE_X4Y25          FDRE                                         r  reading_on_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  reading_on_reg/Q
                         net (fo=15, routed)          1.030     0.621    A4/A1/led_OBUF[0]
    SLICE_X0Y24          FDRE                                         r  A4/A1/hpos_c_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.850    -0.319    A4/A1/clk_out
    SLICE_X0Y24          FDRE                                         r  A4/A1/hpos_c_reg[3]/C
                         clock pessimism              0.087    -0.232    
                         clock uncertainty            0.218    -0.013    
    SLICE_X0Y24          FDRE (Hold_fdre_C_CE)       -0.039    -0.052    A4/A1/hpos_c_reg[3]
  -------------------------------------------------------------------
                         required time                          0.052    
                         arrival time                           0.621    
  -------------------------------------------------------------------
                         slack                                  0.674    

Slack (MET) :             0.674ns  (arrival time - required time)
  Source:                 reading_on_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A4/A1/hpos_c_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25_clk_wiz_0_0 rise@0.000ns - clk_source_clk_25_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.171ns  (logic 0.141ns (12.042%)  route 1.030ns (87.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_source_clk_25_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         0.580    -0.549    clk
    SLICE_X4Y25          FDRE                                         r  reading_on_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  reading_on_reg/Q
                         net (fo=15, routed)          1.030     0.621    A4/A1/led_OBUF[0]
    SLICE_X0Y24          FDRE                                         r  A4/A1/hpos_c_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.850    -0.319    A4/A1/clk_out
    SLICE_X0Y24          FDRE                                         r  A4/A1/hpos_c_reg[4]/C
                         clock pessimism              0.087    -0.232    
                         clock uncertainty            0.218    -0.013    
    SLICE_X0Y24          FDRE (Hold_fdre_C_CE)       -0.039    -0.052    A4/A1/hpos_c_reg[4]
  -------------------------------------------------------------------
                         required time                          0.052    
                         arrival time                           0.621    
  -------------------------------------------------------------------
                         slack                                  0.674    





---------------------------------------------------------------------------------------------------
From Clock:  clk_source_clk_25_clk_wiz_0_0_1
  To Clock:  clk_source_clk_25_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.177ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.177ns  (required time - arrival time)
  Source:                 A2/A2/row1_s1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A5/arrayW_reg_1/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_source_clk_25_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_source_clk_25_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_source_clk_25_clk_wiz_0_0 rise@10.000ns - clk_source_clk_25_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.954ns  (logic 1.944ns (21.712%)  route 7.010ns (78.288%))
  Logic Levels:           12  (LUT5=7 LUT6=5)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.024ns = ( 7.976 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.395ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_source_clk_25_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         1.624    -2.395    A2/A2/clk_source
    SLICE_X7Y31          FDRE                                         r  A2/A2/row1_s1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y31          FDRE (Prop_fdre_C_Q)         0.456    -1.939 r  A2/A2/row1_s1_reg[0]/Q
                         net (fo=15, routed)          1.110    -0.829    A2/A2/row1_s1[0]
    SLICE_X5Y29          LUT5 (Prop_lut5_I0_O)        0.124    -0.705 f  A2/A2/arrayW_reg_0_i_163/O
                         net (fo=3, routed)           0.318    -0.387    A2/A2/p_1_in__0__0[1]
    SLICE_X3Y29          LUT6 (Prop_lut6_I5_O)        0.124    -0.263 f  A2/A2/arrayW_reg_0_i_139/O
                         net (fo=3, routed)           0.596     0.333    A2/A2/arrayW_reg_0_i_139_n_0
    SLICE_X0Y30          LUT5 (Prop_lut5_I2_O)        0.124     0.457 f  A2/A2/arrayW_reg_0_i_98/O
                         net (fo=3, routed)           0.606     1.063    A2/A2/arrayW_reg_0_i_98_n_0
    SLICE_X2Y30          LUT5 (Prop_lut5_I2_O)        0.124     1.187 f  A2/A2/arrayW_reg_0_i_54/O
                         net (fo=3, routed)           0.605     1.792    A2/A2/arrayW_reg_0_i_54_n_0
    SLICE_X5Y29          LUT5 (Prop_lut5_I2_O)        0.124     1.916 f  A2/A2/arrayW_reg_0_i_22/O
                         net (fo=3, routed)           0.166     2.082    A2/A2/arrayW_reg_0_i_22_n_0
    SLICE_X5Y29          LUT6 (Prop_lut6_I5_O)        0.124     2.206 r  A2/A2/arrayW_reg_0_i_40/O
                         net (fo=11, routed)          0.512     2.719    A2/A2/Gx[10]
    SLICE_X6Y28          LUT6 (Prop_lut6_I5_O)        0.124     2.843 r  A2/A2/arrayW_reg_0_i_118/O
                         net (fo=3, routed)           0.891     3.734    A2/A2/abs_gx[3]
    SLICE_X9Y29          LUT5 (Prop_lut5_I4_O)        0.124     3.858 r  A2/A2/arrayW_reg_0_i_73/O
                         net (fo=3, routed)           0.329     4.187    A2/A2/arrayW_reg_0_i_73_n_0
    SLICE_X10Y29         LUT5 (Prop_lut5_I2_O)        0.124     4.311 r  A2/A2/arrayW_reg_0_i_37/O
                         net (fo=3, routed)           0.429     4.739    A2/A2/arrayW_reg_0_i_37_n_0
    SLICE_X11Y30         LUT6 (Prop_lut6_I2_O)        0.124     4.863 r  A2/A2/arrayW_reg_0_i_25/O
                         net (fo=1, routed)           0.572     5.435    A2/A2/sum_in[8]
    SLICE_X11Y29         LUT5 (Prop_lut5_I1_O)        0.124     5.559 r  A2/A2/arrayW_reg_0_i_8/O
                         net (fo=1, routed)           0.319     5.879    A2/A2/arrayW_reg_0_i_8_n_0
    SLICE_X8Y29          LUT6 (Prop_lut6_I5_O)        0.124     6.003 r  A2/A2/arrayW_reg_0_i_3/O
                         net (fo=2, routed)           0.556     6.559    A5/data_in
    RAMB36_X0Y7          RAMB36E1                                     r  A5/arrayW_reg_1/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_source_clk_25_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750     4.819 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     6.396    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         1.490     7.976    A5/clk_source
    RAMB36_X0Y7          RAMB36E1                                     r  A5/arrayW_reg_1/CLKARDCLK
                         clock pessimism             -0.425     7.551    
                         clock uncertainty           -0.077     7.474    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737     6.737    A5/arrayW_reg_1
  -------------------------------------------------------------------
                         required time                          6.737    
                         arrival time                          -6.559    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.231ns  (required time - arrival time)
  Source:                 A2/A2/row1_s1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A5/arrayW_reg_0/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_source_clk_25_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_source_clk_25_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_source_clk_25_clk_wiz_0_0 rise@10.000ns - clk_source_clk_25_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.896ns  (logic 1.944ns (21.852%)  route 6.952ns (78.148%))
  Logic Levels:           12  (LUT5=7 LUT6=5)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.028ns = ( 7.972 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.395ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_source_clk_25_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         1.624    -2.395    A2/A2/clk_source
    SLICE_X7Y31          FDRE                                         r  A2/A2/row1_s1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y31          FDRE (Prop_fdre_C_Q)         0.456    -1.939 r  A2/A2/row1_s1_reg[0]/Q
                         net (fo=15, routed)          1.110    -0.829    A2/A2/row1_s1[0]
    SLICE_X5Y29          LUT5 (Prop_lut5_I0_O)        0.124    -0.705 f  A2/A2/arrayW_reg_0_i_163/O
                         net (fo=3, routed)           0.318    -0.387    A2/A2/p_1_in__0__0[1]
    SLICE_X3Y29          LUT6 (Prop_lut6_I5_O)        0.124    -0.263 f  A2/A2/arrayW_reg_0_i_139/O
                         net (fo=3, routed)           0.596     0.333    A2/A2/arrayW_reg_0_i_139_n_0
    SLICE_X0Y30          LUT5 (Prop_lut5_I2_O)        0.124     0.457 f  A2/A2/arrayW_reg_0_i_98/O
                         net (fo=3, routed)           0.606     1.063    A2/A2/arrayW_reg_0_i_98_n_0
    SLICE_X2Y30          LUT5 (Prop_lut5_I2_O)        0.124     1.187 f  A2/A2/arrayW_reg_0_i_54/O
                         net (fo=3, routed)           0.605     1.792    A2/A2/arrayW_reg_0_i_54_n_0
    SLICE_X5Y29          LUT5 (Prop_lut5_I2_O)        0.124     1.916 f  A2/A2/arrayW_reg_0_i_22/O
                         net (fo=3, routed)           0.166     2.082    A2/A2/arrayW_reg_0_i_22_n_0
    SLICE_X5Y29          LUT6 (Prop_lut6_I5_O)        0.124     2.206 r  A2/A2/arrayW_reg_0_i_40/O
                         net (fo=11, routed)          0.512     2.719    A2/A2/Gx[10]
    SLICE_X6Y28          LUT6 (Prop_lut6_I5_O)        0.124     2.843 r  A2/A2/arrayW_reg_0_i_118/O
                         net (fo=3, routed)           0.891     3.734    A2/A2/abs_gx[3]
    SLICE_X9Y29          LUT5 (Prop_lut5_I4_O)        0.124     3.858 r  A2/A2/arrayW_reg_0_i_73/O
                         net (fo=3, routed)           0.329     4.187    A2/A2/arrayW_reg_0_i_73_n_0
    SLICE_X10Y29         LUT5 (Prop_lut5_I2_O)        0.124     4.311 r  A2/A2/arrayW_reg_0_i_37/O
                         net (fo=3, routed)           0.429     4.739    A2/A2/arrayW_reg_0_i_37_n_0
    SLICE_X11Y30         LUT6 (Prop_lut6_I2_O)        0.124     4.863 r  A2/A2/arrayW_reg_0_i_25/O
                         net (fo=1, routed)           0.572     5.435    A2/A2/sum_in[8]
    SLICE_X11Y29         LUT5 (Prop_lut5_I1_O)        0.124     5.559 r  A2/A2/arrayW_reg_0_i_8/O
                         net (fo=1, routed)           0.319     5.879    A2/A2/arrayW_reg_0_i_8_n_0
    SLICE_X8Y29          LUT6 (Prop_lut6_I5_O)        0.124     6.003 r  A2/A2/arrayW_reg_0_i_3/O
                         net (fo=2, routed)           0.499     6.502    A5/data_in
    RAMB36_X0Y6          RAMB36E1                                     r  A5/arrayW_reg_0/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_source_clk_25_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750     4.819 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     6.396    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         1.486     7.972    A5/clk_source
    RAMB36_X0Y6          RAMB36E1                                     r  A5/arrayW_reg_0/CLKARDCLK
                         clock pessimism             -0.425     7.547    
                         clock uncertainty           -0.077     7.470    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737     6.733    A5/arrayW_reg_0
  -------------------------------------------------------------------
                         required time                          6.733    
                         arrival time                          -6.502    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             1.919ns  (required time - arrival time)
  Source:                 A2/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A2/A1/row_buffer1_reg_r_64_r/CE
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_source_clk_25_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_source_clk_25_clk_wiz_0_0 rise@10.000ns - clk_source_clk_25_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        7.786ns  (logic 0.580ns (7.449%)  route 7.206ns (92.551%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.063ns = ( 7.937 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.462ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_source_clk_25_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         1.557    -2.462    A2/clk_source
    SLICE_X13Y19         FDRE                                         r  A2/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y19         FDRE (Prop_fdre_C_Q)         0.456    -2.006 r  A2/state_reg[0]/Q
                         net (fo=41, routed)          2.401     0.395    A2/A1/state_reg[1][0]
    SLICE_X4Y27          LUT3 (Prop_lut3_I1_O)        0.124     0.519 r  A2/A1/pixel[7]_i_1/O
                         net (fo=457, routed)         4.805     5.324    A2/A1/pixel_reg[7]_0
    SLICE_X15Y6          FDRE                                         r  A2/A1/row_buffer1_reg_r_64_r/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_source_clk_25_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750     4.819 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     6.396    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         1.450     7.937    A2/A1/clk_source
    SLICE_X15Y6          FDRE                                         r  A2/A1/row_buffer1_reg_r_64_r/C
                         clock pessimism             -0.411     7.525    
                         clock uncertainty           -0.077     7.448    
    SLICE_X15Y6          FDRE (Setup_fdre_C_CE)      -0.205     7.243    A2/A1/row_buffer1_reg_r_64_r
  -------------------------------------------------------------------
                         required time                          7.243    
                         arrival time                          -5.324    
  -------------------------------------------------------------------
                         slack                                  1.919    

Slack (MET) :             1.919ns  (required time - arrival time)
  Source:                 A2/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A2/A1/row_buffer1_reg_r_65_r/CE
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_source_clk_25_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_source_clk_25_clk_wiz_0_0 rise@10.000ns - clk_source_clk_25_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        7.786ns  (logic 0.580ns (7.449%)  route 7.206ns (92.551%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.063ns = ( 7.937 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.462ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_source_clk_25_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         1.557    -2.462    A2/clk_source
    SLICE_X13Y19         FDRE                                         r  A2/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y19         FDRE (Prop_fdre_C_Q)         0.456    -2.006 r  A2/state_reg[0]/Q
                         net (fo=41, routed)          2.401     0.395    A2/A1/state_reg[1][0]
    SLICE_X4Y27          LUT3 (Prop_lut3_I1_O)        0.124     0.519 r  A2/A1/pixel[7]_i_1/O
                         net (fo=457, routed)         4.805     5.324    A2/A1/pixel_reg[7]_0
    SLICE_X15Y6          FDRE                                         r  A2/A1/row_buffer1_reg_r_65_r/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_source_clk_25_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750     4.819 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     6.396    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         1.450     7.937    A2/A1/clk_source
    SLICE_X15Y6          FDRE                                         r  A2/A1/row_buffer1_reg_r_65_r/C
                         clock pessimism             -0.411     7.525    
                         clock uncertainty           -0.077     7.448    
    SLICE_X15Y6          FDRE (Setup_fdre_C_CE)      -0.205     7.243    A2/A1/row_buffer1_reg_r_65_r
  -------------------------------------------------------------------
                         required time                          7.243    
                         arrival time                          -5.324    
  -------------------------------------------------------------------
                         slack                                  1.919    

Slack (MET) :             1.919ns  (required time - arrival time)
  Source:                 A2/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A2/A1/row_buffer1_reg_r_66_r/CE
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_source_clk_25_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_source_clk_25_clk_wiz_0_0 rise@10.000ns - clk_source_clk_25_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        7.786ns  (logic 0.580ns (7.449%)  route 7.206ns (92.551%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.063ns = ( 7.937 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.462ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_source_clk_25_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         1.557    -2.462    A2/clk_source
    SLICE_X13Y19         FDRE                                         r  A2/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y19         FDRE (Prop_fdre_C_Q)         0.456    -2.006 r  A2/state_reg[0]/Q
                         net (fo=41, routed)          2.401     0.395    A2/A1/state_reg[1][0]
    SLICE_X4Y27          LUT3 (Prop_lut3_I1_O)        0.124     0.519 r  A2/A1/pixel[7]_i_1/O
                         net (fo=457, routed)         4.805     5.324    A2/A1/pixel_reg[7]_0
    SLICE_X15Y6          FDRE                                         r  A2/A1/row_buffer1_reg_r_66_r/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_source_clk_25_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750     4.819 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     6.396    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         1.450     7.937    A2/A1/clk_source
    SLICE_X15Y6          FDRE                                         r  A2/A1/row_buffer1_reg_r_66_r/C
                         clock pessimism             -0.411     7.525    
                         clock uncertainty           -0.077     7.448    
    SLICE_X15Y6          FDRE (Setup_fdre_C_CE)      -0.205     7.243    A2/A1/row_buffer1_reg_r_66_r
  -------------------------------------------------------------------
                         required time                          7.243    
                         arrival time                          -5.324    
  -------------------------------------------------------------------
                         slack                                  1.919    

Slack (MET) :             1.919ns  (required time - arrival time)
  Source:                 A2/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A2/A1/row_buffer1_reg_r_67_r/CE
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_source_clk_25_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_source_clk_25_clk_wiz_0_0 rise@10.000ns - clk_source_clk_25_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        7.786ns  (logic 0.580ns (7.449%)  route 7.206ns (92.551%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.063ns = ( 7.937 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.462ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_source_clk_25_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         1.557    -2.462    A2/clk_source
    SLICE_X13Y19         FDRE                                         r  A2/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y19         FDRE (Prop_fdre_C_Q)         0.456    -2.006 r  A2/state_reg[0]/Q
                         net (fo=41, routed)          2.401     0.395    A2/A1/state_reg[1][0]
    SLICE_X4Y27          LUT3 (Prop_lut3_I1_O)        0.124     0.519 r  A2/A1/pixel[7]_i_1/O
                         net (fo=457, routed)         4.805     5.324    A2/A1/pixel_reg[7]_0
    SLICE_X15Y6          FDRE                                         r  A2/A1/row_buffer1_reg_r_67_r/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_source_clk_25_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750     4.819 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     6.396    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         1.450     7.937    A2/A1/clk_source
    SLICE_X15Y6          FDRE                                         r  A2/A1/row_buffer1_reg_r_67_r/C
                         clock pessimism             -0.411     7.525    
                         clock uncertainty           -0.077     7.448    
    SLICE_X15Y6          FDRE (Setup_fdre_C_CE)      -0.205     7.243    A2/A1/row_buffer1_reg_r_67_r
  -------------------------------------------------------------------
                         required time                          7.243    
                         arrival time                          -5.324    
  -------------------------------------------------------------------
                         slack                                  1.919    

Slack (MET) :             1.919ns  (required time - arrival time)
  Source:                 A2/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A2/A1/row_buffer1_reg_r_68_r/CE
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_source_clk_25_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_source_clk_25_clk_wiz_0_0 rise@10.000ns - clk_source_clk_25_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        7.786ns  (logic 0.580ns (7.449%)  route 7.206ns (92.551%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.063ns = ( 7.937 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.462ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_source_clk_25_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         1.557    -2.462    A2/clk_source
    SLICE_X13Y19         FDRE                                         r  A2/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y19         FDRE (Prop_fdre_C_Q)         0.456    -2.006 r  A2/state_reg[0]/Q
                         net (fo=41, routed)          2.401     0.395    A2/A1/state_reg[1][0]
    SLICE_X4Y27          LUT3 (Prop_lut3_I1_O)        0.124     0.519 r  A2/A1/pixel[7]_i_1/O
                         net (fo=457, routed)         4.805     5.324    A2/A1/pixel_reg[7]_0
    SLICE_X15Y6          FDRE                                         r  A2/A1/row_buffer1_reg_r_68_r/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_source_clk_25_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750     4.819 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     6.396    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         1.450     7.937    A2/A1/clk_source
    SLICE_X15Y6          FDRE                                         r  A2/A1/row_buffer1_reg_r_68_r/C
                         clock pessimism             -0.411     7.525    
                         clock uncertainty           -0.077     7.448    
    SLICE_X15Y6          FDRE (Setup_fdre_C_CE)      -0.205     7.243    A2/A1/row_buffer1_reg_r_68_r
  -------------------------------------------------------------------
                         required time                          7.243    
                         arrival time                          -5.324    
  -------------------------------------------------------------------
                         slack                                  1.919    

Slack (MET) :             1.919ns  (required time - arrival time)
  Source:                 A2/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A2/A1/row_buffer1_reg_r_69_r/CE
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_source_clk_25_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_source_clk_25_clk_wiz_0_0 rise@10.000ns - clk_source_clk_25_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        7.786ns  (logic 0.580ns (7.449%)  route 7.206ns (92.551%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.063ns = ( 7.937 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.462ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_source_clk_25_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         1.557    -2.462    A2/clk_source
    SLICE_X13Y19         FDRE                                         r  A2/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y19         FDRE (Prop_fdre_C_Q)         0.456    -2.006 r  A2/state_reg[0]/Q
                         net (fo=41, routed)          2.401     0.395    A2/A1/state_reg[1][0]
    SLICE_X4Y27          LUT3 (Prop_lut3_I1_O)        0.124     0.519 r  A2/A1/pixel[7]_i_1/O
                         net (fo=457, routed)         4.805     5.324    A2/A1/pixel_reg[7]_0
    SLICE_X15Y6          FDRE                                         r  A2/A1/row_buffer1_reg_r_69_r/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_source_clk_25_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750     4.819 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     6.396    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         1.450     7.937    A2/A1/clk_source
    SLICE_X15Y6          FDRE                                         r  A2/A1/row_buffer1_reg_r_69_r/C
                         clock pessimism             -0.411     7.525    
                         clock uncertainty           -0.077     7.448    
    SLICE_X15Y6          FDRE (Setup_fdre_C_CE)      -0.205     7.243    A2/A1/row_buffer1_reg_r_69_r
  -------------------------------------------------------------------
                         required time                          7.243    
                         arrival time                          -5.324    
  -------------------------------------------------------------------
                         slack                                  1.919    

Slack (MET) :             1.919ns  (required time - arrival time)
  Source:                 A2/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A2/A1/row_buffer1_reg_r_70_r/CE
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_source_clk_25_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_source_clk_25_clk_wiz_0_0 rise@10.000ns - clk_source_clk_25_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        7.786ns  (logic 0.580ns (7.449%)  route 7.206ns (92.551%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.063ns = ( 7.937 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.462ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_source_clk_25_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         1.557    -2.462    A2/clk_source
    SLICE_X13Y19         FDRE                                         r  A2/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y19         FDRE (Prop_fdre_C_Q)         0.456    -2.006 r  A2/state_reg[0]/Q
                         net (fo=41, routed)          2.401     0.395    A2/A1/state_reg[1][0]
    SLICE_X4Y27          LUT3 (Prop_lut3_I1_O)        0.124     0.519 r  A2/A1/pixel[7]_i_1/O
                         net (fo=457, routed)         4.805     5.324    A2/A1/pixel_reg[7]_0
    SLICE_X15Y6          FDRE                                         r  A2/A1/row_buffer1_reg_r_70_r/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_source_clk_25_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750     4.819 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     6.396    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         1.450     7.937    A2/A1/clk_source
    SLICE_X15Y6          FDRE                                         r  A2/A1/row_buffer1_reg_r_70_r/C
                         clock pessimism             -0.411     7.525    
                         clock uncertainty           -0.077     7.448    
    SLICE_X15Y6          FDRE (Setup_fdre_C_CE)      -0.205     7.243    A2/A1/row_buffer1_reg_r_70_r
  -------------------------------------------------------------------
                         required time                          7.243    
                         arrival time                          -5.324    
  -------------------------------------------------------------------
                         slack                                  1.919    

Slack (MET) :             1.919ns  (required time - arrival time)
  Source:                 A2/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A2/A1/row_buffer1_reg_r_71_r/CE
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_source_clk_25_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_source_clk_25_clk_wiz_0_0 rise@10.000ns - clk_source_clk_25_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        7.786ns  (logic 0.580ns (7.449%)  route 7.206ns (92.551%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.063ns = ( 7.937 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.462ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_source_clk_25_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         1.557    -2.462    A2/clk_source
    SLICE_X13Y19         FDRE                                         r  A2/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y19         FDRE (Prop_fdre_C_Q)         0.456    -2.006 r  A2/state_reg[0]/Q
                         net (fo=41, routed)          2.401     0.395    A2/A1/state_reg[1][0]
    SLICE_X4Y27          LUT3 (Prop_lut3_I1_O)        0.124     0.519 r  A2/A1/pixel[7]_i_1/O
                         net (fo=457, routed)         4.805     5.324    A2/A1/pixel_reg[7]_0
    SLICE_X15Y6          FDRE                                         r  A2/A1/row_buffer1_reg_r_71_r/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_source_clk_25_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750     4.819 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     6.396    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         1.450     7.937    A2/A1/clk_source
    SLICE_X15Y6          FDRE                                         r  A2/A1/row_buffer1_reg_r_71_r/C
                         clock pessimism             -0.411     7.525    
                         clock uncertainty           -0.077     7.448    
    SLICE_X15Y6          FDRE (Setup_fdre_C_CE)      -0.205     7.243    A2/A1/row_buffer1_reg_r_71_r
  -------------------------------------------------------------------
                         required time                          7.243    
                         arrival time                          -5.324    
  -------------------------------------------------------------------
                         slack                                  1.919    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 A2/A1/pixel_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A2/A1/row_buffer1_reg[31][2]_srl32___A2_A1_row_buffer1_reg_r_30/D
                            (rising edge-triggered cell SRLC32E clocked by clk_source_clk_25_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_source_clk_25_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_source_clk_25_clk_wiz_0_0 rise@0.000ns - clk_source_clk_25_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.340%)  route 0.184ns (56.660%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_source_clk_25_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         0.588    -0.541    A2/A1/clk_source
    SLICE_X3Y18          FDRE                                         r  A2/A1/pixel_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  A2/A1/pixel_reg[2]/Q
                         net (fo=2, routed)           0.184    -0.216    A2/A1/Q[2]
    SLICE_X2Y19          SRLC32E                                      r  A2/A1/row_buffer1_reg[31][2]_srl32___A2_A1_row_buffer1_reg_r_30/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_source_clk_25_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         0.856    -0.313    A2/A1/clk_source
    SLICE_X2Y19          SRLC32E                                      r  A2/A1/row_buffer1_reg[31][2]_srl32___A2_A1_row_buffer1_reg_r_30/CLK
                         clock pessimism             -0.216    -0.528    
                         clock uncertainty            0.077    -0.451    
    SLICE_X2Y19          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.268    A2/A1/row_buffer1_reg[31][2]_srl32___A2_A1_row_buffer1_reg_r_30
  -------------------------------------------------------------------
                         required time                          0.268    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 A2/A1/row_buffer1_reg[255][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A2/A1/row_buffer2_reg[31][4]_srl32___A2_A1_row_buffer1_reg_r_30/D
                            (rising edge-triggered cell SRLC32E clocked by clk_source_clk_25_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_source_clk_25_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_source_clk_25_clk_wiz_0_0 rise@0.000ns - clk_source_clk_25_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.164ns (47.337%)  route 0.182ns (52.663%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.343ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_source_clk_25_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         0.559    -0.570    A2/A1/clk_source
    SLICE_X8Y18          FDRE                                         r  A2/A1/row_buffer1_reg[255][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y18          FDRE (Prop_fdre_C_Q)         0.164    -0.406 r  A2/A1/row_buffer1_reg[255][4]/Q
                         net (fo=2, routed)           0.182    -0.224    A2/A1/D[4]
    SLICE_X10Y19         SRLC32E                                      r  A2/A1/row_buffer2_reg[31][4]_srl32___A2_A1_row_buffer1_reg_r_30/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_source_clk_25_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         0.826    -0.343    A2/A1/clk_source
    SLICE_X10Y19         SRLC32E                                      r  A2/A1/row_buffer2_reg[31][4]_srl32___A2_A1_row_buffer1_reg_r_30/CLK
                         clock pessimism             -0.195    -0.537    
                         clock uncertainty            0.077    -0.460    
    SLICE_X10Y19         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.277    A2/A1/row_buffer2_reg[31][4]_srl32___A2_A1_row_buffer1_reg_r_30
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 A2/A1/row_buffer1_reg[255][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A2/A1/row_buffer2_reg[31][5]_srl32___A2_A1_row_buffer1_reg_r_30/D
                            (rising edge-triggered cell SRLC32E clocked by clk_source_clk_25_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_source_clk_25_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_source_clk_25_clk_wiz_0_0 rise@0.000ns - clk_source_clk_25_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.168%)  route 0.193ns (57.832%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_source_clk_25_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         0.584    -0.545    A2/A1/clk_source
    SLICE_X7Y20          FDRE                                         r  A2/A1/row_buffer1_reg[255][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y20          FDRE (Prop_fdre_C_Q)         0.141    -0.404 r  A2/A1/row_buffer1_reg[255][5]/Q
                         net (fo=2, routed)           0.193    -0.211    A2/A1/D[5]
    SLICE_X6Y21          SRLC32E                                      r  A2/A1/row_buffer2_reg[31][5]_srl32___A2_A1_row_buffer1_reg_r_30/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_source_clk_25_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         0.852    -0.317    A2/A1/clk_source
    SLICE_X6Y21          SRLC32E                                      r  A2/A1/row_buffer2_reg[31][5]_srl32___A2_A1_row_buffer1_reg_r_30/CLK
                         clock pessimism             -0.216    -0.532    
                         clock uncertainty            0.077    -0.455    
    SLICE_X6Y21          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.272    A2/A1/row_buffer2_reg[31][5]_srl32___A2_A1_row_buffer1_reg_r_30
  -------------------------------------------------------------------
                         required time                          0.272    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 A1/EOF_Count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A1/EOF_Count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_source_clk_25_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_source_clk_25_clk_wiz_0_0 rise@0.000ns - clk_source_clk_25_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.421%)  route 0.098ns (34.579%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.309ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_source_clk_25_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         0.590    -0.539    A1/clk_source
    SLICE_X7Y12          FDRE                                         r  A1/EOF_Count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y12          FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  A1/EOF_Count_reg[7]/Q
                         net (fo=5, routed)           0.098    -0.300    A1/EOF_Count_reg__0[7]
    SLICE_X6Y12          LUT6 (Prop_lut6_I4_O)        0.045    -0.255 r  A1/EOF_Count[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.255    A1/p_0_in[10]
    SLICE_X6Y12          FDRE                                         r  A1/EOF_Count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_source_clk_25_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         0.860    -0.309    A1/clk_source
    SLICE_X6Y12          FDRE                                         r  A1/EOF_Count_reg[10]/C
                         clock pessimism             -0.218    -0.526    
                         clock uncertainty            0.077    -0.449    
    SLICE_X6Y12          FDRE (Hold_fdre_C_D)         0.121    -0.328    A1/EOF_Count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 A2/address_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A2/address_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_source_clk_25_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_source_clk_25_clk_wiz_0_0 rise@0.000ns - clk_source_clk_25_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.186ns (64.186%)  route 0.104ns (35.814%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.348ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_source_clk_25_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         0.554    -0.575    A2/clk_source
    SLICE_X9Y26          FDRE                                         r  A2/address_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y26          FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  A2/address_count_reg[3]/Q
                         net (fo=6, routed)           0.104    -0.331    A2/arrayW_reg_1[3]
    SLICE_X8Y26          LUT6 (Prop_lut6_I1_O)        0.045    -0.286 r  A2/address_count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.286    A2/address_count[4]_i_1_n_0
    SLICE_X8Y26          FDRE                                         r  A2/address_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_source_clk_25_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         0.821    -0.348    A2/clk_source
    SLICE_X8Y26          FDRE                                         r  A2/address_count_reg[4]/C
                         clock pessimism             -0.215    -0.562    
                         clock uncertainty            0.077    -0.485    
    SLICE_X8Y26          FDRE (Hold_fdre_C_D)         0.120    -0.365    A2/address_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 A2/A1/row_buffer1_reg_r_31_r/C
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A2/A1/row_buffer1_reg_r_32_r/D
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_source_clk_25_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_source_clk_25_clk_wiz_0_0 rise@0.000ns - clk_source_clk_25_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.164ns (61.847%)  route 0.101ns (38.153%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.334ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_source_clk_25_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         0.565    -0.564    A2/A1/clk_source
    SLICE_X12Y8          FDRE                                         r  A2/A1/row_buffer1_reg_r_31_r/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y8          FDRE (Prop_fdre_C_Q)         0.164    -0.400 r  A2/A1/row_buffer1_reg_r_31_r/Q
                         net (fo=1, routed)           0.101    -0.299    A2/A1/row_buffer1_reg_r_31_r_n_0
    SLICE_X14Y8          FDRE                                         r  A2/A1/row_buffer1_reg_r_32_r/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_source_clk_25_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         0.835    -0.334    A2/A1/clk_source
    SLICE_X14Y8          FDRE                                         r  A2/A1/row_buffer1_reg_r_32_r/C
                         clock pessimism             -0.215    -0.548    
                         clock uncertainty            0.077    -0.471    
    SLICE_X14Y8          FDRE (Hold_fdre_C_D)         0.075    -0.396    A2/A1/row_buffer1_reg_r_32_r
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 A2/A1/row_buffer1_reg_r_103_r/C
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A2/A1/row_buffer1_reg_r_104_r/D
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_source_clk_25_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_source_clk_25_clk_wiz_0_0 rise@0.000ns - clk_source_clk_25_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.141ns (59.702%)  route 0.095ns (40.298%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_source_clk_25_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         0.563    -0.566    A2/A1/clk_source
    SLICE_X15Y12         FDRE                                         r  A2/A1/row_buffer1_reg_r_103_r/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  A2/A1/row_buffer1_reg_r_103_r/Q
                         net (fo=1, routed)           0.095    -0.330    A2/A1/row_buffer1_reg_r_103_r_n_0
    SLICE_X13Y12         FDRE                                         r  A2/A1/row_buffer1_reg_r_104_r/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_source_clk_25_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         0.832    -0.337    A2/A1/clk_source
    SLICE_X13Y12         FDRE                                         r  A2/A1/row_buffer1_reg_r_104_r/C
                         clock pessimism             -0.215    -0.551    
                         clock uncertainty            0.077    -0.474    
    SLICE_X13Y12         FDRE (Hold_fdre_C_D)         0.046    -0.428    A2/A1/row_buffer1_reg_r_104_r
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 A1/EOF_Count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A1/EOF_Count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_source_clk_25_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_source_clk_25_clk_wiz_0_0 rise@0.000ns - clk_source_clk_25_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.186ns (66.111%)  route 0.095ns (33.889%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.309ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_source_clk_25_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         0.590    -0.539    A1/clk_source
    SLICE_X4Y12          FDRE                                         r  A1/EOF_Count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  A1/EOF_Count_reg[12]/Q
                         net (fo=5, routed)           0.095    -0.303    A1/EOF_Count_reg__0[12]
    SLICE_X5Y12          LUT5 (Prop_lut5_I1_O)        0.045    -0.258 r  A1/EOF_Count[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.258    A1/p_0_in[14]
    SLICE_X5Y12          FDRE                                         r  A1/EOF_Count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_source_clk_25_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         0.860    -0.309    A1/clk_source
    SLICE_X5Y12          FDRE                                         r  A1/EOF_Count_reg[14]/C
                         clock pessimism             -0.218    -0.526    
                         clock uncertainty            0.077    -0.449    
    SLICE_X5Y12          FDRE (Hold_fdre_C_D)         0.092    -0.357    A1/EOF_Count_reg[14]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 A2/A1/row_buffer1_reg[255][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A2/A1/row_buffer2_reg[31][2]_srl32___A2_A1_row_buffer1_reg_r_30/D
                            (rising edge-triggered cell SRLC32E clocked by clk_source_clk_25_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_source_clk_25_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_source_clk_25_clk_wiz_0_0 rise@0.000ns - clk_source_clk_25_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.023%)  route 0.250ns (63.977%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_source_clk_25_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         0.584    -0.545    A2/A1/clk_source
    SLICE_X7Y20          FDRE                                         r  A2/A1/row_buffer1_reg[255][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y20          FDRE (Prop_fdre_C_Q)         0.141    -0.404 r  A2/A1/row_buffer1_reg[255][2]/Q
                         net (fo=2, routed)           0.250    -0.154    A2/A1/D[2]
    SLICE_X2Y24          SRLC32E                                      r  A2/A1/row_buffer2_reg[31][2]_srl32___A2_A1_row_buffer1_reg_r_30/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_source_clk_25_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         0.850    -0.319    A2/A1/clk_source
    SLICE_X2Y24          SRLC32E                                      r  A2/A1/row_buffer2_reg[31][2]_srl32___A2_A1_row_buffer1_reg_r_30/CLK
                         clock pessimism             -0.195    -0.513    
                         clock uncertainty            0.077    -0.436    
    SLICE_X2Y24          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.253    A2/A1/row_buffer2_reg[31][2]_srl32___A2_A1_row_buffer1_reg_r_30
  -------------------------------------------------------------------
                         required time                          0.253    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 A2/A2/row2_s2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A2/A2/row2_s3_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_source_clk_25_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_source_clk_25_clk_wiz_0_0 rise@0.000ns - clk_source_clk_25_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_source_clk_25_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         0.588    -0.541    A2/A2/clk_source
    SLICE_X5Y33          FDRE                                         r  A2/A2/row2_s2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  A2/A2/row2_s2_reg[4]/Q
                         net (fo=1, routed)           0.110    -0.290    A2/A2/row2_s2[4]
    SLICE_X5Y33          FDRE                                         r  A2/A2/row2_s3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_source_clk_25_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         0.857    -0.312    A2/A2/clk_source
    SLICE_X5Y33          FDRE                                         r  A2/A2/row2_s3_reg[4]/C
                         clock pessimism             -0.230    -0.541    
                         clock uncertainty            0.077    -0.464    
    SLICE_X5Y33          FDRE (Hold_fdre_C_D)         0.072    -0.392    A2/A2/row2_s3_reg[4]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.102    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_25_clk_wiz_0_0
  To Clock:  clk_out1_clk_25_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       34.847ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.086ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.847ns  (required time - arrival time)
  Source:                 A4/A1/hpos_c_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            A4/A1/temp_count_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25_clk_wiz_0_0_1 rise@40.000ns - clk_out1_clk_25_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.855ns  (logic 0.952ns (19.608%)  route 3.903ns (80.392%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns = ( 37.994 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.618    -2.401    A4/A1/clk_out
    SLICE_X0Y24          FDRE                                         r  A4/A1/hpos_c_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.456    -1.945 f  A4/A1/hpos_c_reg[6]/Q
                         net (fo=12, routed)          1.092    -0.852    A4/A1/wire_xpos[6]
    SLICE_X0Y26          LUT2 (Prop_lut2_I0_O)        0.124    -0.728 r  A4/A1/red_OBUF[3]_inst_i_8/O
                         net (fo=1, routed)           0.667    -0.061    A4/A1/red_OBUF[3]_inst_i_8_n_0
    SLICE_X0Y26          LUT6 (Prop_lut6_I4_O)        0.124     0.063 f  A4/A1/red_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.728     0.791    A4/A1/red_OBUF[3]_inst_i_4_n_0
    SLICE_X0Y30          LUT6 (Prop_lut6_I5_O)        0.124     0.915 r  A4/A1/red_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.573     1.489    A4/A1/red_OBUF[3]_inst_i_2_n_0
    SLICE_X1Y30          LUT6 (Prop_lut6_I0_O)        0.124     1.613 r  A4/A1/temp_count[15]_i_1/O
                         net (fo=16, routed)          0.842     2.455    A4/A1/temp_count[15]_i_1_n_0
    SLICE_X2Y28          FDRE                                         r  A4/A1/temp_count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.507    37.994    A4/A1/clk_out
    SLICE_X2Y28          FDRE                                         r  A4/A1/temp_count_reg[11]/C
                         clock pessimism             -0.425    37.568    
                         clock uncertainty           -0.098    37.470    
    SLICE_X2Y28          FDRE (Setup_fdre_C_CE)      -0.169    37.301    A4/A1/temp_count_reg[11]
  -------------------------------------------------------------------
                         required time                         37.301    
                         arrival time                          -2.455    
  -------------------------------------------------------------------
                         slack                                 34.847    

Slack (MET) :             34.847ns  (required time - arrival time)
  Source:                 A4/A1/hpos_c_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            A4/A1/temp_count_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25_clk_wiz_0_0_1 rise@40.000ns - clk_out1_clk_25_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.855ns  (logic 0.952ns (19.608%)  route 3.903ns (80.392%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns = ( 37.994 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.618    -2.401    A4/A1/clk_out
    SLICE_X0Y24          FDRE                                         r  A4/A1/hpos_c_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.456    -1.945 f  A4/A1/hpos_c_reg[6]/Q
                         net (fo=12, routed)          1.092    -0.852    A4/A1/wire_xpos[6]
    SLICE_X0Y26          LUT2 (Prop_lut2_I0_O)        0.124    -0.728 r  A4/A1/red_OBUF[3]_inst_i_8/O
                         net (fo=1, routed)           0.667    -0.061    A4/A1/red_OBUF[3]_inst_i_8_n_0
    SLICE_X0Y26          LUT6 (Prop_lut6_I4_O)        0.124     0.063 f  A4/A1/red_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.728     0.791    A4/A1/red_OBUF[3]_inst_i_4_n_0
    SLICE_X0Y30          LUT6 (Prop_lut6_I5_O)        0.124     0.915 r  A4/A1/red_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.573     1.489    A4/A1/red_OBUF[3]_inst_i_2_n_0
    SLICE_X1Y30          LUT6 (Prop_lut6_I0_O)        0.124     1.613 r  A4/A1/temp_count[15]_i_1/O
                         net (fo=16, routed)          0.842     2.455    A4/A1/temp_count[15]_i_1_n_0
    SLICE_X2Y28          FDRE                                         r  A4/A1/temp_count_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.507    37.994    A4/A1/clk_out
    SLICE_X2Y28          FDRE                                         r  A4/A1/temp_count_reg[12]/C
                         clock pessimism             -0.425    37.568    
                         clock uncertainty           -0.098    37.470    
    SLICE_X2Y28          FDRE (Setup_fdre_C_CE)      -0.169    37.301    A4/A1/temp_count_reg[12]
  -------------------------------------------------------------------
                         required time                         37.301    
                         arrival time                          -2.455    
  -------------------------------------------------------------------
                         slack                                 34.847    

Slack (MET) :             34.847ns  (required time - arrival time)
  Source:                 A4/A1/hpos_c_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            A4/A1/temp_count_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25_clk_wiz_0_0_1 rise@40.000ns - clk_out1_clk_25_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.855ns  (logic 0.952ns (19.608%)  route 3.903ns (80.392%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns = ( 37.994 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.618    -2.401    A4/A1/clk_out
    SLICE_X0Y24          FDRE                                         r  A4/A1/hpos_c_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.456    -1.945 f  A4/A1/hpos_c_reg[6]/Q
                         net (fo=12, routed)          1.092    -0.852    A4/A1/wire_xpos[6]
    SLICE_X0Y26          LUT2 (Prop_lut2_I0_O)        0.124    -0.728 r  A4/A1/red_OBUF[3]_inst_i_8/O
                         net (fo=1, routed)           0.667    -0.061    A4/A1/red_OBUF[3]_inst_i_8_n_0
    SLICE_X0Y26          LUT6 (Prop_lut6_I4_O)        0.124     0.063 f  A4/A1/red_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.728     0.791    A4/A1/red_OBUF[3]_inst_i_4_n_0
    SLICE_X0Y30          LUT6 (Prop_lut6_I5_O)        0.124     0.915 r  A4/A1/red_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.573     1.489    A4/A1/red_OBUF[3]_inst_i_2_n_0
    SLICE_X1Y30          LUT6 (Prop_lut6_I0_O)        0.124     1.613 r  A4/A1/temp_count[15]_i_1/O
                         net (fo=16, routed)          0.842     2.455    A4/A1/temp_count[15]_i_1_n_0
    SLICE_X2Y28          FDRE                                         r  A4/A1/temp_count_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.507    37.994    A4/A1/clk_out
    SLICE_X2Y28          FDRE                                         r  A4/A1/temp_count_reg[13]/C
                         clock pessimism             -0.425    37.568    
                         clock uncertainty           -0.098    37.470    
    SLICE_X2Y28          FDRE (Setup_fdre_C_CE)      -0.169    37.301    A4/A1/temp_count_reg[13]
  -------------------------------------------------------------------
                         required time                         37.301    
                         arrival time                          -2.455    
  -------------------------------------------------------------------
                         slack                                 34.847    

Slack (MET) :             34.847ns  (required time - arrival time)
  Source:                 A4/A1/hpos_c_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            A4/A1/temp_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25_clk_wiz_0_0_1 rise@40.000ns - clk_out1_clk_25_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.855ns  (logic 0.952ns (19.608%)  route 3.903ns (80.392%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns = ( 37.994 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.618    -2.401    A4/A1/clk_out
    SLICE_X0Y24          FDRE                                         r  A4/A1/hpos_c_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.456    -1.945 f  A4/A1/hpos_c_reg[6]/Q
                         net (fo=12, routed)          1.092    -0.852    A4/A1/wire_xpos[6]
    SLICE_X0Y26          LUT2 (Prop_lut2_I0_O)        0.124    -0.728 r  A4/A1/red_OBUF[3]_inst_i_8/O
                         net (fo=1, routed)           0.667    -0.061    A4/A1/red_OBUF[3]_inst_i_8_n_0
    SLICE_X0Y26          LUT6 (Prop_lut6_I4_O)        0.124     0.063 f  A4/A1/red_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.728     0.791    A4/A1/red_OBUF[3]_inst_i_4_n_0
    SLICE_X0Y30          LUT6 (Prop_lut6_I5_O)        0.124     0.915 r  A4/A1/red_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.573     1.489    A4/A1/red_OBUF[3]_inst_i_2_n_0
    SLICE_X1Y30          LUT6 (Prop_lut6_I0_O)        0.124     1.613 r  A4/A1/temp_count[15]_i_1/O
                         net (fo=16, routed)          0.842     2.455    A4/A1/temp_count[15]_i_1_n_0
    SLICE_X2Y28          FDRE                                         r  A4/A1/temp_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.507    37.994    A4/A1/clk_out
    SLICE_X2Y28          FDRE                                         r  A4/A1/temp_count_reg[3]/C
                         clock pessimism             -0.425    37.568    
                         clock uncertainty           -0.098    37.470    
    SLICE_X2Y28          FDRE (Setup_fdre_C_CE)      -0.169    37.301    A4/A1/temp_count_reg[3]
  -------------------------------------------------------------------
                         required time                         37.301    
                         arrival time                          -2.455    
  -------------------------------------------------------------------
                         slack                                 34.847    

Slack (MET) :             34.860ns  (required time - arrival time)
  Source:                 A4/A1/hpos_c_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            A4/A1/temp_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25_clk_wiz_0_0_1 rise@40.000ns - clk_out1_clk_25_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.804ns  (logic 0.952ns (19.819%)  route 3.852ns (80.181%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.008ns = ( 37.992 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.618    -2.401    A4/A1/clk_out
    SLICE_X0Y24          FDRE                                         r  A4/A1/hpos_c_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.456    -1.945 f  A4/A1/hpos_c_reg[6]/Q
                         net (fo=12, routed)          1.092    -0.852    A4/A1/wire_xpos[6]
    SLICE_X0Y26          LUT2 (Prop_lut2_I0_O)        0.124    -0.728 r  A4/A1/red_OBUF[3]_inst_i_8/O
                         net (fo=1, routed)           0.667    -0.061    A4/A1/red_OBUF[3]_inst_i_8_n_0
    SLICE_X0Y26          LUT6 (Prop_lut6_I4_O)        0.124     0.063 f  A4/A1/red_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.728     0.791    A4/A1/red_OBUF[3]_inst_i_4_n_0
    SLICE_X0Y30          LUT6 (Prop_lut6_I5_O)        0.124     0.915 r  A4/A1/red_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.573     1.489    A4/A1/red_OBUF[3]_inst_i_2_n_0
    SLICE_X1Y30          LUT6 (Prop_lut6_I0_O)        0.124     1.613 r  A4/A1/temp_count[15]_i_1/O
                         net (fo=16, routed)          0.791     2.403    A4/A1/temp_count[15]_i_1_n_0
    SLICE_X3Y27          FDRE                                         r  A4/A1/temp_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.505    37.992    A4/A1/clk_out
    SLICE_X3Y27          FDRE                                         r  A4/A1/temp_count_reg[4]/C
                         clock pessimism             -0.425    37.566    
                         clock uncertainty           -0.098    37.468    
    SLICE_X3Y27          FDRE (Setup_fdre_C_CE)      -0.205    37.263    A4/A1/temp_count_reg[4]
  -------------------------------------------------------------------
                         required time                         37.263    
                         arrival time                          -2.403    
  -------------------------------------------------------------------
                         slack                                 34.860    

Slack (MET) :             34.860ns  (required time - arrival time)
  Source:                 A4/A1/hpos_c_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            A4/A1/temp_count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25_clk_wiz_0_0_1 rise@40.000ns - clk_out1_clk_25_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.804ns  (logic 0.952ns (19.819%)  route 3.852ns (80.181%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.008ns = ( 37.992 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.618    -2.401    A4/A1/clk_out
    SLICE_X0Y24          FDRE                                         r  A4/A1/hpos_c_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.456    -1.945 f  A4/A1/hpos_c_reg[6]/Q
                         net (fo=12, routed)          1.092    -0.852    A4/A1/wire_xpos[6]
    SLICE_X0Y26          LUT2 (Prop_lut2_I0_O)        0.124    -0.728 r  A4/A1/red_OBUF[3]_inst_i_8/O
                         net (fo=1, routed)           0.667    -0.061    A4/A1/red_OBUF[3]_inst_i_8_n_0
    SLICE_X0Y26          LUT6 (Prop_lut6_I4_O)        0.124     0.063 f  A4/A1/red_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.728     0.791    A4/A1/red_OBUF[3]_inst_i_4_n_0
    SLICE_X0Y30          LUT6 (Prop_lut6_I5_O)        0.124     0.915 r  A4/A1/red_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.573     1.489    A4/A1/red_OBUF[3]_inst_i_2_n_0
    SLICE_X1Y30          LUT6 (Prop_lut6_I0_O)        0.124     1.613 r  A4/A1/temp_count[15]_i_1/O
                         net (fo=16, routed)          0.791     2.403    A4/A1/temp_count[15]_i_1_n_0
    SLICE_X3Y27          FDRE                                         r  A4/A1/temp_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.505    37.992    A4/A1/clk_out
    SLICE_X3Y27          FDRE                                         r  A4/A1/temp_count_reg[5]/C
                         clock pessimism             -0.425    37.566    
                         clock uncertainty           -0.098    37.468    
    SLICE_X3Y27          FDRE (Setup_fdre_C_CE)      -0.205    37.263    A4/A1/temp_count_reg[5]
  -------------------------------------------------------------------
                         required time                         37.263    
                         arrival time                          -2.403    
  -------------------------------------------------------------------
                         slack                                 34.860    

Slack (MET) :             34.896ns  (required time - arrival time)
  Source:                 A4/A1/hpos_c_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            A4/A1/temp_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25_clk_wiz_0_0_1 rise@40.000ns - clk_out1_clk_25_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.804ns  (logic 0.952ns (19.819%)  route 3.852ns (80.181%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.008ns = ( 37.992 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.618    -2.401    A4/A1/clk_out
    SLICE_X0Y24          FDRE                                         r  A4/A1/hpos_c_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.456    -1.945 f  A4/A1/hpos_c_reg[6]/Q
                         net (fo=12, routed)          1.092    -0.852    A4/A1/wire_xpos[6]
    SLICE_X0Y26          LUT2 (Prop_lut2_I0_O)        0.124    -0.728 r  A4/A1/red_OBUF[3]_inst_i_8/O
                         net (fo=1, routed)           0.667    -0.061    A4/A1/red_OBUF[3]_inst_i_8_n_0
    SLICE_X0Y26          LUT6 (Prop_lut6_I4_O)        0.124     0.063 f  A4/A1/red_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.728     0.791    A4/A1/red_OBUF[3]_inst_i_4_n_0
    SLICE_X0Y30          LUT6 (Prop_lut6_I5_O)        0.124     0.915 r  A4/A1/red_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.573     1.489    A4/A1/red_OBUF[3]_inst_i_2_n_0
    SLICE_X1Y30          LUT6 (Prop_lut6_I0_O)        0.124     1.613 r  A4/A1/temp_count[15]_i_1/O
                         net (fo=16, routed)          0.791     2.403    A4/A1/temp_count[15]_i_1_n_0
    SLICE_X2Y27          FDRE                                         r  A4/A1/temp_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.505    37.992    A4/A1/clk_out
    SLICE_X2Y27          FDRE                                         r  A4/A1/temp_count_reg[1]/C
                         clock pessimism             -0.425    37.566    
                         clock uncertainty           -0.098    37.468    
    SLICE_X2Y27          FDRE (Setup_fdre_C_CE)      -0.169    37.299    A4/A1/temp_count_reg[1]
  -------------------------------------------------------------------
                         required time                         37.299    
                         arrival time                          -2.403    
  -------------------------------------------------------------------
                         slack                                 34.896    

Slack (MET) :             34.896ns  (required time - arrival time)
  Source:                 A4/A1/hpos_c_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            A4/A1/temp_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25_clk_wiz_0_0_1 rise@40.000ns - clk_out1_clk_25_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.804ns  (logic 0.952ns (19.819%)  route 3.852ns (80.181%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.008ns = ( 37.992 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.618    -2.401    A4/A1/clk_out
    SLICE_X0Y24          FDRE                                         r  A4/A1/hpos_c_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.456    -1.945 f  A4/A1/hpos_c_reg[6]/Q
                         net (fo=12, routed)          1.092    -0.852    A4/A1/wire_xpos[6]
    SLICE_X0Y26          LUT2 (Prop_lut2_I0_O)        0.124    -0.728 r  A4/A1/red_OBUF[3]_inst_i_8/O
                         net (fo=1, routed)           0.667    -0.061    A4/A1/red_OBUF[3]_inst_i_8_n_0
    SLICE_X0Y26          LUT6 (Prop_lut6_I4_O)        0.124     0.063 f  A4/A1/red_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.728     0.791    A4/A1/red_OBUF[3]_inst_i_4_n_0
    SLICE_X0Y30          LUT6 (Prop_lut6_I5_O)        0.124     0.915 r  A4/A1/red_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.573     1.489    A4/A1/red_OBUF[3]_inst_i_2_n_0
    SLICE_X1Y30          LUT6 (Prop_lut6_I0_O)        0.124     1.613 r  A4/A1/temp_count[15]_i_1/O
                         net (fo=16, routed)          0.791     2.403    A4/A1/temp_count[15]_i_1_n_0
    SLICE_X2Y27          FDRE                                         r  A4/A1/temp_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.505    37.992    A4/A1/clk_out
    SLICE_X2Y27          FDRE                                         r  A4/A1/temp_count_reg[2]/C
                         clock pessimism             -0.425    37.566    
                         clock uncertainty           -0.098    37.468    
    SLICE_X2Y27          FDRE (Setup_fdre_C_CE)      -0.169    37.299    A4/A1/temp_count_reg[2]
  -------------------------------------------------------------------
                         required time                         37.299    
                         arrival time                          -2.403    
  -------------------------------------------------------------------
                         slack                                 34.896    

Slack (MET) :             35.000ns  (required time - arrival time)
  Source:                 A4/A1/hpos_c_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            A4/A1/temp_count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25_clk_wiz_0_0_1 rise@40.000ns - clk_out1_clk_25_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.666ns  (logic 0.952ns (20.404%)  route 3.714ns (79.596%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns = ( 37.994 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.618    -2.401    A4/A1/clk_out
    SLICE_X0Y24          FDRE                                         r  A4/A1/hpos_c_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.456    -1.945 f  A4/A1/hpos_c_reg[6]/Q
                         net (fo=12, routed)          1.092    -0.852    A4/A1/wire_xpos[6]
    SLICE_X0Y26          LUT2 (Prop_lut2_I0_O)        0.124    -0.728 r  A4/A1/red_OBUF[3]_inst_i_8/O
                         net (fo=1, routed)           0.667    -0.061    A4/A1/red_OBUF[3]_inst_i_8_n_0
    SLICE_X0Y26          LUT6 (Prop_lut6_I4_O)        0.124     0.063 f  A4/A1/red_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.728     0.791    A4/A1/red_OBUF[3]_inst_i_4_n_0
    SLICE_X0Y30          LUT6 (Prop_lut6_I5_O)        0.124     0.915 r  A4/A1/red_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.573     1.489    A4/A1/red_OBUF[3]_inst_i_2_n_0
    SLICE_X1Y30          LUT6 (Prop_lut6_I0_O)        0.124     1.613 r  A4/A1/temp_count[15]_i_1/O
                         net (fo=16, routed)          0.653     2.265    A4/A1/temp_count[15]_i_1_n_0
    SLICE_X3Y28          FDRE                                         r  A4/A1/temp_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.507    37.994    A4/A1/clk_out
    SLICE_X3Y28          FDRE                                         r  A4/A1/temp_count_reg[6]/C
                         clock pessimism             -0.425    37.568    
                         clock uncertainty           -0.098    37.470    
    SLICE_X3Y28          FDRE (Setup_fdre_C_CE)      -0.205    37.265    A4/A1/temp_count_reg[6]
  -------------------------------------------------------------------
                         required time                         37.265    
                         arrival time                          -2.265    
  -------------------------------------------------------------------
                         slack                                 35.000    

Slack (MET) :             35.000ns  (required time - arrival time)
  Source:                 A4/A1/hpos_c_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            A4/A1/temp_count_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25_clk_wiz_0_0_1 rise@40.000ns - clk_out1_clk_25_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.666ns  (logic 0.952ns (20.404%)  route 3.714ns (79.596%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns = ( 37.994 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.618    -2.401    A4/A1/clk_out
    SLICE_X0Y24          FDRE                                         r  A4/A1/hpos_c_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.456    -1.945 f  A4/A1/hpos_c_reg[6]/Q
                         net (fo=12, routed)          1.092    -0.852    A4/A1/wire_xpos[6]
    SLICE_X0Y26          LUT2 (Prop_lut2_I0_O)        0.124    -0.728 r  A4/A1/red_OBUF[3]_inst_i_8/O
                         net (fo=1, routed)           0.667    -0.061    A4/A1/red_OBUF[3]_inst_i_8_n_0
    SLICE_X0Y26          LUT6 (Prop_lut6_I4_O)        0.124     0.063 f  A4/A1/red_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.728     0.791    A4/A1/red_OBUF[3]_inst_i_4_n_0
    SLICE_X0Y30          LUT6 (Prop_lut6_I5_O)        0.124     0.915 r  A4/A1/red_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.573     1.489    A4/A1/red_OBUF[3]_inst_i_2_n_0
    SLICE_X1Y30          LUT6 (Prop_lut6_I0_O)        0.124     1.613 r  A4/A1/temp_count[15]_i_1/O
                         net (fo=16, routed)          0.653     2.265    A4/A1/temp_count[15]_i_1_n_0
    SLICE_X3Y28          FDRE                                         r  A4/A1/temp_count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.507    37.994    A4/A1/clk_out
    SLICE_X3Y28          FDRE                                         r  A4/A1/temp_count_reg[7]/C
                         clock pessimism             -0.425    37.568    
                         clock uncertainty           -0.098    37.470    
    SLICE_X3Y28          FDRE (Setup_fdre_C_CE)      -0.205    37.265    A4/A1/temp_count_reg[7]
  -------------------------------------------------------------------
                         required time                         37.265    
                         arrival time                          -2.265    
  -------------------------------------------------------------------
                         slack                                 35.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 A4/A1/hpos_c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            A4/A1/hpos_c_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clk_25_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.375%)  route 0.103ns (35.625%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.582    -0.547    A4/A1/clk_out
    SLICE_X1Y24          FDRE                                         r  A4/A1/hpos_c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDRE (Prop_fdre_C_Q)         0.141    -0.406 r  A4/A1/hpos_c_reg[2]/Q
                         net (fo=7, routed)           0.103    -0.303    A4/A1/wire_xpos[2]
    SLICE_X0Y24          LUT4 (Prop_lut4_I3_O)        0.045    -0.258 r  A4/A1/hpos_c[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.258    A4/A1/hpos_c[3]
    SLICE_X0Y24          FDRE                                         r  A4/A1/hpos_c_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.850    -0.319    A4/A1/clk_out
    SLICE_X0Y24          FDRE                                         r  A4/A1/hpos_c_reg[3]/C
                         clock pessimism             -0.216    -0.534    
                         clock uncertainty            0.098    -0.436    
    SLICE_X0Y24          FDRE (Hold_fdre_C_D)         0.092    -0.344    A4/A1/hpos_c_reg[3]
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 A4/A1/vpos_c_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            A4/A1/vpos_c_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clk_25_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.837%)  route 0.110ns (37.163%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.589    -0.540    A4/A1/clk_out
    SLICE_X1Y32          FDRE                                         r  A4/A1/vpos_c_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  A4/A1/vpos_c_reg[3]/Q
                         net (fo=9, routed)           0.110    -0.289    A4/A1/wire_ypos[3]
    SLICE_X0Y32          LUT6 (Prop_lut6_I4_O)        0.045    -0.244 r  A4/A1/vpos_c[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.244    A4/A1/vpos_c[6]
    SLICE_X0Y32          FDRE                                         r  A4/A1/vpos_c_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.858    -0.311    A4/A1/clk_out
    SLICE_X0Y32          FDRE                                         r  A4/A1/vpos_c_reg[6]/C
                         clock pessimism             -0.217    -0.527    
                         clock uncertainty            0.098    -0.429    
    SLICE_X0Y32          FDRE (Hold_fdre_C_D)         0.092    -0.337    A4/A1/vpos_c_reg[6]
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 A4/A1/hpos_c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            A4/A1/hpos_c_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clk_25_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.848%)  route 0.115ns (38.152%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.582    -0.547    A4/A1/clk_out
    SLICE_X1Y24          FDRE                                         r  A4/A1/hpos_c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDRE (Prop_fdre_C_Q)         0.141    -0.406 r  A4/A1/hpos_c_reg[1]/Q
                         net (fo=7, routed)           0.115    -0.292    A4/A1/wire_xpos[1]
    SLICE_X0Y24          LUT5 (Prop_lut5_I4_O)        0.045    -0.247 r  A4/A1/hpos_c[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.247    A4/A1/hpos_c[4]_i_1_n_0
    SLICE_X0Y24          FDRE                                         r  A4/A1/hpos_c_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.850    -0.319    A4/A1/clk_out
    SLICE_X0Y24          FDRE                                         r  A4/A1/hpos_c_reg[4]/C
                         clock pessimism             -0.216    -0.534    
                         clock uncertainty            0.098    -0.436    
    SLICE_X0Y24          FDRE (Hold_fdre_C_D)         0.092    -0.344    A4/A1/hpos_c_reg[4]
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 A4/A1/vpos_c_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            A4/A1/vpos_c_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clk_25_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.423%)  route 0.132ns (41.577%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.588    -0.541    A4/A1/clk_out
    SLICE_X1Y31          FDRE                                         r  A4/A1/vpos_c_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.400 f  A4/A1/vpos_c_reg[9]/Q
                         net (fo=7, routed)           0.132    -0.268    A4/A1/wire_ypos[9]
    SLICE_X0Y31          LUT6 (Prop_lut6_I2_O)        0.045    -0.223 r  A4/A1/vpos_c[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.223    A4/A1/vpos_c[2]
    SLICE_X0Y31          FDRE                                         r  A4/A1/vpos_c_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.857    -0.312    A4/A1/clk_out
    SLICE_X0Y31          FDRE                                         r  A4/A1/vpos_c_reg[2]/C
                         clock pessimism             -0.217    -0.528    
                         clock uncertainty            0.098    -0.430    
    SLICE_X0Y31          FDRE (Hold_fdre_C_D)         0.091    -0.339    A4/A1/vpos_c_reg[2]
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 A4/A1/temp_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            A4/A1/temp_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clk_25_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.606%)  route 0.137ns (42.394%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.585    -0.544    A4/A1/clk_out
    SLICE_X3Y27          FDRE                                         r  A4/A1/temp_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  A4/A1/temp_count_reg[5]/Q
                         net (fo=7, routed)           0.137    -0.266    A4/A1/Q[5]
    SLICE_X3Y27          LUT6 (Prop_lut6_I0_O)        0.045    -0.221 r  A4/A1/temp_count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.221    A4/A1/temp_count[5]
    SLICE_X3Y27          FDRE                                         r  A4/A1/temp_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.853    -0.316    A4/A1/clk_out
    SLICE_X3Y27          FDRE                                         r  A4/A1/temp_count_reg[5]/C
                         clock pessimism             -0.229    -0.544    
                         clock uncertainty            0.098    -0.446    
    SLICE_X3Y27          FDRE (Hold_fdre_C_D)         0.092    -0.354    A4/A1/temp_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 A4/A1/hpos_c_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            A4/A1/hpos_c_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clk_25_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.655%)  route 0.174ns (48.345%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.582    -0.547    A4/A1/clk_out
    SLICE_X1Y25          FDRE                                         r  A4/A1/hpos_c_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.141    -0.406 r  A4/A1/hpos_c_reg[5]/Q
                         net (fo=13, routed)          0.174    -0.232    A4/A1/wire_xpos[5]
    SLICE_X0Y24          LUT3 (Prop_lut3_I1_O)        0.045    -0.187 r  A4/A1/hpos_c[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.187    A4/A1/hpos_c[6]
    SLICE_X0Y24          FDRE                                         r  A4/A1/hpos_c_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.850    -0.319    A4/A1/clk_out
    SLICE_X0Y24          FDRE                                         r  A4/A1/hpos_c_reg[6]/C
                         clock pessimism             -0.195    -0.513    
                         clock uncertainty            0.098    -0.415    
    SLICE_X0Y24          FDRE (Hold_fdre_C_D)         0.091    -0.324    A4/A1/hpos_c_reg[6]
  -------------------------------------------------------------------
                         required time                          0.324    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 A4/A1/temp_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            A4/A1/temp_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clk_25_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.102%)  route 0.146ns (43.898%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.315ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.585    -0.544    A4/A1/clk_out
    SLICE_X3Y28          FDRE                                         r  A4/A1/temp_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  A4/A1/temp_count_reg[7]/Q
                         net (fo=5, routed)           0.146    -0.258    A4/A1/Q[7]
    SLICE_X3Y28          LUT5 (Prop_lut5_I0_O)        0.045    -0.213 r  A4/A1/temp_count[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.213    A4/A1/temp_count[7]
    SLICE_X3Y28          FDRE                                         r  A4/A1/temp_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.854    -0.315    A4/A1/clk_out
    SLICE_X3Y28          FDRE                                         r  A4/A1/temp_count_reg[7]/C
                         clock pessimism             -0.230    -0.544    
                         clock uncertainty            0.098    -0.446    
    SLICE_X3Y28          FDRE (Hold_fdre_C_D)         0.092    -0.354    A4/A1/temp_count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 A4/A1/temp_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            A4/A1/temp_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clk_25_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.209ns (55.844%)  route 0.165ns (44.156%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.315ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.586    -0.543    A4/A1/clk_out
    SLICE_X2Y29          FDRE                                         r  A4/A1/temp_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDRE (Prop_fdre_C_Q)         0.164    -0.379 r  A4/A1/temp_count_reg[10]/Q
                         net (fo=7, routed)           0.165    -0.214    A4/A1/Q[10]
    SLICE_X2Y28          LUT4 (Prop_lut4_I3_O)        0.045    -0.169 r  A4/A1/temp_count[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.169    A4/A1/temp_count[11]
    SLICE_X2Y28          FDRE                                         r  A4/A1/temp_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.854    -0.315    A4/A1/clk_out
    SLICE_X2Y28          FDRE                                         r  A4/A1/temp_count_reg[11]/C
                         clock pessimism             -0.216    -0.530    
                         clock uncertainty            0.098    -0.432    
    SLICE_X2Y28          FDRE (Hold_fdre_C_D)         0.121    -0.311    A4/A1/temp_count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.311    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 A4/A1/temp_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            A4/A1/temp_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clk_25_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.209ns (59.929%)  route 0.140ns (40.071%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.585    -0.544    A4/A1/clk_out
    SLICE_X2Y27          FDRE                                         r  A4/A1/temp_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.164    -0.380 r  A4/A1/temp_count_reg[1]/Q
                         net (fo=8, routed)           0.140    -0.241    A4/A1/Q[1]
    SLICE_X3Y27          LUT5 (Prop_lut5_I4_O)        0.045    -0.196 r  A4/A1/temp_count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.196    A4/A1/temp_count[4]
    SLICE_X3Y27          FDRE                                         r  A4/A1/temp_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.853    -0.316    A4/A1/clk_out
    SLICE_X3Y27          FDRE                                         r  A4/A1/temp_count_reg[4]/C
                         clock pessimism             -0.216    -0.531    
                         clock uncertainty            0.098    -0.433    
    SLICE_X3Y27          FDRE (Hold_fdre_C_D)         0.091    -0.342    A4/A1/temp_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 A4/A1/temp_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            A4/A1/temp_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clk_25_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.113%)  route 0.163ns (43.887%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.314ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.586    -0.543    A4/A1/clk_out
    SLICE_X2Y29          FDRE                                         r  A4/A1/temp_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDRE (Prop_fdre_C_Q)         0.164    -0.379 r  A4/A1/temp_count_reg[9]/Q
                         net (fo=8, routed)           0.163    -0.216    A4/A1/Q[9]
    SLICE_X2Y29          LUT3 (Prop_lut3_I2_O)        0.045    -0.171 r  A4/A1/temp_count[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.171    A4/A1/temp_count[10]
    SLICE_X2Y29          FDRE                                         r  A4/A1/temp_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.855    -0.314    A4/A1/clk_out
    SLICE_X2Y29          FDRE                                         r  A4/A1/temp_count_reg[10]/C
                         clock pessimism             -0.230    -0.543    
                         clock uncertainty            0.098    -0.445    
    SLICE_X2Y29          FDRE (Hold_fdre_C_D)         0.121    -0.324    A4/A1/temp_count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.324    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.153    





---------------------------------------------------------------------------------------------------
From Clock:  clk_source_clk_25_clk_wiz_0_0
  To Clock:  clk_out1_clk_25_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.998ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.369ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.998ns  (required time - arrival time)
  Source:                 reading_on_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A5/arrayW_reg_0/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_25_clk_wiz_0_0_1 rise@40.000ns - clk_source_clk_25_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        4.127ns  (logic 0.704ns (17.058%)  route 3.423ns (82.942%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.031ns = ( 37.969 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.404ns = ( 27.596 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_source_clk_25_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_in (IN)
                         net (fo=0)                   0.000    30.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    24.230 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    25.885    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         1.615    27.596    clk
    SLICE_X4Y25          FDRE                                         r  reading_on_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.456    28.052 r  reading_on_reg/Q
                         net (fo=15, routed)          1.731    29.784    A5/led_OBUF[0]
    SLICE_X4Y28          LUT2 (Prop_lut2_I1_O)        0.124    29.908 r  A5/arrayW_reg_0_i_2/O
                         net (fo=3, routed)           0.906    30.814    A5/arrayW_reg_0_i_2_n_0
    SLICE_X4Y28          LUT3 (Prop_lut3_I2_O)        0.124    30.938 r  A5/arrayW_reg_0_ENBWREN_cooolgate_en_gate_6/O
                         net (fo=1, routed)           0.786    31.724    A5/arrayW_reg_0_ENBWREN_cooolgate_en_sig_4
    RAMB36_X0Y6          RAMB36E1                                     r  A5/arrayW_reg_0/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.483    37.969    A5/clk_out
    RAMB36_X0Y6          RAMB36E1                                     r  A5/arrayW_reg_0/CLKBWRCLK
                         clock pessimism             -0.590    37.380    
                         clock uncertainty           -0.215    37.164    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    36.721    A5/arrayW_reg_0
  -------------------------------------------------------------------
                         required time                         36.721    
                         arrival time                         -31.724    
  -------------------------------------------------------------------
                         slack                                  4.998    

Slack (MET) :             5.316ns  (required time - arrival time)
  Source:                 reading_on_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A5/arrayW_reg_1/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_25_clk_wiz_0_0_1 rise@40.000ns - clk_source_clk_25_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        3.814ns  (logic 0.580ns (15.209%)  route 3.234ns (84.791%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.026ns = ( 37.974 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.404ns = ( 27.596 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_source_clk_25_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_in (IN)
                         net (fo=0)                   0.000    30.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    24.230 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    25.885    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         1.615    27.596    clk
    SLICE_X4Y25          FDRE                                         r  reading_on_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.456    28.052 r  reading_on_reg/Q
                         net (fo=15, routed)          1.731    29.784    A5/led_OBUF[0]
    SLICE_X4Y28          LUT2 (Prop_lut2_I1_O)        0.124    29.908 r  A5/arrayW_reg_0_i_2/O
                         net (fo=3, routed)           1.502    31.410    A5/arrayW_reg_0_i_2_n_0
    RAMB36_X0Y7          RAMB36E1                                     r  A5/arrayW_reg_1/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.488    37.974    A5/clk_out
    RAMB36_X0Y7          RAMB36E1                                     r  A5/arrayW_reg_1/CLKBWRCLK
                         clock pessimism             -0.590    37.385    
                         clock uncertainty           -0.215    37.169    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    36.726    A5/arrayW_reg_1
  -------------------------------------------------------------------
                         required time                         36.726    
                         arrival time                         -31.410    
  -------------------------------------------------------------------
                         slack                                  5.316    

Slack (MET) :             5.351ns  (required time - arrival time)
  Source:                 reading_on_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A4/A1/temp_count_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_25_clk_wiz_0_0_1 rise@40.000ns - clk_source_clk_25_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        4.072ns  (logic 0.704ns (17.288%)  route 3.368ns (82.712%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns = ( 37.994 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.404ns = ( 27.596 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_source_clk_25_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_in (IN)
                         net (fo=0)                   0.000    30.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    24.230 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    25.885    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         1.615    27.596    clk
    SLICE_X4Y25          FDRE                                         r  reading_on_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.456    28.052 r  reading_on_reg/Q
                         net (fo=15, routed)          1.581    29.634    A4/A1/led_OBUF[0]
    SLICE_X1Y26          LUT5 (Prop_lut5_I2_O)        0.124    29.758 f  A4/A1/temp_count[15]_i_3/O
                         net (fo=1, routed)           0.945    30.703    A4/A1/temp_count[15]_i_3_n_0
    SLICE_X1Y30          LUT6 (Prop_lut6_I1_O)        0.124    30.827 r  A4/A1/temp_count[15]_i_1/O
                         net (fo=16, routed)          0.842    31.669    A4/A1/temp_count[15]_i_1_n_0
    SLICE_X2Y28          FDRE                                         r  A4/A1/temp_count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.507    37.994    A4/A1/clk_out
    SLICE_X2Y28          FDRE                                         r  A4/A1/temp_count_reg[11]/C
                         clock pessimism             -0.590    37.404    
                         clock uncertainty           -0.215    37.189    
    SLICE_X2Y28          FDRE (Setup_fdre_C_CE)      -0.169    37.020    A4/A1/temp_count_reg[11]
  -------------------------------------------------------------------
                         required time                         37.020    
                         arrival time                         -31.669    
  -------------------------------------------------------------------
                         slack                                  5.351    

Slack (MET) :             5.351ns  (required time - arrival time)
  Source:                 reading_on_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A4/A1/temp_count_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_25_clk_wiz_0_0_1 rise@40.000ns - clk_source_clk_25_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        4.072ns  (logic 0.704ns (17.288%)  route 3.368ns (82.712%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns = ( 37.994 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.404ns = ( 27.596 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_source_clk_25_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_in (IN)
                         net (fo=0)                   0.000    30.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    24.230 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    25.885    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         1.615    27.596    clk
    SLICE_X4Y25          FDRE                                         r  reading_on_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.456    28.052 r  reading_on_reg/Q
                         net (fo=15, routed)          1.581    29.634    A4/A1/led_OBUF[0]
    SLICE_X1Y26          LUT5 (Prop_lut5_I2_O)        0.124    29.758 f  A4/A1/temp_count[15]_i_3/O
                         net (fo=1, routed)           0.945    30.703    A4/A1/temp_count[15]_i_3_n_0
    SLICE_X1Y30          LUT6 (Prop_lut6_I1_O)        0.124    30.827 r  A4/A1/temp_count[15]_i_1/O
                         net (fo=16, routed)          0.842    31.669    A4/A1/temp_count[15]_i_1_n_0
    SLICE_X2Y28          FDRE                                         r  A4/A1/temp_count_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.507    37.994    A4/A1/clk_out
    SLICE_X2Y28          FDRE                                         r  A4/A1/temp_count_reg[12]/C
                         clock pessimism             -0.590    37.404    
                         clock uncertainty           -0.215    37.189    
    SLICE_X2Y28          FDRE (Setup_fdre_C_CE)      -0.169    37.020    A4/A1/temp_count_reg[12]
  -------------------------------------------------------------------
                         required time                         37.020    
                         arrival time                         -31.669    
  -------------------------------------------------------------------
                         slack                                  5.351    

Slack (MET) :             5.351ns  (required time - arrival time)
  Source:                 reading_on_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A4/A1/temp_count_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_25_clk_wiz_0_0_1 rise@40.000ns - clk_source_clk_25_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        4.072ns  (logic 0.704ns (17.288%)  route 3.368ns (82.712%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns = ( 37.994 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.404ns = ( 27.596 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_source_clk_25_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_in (IN)
                         net (fo=0)                   0.000    30.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    24.230 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    25.885    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         1.615    27.596    clk
    SLICE_X4Y25          FDRE                                         r  reading_on_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.456    28.052 r  reading_on_reg/Q
                         net (fo=15, routed)          1.581    29.634    A4/A1/led_OBUF[0]
    SLICE_X1Y26          LUT5 (Prop_lut5_I2_O)        0.124    29.758 f  A4/A1/temp_count[15]_i_3/O
                         net (fo=1, routed)           0.945    30.703    A4/A1/temp_count[15]_i_3_n_0
    SLICE_X1Y30          LUT6 (Prop_lut6_I1_O)        0.124    30.827 r  A4/A1/temp_count[15]_i_1/O
                         net (fo=16, routed)          0.842    31.669    A4/A1/temp_count[15]_i_1_n_0
    SLICE_X2Y28          FDRE                                         r  A4/A1/temp_count_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.507    37.994    A4/A1/clk_out
    SLICE_X2Y28          FDRE                                         r  A4/A1/temp_count_reg[13]/C
                         clock pessimism             -0.590    37.404    
                         clock uncertainty           -0.215    37.189    
    SLICE_X2Y28          FDRE (Setup_fdre_C_CE)      -0.169    37.020    A4/A1/temp_count_reg[13]
  -------------------------------------------------------------------
                         required time                         37.020    
                         arrival time                         -31.669    
  -------------------------------------------------------------------
                         slack                                  5.351    

Slack (MET) :             5.351ns  (required time - arrival time)
  Source:                 reading_on_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A4/A1/temp_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_25_clk_wiz_0_0_1 rise@40.000ns - clk_source_clk_25_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        4.072ns  (logic 0.704ns (17.288%)  route 3.368ns (82.712%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns = ( 37.994 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.404ns = ( 27.596 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_source_clk_25_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_in (IN)
                         net (fo=0)                   0.000    30.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    24.230 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    25.885    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         1.615    27.596    clk
    SLICE_X4Y25          FDRE                                         r  reading_on_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.456    28.052 r  reading_on_reg/Q
                         net (fo=15, routed)          1.581    29.634    A4/A1/led_OBUF[0]
    SLICE_X1Y26          LUT5 (Prop_lut5_I2_O)        0.124    29.758 f  A4/A1/temp_count[15]_i_3/O
                         net (fo=1, routed)           0.945    30.703    A4/A1/temp_count[15]_i_3_n_0
    SLICE_X1Y30          LUT6 (Prop_lut6_I1_O)        0.124    30.827 r  A4/A1/temp_count[15]_i_1/O
                         net (fo=16, routed)          0.842    31.669    A4/A1/temp_count[15]_i_1_n_0
    SLICE_X2Y28          FDRE                                         r  A4/A1/temp_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.507    37.994    A4/A1/clk_out
    SLICE_X2Y28          FDRE                                         r  A4/A1/temp_count_reg[3]/C
                         clock pessimism             -0.590    37.404    
                         clock uncertainty           -0.215    37.189    
    SLICE_X2Y28          FDRE (Setup_fdre_C_CE)      -0.169    37.020    A4/A1/temp_count_reg[3]
  -------------------------------------------------------------------
                         required time                         37.020    
                         arrival time                         -31.669    
  -------------------------------------------------------------------
                         slack                                  5.351    

Slack (MET) :             5.365ns  (required time - arrival time)
  Source:                 reading_on_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A4/A1/temp_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_25_clk_wiz_0_0_1 rise@40.000ns - clk_source_clk_25_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        4.021ns  (logic 0.704ns (17.509%)  route 3.317ns (82.491%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.008ns = ( 37.992 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.404ns = ( 27.596 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_source_clk_25_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_in (IN)
                         net (fo=0)                   0.000    30.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    24.230 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    25.885    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         1.615    27.596    clk
    SLICE_X4Y25          FDRE                                         r  reading_on_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.456    28.052 r  reading_on_reg/Q
                         net (fo=15, routed)          1.581    29.634    A4/A1/led_OBUF[0]
    SLICE_X1Y26          LUT5 (Prop_lut5_I2_O)        0.124    29.758 f  A4/A1/temp_count[15]_i_3/O
                         net (fo=1, routed)           0.945    30.703    A4/A1/temp_count[15]_i_3_n_0
    SLICE_X1Y30          LUT6 (Prop_lut6_I1_O)        0.124    30.827 r  A4/A1/temp_count[15]_i_1/O
                         net (fo=16, routed)          0.791    31.617    A4/A1/temp_count[15]_i_1_n_0
    SLICE_X3Y27          FDRE                                         r  A4/A1/temp_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.505    37.992    A4/A1/clk_out
    SLICE_X3Y27          FDRE                                         r  A4/A1/temp_count_reg[4]/C
                         clock pessimism             -0.590    37.402    
                         clock uncertainty           -0.215    37.187    
    SLICE_X3Y27          FDRE (Setup_fdre_C_CE)      -0.205    36.982    A4/A1/temp_count_reg[4]
  -------------------------------------------------------------------
                         required time                         36.982    
                         arrival time                         -31.617    
  -------------------------------------------------------------------
                         slack                                  5.365    

Slack (MET) :             5.365ns  (required time - arrival time)
  Source:                 reading_on_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A4/A1/temp_count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_25_clk_wiz_0_0_1 rise@40.000ns - clk_source_clk_25_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        4.021ns  (logic 0.704ns (17.509%)  route 3.317ns (82.491%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.008ns = ( 37.992 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.404ns = ( 27.596 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_source_clk_25_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_in (IN)
                         net (fo=0)                   0.000    30.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    24.230 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    25.885    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         1.615    27.596    clk
    SLICE_X4Y25          FDRE                                         r  reading_on_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.456    28.052 r  reading_on_reg/Q
                         net (fo=15, routed)          1.581    29.634    A4/A1/led_OBUF[0]
    SLICE_X1Y26          LUT5 (Prop_lut5_I2_O)        0.124    29.758 f  A4/A1/temp_count[15]_i_3/O
                         net (fo=1, routed)           0.945    30.703    A4/A1/temp_count[15]_i_3_n_0
    SLICE_X1Y30          LUT6 (Prop_lut6_I1_O)        0.124    30.827 r  A4/A1/temp_count[15]_i_1/O
                         net (fo=16, routed)          0.791    31.617    A4/A1/temp_count[15]_i_1_n_0
    SLICE_X3Y27          FDRE                                         r  A4/A1/temp_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.505    37.992    A4/A1/clk_out
    SLICE_X3Y27          FDRE                                         r  A4/A1/temp_count_reg[5]/C
                         clock pessimism             -0.590    37.402    
                         clock uncertainty           -0.215    37.187    
    SLICE_X3Y27          FDRE (Setup_fdre_C_CE)      -0.205    36.982    A4/A1/temp_count_reg[5]
  -------------------------------------------------------------------
                         required time                         36.982    
                         arrival time                         -31.617    
  -------------------------------------------------------------------
                         slack                                  5.365    

Slack (MET) :             5.401ns  (required time - arrival time)
  Source:                 reading_on_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A4/A1/temp_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_25_clk_wiz_0_0_1 rise@40.000ns - clk_source_clk_25_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        4.021ns  (logic 0.704ns (17.509%)  route 3.317ns (82.491%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.008ns = ( 37.992 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.404ns = ( 27.596 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_source_clk_25_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_in (IN)
                         net (fo=0)                   0.000    30.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    24.230 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    25.885    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         1.615    27.596    clk
    SLICE_X4Y25          FDRE                                         r  reading_on_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.456    28.052 r  reading_on_reg/Q
                         net (fo=15, routed)          1.581    29.634    A4/A1/led_OBUF[0]
    SLICE_X1Y26          LUT5 (Prop_lut5_I2_O)        0.124    29.758 f  A4/A1/temp_count[15]_i_3/O
                         net (fo=1, routed)           0.945    30.703    A4/A1/temp_count[15]_i_3_n_0
    SLICE_X1Y30          LUT6 (Prop_lut6_I1_O)        0.124    30.827 r  A4/A1/temp_count[15]_i_1/O
                         net (fo=16, routed)          0.791    31.617    A4/A1/temp_count[15]_i_1_n_0
    SLICE_X2Y27          FDRE                                         r  A4/A1/temp_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.505    37.992    A4/A1/clk_out
    SLICE_X2Y27          FDRE                                         r  A4/A1/temp_count_reg[1]/C
                         clock pessimism             -0.590    37.402    
                         clock uncertainty           -0.215    37.187    
    SLICE_X2Y27          FDRE (Setup_fdre_C_CE)      -0.169    37.018    A4/A1/temp_count_reg[1]
  -------------------------------------------------------------------
                         required time                         37.018    
                         arrival time                         -31.617    
  -------------------------------------------------------------------
                         slack                                  5.401    

Slack (MET) :             5.401ns  (required time - arrival time)
  Source:                 reading_on_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A4/A1/temp_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_25_clk_wiz_0_0_1 rise@40.000ns - clk_source_clk_25_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        4.021ns  (logic 0.704ns (17.509%)  route 3.317ns (82.491%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.008ns = ( 37.992 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.404ns = ( 27.596 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_source_clk_25_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_in (IN)
                         net (fo=0)                   0.000    30.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    24.230 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    25.885    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         1.615    27.596    clk
    SLICE_X4Y25          FDRE                                         r  reading_on_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.456    28.052 r  reading_on_reg/Q
                         net (fo=15, routed)          1.581    29.634    A4/A1/led_OBUF[0]
    SLICE_X1Y26          LUT5 (Prop_lut5_I2_O)        0.124    29.758 f  A4/A1/temp_count[15]_i_3/O
                         net (fo=1, routed)           0.945    30.703    A4/A1/temp_count[15]_i_3_n_0
    SLICE_X1Y30          LUT6 (Prop_lut6_I1_O)        0.124    30.827 r  A4/A1/temp_count[15]_i_1/O
                         net (fo=16, routed)          0.791    31.617    A4/A1/temp_count[15]_i_1_n_0
    SLICE_X2Y27          FDRE                                         r  A4/A1/temp_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.505    37.992    A4/A1/clk_out
    SLICE_X2Y27          FDRE                                         r  A4/A1/temp_count_reg[2]/C
                         clock pessimism             -0.590    37.402    
                         clock uncertainty           -0.215    37.187    
    SLICE_X2Y27          FDRE (Setup_fdre_C_CE)      -0.169    37.018    A4/A1/temp_count_reg[2]
  -------------------------------------------------------------------
                         required time                         37.018    
                         arrival time                         -31.617    
  -------------------------------------------------------------------
                         slack                                  5.401    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 reading_on_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A4/A1/hpos_c_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25_clk_wiz_0_0_1 rise@0.000ns - clk_source_clk_25_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.863ns  (logic 0.141ns (16.333%)  route 0.722ns (83.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_source_clk_25_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         0.580    -0.549    clk
    SLICE_X4Y25          FDRE                                         r  reading_on_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  reading_on_reg/Q
                         net (fo=15, routed)          0.722     0.314    A4/A1/led_OBUF[0]
    SLICE_X0Y25          FDRE                                         r  A4/A1/hpos_c_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.850    -0.319    A4/A1/clk_out
    SLICE_X0Y25          FDRE                                         r  A4/A1/hpos_c_reg[9]/C
                         clock pessimism              0.087    -0.232    
                         clock uncertainty            0.215    -0.016    
    SLICE_X0Y25          FDRE (Hold_fdre_C_CE)       -0.039    -0.055    A4/A1/hpos_c_reg[9]
  -------------------------------------------------------------------
                         required time                          0.055    
                         arrival time                           0.314    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 reading_on_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A4/A1/hpos_c_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25_clk_wiz_0_0_1 rise@0.000ns - clk_source_clk_25_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.935ns  (logic 0.141ns (15.083%)  route 0.794ns (84.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_source_clk_25_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         0.580    -0.549    clk
    SLICE_X4Y25          FDRE                                         r  reading_on_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  reading_on_reg/Q
                         net (fo=15, routed)          0.794     0.385    A4/A1/led_OBUF[0]
    SLICE_X1Y25          FDRE                                         r  A4/A1/hpos_c_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.850    -0.319    A4/A1/clk_out
    SLICE_X1Y25          FDRE                                         r  A4/A1/hpos_c_reg[5]/C
                         clock pessimism              0.087    -0.232    
                         clock uncertainty            0.215    -0.016    
    SLICE_X1Y25          FDRE (Hold_fdre_C_CE)       -0.039    -0.055    A4/A1/hpos_c_reg[5]
  -------------------------------------------------------------------
                         required time                          0.055    
                         arrival time                           0.385    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 reading_on_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A4/A1/hpos_c_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25_clk_wiz_0_0_1 rise@0.000ns - clk_source_clk_25_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.935ns  (logic 0.141ns (15.083%)  route 0.794ns (84.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_source_clk_25_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         0.580    -0.549    clk
    SLICE_X4Y25          FDRE                                         r  reading_on_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  reading_on_reg/Q
                         net (fo=15, routed)          0.794     0.385    A4/A1/led_OBUF[0]
    SLICE_X1Y25          FDRE                                         r  A4/A1/hpos_c_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.850    -0.319    A4/A1/clk_out
    SLICE_X1Y25          FDRE                                         r  A4/A1/hpos_c_reg[7]/C
                         clock pessimism              0.087    -0.232    
                         clock uncertainty            0.215    -0.016    
    SLICE_X1Y25          FDRE (Hold_fdre_C_CE)       -0.039    -0.055    A4/A1/hpos_c_reg[7]
  -------------------------------------------------------------------
                         required time                          0.055    
                         arrival time                           0.385    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 reading_on_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A4/A1/hpos_c_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25_clk_wiz_0_0_1 rise@0.000ns - clk_source_clk_25_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.935ns  (logic 0.141ns (15.083%)  route 0.794ns (84.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_source_clk_25_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         0.580    -0.549    clk
    SLICE_X4Y25          FDRE                                         r  reading_on_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  reading_on_reg/Q
                         net (fo=15, routed)          0.794     0.385    A4/A1/led_OBUF[0]
    SLICE_X1Y25          FDRE                                         r  A4/A1/hpos_c_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.850    -0.319    A4/A1/clk_out
    SLICE_X1Y25          FDRE                                         r  A4/A1/hpos_c_reg[8]/C
                         clock pessimism              0.087    -0.232    
                         clock uncertainty            0.215    -0.016    
    SLICE_X1Y25          FDRE (Hold_fdre_C_CE)       -0.039    -0.055    A4/A1/hpos_c_reg[8]
  -------------------------------------------------------------------
                         required time                          0.055    
                         arrival time                           0.385    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.608ns  (arrival time - required time)
  Source:                 reading_on_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A5/A5/arrayW_reg_0_cooolgate_en_gate_5_cooolDelFlop/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25_clk_wiz_0_0_1 rise@0.000ns - clk_source_clk_25_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.212ns  (logic 0.186ns (15.341%)  route 1.026ns (84.659%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_source_clk_25_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         0.580    -0.549    clk
    SLICE_X4Y25          FDRE                                         r  reading_on_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  reading_on_reg/Q
                         net (fo=15, routed)          0.684     0.276    A5/led_OBUF[0]
    SLICE_X4Y28          LUT2 (Prop_lut2_I1_O)        0.045     0.321 r  A5/arrayW_reg_0_i_2/O
                         net (fo=3, routed)           0.342     0.663    A5/arrayW_reg_0_i_2_n_0
    SLICE_X4Y28          FDCE                                         r  A5/A5/arrayW_reg_0_cooolgate_en_gate_5_cooolDelFlop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.852    -0.317    A5/clk_out
    SLICE_X4Y28          FDCE                                         r  A5/A5/arrayW_reg_0_cooolgate_en_gate_5_cooolDelFlop/C
                         clock pessimism              0.087    -0.230    
                         clock uncertainty            0.215    -0.014    
    SLICE_X4Y28          FDCE (Hold_fdce_C_D)         0.070     0.056    A5/A5/arrayW_reg_0_cooolgate_en_gate_5_cooolDelFlop
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.663    
  -------------------------------------------------------------------
                         slack                                  0.608    

Slack (MET) :             0.617ns  (arrival time - required time)
  Source:                 reading_on_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A4/A1/hpos_c_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25_clk_wiz_0_0_1 rise@0.000ns - clk_source_clk_25_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.111ns  (logic 0.141ns (12.696%)  route 0.970ns (87.304%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_source_clk_25_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         0.580    -0.549    clk
    SLICE_X4Y25          FDRE                                         r  reading_on_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  reading_on_reg/Q
                         net (fo=15, routed)          0.970     0.561    A4/A1/led_OBUF[0]
    SLICE_X1Y24          FDRE                                         r  A4/A1/hpos_c_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.850    -0.319    A4/A1/clk_out
    SLICE_X1Y24          FDRE                                         r  A4/A1/hpos_c_reg[0]/C
                         clock pessimism              0.087    -0.232    
                         clock uncertainty            0.215    -0.016    
    SLICE_X1Y24          FDRE (Hold_fdre_C_CE)       -0.039    -0.055    A4/A1/hpos_c_reg[0]
  -------------------------------------------------------------------
                         required time                          0.055    
                         arrival time                           0.561    
  -------------------------------------------------------------------
                         slack                                  0.617    

Slack (MET) :             0.617ns  (arrival time - required time)
  Source:                 reading_on_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A4/A1/hpos_c_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25_clk_wiz_0_0_1 rise@0.000ns - clk_source_clk_25_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.111ns  (logic 0.141ns (12.696%)  route 0.970ns (87.304%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_source_clk_25_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         0.580    -0.549    clk
    SLICE_X4Y25          FDRE                                         r  reading_on_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  reading_on_reg/Q
                         net (fo=15, routed)          0.970     0.561    A4/A1/led_OBUF[0]
    SLICE_X1Y24          FDRE                                         r  A4/A1/hpos_c_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.850    -0.319    A4/A1/clk_out
    SLICE_X1Y24          FDRE                                         r  A4/A1/hpos_c_reg[1]/C
                         clock pessimism              0.087    -0.232    
                         clock uncertainty            0.215    -0.016    
    SLICE_X1Y24          FDRE (Hold_fdre_C_CE)       -0.039    -0.055    A4/A1/hpos_c_reg[1]
  -------------------------------------------------------------------
                         required time                          0.055    
                         arrival time                           0.561    
  -------------------------------------------------------------------
                         slack                                  0.617    

Slack (MET) :             0.617ns  (arrival time - required time)
  Source:                 reading_on_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A4/A1/hpos_c_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25_clk_wiz_0_0_1 rise@0.000ns - clk_source_clk_25_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.111ns  (logic 0.141ns (12.696%)  route 0.970ns (87.304%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_source_clk_25_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         0.580    -0.549    clk
    SLICE_X4Y25          FDRE                                         r  reading_on_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  reading_on_reg/Q
                         net (fo=15, routed)          0.970     0.561    A4/A1/led_OBUF[0]
    SLICE_X1Y24          FDRE                                         r  A4/A1/hpos_c_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.850    -0.319    A4/A1/clk_out
    SLICE_X1Y24          FDRE                                         r  A4/A1/hpos_c_reg[2]/C
                         clock pessimism              0.087    -0.232    
                         clock uncertainty            0.215    -0.016    
    SLICE_X1Y24          FDRE (Hold_fdre_C_CE)       -0.039    -0.055    A4/A1/hpos_c_reg[2]
  -------------------------------------------------------------------
                         required time                          0.055    
                         arrival time                           0.561    
  -------------------------------------------------------------------
                         slack                                  0.617    

Slack (MET) :             0.677ns  (arrival time - required time)
  Source:                 reading_on_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A4/A1/hpos_c_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25_clk_wiz_0_0_1 rise@0.000ns - clk_source_clk_25_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.171ns  (logic 0.141ns (12.042%)  route 1.030ns (87.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_source_clk_25_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         0.580    -0.549    clk
    SLICE_X4Y25          FDRE                                         r  reading_on_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  reading_on_reg/Q
                         net (fo=15, routed)          1.030     0.621    A4/A1/led_OBUF[0]
    SLICE_X0Y24          FDRE                                         r  A4/A1/hpos_c_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.850    -0.319    A4/A1/clk_out
    SLICE_X0Y24          FDRE                                         r  A4/A1/hpos_c_reg[3]/C
                         clock pessimism              0.087    -0.232    
                         clock uncertainty            0.215    -0.016    
    SLICE_X0Y24          FDRE (Hold_fdre_C_CE)       -0.039    -0.055    A4/A1/hpos_c_reg[3]
  -------------------------------------------------------------------
                         required time                          0.055    
                         arrival time                           0.621    
  -------------------------------------------------------------------
                         slack                                  0.677    

Slack (MET) :             0.677ns  (arrival time - required time)
  Source:                 reading_on_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A4/A1/hpos_c_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25_clk_wiz_0_0_1 rise@0.000ns - clk_source_clk_25_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.171ns  (logic 0.141ns (12.042%)  route 1.030ns (87.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_source_clk_25_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         0.580    -0.549    clk
    SLICE_X4Y25          FDRE                                         r  reading_on_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  reading_on_reg/Q
                         net (fo=15, routed)          1.030     0.621    A4/A1/led_OBUF[0]
    SLICE_X0Y24          FDRE                                         r  A4/A1/hpos_c_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.850    -0.319    A4/A1/clk_out
    SLICE_X0Y24          FDRE                                         r  A4/A1/hpos_c_reg[4]/C
                         clock pessimism              0.087    -0.232    
                         clock uncertainty            0.215    -0.016    
    SLICE_X0Y24          FDRE (Hold_fdre_C_CE)       -0.039    -0.055    A4/A1/hpos_c_reg[4]
  -------------------------------------------------------------------
                         required time                          0.055    
                         arrival time                           0.621    
  -------------------------------------------------------------------
                         slack                                  0.677    





---------------------------------------------------------------------------------------------------
From Clock:  clk_source_clk_25_clk_wiz_0_0_1
  To Clock:  clk_out1_clk_25_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.998ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.369ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.998ns  (required time - arrival time)
  Source:                 reading_on_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A5/arrayW_reg_0/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_25_clk_wiz_0_0_1 rise@40.000ns - clk_source_clk_25_clk_wiz_0_0_1 rise@30.000ns)
  Data Path Delay:        4.127ns  (logic 0.704ns (17.058%)  route 3.423ns (82.942%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.031ns = ( 37.969 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.404ns = ( 27.596 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_source_clk_25_clk_wiz_0_0_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_in (IN)
                         net (fo=0)                   0.000    30.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    24.230 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    25.885    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         1.615    27.596    clk
    SLICE_X4Y25          FDRE                                         r  reading_on_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.456    28.052 r  reading_on_reg/Q
                         net (fo=15, routed)          1.731    29.784    A5/led_OBUF[0]
    SLICE_X4Y28          LUT2 (Prop_lut2_I1_O)        0.124    29.908 r  A5/arrayW_reg_0_i_2/O
                         net (fo=3, routed)           0.906    30.814    A5/arrayW_reg_0_i_2_n_0
    SLICE_X4Y28          LUT3 (Prop_lut3_I2_O)        0.124    30.938 r  A5/arrayW_reg_0_ENBWREN_cooolgate_en_gate_6/O
                         net (fo=1, routed)           0.786    31.724    A5/arrayW_reg_0_ENBWREN_cooolgate_en_sig_4
    RAMB36_X0Y6          RAMB36E1                                     r  A5/arrayW_reg_0/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.483    37.969    A5/clk_out
    RAMB36_X0Y6          RAMB36E1                                     r  A5/arrayW_reg_0/CLKBWRCLK
                         clock pessimism             -0.590    37.380    
                         clock uncertainty           -0.215    37.164    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    36.721    A5/arrayW_reg_0
  -------------------------------------------------------------------
                         required time                         36.721    
                         arrival time                         -31.724    
  -------------------------------------------------------------------
                         slack                                  4.998    

Slack (MET) :             5.316ns  (required time - arrival time)
  Source:                 reading_on_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A5/arrayW_reg_1/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_25_clk_wiz_0_0_1 rise@40.000ns - clk_source_clk_25_clk_wiz_0_0_1 rise@30.000ns)
  Data Path Delay:        3.814ns  (logic 0.580ns (15.209%)  route 3.234ns (84.791%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.026ns = ( 37.974 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.404ns = ( 27.596 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_source_clk_25_clk_wiz_0_0_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_in (IN)
                         net (fo=0)                   0.000    30.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    24.230 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    25.885    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         1.615    27.596    clk
    SLICE_X4Y25          FDRE                                         r  reading_on_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.456    28.052 r  reading_on_reg/Q
                         net (fo=15, routed)          1.731    29.784    A5/led_OBUF[0]
    SLICE_X4Y28          LUT2 (Prop_lut2_I1_O)        0.124    29.908 r  A5/arrayW_reg_0_i_2/O
                         net (fo=3, routed)           1.502    31.410    A5/arrayW_reg_0_i_2_n_0
    RAMB36_X0Y7          RAMB36E1                                     r  A5/arrayW_reg_1/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.488    37.974    A5/clk_out
    RAMB36_X0Y7          RAMB36E1                                     r  A5/arrayW_reg_1/CLKBWRCLK
                         clock pessimism             -0.590    37.385    
                         clock uncertainty           -0.215    37.169    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    36.726    A5/arrayW_reg_1
  -------------------------------------------------------------------
                         required time                         36.726    
                         arrival time                         -31.410    
  -------------------------------------------------------------------
                         slack                                  5.316    

Slack (MET) :             5.351ns  (required time - arrival time)
  Source:                 reading_on_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A4/A1/temp_count_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_25_clk_wiz_0_0_1 rise@40.000ns - clk_source_clk_25_clk_wiz_0_0_1 rise@30.000ns)
  Data Path Delay:        4.072ns  (logic 0.704ns (17.288%)  route 3.368ns (82.712%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns = ( 37.994 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.404ns = ( 27.596 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_source_clk_25_clk_wiz_0_0_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_in (IN)
                         net (fo=0)                   0.000    30.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    24.230 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    25.885    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         1.615    27.596    clk
    SLICE_X4Y25          FDRE                                         r  reading_on_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.456    28.052 r  reading_on_reg/Q
                         net (fo=15, routed)          1.581    29.634    A4/A1/led_OBUF[0]
    SLICE_X1Y26          LUT5 (Prop_lut5_I2_O)        0.124    29.758 f  A4/A1/temp_count[15]_i_3/O
                         net (fo=1, routed)           0.945    30.703    A4/A1/temp_count[15]_i_3_n_0
    SLICE_X1Y30          LUT6 (Prop_lut6_I1_O)        0.124    30.827 r  A4/A1/temp_count[15]_i_1/O
                         net (fo=16, routed)          0.842    31.669    A4/A1/temp_count[15]_i_1_n_0
    SLICE_X2Y28          FDRE                                         r  A4/A1/temp_count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.507    37.994    A4/A1/clk_out
    SLICE_X2Y28          FDRE                                         r  A4/A1/temp_count_reg[11]/C
                         clock pessimism             -0.590    37.404    
                         clock uncertainty           -0.215    37.189    
    SLICE_X2Y28          FDRE (Setup_fdre_C_CE)      -0.169    37.020    A4/A1/temp_count_reg[11]
  -------------------------------------------------------------------
                         required time                         37.020    
                         arrival time                         -31.669    
  -------------------------------------------------------------------
                         slack                                  5.351    

Slack (MET) :             5.351ns  (required time - arrival time)
  Source:                 reading_on_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A4/A1/temp_count_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_25_clk_wiz_0_0_1 rise@40.000ns - clk_source_clk_25_clk_wiz_0_0_1 rise@30.000ns)
  Data Path Delay:        4.072ns  (logic 0.704ns (17.288%)  route 3.368ns (82.712%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns = ( 37.994 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.404ns = ( 27.596 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_source_clk_25_clk_wiz_0_0_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_in (IN)
                         net (fo=0)                   0.000    30.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    24.230 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    25.885    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         1.615    27.596    clk
    SLICE_X4Y25          FDRE                                         r  reading_on_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.456    28.052 r  reading_on_reg/Q
                         net (fo=15, routed)          1.581    29.634    A4/A1/led_OBUF[0]
    SLICE_X1Y26          LUT5 (Prop_lut5_I2_O)        0.124    29.758 f  A4/A1/temp_count[15]_i_3/O
                         net (fo=1, routed)           0.945    30.703    A4/A1/temp_count[15]_i_3_n_0
    SLICE_X1Y30          LUT6 (Prop_lut6_I1_O)        0.124    30.827 r  A4/A1/temp_count[15]_i_1/O
                         net (fo=16, routed)          0.842    31.669    A4/A1/temp_count[15]_i_1_n_0
    SLICE_X2Y28          FDRE                                         r  A4/A1/temp_count_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.507    37.994    A4/A1/clk_out
    SLICE_X2Y28          FDRE                                         r  A4/A1/temp_count_reg[12]/C
                         clock pessimism             -0.590    37.404    
                         clock uncertainty           -0.215    37.189    
    SLICE_X2Y28          FDRE (Setup_fdre_C_CE)      -0.169    37.020    A4/A1/temp_count_reg[12]
  -------------------------------------------------------------------
                         required time                         37.020    
                         arrival time                         -31.669    
  -------------------------------------------------------------------
                         slack                                  5.351    

Slack (MET) :             5.351ns  (required time - arrival time)
  Source:                 reading_on_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A4/A1/temp_count_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_25_clk_wiz_0_0_1 rise@40.000ns - clk_source_clk_25_clk_wiz_0_0_1 rise@30.000ns)
  Data Path Delay:        4.072ns  (logic 0.704ns (17.288%)  route 3.368ns (82.712%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns = ( 37.994 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.404ns = ( 27.596 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_source_clk_25_clk_wiz_0_0_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_in (IN)
                         net (fo=0)                   0.000    30.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    24.230 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    25.885    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         1.615    27.596    clk
    SLICE_X4Y25          FDRE                                         r  reading_on_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.456    28.052 r  reading_on_reg/Q
                         net (fo=15, routed)          1.581    29.634    A4/A1/led_OBUF[0]
    SLICE_X1Y26          LUT5 (Prop_lut5_I2_O)        0.124    29.758 f  A4/A1/temp_count[15]_i_3/O
                         net (fo=1, routed)           0.945    30.703    A4/A1/temp_count[15]_i_3_n_0
    SLICE_X1Y30          LUT6 (Prop_lut6_I1_O)        0.124    30.827 r  A4/A1/temp_count[15]_i_1/O
                         net (fo=16, routed)          0.842    31.669    A4/A1/temp_count[15]_i_1_n_0
    SLICE_X2Y28          FDRE                                         r  A4/A1/temp_count_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.507    37.994    A4/A1/clk_out
    SLICE_X2Y28          FDRE                                         r  A4/A1/temp_count_reg[13]/C
                         clock pessimism             -0.590    37.404    
                         clock uncertainty           -0.215    37.189    
    SLICE_X2Y28          FDRE (Setup_fdre_C_CE)      -0.169    37.020    A4/A1/temp_count_reg[13]
  -------------------------------------------------------------------
                         required time                         37.020    
                         arrival time                         -31.669    
  -------------------------------------------------------------------
                         slack                                  5.351    

Slack (MET) :             5.351ns  (required time - arrival time)
  Source:                 reading_on_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A4/A1/temp_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_25_clk_wiz_0_0_1 rise@40.000ns - clk_source_clk_25_clk_wiz_0_0_1 rise@30.000ns)
  Data Path Delay:        4.072ns  (logic 0.704ns (17.288%)  route 3.368ns (82.712%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns = ( 37.994 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.404ns = ( 27.596 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_source_clk_25_clk_wiz_0_0_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_in (IN)
                         net (fo=0)                   0.000    30.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    24.230 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    25.885    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         1.615    27.596    clk
    SLICE_X4Y25          FDRE                                         r  reading_on_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.456    28.052 r  reading_on_reg/Q
                         net (fo=15, routed)          1.581    29.634    A4/A1/led_OBUF[0]
    SLICE_X1Y26          LUT5 (Prop_lut5_I2_O)        0.124    29.758 f  A4/A1/temp_count[15]_i_3/O
                         net (fo=1, routed)           0.945    30.703    A4/A1/temp_count[15]_i_3_n_0
    SLICE_X1Y30          LUT6 (Prop_lut6_I1_O)        0.124    30.827 r  A4/A1/temp_count[15]_i_1/O
                         net (fo=16, routed)          0.842    31.669    A4/A1/temp_count[15]_i_1_n_0
    SLICE_X2Y28          FDRE                                         r  A4/A1/temp_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.507    37.994    A4/A1/clk_out
    SLICE_X2Y28          FDRE                                         r  A4/A1/temp_count_reg[3]/C
                         clock pessimism             -0.590    37.404    
                         clock uncertainty           -0.215    37.189    
    SLICE_X2Y28          FDRE (Setup_fdre_C_CE)      -0.169    37.020    A4/A1/temp_count_reg[3]
  -------------------------------------------------------------------
                         required time                         37.020    
                         arrival time                         -31.669    
  -------------------------------------------------------------------
                         slack                                  5.351    

Slack (MET) :             5.365ns  (required time - arrival time)
  Source:                 reading_on_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A4/A1/temp_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_25_clk_wiz_0_0_1 rise@40.000ns - clk_source_clk_25_clk_wiz_0_0_1 rise@30.000ns)
  Data Path Delay:        4.021ns  (logic 0.704ns (17.509%)  route 3.317ns (82.491%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.008ns = ( 37.992 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.404ns = ( 27.596 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_source_clk_25_clk_wiz_0_0_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_in (IN)
                         net (fo=0)                   0.000    30.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    24.230 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    25.885    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         1.615    27.596    clk
    SLICE_X4Y25          FDRE                                         r  reading_on_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.456    28.052 r  reading_on_reg/Q
                         net (fo=15, routed)          1.581    29.634    A4/A1/led_OBUF[0]
    SLICE_X1Y26          LUT5 (Prop_lut5_I2_O)        0.124    29.758 f  A4/A1/temp_count[15]_i_3/O
                         net (fo=1, routed)           0.945    30.703    A4/A1/temp_count[15]_i_3_n_0
    SLICE_X1Y30          LUT6 (Prop_lut6_I1_O)        0.124    30.827 r  A4/A1/temp_count[15]_i_1/O
                         net (fo=16, routed)          0.791    31.617    A4/A1/temp_count[15]_i_1_n_0
    SLICE_X3Y27          FDRE                                         r  A4/A1/temp_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.505    37.992    A4/A1/clk_out
    SLICE_X3Y27          FDRE                                         r  A4/A1/temp_count_reg[4]/C
                         clock pessimism             -0.590    37.402    
                         clock uncertainty           -0.215    37.187    
    SLICE_X3Y27          FDRE (Setup_fdre_C_CE)      -0.205    36.982    A4/A1/temp_count_reg[4]
  -------------------------------------------------------------------
                         required time                         36.982    
                         arrival time                         -31.617    
  -------------------------------------------------------------------
                         slack                                  5.365    

Slack (MET) :             5.365ns  (required time - arrival time)
  Source:                 reading_on_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A4/A1/temp_count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_25_clk_wiz_0_0_1 rise@40.000ns - clk_source_clk_25_clk_wiz_0_0_1 rise@30.000ns)
  Data Path Delay:        4.021ns  (logic 0.704ns (17.509%)  route 3.317ns (82.491%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.008ns = ( 37.992 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.404ns = ( 27.596 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_source_clk_25_clk_wiz_0_0_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_in (IN)
                         net (fo=0)                   0.000    30.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    24.230 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    25.885    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         1.615    27.596    clk
    SLICE_X4Y25          FDRE                                         r  reading_on_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.456    28.052 r  reading_on_reg/Q
                         net (fo=15, routed)          1.581    29.634    A4/A1/led_OBUF[0]
    SLICE_X1Y26          LUT5 (Prop_lut5_I2_O)        0.124    29.758 f  A4/A1/temp_count[15]_i_3/O
                         net (fo=1, routed)           0.945    30.703    A4/A1/temp_count[15]_i_3_n_0
    SLICE_X1Y30          LUT6 (Prop_lut6_I1_O)        0.124    30.827 r  A4/A1/temp_count[15]_i_1/O
                         net (fo=16, routed)          0.791    31.617    A4/A1/temp_count[15]_i_1_n_0
    SLICE_X3Y27          FDRE                                         r  A4/A1/temp_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.505    37.992    A4/A1/clk_out
    SLICE_X3Y27          FDRE                                         r  A4/A1/temp_count_reg[5]/C
                         clock pessimism             -0.590    37.402    
                         clock uncertainty           -0.215    37.187    
    SLICE_X3Y27          FDRE (Setup_fdre_C_CE)      -0.205    36.982    A4/A1/temp_count_reg[5]
  -------------------------------------------------------------------
                         required time                         36.982    
                         arrival time                         -31.617    
  -------------------------------------------------------------------
                         slack                                  5.365    

Slack (MET) :             5.401ns  (required time - arrival time)
  Source:                 reading_on_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A4/A1/temp_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_25_clk_wiz_0_0_1 rise@40.000ns - clk_source_clk_25_clk_wiz_0_0_1 rise@30.000ns)
  Data Path Delay:        4.021ns  (logic 0.704ns (17.509%)  route 3.317ns (82.491%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.008ns = ( 37.992 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.404ns = ( 27.596 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_source_clk_25_clk_wiz_0_0_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_in (IN)
                         net (fo=0)                   0.000    30.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    24.230 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    25.885    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         1.615    27.596    clk
    SLICE_X4Y25          FDRE                                         r  reading_on_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.456    28.052 r  reading_on_reg/Q
                         net (fo=15, routed)          1.581    29.634    A4/A1/led_OBUF[0]
    SLICE_X1Y26          LUT5 (Prop_lut5_I2_O)        0.124    29.758 f  A4/A1/temp_count[15]_i_3/O
                         net (fo=1, routed)           0.945    30.703    A4/A1/temp_count[15]_i_3_n_0
    SLICE_X1Y30          LUT6 (Prop_lut6_I1_O)        0.124    30.827 r  A4/A1/temp_count[15]_i_1/O
                         net (fo=16, routed)          0.791    31.617    A4/A1/temp_count[15]_i_1_n_0
    SLICE_X2Y27          FDRE                                         r  A4/A1/temp_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.505    37.992    A4/A1/clk_out
    SLICE_X2Y27          FDRE                                         r  A4/A1/temp_count_reg[1]/C
                         clock pessimism             -0.590    37.402    
                         clock uncertainty           -0.215    37.187    
    SLICE_X2Y27          FDRE (Setup_fdre_C_CE)      -0.169    37.018    A4/A1/temp_count_reg[1]
  -------------------------------------------------------------------
                         required time                         37.018    
                         arrival time                         -31.617    
  -------------------------------------------------------------------
                         slack                                  5.401    

Slack (MET) :             5.401ns  (required time - arrival time)
  Source:                 reading_on_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A4/A1/temp_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_25_clk_wiz_0_0_1 rise@40.000ns - clk_source_clk_25_clk_wiz_0_0_1 rise@30.000ns)
  Data Path Delay:        4.021ns  (logic 0.704ns (17.509%)  route 3.317ns (82.491%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.008ns = ( 37.992 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.404ns = ( 27.596 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_source_clk_25_clk_wiz_0_0_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_in (IN)
                         net (fo=0)                   0.000    30.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    24.230 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    25.885    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         1.615    27.596    clk
    SLICE_X4Y25          FDRE                                         r  reading_on_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.456    28.052 r  reading_on_reg/Q
                         net (fo=15, routed)          1.581    29.634    A4/A1/led_OBUF[0]
    SLICE_X1Y26          LUT5 (Prop_lut5_I2_O)        0.124    29.758 f  A4/A1/temp_count[15]_i_3/O
                         net (fo=1, routed)           0.945    30.703    A4/A1/temp_count[15]_i_3_n_0
    SLICE_X1Y30          LUT6 (Prop_lut6_I1_O)        0.124    30.827 r  A4/A1/temp_count[15]_i_1/O
                         net (fo=16, routed)          0.791    31.617    A4/A1/temp_count[15]_i_1_n_0
    SLICE_X2Y27          FDRE                                         r  A4/A1/temp_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.505    37.992    A4/A1/clk_out
    SLICE_X2Y27          FDRE                                         r  A4/A1/temp_count_reg[2]/C
                         clock pessimism             -0.590    37.402    
                         clock uncertainty           -0.215    37.187    
    SLICE_X2Y27          FDRE (Setup_fdre_C_CE)      -0.169    37.018    A4/A1/temp_count_reg[2]
  -------------------------------------------------------------------
                         required time                         37.018    
                         arrival time                         -31.617    
  -------------------------------------------------------------------
                         slack                                  5.401    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 reading_on_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A4/A1/hpos_c_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25_clk_wiz_0_0_1 rise@0.000ns - clk_source_clk_25_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.863ns  (logic 0.141ns (16.333%)  route 0.722ns (83.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_source_clk_25_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         0.580    -0.549    clk
    SLICE_X4Y25          FDRE                                         r  reading_on_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  reading_on_reg/Q
                         net (fo=15, routed)          0.722     0.314    A4/A1/led_OBUF[0]
    SLICE_X0Y25          FDRE                                         r  A4/A1/hpos_c_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.850    -0.319    A4/A1/clk_out
    SLICE_X0Y25          FDRE                                         r  A4/A1/hpos_c_reg[9]/C
                         clock pessimism              0.087    -0.232    
                         clock uncertainty            0.215    -0.016    
    SLICE_X0Y25          FDRE (Hold_fdre_C_CE)       -0.039    -0.055    A4/A1/hpos_c_reg[9]
  -------------------------------------------------------------------
                         required time                          0.055    
                         arrival time                           0.314    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 reading_on_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A4/A1/hpos_c_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25_clk_wiz_0_0_1 rise@0.000ns - clk_source_clk_25_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.935ns  (logic 0.141ns (15.083%)  route 0.794ns (84.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_source_clk_25_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         0.580    -0.549    clk
    SLICE_X4Y25          FDRE                                         r  reading_on_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  reading_on_reg/Q
                         net (fo=15, routed)          0.794     0.385    A4/A1/led_OBUF[0]
    SLICE_X1Y25          FDRE                                         r  A4/A1/hpos_c_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.850    -0.319    A4/A1/clk_out
    SLICE_X1Y25          FDRE                                         r  A4/A1/hpos_c_reg[5]/C
                         clock pessimism              0.087    -0.232    
                         clock uncertainty            0.215    -0.016    
    SLICE_X1Y25          FDRE (Hold_fdre_C_CE)       -0.039    -0.055    A4/A1/hpos_c_reg[5]
  -------------------------------------------------------------------
                         required time                          0.055    
                         arrival time                           0.385    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 reading_on_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A4/A1/hpos_c_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25_clk_wiz_0_0_1 rise@0.000ns - clk_source_clk_25_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.935ns  (logic 0.141ns (15.083%)  route 0.794ns (84.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_source_clk_25_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         0.580    -0.549    clk
    SLICE_X4Y25          FDRE                                         r  reading_on_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  reading_on_reg/Q
                         net (fo=15, routed)          0.794     0.385    A4/A1/led_OBUF[0]
    SLICE_X1Y25          FDRE                                         r  A4/A1/hpos_c_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.850    -0.319    A4/A1/clk_out
    SLICE_X1Y25          FDRE                                         r  A4/A1/hpos_c_reg[7]/C
                         clock pessimism              0.087    -0.232    
                         clock uncertainty            0.215    -0.016    
    SLICE_X1Y25          FDRE (Hold_fdre_C_CE)       -0.039    -0.055    A4/A1/hpos_c_reg[7]
  -------------------------------------------------------------------
                         required time                          0.055    
                         arrival time                           0.385    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 reading_on_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A4/A1/hpos_c_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25_clk_wiz_0_0_1 rise@0.000ns - clk_source_clk_25_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.935ns  (logic 0.141ns (15.083%)  route 0.794ns (84.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_source_clk_25_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         0.580    -0.549    clk
    SLICE_X4Y25          FDRE                                         r  reading_on_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  reading_on_reg/Q
                         net (fo=15, routed)          0.794     0.385    A4/A1/led_OBUF[0]
    SLICE_X1Y25          FDRE                                         r  A4/A1/hpos_c_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.850    -0.319    A4/A1/clk_out
    SLICE_X1Y25          FDRE                                         r  A4/A1/hpos_c_reg[8]/C
                         clock pessimism              0.087    -0.232    
                         clock uncertainty            0.215    -0.016    
    SLICE_X1Y25          FDRE (Hold_fdre_C_CE)       -0.039    -0.055    A4/A1/hpos_c_reg[8]
  -------------------------------------------------------------------
                         required time                          0.055    
                         arrival time                           0.385    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.608ns  (arrival time - required time)
  Source:                 reading_on_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A5/A5/arrayW_reg_0_cooolgate_en_gate_5_cooolDelFlop/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25_clk_wiz_0_0_1 rise@0.000ns - clk_source_clk_25_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.212ns  (logic 0.186ns (15.341%)  route 1.026ns (84.659%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_source_clk_25_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         0.580    -0.549    clk
    SLICE_X4Y25          FDRE                                         r  reading_on_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  reading_on_reg/Q
                         net (fo=15, routed)          0.684     0.276    A5/led_OBUF[0]
    SLICE_X4Y28          LUT2 (Prop_lut2_I1_O)        0.045     0.321 r  A5/arrayW_reg_0_i_2/O
                         net (fo=3, routed)           0.342     0.663    A5/arrayW_reg_0_i_2_n_0
    SLICE_X4Y28          FDCE                                         r  A5/A5/arrayW_reg_0_cooolgate_en_gate_5_cooolDelFlop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.852    -0.317    A5/clk_out
    SLICE_X4Y28          FDCE                                         r  A5/A5/arrayW_reg_0_cooolgate_en_gate_5_cooolDelFlop/C
                         clock pessimism              0.087    -0.230    
                         clock uncertainty            0.215    -0.014    
    SLICE_X4Y28          FDCE (Hold_fdce_C_D)         0.070     0.056    A5/A5/arrayW_reg_0_cooolgate_en_gate_5_cooolDelFlop
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.663    
  -------------------------------------------------------------------
                         slack                                  0.608    

Slack (MET) :             0.617ns  (arrival time - required time)
  Source:                 reading_on_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A4/A1/hpos_c_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25_clk_wiz_0_0_1 rise@0.000ns - clk_source_clk_25_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.111ns  (logic 0.141ns (12.696%)  route 0.970ns (87.304%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_source_clk_25_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         0.580    -0.549    clk
    SLICE_X4Y25          FDRE                                         r  reading_on_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  reading_on_reg/Q
                         net (fo=15, routed)          0.970     0.561    A4/A1/led_OBUF[0]
    SLICE_X1Y24          FDRE                                         r  A4/A1/hpos_c_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.850    -0.319    A4/A1/clk_out
    SLICE_X1Y24          FDRE                                         r  A4/A1/hpos_c_reg[0]/C
                         clock pessimism              0.087    -0.232    
                         clock uncertainty            0.215    -0.016    
    SLICE_X1Y24          FDRE (Hold_fdre_C_CE)       -0.039    -0.055    A4/A1/hpos_c_reg[0]
  -------------------------------------------------------------------
                         required time                          0.055    
                         arrival time                           0.561    
  -------------------------------------------------------------------
                         slack                                  0.617    

Slack (MET) :             0.617ns  (arrival time - required time)
  Source:                 reading_on_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A4/A1/hpos_c_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25_clk_wiz_0_0_1 rise@0.000ns - clk_source_clk_25_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.111ns  (logic 0.141ns (12.696%)  route 0.970ns (87.304%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_source_clk_25_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         0.580    -0.549    clk
    SLICE_X4Y25          FDRE                                         r  reading_on_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  reading_on_reg/Q
                         net (fo=15, routed)          0.970     0.561    A4/A1/led_OBUF[0]
    SLICE_X1Y24          FDRE                                         r  A4/A1/hpos_c_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.850    -0.319    A4/A1/clk_out
    SLICE_X1Y24          FDRE                                         r  A4/A1/hpos_c_reg[1]/C
                         clock pessimism              0.087    -0.232    
                         clock uncertainty            0.215    -0.016    
    SLICE_X1Y24          FDRE (Hold_fdre_C_CE)       -0.039    -0.055    A4/A1/hpos_c_reg[1]
  -------------------------------------------------------------------
                         required time                          0.055    
                         arrival time                           0.561    
  -------------------------------------------------------------------
                         slack                                  0.617    

Slack (MET) :             0.617ns  (arrival time - required time)
  Source:                 reading_on_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A4/A1/hpos_c_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25_clk_wiz_0_0_1 rise@0.000ns - clk_source_clk_25_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.111ns  (logic 0.141ns (12.696%)  route 0.970ns (87.304%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_source_clk_25_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         0.580    -0.549    clk
    SLICE_X4Y25          FDRE                                         r  reading_on_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  reading_on_reg/Q
                         net (fo=15, routed)          0.970     0.561    A4/A1/led_OBUF[0]
    SLICE_X1Y24          FDRE                                         r  A4/A1/hpos_c_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.850    -0.319    A4/A1/clk_out
    SLICE_X1Y24          FDRE                                         r  A4/A1/hpos_c_reg[2]/C
                         clock pessimism              0.087    -0.232    
                         clock uncertainty            0.215    -0.016    
    SLICE_X1Y24          FDRE (Hold_fdre_C_CE)       -0.039    -0.055    A4/A1/hpos_c_reg[2]
  -------------------------------------------------------------------
                         required time                          0.055    
                         arrival time                           0.561    
  -------------------------------------------------------------------
                         slack                                  0.617    

Slack (MET) :             0.677ns  (arrival time - required time)
  Source:                 reading_on_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A4/A1/hpos_c_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25_clk_wiz_0_0_1 rise@0.000ns - clk_source_clk_25_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.171ns  (logic 0.141ns (12.042%)  route 1.030ns (87.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_source_clk_25_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         0.580    -0.549    clk
    SLICE_X4Y25          FDRE                                         r  reading_on_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  reading_on_reg/Q
                         net (fo=15, routed)          1.030     0.621    A4/A1/led_OBUF[0]
    SLICE_X0Y24          FDRE                                         r  A4/A1/hpos_c_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.850    -0.319    A4/A1/clk_out
    SLICE_X0Y24          FDRE                                         r  A4/A1/hpos_c_reg[3]/C
                         clock pessimism              0.087    -0.232    
                         clock uncertainty            0.215    -0.016    
    SLICE_X0Y24          FDRE (Hold_fdre_C_CE)       -0.039    -0.055    A4/A1/hpos_c_reg[3]
  -------------------------------------------------------------------
                         required time                          0.055    
                         arrival time                           0.621    
  -------------------------------------------------------------------
                         slack                                  0.677    

Slack (MET) :             0.677ns  (arrival time - required time)
  Source:                 reading_on_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A4/A1/hpos_c_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25_clk_wiz_0_0_1 rise@0.000ns - clk_source_clk_25_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.171ns  (logic 0.141ns (12.042%)  route 1.030ns (87.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_source_clk_25_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         0.580    -0.549    clk
    SLICE_X4Y25          FDRE                                         r  reading_on_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  reading_on_reg/Q
                         net (fo=15, routed)          1.030     0.621    A4/A1/led_OBUF[0]
    SLICE_X0Y24          FDRE                                         r  A4/A1/hpos_c_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  A3/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.850    -0.319    A4/A1/clk_out
    SLICE_X0Y24          FDRE                                         r  A4/A1/hpos_c_reg[4]/C
                         clock pessimism              0.087    -0.232    
                         clock uncertainty            0.215    -0.016    
    SLICE_X0Y24          FDRE (Hold_fdre_C_CE)       -0.039    -0.055    A4/A1/hpos_c_reg[4]
  -------------------------------------------------------------------
                         required time                          0.055    
                         arrival time                           0.621    
  -------------------------------------------------------------------
                         slack                                  0.677    





---------------------------------------------------------------------------------------------------
From Clock:  clk_source_clk_25_clk_wiz_0_0
  To Clock:  clk_source_clk_25_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.177ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.177ns  (required time - arrival time)
  Source:                 A2/A2/row1_s1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A5/arrayW_reg_1/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_source_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_source_clk_25_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_source_clk_25_clk_wiz_0_0_1 rise@10.000ns - clk_source_clk_25_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.954ns  (logic 1.944ns (21.712%)  route 7.010ns (78.288%))
  Logic Levels:           12  (LUT5=7 LUT6=5)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.024ns = ( 7.976 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.395ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_source_clk_25_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         1.624    -2.395    A2/A2/clk_source
    SLICE_X7Y31          FDRE                                         r  A2/A2/row1_s1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y31          FDRE (Prop_fdre_C_Q)         0.456    -1.939 r  A2/A2/row1_s1_reg[0]/Q
                         net (fo=15, routed)          1.110    -0.829    A2/A2/row1_s1[0]
    SLICE_X5Y29          LUT5 (Prop_lut5_I0_O)        0.124    -0.705 f  A2/A2/arrayW_reg_0_i_163/O
                         net (fo=3, routed)           0.318    -0.387    A2/A2/p_1_in__0__0[1]
    SLICE_X3Y29          LUT6 (Prop_lut6_I5_O)        0.124    -0.263 f  A2/A2/arrayW_reg_0_i_139/O
                         net (fo=3, routed)           0.596     0.333    A2/A2/arrayW_reg_0_i_139_n_0
    SLICE_X0Y30          LUT5 (Prop_lut5_I2_O)        0.124     0.457 f  A2/A2/arrayW_reg_0_i_98/O
                         net (fo=3, routed)           0.606     1.063    A2/A2/arrayW_reg_0_i_98_n_0
    SLICE_X2Y30          LUT5 (Prop_lut5_I2_O)        0.124     1.187 f  A2/A2/arrayW_reg_0_i_54/O
                         net (fo=3, routed)           0.605     1.792    A2/A2/arrayW_reg_0_i_54_n_0
    SLICE_X5Y29          LUT5 (Prop_lut5_I2_O)        0.124     1.916 f  A2/A2/arrayW_reg_0_i_22/O
                         net (fo=3, routed)           0.166     2.082    A2/A2/arrayW_reg_0_i_22_n_0
    SLICE_X5Y29          LUT6 (Prop_lut6_I5_O)        0.124     2.206 r  A2/A2/arrayW_reg_0_i_40/O
                         net (fo=11, routed)          0.512     2.719    A2/A2/Gx[10]
    SLICE_X6Y28          LUT6 (Prop_lut6_I5_O)        0.124     2.843 r  A2/A2/arrayW_reg_0_i_118/O
                         net (fo=3, routed)           0.891     3.734    A2/A2/abs_gx[3]
    SLICE_X9Y29          LUT5 (Prop_lut5_I4_O)        0.124     3.858 r  A2/A2/arrayW_reg_0_i_73/O
                         net (fo=3, routed)           0.329     4.187    A2/A2/arrayW_reg_0_i_73_n_0
    SLICE_X10Y29         LUT5 (Prop_lut5_I2_O)        0.124     4.311 r  A2/A2/arrayW_reg_0_i_37/O
                         net (fo=3, routed)           0.429     4.739    A2/A2/arrayW_reg_0_i_37_n_0
    SLICE_X11Y30         LUT6 (Prop_lut6_I2_O)        0.124     4.863 r  A2/A2/arrayW_reg_0_i_25/O
                         net (fo=1, routed)           0.572     5.435    A2/A2/sum_in[8]
    SLICE_X11Y29         LUT5 (Prop_lut5_I1_O)        0.124     5.559 r  A2/A2/arrayW_reg_0_i_8/O
                         net (fo=1, routed)           0.319     5.879    A2/A2/arrayW_reg_0_i_8_n_0
    SLICE_X8Y29          LUT6 (Prop_lut6_I5_O)        0.124     6.003 r  A2/A2/arrayW_reg_0_i_3/O
                         net (fo=2, routed)           0.556     6.559    A5/data_in
    RAMB36_X0Y7          RAMB36E1                                     r  A5/arrayW_reg_1/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_source_clk_25_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750     4.819 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     6.396    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         1.490     7.976    A5/clk_source
    RAMB36_X0Y7          RAMB36E1                                     r  A5/arrayW_reg_1/CLKARDCLK
                         clock pessimism             -0.425     7.551    
                         clock uncertainty           -0.077     7.474    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737     6.737    A5/arrayW_reg_1
  -------------------------------------------------------------------
                         required time                          6.737    
                         arrival time                          -6.559    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.231ns  (required time - arrival time)
  Source:                 A2/A2/row1_s1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A5/arrayW_reg_0/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_source_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_source_clk_25_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_source_clk_25_clk_wiz_0_0_1 rise@10.000ns - clk_source_clk_25_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.896ns  (logic 1.944ns (21.852%)  route 6.952ns (78.148%))
  Logic Levels:           12  (LUT5=7 LUT6=5)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.028ns = ( 7.972 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.395ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_source_clk_25_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         1.624    -2.395    A2/A2/clk_source
    SLICE_X7Y31          FDRE                                         r  A2/A2/row1_s1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y31          FDRE (Prop_fdre_C_Q)         0.456    -1.939 r  A2/A2/row1_s1_reg[0]/Q
                         net (fo=15, routed)          1.110    -0.829    A2/A2/row1_s1[0]
    SLICE_X5Y29          LUT5 (Prop_lut5_I0_O)        0.124    -0.705 f  A2/A2/arrayW_reg_0_i_163/O
                         net (fo=3, routed)           0.318    -0.387    A2/A2/p_1_in__0__0[1]
    SLICE_X3Y29          LUT6 (Prop_lut6_I5_O)        0.124    -0.263 f  A2/A2/arrayW_reg_0_i_139/O
                         net (fo=3, routed)           0.596     0.333    A2/A2/arrayW_reg_0_i_139_n_0
    SLICE_X0Y30          LUT5 (Prop_lut5_I2_O)        0.124     0.457 f  A2/A2/arrayW_reg_0_i_98/O
                         net (fo=3, routed)           0.606     1.063    A2/A2/arrayW_reg_0_i_98_n_0
    SLICE_X2Y30          LUT5 (Prop_lut5_I2_O)        0.124     1.187 f  A2/A2/arrayW_reg_0_i_54/O
                         net (fo=3, routed)           0.605     1.792    A2/A2/arrayW_reg_0_i_54_n_0
    SLICE_X5Y29          LUT5 (Prop_lut5_I2_O)        0.124     1.916 f  A2/A2/arrayW_reg_0_i_22/O
                         net (fo=3, routed)           0.166     2.082    A2/A2/arrayW_reg_0_i_22_n_0
    SLICE_X5Y29          LUT6 (Prop_lut6_I5_O)        0.124     2.206 r  A2/A2/arrayW_reg_0_i_40/O
                         net (fo=11, routed)          0.512     2.719    A2/A2/Gx[10]
    SLICE_X6Y28          LUT6 (Prop_lut6_I5_O)        0.124     2.843 r  A2/A2/arrayW_reg_0_i_118/O
                         net (fo=3, routed)           0.891     3.734    A2/A2/abs_gx[3]
    SLICE_X9Y29          LUT5 (Prop_lut5_I4_O)        0.124     3.858 r  A2/A2/arrayW_reg_0_i_73/O
                         net (fo=3, routed)           0.329     4.187    A2/A2/arrayW_reg_0_i_73_n_0
    SLICE_X10Y29         LUT5 (Prop_lut5_I2_O)        0.124     4.311 r  A2/A2/arrayW_reg_0_i_37/O
                         net (fo=3, routed)           0.429     4.739    A2/A2/arrayW_reg_0_i_37_n_0
    SLICE_X11Y30         LUT6 (Prop_lut6_I2_O)        0.124     4.863 r  A2/A2/arrayW_reg_0_i_25/O
                         net (fo=1, routed)           0.572     5.435    A2/A2/sum_in[8]
    SLICE_X11Y29         LUT5 (Prop_lut5_I1_O)        0.124     5.559 r  A2/A2/arrayW_reg_0_i_8/O
                         net (fo=1, routed)           0.319     5.879    A2/A2/arrayW_reg_0_i_8_n_0
    SLICE_X8Y29          LUT6 (Prop_lut6_I5_O)        0.124     6.003 r  A2/A2/arrayW_reg_0_i_3/O
                         net (fo=2, routed)           0.499     6.502    A5/data_in
    RAMB36_X0Y6          RAMB36E1                                     r  A5/arrayW_reg_0/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_source_clk_25_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750     4.819 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     6.396    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         1.486     7.972    A5/clk_source
    RAMB36_X0Y6          RAMB36E1                                     r  A5/arrayW_reg_0/CLKARDCLK
                         clock pessimism             -0.425     7.547    
                         clock uncertainty           -0.077     7.470    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737     6.733    A5/arrayW_reg_0
  -------------------------------------------------------------------
                         required time                          6.733    
                         arrival time                          -6.502    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             1.919ns  (required time - arrival time)
  Source:                 A2/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A2/A1/row_buffer1_reg_r_64_r/CE
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_source_clk_25_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_source_clk_25_clk_wiz_0_0_1 rise@10.000ns - clk_source_clk_25_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.786ns  (logic 0.580ns (7.449%)  route 7.206ns (92.551%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.063ns = ( 7.937 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.462ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_source_clk_25_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         1.557    -2.462    A2/clk_source
    SLICE_X13Y19         FDRE                                         r  A2/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y19         FDRE (Prop_fdre_C_Q)         0.456    -2.006 r  A2/state_reg[0]/Q
                         net (fo=41, routed)          2.401     0.395    A2/A1/state_reg[1][0]
    SLICE_X4Y27          LUT3 (Prop_lut3_I1_O)        0.124     0.519 r  A2/A1/pixel[7]_i_1/O
                         net (fo=457, routed)         4.805     5.324    A2/A1/pixel_reg[7]_0
    SLICE_X15Y6          FDRE                                         r  A2/A1/row_buffer1_reg_r_64_r/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_source_clk_25_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750     4.819 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     6.396    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         1.450     7.937    A2/A1/clk_source
    SLICE_X15Y6          FDRE                                         r  A2/A1/row_buffer1_reg_r_64_r/C
                         clock pessimism             -0.411     7.525    
                         clock uncertainty           -0.077     7.448    
    SLICE_X15Y6          FDRE (Setup_fdre_C_CE)      -0.205     7.243    A2/A1/row_buffer1_reg_r_64_r
  -------------------------------------------------------------------
                         required time                          7.243    
                         arrival time                          -5.324    
  -------------------------------------------------------------------
                         slack                                  1.919    

Slack (MET) :             1.919ns  (required time - arrival time)
  Source:                 A2/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A2/A1/row_buffer1_reg_r_65_r/CE
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_source_clk_25_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_source_clk_25_clk_wiz_0_0_1 rise@10.000ns - clk_source_clk_25_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.786ns  (logic 0.580ns (7.449%)  route 7.206ns (92.551%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.063ns = ( 7.937 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.462ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_source_clk_25_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         1.557    -2.462    A2/clk_source
    SLICE_X13Y19         FDRE                                         r  A2/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y19         FDRE (Prop_fdre_C_Q)         0.456    -2.006 r  A2/state_reg[0]/Q
                         net (fo=41, routed)          2.401     0.395    A2/A1/state_reg[1][0]
    SLICE_X4Y27          LUT3 (Prop_lut3_I1_O)        0.124     0.519 r  A2/A1/pixel[7]_i_1/O
                         net (fo=457, routed)         4.805     5.324    A2/A1/pixel_reg[7]_0
    SLICE_X15Y6          FDRE                                         r  A2/A1/row_buffer1_reg_r_65_r/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_source_clk_25_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750     4.819 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     6.396    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         1.450     7.937    A2/A1/clk_source
    SLICE_X15Y6          FDRE                                         r  A2/A1/row_buffer1_reg_r_65_r/C
                         clock pessimism             -0.411     7.525    
                         clock uncertainty           -0.077     7.448    
    SLICE_X15Y6          FDRE (Setup_fdre_C_CE)      -0.205     7.243    A2/A1/row_buffer1_reg_r_65_r
  -------------------------------------------------------------------
                         required time                          7.243    
                         arrival time                          -5.324    
  -------------------------------------------------------------------
                         slack                                  1.919    

Slack (MET) :             1.919ns  (required time - arrival time)
  Source:                 A2/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A2/A1/row_buffer1_reg_r_66_r/CE
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_source_clk_25_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_source_clk_25_clk_wiz_0_0_1 rise@10.000ns - clk_source_clk_25_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.786ns  (logic 0.580ns (7.449%)  route 7.206ns (92.551%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.063ns = ( 7.937 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.462ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_source_clk_25_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         1.557    -2.462    A2/clk_source
    SLICE_X13Y19         FDRE                                         r  A2/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y19         FDRE (Prop_fdre_C_Q)         0.456    -2.006 r  A2/state_reg[0]/Q
                         net (fo=41, routed)          2.401     0.395    A2/A1/state_reg[1][0]
    SLICE_X4Y27          LUT3 (Prop_lut3_I1_O)        0.124     0.519 r  A2/A1/pixel[7]_i_1/O
                         net (fo=457, routed)         4.805     5.324    A2/A1/pixel_reg[7]_0
    SLICE_X15Y6          FDRE                                         r  A2/A1/row_buffer1_reg_r_66_r/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_source_clk_25_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750     4.819 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     6.396    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         1.450     7.937    A2/A1/clk_source
    SLICE_X15Y6          FDRE                                         r  A2/A1/row_buffer1_reg_r_66_r/C
                         clock pessimism             -0.411     7.525    
                         clock uncertainty           -0.077     7.448    
    SLICE_X15Y6          FDRE (Setup_fdre_C_CE)      -0.205     7.243    A2/A1/row_buffer1_reg_r_66_r
  -------------------------------------------------------------------
                         required time                          7.243    
                         arrival time                          -5.324    
  -------------------------------------------------------------------
                         slack                                  1.919    

Slack (MET) :             1.919ns  (required time - arrival time)
  Source:                 A2/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A2/A1/row_buffer1_reg_r_67_r/CE
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_source_clk_25_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_source_clk_25_clk_wiz_0_0_1 rise@10.000ns - clk_source_clk_25_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.786ns  (logic 0.580ns (7.449%)  route 7.206ns (92.551%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.063ns = ( 7.937 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.462ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_source_clk_25_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         1.557    -2.462    A2/clk_source
    SLICE_X13Y19         FDRE                                         r  A2/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y19         FDRE (Prop_fdre_C_Q)         0.456    -2.006 r  A2/state_reg[0]/Q
                         net (fo=41, routed)          2.401     0.395    A2/A1/state_reg[1][0]
    SLICE_X4Y27          LUT3 (Prop_lut3_I1_O)        0.124     0.519 r  A2/A1/pixel[7]_i_1/O
                         net (fo=457, routed)         4.805     5.324    A2/A1/pixel_reg[7]_0
    SLICE_X15Y6          FDRE                                         r  A2/A1/row_buffer1_reg_r_67_r/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_source_clk_25_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750     4.819 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     6.396    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         1.450     7.937    A2/A1/clk_source
    SLICE_X15Y6          FDRE                                         r  A2/A1/row_buffer1_reg_r_67_r/C
                         clock pessimism             -0.411     7.525    
                         clock uncertainty           -0.077     7.448    
    SLICE_X15Y6          FDRE (Setup_fdre_C_CE)      -0.205     7.243    A2/A1/row_buffer1_reg_r_67_r
  -------------------------------------------------------------------
                         required time                          7.243    
                         arrival time                          -5.324    
  -------------------------------------------------------------------
                         slack                                  1.919    

Slack (MET) :             1.919ns  (required time - arrival time)
  Source:                 A2/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A2/A1/row_buffer1_reg_r_68_r/CE
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_source_clk_25_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_source_clk_25_clk_wiz_0_0_1 rise@10.000ns - clk_source_clk_25_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.786ns  (logic 0.580ns (7.449%)  route 7.206ns (92.551%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.063ns = ( 7.937 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.462ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_source_clk_25_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         1.557    -2.462    A2/clk_source
    SLICE_X13Y19         FDRE                                         r  A2/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y19         FDRE (Prop_fdre_C_Q)         0.456    -2.006 r  A2/state_reg[0]/Q
                         net (fo=41, routed)          2.401     0.395    A2/A1/state_reg[1][0]
    SLICE_X4Y27          LUT3 (Prop_lut3_I1_O)        0.124     0.519 r  A2/A1/pixel[7]_i_1/O
                         net (fo=457, routed)         4.805     5.324    A2/A1/pixel_reg[7]_0
    SLICE_X15Y6          FDRE                                         r  A2/A1/row_buffer1_reg_r_68_r/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_source_clk_25_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750     4.819 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     6.396    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         1.450     7.937    A2/A1/clk_source
    SLICE_X15Y6          FDRE                                         r  A2/A1/row_buffer1_reg_r_68_r/C
                         clock pessimism             -0.411     7.525    
                         clock uncertainty           -0.077     7.448    
    SLICE_X15Y6          FDRE (Setup_fdre_C_CE)      -0.205     7.243    A2/A1/row_buffer1_reg_r_68_r
  -------------------------------------------------------------------
                         required time                          7.243    
                         arrival time                          -5.324    
  -------------------------------------------------------------------
                         slack                                  1.919    

Slack (MET) :             1.919ns  (required time - arrival time)
  Source:                 A2/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A2/A1/row_buffer1_reg_r_69_r/CE
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_source_clk_25_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_source_clk_25_clk_wiz_0_0_1 rise@10.000ns - clk_source_clk_25_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.786ns  (logic 0.580ns (7.449%)  route 7.206ns (92.551%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.063ns = ( 7.937 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.462ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_source_clk_25_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         1.557    -2.462    A2/clk_source
    SLICE_X13Y19         FDRE                                         r  A2/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y19         FDRE (Prop_fdre_C_Q)         0.456    -2.006 r  A2/state_reg[0]/Q
                         net (fo=41, routed)          2.401     0.395    A2/A1/state_reg[1][0]
    SLICE_X4Y27          LUT3 (Prop_lut3_I1_O)        0.124     0.519 r  A2/A1/pixel[7]_i_1/O
                         net (fo=457, routed)         4.805     5.324    A2/A1/pixel_reg[7]_0
    SLICE_X15Y6          FDRE                                         r  A2/A1/row_buffer1_reg_r_69_r/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_source_clk_25_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750     4.819 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     6.396    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         1.450     7.937    A2/A1/clk_source
    SLICE_X15Y6          FDRE                                         r  A2/A1/row_buffer1_reg_r_69_r/C
                         clock pessimism             -0.411     7.525    
                         clock uncertainty           -0.077     7.448    
    SLICE_X15Y6          FDRE (Setup_fdre_C_CE)      -0.205     7.243    A2/A1/row_buffer1_reg_r_69_r
  -------------------------------------------------------------------
                         required time                          7.243    
                         arrival time                          -5.324    
  -------------------------------------------------------------------
                         slack                                  1.919    

Slack (MET) :             1.919ns  (required time - arrival time)
  Source:                 A2/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A2/A1/row_buffer1_reg_r_70_r/CE
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_source_clk_25_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_source_clk_25_clk_wiz_0_0_1 rise@10.000ns - clk_source_clk_25_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.786ns  (logic 0.580ns (7.449%)  route 7.206ns (92.551%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.063ns = ( 7.937 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.462ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_source_clk_25_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         1.557    -2.462    A2/clk_source
    SLICE_X13Y19         FDRE                                         r  A2/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y19         FDRE (Prop_fdre_C_Q)         0.456    -2.006 r  A2/state_reg[0]/Q
                         net (fo=41, routed)          2.401     0.395    A2/A1/state_reg[1][0]
    SLICE_X4Y27          LUT3 (Prop_lut3_I1_O)        0.124     0.519 r  A2/A1/pixel[7]_i_1/O
                         net (fo=457, routed)         4.805     5.324    A2/A1/pixel_reg[7]_0
    SLICE_X15Y6          FDRE                                         r  A2/A1/row_buffer1_reg_r_70_r/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_source_clk_25_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750     4.819 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     6.396    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         1.450     7.937    A2/A1/clk_source
    SLICE_X15Y6          FDRE                                         r  A2/A1/row_buffer1_reg_r_70_r/C
                         clock pessimism             -0.411     7.525    
                         clock uncertainty           -0.077     7.448    
    SLICE_X15Y6          FDRE (Setup_fdre_C_CE)      -0.205     7.243    A2/A1/row_buffer1_reg_r_70_r
  -------------------------------------------------------------------
                         required time                          7.243    
                         arrival time                          -5.324    
  -------------------------------------------------------------------
                         slack                                  1.919    

Slack (MET) :             1.919ns  (required time - arrival time)
  Source:                 A2/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A2/A1/row_buffer1_reg_r_71_r/CE
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_source_clk_25_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_source_clk_25_clk_wiz_0_0_1 rise@10.000ns - clk_source_clk_25_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.786ns  (logic 0.580ns (7.449%)  route 7.206ns (92.551%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.063ns = ( 7.937 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.462ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_source_clk_25_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         1.557    -2.462    A2/clk_source
    SLICE_X13Y19         FDRE                                         r  A2/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y19         FDRE (Prop_fdre_C_Q)         0.456    -2.006 r  A2/state_reg[0]/Q
                         net (fo=41, routed)          2.401     0.395    A2/A1/state_reg[1][0]
    SLICE_X4Y27          LUT3 (Prop_lut3_I1_O)        0.124     0.519 r  A2/A1/pixel[7]_i_1/O
                         net (fo=457, routed)         4.805     5.324    A2/A1/pixel_reg[7]_0
    SLICE_X15Y6          FDRE                                         r  A2/A1/row_buffer1_reg_r_71_r/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_source_clk_25_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750     4.819 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     6.396    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         1.450     7.937    A2/A1/clk_source
    SLICE_X15Y6          FDRE                                         r  A2/A1/row_buffer1_reg_r_71_r/C
                         clock pessimism             -0.411     7.525    
                         clock uncertainty           -0.077     7.448    
    SLICE_X15Y6          FDRE (Setup_fdre_C_CE)      -0.205     7.243    A2/A1/row_buffer1_reg_r_71_r
  -------------------------------------------------------------------
                         required time                          7.243    
                         arrival time                          -5.324    
  -------------------------------------------------------------------
                         slack                                  1.919    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 A2/A1/pixel_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A2/A1/row_buffer1_reg[31][2]_srl32___A2_A1_row_buffer1_reg_r_30/D
                            (rising edge-triggered cell SRLC32E clocked by clk_source_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_source_clk_25_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_source_clk_25_clk_wiz_0_0_1 rise@0.000ns - clk_source_clk_25_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.340%)  route 0.184ns (56.660%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_source_clk_25_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         0.588    -0.541    A2/A1/clk_source
    SLICE_X3Y18          FDRE                                         r  A2/A1/pixel_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  A2/A1/pixel_reg[2]/Q
                         net (fo=2, routed)           0.184    -0.216    A2/A1/Q[2]
    SLICE_X2Y19          SRLC32E                                      r  A2/A1/row_buffer1_reg[31][2]_srl32___A2_A1_row_buffer1_reg_r_30/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_source_clk_25_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         0.856    -0.313    A2/A1/clk_source
    SLICE_X2Y19          SRLC32E                                      r  A2/A1/row_buffer1_reg[31][2]_srl32___A2_A1_row_buffer1_reg_r_30/CLK
                         clock pessimism             -0.216    -0.528    
                         clock uncertainty            0.077    -0.451    
    SLICE_X2Y19          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.268    A2/A1/row_buffer1_reg[31][2]_srl32___A2_A1_row_buffer1_reg_r_30
  -------------------------------------------------------------------
                         required time                          0.268    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 A2/A1/row_buffer1_reg[255][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A2/A1/row_buffer2_reg[31][4]_srl32___A2_A1_row_buffer1_reg_r_30/D
                            (rising edge-triggered cell SRLC32E clocked by clk_source_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_source_clk_25_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_source_clk_25_clk_wiz_0_0_1 rise@0.000ns - clk_source_clk_25_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.164ns (47.337%)  route 0.182ns (52.663%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.343ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_source_clk_25_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         0.559    -0.570    A2/A1/clk_source
    SLICE_X8Y18          FDRE                                         r  A2/A1/row_buffer1_reg[255][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y18          FDRE (Prop_fdre_C_Q)         0.164    -0.406 r  A2/A1/row_buffer1_reg[255][4]/Q
                         net (fo=2, routed)           0.182    -0.224    A2/A1/D[4]
    SLICE_X10Y19         SRLC32E                                      r  A2/A1/row_buffer2_reg[31][4]_srl32___A2_A1_row_buffer1_reg_r_30/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_source_clk_25_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         0.826    -0.343    A2/A1/clk_source
    SLICE_X10Y19         SRLC32E                                      r  A2/A1/row_buffer2_reg[31][4]_srl32___A2_A1_row_buffer1_reg_r_30/CLK
                         clock pessimism             -0.195    -0.537    
                         clock uncertainty            0.077    -0.460    
    SLICE_X10Y19         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.277    A2/A1/row_buffer2_reg[31][4]_srl32___A2_A1_row_buffer1_reg_r_30
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 A2/A1/row_buffer1_reg[255][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A2/A1/row_buffer2_reg[31][5]_srl32___A2_A1_row_buffer1_reg_r_30/D
                            (rising edge-triggered cell SRLC32E clocked by clk_source_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_source_clk_25_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_source_clk_25_clk_wiz_0_0_1 rise@0.000ns - clk_source_clk_25_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.168%)  route 0.193ns (57.832%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_source_clk_25_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         0.584    -0.545    A2/A1/clk_source
    SLICE_X7Y20          FDRE                                         r  A2/A1/row_buffer1_reg[255][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y20          FDRE (Prop_fdre_C_Q)         0.141    -0.404 r  A2/A1/row_buffer1_reg[255][5]/Q
                         net (fo=2, routed)           0.193    -0.211    A2/A1/D[5]
    SLICE_X6Y21          SRLC32E                                      r  A2/A1/row_buffer2_reg[31][5]_srl32___A2_A1_row_buffer1_reg_r_30/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_source_clk_25_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         0.852    -0.317    A2/A1/clk_source
    SLICE_X6Y21          SRLC32E                                      r  A2/A1/row_buffer2_reg[31][5]_srl32___A2_A1_row_buffer1_reg_r_30/CLK
                         clock pessimism             -0.216    -0.532    
                         clock uncertainty            0.077    -0.455    
    SLICE_X6Y21          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.272    A2/A1/row_buffer2_reg[31][5]_srl32___A2_A1_row_buffer1_reg_r_30
  -------------------------------------------------------------------
                         required time                          0.272    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 A1/EOF_Count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A1/EOF_Count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_source_clk_25_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_source_clk_25_clk_wiz_0_0_1 rise@0.000ns - clk_source_clk_25_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.421%)  route 0.098ns (34.579%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.309ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_source_clk_25_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         0.590    -0.539    A1/clk_source
    SLICE_X7Y12          FDRE                                         r  A1/EOF_Count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y12          FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  A1/EOF_Count_reg[7]/Q
                         net (fo=5, routed)           0.098    -0.300    A1/EOF_Count_reg__0[7]
    SLICE_X6Y12          LUT6 (Prop_lut6_I4_O)        0.045    -0.255 r  A1/EOF_Count[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.255    A1/p_0_in[10]
    SLICE_X6Y12          FDRE                                         r  A1/EOF_Count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_source_clk_25_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         0.860    -0.309    A1/clk_source
    SLICE_X6Y12          FDRE                                         r  A1/EOF_Count_reg[10]/C
                         clock pessimism             -0.218    -0.526    
                         clock uncertainty            0.077    -0.449    
    SLICE_X6Y12          FDRE (Hold_fdre_C_D)         0.121    -0.328    A1/EOF_Count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 A2/address_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A2/address_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_source_clk_25_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_source_clk_25_clk_wiz_0_0_1 rise@0.000ns - clk_source_clk_25_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.186ns (64.186%)  route 0.104ns (35.814%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.348ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_source_clk_25_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         0.554    -0.575    A2/clk_source
    SLICE_X9Y26          FDRE                                         r  A2/address_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y26          FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  A2/address_count_reg[3]/Q
                         net (fo=6, routed)           0.104    -0.331    A2/arrayW_reg_1[3]
    SLICE_X8Y26          LUT6 (Prop_lut6_I1_O)        0.045    -0.286 r  A2/address_count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.286    A2/address_count[4]_i_1_n_0
    SLICE_X8Y26          FDRE                                         r  A2/address_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_source_clk_25_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         0.821    -0.348    A2/clk_source
    SLICE_X8Y26          FDRE                                         r  A2/address_count_reg[4]/C
                         clock pessimism             -0.215    -0.562    
                         clock uncertainty            0.077    -0.485    
    SLICE_X8Y26          FDRE (Hold_fdre_C_D)         0.120    -0.365    A2/address_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 A2/A1/row_buffer1_reg_r_31_r/C
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A2/A1/row_buffer1_reg_r_32_r/D
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_source_clk_25_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_source_clk_25_clk_wiz_0_0_1 rise@0.000ns - clk_source_clk_25_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.164ns (61.847%)  route 0.101ns (38.153%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.334ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_source_clk_25_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         0.565    -0.564    A2/A1/clk_source
    SLICE_X12Y8          FDRE                                         r  A2/A1/row_buffer1_reg_r_31_r/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y8          FDRE (Prop_fdre_C_Q)         0.164    -0.400 r  A2/A1/row_buffer1_reg_r_31_r/Q
                         net (fo=1, routed)           0.101    -0.299    A2/A1/row_buffer1_reg_r_31_r_n_0
    SLICE_X14Y8          FDRE                                         r  A2/A1/row_buffer1_reg_r_32_r/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_source_clk_25_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         0.835    -0.334    A2/A1/clk_source
    SLICE_X14Y8          FDRE                                         r  A2/A1/row_buffer1_reg_r_32_r/C
                         clock pessimism             -0.215    -0.548    
                         clock uncertainty            0.077    -0.471    
    SLICE_X14Y8          FDRE (Hold_fdre_C_D)         0.075    -0.396    A2/A1/row_buffer1_reg_r_32_r
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 A2/A1/row_buffer1_reg_r_103_r/C
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A2/A1/row_buffer1_reg_r_104_r/D
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_source_clk_25_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_source_clk_25_clk_wiz_0_0_1 rise@0.000ns - clk_source_clk_25_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.141ns (59.702%)  route 0.095ns (40.298%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_source_clk_25_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         0.563    -0.566    A2/A1/clk_source
    SLICE_X15Y12         FDRE                                         r  A2/A1/row_buffer1_reg_r_103_r/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  A2/A1/row_buffer1_reg_r_103_r/Q
                         net (fo=1, routed)           0.095    -0.330    A2/A1/row_buffer1_reg_r_103_r_n_0
    SLICE_X13Y12         FDRE                                         r  A2/A1/row_buffer1_reg_r_104_r/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_source_clk_25_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         0.832    -0.337    A2/A1/clk_source
    SLICE_X13Y12         FDRE                                         r  A2/A1/row_buffer1_reg_r_104_r/C
                         clock pessimism             -0.215    -0.551    
                         clock uncertainty            0.077    -0.474    
    SLICE_X13Y12         FDRE (Hold_fdre_C_D)         0.046    -0.428    A2/A1/row_buffer1_reg_r_104_r
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 A1/EOF_Count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A1/EOF_Count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_source_clk_25_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_source_clk_25_clk_wiz_0_0_1 rise@0.000ns - clk_source_clk_25_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.186ns (66.111%)  route 0.095ns (33.889%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.309ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_source_clk_25_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         0.590    -0.539    A1/clk_source
    SLICE_X4Y12          FDRE                                         r  A1/EOF_Count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  A1/EOF_Count_reg[12]/Q
                         net (fo=5, routed)           0.095    -0.303    A1/EOF_Count_reg__0[12]
    SLICE_X5Y12          LUT5 (Prop_lut5_I1_O)        0.045    -0.258 r  A1/EOF_Count[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.258    A1/p_0_in[14]
    SLICE_X5Y12          FDRE                                         r  A1/EOF_Count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_source_clk_25_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         0.860    -0.309    A1/clk_source
    SLICE_X5Y12          FDRE                                         r  A1/EOF_Count_reg[14]/C
                         clock pessimism             -0.218    -0.526    
                         clock uncertainty            0.077    -0.449    
    SLICE_X5Y12          FDRE (Hold_fdre_C_D)         0.092    -0.357    A1/EOF_Count_reg[14]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 A2/A1/row_buffer1_reg[255][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A2/A1/row_buffer2_reg[31][2]_srl32___A2_A1_row_buffer1_reg_r_30/D
                            (rising edge-triggered cell SRLC32E clocked by clk_source_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_source_clk_25_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_source_clk_25_clk_wiz_0_0_1 rise@0.000ns - clk_source_clk_25_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.023%)  route 0.250ns (63.977%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_source_clk_25_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         0.584    -0.545    A2/A1/clk_source
    SLICE_X7Y20          FDRE                                         r  A2/A1/row_buffer1_reg[255][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y20          FDRE (Prop_fdre_C_Q)         0.141    -0.404 r  A2/A1/row_buffer1_reg[255][2]/Q
                         net (fo=2, routed)           0.250    -0.154    A2/A1/D[2]
    SLICE_X2Y24          SRLC32E                                      r  A2/A1/row_buffer2_reg[31][2]_srl32___A2_A1_row_buffer1_reg_r_30/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_source_clk_25_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         0.850    -0.319    A2/A1/clk_source
    SLICE_X2Y24          SRLC32E                                      r  A2/A1/row_buffer2_reg[31][2]_srl32___A2_A1_row_buffer1_reg_r_30/CLK
                         clock pessimism             -0.195    -0.513    
                         clock uncertainty            0.077    -0.436    
    SLICE_X2Y24          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.253    A2/A1/row_buffer2_reg[31][2]_srl32___A2_A1_row_buffer1_reg_r_30
  -------------------------------------------------------------------
                         required time                          0.253    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 A2/A2/row2_s2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A2/A2/row2_s3_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_source_clk_25_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_source_clk_25_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_source_clk_25_clk_wiz_0_0_1 rise@0.000ns - clk_source_clk_25_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_source_clk_25_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         0.588    -0.541    A2/A2/clk_source
    SLICE_X5Y33          FDRE                                         r  A2/A2/row2_s2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  A2/A2/row2_s2_reg[4]/Q
                         net (fo=1, routed)           0.110    -0.290    A2/A2/row2_s2[4]
    SLICE_X5Y33          FDRE                                         r  A2/A2/row2_s3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_source_clk_25_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A3/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  A3/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    A3/clk_wiz_0/inst/clk_in1_clk_25_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  A3/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  A3/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         0.857    -0.312    A2/A2/clk_source
    SLICE_X5Y33          FDRE                                         r  A2/A2/row2_s3_reg[4]/C
                         clock pessimism             -0.230    -0.541    
                         clock uncertainty            0.077    -0.464    
    SLICE_X5Y33          FDRE (Hold_fdre_C_D)         0.072    -0.392    A2/A2/row2_s3_reg[4]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.102    





