/* liberty_memcomp Version: 4.0.5-beta15 */
/* common_memcomp Version: 4.0.5-beta20 */
/* lang compiler Version: 4.1.6-beta1 Jul 19 2012 13:55:19 */
/*
 *       CONFIDENTIAL AND PROPRIETARY SOFTWARE OF ARM PHYSICAL IP, INC.
 *      
 *       Copyright (c) 1993 - 2024 ARM Physical IP, Inc.  All Rights Reserved.
 *      
 *       Use of this Software is subject to the terms and conditions of the
 *       applicable license agreement with ARM Physical IP, Inc.
 *       In addition, this Software is protected by patents, copyright law 
 *       and international treaties.
 *      
 *       The copyright notice(s) in this Software does not indicate actual or
 *       intended publication of this Software.
 *
 *      Liberty model for Synchronous Dual-Port Ram
 *
 *
 *       Instance Name:              SRAMdpw64d256
 *       Words:                      256
 *       Bits:                       64
 *       Mux:                        4
 *       Drive:                      6
 *       Write Mask:                 Off
 *       Write Thru:                 Off
 *       Extra Margin Adjustment:    On
 *       Redundant Columns:          0
 *       Test Muxes                  On
 *       Power Gating:               Off
 *       Retention:                  On
 *       Pipeline:                   Off
 *       Read Disturb Test:	        Off
 *       
 *       Creation Date:  Tue Jan 16 16:14:09 2024
 *       Version: 	r1p1
 *
 *      Verified With: Synopsys Primetime, Cadence Encounter Timing System,
 *                     Synopsys Design Compiler, Cadence RTL Compiler,
 *                     Magma Talus and Magma Blast.
 *
 *      Modeling Assumptions: This library contains a black box description
 *          for a memory element.  At the library level, a default_max_transition
 *          constraint is set to the maximum characterized input slew.  Each
 *          output has a max_capacitance constraint set to the highest characterized
 *          output load.  These two constraints force Design Compiler to synthesize
 *          circuits that operate within the characterization space.  The user can
 *          tighten these constraints, if desired.  When writing SDF from EDA tools, 
 *          use the version 3.0 or 2.1 option. This ensures the SDF will annotate to 
 *          simulation models provided with this generator.
 *
 *      Modeling Limitations: 
 *          Due to limitations of the .lib format, some data reduction was necessary.
 *          When reducing data, minimum values were chosen for the fast case corner
 *          and maximum values were used for the typical and best case corners.  It
 *          is recommended that critical timing and setup and hold times be checked 
 *          at all corners.
 *
 *      Known Bugs: None.
 *
 *      Known Work Arounds: N/A
 *
 */

library(USERLIB_tt_1p10v_1p10v_125c) {
  delay_model         : table_lookup;
  library_features(report_delay_calculation,report_power_calculation);
  revision            : 1.1;        
  date                : "Tue Jan 16 16:14:09 2024";
  comment             : "Copyright (c) 1993 - 2024 ARM Physical IP, Inc.  All Rights Reserved.";


  /* unit attributes */
  time_unit           : "1ns";
  voltage_unit        : "1V";
  current_unit        : "1mA";
  leakage_power_unit  : "1mW";
  nom_process         : 1;
  nom_temperature     : 125.000;
  nom_voltage         : 1.100;
  capacitive_load_unit(1,pf);
  pulling_resistance_unit       : "1kohm";

  /* default attributes */
  default_cell_leakage_power    : 0;
  default_fanout_load           : 1;
  default_inout_pin_cap         : 0.005;
  default_input_pin_cap         : 0.005;
  default_output_pin_cap        : 0.0;

  /* threshold definitions */
  default_leakage_power_density : 0.0;
  slew_derate_from_library      : 0.500;
  slew_lower_threshold_pct_fall : 30.000;
  slew_upper_threshold_pct_fall : 70.000;
  slew_lower_threshold_pct_rise : 30.000;
  slew_upper_threshold_pct_rise : 70.000;
  input_threshold_pct_fall      : 50.000;
  input_threshold_pct_rise      : 50.000;
  output_threshold_pct_fall     : 50.000;
  output_threshold_pct_rise     : 50.000;

  /* k-factors */
  k_process_cell_fall           : 0.000;
  k_process_cell_leakage_power  : 0.000;
  k_process_cell_rise           : 0.000;
  k_process_fall_transition     : 0.000;
  k_process_hold_fall           : 0.000;
  k_process_hold_rise           : 0.000;
  k_process_internal_power      : 0.000;
  k_process_min_pulse_width_high : 0.000;
  k_process_min_pulse_width_low : 0.000;
  k_process_pin_cap             : 0.000;
  k_process_recovery_fall       : 0.000;
  k_process_recovery_rise       : 0.000;
  k_process_rise_transition     : 0.000;
  k_process_setup_fall          : 0.000;
  k_process_setup_rise          : 0.000;
  k_process_wire_cap            : 0.000;
  k_process_wire_res            : 0.000;
  k_temp_cell_fall              : 0.000;
  k_temp_cell_rise              : 0.000;
  k_temp_hold_fall              : 0.000;
  k_temp_hold_rise              : 0.000;
  k_temp_min_pulse_width_high   : 0.000;
  k_temp_min_pulse_width_low    : 0.000;
  k_temp_min_period             : 0.000;
  k_temp_rise_propagation       : 0.000;
  k_temp_fall_propagation       : 0.000;
  k_temp_rise_transition        : 0.000;
  k_temp_fall_transition        : 0.000;
  k_temp_recovery_fall          : 0.000;
  k_temp_recovery_rise          : 0.000;
  k_temp_setup_fall             : 0.000;
  k_temp_setup_rise             : 0.000;
  k_volt_cell_fall              : 0.000;
  k_volt_cell_rise              : 0.000;
  k_volt_hold_fall              : 0.000;
  k_volt_hold_rise              : 0.000;
  k_volt_min_pulse_width_high   : 0.000;
  k_volt_min_pulse_width_low    : 0.000;
  k_volt_min_period             : 0.000;
  k_volt_rise_propagation       : 0.000;
  k_volt_fall_propagation       : 0.000;
  k_volt_rise_transition        : 0.000;
  k_volt_fall_transition        : 0.000;
  k_volt_recovery_fall          : 0.000;
  k_volt_recovery_rise          : 0.000;
  k_volt_setup_fall             : 0.000;
  k_volt_setup_rise             : 0.000;

  /* operation conditions */
  voltage_map (VDDCE, 1.1);
  voltage_map (VDDPE, 1.1);
  voltage_map (VSSE, 0);
  operating_conditions(tt_1p10v_1p10v_125c) {
    process      : 1;
    temperature  : 125.000;
    voltage      : 1.100;
    tree_type    : balanced_tree;
  }
  default_operating_conditions : tt_1p10v_1p10v_125c;

  /* wire-loads */
  wire_load("sample") {
    resistance   : 1.6e-05;
    capacitance  : 0.0002;
    area         : 1.7;
    slope        : 500;
    fanout_length(1,500);
  }

  /* templates */ 
  define ("peak_current", "cell", "float");
  define ("retention_current", "cell", "float");
  lu_table_template(SRAMdpw64d256_bist_mux_delay_template) {
    variable_1 : input_net_transition;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(SRAMdpw64d256_mux_mem_out_delay_template) {
    variable_1 : input_net_transition;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(SRAMdpw64d256_mem_out_delay_template) {
    variable_1 : input_net_transition;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(SRAMdpw64d256_bist_mux_slew_template) {
    variable_1 : input_net_transition;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(SRAMdpw64d256_mem_out_slew_template) {
    variable_1 : input_net_transition;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(SRAMdpw64d256_clk_setup_constraint_template) {
    variable_1 : related_pin_transition;
    variable_2 : constrained_pin_transition;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(SRAMdpw64d256_constraint_template) {
     variable_1 : related_pin_transition;
     variable_2 : constrained_pin_transition;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(SRAMdpw64d256_cts1x7_delay_template) {
    variable_1 : input_net_transition;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(SRAMdpw64d256_cts1x7_slew_template) {
    variable_1 : input_net_transition;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  power_lut_template(SRAMdpw64d256_energy_template_clkslew_memload) {
    variable_1 : input_transition_time;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  power_lut_template(SRAMdpw64d256_energy_template_clkslew_bmuxload) {
    variable_1 : input_transition_time;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  power_lut_template(SRAMdpw64d256_energy_template_sigslew_memload) {
    variable_1 : input_transition_time;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  power_lut_template(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
    variable_1 : input_transition_time;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  power_lut_template(SRAMdpw64d256_energy_template_memload) {
    variable_1 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  power_lut_template(SRAMdpw64d256_energy_template_bmuxload) {
    variable_1 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  power_lut_template(SRAMdpw64d256_energy_template_clkslew) {
    variable_1 : input_transition_time;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  power_lut_template(SRAMdpw64d256_energy_template_sigslew) {
    variable_1 : input_transition_time;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  type (SRAMdpw64d256_DATA) {
    base_type : array ;
    data_type : bit ;
    bit_width : 64;
    bit_from : 63;
    bit_to : 0 ;
    downto : true ;
  }
  type (SRAMdpw64d256_SCAN) {
    base_type : array ;
    data_type : bit ;
    bit_width : 2;
    bit_from : 1;
    bit_to : 0 ;
    downto : true ;
  }
  type (SRAMdpw64d256_UPM) {
    base_type : array ;
    data_type : bit ;
    bit_width : 3;
    bit_from : 2;
    bit_to : 0 ;
    downto : true ;
  }
  type (SRAMdpw64d256_UPMW) {
    base_type : array ;
    data_type : bit ;
    bit_width : 2;
    bit_from : 1;
    bit_to : 0 ;
    downto : true ;
  }
  type (SRAMdpw64d256_ADDRESS) {
    base_type : array ;
    data_type : bit ;
    bit_width : 8;
    bit_from : 7;
    bit_to : 0 ;
    downto : true ;
  }
  cell(SRAMdpw64d256) {
    area : 30945.766350;
    dont_use : TRUE;
    dont_touch : TRUE;
    interface_timing : TRUE;
    retention_cell : "mtcmos";
    /* Peak current of all modes. */
    peak_current : 76.456461;
    /* leakage current in retention mode (RET1N=0) */
    retention_current : 0.019453;
    memory() {
      type : ram;
      address_width : 8;
      word_width : 64;
    }
    pg_pin(VDDCE) {
      voltage_name : VDDCE;
      pg_type : backup_power;
    }
    pg_pin(VDDPE) {
      voltage_name : VDDPE;
      pg_type : primary_power;
    }
    pg_pin(VSSE) {
      voltage_name : VSSE;
      pg_type : primary_ground;
    }
    pin(CENYA) {
      direction : output;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      power_down_function : "!VDDPE + !VDDCE + VSSE";
      max_capacitance : 0.186000;
      max_transition : 0.544800;
      timing() {
        related_pin : "CENA";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "DFTRAMBYP & TENA";
        sdf_cond : "DFTRAMBYP == 1'b1 && TENA == 1'b1";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.137277, 0.143297, 0.161325, 0.186318, 0.214958, 0.339863, 0.557932", \
           "0.138543, 0.144872, 0.163016, 0.188044, 0.216683, 0.341334, 0.557838", \
           "0.145095, 0.151528, 0.169548, 0.194590, 0.223456, 0.348550, 0.565054", \
           "0.160597, 0.166988, 0.184863, 0.209924, 0.238984, 0.362839, 0.582629", \
           "0.179306, 0.185399, 0.203925, 0.228763, 0.257368, 0.381644, 0.599183", \
           "0.200470, 0.206945, 0.224803, 0.250410, 0.278986, 0.402847, 0.620511", \
           "0.222688, 0.228854, 0.246978, 0.271808, 0.300617, 0.423390, 0.641280" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.116686, 0.121803, 0.137126, 0.158370, 0.182715, 0.288884, 0.474242", \
           "0.117761, 0.123141, 0.138564, 0.159838, 0.184181, 0.290134, 0.474162", \
           "0.123331, 0.128799, 0.144116, 0.165402, 0.189938, 0.296267, 0.480296", \
           "0.136508, 0.141940, 0.157133, 0.178436, 0.203136, 0.308413, 0.495234", \
           "0.152410, 0.157589, 0.173336, 0.194449, 0.218763, 0.324397, 0.509306", \
           "0.170399, 0.175903, 0.191082, 0.212849, 0.237138, 0.342420, 0.527434", \
           "0.189284, 0.194526, 0.209931, 0.231036, 0.255524, 0.359881, 0.545088" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.033600, 0.041293, 0.067733, 0.113128, 0.168451, 0.409462, 0.803400", \
           "0.033730, 0.041598, 0.067660, 0.113683, 0.167667, 0.409021, 0.832729", \
           "0.033613, 0.041162, 0.067391, 0.113480, 0.167815, 0.411783, 0.817171", \
           "0.033533, 0.041336, 0.067519, 0.113335, 0.171527, 0.407635, 0.802195", \
           "0.033769, 0.041772, 0.067523, 0.114528, 0.168565, 0.407173, 0.834275", \
           "0.033894, 0.041044, 0.067575, 0.115068, 0.169534, 0.406288, 0.820131", \
           "0.033679, 0.041220, 0.067479, 0.112347, 0.167934, 0.404542, 0.825500" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.033600, 0.041293, 0.067733, 0.113128, 0.168451, 0.409462, 0.803400", \
           "0.033730, 0.041598, 0.067660, 0.113683, 0.167667, 0.409021, 0.832729", \
           "0.033613, 0.041162, 0.067391, 0.113480, 0.167815, 0.411783, 0.817171", \
           "0.033533, 0.041336, 0.067519, 0.113335, 0.171527, 0.407635, 0.802195", \
           "0.033769, 0.041772, 0.067523, 0.114528, 0.168565, 0.407173, 0.834275", \
           "0.033894, 0.041044, 0.067575, 0.115068, 0.169534, 0.406288, 0.820131", \
           "0.033679, 0.041220, 0.067479, 0.112347, 0.167934, 0.404542, 0.825500" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.139043, 0.146144, 0.166116, 0.193657, 0.225140, 0.356141, 0.585013", \
           "0.140247, 0.147220, 0.167364, 0.194948, 0.226692, 0.358504, 0.588808", \
           "0.146503, 0.153787, 0.173535, 0.201164, 0.232655, 0.363702, 0.595031", \
           "0.159912, 0.166752, 0.186767, 0.214315, 0.245916, 0.376910, 0.605476", \
           "0.176747, 0.184191, 0.204490, 0.232119, 0.263484, 0.394463, 0.622742", \
           "0.195330, 0.202536, 0.222492, 0.249882, 0.281149, 0.413153, 0.643687", \
           "0.213630, 0.220712, 0.240619, 0.267943, 0.299032, 0.429075, 0.658412" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.118186, 0.124222, 0.141199, 0.164608, 0.191369, 0.302720, 0.497261", \
           "0.119210, 0.125137, 0.142260, 0.165706, 0.192688, 0.304728, 0.500487", \
           "0.124528, 0.130719, 0.147505, 0.170989, 0.197757, 0.309147, 0.505776", \
           "0.135925, 0.141739, 0.158752, 0.182168, 0.209029, 0.320374, 0.514654", \
           "0.150235, 0.156562, 0.173816, 0.197302, 0.223962, 0.335294, 0.529331", \
           "0.166030, 0.172155, 0.189118, 0.212400, 0.238977, 0.351180, 0.547134", \
           "0.181586, 0.187605, 0.204526, 0.227751, 0.254177, 0.364714, 0.559650" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.036071, 0.043760, 0.072667, 0.112762, 0.172610, 0.416749, 0.841944", \
           "0.036450, 0.044886, 0.071191, 0.116535, 0.172880, 0.412568, 0.837431", \
           "0.036304, 0.043720, 0.072360, 0.116573, 0.172570, 0.416290, 0.840375", \
           "0.036185, 0.043725, 0.071616, 0.116560, 0.172108, 0.416253, 0.838018", \
           "0.037418, 0.044100, 0.070986, 0.117403, 0.174041, 0.417250, 0.842999", \
           "0.035932, 0.043755, 0.070986, 0.116318, 0.172999, 0.413293, 0.837803", \
           "0.035980, 0.043866, 0.071040, 0.116937, 0.171860, 0.415003, 0.843411" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.036071, 0.043760, 0.072667, 0.112762, 0.172610, 0.416749, 0.841944", \
           "0.036450, 0.044886, 0.071191, 0.116535, 0.172880, 0.412568, 0.837431", \
           "0.036304, 0.043720, 0.072360, 0.116573, 0.172570, 0.416290, 0.840375", \
           "0.036185, 0.043725, 0.071616, 0.116560, 0.172108, 0.416253, 0.838018", \
           "0.037418, 0.044100, 0.070986, 0.117403, 0.174041, 0.417250, 0.842999", \
           "0.035932, 0.043755, 0.070986, 0.116318, 0.172999, 0.413293, 0.837803", \
           "0.035980, 0.043866, 0.071040, 0.116937, 0.171860, 0.415003, 0.843411" \
         );
        }
      }
      timing() {
        related_pin : "TCENA";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "DFTRAMBYP & !TENA";
        sdf_cond : "DFTRAMBYP == 1'b1 && TENA == 1'b0";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.184659, 0.190679, 0.208707, 0.233700, 0.262340, 0.387245, 0.605313", \
           "0.186082, 0.192412, 0.210555, 0.235583, 0.264223, 0.388873, 0.605377", \
           "0.192481, 0.198913, 0.216934, 0.241976, 0.270842, 0.395935, 0.612439", \
           "0.206855, 0.213246, 0.231121, 0.256182, 0.285242, 0.409097, 0.628887", \
           "0.228506, 0.234598, 0.253124, 0.277963, 0.306568, 0.430843, 0.648383", \
           "0.257403, 0.263878, 0.281735, 0.307343, 0.335919, 0.459779, 0.677444", \
           "0.289241, 0.295408, 0.313531, 0.338361, 0.367170, 0.489943, 0.707833" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.156960, 0.162077, 0.177401, 0.198645, 0.222989, 0.329158, 0.514516", \
           "0.158170, 0.163550, 0.178972, 0.200246, 0.224589, 0.330542, 0.514571", \
           "0.163609, 0.169076, 0.184394, 0.205680, 0.230216, 0.336545, 0.520573", \
           "0.175827, 0.181259, 0.196453, 0.217755, 0.242456, 0.347733, 0.534554", \
           "0.194230, 0.199408, 0.215156, 0.236268, 0.260582, 0.366217, 0.551125", \
           "0.218792, 0.224296, 0.239475, 0.261242, 0.285531, 0.390813, 0.575827", \
           "0.245855, 0.251097, 0.266502, 0.287607, 0.312095, 0.416452, 0.601658" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.033950, 0.041089, 0.067953, 0.103264, 0.153511, 0.404544, 0.826846", \
           "0.034020, 0.041243, 0.066212, 0.104933, 0.158859, 0.403902, 0.799722", \
           "0.033829, 0.044183, 0.067429, 0.112190, 0.167083, 0.405416, 0.823053", \
           "0.034026, 0.041427, 0.067358, 0.114920, 0.169761, 0.403428, 0.826495", \
           "0.033892, 0.041445, 0.067519, 0.112850, 0.169284, 0.404649, 0.830953", \
           "0.034218, 0.042582, 0.068784, 0.113031, 0.167729, 0.407052, 0.826551", \
           "0.034108, 0.041208, 0.067787, 0.111514, 0.170181, 0.403626, 0.801722" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.033950, 0.041089, 0.067953, 0.103264, 0.153511, 0.404544, 0.826846", \
           "0.034020, 0.041243, 0.066212, 0.104933, 0.158859, 0.403902, 0.799722", \
           "0.033829, 0.044183, 0.067429, 0.112190, 0.167083, 0.405416, 0.823053", \
           "0.034026, 0.041427, 0.067358, 0.114920, 0.169761, 0.403428, 0.826495", \
           "0.033892, 0.041445, 0.067519, 0.112850, 0.169284, 0.404649, 0.830953", \
           "0.034218, 0.042582, 0.068784, 0.113031, 0.167729, 0.407052, 0.826551", \
           "0.034108, 0.041208, 0.067787, 0.111514, 0.170181, 0.403626, 0.801722" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.184760, 0.191862, 0.211834, 0.239375, 0.270857, 0.401859, 0.630731", \
           "0.185896, 0.192869, 0.213014, 0.240597, 0.272341, 0.404153, 0.634457", \
           "0.191926, 0.199209, 0.218958, 0.246586, 0.278078, 0.409125, 0.640453", \
           "0.204765, 0.211605, 0.231621, 0.259169, 0.290769, 0.421764, 0.650329", \
           "0.223712, 0.231155, 0.251455, 0.279084, 0.310449, 0.441428, 0.669707", \
           "0.250478, 0.257684, 0.277640, 0.305030, 0.336297, 0.468301, 0.698835", \
           "0.278424, 0.285506, 0.305413, 0.332737, 0.363826, 0.493869, 0.723206" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.157046, 0.163082, 0.180059, 0.203468, 0.230229, 0.341580, 0.536121", \
           "0.158012, 0.163939, 0.181062, 0.204508, 0.231490, 0.343530, 0.539289", \
           "0.163137, 0.169328, 0.186114, 0.209598, 0.236366, 0.347756, 0.544385", \
           "0.174051, 0.179864, 0.196878, 0.220293, 0.247154, 0.358499, 0.552779", \
           "0.190155, 0.196482, 0.213736, 0.237222, 0.263882, 0.375214, 0.569251", \
           "0.212906, 0.219031, 0.235994, 0.259276, 0.285853, 0.398056, 0.594009", \
           "0.236661, 0.242680, 0.259601, 0.282826, 0.309252, 0.419789, 0.614725" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.036595, 0.044123, 0.069865, 0.113963, 0.168729, 0.419643, 0.848326", \
           "0.036355, 0.043888, 0.072312, 0.114173, 0.173154, 0.420278, 0.846880", \
           "0.036526, 0.046097, 0.075387, 0.117890, 0.169574, 0.413779, 0.839020", \
           "0.036115, 0.044348, 0.074730, 0.117374, 0.167878, 0.415200, 0.832068", \
           "0.036833, 0.046537, 0.069940, 0.113768, 0.169533, 0.412001, 0.834387", \
           "0.036542, 0.044671, 0.074065, 0.118584, 0.175593, 0.413587, 0.832654", \
           "0.036131, 0.044453, 0.070686, 0.114694, 0.170797, 0.413409, 0.837566" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.036595, 0.044123, 0.069865, 0.113963, 0.168729, 0.419643, 0.848326", \
           "0.036355, 0.043888, 0.072312, 0.114173, 0.173154, 0.420278, 0.846880", \
           "0.036526, 0.046097, 0.075387, 0.117890, 0.169574, 0.413779, 0.839020", \
           "0.036115, 0.044348, 0.074730, 0.117374, 0.167878, 0.415200, 0.832068", \
           "0.036833, 0.046537, 0.069940, 0.113768, 0.169533, 0.412001, 0.834387", \
           "0.036542, 0.044671, 0.074065, 0.118584, 0.175593, 0.413587, 0.832654", \
           "0.036131, 0.044453, 0.070686, 0.114694, 0.170797, 0.413409, 0.837566" \
         );
        }
      }
      timing() {
        related_pin : "TENA";
        timing_type : combinational;
        timing_sense : negative_unate;
        when : "DFTRAMBYP & !CENA & TCENA";
        sdf_cond : "DFTRAMBYP == 1'b1 && CENA == 1'b0 && TCENA == 1'b1";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.428224, 0.434244, 0.452272, 0.477265, 0.505906, 0.630810, 0.848879", \
           "0.429778, 0.436108, 0.454252, 0.479280, 0.507919, 0.632569, 0.849073", \
           "0.437618, 0.444050, 0.462071, 0.487113, 0.515979, 0.641072, 0.857576", \
           "0.454799, 0.461190, 0.479064, 0.504126, 0.533185, 0.657041, 0.876830", \
           "0.476509, 0.482601, 0.501128, 0.525966, 0.554571, 0.678847, 0.896386", \
           "0.500413, 0.506888, 0.524746, 0.550354, 0.578929, 0.702790, 0.920455", \
           "0.525374, 0.531540, 0.549664, 0.574494, 0.603303, 0.726076, 0.943966" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.363991, 0.369108, 0.384431, 0.405675, 0.430020, 0.536189, 0.721547", \
           "0.365311, 0.370692, 0.386114, 0.407388, 0.431731, 0.537684, 0.721712", \
           "0.371975, 0.377443, 0.392760, 0.414046, 0.438582, 0.544912, 0.728940", \
           "0.386579, 0.392011, 0.407205, 0.428507, 0.453208, 0.558485, 0.745306", \
           "0.405033, 0.410211, 0.425958, 0.447071, 0.471385, 0.577020, 0.761928", \
           "0.425351, 0.430855, 0.446034, 0.467801, 0.492090, 0.597372, 0.782386", \
           "0.446568, 0.451809, 0.467214, 0.488320, 0.512808, 0.617165, 0.802371" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.033695, 0.040904, 0.067865, 0.112766, 0.167731, 0.408338, 0.828900", \
           "0.034019, 0.040926, 0.068071, 0.112666, 0.167445, 0.408036, 0.832925", \
           "0.034154, 0.041216, 0.067471, 0.113262, 0.167589, 0.409525, 0.827326", \
           "0.034340, 0.040913, 0.067852, 0.112316, 0.167785, 0.407944, 0.832098", \
           "0.033842, 0.041229, 0.067601, 0.112662, 0.167373, 0.408159, 0.813531", \
           "0.033902, 0.041026, 0.067865, 0.112608, 0.167521, 0.408305, 0.823149", \
           "0.033657, 0.041731, 0.067368, 0.112613, 0.169551, 0.410760, 0.826647" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.033695, 0.040904, 0.067865, 0.112766, 0.167731, 0.408338, 0.828900", \
           "0.034019, 0.040926, 0.068071, 0.112666, 0.167445, 0.408036, 0.832925", \
           "0.034154, 0.041216, 0.067471, 0.113262, 0.167589, 0.409525, 0.827326", \
           "0.034340, 0.040913, 0.067852, 0.112316, 0.167785, 0.407944, 0.832098", \
           "0.033842, 0.041229, 0.067601, 0.112662, 0.167373, 0.408159, 0.813531", \
           "0.033902, 0.041026, 0.067865, 0.112608, 0.167521, 0.408305, 0.823149", \
           "0.033657, 0.041731, 0.067368, 0.112613, 0.169551, 0.410760, 0.826647" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.384720, 0.391821, 0.411793, 0.439334, 0.470817, 0.601818, 0.830690", \
           "0.386557, 0.393530, 0.413675, 0.441258, 0.473002, 0.604814, 0.835118", \
           "0.395439, 0.402723, 0.422471, 0.450100, 0.481591, 0.612638, 0.843966", \
           "0.412625, 0.419464, 0.439480, 0.467028, 0.498629, 0.629623, 0.858188", \
           "0.431497, 0.438940, 0.459239, 0.486869, 0.518234, 0.649213, 0.877491", \
           "0.452624, 0.459830, 0.479786, 0.507176, 0.538443, 0.670448, 0.900981", \
           "0.475098, 0.482180, 0.502086, 0.529411, 0.560499, 0.690543, 0.919879" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.327012, 0.333048, 0.350024, 0.373434, 0.400194, 0.511546, 0.706087", \
           "0.328573, 0.334501, 0.351624, 0.375069, 0.402052, 0.514092, 0.709851", \
           "0.336123, 0.342314, 0.359100, 0.382585, 0.409352, 0.520743, 0.717371", \
           "0.350731, 0.356545, 0.373558, 0.396974, 0.423834, 0.535179, 0.729460", \
           "0.366772, 0.373099, 0.390353, 0.413838, 0.440499, 0.551831, 0.745868", \
           "0.384731, 0.390856, 0.407818, 0.431100, 0.457677, 0.569880, 0.765834", \
           "0.403833, 0.409853, 0.426774, 0.449999, 0.476425, 0.586962, 0.781898" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.036562, 0.046061, 0.075009, 0.116857, 0.171825, 0.415778, 0.852731", \
           "0.036200, 0.044428, 0.070869, 0.113862, 0.169437, 0.416190, 0.852402", \
           "0.036654, 0.044216, 0.070900, 0.114220, 0.171615, 0.413559, 0.852628", \
           "0.036333, 0.044782, 0.070656, 0.113835, 0.169691, 0.418598, 0.851127", \
           "0.036805, 0.044764, 0.071465, 0.114164, 0.170732, 0.416303, 0.852628", \
           "0.038300, 0.044388, 0.075163, 0.114189, 0.170333, 0.415766, 0.854144", \
           "0.036555, 0.044555, 0.074433, 0.117573, 0.171575, 0.418620, 0.852721" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.036562, 0.046061, 0.075009, 0.116857, 0.171825, 0.415778, 0.852731", \
           "0.036200, 0.044428, 0.070869, 0.113862, 0.169437, 0.416190, 0.852402", \
           "0.036654, 0.044216, 0.070900, 0.114220, 0.171615, 0.413559, 0.852628", \
           "0.036333, 0.044782, 0.070656, 0.113835, 0.169691, 0.418598, 0.851127", \
           "0.036805, 0.044764, 0.071465, 0.114164, 0.170732, 0.416303, 0.852628", \
           "0.038300, 0.044388, 0.075163, 0.114189, 0.170333, 0.415766, 0.854144", \
           "0.036555, 0.044555, 0.074433, 0.117573, 0.171575, 0.418620, 0.852721" \
         );
        }
      }
      timing() {
        related_pin : "TENA";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "DFTRAMBYP & CENA & !TCENA";
        sdf_cond : "DFTRAMBYP == 1'b1 && CENA == 1'b1 && TCENA == 1'b0";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.324664, 0.330684, 0.348712, 0.373705, 0.402345, 0.527250, 0.745318", \
           "0.326331, 0.332661, 0.350804, 0.375832, 0.404472, 0.529122, 0.745626", \
           "0.334693, 0.341126, 0.359146, 0.384188, 0.413054, 0.538148, 0.754651", \
           "0.352073, 0.358464, 0.376339, 0.401401, 0.430460, 0.554315, 0.774105", \
           "0.371768, 0.377860, 0.396386, 0.421224, 0.449830, 0.574105, 0.791645", \
           "0.392489, 0.398964, 0.416822, 0.442430, 0.471005, 0.594866, 0.812530", \
           "0.414666, 0.420833, 0.438957, 0.463786, 0.492595, 0.615368, 0.833258" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.275964, 0.281081, 0.296405, 0.317649, 0.341994, 0.448162, 0.633521", \
           "0.277381, 0.282762, 0.298184, 0.319458, 0.343801, 0.449754, 0.633782", \
           "0.284489, 0.289957, 0.305274, 0.326560, 0.351096, 0.457425, 0.641454", \
           "0.299262, 0.304695, 0.319888, 0.341190, 0.365891, 0.471168, 0.657989", \
           "0.316003, 0.321181, 0.336928, 0.358041, 0.382355, 0.487989, 0.672898", \
           "0.333616, 0.339119, 0.354299, 0.376065, 0.400354, 0.505636, 0.690651", \
           "0.352466, 0.357708, 0.373113, 0.394218, 0.418706, 0.523063, 0.708270" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.034347, 0.041355, 0.067368, 0.112296, 0.167559, 0.408915, 0.825528", \
           "0.034152, 0.041180, 0.067415, 0.113120, 0.167647, 0.409183, 0.827157", \
           "0.034080, 0.041404, 0.067292, 0.112158, 0.168511, 0.408964, 0.825495", \
           "0.033954, 0.041031, 0.067012, 0.113137, 0.170157, 0.406347, 0.827801", \
           "0.033482, 0.041154, 0.067539, 0.112583, 0.167842, 0.410532, 0.815560", \
           "0.034006, 0.041193, 0.067486, 0.112157, 0.170896, 0.410918, 0.823501", \
           "0.033912, 0.041331, 0.067393, 0.111821, 0.166587, 0.408701, 0.830165" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.034347, 0.041355, 0.067368, 0.112296, 0.167559, 0.408915, 0.825528", \
           "0.034152, 0.041180, 0.067415, 0.113120, 0.167647, 0.409183, 0.827157", \
           "0.034080, 0.041404, 0.067292, 0.112158, 0.168511, 0.408964, 0.825495", \
           "0.033954, 0.041031, 0.067012, 0.113137, 0.170157, 0.406347, 0.827801", \
           "0.033482, 0.041154, 0.067539, 0.112583, 0.167842, 0.410532, 0.815560", \
           "0.034006, 0.041193, 0.067486, 0.112157, 0.170896, 0.410918, 0.823501", \
           "0.033912, 0.041331, 0.067393, 0.111821, 0.166587, 0.408701, 0.830165" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.351280, 0.358382, 0.378354, 0.405894, 0.437377, 0.568379, 0.797251", \
           "0.352954, 0.359928, 0.380072, 0.407656, 0.439399, 0.571211, 0.801516", \
           "0.361250, 0.368533, 0.388282, 0.415910, 0.447402, 0.578449, 0.809777", \
           "0.378165, 0.385005, 0.405021, 0.432568, 0.464169, 0.595163, 0.823729", \
           "0.399085, 0.406528, 0.426827, 0.454457, 0.485822, 0.616801, 0.845079", \
           "0.423239, 0.430445, 0.450401, 0.477792, 0.509059, 0.641063, 0.871596", \
           "0.448145, 0.455227, 0.475134, 0.502458, 0.533547, 0.663590, 0.892927" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.298588, 0.304624, 0.321601, 0.345010, 0.371771, 0.483122, 0.677663", \
           "0.300011, 0.305939, 0.323061, 0.346507, 0.373490, 0.485530, 0.681289", \
           "0.307063, 0.313253, 0.330040, 0.353524, 0.380292, 0.491682, 0.688311", \
           "0.321440, 0.327254, 0.344267, 0.367683, 0.394544, 0.505889, 0.700169", \
           "0.339222, 0.345549, 0.362803, 0.386288, 0.412948, 0.524281, 0.718317", \
           "0.359753, 0.365879, 0.382841, 0.406123, 0.432700, 0.544903, 0.740857", \
           "0.380923, 0.386943, 0.403864, 0.427089, 0.453515, 0.564052, 0.758988" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.036574, 0.044275, 0.070683, 0.116702, 0.169475, 0.415271, 0.848462", \
           "0.036285, 0.044165, 0.070683, 0.119727, 0.177318, 0.416793, 0.843036", \
           "0.035985, 0.043678, 0.075180, 0.116502, 0.170077, 0.414873, 0.850324", \
           "0.036099, 0.044631, 0.072140, 0.116506, 0.169580, 0.412218, 0.833193", \
           "0.035961, 0.044623, 0.071798, 0.115814, 0.169653, 0.415653, 0.847877", \
           "0.036566, 0.044429, 0.071924, 0.113170, 0.168221, 0.417124, 0.837769", \
           "0.036858, 0.043897, 0.070452, 0.116395, 0.171677, 0.419319, 0.839067" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.036574, 0.044275, 0.070683, 0.116702, 0.169475, 0.415271, 0.848462", \
           "0.036285, 0.044165, 0.070683, 0.119727, 0.177318, 0.416793, 0.843036", \
           "0.035985, 0.043678, 0.075180, 0.116502, 0.170077, 0.414873, 0.850324", \
           "0.036099, 0.044631, 0.072140, 0.116506, 0.169580, 0.412218, 0.833193", \
           "0.035961, 0.044623, 0.071798, 0.115814, 0.169653, 0.415653, 0.847877", \
           "0.036566, 0.044429, 0.071924, 0.113170, 0.168221, 0.417124, 0.837769", \
           "0.036858, 0.043897, 0.070452, 0.116395, 0.171677, 0.419319, 0.839067" \
         );
        }
      }
      timing() {
        related_pin : "DFTRAMBYP";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "RET1N";
        sdf_cond : "RET1N == 1'b1";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.145249, 0.152350, 0.172323, 0.199863, 0.231346, 0.362347, 0.591219", \
           "0.147137, 0.154111, 0.174255, 0.201839, 0.233582, 0.365394, 0.595699", \
           "0.155879, 0.163162, 0.182911, 0.210539, 0.242031, 0.373078, 0.604406", \
           "0.172526, 0.179366, 0.199381, 0.226929, 0.258530, 0.389524, 0.618089", \
           "0.190244, 0.197687, 0.217986, 0.245616, 0.276981, 0.407960, 0.636238", \
           "0.209666, 0.216872, 0.236828, 0.264219, 0.295485, 0.427490, 0.658023", \
           "0.229217, 0.236299, 0.256206, 0.283530, 0.314619, 0.444663, 0.673999" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.123462, 0.129498, 0.146474, 0.169884, 0.196644, 0.307995, 0.502537", \
           "0.125067, 0.130994, 0.148117, 0.171563, 0.198545, 0.310585, 0.506344", \
           "0.132497, 0.138688, 0.155474, 0.178958, 0.205726, 0.317116, 0.513745", \
           "0.146647, 0.152461, 0.169474, 0.192890, 0.219751, 0.331096, 0.525376", \
           "0.161707, 0.168034, 0.185288, 0.208773, 0.235434, 0.346766, 0.540802", \
           "0.178216, 0.184341, 0.201304, 0.224586, 0.251163, 0.363366, 0.559320", \
           "0.194835, 0.200854, 0.217775, 0.241001, 0.267426, 0.377963, 0.572899" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.033759, 0.041446, 0.067276, 0.113084, 0.167649, 0.405805, 0.826217", \
           "0.033912, 0.041625, 0.067191, 0.112994, 0.167910, 0.405952, 0.828331", \
           "0.033936, 0.041635, 0.067206, 0.113148, 0.167860, 0.403694, 0.826163", \
           "0.033627, 0.041589, 0.067621, 0.112525, 0.172863, 0.404515, 0.828450", \
           "0.035102, 0.042639, 0.067711, 0.112297, 0.168022, 0.405339, 0.837969", \
           "0.033927, 0.041612, 0.068893, 0.113186, 0.169916, 0.408140, 0.834225", \
           "0.034162, 0.041599, 0.067974, 0.112048, 0.168553, 0.406249, 0.820866" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.033759, 0.041446, 0.067276, 0.113084, 0.167649, 0.405805, 0.826217", \
           "0.033912, 0.041625, 0.067191, 0.112994, 0.167910, 0.405952, 0.828331", \
           "0.033936, 0.041635, 0.067206, 0.113148, 0.167860, 0.403694, 0.826163", \
           "0.033627, 0.041589, 0.067621, 0.112525, 0.172863, 0.404515, 0.828450", \
           "0.035102, 0.042639, 0.067711, 0.112297, 0.168022, 0.405339, 0.837969", \
           "0.033927, 0.041612, 0.068893, 0.113186, 0.169916, 0.408140, 0.834225", \
           "0.034162, 0.041599, 0.067974, 0.112048, 0.168553, 0.406249, 0.820866" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.151393, 0.158494, 0.178466, 0.206007, 0.237490, 0.368491, 0.597363", \
           "0.153106, 0.160079, 0.180224, 0.207807, 0.239551, 0.371363, 0.601668", \
           "0.161540, 0.168824, 0.188572, 0.216201, 0.247692, 0.378739, 0.610067", \
           "0.178837, 0.185677, 0.205693, 0.233241, 0.264841, 0.395836, 0.624401", \
           "0.201245, 0.208688, 0.228988, 0.256617, 0.287982, 0.418961, 0.647240", \
           "0.227477, 0.234683, 0.254639, 0.282029, 0.313296, 0.445300, 0.675834", \
           "0.254766, 0.261848, 0.281754, 0.309079, 0.340167, 0.470211, 0.699547" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.128684, 0.134720, 0.151696, 0.175106, 0.201866, 0.313218, 0.507759", \
           "0.130140, 0.136068, 0.153190, 0.176636, 0.203619, 0.315659, 0.511417", \
           "0.137309, 0.143500, 0.160286, 0.183771, 0.210538, 0.321928, 0.518557", \
           "0.152012, 0.157826, 0.174839, 0.198254, 0.225115, 0.336460, 0.530741", \
           "0.171058, 0.177385, 0.194639, 0.218125, 0.244785, 0.356117, 0.550154", \
           "0.193355, 0.199481, 0.216443, 0.239725, 0.266302, 0.378505, 0.574459", \
           "0.216551, 0.222571, 0.239491, 0.262717, 0.289142, 0.399680, 0.594615" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.037224, 0.045738, 0.071136, 0.116451, 0.170966, 0.414127, 0.838373", \
           "0.035999, 0.044041, 0.070325, 0.114812, 0.172485, 0.411792, 0.839771", \
           "0.035941, 0.043922, 0.070372, 0.115161, 0.171160, 0.416080, 0.835654", \
           "0.036380, 0.043987, 0.070527, 0.113996, 0.170246, 0.416572, 0.843755", \
           "0.036087, 0.043920, 0.070814, 0.113812, 0.170051, 0.414300, 0.838366", \
           "0.038078, 0.046841, 0.073050, 0.116596, 0.177009, 0.416026, 0.836470", \
           "0.036176, 0.044109, 0.070894, 0.114989, 0.170823, 0.418061, 0.841104" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.037224, 0.045738, 0.071136, 0.116451, 0.170966, 0.414127, 0.838373", \
           "0.035999, 0.044041, 0.070325, 0.114812, 0.172485, 0.411792, 0.839771", \
           "0.035941, 0.043922, 0.070372, 0.115161, 0.171160, 0.416080, 0.835654", \
           "0.036380, 0.043987, 0.070527, 0.113996, 0.170246, 0.416572, 0.843755", \
           "0.036087, 0.043920, 0.070814, 0.113812, 0.170051, 0.414300, 0.838366", \
           "0.038078, 0.046841, 0.073050, 0.116596, 0.177009, 0.416026, 0.836470", \
           "0.036176, 0.044109, 0.070894, 0.114989, 0.170823, 0.418061, 0.841104" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "CENA";
        when : "DFTRAMBYP & TENA";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.185000, 0.185025, 0.185111, 0.185246, 0.185406, 0.186082, 0.187262", \
           "0.185000, 0.185025, 0.185111, 0.185246, 0.185406, 0.186082, 0.187262", \
           "0.185000, 0.185025, 0.185111, 0.185246, 0.185406, 0.186082, 0.187262", \
           "0.185000, 0.185025, 0.185111, 0.185246, 0.185406, 0.186082, 0.187262", \
           "0.185000, 0.185025, 0.185111, 0.185246, 0.185406, 0.186082, 0.187262", \
           "0.185000, 0.185025, 0.185111, 0.185246, 0.185406, 0.186082, 0.187262", \
           "0.185000, 0.185025, 0.185111, 0.185246, 0.185406, 0.186082, 0.187262" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.363761, 0.363786, 0.363872, 0.364007, 0.364167, 0.364843, 0.366023", \
           "0.363761, 0.363786, 0.363872, 0.364007, 0.364167, 0.364843, 0.366023", \
           "0.363761, 0.363786, 0.363872, 0.364007, 0.364167, 0.364843, 0.366023", \
           "0.363761, 0.363786, 0.363872, 0.364007, 0.364167, 0.364843, 0.366023", \
           "0.363761, 0.363786, 0.363872, 0.364007, 0.364167, 0.364843, 0.366023", \
           "0.363761, 0.363786, 0.363872, 0.364007, 0.364167, 0.364843, 0.366023", \
           "0.363761, 0.363786, 0.363872, 0.364007, 0.364167, 0.364843, 0.366023" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "TCENA";
        when : "DFTRAMBYP & !TENA";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.185000, 0.185025, 0.185111, 0.185246, 0.185406, 0.186082, 0.187262", \
           "0.185000, 0.185025, 0.185111, 0.185246, 0.185406, 0.186082, 0.187262", \
           "0.185000, 0.185025, 0.185111, 0.185246, 0.185406, 0.186082, 0.187262", \
           "0.185000, 0.185025, 0.185111, 0.185246, 0.185406, 0.186082, 0.187262", \
           "0.185000, 0.185025, 0.185111, 0.185246, 0.185406, 0.186082, 0.187262", \
           "0.185000, 0.185025, 0.185111, 0.185246, 0.185406, 0.186082, 0.187262", \
           "0.185000, 0.185025, 0.185111, 0.185246, 0.185406, 0.186082, 0.187262" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.363761, 0.363786, 0.363872, 0.364007, 0.364167, 0.364843, 0.366023", \
           "0.363761, 0.363786, 0.363872, 0.364007, 0.364167, 0.364843, 0.366023", \
           "0.363761, 0.363786, 0.363872, 0.364007, 0.364167, 0.364843, 0.366023", \
           "0.363761, 0.363786, 0.363872, 0.364007, 0.364167, 0.364843, 0.366023", \
           "0.363761, 0.363786, 0.363872, 0.364007, 0.364167, 0.364843, 0.366023", \
           "0.363761, 0.363786, 0.363872, 0.364007, 0.364167, 0.364843, 0.366023", \
           "0.363761, 0.363786, 0.363872, 0.364007, 0.364167, 0.364843, 0.366023" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "TENA";
        when : "DFTRAMBYP";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.185000, 0.185025, 0.185111, 0.185246, 0.185406, 0.186082, 0.187262", \
           "0.185000, 0.185025, 0.185111, 0.185246, 0.185406, 0.186082, 0.187262", \
           "0.185000, 0.185025, 0.185111, 0.185246, 0.185406, 0.186082, 0.187262", \
           "0.185000, 0.185025, 0.185111, 0.185246, 0.185406, 0.186082, 0.187262", \
           "0.185000, 0.185025, 0.185111, 0.185246, 0.185406, 0.186082, 0.187262", \
           "0.185000, 0.185025, 0.185111, 0.185246, 0.185406, 0.186082, 0.187262", \
           "0.185000, 0.185025, 0.185111, 0.185246, 0.185406, 0.186082, 0.187262" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.363761, 0.363786, 0.363872, 0.364007, 0.364167, 0.364843, 0.366023", \
           "0.363761, 0.363786, 0.363872, 0.364007, 0.364167, 0.364843, 0.366023", \
           "0.363761, 0.363786, 0.363872, 0.364007, 0.364167, 0.364843, 0.366023", \
           "0.363761, 0.363786, 0.363872, 0.364007, 0.364167, 0.364843, 0.366023", \
           "0.363761, 0.363786, 0.363872, 0.364007, 0.364167, 0.364843, 0.366023", \
           "0.363761, 0.363786, 0.363872, 0.364007, 0.364167, 0.364843, 0.366023", \
           "0.363761, 0.363786, 0.363872, 0.364007, 0.364167, 0.364843, 0.366023" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "DFTRAMBYP";
        when : "RET1N";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.037000, 0.037005, 0.037022, 0.037049, 0.037081, 0.037216, 0.037452", \
           "0.037000, 0.037005, 0.037022, 0.037049, 0.037081, 0.037216, 0.037452", \
           "0.037000, 0.037005, 0.037022, 0.037049, 0.037081, 0.037216, 0.037452", \
           "0.037000, 0.037005, 0.037022, 0.037049, 0.037081, 0.037216, 0.037452", \
           "0.037000, 0.037005, 0.037022, 0.037049, 0.037081, 0.037216, 0.037452", \
           "0.037000, 0.037005, 0.037022, 0.037049, 0.037081, 0.037216, 0.037452", \
           "0.037000, 0.037005, 0.037022, 0.037049, 0.037081, 0.037216, 0.037452" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.072752, 0.072757, 0.072774, 0.072801, 0.072833, 0.072969, 0.073205", \
           "0.072752, 0.072757, 0.072774, 0.072801, 0.072833, 0.072969, 0.073205", \
           "0.072752, 0.072757, 0.072774, 0.072801, 0.072833, 0.072969, 0.073205", \
           "0.072752, 0.072757, 0.072774, 0.072801, 0.072833, 0.072969, 0.073205", \
           "0.072752, 0.072757, 0.072774, 0.072801, 0.072833, 0.072969, 0.073205", \
           "0.072752, 0.072757, 0.072774, 0.072801, 0.072833, 0.072969, 0.073205", \
           "0.072752, 0.072757, 0.072774, 0.072801, 0.072833, 0.072969, 0.073205" \
         );
        }
      }
    }
    pin(WENYA) {
      direction : output;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      power_down_function : "!VDDPE + !VDDCE + VSSE";
      max_capacitance : 0.186000;
      max_transition : 0.544800;
      timing() {
        related_pin : "WENA";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "DFTRAMBYP & TENA";
        sdf_cond : "DFTRAMBYP == 1'b1 && TENA == 1'b1";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.137351, 0.143371, 0.161398, 0.186391, 0.215032, 0.339937, 0.558005", \
           "0.138492, 0.144822, 0.162966, 0.187994, 0.216633, 0.341283, 0.557787", \
           "0.145015, 0.151447, 0.169468, 0.194510, 0.223376, 0.348470, 0.564973", \
           "0.160474, 0.166865, 0.184739, 0.209801, 0.238860, 0.362716, 0.582505", \
           "0.179140, 0.185232, 0.203758, 0.228596, 0.257201, 0.381477, 0.599017", \
           "0.200141, 0.206616, 0.224474, 0.250082, 0.278657, 0.402518, 0.620183", \
           "0.222281, 0.228448, 0.246572, 0.271401, 0.300211, 0.422984, 0.640873" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.116748, 0.121865, 0.137189, 0.158433, 0.182777, 0.288946, 0.474304", \
           "0.117718, 0.123099, 0.138521, 0.159795, 0.184138, 0.290091, 0.474119", \
           "0.123263, 0.128730, 0.144048, 0.165333, 0.189870, 0.296199, 0.480227", \
           "0.136403, 0.141835, 0.157028, 0.178331, 0.203031, 0.308308, 0.495130", \
           "0.152269, 0.157447, 0.173194, 0.194307, 0.218621, 0.324256, 0.509164", \
           "0.170120, 0.175624, 0.190803, 0.212570, 0.236859, 0.342141, 0.527155", \
           "0.188939, 0.194181, 0.209586, 0.230691, 0.255179, 0.359536, 0.544742" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.034715, 0.041634, 0.068582, 0.113164, 0.171925, 0.405268, 0.831088", \
           "0.034787, 0.041873, 0.068114, 0.113047, 0.169420, 0.404392, 0.800339", \
           "0.034522, 0.041734, 0.068193, 0.112882, 0.167965, 0.406273, 0.823844", \
           "0.034782, 0.042013, 0.068221, 0.115598, 0.170419, 0.400196, 0.826875", \
           "0.034476, 0.042030, 0.068195, 0.113540, 0.169867, 0.405572, 0.831855", \
           "0.034967, 0.043279, 0.069401, 0.113823, 0.168521, 0.411662, 0.827288", \
           "0.034777, 0.041858, 0.068502, 0.112285, 0.170891, 0.404348, 0.802672" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.034715, 0.041634, 0.068582, 0.113164, 0.171925, 0.405268, 0.831088", \
           "0.034787, 0.041873, 0.068114, 0.113047, 0.169420, 0.404392, 0.800339", \
           "0.034522, 0.041734, 0.068193, 0.112882, 0.167965, 0.406273, 0.823844", \
           "0.034782, 0.042013, 0.068221, 0.115598, 0.170419, 0.400196, 0.826875", \
           "0.034476, 0.042030, 0.068195, 0.113540, 0.169867, 0.405572, 0.831855", \
           "0.034967, 0.043279, 0.069401, 0.113823, 0.168521, 0.411662, 0.827288", \
           "0.034777, 0.041858, 0.068502, 0.112285, 0.170891, 0.404348, 0.802672" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.139466, 0.146567, 0.166540, 0.194080, 0.225563, 0.356565, 0.585437", \
           "0.140638, 0.147612, 0.167756, 0.195340, 0.227084, 0.358895, 0.589200", \
           "0.146808, 0.154091, 0.173839, 0.201468, 0.232960, 0.364007, 0.595335", \
           "0.160222, 0.167061, 0.187077, 0.214625, 0.246226, 0.377220, 0.605785", \
           "0.177052, 0.184496, 0.204795, 0.232424, 0.263789, 0.394768, 0.623047", \
           "0.195621, 0.202827, 0.222783, 0.250173, 0.281440, 0.413444, 0.643978", \
           "0.213922, 0.221003, 0.240910, 0.268234, 0.299323, 0.429367, 0.658703" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.118546, 0.124582, 0.141559, 0.164968, 0.191729, 0.303080, 0.497621", \
           "0.119543, 0.125470, 0.142593, 0.166039, 0.193021, 0.305061, 0.500820", \
           "0.124787, 0.130978, 0.147764, 0.171248, 0.198016, 0.309406, 0.506035", \
           "0.136188, 0.142002, 0.159015, 0.182431, 0.209292, 0.320637, 0.514917", \
           "0.150494, 0.156821, 0.174075, 0.197561, 0.224221, 0.335553, 0.529590", \
           "0.166278, 0.172403, 0.189365, 0.212647, 0.239224, 0.351428, 0.547381", \
           "0.181833, 0.187853, 0.204774, 0.227999, 0.254425, 0.364962, 0.559898" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.037167, 0.044582, 0.069971, 0.113326, 0.167071, 0.413830, 0.835043", \
           "0.037098, 0.044376, 0.071066, 0.113586, 0.171625, 0.414522, 0.832779", \
           "0.037095, 0.046549, 0.075511, 0.117248, 0.168050, 0.408923, 0.826925", \
           "0.036722, 0.044785, 0.074793, 0.116702, 0.166254, 0.409686, 0.819148", \
           "0.037399, 0.047083, 0.070052, 0.113165, 0.168007, 0.407122, 0.823977", \
           "0.037087, 0.045144, 0.074142, 0.118014, 0.174157, 0.407915, 0.825746", \
           "0.036750, 0.045092, 0.070817, 0.114118, 0.169116, 0.407885, 0.826102" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.037167, 0.044582, 0.069971, 0.113326, 0.167071, 0.413830, 0.835043", \
           "0.037098, 0.044376, 0.071066, 0.113586, 0.171625, 0.414522, 0.832779", \
           "0.037095, 0.046549, 0.075511, 0.117248, 0.168050, 0.408923, 0.826925", \
           "0.036722, 0.044785, 0.074793, 0.116702, 0.166254, 0.409686, 0.819148", \
           "0.037399, 0.047083, 0.070052, 0.113165, 0.168007, 0.407122, 0.823977", \
           "0.037087, 0.045144, 0.074142, 0.118014, 0.174157, 0.407915, 0.825746", \
           "0.036750, 0.045092, 0.070817, 0.114118, 0.169116, 0.407885, 0.826102" \
         );
        }
      }
      timing() {
        related_pin : "TWENA";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "DFTRAMBYP & !TENA";
        sdf_cond : "DFTRAMBYP == 1'b1 && TENA == 1'b0";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.182940, 0.188960, 0.206987, 0.231980, 0.260621, 0.385526, 0.603594", \
           "0.184081, 0.190411, 0.208555, 0.233583, 0.262222, 0.386872, 0.603376", \
           "0.190604, 0.197036, 0.215057, 0.240099, 0.268965, 0.394059, 0.610562", \
           "0.206063, 0.212454, 0.230328, 0.255390, 0.284449, 0.408305, 0.628094", \
           "0.224729, 0.230821, 0.249347, 0.274185, 0.302790, 0.427066, 0.644606", \
           "0.245730, 0.252205, 0.270063, 0.295671, 0.324246, 0.448107, 0.665772", \
           "0.267870, 0.274037, 0.292161, 0.316990, 0.345800, 0.468573, 0.686462" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.155499, 0.160616, 0.175939, 0.197183, 0.221528, 0.327697, 0.513055", \
           "0.156469, 0.161849, 0.177271, 0.198545, 0.222889, 0.328841, 0.512870", \
           "0.162013, 0.167481, 0.182798, 0.204084, 0.228620, 0.334950, 0.518978", \
           "0.175153, 0.180586, 0.195779, 0.217081, 0.241782, 0.347059, 0.533880", \
           "0.191019, 0.196198, 0.211945, 0.233058, 0.257372, 0.363006, 0.547915", \
           "0.208871, 0.214375, 0.229554, 0.251320, 0.275609, 0.380891, 0.565906", \
           "0.227690, 0.232931, 0.248337, 0.269442, 0.293930, 0.398287, 0.583493" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.034715, 0.041634, 0.068582, 0.113164, 0.171925, 0.405268, 0.831088", \
           "0.034787, 0.041873, 0.068114, 0.113047, 0.169420, 0.404392, 0.800339", \
           "0.034522, 0.041734, 0.068193, 0.112882, 0.167965, 0.406273, 0.823844", \
           "0.034782, 0.042013, 0.068221, 0.115598, 0.170419, 0.400196, 0.826875", \
           "0.034476, 0.042030, 0.068195, 0.113540, 0.169867, 0.405572, 0.831855", \
           "0.034967, 0.043279, 0.069401, 0.113823, 0.168521, 0.411662, 0.827288", \
           "0.034777, 0.041858, 0.068502, 0.112285, 0.170891, 0.404348, 0.802672" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.034715, 0.041634, 0.068582, 0.113164, 0.171925, 0.405268, 0.831088", \
           "0.034787, 0.041873, 0.068114, 0.113047, 0.169420, 0.404392, 0.800339", \
           "0.034522, 0.041734, 0.068193, 0.112882, 0.167965, 0.406273, 0.823844", \
           "0.034782, 0.042013, 0.068221, 0.115598, 0.170419, 0.400196, 0.826875", \
           "0.034476, 0.042030, 0.068195, 0.113540, 0.169867, 0.405572, 0.831855", \
           "0.034967, 0.043279, 0.069401, 0.113823, 0.168521, 0.411662, 0.827288", \
           "0.034777, 0.041858, 0.068502, 0.112285, 0.170891, 0.404348, 0.802672" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.183469, 0.190570, 0.210542, 0.238083, 0.269566, 0.400567, 0.629439", \
           "0.184641, 0.191614, 0.211759, 0.239342, 0.271086, 0.402898, 0.633203", \
           "0.190810, 0.198094, 0.217842, 0.245471, 0.276962, 0.408009, 0.639338", \
           "0.204224, 0.211064, 0.231080, 0.258627, 0.290228, 0.421222, 0.649788", \
           "0.221055, 0.228498, 0.248797, 0.276427, 0.307792, 0.438771, 0.667050", \
           "0.239623, 0.246830, 0.266785, 0.294176, 0.325443, 0.457447, 0.687980", \
           "0.257924, 0.265006, 0.284913, 0.312237, 0.343326, 0.473369, 0.702706" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.155948, 0.161985, 0.178961, 0.202370, 0.229131, 0.340482, 0.535023", \
           "0.156945, 0.162872, 0.179995, 0.203441, 0.230423, 0.342463, 0.538222", \
           "0.162189, 0.168380, 0.185166, 0.208650, 0.235418, 0.346808, 0.543437", \
           "0.173591, 0.179404, 0.196418, 0.219833, 0.246694, 0.358039, 0.552320", \
           "0.187897, 0.194223, 0.211478, 0.234963, 0.261623, 0.372955, 0.566992", \
           "0.203680, 0.209805, 0.226768, 0.250049, 0.276626, 0.388830, 0.584783", \
           "0.219236, 0.225255, 0.242176, 0.265401, 0.291827, 0.402364, 0.597300" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.037167, 0.044582, 0.069971, 0.113326, 0.167071, 0.413830, 0.835043", \
           "0.037098, 0.044376, 0.071066, 0.113586, 0.171625, 0.414522, 0.832779", \
           "0.037095, 0.046549, 0.075511, 0.117248, 0.168050, 0.408923, 0.826925", \
           "0.036722, 0.044785, 0.074793, 0.116702, 0.166254, 0.409686, 0.819148", \
           "0.037399, 0.047083, 0.070052, 0.113165, 0.168007, 0.407122, 0.823977", \
           "0.037087, 0.045144, 0.074142, 0.118014, 0.174157, 0.407915, 0.825746", \
           "0.036750, 0.045092, 0.070817, 0.114118, 0.169116, 0.407885, 0.826102" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.037167, 0.044582, 0.069971, 0.113326, 0.167071, 0.413830, 0.835043", \
           "0.037098, 0.044376, 0.071066, 0.113586, 0.171625, 0.414522, 0.832779", \
           "0.037095, 0.046549, 0.075511, 0.117248, 0.168050, 0.408923, 0.826925", \
           "0.036722, 0.044785, 0.074793, 0.116702, 0.166254, 0.409686, 0.819148", \
           "0.037399, 0.047083, 0.070052, 0.113165, 0.168007, 0.407122, 0.823977", \
           "0.037087, 0.045144, 0.074142, 0.118014, 0.174157, 0.407915, 0.825746", \
           "0.036750, 0.045092, 0.070817, 0.114118, 0.169116, 0.407885, 0.826102" \
         );
        }
      }
      timing() {
        related_pin : "DFTRAMBYP";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "RET1N";
        sdf_cond : "RET1N == 1'b1";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.252945, 0.258965, 0.276993, 0.301986, 0.330626, 0.455531, 0.673599", \
           "0.254620, 0.260950, 0.279094, 0.304122, 0.332761, 0.457412, 0.673916", \
           "0.262904, 0.269337, 0.287357, 0.312399, 0.341265, 0.466359, 0.682862", \
           "0.279751, 0.286142, 0.304017, 0.329078, 0.358138, 0.481993, 0.701783", \
           "0.298192, 0.304284, 0.322810, 0.347648, 0.376253, 0.500529, 0.718069", \
           "0.317083, 0.323558, 0.341416, 0.367024, 0.395599, 0.519460, 0.737124", \
           "0.336650, 0.342817, 0.360941, 0.385770, 0.414580, 0.537353, 0.755242" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.215003, 0.220120, 0.235444, 0.256688, 0.281032, 0.387201, 0.572559", \
           "0.216427, 0.221808, 0.237230, 0.258504, 0.282847, 0.388800, 0.572828", \
           "0.223468, 0.228936, 0.244253, 0.265539, 0.290075, 0.396405, 0.580433", \
           "0.237788, 0.243221, 0.258414, 0.279716, 0.304417, 0.409694, 0.596515", \
           "0.253463, 0.258641, 0.274389, 0.295501, 0.319815, 0.425450, 0.610358", \
           "0.269521, 0.275024, 0.290204, 0.311970, 0.336259, 0.441541, 0.626556", \
           "0.286153, 0.291394, 0.306800, 0.327905, 0.352393, 0.456750, 0.641956" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.043680, 0.051332, 0.080156, 0.128868, 0.187843, 0.434508, 0.870169", \
           "0.043379, 0.051032, 0.079824, 0.128033, 0.187399, 0.432420, 0.872841", \
           "0.043324, 0.050994, 0.080188, 0.128535, 0.186983, 0.436786, 0.869994", \
           "0.044089, 0.051717, 0.081520, 0.130501, 0.188705, 0.433298, 0.877833", \
           "0.044177, 0.051736, 0.081590, 0.129710, 0.191699, 0.431313, 0.882051", \
           "0.043820, 0.052549, 0.080874, 0.128884, 0.189248, 0.437667, 0.874673", \
           "0.044870, 0.052203, 0.080930, 0.129067, 0.189091, 0.437776, 0.872891" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.043680, 0.051332, 0.080156, 0.128868, 0.187843, 0.434508, 0.870169", \
           "0.043379, 0.051032, 0.079824, 0.128033, 0.187399, 0.432420, 0.872841", \
           "0.043324, 0.050994, 0.080188, 0.128535, 0.186983, 0.436786, 0.869994", \
           "0.044089, 0.051717, 0.081520, 0.130501, 0.188705, 0.433298, 0.877833", \
           "0.044177, 0.051736, 0.081590, 0.129710, 0.191699, 0.431313, 0.882051", \
           "0.043820, 0.052549, 0.080874, 0.128884, 0.189248, 0.437667, 0.874673", \
           "0.044870, 0.052203, 0.080930, 0.129067, 0.189091, 0.437776, 0.872891" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.262434, 0.269535, 0.289508, 0.317048, 0.348531, 0.479533, 0.708405", \
           "0.264148, 0.271121, 0.291265, 0.318849, 0.350593, 0.482404, 0.712709", \
           "0.272582, 0.279865, 0.299613, 0.327242, 0.358733, 0.489780, 0.721109", \
           "0.289879, 0.296718, 0.316734, 0.344282, 0.375883, 0.506877, 0.735442", \
           "0.312287, 0.319730, 0.340029, 0.367659, 0.399024, 0.530003, 0.758281", \
           "0.338518, 0.345724, 0.365680, 0.393071, 0.424337, 0.556342, 0.786875", \
           "0.365807, 0.372889, 0.392796, 0.420120, 0.451209, 0.581253, 0.810589" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.223069, 0.229105, 0.246081, 0.269491, 0.296251, 0.407603, 0.602144", \
           "0.224525, 0.230453, 0.247576, 0.271021, 0.298004, 0.410044, 0.605803", \
           "0.231694, 0.237885, 0.254671, 0.278156, 0.304923, 0.416313, 0.612942", \
           "0.246397, 0.252211, 0.269224, 0.292640, 0.319500, 0.430845, 0.625126", \
           "0.265444, 0.271770, 0.289025, 0.312510, 0.339170, 0.450502, 0.644539", \
           "0.287741, 0.293866, 0.310828, 0.334110, 0.360687, 0.472891, 0.668844", \
           "0.310936, 0.316956, 0.333876, 0.357102, 0.383527, 0.494065, 0.689000" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.044961, 0.052656, 0.080869, 0.126494, 0.182695, 0.426667, 0.850069", \
           "0.044956, 0.052663, 0.080495, 0.125910, 0.182208, 0.423151, 0.846306", \
           "0.044899, 0.052668, 0.080643, 0.125776, 0.182048, 0.423376, 0.845473", \
           "0.046188, 0.053807, 0.081440, 0.127233, 0.182987, 0.430608, 0.847533", \
           "0.045587, 0.053293, 0.080934, 0.126821, 0.182645, 0.424837, 0.843857", \
           "0.045798, 0.053469, 0.080622, 0.126894, 0.183381, 0.429610, 0.848049", \
           "0.045136, 0.053189, 0.080237, 0.125782, 0.182334, 0.424359, 0.846797" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.044961, 0.052656, 0.080869, 0.126494, 0.182695, 0.426667, 0.850069", \
           "0.044956, 0.052663, 0.080495, 0.125910, 0.182208, 0.423151, 0.846306", \
           "0.044899, 0.052668, 0.080643, 0.125776, 0.182048, 0.423376, 0.845473", \
           "0.046188, 0.053807, 0.081440, 0.127233, 0.182987, 0.430608, 0.847533", \
           "0.045587, 0.053293, 0.080934, 0.126821, 0.182645, 0.424837, 0.843857", \
           "0.045798, 0.053469, 0.080622, 0.126894, 0.183381, 0.429610, 0.848049", \
           "0.045136, 0.053189, 0.080237, 0.125782, 0.182334, 0.424359, 0.846797" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "WENA";
        when : "DFTRAMBYP & TENA";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.205791, 0.205815, 0.205902, 0.206037, 0.206197, 0.206873, 0.208053", \
           "0.205791, 0.205815, 0.205902, 0.206037, 0.206197, 0.206873, 0.208053", \
           "0.205791, 0.205815, 0.205902, 0.206037, 0.206197, 0.206873, 0.208053", \
           "0.205791, 0.205815, 0.205902, 0.206037, 0.206197, 0.206873, 0.208053", \
           "0.205791, 0.205815, 0.205902, 0.206037, 0.206197, 0.206873, 0.208053", \
           "0.205791, 0.205815, 0.205902, 0.206037, 0.206197, 0.206873, 0.208053", \
           "0.205791, 0.205815, 0.205902, 0.206037, 0.206197, 0.206873, 0.208053" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.233730, 0.233755, 0.233841, 0.233976, 0.234136, 0.234812, 0.235992", \
           "0.233730, 0.233755, 0.233841, 0.233976, 0.234136, 0.234812, 0.235992", \
           "0.233730, 0.233755, 0.233841, 0.233976, 0.234136, 0.234812, 0.235992", \
           "0.233730, 0.233755, 0.233841, 0.233976, 0.234136, 0.234812, 0.235992", \
           "0.233730, 0.233755, 0.233841, 0.233976, 0.234136, 0.234812, 0.235992", \
           "0.233730, 0.233755, 0.233841, 0.233976, 0.234136, 0.234812, 0.235992", \
           "0.233730, 0.233755, 0.233841, 0.233976, 0.234136, 0.234812, 0.235992" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "TWENA";
        when : "DFTRAMBYP & !TENA";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.205791, 0.205815, 0.205902, 0.206037, 0.206197, 0.206873, 0.208053", \
           "0.205791, 0.205815, 0.205902, 0.206037, 0.206197, 0.206873, 0.208053", \
           "0.205791, 0.205815, 0.205902, 0.206037, 0.206197, 0.206873, 0.208053", \
           "0.205791, 0.205815, 0.205902, 0.206037, 0.206197, 0.206873, 0.208053", \
           "0.205791, 0.205815, 0.205902, 0.206037, 0.206197, 0.206873, 0.208053", \
           "0.205791, 0.205815, 0.205902, 0.206037, 0.206197, 0.206873, 0.208053", \
           "0.205791, 0.205815, 0.205902, 0.206037, 0.206197, 0.206873, 0.208053" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.233730, 0.233755, 0.233841, 0.233976, 0.234136, 0.234812, 0.235992", \
           "0.233730, 0.233755, 0.233841, 0.233976, 0.234136, 0.234812, 0.235992", \
           "0.233730, 0.233755, 0.233841, 0.233976, 0.234136, 0.234812, 0.235992", \
           "0.233730, 0.233755, 0.233841, 0.233976, 0.234136, 0.234812, 0.235992", \
           "0.233730, 0.233755, 0.233841, 0.233976, 0.234136, 0.234812, 0.235992", \
           "0.233730, 0.233755, 0.233841, 0.233976, 0.234136, 0.234812, 0.235992", \
           "0.233730, 0.233755, 0.233841, 0.233976, 0.234136, 0.234812, 0.235992" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "TENA";
        when : "DFTRAMBYP";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.205791, 0.205815, 0.205902, 0.206037, 0.206197, 0.206873, 0.208053", \
           "0.205791, 0.205815, 0.205902, 0.206037, 0.206197, 0.206873, 0.208053", \
           "0.205791, 0.205815, 0.205902, 0.206037, 0.206197, 0.206873, 0.208053", \
           "0.205791, 0.205815, 0.205902, 0.206037, 0.206197, 0.206873, 0.208053", \
           "0.205791, 0.205815, 0.205902, 0.206037, 0.206197, 0.206873, 0.208053", \
           "0.205791, 0.205815, 0.205902, 0.206037, 0.206197, 0.206873, 0.208053", \
           "0.205791, 0.205815, 0.205902, 0.206037, 0.206197, 0.206873, 0.208053" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.233730, 0.233755, 0.233841, 0.233976, 0.234136, 0.234812, 0.235992", \
           "0.233730, 0.233755, 0.233841, 0.233976, 0.234136, 0.234812, 0.235992", \
           "0.233730, 0.233755, 0.233841, 0.233976, 0.234136, 0.234812, 0.235992", \
           "0.233730, 0.233755, 0.233841, 0.233976, 0.234136, 0.234812, 0.235992", \
           "0.233730, 0.233755, 0.233841, 0.233976, 0.234136, 0.234812, 0.235992", \
           "0.233730, 0.233755, 0.233841, 0.233976, 0.234136, 0.234812, 0.235992", \
           "0.233730, 0.233755, 0.233841, 0.233976, 0.234136, 0.234812, 0.235992" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "DFTRAMBYP";
        when : "RET1N";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.041158, 0.041163, 0.041180, 0.041207, 0.041239, 0.041375, 0.041611", \
           "0.041158, 0.041163, 0.041180, 0.041207, 0.041239, 0.041375, 0.041611", \
           "0.041158, 0.041163, 0.041180, 0.041207, 0.041239, 0.041375, 0.041611", \
           "0.041158, 0.041163, 0.041180, 0.041207, 0.041239, 0.041375, 0.041611", \
           "0.041158, 0.041163, 0.041180, 0.041207, 0.041239, 0.041375, 0.041611", \
           "0.041158, 0.041163, 0.041180, 0.041207, 0.041239, 0.041375, 0.041611", \
           "0.041158, 0.041163, 0.041180, 0.041207, 0.041239, 0.041375, 0.041611" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.046746, 0.046751, 0.046768, 0.046795, 0.046827, 0.046962, 0.047198", \
           "0.046746, 0.046751, 0.046768, 0.046795, 0.046827, 0.046962, 0.047198", \
           "0.046746, 0.046751, 0.046768, 0.046795, 0.046827, 0.046962, 0.047198", \
           "0.046746, 0.046751, 0.046768, 0.046795, 0.046827, 0.046962, 0.047198", \
           "0.046746, 0.046751, 0.046768, 0.046795, 0.046827, 0.046962, 0.047198", \
           "0.046746, 0.046751, 0.046768, 0.046795, 0.046827, 0.046962, 0.047198", \
           "0.046746, 0.046751, 0.046768, 0.046795, 0.046827, 0.046962, 0.047198" \
         );
        }
      }
      timing() {
        related_pin : "TENA";
        timing_type : combinational;
        timing_sense : negative_unate;
        when : "DFTRAMBYP & !WENA & TWENA";
        sdf_cond : "DFTRAMBYP == 1'b1 && WENA == 1'b0 && TWENA == 1'b1";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.350667, 0.356687, 0.374715, 0.399708, 0.428349, 0.553253, 0.771322", \
           "0.352093, 0.358423, 0.376567, 0.401595, 0.430234, 0.554884, 0.771388", \
           "0.359773, 0.366205, 0.384226, 0.409268, 0.438134, 0.563227, 0.779731", \
           "0.376693, 0.383084, 0.400958, 0.426020, 0.455079, 0.578935, 0.798724", \
           "0.397517, 0.403610, 0.422136, 0.446974, 0.475579, 0.599855, 0.817394", \
           "0.419571, 0.426046, 0.443904, 0.469512, 0.498088, 0.621948, 0.839613", \
           "0.442127, 0.448294, 0.466418, 0.491247, 0.520056, 0.642829, 0.860719" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.298067, 0.303184, 0.318508, 0.339752, 0.364096, 0.470265, 0.655624", \
           "0.299279, 0.304659, 0.320082, 0.341355, 0.365699, 0.471652, 0.655680", \
           "0.305807, 0.311274, 0.326592, 0.347878, 0.372414, 0.478743, 0.662771", \
           "0.320189, 0.325621, 0.340814, 0.362117, 0.386817, 0.492094, 0.678916", \
           "0.337889, 0.343068, 0.358815, 0.379928, 0.404242, 0.509876, 0.694785", \
           "0.356636, 0.362139, 0.377319, 0.399085, 0.423374, 0.528656, 0.713671", \
           "0.375808, 0.381050, 0.396455, 0.417560, 0.442048, 0.546405, 0.731611" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.043307, 0.051169, 0.080047, 0.129019, 0.187800, 0.439904, 0.875919", \
           "0.043358, 0.051036, 0.080180, 0.128992, 0.188200, 0.438148, 0.875983", \
           "0.043135, 0.051106, 0.079999, 0.129157, 0.188189, 0.439224, 0.861595", \
           "0.043325, 0.051153, 0.080062, 0.129045, 0.188267, 0.438542, 0.875649", \
           "0.043294, 0.051121, 0.080092, 0.128722, 0.188087, 0.438705, 0.869955", \
           "0.043375, 0.051152, 0.080176, 0.130331, 0.188128, 0.443441, 0.874630", \
           "0.043241, 0.051231, 0.080219, 0.129356, 0.188827, 0.439148, 0.866121" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.043307, 0.051169, 0.080047, 0.129019, 0.187800, 0.439904, 0.875919", \
           "0.043358, 0.051036, 0.080180, 0.128992, 0.188200, 0.438148, 0.875983", \
           "0.043135, 0.051106, 0.079999, 0.129157, 0.188189, 0.439224, 0.861595", \
           "0.043325, 0.051153, 0.080062, 0.129045, 0.188267, 0.438542, 0.875649", \
           "0.043294, 0.051121, 0.080092, 0.128722, 0.188087, 0.438705, 0.869955", \
           "0.043375, 0.051152, 0.080176, 0.130331, 0.188128, 0.443441, 0.874630", \
           "0.043241, 0.051231, 0.080219, 0.129356, 0.188827, 0.439148, 0.866121" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.360087, 0.367188, 0.387161, 0.414701, 0.446184, 0.577186, 0.806058", \
           "0.361886, 0.368859, 0.389004, 0.416587, 0.448331, 0.580143, 0.810447", \
           "0.370922, 0.378206, 0.397954, 0.425583, 0.457074, 0.588121, 0.819449", \
           "0.387781, 0.394621, 0.414636, 0.442184, 0.473785, 0.604779, 0.833344", \
           "0.406655, 0.414099, 0.434398, 0.462028, 0.493393, 0.624372, 0.852650", \
           "0.427861, 0.435067, 0.455022, 0.482413, 0.513680, 0.645684, 0.876217", \
           "0.450360, 0.457442, 0.477349, 0.504673, 0.535762, 0.665806, 0.895142" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.306074, 0.312110, 0.329087, 0.352496, 0.379257, 0.490608, 0.685149", \
           "0.307603, 0.313530, 0.330653, 0.354099, 0.381081, 0.493121, 0.688880", \
           "0.315284, 0.321475, 0.338261, 0.361745, 0.388513, 0.499903, 0.696532", \
           "0.329614, 0.335428, 0.352441, 0.375857, 0.402717, 0.514062, 0.708343", \
           "0.345657, 0.351984, 0.369238, 0.392723, 0.419384, 0.530716, 0.724753", \
           "0.363681, 0.369807, 0.386769, 0.410051, 0.436628, 0.548831, 0.744785", \
           "0.382806, 0.388826, 0.405746, 0.428972, 0.455397, 0.565935, 0.760870" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.044872, 0.052450, 0.080142, 0.126231, 0.182717, 0.426990, 0.844224", \
           "0.044853, 0.052467, 0.080084, 0.126134, 0.182615, 0.426355, 0.847464", \
           "0.044790, 0.052483, 0.080105, 0.126259, 0.182571, 0.427079, 0.847897", \
           "0.044785, 0.052427, 0.080044, 0.125945, 0.182369, 0.426080, 0.862156", \
           "0.044808, 0.052443, 0.080184, 0.126028, 0.182459, 0.426554, 0.843677", \
           "0.044816, 0.052516, 0.080351, 0.126208, 0.182511, 0.425225, 0.857086", \
           "0.044854, 0.052459, 0.080142, 0.126355, 0.182381, 0.425226, 0.844252" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.044872, 0.052450, 0.080142, 0.126231, 0.182717, 0.426990, 0.844224", \
           "0.044853, 0.052467, 0.080084, 0.126134, 0.182615, 0.426355, 0.847464", \
           "0.044790, 0.052483, 0.080105, 0.126259, 0.182571, 0.427079, 0.847897", \
           "0.044785, 0.052427, 0.080044, 0.125945, 0.182369, 0.426080, 0.862156", \
           "0.044808, 0.052443, 0.080184, 0.126028, 0.182459, 0.426554, 0.843677", \
           "0.044816, 0.052516, 0.080351, 0.126208, 0.182511, 0.425225, 0.857086", \
           "0.044854, 0.052459, 0.080142, 0.126355, 0.182381, 0.425226, 0.844252" \
         );
        }
      }
      timing() {
        related_pin : "TENA";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "DFTRAMBYP & WENA & !TWENA";
        sdf_cond : "DFTRAMBYP == 1'b1 && WENA == 1'b1 && TWENA == 1'b0";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.381270, 0.387290, 0.405318, 0.430311, 0.458952, 0.583856, 0.801925", \
           "0.382951, 0.389281, 0.407425, 0.432453, 0.461092, 0.585742, 0.802246", \
           "0.391568, 0.398001, 0.416021, 0.441063, 0.469929, 0.595023, 0.811526", \
           "0.408345, 0.414736, 0.432611, 0.457672, 0.486732, 0.610587, 0.830377", \
           "0.427936, 0.434029, 0.452555, 0.477393, 0.505998, 0.630274, 0.847813", \
           "0.448707, 0.455182, 0.473040, 0.498648, 0.527223, 0.651084, 0.868748", \
           "0.471679, 0.477846, 0.495969, 0.520799, 0.549608, 0.672381, 0.890271" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.324080, 0.329197, 0.344520, 0.365764, 0.390109, 0.496278, 0.681636", \
           "0.325509, 0.330889, 0.346311, 0.367585, 0.391928, 0.497881, 0.681909", \
           "0.332833, 0.338301, 0.353618, 0.374904, 0.399440, 0.505769, 0.689798", \
           "0.347094, 0.352526, 0.367719, 0.389022, 0.413722, 0.518999, 0.705820", \
           "0.363746, 0.368924, 0.384672, 0.405784, 0.430098, 0.535733, 0.720641", \
           "0.381401, 0.386905, 0.402084, 0.423851, 0.448139, 0.553421, 0.738436", \
           "0.400927, 0.406169, 0.421574, 0.442679, 0.467167, 0.571524, 0.756730" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.043388, 0.051197, 0.080277, 0.129069, 0.188908, 0.436428, 0.868225", \
           "0.043428, 0.051226, 0.080274, 0.129270, 0.188350, 0.436550, 0.868925", \
           "0.043211, 0.051042, 0.080005, 0.129198, 0.188495, 0.435593, 0.870418", \
           "0.043360, 0.051192, 0.080018, 0.129296, 0.188561, 0.440003, 0.865497", \
           "0.043120, 0.051085, 0.080058, 0.129100, 0.188184, 0.437100, 0.848798", \
           "0.043177, 0.051238, 0.080230, 0.129141, 0.188004, 0.438559, 0.854073", \
           "0.043833, 0.051893, 0.080136, 0.129276, 0.192227, 0.436106, 0.870541" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.043388, 0.051197, 0.080277, 0.129069, 0.188908, 0.436428, 0.868225", \
           "0.043428, 0.051226, 0.080274, 0.129270, 0.188350, 0.436550, 0.868925", \
           "0.043211, 0.051042, 0.080005, 0.129198, 0.188495, 0.435593, 0.870418", \
           "0.043360, 0.051192, 0.080018, 0.129296, 0.188561, 0.440003, 0.865497", \
           "0.043120, 0.051085, 0.080058, 0.129100, 0.188184, 0.437100, 0.848798", \
           "0.043177, 0.051238, 0.080230, 0.129141, 0.188004, 0.438559, 0.854073", \
           "0.043833, 0.051893, 0.080136, 0.129276, 0.192227, 0.436106, 0.870541" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.386732, 0.393833, 0.413806, 0.441346, 0.472829, 0.603831, 0.832703", \
           "0.388422, 0.395395, 0.415540, 0.443123, 0.474867, 0.606679, 0.836983", \
           "0.396459, 0.403742, 0.423491, 0.451119, 0.482611, 0.613658, 0.844986", \
           "0.413203, 0.420043, 0.440059, 0.467606, 0.499207, 0.630201, 0.858767", \
           "0.433134, 0.440577, 0.460876, 0.488506, 0.519871, 0.650850, 0.879129", \
           "0.455525, 0.462731, 0.482687, 0.510078, 0.541344, 0.673349, 0.903882", \
           "0.477968, 0.485050, 0.504957, 0.532281, 0.563370, 0.693413, 0.922750" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.328722, 0.334758, 0.351735, 0.375144, 0.401905, 0.513256, 0.707797", \
           "0.330158, 0.336086, 0.353209, 0.376655, 0.403637, 0.515677, 0.711436", \
           "0.336990, 0.343181, 0.359967, 0.383452, 0.410219, 0.521609, 0.718238", \
           "0.351223, 0.357037, 0.374050, 0.397465, 0.424326, 0.535671, 0.729952", \
           "0.368164, 0.374491, 0.391745, 0.415230, 0.441890, 0.553222, 0.747259", \
           "0.387196, 0.393322, 0.410284, 0.433566, 0.460143, 0.572346, 0.768300", \
           "0.406273, 0.412293, 0.429213, 0.452439, 0.478864, 0.589401, 0.784337" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.044772, 0.052494, 0.080042, 0.126178, 0.182690, 0.426025, 0.843296", \
           "0.046126, 0.052485, 0.080021, 0.125917, 0.182721, 0.427192, 0.845722", \
           "0.045592, 0.053502, 0.081028, 0.127038, 0.183242, 0.426619, 0.842761", \
           "0.044801, 0.052990, 0.080054, 0.127038, 0.183000, 0.427440, 0.849814", \
           "0.045148, 0.052950, 0.080878, 0.126594, 0.182649, 0.426101, 0.843469", \
           "0.044719, 0.052453, 0.080028, 0.126979, 0.182815, 0.424094, 0.846628", \
           "0.045629, 0.052730, 0.080834, 0.126547, 0.182544, 0.426070, 0.837454" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.044772, 0.052494, 0.080042, 0.126178, 0.182690, 0.426025, 0.843296", \
           "0.046126, 0.052485, 0.080021, 0.125917, 0.182721, 0.427192, 0.845722", \
           "0.045592, 0.053502, 0.081028, 0.127038, 0.183242, 0.426619, 0.842761", \
           "0.044801, 0.052990, 0.080054, 0.127038, 0.183000, 0.427440, 0.849814", \
           "0.045148, 0.052950, 0.080878, 0.126594, 0.182649, 0.426101, 0.843469", \
           "0.044719, 0.052453, 0.080028, 0.126979, 0.182815, 0.424094, 0.846628", \
           "0.045629, 0.052730, 0.080834, 0.126547, 0.182544, 0.426070, 0.837454" \
         );
        }
      }
    }
    bus(AYA) {
      bus_type : SRAMdpw64d256_ADDRESS;
      direction : output;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      power_down_function : "!VDDPE + !VDDCE + VSSE";
      max_capacitance : 0.186000;
      max_transition : 0.544800;
      timing() {
        related_pin : "AA";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "DFTRAMBYP & TENA";
        sdf_cond : "DFTRAMBYP == 1'b1 && TENA == 1'b1";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.142155, 0.148175, 0.166202, 0.191195, 0.219836, 0.344741, 0.562809", \
           "0.143335, 0.149664, 0.167808, 0.192836, 0.221476, 0.346126, 0.562630", \
           "0.150088, 0.156521, 0.174541, 0.199583, 0.228449, 0.353543, 0.570047", \
           "0.166321, 0.172713, 0.190587, 0.215649, 0.244708, 0.368563, 0.588353", \
           "0.186791, 0.192883, 0.211410, 0.236248, 0.264853, 0.389129, 0.606668", \
           "0.210720, 0.217195, 0.235053, 0.260661, 0.289236, 0.413097, 0.630761", \
           "0.236283, 0.242449, 0.260573, 0.285403, 0.314212, 0.436985, 0.654875" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.120831, 0.125948, 0.141272, 0.162516, 0.186860, 0.293029, 0.478388", \
           "0.121835, 0.127215, 0.142637, 0.163911, 0.188254, 0.294207, 0.478235", \
           "0.127575, 0.133043, 0.148360, 0.169646, 0.194182, 0.300512, 0.484540", \
           "0.141373, 0.146806, 0.161999, 0.183301, 0.208002, 0.313279, 0.500100", \
           "0.158772, 0.163951, 0.179698, 0.200811, 0.225125, 0.330759, 0.515668", \
           "0.179112, 0.184616, 0.199795, 0.221561, 0.245850, 0.351132, 0.536147", \
           "0.200840, 0.206082, 0.221487, 0.242592, 0.267080, 0.371437, 0.556644" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.032948, 0.040488, 0.066053, 0.110886, 0.164356, 0.401209, 0.800432", \
           "0.033145, 0.040423, 0.066238, 0.111993, 0.164246, 0.401089, 0.796964", \
           "0.033188, 0.040457, 0.066051, 0.111986, 0.164193, 0.397511, 0.798503", \
           "0.032921, 0.040093, 0.066087, 0.110810, 0.163748, 0.397062, 0.783001", \
           "0.033540, 0.040981, 0.066044, 0.110894, 0.164921, 0.406153, 0.802766", \
           "0.033260, 0.040578, 0.066106, 0.109839, 0.168758, 0.405172, 0.800251", \
           "0.033042, 0.040569, 0.065925, 0.109727, 0.163377, 0.396860, 0.803756" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.032948, 0.040488, 0.066053, 0.110886, 0.164356, 0.401209, 0.800432", \
           "0.033145, 0.040423, 0.066238, 0.111993, 0.164246, 0.401089, 0.796964", \
           "0.033188, 0.040457, 0.066051, 0.111986, 0.164193, 0.397511, 0.798503", \
           "0.032921, 0.040093, 0.066087, 0.110810, 0.163748, 0.397062, 0.783001", \
           "0.033540, 0.040981, 0.066044, 0.110894, 0.164921, 0.406153, 0.802766", \
           "0.033260, 0.040578, 0.066106, 0.109839, 0.168758, 0.405172, 0.800251", \
           "0.033042, 0.040569, 0.065925, 0.109727, 0.163377, 0.396860, 0.803756" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.148333, 0.155434, 0.175406, 0.202947, 0.234430, 0.365431, 0.594303", \
           "0.149442, 0.156415, 0.176560, 0.204143, 0.235887, 0.367699, 0.598004", \
           "0.155503, 0.162786, 0.182534, 0.210163, 0.241654, 0.372702, 0.604030", \
           "0.168566, 0.175406, 0.195421, 0.222969, 0.254570, 0.385564, 0.614130", \
           "0.186397, 0.193841, 0.214140, 0.241769, 0.273134, 0.404113, 0.632392", \
           "0.206918, 0.214124, 0.234080, 0.261470, 0.292737, 0.424741, 0.655275", \
           "0.226832, 0.233914, 0.253821, 0.281145, 0.312234, 0.442278, 0.671614" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.126083, 0.132119, 0.149095, 0.172505, 0.199265, 0.310617, 0.505158", \
           "0.127026, 0.132953, 0.150076, 0.173522, 0.200504, 0.312544, 0.508303", \
           "0.132177, 0.138368, 0.155154, 0.178639, 0.205406, 0.316796, 0.513425", \
           "0.143281, 0.149095, 0.166108, 0.189524, 0.216385, 0.327730, 0.522010", \
           "0.158438, 0.164764, 0.182019, 0.205504, 0.232164, 0.343496, 0.537533", \
           "0.175880, 0.182005, 0.198968, 0.222250, 0.248827, 0.361030, 0.556983", \
           "0.192808, 0.198827, 0.215748, 0.238973, 0.265399, 0.375936, 0.570872" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.035446, 0.042822, 0.069221, 0.113495, 0.166826, 0.403872, 0.814492", \
           "0.035754, 0.043879, 0.069215, 0.112892, 0.167927, 0.400506, 0.805661", \
           "0.035548, 0.042785, 0.070550, 0.113356, 0.166659, 0.403676, 0.806695", \
           "0.035293, 0.042842, 0.069593, 0.113058, 0.167561, 0.403608, 0.812312", \
           "0.036776, 0.043101, 0.069155, 0.113703, 0.168787, 0.404368, 0.813404", \
           "0.035327, 0.042772, 0.069135, 0.113117, 0.167322, 0.401148, 0.808201", \
           "0.035556, 0.042947, 0.069203, 0.113283, 0.166730, 0.402433, 0.817319" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.035446, 0.042822, 0.069221, 0.113495, 0.166826, 0.403872, 0.814492", \
           "0.035754, 0.043879, 0.069215, 0.112892, 0.167927, 0.400506, 0.805661", \
           "0.035548, 0.042785, 0.070550, 0.113356, 0.166659, 0.403676, 0.806695", \
           "0.035293, 0.042842, 0.069593, 0.113058, 0.167561, 0.403608, 0.812312", \
           "0.036776, 0.043101, 0.069155, 0.113703, 0.168787, 0.404368, 0.813404", \
           "0.035327, 0.042772, 0.069135, 0.113117, 0.167322, 0.401148, 0.808201", \
           "0.035556, 0.042947, 0.069203, 0.113283, 0.166730, 0.402433, 0.817319" \
         );
        }
      }
      timing() {
        related_pin : "TAA";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "DFTRAMBYP & !TENA";
        sdf_cond : "DFTRAMBYP == 1'b1 && TENA == 1'b0";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.198827, 0.204847, 0.222874, 0.247867, 0.276508, 0.401413, 0.619481", \
           "0.200007, 0.206337, 0.224480, 0.249508, 0.278148, 0.402798, 0.619302", \
           "0.206760, 0.213193, 0.231213, 0.256256, 0.285122, 0.410215, 0.626719", \
           "0.222994, 0.229385, 0.247259, 0.272321, 0.301380, 0.425236, 0.645025", \
           "0.243463, 0.249556, 0.268082, 0.292920, 0.321525, 0.445801, 0.663340", \
           "0.267392, 0.273867, 0.291725, 0.317333, 0.345908, 0.469769, 0.687433", \
           "0.292955, 0.299122, 0.317245, 0.342075, 0.370884, 0.493657, 0.711547" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.169003, 0.174120, 0.189443, 0.210687, 0.235032, 0.341201, 0.526559", \
           "0.170006, 0.175386, 0.190808, 0.212082, 0.236426, 0.342378, 0.526407", \
           "0.175746, 0.181214, 0.196531, 0.217817, 0.242353, 0.348683, 0.532711", \
           "0.189545, 0.194977, 0.210170, 0.231473, 0.256173, 0.361450, 0.548271", \
           "0.206944, 0.212122, 0.227869, 0.248982, 0.273296, 0.378931, 0.563839", \
           "0.227283, 0.232787, 0.247966, 0.269733, 0.294022, 0.399304, 0.584318", \
           "0.249012, 0.254253, 0.269658, 0.290764, 0.315251, 0.419609, 0.604815" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.033426, 0.040580, 0.066174, 0.110720, 0.166261, 0.392259, 0.805281", \
           "0.033392, 0.040808, 0.065929, 0.109412, 0.164605, 0.391232, 0.802842", \
           "0.033239, 0.040634, 0.065983, 0.109296, 0.163674, 0.391828, 0.790163", \
           "0.033560, 0.040540, 0.066285, 0.109312, 0.165624, 0.390836, 0.806819", \
           "0.033489, 0.040710, 0.065952, 0.109849, 0.165597, 0.391841, 0.789264", \
           "0.033389, 0.041217, 0.067453, 0.110044, 0.163313, 0.395566, 0.798839", \
           "0.033715, 0.040551, 0.066438, 0.108963, 0.174887, 0.394898, 0.795869" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.033426, 0.040580, 0.066174, 0.110720, 0.166261, 0.392259, 0.805281", \
           "0.033392, 0.040808, 0.065929, 0.109412, 0.164605, 0.391232, 0.802842", \
           "0.033239, 0.040634, 0.065983, 0.109296, 0.163674, 0.391828, 0.790163", \
           "0.033560, 0.040540, 0.066285, 0.109312, 0.165624, 0.390836, 0.806819", \
           "0.033489, 0.040710, 0.065952, 0.109849, 0.165597, 0.391841, 0.789264", \
           "0.033389, 0.041217, 0.067453, 0.110044, 0.163313, 0.395566, 0.798839", \
           "0.033715, 0.040551, 0.066438, 0.108963, 0.174887, 0.394898, 0.795869" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.203232, 0.210334, 0.230306, 0.257847, 0.289330, 0.420331, 0.649203", \
           "0.204342, 0.211315, 0.231460, 0.259043, 0.290787, 0.422599, 0.652903", \
           "0.210402, 0.217686, 0.237434, 0.265063, 0.296554, 0.427601, 0.658930", \
           "0.223466, 0.230306, 0.250321, 0.277869, 0.309470, 0.440464, 0.669029", \
           "0.241297, 0.248740, 0.269039, 0.296669, 0.328034, 0.459013, 0.687292", \
           "0.261818, 0.269024, 0.288980, 0.316370, 0.347637, 0.479641, 0.710174", \
           "0.281732, 0.288814, 0.308721, 0.336045, 0.367134, 0.497177, 0.726514" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.172748, 0.178784, 0.195760, 0.219170, 0.245930, 0.357281, 0.551823", \
           "0.173691, 0.179618, 0.196741, 0.220187, 0.247169, 0.359209, 0.554968", \
           "0.178842, 0.185033, 0.201819, 0.225303, 0.252071, 0.363461, 0.560090", \
           "0.189946, 0.195760, 0.212773, 0.236189, 0.263050, 0.374395, 0.568675", \
           "0.205103, 0.211429, 0.228684, 0.252169, 0.278829, 0.390161, 0.584198", \
           "0.222545, 0.228670, 0.245633, 0.268915, 0.295491, 0.407695, 0.603648", \
           "0.239472, 0.245492, 0.262412, 0.285638, 0.312064, 0.422601, 0.617537" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.035962, 0.043336, 0.068528, 0.110832, 0.163905, 0.404187, 0.815527", \
           "0.035477, 0.043230, 0.069131, 0.110600, 0.168045, 0.405484, 0.816689", \
           "0.035866, 0.045207, 0.073150, 0.114477, 0.164070, 0.401811, 0.809926", \
           "0.035406, 0.043566, 0.073202, 0.114293, 0.163275, 0.401013, 0.805613", \
           "0.036210, 0.045187, 0.068678, 0.110186, 0.163932, 0.399688, 0.809788", \
           "0.035910, 0.043841, 0.072231, 0.115530, 0.170155, 0.401082, 0.811848", \
           "0.035841, 0.043519, 0.069092, 0.111281, 0.165454, 0.398981, 0.809953" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.035962, 0.043336, 0.068528, 0.110832, 0.163905, 0.404187, 0.815527", \
           "0.035477, 0.043230, 0.069131, 0.110600, 0.168045, 0.405484, 0.816689", \
           "0.035866, 0.045207, 0.073150, 0.114477, 0.164070, 0.401811, 0.809926", \
           "0.035406, 0.043566, 0.073202, 0.114293, 0.163275, 0.401013, 0.805613", \
           "0.036210, 0.045187, 0.068678, 0.110186, 0.163932, 0.399688, 0.809788", \
           "0.035910, 0.043841, 0.072231, 0.115530, 0.170155, 0.401082, 0.811848", \
           "0.035841, 0.043519, 0.069092, 0.111281, 0.165454, 0.398981, 0.809953" \
         );
        }
      }
      timing() {
        related_pin : "DFTRAMBYP";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "RET1N";
        sdf_cond : "RET1N == 1'b1";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.139830, 0.145850, 0.163877, 0.188870, 0.217511, 0.342416, 0.560484", \
           "0.141505, 0.147835, 0.165979, 0.191007, 0.219646, 0.344297, 0.560801", \
           "0.149789, 0.156221, 0.174242, 0.199284, 0.228150, 0.353244, 0.569747", \
           "0.166636, 0.173027, 0.190901, 0.215963, 0.245023, 0.368878, 0.588668", \
           "0.185076, 0.191169, 0.209695, 0.234533, 0.263138, 0.387414, 0.604954", \
           "0.203968, 0.210443, 0.228301, 0.253909, 0.282484, 0.406345, 0.624009", \
           "0.223535, 0.229702, 0.247826, 0.272655, 0.301464, 0.424237, 0.642127" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.118855, 0.123972, 0.139296, 0.160540, 0.184884, 0.291053, 0.476412", \
           "0.120280, 0.125660, 0.141082, 0.162356, 0.186699, 0.292652, 0.476680", \
           "0.127320, 0.132788, 0.148105, 0.169391, 0.193927, 0.300257, 0.484285", \
           "0.141641, 0.147073, 0.162266, 0.183569, 0.208269, 0.313546, 0.500367", \
           "0.157315, 0.162494, 0.178241, 0.199353, 0.223668, 0.329302, 0.514211", \
           "0.173373, 0.178877, 0.194056, 0.215823, 0.240112, 0.345393, 0.530408", \
           "0.190005, 0.195247, 0.210652, 0.231757, 0.256245, 0.360602, 0.545808" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.033314, 0.040584, 0.065883, 0.109357, 0.163123, 0.394728, 0.806921", \
           "0.033290, 0.041270, 0.065919, 0.109179, 0.163415, 0.394584, 0.807770", \
           "0.033240, 0.040906, 0.065894, 0.109361, 0.163324, 0.395032, 0.806493", \
           "0.033335, 0.040768, 0.066384, 0.109963, 0.167464, 0.394159, 0.807939", \
           "0.034647, 0.042348, 0.066347, 0.109700, 0.163946, 0.395050, 0.809122", \
           "0.033443, 0.041144, 0.067540, 0.110779, 0.165992, 0.399572, 0.812467", \
           "0.033535, 0.041004, 0.066720, 0.109476, 0.164638, 0.395922, 0.799569" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.033314, 0.040584, 0.065883, 0.109357, 0.163123, 0.394728, 0.806921", \
           "0.033290, 0.041270, 0.065919, 0.109179, 0.163415, 0.394584, 0.807770", \
           "0.033240, 0.040906, 0.065894, 0.109361, 0.163324, 0.395032, 0.806493", \
           "0.033335, 0.040768, 0.066384, 0.109963, 0.167464, 0.394159, 0.807939", \
           "0.034647, 0.042348, 0.066347, 0.109700, 0.163946, 0.395050, 0.809122", \
           "0.033443, 0.041144, 0.067540, 0.110779, 0.165992, 0.399572, 0.812467", \
           "0.033535, 0.041004, 0.066720, 0.109476, 0.164638, 0.395922, 0.799569" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.145484, 0.152586, 0.172558, 0.200099, 0.231581, 0.362583, 0.591455", \
           "0.147198, 0.154171, 0.174316, 0.201899, 0.233643, 0.365455, 0.595759", \
           "0.155632, 0.162915, 0.182664, 0.210292, 0.241784, 0.372831, 0.604159", \
           "0.172929, 0.179769, 0.199784, 0.227332, 0.258933, 0.389927, 0.618492", \
           "0.195337, 0.202780, 0.223079, 0.250709, 0.282074, 0.413053, 0.641332", \
           "0.221569, 0.228775, 0.248730, 0.276121, 0.307388, 0.439392, 0.669925", \
           "0.248858, 0.255940, 0.275846, 0.303170, 0.334259, 0.464303, 0.693639" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.123662, 0.129698, 0.146674, 0.170084, 0.196844, 0.308195, 0.502737", \
           "0.125118, 0.131045, 0.148168, 0.171614, 0.198596, 0.310637, 0.506395", \
           "0.132287, 0.138478, 0.155264, 0.178748, 0.205516, 0.316906, 0.513535", \
           "0.146990, 0.152803, 0.169817, 0.193232, 0.220093, 0.331438, 0.525719", \
           "0.166036, 0.172363, 0.189617, 0.213103, 0.239763, 0.351095, 0.545132", \
           "0.188333, 0.194458, 0.211421, 0.234703, 0.261280, 0.373483, 0.569437", \
           "0.211529, 0.217549, 0.234469, 0.257695, 0.284120, 0.394657, 0.589593" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.036734, 0.044848, 0.069386, 0.113293, 0.164657, 0.402405, 0.815035", \
           "0.035633, 0.043326, 0.068884, 0.111387, 0.165979, 0.399329, 0.813769", \
           "0.035346, 0.043263, 0.068856, 0.111525, 0.166206, 0.401682, 0.809591", \
           "0.035678, 0.042975, 0.068777, 0.110960, 0.164843, 0.405416, 0.816134", \
           "0.035486, 0.042992, 0.068927, 0.111056, 0.164836, 0.400905, 0.811447", \
           "0.037261, 0.045929, 0.071592, 0.113503, 0.170682, 0.403670, 0.812011", \
           "0.035564, 0.043249, 0.069413, 0.111068, 0.165087, 0.404914, 0.815424" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.036734, 0.044848, 0.069386, 0.113293, 0.164657, 0.402405, 0.815035", \
           "0.035633, 0.043326, 0.068884, 0.111387, 0.165979, 0.399329, 0.813769", \
           "0.035346, 0.043263, 0.068856, 0.111525, 0.166206, 0.401682, 0.809591", \
           "0.035678, 0.042975, 0.068777, 0.110960, 0.164843, 0.405416, 0.816134", \
           "0.035486, 0.042992, 0.068927, 0.111056, 0.164836, 0.400905, 0.811447", \
           "0.037261, 0.045929, 0.071592, 0.113503, 0.170682, 0.403670, 0.812011", \
           "0.035564, 0.043249, 0.069413, 0.111068, 0.165087, 0.404914, 0.815424" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "AA";
        when : "DFTRAMBYP & TENA";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.377998, 0.378022, 0.378108, 0.378243, 0.378403, 0.379079, 0.380260", \
           "0.377998, 0.378022, 0.378108, 0.378243, 0.378403, 0.379079, 0.380260", \
           "0.377998, 0.378022, 0.378108, 0.378243, 0.378403, 0.379079, 0.380260", \
           "0.377998, 0.378022, 0.378108, 0.378243, 0.378403, 0.379079, 0.380260", \
           "0.377998, 0.378022, 0.378108, 0.378243, 0.378403, 0.379079, 0.380260", \
           "0.377998, 0.378022, 0.378108, 0.378243, 0.378403, 0.379079, 0.380260", \
           "0.377998, 0.378022, 0.378108, 0.378243, 0.378403, 0.379079, 0.380260" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.194026, 0.194051, 0.194137, 0.194272, 0.194432, 0.195108, 0.196288", \
           "0.194026, 0.194051, 0.194137, 0.194272, 0.194432, 0.195108, 0.196288", \
           "0.194026, 0.194051, 0.194137, 0.194272, 0.194432, 0.195108, 0.196288", \
           "0.194026, 0.194051, 0.194137, 0.194272, 0.194432, 0.195108, 0.196288", \
           "0.194026, 0.194051, 0.194137, 0.194272, 0.194432, 0.195108, 0.196288", \
           "0.194026, 0.194051, 0.194137, 0.194272, 0.194432, 0.195108, 0.196288", \
           "0.194026, 0.194051, 0.194137, 0.194272, 0.194432, 0.195108, 0.196288" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "TAA";
        when : "DFTRAMBYP & !TENA";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.377998, 0.378022, 0.378108, 0.378243, 0.378403, 0.379079, 0.380260", \
           "0.377998, 0.378022, 0.378108, 0.378243, 0.378403, 0.379079, 0.380260", \
           "0.377998, 0.378022, 0.378108, 0.378243, 0.378403, 0.379079, 0.380260", \
           "0.377998, 0.378022, 0.378108, 0.378243, 0.378403, 0.379079, 0.380260", \
           "0.377998, 0.378022, 0.378108, 0.378243, 0.378403, 0.379079, 0.380260", \
           "0.377998, 0.378022, 0.378108, 0.378243, 0.378403, 0.379079, 0.380260", \
           "0.377998, 0.378022, 0.378108, 0.378243, 0.378403, 0.379079, 0.380260" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.194026, 0.194051, 0.194137, 0.194272, 0.194432, 0.195108, 0.196288", \
           "0.194026, 0.194051, 0.194137, 0.194272, 0.194432, 0.195108, 0.196288", \
           "0.194026, 0.194051, 0.194137, 0.194272, 0.194432, 0.195108, 0.196288", \
           "0.194026, 0.194051, 0.194137, 0.194272, 0.194432, 0.195108, 0.196288", \
           "0.194026, 0.194051, 0.194137, 0.194272, 0.194432, 0.195108, 0.196288", \
           "0.194026, 0.194051, 0.194137, 0.194272, 0.194432, 0.195108, 0.196288", \
           "0.194026, 0.194051, 0.194137, 0.194272, 0.194432, 0.195108, 0.196288" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "TENA";
        when : "DFTRAMBYP";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.377998, 0.378022, 0.378108, 0.378243, 0.378403, 0.379079, 0.380260", \
           "0.377998, 0.378022, 0.378108, 0.378243, 0.378403, 0.379079, 0.380260", \
           "0.377998, 0.378022, 0.378108, 0.378243, 0.378403, 0.379079, 0.380260", \
           "0.377998, 0.378022, 0.378108, 0.378243, 0.378403, 0.379079, 0.380260", \
           "0.377998, 0.378022, 0.378108, 0.378243, 0.378403, 0.379079, 0.380260", \
           "0.377998, 0.378022, 0.378108, 0.378243, 0.378403, 0.379079, 0.380260", \
           "0.377998, 0.378022, 0.378108, 0.378243, 0.378403, 0.379079, 0.380260" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.194026, 0.194051, 0.194137, 0.194272, 0.194432, 0.195108, 0.196288", \
           "0.194026, 0.194051, 0.194137, 0.194272, 0.194432, 0.195108, 0.196288", \
           "0.194026, 0.194051, 0.194137, 0.194272, 0.194432, 0.195108, 0.196288", \
           "0.194026, 0.194051, 0.194137, 0.194272, 0.194432, 0.195108, 0.196288", \
           "0.194026, 0.194051, 0.194137, 0.194272, 0.194432, 0.195108, 0.196288", \
           "0.194026, 0.194051, 0.194137, 0.194272, 0.194432, 0.195108, 0.196288", \
           "0.194026, 0.194051, 0.194137, 0.194272, 0.194432, 0.195108, 0.196288" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "DFTRAMBYP";
        when : "RET1N";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.075600, 0.075604, 0.075622, 0.075649, 0.075681, 0.075816, 0.076052", \
           "0.075600, 0.075604, 0.075622, 0.075649, 0.075681, 0.075816, 0.076052", \
           "0.075600, 0.075604, 0.075622, 0.075649, 0.075681, 0.075816, 0.076052", \
           "0.075600, 0.075604, 0.075622, 0.075649, 0.075681, 0.075816, 0.076052", \
           "0.075600, 0.075604, 0.075622, 0.075649, 0.075681, 0.075816, 0.076052", \
           "0.075600, 0.075604, 0.075622, 0.075649, 0.075681, 0.075816, 0.076052", \
           "0.075600, 0.075604, 0.075622, 0.075649, 0.075681, 0.075816, 0.076052" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.038805, 0.038810, 0.038827, 0.038854, 0.038886, 0.039022, 0.039258", \
           "0.038805, 0.038810, 0.038827, 0.038854, 0.038886, 0.039022, 0.039258", \
           "0.038805, 0.038810, 0.038827, 0.038854, 0.038886, 0.039022, 0.039258", \
           "0.038805, 0.038810, 0.038827, 0.038854, 0.038886, 0.039022, 0.039258", \
           "0.038805, 0.038810, 0.038827, 0.038854, 0.038886, 0.039022, 0.039258", \
           "0.038805, 0.038810, 0.038827, 0.038854, 0.038886, 0.039022, 0.039258", \
           "0.038805, 0.038810, 0.038827, 0.038854, 0.038886, 0.039022, 0.039258" \
         );
        }
      }
      pin(AYA[7]) {
        timing() {
          related_pin : "TENA";
          timing_type : combinational;
          timing_sense : negative_unate;
          when : "DFTRAMBYP & !AA[7] & TAA[7]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AA[7] == 1'b0 && TAA[7] == 1'b1";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.428200, 0.434220, 0.452248, 0.477241, 0.505882, 0.630786, 0.848855", \
             "0.429718, 0.436048, 0.454192, 0.479220, 0.507859, 0.632510, 0.849014", \
             "0.437571, 0.444004, 0.462024, 0.487067, 0.515933, 0.641026, 0.857530", \
             "0.454745, 0.461136, 0.479011, 0.504073, 0.533132, 0.656987, 0.876777", \
             "0.476430, 0.482523, 0.501049, 0.525887, 0.554492, 0.678768, 0.896307", \
             "0.500363, 0.506838, 0.524696, 0.550304, 0.578879, 0.702740, 0.920404", \
             "0.525218, 0.531385, 0.549508, 0.574338, 0.603147, 0.725920, 0.943810" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.363970, 0.369087, 0.384411, 0.405655, 0.429999, 0.536168, 0.721527", \
             "0.365261, 0.370641, 0.386063, 0.407337, 0.431680, 0.537633, 0.721662", \
             "0.371936, 0.377403, 0.392721, 0.414007, 0.438543, 0.544872, 0.728900", \
             "0.386534, 0.391966, 0.407159, 0.428462, 0.453162, 0.558439, 0.745260", \
             "0.404966, 0.410144, 0.425891, 0.447004, 0.471318, 0.576952, 0.761861", \
             "0.425309, 0.430812, 0.445991, 0.467758, 0.492047, 0.597329, 0.782344", \
             "0.446435, 0.451677, 0.467082, 0.488187, 0.512675, 0.617032, 0.802239" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.033253, 0.040135, 0.066331, 0.110090, 0.162977, 0.394805, 0.811360", \
             "0.033705, 0.040140, 0.065990, 0.109650, 0.162444, 0.395166, 0.806502", \
             "0.033226, 0.040843, 0.065890, 0.109601, 0.163987, 0.397752, 0.806666", \
             "0.032928, 0.040138, 0.066281, 0.110196, 0.162886, 0.398467, 0.805570", \
             "0.033228, 0.040709, 0.065772, 0.110045, 0.162395, 0.395216, 0.783329", \
             "0.033024, 0.040250, 0.066338, 0.109406, 0.162780, 0.394868, 0.801182", \
             "0.033206, 0.040868, 0.066106, 0.110170, 0.163904, 0.396146, 0.806207" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.033253, 0.040135, 0.066331, 0.110090, 0.162977, 0.394805, 0.811360", \
             "0.033705, 0.040140, 0.065990, 0.109650, 0.162444, 0.395166, 0.806502", \
             "0.033226, 0.040843, 0.065890, 0.109601, 0.163987, 0.397752, 0.806666", \
             "0.032928, 0.040138, 0.066281, 0.110196, 0.162886, 0.398467, 0.805570", \
             "0.033228, 0.040709, 0.065772, 0.110045, 0.162395, 0.395216, 0.783329", \
             "0.033024, 0.040250, 0.066338, 0.109406, 0.162780, 0.394868, 0.801182", \
             "0.033206, 0.040868, 0.066106, 0.110170, 0.163904, 0.396146, 0.806207" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.384719, 0.391821, 0.411793, 0.439333, 0.470816, 0.601818, 0.830690", \
             "0.386588, 0.393561, 0.413705, 0.441289, 0.473033, 0.604844, 0.835149", \
             "0.395413, 0.402696, 0.422444, 0.450073, 0.481564, 0.612611, 0.843940", \
             "0.412596, 0.419436, 0.439451, 0.466999, 0.498600, 0.629594, 0.858159", \
             "0.431422, 0.438865, 0.459164, 0.486794, 0.518159, 0.649138, 0.877416", \
             "0.452613, 0.459819, 0.479775, 0.507165, 0.538432, 0.670436, 0.900970", \
             "0.475092, 0.482174, 0.502081, 0.529405, 0.560494, 0.690537, 0.919874" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.327011, 0.333047, 0.350024, 0.373433, 0.400194, 0.511545, 0.706086", \
             "0.328599, 0.334527, 0.351650, 0.375095, 0.402078, 0.514118, 0.709877", \
             "0.336101, 0.342292, 0.359078, 0.382562, 0.409330, 0.520720, 0.717349", \
             "0.350707, 0.356520, 0.373534, 0.396949, 0.423810, 0.535155, 0.729436", \
             "0.366709, 0.373035, 0.390289, 0.413775, 0.440435, 0.551767, 0.745804", \
             "0.384721, 0.390846, 0.407809, 0.431090, 0.457667, 0.569871, 0.765824", \
             "0.403828, 0.409848, 0.426768, 0.449994, 0.476420, 0.586957, 0.781893" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.036087, 0.045392, 0.074370, 0.113187, 0.166008, 0.400709, 0.824631", \
             "0.035635, 0.043035, 0.069142, 0.110307, 0.164117, 0.401315, 0.825016", \
             "0.035606, 0.043027, 0.069023, 0.111003, 0.165949, 0.400564, 0.824702", \
             "0.035385, 0.044044, 0.069697, 0.110834, 0.164712, 0.404521, 0.821808", \
             "0.035726, 0.043148, 0.068599, 0.111056, 0.165624, 0.401445, 0.825007", \
             "0.036295, 0.043835, 0.073969, 0.111417, 0.165230, 0.401258, 0.827106", \
             "0.035866, 0.043148, 0.070986, 0.113268, 0.166133, 0.404320, 0.825028" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.036087, 0.045392, 0.074370, 0.113187, 0.166008, 0.400709, 0.824631", \
             "0.035635, 0.043035, 0.069142, 0.110307, 0.164117, 0.401315, 0.825016", \
             "0.035606, 0.043027, 0.069023, 0.111003, 0.165949, 0.400564, 0.824702", \
             "0.035385, 0.044044, 0.069697, 0.110834, 0.164712, 0.404521, 0.821808", \
             "0.035726, 0.043148, 0.068599, 0.111056, 0.165624, 0.401445, 0.825007", \
             "0.036295, 0.043835, 0.073969, 0.111417, 0.165230, 0.401258, 0.827106", \
             "0.035866, 0.043148, 0.070986, 0.113268, 0.166133, 0.404320, 0.825028" \
           );
          }
        }
        timing() {
          related_pin : "TENA";
          timing_type : combinational;
          timing_sense : positive_unate;
          when : "DFTRAMBYP & AA[7] & !TAA[7]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AA[7] == 1'b1 && TAA[7] == 1'b0";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.324581, 0.330601, 0.348628, 0.373621, 0.402262, 0.527167, 0.745235", \
             "0.326245, 0.332575, 0.350719, 0.375747, 0.404386, 0.529036, 0.745540", \
             "0.334592, 0.341025, 0.359045, 0.384088, 0.412954, 0.538047, 0.754551", \
             "0.352075, 0.358466, 0.376341, 0.401402, 0.430462, 0.554317, 0.774107", \
             "0.371614, 0.377707, 0.396233, 0.421071, 0.449676, 0.573952, 0.791491", \
             "0.392376, 0.398851, 0.416709, 0.442317, 0.470892, 0.594753, 0.812418", \
             "0.414665, 0.420832, 0.438955, 0.463785, 0.492594, 0.615367, 0.833257" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.275894, 0.281011, 0.296334, 0.317578, 0.341923, 0.448092, 0.633450", \
             "0.277308, 0.282689, 0.298111, 0.319385, 0.343728, 0.449681, 0.633709", \
             "0.284404, 0.289871, 0.305189, 0.326474, 0.351011, 0.457340, 0.641368", \
             "0.299264, 0.304696, 0.319890, 0.341192, 0.365893, 0.471170, 0.657991", \
             "0.315872, 0.321051, 0.336798, 0.357911, 0.382225, 0.487859, 0.672768", \
             "0.333520, 0.339024, 0.354203, 0.375970, 0.400259, 0.505540, 0.690555", \
             "0.352465, 0.357707, 0.373112, 0.394217, 0.418705, 0.523062, 0.708269" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.033583, 0.040804, 0.065950, 0.109332, 0.162843, 0.397318, 0.803884", \
             "0.033401, 0.040643, 0.066230, 0.110563, 0.162920, 0.398049, 0.804959", \
             "0.033333, 0.040925, 0.065787, 0.109117, 0.164382, 0.397765, 0.804805", \
             "0.033366, 0.040001, 0.065433, 0.110579, 0.166174, 0.395051, 0.800563", \
             "0.033157, 0.040658, 0.066195, 0.109827, 0.163932, 0.400098, 0.787391", \
             "0.033517, 0.040495, 0.065896, 0.109514, 0.166278, 0.401248, 0.799014", \
             "0.033375, 0.040604, 0.065855, 0.109083, 0.162481, 0.397596, 0.809429" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.033583, 0.040804, 0.065950, 0.109332, 0.162843, 0.397318, 0.803884", \
             "0.033401, 0.040643, 0.066230, 0.110563, 0.162920, 0.398049, 0.804959", \
             "0.033333, 0.040925, 0.065787, 0.109117, 0.164382, 0.397765, 0.804805", \
             "0.033366, 0.040001, 0.065433, 0.110579, 0.166174, 0.395051, 0.800563", \
             "0.033157, 0.040658, 0.066195, 0.109827, 0.163932, 0.400098, 0.787391", \
             "0.033517, 0.040495, 0.065896, 0.109514, 0.166278, 0.401248, 0.799014", \
             "0.033375, 0.040604, 0.065855, 0.109083, 0.162481, 0.397596, 0.809429" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.351240, 0.358341, 0.378314, 0.405854, 0.437337, 0.568339, 0.797211", \
             "0.352947, 0.359920, 0.380064, 0.407648, 0.439392, 0.571204, 0.801508", \
             "0.361175, 0.368458, 0.388206, 0.415835, 0.447326, 0.578374, 0.809702", \
             "0.378173, 0.385013, 0.405029, 0.432577, 0.464178, 0.595172, 0.823737", \
             "0.399114, 0.406557, 0.426856, 0.454486, 0.485851, 0.616830, 0.845108", \
             "0.423105, 0.430311, 0.450267, 0.477657, 0.508924, 0.640929, 0.871462", \
             "0.448101, 0.455183, 0.475089, 0.502414, 0.533502, 0.663546, 0.892882" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.298554, 0.304590, 0.321567, 0.344976, 0.371737, 0.483088, 0.677629", \
             "0.300005, 0.305932, 0.323055, 0.346501, 0.373483, 0.485523, 0.681282", \
             "0.306999, 0.313189, 0.329975, 0.353460, 0.380227, 0.491618, 0.688247", \
             "0.321447, 0.327261, 0.344274, 0.367690, 0.394551, 0.505896, 0.700176", \
             "0.339246, 0.345573, 0.362827, 0.386313, 0.412973, 0.524305, 0.718342", \
             "0.359639, 0.365765, 0.382727, 0.406009, 0.432586, 0.544789, 0.740743", \
             "0.380886, 0.386905, 0.403826, 0.427052, 0.453477, 0.564014, 0.758950" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.035881, 0.043230, 0.068963, 0.112808, 0.164049, 0.402955, 0.815901", \
             "0.035556, 0.043068, 0.068994, 0.116153, 0.172437, 0.403997, 0.815015", \
             "0.035209, 0.042960, 0.073152, 0.113243, 0.164931, 0.402236, 0.820511", \
             "0.035328, 0.043596, 0.070271, 0.113211, 0.164335, 0.399346, 0.804669", \
             "0.035228, 0.043606, 0.070553, 0.112491, 0.164460, 0.403213, 0.814966", \
             "0.035775, 0.043199, 0.070266, 0.110237, 0.163118, 0.400136, 0.806894", \
             "0.035908, 0.043160, 0.068496, 0.112370, 0.166572, 0.403938, 0.811464" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.035881, 0.043230, 0.068963, 0.112808, 0.164049, 0.402955, 0.815901", \
             "0.035556, 0.043068, 0.068994, 0.116153, 0.172437, 0.403997, 0.815015", \
             "0.035209, 0.042960, 0.073152, 0.113243, 0.164931, 0.402236, 0.820511", \
             "0.035328, 0.043596, 0.070271, 0.113211, 0.164335, 0.399346, 0.804669", \
             "0.035228, 0.043606, 0.070553, 0.112491, 0.164460, 0.403213, 0.814966", \
             "0.035775, 0.043199, 0.070266, 0.110237, 0.163118, 0.400136, 0.806894", \
             "0.035908, 0.043160, 0.068496, 0.112370, 0.166572, 0.403938, 0.811464" \
           );
          }
        }
      }
      pin(AYA[6]) {
        timing() {
          related_pin : "TENA";
          timing_type : combinational;
          timing_sense : negative_unate;
          when : "DFTRAMBYP & !AA[6] & TAA[6]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AA[6] == 1'b0 && TAA[6] == 1'b1";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.428200, 0.434220, 0.452248, 0.477241, 0.505882, 0.630786, 0.848855", \
             "0.429718, 0.436048, 0.454192, 0.479220, 0.507859, 0.632510, 0.849014", \
             "0.437571, 0.444004, 0.462024, 0.487067, 0.515933, 0.641026, 0.857530", \
             "0.454745, 0.461136, 0.479011, 0.504073, 0.533132, 0.656987, 0.876777", \
             "0.476430, 0.482523, 0.501049, 0.525887, 0.554492, 0.678768, 0.896307", \
             "0.500363, 0.506838, 0.524696, 0.550304, 0.578879, 0.702740, 0.920404", \
             "0.525218, 0.531385, 0.549508, 0.574338, 0.603147, 0.725920, 0.943810" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.363970, 0.369087, 0.384411, 0.405655, 0.429999, 0.536168, 0.721527", \
             "0.365261, 0.370641, 0.386063, 0.407337, 0.431680, 0.537633, 0.721662", \
             "0.371936, 0.377403, 0.392721, 0.414007, 0.438543, 0.544872, 0.728900", \
             "0.386534, 0.391966, 0.407159, 0.428462, 0.453162, 0.558439, 0.745260", \
             "0.404966, 0.410144, 0.425891, 0.447004, 0.471318, 0.576952, 0.761861", \
             "0.425309, 0.430812, 0.445991, 0.467758, 0.492047, 0.597329, 0.782344", \
             "0.446435, 0.451677, 0.467082, 0.488187, 0.512675, 0.617032, 0.802239" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.033253, 0.040135, 0.066331, 0.110090, 0.162977, 0.394805, 0.811360", \
             "0.033705, 0.040140, 0.065990, 0.109650, 0.162444, 0.395166, 0.806502", \
             "0.033226, 0.040843, 0.065890, 0.109601, 0.163987, 0.397752, 0.806666", \
             "0.032928, 0.040138, 0.066281, 0.110196, 0.162886, 0.398467, 0.805570", \
             "0.033228, 0.040709, 0.065772, 0.110045, 0.162395, 0.395216, 0.783329", \
             "0.033024, 0.040250, 0.066338, 0.109406, 0.162780, 0.394868, 0.801182", \
             "0.033206, 0.040868, 0.066106, 0.110170, 0.163904, 0.396146, 0.806207" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.033253, 0.040135, 0.066331, 0.110090, 0.162977, 0.394805, 0.811360", \
             "0.033705, 0.040140, 0.065990, 0.109650, 0.162444, 0.395166, 0.806502", \
             "0.033226, 0.040843, 0.065890, 0.109601, 0.163987, 0.397752, 0.806666", \
             "0.032928, 0.040138, 0.066281, 0.110196, 0.162886, 0.398467, 0.805570", \
             "0.033228, 0.040709, 0.065772, 0.110045, 0.162395, 0.395216, 0.783329", \
             "0.033024, 0.040250, 0.066338, 0.109406, 0.162780, 0.394868, 0.801182", \
             "0.033206, 0.040868, 0.066106, 0.110170, 0.163904, 0.396146, 0.806207" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.384719, 0.391821, 0.411793, 0.439333, 0.470816, 0.601818, 0.830690", \
             "0.386588, 0.393561, 0.413705, 0.441289, 0.473033, 0.604844, 0.835149", \
             "0.395413, 0.402696, 0.422444, 0.450073, 0.481564, 0.612611, 0.843940", \
             "0.412596, 0.419436, 0.439451, 0.466999, 0.498600, 0.629594, 0.858159", \
             "0.431422, 0.438865, 0.459164, 0.486794, 0.518159, 0.649138, 0.877416", \
             "0.452613, 0.459819, 0.479775, 0.507165, 0.538432, 0.670436, 0.900970", \
             "0.475092, 0.482174, 0.502081, 0.529405, 0.560494, 0.690537, 0.919874" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.327011, 0.333047, 0.350024, 0.373433, 0.400194, 0.511545, 0.706086", \
             "0.328599, 0.334527, 0.351650, 0.375095, 0.402078, 0.514118, 0.709877", \
             "0.336101, 0.342292, 0.359078, 0.382562, 0.409330, 0.520720, 0.717349", \
             "0.350707, 0.356520, 0.373534, 0.396949, 0.423810, 0.535155, 0.729436", \
             "0.366709, 0.373035, 0.390289, 0.413775, 0.440435, 0.551767, 0.745804", \
             "0.384721, 0.390846, 0.407809, 0.431090, 0.457667, 0.569871, 0.765824", \
             "0.403828, 0.409848, 0.426768, 0.449994, 0.476420, 0.586957, 0.781893" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.036087, 0.045392, 0.074370, 0.113187, 0.166008, 0.400709, 0.824631", \
             "0.035635, 0.043035, 0.069142, 0.110307, 0.164117, 0.401315, 0.825016", \
             "0.035606, 0.043027, 0.069023, 0.111003, 0.165949, 0.400564, 0.824702", \
             "0.035385, 0.044044, 0.069697, 0.110834, 0.164712, 0.404521, 0.821808", \
             "0.035726, 0.043148, 0.068599, 0.111056, 0.165624, 0.401445, 0.825007", \
             "0.036295, 0.043835, 0.073969, 0.111417, 0.165230, 0.401258, 0.827106", \
             "0.035866, 0.043148, 0.070986, 0.113268, 0.166133, 0.404320, 0.825028" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.036087, 0.045392, 0.074370, 0.113187, 0.166008, 0.400709, 0.824631", \
             "0.035635, 0.043035, 0.069142, 0.110307, 0.164117, 0.401315, 0.825016", \
             "0.035606, 0.043027, 0.069023, 0.111003, 0.165949, 0.400564, 0.824702", \
             "0.035385, 0.044044, 0.069697, 0.110834, 0.164712, 0.404521, 0.821808", \
             "0.035726, 0.043148, 0.068599, 0.111056, 0.165624, 0.401445, 0.825007", \
             "0.036295, 0.043835, 0.073969, 0.111417, 0.165230, 0.401258, 0.827106", \
             "0.035866, 0.043148, 0.070986, 0.113268, 0.166133, 0.404320, 0.825028" \
           );
          }
        }
        timing() {
          related_pin : "TENA";
          timing_type : combinational;
          timing_sense : positive_unate;
          when : "DFTRAMBYP & AA[6] & !TAA[6]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AA[6] == 1'b1 && TAA[6] == 1'b0";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.324581, 0.330601, 0.348628, 0.373621, 0.402262, 0.527167, 0.745235", \
             "0.326245, 0.332575, 0.350719, 0.375747, 0.404386, 0.529036, 0.745540", \
             "0.334592, 0.341025, 0.359045, 0.384088, 0.412954, 0.538047, 0.754551", \
             "0.352075, 0.358466, 0.376341, 0.401402, 0.430462, 0.554317, 0.774107", \
             "0.371614, 0.377707, 0.396233, 0.421071, 0.449676, 0.573952, 0.791491", \
             "0.392376, 0.398851, 0.416709, 0.442317, 0.470892, 0.594753, 0.812418", \
             "0.414665, 0.420832, 0.438955, 0.463785, 0.492594, 0.615367, 0.833257" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.275894, 0.281011, 0.296334, 0.317578, 0.341923, 0.448092, 0.633450", \
             "0.277308, 0.282689, 0.298111, 0.319385, 0.343728, 0.449681, 0.633709", \
             "0.284404, 0.289871, 0.305189, 0.326474, 0.351011, 0.457340, 0.641368", \
             "0.299264, 0.304696, 0.319890, 0.341192, 0.365893, 0.471170, 0.657991", \
             "0.315872, 0.321051, 0.336798, 0.357911, 0.382225, 0.487859, 0.672768", \
             "0.333520, 0.339024, 0.354203, 0.375970, 0.400259, 0.505540, 0.690555", \
             "0.352465, 0.357707, 0.373112, 0.394217, 0.418705, 0.523062, 0.708269" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.033583, 0.040804, 0.065950, 0.109332, 0.162843, 0.397318, 0.803884", \
             "0.033401, 0.040643, 0.066230, 0.110563, 0.162920, 0.398049, 0.804959", \
             "0.033333, 0.040925, 0.065787, 0.109117, 0.164382, 0.397765, 0.804805", \
             "0.033366, 0.040001, 0.065433, 0.110579, 0.166174, 0.395051, 0.800563", \
             "0.033157, 0.040658, 0.066195, 0.109827, 0.163932, 0.400098, 0.787391", \
             "0.033517, 0.040495, 0.065896, 0.109514, 0.166278, 0.401248, 0.799014", \
             "0.033375, 0.040604, 0.065855, 0.109083, 0.162481, 0.397596, 0.809429" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.033583, 0.040804, 0.065950, 0.109332, 0.162843, 0.397318, 0.803884", \
             "0.033401, 0.040643, 0.066230, 0.110563, 0.162920, 0.398049, 0.804959", \
             "0.033333, 0.040925, 0.065787, 0.109117, 0.164382, 0.397765, 0.804805", \
             "0.033366, 0.040001, 0.065433, 0.110579, 0.166174, 0.395051, 0.800563", \
             "0.033157, 0.040658, 0.066195, 0.109827, 0.163932, 0.400098, 0.787391", \
             "0.033517, 0.040495, 0.065896, 0.109514, 0.166278, 0.401248, 0.799014", \
             "0.033375, 0.040604, 0.065855, 0.109083, 0.162481, 0.397596, 0.809429" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.351240, 0.358341, 0.378314, 0.405854, 0.437337, 0.568339, 0.797211", \
             "0.352947, 0.359920, 0.380064, 0.407648, 0.439392, 0.571204, 0.801508", \
             "0.361175, 0.368458, 0.388206, 0.415835, 0.447326, 0.578374, 0.809702", \
             "0.378173, 0.385013, 0.405029, 0.432577, 0.464178, 0.595172, 0.823737", \
             "0.399114, 0.406557, 0.426856, 0.454486, 0.485851, 0.616830, 0.845108", \
             "0.423105, 0.430311, 0.450267, 0.477657, 0.508924, 0.640929, 0.871462", \
             "0.448101, 0.455183, 0.475089, 0.502414, 0.533502, 0.663546, 0.892882" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.298554, 0.304590, 0.321567, 0.344976, 0.371737, 0.483088, 0.677629", \
             "0.300005, 0.305932, 0.323055, 0.346501, 0.373483, 0.485523, 0.681282", \
             "0.306999, 0.313189, 0.329975, 0.353460, 0.380227, 0.491618, 0.688247", \
             "0.321447, 0.327261, 0.344274, 0.367690, 0.394551, 0.505896, 0.700176", \
             "0.339246, 0.345573, 0.362827, 0.386313, 0.412973, 0.524305, 0.718342", \
             "0.359639, 0.365765, 0.382727, 0.406009, 0.432586, 0.544789, 0.740743", \
             "0.380886, 0.386905, 0.403826, 0.427052, 0.453477, 0.564014, 0.758950" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.035881, 0.043230, 0.068963, 0.112808, 0.164049, 0.402955, 0.815901", \
             "0.035556, 0.043068, 0.068994, 0.116153, 0.172437, 0.403997, 0.815015", \
             "0.035209, 0.042960, 0.073152, 0.113243, 0.164931, 0.402236, 0.820511", \
             "0.035328, 0.043596, 0.070271, 0.113211, 0.164335, 0.399346, 0.804669", \
             "0.035228, 0.043606, 0.070553, 0.112491, 0.164460, 0.403213, 0.814966", \
             "0.035775, 0.043199, 0.070266, 0.110237, 0.163118, 0.400136, 0.806894", \
             "0.035908, 0.043160, 0.068496, 0.112370, 0.166572, 0.403938, 0.811464" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.035881, 0.043230, 0.068963, 0.112808, 0.164049, 0.402955, 0.815901", \
             "0.035556, 0.043068, 0.068994, 0.116153, 0.172437, 0.403997, 0.815015", \
             "0.035209, 0.042960, 0.073152, 0.113243, 0.164931, 0.402236, 0.820511", \
             "0.035328, 0.043596, 0.070271, 0.113211, 0.164335, 0.399346, 0.804669", \
             "0.035228, 0.043606, 0.070553, 0.112491, 0.164460, 0.403213, 0.814966", \
             "0.035775, 0.043199, 0.070266, 0.110237, 0.163118, 0.400136, 0.806894", \
             "0.035908, 0.043160, 0.068496, 0.112370, 0.166572, 0.403938, 0.811464" \
           );
          }
        }
      }
      pin(AYA[5]) {
        timing() {
          related_pin : "TENA";
          timing_type : combinational;
          timing_sense : negative_unate;
          when : "DFTRAMBYP & !AA[5] & TAA[5]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AA[5] == 1'b0 && TAA[5] == 1'b1";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.428200, 0.434220, 0.452248, 0.477241, 0.505882, 0.630786, 0.848855", \
             "0.429718, 0.436048, 0.454192, 0.479220, 0.507859, 0.632510, 0.849014", \
             "0.437571, 0.444004, 0.462024, 0.487067, 0.515933, 0.641026, 0.857530", \
             "0.454745, 0.461136, 0.479011, 0.504073, 0.533132, 0.656987, 0.876777", \
             "0.476430, 0.482523, 0.501049, 0.525887, 0.554492, 0.678768, 0.896307", \
             "0.500363, 0.506838, 0.524696, 0.550304, 0.578879, 0.702740, 0.920404", \
             "0.525218, 0.531385, 0.549508, 0.574338, 0.603147, 0.725920, 0.943810" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.363970, 0.369087, 0.384411, 0.405655, 0.429999, 0.536168, 0.721527", \
             "0.365261, 0.370641, 0.386063, 0.407337, 0.431680, 0.537633, 0.721662", \
             "0.371936, 0.377403, 0.392721, 0.414007, 0.438543, 0.544872, 0.728900", \
             "0.386534, 0.391966, 0.407159, 0.428462, 0.453162, 0.558439, 0.745260", \
             "0.404966, 0.410144, 0.425891, 0.447004, 0.471318, 0.576952, 0.761861", \
             "0.425309, 0.430812, 0.445991, 0.467758, 0.492047, 0.597329, 0.782344", \
             "0.446435, 0.451677, 0.467082, 0.488187, 0.512675, 0.617032, 0.802239" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.033253, 0.040135, 0.066331, 0.110090, 0.162977, 0.394805, 0.811360", \
             "0.033705, 0.040140, 0.065990, 0.109650, 0.162444, 0.395166, 0.806502", \
             "0.033226, 0.040843, 0.065890, 0.109601, 0.163987, 0.397752, 0.806666", \
             "0.032928, 0.040138, 0.066281, 0.110196, 0.162886, 0.398467, 0.805570", \
             "0.033228, 0.040709, 0.065772, 0.110045, 0.162395, 0.395216, 0.783329", \
             "0.033024, 0.040250, 0.066338, 0.109406, 0.162780, 0.394868, 0.801182", \
             "0.033206, 0.040868, 0.066106, 0.110170, 0.163904, 0.396146, 0.806207" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.033253, 0.040135, 0.066331, 0.110090, 0.162977, 0.394805, 0.811360", \
             "0.033705, 0.040140, 0.065990, 0.109650, 0.162444, 0.395166, 0.806502", \
             "0.033226, 0.040843, 0.065890, 0.109601, 0.163987, 0.397752, 0.806666", \
             "0.032928, 0.040138, 0.066281, 0.110196, 0.162886, 0.398467, 0.805570", \
             "0.033228, 0.040709, 0.065772, 0.110045, 0.162395, 0.395216, 0.783329", \
             "0.033024, 0.040250, 0.066338, 0.109406, 0.162780, 0.394868, 0.801182", \
             "0.033206, 0.040868, 0.066106, 0.110170, 0.163904, 0.396146, 0.806207" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.384719, 0.391821, 0.411793, 0.439333, 0.470816, 0.601818, 0.830690", \
             "0.386588, 0.393561, 0.413705, 0.441289, 0.473033, 0.604844, 0.835149", \
             "0.395413, 0.402696, 0.422444, 0.450073, 0.481564, 0.612611, 0.843940", \
             "0.412596, 0.419436, 0.439451, 0.466999, 0.498600, 0.629594, 0.858159", \
             "0.431422, 0.438865, 0.459164, 0.486794, 0.518159, 0.649138, 0.877416", \
             "0.452613, 0.459819, 0.479775, 0.507165, 0.538432, 0.670436, 0.900970", \
             "0.475092, 0.482174, 0.502081, 0.529405, 0.560494, 0.690537, 0.919874" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.327011, 0.333047, 0.350024, 0.373433, 0.400194, 0.511545, 0.706086", \
             "0.328599, 0.334527, 0.351650, 0.375095, 0.402078, 0.514118, 0.709877", \
             "0.336101, 0.342292, 0.359078, 0.382562, 0.409330, 0.520720, 0.717349", \
             "0.350707, 0.356520, 0.373534, 0.396949, 0.423810, 0.535155, 0.729436", \
             "0.366709, 0.373035, 0.390289, 0.413775, 0.440435, 0.551767, 0.745804", \
             "0.384721, 0.390846, 0.407809, 0.431090, 0.457667, 0.569871, 0.765824", \
             "0.403828, 0.409848, 0.426768, 0.449994, 0.476420, 0.586957, 0.781893" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.036087, 0.045392, 0.074370, 0.113187, 0.166008, 0.400709, 0.824631", \
             "0.035635, 0.043035, 0.069142, 0.110307, 0.164117, 0.401315, 0.825016", \
             "0.035606, 0.043027, 0.069023, 0.111003, 0.165949, 0.400564, 0.824702", \
             "0.035385, 0.044044, 0.069697, 0.110834, 0.164712, 0.404521, 0.821808", \
             "0.035726, 0.043148, 0.068599, 0.111056, 0.165624, 0.401445, 0.825007", \
             "0.036295, 0.043835, 0.073969, 0.111417, 0.165230, 0.401258, 0.827106", \
             "0.035866, 0.043148, 0.070986, 0.113268, 0.166133, 0.404320, 0.825028" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.036087, 0.045392, 0.074370, 0.113187, 0.166008, 0.400709, 0.824631", \
             "0.035635, 0.043035, 0.069142, 0.110307, 0.164117, 0.401315, 0.825016", \
             "0.035606, 0.043027, 0.069023, 0.111003, 0.165949, 0.400564, 0.824702", \
             "0.035385, 0.044044, 0.069697, 0.110834, 0.164712, 0.404521, 0.821808", \
             "0.035726, 0.043148, 0.068599, 0.111056, 0.165624, 0.401445, 0.825007", \
             "0.036295, 0.043835, 0.073969, 0.111417, 0.165230, 0.401258, 0.827106", \
             "0.035866, 0.043148, 0.070986, 0.113268, 0.166133, 0.404320, 0.825028" \
           );
          }
        }
        timing() {
          related_pin : "TENA";
          timing_type : combinational;
          timing_sense : positive_unate;
          when : "DFTRAMBYP & AA[5] & !TAA[5]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AA[5] == 1'b1 && TAA[5] == 1'b0";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.324581, 0.330601, 0.348628, 0.373621, 0.402262, 0.527167, 0.745235", \
             "0.326245, 0.332575, 0.350719, 0.375747, 0.404386, 0.529036, 0.745540", \
             "0.334592, 0.341025, 0.359045, 0.384088, 0.412954, 0.538047, 0.754551", \
             "0.352075, 0.358466, 0.376341, 0.401402, 0.430462, 0.554317, 0.774107", \
             "0.371614, 0.377707, 0.396233, 0.421071, 0.449676, 0.573952, 0.791491", \
             "0.392376, 0.398851, 0.416709, 0.442317, 0.470892, 0.594753, 0.812418", \
             "0.414665, 0.420832, 0.438955, 0.463785, 0.492594, 0.615367, 0.833257" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.275894, 0.281011, 0.296334, 0.317578, 0.341923, 0.448092, 0.633450", \
             "0.277308, 0.282689, 0.298111, 0.319385, 0.343728, 0.449681, 0.633709", \
             "0.284404, 0.289871, 0.305189, 0.326474, 0.351011, 0.457340, 0.641368", \
             "0.299264, 0.304696, 0.319890, 0.341192, 0.365893, 0.471170, 0.657991", \
             "0.315872, 0.321051, 0.336798, 0.357911, 0.382225, 0.487859, 0.672768", \
             "0.333520, 0.339024, 0.354203, 0.375970, 0.400259, 0.505540, 0.690555", \
             "0.352465, 0.357707, 0.373112, 0.394217, 0.418705, 0.523062, 0.708269" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.033583, 0.040804, 0.065950, 0.109332, 0.162843, 0.397318, 0.803884", \
             "0.033401, 0.040643, 0.066230, 0.110563, 0.162920, 0.398049, 0.804959", \
             "0.033333, 0.040925, 0.065787, 0.109117, 0.164382, 0.397765, 0.804805", \
             "0.033366, 0.040001, 0.065433, 0.110579, 0.166174, 0.395051, 0.800563", \
             "0.033157, 0.040658, 0.066195, 0.109827, 0.163932, 0.400098, 0.787391", \
             "0.033517, 0.040495, 0.065896, 0.109514, 0.166278, 0.401248, 0.799014", \
             "0.033375, 0.040604, 0.065855, 0.109083, 0.162481, 0.397596, 0.809429" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.033583, 0.040804, 0.065950, 0.109332, 0.162843, 0.397318, 0.803884", \
             "0.033401, 0.040643, 0.066230, 0.110563, 0.162920, 0.398049, 0.804959", \
             "0.033333, 0.040925, 0.065787, 0.109117, 0.164382, 0.397765, 0.804805", \
             "0.033366, 0.040001, 0.065433, 0.110579, 0.166174, 0.395051, 0.800563", \
             "0.033157, 0.040658, 0.066195, 0.109827, 0.163932, 0.400098, 0.787391", \
             "0.033517, 0.040495, 0.065896, 0.109514, 0.166278, 0.401248, 0.799014", \
             "0.033375, 0.040604, 0.065855, 0.109083, 0.162481, 0.397596, 0.809429" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.351240, 0.358341, 0.378314, 0.405854, 0.437337, 0.568339, 0.797211", \
             "0.352947, 0.359920, 0.380064, 0.407648, 0.439392, 0.571204, 0.801508", \
             "0.361175, 0.368458, 0.388206, 0.415835, 0.447326, 0.578374, 0.809702", \
             "0.378173, 0.385013, 0.405029, 0.432577, 0.464178, 0.595172, 0.823737", \
             "0.399114, 0.406557, 0.426856, 0.454486, 0.485851, 0.616830, 0.845108", \
             "0.423105, 0.430311, 0.450267, 0.477657, 0.508924, 0.640929, 0.871462", \
             "0.448101, 0.455183, 0.475089, 0.502414, 0.533502, 0.663546, 0.892882" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.298554, 0.304590, 0.321567, 0.344976, 0.371737, 0.483088, 0.677629", \
             "0.300005, 0.305932, 0.323055, 0.346501, 0.373483, 0.485523, 0.681282", \
             "0.306999, 0.313189, 0.329975, 0.353460, 0.380227, 0.491618, 0.688247", \
             "0.321447, 0.327261, 0.344274, 0.367690, 0.394551, 0.505896, 0.700176", \
             "0.339246, 0.345573, 0.362827, 0.386313, 0.412973, 0.524305, 0.718342", \
             "0.359639, 0.365765, 0.382727, 0.406009, 0.432586, 0.544789, 0.740743", \
             "0.380886, 0.386905, 0.403826, 0.427052, 0.453477, 0.564014, 0.758950" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.035881, 0.043230, 0.068963, 0.112808, 0.164049, 0.402955, 0.815901", \
             "0.035556, 0.043068, 0.068994, 0.116153, 0.172437, 0.403997, 0.815015", \
             "0.035209, 0.042960, 0.073152, 0.113243, 0.164931, 0.402236, 0.820511", \
             "0.035328, 0.043596, 0.070271, 0.113211, 0.164335, 0.399346, 0.804669", \
             "0.035228, 0.043606, 0.070553, 0.112491, 0.164460, 0.403213, 0.814966", \
             "0.035775, 0.043199, 0.070266, 0.110237, 0.163118, 0.400136, 0.806894", \
             "0.035908, 0.043160, 0.068496, 0.112370, 0.166572, 0.403938, 0.811464" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.035881, 0.043230, 0.068963, 0.112808, 0.164049, 0.402955, 0.815901", \
             "0.035556, 0.043068, 0.068994, 0.116153, 0.172437, 0.403997, 0.815015", \
             "0.035209, 0.042960, 0.073152, 0.113243, 0.164931, 0.402236, 0.820511", \
             "0.035328, 0.043596, 0.070271, 0.113211, 0.164335, 0.399346, 0.804669", \
             "0.035228, 0.043606, 0.070553, 0.112491, 0.164460, 0.403213, 0.814966", \
             "0.035775, 0.043199, 0.070266, 0.110237, 0.163118, 0.400136, 0.806894", \
             "0.035908, 0.043160, 0.068496, 0.112370, 0.166572, 0.403938, 0.811464" \
           );
          }
        }
      }
      pin(AYA[4]) {
        timing() {
          related_pin : "TENA";
          timing_type : combinational;
          timing_sense : negative_unate;
          when : "DFTRAMBYP & !AA[4] & TAA[4]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AA[4] == 1'b0 && TAA[4] == 1'b1";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.428200, 0.434220, 0.452248, 0.477241, 0.505882, 0.630786, 0.848855", \
             "0.429718, 0.436048, 0.454192, 0.479220, 0.507859, 0.632510, 0.849014", \
             "0.437571, 0.444004, 0.462024, 0.487067, 0.515933, 0.641026, 0.857530", \
             "0.454745, 0.461136, 0.479011, 0.504073, 0.533132, 0.656987, 0.876777", \
             "0.476430, 0.482523, 0.501049, 0.525887, 0.554492, 0.678768, 0.896307", \
             "0.500363, 0.506838, 0.524696, 0.550304, 0.578879, 0.702740, 0.920404", \
             "0.525218, 0.531385, 0.549508, 0.574338, 0.603147, 0.725920, 0.943810" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.363970, 0.369087, 0.384411, 0.405655, 0.429999, 0.536168, 0.721527", \
             "0.365261, 0.370641, 0.386063, 0.407337, 0.431680, 0.537633, 0.721662", \
             "0.371936, 0.377403, 0.392721, 0.414007, 0.438543, 0.544872, 0.728900", \
             "0.386534, 0.391966, 0.407159, 0.428462, 0.453162, 0.558439, 0.745260", \
             "0.404966, 0.410144, 0.425891, 0.447004, 0.471318, 0.576952, 0.761861", \
             "0.425309, 0.430812, 0.445991, 0.467758, 0.492047, 0.597329, 0.782344", \
             "0.446435, 0.451677, 0.467082, 0.488187, 0.512675, 0.617032, 0.802239" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.033253, 0.040135, 0.066331, 0.110090, 0.162977, 0.394805, 0.811360", \
             "0.033705, 0.040140, 0.065990, 0.109650, 0.162444, 0.395166, 0.806502", \
             "0.033226, 0.040843, 0.065890, 0.109601, 0.163987, 0.397752, 0.806666", \
             "0.032928, 0.040138, 0.066281, 0.110196, 0.162886, 0.398467, 0.805570", \
             "0.033228, 0.040709, 0.065772, 0.110045, 0.162395, 0.395216, 0.783329", \
             "0.033024, 0.040250, 0.066338, 0.109406, 0.162780, 0.394868, 0.801182", \
             "0.033206, 0.040868, 0.066106, 0.110170, 0.163904, 0.396146, 0.806207" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.033253, 0.040135, 0.066331, 0.110090, 0.162977, 0.394805, 0.811360", \
             "0.033705, 0.040140, 0.065990, 0.109650, 0.162444, 0.395166, 0.806502", \
             "0.033226, 0.040843, 0.065890, 0.109601, 0.163987, 0.397752, 0.806666", \
             "0.032928, 0.040138, 0.066281, 0.110196, 0.162886, 0.398467, 0.805570", \
             "0.033228, 0.040709, 0.065772, 0.110045, 0.162395, 0.395216, 0.783329", \
             "0.033024, 0.040250, 0.066338, 0.109406, 0.162780, 0.394868, 0.801182", \
             "0.033206, 0.040868, 0.066106, 0.110170, 0.163904, 0.396146, 0.806207" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.384719, 0.391821, 0.411793, 0.439333, 0.470816, 0.601818, 0.830690", \
             "0.386588, 0.393561, 0.413705, 0.441289, 0.473033, 0.604844, 0.835149", \
             "0.395413, 0.402696, 0.422444, 0.450073, 0.481564, 0.612611, 0.843940", \
             "0.412596, 0.419436, 0.439451, 0.466999, 0.498600, 0.629594, 0.858159", \
             "0.431422, 0.438865, 0.459164, 0.486794, 0.518159, 0.649138, 0.877416", \
             "0.452613, 0.459819, 0.479775, 0.507165, 0.538432, 0.670436, 0.900970", \
             "0.475092, 0.482174, 0.502081, 0.529405, 0.560494, 0.690537, 0.919874" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.327011, 0.333047, 0.350024, 0.373433, 0.400194, 0.511545, 0.706086", \
             "0.328599, 0.334527, 0.351650, 0.375095, 0.402078, 0.514118, 0.709877", \
             "0.336101, 0.342292, 0.359078, 0.382562, 0.409330, 0.520720, 0.717349", \
             "0.350707, 0.356520, 0.373534, 0.396949, 0.423810, 0.535155, 0.729436", \
             "0.366709, 0.373035, 0.390289, 0.413775, 0.440435, 0.551767, 0.745804", \
             "0.384721, 0.390846, 0.407809, 0.431090, 0.457667, 0.569871, 0.765824", \
             "0.403828, 0.409848, 0.426768, 0.449994, 0.476420, 0.586957, 0.781893" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.036087, 0.045392, 0.074370, 0.113187, 0.166008, 0.400709, 0.824631", \
             "0.035635, 0.043035, 0.069142, 0.110307, 0.164117, 0.401315, 0.825016", \
             "0.035606, 0.043027, 0.069023, 0.111003, 0.165949, 0.400564, 0.824702", \
             "0.035385, 0.044044, 0.069697, 0.110834, 0.164712, 0.404521, 0.821808", \
             "0.035726, 0.043148, 0.068599, 0.111056, 0.165624, 0.401445, 0.825007", \
             "0.036295, 0.043835, 0.073969, 0.111417, 0.165230, 0.401258, 0.827106", \
             "0.035866, 0.043148, 0.070986, 0.113268, 0.166133, 0.404320, 0.825028" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.036087, 0.045392, 0.074370, 0.113187, 0.166008, 0.400709, 0.824631", \
             "0.035635, 0.043035, 0.069142, 0.110307, 0.164117, 0.401315, 0.825016", \
             "0.035606, 0.043027, 0.069023, 0.111003, 0.165949, 0.400564, 0.824702", \
             "0.035385, 0.044044, 0.069697, 0.110834, 0.164712, 0.404521, 0.821808", \
             "0.035726, 0.043148, 0.068599, 0.111056, 0.165624, 0.401445, 0.825007", \
             "0.036295, 0.043835, 0.073969, 0.111417, 0.165230, 0.401258, 0.827106", \
             "0.035866, 0.043148, 0.070986, 0.113268, 0.166133, 0.404320, 0.825028" \
           );
          }
        }
        timing() {
          related_pin : "TENA";
          timing_type : combinational;
          timing_sense : positive_unate;
          when : "DFTRAMBYP & AA[4] & !TAA[4]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AA[4] == 1'b1 && TAA[4] == 1'b0";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.324581, 0.330601, 0.348628, 0.373621, 0.402262, 0.527167, 0.745235", \
             "0.326245, 0.332575, 0.350719, 0.375747, 0.404386, 0.529036, 0.745540", \
             "0.334592, 0.341025, 0.359045, 0.384088, 0.412954, 0.538047, 0.754551", \
             "0.352075, 0.358466, 0.376341, 0.401402, 0.430462, 0.554317, 0.774107", \
             "0.371614, 0.377707, 0.396233, 0.421071, 0.449676, 0.573952, 0.791491", \
             "0.392376, 0.398851, 0.416709, 0.442317, 0.470892, 0.594753, 0.812418", \
             "0.414665, 0.420832, 0.438955, 0.463785, 0.492594, 0.615367, 0.833257" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.275894, 0.281011, 0.296334, 0.317578, 0.341923, 0.448092, 0.633450", \
             "0.277308, 0.282689, 0.298111, 0.319385, 0.343728, 0.449681, 0.633709", \
             "0.284404, 0.289871, 0.305189, 0.326474, 0.351011, 0.457340, 0.641368", \
             "0.299264, 0.304696, 0.319890, 0.341192, 0.365893, 0.471170, 0.657991", \
             "0.315872, 0.321051, 0.336798, 0.357911, 0.382225, 0.487859, 0.672768", \
             "0.333520, 0.339024, 0.354203, 0.375970, 0.400259, 0.505540, 0.690555", \
             "0.352465, 0.357707, 0.373112, 0.394217, 0.418705, 0.523062, 0.708269" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.033583, 0.040804, 0.065950, 0.109332, 0.162843, 0.397318, 0.803884", \
             "0.033401, 0.040643, 0.066230, 0.110563, 0.162920, 0.398049, 0.804959", \
             "0.033333, 0.040925, 0.065787, 0.109117, 0.164382, 0.397765, 0.804805", \
             "0.033366, 0.040001, 0.065433, 0.110579, 0.166174, 0.395051, 0.800563", \
             "0.033157, 0.040658, 0.066195, 0.109827, 0.163932, 0.400098, 0.787391", \
             "0.033517, 0.040495, 0.065896, 0.109514, 0.166278, 0.401248, 0.799014", \
             "0.033375, 0.040604, 0.065855, 0.109083, 0.162481, 0.397596, 0.809429" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.033583, 0.040804, 0.065950, 0.109332, 0.162843, 0.397318, 0.803884", \
             "0.033401, 0.040643, 0.066230, 0.110563, 0.162920, 0.398049, 0.804959", \
             "0.033333, 0.040925, 0.065787, 0.109117, 0.164382, 0.397765, 0.804805", \
             "0.033366, 0.040001, 0.065433, 0.110579, 0.166174, 0.395051, 0.800563", \
             "0.033157, 0.040658, 0.066195, 0.109827, 0.163932, 0.400098, 0.787391", \
             "0.033517, 0.040495, 0.065896, 0.109514, 0.166278, 0.401248, 0.799014", \
             "0.033375, 0.040604, 0.065855, 0.109083, 0.162481, 0.397596, 0.809429" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.351240, 0.358341, 0.378314, 0.405854, 0.437337, 0.568339, 0.797211", \
             "0.352947, 0.359920, 0.380064, 0.407648, 0.439392, 0.571204, 0.801508", \
             "0.361175, 0.368458, 0.388206, 0.415835, 0.447326, 0.578374, 0.809702", \
             "0.378173, 0.385013, 0.405029, 0.432577, 0.464178, 0.595172, 0.823737", \
             "0.399114, 0.406557, 0.426856, 0.454486, 0.485851, 0.616830, 0.845108", \
             "0.423105, 0.430311, 0.450267, 0.477657, 0.508924, 0.640929, 0.871462", \
             "0.448101, 0.455183, 0.475089, 0.502414, 0.533502, 0.663546, 0.892882" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.298554, 0.304590, 0.321567, 0.344976, 0.371737, 0.483088, 0.677629", \
             "0.300005, 0.305932, 0.323055, 0.346501, 0.373483, 0.485523, 0.681282", \
             "0.306999, 0.313189, 0.329975, 0.353460, 0.380227, 0.491618, 0.688247", \
             "0.321447, 0.327261, 0.344274, 0.367690, 0.394551, 0.505896, 0.700176", \
             "0.339246, 0.345573, 0.362827, 0.386313, 0.412973, 0.524305, 0.718342", \
             "0.359639, 0.365765, 0.382727, 0.406009, 0.432586, 0.544789, 0.740743", \
             "0.380886, 0.386905, 0.403826, 0.427052, 0.453477, 0.564014, 0.758950" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.035881, 0.043230, 0.068963, 0.112808, 0.164049, 0.402955, 0.815901", \
             "0.035556, 0.043068, 0.068994, 0.116153, 0.172437, 0.403997, 0.815015", \
             "0.035209, 0.042960, 0.073152, 0.113243, 0.164931, 0.402236, 0.820511", \
             "0.035328, 0.043596, 0.070271, 0.113211, 0.164335, 0.399346, 0.804669", \
             "0.035228, 0.043606, 0.070553, 0.112491, 0.164460, 0.403213, 0.814966", \
             "0.035775, 0.043199, 0.070266, 0.110237, 0.163118, 0.400136, 0.806894", \
             "0.035908, 0.043160, 0.068496, 0.112370, 0.166572, 0.403938, 0.811464" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.035881, 0.043230, 0.068963, 0.112808, 0.164049, 0.402955, 0.815901", \
             "0.035556, 0.043068, 0.068994, 0.116153, 0.172437, 0.403997, 0.815015", \
             "0.035209, 0.042960, 0.073152, 0.113243, 0.164931, 0.402236, 0.820511", \
             "0.035328, 0.043596, 0.070271, 0.113211, 0.164335, 0.399346, 0.804669", \
             "0.035228, 0.043606, 0.070553, 0.112491, 0.164460, 0.403213, 0.814966", \
             "0.035775, 0.043199, 0.070266, 0.110237, 0.163118, 0.400136, 0.806894", \
             "0.035908, 0.043160, 0.068496, 0.112370, 0.166572, 0.403938, 0.811464" \
           );
          }
        }
      }
      pin(AYA[3]) {
        timing() {
          related_pin : "TENA";
          timing_type : combinational;
          timing_sense : negative_unate;
          when : "DFTRAMBYP & !AA[3] & TAA[3]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AA[3] == 1'b0 && TAA[3] == 1'b1";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.428200, 0.434220, 0.452248, 0.477241, 0.505882, 0.630786, 0.848855", \
             "0.429718, 0.436048, 0.454192, 0.479220, 0.507859, 0.632510, 0.849014", \
             "0.437571, 0.444004, 0.462024, 0.487067, 0.515933, 0.641026, 0.857530", \
             "0.454745, 0.461136, 0.479011, 0.504073, 0.533132, 0.656987, 0.876777", \
             "0.476430, 0.482523, 0.501049, 0.525887, 0.554492, 0.678768, 0.896307", \
             "0.500363, 0.506838, 0.524696, 0.550304, 0.578879, 0.702740, 0.920404", \
             "0.525218, 0.531385, 0.549508, 0.574338, 0.603147, 0.725920, 0.943810" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.363970, 0.369087, 0.384411, 0.405655, 0.429999, 0.536168, 0.721527", \
             "0.365261, 0.370641, 0.386063, 0.407337, 0.431680, 0.537633, 0.721662", \
             "0.371936, 0.377403, 0.392721, 0.414007, 0.438543, 0.544872, 0.728900", \
             "0.386534, 0.391966, 0.407159, 0.428462, 0.453162, 0.558439, 0.745260", \
             "0.404966, 0.410144, 0.425891, 0.447004, 0.471318, 0.576952, 0.761861", \
             "0.425309, 0.430812, 0.445991, 0.467758, 0.492047, 0.597329, 0.782344", \
             "0.446435, 0.451677, 0.467082, 0.488187, 0.512675, 0.617032, 0.802239" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.033253, 0.040135, 0.066331, 0.110090, 0.162977, 0.394805, 0.811360", \
             "0.033705, 0.040140, 0.065990, 0.109650, 0.162444, 0.395166, 0.806502", \
             "0.033226, 0.040843, 0.065890, 0.109601, 0.163987, 0.397752, 0.806666", \
             "0.032928, 0.040138, 0.066281, 0.110196, 0.162886, 0.398467, 0.805570", \
             "0.033228, 0.040709, 0.065772, 0.110045, 0.162395, 0.395216, 0.783329", \
             "0.033024, 0.040250, 0.066338, 0.109406, 0.162780, 0.394868, 0.801182", \
             "0.033206, 0.040868, 0.066106, 0.110170, 0.163904, 0.396146, 0.806207" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.033253, 0.040135, 0.066331, 0.110090, 0.162977, 0.394805, 0.811360", \
             "0.033705, 0.040140, 0.065990, 0.109650, 0.162444, 0.395166, 0.806502", \
             "0.033226, 0.040843, 0.065890, 0.109601, 0.163987, 0.397752, 0.806666", \
             "0.032928, 0.040138, 0.066281, 0.110196, 0.162886, 0.398467, 0.805570", \
             "0.033228, 0.040709, 0.065772, 0.110045, 0.162395, 0.395216, 0.783329", \
             "0.033024, 0.040250, 0.066338, 0.109406, 0.162780, 0.394868, 0.801182", \
             "0.033206, 0.040868, 0.066106, 0.110170, 0.163904, 0.396146, 0.806207" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.384719, 0.391821, 0.411793, 0.439333, 0.470816, 0.601818, 0.830690", \
             "0.386588, 0.393561, 0.413705, 0.441289, 0.473033, 0.604844, 0.835149", \
             "0.395413, 0.402696, 0.422444, 0.450073, 0.481564, 0.612611, 0.843940", \
             "0.412596, 0.419436, 0.439451, 0.466999, 0.498600, 0.629594, 0.858159", \
             "0.431422, 0.438865, 0.459164, 0.486794, 0.518159, 0.649138, 0.877416", \
             "0.452613, 0.459819, 0.479775, 0.507165, 0.538432, 0.670436, 0.900970", \
             "0.475092, 0.482174, 0.502081, 0.529405, 0.560494, 0.690537, 0.919874" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.327011, 0.333047, 0.350024, 0.373433, 0.400194, 0.511545, 0.706086", \
             "0.328599, 0.334527, 0.351650, 0.375095, 0.402078, 0.514118, 0.709877", \
             "0.336101, 0.342292, 0.359078, 0.382562, 0.409330, 0.520720, 0.717349", \
             "0.350707, 0.356520, 0.373534, 0.396949, 0.423810, 0.535155, 0.729436", \
             "0.366709, 0.373035, 0.390289, 0.413775, 0.440435, 0.551767, 0.745804", \
             "0.384721, 0.390846, 0.407809, 0.431090, 0.457667, 0.569871, 0.765824", \
             "0.403828, 0.409848, 0.426768, 0.449994, 0.476420, 0.586957, 0.781893" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.036087, 0.045392, 0.074370, 0.113187, 0.166008, 0.400709, 0.824631", \
             "0.035635, 0.043035, 0.069142, 0.110307, 0.164117, 0.401315, 0.825016", \
             "0.035606, 0.043027, 0.069023, 0.111003, 0.165949, 0.400564, 0.824702", \
             "0.035385, 0.044044, 0.069697, 0.110834, 0.164712, 0.404521, 0.821808", \
             "0.035726, 0.043148, 0.068599, 0.111056, 0.165624, 0.401445, 0.825007", \
             "0.036295, 0.043835, 0.073969, 0.111417, 0.165230, 0.401258, 0.827106", \
             "0.035866, 0.043148, 0.070986, 0.113268, 0.166133, 0.404320, 0.825028" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.036087, 0.045392, 0.074370, 0.113187, 0.166008, 0.400709, 0.824631", \
             "0.035635, 0.043035, 0.069142, 0.110307, 0.164117, 0.401315, 0.825016", \
             "0.035606, 0.043027, 0.069023, 0.111003, 0.165949, 0.400564, 0.824702", \
             "0.035385, 0.044044, 0.069697, 0.110834, 0.164712, 0.404521, 0.821808", \
             "0.035726, 0.043148, 0.068599, 0.111056, 0.165624, 0.401445, 0.825007", \
             "0.036295, 0.043835, 0.073969, 0.111417, 0.165230, 0.401258, 0.827106", \
             "0.035866, 0.043148, 0.070986, 0.113268, 0.166133, 0.404320, 0.825028" \
           );
          }
        }
        timing() {
          related_pin : "TENA";
          timing_type : combinational;
          timing_sense : positive_unate;
          when : "DFTRAMBYP & AA[3] & !TAA[3]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AA[3] == 1'b1 && TAA[3] == 1'b0";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.324581, 0.330601, 0.348628, 0.373621, 0.402262, 0.527167, 0.745235", \
             "0.326245, 0.332575, 0.350719, 0.375747, 0.404386, 0.529036, 0.745540", \
             "0.334592, 0.341025, 0.359045, 0.384088, 0.412954, 0.538047, 0.754551", \
             "0.352075, 0.358466, 0.376341, 0.401402, 0.430462, 0.554317, 0.774107", \
             "0.371614, 0.377707, 0.396233, 0.421071, 0.449676, 0.573952, 0.791491", \
             "0.392376, 0.398851, 0.416709, 0.442317, 0.470892, 0.594753, 0.812418", \
             "0.414665, 0.420832, 0.438955, 0.463785, 0.492594, 0.615367, 0.833257" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.275894, 0.281011, 0.296334, 0.317578, 0.341923, 0.448092, 0.633450", \
             "0.277308, 0.282689, 0.298111, 0.319385, 0.343728, 0.449681, 0.633709", \
             "0.284404, 0.289871, 0.305189, 0.326474, 0.351011, 0.457340, 0.641368", \
             "0.299264, 0.304696, 0.319890, 0.341192, 0.365893, 0.471170, 0.657991", \
             "0.315872, 0.321051, 0.336798, 0.357911, 0.382225, 0.487859, 0.672768", \
             "0.333520, 0.339024, 0.354203, 0.375970, 0.400259, 0.505540, 0.690555", \
             "0.352465, 0.357707, 0.373112, 0.394217, 0.418705, 0.523062, 0.708269" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.033583, 0.040804, 0.065950, 0.109332, 0.162843, 0.397318, 0.803884", \
             "0.033401, 0.040643, 0.066230, 0.110563, 0.162920, 0.398049, 0.804959", \
             "0.033333, 0.040925, 0.065787, 0.109117, 0.164382, 0.397765, 0.804805", \
             "0.033366, 0.040001, 0.065433, 0.110579, 0.166174, 0.395051, 0.800563", \
             "0.033157, 0.040658, 0.066195, 0.109827, 0.163932, 0.400098, 0.787391", \
             "0.033517, 0.040495, 0.065896, 0.109514, 0.166278, 0.401248, 0.799014", \
             "0.033375, 0.040604, 0.065855, 0.109083, 0.162481, 0.397596, 0.809429" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.033583, 0.040804, 0.065950, 0.109332, 0.162843, 0.397318, 0.803884", \
             "0.033401, 0.040643, 0.066230, 0.110563, 0.162920, 0.398049, 0.804959", \
             "0.033333, 0.040925, 0.065787, 0.109117, 0.164382, 0.397765, 0.804805", \
             "0.033366, 0.040001, 0.065433, 0.110579, 0.166174, 0.395051, 0.800563", \
             "0.033157, 0.040658, 0.066195, 0.109827, 0.163932, 0.400098, 0.787391", \
             "0.033517, 0.040495, 0.065896, 0.109514, 0.166278, 0.401248, 0.799014", \
             "0.033375, 0.040604, 0.065855, 0.109083, 0.162481, 0.397596, 0.809429" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.351240, 0.358341, 0.378314, 0.405854, 0.437337, 0.568339, 0.797211", \
             "0.352947, 0.359920, 0.380064, 0.407648, 0.439392, 0.571204, 0.801508", \
             "0.361175, 0.368458, 0.388206, 0.415835, 0.447326, 0.578374, 0.809702", \
             "0.378173, 0.385013, 0.405029, 0.432577, 0.464178, 0.595172, 0.823737", \
             "0.399114, 0.406557, 0.426856, 0.454486, 0.485851, 0.616830, 0.845108", \
             "0.423105, 0.430311, 0.450267, 0.477657, 0.508924, 0.640929, 0.871462", \
             "0.448101, 0.455183, 0.475089, 0.502414, 0.533502, 0.663546, 0.892882" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.298554, 0.304590, 0.321567, 0.344976, 0.371737, 0.483088, 0.677629", \
             "0.300005, 0.305932, 0.323055, 0.346501, 0.373483, 0.485523, 0.681282", \
             "0.306999, 0.313189, 0.329975, 0.353460, 0.380227, 0.491618, 0.688247", \
             "0.321447, 0.327261, 0.344274, 0.367690, 0.394551, 0.505896, 0.700176", \
             "0.339246, 0.345573, 0.362827, 0.386313, 0.412973, 0.524305, 0.718342", \
             "0.359639, 0.365765, 0.382727, 0.406009, 0.432586, 0.544789, 0.740743", \
             "0.380886, 0.386905, 0.403826, 0.427052, 0.453477, 0.564014, 0.758950" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.035881, 0.043230, 0.068963, 0.112808, 0.164049, 0.402955, 0.815901", \
             "0.035556, 0.043068, 0.068994, 0.116153, 0.172437, 0.403997, 0.815015", \
             "0.035209, 0.042960, 0.073152, 0.113243, 0.164931, 0.402236, 0.820511", \
             "0.035328, 0.043596, 0.070271, 0.113211, 0.164335, 0.399346, 0.804669", \
             "0.035228, 0.043606, 0.070553, 0.112491, 0.164460, 0.403213, 0.814966", \
             "0.035775, 0.043199, 0.070266, 0.110237, 0.163118, 0.400136, 0.806894", \
             "0.035908, 0.043160, 0.068496, 0.112370, 0.166572, 0.403938, 0.811464" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.035881, 0.043230, 0.068963, 0.112808, 0.164049, 0.402955, 0.815901", \
             "0.035556, 0.043068, 0.068994, 0.116153, 0.172437, 0.403997, 0.815015", \
             "0.035209, 0.042960, 0.073152, 0.113243, 0.164931, 0.402236, 0.820511", \
             "0.035328, 0.043596, 0.070271, 0.113211, 0.164335, 0.399346, 0.804669", \
             "0.035228, 0.043606, 0.070553, 0.112491, 0.164460, 0.403213, 0.814966", \
             "0.035775, 0.043199, 0.070266, 0.110237, 0.163118, 0.400136, 0.806894", \
             "0.035908, 0.043160, 0.068496, 0.112370, 0.166572, 0.403938, 0.811464" \
           );
          }
        }
      }
      pin(AYA[2]) {
        timing() {
          related_pin : "TENA";
          timing_type : combinational;
          timing_sense : negative_unate;
          when : "DFTRAMBYP & !AA[2] & TAA[2]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AA[2] == 1'b0 && TAA[2] == 1'b1";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.428200, 0.434220, 0.452248, 0.477241, 0.505882, 0.630786, 0.848855", \
             "0.429718, 0.436048, 0.454192, 0.479220, 0.507859, 0.632510, 0.849014", \
             "0.437571, 0.444004, 0.462024, 0.487067, 0.515933, 0.641026, 0.857530", \
             "0.454745, 0.461136, 0.479011, 0.504073, 0.533132, 0.656987, 0.876777", \
             "0.476430, 0.482523, 0.501049, 0.525887, 0.554492, 0.678768, 0.896307", \
             "0.500363, 0.506838, 0.524696, 0.550304, 0.578879, 0.702740, 0.920404", \
             "0.525218, 0.531385, 0.549508, 0.574338, 0.603147, 0.725920, 0.943810" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.363970, 0.369087, 0.384411, 0.405655, 0.429999, 0.536168, 0.721527", \
             "0.365261, 0.370641, 0.386063, 0.407337, 0.431680, 0.537633, 0.721662", \
             "0.371936, 0.377403, 0.392721, 0.414007, 0.438543, 0.544872, 0.728900", \
             "0.386534, 0.391966, 0.407159, 0.428462, 0.453162, 0.558439, 0.745260", \
             "0.404966, 0.410144, 0.425891, 0.447004, 0.471318, 0.576952, 0.761861", \
             "0.425309, 0.430812, 0.445991, 0.467758, 0.492047, 0.597329, 0.782344", \
             "0.446435, 0.451677, 0.467082, 0.488187, 0.512675, 0.617032, 0.802239" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.033253, 0.040135, 0.066331, 0.110090, 0.162977, 0.394805, 0.811360", \
             "0.033705, 0.040140, 0.065990, 0.109650, 0.162444, 0.395166, 0.806502", \
             "0.033226, 0.040843, 0.065890, 0.109601, 0.163987, 0.397752, 0.806666", \
             "0.032928, 0.040138, 0.066281, 0.110196, 0.162886, 0.398467, 0.805570", \
             "0.033228, 0.040709, 0.065772, 0.110045, 0.162395, 0.395216, 0.783329", \
             "0.033024, 0.040250, 0.066338, 0.109406, 0.162780, 0.394868, 0.801182", \
             "0.033206, 0.040868, 0.066106, 0.110170, 0.163904, 0.396146, 0.806207" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.033253, 0.040135, 0.066331, 0.110090, 0.162977, 0.394805, 0.811360", \
             "0.033705, 0.040140, 0.065990, 0.109650, 0.162444, 0.395166, 0.806502", \
             "0.033226, 0.040843, 0.065890, 0.109601, 0.163987, 0.397752, 0.806666", \
             "0.032928, 0.040138, 0.066281, 0.110196, 0.162886, 0.398467, 0.805570", \
             "0.033228, 0.040709, 0.065772, 0.110045, 0.162395, 0.395216, 0.783329", \
             "0.033024, 0.040250, 0.066338, 0.109406, 0.162780, 0.394868, 0.801182", \
             "0.033206, 0.040868, 0.066106, 0.110170, 0.163904, 0.396146, 0.806207" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.384719, 0.391821, 0.411793, 0.439333, 0.470816, 0.601818, 0.830690", \
             "0.386588, 0.393561, 0.413705, 0.441289, 0.473033, 0.604844, 0.835149", \
             "0.395413, 0.402696, 0.422444, 0.450073, 0.481564, 0.612611, 0.843940", \
             "0.412596, 0.419436, 0.439451, 0.466999, 0.498600, 0.629594, 0.858159", \
             "0.431422, 0.438865, 0.459164, 0.486794, 0.518159, 0.649138, 0.877416", \
             "0.452613, 0.459819, 0.479775, 0.507165, 0.538432, 0.670436, 0.900970", \
             "0.475092, 0.482174, 0.502081, 0.529405, 0.560494, 0.690537, 0.919874" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.327011, 0.333047, 0.350024, 0.373433, 0.400194, 0.511545, 0.706086", \
             "0.328599, 0.334527, 0.351650, 0.375095, 0.402078, 0.514118, 0.709877", \
             "0.336101, 0.342292, 0.359078, 0.382562, 0.409330, 0.520720, 0.717349", \
             "0.350707, 0.356520, 0.373534, 0.396949, 0.423810, 0.535155, 0.729436", \
             "0.366709, 0.373035, 0.390289, 0.413775, 0.440435, 0.551767, 0.745804", \
             "0.384721, 0.390846, 0.407809, 0.431090, 0.457667, 0.569871, 0.765824", \
             "0.403828, 0.409848, 0.426768, 0.449994, 0.476420, 0.586957, 0.781893" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.036087, 0.045392, 0.074370, 0.113187, 0.166008, 0.400709, 0.824631", \
             "0.035635, 0.043035, 0.069142, 0.110307, 0.164117, 0.401315, 0.825016", \
             "0.035606, 0.043027, 0.069023, 0.111003, 0.165949, 0.400564, 0.824702", \
             "0.035385, 0.044044, 0.069697, 0.110834, 0.164712, 0.404521, 0.821808", \
             "0.035726, 0.043148, 0.068599, 0.111056, 0.165624, 0.401445, 0.825007", \
             "0.036295, 0.043835, 0.073969, 0.111417, 0.165230, 0.401258, 0.827106", \
             "0.035866, 0.043148, 0.070986, 0.113268, 0.166133, 0.404320, 0.825028" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.036087, 0.045392, 0.074370, 0.113187, 0.166008, 0.400709, 0.824631", \
             "0.035635, 0.043035, 0.069142, 0.110307, 0.164117, 0.401315, 0.825016", \
             "0.035606, 0.043027, 0.069023, 0.111003, 0.165949, 0.400564, 0.824702", \
             "0.035385, 0.044044, 0.069697, 0.110834, 0.164712, 0.404521, 0.821808", \
             "0.035726, 0.043148, 0.068599, 0.111056, 0.165624, 0.401445, 0.825007", \
             "0.036295, 0.043835, 0.073969, 0.111417, 0.165230, 0.401258, 0.827106", \
             "0.035866, 0.043148, 0.070986, 0.113268, 0.166133, 0.404320, 0.825028" \
           );
          }
        }
        timing() {
          related_pin : "TENA";
          timing_type : combinational;
          timing_sense : positive_unate;
          when : "DFTRAMBYP & AA[2] & !TAA[2]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AA[2] == 1'b1 && TAA[2] == 1'b0";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.324581, 0.330601, 0.348628, 0.373621, 0.402262, 0.527167, 0.745235", \
             "0.326245, 0.332575, 0.350719, 0.375747, 0.404386, 0.529036, 0.745540", \
             "0.334592, 0.341025, 0.359045, 0.384088, 0.412954, 0.538047, 0.754551", \
             "0.352075, 0.358466, 0.376341, 0.401402, 0.430462, 0.554317, 0.774107", \
             "0.371614, 0.377707, 0.396233, 0.421071, 0.449676, 0.573952, 0.791491", \
             "0.392376, 0.398851, 0.416709, 0.442317, 0.470892, 0.594753, 0.812418", \
             "0.414665, 0.420832, 0.438955, 0.463785, 0.492594, 0.615367, 0.833257" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.275894, 0.281011, 0.296334, 0.317578, 0.341923, 0.448092, 0.633450", \
             "0.277308, 0.282689, 0.298111, 0.319385, 0.343728, 0.449681, 0.633709", \
             "0.284404, 0.289871, 0.305189, 0.326474, 0.351011, 0.457340, 0.641368", \
             "0.299264, 0.304696, 0.319890, 0.341192, 0.365893, 0.471170, 0.657991", \
             "0.315872, 0.321051, 0.336798, 0.357911, 0.382225, 0.487859, 0.672768", \
             "0.333520, 0.339024, 0.354203, 0.375970, 0.400259, 0.505540, 0.690555", \
             "0.352465, 0.357707, 0.373112, 0.394217, 0.418705, 0.523062, 0.708269" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.033583, 0.040804, 0.065950, 0.109332, 0.162843, 0.397318, 0.803884", \
             "0.033401, 0.040643, 0.066230, 0.110563, 0.162920, 0.398049, 0.804959", \
             "0.033333, 0.040925, 0.065787, 0.109117, 0.164382, 0.397765, 0.804805", \
             "0.033366, 0.040001, 0.065433, 0.110579, 0.166174, 0.395051, 0.800563", \
             "0.033157, 0.040658, 0.066195, 0.109827, 0.163932, 0.400098, 0.787391", \
             "0.033517, 0.040495, 0.065896, 0.109514, 0.166278, 0.401248, 0.799014", \
             "0.033375, 0.040604, 0.065855, 0.109083, 0.162481, 0.397596, 0.809429" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.033583, 0.040804, 0.065950, 0.109332, 0.162843, 0.397318, 0.803884", \
             "0.033401, 0.040643, 0.066230, 0.110563, 0.162920, 0.398049, 0.804959", \
             "0.033333, 0.040925, 0.065787, 0.109117, 0.164382, 0.397765, 0.804805", \
             "0.033366, 0.040001, 0.065433, 0.110579, 0.166174, 0.395051, 0.800563", \
             "0.033157, 0.040658, 0.066195, 0.109827, 0.163932, 0.400098, 0.787391", \
             "0.033517, 0.040495, 0.065896, 0.109514, 0.166278, 0.401248, 0.799014", \
             "0.033375, 0.040604, 0.065855, 0.109083, 0.162481, 0.397596, 0.809429" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.351240, 0.358341, 0.378314, 0.405854, 0.437337, 0.568339, 0.797211", \
             "0.352947, 0.359920, 0.380064, 0.407648, 0.439392, 0.571204, 0.801508", \
             "0.361175, 0.368458, 0.388206, 0.415835, 0.447326, 0.578374, 0.809702", \
             "0.378173, 0.385013, 0.405029, 0.432577, 0.464178, 0.595172, 0.823737", \
             "0.399114, 0.406557, 0.426856, 0.454486, 0.485851, 0.616830, 0.845108", \
             "0.423105, 0.430311, 0.450267, 0.477657, 0.508924, 0.640929, 0.871462", \
             "0.448101, 0.455183, 0.475089, 0.502414, 0.533502, 0.663546, 0.892882" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.298554, 0.304590, 0.321567, 0.344976, 0.371737, 0.483088, 0.677629", \
             "0.300005, 0.305932, 0.323055, 0.346501, 0.373483, 0.485523, 0.681282", \
             "0.306999, 0.313189, 0.329975, 0.353460, 0.380227, 0.491618, 0.688247", \
             "0.321447, 0.327261, 0.344274, 0.367690, 0.394551, 0.505896, 0.700176", \
             "0.339246, 0.345573, 0.362827, 0.386313, 0.412973, 0.524305, 0.718342", \
             "0.359639, 0.365765, 0.382727, 0.406009, 0.432586, 0.544789, 0.740743", \
             "0.380886, 0.386905, 0.403826, 0.427052, 0.453477, 0.564014, 0.758950" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.035881, 0.043230, 0.068963, 0.112808, 0.164049, 0.402955, 0.815901", \
             "0.035556, 0.043068, 0.068994, 0.116153, 0.172437, 0.403997, 0.815015", \
             "0.035209, 0.042960, 0.073152, 0.113243, 0.164931, 0.402236, 0.820511", \
             "0.035328, 0.043596, 0.070271, 0.113211, 0.164335, 0.399346, 0.804669", \
             "0.035228, 0.043606, 0.070553, 0.112491, 0.164460, 0.403213, 0.814966", \
             "0.035775, 0.043199, 0.070266, 0.110237, 0.163118, 0.400136, 0.806894", \
             "0.035908, 0.043160, 0.068496, 0.112370, 0.166572, 0.403938, 0.811464" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.035881, 0.043230, 0.068963, 0.112808, 0.164049, 0.402955, 0.815901", \
             "0.035556, 0.043068, 0.068994, 0.116153, 0.172437, 0.403997, 0.815015", \
             "0.035209, 0.042960, 0.073152, 0.113243, 0.164931, 0.402236, 0.820511", \
             "0.035328, 0.043596, 0.070271, 0.113211, 0.164335, 0.399346, 0.804669", \
             "0.035228, 0.043606, 0.070553, 0.112491, 0.164460, 0.403213, 0.814966", \
             "0.035775, 0.043199, 0.070266, 0.110237, 0.163118, 0.400136, 0.806894", \
             "0.035908, 0.043160, 0.068496, 0.112370, 0.166572, 0.403938, 0.811464" \
           );
          }
        }
      }
      pin(AYA[1]) {
        timing() {
          related_pin : "TENA";
          timing_type : combinational;
          timing_sense : negative_unate;
          when : "DFTRAMBYP & !AA[1] & TAA[1]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AA[1] == 1'b0 && TAA[1] == 1'b1";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.428200, 0.434220, 0.452248, 0.477241, 0.505882, 0.630786, 0.848855", \
             "0.429718, 0.436048, 0.454192, 0.479220, 0.507859, 0.632510, 0.849014", \
             "0.437571, 0.444004, 0.462024, 0.487067, 0.515933, 0.641026, 0.857530", \
             "0.454745, 0.461136, 0.479011, 0.504073, 0.533132, 0.656987, 0.876777", \
             "0.476430, 0.482523, 0.501049, 0.525887, 0.554492, 0.678768, 0.896307", \
             "0.500363, 0.506838, 0.524696, 0.550304, 0.578879, 0.702740, 0.920404", \
             "0.525218, 0.531385, 0.549508, 0.574338, 0.603147, 0.725920, 0.943810" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.363970, 0.369087, 0.384411, 0.405655, 0.429999, 0.536168, 0.721527", \
             "0.365261, 0.370641, 0.386063, 0.407337, 0.431680, 0.537633, 0.721662", \
             "0.371936, 0.377403, 0.392721, 0.414007, 0.438543, 0.544872, 0.728900", \
             "0.386534, 0.391966, 0.407159, 0.428462, 0.453162, 0.558439, 0.745260", \
             "0.404966, 0.410144, 0.425891, 0.447004, 0.471318, 0.576952, 0.761861", \
             "0.425309, 0.430812, 0.445991, 0.467758, 0.492047, 0.597329, 0.782344", \
             "0.446435, 0.451677, 0.467082, 0.488187, 0.512675, 0.617032, 0.802239" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.033253, 0.040135, 0.066331, 0.110090, 0.162977, 0.394805, 0.811360", \
             "0.033705, 0.040140, 0.065990, 0.109650, 0.162444, 0.395166, 0.806502", \
             "0.033226, 0.040843, 0.065890, 0.109601, 0.163987, 0.397752, 0.806666", \
             "0.032928, 0.040138, 0.066281, 0.110196, 0.162886, 0.398467, 0.805570", \
             "0.033228, 0.040709, 0.065772, 0.110045, 0.162395, 0.395216, 0.783329", \
             "0.033024, 0.040250, 0.066338, 0.109406, 0.162780, 0.394868, 0.801182", \
             "0.033206, 0.040868, 0.066106, 0.110170, 0.163904, 0.396146, 0.806207" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.033253, 0.040135, 0.066331, 0.110090, 0.162977, 0.394805, 0.811360", \
             "0.033705, 0.040140, 0.065990, 0.109650, 0.162444, 0.395166, 0.806502", \
             "0.033226, 0.040843, 0.065890, 0.109601, 0.163987, 0.397752, 0.806666", \
             "0.032928, 0.040138, 0.066281, 0.110196, 0.162886, 0.398467, 0.805570", \
             "0.033228, 0.040709, 0.065772, 0.110045, 0.162395, 0.395216, 0.783329", \
             "0.033024, 0.040250, 0.066338, 0.109406, 0.162780, 0.394868, 0.801182", \
             "0.033206, 0.040868, 0.066106, 0.110170, 0.163904, 0.396146, 0.806207" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.384719, 0.391821, 0.411793, 0.439333, 0.470816, 0.601818, 0.830690", \
             "0.386588, 0.393561, 0.413705, 0.441289, 0.473033, 0.604844, 0.835149", \
             "0.395413, 0.402696, 0.422444, 0.450073, 0.481564, 0.612611, 0.843940", \
             "0.412596, 0.419436, 0.439451, 0.466999, 0.498600, 0.629594, 0.858159", \
             "0.431422, 0.438865, 0.459164, 0.486794, 0.518159, 0.649138, 0.877416", \
             "0.452613, 0.459819, 0.479775, 0.507165, 0.538432, 0.670436, 0.900970", \
             "0.475092, 0.482174, 0.502081, 0.529405, 0.560494, 0.690537, 0.919874" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.327011, 0.333047, 0.350024, 0.373433, 0.400194, 0.511545, 0.706086", \
             "0.328599, 0.334527, 0.351650, 0.375095, 0.402078, 0.514118, 0.709877", \
             "0.336101, 0.342292, 0.359078, 0.382562, 0.409330, 0.520720, 0.717349", \
             "0.350707, 0.356520, 0.373534, 0.396949, 0.423810, 0.535155, 0.729436", \
             "0.366709, 0.373035, 0.390289, 0.413775, 0.440435, 0.551767, 0.745804", \
             "0.384721, 0.390846, 0.407809, 0.431090, 0.457667, 0.569871, 0.765824", \
             "0.403828, 0.409848, 0.426768, 0.449994, 0.476420, 0.586957, 0.781893" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.036087, 0.045392, 0.074370, 0.113187, 0.166008, 0.400709, 0.824631", \
             "0.035635, 0.043035, 0.069142, 0.110307, 0.164117, 0.401315, 0.825016", \
             "0.035606, 0.043027, 0.069023, 0.111003, 0.165949, 0.400564, 0.824702", \
             "0.035385, 0.044044, 0.069697, 0.110834, 0.164712, 0.404521, 0.821808", \
             "0.035726, 0.043148, 0.068599, 0.111056, 0.165624, 0.401445, 0.825007", \
             "0.036295, 0.043835, 0.073969, 0.111417, 0.165230, 0.401258, 0.827106", \
             "0.035866, 0.043148, 0.070986, 0.113268, 0.166133, 0.404320, 0.825028" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.036087, 0.045392, 0.074370, 0.113187, 0.166008, 0.400709, 0.824631", \
             "0.035635, 0.043035, 0.069142, 0.110307, 0.164117, 0.401315, 0.825016", \
             "0.035606, 0.043027, 0.069023, 0.111003, 0.165949, 0.400564, 0.824702", \
             "0.035385, 0.044044, 0.069697, 0.110834, 0.164712, 0.404521, 0.821808", \
             "0.035726, 0.043148, 0.068599, 0.111056, 0.165624, 0.401445, 0.825007", \
             "0.036295, 0.043835, 0.073969, 0.111417, 0.165230, 0.401258, 0.827106", \
             "0.035866, 0.043148, 0.070986, 0.113268, 0.166133, 0.404320, 0.825028" \
           );
          }
        }
        timing() {
          related_pin : "TENA";
          timing_type : combinational;
          timing_sense : positive_unate;
          when : "DFTRAMBYP & AA[1] & !TAA[1]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AA[1] == 1'b1 && TAA[1] == 1'b0";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.324581, 0.330601, 0.348628, 0.373621, 0.402262, 0.527167, 0.745235", \
             "0.326245, 0.332575, 0.350719, 0.375747, 0.404386, 0.529036, 0.745540", \
             "0.334592, 0.341025, 0.359045, 0.384088, 0.412954, 0.538047, 0.754551", \
             "0.352075, 0.358466, 0.376341, 0.401402, 0.430462, 0.554317, 0.774107", \
             "0.371614, 0.377707, 0.396233, 0.421071, 0.449676, 0.573952, 0.791491", \
             "0.392376, 0.398851, 0.416709, 0.442317, 0.470892, 0.594753, 0.812418", \
             "0.414665, 0.420832, 0.438955, 0.463785, 0.492594, 0.615367, 0.833257" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.275894, 0.281011, 0.296334, 0.317578, 0.341923, 0.448092, 0.633450", \
             "0.277308, 0.282689, 0.298111, 0.319385, 0.343728, 0.449681, 0.633709", \
             "0.284404, 0.289871, 0.305189, 0.326474, 0.351011, 0.457340, 0.641368", \
             "0.299264, 0.304696, 0.319890, 0.341192, 0.365893, 0.471170, 0.657991", \
             "0.315872, 0.321051, 0.336798, 0.357911, 0.382225, 0.487859, 0.672768", \
             "0.333520, 0.339024, 0.354203, 0.375970, 0.400259, 0.505540, 0.690555", \
             "0.352465, 0.357707, 0.373112, 0.394217, 0.418705, 0.523062, 0.708269" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.033583, 0.040804, 0.065950, 0.109332, 0.162843, 0.397318, 0.803884", \
             "0.033401, 0.040643, 0.066230, 0.110563, 0.162920, 0.398049, 0.804959", \
             "0.033333, 0.040925, 0.065787, 0.109117, 0.164382, 0.397765, 0.804805", \
             "0.033366, 0.040001, 0.065433, 0.110579, 0.166174, 0.395051, 0.800563", \
             "0.033157, 0.040658, 0.066195, 0.109827, 0.163932, 0.400098, 0.787391", \
             "0.033517, 0.040495, 0.065896, 0.109514, 0.166278, 0.401248, 0.799014", \
             "0.033375, 0.040604, 0.065855, 0.109083, 0.162481, 0.397596, 0.809429" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.033583, 0.040804, 0.065950, 0.109332, 0.162843, 0.397318, 0.803884", \
             "0.033401, 0.040643, 0.066230, 0.110563, 0.162920, 0.398049, 0.804959", \
             "0.033333, 0.040925, 0.065787, 0.109117, 0.164382, 0.397765, 0.804805", \
             "0.033366, 0.040001, 0.065433, 0.110579, 0.166174, 0.395051, 0.800563", \
             "0.033157, 0.040658, 0.066195, 0.109827, 0.163932, 0.400098, 0.787391", \
             "0.033517, 0.040495, 0.065896, 0.109514, 0.166278, 0.401248, 0.799014", \
             "0.033375, 0.040604, 0.065855, 0.109083, 0.162481, 0.397596, 0.809429" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.351240, 0.358341, 0.378314, 0.405854, 0.437337, 0.568339, 0.797211", \
             "0.352947, 0.359920, 0.380064, 0.407648, 0.439392, 0.571204, 0.801508", \
             "0.361175, 0.368458, 0.388206, 0.415835, 0.447326, 0.578374, 0.809702", \
             "0.378173, 0.385013, 0.405029, 0.432577, 0.464178, 0.595172, 0.823737", \
             "0.399114, 0.406557, 0.426856, 0.454486, 0.485851, 0.616830, 0.845108", \
             "0.423105, 0.430311, 0.450267, 0.477657, 0.508924, 0.640929, 0.871462", \
             "0.448101, 0.455183, 0.475089, 0.502414, 0.533502, 0.663546, 0.892882" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.298554, 0.304590, 0.321567, 0.344976, 0.371737, 0.483088, 0.677629", \
             "0.300005, 0.305932, 0.323055, 0.346501, 0.373483, 0.485523, 0.681282", \
             "0.306999, 0.313189, 0.329975, 0.353460, 0.380227, 0.491618, 0.688247", \
             "0.321447, 0.327261, 0.344274, 0.367690, 0.394551, 0.505896, 0.700176", \
             "0.339246, 0.345573, 0.362827, 0.386313, 0.412973, 0.524305, 0.718342", \
             "0.359639, 0.365765, 0.382727, 0.406009, 0.432586, 0.544789, 0.740743", \
             "0.380886, 0.386905, 0.403826, 0.427052, 0.453477, 0.564014, 0.758950" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.035881, 0.043230, 0.068963, 0.112808, 0.164049, 0.402955, 0.815901", \
             "0.035556, 0.043068, 0.068994, 0.116153, 0.172437, 0.403997, 0.815015", \
             "0.035209, 0.042960, 0.073152, 0.113243, 0.164931, 0.402236, 0.820511", \
             "0.035328, 0.043596, 0.070271, 0.113211, 0.164335, 0.399346, 0.804669", \
             "0.035228, 0.043606, 0.070553, 0.112491, 0.164460, 0.403213, 0.814966", \
             "0.035775, 0.043199, 0.070266, 0.110237, 0.163118, 0.400136, 0.806894", \
             "0.035908, 0.043160, 0.068496, 0.112370, 0.166572, 0.403938, 0.811464" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.035881, 0.043230, 0.068963, 0.112808, 0.164049, 0.402955, 0.815901", \
             "0.035556, 0.043068, 0.068994, 0.116153, 0.172437, 0.403997, 0.815015", \
             "0.035209, 0.042960, 0.073152, 0.113243, 0.164931, 0.402236, 0.820511", \
             "0.035328, 0.043596, 0.070271, 0.113211, 0.164335, 0.399346, 0.804669", \
             "0.035228, 0.043606, 0.070553, 0.112491, 0.164460, 0.403213, 0.814966", \
             "0.035775, 0.043199, 0.070266, 0.110237, 0.163118, 0.400136, 0.806894", \
             "0.035908, 0.043160, 0.068496, 0.112370, 0.166572, 0.403938, 0.811464" \
           );
          }
        }
      }
      pin(AYA[0]) {
        timing() {
          related_pin : "TENA";
          timing_type : combinational;
          timing_sense : negative_unate;
          when : "DFTRAMBYP & !AA[0] & TAA[0]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AA[0] == 1'b0 && TAA[0] == 1'b1";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.428200, 0.434220, 0.452248, 0.477241, 0.505882, 0.630786, 0.848855", \
             "0.429718, 0.436048, 0.454192, 0.479220, 0.507859, 0.632510, 0.849014", \
             "0.437571, 0.444004, 0.462024, 0.487067, 0.515933, 0.641026, 0.857530", \
             "0.454745, 0.461136, 0.479011, 0.504073, 0.533132, 0.656987, 0.876777", \
             "0.476430, 0.482523, 0.501049, 0.525887, 0.554492, 0.678768, 0.896307", \
             "0.500363, 0.506838, 0.524696, 0.550304, 0.578879, 0.702740, 0.920404", \
             "0.525218, 0.531385, 0.549508, 0.574338, 0.603147, 0.725920, 0.943810" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.363970, 0.369087, 0.384411, 0.405655, 0.429999, 0.536168, 0.721527", \
             "0.365261, 0.370641, 0.386063, 0.407337, 0.431680, 0.537633, 0.721662", \
             "0.371936, 0.377403, 0.392721, 0.414007, 0.438543, 0.544872, 0.728900", \
             "0.386534, 0.391966, 0.407159, 0.428462, 0.453162, 0.558439, 0.745260", \
             "0.404966, 0.410144, 0.425891, 0.447004, 0.471318, 0.576952, 0.761861", \
             "0.425309, 0.430812, 0.445991, 0.467758, 0.492047, 0.597329, 0.782344", \
             "0.446435, 0.451677, 0.467082, 0.488187, 0.512675, 0.617032, 0.802239" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.033253, 0.040135, 0.066331, 0.110090, 0.162977, 0.394805, 0.811360", \
             "0.033705, 0.040140, 0.065990, 0.109650, 0.162444, 0.395166, 0.806502", \
             "0.033226, 0.040843, 0.065890, 0.109601, 0.163987, 0.397752, 0.806666", \
             "0.032928, 0.040138, 0.066281, 0.110196, 0.162886, 0.398467, 0.805570", \
             "0.033228, 0.040709, 0.065772, 0.110045, 0.162395, 0.395216, 0.783329", \
             "0.033024, 0.040250, 0.066338, 0.109406, 0.162780, 0.394868, 0.801182", \
             "0.033206, 0.040868, 0.066106, 0.110170, 0.163904, 0.396146, 0.806207" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.033253, 0.040135, 0.066331, 0.110090, 0.162977, 0.394805, 0.811360", \
             "0.033705, 0.040140, 0.065990, 0.109650, 0.162444, 0.395166, 0.806502", \
             "0.033226, 0.040843, 0.065890, 0.109601, 0.163987, 0.397752, 0.806666", \
             "0.032928, 0.040138, 0.066281, 0.110196, 0.162886, 0.398467, 0.805570", \
             "0.033228, 0.040709, 0.065772, 0.110045, 0.162395, 0.395216, 0.783329", \
             "0.033024, 0.040250, 0.066338, 0.109406, 0.162780, 0.394868, 0.801182", \
             "0.033206, 0.040868, 0.066106, 0.110170, 0.163904, 0.396146, 0.806207" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.384719, 0.391821, 0.411793, 0.439333, 0.470816, 0.601818, 0.830690", \
             "0.386588, 0.393561, 0.413705, 0.441289, 0.473033, 0.604844, 0.835149", \
             "0.395413, 0.402696, 0.422444, 0.450073, 0.481564, 0.612611, 0.843940", \
             "0.412596, 0.419436, 0.439451, 0.466999, 0.498600, 0.629594, 0.858159", \
             "0.431422, 0.438865, 0.459164, 0.486794, 0.518159, 0.649138, 0.877416", \
             "0.452613, 0.459819, 0.479775, 0.507165, 0.538432, 0.670436, 0.900970", \
             "0.475092, 0.482174, 0.502081, 0.529405, 0.560494, 0.690537, 0.919874" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.327011, 0.333047, 0.350024, 0.373433, 0.400194, 0.511545, 0.706086", \
             "0.328599, 0.334527, 0.351650, 0.375095, 0.402078, 0.514118, 0.709877", \
             "0.336101, 0.342292, 0.359078, 0.382562, 0.409330, 0.520720, 0.717349", \
             "0.350707, 0.356520, 0.373534, 0.396949, 0.423810, 0.535155, 0.729436", \
             "0.366709, 0.373035, 0.390289, 0.413775, 0.440435, 0.551767, 0.745804", \
             "0.384721, 0.390846, 0.407809, 0.431090, 0.457667, 0.569871, 0.765824", \
             "0.403828, 0.409848, 0.426768, 0.449994, 0.476420, 0.586957, 0.781893" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.036087, 0.045392, 0.074370, 0.113187, 0.166008, 0.400709, 0.824631", \
             "0.035635, 0.043035, 0.069142, 0.110307, 0.164117, 0.401315, 0.825016", \
             "0.035606, 0.043027, 0.069023, 0.111003, 0.165949, 0.400564, 0.824702", \
             "0.035385, 0.044044, 0.069697, 0.110834, 0.164712, 0.404521, 0.821808", \
             "0.035726, 0.043148, 0.068599, 0.111056, 0.165624, 0.401445, 0.825007", \
             "0.036295, 0.043835, 0.073969, 0.111417, 0.165230, 0.401258, 0.827106", \
             "0.035866, 0.043148, 0.070986, 0.113268, 0.166133, 0.404320, 0.825028" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.036087, 0.045392, 0.074370, 0.113187, 0.166008, 0.400709, 0.824631", \
             "0.035635, 0.043035, 0.069142, 0.110307, 0.164117, 0.401315, 0.825016", \
             "0.035606, 0.043027, 0.069023, 0.111003, 0.165949, 0.400564, 0.824702", \
             "0.035385, 0.044044, 0.069697, 0.110834, 0.164712, 0.404521, 0.821808", \
             "0.035726, 0.043148, 0.068599, 0.111056, 0.165624, 0.401445, 0.825007", \
             "0.036295, 0.043835, 0.073969, 0.111417, 0.165230, 0.401258, 0.827106", \
             "0.035866, 0.043148, 0.070986, 0.113268, 0.166133, 0.404320, 0.825028" \
           );
          }
        }
        timing() {
          related_pin : "TENA";
          timing_type : combinational;
          timing_sense : positive_unate;
          when : "DFTRAMBYP & AA[0] & !TAA[0]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AA[0] == 1'b1 && TAA[0] == 1'b0";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.324581, 0.330601, 0.348628, 0.373621, 0.402262, 0.527167, 0.745235", \
             "0.326245, 0.332575, 0.350719, 0.375747, 0.404386, 0.529036, 0.745540", \
             "0.334592, 0.341025, 0.359045, 0.384088, 0.412954, 0.538047, 0.754551", \
             "0.352075, 0.358466, 0.376341, 0.401402, 0.430462, 0.554317, 0.774107", \
             "0.371614, 0.377707, 0.396233, 0.421071, 0.449676, 0.573952, 0.791491", \
             "0.392376, 0.398851, 0.416709, 0.442317, 0.470892, 0.594753, 0.812418", \
             "0.414665, 0.420832, 0.438955, 0.463785, 0.492594, 0.615367, 0.833257" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.275894, 0.281011, 0.296334, 0.317578, 0.341923, 0.448092, 0.633450", \
             "0.277308, 0.282689, 0.298111, 0.319385, 0.343728, 0.449681, 0.633709", \
             "0.284404, 0.289871, 0.305189, 0.326474, 0.351011, 0.457340, 0.641368", \
             "0.299264, 0.304696, 0.319890, 0.341192, 0.365893, 0.471170, 0.657991", \
             "0.315872, 0.321051, 0.336798, 0.357911, 0.382225, 0.487859, 0.672768", \
             "0.333520, 0.339024, 0.354203, 0.375970, 0.400259, 0.505540, 0.690555", \
             "0.352465, 0.357707, 0.373112, 0.394217, 0.418705, 0.523062, 0.708269" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.033583, 0.040804, 0.065950, 0.109332, 0.162843, 0.397318, 0.803884", \
             "0.033401, 0.040643, 0.066230, 0.110563, 0.162920, 0.398049, 0.804959", \
             "0.033333, 0.040925, 0.065787, 0.109117, 0.164382, 0.397765, 0.804805", \
             "0.033366, 0.040001, 0.065433, 0.110579, 0.166174, 0.395051, 0.800563", \
             "0.033157, 0.040658, 0.066195, 0.109827, 0.163932, 0.400098, 0.787391", \
             "0.033517, 0.040495, 0.065896, 0.109514, 0.166278, 0.401248, 0.799014", \
             "0.033375, 0.040604, 0.065855, 0.109083, 0.162481, 0.397596, 0.809429" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.033583, 0.040804, 0.065950, 0.109332, 0.162843, 0.397318, 0.803884", \
             "0.033401, 0.040643, 0.066230, 0.110563, 0.162920, 0.398049, 0.804959", \
             "0.033333, 0.040925, 0.065787, 0.109117, 0.164382, 0.397765, 0.804805", \
             "0.033366, 0.040001, 0.065433, 0.110579, 0.166174, 0.395051, 0.800563", \
             "0.033157, 0.040658, 0.066195, 0.109827, 0.163932, 0.400098, 0.787391", \
             "0.033517, 0.040495, 0.065896, 0.109514, 0.166278, 0.401248, 0.799014", \
             "0.033375, 0.040604, 0.065855, 0.109083, 0.162481, 0.397596, 0.809429" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.351240, 0.358341, 0.378314, 0.405854, 0.437337, 0.568339, 0.797211", \
             "0.352947, 0.359920, 0.380064, 0.407648, 0.439392, 0.571204, 0.801508", \
             "0.361175, 0.368458, 0.388206, 0.415835, 0.447326, 0.578374, 0.809702", \
             "0.378173, 0.385013, 0.405029, 0.432577, 0.464178, 0.595172, 0.823737", \
             "0.399114, 0.406557, 0.426856, 0.454486, 0.485851, 0.616830, 0.845108", \
             "0.423105, 0.430311, 0.450267, 0.477657, 0.508924, 0.640929, 0.871462", \
             "0.448101, 0.455183, 0.475089, 0.502414, 0.533502, 0.663546, 0.892882" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.298554, 0.304590, 0.321567, 0.344976, 0.371737, 0.483088, 0.677629", \
             "0.300005, 0.305932, 0.323055, 0.346501, 0.373483, 0.485523, 0.681282", \
             "0.306999, 0.313189, 0.329975, 0.353460, 0.380227, 0.491618, 0.688247", \
             "0.321447, 0.327261, 0.344274, 0.367690, 0.394551, 0.505896, 0.700176", \
             "0.339246, 0.345573, 0.362827, 0.386313, 0.412973, 0.524305, 0.718342", \
             "0.359639, 0.365765, 0.382727, 0.406009, 0.432586, 0.544789, 0.740743", \
             "0.380886, 0.386905, 0.403826, 0.427052, 0.453477, 0.564014, 0.758950" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.035881, 0.043230, 0.068963, 0.112808, 0.164049, 0.402955, 0.815901", \
             "0.035556, 0.043068, 0.068994, 0.116153, 0.172437, 0.403997, 0.815015", \
             "0.035209, 0.042960, 0.073152, 0.113243, 0.164931, 0.402236, 0.820511", \
             "0.035328, 0.043596, 0.070271, 0.113211, 0.164335, 0.399346, 0.804669", \
             "0.035228, 0.043606, 0.070553, 0.112491, 0.164460, 0.403213, 0.814966", \
             "0.035775, 0.043199, 0.070266, 0.110237, 0.163118, 0.400136, 0.806894", \
             "0.035908, 0.043160, 0.068496, 0.112370, 0.166572, 0.403938, 0.811464" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.035881, 0.043230, 0.068963, 0.112808, 0.164049, 0.402955, 0.815901", \
             "0.035556, 0.043068, 0.068994, 0.116153, 0.172437, 0.403997, 0.815015", \
             "0.035209, 0.042960, 0.073152, 0.113243, 0.164931, 0.402236, 0.820511", \
             "0.035328, 0.043596, 0.070271, 0.113211, 0.164335, 0.399346, 0.804669", \
             "0.035228, 0.043606, 0.070553, 0.112491, 0.164460, 0.403213, 0.814966", \
             "0.035775, 0.043199, 0.070266, 0.110237, 0.163118, 0.400136, 0.806894", \
             "0.035908, 0.043160, 0.068496, 0.112370, 0.166572, 0.403938, 0.811464" \
           );
          }
        }
      }
    }
    pin(CENYB) {
      direction : output;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      power_down_function : "!VDDPE + !VDDCE + VSSE";
      max_capacitance : 0.186000;
      max_transition : 0.544800;
      timing() {
        related_pin : "CENB";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "DFTRAMBYP & TENB";
        sdf_cond : "DFTRAMBYP == 1'b1 && TENB == 1'b1";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.137277, 0.143297, 0.161325, 0.186318, 0.214958, 0.339863, 0.557932", \
           "0.138543, 0.144872, 0.163016, 0.188044, 0.216683, 0.341334, 0.557838", \
           "0.145095, 0.151528, 0.169548, 0.194590, 0.223456, 0.348550, 0.565054", \
           "0.160597, 0.166988, 0.184863, 0.209924, 0.238984, 0.362839, 0.582629", \
           "0.179306, 0.185399, 0.203925, 0.228763, 0.257368, 0.381644, 0.599183", \
           "0.200470, 0.206945, 0.224803, 0.250410, 0.278986, 0.402847, 0.620511", \
           "0.222688, 0.228854, 0.246978, 0.271808, 0.300617, 0.423390, 0.641280" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.116686, 0.121803, 0.137126, 0.158370, 0.182715, 0.288884, 0.474242", \
           "0.117761, 0.123141, 0.138564, 0.159838, 0.184181, 0.290134, 0.474162", \
           "0.123331, 0.128799, 0.144116, 0.165402, 0.189938, 0.296267, 0.480296", \
           "0.136508, 0.141940, 0.157133, 0.178436, 0.203136, 0.308413, 0.495234", \
           "0.152410, 0.157589, 0.173336, 0.194449, 0.218763, 0.324397, 0.509306", \
           "0.170399, 0.175903, 0.191082, 0.212849, 0.237138, 0.342420, 0.527434", \
           "0.189284, 0.194526, 0.209931, 0.231036, 0.255524, 0.359881, 0.545088" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.033600, 0.041293, 0.067733, 0.113128, 0.168451, 0.409462, 0.803400", \
           "0.033730, 0.041598, 0.067660, 0.113683, 0.167667, 0.409021, 0.832729", \
           "0.033613, 0.041162, 0.067391, 0.113480, 0.167815, 0.411783, 0.817171", \
           "0.033533, 0.041336, 0.067519, 0.113335, 0.171527, 0.407635, 0.802195", \
           "0.033769, 0.041772, 0.067523, 0.114528, 0.168565, 0.407173, 0.834275", \
           "0.033894, 0.041044, 0.067575, 0.115068, 0.169534, 0.406288, 0.820131", \
           "0.033679, 0.041220, 0.067479, 0.112347, 0.167934, 0.404542, 0.825500" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.033600, 0.041293, 0.067733, 0.113128, 0.168451, 0.409462, 0.803400", \
           "0.033730, 0.041598, 0.067660, 0.113683, 0.167667, 0.409021, 0.832729", \
           "0.033613, 0.041162, 0.067391, 0.113480, 0.167815, 0.411783, 0.817171", \
           "0.033533, 0.041336, 0.067519, 0.113335, 0.171527, 0.407635, 0.802195", \
           "0.033769, 0.041772, 0.067523, 0.114528, 0.168565, 0.407173, 0.834275", \
           "0.033894, 0.041044, 0.067575, 0.115068, 0.169534, 0.406288, 0.820131", \
           "0.033679, 0.041220, 0.067479, 0.112347, 0.167934, 0.404542, 0.825500" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.139043, 0.146144, 0.166116, 0.193657, 0.225140, 0.356141, 0.585013", \
           "0.140247, 0.147220, 0.167364, 0.194948, 0.226692, 0.358504, 0.588808", \
           "0.146503, 0.153787, 0.173535, 0.201164, 0.232655, 0.363702, 0.595031", \
           "0.159912, 0.166752, 0.186767, 0.214315, 0.245916, 0.376910, 0.605476", \
           "0.176747, 0.184191, 0.204490, 0.232119, 0.263484, 0.394463, 0.622742", \
           "0.195330, 0.202536, 0.222492, 0.249882, 0.281149, 0.413153, 0.643687", \
           "0.213630, 0.220712, 0.240619, 0.267943, 0.299032, 0.429075, 0.658412" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.118186, 0.124222, 0.141199, 0.164608, 0.191369, 0.302720, 0.497261", \
           "0.119210, 0.125137, 0.142260, 0.165706, 0.192688, 0.304728, 0.500487", \
           "0.124528, 0.130719, 0.147505, 0.170989, 0.197757, 0.309147, 0.505776", \
           "0.135925, 0.141739, 0.158752, 0.182168, 0.209029, 0.320374, 0.514654", \
           "0.150235, 0.156562, 0.173816, 0.197302, 0.223962, 0.335294, 0.529331", \
           "0.166030, 0.172155, 0.189118, 0.212400, 0.238977, 0.351180, 0.547134", \
           "0.181586, 0.187605, 0.204526, 0.227751, 0.254177, 0.364714, 0.559650" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.036071, 0.043760, 0.072667, 0.112762, 0.172610, 0.416749, 0.841944", \
           "0.036450, 0.044886, 0.071191, 0.116535, 0.172880, 0.412568, 0.837431", \
           "0.036304, 0.043720, 0.072360, 0.116573, 0.172570, 0.416290, 0.840375", \
           "0.036185, 0.043725, 0.071616, 0.116560, 0.172108, 0.416253, 0.838018", \
           "0.037418, 0.044100, 0.070986, 0.117403, 0.174041, 0.417250, 0.842999", \
           "0.035932, 0.043755, 0.070986, 0.116318, 0.172999, 0.413293, 0.837803", \
           "0.035980, 0.043866, 0.071040, 0.116937, 0.171860, 0.415003, 0.843411" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.036071, 0.043760, 0.072667, 0.112762, 0.172610, 0.416749, 0.841944", \
           "0.036450, 0.044886, 0.071191, 0.116535, 0.172880, 0.412568, 0.837431", \
           "0.036304, 0.043720, 0.072360, 0.116573, 0.172570, 0.416290, 0.840375", \
           "0.036185, 0.043725, 0.071616, 0.116560, 0.172108, 0.416253, 0.838018", \
           "0.037418, 0.044100, 0.070986, 0.117403, 0.174041, 0.417250, 0.842999", \
           "0.035932, 0.043755, 0.070986, 0.116318, 0.172999, 0.413293, 0.837803", \
           "0.035980, 0.043866, 0.071040, 0.116937, 0.171860, 0.415003, 0.843411" \
         );
        }
      }
      timing() {
        related_pin : "TCENB";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "DFTRAMBYP & !TENB";
        sdf_cond : "DFTRAMBYP == 1'b1 && TENB == 1'b0";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.184659, 0.190679, 0.208707, 0.233700, 0.262340, 0.387245, 0.605313", \
           "0.186082, 0.192412, 0.210555, 0.235583, 0.264223, 0.388873, 0.605377", \
           "0.192481, 0.198913, 0.216934, 0.241976, 0.270842, 0.395935, 0.612439", \
           "0.206855, 0.213246, 0.231121, 0.256182, 0.285242, 0.409097, 0.628887", \
           "0.228506, 0.234598, 0.253124, 0.277963, 0.306568, 0.430843, 0.648383", \
           "0.257403, 0.263878, 0.281735, 0.307343, 0.335919, 0.459779, 0.677444", \
           "0.289241, 0.295408, 0.313531, 0.338361, 0.367170, 0.489943, 0.707833" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.156960, 0.162077, 0.177401, 0.198645, 0.222989, 0.329158, 0.514516", \
           "0.158170, 0.163550, 0.178972, 0.200246, 0.224589, 0.330542, 0.514571", \
           "0.163609, 0.169076, 0.184394, 0.205680, 0.230216, 0.336545, 0.520573", \
           "0.175827, 0.181259, 0.196453, 0.217755, 0.242456, 0.347733, 0.534554", \
           "0.194230, 0.199408, 0.215156, 0.236268, 0.260582, 0.366217, 0.551125", \
           "0.218792, 0.224296, 0.239475, 0.261242, 0.285531, 0.390813, 0.575827", \
           "0.245855, 0.251097, 0.266502, 0.287607, 0.312095, 0.416452, 0.601658" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.033950, 0.041089, 0.067953, 0.103264, 0.153511, 0.404544, 0.826846", \
           "0.034020, 0.041243, 0.066212, 0.104933, 0.158859, 0.403902, 0.799722", \
           "0.033829, 0.044183, 0.067429, 0.112190, 0.167083, 0.405416, 0.823053", \
           "0.034026, 0.041427, 0.067358, 0.114920, 0.169761, 0.403428, 0.826495", \
           "0.033892, 0.041445, 0.067519, 0.112850, 0.169284, 0.404649, 0.830953", \
           "0.034218, 0.042582, 0.068784, 0.113031, 0.167729, 0.407052, 0.826551", \
           "0.034108, 0.041208, 0.067787, 0.111514, 0.170181, 0.403626, 0.801722" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.033950, 0.041089, 0.067953, 0.103264, 0.153511, 0.404544, 0.826846", \
           "0.034020, 0.041243, 0.066212, 0.104933, 0.158859, 0.403902, 0.799722", \
           "0.033829, 0.044183, 0.067429, 0.112190, 0.167083, 0.405416, 0.823053", \
           "0.034026, 0.041427, 0.067358, 0.114920, 0.169761, 0.403428, 0.826495", \
           "0.033892, 0.041445, 0.067519, 0.112850, 0.169284, 0.404649, 0.830953", \
           "0.034218, 0.042582, 0.068784, 0.113031, 0.167729, 0.407052, 0.826551", \
           "0.034108, 0.041208, 0.067787, 0.111514, 0.170181, 0.403626, 0.801722" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.184760, 0.191862, 0.211834, 0.239375, 0.270857, 0.401859, 0.630731", \
           "0.185896, 0.192869, 0.213014, 0.240597, 0.272341, 0.404153, 0.634457", \
           "0.191926, 0.199209, 0.218958, 0.246586, 0.278078, 0.409125, 0.640453", \
           "0.204765, 0.211605, 0.231621, 0.259169, 0.290769, 0.421764, 0.650329", \
           "0.223712, 0.231155, 0.251455, 0.279084, 0.310449, 0.441428, 0.669707", \
           "0.250478, 0.257684, 0.277640, 0.305030, 0.336297, 0.468301, 0.698835", \
           "0.278424, 0.285506, 0.305413, 0.332737, 0.363826, 0.493869, 0.723206" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.157046, 0.163082, 0.180059, 0.203468, 0.230229, 0.341580, 0.536121", \
           "0.158012, 0.163939, 0.181062, 0.204508, 0.231490, 0.343530, 0.539289", \
           "0.163137, 0.169328, 0.186114, 0.209598, 0.236366, 0.347756, 0.544385", \
           "0.174051, 0.179864, 0.196878, 0.220293, 0.247154, 0.358499, 0.552779", \
           "0.190155, 0.196482, 0.213736, 0.237222, 0.263882, 0.375214, 0.569251", \
           "0.212906, 0.219031, 0.235994, 0.259276, 0.285853, 0.398056, 0.594009", \
           "0.236661, 0.242680, 0.259601, 0.282826, 0.309252, 0.419789, 0.614725" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.036595, 0.044123, 0.069865, 0.113963, 0.168729, 0.419643, 0.848326", \
           "0.036355, 0.043888, 0.072312, 0.114173, 0.173154, 0.420278, 0.846880", \
           "0.036526, 0.046097, 0.075387, 0.117890, 0.169574, 0.413779, 0.839020", \
           "0.036115, 0.044348, 0.074730, 0.117374, 0.167878, 0.415200, 0.832068", \
           "0.036833, 0.046537, 0.069940, 0.113768, 0.169533, 0.412001, 0.834387", \
           "0.036542, 0.044671, 0.074065, 0.118584, 0.175593, 0.413587, 0.832654", \
           "0.036131, 0.044453, 0.070686, 0.114694, 0.170797, 0.413409, 0.837566" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.036595, 0.044123, 0.069865, 0.113963, 0.168729, 0.419643, 0.848326", \
           "0.036355, 0.043888, 0.072312, 0.114173, 0.173154, 0.420278, 0.846880", \
           "0.036526, 0.046097, 0.075387, 0.117890, 0.169574, 0.413779, 0.839020", \
           "0.036115, 0.044348, 0.074730, 0.117374, 0.167878, 0.415200, 0.832068", \
           "0.036833, 0.046537, 0.069940, 0.113768, 0.169533, 0.412001, 0.834387", \
           "0.036542, 0.044671, 0.074065, 0.118584, 0.175593, 0.413587, 0.832654", \
           "0.036131, 0.044453, 0.070686, 0.114694, 0.170797, 0.413409, 0.837566" \
         );
        }
      }
      timing() {
        related_pin : "TENB";
        timing_type : combinational;
        timing_sense : negative_unate;
        when : "DFTRAMBYP & !CENB & TCENB";
        sdf_cond : "DFTRAMBYP == 1'b1 && CENB == 1'b0 && TCENB == 1'b1";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.428224, 0.434244, 0.452272, 0.477265, 0.505906, 0.630810, 0.848879", \
           "0.429778, 0.436108, 0.454252, 0.479280, 0.507919, 0.632569, 0.849073", \
           "0.437618, 0.444050, 0.462071, 0.487113, 0.515979, 0.641072, 0.857576", \
           "0.454799, 0.461190, 0.479064, 0.504126, 0.533185, 0.657041, 0.876830", \
           "0.476509, 0.482601, 0.501128, 0.525966, 0.554571, 0.678847, 0.896386", \
           "0.500413, 0.506888, 0.524746, 0.550354, 0.578929, 0.702790, 0.920455", \
           "0.525374, 0.531540, 0.549664, 0.574494, 0.603303, 0.726076, 0.943966" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.363991, 0.369108, 0.384431, 0.405675, 0.430020, 0.536189, 0.721547", \
           "0.365311, 0.370692, 0.386114, 0.407388, 0.431731, 0.537684, 0.721712", \
           "0.371975, 0.377443, 0.392760, 0.414046, 0.438582, 0.544912, 0.728940", \
           "0.386579, 0.392011, 0.407205, 0.428507, 0.453208, 0.558485, 0.745306", \
           "0.405033, 0.410211, 0.425958, 0.447071, 0.471385, 0.577020, 0.761928", \
           "0.425351, 0.430855, 0.446034, 0.467801, 0.492090, 0.597372, 0.782386", \
           "0.446568, 0.451809, 0.467214, 0.488320, 0.512808, 0.617165, 0.802371" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.033695, 0.040904, 0.067865, 0.112766, 0.167731, 0.408338, 0.828900", \
           "0.034019, 0.040926, 0.068071, 0.112666, 0.167445, 0.408036, 0.832925", \
           "0.034154, 0.041216, 0.067471, 0.113262, 0.167589, 0.409525, 0.827326", \
           "0.034340, 0.040913, 0.067852, 0.112316, 0.167785, 0.407944, 0.832098", \
           "0.033842, 0.041229, 0.067601, 0.112662, 0.167373, 0.408159, 0.813531", \
           "0.033902, 0.041026, 0.067865, 0.112608, 0.167521, 0.408305, 0.823149", \
           "0.033657, 0.041731, 0.067368, 0.112613, 0.169551, 0.410760, 0.826647" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.033695, 0.040904, 0.067865, 0.112766, 0.167731, 0.408338, 0.828900", \
           "0.034019, 0.040926, 0.068071, 0.112666, 0.167445, 0.408036, 0.832925", \
           "0.034154, 0.041216, 0.067471, 0.113262, 0.167589, 0.409525, 0.827326", \
           "0.034340, 0.040913, 0.067852, 0.112316, 0.167785, 0.407944, 0.832098", \
           "0.033842, 0.041229, 0.067601, 0.112662, 0.167373, 0.408159, 0.813531", \
           "0.033902, 0.041026, 0.067865, 0.112608, 0.167521, 0.408305, 0.823149", \
           "0.033657, 0.041731, 0.067368, 0.112613, 0.169551, 0.410760, 0.826647" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.384720, 0.391821, 0.411793, 0.439334, 0.470817, 0.601818, 0.830690", \
           "0.386557, 0.393530, 0.413675, 0.441258, 0.473002, 0.604814, 0.835118", \
           "0.395439, 0.402723, 0.422471, 0.450100, 0.481591, 0.612638, 0.843966", \
           "0.412625, 0.419464, 0.439480, 0.467028, 0.498629, 0.629623, 0.858188", \
           "0.431497, 0.438940, 0.459239, 0.486869, 0.518234, 0.649213, 0.877491", \
           "0.452624, 0.459830, 0.479786, 0.507176, 0.538443, 0.670448, 0.900981", \
           "0.475098, 0.482180, 0.502086, 0.529411, 0.560499, 0.690543, 0.919879" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.327012, 0.333048, 0.350024, 0.373434, 0.400194, 0.511546, 0.706087", \
           "0.328573, 0.334501, 0.351624, 0.375069, 0.402052, 0.514092, 0.709851", \
           "0.336123, 0.342314, 0.359100, 0.382585, 0.409352, 0.520743, 0.717371", \
           "0.350731, 0.356545, 0.373558, 0.396974, 0.423834, 0.535179, 0.729460", \
           "0.366772, 0.373099, 0.390353, 0.413838, 0.440499, 0.551831, 0.745868", \
           "0.384731, 0.390856, 0.407818, 0.431100, 0.457677, 0.569880, 0.765834", \
           "0.403833, 0.409853, 0.426774, 0.449999, 0.476425, 0.586962, 0.781898" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.036562, 0.046061, 0.075009, 0.116857, 0.171825, 0.415778, 0.852731", \
           "0.036200, 0.044428, 0.070869, 0.113862, 0.169437, 0.416190, 0.852402", \
           "0.036654, 0.044216, 0.070900, 0.114220, 0.171615, 0.413559, 0.852628", \
           "0.036333, 0.044782, 0.070656, 0.113835, 0.169691, 0.418598, 0.851127", \
           "0.036805, 0.044764, 0.071465, 0.114164, 0.170732, 0.416303, 0.852628", \
           "0.038300, 0.044388, 0.075163, 0.114189, 0.170333, 0.415766, 0.854144", \
           "0.036555, 0.044555, 0.074433, 0.117573, 0.171575, 0.418620, 0.852721" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.036562, 0.046061, 0.075009, 0.116857, 0.171825, 0.415778, 0.852731", \
           "0.036200, 0.044428, 0.070869, 0.113862, 0.169437, 0.416190, 0.852402", \
           "0.036654, 0.044216, 0.070900, 0.114220, 0.171615, 0.413559, 0.852628", \
           "0.036333, 0.044782, 0.070656, 0.113835, 0.169691, 0.418598, 0.851127", \
           "0.036805, 0.044764, 0.071465, 0.114164, 0.170732, 0.416303, 0.852628", \
           "0.038300, 0.044388, 0.075163, 0.114189, 0.170333, 0.415766, 0.854144", \
           "0.036555, 0.044555, 0.074433, 0.117573, 0.171575, 0.418620, 0.852721" \
         );
        }
      }
      timing() {
        related_pin : "TENB";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "DFTRAMBYP & CENB & !TCENB";
        sdf_cond : "DFTRAMBYP == 1'b1 && CENB == 1'b1 && TCENB == 1'b0";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.324664, 0.330684, 0.348712, 0.373705, 0.402345, 0.527250, 0.745318", \
           "0.326331, 0.332661, 0.350804, 0.375832, 0.404472, 0.529122, 0.745626", \
           "0.334693, 0.341126, 0.359146, 0.384188, 0.413054, 0.538148, 0.754651", \
           "0.352073, 0.358464, 0.376339, 0.401401, 0.430460, 0.554315, 0.774105", \
           "0.371768, 0.377860, 0.396386, 0.421224, 0.449830, 0.574105, 0.791645", \
           "0.392489, 0.398964, 0.416822, 0.442430, 0.471005, 0.594866, 0.812530", \
           "0.414666, 0.420833, 0.438957, 0.463786, 0.492595, 0.615368, 0.833258" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.275964, 0.281081, 0.296405, 0.317649, 0.341994, 0.448162, 0.633521", \
           "0.277381, 0.282762, 0.298184, 0.319458, 0.343801, 0.449754, 0.633782", \
           "0.284489, 0.289957, 0.305274, 0.326560, 0.351096, 0.457425, 0.641454", \
           "0.299262, 0.304695, 0.319888, 0.341190, 0.365891, 0.471168, 0.657989", \
           "0.316003, 0.321181, 0.336928, 0.358041, 0.382355, 0.487989, 0.672898", \
           "0.333616, 0.339119, 0.354299, 0.376065, 0.400354, 0.505636, 0.690651", \
           "0.352466, 0.357708, 0.373113, 0.394218, 0.418706, 0.523063, 0.708270" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.034347, 0.041355, 0.067368, 0.112296, 0.167559, 0.408915, 0.825528", \
           "0.034152, 0.041180, 0.067415, 0.113120, 0.167647, 0.409183, 0.827157", \
           "0.034080, 0.041404, 0.067292, 0.112158, 0.168511, 0.408964, 0.825495", \
           "0.033954, 0.041031, 0.067012, 0.113137, 0.170157, 0.406347, 0.827801", \
           "0.033482, 0.041154, 0.067539, 0.112583, 0.167842, 0.410532, 0.815560", \
           "0.034006, 0.041193, 0.067486, 0.112157, 0.170896, 0.410918, 0.823501", \
           "0.033912, 0.041331, 0.067393, 0.111821, 0.166587, 0.408701, 0.830165" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.034347, 0.041355, 0.067368, 0.112296, 0.167559, 0.408915, 0.825528", \
           "0.034152, 0.041180, 0.067415, 0.113120, 0.167647, 0.409183, 0.827157", \
           "0.034080, 0.041404, 0.067292, 0.112158, 0.168511, 0.408964, 0.825495", \
           "0.033954, 0.041031, 0.067012, 0.113137, 0.170157, 0.406347, 0.827801", \
           "0.033482, 0.041154, 0.067539, 0.112583, 0.167842, 0.410532, 0.815560", \
           "0.034006, 0.041193, 0.067486, 0.112157, 0.170896, 0.410918, 0.823501", \
           "0.033912, 0.041331, 0.067393, 0.111821, 0.166587, 0.408701, 0.830165" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.351280, 0.358382, 0.378354, 0.405894, 0.437377, 0.568379, 0.797251", \
           "0.352954, 0.359928, 0.380072, 0.407656, 0.439399, 0.571211, 0.801516", \
           "0.361250, 0.368533, 0.388282, 0.415910, 0.447402, 0.578449, 0.809777", \
           "0.378165, 0.385005, 0.405021, 0.432568, 0.464169, 0.595163, 0.823729", \
           "0.399085, 0.406528, 0.426827, 0.454457, 0.485822, 0.616801, 0.845079", \
           "0.423239, 0.430445, 0.450401, 0.477792, 0.509059, 0.641063, 0.871596", \
           "0.448145, 0.455227, 0.475134, 0.502458, 0.533547, 0.663590, 0.892927" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.298588, 0.304624, 0.321601, 0.345010, 0.371771, 0.483122, 0.677663", \
           "0.300011, 0.305939, 0.323061, 0.346507, 0.373490, 0.485530, 0.681289", \
           "0.307063, 0.313253, 0.330040, 0.353524, 0.380292, 0.491682, 0.688311", \
           "0.321440, 0.327254, 0.344267, 0.367683, 0.394544, 0.505889, 0.700169", \
           "0.339222, 0.345549, 0.362803, 0.386288, 0.412948, 0.524281, 0.718317", \
           "0.359753, 0.365879, 0.382841, 0.406123, 0.432700, 0.544903, 0.740857", \
           "0.380923, 0.386943, 0.403864, 0.427089, 0.453515, 0.564052, 0.758988" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.036574, 0.044275, 0.070683, 0.116702, 0.169475, 0.415271, 0.848462", \
           "0.036285, 0.044165, 0.070683, 0.119727, 0.177318, 0.416793, 0.843036", \
           "0.035985, 0.043678, 0.075180, 0.116502, 0.170077, 0.414873, 0.850324", \
           "0.036099, 0.044631, 0.072140, 0.116506, 0.169580, 0.412218, 0.833193", \
           "0.035961, 0.044623, 0.071798, 0.115814, 0.169653, 0.415653, 0.847877", \
           "0.036566, 0.044429, 0.071924, 0.113170, 0.168221, 0.417124, 0.837769", \
           "0.036858, 0.043897, 0.070452, 0.116395, 0.171677, 0.419319, 0.839067" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.036574, 0.044275, 0.070683, 0.116702, 0.169475, 0.415271, 0.848462", \
           "0.036285, 0.044165, 0.070683, 0.119727, 0.177318, 0.416793, 0.843036", \
           "0.035985, 0.043678, 0.075180, 0.116502, 0.170077, 0.414873, 0.850324", \
           "0.036099, 0.044631, 0.072140, 0.116506, 0.169580, 0.412218, 0.833193", \
           "0.035961, 0.044623, 0.071798, 0.115814, 0.169653, 0.415653, 0.847877", \
           "0.036566, 0.044429, 0.071924, 0.113170, 0.168221, 0.417124, 0.837769", \
           "0.036858, 0.043897, 0.070452, 0.116395, 0.171677, 0.419319, 0.839067" \
         );
        }
      }
      timing() {
        related_pin : "DFTRAMBYP";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "RET1N";
        sdf_cond : "RET1N == 1'b1";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.145249, 0.152350, 0.172323, 0.199863, 0.231346, 0.362347, 0.591219", \
           "0.147137, 0.154111, 0.174255, 0.201839, 0.233582, 0.365394, 0.595699", \
           "0.155879, 0.163162, 0.182911, 0.210539, 0.242031, 0.373078, 0.604406", \
           "0.172526, 0.179366, 0.199381, 0.226929, 0.258530, 0.389524, 0.618089", \
           "0.190244, 0.197687, 0.217986, 0.245616, 0.276981, 0.407960, 0.636238", \
           "0.209666, 0.216872, 0.236828, 0.264219, 0.295485, 0.427490, 0.658023", \
           "0.229217, 0.236299, 0.256206, 0.283530, 0.314619, 0.444663, 0.673999" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.123462, 0.129498, 0.146474, 0.169884, 0.196644, 0.307995, 0.502537", \
           "0.125067, 0.130994, 0.148117, 0.171563, 0.198545, 0.310585, 0.506344", \
           "0.132497, 0.138688, 0.155474, 0.178958, 0.205726, 0.317116, 0.513745", \
           "0.146647, 0.152461, 0.169474, 0.192890, 0.219751, 0.331096, 0.525376", \
           "0.161707, 0.168034, 0.185288, 0.208773, 0.235434, 0.346766, 0.540802", \
           "0.178216, 0.184341, 0.201304, 0.224586, 0.251163, 0.363366, 0.559320", \
           "0.194835, 0.200854, 0.217775, 0.241001, 0.267426, 0.377963, 0.572899" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.033759, 0.041446, 0.067276, 0.113084, 0.167649, 0.405805, 0.826217", \
           "0.033912, 0.041625, 0.067191, 0.112994, 0.167910, 0.405952, 0.828331", \
           "0.033936, 0.041635, 0.067206, 0.113148, 0.167860, 0.403694, 0.826163", \
           "0.033627, 0.041589, 0.067621, 0.112525, 0.172863, 0.404515, 0.828450", \
           "0.035102, 0.042639, 0.067711, 0.112297, 0.168022, 0.405339, 0.837969", \
           "0.033927, 0.041612, 0.068893, 0.113186, 0.169916, 0.408140, 0.834225", \
           "0.034162, 0.041599, 0.067974, 0.112048, 0.168553, 0.406249, 0.820866" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.033759, 0.041446, 0.067276, 0.113084, 0.167649, 0.405805, 0.826217", \
           "0.033912, 0.041625, 0.067191, 0.112994, 0.167910, 0.405952, 0.828331", \
           "0.033936, 0.041635, 0.067206, 0.113148, 0.167860, 0.403694, 0.826163", \
           "0.033627, 0.041589, 0.067621, 0.112525, 0.172863, 0.404515, 0.828450", \
           "0.035102, 0.042639, 0.067711, 0.112297, 0.168022, 0.405339, 0.837969", \
           "0.033927, 0.041612, 0.068893, 0.113186, 0.169916, 0.408140, 0.834225", \
           "0.034162, 0.041599, 0.067974, 0.112048, 0.168553, 0.406249, 0.820866" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.151393, 0.158494, 0.178466, 0.206007, 0.237490, 0.368491, 0.597363", \
           "0.153106, 0.160079, 0.180224, 0.207807, 0.239551, 0.371363, 0.601668", \
           "0.161540, 0.168824, 0.188572, 0.216201, 0.247692, 0.378739, 0.610067", \
           "0.178837, 0.185677, 0.205693, 0.233241, 0.264841, 0.395836, 0.624401", \
           "0.201245, 0.208688, 0.228988, 0.256617, 0.287982, 0.418961, 0.647240", \
           "0.227477, 0.234683, 0.254639, 0.282029, 0.313296, 0.445300, 0.675834", \
           "0.254766, 0.261848, 0.281754, 0.309079, 0.340167, 0.470211, 0.699547" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.128684, 0.134720, 0.151696, 0.175106, 0.201866, 0.313218, 0.507759", \
           "0.130140, 0.136068, 0.153190, 0.176636, 0.203619, 0.315659, 0.511417", \
           "0.137309, 0.143500, 0.160286, 0.183771, 0.210538, 0.321928, 0.518557", \
           "0.152012, 0.157826, 0.174839, 0.198254, 0.225115, 0.336460, 0.530741", \
           "0.171058, 0.177385, 0.194639, 0.218125, 0.244785, 0.356117, 0.550154", \
           "0.193355, 0.199481, 0.216443, 0.239725, 0.266302, 0.378505, 0.574459", \
           "0.216551, 0.222571, 0.239491, 0.262717, 0.289142, 0.399680, 0.594615" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.037224, 0.045738, 0.071136, 0.116451, 0.170966, 0.414127, 0.838373", \
           "0.035999, 0.044041, 0.070325, 0.114812, 0.172485, 0.411792, 0.839771", \
           "0.035941, 0.043922, 0.070372, 0.115161, 0.171160, 0.416080, 0.835654", \
           "0.036380, 0.043987, 0.070527, 0.113996, 0.170246, 0.416572, 0.843755", \
           "0.036087, 0.043920, 0.070814, 0.113812, 0.170051, 0.414300, 0.838366", \
           "0.038078, 0.046841, 0.073050, 0.116596, 0.177009, 0.416026, 0.836470", \
           "0.036176, 0.044109, 0.070894, 0.114989, 0.170823, 0.418061, 0.841104" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.037224, 0.045738, 0.071136, 0.116451, 0.170966, 0.414127, 0.838373", \
           "0.035999, 0.044041, 0.070325, 0.114812, 0.172485, 0.411792, 0.839771", \
           "0.035941, 0.043922, 0.070372, 0.115161, 0.171160, 0.416080, 0.835654", \
           "0.036380, 0.043987, 0.070527, 0.113996, 0.170246, 0.416572, 0.843755", \
           "0.036087, 0.043920, 0.070814, 0.113812, 0.170051, 0.414300, 0.838366", \
           "0.038078, 0.046841, 0.073050, 0.116596, 0.177009, 0.416026, 0.836470", \
           "0.036176, 0.044109, 0.070894, 0.114989, 0.170823, 0.418061, 0.841104" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "CENB";
        when : "DFTRAMBYP & TENB";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.185000, 0.185025, 0.185111, 0.185246, 0.185406, 0.186082, 0.187262", \
           "0.185000, 0.185025, 0.185111, 0.185246, 0.185406, 0.186082, 0.187262", \
           "0.185000, 0.185025, 0.185111, 0.185246, 0.185406, 0.186082, 0.187262", \
           "0.185000, 0.185025, 0.185111, 0.185246, 0.185406, 0.186082, 0.187262", \
           "0.185000, 0.185025, 0.185111, 0.185246, 0.185406, 0.186082, 0.187262", \
           "0.185000, 0.185025, 0.185111, 0.185246, 0.185406, 0.186082, 0.187262", \
           "0.185000, 0.185025, 0.185111, 0.185246, 0.185406, 0.186082, 0.187262" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.363761, 0.363786, 0.363872, 0.364007, 0.364167, 0.364843, 0.366023", \
           "0.363761, 0.363786, 0.363872, 0.364007, 0.364167, 0.364843, 0.366023", \
           "0.363761, 0.363786, 0.363872, 0.364007, 0.364167, 0.364843, 0.366023", \
           "0.363761, 0.363786, 0.363872, 0.364007, 0.364167, 0.364843, 0.366023", \
           "0.363761, 0.363786, 0.363872, 0.364007, 0.364167, 0.364843, 0.366023", \
           "0.363761, 0.363786, 0.363872, 0.364007, 0.364167, 0.364843, 0.366023", \
           "0.363761, 0.363786, 0.363872, 0.364007, 0.364167, 0.364843, 0.366023" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "TCENB";
        when : "DFTRAMBYP & !TENB";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.185000, 0.185025, 0.185111, 0.185246, 0.185406, 0.186082, 0.187262", \
           "0.185000, 0.185025, 0.185111, 0.185246, 0.185406, 0.186082, 0.187262", \
           "0.185000, 0.185025, 0.185111, 0.185246, 0.185406, 0.186082, 0.187262", \
           "0.185000, 0.185025, 0.185111, 0.185246, 0.185406, 0.186082, 0.187262", \
           "0.185000, 0.185025, 0.185111, 0.185246, 0.185406, 0.186082, 0.187262", \
           "0.185000, 0.185025, 0.185111, 0.185246, 0.185406, 0.186082, 0.187262", \
           "0.185000, 0.185025, 0.185111, 0.185246, 0.185406, 0.186082, 0.187262" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.363761, 0.363786, 0.363872, 0.364007, 0.364167, 0.364843, 0.366023", \
           "0.363761, 0.363786, 0.363872, 0.364007, 0.364167, 0.364843, 0.366023", \
           "0.363761, 0.363786, 0.363872, 0.364007, 0.364167, 0.364843, 0.366023", \
           "0.363761, 0.363786, 0.363872, 0.364007, 0.364167, 0.364843, 0.366023", \
           "0.363761, 0.363786, 0.363872, 0.364007, 0.364167, 0.364843, 0.366023", \
           "0.363761, 0.363786, 0.363872, 0.364007, 0.364167, 0.364843, 0.366023", \
           "0.363761, 0.363786, 0.363872, 0.364007, 0.364167, 0.364843, 0.366023" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "TENB";
        when : "DFTRAMBYP";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.185000, 0.185025, 0.185111, 0.185246, 0.185406, 0.186082, 0.187262", \
           "0.185000, 0.185025, 0.185111, 0.185246, 0.185406, 0.186082, 0.187262", \
           "0.185000, 0.185025, 0.185111, 0.185246, 0.185406, 0.186082, 0.187262", \
           "0.185000, 0.185025, 0.185111, 0.185246, 0.185406, 0.186082, 0.187262", \
           "0.185000, 0.185025, 0.185111, 0.185246, 0.185406, 0.186082, 0.187262", \
           "0.185000, 0.185025, 0.185111, 0.185246, 0.185406, 0.186082, 0.187262", \
           "0.185000, 0.185025, 0.185111, 0.185246, 0.185406, 0.186082, 0.187262" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.363761, 0.363786, 0.363872, 0.364007, 0.364167, 0.364843, 0.366023", \
           "0.363761, 0.363786, 0.363872, 0.364007, 0.364167, 0.364843, 0.366023", \
           "0.363761, 0.363786, 0.363872, 0.364007, 0.364167, 0.364843, 0.366023", \
           "0.363761, 0.363786, 0.363872, 0.364007, 0.364167, 0.364843, 0.366023", \
           "0.363761, 0.363786, 0.363872, 0.364007, 0.364167, 0.364843, 0.366023", \
           "0.363761, 0.363786, 0.363872, 0.364007, 0.364167, 0.364843, 0.366023", \
           "0.363761, 0.363786, 0.363872, 0.364007, 0.364167, 0.364843, 0.366023" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "DFTRAMBYP";
        when : "RET1N";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.037000, 0.037005, 0.037022, 0.037049, 0.037081, 0.037216, 0.037452", \
           "0.037000, 0.037005, 0.037022, 0.037049, 0.037081, 0.037216, 0.037452", \
           "0.037000, 0.037005, 0.037022, 0.037049, 0.037081, 0.037216, 0.037452", \
           "0.037000, 0.037005, 0.037022, 0.037049, 0.037081, 0.037216, 0.037452", \
           "0.037000, 0.037005, 0.037022, 0.037049, 0.037081, 0.037216, 0.037452", \
           "0.037000, 0.037005, 0.037022, 0.037049, 0.037081, 0.037216, 0.037452", \
           "0.037000, 0.037005, 0.037022, 0.037049, 0.037081, 0.037216, 0.037452" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.072752, 0.072757, 0.072774, 0.072801, 0.072833, 0.072969, 0.073205", \
           "0.072752, 0.072757, 0.072774, 0.072801, 0.072833, 0.072969, 0.073205", \
           "0.072752, 0.072757, 0.072774, 0.072801, 0.072833, 0.072969, 0.073205", \
           "0.072752, 0.072757, 0.072774, 0.072801, 0.072833, 0.072969, 0.073205", \
           "0.072752, 0.072757, 0.072774, 0.072801, 0.072833, 0.072969, 0.073205", \
           "0.072752, 0.072757, 0.072774, 0.072801, 0.072833, 0.072969, 0.073205", \
           "0.072752, 0.072757, 0.072774, 0.072801, 0.072833, 0.072969, 0.073205" \
         );
        }
      }
    }
    pin(WENYB) {
      direction : output;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      power_down_function : "!VDDPE + !VDDCE + VSSE";
      max_capacitance : 0.186000;
      max_transition : 0.544800;
      timing() {
        related_pin : "WENB";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "DFTRAMBYP & TENB";
        sdf_cond : "DFTRAMBYP == 1'b1 && TENB == 1'b1";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.137351, 0.143371, 0.161398, 0.186391, 0.215032, 0.339937, 0.558005", \
           "0.138492, 0.144822, 0.162966, 0.187994, 0.216633, 0.341283, 0.557787", \
           "0.145015, 0.151447, 0.169468, 0.194510, 0.223376, 0.348470, 0.564973", \
           "0.160474, 0.166865, 0.184739, 0.209801, 0.238860, 0.362716, 0.582505", \
           "0.179140, 0.185232, 0.203758, 0.228596, 0.257201, 0.381477, 0.599017", \
           "0.200141, 0.206616, 0.224474, 0.250082, 0.278657, 0.402518, 0.620183", \
           "0.222281, 0.228448, 0.246572, 0.271401, 0.300211, 0.422984, 0.640873" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.116748, 0.121865, 0.137189, 0.158433, 0.182777, 0.288946, 0.474304", \
           "0.117718, 0.123099, 0.138521, 0.159795, 0.184138, 0.290091, 0.474119", \
           "0.123263, 0.128730, 0.144048, 0.165333, 0.189870, 0.296199, 0.480227", \
           "0.136403, 0.141835, 0.157028, 0.178331, 0.203031, 0.308308, 0.495130", \
           "0.152269, 0.157447, 0.173194, 0.194307, 0.218621, 0.324256, 0.509164", \
           "0.170120, 0.175624, 0.190803, 0.212570, 0.236859, 0.342141, 0.527155", \
           "0.188939, 0.194181, 0.209586, 0.230691, 0.255179, 0.359536, 0.544742" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.034715, 0.041634, 0.068582, 0.113164, 0.171925, 0.405268, 0.831088", \
           "0.034787, 0.041873, 0.068114, 0.113047, 0.169420, 0.404392, 0.800339", \
           "0.034522, 0.041734, 0.068193, 0.112882, 0.167965, 0.406273, 0.823844", \
           "0.034782, 0.042013, 0.068221, 0.115598, 0.170419, 0.400196, 0.826875", \
           "0.034476, 0.042030, 0.068195, 0.113540, 0.169867, 0.405572, 0.831855", \
           "0.034967, 0.043279, 0.069401, 0.113823, 0.168521, 0.411662, 0.827288", \
           "0.034777, 0.041858, 0.068502, 0.112285, 0.170891, 0.404348, 0.802672" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.034715, 0.041634, 0.068582, 0.113164, 0.171925, 0.405268, 0.831088", \
           "0.034787, 0.041873, 0.068114, 0.113047, 0.169420, 0.404392, 0.800339", \
           "0.034522, 0.041734, 0.068193, 0.112882, 0.167965, 0.406273, 0.823844", \
           "0.034782, 0.042013, 0.068221, 0.115598, 0.170419, 0.400196, 0.826875", \
           "0.034476, 0.042030, 0.068195, 0.113540, 0.169867, 0.405572, 0.831855", \
           "0.034967, 0.043279, 0.069401, 0.113823, 0.168521, 0.411662, 0.827288", \
           "0.034777, 0.041858, 0.068502, 0.112285, 0.170891, 0.404348, 0.802672" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.139466, 0.146567, 0.166540, 0.194080, 0.225563, 0.356565, 0.585437", \
           "0.140638, 0.147612, 0.167756, 0.195340, 0.227084, 0.358895, 0.589200", \
           "0.146808, 0.154091, 0.173839, 0.201468, 0.232960, 0.364007, 0.595335", \
           "0.160222, 0.167061, 0.187077, 0.214625, 0.246226, 0.377220, 0.605785", \
           "0.177052, 0.184496, 0.204795, 0.232424, 0.263789, 0.394768, 0.623047", \
           "0.195621, 0.202827, 0.222783, 0.250173, 0.281440, 0.413444, 0.643978", \
           "0.213922, 0.221003, 0.240910, 0.268234, 0.299323, 0.429367, 0.658703" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.118546, 0.124582, 0.141559, 0.164968, 0.191729, 0.303080, 0.497621", \
           "0.119543, 0.125470, 0.142593, 0.166039, 0.193021, 0.305061, 0.500820", \
           "0.124787, 0.130978, 0.147764, 0.171248, 0.198016, 0.309406, 0.506035", \
           "0.136188, 0.142002, 0.159015, 0.182431, 0.209292, 0.320637, 0.514917", \
           "0.150494, 0.156821, 0.174075, 0.197561, 0.224221, 0.335553, 0.529590", \
           "0.166278, 0.172403, 0.189365, 0.212647, 0.239224, 0.351428, 0.547381", \
           "0.181833, 0.187853, 0.204774, 0.227999, 0.254425, 0.364962, 0.559898" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.037167, 0.044582, 0.069971, 0.113326, 0.167071, 0.413830, 0.835043", \
           "0.037098, 0.044376, 0.071066, 0.113586, 0.171625, 0.414522, 0.832779", \
           "0.037095, 0.046549, 0.075511, 0.117248, 0.168050, 0.408923, 0.826925", \
           "0.036722, 0.044785, 0.074793, 0.116702, 0.166254, 0.409686, 0.819148", \
           "0.037399, 0.047083, 0.070052, 0.113165, 0.168007, 0.407122, 0.823977", \
           "0.037087, 0.045144, 0.074142, 0.118014, 0.174157, 0.407915, 0.825746", \
           "0.036750, 0.045092, 0.070817, 0.114118, 0.169116, 0.407885, 0.826102" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.037167, 0.044582, 0.069971, 0.113326, 0.167071, 0.413830, 0.835043", \
           "0.037098, 0.044376, 0.071066, 0.113586, 0.171625, 0.414522, 0.832779", \
           "0.037095, 0.046549, 0.075511, 0.117248, 0.168050, 0.408923, 0.826925", \
           "0.036722, 0.044785, 0.074793, 0.116702, 0.166254, 0.409686, 0.819148", \
           "0.037399, 0.047083, 0.070052, 0.113165, 0.168007, 0.407122, 0.823977", \
           "0.037087, 0.045144, 0.074142, 0.118014, 0.174157, 0.407915, 0.825746", \
           "0.036750, 0.045092, 0.070817, 0.114118, 0.169116, 0.407885, 0.826102" \
         );
        }
      }
      timing() {
        related_pin : "TWENB";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "DFTRAMBYP & !TENB";
        sdf_cond : "DFTRAMBYP == 1'b1 && TENB == 1'b0";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.182940, 0.188960, 0.206987, 0.231980, 0.260621, 0.385526, 0.603594", \
           "0.184081, 0.190411, 0.208555, 0.233583, 0.262222, 0.386872, 0.603376", \
           "0.190604, 0.197036, 0.215057, 0.240099, 0.268965, 0.394059, 0.610562", \
           "0.206063, 0.212454, 0.230328, 0.255390, 0.284449, 0.408305, 0.628094", \
           "0.224729, 0.230821, 0.249347, 0.274185, 0.302790, 0.427066, 0.644606", \
           "0.245730, 0.252205, 0.270063, 0.295671, 0.324246, 0.448107, 0.665772", \
           "0.267870, 0.274037, 0.292161, 0.316990, 0.345800, 0.468573, 0.686462" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.155499, 0.160616, 0.175939, 0.197183, 0.221528, 0.327697, 0.513055", \
           "0.156469, 0.161849, 0.177271, 0.198545, 0.222889, 0.328841, 0.512870", \
           "0.162013, 0.167481, 0.182798, 0.204084, 0.228620, 0.334950, 0.518978", \
           "0.175153, 0.180586, 0.195779, 0.217081, 0.241782, 0.347059, 0.533880", \
           "0.191019, 0.196198, 0.211945, 0.233058, 0.257372, 0.363006, 0.547915", \
           "0.208871, 0.214375, 0.229554, 0.251320, 0.275609, 0.380891, 0.565906", \
           "0.227690, 0.232931, 0.248337, 0.269442, 0.293930, 0.398287, 0.583493" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.034715, 0.041634, 0.068582, 0.113164, 0.171925, 0.405268, 0.831088", \
           "0.034787, 0.041873, 0.068114, 0.113047, 0.169420, 0.404392, 0.800339", \
           "0.034522, 0.041734, 0.068193, 0.112882, 0.167965, 0.406273, 0.823844", \
           "0.034782, 0.042013, 0.068221, 0.115598, 0.170419, 0.400196, 0.826875", \
           "0.034476, 0.042030, 0.068195, 0.113540, 0.169867, 0.405572, 0.831855", \
           "0.034967, 0.043279, 0.069401, 0.113823, 0.168521, 0.411662, 0.827288", \
           "0.034777, 0.041858, 0.068502, 0.112285, 0.170891, 0.404348, 0.802672" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.034715, 0.041634, 0.068582, 0.113164, 0.171925, 0.405268, 0.831088", \
           "0.034787, 0.041873, 0.068114, 0.113047, 0.169420, 0.404392, 0.800339", \
           "0.034522, 0.041734, 0.068193, 0.112882, 0.167965, 0.406273, 0.823844", \
           "0.034782, 0.042013, 0.068221, 0.115598, 0.170419, 0.400196, 0.826875", \
           "0.034476, 0.042030, 0.068195, 0.113540, 0.169867, 0.405572, 0.831855", \
           "0.034967, 0.043279, 0.069401, 0.113823, 0.168521, 0.411662, 0.827288", \
           "0.034777, 0.041858, 0.068502, 0.112285, 0.170891, 0.404348, 0.802672" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.183469, 0.190570, 0.210542, 0.238083, 0.269566, 0.400567, 0.629439", \
           "0.184641, 0.191614, 0.211759, 0.239342, 0.271086, 0.402898, 0.633203", \
           "0.190810, 0.198094, 0.217842, 0.245471, 0.276962, 0.408009, 0.639338", \
           "0.204224, 0.211064, 0.231080, 0.258627, 0.290228, 0.421222, 0.649788", \
           "0.221055, 0.228498, 0.248797, 0.276427, 0.307792, 0.438771, 0.667050", \
           "0.239623, 0.246830, 0.266785, 0.294176, 0.325443, 0.457447, 0.687980", \
           "0.257924, 0.265006, 0.284913, 0.312237, 0.343326, 0.473369, 0.702706" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.155948, 0.161985, 0.178961, 0.202370, 0.229131, 0.340482, 0.535023", \
           "0.156945, 0.162872, 0.179995, 0.203441, 0.230423, 0.342463, 0.538222", \
           "0.162189, 0.168380, 0.185166, 0.208650, 0.235418, 0.346808, 0.543437", \
           "0.173591, 0.179404, 0.196418, 0.219833, 0.246694, 0.358039, 0.552320", \
           "0.187897, 0.194223, 0.211478, 0.234963, 0.261623, 0.372955, 0.566992", \
           "0.203680, 0.209805, 0.226768, 0.250049, 0.276626, 0.388830, 0.584783", \
           "0.219236, 0.225255, 0.242176, 0.265401, 0.291827, 0.402364, 0.597300" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.037167, 0.044582, 0.069971, 0.113326, 0.167071, 0.413830, 0.835043", \
           "0.037098, 0.044376, 0.071066, 0.113586, 0.171625, 0.414522, 0.832779", \
           "0.037095, 0.046549, 0.075511, 0.117248, 0.168050, 0.408923, 0.826925", \
           "0.036722, 0.044785, 0.074793, 0.116702, 0.166254, 0.409686, 0.819148", \
           "0.037399, 0.047083, 0.070052, 0.113165, 0.168007, 0.407122, 0.823977", \
           "0.037087, 0.045144, 0.074142, 0.118014, 0.174157, 0.407915, 0.825746", \
           "0.036750, 0.045092, 0.070817, 0.114118, 0.169116, 0.407885, 0.826102" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.037167, 0.044582, 0.069971, 0.113326, 0.167071, 0.413830, 0.835043", \
           "0.037098, 0.044376, 0.071066, 0.113586, 0.171625, 0.414522, 0.832779", \
           "0.037095, 0.046549, 0.075511, 0.117248, 0.168050, 0.408923, 0.826925", \
           "0.036722, 0.044785, 0.074793, 0.116702, 0.166254, 0.409686, 0.819148", \
           "0.037399, 0.047083, 0.070052, 0.113165, 0.168007, 0.407122, 0.823977", \
           "0.037087, 0.045144, 0.074142, 0.118014, 0.174157, 0.407915, 0.825746", \
           "0.036750, 0.045092, 0.070817, 0.114118, 0.169116, 0.407885, 0.826102" \
         );
        }
      }
      timing() {
        related_pin : "DFTRAMBYP";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "RET1N";
        sdf_cond : "RET1N == 1'b1";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.252945, 0.258965, 0.276993, 0.301986, 0.330626, 0.455531, 0.673599", \
           "0.254620, 0.260950, 0.279094, 0.304122, 0.332761, 0.457412, 0.673916", \
           "0.262904, 0.269337, 0.287357, 0.312399, 0.341265, 0.466359, 0.682862", \
           "0.279751, 0.286142, 0.304017, 0.329078, 0.358138, 0.481993, 0.701783", \
           "0.298192, 0.304284, 0.322810, 0.347648, 0.376253, 0.500529, 0.718069", \
           "0.317083, 0.323558, 0.341416, 0.367024, 0.395599, 0.519460, 0.737124", \
           "0.336650, 0.342817, 0.360941, 0.385770, 0.414580, 0.537353, 0.755242" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.215003, 0.220120, 0.235444, 0.256688, 0.281032, 0.387201, 0.572559", \
           "0.216427, 0.221808, 0.237230, 0.258504, 0.282847, 0.388800, 0.572828", \
           "0.223468, 0.228936, 0.244253, 0.265539, 0.290075, 0.396405, 0.580433", \
           "0.237788, 0.243221, 0.258414, 0.279716, 0.304417, 0.409694, 0.596515", \
           "0.253463, 0.258641, 0.274389, 0.295501, 0.319815, 0.425450, 0.610358", \
           "0.269521, 0.275024, 0.290204, 0.311970, 0.336259, 0.441541, 0.626556", \
           "0.286153, 0.291394, 0.306800, 0.327905, 0.352393, 0.456750, 0.641956" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.043680, 0.051332, 0.080156, 0.128868, 0.187843, 0.434508, 0.870169", \
           "0.043379, 0.051032, 0.079824, 0.128033, 0.187399, 0.432420, 0.872841", \
           "0.043324, 0.050994, 0.080188, 0.128535, 0.186983, 0.436786, 0.869994", \
           "0.044089, 0.051717, 0.081520, 0.130501, 0.188705, 0.433298, 0.877833", \
           "0.044177, 0.051736, 0.081590, 0.129710, 0.191699, 0.431313, 0.882051", \
           "0.043820, 0.052549, 0.080874, 0.128884, 0.189248, 0.437667, 0.874673", \
           "0.044870, 0.052203, 0.080930, 0.129067, 0.189091, 0.437776, 0.872891" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.043680, 0.051332, 0.080156, 0.128868, 0.187843, 0.434508, 0.870169", \
           "0.043379, 0.051032, 0.079824, 0.128033, 0.187399, 0.432420, 0.872841", \
           "0.043324, 0.050994, 0.080188, 0.128535, 0.186983, 0.436786, 0.869994", \
           "0.044089, 0.051717, 0.081520, 0.130501, 0.188705, 0.433298, 0.877833", \
           "0.044177, 0.051736, 0.081590, 0.129710, 0.191699, 0.431313, 0.882051", \
           "0.043820, 0.052549, 0.080874, 0.128884, 0.189248, 0.437667, 0.874673", \
           "0.044870, 0.052203, 0.080930, 0.129067, 0.189091, 0.437776, 0.872891" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.262434, 0.269535, 0.289508, 0.317048, 0.348531, 0.479533, 0.708405", \
           "0.264148, 0.271121, 0.291265, 0.318849, 0.350593, 0.482404, 0.712709", \
           "0.272582, 0.279865, 0.299613, 0.327242, 0.358733, 0.489780, 0.721109", \
           "0.289879, 0.296718, 0.316734, 0.344282, 0.375883, 0.506877, 0.735442", \
           "0.312287, 0.319730, 0.340029, 0.367659, 0.399024, 0.530003, 0.758281", \
           "0.338518, 0.345724, 0.365680, 0.393071, 0.424337, 0.556342, 0.786875", \
           "0.365807, 0.372889, 0.392796, 0.420120, 0.451209, 0.581253, 0.810589" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.223069, 0.229105, 0.246081, 0.269491, 0.296251, 0.407603, 0.602144", \
           "0.224525, 0.230453, 0.247576, 0.271021, 0.298004, 0.410044, 0.605803", \
           "0.231694, 0.237885, 0.254671, 0.278156, 0.304923, 0.416313, 0.612942", \
           "0.246397, 0.252211, 0.269224, 0.292640, 0.319500, 0.430845, 0.625126", \
           "0.265444, 0.271770, 0.289025, 0.312510, 0.339170, 0.450502, 0.644539", \
           "0.287741, 0.293866, 0.310828, 0.334110, 0.360687, 0.472891, 0.668844", \
           "0.310936, 0.316956, 0.333876, 0.357102, 0.383527, 0.494065, 0.689000" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.044961, 0.052656, 0.080869, 0.126494, 0.182695, 0.426667, 0.850069", \
           "0.044956, 0.052663, 0.080495, 0.125910, 0.182208, 0.423151, 0.846306", \
           "0.044899, 0.052668, 0.080643, 0.125776, 0.182048, 0.423376, 0.845473", \
           "0.046188, 0.053807, 0.081440, 0.127233, 0.182987, 0.430608, 0.847533", \
           "0.045587, 0.053293, 0.080934, 0.126821, 0.182645, 0.424837, 0.843857", \
           "0.045798, 0.053469, 0.080622, 0.126894, 0.183381, 0.429610, 0.848049", \
           "0.045136, 0.053189, 0.080237, 0.125782, 0.182334, 0.424359, 0.846797" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.044961, 0.052656, 0.080869, 0.126494, 0.182695, 0.426667, 0.850069", \
           "0.044956, 0.052663, 0.080495, 0.125910, 0.182208, 0.423151, 0.846306", \
           "0.044899, 0.052668, 0.080643, 0.125776, 0.182048, 0.423376, 0.845473", \
           "0.046188, 0.053807, 0.081440, 0.127233, 0.182987, 0.430608, 0.847533", \
           "0.045587, 0.053293, 0.080934, 0.126821, 0.182645, 0.424837, 0.843857", \
           "0.045798, 0.053469, 0.080622, 0.126894, 0.183381, 0.429610, 0.848049", \
           "0.045136, 0.053189, 0.080237, 0.125782, 0.182334, 0.424359, 0.846797" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "WENB";
        when : "DFTRAMBYP & TENB";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.205791, 0.205815, 0.205902, 0.206037, 0.206197, 0.206873, 0.208053", \
           "0.205791, 0.205815, 0.205902, 0.206037, 0.206197, 0.206873, 0.208053", \
           "0.205791, 0.205815, 0.205902, 0.206037, 0.206197, 0.206873, 0.208053", \
           "0.205791, 0.205815, 0.205902, 0.206037, 0.206197, 0.206873, 0.208053", \
           "0.205791, 0.205815, 0.205902, 0.206037, 0.206197, 0.206873, 0.208053", \
           "0.205791, 0.205815, 0.205902, 0.206037, 0.206197, 0.206873, 0.208053", \
           "0.205791, 0.205815, 0.205902, 0.206037, 0.206197, 0.206873, 0.208053" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.233730, 0.233755, 0.233841, 0.233976, 0.234136, 0.234812, 0.235992", \
           "0.233730, 0.233755, 0.233841, 0.233976, 0.234136, 0.234812, 0.235992", \
           "0.233730, 0.233755, 0.233841, 0.233976, 0.234136, 0.234812, 0.235992", \
           "0.233730, 0.233755, 0.233841, 0.233976, 0.234136, 0.234812, 0.235992", \
           "0.233730, 0.233755, 0.233841, 0.233976, 0.234136, 0.234812, 0.235992", \
           "0.233730, 0.233755, 0.233841, 0.233976, 0.234136, 0.234812, 0.235992", \
           "0.233730, 0.233755, 0.233841, 0.233976, 0.234136, 0.234812, 0.235992" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "TWENB";
        when : "DFTRAMBYP & !TENB";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.205791, 0.205815, 0.205902, 0.206037, 0.206197, 0.206873, 0.208053", \
           "0.205791, 0.205815, 0.205902, 0.206037, 0.206197, 0.206873, 0.208053", \
           "0.205791, 0.205815, 0.205902, 0.206037, 0.206197, 0.206873, 0.208053", \
           "0.205791, 0.205815, 0.205902, 0.206037, 0.206197, 0.206873, 0.208053", \
           "0.205791, 0.205815, 0.205902, 0.206037, 0.206197, 0.206873, 0.208053", \
           "0.205791, 0.205815, 0.205902, 0.206037, 0.206197, 0.206873, 0.208053", \
           "0.205791, 0.205815, 0.205902, 0.206037, 0.206197, 0.206873, 0.208053" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.233730, 0.233755, 0.233841, 0.233976, 0.234136, 0.234812, 0.235992", \
           "0.233730, 0.233755, 0.233841, 0.233976, 0.234136, 0.234812, 0.235992", \
           "0.233730, 0.233755, 0.233841, 0.233976, 0.234136, 0.234812, 0.235992", \
           "0.233730, 0.233755, 0.233841, 0.233976, 0.234136, 0.234812, 0.235992", \
           "0.233730, 0.233755, 0.233841, 0.233976, 0.234136, 0.234812, 0.235992", \
           "0.233730, 0.233755, 0.233841, 0.233976, 0.234136, 0.234812, 0.235992", \
           "0.233730, 0.233755, 0.233841, 0.233976, 0.234136, 0.234812, 0.235992" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "TENB";
        when : "DFTRAMBYP";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.205791, 0.205815, 0.205902, 0.206037, 0.206197, 0.206873, 0.208053", \
           "0.205791, 0.205815, 0.205902, 0.206037, 0.206197, 0.206873, 0.208053", \
           "0.205791, 0.205815, 0.205902, 0.206037, 0.206197, 0.206873, 0.208053", \
           "0.205791, 0.205815, 0.205902, 0.206037, 0.206197, 0.206873, 0.208053", \
           "0.205791, 0.205815, 0.205902, 0.206037, 0.206197, 0.206873, 0.208053", \
           "0.205791, 0.205815, 0.205902, 0.206037, 0.206197, 0.206873, 0.208053", \
           "0.205791, 0.205815, 0.205902, 0.206037, 0.206197, 0.206873, 0.208053" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.233730, 0.233755, 0.233841, 0.233976, 0.234136, 0.234812, 0.235992", \
           "0.233730, 0.233755, 0.233841, 0.233976, 0.234136, 0.234812, 0.235992", \
           "0.233730, 0.233755, 0.233841, 0.233976, 0.234136, 0.234812, 0.235992", \
           "0.233730, 0.233755, 0.233841, 0.233976, 0.234136, 0.234812, 0.235992", \
           "0.233730, 0.233755, 0.233841, 0.233976, 0.234136, 0.234812, 0.235992", \
           "0.233730, 0.233755, 0.233841, 0.233976, 0.234136, 0.234812, 0.235992", \
           "0.233730, 0.233755, 0.233841, 0.233976, 0.234136, 0.234812, 0.235992" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "DFTRAMBYP";
        when : "RET1N";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.041158, 0.041163, 0.041180, 0.041207, 0.041239, 0.041375, 0.041611", \
           "0.041158, 0.041163, 0.041180, 0.041207, 0.041239, 0.041375, 0.041611", \
           "0.041158, 0.041163, 0.041180, 0.041207, 0.041239, 0.041375, 0.041611", \
           "0.041158, 0.041163, 0.041180, 0.041207, 0.041239, 0.041375, 0.041611", \
           "0.041158, 0.041163, 0.041180, 0.041207, 0.041239, 0.041375, 0.041611", \
           "0.041158, 0.041163, 0.041180, 0.041207, 0.041239, 0.041375, 0.041611", \
           "0.041158, 0.041163, 0.041180, 0.041207, 0.041239, 0.041375, 0.041611" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.046746, 0.046751, 0.046768, 0.046795, 0.046827, 0.046962, 0.047198", \
           "0.046746, 0.046751, 0.046768, 0.046795, 0.046827, 0.046962, 0.047198", \
           "0.046746, 0.046751, 0.046768, 0.046795, 0.046827, 0.046962, 0.047198", \
           "0.046746, 0.046751, 0.046768, 0.046795, 0.046827, 0.046962, 0.047198", \
           "0.046746, 0.046751, 0.046768, 0.046795, 0.046827, 0.046962, 0.047198", \
           "0.046746, 0.046751, 0.046768, 0.046795, 0.046827, 0.046962, 0.047198", \
           "0.046746, 0.046751, 0.046768, 0.046795, 0.046827, 0.046962, 0.047198" \
         );
        }
      }
      timing() {
        related_pin : "TENB";
        timing_type : combinational;
        timing_sense : negative_unate;
        when : "DFTRAMBYP & !WENB & TWENB";
        sdf_cond : "DFTRAMBYP == 1'b1 && WENB == 1'b0 && TWENB == 1'b1";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.350667, 0.356687, 0.374715, 0.399708, 0.428349, 0.553253, 0.771322", \
           "0.352093, 0.358423, 0.376567, 0.401595, 0.430234, 0.554884, 0.771388", \
           "0.359773, 0.366205, 0.384226, 0.409268, 0.438134, 0.563227, 0.779731", \
           "0.376693, 0.383084, 0.400958, 0.426020, 0.455079, 0.578935, 0.798724", \
           "0.397517, 0.403610, 0.422136, 0.446974, 0.475579, 0.599855, 0.817394", \
           "0.419571, 0.426046, 0.443904, 0.469512, 0.498088, 0.621948, 0.839613", \
           "0.442127, 0.448294, 0.466418, 0.491247, 0.520056, 0.642829, 0.860719" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.298067, 0.303184, 0.318508, 0.339752, 0.364096, 0.470265, 0.655624", \
           "0.299279, 0.304659, 0.320082, 0.341355, 0.365699, 0.471652, 0.655680", \
           "0.305807, 0.311274, 0.326592, 0.347878, 0.372414, 0.478743, 0.662771", \
           "0.320189, 0.325621, 0.340814, 0.362117, 0.386817, 0.492094, 0.678916", \
           "0.337889, 0.343068, 0.358815, 0.379928, 0.404242, 0.509876, 0.694785", \
           "0.356636, 0.362139, 0.377319, 0.399085, 0.423374, 0.528656, 0.713671", \
           "0.375808, 0.381050, 0.396455, 0.417560, 0.442048, 0.546405, 0.731611" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.043307, 0.051169, 0.080047, 0.129019, 0.187800, 0.439904, 0.875919", \
           "0.043358, 0.051036, 0.080180, 0.128992, 0.188200, 0.438148, 0.875983", \
           "0.043135, 0.051106, 0.079999, 0.129157, 0.188189, 0.439224, 0.861595", \
           "0.043325, 0.051153, 0.080062, 0.129045, 0.188267, 0.438542, 0.875649", \
           "0.043294, 0.051121, 0.080092, 0.128722, 0.188087, 0.438705, 0.869955", \
           "0.043375, 0.051152, 0.080176, 0.130331, 0.188128, 0.443441, 0.874630", \
           "0.043241, 0.051231, 0.080219, 0.129356, 0.188827, 0.439148, 0.866121" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.043307, 0.051169, 0.080047, 0.129019, 0.187800, 0.439904, 0.875919", \
           "0.043358, 0.051036, 0.080180, 0.128992, 0.188200, 0.438148, 0.875983", \
           "0.043135, 0.051106, 0.079999, 0.129157, 0.188189, 0.439224, 0.861595", \
           "0.043325, 0.051153, 0.080062, 0.129045, 0.188267, 0.438542, 0.875649", \
           "0.043294, 0.051121, 0.080092, 0.128722, 0.188087, 0.438705, 0.869955", \
           "0.043375, 0.051152, 0.080176, 0.130331, 0.188128, 0.443441, 0.874630", \
           "0.043241, 0.051231, 0.080219, 0.129356, 0.188827, 0.439148, 0.866121" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.360087, 0.367188, 0.387161, 0.414701, 0.446184, 0.577186, 0.806058", \
           "0.361886, 0.368859, 0.389004, 0.416587, 0.448331, 0.580143, 0.810447", \
           "0.370922, 0.378206, 0.397954, 0.425583, 0.457074, 0.588121, 0.819449", \
           "0.387781, 0.394621, 0.414636, 0.442184, 0.473785, 0.604779, 0.833344", \
           "0.406655, 0.414099, 0.434398, 0.462028, 0.493393, 0.624372, 0.852650", \
           "0.427861, 0.435067, 0.455022, 0.482413, 0.513680, 0.645684, 0.876217", \
           "0.450360, 0.457442, 0.477349, 0.504673, 0.535762, 0.665806, 0.895142" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.306074, 0.312110, 0.329087, 0.352496, 0.379257, 0.490608, 0.685149", \
           "0.307603, 0.313530, 0.330653, 0.354099, 0.381081, 0.493121, 0.688880", \
           "0.315284, 0.321475, 0.338261, 0.361745, 0.388513, 0.499903, 0.696532", \
           "0.329614, 0.335428, 0.352441, 0.375857, 0.402717, 0.514062, 0.708343", \
           "0.345657, 0.351984, 0.369238, 0.392723, 0.419384, 0.530716, 0.724753", \
           "0.363681, 0.369807, 0.386769, 0.410051, 0.436628, 0.548831, 0.744785", \
           "0.382806, 0.388826, 0.405746, 0.428972, 0.455397, 0.565935, 0.760870" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.044872, 0.052450, 0.080142, 0.126231, 0.182717, 0.426990, 0.844224", \
           "0.044853, 0.052467, 0.080084, 0.126134, 0.182615, 0.426355, 0.847464", \
           "0.044790, 0.052483, 0.080105, 0.126259, 0.182571, 0.427079, 0.847897", \
           "0.044785, 0.052427, 0.080044, 0.125945, 0.182369, 0.426080, 0.862156", \
           "0.044808, 0.052443, 0.080184, 0.126028, 0.182459, 0.426554, 0.843677", \
           "0.044816, 0.052516, 0.080351, 0.126208, 0.182511, 0.425225, 0.857086", \
           "0.044854, 0.052459, 0.080142, 0.126355, 0.182381, 0.425226, 0.844252" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.044872, 0.052450, 0.080142, 0.126231, 0.182717, 0.426990, 0.844224", \
           "0.044853, 0.052467, 0.080084, 0.126134, 0.182615, 0.426355, 0.847464", \
           "0.044790, 0.052483, 0.080105, 0.126259, 0.182571, 0.427079, 0.847897", \
           "0.044785, 0.052427, 0.080044, 0.125945, 0.182369, 0.426080, 0.862156", \
           "0.044808, 0.052443, 0.080184, 0.126028, 0.182459, 0.426554, 0.843677", \
           "0.044816, 0.052516, 0.080351, 0.126208, 0.182511, 0.425225, 0.857086", \
           "0.044854, 0.052459, 0.080142, 0.126355, 0.182381, 0.425226, 0.844252" \
         );
        }
      }
      timing() {
        related_pin : "TENB";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "DFTRAMBYP & WENB & !TWENB";
        sdf_cond : "DFTRAMBYP == 1'b1 && WENB == 1'b1 && TWENB == 1'b0";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.381270, 0.387290, 0.405318, 0.430311, 0.458952, 0.583856, 0.801925", \
           "0.382951, 0.389281, 0.407425, 0.432453, 0.461092, 0.585742, 0.802246", \
           "0.391568, 0.398001, 0.416021, 0.441063, 0.469929, 0.595023, 0.811526", \
           "0.408345, 0.414736, 0.432611, 0.457672, 0.486732, 0.610587, 0.830377", \
           "0.427936, 0.434029, 0.452555, 0.477393, 0.505998, 0.630274, 0.847813", \
           "0.448707, 0.455182, 0.473040, 0.498648, 0.527223, 0.651084, 0.868748", \
           "0.471679, 0.477846, 0.495969, 0.520799, 0.549608, 0.672381, 0.890271" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.324080, 0.329197, 0.344520, 0.365764, 0.390109, 0.496278, 0.681636", \
           "0.325509, 0.330889, 0.346311, 0.367585, 0.391928, 0.497881, 0.681909", \
           "0.332833, 0.338301, 0.353618, 0.374904, 0.399440, 0.505769, 0.689798", \
           "0.347094, 0.352526, 0.367719, 0.389022, 0.413722, 0.518999, 0.705820", \
           "0.363746, 0.368924, 0.384672, 0.405784, 0.430098, 0.535733, 0.720641", \
           "0.381401, 0.386905, 0.402084, 0.423851, 0.448139, 0.553421, 0.738436", \
           "0.400927, 0.406169, 0.421574, 0.442679, 0.467167, 0.571524, 0.756730" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.043388, 0.051197, 0.080277, 0.129069, 0.188908, 0.436428, 0.868225", \
           "0.043428, 0.051226, 0.080274, 0.129270, 0.188350, 0.436550, 0.868925", \
           "0.043211, 0.051042, 0.080005, 0.129198, 0.188495, 0.435593, 0.870418", \
           "0.043360, 0.051192, 0.080018, 0.129296, 0.188561, 0.440003, 0.865497", \
           "0.043120, 0.051085, 0.080058, 0.129100, 0.188184, 0.437100, 0.848798", \
           "0.043177, 0.051238, 0.080230, 0.129141, 0.188004, 0.438559, 0.854073", \
           "0.043833, 0.051893, 0.080136, 0.129276, 0.192227, 0.436106, 0.870541" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.043388, 0.051197, 0.080277, 0.129069, 0.188908, 0.436428, 0.868225", \
           "0.043428, 0.051226, 0.080274, 0.129270, 0.188350, 0.436550, 0.868925", \
           "0.043211, 0.051042, 0.080005, 0.129198, 0.188495, 0.435593, 0.870418", \
           "0.043360, 0.051192, 0.080018, 0.129296, 0.188561, 0.440003, 0.865497", \
           "0.043120, 0.051085, 0.080058, 0.129100, 0.188184, 0.437100, 0.848798", \
           "0.043177, 0.051238, 0.080230, 0.129141, 0.188004, 0.438559, 0.854073", \
           "0.043833, 0.051893, 0.080136, 0.129276, 0.192227, 0.436106, 0.870541" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.386732, 0.393833, 0.413806, 0.441346, 0.472829, 0.603831, 0.832703", \
           "0.388422, 0.395395, 0.415540, 0.443123, 0.474867, 0.606679, 0.836983", \
           "0.396459, 0.403742, 0.423491, 0.451119, 0.482611, 0.613658, 0.844986", \
           "0.413203, 0.420043, 0.440059, 0.467606, 0.499207, 0.630201, 0.858767", \
           "0.433134, 0.440577, 0.460876, 0.488506, 0.519871, 0.650850, 0.879129", \
           "0.455525, 0.462731, 0.482687, 0.510078, 0.541344, 0.673349, 0.903882", \
           "0.477968, 0.485050, 0.504957, 0.532281, 0.563370, 0.693413, 0.922750" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.328722, 0.334758, 0.351735, 0.375144, 0.401905, 0.513256, 0.707797", \
           "0.330158, 0.336086, 0.353209, 0.376655, 0.403637, 0.515677, 0.711436", \
           "0.336990, 0.343181, 0.359967, 0.383452, 0.410219, 0.521609, 0.718238", \
           "0.351223, 0.357037, 0.374050, 0.397465, 0.424326, 0.535671, 0.729952", \
           "0.368164, 0.374491, 0.391745, 0.415230, 0.441890, 0.553222, 0.747259", \
           "0.387196, 0.393322, 0.410284, 0.433566, 0.460143, 0.572346, 0.768300", \
           "0.406273, 0.412293, 0.429213, 0.452439, 0.478864, 0.589401, 0.784337" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.044772, 0.052494, 0.080042, 0.126178, 0.182690, 0.426025, 0.843296", \
           "0.046126, 0.052485, 0.080021, 0.125917, 0.182721, 0.427192, 0.845722", \
           "0.045592, 0.053502, 0.081028, 0.127038, 0.183242, 0.426619, 0.842761", \
           "0.044801, 0.052990, 0.080054, 0.127038, 0.183000, 0.427440, 0.849814", \
           "0.045148, 0.052950, 0.080878, 0.126594, 0.182649, 0.426101, 0.843469", \
           "0.044719, 0.052453, 0.080028, 0.126979, 0.182815, 0.424094, 0.846628", \
           "0.045629, 0.052730, 0.080834, 0.126547, 0.182544, 0.426070, 0.837454" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.044772, 0.052494, 0.080042, 0.126178, 0.182690, 0.426025, 0.843296", \
           "0.046126, 0.052485, 0.080021, 0.125917, 0.182721, 0.427192, 0.845722", \
           "0.045592, 0.053502, 0.081028, 0.127038, 0.183242, 0.426619, 0.842761", \
           "0.044801, 0.052990, 0.080054, 0.127038, 0.183000, 0.427440, 0.849814", \
           "0.045148, 0.052950, 0.080878, 0.126594, 0.182649, 0.426101, 0.843469", \
           "0.044719, 0.052453, 0.080028, 0.126979, 0.182815, 0.424094, 0.846628", \
           "0.045629, 0.052730, 0.080834, 0.126547, 0.182544, 0.426070, 0.837454" \
         );
        }
      }
    }
    bus(AYB) {
      bus_type : SRAMdpw64d256_ADDRESS;
      direction : output;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      power_down_function : "!VDDPE + !VDDCE + VSSE";
      max_capacitance : 0.186000;
      max_transition : 0.544800;
      timing() {
        related_pin : "AB";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "DFTRAMBYP & TENB";
        sdf_cond : "DFTRAMBYP == 1'b1 && TENB == 1'b1";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.142155, 0.148175, 0.166202, 0.191195, 0.219836, 0.344741, 0.562809", \
           "0.143335, 0.149664, 0.167808, 0.192836, 0.221476, 0.346126, 0.562630", \
           "0.150088, 0.156521, 0.174541, 0.199583, 0.228449, 0.353543, 0.570047", \
           "0.166321, 0.172713, 0.190587, 0.215649, 0.244708, 0.368563, 0.588353", \
           "0.186791, 0.192883, 0.211410, 0.236248, 0.264853, 0.389129, 0.606668", \
           "0.210720, 0.217195, 0.235053, 0.260661, 0.289236, 0.413097, 0.630761", \
           "0.236283, 0.242449, 0.260573, 0.285403, 0.314212, 0.436985, 0.654875" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.120831, 0.125948, 0.141272, 0.162516, 0.186860, 0.293029, 0.478388", \
           "0.121835, 0.127215, 0.142637, 0.163911, 0.188254, 0.294207, 0.478235", \
           "0.127575, 0.133043, 0.148360, 0.169646, 0.194182, 0.300512, 0.484540", \
           "0.141373, 0.146806, 0.161999, 0.183301, 0.208002, 0.313279, 0.500100", \
           "0.158772, 0.163951, 0.179698, 0.200811, 0.225125, 0.330759, 0.515668", \
           "0.179112, 0.184616, 0.199795, 0.221561, 0.245850, 0.351132, 0.536147", \
           "0.200840, 0.206082, 0.221487, 0.242592, 0.267080, 0.371437, 0.556644" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.032948, 0.040488, 0.066053, 0.110886, 0.164356, 0.401209, 0.800432", \
           "0.033145, 0.040423, 0.066238, 0.111993, 0.164246, 0.401089, 0.796964", \
           "0.033188, 0.040457, 0.066051, 0.111986, 0.164193, 0.397511, 0.798503", \
           "0.032921, 0.040093, 0.066087, 0.110810, 0.163748, 0.397062, 0.783001", \
           "0.033540, 0.040981, 0.066044, 0.110894, 0.164921, 0.406153, 0.802766", \
           "0.033260, 0.040578, 0.066106, 0.109839, 0.168758, 0.405172, 0.800251", \
           "0.033042, 0.040569, 0.065925, 0.109727, 0.163377, 0.396860, 0.803756" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.032948, 0.040488, 0.066053, 0.110886, 0.164356, 0.401209, 0.800432", \
           "0.033145, 0.040423, 0.066238, 0.111993, 0.164246, 0.401089, 0.796964", \
           "0.033188, 0.040457, 0.066051, 0.111986, 0.164193, 0.397511, 0.798503", \
           "0.032921, 0.040093, 0.066087, 0.110810, 0.163748, 0.397062, 0.783001", \
           "0.033540, 0.040981, 0.066044, 0.110894, 0.164921, 0.406153, 0.802766", \
           "0.033260, 0.040578, 0.066106, 0.109839, 0.168758, 0.405172, 0.800251", \
           "0.033042, 0.040569, 0.065925, 0.109727, 0.163377, 0.396860, 0.803756" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.148333, 0.155434, 0.175406, 0.202947, 0.234430, 0.365431, 0.594303", \
           "0.149442, 0.156415, 0.176560, 0.204143, 0.235887, 0.367699, 0.598004", \
           "0.155503, 0.162786, 0.182534, 0.210163, 0.241654, 0.372702, 0.604030", \
           "0.168566, 0.175406, 0.195421, 0.222969, 0.254570, 0.385564, 0.614130", \
           "0.186397, 0.193841, 0.214140, 0.241769, 0.273134, 0.404113, 0.632392", \
           "0.206918, 0.214124, 0.234080, 0.261470, 0.292737, 0.424741, 0.655275", \
           "0.226832, 0.233914, 0.253821, 0.281145, 0.312234, 0.442278, 0.671614" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.126083, 0.132119, 0.149095, 0.172505, 0.199265, 0.310617, 0.505158", \
           "0.127026, 0.132953, 0.150076, 0.173522, 0.200504, 0.312544, 0.508303", \
           "0.132177, 0.138368, 0.155154, 0.178639, 0.205406, 0.316796, 0.513425", \
           "0.143281, 0.149095, 0.166108, 0.189524, 0.216385, 0.327730, 0.522010", \
           "0.158438, 0.164764, 0.182019, 0.205504, 0.232164, 0.343496, 0.537533", \
           "0.175880, 0.182005, 0.198968, 0.222250, 0.248827, 0.361030, 0.556983", \
           "0.192808, 0.198827, 0.215748, 0.238973, 0.265399, 0.375936, 0.570872" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.035446, 0.042822, 0.069221, 0.113495, 0.166826, 0.403872, 0.814492", \
           "0.035754, 0.043879, 0.069215, 0.112892, 0.167927, 0.400506, 0.805661", \
           "0.035548, 0.042785, 0.070550, 0.113356, 0.166659, 0.403676, 0.806695", \
           "0.035293, 0.042842, 0.069593, 0.113058, 0.167561, 0.403608, 0.812312", \
           "0.036776, 0.043101, 0.069155, 0.113703, 0.168787, 0.404368, 0.813404", \
           "0.035327, 0.042772, 0.069135, 0.113117, 0.167322, 0.401148, 0.808201", \
           "0.035556, 0.042947, 0.069203, 0.113283, 0.166730, 0.402433, 0.817319" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.035446, 0.042822, 0.069221, 0.113495, 0.166826, 0.403872, 0.814492", \
           "0.035754, 0.043879, 0.069215, 0.112892, 0.167927, 0.400506, 0.805661", \
           "0.035548, 0.042785, 0.070550, 0.113356, 0.166659, 0.403676, 0.806695", \
           "0.035293, 0.042842, 0.069593, 0.113058, 0.167561, 0.403608, 0.812312", \
           "0.036776, 0.043101, 0.069155, 0.113703, 0.168787, 0.404368, 0.813404", \
           "0.035327, 0.042772, 0.069135, 0.113117, 0.167322, 0.401148, 0.808201", \
           "0.035556, 0.042947, 0.069203, 0.113283, 0.166730, 0.402433, 0.817319" \
         );
        }
      }
      timing() {
        related_pin : "TAB";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "DFTRAMBYP & !TENB";
        sdf_cond : "DFTRAMBYP == 1'b1 && TENB == 1'b0";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.198827, 0.204847, 0.222874, 0.247867, 0.276508, 0.401413, 0.619481", \
           "0.200007, 0.206337, 0.224480, 0.249508, 0.278148, 0.402798, 0.619302", \
           "0.206760, 0.213193, 0.231213, 0.256256, 0.285122, 0.410215, 0.626719", \
           "0.222994, 0.229385, 0.247259, 0.272321, 0.301380, 0.425236, 0.645025", \
           "0.243463, 0.249556, 0.268082, 0.292920, 0.321525, 0.445801, 0.663340", \
           "0.267392, 0.273867, 0.291725, 0.317333, 0.345908, 0.469769, 0.687433", \
           "0.292955, 0.299122, 0.317245, 0.342075, 0.370884, 0.493657, 0.711547" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.169003, 0.174120, 0.189443, 0.210687, 0.235032, 0.341201, 0.526559", \
           "0.170006, 0.175386, 0.190808, 0.212082, 0.236426, 0.342378, 0.526407", \
           "0.175746, 0.181214, 0.196531, 0.217817, 0.242353, 0.348683, 0.532711", \
           "0.189545, 0.194977, 0.210170, 0.231473, 0.256173, 0.361450, 0.548271", \
           "0.206944, 0.212122, 0.227869, 0.248982, 0.273296, 0.378931, 0.563839", \
           "0.227283, 0.232787, 0.247966, 0.269733, 0.294022, 0.399304, 0.584318", \
           "0.249012, 0.254253, 0.269658, 0.290764, 0.315251, 0.419609, 0.604815" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.033426, 0.040580, 0.066174, 0.110720, 0.166261, 0.392259, 0.805281", \
           "0.033392, 0.040808, 0.065929, 0.109412, 0.164605, 0.391232, 0.802842", \
           "0.033239, 0.040634, 0.065983, 0.109296, 0.163674, 0.391828, 0.790163", \
           "0.033560, 0.040540, 0.066285, 0.109312, 0.165624, 0.390836, 0.806819", \
           "0.033489, 0.040710, 0.065952, 0.109849, 0.165597, 0.391841, 0.789264", \
           "0.033389, 0.041217, 0.067453, 0.110044, 0.163313, 0.395566, 0.798839", \
           "0.033715, 0.040551, 0.066438, 0.108963, 0.174887, 0.394898, 0.795869" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.033426, 0.040580, 0.066174, 0.110720, 0.166261, 0.392259, 0.805281", \
           "0.033392, 0.040808, 0.065929, 0.109412, 0.164605, 0.391232, 0.802842", \
           "0.033239, 0.040634, 0.065983, 0.109296, 0.163674, 0.391828, 0.790163", \
           "0.033560, 0.040540, 0.066285, 0.109312, 0.165624, 0.390836, 0.806819", \
           "0.033489, 0.040710, 0.065952, 0.109849, 0.165597, 0.391841, 0.789264", \
           "0.033389, 0.041217, 0.067453, 0.110044, 0.163313, 0.395566, 0.798839", \
           "0.033715, 0.040551, 0.066438, 0.108963, 0.174887, 0.394898, 0.795869" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.203232, 0.210334, 0.230306, 0.257847, 0.289330, 0.420331, 0.649203", \
           "0.204342, 0.211315, 0.231460, 0.259043, 0.290787, 0.422599, 0.652903", \
           "0.210402, 0.217686, 0.237434, 0.265063, 0.296554, 0.427601, 0.658930", \
           "0.223466, 0.230306, 0.250321, 0.277869, 0.309470, 0.440464, 0.669029", \
           "0.241297, 0.248740, 0.269039, 0.296669, 0.328034, 0.459013, 0.687292", \
           "0.261818, 0.269024, 0.288980, 0.316370, 0.347637, 0.479641, 0.710174", \
           "0.281732, 0.288814, 0.308721, 0.336045, 0.367134, 0.497177, 0.726514" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.172748, 0.178784, 0.195760, 0.219170, 0.245930, 0.357281, 0.551823", \
           "0.173691, 0.179618, 0.196741, 0.220187, 0.247169, 0.359209, 0.554968", \
           "0.178842, 0.185033, 0.201819, 0.225303, 0.252071, 0.363461, 0.560090", \
           "0.189946, 0.195760, 0.212773, 0.236189, 0.263050, 0.374395, 0.568675", \
           "0.205103, 0.211429, 0.228684, 0.252169, 0.278829, 0.390161, 0.584198", \
           "0.222545, 0.228670, 0.245633, 0.268915, 0.295491, 0.407695, 0.603648", \
           "0.239472, 0.245492, 0.262412, 0.285638, 0.312064, 0.422601, 0.617537" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.035962, 0.043336, 0.068528, 0.110832, 0.163905, 0.404187, 0.815527", \
           "0.035477, 0.043230, 0.069131, 0.110600, 0.168045, 0.405484, 0.816689", \
           "0.035866, 0.045207, 0.073150, 0.114477, 0.164070, 0.401811, 0.809926", \
           "0.035406, 0.043566, 0.073202, 0.114293, 0.163275, 0.401013, 0.805613", \
           "0.036210, 0.045187, 0.068678, 0.110186, 0.163932, 0.399688, 0.809788", \
           "0.035910, 0.043841, 0.072231, 0.115530, 0.170155, 0.401082, 0.811848", \
           "0.035841, 0.043519, 0.069092, 0.111281, 0.165454, 0.398981, 0.809953" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.035962, 0.043336, 0.068528, 0.110832, 0.163905, 0.404187, 0.815527", \
           "0.035477, 0.043230, 0.069131, 0.110600, 0.168045, 0.405484, 0.816689", \
           "0.035866, 0.045207, 0.073150, 0.114477, 0.164070, 0.401811, 0.809926", \
           "0.035406, 0.043566, 0.073202, 0.114293, 0.163275, 0.401013, 0.805613", \
           "0.036210, 0.045187, 0.068678, 0.110186, 0.163932, 0.399688, 0.809788", \
           "0.035910, 0.043841, 0.072231, 0.115530, 0.170155, 0.401082, 0.811848", \
           "0.035841, 0.043519, 0.069092, 0.111281, 0.165454, 0.398981, 0.809953" \
         );
        }
      }
      timing() {
        related_pin : "DFTRAMBYP";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "RET1N";
        sdf_cond : "RET1N == 1'b1";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.139830, 0.145850, 0.163877, 0.188870, 0.217511, 0.342416, 0.560484", \
           "0.141505, 0.147835, 0.165979, 0.191007, 0.219646, 0.344297, 0.560801", \
           "0.149789, 0.156221, 0.174242, 0.199284, 0.228150, 0.353244, 0.569747", \
           "0.166636, 0.173027, 0.190901, 0.215963, 0.245023, 0.368878, 0.588668", \
           "0.185076, 0.191169, 0.209695, 0.234533, 0.263138, 0.387414, 0.604954", \
           "0.203968, 0.210443, 0.228301, 0.253909, 0.282484, 0.406345, 0.624009", \
           "0.223535, 0.229702, 0.247826, 0.272655, 0.301464, 0.424237, 0.642127" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.118855, 0.123972, 0.139296, 0.160540, 0.184884, 0.291053, 0.476412", \
           "0.120280, 0.125660, 0.141082, 0.162356, 0.186699, 0.292652, 0.476680", \
           "0.127320, 0.132788, 0.148105, 0.169391, 0.193927, 0.300257, 0.484285", \
           "0.141641, 0.147073, 0.162266, 0.183569, 0.208269, 0.313546, 0.500367", \
           "0.157315, 0.162494, 0.178241, 0.199353, 0.223668, 0.329302, 0.514211", \
           "0.173373, 0.178877, 0.194056, 0.215823, 0.240112, 0.345393, 0.530408", \
           "0.190005, 0.195247, 0.210652, 0.231757, 0.256245, 0.360602, 0.545808" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.033314, 0.040584, 0.065883, 0.109357, 0.163123, 0.394728, 0.806921", \
           "0.033290, 0.041270, 0.065919, 0.109179, 0.163415, 0.394584, 0.807770", \
           "0.033240, 0.040906, 0.065894, 0.109361, 0.163324, 0.395032, 0.806493", \
           "0.033335, 0.040768, 0.066384, 0.109963, 0.167464, 0.394159, 0.807939", \
           "0.034647, 0.042348, 0.066347, 0.109700, 0.163946, 0.395050, 0.809122", \
           "0.033443, 0.041144, 0.067540, 0.110779, 0.165992, 0.399572, 0.812467", \
           "0.033535, 0.041004, 0.066720, 0.109476, 0.164638, 0.395922, 0.799569" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.033314, 0.040584, 0.065883, 0.109357, 0.163123, 0.394728, 0.806921", \
           "0.033290, 0.041270, 0.065919, 0.109179, 0.163415, 0.394584, 0.807770", \
           "0.033240, 0.040906, 0.065894, 0.109361, 0.163324, 0.395032, 0.806493", \
           "0.033335, 0.040768, 0.066384, 0.109963, 0.167464, 0.394159, 0.807939", \
           "0.034647, 0.042348, 0.066347, 0.109700, 0.163946, 0.395050, 0.809122", \
           "0.033443, 0.041144, 0.067540, 0.110779, 0.165992, 0.399572, 0.812467", \
           "0.033535, 0.041004, 0.066720, 0.109476, 0.164638, 0.395922, 0.799569" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.145484, 0.152586, 0.172558, 0.200099, 0.231581, 0.362583, 0.591455", \
           "0.147198, 0.154171, 0.174316, 0.201899, 0.233643, 0.365455, 0.595759", \
           "0.155632, 0.162915, 0.182664, 0.210292, 0.241784, 0.372831, 0.604159", \
           "0.172929, 0.179769, 0.199784, 0.227332, 0.258933, 0.389927, 0.618492", \
           "0.195337, 0.202780, 0.223079, 0.250709, 0.282074, 0.413053, 0.641332", \
           "0.221569, 0.228775, 0.248730, 0.276121, 0.307388, 0.439392, 0.669925", \
           "0.248858, 0.255940, 0.275846, 0.303170, 0.334259, 0.464303, 0.693639" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.123662, 0.129698, 0.146674, 0.170084, 0.196844, 0.308195, 0.502737", \
           "0.125118, 0.131045, 0.148168, 0.171614, 0.198596, 0.310637, 0.506395", \
           "0.132287, 0.138478, 0.155264, 0.178748, 0.205516, 0.316906, 0.513535", \
           "0.146990, 0.152803, 0.169817, 0.193232, 0.220093, 0.331438, 0.525719", \
           "0.166036, 0.172363, 0.189617, 0.213103, 0.239763, 0.351095, 0.545132", \
           "0.188333, 0.194458, 0.211421, 0.234703, 0.261280, 0.373483, 0.569437", \
           "0.211529, 0.217549, 0.234469, 0.257695, 0.284120, 0.394657, 0.589593" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.036734, 0.044848, 0.069386, 0.113293, 0.164657, 0.402405, 0.815035", \
           "0.035633, 0.043326, 0.068884, 0.111387, 0.165979, 0.399329, 0.813769", \
           "0.035346, 0.043263, 0.068856, 0.111525, 0.166206, 0.401682, 0.809591", \
           "0.035678, 0.042975, 0.068777, 0.110960, 0.164843, 0.405416, 0.816134", \
           "0.035486, 0.042992, 0.068927, 0.111056, 0.164836, 0.400905, 0.811447", \
           "0.037261, 0.045929, 0.071592, 0.113503, 0.170682, 0.403670, 0.812011", \
           "0.035564, 0.043249, 0.069413, 0.111068, 0.165087, 0.404914, 0.815424" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.036734, 0.044848, 0.069386, 0.113293, 0.164657, 0.402405, 0.815035", \
           "0.035633, 0.043326, 0.068884, 0.111387, 0.165979, 0.399329, 0.813769", \
           "0.035346, 0.043263, 0.068856, 0.111525, 0.166206, 0.401682, 0.809591", \
           "0.035678, 0.042975, 0.068777, 0.110960, 0.164843, 0.405416, 0.816134", \
           "0.035486, 0.042992, 0.068927, 0.111056, 0.164836, 0.400905, 0.811447", \
           "0.037261, 0.045929, 0.071592, 0.113503, 0.170682, 0.403670, 0.812011", \
           "0.035564, 0.043249, 0.069413, 0.111068, 0.165087, 0.404914, 0.815424" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "AB";
        when : "DFTRAMBYP & TENB";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.377998, 0.378022, 0.378108, 0.378243, 0.378403, 0.379079, 0.380260", \
           "0.377998, 0.378022, 0.378108, 0.378243, 0.378403, 0.379079, 0.380260", \
           "0.377998, 0.378022, 0.378108, 0.378243, 0.378403, 0.379079, 0.380260", \
           "0.377998, 0.378022, 0.378108, 0.378243, 0.378403, 0.379079, 0.380260", \
           "0.377998, 0.378022, 0.378108, 0.378243, 0.378403, 0.379079, 0.380260", \
           "0.377998, 0.378022, 0.378108, 0.378243, 0.378403, 0.379079, 0.380260", \
           "0.377998, 0.378022, 0.378108, 0.378243, 0.378403, 0.379079, 0.380260" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.194026, 0.194051, 0.194137, 0.194272, 0.194432, 0.195108, 0.196288", \
           "0.194026, 0.194051, 0.194137, 0.194272, 0.194432, 0.195108, 0.196288", \
           "0.194026, 0.194051, 0.194137, 0.194272, 0.194432, 0.195108, 0.196288", \
           "0.194026, 0.194051, 0.194137, 0.194272, 0.194432, 0.195108, 0.196288", \
           "0.194026, 0.194051, 0.194137, 0.194272, 0.194432, 0.195108, 0.196288", \
           "0.194026, 0.194051, 0.194137, 0.194272, 0.194432, 0.195108, 0.196288", \
           "0.194026, 0.194051, 0.194137, 0.194272, 0.194432, 0.195108, 0.196288" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "TAB";
        when : "DFTRAMBYP & !TENB";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.377998, 0.378022, 0.378108, 0.378243, 0.378403, 0.379079, 0.380260", \
           "0.377998, 0.378022, 0.378108, 0.378243, 0.378403, 0.379079, 0.380260", \
           "0.377998, 0.378022, 0.378108, 0.378243, 0.378403, 0.379079, 0.380260", \
           "0.377998, 0.378022, 0.378108, 0.378243, 0.378403, 0.379079, 0.380260", \
           "0.377998, 0.378022, 0.378108, 0.378243, 0.378403, 0.379079, 0.380260", \
           "0.377998, 0.378022, 0.378108, 0.378243, 0.378403, 0.379079, 0.380260", \
           "0.377998, 0.378022, 0.378108, 0.378243, 0.378403, 0.379079, 0.380260" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.194026, 0.194051, 0.194137, 0.194272, 0.194432, 0.195108, 0.196288", \
           "0.194026, 0.194051, 0.194137, 0.194272, 0.194432, 0.195108, 0.196288", \
           "0.194026, 0.194051, 0.194137, 0.194272, 0.194432, 0.195108, 0.196288", \
           "0.194026, 0.194051, 0.194137, 0.194272, 0.194432, 0.195108, 0.196288", \
           "0.194026, 0.194051, 0.194137, 0.194272, 0.194432, 0.195108, 0.196288", \
           "0.194026, 0.194051, 0.194137, 0.194272, 0.194432, 0.195108, 0.196288", \
           "0.194026, 0.194051, 0.194137, 0.194272, 0.194432, 0.195108, 0.196288" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "TENB";
        when : "DFTRAMBYP";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.377998, 0.378022, 0.378108, 0.378243, 0.378403, 0.379079, 0.380260", \
           "0.377998, 0.378022, 0.378108, 0.378243, 0.378403, 0.379079, 0.380260", \
           "0.377998, 0.378022, 0.378108, 0.378243, 0.378403, 0.379079, 0.380260", \
           "0.377998, 0.378022, 0.378108, 0.378243, 0.378403, 0.379079, 0.380260", \
           "0.377998, 0.378022, 0.378108, 0.378243, 0.378403, 0.379079, 0.380260", \
           "0.377998, 0.378022, 0.378108, 0.378243, 0.378403, 0.379079, 0.380260", \
           "0.377998, 0.378022, 0.378108, 0.378243, 0.378403, 0.379079, 0.380260" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.194026, 0.194051, 0.194137, 0.194272, 0.194432, 0.195108, 0.196288", \
           "0.194026, 0.194051, 0.194137, 0.194272, 0.194432, 0.195108, 0.196288", \
           "0.194026, 0.194051, 0.194137, 0.194272, 0.194432, 0.195108, 0.196288", \
           "0.194026, 0.194051, 0.194137, 0.194272, 0.194432, 0.195108, 0.196288", \
           "0.194026, 0.194051, 0.194137, 0.194272, 0.194432, 0.195108, 0.196288", \
           "0.194026, 0.194051, 0.194137, 0.194272, 0.194432, 0.195108, 0.196288", \
           "0.194026, 0.194051, 0.194137, 0.194272, 0.194432, 0.195108, 0.196288" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "DFTRAMBYP";
        when : "RET1N";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.075600, 0.075604, 0.075622, 0.075649, 0.075681, 0.075816, 0.076052", \
           "0.075600, 0.075604, 0.075622, 0.075649, 0.075681, 0.075816, 0.076052", \
           "0.075600, 0.075604, 0.075622, 0.075649, 0.075681, 0.075816, 0.076052", \
           "0.075600, 0.075604, 0.075622, 0.075649, 0.075681, 0.075816, 0.076052", \
           "0.075600, 0.075604, 0.075622, 0.075649, 0.075681, 0.075816, 0.076052", \
           "0.075600, 0.075604, 0.075622, 0.075649, 0.075681, 0.075816, 0.076052", \
           "0.075600, 0.075604, 0.075622, 0.075649, 0.075681, 0.075816, 0.076052" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.038805, 0.038810, 0.038827, 0.038854, 0.038886, 0.039022, 0.039258", \
           "0.038805, 0.038810, 0.038827, 0.038854, 0.038886, 0.039022, 0.039258", \
           "0.038805, 0.038810, 0.038827, 0.038854, 0.038886, 0.039022, 0.039258", \
           "0.038805, 0.038810, 0.038827, 0.038854, 0.038886, 0.039022, 0.039258", \
           "0.038805, 0.038810, 0.038827, 0.038854, 0.038886, 0.039022, 0.039258", \
           "0.038805, 0.038810, 0.038827, 0.038854, 0.038886, 0.039022, 0.039258", \
           "0.038805, 0.038810, 0.038827, 0.038854, 0.038886, 0.039022, 0.039258" \
         );
        }
      }
      pin(AYB[7]) {
        timing() {
          related_pin : "TENB";
          timing_type : combinational;
          timing_sense : negative_unate;
          when : "DFTRAMBYP & !AB[7] & TAB[7]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AB[7] == 1'b0 && TAB[7] == 1'b1";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.428200, 0.434220, 0.452248, 0.477241, 0.505882, 0.630786, 0.848855", \
             "0.429718, 0.436048, 0.454192, 0.479220, 0.507859, 0.632510, 0.849014", \
             "0.437571, 0.444004, 0.462024, 0.487067, 0.515933, 0.641026, 0.857530", \
             "0.454745, 0.461136, 0.479011, 0.504073, 0.533132, 0.656987, 0.876777", \
             "0.476430, 0.482523, 0.501049, 0.525887, 0.554492, 0.678768, 0.896307", \
             "0.500363, 0.506838, 0.524696, 0.550304, 0.578879, 0.702740, 0.920404", \
             "0.525218, 0.531385, 0.549508, 0.574338, 0.603147, 0.725920, 0.943810" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.363970, 0.369087, 0.384411, 0.405655, 0.429999, 0.536168, 0.721527", \
             "0.365261, 0.370641, 0.386063, 0.407337, 0.431680, 0.537633, 0.721662", \
             "0.371936, 0.377403, 0.392721, 0.414007, 0.438543, 0.544872, 0.728900", \
             "0.386534, 0.391966, 0.407159, 0.428462, 0.453162, 0.558439, 0.745260", \
             "0.404966, 0.410144, 0.425891, 0.447004, 0.471318, 0.576952, 0.761861", \
             "0.425309, 0.430812, 0.445991, 0.467758, 0.492047, 0.597329, 0.782344", \
             "0.446435, 0.451677, 0.467082, 0.488187, 0.512675, 0.617032, 0.802239" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.033253, 0.040135, 0.066331, 0.110090, 0.162977, 0.394805, 0.811360", \
             "0.033705, 0.040140, 0.065990, 0.109650, 0.162444, 0.395166, 0.806502", \
             "0.033226, 0.040843, 0.065890, 0.109601, 0.163987, 0.397752, 0.806666", \
             "0.032928, 0.040138, 0.066281, 0.110196, 0.162886, 0.398467, 0.805570", \
             "0.033228, 0.040709, 0.065772, 0.110045, 0.162395, 0.395216, 0.783329", \
             "0.033024, 0.040250, 0.066338, 0.109406, 0.162780, 0.394868, 0.801182", \
             "0.033206, 0.040868, 0.066106, 0.110170, 0.163904, 0.396146, 0.806207" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.033253, 0.040135, 0.066331, 0.110090, 0.162977, 0.394805, 0.811360", \
             "0.033705, 0.040140, 0.065990, 0.109650, 0.162444, 0.395166, 0.806502", \
             "0.033226, 0.040843, 0.065890, 0.109601, 0.163987, 0.397752, 0.806666", \
             "0.032928, 0.040138, 0.066281, 0.110196, 0.162886, 0.398467, 0.805570", \
             "0.033228, 0.040709, 0.065772, 0.110045, 0.162395, 0.395216, 0.783329", \
             "0.033024, 0.040250, 0.066338, 0.109406, 0.162780, 0.394868, 0.801182", \
             "0.033206, 0.040868, 0.066106, 0.110170, 0.163904, 0.396146, 0.806207" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.384719, 0.391821, 0.411793, 0.439333, 0.470816, 0.601818, 0.830690", \
             "0.386588, 0.393561, 0.413705, 0.441289, 0.473033, 0.604844, 0.835149", \
             "0.395413, 0.402696, 0.422444, 0.450073, 0.481564, 0.612611, 0.843940", \
             "0.412596, 0.419436, 0.439451, 0.466999, 0.498600, 0.629594, 0.858159", \
             "0.431422, 0.438865, 0.459164, 0.486794, 0.518159, 0.649138, 0.877416", \
             "0.452613, 0.459819, 0.479775, 0.507165, 0.538432, 0.670436, 0.900970", \
             "0.475092, 0.482174, 0.502081, 0.529405, 0.560494, 0.690537, 0.919874" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.327011, 0.333047, 0.350024, 0.373433, 0.400194, 0.511545, 0.706086", \
             "0.328599, 0.334527, 0.351650, 0.375095, 0.402078, 0.514118, 0.709877", \
             "0.336101, 0.342292, 0.359078, 0.382562, 0.409330, 0.520720, 0.717349", \
             "0.350707, 0.356520, 0.373534, 0.396949, 0.423810, 0.535155, 0.729436", \
             "0.366709, 0.373035, 0.390289, 0.413775, 0.440435, 0.551767, 0.745804", \
             "0.384721, 0.390846, 0.407809, 0.431090, 0.457667, 0.569871, 0.765824", \
             "0.403828, 0.409848, 0.426768, 0.449994, 0.476420, 0.586957, 0.781893" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.036087, 0.045392, 0.074370, 0.113187, 0.166008, 0.400709, 0.824631", \
             "0.035635, 0.043035, 0.069142, 0.110307, 0.164117, 0.401315, 0.825016", \
             "0.035606, 0.043027, 0.069023, 0.111003, 0.165949, 0.400564, 0.824702", \
             "0.035385, 0.044044, 0.069697, 0.110834, 0.164712, 0.404521, 0.821808", \
             "0.035726, 0.043148, 0.068599, 0.111056, 0.165624, 0.401445, 0.825007", \
             "0.036295, 0.043835, 0.073969, 0.111417, 0.165230, 0.401258, 0.827106", \
             "0.035866, 0.043148, 0.070986, 0.113268, 0.166133, 0.404320, 0.825028" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.036087, 0.045392, 0.074370, 0.113187, 0.166008, 0.400709, 0.824631", \
             "0.035635, 0.043035, 0.069142, 0.110307, 0.164117, 0.401315, 0.825016", \
             "0.035606, 0.043027, 0.069023, 0.111003, 0.165949, 0.400564, 0.824702", \
             "0.035385, 0.044044, 0.069697, 0.110834, 0.164712, 0.404521, 0.821808", \
             "0.035726, 0.043148, 0.068599, 0.111056, 0.165624, 0.401445, 0.825007", \
             "0.036295, 0.043835, 0.073969, 0.111417, 0.165230, 0.401258, 0.827106", \
             "0.035866, 0.043148, 0.070986, 0.113268, 0.166133, 0.404320, 0.825028" \
           );
          }
        }
        timing() {
          related_pin : "TENB";
          timing_type : combinational;
          timing_sense : positive_unate;
          when : "DFTRAMBYP & AB[7] & !TAB[7]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AB[7] == 1'b1 && TAB[7] == 1'b0";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.324581, 0.330601, 0.348628, 0.373621, 0.402262, 0.527167, 0.745235", \
             "0.326245, 0.332575, 0.350719, 0.375747, 0.404386, 0.529036, 0.745540", \
             "0.334592, 0.341025, 0.359045, 0.384088, 0.412954, 0.538047, 0.754551", \
             "0.352075, 0.358466, 0.376341, 0.401402, 0.430462, 0.554317, 0.774107", \
             "0.371614, 0.377707, 0.396233, 0.421071, 0.449676, 0.573952, 0.791491", \
             "0.392376, 0.398851, 0.416709, 0.442317, 0.470892, 0.594753, 0.812418", \
             "0.414665, 0.420832, 0.438955, 0.463785, 0.492594, 0.615367, 0.833257" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.275894, 0.281011, 0.296334, 0.317578, 0.341923, 0.448092, 0.633450", \
             "0.277308, 0.282689, 0.298111, 0.319385, 0.343728, 0.449681, 0.633709", \
             "0.284404, 0.289871, 0.305189, 0.326474, 0.351011, 0.457340, 0.641368", \
             "0.299264, 0.304696, 0.319890, 0.341192, 0.365893, 0.471170, 0.657991", \
             "0.315872, 0.321051, 0.336798, 0.357911, 0.382225, 0.487859, 0.672768", \
             "0.333520, 0.339024, 0.354203, 0.375970, 0.400259, 0.505540, 0.690555", \
             "0.352465, 0.357707, 0.373112, 0.394217, 0.418705, 0.523062, 0.708269" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.033583, 0.040804, 0.065950, 0.109332, 0.162843, 0.397318, 0.803884", \
             "0.033401, 0.040643, 0.066230, 0.110563, 0.162920, 0.398049, 0.804959", \
             "0.033333, 0.040925, 0.065787, 0.109117, 0.164382, 0.397765, 0.804805", \
             "0.033366, 0.040001, 0.065433, 0.110579, 0.166174, 0.395051, 0.800563", \
             "0.033157, 0.040658, 0.066195, 0.109827, 0.163932, 0.400098, 0.787391", \
             "0.033517, 0.040495, 0.065896, 0.109514, 0.166278, 0.401248, 0.799014", \
             "0.033375, 0.040604, 0.065855, 0.109083, 0.162481, 0.397596, 0.809429" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.033583, 0.040804, 0.065950, 0.109332, 0.162843, 0.397318, 0.803884", \
             "0.033401, 0.040643, 0.066230, 0.110563, 0.162920, 0.398049, 0.804959", \
             "0.033333, 0.040925, 0.065787, 0.109117, 0.164382, 0.397765, 0.804805", \
             "0.033366, 0.040001, 0.065433, 0.110579, 0.166174, 0.395051, 0.800563", \
             "0.033157, 0.040658, 0.066195, 0.109827, 0.163932, 0.400098, 0.787391", \
             "0.033517, 0.040495, 0.065896, 0.109514, 0.166278, 0.401248, 0.799014", \
             "0.033375, 0.040604, 0.065855, 0.109083, 0.162481, 0.397596, 0.809429" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.351240, 0.358341, 0.378314, 0.405854, 0.437337, 0.568339, 0.797211", \
             "0.352947, 0.359920, 0.380064, 0.407648, 0.439392, 0.571204, 0.801508", \
             "0.361175, 0.368458, 0.388206, 0.415835, 0.447326, 0.578374, 0.809702", \
             "0.378173, 0.385013, 0.405029, 0.432577, 0.464178, 0.595172, 0.823737", \
             "0.399114, 0.406557, 0.426856, 0.454486, 0.485851, 0.616830, 0.845108", \
             "0.423105, 0.430311, 0.450267, 0.477657, 0.508924, 0.640929, 0.871462", \
             "0.448101, 0.455183, 0.475089, 0.502414, 0.533502, 0.663546, 0.892882" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.298554, 0.304590, 0.321567, 0.344976, 0.371737, 0.483088, 0.677629", \
             "0.300005, 0.305932, 0.323055, 0.346501, 0.373483, 0.485523, 0.681282", \
             "0.306999, 0.313189, 0.329975, 0.353460, 0.380227, 0.491618, 0.688247", \
             "0.321447, 0.327261, 0.344274, 0.367690, 0.394551, 0.505896, 0.700176", \
             "0.339246, 0.345573, 0.362827, 0.386313, 0.412973, 0.524305, 0.718342", \
             "0.359639, 0.365765, 0.382727, 0.406009, 0.432586, 0.544789, 0.740743", \
             "0.380886, 0.386905, 0.403826, 0.427052, 0.453477, 0.564014, 0.758950" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.035881, 0.043230, 0.068963, 0.112808, 0.164049, 0.402955, 0.815901", \
             "0.035556, 0.043068, 0.068994, 0.116153, 0.172437, 0.403997, 0.815015", \
             "0.035209, 0.042960, 0.073152, 0.113243, 0.164931, 0.402236, 0.820511", \
             "0.035328, 0.043596, 0.070271, 0.113211, 0.164335, 0.399346, 0.804669", \
             "0.035228, 0.043606, 0.070553, 0.112491, 0.164460, 0.403213, 0.814966", \
             "0.035775, 0.043199, 0.070266, 0.110237, 0.163118, 0.400136, 0.806894", \
             "0.035908, 0.043160, 0.068496, 0.112370, 0.166572, 0.403938, 0.811464" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.035881, 0.043230, 0.068963, 0.112808, 0.164049, 0.402955, 0.815901", \
             "0.035556, 0.043068, 0.068994, 0.116153, 0.172437, 0.403997, 0.815015", \
             "0.035209, 0.042960, 0.073152, 0.113243, 0.164931, 0.402236, 0.820511", \
             "0.035328, 0.043596, 0.070271, 0.113211, 0.164335, 0.399346, 0.804669", \
             "0.035228, 0.043606, 0.070553, 0.112491, 0.164460, 0.403213, 0.814966", \
             "0.035775, 0.043199, 0.070266, 0.110237, 0.163118, 0.400136, 0.806894", \
             "0.035908, 0.043160, 0.068496, 0.112370, 0.166572, 0.403938, 0.811464" \
           );
          }
        }
      }
      pin(AYB[6]) {
        timing() {
          related_pin : "TENB";
          timing_type : combinational;
          timing_sense : negative_unate;
          when : "DFTRAMBYP & !AB[6] & TAB[6]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AB[6] == 1'b0 && TAB[6] == 1'b1";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.428200, 0.434220, 0.452248, 0.477241, 0.505882, 0.630786, 0.848855", \
             "0.429718, 0.436048, 0.454192, 0.479220, 0.507859, 0.632510, 0.849014", \
             "0.437571, 0.444004, 0.462024, 0.487067, 0.515933, 0.641026, 0.857530", \
             "0.454745, 0.461136, 0.479011, 0.504073, 0.533132, 0.656987, 0.876777", \
             "0.476430, 0.482523, 0.501049, 0.525887, 0.554492, 0.678768, 0.896307", \
             "0.500363, 0.506838, 0.524696, 0.550304, 0.578879, 0.702740, 0.920404", \
             "0.525218, 0.531385, 0.549508, 0.574338, 0.603147, 0.725920, 0.943810" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.363970, 0.369087, 0.384411, 0.405655, 0.429999, 0.536168, 0.721527", \
             "0.365261, 0.370641, 0.386063, 0.407337, 0.431680, 0.537633, 0.721662", \
             "0.371936, 0.377403, 0.392721, 0.414007, 0.438543, 0.544872, 0.728900", \
             "0.386534, 0.391966, 0.407159, 0.428462, 0.453162, 0.558439, 0.745260", \
             "0.404966, 0.410144, 0.425891, 0.447004, 0.471318, 0.576952, 0.761861", \
             "0.425309, 0.430812, 0.445991, 0.467758, 0.492047, 0.597329, 0.782344", \
             "0.446435, 0.451677, 0.467082, 0.488187, 0.512675, 0.617032, 0.802239" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.033253, 0.040135, 0.066331, 0.110090, 0.162977, 0.394805, 0.811360", \
             "0.033705, 0.040140, 0.065990, 0.109650, 0.162444, 0.395166, 0.806502", \
             "0.033226, 0.040843, 0.065890, 0.109601, 0.163987, 0.397752, 0.806666", \
             "0.032928, 0.040138, 0.066281, 0.110196, 0.162886, 0.398467, 0.805570", \
             "0.033228, 0.040709, 0.065772, 0.110045, 0.162395, 0.395216, 0.783329", \
             "0.033024, 0.040250, 0.066338, 0.109406, 0.162780, 0.394868, 0.801182", \
             "0.033206, 0.040868, 0.066106, 0.110170, 0.163904, 0.396146, 0.806207" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.033253, 0.040135, 0.066331, 0.110090, 0.162977, 0.394805, 0.811360", \
             "0.033705, 0.040140, 0.065990, 0.109650, 0.162444, 0.395166, 0.806502", \
             "0.033226, 0.040843, 0.065890, 0.109601, 0.163987, 0.397752, 0.806666", \
             "0.032928, 0.040138, 0.066281, 0.110196, 0.162886, 0.398467, 0.805570", \
             "0.033228, 0.040709, 0.065772, 0.110045, 0.162395, 0.395216, 0.783329", \
             "0.033024, 0.040250, 0.066338, 0.109406, 0.162780, 0.394868, 0.801182", \
             "0.033206, 0.040868, 0.066106, 0.110170, 0.163904, 0.396146, 0.806207" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.384719, 0.391821, 0.411793, 0.439333, 0.470816, 0.601818, 0.830690", \
             "0.386588, 0.393561, 0.413705, 0.441289, 0.473033, 0.604844, 0.835149", \
             "0.395413, 0.402696, 0.422444, 0.450073, 0.481564, 0.612611, 0.843940", \
             "0.412596, 0.419436, 0.439451, 0.466999, 0.498600, 0.629594, 0.858159", \
             "0.431422, 0.438865, 0.459164, 0.486794, 0.518159, 0.649138, 0.877416", \
             "0.452613, 0.459819, 0.479775, 0.507165, 0.538432, 0.670436, 0.900970", \
             "0.475092, 0.482174, 0.502081, 0.529405, 0.560494, 0.690537, 0.919874" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.327011, 0.333047, 0.350024, 0.373433, 0.400194, 0.511545, 0.706086", \
             "0.328599, 0.334527, 0.351650, 0.375095, 0.402078, 0.514118, 0.709877", \
             "0.336101, 0.342292, 0.359078, 0.382562, 0.409330, 0.520720, 0.717349", \
             "0.350707, 0.356520, 0.373534, 0.396949, 0.423810, 0.535155, 0.729436", \
             "0.366709, 0.373035, 0.390289, 0.413775, 0.440435, 0.551767, 0.745804", \
             "0.384721, 0.390846, 0.407809, 0.431090, 0.457667, 0.569871, 0.765824", \
             "0.403828, 0.409848, 0.426768, 0.449994, 0.476420, 0.586957, 0.781893" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.036087, 0.045392, 0.074370, 0.113187, 0.166008, 0.400709, 0.824631", \
             "0.035635, 0.043035, 0.069142, 0.110307, 0.164117, 0.401315, 0.825016", \
             "0.035606, 0.043027, 0.069023, 0.111003, 0.165949, 0.400564, 0.824702", \
             "0.035385, 0.044044, 0.069697, 0.110834, 0.164712, 0.404521, 0.821808", \
             "0.035726, 0.043148, 0.068599, 0.111056, 0.165624, 0.401445, 0.825007", \
             "0.036295, 0.043835, 0.073969, 0.111417, 0.165230, 0.401258, 0.827106", \
             "0.035866, 0.043148, 0.070986, 0.113268, 0.166133, 0.404320, 0.825028" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.036087, 0.045392, 0.074370, 0.113187, 0.166008, 0.400709, 0.824631", \
             "0.035635, 0.043035, 0.069142, 0.110307, 0.164117, 0.401315, 0.825016", \
             "0.035606, 0.043027, 0.069023, 0.111003, 0.165949, 0.400564, 0.824702", \
             "0.035385, 0.044044, 0.069697, 0.110834, 0.164712, 0.404521, 0.821808", \
             "0.035726, 0.043148, 0.068599, 0.111056, 0.165624, 0.401445, 0.825007", \
             "0.036295, 0.043835, 0.073969, 0.111417, 0.165230, 0.401258, 0.827106", \
             "0.035866, 0.043148, 0.070986, 0.113268, 0.166133, 0.404320, 0.825028" \
           );
          }
        }
        timing() {
          related_pin : "TENB";
          timing_type : combinational;
          timing_sense : positive_unate;
          when : "DFTRAMBYP & AB[6] & !TAB[6]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AB[6] == 1'b1 && TAB[6] == 1'b0";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.324581, 0.330601, 0.348628, 0.373621, 0.402262, 0.527167, 0.745235", \
             "0.326245, 0.332575, 0.350719, 0.375747, 0.404386, 0.529036, 0.745540", \
             "0.334592, 0.341025, 0.359045, 0.384088, 0.412954, 0.538047, 0.754551", \
             "0.352075, 0.358466, 0.376341, 0.401402, 0.430462, 0.554317, 0.774107", \
             "0.371614, 0.377707, 0.396233, 0.421071, 0.449676, 0.573952, 0.791491", \
             "0.392376, 0.398851, 0.416709, 0.442317, 0.470892, 0.594753, 0.812418", \
             "0.414665, 0.420832, 0.438955, 0.463785, 0.492594, 0.615367, 0.833257" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.275894, 0.281011, 0.296334, 0.317578, 0.341923, 0.448092, 0.633450", \
             "0.277308, 0.282689, 0.298111, 0.319385, 0.343728, 0.449681, 0.633709", \
             "0.284404, 0.289871, 0.305189, 0.326474, 0.351011, 0.457340, 0.641368", \
             "0.299264, 0.304696, 0.319890, 0.341192, 0.365893, 0.471170, 0.657991", \
             "0.315872, 0.321051, 0.336798, 0.357911, 0.382225, 0.487859, 0.672768", \
             "0.333520, 0.339024, 0.354203, 0.375970, 0.400259, 0.505540, 0.690555", \
             "0.352465, 0.357707, 0.373112, 0.394217, 0.418705, 0.523062, 0.708269" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.033583, 0.040804, 0.065950, 0.109332, 0.162843, 0.397318, 0.803884", \
             "0.033401, 0.040643, 0.066230, 0.110563, 0.162920, 0.398049, 0.804959", \
             "0.033333, 0.040925, 0.065787, 0.109117, 0.164382, 0.397765, 0.804805", \
             "0.033366, 0.040001, 0.065433, 0.110579, 0.166174, 0.395051, 0.800563", \
             "0.033157, 0.040658, 0.066195, 0.109827, 0.163932, 0.400098, 0.787391", \
             "0.033517, 0.040495, 0.065896, 0.109514, 0.166278, 0.401248, 0.799014", \
             "0.033375, 0.040604, 0.065855, 0.109083, 0.162481, 0.397596, 0.809429" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.033583, 0.040804, 0.065950, 0.109332, 0.162843, 0.397318, 0.803884", \
             "0.033401, 0.040643, 0.066230, 0.110563, 0.162920, 0.398049, 0.804959", \
             "0.033333, 0.040925, 0.065787, 0.109117, 0.164382, 0.397765, 0.804805", \
             "0.033366, 0.040001, 0.065433, 0.110579, 0.166174, 0.395051, 0.800563", \
             "0.033157, 0.040658, 0.066195, 0.109827, 0.163932, 0.400098, 0.787391", \
             "0.033517, 0.040495, 0.065896, 0.109514, 0.166278, 0.401248, 0.799014", \
             "0.033375, 0.040604, 0.065855, 0.109083, 0.162481, 0.397596, 0.809429" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.351240, 0.358341, 0.378314, 0.405854, 0.437337, 0.568339, 0.797211", \
             "0.352947, 0.359920, 0.380064, 0.407648, 0.439392, 0.571204, 0.801508", \
             "0.361175, 0.368458, 0.388206, 0.415835, 0.447326, 0.578374, 0.809702", \
             "0.378173, 0.385013, 0.405029, 0.432577, 0.464178, 0.595172, 0.823737", \
             "0.399114, 0.406557, 0.426856, 0.454486, 0.485851, 0.616830, 0.845108", \
             "0.423105, 0.430311, 0.450267, 0.477657, 0.508924, 0.640929, 0.871462", \
             "0.448101, 0.455183, 0.475089, 0.502414, 0.533502, 0.663546, 0.892882" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.298554, 0.304590, 0.321567, 0.344976, 0.371737, 0.483088, 0.677629", \
             "0.300005, 0.305932, 0.323055, 0.346501, 0.373483, 0.485523, 0.681282", \
             "0.306999, 0.313189, 0.329975, 0.353460, 0.380227, 0.491618, 0.688247", \
             "0.321447, 0.327261, 0.344274, 0.367690, 0.394551, 0.505896, 0.700176", \
             "0.339246, 0.345573, 0.362827, 0.386313, 0.412973, 0.524305, 0.718342", \
             "0.359639, 0.365765, 0.382727, 0.406009, 0.432586, 0.544789, 0.740743", \
             "0.380886, 0.386905, 0.403826, 0.427052, 0.453477, 0.564014, 0.758950" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.035881, 0.043230, 0.068963, 0.112808, 0.164049, 0.402955, 0.815901", \
             "0.035556, 0.043068, 0.068994, 0.116153, 0.172437, 0.403997, 0.815015", \
             "0.035209, 0.042960, 0.073152, 0.113243, 0.164931, 0.402236, 0.820511", \
             "0.035328, 0.043596, 0.070271, 0.113211, 0.164335, 0.399346, 0.804669", \
             "0.035228, 0.043606, 0.070553, 0.112491, 0.164460, 0.403213, 0.814966", \
             "0.035775, 0.043199, 0.070266, 0.110237, 0.163118, 0.400136, 0.806894", \
             "0.035908, 0.043160, 0.068496, 0.112370, 0.166572, 0.403938, 0.811464" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.035881, 0.043230, 0.068963, 0.112808, 0.164049, 0.402955, 0.815901", \
             "0.035556, 0.043068, 0.068994, 0.116153, 0.172437, 0.403997, 0.815015", \
             "0.035209, 0.042960, 0.073152, 0.113243, 0.164931, 0.402236, 0.820511", \
             "0.035328, 0.043596, 0.070271, 0.113211, 0.164335, 0.399346, 0.804669", \
             "0.035228, 0.043606, 0.070553, 0.112491, 0.164460, 0.403213, 0.814966", \
             "0.035775, 0.043199, 0.070266, 0.110237, 0.163118, 0.400136, 0.806894", \
             "0.035908, 0.043160, 0.068496, 0.112370, 0.166572, 0.403938, 0.811464" \
           );
          }
        }
      }
      pin(AYB[5]) {
        timing() {
          related_pin : "TENB";
          timing_type : combinational;
          timing_sense : negative_unate;
          when : "DFTRAMBYP & !AB[5] & TAB[5]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AB[5] == 1'b0 && TAB[5] == 1'b1";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.428200, 0.434220, 0.452248, 0.477241, 0.505882, 0.630786, 0.848855", \
             "0.429718, 0.436048, 0.454192, 0.479220, 0.507859, 0.632510, 0.849014", \
             "0.437571, 0.444004, 0.462024, 0.487067, 0.515933, 0.641026, 0.857530", \
             "0.454745, 0.461136, 0.479011, 0.504073, 0.533132, 0.656987, 0.876777", \
             "0.476430, 0.482523, 0.501049, 0.525887, 0.554492, 0.678768, 0.896307", \
             "0.500363, 0.506838, 0.524696, 0.550304, 0.578879, 0.702740, 0.920404", \
             "0.525218, 0.531385, 0.549508, 0.574338, 0.603147, 0.725920, 0.943810" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.363970, 0.369087, 0.384411, 0.405655, 0.429999, 0.536168, 0.721527", \
             "0.365261, 0.370641, 0.386063, 0.407337, 0.431680, 0.537633, 0.721662", \
             "0.371936, 0.377403, 0.392721, 0.414007, 0.438543, 0.544872, 0.728900", \
             "0.386534, 0.391966, 0.407159, 0.428462, 0.453162, 0.558439, 0.745260", \
             "0.404966, 0.410144, 0.425891, 0.447004, 0.471318, 0.576952, 0.761861", \
             "0.425309, 0.430812, 0.445991, 0.467758, 0.492047, 0.597329, 0.782344", \
             "0.446435, 0.451677, 0.467082, 0.488187, 0.512675, 0.617032, 0.802239" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.033253, 0.040135, 0.066331, 0.110090, 0.162977, 0.394805, 0.811360", \
             "0.033705, 0.040140, 0.065990, 0.109650, 0.162444, 0.395166, 0.806502", \
             "0.033226, 0.040843, 0.065890, 0.109601, 0.163987, 0.397752, 0.806666", \
             "0.032928, 0.040138, 0.066281, 0.110196, 0.162886, 0.398467, 0.805570", \
             "0.033228, 0.040709, 0.065772, 0.110045, 0.162395, 0.395216, 0.783329", \
             "0.033024, 0.040250, 0.066338, 0.109406, 0.162780, 0.394868, 0.801182", \
             "0.033206, 0.040868, 0.066106, 0.110170, 0.163904, 0.396146, 0.806207" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.033253, 0.040135, 0.066331, 0.110090, 0.162977, 0.394805, 0.811360", \
             "0.033705, 0.040140, 0.065990, 0.109650, 0.162444, 0.395166, 0.806502", \
             "0.033226, 0.040843, 0.065890, 0.109601, 0.163987, 0.397752, 0.806666", \
             "0.032928, 0.040138, 0.066281, 0.110196, 0.162886, 0.398467, 0.805570", \
             "0.033228, 0.040709, 0.065772, 0.110045, 0.162395, 0.395216, 0.783329", \
             "0.033024, 0.040250, 0.066338, 0.109406, 0.162780, 0.394868, 0.801182", \
             "0.033206, 0.040868, 0.066106, 0.110170, 0.163904, 0.396146, 0.806207" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.384719, 0.391821, 0.411793, 0.439333, 0.470816, 0.601818, 0.830690", \
             "0.386588, 0.393561, 0.413705, 0.441289, 0.473033, 0.604844, 0.835149", \
             "0.395413, 0.402696, 0.422444, 0.450073, 0.481564, 0.612611, 0.843940", \
             "0.412596, 0.419436, 0.439451, 0.466999, 0.498600, 0.629594, 0.858159", \
             "0.431422, 0.438865, 0.459164, 0.486794, 0.518159, 0.649138, 0.877416", \
             "0.452613, 0.459819, 0.479775, 0.507165, 0.538432, 0.670436, 0.900970", \
             "0.475092, 0.482174, 0.502081, 0.529405, 0.560494, 0.690537, 0.919874" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.327011, 0.333047, 0.350024, 0.373433, 0.400194, 0.511545, 0.706086", \
             "0.328599, 0.334527, 0.351650, 0.375095, 0.402078, 0.514118, 0.709877", \
             "0.336101, 0.342292, 0.359078, 0.382562, 0.409330, 0.520720, 0.717349", \
             "0.350707, 0.356520, 0.373534, 0.396949, 0.423810, 0.535155, 0.729436", \
             "0.366709, 0.373035, 0.390289, 0.413775, 0.440435, 0.551767, 0.745804", \
             "0.384721, 0.390846, 0.407809, 0.431090, 0.457667, 0.569871, 0.765824", \
             "0.403828, 0.409848, 0.426768, 0.449994, 0.476420, 0.586957, 0.781893" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.036087, 0.045392, 0.074370, 0.113187, 0.166008, 0.400709, 0.824631", \
             "0.035635, 0.043035, 0.069142, 0.110307, 0.164117, 0.401315, 0.825016", \
             "0.035606, 0.043027, 0.069023, 0.111003, 0.165949, 0.400564, 0.824702", \
             "0.035385, 0.044044, 0.069697, 0.110834, 0.164712, 0.404521, 0.821808", \
             "0.035726, 0.043148, 0.068599, 0.111056, 0.165624, 0.401445, 0.825007", \
             "0.036295, 0.043835, 0.073969, 0.111417, 0.165230, 0.401258, 0.827106", \
             "0.035866, 0.043148, 0.070986, 0.113268, 0.166133, 0.404320, 0.825028" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.036087, 0.045392, 0.074370, 0.113187, 0.166008, 0.400709, 0.824631", \
             "0.035635, 0.043035, 0.069142, 0.110307, 0.164117, 0.401315, 0.825016", \
             "0.035606, 0.043027, 0.069023, 0.111003, 0.165949, 0.400564, 0.824702", \
             "0.035385, 0.044044, 0.069697, 0.110834, 0.164712, 0.404521, 0.821808", \
             "0.035726, 0.043148, 0.068599, 0.111056, 0.165624, 0.401445, 0.825007", \
             "0.036295, 0.043835, 0.073969, 0.111417, 0.165230, 0.401258, 0.827106", \
             "0.035866, 0.043148, 0.070986, 0.113268, 0.166133, 0.404320, 0.825028" \
           );
          }
        }
        timing() {
          related_pin : "TENB";
          timing_type : combinational;
          timing_sense : positive_unate;
          when : "DFTRAMBYP & AB[5] & !TAB[5]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AB[5] == 1'b1 && TAB[5] == 1'b0";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.324581, 0.330601, 0.348628, 0.373621, 0.402262, 0.527167, 0.745235", \
             "0.326245, 0.332575, 0.350719, 0.375747, 0.404386, 0.529036, 0.745540", \
             "0.334592, 0.341025, 0.359045, 0.384088, 0.412954, 0.538047, 0.754551", \
             "0.352075, 0.358466, 0.376341, 0.401402, 0.430462, 0.554317, 0.774107", \
             "0.371614, 0.377707, 0.396233, 0.421071, 0.449676, 0.573952, 0.791491", \
             "0.392376, 0.398851, 0.416709, 0.442317, 0.470892, 0.594753, 0.812418", \
             "0.414665, 0.420832, 0.438955, 0.463785, 0.492594, 0.615367, 0.833257" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.275894, 0.281011, 0.296334, 0.317578, 0.341923, 0.448092, 0.633450", \
             "0.277308, 0.282689, 0.298111, 0.319385, 0.343728, 0.449681, 0.633709", \
             "0.284404, 0.289871, 0.305189, 0.326474, 0.351011, 0.457340, 0.641368", \
             "0.299264, 0.304696, 0.319890, 0.341192, 0.365893, 0.471170, 0.657991", \
             "0.315872, 0.321051, 0.336798, 0.357911, 0.382225, 0.487859, 0.672768", \
             "0.333520, 0.339024, 0.354203, 0.375970, 0.400259, 0.505540, 0.690555", \
             "0.352465, 0.357707, 0.373112, 0.394217, 0.418705, 0.523062, 0.708269" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.033583, 0.040804, 0.065950, 0.109332, 0.162843, 0.397318, 0.803884", \
             "0.033401, 0.040643, 0.066230, 0.110563, 0.162920, 0.398049, 0.804959", \
             "0.033333, 0.040925, 0.065787, 0.109117, 0.164382, 0.397765, 0.804805", \
             "0.033366, 0.040001, 0.065433, 0.110579, 0.166174, 0.395051, 0.800563", \
             "0.033157, 0.040658, 0.066195, 0.109827, 0.163932, 0.400098, 0.787391", \
             "0.033517, 0.040495, 0.065896, 0.109514, 0.166278, 0.401248, 0.799014", \
             "0.033375, 0.040604, 0.065855, 0.109083, 0.162481, 0.397596, 0.809429" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.033583, 0.040804, 0.065950, 0.109332, 0.162843, 0.397318, 0.803884", \
             "0.033401, 0.040643, 0.066230, 0.110563, 0.162920, 0.398049, 0.804959", \
             "0.033333, 0.040925, 0.065787, 0.109117, 0.164382, 0.397765, 0.804805", \
             "0.033366, 0.040001, 0.065433, 0.110579, 0.166174, 0.395051, 0.800563", \
             "0.033157, 0.040658, 0.066195, 0.109827, 0.163932, 0.400098, 0.787391", \
             "0.033517, 0.040495, 0.065896, 0.109514, 0.166278, 0.401248, 0.799014", \
             "0.033375, 0.040604, 0.065855, 0.109083, 0.162481, 0.397596, 0.809429" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.351240, 0.358341, 0.378314, 0.405854, 0.437337, 0.568339, 0.797211", \
             "0.352947, 0.359920, 0.380064, 0.407648, 0.439392, 0.571204, 0.801508", \
             "0.361175, 0.368458, 0.388206, 0.415835, 0.447326, 0.578374, 0.809702", \
             "0.378173, 0.385013, 0.405029, 0.432577, 0.464178, 0.595172, 0.823737", \
             "0.399114, 0.406557, 0.426856, 0.454486, 0.485851, 0.616830, 0.845108", \
             "0.423105, 0.430311, 0.450267, 0.477657, 0.508924, 0.640929, 0.871462", \
             "0.448101, 0.455183, 0.475089, 0.502414, 0.533502, 0.663546, 0.892882" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.298554, 0.304590, 0.321567, 0.344976, 0.371737, 0.483088, 0.677629", \
             "0.300005, 0.305932, 0.323055, 0.346501, 0.373483, 0.485523, 0.681282", \
             "0.306999, 0.313189, 0.329975, 0.353460, 0.380227, 0.491618, 0.688247", \
             "0.321447, 0.327261, 0.344274, 0.367690, 0.394551, 0.505896, 0.700176", \
             "0.339246, 0.345573, 0.362827, 0.386313, 0.412973, 0.524305, 0.718342", \
             "0.359639, 0.365765, 0.382727, 0.406009, 0.432586, 0.544789, 0.740743", \
             "0.380886, 0.386905, 0.403826, 0.427052, 0.453477, 0.564014, 0.758950" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.035881, 0.043230, 0.068963, 0.112808, 0.164049, 0.402955, 0.815901", \
             "0.035556, 0.043068, 0.068994, 0.116153, 0.172437, 0.403997, 0.815015", \
             "0.035209, 0.042960, 0.073152, 0.113243, 0.164931, 0.402236, 0.820511", \
             "0.035328, 0.043596, 0.070271, 0.113211, 0.164335, 0.399346, 0.804669", \
             "0.035228, 0.043606, 0.070553, 0.112491, 0.164460, 0.403213, 0.814966", \
             "0.035775, 0.043199, 0.070266, 0.110237, 0.163118, 0.400136, 0.806894", \
             "0.035908, 0.043160, 0.068496, 0.112370, 0.166572, 0.403938, 0.811464" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.035881, 0.043230, 0.068963, 0.112808, 0.164049, 0.402955, 0.815901", \
             "0.035556, 0.043068, 0.068994, 0.116153, 0.172437, 0.403997, 0.815015", \
             "0.035209, 0.042960, 0.073152, 0.113243, 0.164931, 0.402236, 0.820511", \
             "0.035328, 0.043596, 0.070271, 0.113211, 0.164335, 0.399346, 0.804669", \
             "0.035228, 0.043606, 0.070553, 0.112491, 0.164460, 0.403213, 0.814966", \
             "0.035775, 0.043199, 0.070266, 0.110237, 0.163118, 0.400136, 0.806894", \
             "0.035908, 0.043160, 0.068496, 0.112370, 0.166572, 0.403938, 0.811464" \
           );
          }
        }
      }
      pin(AYB[4]) {
        timing() {
          related_pin : "TENB";
          timing_type : combinational;
          timing_sense : negative_unate;
          when : "DFTRAMBYP & !AB[4] & TAB[4]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AB[4] == 1'b0 && TAB[4] == 1'b1";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.428200, 0.434220, 0.452248, 0.477241, 0.505882, 0.630786, 0.848855", \
             "0.429718, 0.436048, 0.454192, 0.479220, 0.507859, 0.632510, 0.849014", \
             "0.437571, 0.444004, 0.462024, 0.487067, 0.515933, 0.641026, 0.857530", \
             "0.454745, 0.461136, 0.479011, 0.504073, 0.533132, 0.656987, 0.876777", \
             "0.476430, 0.482523, 0.501049, 0.525887, 0.554492, 0.678768, 0.896307", \
             "0.500363, 0.506838, 0.524696, 0.550304, 0.578879, 0.702740, 0.920404", \
             "0.525218, 0.531385, 0.549508, 0.574338, 0.603147, 0.725920, 0.943810" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.363970, 0.369087, 0.384411, 0.405655, 0.429999, 0.536168, 0.721527", \
             "0.365261, 0.370641, 0.386063, 0.407337, 0.431680, 0.537633, 0.721662", \
             "0.371936, 0.377403, 0.392721, 0.414007, 0.438543, 0.544872, 0.728900", \
             "0.386534, 0.391966, 0.407159, 0.428462, 0.453162, 0.558439, 0.745260", \
             "0.404966, 0.410144, 0.425891, 0.447004, 0.471318, 0.576952, 0.761861", \
             "0.425309, 0.430812, 0.445991, 0.467758, 0.492047, 0.597329, 0.782344", \
             "0.446435, 0.451677, 0.467082, 0.488187, 0.512675, 0.617032, 0.802239" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.033253, 0.040135, 0.066331, 0.110090, 0.162977, 0.394805, 0.811360", \
             "0.033705, 0.040140, 0.065990, 0.109650, 0.162444, 0.395166, 0.806502", \
             "0.033226, 0.040843, 0.065890, 0.109601, 0.163987, 0.397752, 0.806666", \
             "0.032928, 0.040138, 0.066281, 0.110196, 0.162886, 0.398467, 0.805570", \
             "0.033228, 0.040709, 0.065772, 0.110045, 0.162395, 0.395216, 0.783329", \
             "0.033024, 0.040250, 0.066338, 0.109406, 0.162780, 0.394868, 0.801182", \
             "0.033206, 0.040868, 0.066106, 0.110170, 0.163904, 0.396146, 0.806207" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.033253, 0.040135, 0.066331, 0.110090, 0.162977, 0.394805, 0.811360", \
             "0.033705, 0.040140, 0.065990, 0.109650, 0.162444, 0.395166, 0.806502", \
             "0.033226, 0.040843, 0.065890, 0.109601, 0.163987, 0.397752, 0.806666", \
             "0.032928, 0.040138, 0.066281, 0.110196, 0.162886, 0.398467, 0.805570", \
             "0.033228, 0.040709, 0.065772, 0.110045, 0.162395, 0.395216, 0.783329", \
             "0.033024, 0.040250, 0.066338, 0.109406, 0.162780, 0.394868, 0.801182", \
             "0.033206, 0.040868, 0.066106, 0.110170, 0.163904, 0.396146, 0.806207" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.384719, 0.391821, 0.411793, 0.439333, 0.470816, 0.601818, 0.830690", \
             "0.386588, 0.393561, 0.413705, 0.441289, 0.473033, 0.604844, 0.835149", \
             "0.395413, 0.402696, 0.422444, 0.450073, 0.481564, 0.612611, 0.843940", \
             "0.412596, 0.419436, 0.439451, 0.466999, 0.498600, 0.629594, 0.858159", \
             "0.431422, 0.438865, 0.459164, 0.486794, 0.518159, 0.649138, 0.877416", \
             "0.452613, 0.459819, 0.479775, 0.507165, 0.538432, 0.670436, 0.900970", \
             "0.475092, 0.482174, 0.502081, 0.529405, 0.560494, 0.690537, 0.919874" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.327011, 0.333047, 0.350024, 0.373433, 0.400194, 0.511545, 0.706086", \
             "0.328599, 0.334527, 0.351650, 0.375095, 0.402078, 0.514118, 0.709877", \
             "0.336101, 0.342292, 0.359078, 0.382562, 0.409330, 0.520720, 0.717349", \
             "0.350707, 0.356520, 0.373534, 0.396949, 0.423810, 0.535155, 0.729436", \
             "0.366709, 0.373035, 0.390289, 0.413775, 0.440435, 0.551767, 0.745804", \
             "0.384721, 0.390846, 0.407809, 0.431090, 0.457667, 0.569871, 0.765824", \
             "0.403828, 0.409848, 0.426768, 0.449994, 0.476420, 0.586957, 0.781893" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.036087, 0.045392, 0.074370, 0.113187, 0.166008, 0.400709, 0.824631", \
             "0.035635, 0.043035, 0.069142, 0.110307, 0.164117, 0.401315, 0.825016", \
             "0.035606, 0.043027, 0.069023, 0.111003, 0.165949, 0.400564, 0.824702", \
             "0.035385, 0.044044, 0.069697, 0.110834, 0.164712, 0.404521, 0.821808", \
             "0.035726, 0.043148, 0.068599, 0.111056, 0.165624, 0.401445, 0.825007", \
             "0.036295, 0.043835, 0.073969, 0.111417, 0.165230, 0.401258, 0.827106", \
             "0.035866, 0.043148, 0.070986, 0.113268, 0.166133, 0.404320, 0.825028" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.036087, 0.045392, 0.074370, 0.113187, 0.166008, 0.400709, 0.824631", \
             "0.035635, 0.043035, 0.069142, 0.110307, 0.164117, 0.401315, 0.825016", \
             "0.035606, 0.043027, 0.069023, 0.111003, 0.165949, 0.400564, 0.824702", \
             "0.035385, 0.044044, 0.069697, 0.110834, 0.164712, 0.404521, 0.821808", \
             "0.035726, 0.043148, 0.068599, 0.111056, 0.165624, 0.401445, 0.825007", \
             "0.036295, 0.043835, 0.073969, 0.111417, 0.165230, 0.401258, 0.827106", \
             "0.035866, 0.043148, 0.070986, 0.113268, 0.166133, 0.404320, 0.825028" \
           );
          }
        }
        timing() {
          related_pin : "TENB";
          timing_type : combinational;
          timing_sense : positive_unate;
          when : "DFTRAMBYP & AB[4] & !TAB[4]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AB[4] == 1'b1 && TAB[4] == 1'b0";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.324581, 0.330601, 0.348628, 0.373621, 0.402262, 0.527167, 0.745235", \
             "0.326245, 0.332575, 0.350719, 0.375747, 0.404386, 0.529036, 0.745540", \
             "0.334592, 0.341025, 0.359045, 0.384088, 0.412954, 0.538047, 0.754551", \
             "0.352075, 0.358466, 0.376341, 0.401402, 0.430462, 0.554317, 0.774107", \
             "0.371614, 0.377707, 0.396233, 0.421071, 0.449676, 0.573952, 0.791491", \
             "0.392376, 0.398851, 0.416709, 0.442317, 0.470892, 0.594753, 0.812418", \
             "0.414665, 0.420832, 0.438955, 0.463785, 0.492594, 0.615367, 0.833257" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.275894, 0.281011, 0.296334, 0.317578, 0.341923, 0.448092, 0.633450", \
             "0.277308, 0.282689, 0.298111, 0.319385, 0.343728, 0.449681, 0.633709", \
             "0.284404, 0.289871, 0.305189, 0.326474, 0.351011, 0.457340, 0.641368", \
             "0.299264, 0.304696, 0.319890, 0.341192, 0.365893, 0.471170, 0.657991", \
             "0.315872, 0.321051, 0.336798, 0.357911, 0.382225, 0.487859, 0.672768", \
             "0.333520, 0.339024, 0.354203, 0.375970, 0.400259, 0.505540, 0.690555", \
             "0.352465, 0.357707, 0.373112, 0.394217, 0.418705, 0.523062, 0.708269" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.033583, 0.040804, 0.065950, 0.109332, 0.162843, 0.397318, 0.803884", \
             "0.033401, 0.040643, 0.066230, 0.110563, 0.162920, 0.398049, 0.804959", \
             "0.033333, 0.040925, 0.065787, 0.109117, 0.164382, 0.397765, 0.804805", \
             "0.033366, 0.040001, 0.065433, 0.110579, 0.166174, 0.395051, 0.800563", \
             "0.033157, 0.040658, 0.066195, 0.109827, 0.163932, 0.400098, 0.787391", \
             "0.033517, 0.040495, 0.065896, 0.109514, 0.166278, 0.401248, 0.799014", \
             "0.033375, 0.040604, 0.065855, 0.109083, 0.162481, 0.397596, 0.809429" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.033583, 0.040804, 0.065950, 0.109332, 0.162843, 0.397318, 0.803884", \
             "0.033401, 0.040643, 0.066230, 0.110563, 0.162920, 0.398049, 0.804959", \
             "0.033333, 0.040925, 0.065787, 0.109117, 0.164382, 0.397765, 0.804805", \
             "0.033366, 0.040001, 0.065433, 0.110579, 0.166174, 0.395051, 0.800563", \
             "0.033157, 0.040658, 0.066195, 0.109827, 0.163932, 0.400098, 0.787391", \
             "0.033517, 0.040495, 0.065896, 0.109514, 0.166278, 0.401248, 0.799014", \
             "0.033375, 0.040604, 0.065855, 0.109083, 0.162481, 0.397596, 0.809429" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.351240, 0.358341, 0.378314, 0.405854, 0.437337, 0.568339, 0.797211", \
             "0.352947, 0.359920, 0.380064, 0.407648, 0.439392, 0.571204, 0.801508", \
             "0.361175, 0.368458, 0.388206, 0.415835, 0.447326, 0.578374, 0.809702", \
             "0.378173, 0.385013, 0.405029, 0.432577, 0.464178, 0.595172, 0.823737", \
             "0.399114, 0.406557, 0.426856, 0.454486, 0.485851, 0.616830, 0.845108", \
             "0.423105, 0.430311, 0.450267, 0.477657, 0.508924, 0.640929, 0.871462", \
             "0.448101, 0.455183, 0.475089, 0.502414, 0.533502, 0.663546, 0.892882" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.298554, 0.304590, 0.321567, 0.344976, 0.371737, 0.483088, 0.677629", \
             "0.300005, 0.305932, 0.323055, 0.346501, 0.373483, 0.485523, 0.681282", \
             "0.306999, 0.313189, 0.329975, 0.353460, 0.380227, 0.491618, 0.688247", \
             "0.321447, 0.327261, 0.344274, 0.367690, 0.394551, 0.505896, 0.700176", \
             "0.339246, 0.345573, 0.362827, 0.386313, 0.412973, 0.524305, 0.718342", \
             "0.359639, 0.365765, 0.382727, 0.406009, 0.432586, 0.544789, 0.740743", \
             "0.380886, 0.386905, 0.403826, 0.427052, 0.453477, 0.564014, 0.758950" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.035881, 0.043230, 0.068963, 0.112808, 0.164049, 0.402955, 0.815901", \
             "0.035556, 0.043068, 0.068994, 0.116153, 0.172437, 0.403997, 0.815015", \
             "0.035209, 0.042960, 0.073152, 0.113243, 0.164931, 0.402236, 0.820511", \
             "0.035328, 0.043596, 0.070271, 0.113211, 0.164335, 0.399346, 0.804669", \
             "0.035228, 0.043606, 0.070553, 0.112491, 0.164460, 0.403213, 0.814966", \
             "0.035775, 0.043199, 0.070266, 0.110237, 0.163118, 0.400136, 0.806894", \
             "0.035908, 0.043160, 0.068496, 0.112370, 0.166572, 0.403938, 0.811464" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.035881, 0.043230, 0.068963, 0.112808, 0.164049, 0.402955, 0.815901", \
             "0.035556, 0.043068, 0.068994, 0.116153, 0.172437, 0.403997, 0.815015", \
             "0.035209, 0.042960, 0.073152, 0.113243, 0.164931, 0.402236, 0.820511", \
             "0.035328, 0.043596, 0.070271, 0.113211, 0.164335, 0.399346, 0.804669", \
             "0.035228, 0.043606, 0.070553, 0.112491, 0.164460, 0.403213, 0.814966", \
             "0.035775, 0.043199, 0.070266, 0.110237, 0.163118, 0.400136, 0.806894", \
             "0.035908, 0.043160, 0.068496, 0.112370, 0.166572, 0.403938, 0.811464" \
           );
          }
        }
      }
      pin(AYB[3]) {
        timing() {
          related_pin : "TENB";
          timing_type : combinational;
          timing_sense : negative_unate;
          when : "DFTRAMBYP & !AB[3] & TAB[3]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AB[3] == 1'b0 && TAB[3] == 1'b1";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.428200, 0.434220, 0.452248, 0.477241, 0.505882, 0.630786, 0.848855", \
             "0.429718, 0.436048, 0.454192, 0.479220, 0.507859, 0.632510, 0.849014", \
             "0.437571, 0.444004, 0.462024, 0.487067, 0.515933, 0.641026, 0.857530", \
             "0.454745, 0.461136, 0.479011, 0.504073, 0.533132, 0.656987, 0.876777", \
             "0.476430, 0.482523, 0.501049, 0.525887, 0.554492, 0.678768, 0.896307", \
             "0.500363, 0.506838, 0.524696, 0.550304, 0.578879, 0.702740, 0.920404", \
             "0.525218, 0.531385, 0.549508, 0.574338, 0.603147, 0.725920, 0.943810" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.363970, 0.369087, 0.384411, 0.405655, 0.429999, 0.536168, 0.721527", \
             "0.365261, 0.370641, 0.386063, 0.407337, 0.431680, 0.537633, 0.721662", \
             "0.371936, 0.377403, 0.392721, 0.414007, 0.438543, 0.544872, 0.728900", \
             "0.386534, 0.391966, 0.407159, 0.428462, 0.453162, 0.558439, 0.745260", \
             "0.404966, 0.410144, 0.425891, 0.447004, 0.471318, 0.576952, 0.761861", \
             "0.425309, 0.430812, 0.445991, 0.467758, 0.492047, 0.597329, 0.782344", \
             "0.446435, 0.451677, 0.467082, 0.488187, 0.512675, 0.617032, 0.802239" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.033253, 0.040135, 0.066331, 0.110090, 0.162977, 0.394805, 0.811360", \
             "0.033705, 0.040140, 0.065990, 0.109650, 0.162444, 0.395166, 0.806502", \
             "0.033226, 0.040843, 0.065890, 0.109601, 0.163987, 0.397752, 0.806666", \
             "0.032928, 0.040138, 0.066281, 0.110196, 0.162886, 0.398467, 0.805570", \
             "0.033228, 0.040709, 0.065772, 0.110045, 0.162395, 0.395216, 0.783329", \
             "0.033024, 0.040250, 0.066338, 0.109406, 0.162780, 0.394868, 0.801182", \
             "0.033206, 0.040868, 0.066106, 0.110170, 0.163904, 0.396146, 0.806207" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.033253, 0.040135, 0.066331, 0.110090, 0.162977, 0.394805, 0.811360", \
             "0.033705, 0.040140, 0.065990, 0.109650, 0.162444, 0.395166, 0.806502", \
             "0.033226, 0.040843, 0.065890, 0.109601, 0.163987, 0.397752, 0.806666", \
             "0.032928, 0.040138, 0.066281, 0.110196, 0.162886, 0.398467, 0.805570", \
             "0.033228, 0.040709, 0.065772, 0.110045, 0.162395, 0.395216, 0.783329", \
             "0.033024, 0.040250, 0.066338, 0.109406, 0.162780, 0.394868, 0.801182", \
             "0.033206, 0.040868, 0.066106, 0.110170, 0.163904, 0.396146, 0.806207" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.384719, 0.391821, 0.411793, 0.439333, 0.470816, 0.601818, 0.830690", \
             "0.386588, 0.393561, 0.413705, 0.441289, 0.473033, 0.604844, 0.835149", \
             "0.395413, 0.402696, 0.422444, 0.450073, 0.481564, 0.612611, 0.843940", \
             "0.412596, 0.419436, 0.439451, 0.466999, 0.498600, 0.629594, 0.858159", \
             "0.431422, 0.438865, 0.459164, 0.486794, 0.518159, 0.649138, 0.877416", \
             "0.452613, 0.459819, 0.479775, 0.507165, 0.538432, 0.670436, 0.900970", \
             "0.475092, 0.482174, 0.502081, 0.529405, 0.560494, 0.690537, 0.919874" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.327011, 0.333047, 0.350024, 0.373433, 0.400194, 0.511545, 0.706086", \
             "0.328599, 0.334527, 0.351650, 0.375095, 0.402078, 0.514118, 0.709877", \
             "0.336101, 0.342292, 0.359078, 0.382562, 0.409330, 0.520720, 0.717349", \
             "0.350707, 0.356520, 0.373534, 0.396949, 0.423810, 0.535155, 0.729436", \
             "0.366709, 0.373035, 0.390289, 0.413775, 0.440435, 0.551767, 0.745804", \
             "0.384721, 0.390846, 0.407809, 0.431090, 0.457667, 0.569871, 0.765824", \
             "0.403828, 0.409848, 0.426768, 0.449994, 0.476420, 0.586957, 0.781893" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.036087, 0.045392, 0.074370, 0.113187, 0.166008, 0.400709, 0.824631", \
             "0.035635, 0.043035, 0.069142, 0.110307, 0.164117, 0.401315, 0.825016", \
             "0.035606, 0.043027, 0.069023, 0.111003, 0.165949, 0.400564, 0.824702", \
             "0.035385, 0.044044, 0.069697, 0.110834, 0.164712, 0.404521, 0.821808", \
             "0.035726, 0.043148, 0.068599, 0.111056, 0.165624, 0.401445, 0.825007", \
             "0.036295, 0.043835, 0.073969, 0.111417, 0.165230, 0.401258, 0.827106", \
             "0.035866, 0.043148, 0.070986, 0.113268, 0.166133, 0.404320, 0.825028" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.036087, 0.045392, 0.074370, 0.113187, 0.166008, 0.400709, 0.824631", \
             "0.035635, 0.043035, 0.069142, 0.110307, 0.164117, 0.401315, 0.825016", \
             "0.035606, 0.043027, 0.069023, 0.111003, 0.165949, 0.400564, 0.824702", \
             "0.035385, 0.044044, 0.069697, 0.110834, 0.164712, 0.404521, 0.821808", \
             "0.035726, 0.043148, 0.068599, 0.111056, 0.165624, 0.401445, 0.825007", \
             "0.036295, 0.043835, 0.073969, 0.111417, 0.165230, 0.401258, 0.827106", \
             "0.035866, 0.043148, 0.070986, 0.113268, 0.166133, 0.404320, 0.825028" \
           );
          }
        }
        timing() {
          related_pin : "TENB";
          timing_type : combinational;
          timing_sense : positive_unate;
          when : "DFTRAMBYP & AB[3] & !TAB[3]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AB[3] == 1'b1 && TAB[3] == 1'b0";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.324581, 0.330601, 0.348628, 0.373621, 0.402262, 0.527167, 0.745235", \
             "0.326245, 0.332575, 0.350719, 0.375747, 0.404386, 0.529036, 0.745540", \
             "0.334592, 0.341025, 0.359045, 0.384088, 0.412954, 0.538047, 0.754551", \
             "0.352075, 0.358466, 0.376341, 0.401402, 0.430462, 0.554317, 0.774107", \
             "0.371614, 0.377707, 0.396233, 0.421071, 0.449676, 0.573952, 0.791491", \
             "0.392376, 0.398851, 0.416709, 0.442317, 0.470892, 0.594753, 0.812418", \
             "0.414665, 0.420832, 0.438955, 0.463785, 0.492594, 0.615367, 0.833257" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.275894, 0.281011, 0.296334, 0.317578, 0.341923, 0.448092, 0.633450", \
             "0.277308, 0.282689, 0.298111, 0.319385, 0.343728, 0.449681, 0.633709", \
             "0.284404, 0.289871, 0.305189, 0.326474, 0.351011, 0.457340, 0.641368", \
             "0.299264, 0.304696, 0.319890, 0.341192, 0.365893, 0.471170, 0.657991", \
             "0.315872, 0.321051, 0.336798, 0.357911, 0.382225, 0.487859, 0.672768", \
             "0.333520, 0.339024, 0.354203, 0.375970, 0.400259, 0.505540, 0.690555", \
             "0.352465, 0.357707, 0.373112, 0.394217, 0.418705, 0.523062, 0.708269" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.033583, 0.040804, 0.065950, 0.109332, 0.162843, 0.397318, 0.803884", \
             "0.033401, 0.040643, 0.066230, 0.110563, 0.162920, 0.398049, 0.804959", \
             "0.033333, 0.040925, 0.065787, 0.109117, 0.164382, 0.397765, 0.804805", \
             "0.033366, 0.040001, 0.065433, 0.110579, 0.166174, 0.395051, 0.800563", \
             "0.033157, 0.040658, 0.066195, 0.109827, 0.163932, 0.400098, 0.787391", \
             "0.033517, 0.040495, 0.065896, 0.109514, 0.166278, 0.401248, 0.799014", \
             "0.033375, 0.040604, 0.065855, 0.109083, 0.162481, 0.397596, 0.809429" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.033583, 0.040804, 0.065950, 0.109332, 0.162843, 0.397318, 0.803884", \
             "0.033401, 0.040643, 0.066230, 0.110563, 0.162920, 0.398049, 0.804959", \
             "0.033333, 0.040925, 0.065787, 0.109117, 0.164382, 0.397765, 0.804805", \
             "0.033366, 0.040001, 0.065433, 0.110579, 0.166174, 0.395051, 0.800563", \
             "0.033157, 0.040658, 0.066195, 0.109827, 0.163932, 0.400098, 0.787391", \
             "0.033517, 0.040495, 0.065896, 0.109514, 0.166278, 0.401248, 0.799014", \
             "0.033375, 0.040604, 0.065855, 0.109083, 0.162481, 0.397596, 0.809429" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.351240, 0.358341, 0.378314, 0.405854, 0.437337, 0.568339, 0.797211", \
             "0.352947, 0.359920, 0.380064, 0.407648, 0.439392, 0.571204, 0.801508", \
             "0.361175, 0.368458, 0.388206, 0.415835, 0.447326, 0.578374, 0.809702", \
             "0.378173, 0.385013, 0.405029, 0.432577, 0.464178, 0.595172, 0.823737", \
             "0.399114, 0.406557, 0.426856, 0.454486, 0.485851, 0.616830, 0.845108", \
             "0.423105, 0.430311, 0.450267, 0.477657, 0.508924, 0.640929, 0.871462", \
             "0.448101, 0.455183, 0.475089, 0.502414, 0.533502, 0.663546, 0.892882" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.298554, 0.304590, 0.321567, 0.344976, 0.371737, 0.483088, 0.677629", \
             "0.300005, 0.305932, 0.323055, 0.346501, 0.373483, 0.485523, 0.681282", \
             "0.306999, 0.313189, 0.329975, 0.353460, 0.380227, 0.491618, 0.688247", \
             "0.321447, 0.327261, 0.344274, 0.367690, 0.394551, 0.505896, 0.700176", \
             "0.339246, 0.345573, 0.362827, 0.386313, 0.412973, 0.524305, 0.718342", \
             "0.359639, 0.365765, 0.382727, 0.406009, 0.432586, 0.544789, 0.740743", \
             "0.380886, 0.386905, 0.403826, 0.427052, 0.453477, 0.564014, 0.758950" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.035881, 0.043230, 0.068963, 0.112808, 0.164049, 0.402955, 0.815901", \
             "0.035556, 0.043068, 0.068994, 0.116153, 0.172437, 0.403997, 0.815015", \
             "0.035209, 0.042960, 0.073152, 0.113243, 0.164931, 0.402236, 0.820511", \
             "0.035328, 0.043596, 0.070271, 0.113211, 0.164335, 0.399346, 0.804669", \
             "0.035228, 0.043606, 0.070553, 0.112491, 0.164460, 0.403213, 0.814966", \
             "0.035775, 0.043199, 0.070266, 0.110237, 0.163118, 0.400136, 0.806894", \
             "0.035908, 0.043160, 0.068496, 0.112370, 0.166572, 0.403938, 0.811464" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.035881, 0.043230, 0.068963, 0.112808, 0.164049, 0.402955, 0.815901", \
             "0.035556, 0.043068, 0.068994, 0.116153, 0.172437, 0.403997, 0.815015", \
             "0.035209, 0.042960, 0.073152, 0.113243, 0.164931, 0.402236, 0.820511", \
             "0.035328, 0.043596, 0.070271, 0.113211, 0.164335, 0.399346, 0.804669", \
             "0.035228, 0.043606, 0.070553, 0.112491, 0.164460, 0.403213, 0.814966", \
             "0.035775, 0.043199, 0.070266, 0.110237, 0.163118, 0.400136, 0.806894", \
             "0.035908, 0.043160, 0.068496, 0.112370, 0.166572, 0.403938, 0.811464" \
           );
          }
        }
      }
      pin(AYB[2]) {
        timing() {
          related_pin : "TENB";
          timing_type : combinational;
          timing_sense : negative_unate;
          when : "DFTRAMBYP & !AB[2] & TAB[2]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AB[2] == 1'b0 && TAB[2] == 1'b1";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.428200, 0.434220, 0.452248, 0.477241, 0.505882, 0.630786, 0.848855", \
             "0.429718, 0.436048, 0.454192, 0.479220, 0.507859, 0.632510, 0.849014", \
             "0.437571, 0.444004, 0.462024, 0.487067, 0.515933, 0.641026, 0.857530", \
             "0.454745, 0.461136, 0.479011, 0.504073, 0.533132, 0.656987, 0.876777", \
             "0.476430, 0.482523, 0.501049, 0.525887, 0.554492, 0.678768, 0.896307", \
             "0.500363, 0.506838, 0.524696, 0.550304, 0.578879, 0.702740, 0.920404", \
             "0.525218, 0.531385, 0.549508, 0.574338, 0.603147, 0.725920, 0.943810" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.363970, 0.369087, 0.384411, 0.405655, 0.429999, 0.536168, 0.721527", \
             "0.365261, 0.370641, 0.386063, 0.407337, 0.431680, 0.537633, 0.721662", \
             "0.371936, 0.377403, 0.392721, 0.414007, 0.438543, 0.544872, 0.728900", \
             "0.386534, 0.391966, 0.407159, 0.428462, 0.453162, 0.558439, 0.745260", \
             "0.404966, 0.410144, 0.425891, 0.447004, 0.471318, 0.576952, 0.761861", \
             "0.425309, 0.430812, 0.445991, 0.467758, 0.492047, 0.597329, 0.782344", \
             "0.446435, 0.451677, 0.467082, 0.488187, 0.512675, 0.617032, 0.802239" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.033253, 0.040135, 0.066331, 0.110090, 0.162977, 0.394805, 0.811360", \
             "0.033705, 0.040140, 0.065990, 0.109650, 0.162444, 0.395166, 0.806502", \
             "0.033226, 0.040843, 0.065890, 0.109601, 0.163987, 0.397752, 0.806666", \
             "0.032928, 0.040138, 0.066281, 0.110196, 0.162886, 0.398467, 0.805570", \
             "0.033228, 0.040709, 0.065772, 0.110045, 0.162395, 0.395216, 0.783329", \
             "0.033024, 0.040250, 0.066338, 0.109406, 0.162780, 0.394868, 0.801182", \
             "0.033206, 0.040868, 0.066106, 0.110170, 0.163904, 0.396146, 0.806207" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.033253, 0.040135, 0.066331, 0.110090, 0.162977, 0.394805, 0.811360", \
             "0.033705, 0.040140, 0.065990, 0.109650, 0.162444, 0.395166, 0.806502", \
             "0.033226, 0.040843, 0.065890, 0.109601, 0.163987, 0.397752, 0.806666", \
             "0.032928, 0.040138, 0.066281, 0.110196, 0.162886, 0.398467, 0.805570", \
             "0.033228, 0.040709, 0.065772, 0.110045, 0.162395, 0.395216, 0.783329", \
             "0.033024, 0.040250, 0.066338, 0.109406, 0.162780, 0.394868, 0.801182", \
             "0.033206, 0.040868, 0.066106, 0.110170, 0.163904, 0.396146, 0.806207" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.384719, 0.391821, 0.411793, 0.439333, 0.470816, 0.601818, 0.830690", \
             "0.386588, 0.393561, 0.413705, 0.441289, 0.473033, 0.604844, 0.835149", \
             "0.395413, 0.402696, 0.422444, 0.450073, 0.481564, 0.612611, 0.843940", \
             "0.412596, 0.419436, 0.439451, 0.466999, 0.498600, 0.629594, 0.858159", \
             "0.431422, 0.438865, 0.459164, 0.486794, 0.518159, 0.649138, 0.877416", \
             "0.452613, 0.459819, 0.479775, 0.507165, 0.538432, 0.670436, 0.900970", \
             "0.475092, 0.482174, 0.502081, 0.529405, 0.560494, 0.690537, 0.919874" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.327011, 0.333047, 0.350024, 0.373433, 0.400194, 0.511545, 0.706086", \
             "0.328599, 0.334527, 0.351650, 0.375095, 0.402078, 0.514118, 0.709877", \
             "0.336101, 0.342292, 0.359078, 0.382562, 0.409330, 0.520720, 0.717349", \
             "0.350707, 0.356520, 0.373534, 0.396949, 0.423810, 0.535155, 0.729436", \
             "0.366709, 0.373035, 0.390289, 0.413775, 0.440435, 0.551767, 0.745804", \
             "0.384721, 0.390846, 0.407809, 0.431090, 0.457667, 0.569871, 0.765824", \
             "0.403828, 0.409848, 0.426768, 0.449994, 0.476420, 0.586957, 0.781893" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.036087, 0.045392, 0.074370, 0.113187, 0.166008, 0.400709, 0.824631", \
             "0.035635, 0.043035, 0.069142, 0.110307, 0.164117, 0.401315, 0.825016", \
             "0.035606, 0.043027, 0.069023, 0.111003, 0.165949, 0.400564, 0.824702", \
             "0.035385, 0.044044, 0.069697, 0.110834, 0.164712, 0.404521, 0.821808", \
             "0.035726, 0.043148, 0.068599, 0.111056, 0.165624, 0.401445, 0.825007", \
             "0.036295, 0.043835, 0.073969, 0.111417, 0.165230, 0.401258, 0.827106", \
             "0.035866, 0.043148, 0.070986, 0.113268, 0.166133, 0.404320, 0.825028" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.036087, 0.045392, 0.074370, 0.113187, 0.166008, 0.400709, 0.824631", \
             "0.035635, 0.043035, 0.069142, 0.110307, 0.164117, 0.401315, 0.825016", \
             "0.035606, 0.043027, 0.069023, 0.111003, 0.165949, 0.400564, 0.824702", \
             "0.035385, 0.044044, 0.069697, 0.110834, 0.164712, 0.404521, 0.821808", \
             "0.035726, 0.043148, 0.068599, 0.111056, 0.165624, 0.401445, 0.825007", \
             "0.036295, 0.043835, 0.073969, 0.111417, 0.165230, 0.401258, 0.827106", \
             "0.035866, 0.043148, 0.070986, 0.113268, 0.166133, 0.404320, 0.825028" \
           );
          }
        }
        timing() {
          related_pin : "TENB";
          timing_type : combinational;
          timing_sense : positive_unate;
          when : "DFTRAMBYP & AB[2] & !TAB[2]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AB[2] == 1'b1 && TAB[2] == 1'b0";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.324581, 0.330601, 0.348628, 0.373621, 0.402262, 0.527167, 0.745235", \
             "0.326245, 0.332575, 0.350719, 0.375747, 0.404386, 0.529036, 0.745540", \
             "0.334592, 0.341025, 0.359045, 0.384088, 0.412954, 0.538047, 0.754551", \
             "0.352075, 0.358466, 0.376341, 0.401402, 0.430462, 0.554317, 0.774107", \
             "0.371614, 0.377707, 0.396233, 0.421071, 0.449676, 0.573952, 0.791491", \
             "0.392376, 0.398851, 0.416709, 0.442317, 0.470892, 0.594753, 0.812418", \
             "0.414665, 0.420832, 0.438955, 0.463785, 0.492594, 0.615367, 0.833257" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.275894, 0.281011, 0.296334, 0.317578, 0.341923, 0.448092, 0.633450", \
             "0.277308, 0.282689, 0.298111, 0.319385, 0.343728, 0.449681, 0.633709", \
             "0.284404, 0.289871, 0.305189, 0.326474, 0.351011, 0.457340, 0.641368", \
             "0.299264, 0.304696, 0.319890, 0.341192, 0.365893, 0.471170, 0.657991", \
             "0.315872, 0.321051, 0.336798, 0.357911, 0.382225, 0.487859, 0.672768", \
             "0.333520, 0.339024, 0.354203, 0.375970, 0.400259, 0.505540, 0.690555", \
             "0.352465, 0.357707, 0.373112, 0.394217, 0.418705, 0.523062, 0.708269" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.033583, 0.040804, 0.065950, 0.109332, 0.162843, 0.397318, 0.803884", \
             "0.033401, 0.040643, 0.066230, 0.110563, 0.162920, 0.398049, 0.804959", \
             "0.033333, 0.040925, 0.065787, 0.109117, 0.164382, 0.397765, 0.804805", \
             "0.033366, 0.040001, 0.065433, 0.110579, 0.166174, 0.395051, 0.800563", \
             "0.033157, 0.040658, 0.066195, 0.109827, 0.163932, 0.400098, 0.787391", \
             "0.033517, 0.040495, 0.065896, 0.109514, 0.166278, 0.401248, 0.799014", \
             "0.033375, 0.040604, 0.065855, 0.109083, 0.162481, 0.397596, 0.809429" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.033583, 0.040804, 0.065950, 0.109332, 0.162843, 0.397318, 0.803884", \
             "0.033401, 0.040643, 0.066230, 0.110563, 0.162920, 0.398049, 0.804959", \
             "0.033333, 0.040925, 0.065787, 0.109117, 0.164382, 0.397765, 0.804805", \
             "0.033366, 0.040001, 0.065433, 0.110579, 0.166174, 0.395051, 0.800563", \
             "0.033157, 0.040658, 0.066195, 0.109827, 0.163932, 0.400098, 0.787391", \
             "0.033517, 0.040495, 0.065896, 0.109514, 0.166278, 0.401248, 0.799014", \
             "0.033375, 0.040604, 0.065855, 0.109083, 0.162481, 0.397596, 0.809429" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.351240, 0.358341, 0.378314, 0.405854, 0.437337, 0.568339, 0.797211", \
             "0.352947, 0.359920, 0.380064, 0.407648, 0.439392, 0.571204, 0.801508", \
             "0.361175, 0.368458, 0.388206, 0.415835, 0.447326, 0.578374, 0.809702", \
             "0.378173, 0.385013, 0.405029, 0.432577, 0.464178, 0.595172, 0.823737", \
             "0.399114, 0.406557, 0.426856, 0.454486, 0.485851, 0.616830, 0.845108", \
             "0.423105, 0.430311, 0.450267, 0.477657, 0.508924, 0.640929, 0.871462", \
             "0.448101, 0.455183, 0.475089, 0.502414, 0.533502, 0.663546, 0.892882" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.298554, 0.304590, 0.321567, 0.344976, 0.371737, 0.483088, 0.677629", \
             "0.300005, 0.305932, 0.323055, 0.346501, 0.373483, 0.485523, 0.681282", \
             "0.306999, 0.313189, 0.329975, 0.353460, 0.380227, 0.491618, 0.688247", \
             "0.321447, 0.327261, 0.344274, 0.367690, 0.394551, 0.505896, 0.700176", \
             "0.339246, 0.345573, 0.362827, 0.386313, 0.412973, 0.524305, 0.718342", \
             "0.359639, 0.365765, 0.382727, 0.406009, 0.432586, 0.544789, 0.740743", \
             "0.380886, 0.386905, 0.403826, 0.427052, 0.453477, 0.564014, 0.758950" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.035881, 0.043230, 0.068963, 0.112808, 0.164049, 0.402955, 0.815901", \
             "0.035556, 0.043068, 0.068994, 0.116153, 0.172437, 0.403997, 0.815015", \
             "0.035209, 0.042960, 0.073152, 0.113243, 0.164931, 0.402236, 0.820511", \
             "0.035328, 0.043596, 0.070271, 0.113211, 0.164335, 0.399346, 0.804669", \
             "0.035228, 0.043606, 0.070553, 0.112491, 0.164460, 0.403213, 0.814966", \
             "0.035775, 0.043199, 0.070266, 0.110237, 0.163118, 0.400136, 0.806894", \
             "0.035908, 0.043160, 0.068496, 0.112370, 0.166572, 0.403938, 0.811464" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.035881, 0.043230, 0.068963, 0.112808, 0.164049, 0.402955, 0.815901", \
             "0.035556, 0.043068, 0.068994, 0.116153, 0.172437, 0.403997, 0.815015", \
             "0.035209, 0.042960, 0.073152, 0.113243, 0.164931, 0.402236, 0.820511", \
             "0.035328, 0.043596, 0.070271, 0.113211, 0.164335, 0.399346, 0.804669", \
             "0.035228, 0.043606, 0.070553, 0.112491, 0.164460, 0.403213, 0.814966", \
             "0.035775, 0.043199, 0.070266, 0.110237, 0.163118, 0.400136, 0.806894", \
             "0.035908, 0.043160, 0.068496, 0.112370, 0.166572, 0.403938, 0.811464" \
           );
          }
        }
      }
      pin(AYB[1]) {
        timing() {
          related_pin : "TENB";
          timing_type : combinational;
          timing_sense : negative_unate;
          when : "DFTRAMBYP & !AB[1] & TAB[1]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AB[1] == 1'b0 && TAB[1] == 1'b1";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.428200, 0.434220, 0.452248, 0.477241, 0.505882, 0.630786, 0.848855", \
             "0.429718, 0.436048, 0.454192, 0.479220, 0.507859, 0.632510, 0.849014", \
             "0.437571, 0.444004, 0.462024, 0.487067, 0.515933, 0.641026, 0.857530", \
             "0.454745, 0.461136, 0.479011, 0.504073, 0.533132, 0.656987, 0.876777", \
             "0.476430, 0.482523, 0.501049, 0.525887, 0.554492, 0.678768, 0.896307", \
             "0.500363, 0.506838, 0.524696, 0.550304, 0.578879, 0.702740, 0.920404", \
             "0.525218, 0.531385, 0.549508, 0.574338, 0.603147, 0.725920, 0.943810" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.363970, 0.369087, 0.384411, 0.405655, 0.429999, 0.536168, 0.721527", \
             "0.365261, 0.370641, 0.386063, 0.407337, 0.431680, 0.537633, 0.721662", \
             "0.371936, 0.377403, 0.392721, 0.414007, 0.438543, 0.544872, 0.728900", \
             "0.386534, 0.391966, 0.407159, 0.428462, 0.453162, 0.558439, 0.745260", \
             "0.404966, 0.410144, 0.425891, 0.447004, 0.471318, 0.576952, 0.761861", \
             "0.425309, 0.430812, 0.445991, 0.467758, 0.492047, 0.597329, 0.782344", \
             "0.446435, 0.451677, 0.467082, 0.488187, 0.512675, 0.617032, 0.802239" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.033253, 0.040135, 0.066331, 0.110090, 0.162977, 0.394805, 0.811360", \
             "0.033705, 0.040140, 0.065990, 0.109650, 0.162444, 0.395166, 0.806502", \
             "0.033226, 0.040843, 0.065890, 0.109601, 0.163987, 0.397752, 0.806666", \
             "0.032928, 0.040138, 0.066281, 0.110196, 0.162886, 0.398467, 0.805570", \
             "0.033228, 0.040709, 0.065772, 0.110045, 0.162395, 0.395216, 0.783329", \
             "0.033024, 0.040250, 0.066338, 0.109406, 0.162780, 0.394868, 0.801182", \
             "0.033206, 0.040868, 0.066106, 0.110170, 0.163904, 0.396146, 0.806207" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.033253, 0.040135, 0.066331, 0.110090, 0.162977, 0.394805, 0.811360", \
             "0.033705, 0.040140, 0.065990, 0.109650, 0.162444, 0.395166, 0.806502", \
             "0.033226, 0.040843, 0.065890, 0.109601, 0.163987, 0.397752, 0.806666", \
             "0.032928, 0.040138, 0.066281, 0.110196, 0.162886, 0.398467, 0.805570", \
             "0.033228, 0.040709, 0.065772, 0.110045, 0.162395, 0.395216, 0.783329", \
             "0.033024, 0.040250, 0.066338, 0.109406, 0.162780, 0.394868, 0.801182", \
             "0.033206, 0.040868, 0.066106, 0.110170, 0.163904, 0.396146, 0.806207" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.384719, 0.391821, 0.411793, 0.439333, 0.470816, 0.601818, 0.830690", \
             "0.386588, 0.393561, 0.413705, 0.441289, 0.473033, 0.604844, 0.835149", \
             "0.395413, 0.402696, 0.422444, 0.450073, 0.481564, 0.612611, 0.843940", \
             "0.412596, 0.419436, 0.439451, 0.466999, 0.498600, 0.629594, 0.858159", \
             "0.431422, 0.438865, 0.459164, 0.486794, 0.518159, 0.649138, 0.877416", \
             "0.452613, 0.459819, 0.479775, 0.507165, 0.538432, 0.670436, 0.900970", \
             "0.475092, 0.482174, 0.502081, 0.529405, 0.560494, 0.690537, 0.919874" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.327011, 0.333047, 0.350024, 0.373433, 0.400194, 0.511545, 0.706086", \
             "0.328599, 0.334527, 0.351650, 0.375095, 0.402078, 0.514118, 0.709877", \
             "0.336101, 0.342292, 0.359078, 0.382562, 0.409330, 0.520720, 0.717349", \
             "0.350707, 0.356520, 0.373534, 0.396949, 0.423810, 0.535155, 0.729436", \
             "0.366709, 0.373035, 0.390289, 0.413775, 0.440435, 0.551767, 0.745804", \
             "0.384721, 0.390846, 0.407809, 0.431090, 0.457667, 0.569871, 0.765824", \
             "0.403828, 0.409848, 0.426768, 0.449994, 0.476420, 0.586957, 0.781893" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.036087, 0.045392, 0.074370, 0.113187, 0.166008, 0.400709, 0.824631", \
             "0.035635, 0.043035, 0.069142, 0.110307, 0.164117, 0.401315, 0.825016", \
             "0.035606, 0.043027, 0.069023, 0.111003, 0.165949, 0.400564, 0.824702", \
             "0.035385, 0.044044, 0.069697, 0.110834, 0.164712, 0.404521, 0.821808", \
             "0.035726, 0.043148, 0.068599, 0.111056, 0.165624, 0.401445, 0.825007", \
             "0.036295, 0.043835, 0.073969, 0.111417, 0.165230, 0.401258, 0.827106", \
             "0.035866, 0.043148, 0.070986, 0.113268, 0.166133, 0.404320, 0.825028" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.036087, 0.045392, 0.074370, 0.113187, 0.166008, 0.400709, 0.824631", \
             "0.035635, 0.043035, 0.069142, 0.110307, 0.164117, 0.401315, 0.825016", \
             "0.035606, 0.043027, 0.069023, 0.111003, 0.165949, 0.400564, 0.824702", \
             "0.035385, 0.044044, 0.069697, 0.110834, 0.164712, 0.404521, 0.821808", \
             "0.035726, 0.043148, 0.068599, 0.111056, 0.165624, 0.401445, 0.825007", \
             "0.036295, 0.043835, 0.073969, 0.111417, 0.165230, 0.401258, 0.827106", \
             "0.035866, 0.043148, 0.070986, 0.113268, 0.166133, 0.404320, 0.825028" \
           );
          }
        }
        timing() {
          related_pin : "TENB";
          timing_type : combinational;
          timing_sense : positive_unate;
          when : "DFTRAMBYP & AB[1] & !TAB[1]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AB[1] == 1'b1 && TAB[1] == 1'b0";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.324581, 0.330601, 0.348628, 0.373621, 0.402262, 0.527167, 0.745235", \
             "0.326245, 0.332575, 0.350719, 0.375747, 0.404386, 0.529036, 0.745540", \
             "0.334592, 0.341025, 0.359045, 0.384088, 0.412954, 0.538047, 0.754551", \
             "0.352075, 0.358466, 0.376341, 0.401402, 0.430462, 0.554317, 0.774107", \
             "0.371614, 0.377707, 0.396233, 0.421071, 0.449676, 0.573952, 0.791491", \
             "0.392376, 0.398851, 0.416709, 0.442317, 0.470892, 0.594753, 0.812418", \
             "0.414665, 0.420832, 0.438955, 0.463785, 0.492594, 0.615367, 0.833257" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.275894, 0.281011, 0.296334, 0.317578, 0.341923, 0.448092, 0.633450", \
             "0.277308, 0.282689, 0.298111, 0.319385, 0.343728, 0.449681, 0.633709", \
             "0.284404, 0.289871, 0.305189, 0.326474, 0.351011, 0.457340, 0.641368", \
             "0.299264, 0.304696, 0.319890, 0.341192, 0.365893, 0.471170, 0.657991", \
             "0.315872, 0.321051, 0.336798, 0.357911, 0.382225, 0.487859, 0.672768", \
             "0.333520, 0.339024, 0.354203, 0.375970, 0.400259, 0.505540, 0.690555", \
             "0.352465, 0.357707, 0.373112, 0.394217, 0.418705, 0.523062, 0.708269" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.033583, 0.040804, 0.065950, 0.109332, 0.162843, 0.397318, 0.803884", \
             "0.033401, 0.040643, 0.066230, 0.110563, 0.162920, 0.398049, 0.804959", \
             "0.033333, 0.040925, 0.065787, 0.109117, 0.164382, 0.397765, 0.804805", \
             "0.033366, 0.040001, 0.065433, 0.110579, 0.166174, 0.395051, 0.800563", \
             "0.033157, 0.040658, 0.066195, 0.109827, 0.163932, 0.400098, 0.787391", \
             "0.033517, 0.040495, 0.065896, 0.109514, 0.166278, 0.401248, 0.799014", \
             "0.033375, 0.040604, 0.065855, 0.109083, 0.162481, 0.397596, 0.809429" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.033583, 0.040804, 0.065950, 0.109332, 0.162843, 0.397318, 0.803884", \
             "0.033401, 0.040643, 0.066230, 0.110563, 0.162920, 0.398049, 0.804959", \
             "0.033333, 0.040925, 0.065787, 0.109117, 0.164382, 0.397765, 0.804805", \
             "0.033366, 0.040001, 0.065433, 0.110579, 0.166174, 0.395051, 0.800563", \
             "0.033157, 0.040658, 0.066195, 0.109827, 0.163932, 0.400098, 0.787391", \
             "0.033517, 0.040495, 0.065896, 0.109514, 0.166278, 0.401248, 0.799014", \
             "0.033375, 0.040604, 0.065855, 0.109083, 0.162481, 0.397596, 0.809429" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.351240, 0.358341, 0.378314, 0.405854, 0.437337, 0.568339, 0.797211", \
             "0.352947, 0.359920, 0.380064, 0.407648, 0.439392, 0.571204, 0.801508", \
             "0.361175, 0.368458, 0.388206, 0.415835, 0.447326, 0.578374, 0.809702", \
             "0.378173, 0.385013, 0.405029, 0.432577, 0.464178, 0.595172, 0.823737", \
             "0.399114, 0.406557, 0.426856, 0.454486, 0.485851, 0.616830, 0.845108", \
             "0.423105, 0.430311, 0.450267, 0.477657, 0.508924, 0.640929, 0.871462", \
             "0.448101, 0.455183, 0.475089, 0.502414, 0.533502, 0.663546, 0.892882" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.298554, 0.304590, 0.321567, 0.344976, 0.371737, 0.483088, 0.677629", \
             "0.300005, 0.305932, 0.323055, 0.346501, 0.373483, 0.485523, 0.681282", \
             "0.306999, 0.313189, 0.329975, 0.353460, 0.380227, 0.491618, 0.688247", \
             "0.321447, 0.327261, 0.344274, 0.367690, 0.394551, 0.505896, 0.700176", \
             "0.339246, 0.345573, 0.362827, 0.386313, 0.412973, 0.524305, 0.718342", \
             "0.359639, 0.365765, 0.382727, 0.406009, 0.432586, 0.544789, 0.740743", \
             "0.380886, 0.386905, 0.403826, 0.427052, 0.453477, 0.564014, 0.758950" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.035881, 0.043230, 0.068963, 0.112808, 0.164049, 0.402955, 0.815901", \
             "0.035556, 0.043068, 0.068994, 0.116153, 0.172437, 0.403997, 0.815015", \
             "0.035209, 0.042960, 0.073152, 0.113243, 0.164931, 0.402236, 0.820511", \
             "0.035328, 0.043596, 0.070271, 0.113211, 0.164335, 0.399346, 0.804669", \
             "0.035228, 0.043606, 0.070553, 0.112491, 0.164460, 0.403213, 0.814966", \
             "0.035775, 0.043199, 0.070266, 0.110237, 0.163118, 0.400136, 0.806894", \
             "0.035908, 0.043160, 0.068496, 0.112370, 0.166572, 0.403938, 0.811464" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.035881, 0.043230, 0.068963, 0.112808, 0.164049, 0.402955, 0.815901", \
             "0.035556, 0.043068, 0.068994, 0.116153, 0.172437, 0.403997, 0.815015", \
             "0.035209, 0.042960, 0.073152, 0.113243, 0.164931, 0.402236, 0.820511", \
             "0.035328, 0.043596, 0.070271, 0.113211, 0.164335, 0.399346, 0.804669", \
             "0.035228, 0.043606, 0.070553, 0.112491, 0.164460, 0.403213, 0.814966", \
             "0.035775, 0.043199, 0.070266, 0.110237, 0.163118, 0.400136, 0.806894", \
             "0.035908, 0.043160, 0.068496, 0.112370, 0.166572, 0.403938, 0.811464" \
           );
          }
        }
      }
      pin(AYB[0]) {
        timing() {
          related_pin : "TENB";
          timing_type : combinational;
          timing_sense : negative_unate;
          when : "DFTRAMBYP & !AB[0] & TAB[0]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AB[0] == 1'b0 && TAB[0] == 1'b1";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.428200, 0.434220, 0.452248, 0.477241, 0.505882, 0.630786, 0.848855", \
             "0.429718, 0.436048, 0.454192, 0.479220, 0.507859, 0.632510, 0.849014", \
             "0.437571, 0.444004, 0.462024, 0.487067, 0.515933, 0.641026, 0.857530", \
             "0.454745, 0.461136, 0.479011, 0.504073, 0.533132, 0.656987, 0.876777", \
             "0.476430, 0.482523, 0.501049, 0.525887, 0.554492, 0.678768, 0.896307", \
             "0.500363, 0.506838, 0.524696, 0.550304, 0.578879, 0.702740, 0.920404", \
             "0.525218, 0.531385, 0.549508, 0.574338, 0.603147, 0.725920, 0.943810" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.363970, 0.369087, 0.384411, 0.405655, 0.429999, 0.536168, 0.721527", \
             "0.365261, 0.370641, 0.386063, 0.407337, 0.431680, 0.537633, 0.721662", \
             "0.371936, 0.377403, 0.392721, 0.414007, 0.438543, 0.544872, 0.728900", \
             "0.386534, 0.391966, 0.407159, 0.428462, 0.453162, 0.558439, 0.745260", \
             "0.404966, 0.410144, 0.425891, 0.447004, 0.471318, 0.576952, 0.761861", \
             "0.425309, 0.430812, 0.445991, 0.467758, 0.492047, 0.597329, 0.782344", \
             "0.446435, 0.451677, 0.467082, 0.488187, 0.512675, 0.617032, 0.802239" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.033253, 0.040135, 0.066331, 0.110090, 0.162977, 0.394805, 0.811360", \
             "0.033705, 0.040140, 0.065990, 0.109650, 0.162444, 0.395166, 0.806502", \
             "0.033226, 0.040843, 0.065890, 0.109601, 0.163987, 0.397752, 0.806666", \
             "0.032928, 0.040138, 0.066281, 0.110196, 0.162886, 0.398467, 0.805570", \
             "0.033228, 0.040709, 0.065772, 0.110045, 0.162395, 0.395216, 0.783329", \
             "0.033024, 0.040250, 0.066338, 0.109406, 0.162780, 0.394868, 0.801182", \
             "0.033206, 0.040868, 0.066106, 0.110170, 0.163904, 0.396146, 0.806207" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.033253, 0.040135, 0.066331, 0.110090, 0.162977, 0.394805, 0.811360", \
             "0.033705, 0.040140, 0.065990, 0.109650, 0.162444, 0.395166, 0.806502", \
             "0.033226, 0.040843, 0.065890, 0.109601, 0.163987, 0.397752, 0.806666", \
             "0.032928, 0.040138, 0.066281, 0.110196, 0.162886, 0.398467, 0.805570", \
             "0.033228, 0.040709, 0.065772, 0.110045, 0.162395, 0.395216, 0.783329", \
             "0.033024, 0.040250, 0.066338, 0.109406, 0.162780, 0.394868, 0.801182", \
             "0.033206, 0.040868, 0.066106, 0.110170, 0.163904, 0.396146, 0.806207" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.384719, 0.391821, 0.411793, 0.439333, 0.470816, 0.601818, 0.830690", \
             "0.386588, 0.393561, 0.413705, 0.441289, 0.473033, 0.604844, 0.835149", \
             "0.395413, 0.402696, 0.422444, 0.450073, 0.481564, 0.612611, 0.843940", \
             "0.412596, 0.419436, 0.439451, 0.466999, 0.498600, 0.629594, 0.858159", \
             "0.431422, 0.438865, 0.459164, 0.486794, 0.518159, 0.649138, 0.877416", \
             "0.452613, 0.459819, 0.479775, 0.507165, 0.538432, 0.670436, 0.900970", \
             "0.475092, 0.482174, 0.502081, 0.529405, 0.560494, 0.690537, 0.919874" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.327011, 0.333047, 0.350024, 0.373433, 0.400194, 0.511545, 0.706086", \
             "0.328599, 0.334527, 0.351650, 0.375095, 0.402078, 0.514118, 0.709877", \
             "0.336101, 0.342292, 0.359078, 0.382562, 0.409330, 0.520720, 0.717349", \
             "0.350707, 0.356520, 0.373534, 0.396949, 0.423810, 0.535155, 0.729436", \
             "0.366709, 0.373035, 0.390289, 0.413775, 0.440435, 0.551767, 0.745804", \
             "0.384721, 0.390846, 0.407809, 0.431090, 0.457667, 0.569871, 0.765824", \
             "0.403828, 0.409848, 0.426768, 0.449994, 0.476420, 0.586957, 0.781893" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.036087, 0.045392, 0.074370, 0.113187, 0.166008, 0.400709, 0.824631", \
             "0.035635, 0.043035, 0.069142, 0.110307, 0.164117, 0.401315, 0.825016", \
             "0.035606, 0.043027, 0.069023, 0.111003, 0.165949, 0.400564, 0.824702", \
             "0.035385, 0.044044, 0.069697, 0.110834, 0.164712, 0.404521, 0.821808", \
             "0.035726, 0.043148, 0.068599, 0.111056, 0.165624, 0.401445, 0.825007", \
             "0.036295, 0.043835, 0.073969, 0.111417, 0.165230, 0.401258, 0.827106", \
             "0.035866, 0.043148, 0.070986, 0.113268, 0.166133, 0.404320, 0.825028" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.036087, 0.045392, 0.074370, 0.113187, 0.166008, 0.400709, 0.824631", \
             "0.035635, 0.043035, 0.069142, 0.110307, 0.164117, 0.401315, 0.825016", \
             "0.035606, 0.043027, 0.069023, 0.111003, 0.165949, 0.400564, 0.824702", \
             "0.035385, 0.044044, 0.069697, 0.110834, 0.164712, 0.404521, 0.821808", \
             "0.035726, 0.043148, 0.068599, 0.111056, 0.165624, 0.401445, 0.825007", \
             "0.036295, 0.043835, 0.073969, 0.111417, 0.165230, 0.401258, 0.827106", \
             "0.035866, 0.043148, 0.070986, 0.113268, 0.166133, 0.404320, 0.825028" \
           );
          }
        }
        timing() {
          related_pin : "TENB";
          timing_type : combinational;
          timing_sense : positive_unate;
          when : "DFTRAMBYP & AB[0] & !TAB[0]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AB[0] == 1'b1 && TAB[0] == 1'b0";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.324581, 0.330601, 0.348628, 0.373621, 0.402262, 0.527167, 0.745235", \
             "0.326245, 0.332575, 0.350719, 0.375747, 0.404386, 0.529036, 0.745540", \
             "0.334592, 0.341025, 0.359045, 0.384088, 0.412954, 0.538047, 0.754551", \
             "0.352075, 0.358466, 0.376341, 0.401402, 0.430462, 0.554317, 0.774107", \
             "0.371614, 0.377707, 0.396233, 0.421071, 0.449676, 0.573952, 0.791491", \
             "0.392376, 0.398851, 0.416709, 0.442317, 0.470892, 0.594753, 0.812418", \
             "0.414665, 0.420832, 0.438955, 0.463785, 0.492594, 0.615367, 0.833257" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.275894, 0.281011, 0.296334, 0.317578, 0.341923, 0.448092, 0.633450", \
             "0.277308, 0.282689, 0.298111, 0.319385, 0.343728, 0.449681, 0.633709", \
             "0.284404, 0.289871, 0.305189, 0.326474, 0.351011, 0.457340, 0.641368", \
             "0.299264, 0.304696, 0.319890, 0.341192, 0.365893, 0.471170, 0.657991", \
             "0.315872, 0.321051, 0.336798, 0.357911, 0.382225, 0.487859, 0.672768", \
             "0.333520, 0.339024, 0.354203, 0.375970, 0.400259, 0.505540, 0.690555", \
             "0.352465, 0.357707, 0.373112, 0.394217, 0.418705, 0.523062, 0.708269" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.033583, 0.040804, 0.065950, 0.109332, 0.162843, 0.397318, 0.803884", \
             "0.033401, 0.040643, 0.066230, 0.110563, 0.162920, 0.398049, 0.804959", \
             "0.033333, 0.040925, 0.065787, 0.109117, 0.164382, 0.397765, 0.804805", \
             "0.033366, 0.040001, 0.065433, 0.110579, 0.166174, 0.395051, 0.800563", \
             "0.033157, 0.040658, 0.066195, 0.109827, 0.163932, 0.400098, 0.787391", \
             "0.033517, 0.040495, 0.065896, 0.109514, 0.166278, 0.401248, 0.799014", \
             "0.033375, 0.040604, 0.065855, 0.109083, 0.162481, 0.397596, 0.809429" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.033583, 0.040804, 0.065950, 0.109332, 0.162843, 0.397318, 0.803884", \
             "0.033401, 0.040643, 0.066230, 0.110563, 0.162920, 0.398049, 0.804959", \
             "0.033333, 0.040925, 0.065787, 0.109117, 0.164382, 0.397765, 0.804805", \
             "0.033366, 0.040001, 0.065433, 0.110579, 0.166174, 0.395051, 0.800563", \
             "0.033157, 0.040658, 0.066195, 0.109827, 0.163932, 0.400098, 0.787391", \
             "0.033517, 0.040495, 0.065896, 0.109514, 0.166278, 0.401248, 0.799014", \
             "0.033375, 0.040604, 0.065855, 0.109083, 0.162481, 0.397596, 0.809429" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.351240, 0.358341, 0.378314, 0.405854, 0.437337, 0.568339, 0.797211", \
             "0.352947, 0.359920, 0.380064, 0.407648, 0.439392, 0.571204, 0.801508", \
             "0.361175, 0.368458, 0.388206, 0.415835, 0.447326, 0.578374, 0.809702", \
             "0.378173, 0.385013, 0.405029, 0.432577, 0.464178, 0.595172, 0.823737", \
             "0.399114, 0.406557, 0.426856, 0.454486, 0.485851, 0.616830, 0.845108", \
             "0.423105, 0.430311, 0.450267, 0.477657, 0.508924, 0.640929, 0.871462", \
             "0.448101, 0.455183, 0.475089, 0.502414, 0.533502, 0.663546, 0.892882" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.298554, 0.304590, 0.321567, 0.344976, 0.371737, 0.483088, 0.677629", \
             "0.300005, 0.305932, 0.323055, 0.346501, 0.373483, 0.485523, 0.681282", \
             "0.306999, 0.313189, 0.329975, 0.353460, 0.380227, 0.491618, 0.688247", \
             "0.321447, 0.327261, 0.344274, 0.367690, 0.394551, 0.505896, 0.700176", \
             "0.339246, 0.345573, 0.362827, 0.386313, 0.412973, 0.524305, 0.718342", \
             "0.359639, 0.365765, 0.382727, 0.406009, 0.432586, 0.544789, 0.740743", \
             "0.380886, 0.386905, 0.403826, 0.427052, 0.453477, 0.564014, 0.758950" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.035881, 0.043230, 0.068963, 0.112808, 0.164049, 0.402955, 0.815901", \
             "0.035556, 0.043068, 0.068994, 0.116153, 0.172437, 0.403997, 0.815015", \
             "0.035209, 0.042960, 0.073152, 0.113243, 0.164931, 0.402236, 0.820511", \
             "0.035328, 0.043596, 0.070271, 0.113211, 0.164335, 0.399346, 0.804669", \
             "0.035228, 0.043606, 0.070553, 0.112491, 0.164460, 0.403213, 0.814966", \
             "0.035775, 0.043199, 0.070266, 0.110237, 0.163118, 0.400136, 0.806894", \
             "0.035908, 0.043160, 0.068496, 0.112370, 0.166572, 0.403938, 0.811464" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.035881, 0.043230, 0.068963, 0.112808, 0.164049, 0.402955, 0.815901", \
             "0.035556, 0.043068, 0.068994, 0.116153, 0.172437, 0.403997, 0.815015", \
             "0.035209, 0.042960, 0.073152, 0.113243, 0.164931, 0.402236, 0.820511", \
             "0.035328, 0.043596, 0.070271, 0.113211, 0.164335, 0.399346, 0.804669", \
             "0.035228, 0.043606, 0.070553, 0.112491, 0.164460, 0.403213, 0.814966", \
             "0.035775, 0.043199, 0.070266, 0.110237, 0.163118, 0.400136, 0.806894", \
             "0.035908, 0.043160, 0.068496, 0.112370, 0.166572, 0.403938, 0.811464" \
           );
          }
        }
      }
    }
    bus(QA) {
      bus_type : SRAMdpw64d256_DATA;
      direction : output;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      power_down_function : "!VDDPE + !VDDCE + VSSE";
      max_capacitance : 0.560000;
      max_transition : 0.544800;
      memory_read() {
        address : AA;
      }
      timing() {
        related_pin : "CLKA";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & !EMAA[2] & !EMAA[1] & !EMAA[0] & !DFTRAMBYP & ((TENA & \
                WENA) | (!TENA & TWENA))";
        sdf_cond : "RET1N == 1'b1 && EMAA[2] == 1'b0 && EMAA[1] == 1'b0 && EMAA[0] == 1'b0 && \
                DFTRAMBYP == 1'b0 && ((TENA == 1'b1 && WENA == 1'b1) || (TENA == 1'b0 && \
                TWENA == 1'b1))";
        cell_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.951767, 0.957206, 0.971266, 0.993253, 1.039534, 1.132689, 1.319516", \
           "0.953430, 0.958836, 0.972513, 0.995405, 1.040721, 1.136120, 1.323905", \
           "0.961497, 0.966945, 0.980582, 1.002570, 1.049535, 1.145445, 1.328603", \
           "0.976254, 0.982048, 0.995815, 1.018484, 1.064349, 1.157773, 1.345562", \
           "0.994671, 1.001024, 1.015437, 1.036724, 1.082661, 1.175697, 1.362667", \
           "1.015312, 1.022708, 1.038269, 1.060144, 1.105484, 1.197607, 1.385665", \
           "1.036240, 1.044836, 1.062200, 1.085310, 1.129534, 1.221507, 1.403963" \
         );
        }
        retaining_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.663617, 0.669056, 0.683116, 0.705103, 0.751384, 0.844539, 1.031367", \
           "0.665280, 0.670686, 0.684363, 0.707255, 0.752571, 0.847970, 1.035755", \
           "0.673347, 0.678795, 0.692432, 0.714420, 0.761385, 0.857295, 1.040454", \
           "0.688104, 0.693898, 0.707665, 0.730334, 0.776199, 0.869623, 1.057412", \
           "0.706522, 0.712874, 0.727287, 0.748574, 0.794511, 0.887547, 1.074518", \
           "0.727162, 0.734558, 0.750119, 0.771994, 0.817334, 0.909457, 1.097515", \
           "0.748090, 0.756686, 0.774051, 0.797160, 0.841384, 0.933357, 1.115813" \
         );
        }
        rise_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136" \
         );
        }
        cell_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.963615, 0.969180, 0.982597, 1.004345, 1.049542, 1.139361, 1.323216", \
           "0.965644, 0.970828, 0.984342, 1.006450, 1.052431, 1.142551, 1.325639", \
           "0.973428, 0.978894, 0.992635, 1.014417, 1.059720, 1.150259, 1.333019", \
           "0.988224, 0.994354, 1.007874, 1.029116, 1.075266, 1.165690, 1.351655", \
           "1.006494, 1.013464, 1.027521, 1.049497, 1.093790, 1.183993, 1.366194", \
           "1.028837, 1.036165, 1.052374, 1.074210, 1.117323, 1.207697, 1.386640", \
           "1.044521, 1.056901, 1.069474, 1.096621, 1.141889, 1.230973, 1.407072" \
         );
        }
        retaining_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.663833, 0.669398, 0.682815, 0.704562, 0.749760, 0.839578, 1.023434", \
           "0.665861, 0.671046, 0.684560, 0.706668, 0.752649, 0.842769, 1.025856", \
           "0.673646, 0.679111, 0.692853, 0.714635, 0.759937, 0.850476, 1.033237", \
           "0.688442, 0.694571, 0.708092, 0.729334, 0.775483, 0.865907, 1.051872", \
           "0.706711, 0.713682, 0.727738, 0.749714, 0.794007, 0.884210, 1.066412", \
           "0.729054, 0.736382, 0.752591, 0.774428, 0.817540, 0.907915, 1.086857", \
           "0.744739, 0.757118, 0.769691, 0.796839, 0.842106, 0.931190, 1.107289" \
         );
        }
        fall_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982" \
         );
        }
      }
      timing() {
        related_pin : "CLKA";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & !EMAA[2] & !EMAA[1] & EMAA[0] & !DFTRAMBYP & ((TENA & \
                WENA) | (!TENA & TWENA))";
        sdf_cond : "RET1N == 1'b1 && EMAA[2] == 1'b0 && EMAA[1] == 1'b0 && EMAA[0] == 1'b1 && \
                DFTRAMBYP == 1'b0 && ((TENA == 1'b1 && WENA == 1'b1) || (TENA == 1'b0 && \
                TWENA == 1'b1))";
        cell_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.970745, 0.976184, 0.990244, 1.012231, 1.058512, 1.151667, 1.338495", \
           "0.972408, 0.977814, 0.991491, 1.014383, 1.059699, 1.155098, 1.342883", \
           "0.980475, 0.985923, 0.999560, 1.021548, 1.068513, 1.164423, 1.347582", \
           "0.995232, 1.001026, 1.014793, 1.037462, 1.083327, 1.176751, 1.364540", \
           "1.013650, 1.020002, 1.034415, 1.055702, 1.101639, 1.194675, 1.381645", \
           "1.034290, 1.041686, 1.057247, 1.079122, 1.124462, 1.216585, 1.404643", \
           "1.055218, 1.063814, 1.081178, 1.104288, 1.148512, 1.240485, 1.422941" \
         );
        }
        retaining_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.663617, 0.669056, 0.683116, 0.705103, 0.751384, 0.844539, 1.031367", \
           "0.665280, 0.670686, 0.684363, 0.707255, 0.752571, 0.847970, 1.035755", \
           "0.673347, 0.678795, 0.692432, 0.714420, 0.761385, 0.857295, 1.040454", \
           "0.688104, 0.693898, 0.707665, 0.730334, 0.776199, 0.869623, 1.057412", \
           "0.706522, 0.712874, 0.727287, 0.748574, 0.794511, 0.887547, 1.074518", \
           "0.727162, 0.734558, 0.750119, 0.771994, 0.817334, 0.909457, 1.097515", \
           "0.748090, 0.756686, 0.774051, 0.797160, 0.841384, 0.933357, 1.115813" \
         );
        }
        rise_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136" \
         );
        }
        cell_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.982593, 0.988158, 1.001575, 1.023323, 1.068520, 1.158339, 1.342194", \
           "0.984622, 0.989806, 1.003320, 1.025428, 1.071409, 1.161530, 1.344617", \
           "0.992406, 0.997872, 1.011613, 1.033395, 1.078698, 1.169237, 1.351997", \
           "1.007202, 1.013332, 1.026852, 1.048094, 1.094244, 1.184668, 1.370633", \
           "1.025472, 1.032442, 1.046499, 1.068475, 1.112768, 1.202971, 1.385172", \
           "1.047815, 1.055143, 1.071352, 1.093188, 1.136301, 1.226676, 1.405618", \
           "1.063500, 1.075879, 1.088452, 1.115599, 1.160867, 1.249951, 1.426050" \
         );
        }
        retaining_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.663833, 0.669398, 0.682815, 0.704562, 0.749760, 0.839578, 1.023434", \
           "0.665861, 0.671046, 0.684560, 0.706668, 0.752649, 0.842769, 1.025856", \
           "0.673646, 0.679111, 0.692853, 0.714635, 0.759937, 0.850476, 1.033237", \
           "0.688442, 0.694571, 0.708092, 0.729334, 0.775483, 0.865907, 1.051872", \
           "0.706711, 0.713682, 0.727738, 0.749714, 0.794007, 0.884210, 1.066412", \
           "0.729054, 0.736382, 0.752591, 0.774428, 0.817540, 0.907915, 1.086857", \
           "0.744739, 0.757118, 0.769691, 0.796839, 0.842106, 0.931190, 1.107289" \
         );
        }
        fall_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982" \
         );
        }
      }
      timing() {
        related_pin : "CLKA";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & !EMAA[2] & EMAA[1] & !EMAA[0] & !DFTRAMBYP & ((TENA & \
                WENA) | (!TENA & TWENA))";
        sdf_cond : "RET1N == 1'b1 && EMAA[2] == 1'b0 && EMAA[1] == 1'b1 && EMAA[0] == 1'b0 && \
                DFTRAMBYP == 1'b0 && ((TENA == 1'b1 && WENA == 1'b1) || (TENA == 1'b0 && \
                TWENA == 1'b1))";
        cell_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.018149, 1.023588, 1.037648, 1.059635, 1.105916, 1.199071, 1.385899", \
           "1.019812, 1.025218, 1.038895, 1.061787, 1.107103, 1.202502, 1.390287", \
           "1.027879, 1.033327, 1.046964, 1.068952, 1.115917, 1.211827, 1.394986", \
           "1.042636, 1.048430, 1.062197, 1.084866, 1.130731, 1.224155, 1.411944", \
           "1.061053, 1.067406, 1.081819, 1.103106, 1.149043, 1.242079, 1.429049", \
           "1.081694, 1.089090, 1.104651, 1.126526, 1.171866, 1.263989, 1.452047", \
           "1.102622, 1.111218, 1.128582, 1.151692, 1.195916, 1.287889, 1.470345" \
         );
        }
        retaining_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.663617, 0.669056, 0.683116, 0.705103, 0.751384, 0.844539, 1.031367", \
           "0.665280, 0.670686, 0.684363, 0.707255, 0.752571, 0.847970, 1.035755", \
           "0.673347, 0.678795, 0.692432, 0.714420, 0.761385, 0.857295, 1.040454", \
           "0.688104, 0.693898, 0.707665, 0.730334, 0.776199, 0.869623, 1.057412", \
           "0.706522, 0.712874, 0.727287, 0.748574, 0.794511, 0.887547, 1.074518", \
           "0.727162, 0.734558, 0.750119, 0.771994, 0.817334, 0.909457, 1.097515", \
           "0.748090, 0.756686, 0.774051, 0.797160, 0.841384, 0.933357, 1.115813" \
         );
        }
        rise_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136" \
         );
        }
        cell_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.029997, 1.035562, 1.048979, 1.070727, 1.115924, 1.205743, 1.389598", \
           "1.032026, 1.037210, 1.050724, 1.072832, 1.118813, 1.208934, 1.392021", \
           "1.039810, 1.045276, 1.059017, 1.080799, 1.126102, 1.216641, 1.399401", \
           "1.054606, 1.060736, 1.074256, 1.095498, 1.141648, 1.232072, 1.418037", \
           "1.072876, 1.079846, 1.093903, 1.115879, 1.160172, 1.250375, 1.432576", \
           "1.095219, 1.102547, 1.118756, 1.140592, 1.183705, 1.274080, 1.453022", \
           "1.110904, 1.123283, 1.135856, 1.163003, 1.208271, 1.297355, 1.473454" \
         );
        }
        retaining_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.663833, 0.669398, 0.682815, 0.704562, 0.749760, 0.839578, 1.023434", \
           "0.665861, 0.671046, 0.684560, 0.706668, 0.752649, 0.842769, 1.025856", \
           "0.673646, 0.679111, 0.692853, 0.714635, 0.759937, 0.850476, 1.033237", \
           "0.688442, 0.694571, 0.708092, 0.729334, 0.775483, 0.865907, 1.051872", \
           "0.706711, 0.713682, 0.727738, 0.749714, 0.794007, 0.884210, 1.066412", \
           "0.729054, 0.736382, 0.752591, 0.774428, 0.817540, 0.907915, 1.086857", \
           "0.744739, 0.757118, 0.769691, 0.796839, 0.842106, 0.931190, 1.107289" \
         );
        }
        fall_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982" \
         );
        }
      }
      timing() {
        related_pin : "CLKA";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & !EMAA[2] & EMAA[1] & EMAA[0] & !DFTRAMBYP & ((TENA & WENA) \
                | (!TENA & TWENA))";
        sdf_cond : "RET1N == 1'b1 && EMAA[2] == 1'b0 && EMAA[1] == 1'b1 && EMAA[0] == 1'b1 && \
                DFTRAMBYP == 1'b0 && ((TENA == 1'b1 && WENA == 1'b1) || (TENA == 1'b0 && \
                TWENA == 1'b1))";
        cell_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.087576, 1.093016, 1.107076, 1.129063, 1.175344, 1.268499, 1.455326", \
           "1.089240, 1.094646, 1.108322, 1.131215, 1.176531, 1.271930, 1.459715", \
           "1.097307, 1.102754, 1.116392, 1.138380, 1.185345, 1.281255, 1.464413", \
           "1.112064, 1.117858, 1.131624, 1.154294, 1.200159, 1.293583, 1.481372", \
           "1.130481, 1.136834, 1.151247, 1.172534, 1.218471, 1.311507, 1.498477", \
           "1.151122, 1.158518, 1.174079, 1.195954, 1.241294, 1.333417, 1.521475", \
           "1.172050, 1.180646, 1.198010, 1.221119, 1.265344, 1.357317, 1.539772" \
         );
        }
        retaining_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.663617, 0.669056, 0.683116, 0.705103, 0.751384, 0.844539, 1.031367", \
           "0.665280, 0.670686, 0.684363, 0.707255, 0.752571, 0.847970, 1.035755", \
           "0.673347, 0.678795, 0.692432, 0.714420, 0.761385, 0.857295, 1.040454", \
           "0.688104, 0.693898, 0.707665, 0.730334, 0.776199, 0.869623, 1.057412", \
           "0.706522, 0.712874, 0.727287, 0.748574, 0.794511, 0.887547, 1.074518", \
           "0.727162, 0.734558, 0.750119, 0.771994, 0.817334, 0.909457, 1.097515", \
           "0.748090, 0.756686, 0.774051, 0.797160, 0.841384, 0.933357, 1.115813" \
         );
        }
        rise_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136" \
         );
        }
        cell_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.099425, 1.104990, 1.118407, 1.140154, 1.185352, 1.275170, 1.459026", \
           "1.101454, 1.106638, 1.120152, 1.142260, 1.188241, 1.278361, 1.461448", \
           "1.109238, 1.114704, 1.128445, 1.150227, 1.195529, 1.286069, 1.468829", \
           "1.124034, 1.130163, 1.143684, 1.164926, 1.211076, 1.301500, 1.487464", \
           "1.142303, 1.149274, 1.163330, 1.185306, 1.229600, 1.319803, 1.502004", \
           "1.164646, 1.171974, 1.188184, 1.210020, 1.253133, 1.343507, 1.522450", \
           "1.180331, 1.192711, 1.205284, 1.232431, 1.277698, 1.366783, 1.542881" \
         );
        }
        retaining_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.663833, 0.669398, 0.682815, 0.704562, 0.749760, 0.839578, 1.023434", \
           "0.665861, 0.671046, 0.684560, 0.706668, 0.752649, 0.842769, 1.025856", \
           "0.673646, 0.679111, 0.692853, 0.714635, 0.759937, 0.850476, 1.033237", \
           "0.688442, 0.694571, 0.708092, 0.729334, 0.775483, 0.865907, 1.051872", \
           "0.706711, 0.713682, 0.727738, 0.749714, 0.794007, 0.884210, 1.066412", \
           "0.729054, 0.736382, 0.752591, 0.774428, 0.817540, 0.907915, 1.086857", \
           "0.744739, 0.757118, 0.769691, 0.796839, 0.842106, 0.931190, 1.107289" \
         );
        }
        fall_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982" \
         );
        }
      }
      timing() {
        related_pin : "CLKA";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & EMAA[2] & !EMAA[1] & !EMAA[0] & !DFTRAMBYP & ((TENA & \
                WENA) | (!TENA & TWENA))";
        sdf_cond : "RET1N == 1'b1 && EMAA[2] == 1'b1 && EMAA[1] == 1'b0 && EMAA[0] == 1'b0 && \
                DFTRAMBYP == 1'b0 && ((TENA == 1'b1 && WENA == 1'b1) || (TENA == 1'b0 && \
                TWENA == 1'b1))";
        cell_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.220298, 1.225738, 1.239798, 1.261785, 1.308066, 1.401221, 1.588048", \
           "1.221962, 1.227368, 1.241044, 1.263937, 1.309253, 1.404652, 1.592436", \
           "1.230029, 1.235476, 1.249113, 1.271102, 1.318067, 1.413977, 1.597135", \
           "1.244786, 1.250580, 1.264346, 1.287016, 1.332881, 1.426305, 1.614094", \
           "1.263203, 1.269556, 1.283968, 1.305256, 1.351193, 1.444229, 1.631199", \
           "1.283844, 1.291240, 1.306800, 1.328675, 1.374015, 1.466139, 1.654197", \
           "1.304772, 1.313368, 1.330732, 1.353841, 1.398066, 1.490039, 1.672494" \
         );
        }
        retaining_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.663617, 0.669056, 0.683116, 0.705103, 0.751384, 0.844539, 1.031367", \
           "0.665280, 0.670686, 0.684363, 0.707255, 0.752571, 0.847970, 1.035755", \
           "0.673347, 0.678795, 0.692432, 0.714420, 0.761385, 0.857295, 1.040454", \
           "0.688104, 0.693898, 0.707665, 0.730334, 0.776199, 0.869623, 1.057412", \
           "0.706522, 0.712874, 0.727287, 0.748574, 0.794511, 0.887547, 1.074518", \
           "0.727162, 0.734558, 0.750119, 0.771994, 0.817334, 0.909457, 1.097515", \
           "0.748090, 0.756686, 0.774051, 0.797160, 0.841384, 0.933357, 1.115813" \
         );
        }
        rise_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136" \
         );
        }
        cell_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.232147, 1.237712, 1.251129, 1.272876, 1.318074, 1.407892, 1.591748", \
           "1.234175, 1.239360, 1.252874, 1.274982, 1.320963, 1.411083, 1.594170", \
           "1.241960, 1.247426, 1.261167, 1.282949, 1.328251, 1.418790, 1.601551", \
           "1.256756, 1.262885, 1.276406, 1.297648, 1.343797, 1.434222, 1.620186", \
           "1.275025, 1.281996, 1.296052, 1.318028, 1.362321, 1.452525, 1.634726", \
           "1.297368, 1.304696, 1.320906, 1.342742, 1.385854, 1.476229, 1.655171", \
           "1.313053, 1.325433, 1.338005, 1.365153, 1.410420, 1.499504, 1.675603" \
         );
        }
        retaining_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.663833, 0.669398, 0.682815, 0.704562, 0.749760, 0.839578, 1.023434", \
           "0.665861, 0.671046, 0.684560, 0.706668, 0.752649, 0.842769, 1.025856", \
           "0.673646, 0.679111, 0.692853, 0.714635, 0.759937, 0.850476, 1.033237", \
           "0.688442, 0.694571, 0.708092, 0.729334, 0.775483, 0.865907, 1.051872", \
           "0.706711, 0.713682, 0.727738, 0.749714, 0.794007, 0.884210, 1.066412", \
           "0.729054, 0.736382, 0.752591, 0.774428, 0.817540, 0.907915, 1.086857", \
           "0.744739, 0.757118, 0.769691, 0.796839, 0.842106, 0.931190, 1.107289" \
         );
        }
        fall_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982" \
         );
        }
      }
      timing() {
        related_pin : "CLKA";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & EMAA[2] & !EMAA[1] & EMAA[0] & !DFTRAMBYP & ((TENA & WENA) \
                | (!TENA & TWENA))";
        sdf_cond : "RET1N == 1'b1 && EMAA[2] == 1'b1 && EMAA[1] == 1'b0 && EMAA[0] == 1'b1 && \
                DFTRAMBYP == 1'b0 && ((TENA == 1'b1 && WENA == 1'b1) || (TENA == 1'b0 && \
                TWENA == 1'b1))";
        cell_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.280747, 1.286187, 1.300247, 1.322234, 1.368515, 1.461669, 1.648497", \
           "1.282410, 1.287817, 1.301493, 1.324385, 1.369702, 1.465100, 1.652885", \
           "1.290478, 1.295925, 1.309562, 1.331551, 1.378516, 1.474425, 1.657584", \
           "1.305234, 1.311028, 1.324795, 1.347464, 1.393329, 1.486754, 1.674542", \
           "1.323652, 1.330004, 1.344417, 1.365705, 1.411642, 1.504678, 1.691648", \
           "1.344292, 1.351688, 1.367249, 1.389124, 1.434464, 1.526588, 1.714645", \
           "1.365220, 1.373816, 1.391181, 1.414290, 1.458514, 1.550487, 1.732943" \
         );
        }
        retaining_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.663617, 0.669056, 0.683116, 0.705103, 0.751384, 0.844539, 1.031367", \
           "0.665280, 0.670686, 0.684363, 0.707255, 0.752571, 0.847970, 1.035755", \
           "0.673347, 0.678795, 0.692432, 0.714420, 0.761385, 0.857295, 1.040454", \
           "0.688104, 0.693898, 0.707665, 0.730334, 0.776199, 0.869623, 1.057412", \
           "0.706522, 0.712874, 0.727287, 0.748574, 0.794511, 0.887547, 1.074518", \
           "0.727162, 0.734558, 0.750119, 0.771994, 0.817334, 0.909457, 1.097515", \
           "0.748090, 0.756686, 0.774051, 0.797160, 0.841384, 0.933357, 1.115813" \
         );
        }
        rise_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136" \
         );
        }
        cell_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.292596, 1.298160, 1.311578, 1.333325, 1.378523, 1.468341, 1.652196", \
           "1.294624, 1.299809, 1.313322, 1.335431, 1.381411, 1.471532, 1.654619", \
           "1.302408, 1.307874, 1.321615, 1.343398, 1.388700, 1.479239, 1.662000", \
           "1.317205, 1.323334, 1.336855, 1.358096, 1.404246, 1.494670, 1.680635", \
           "1.335474, 1.342444, 1.356501, 1.378477, 1.422770, 1.512973, 1.695175", \
           "1.357817, 1.365145, 1.381354, 1.403190, 1.446303, 1.536678, 1.715620", \
           "1.373502, 1.385881, 1.398454, 1.425602, 1.470869, 1.559953, 1.736052" \
         );
        }
        retaining_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.663833, 0.669398, 0.682815, 0.704562, 0.749760, 0.839578, 1.023434", \
           "0.665861, 0.671046, 0.684560, 0.706668, 0.752649, 0.842769, 1.025856", \
           "0.673646, 0.679111, 0.692853, 0.714635, 0.759937, 0.850476, 1.033237", \
           "0.688442, 0.694571, 0.708092, 0.729334, 0.775483, 0.865907, 1.051872", \
           "0.706711, 0.713682, 0.727738, 0.749714, 0.794007, 0.884210, 1.066412", \
           "0.729054, 0.736382, 0.752591, 0.774428, 0.817540, 0.907915, 1.086857", \
           "0.744739, 0.757118, 0.769691, 0.796839, 0.842106, 0.931190, 1.107289" \
         );
        }
        fall_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982" \
         );
        }
      }
      timing() {
        related_pin : "CLKA";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & EMAA[2] & EMAA[1] & !EMAA[0] & !DFTRAMBYP & ((TENA & WENA) \
                | (!TENA & TWENA))";
        sdf_cond : "RET1N == 1'b1 && EMAA[2] == 1'b1 && EMAA[1] == 1'b1 && EMAA[0] == 1'b0 && \
                DFTRAMBYP == 1'b0 && ((TENA == 1'b1 && WENA == 1'b1) || (TENA == 1'b0 && \
                TWENA == 1'b1))";
        cell_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.369375, 1.374814, 1.388874, 1.410861, 1.457142, 1.550297, 1.737124", \
           "1.371038, 1.376444, 1.390121, 1.413013, 1.458329, 1.553728, 1.741513", \
           "1.379105, 1.384553, 1.398190, 1.420178, 1.467143, 1.563053, 1.746211", \
           "1.393862, 1.399656, 1.413423, 1.436092, 1.481957, 1.575381, 1.763170", \
           "1.412279, 1.418632, 1.433045, 1.454332, 1.500269, 1.593305, 1.780275", \
           "1.432920, 1.440316, 1.455877, 1.477752, 1.523092, 1.615215, 1.803273", \
           "1.453848, 1.462444, 1.479808, 1.502918, 1.547142, 1.639115, 1.821571" \
         );
        }
        retaining_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.663617, 0.669056, 0.683116, 0.705103, 0.751384, 0.844539, 1.031367", \
           "0.665280, 0.670686, 0.684363, 0.707255, 0.752571, 0.847970, 1.035755", \
           "0.673347, 0.678795, 0.692432, 0.714420, 0.761385, 0.857295, 1.040454", \
           "0.688104, 0.693898, 0.707665, 0.730334, 0.776199, 0.869623, 1.057412", \
           "0.706522, 0.712874, 0.727287, 0.748574, 0.794511, 0.887547, 1.074518", \
           "0.727162, 0.734558, 0.750119, 0.771994, 0.817334, 0.909457, 1.097515", \
           "0.748090, 0.756686, 0.774051, 0.797160, 0.841384, 0.933357, 1.115813" \
         );
        }
        rise_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136" \
         );
        }
        cell_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.381223, 1.386788, 1.400205, 1.421953, 1.467150, 1.556969, 1.740824", \
           "1.383252, 1.388436, 1.401950, 1.424058, 1.470039, 1.560160, 1.743247", \
           "1.391036, 1.396502, 1.410243, 1.432025, 1.477328, 1.567867, 1.750627", \
           "1.405832, 1.411962, 1.425482, 1.446724, 1.492874, 1.583298, 1.769263", \
           "1.424102, 1.431072, 1.445129, 1.467105, 1.511398, 1.601601, 1.783802", \
           "1.446445, 1.453773, 1.469982, 1.491818, 1.534931, 1.625305, 1.804248", \
           "1.462129, 1.474509, 1.487082, 1.514229, 1.559497, 1.648581, 1.824680" \
         );
        }
        retaining_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.663833, 0.669398, 0.682815, 0.704562, 0.749760, 0.839578, 1.023434", \
           "0.665861, 0.671046, 0.684560, 0.706668, 0.752649, 0.842769, 1.025856", \
           "0.673646, 0.679111, 0.692853, 0.714635, 0.759937, 0.850476, 1.033237", \
           "0.688442, 0.694571, 0.708092, 0.729334, 0.775483, 0.865907, 1.051872", \
           "0.706711, 0.713682, 0.727738, 0.749714, 0.794007, 0.884210, 1.066412", \
           "0.729054, 0.736382, 0.752591, 0.774428, 0.817540, 0.907915, 1.086857", \
           "0.744739, 0.757118, 0.769691, 0.796839, 0.842106, 0.931190, 1.107289" \
         );
        }
        fall_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982" \
         );
        }
      }
      timing() {
        related_pin : "CLKA";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & EMAA[2] & EMAA[1] & EMAA[0] & !DFTRAMBYP & ((TENA & WENA) \
                | (!TENA & TWENA))";
        sdf_cond : "RET1N == 1'b1 && EMAA[2] == 1'b1 && EMAA[1] == 1'b1 && EMAA[0] == 1'b1 && \
                DFTRAMBYP == 1'b0 && ((TENA == 1'b1 && WENA == 1'b1) || (TENA == 1'b0 && \
                TWENA == 1'b1))";
        cell_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.444853, 1.450292, 1.464353, 1.486339, 1.532620, 1.625775, 1.812603", \
           "1.446516, 1.451922, 1.465599, 1.488491, 1.533808, 1.629206, 1.816991", \
           "1.454584, 1.460031, 1.473668, 1.495656, 1.542621, 1.638531, 1.821690", \
           "1.469340, 1.475134, 1.488901, 1.511570, 1.557435, 1.650860, 1.838648", \
           "1.487758, 1.494110, 1.508523, 1.529810, 1.575747, 1.668783, 1.855754", \
           "1.508398, 1.515794, 1.531355, 1.553230, 1.598570, 1.690693, 1.878751", \
           "1.529326, 1.537922, 1.555287, 1.578396, 1.622620, 1.714593, 1.897049" \
         );
        }
        retaining_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.663617, 0.669056, 0.683116, 0.705103, 0.751384, 0.844539, 1.031367", \
           "0.665280, 0.670686, 0.684363, 0.707255, 0.752571, 0.847970, 1.035755", \
           "0.673347, 0.678795, 0.692432, 0.714420, 0.761385, 0.857295, 1.040454", \
           "0.688104, 0.693898, 0.707665, 0.730334, 0.776199, 0.869623, 1.057412", \
           "0.706522, 0.712874, 0.727287, 0.748574, 0.794511, 0.887547, 1.074518", \
           "0.727162, 0.734558, 0.750119, 0.771994, 0.817334, 0.909457, 1.097515", \
           "0.748090, 0.756686, 0.774051, 0.797160, 0.841384, 0.933357, 1.115813" \
         );
        }
        rise_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136" \
         );
        }
        cell_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.456702, 1.462266, 1.475683, 1.497431, 1.542628, 1.632447, 1.816302", \
           "1.458730, 1.463914, 1.477428, 1.499536, 1.545517, 1.635638, 1.818725", \
           "1.466514, 1.471980, 1.485721, 1.507503, 1.552806, 1.643345, 1.826105", \
           "1.481311, 1.487440, 1.500960, 1.522202, 1.568352, 1.658776, 1.844741", \
           "1.499580, 1.506550, 1.520607, 1.542583, 1.586876, 1.677079, 1.859280", \
           "1.521923, 1.529251, 1.545460, 1.567296, 1.610409, 1.700784, 1.879726", \
           "1.537608, 1.549987, 1.562560, 1.589708, 1.634975, 1.724059, 1.900158" \
         );
        }
        retaining_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.663833, 0.669398, 0.682815, 0.704562, 0.749760, 0.839578, 1.023434", \
           "0.665861, 0.671046, 0.684560, 0.706668, 0.752649, 0.842769, 1.025856", \
           "0.673646, 0.679111, 0.692853, 0.714635, 0.759937, 0.850476, 1.033237", \
           "0.688442, 0.694571, 0.708092, 0.729334, 0.775483, 0.865907, 1.051872", \
           "0.706711, 0.713682, 0.727738, 0.749714, 0.794007, 0.884210, 1.066412", \
           "0.729054, 0.736382, 0.752591, 0.774428, 0.817540, 0.907915, 1.086857", \
           "0.744739, 0.757118, 0.769691, 0.796839, 0.842106, 0.931190, 1.107289" \
         );
        }
        fall_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982" \
         );
        }
      }
      timing() {
        related_pin : "CLKA";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & DFTRAMBYP";
        sdf_cond : "RET1N == 1'b1 && DFTRAMBYP == 1'b1";
        cell_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.401680, 0.407119, 0.421179, 0.443166, 0.489447, 0.582602, 0.769429", \
           "0.403343, 0.408749, 0.422425, 0.445318, 0.490634, 0.586033, 0.773818", \
           "0.411410, 0.416857, 0.430495, 0.452483, 0.499448, 0.595358, 0.778516", \
           "0.426167, 0.431961, 0.445727, 0.468397, 0.514262, 0.607686, 0.795475", \
           "0.444584, 0.450937, 0.465350, 0.486637, 0.532574, 0.625610, 0.812580", \
           "0.465225, 0.472621, 0.488182, 0.510057, 0.555397, 0.647520, 0.835578", \
           "0.486153, 0.494749, 0.512113, 0.535223, 0.579447, 0.671420, 0.853876" \
         );
        }
        retaining_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.273144, 0.278584, 0.292644, 0.314631, 0.360912, 0.454066, 0.640894", \
           "0.274808, 0.280214, 0.293890, 0.316782, 0.362099, 0.457497, 0.645282", \
           "0.282875, 0.288322, 0.301959, 0.323948, 0.370913, 0.466823, 0.649981", \
           "0.297632, 0.303425, 0.317192, 0.339862, 0.385727, 0.479151, 0.666939", \
           "0.316049, 0.322401, 0.336814, 0.358102, 0.404039, 0.497075, 0.684045", \
           "0.336689, 0.344086, 0.359646, 0.381521, 0.426861, 0.518985, 0.707042", \
           "0.357618, 0.366214, 0.383578, 0.406687, 0.450911, 0.542885, 0.725340" \
         );
        }
        rise_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136" \
         );
        }
        cell_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.447413, 0.452977, 0.466394, 0.488142, 0.533340, 0.623158, 0.807013", \
           "0.449441, 0.454626, 0.468139, 0.490248, 0.536228, 0.626349, 0.809436", \
           "0.457225, 0.462691, 0.476432, 0.498214, 0.543517, 0.634056, 0.816816", \
           "0.472022, 0.478151, 0.491672, 0.512913, 0.559063, 0.649487, 0.835452", \
           "0.490291, 0.497261, 0.511318, 0.533294, 0.577587, 0.667790, 0.849991", \
           "0.512634, 0.519962, 0.536171, 0.558007, 0.601120, 0.691495, 0.870437", \
           "0.528319, 0.540698, 0.553271, 0.580419, 0.625686, 0.714770, 0.890869" \
         );
        }
        retaining_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.307615, 0.313180, 0.326597, 0.348344, 0.393542, 0.483361, 0.667216", \
           "0.309644, 0.314828, 0.328342, 0.350450, 0.396431, 0.486551, 0.669638", \
           "0.317428, 0.322894, 0.336635, 0.358417, 0.403720, 0.494259, 0.677019", \
           "0.332224, 0.338353, 0.351874, 0.373116, 0.419266, 0.509690, 0.695654", \
           "0.350494, 0.357464, 0.371520, 0.393496, 0.437790, 0.527993, 0.710194", \
           "0.372837, 0.380164, 0.396374, 0.418210, 0.461323, 0.551697, 0.730640", \
           "0.388521, 0.400901, 0.413474, 0.440621, 0.485889, 0.574973, 0.751072" \
         );
        }
        fall_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((TENA & WENA) | (!TENA & TWENA))";
        rise_power(SRAMdpw64d256_energy_template_memload) {
          index_1 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
          values ("0.057002, 0.057266, 0.057961, 0.059085, 0.061399, 0.066028, 0.075285");
        }
        fall_power(SRAMdpw64d256_energy_template_memload) {
          index_1 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
          values ("0.016302, 0.016567, 0.017261, 0.018385, 0.020700, 0.025328, 0.034586");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & DFTRAMBYP";
        rise_power(SRAMdpw64d256_energy_template_memload) {
          index_1 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
          values ("0.057002, 0.057266, 0.057961, 0.059085, 0.061399, 0.066028, 0.075285");
        }
        fall_power(SRAMdpw64d256_energy_template_memload) {
          index_1 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
          values ("0.016302, 0.016567, 0.017261, 0.018385, 0.020700, 0.025328, 0.034586");
        }
      }
    }
    bus(QB) {
      bus_type : SRAMdpw64d256_DATA;
      direction : output;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      power_down_function : "!VDDPE + !VDDCE + VSSE";
      max_capacitance : 0.560000;
      max_transition : 0.544800;
      memory_read() {
        address : AB;
      }
      timing() {
        related_pin : "CLKB";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & !EMAB[2] & !EMAB[1] & !EMAB[0] & !DFTRAMBYP & ((TENB & \
                WENB) | (!TENB & TWENB))";
        sdf_cond : "RET1N == 1'b1 && EMAB[2] == 1'b0 && EMAB[1] == 1'b0 && EMAB[0] == 1'b0 && \
                DFTRAMBYP == 1'b0 && ((TENB == 1'b1 && WENB == 1'b1) || (TENB == 1'b0 && \
                TWENB == 1'b1))";
        cell_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.951767, 0.957206, 0.971266, 0.993253, 1.039534, 1.132689, 1.319516", \
           "0.953430, 0.958836, 0.972513, 0.995405, 1.040721, 1.136120, 1.323905", \
           "0.961497, 0.966945, 0.980582, 1.002570, 1.049535, 1.145445, 1.328603", \
           "0.976254, 0.982048, 0.995815, 1.018484, 1.064349, 1.157773, 1.345562", \
           "0.994671, 1.001024, 1.015437, 1.036724, 1.082661, 1.175697, 1.362667", \
           "1.015312, 1.022708, 1.038269, 1.060144, 1.105484, 1.197607, 1.385665", \
           "1.036240, 1.044836, 1.062200, 1.085310, 1.129534, 1.221507, 1.403963" \
         );
        }
        retaining_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.663617, 0.669056, 0.683116, 0.705103, 0.751384, 0.844539, 1.031367", \
           "0.665280, 0.670686, 0.684363, 0.707255, 0.752571, 0.847970, 1.035755", \
           "0.673347, 0.678795, 0.692432, 0.714420, 0.761385, 0.857295, 1.040454", \
           "0.688104, 0.693898, 0.707665, 0.730334, 0.776199, 0.869623, 1.057412", \
           "0.706522, 0.712874, 0.727287, 0.748574, 0.794511, 0.887547, 1.074518", \
           "0.727162, 0.734558, 0.750119, 0.771994, 0.817334, 0.909457, 1.097515", \
           "0.748090, 0.756686, 0.774051, 0.797160, 0.841384, 0.933357, 1.115813" \
         );
        }
        rise_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136" \
         );
        }
        cell_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.963615, 0.969180, 0.982597, 1.004345, 1.049542, 1.139361, 1.323216", \
           "0.965644, 0.970828, 0.984342, 1.006450, 1.052431, 1.142551, 1.325639", \
           "0.973428, 0.978894, 0.992635, 1.014417, 1.059720, 1.150259, 1.333019", \
           "0.988224, 0.994354, 1.007874, 1.029116, 1.075266, 1.165690, 1.351655", \
           "1.006494, 1.013464, 1.027521, 1.049497, 1.093790, 1.183993, 1.366194", \
           "1.028837, 1.036165, 1.052374, 1.074210, 1.117323, 1.207697, 1.386640", \
           "1.044521, 1.056901, 1.069474, 1.096621, 1.141889, 1.230973, 1.407072" \
         );
        }
        retaining_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.663833, 0.669398, 0.682815, 0.704562, 0.749760, 0.839578, 1.023434", \
           "0.665861, 0.671046, 0.684560, 0.706668, 0.752649, 0.842769, 1.025856", \
           "0.673646, 0.679111, 0.692853, 0.714635, 0.759937, 0.850476, 1.033237", \
           "0.688442, 0.694571, 0.708092, 0.729334, 0.775483, 0.865907, 1.051872", \
           "0.706711, 0.713682, 0.727738, 0.749714, 0.794007, 0.884210, 1.066412", \
           "0.729054, 0.736382, 0.752591, 0.774428, 0.817540, 0.907915, 1.086857", \
           "0.744739, 0.757118, 0.769691, 0.796839, 0.842106, 0.931190, 1.107289" \
         );
        }
        fall_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982" \
         );
        }
      }
      timing() {
        related_pin : "CLKB";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & !EMAB[2] & !EMAB[1] & EMAB[0] & !DFTRAMBYP & ((TENB & \
                WENB) | (!TENB & TWENB))";
        sdf_cond : "RET1N == 1'b1 && EMAB[2] == 1'b0 && EMAB[1] == 1'b0 && EMAB[0] == 1'b1 && \
                DFTRAMBYP == 1'b0 && ((TENB == 1'b1 && WENB == 1'b1) || (TENB == 1'b0 && \
                TWENB == 1'b1))";
        cell_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.970745, 0.976184, 0.990244, 1.012231, 1.058512, 1.151667, 1.338495", \
           "0.972408, 0.977814, 0.991491, 1.014383, 1.059699, 1.155098, 1.342883", \
           "0.980475, 0.985923, 0.999560, 1.021548, 1.068513, 1.164423, 1.347582", \
           "0.995232, 1.001026, 1.014793, 1.037462, 1.083327, 1.176751, 1.364540", \
           "1.013650, 1.020002, 1.034415, 1.055702, 1.101639, 1.194675, 1.381645", \
           "1.034290, 1.041686, 1.057247, 1.079122, 1.124462, 1.216585, 1.404643", \
           "1.055218, 1.063814, 1.081178, 1.104288, 1.148512, 1.240485, 1.422941" \
         );
        }
        retaining_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.663617, 0.669056, 0.683116, 0.705103, 0.751384, 0.844539, 1.031367", \
           "0.665280, 0.670686, 0.684363, 0.707255, 0.752571, 0.847970, 1.035755", \
           "0.673347, 0.678795, 0.692432, 0.714420, 0.761385, 0.857295, 1.040454", \
           "0.688104, 0.693898, 0.707665, 0.730334, 0.776199, 0.869623, 1.057412", \
           "0.706522, 0.712874, 0.727287, 0.748574, 0.794511, 0.887547, 1.074518", \
           "0.727162, 0.734558, 0.750119, 0.771994, 0.817334, 0.909457, 1.097515", \
           "0.748090, 0.756686, 0.774051, 0.797160, 0.841384, 0.933357, 1.115813" \
         );
        }
        rise_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136" \
         );
        }
        cell_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.982593, 0.988158, 1.001575, 1.023323, 1.068520, 1.158339, 1.342194", \
           "0.984622, 0.989806, 1.003320, 1.025428, 1.071409, 1.161530, 1.344617", \
           "0.992406, 0.997872, 1.011613, 1.033395, 1.078698, 1.169237, 1.351997", \
           "1.007202, 1.013332, 1.026852, 1.048094, 1.094244, 1.184668, 1.370633", \
           "1.025472, 1.032442, 1.046499, 1.068475, 1.112768, 1.202971, 1.385172", \
           "1.047815, 1.055143, 1.071352, 1.093188, 1.136301, 1.226676, 1.405618", \
           "1.063500, 1.075879, 1.088452, 1.115599, 1.160867, 1.249951, 1.426050" \
         );
        }
        retaining_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.663833, 0.669398, 0.682815, 0.704562, 0.749760, 0.839578, 1.023434", \
           "0.665861, 0.671046, 0.684560, 0.706668, 0.752649, 0.842769, 1.025856", \
           "0.673646, 0.679111, 0.692853, 0.714635, 0.759937, 0.850476, 1.033237", \
           "0.688442, 0.694571, 0.708092, 0.729334, 0.775483, 0.865907, 1.051872", \
           "0.706711, 0.713682, 0.727738, 0.749714, 0.794007, 0.884210, 1.066412", \
           "0.729054, 0.736382, 0.752591, 0.774428, 0.817540, 0.907915, 1.086857", \
           "0.744739, 0.757118, 0.769691, 0.796839, 0.842106, 0.931190, 1.107289" \
         );
        }
        fall_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982" \
         );
        }
      }
      timing() {
        related_pin : "CLKB";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & !EMAB[2] & EMAB[1] & !EMAB[0] & !DFTRAMBYP & ((TENB & \
                WENB) | (!TENB & TWENB))";
        sdf_cond : "RET1N == 1'b1 && EMAB[2] == 1'b0 && EMAB[1] == 1'b1 && EMAB[0] == 1'b0 && \
                DFTRAMBYP == 1'b0 && ((TENB == 1'b1 && WENB == 1'b1) || (TENB == 1'b0 && \
                TWENB == 1'b1))";
        cell_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.018149, 1.023588, 1.037648, 1.059635, 1.105916, 1.199071, 1.385899", \
           "1.019812, 1.025218, 1.038895, 1.061787, 1.107103, 1.202502, 1.390287", \
           "1.027879, 1.033327, 1.046964, 1.068952, 1.115917, 1.211827, 1.394986", \
           "1.042636, 1.048430, 1.062197, 1.084866, 1.130731, 1.224155, 1.411944", \
           "1.061053, 1.067406, 1.081819, 1.103106, 1.149043, 1.242079, 1.429049", \
           "1.081694, 1.089090, 1.104651, 1.126526, 1.171866, 1.263989, 1.452047", \
           "1.102622, 1.111218, 1.128582, 1.151692, 1.195916, 1.287889, 1.470345" \
         );
        }
        retaining_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.663617, 0.669056, 0.683116, 0.705103, 0.751384, 0.844539, 1.031367", \
           "0.665280, 0.670686, 0.684363, 0.707255, 0.752571, 0.847970, 1.035755", \
           "0.673347, 0.678795, 0.692432, 0.714420, 0.761385, 0.857295, 1.040454", \
           "0.688104, 0.693898, 0.707665, 0.730334, 0.776199, 0.869623, 1.057412", \
           "0.706522, 0.712874, 0.727287, 0.748574, 0.794511, 0.887547, 1.074518", \
           "0.727162, 0.734558, 0.750119, 0.771994, 0.817334, 0.909457, 1.097515", \
           "0.748090, 0.756686, 0.774051, 0.797160, 0.841384, 0.933357, 1.115813" \
         );
        }
        rise_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136" \
         );
        }
        cell_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.029997, 1.035562, 1.048979, 1.070727, 1.115924, 1.205743, 1.389598", \
           "1.032026, 1.037210, 1.050724, 1.072832, 1.118813, 1.208934, 1.392021", \
           "1.039810, 1.045276, 1.059017, 1.080799, 1.126102, 1.216641, 1.399401", \
           "1.054606, 1.060736, 1.074256, 1.095498, 1.141648, 1.232072, 1.418037", \
           "1.072876, 1.079846, 1.093903, 1.115879, 1.160172, 1.250375, 1.432576", \
           "1.095219, 1.102547, 1.118756, 1.140592, 1.183705, 1.274080, 1.453022", \
           "1.110904, 1.123283, 1.135856, 1.163003, 1.208271, 1.297355, 1.473454" \
         );
        }
        retaining_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.663833, 0.669398, 0.682815, 0.704562, 0.749760, 0.839578, 1.023434", \
           "0.665861, 0.671046, 0.684560, 0.706668, 0.752649, 0.842769, 1.025856", \
           "0.673646, 0.679111, 0.692853, 0.714635, 0.759937, 0.850476, 1.033237", \
           "0.688442, 0.694571, 0.708092, 0.729334, 0.775483, 0.865907, 1.051872", \
           "0.706711, 0.713682, 0.727738, 0.749714, 0.794007, 0.884210, 1.066412", \
           "0.729054, 0.736382, 0.752591, 0.774428, 0.817540, 0.907915, 1.086857", \
           "0.744739, 0.757118, 0.769691, 0.796839, 0.842106, 0.931190, 1.107289" \
         );
        }
        fall_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982" \
         );
        }
      }
      timing() {
        related_pin : "CLKB";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & !EMAB[2] & EMAB[1] & EMAB[0] & !DFTRAMBYP & ((TENB & WENB) \
                | (!TENB & TWENB))";
        sdf_cond : "RET1N == 1'b1 && EMAB[2] == 1'b0 && EMAB[1] == 1'b1 && EMAB[0] == 1'b1 && \
                DFTRAMBYP == 1'b0 && ((TENB == 1'b1 && WENB == 1'b1) || (TENB == 1'b0 && \
                TWENB == 1'b1))";
        cell_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.087576, 1.093016, 1.107076, 1.129063, 1.175344, 1.268499, 1.455326", \
           "1.089240, 1.094646, 1.108322, 1.131215, 1.176531, 1.271930, 1.459715", \
           "1.097307, 1.102754, 1.116392, 1.138380, 1.185345, 1.281255, 1.464413", \
           "1.112064, 1.117858, 1.131624, 1.154294, 1.200159, 1.293583, 1.481372", \
           "1.130481, 1.136834, 1.151247, 1.172534, 1.218471, 1.311507, 1.498477", \
           "1.151122, 1.158518, 1.174079, 1.195954, 1.241294, 1.333417, 1.521475", \
           "1.172050, 1.180646, 1.198010, 1.221119, 1.265344, 1.357317, 1.539772" \
         );
        }
        retaining_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.663617, 0.669056, 0.683116, 0.705103, 0.751384, 0.844539, 1.031367", \
           "0.665280, 0.670686, 0.684363, 0.707255, 0.752571, 0.847970, 1.035755", \
           "0.673347, 0.678795, 0.692432, 0.714420, 0.761385, 0.857295, 1.040454", \
           "0.688104, 0.693898, 0.707665, 0.730334, 0.776199, 0.869623, 1.057412", \
           "0.706522, 0.712874, 0.727287, 0.748574, 0.794511, 0.887547, 1.074518", \
           "0.727162, 0.734558, 0.750119, 0.771994, 0.817334, 0.909457, 1.097515", \
           "0.748090, 0.756686, 0.774051, 0.797160, 0.841384, 0.933357, 1.115813" \
         );
        }
        rise_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136" \
         );
        }
        cell_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.099425, 1.104990, 1.118407, 1.140154, 1.185352, 1.275170, 1.459026", \
           "1.101454, 1.106638, 1.120152, 1.142260, 1.188241, 1.278361, 1.461448", \
           "1.109238, 1.114704, 1.128445, 1.150227, 1.195529, 1.286069, 1.468829", \
           "1.124034, 1.130163, 1.143684, 1.164926, 1.211076, 1.301500, 1.487464", \
           "1.142303, 1.149274, 1.163330, 1.185306, 1.229600, 1.319803, 1.502004", \
           "1.164646, 1.171974, 1.188184, 1.210020, 1.253133, 1.343507, 1.522450", \
           "1.180331, 1.192711, 1.205284, 1.232431, 1.277698, 1.366783, 1.542881" \
         );
        }
        retaining_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.663833, 0.669398, 0.682815, 0.704562, 0.749760, 0.839578, 1.023434", \
           "0.665861, 0.671046, 0.684560, 0.706668, 0.752649, 0.842769, 1.025856", \
           "0.673646, 0.679111, 0.692853, 0.714635, 0.759937, 0.850476, 1.033237", \
           "0.688442, 0.694571, 0.708092, 0.729334, 0.775483, 0.865907, 1.051872", \
           "0.706711, 0.713682, 0.727738, 0.749714, 0.794007, 0.884210, 1.066412", \
           "0.729054, 0.736382, 0.752591, 0.774428, 0.817540, 0.907915, 1.086857", \
           "0.744739, 0.757118, 0.769691, 0.796839, 0.842106, 0.931190, 1.107289" \
         );
        }
        fall_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982" \
         );
        }
      }
      timing() {
        related_pin : "CLKB";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & EMAB[2] & !EMAB[1] & !EMAB[0] & !DFTRAMBYP & ((TENB & \
                WENB) | (!TENB & TWENB))";
        sdf_cond : "RET1N == 1'b1 && EMAB[2] == 1'b1 && EMAB[1] == 1'b0 && EMAB[0] == 1'b0 && \
                DFTRAMBYP == 1'b0 && ((TENB == 1'b1 && WENB == 1'b1) || (TENB == 1'b0 && \
                TWENB == 1'b1))";
        cell_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.220298, 1.225738, 1.239798, 1.261785, 1.308066, 1.401221, 1.588048", \
           "1.221962, 1.227368, 1.241044, 1.263937, 1.309253, 1.404652, 1.592436", \
           "1.230029, 1.235476, 1.249113, 1.271102, 1.318067, 1.413977, 1.597135", \
           "1.244786, 1.250580, 1.264346, 1.287016, 1.332881, 1.426305, 1.614094", \
           "1.263203, 1.269556, 1.283968, 1.305256, 1.351193, 1.444229, 1.631199", \
           "1.283844, 1.291240, 1.306800, 1.328675, 1.374015, 1.466139, 1.654197", \
           "1.304772, 1.313368, 1.330732, 1.353841, 1.398066, 1.490039, 1.672494" \
         );
        }
        retaining_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.663617, 0.669056, 0.683116, 0.705103, 0.751384, 0.844539, 1.031367", \
           "0.665280, 0.670686, 0.684363, 0.707255, 0.752571, 0.847970, 1.035755", \
           "0.673347, 0.678795, 0.692432, 0.714420, 0.761385, 0.857295, 1.040454", \
           "0.688104, 0.693898, 0.707665, 0.730334, 0.776199, 0.869623, 1.057412", \
           "0.706522, 0.712874, 0.727287, 0.748574, 0.794511, 0.887547, 1.074518", \
           "0.727162, 0.734558, 0.750119, 0.771994, 0.817334, 0.909457, 1.097515", \
           "0.748090, 0.756686, 0.774051, 0.797160, 0.841384, 0.933357, 1.115813" \
         );
        }
        rise_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136" \
         );
        }
        cell_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.232147, 1.237712, 1.251129, 1.272876, 1.318074, 1.407892, 1.591748", \
           "1.234175, 1.239360, 1.252874, 1.274982, 1.320963, 1.411083, 1.594170", \
           "1.241960, 1.247426, 1.261167, 1.282949, 1.328251, 1.418790, 1.601551", \
           "1.256756, 1.262885, 1.276406, 1.297648, 1.343797, 1.434222, 1.620186", \
           "1.275025, 1.281996, 1.296052, 1.318028, 1.362321, 1.452525, 1.634726", \
           "1.297368, 1.304696, 1.320906, 1.342742, 1.385854, 1.476229, 1.655171", \
           "1.313053, 1.325433, 1.338005, 1.365153, 1.410420, 1.499504, 1.675603" \
         );
        }
        retaining_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.663833, 0.669398, 0.682815, 0.704562, 0.749760, 0.839578, 1.023434", \
           "0.665861, 0.671046, 0.684560, 0.706668, 0.752649, 0.842769, 1.025856", \
           "0.673646, 0.679111, 0.692853, 0.714635, 0.759937, 0.850476, 1.033237", \
           "0.688442, 0.694571, 0.708092, 0.729334, 0.775483, 0.865907, 1.051872", \
           "0.706711, 0.713682, 0.727738, 0.749714, 0.794007, 0.884210, 1.066412", \
           "0.729054, 0.736382, 0.752591, 0.774428, 0.817540, 0.907915, 1.086857", \
           "0.744739, 0.757118, 0.769691, 0.796839, 0.842106, 0.931190, 1.107289" \
         );
        }
        fall_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982" \
         );
        }
      }
      timing() {
        related_pin : "CLKB";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & EMAB[2] & !EMAB[1] & EMAB[0] & !DFTRAMBYP & ((TENB & WENB) \
                | (!TENB & TWENB))";
        sdf_cond : "RET1N == 1'b1 && EMAB[2] == 1'b1 && EMAB[1] == 1'b0 && EMAB[0] == 1'b1 && \
                DFTRAMBYP == 1'b0 && ((TENB == 1'b1 && WENB == 1'b1) || (TENB == 1'b0 && \
                TWENB == 1'b1))";
        cell_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.280747, 1.286187, 1.300247, 1.322234, 1.368515, 1.461669, 1.648497", \
           "1.282410, 1.287817, 1.301493, 1.324385, 1.369702, 1.465100, 1.652885", \
           "1.290478, 1.295925, 1.309562, 1.331551, 1.378516, 1.474425, 1.657584", \
           "1.305234, 1.311028, 1.324795, 1.347464, 1.393329, 1.486754, 1.674542", \
           "1.323652, 1.330004, 1.344417, 1.365705, 1.411642, 1.504678, 1.691648", \
           "1.344292, 1.351688, 1.367249, 1.389124, 1.434464, 1.526588, 1.714645", \
           "1.365220, 1.373816, 1.391181, 1.414290, 1.458514, 1.550487, 1.732943" \
         );
        }
        retaining_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.663617, 0.669056, 0.683116, 0.705103, 0.751384, 0.844539, 1.031367", \
           "0.665280, 0.670686, 0.684363, 0.707255, 0.752571, 0.847970, 1.035755", \
           "0.673347, 0.678795, 0.692432, 0.714420, 0.761385, 0.857295, 1.040454", \
           "0.688104, 0.693898, 0.707665, 0.730334, 0.776199, 0.869623, 1.057412", \
           "0.706522, 0.712874, 0.727287, 0.748574, 0.794511, 0.887547, 1.074518", \
           "0.727162, 0.734558, 0.750119, 0.771994, 0.817334, 0.909457, 1.097515", \
           "0.748090, 0.756686, 0.774051, 0.797160, 0.841384, 0.933357, 1.115813" \
         );
        }
        rise_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136" \
         );
        }
        cell_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.292596, 1.298160, 1.311578, 1.333325, 1.378523, 1.468341, 1.652196", \
           "1.294624, 1.299809, 1.313322, 1.335431, 1.381411, 1.471532, 1.654619", \
           "1.302408, 1.307874, 1.321615, 1.343398, 1.388700, 1.479239, 1.662000", \
           "1.317205, 1.323334, 1.336855, 1.358096, 1.404246, 1.494670, 1.680635", \
           "1.335474, 1.342444, 1.356501, 1.378477, 1.422770, 1.512973, 1.695175", \
           "1.357817, 1.365145, 1.381354, 1.403190, 1.446303, 1.536678, 1.715620", \
           "1.373502, 1.385881, 1.398454, 1.425602, 1.470869, 1.559953, 1.736052" \
         );
        }
        retaining_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.663833, 0.669398, 0.682815, 0.704562, 0.749760, 0.839578, 1.023434", \
           "0.665861, 0.671046, 0.684560, 0.706668, 0.752649, 0.842769, 1.025856", \
           "0.673646, 0.679111, 0.692853, 0.714635, 0.759937, 0.850476, 1.033237", \
           "0.688442, 0.694571, 0.708092, 0.729334, 0.775483, 0.865907, 1.051872", \
           "0.706711, 0.713682, 0.727738, 0.749714, 0.794007, 0.884210, 1.066412", \
           "0.729054, 0.736382, 0.752591, 0.774428, 0.817540, 0.907915, 1.086857", \
           "0.744739, 0.757118, 0.769691, 0.796839, 0.842106, 0.931190, 1.107289" \
         );
        }
        fall_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982" \
         );
        }
      }
      timing() {
        related_pin : "CLKB";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & EMAB[2] & EMAB[1] & !EMAB[0] & !DFTRAMBYP & ((TENB & WENB) \
                | (!TENB & TWENB))";
        sdf_cond : "RET1N == 1'b1 && EMAB[2] == 1'b1 && EMAB[1] == 1'b1 && EMAB[0] == 1'b0 && \
                DFTRAMBYP == 1'b0 && ((TENB == 1'b1 && WENB == 1'b1) || (TENB == 1'b0 && \
                TWENB == 1'b1))";
        cell_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.369375, 1.374814, 1.388874, 1.410861, 1.457142, 1.550297, 1.737124", \
           "1.371038, 1.376444, 1.390121, 1.413013, 1.458329, 1.553728, 1.741513", \
           "1.379105, 1.384553, 1.398190, 1.420178, 1.467143, 1.563053, 1.746211", \
           "1.393862, 1.399656, 1.413423, 1.436092, 1.481957, 1.575381, 1.763170", \
           "1.412279, 1.418632, 1.433045, 1.454332, 1.500269, 1.593305, 1.780275", \
           "1.432920, 1.440316, 1.455877, 1.477752, 1.523092, 1.615215, 1.803273", \
           "1.453848, 1.462444, 1.479808, 1.502918, 1.547142, 1.639115, 1.821571" \
         );
        }
        retaining_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.663617, 0.669056, 0.683116, 0.705103, 0.751384, 0.844539, 1.031367", \
           "0.665280, 0.670686, 0.684363, 0.707255, 0.752571, 0.847970, 1.035755", \
           "0.673347, 0.678795, 0.692432, 0.714420, 0.761385, 0.857295, 1.040454", \
           "0.688104, 0.693898, 0.707665, 0.730334, 0.776199, 0.869623, 1.057412", \
           "0.706522, 0.712874, 0.727287, 0.748574, 0.794511, 0.887547, 1.074518", \
           "0.727162, 0.734558, 0.750119, 0.771994, 0.817334, 0.909457, 1.097515", \
           "0.748090, 0.756686, 0.774051, 0.797160, 0.841384, 0.933357, 1.115813" \
         );
        }
        rise_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136" \
         );
        }
        cell_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.381223, 1.386788, 1.400205, 1.421953, 1.467150, 1.556969, 1.740824", \
           "1.383252, 1.388436, 1.401950, 1.424058, 1.470039, 1.560160, 1.743247", \
           "1.391036, 1.396502, 1.410243, 1.432025, 1.477328, 1.567867, 1.750627", \
           "1.405832, 1.411962, 1.425482, 1.446724, 1.492874, 1.583298, 1.769263", \
           "1.424102, 1.431072, 1.445129, 1.467105, 1.511398, 1.601601, 1.783802", \
           "1.446445, 1.453773, 1.469982, 1.491818, 1.534931, 1.625305, 1.804248", \
           "1.462129, 1.474509, 1.487082, 1.514229, 1.559497, 1.648581, 1.824680" \
         );
        }
        retaining_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.663833, 0.669398, 0.682815, 0.704562, 0.749760, 0.839578, 1.023434", \
           "0.665861, 0.671046, 0.684560, 0.706668, 0.752649, 0.842769, 1.025856", \
           "0.673646, 0.679111, 0.692853, 0.714635, 0.759937, 0.850476, 1.033237", \
           "0.688442, 0.694571, 0.708092, 0.729334, 0.775483, 0.865907, 1.051872", \
           "0.706711, 0.713682, 0.727738, 0.749714, 0.794007, 0.884210, 1.066412", \
           "0.729054, 0.736382, 0.752591, 0.774428, 0.817540, 0.907915, 1.086857", \
           "0.744739, 0.757118, 0.769691, 0.796839, 0.842106, 0.931190, 1.107289" \
         );
        }
        fall_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982" \
         );
        }
      }
      timing() {
        related_pin : "CLKB";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & EMAB[2] & EMAB[1] & EMAB[0] & !DFTRAMBYP & ((TENB & WENB) \
                | (!TENB & TWENB))";
        sdf_cond : "RET1N == 1'b1 && EMAB[2] == 1'b1 && EMAB[1] == 1'b1 && EMAB[0] == 1'b1 && \
                DFTRAMBYP == 1'b0 && ((TENB == 1'b1 && WENB == 1'b1) || (TENB == 1'b0 && \
                TWENB == 1'b1))";
        cell_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.444853, 1.450292, 1.464353, 1.486339, 1.532620, 1.625775, 1.812603", \
           "1.446516, 1.451922, 1.465599, 1.488491, 1.533808, 1.629206, 1.816991", \
           "1.454584, 1.460031, 1.473668, 1.495656, 1.542621, 1.638531, 1.821690", \
           "1.469340, 1.475134, 1.488901, 1.511570, 1.557435, 1.650860, 1.838648", \
           "1.487758, 1.494110, 1.508523, 1.529810, 1.575747, 1.668783, 1.855754", \
           "1.508398, 1.515794, 1.531355, 1.553230, 1.598570, 1.690693, 1.878751", \
           "1.529326, 1.537922, 1.555287, 1.578396, 1.622620, 1.714593, 1.897049" \
         );
        }
        retaining_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.663617, 0.669056, 0.683116, 0.705103, 0.751384, 0.844539, 1.031367", \
           "0.665280, 0.670686, 0.684363, 0.707255, 0.752571, 0.847970, 1.035755", \
           "0.673347, 0.678795, 0.692432, 0.714420, 0.761385, 0.857295, 1.040454", \
           "0.688104, 0.693898, 0.707665, 0.730334, 0.776199, 0.869623, 1.057412", \
           "0.706522, 0.712874, 0.727287, 0.748574, 0.794511, 0.887547, 1.074518", \
           "0.727162, 0.734558, 0.750119, 0.771994, 0.817334, 0.909457, 1.097515", \
           "0.748090, 0.756686, 0.774051, 0.797160, 0.841384, 0.933357, 1.115813" \
         );
        }
        rise_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136" \
         );
        }
        cell_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.456702, 1.462266, 1.475683, 1.497431, 1.542628, 1.632447, 1.816302", \
           "1.458730, 1.463914, 1.477428, 1.499536, 1.545517, 1.635638, 1.818725", \
           "1.466514, 1.471980, 1.485721, 1.507503, 1.552806, 1.643345, 1.826105", \
           "1.481311, 1.487440, 1.500960, 1.522202, 1.568352, 1.658776, 1.844741", \
           "1.499580, 1.506550, 1.520607, 1.542583, 1.586876, 1.677079, 1.859280", \
           "1.521923, 1.529251, 1.545460, 1.567296, 1.610409, 1.700784, 1.879726", \
           "1.537608, 1.549987, 1.562560, 1.589708, 1.634975, 1.724059, 1.900158" \
         );
        }
        retaining_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.663833, 0.669398, 0.682815, 0.704562, 0.749760, 0.839578, 1.023434", \
           "0.665861, 0.671046, 0.684560, 0.706668, 0.752649, 0.842769, 1.025856", \
           "0.673646, 0.679111, 0.692853, 0.714635, 0.759937, 0.850476, 1.033237", \
           "0.688442, 0.694571, 0.708092, 0.729334, 0.775483, 0.865907, 1.051872", \
           "0.706711, 0.713682, 0.727738, 0.749714, 0.794007, 0.884210, 1.066412", \
           "0.729054, 0.736382, 0.752591, 0.774428, 0.817540, 0.907915, 1.086857", \
           "0.744739, 0.757118, 0.769691, 0.796839, 0.842106, 0.931190, 1.107289" \
         );
        }
        fall_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982" \
         );
        }
      }
      timing() {
        related_pin : "CLKB";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & DFTRAMBYP";
        sdf_cond : "RET1N == 1'b1 && DFTRAMBYP == 1'b1";
        cell_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.401680, 0.407119, 0.421179, 0.443166, 0.489447, 0.582602, 0.769429", \
           "0.403343, 0.408749, 0.422425, 0.445318, 0.490634, 0.586033, 0.773818", \
           "0.411410, 0.416857, 0.430495, 0.452483, 0.499448, 0.595358, 0.778516", \
           "0.426167, 0.431961, 0.445727, 0.468397, 0.514262, 0.607686, 0.795475", \
           "0.444584, 0.450937, 0.465350, 0.486637, 0.532574, 0.625610, 0.812580", \
           "0.465225, 0.472621, 0.488182, 0.510057, 0.555397, 0.647520, 0.835578", \
           "0.486153, 0.494749, 0.512113, 0.535223, 0.579447, 0.671420, 0.853876" \
         );
        }
        retaining_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.273144, 0.278584, 0.292644, 0.314631, 0.360912, 0.454066, 0.640894", \
           "0.274808, 0.280214, 0.293890, 0.316782, 0.362099, 0.457497, 0.645282", \
           "0.282875, 0.288322, 0.301959, 0.323948, 0.370913, 0.466823, 0.649981", \
           "0.297632, 0.303425, 0.317192, 0.339862, 0.385727, 0.479151, 0.666939", \
           "0.316049, 0.322401, 0.336814, 0.358102, 0.404039, 0.497075, 0.684045", \
           "0.336689, 0.344086, 0.359646, 0.381521, 0.426861, 0.518985, 0.707042", \
           "0.357618, 0.366214, 0.383578, 0.406687, 0.450911, 0.542885, 0.725340" \
         );
        }
        rise_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136", \
           "0.026150, 0.034229, 0.058302, 0.100346, 0.187160, 0.366589, 0.708136" \
         );
        }
        cell_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.447413, 0.452977, 0.466394, 0.488142, 0.533340, 0.623158, 0.807013", \
           "0.449441, 0.454626, 0.468139, 0.490248, 0.536228, 0.626349, 0.809436", \
           "0.457225, 0.462691, 0.476432, 0.498214, 0.543517, 0.634056, 0.816816", \
           "0.472022, 0.478151, 0.491672, 0.512913, 0.559063, 0.649487, 0.835452", \
           "0.490291, 0.497261, 0.511318, 0.533294, 0.577587, 0.667790, 0.849991", \
           "0.512634, 0.519962, 0.536171, 0.558007, 0.601120, 0.691495, 0.870437", \
           "0.528319, 0.540698, 0.553271, 0.580419, 0.625686, 0.714770, 0.890869" \
         );
        }
        retaining_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.307615, 0.313180, 0.326597, 0.348344, 0.393542, 0.483361, 0.667216", \
           "0.309644, 0.314828, 0.328342, 0.350450, 0.396431, 0.486551, 0.669638", \
           "0.317428, 0.322894, 0.336635, 0.358417, 0.403720, 0.494259, 0.677019", \
           "0.332224, 0.338353, 0.351874, 0.373116, 0.419266, 0.509690, 0.695654", \
           "0.350494, 0.357464, 0.371520, 0.393496, 0.437790, 0.527993, 0.710194", \
           "0.372837, 0.380164, 0.396374, 0.418210, 0.461323, 0.551697, 0.730640", \
           "0.388521, 0.400901, 0.413474, 0.440621, 0.485889, 0.574973, 0.751072" \
         );
        }
        fall_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982", \
           "0.025466, 0.033157, 0.054452, 0.092486, 0.172362, 0.333492, 0.652982" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((TENB & WENB) | (!TENB & TWENB))";
        rise_power(SRAMdpw64d256_energy_template_memload) {
          index_1 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
          values ("0.057002, 0.057266, 0.057961, 0.059085, 0.061399, 0.066028, 0.075285");
        }
        fall_power(SRAMdpw64d256_energy_template_memload) {
          index_1 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
          values ("0.016302, 0.016567, 0.017261, 0.018385, 0.020700, 0.025328, 0.034586");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & DFTRAMBYP";
        rise_power(SRAMdpw64d256_energy_template_memload) {
          index_1 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
          values ("0.057002, 0.057266, 0.057961, 0.059085, 0.061399, 0.066028, 0.075285");
        }
        fall_power(SRAMdpw64d256_energy_template_memload) {
          index_1 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
          values ("0.016302, 0.016567, 0.017261, 0.018385, 0.020700, 0.025328, 0.034586");
        }
      }
    }
    bus(SOA) {
      bus_type : SRAMdpw64d256_SCAN;
      direction : output;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      power_down_function : "!VDDPE + !VDDCE + VSSE";
      max_capacitance : 0.186000;
      max_transition : 0.544800;
      timing() {
        related_pin : "CLKA";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & !EMAA[2] & !EMAA[1] & !EMAA[0] & !DFTRAMBYP & ((TENA & \
                WENA) | (!TENA & TWENA))";
        sdf_cond : "RET1N == 1'b1 && EMAA[2] == 1'b0 && EMAA[1] == 1'b0 && EMAA[0] == 1'b0 && \
                DFTRAMBYP == 1'b0 && ((TENA == 1'b1 && WENA == 1'b1) || (TENA == 1'b0 && \
                TWENA == 1'b1))";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.042007, 1.045172, 1.054892, 1.069156, 1.085815, 1.156526, 1.282452", \
           "1.043876, 1.047024, 1.056831, 1.071089, 1.087750, 1.158476, 1.285388", \
           "1.051739, 1.054652, 1.064523, 1.078791, 1.095453, 1.166123, 1.293200", \
           "1.066173, 1.069466, 1.079444, 1.093739, 1.110345, 1.181127, 1.307840", \
           "1.084475, 1.088354, 1.099284, 1.113742, 1.130444, 1.201600, 1.327664", \
           "1.104729, 1.109418, 1.121953, 1.137360, 1.154117, 1.224904, 1.351856", \
           "1.125085, 1.130994, 1.145636, 1.162572, 1.179913, 1.250581, 1.376086" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.714432, 0.717597, 0.727317, 0.741581, 0.758241, 0.828951, 0.954877", \
           "0.716302, 0.719449, 0.729256, 0.743514, 0.760175, 0.830901, 0.957813", \
           "0.724165, 0.727077, 0.736948, 0.751216, 0.767878, 0.838548, 0.965625", \
           "0.738598, 0.741891, 0.751869, 0.766164, 0.782770, 0.853552, 0.980265", \
           "0.756900, 0.760779, 0.771709, 0.786167, 0.802869, 0.874025, 1.000089", \
           "0.777154, 0.781843, 0.794378, 0.809785, 0.826542, 0.897329, 1.024282", \
           "0.797510, 0.803419, 0.818061, 0.834997, 0.852339, 0.923006, 1.048512" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.055786, 1.059124, 1.069356, 1.083887, 1.100586, 1.170826, 1.293536", \
           "1.057648, 1.061187, 1.071338, 1.085996, 1.102688, 1.172870, 1.295643", \
           "1.065510, 1.069098, 1.079347, 1.094088, 1.110914, 1.181028, 1.303544", \
           "1.079933, 1.083479, 1.094094, 1.108865, 1.125608, 1.195916, 1.318835", \
           "1.098444, 1.102745, 1.113712, 1.129530, 1.146446, 1.216397, 1.339126", \
           "1.118312, 1.123006, 1.136234, 1.152448, 1.169805, 1.239949, 1.362244", \
           "1.138925, 1.140915, 1.158959, 1.176558, 1.194617, 1.262289, 1.387546" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.714579, 0.717917, 0.728148, 0.742680, 0.759379, 0.829619, 0.952328", \
           "0.716440, 0.719979, 0.730131, 0.744788, 0.761480, 0.831663, 0.954435", \
           "0.724303, 0.727891, 0.738139, 0.752881, 0.769707, 0.839821, 0.962336", \
           "0.738725, 0.742272, 0.752886, 0.767658, 0.784401, 0.854709, 0.977627", \
           "0.757237, 0.761538, 0.772505, 0.788323, 0.805239, 0.875190, 0.997919", \
           "0.777105, 0.781798, 0.795027, 0.811241, 0.828597, 0.898742, 1.021037", \
           "0.797718, 0.799708, 0.817751, 0.835351, 0.853410, 0.921081, 1.046338" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048" \
         );
        }
      }
      timing() {
        related_pin : "CLKA";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & !EMAA[2] & !EMAA[1] & EMAA[0] & !DFTRAMBYP & ((TENA & \
                WENA) | (!TENA & TWENA))";
        sdf_cond : "RET1N == 1'b1 && EMAA[2] == 1'b0 && EMAA[1] == 1'b0 && EMAA[0] == 1'b1 && \
                DFTRAMBYP == 1'b0 && ((TENA == 1'b1 && WENA == 1'b1) || (TENA == 1'b0 && \
                TWENA == 1'b1))";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.060985, 1.064150, 1.073870, 1.088134, 1.104793, 1.175504, 1.301430", \
           "1.062854, 1.066002, 1.075809, 1.090067, 1.106728, 1.177454, 1.304366", \
           "1.070717, 1.073630, 1.083501, 1.097769, 1.114431, 1.185101, 1.312178", \
           "1.085151, 1.088444, 1.098422, 1.112717, 1.129323, 1.200105, 1.326818", \
           "1.103453, 1.107332, 1.118262, 1.132720, 1.149422, 1.220578, 1.346642", \
           "1.123707, 1.128396, 1.140931, 1.156338, 1.173095, 1.243882, 1.370834", \
           "1.144063, 1.149972, 1.164614, 1.181550, 1.198892, 1.269559, 1.395064" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.714432, 0.717597, 0.727317, 0.741581, 0.758241, 0.828951, 0.954877", \
           "0.716302, 0.719449, 0.729256, 0.743514, 0.760175, 0.830901, 0.957813", \
           "0.724165, 0.727077, 0.736948, 0.751216, 0.767878, 0.838548, 0.965625", \
           "0.738598, 0.741891, 0.751869, 0.766164, 0.782770, 0.853552, 0.980265", \
           "0.756900, 0.760779, 0.771709, 0.786167, 0.802869, 0.874025, 1.000089", \
           "0.777154, 0.781843, 0.794378, 0.809785, 0.826542, 0.897329, 1.024282", \
           "0.797510, 0.803419, 0.818061, 0.834997, 0.852339, 0.923006, 1.048512" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.074764, 1.078102, 1.088334, 1.102865, 1.119564, 1.189804, 1.312514", \
           "1.076626, 1.080165, 1.090316, 1.104974, 1.121666, 1.191848, 1.314621", \
           "1.084488, 1.088076, 1.098325, 1.113066, 1.129892, 1.200006, 1.322522", \
           "1.098911, 1.102457, 1.113072, 1.127843, 1.144586, 1.214894, 1.337813", \
           "1.117422, 1.121723, 1.132690, 1.148508, 1.165424, 1.235375, 1.358104", \
           "1.137290, 1.141984, 1.155212, 1.171426, 1.188783, 1.258927, 1.381222", \
           "1.157904, 1.159893, 1.177937, 1.195536, 1.213595, 1.281267, 1.406524" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.714579, 0.717917, 0.728148, 0.742680, 0.759379, 0.829619, 0.952328", \
           "0.716440, 0.719979, 0.730131, 0.744788, 0.761480, 0.831663, 0.954435", \
           "0.724303, 0.727891, 0.738139, 0.752881, 0.769707, 0.839821, 0.962336", \
           "0.738725, 0.742272, 0.752886, 0.767658, 0.784401, 0.854709, 0.977627", \
           "0.757237, 0.761538, 0.772505, 0.788323, 0.805239, 0.875190, 0.997919", \
           "0.777105, 0.781798, 0.795027, 0.811241, 0.828597, 0.898742, 1.021037", \
           "0.797718, 0.799708, 0.817751, 0.835351, 0.853410, 0.921081, 1.046338" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048" \
         );
        }
      }
      timing() {
        related_pin : "CLKA";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & !EMAA[2] & EMAA[1] & !EMAA[0] & !DFTRAMBYP & ((TENA & \
                WENA) | (!TENA & TWENA))";
        sdf_cond : "RET1N == 1'b1 && EMAA[2] == 1'b0 && EMAA[1] == 1'b1 && EMAA[0] == 1'b0 && \
                DFTRAMBYP == 1'b0 && ((TENA == 1'b1 && WENA == 1'b1) || (TENA == 1'b0 && \
                TWENA == 1'b1))";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.108389, 1.111554, 1.121274, 1.135538, 1.152197, 1.222908, 1.348834", \
           "1.110258, 1.113406, 1.123213, 1.137471, 1.154132, 1.224858, 1.351770", \
           "1.118121, 1.121034, 1.130905, 1.145173, 1.161835, 1.232505, 1.359582", \
           "1.132555, 1.135848, 1.145826, 1.160121, 1.176727, 1.247509, 1.374222", \
           "1.150857, 1.154736, 1.165666, 1.180124, 1.196826, 1.267982, 1.394046", \
           "1.171111, 1.175800, 1.188335, 1.203742, 1.220499, 1.291286, 1.418238", \
           "1.191467, 1.197376, 1.212018, 1.228954, 1.246296, 1.316963, 1.442468" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.714432, 0.717597, 0.727317, 0.741581, 0.758241, 0.828951, 0.954877", \
           "0.716302, 0.719449, 0.729256, 0.743514, 0.760175, 0.830901, 0.957813", \
           "0.724165, 0.727077, 0.736948, 0.751216, 0.767878, 0.838548, 0.965625", \
           "0.738598, 0.741891, 0.751869, 0.766164, 0.782770, 0.853552, 0.980265", \
           "0.756900, 0.760779, 0.771709, 0.786167, 0.802869, 0.874025, 1.000089", \
           "0.777154, 0.781843, 0.794378, 0.809785, 0.826542, 0.897329, 1.024282", \
           "0.797510, 0.803419, 0.818061, 0.834997, 0.852339, 0.923006, 1.048512" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.122168, 1.125506, 1.135738, 1.150269, 1.166968, 1.237208, 1.359918", \
           "1.124030, 1.127569, 1.137720, 1.152378, 1.169070, 1.239252, 1.362025", \
           "1.131892, 1.135480, 1.145729, 1.160470, 1.177296, 1.247410, 1.369926", \
           "1.146315, 1.149861, 1.160476, 1.175247, 1.191990, 1.262298, 1.385217", \
           "1.164826, 1.169127, 1.180094, 1.195912, 1.212828, 1.282779, 1.405508", \
           "1.184694, 1.189388, 1.202616, 1.218830, 1.236187, 1.306331, 1.428626", \
           "1.205308, 1.207297, 1.225341, 1.242940, 1.260999, 1.328671, 1.453928" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.714579, 0.717917, 0.728148, 0.742680, 0.759379, 0.829619, 0.952328", \
           "0.716440, 0.719979, 0.730131, 0.744788, 0.761480, 0.831663, 0.954435", \
           "0.724303, 0.727891, 0.738139, 0.752881, 0.769707, 0.839821, 0.962336", \
           "0.738725, 0.742272, 0.752886, 0.767658, 0.784401, 0.854709, 0.977627", \
           "0.757237, 0.761538, 0.772505, 0.788323, 0.805239, 0.875190, 0.997919", \
           "0.777105, 0.781798, 0.795027, 0.811241, 0.828597, 0.898742, 1.021037", \
           "0.797718, 0.799708, 0.817751, 0.835351, 0.853410, 0.921081, 1.046338" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048" \
         );
        }
      }
      timing() {
        related_pin : "CLKA";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & !EMAA[2] & EMAA[1] & EMAA[0] & !DFTRAMBYP & ((TENA & WENA) \
                | (!TENA & TWENA))";
        sdf_cond : "RET1N == 1'b1 && EMAA[2] == 1'b0 && EMAA[1] == 1'b1 && EMAA[0] == 1'b1 && \
                DFTRAMBYP == 1'b0 && ((TENA == 1'b1 && WENA == 1'b1) || (TENA == 1'b0 && \
                TWENA == 1'b1))";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.177817, 1.180982, 1.190702, 1.204966, 1.221625, 1.292335, 1.418261", \
           "1.179686, 1.182834, 1.192641, 1.206899, 1.223560, 1.294286, 1.421198", \
           "1.187549, 1.190462, 1.200333, 1.214601, 1.231262, 1.301932, 1.429010", \
           "1.201983, 1.205276, 1.215253, 1.229549, 1.246155, 1.316937, 1.443650", \
           "1.220285, 1.224164, 1.235094, 1.249551, 1.266254, 1.337410, 1.463474", \
           "1.240538, 1.245228, 1.257763, 1.273170, 1.289927, 1.360714, 1.487666", \
           "1.260894, 1.266803, 1.281446, 1.298381, 1.315723, 1.386391, 1.511896" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.714432, 0.717597, 0.727317, 0.741581, 0.758241, 0.828951, 0.954877", \
           "0.716302, 0.719449, 0.729256, 0.743514, 0.760175, 0.830901, 0.957813", \
           "0.724165, 0.727077, 0.736948, 0.751216, 0.767878, 0.838548, 0.965625", \
           "0.738598, 0.741891, 0.751869, 0.766164, 0.782770, 0.853552, 0.980265", \
           "0.756900, 0.760779, 0.771709, 0.786167, 0.802869, 0.874025, 1.000089", \
           "0.777154, 0.781843, 0.794378, 0.809785, 0.826542, 0.897329, 1.024282", \
           "0.797510, 0.803419, 0.818061, 0.834997, 0.852339, 0.923006, 1.048512" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.191596, 1.194934, 1.205165, 1.219697, 1.236396, 1.306636, 1.429345", \
           "1.193457, 1.196997, 1.207148, 1.221805, 1.238497, 1.308680, 1.431453", \
           "1.201320, 1.204908, 1.215156, 1.229898, 1.246724, 1.316838, 1.439353", \
           "1.215742, 1.219289, 1.229903, 1.244675, 1.261418, 1.331726, 1.454644", \
           "1.234254, 1.238555, 1.249522, 1.265340, 1.282256, 1.352207, 1.474936", \
           "1.254122, 1.258815, 1.272044, 1.288258, 1.305614, 1.375759, 1.498054", \
           "1.274735, 1.276725, 1.294768, 1.312368, 1.330427, 1.398098, 1.523355" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.714579, 0.717917, 0.728148, 0.742680, 0.759379, 0.829619, 0.952328", \
           "0.716440, 0.719979, 0.730131, 0.744788, 0.761480, 0.831663, 0.954435", \
           "0.724303, 0.727891, 0.738139, 0.752881, 0.769707, 0.839821, 0.962336", \
           "0.738725, 0.742272, 0.752886, 0.767658, 0.784401, 0.854709, 0.977627", \
           "0.757237, 0.761538, 0.772505, 0.788323, 0.805239, 0.875190, 0.997919", \
           "0.777105, 0.781798, 0.795027, 0.811241, 0.828597, 0.898742, 1.021037", \
           "0.797718, 0.799708, 0.817751, 0.835351, 0.853410, 0.921081, 1.046338" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048" \
         );
        }
      }
      timing() {
        related_pin : "CLKA";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & EMAA[2] & !EMAA[1] & !EMAA[0] & !DFTRAMBYP & ((TENA & \
                WENA) | (!TENA & TWENA))";
        sdf_cond : "RET1N == 1'b1 && EMAA[2] == 1'b1 && EMAA[1] == 1'b0 && EMAA[0] == 1'b0 && \
                DFTRAMBYP == 1'b0 && ((TENA == 1'b1 && WENA == 1'b1) || (TENA == 1'b0 && \
                TWENA == 1'b1))";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.310539, 1.313704, 1.323424, 1.337688, 1.354347, 1.425057, 1.550983", \
           "1.312408, 1.315556, 1.325362, 1.339621, 1.356282, 1.427007, 1.553919", \
           "1.320271, 1.323184, 1.333055, 1.347323, 1.363984, 1.434654, 1.561732", \
           "1.334705, 1.337998, 1.347975, 1.362271, 1.378876, 1.449659, 1.576372", \
           "1.353006, 1.356885, 1.367816, 1.382273, 1.398976, 1.470131, 1.596196", \
           "1.373260, 1.377950, 1.390484, 1.405891, 1.422649, 1.493435, 1.620388", \
           "1.393616, 1.399525, 1.414168, 1.431103, 1.448445, 1.519113, 1.644618" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.714432, 0.717597, 0.727317, 0.741581, 0.758241, 0.828951, 0.954877", \
           "0.716302, 0.719449, 0.729256, 0.743514, 0.760175, 0.830901, 0.957813", \
           "0.724165, 0.727077, 0.736948, 0.751216, 0.767878, 0.838548, 0.965625", \
           "0.738598, 0.741891, 0.751869, 0.766164, 0.782770, 0.853552, 0.980265", \
           "0.756900, 0.760779, 0.771709, 0.786167, 0.802869, 0.874025, 1.000089", \
           "0.777154, 0.781843, 0.794378, 0.809785, 0.826542, 0.897329, 1.024282", \
           "0.797510, 0.803419, 0.818061, 0.834997, 0.852339, 0.923006, 1.048512" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.324318, 1.327656, 1.337887, 1.352419, 1.369118, 1.439357, 1.562067", \
           "1.326179, 1.329718, 1.339870, 1.354527, 1.371219, 1.441402, 1.564174", \
           "1.334042, 1.337630, 1.347878, 1.362620, 1.379445, 1.449560, 1.572075", \
           "1.348464, 1.352011, 1.362625, 1.377397, 1.394140, 1.464448, 1.587366", \
           "1.366976, 1.371277, 1.382244, 1.398062, 1.414978, 1.484928, 1.607658", \
           "1.386843, 1.391537, 1.404765, 1.420980, 1.438336, 1.508481, 1.630776", \
           "1.407457, 1.409447, 1.427490, 1.445090, 1.463149, 1.530820, 1.656077" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.714579, 0.717917, 0.728148, 0.742680, 0.759379, 0.829619, 0.952328", \
           "0.716440, 0.719979, 0.730131, 0.744788, 0.761480, 0.831663, 0.954435", \
           "0.724303, 0.727891, 0.738139, 0.752881, 0.769707, 0.839821, 0.962336", \
           "0.738725, 0.742272, 0.752886, 0.767658, 0.784401, 0.854709, 0.977627", \
           "0.757237, 0.761538, 0.772505, 0.788323, 0.805239, 0.875190, 0.997919", \
           "0.777105, 0.781798, 0.795027, 0.811241, 0.828597, 0.898742, 1.021037", \
           "0.797718, 0.799708, 0.817751, 0.835351, 0.853410, 0.921081, 1.046338" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048" \
         );
        }
      }
      timing() {
        related_pin : "CLKA";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & EMAA[2] & !EMAA[1] & EMAA[0] & !DFTRAMBYP & ((TENA & WENA) \
                | (!TENA & TWENA))";
        sdf_cond : "RET1N == 1'b1 && EMAA[2] == 1'b1 && EMAA[1] == 1'b0 && EMAA[0] == 1'b1 && \
                DFTRAMBYP == 1'b0 && ((TENA == 1'b1 && WENA == 1'b1) || (TENA == 1'b0 && \
                TWENA == 1'b1))";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.370987, 1.374152, 1.383872, 1.398136, 1.414796, 1.485506, 1.611432", \
           "1.372857, 1.376004, 1.385811, 1.400069, 1.416730, 1.487456, 1.614368", \
           "1.380720, 1.383632, 1.393503, 1.407771, 1.424433, 1.495103, 1.622180", \
           "1.395154, 1.398446, 1.408424, 1.422719, 1.439325, 1.510107, 1.636821", \
           "1.413455, 1.417334, 1.428264, 1.442722, 1.459424, 1.530580, 1.656644", \
           "1.433709, 1.438398, 1.450933, 1.466340, 1.483097, 1.553884, 1.680837", \
           "1.454065, 1.459974, 1.474616, 1.491552, 1.508894, 1.579561, 1.705067" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.714432, 0.717597, 0.727317, 0.741581, 0.758241, 0.828951, 0.954877", \
           "0.716302, 0.719449, 0.729256, 0.743514, 0.760175, 0.830901, 0.957813", \
           "0.724165, 0.727077, 0.736948, 0.751216, 0.767878, 0.838548, 0.965625", \
           "0.738598, 0.741891, 0.751869, 0.766164, 0.782770, 0.853552, 0.980265", \
           "0.756900, 0.760779, 0.771709, 0.786167, 0.802869, 0.874025, 1.000089", \
           "0.777154, 0.781843, 0.794378, 0.809785, 0.826542, 0.897329, 1.024282", \
           "0.797510, 0.803419, 0.818061, 0.834997, 0.852339, 0.923006, 1.048512" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.384766, 1.388105, 1.398336, 1.412867, 1.429566, 1.499806, 1.622516", \
           "1.386628, 1.390167, 1.400318, 1.414976, 1.431668, 1.501850, 1.624623", \
           "1.394490, 1.398078, 1.408327, 1.423069, 1.439894, 1.510008, 1.632524", \
           "1.408913, 1.412459, 1.423074, 1.437845, 1.454589, 1.524897, 1.647815", \
           "1.427424, 1.431726, 1.442692, 1.458511, 1.475426, 1.545377, 1.668106", \
           "1.447292, 1.451986, 1.465214, 1.481429, 1.498785, 1.568929, 1.691224", \
           "1.467906, 1.469895, 1.487939, 1.505538, 1.523598, 1.591269, 1.716526" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.714579, 0.717917, 0.728148, 0.742680, 0.759379, 0.829619, 0.952328", \
           "0.716440, 0.719979, 0.730131, 0.744788, 0.761480, 0.831663, 0.954435", \
           "0.724303, 0.727891, 0.738139, 0.752881, 0.769707, 0.839821, 0.962336", \
           "0.738725, 0.742272, 0.752886, 0.767658, 0.784401, 0.854709, 0.977627", \
           "0.757237, 0.761538, 0.772505, 0.788323, 0.805239, 0.875190, 0.997919", \
           "0.777105, 0.781798, 0.795027, 0.811241, 0.828597, 0.898742, 1.021037", \
           "0.797718, 0.799708, 0.817751, 0.835351, 0.853410, 0.921081, 1.046338" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048" \
         );
        }
      }
      timing() {
        related_pin : "CLKA";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & EMAA[2] & EMAA[1] & !EMAA[0] & !DFTRAMBYP & ((TENA & WENA) \
                | (!TENA & TWENA))";
        sdf_cond : "RET1N == 1'b1 && EMAA[2] == 1'b1 && EMAA[1] == 1'b1 && EMAA[0] == 1'b0 && \
                DFTRAMBYP == 1'b0 && ((TENA == 1'b1 && WENA == 1'b1) || (TENA == 1'b0 && \
                TWENA == 1'b1))";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.459615, 1.462780, 1.472500, 1.486764, 1.503423, 1.574134, 1.700060", \
           "1.461484, 1.464632, 1.474439, 1.488697, 1.505358, 1.576084, 1.702996", \
           "1.469347, 1.472260, 1.482131, 1.496399, 1.513061, 1.583731, 1.710808", \
           "1.483781, 1.487074, 1.497052, 1.511347, 1.527953, 1.598735, 1.725448", \
           "1.502083, 1.505962, 1.516892, 1.531350, 1.548052, 1.619208, 1.745272", \
           "1.522337, 1.527026, 1.539561, 1.554968, 1.571725, 1.642512, 1.769464", \
           "1.542693, 1.548602, 1.563244, 1.580180, 1.597521, 1.668189, 1.793694" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.714432, 0.717597, 0.727317, 0.741581, 0.758241, 0.828951, 0.954877", \
           "0.716302, 0.719449, 0.729256, 0.743514, 0.760175, 0.830901, 0.957813", \
           "0.724165, 0.727077, 0.736948, 0.751216, 0.767878, 0.838548, 0.965625", \
           "0.738598, 0.741891, 0.751869, 0.766164, 0.782770, 0.853552, 0.980265", \
           "0.756900, 0.760779, 0.771709, 0.786167, 0.802869, 0.874025, 1.000089", \
           "0.777154, 0.781843, 0.794378, 0.809785, 0.826542, 0.897329, 1.024282", \
           "0.797510, 0.803419, 0.818061, 0.834997, 0.852339, 0.923006, 1.048512" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.473394, 1.476732, 1.486964, 1.501495, 1.518194, 1.588434, 1.711144", \
           "1.475256, 1.478795, 1.488946, 1.503604, 1.520296, 1.590478, 1.713251", \
           "1.483118, 1.486706, 1.496955, 1.511696, 1.528522, 1.598636, 1.721152", \
           "1.497541, 1.501087, 1.511702, 1.526473, 1.543216, 1.613524, 1.736443", \
           "1.516052, 1.520353, 1.531320, 1.547138, 1.564054, 1.634005, 1.756734", \
           "1.535920, 1.540614, 1.553842, 1.570056, 1.587413, 1.657557, 1.779852", \
           "1.556533, 1.558523, 1.576567, 1.594166, 1.612225, 1.679897, 1.805154" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.714579, 0.717917, 0.728148, 0.742680, 0.759379, 0.829619, 0.952328", \
           "0.716440, 0.719979, 0.730131, 0.744788, 0.761480, 0.831663, 0.954435", \
           "0.724303, 0.727891, 0.738139, 0.752881, 0.769707, 0.839821, 0.962336", \
           "0.738725, 0.742272, 0.752886, 0.767658, 0.784401, 0.854709, 0.977627", \
           "0.757237, 0.761538, 0.772505, 0.788323, 0.805239, 0.875190, 0.997919", \
           "0.777105, 0.781798, 0.795027, 0.811241, 0.828597, 0.898742, 1.021037", \
           "0.797718, 0.799708, 0.817751, 0.835351, 0.853410, 0.921081, 1.046338" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048" \
         );
        }
      }
      timing() {
        related_pin : "CLKA";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & EMAA[2] & EMAA[1] & EMAA[0] & !DFTRAMBYP & ((TENA & WENA) \
                | (!TENA & TWENA))";
        sdf_cond : "RET1N == 1'b1 && EMAA[2] == 1'b1 && EMAA[1] == 1'b1 && EMAA[0] == 1'b1 && \
                DFTRAMBYP == 1'b0 && ((TENA == 1'b1 && WENA == 1'b1) || (TENA == 1'b0 && \
                TWENA == 1'b1))";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.535093, 1.538258, 1.547978, 1.562242, 1.578901, 1.649612, 1.775538", \
           "1.536962, 1.540110, 1.549917, 1.564175, 1.580836, 1.651562, 1.778474", \
           "1.544825, 1.547738, 1.557609, 1.571877, 1.588539, 1.659209, 1.786286", \
           "1.559259, 1.562552, 1.572530, 1.586825, 1.603431, 1.674213, 1.800926", \
           "1.577561, 1.581440, 1.592370, 1.606828, 1.623530, 1.694686, 1.820750", \
           "1.597815, 1.602504, 1.615039, 1.630446, 1.647203, 1.717990, 1.844943", \
           "1.618171, 1.624080, 1.638722, 1.655658, 1.673000, 1.743667, 1.869172" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.714432, 0.717597, 0.727317, 0.741581, 0.758241, 0.828951, 0.954877", \
           "0.716302, 0.719449, 0.729256, 0.743514, 0.760175, 0.830901, 0.957813", \
           "0.724165, 0.727077, 0.736948, 0.751216, 0.767878, 0.838548, 0.965625", \
           "0.738598, 0.741891, 0.751869, 0.766164, 0.782770, 0.853552, 0.980265", \
           "0.756900, 0.760779, 0.771709, 0.786167, 0.802869, 0.874025, 1.000089", \
           "0.777154, 0.781843, 0.794378, 0.809785, 0.826542, 0.897329, 1.024282", \
           "0.797510, 0.803419, 0.818061, 0.834997, 0.852339, 0.923006, 1.048512" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.548872, 1.552211, 1.562442, 1.576973, 1.593672, 1.663912, 1.786622", \
           "1.550734, 1.554273, 1.564424, 1.579082, 1.595774, 1.665956, 1.788729", \
           "1.558596, 1.562184, 1.572433, 1.587174, 1.604000, 1.674114, 1.796630", \
           "1.573019, 1.576565, 1.587180, 1.601951, 1.618694, 1.689002, 1.811921", \
           "1.591530, 1.595831, 1.606798, 1.622616, 1.639532, 1.709483, 1.832212", \
           "1.611398, 1.616092, 1.629320, 1.645535, 1.662891, 1.733035, 1.855330", \
           "1.632012, 1.634001, 1.652045, 1.669644, 1.687703, 1.755375, 1.880632" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.714579, 0.717917, 0.728148, 0.742680, 0.759379, 0.829619, 0.952328", \
           "0.716440, 0.719979, 0.730131, 0.744788, 0.761480, 0.831663, 0.954435", \
           "0.724303, 0.727891, 0.738139, 0.752881, 0.769707, 0.839821, 0.962336", \
           "0.738725, 0.742272, 0.752886, 0.767658, 0.784401, 0.854709, 0.977627", \
           "0.757237, 0.761538, 0.772505, 0.788323, 0.805239, 0.875190, 0.997919", \
           "0.777105, 0.781798, 0.795027, 0.811241, 0.828597, 0.898742, 1.021037", \
           "0.797718, 0.799708, 0.817751, 0.835351, 0.853410, 0.921081, 1.046338" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048" \
         );
        }
      }
      timing() {
        related_pin : "CLKA";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & DFTRAMBYP";
        sdf_cond : "RET1N == 1'b1 && DFTRAMBYP == 1'b1";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.491920, 0.495085, 0.504805, 0.519069, 0.535728, 0.606438, 0.732365", \
           "0.493789, 0.496937, 0.506744, 0.521002, 0.537663, 0.608389, 0.735301", \
           "0.501652, 0.504565, 0.514436, 0.528704, 0.545366, 0.616036, 0.743113", \
           "0.516086, 0.519379, 0.529356, 0.543652, 0.560258, 0.631040, 0.757753", \
           "0.534388, 0.538267, 0.549197, 0.563655, 0.580357, 0.651513, 0.777577", \
           "0.554642, 0.559331, 0.571866, 0.587273, 0.604030, 0.674817, 0.801769", \
           "0.574997, 0.580906, 0.595549, 0.612485, 0.629826, 0.700494, 0.825999" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.324506, 0.327671, 0.337391, 0.351655, 0.368315, 0.439025, 0.564951", \
           "0.326376, 0.329523, 0.339330, 0.353589, 0.370249, 0.440975, 0.567887", \
           "0.334239, 0.337151, 0.347022, 0.361290, 0.377952, 0.448622, 0.575700", \
           "0.348673, 0.351965, 0.361943, 0.376238, 0.392844, 0.463626, 0.590340", \
           "0.366974, 0.370853, 0.381783, 0.396241, 0.412943, 0.484099, 0.610163", \
           "0.387228, 0.391917, 0.404452, 0.419859, 0.436616, 0.507403, 0.634356", \
           "0.407584, 0.413493, 0.428135, 0.445071, 0.462413, 0.533080, 0.658586" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.539583, 0.542922, 0.553153, 0.567684, 0.584383, 0.654623, 0.777333", \
           "0.541445, 0.544984, 0.555135, 0.569793, 0.586485, 0.656667, 0.779440", \
           "0.549307, 0.552895, 0.563144, 0.577885, 0.594711, 0.664825, 0.787341", \
           "0.563730, 0.567276, 0.577891, 0.592662, 0.609405, 0.679713, 0.802632", \
           "0.582241, 0.586542, 0.597509, 0.613327, 0.630243, 0.700194, 0.822923", \
           "0.602109, 0.606803, 0.620031, 0.636246, 0.653602, 0.723746, 0.846041", \
           "0.622723, 0.624712, 0.642756, 0.660355, 0.678414, 0.746086, 0.871343" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.358865, 0.362203, 0.372435, 0.386966, 0.403665, 0.473905, 0.596615", \
           "0.360726, 0.364266, 0.374417, 0.389075, 0.405767, 0.475949, 0.598722", \
           "0.368589, 0.372177, 0.382426, 0.397167, 0.413993, 0.484107, 0.606623", \
           "0.383012, 0.386558, 0.397173, 0.411944, 0.428687, 0.498995, 0.621914", \
           "0.401523, 0.405824, 0.416791, 0.432609, 0.449525, 0.519476, 0.642205", \
           "0.421391, 0.426085, 0.439313, 0.455527, 0.472883, 0.543028, 0.665323", \
           "0.442004, 0.443994, 0.462038, 0.479637, 0.497696, 0.565368, 0.690625" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((TENA & WENA) | (!TENA & TWENA))";
        rise_power(SRAMdpw64d256_energy_template_bmuxload) {
          index_1 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
          values ("0.028418, 0.028451, 0.028567, 0.028749, 0.028964, 0.029873, 0.031460");
        }
        fall_power(SRAMdpw64d256_energy_template_bmuxload) {
          index_1 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
          values ("0.008069, 0.008102, 0.008217, 0.008399, 0.008614, 0.009523, 0.011110");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & DFTRAMBYP";
        rise_power(SRAMdpw64d256_energy_template_bmuxload) {
          index_1 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
          values ("0.028418, 0.028451, 0.028567, 0.028749, 0.028964, 0.029873, 0.031460");
        }
        fall_power(SRAMdpw64d256_energy_template_bmuxload) {
          index_1 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
          values ("0.008069, 0.008102, 0.008217, 0.008399, 0.008614, 0.009523, 0.011110");
        }
      }
    }
    bus(SOB) {
      bus_type : SRAMdpw64d256_SCAN;
      direction : output;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      power_down_function : "!VDDPE + !VDDCE + VSSE";
      max_capacitance : 0.186000;
      max_transition : 0.544800;
      timing() {
        related_pin : "CLKB";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & !EMAB[2] & !EMAB[1] & !EMAB[0] & !DFTRAMBYP & ((TENB & \
                WENB) | (!TENB & TWENB))";
        sdf_cond : "RET1N == 1'b1 && EMAB[2] == 1'b0 && EMAB[1] == 1'b0 && EMAB[0] == 1'b0 && \
                DFTRAMBYP == 1'b0 && ((TENB == 1'b1 && WENB == 1'b1) || (TENB == 1'b0 && \
                TWENB == 1'b1))";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.042007, 1.045172, 1.054892, 1.069156, 1.085815, 1.156526, 1.282452", \
           "1.043876, 1.047024, 1.056831, 1.071089, 1.087750, 1.158476, 1.285388", \
           "1.051739, 1.054652, 1.064523, 1.078791, 1.095453, 1.166123, 1.293200", \
           "1.066173, 1.069466, 1.079444, 1.093739, 1.110345, 1.181127, 1.307840", \
           "1.084475, 1.088354, 1.099284, 1.113742, 1.130444, 1.201600, 1.327664", \
           "1.104729, 1.109418, 1.121953, 1.137360, 1.154117, 1.224904, 1.351856", \
           "1.125085, 1.130994, 1.145636, 1.162572, 1.179913, 1.250581, 1.376086" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.714432, 0.717597, 0.727317, 0.741581, 0.758241, 0.828951, 0.954877", \
           "0.716302, 0.719449, 0.729256, 0.743514, 0.760175, 0.830901, 0.957813", \
           "0.724165, 0.727077, 0.736948, 0.751216, 0.767878, 0.838548, 0.965625", \
           "0.738598, 0.741891, 0.751869, 0.766164, 0.782770, 0.853552, 0.980265", \
           "0.756900, 0.760779, 0.771709, 0.786167, 0.802869, 0.874025, 1.000089", \
           "0.777154, 0.781843, 0.794378, 0.809785, 0.826542, 0.897329, 1.024282", \
           "0.797510, 0.803419, 0.818061, 0.834997, 0.852339, 0.923006, 1.048512" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.055786, 1.059124, 1.069356, 1.083887, 1.100586, 1.170826, 1.293536", \
           "1.057648, 1.061187, 1.071338, 1.085996, 1.102688, 1.172870, 1.295643", \
           "1.065510, 1.069098, 1.079347, 1.094088, 1.110914, 1.181028, 1.303544", \
           "1.079933, 1.083479, 1.094094, 1.108865, 1.125608, 1.195916, 1.318835", \
           "1.098444, 1.102745, 1.113712, 1.129530, 1.146446, 1.216397, 1.339126", \
           "1.118312, 1.123006, 1.136234, 1.152448, 1.169805, 1.239949, 1.362244", \
           "1.138925, 1.140915, 1.158959, 1.176558, 1.194617, 1.262289, 1.387546" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.714579, 0.717917, 0.728148, 0.742680, 0.759379, 0.829619, 0.952328", \
           "0.716440, 0.719979, 0.730131, 0.744788, 0.761480, 0.831663, 0.954435", \
           "0.724303, 0.727891, 0.738139, 0.752881, 0.769707, 0.839821, 0.962336", \
           "0.738725, 0.742272, 0.752886, 0.767658, 0.784401, 0.854709, 0.977627", \
           "0.757237, 0.761538, 0.772505, 0.788323, 0.805239, 0.875190, 0.997919", \
           "0.777105, 0.781798, 0.795027, 0.811241, 0.828597, 0.898742, 1.021037", \
           "0.797718, 0.799708, 0.817751, 0.835351, 0.853410, 0.921081, 1.046338" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048" \
         );
        }
      }
      timing() {
        related_pin : "CLKB";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & !EMAB[2] & !EMAB[1] & EMAB[0] & !DFTRAMBYP & ((TENB & \
                WENB) | (!TENB & TWENB))";
        sdf_cond : "RET1N == 1'b1 && EMAB[2] == 1'b0 && EMAB[1] == 1'b0 && EMAB[0] == 1'b1 && \
                DFTRAMBYP == 1'b0 && ((TENB == 1'b1 && WENB == 1'b1) || (TENB == 1'b0 && \
                TWENB == 1'b1))";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.060985, 1.064150, 1.073870, 1.088134, 1.104793, 1.175504, 1.301430", \
           "1.062854, 1.066002, 1.075809, 1.090067, 1.106728, 1.177454, 1.304366", \
           "1.070717, 1.073630, 1.083501, 1.097769, 1.114431, 1.185101, 1.312178", \
           "1.085151, 1.088444, 1.098422, 1.112717, 1.129323, 1.200105, 1.326818", \
           "1.103453, 1.107332, 1.118262, 1.132720, 1.149422, 1.220578, 1.346642", \
           "1.123707, 1.128396, 1.140931, 1.156338, 1.173095, 1.243882, 1.370834", \
           "1.144063, 1.149972, 1.164614, 1.181550, 1.198892, 1.269559, 1.395064" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.714432, 0.717597, 0.727317, 0.741581, 0.758241, 0.828951, 0.954877", \
           "0.716302, 0.719449, 0.729256, 0.743514, 0.760175, 0.830901, 0.957813", \
           "0.724165, 0.727077, 0.736948, 0.751216, 0.767878, 0.838548, 0.965625", \
           "0.738598, 0.741891, 0.751869, 0.766164, 0.782770, 0.853552, 0.980265", \
           "0.756900, 0.760779, 0.771709, 0.786167, 0.802869, 0.874025, 1.000089", \
           "0.777154, 0.781843, 0.794378, 0.809785, 0.826542, 0.897329, 1.024282", \
           "0.797510, 0.803419, 0.818061, 0.834997, 0.852339, 0.923006, 1.048512" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.074764, 1.078102, 1.088334, 1.102865, 1.119564, 1.189804, 1.312514", \
           "1.076626, 1.080165, 1.090316, 1.104974, 1.121666, 1.191848, 1.314621", \
           "1.084488, 1.088076, 1.098325, 1.113066, 1.129892, 1.200006, 1.322522", \
           "1.098911, 1.102457, 1.113072, 1.127843, 1.144586, 1.214894, 1.337813", \
           "1.117422, 1.121723, 1.132690, 1.148508, 1.165424, 1.235375, 1.358104", \
           "1.137290, 1.141984, 1.155212, 1.171426, 1.188783, 1.258927, 1.381222", \
           "1.157904, 1.159893, 1.177937, 1.195536, 1.213595, 1.281267, 1.406524" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.714579, 0.717917, 0.728148, 0.742680, 0.759379, 0.829619, 0.952328", \
           "0.716440, 0.719979, 0.730131, 0.744788, 0.761480, 0.831663, 0.954435", \
           "0.724303, 0.727891, 0.738139, 0.752881, 0.769707, 0.839821, 0.962336", \
           "0.738725, 0.742272, 0.752886, 0.767658, 0.784401, 0.854709, 0.977627", \
           "0.757237, 0.761538, 0.772505, 0.788323, 0.805239, 0.875190, 0.997919", \
           "0.777105, 0.781798, 0.795027, 0.811241, 0.828597, 0.898742, 1.021037", \
           "0.797718, 0.799708, 0.817751, 0.835351, 0.853410, 0.921081, 1.046338" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048" \
         );
        }
      }
      timing() {
        related_pin : "CLKB";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & !EMAB[2] & EMAB[1] & !EMAB[0] & !DFTRAMBYP & ((TENB & \
                WENB) | (!TENB & TWENB))";
        sdf_cond : "RET1N == 1'b1 && EMAB[2] == 1'b0 && EMAB[1] == 1'b1 && EMAB[0] == 1'b0 && \
                DFTRAMBYP == 1'b0 && ((TENB == 1'b1 && WENB == 1'b1) || (TENB == 1'b0 && \
                TWENB == 1'b1))";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.108389, 1.111554, 1.121274, 1.135538, 1.152197, 1.222908, 1.348834", \
           "1.110258, 1.113406, 1.123213, 1.137471, 1.154132, 1.224858, 1.351770", \
           "1.118121, 1.121034, 1.130905, 1.145173, 1.161835, 1.232505, 1.359582", \
           "1.132555, 1.135848, 1.145826, 1.160121, 1.176727, 1.247509, 1.374222", \
           "1.150857, 1.154736, 1.165666, 1.180124, 1.196826, 1.267982, 1.394046", \
           "1.171111, 1.175800, 1.188335, 1.203742, 1.220499, 1.291286, 1.418238", \
           "1.191467, 1.197376, 1.212018, 1.228954, 1.246296, 1.316963, 1.442468" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.714432, 0.717597, 0.727317, 0.741581, 0.758241, 0.828951, 0.954877", \
           "0.716302, 0.719449, 0.729256, 0.743514, 0.760175, 0.830901, 0.957813", \
           "0.724165, 0.727077, 0.736948, 0.751216, 0.767878, 0.838548, 0.965625", \
           "0.738598, 0.741891, 0.751869, 0.766164, 0.782770, 0.853552, 0.980265", \
           "0.756900, 0.760779, 0.771709, 0.786167, 0.802869, 0.874025, 1.000089", \
           "0.777154, 0.781843, 0.794378, 0.809785, 0.826542, 0.897329, 1.024282", \
           "0.797510, 0.803419, 0.818061, 0.834997, 0.852339, 0.923006, 1.048512" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.122168, 1.125506, 1.135738, 1.150269, 1.166968, 1.237208, 1.359918", \
           "1.124030, 1.127569, 1.137720, 1.152378, 1.169070, 1.239252, 1.362025", \
           "1.131892, 1.135480, 1.145729, 1.160470, 1.177296, 1.247410, 1.369926", \
           "1.146315, 1.149861, 1.160476, 1.175247, 1.191990, 1.262298, 1.385217", \
           "1.164826, 1.169127, 1.180094, 1.195912, 1.212828, 1.282779, 1.405508", \
           "1.184694, 1.189388, 1.202616, 1.218830, 1.236187, 1.306331, 1.428626", \
           "1.205308, 1.207297, 1.225341, 1.242940, 1.260999, 1.328671, 1.453928" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.714579, 0.717917, 0.728148, 0.742680, 0.759379, 0.829619, 0.952328", \
           "0.716440, 0.719979, 0.730131, 0.744788, 0.761480, 0.831663, 0.954435", \
           "0.724303, 0.727891, 0.738139, 0.752881, 0.769707, 0.839821, 0.962336", \
           "0.738725, 0.742272, 0.752886, 0.767658, 0.784401, 0.854709, 0.977627", \
           "0.757237, 0.761538, 0.772505, 0.788323, 0.805239, 0.875190, 0.997919", \
           "0.777105, 0.781798, 0.795027, 0.811241, 0.828597, 0.898742, 1.021037", \
           "0.797718, 0.799708, 0.817751, 0.835351, 0.853410, 0.921081, 1.046338" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048" \
         );
        }
      }
      timing() {
        related_pin : "CLKB";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & !EMAB[2] & EMAB[1] & EMAB[0] & !DFTRAMBYP & ((TENB & WENB) \
                | (!TENB & TWENB))";
        sdf_cond : "RET1N == 1'b1 && EMAB[2] == 1'b0 && EMAB[1] == 1'b1 && EMAB[0] == 1'b1 && \
                DFTRAMBYP == 1'b0 && ((TENB == 1'b1 && WENB == 1'b1) || (TENB == 1'b0 && \
                TWENB == 1'b1))";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.177817, 1.180982, 1.190702, 1.204966, 1.221625, 1.292335, 1.418261", \
           "1.179686, 1.182834, 1.192641, 1.206899, 1.223560, 1.294286, 1.421198", \
           "1.187549, 1.190462, 1.200333, 1.214601, 1.231262, 1.301932, 1.429010", \
           "1.201983, 1.205276, 1.215253, 1.229549, 1.246155, 1.316937, 1.443650", \
           "1.220285, 1.224164, 1.235094, 1.249551, 1.266254, 1.337410, 1.463474", \
           "1.240538, 1.245228, 1.257763, 1.273170, 1.289927, 1.360714, 1.487666", \
           "1.260894, 1.266803, 1.281446, 1.298381, 1.315723, 1.386391, 1.511896" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.714432, 0.717597, 0.727317, 0.741581, 0.758241, 0.828951, 0.954877", \
           "0.716302, 0.719449, 0.729256, 0.743514, 0.760175, 0.830901, 0.957813", \
           "0.724165, 0.727077, 0.736948, 0.751216, 0.767878, 0.838548, 0.965625", \
           "0.738598, 0.741891, 0.751869, 0.766164, 0.782770, 0.853552, 0.980265", \
           "0.756900, 0.760779, 0.771709, 0.786167, 0.802869, 0.874025, 1.000089", \
           "0.777154, 0.781843, 0.794378, 0.809785, 0.826542, 0.897329, 1.024282", \
           "0.797510, 0.803419, 0.818061, 0.834997, 0.852339, 0.923006, 1.048512" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.191596, 1.194934, 1.205165, 1.219697, 1.236396, 1.306636, 1.429345", \
           "1.193457, 1.196997, 1.207148, 1.221805, 1.238497, 1.308680, 1.431453", \
           "1.201320, 1.204908, 1.215156, 1.229898, 1.246724, 1.316838, 1.439353", \
           "1.215742, 1.219289, 1.229903, 1.244675, 1.261418, 1.331726, 1.454644", \
           "1.234254, 1.238555, 1.249522, 1.265340, 1.282256, 1.352207, 1.474936", \
           "1.254122, 1.258815, 1.272044, 1.288258, 1.305614, 1.375759, 1.498054", \
           "1.274735, 1.276725, 1.294768, 1.312368, 1.330427, 1.398098, 1.523355" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.714579, 0.717917, 0.728148, 0.742680, 0.759379, 0.829619, 0.952328", \
           "0.716440, 0.719979, 0.730131, 0.744788, 0.761480, 0.831663, 0.954435", \
           "0.724303, 0.727891, 0.738139, 0.752881, 0.769707, 0.839821, 0.962336", \
           "0.738725, 0.742272, 0.752886, 0.767658, 0.784401, 0.854709, 0.977627", \
           "0.757237, 0.761538, 0.772505, 0.788323, 0.805239, 0.875190, 0.997919", \
           "0.777105, 0.781798, 0.795027, 0.811241, 0.828597, 0.898742, 1.021037", \
           "0.797718, 0.799708, 0.817751, 0.835351, 0.853410, 0.921081, 1.046338" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048" \
         );
        }
      }
      timing() {
        related_pin : "CLKB";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & EMAB[2] & !EMAB[1] & !EMAB[0] & !DFTRAMBYP & ((TENB & \
                WENB) | (!TENB & TWENB))";
        sdf_cond : "RET1N == 1'b1 && EMAB[2] == 1'b1 && EMAB[1] == 1'b0 && EMAB[0] == 1'b0 && \
                DFTRAMBYP == 1'b0 && ((TENB == 1'b1 && WENB == 1'b1) || (TENB == 1'b0 && \
                TWENB == 1'b1))";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.310539, 1.313704, 1.323424, 1.337688, 1.354347, 1.425057, 1.550983", \
           "1.312408, 1.315556, 1.325362, 1.339621, 1.356282, 1.427007, 1.553919", \
           "1.320271, 1.323184, 1.333055, 1.347323, 1.363984, 1.434654, 1.561732", \
           "1.334705, 1.337998, 1.347975, 1.362271, 1.378876, 1.449659, 1.576372", \
           "1.353006, 1.356885, 1.367816, 1.382273, 1.398976, 1.470131, 1.596196", \
           "1.373260, 1.377950, 1.390484, 1.405891, 1.422649, 1.493435, 1.620388", \
           "1.393616, 1.399525, 1.414168, 1.431103, 1.448445, 1.519113, 1.644618" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.714432, 0.717597, 0.727317, 0.741581, 0.758241, 0.828951, 0.954877", \
           "0.716302, 0.719449, 0.729256, 0.743514, 0.760175, 0.830901, 0.957813", \
           "0.724165, 0.727077, 0.736948, 0.751216, 0.767878, 0.838548, 0.965625", \
           "0.738598, 0.741891, 0.751869, 0.766164, 0.782770, 0.853552, 0.980265", \
           "0.756900, 0.760779, 0.771709, 0.786167, 0.802869, 0.874025, 1.000089", \
           "0.777154, 0.781843, 0.794378, 0.809785, 0.826542, 0.897329, 1.024282", \
           "0.797510, 0.803419, 0.818061, 0.834997, 0.852339, 0.923006, 1.048512" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.324318, 1.327656, 1.337887, 1.352419, 1.369118, 1.439357, 1.562067", \
           "1.326179, 1.329718, 1.339870, 1.354527, 1.371219, 1.441402, 1.564174", \
           "1.334042, 1.337630, 1.347878, 1.362620, 1.379445, 1.449560, 1.572075", \
           "1.348464, 1.352011, 1.362625, 1.377397, 1.394140, 1.464448, 1.587366", \
           "1.366976, 1.371277, 1.382244, 1.398062, 1.414978, 1.484928, 1.607658", \
           "1.386843, 1.391537, 1.404765, 1.420980, 1.438336, 1.508481, 1.630776", \
           "1.407457, 1.409447, 1.427490, 1.445090, 1.463149, 1.530820, 1.656077" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.714579, 0.717917, 0.728148, 0.742680, 0.759379, 0.829619, 0.952328", \
           "0.716440, 0.719979, 0.730131, 0.744788, 0.761480, 0.831663, 0.954435", \
           "0.724303, 0.727891, 0.738139, 0.752881, 0.769707, 0.839821, 0.962336", \
           "0.738725, 0.742272, 0.752886, 0.767658, 0.784401, 0.854709, 0.977627", \
           "0.757237, 0.761538, 0.772505, 0.788323, 0.805239, 0.875190, 0.997919", \
           "0.777105, 0.781798, 0.795027, 0.811241, 0.828597, 0.898742, 1.021037", \
           "0.797718, 0.799708, 0.817751, 0.835351, 0.853410, 0.921081, 1.046338" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048" \
         );
        }
      }
      timing() {
        related_pin : "CLKB";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & EMAB[2] & !EMAB[1] & EMAB[0] & !DFTRAMBYP & ((TENB & WENB) \
                | (!TENB & TWENB))";
        sdf_cond : "RET1N == 1'b1 && EMAB[2] == 1'b1 && EMAB[1] == 1'b0 && EMAB[0] == 1'b1 && \
                DFTRAMBYP == 1'b0 && ((TENB == 1'b1 && WENB == 1'b1) || (TENB == 1'b0 && \
                TWENB == 1'b1))";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.370987, 1.374152, 1.383872, 1.398136, 1.414796, 1.485506, 1.611432", \
           "1.372857, 1.376004, 1.385811, 1.400069, 1.416730, 1.487456, 1.614368", \
           "1.380720, 1.383632, 1.393503, 1.407771, 1.424433, 1.495103, 1.622180", \
           "1.395154, 1.398446, 1.408424, 1.422719, 1.439325, 1.510107, 1.636821", \
           "1.413455, 1.417334, 1.428264, 1.442722, 1.459424, 1.530580, 1.656644", \
           "1.433709, 1.438398, 1.450933, 1.466340, 1.483097, 1.553884, 1.680837", \
           "1.454065, 1.459974, 1.474616, 1.491552, 1.508894, 1.579561, 1.705067" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.714432, 0.717597, 0.727317, 0.741581, 0.758241, 0.828951, 0.954877", \
           "0.716302, 0.719449, 0.729256, 0.743514, 0.760175, 0.830901, 0.957813", \
           "0.724165, 0.727077, 0.736948, 0.751216, 0.767878, 0.838548, 0.965625", \
           "0.738598, 0.741891, 0.751869, 0.766164, 0.782770, 0.853552, 0.980265", \
           "0.756900, 0.760779, 0.771709, 0.786167, 0.802869, 0.874025, 1.000089", \
           "0.777154, 0.781843, 0.794378, 0.809785, 0.826542, 0.897329, 1.024282", \
           "0.797510, 0.803419, 0.818061, 0.834997, 0.852339, 0.923006, 1.048512" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.384766, 1.388105, 1.398336, 1.412867, 1.429566, 1.499806, 1.622516", \
           "1.386628, 1.390167, 1.400318, 1.414976, 1.431668, 1.501850, 1.624623", \
           "1.394490, 1.398078, 1.408327, 1.423069, 1.439894, 1.510008, 1.632524", \
           "1.408913, 1.412459, 1.423074, 1.437845, 1.454589, 1.524897, 1.647815", \
           "1.427424, 1.431726, 1.442692, 1.458511, 1.475426, 1.545377, 1.668106", \
           "1.447292, 1.451986, 1.465214, 1.481429, 1.498785, 1.568929, 1.691224", \
           "1.467906, 1.469895, 1.487939, 1.505538, 1.523598, 1.591269, 1.716526" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.714579, 0.717917, 0.728148, 0.742680, 0.759379, 0.829619, 0.952328", \
           "0.716440, 0.719979, 0.730131, 0.744788, 0.761480, 0.831663, 0.954435", \
           "0.724303, 0.727891, 0.738139, 0.752881, 0.769707, 0.839821, 0.962336", \
           "0.738725, 0.742272, 0.752886, 0.767658, 0.784401, 0.854709, 0.977627", \
           "0.757237, 0.761538, 0.772505, 0.788323, 0.805239, 0.875190, 0.997919", \
           "0.777105, 0.781798, 0.795027, 0.811241, 0.828597, 0.898742, 1.021037", \
           "0.797718, 0.799708, 0.817751, 0.835351, 0.853410, 0.921081, 1.046338" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048" \
         );
        }
      }
      timing() {
        related_pin : "CLKB";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & EMAB[2] & EMAB[1] & !EMAB[0] & !DFTRAMBYP & ((TENB & WENB) \
                | (!TENB & TWENB))";
        sdf_cond : "RET1N == 1'b1 && EMAB[2] == 1'b1 && EMAB[1] == 1'b1 && EMAB[0] == 1'b0 && \
                DFTRAMBYP == 1'b0 && ((TENB == 1'b1 && WENB == 1'b1) || (TENB == 1'b0 && \
                TWENB == 1'b1))";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.459615, 1.462780, 1.472500, 1.486764, 1.503423, 1.574134, 1.700060", \
           "1.461484, 1.464632, 1.474439, 1.488697, 1.505358, 1.576084, 1.702996", \
           "1.469347, 1.472260, 1.482131, 1.496399, 1.513061, 1.583731, 1.710808", \
           "1.483781, 1.487074, 1.497052, 1.511347, 1.527953, 1.598735, 1.725448", \
           "1.502083, 1.505962, 1.516892, 1.531350, 1.548052, 1.619208, 1.745272", \
           "1.522337, 1.527026, 1.539561, 1.554968, 1.571725, 1.642512, 1.769464", \
           "1.542693, 1.548602, 1.563244, 1.580180, 1.597521, 1.668189, 1.793694" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.714432, 0.717597, 0.727317, 0.741581, 0.758241, 0.828951, 0.954877", \
           "0.716302, 0.719449, 0.729256, 0.743514, 0.760175, 0.830901, 0.957813", \
           "0.724165, 0.727077, 0.736948, 0.751216, 0.767878, 0.838548, 0.965625", \
           "0.738598, 0.741891, 0.751869, 0.766164, 0.782770, 0.853552, 0.980265", \
           "0.756900, 0.760779, 0.771709, 0.786167, 0.802869, 0.874025, 1.000089", \
           "0.777154, 0.781843, 0.794378, 0.809785, 0.826542, 0.897329, 1.024282", \
           "0.797510, 0.803419, 0.818061, 0.834997, 0.852339, 0.923006, 1.048512" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.473394, 1.476732, 1.486964, 1.501495, 1.518194, 1.588434, 1.711144", \
           "1.475256, 1.478795, 1.488946, 1.503604, 1.520296, 1.590478, 1.713251", \
           "1.483118, 1.486706, 1.496955, 1.511696, 1.528522, 1.598636, 1.721152", \
           "1.497541, 1.501087, 1.511702, 1.526473, 1.543216, 1.613524, 1.736443", \
           "1.516052, 1.520353, 1.531320, 1.547138, 1.564054, 1.634005, 1.756734", \
           "1.535920, 1.540614, 1.553842, 1.570056, 1.587413, 1.657557, 1.779852", \
           "1.556533, 1.558523, 1.576567, 1.594166, 1.612225, 1.679897, 1.805154" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.714579, 0.717917, 0.728148, 0.742680, 0.759379, 0.829619, 0.952328", \
           "0.716440, 0.719979, 0.730131, 0.744788, 0.761480, 0.831663, 0.954435", \
           "0.724303, 0.727891, 0.738139, 0.752881, 0.769707, 0.839821, 0.962336", \
           "0.738725, 0.742272, 0.752886, 0.767658, 0.784401, 0.854709, 0.977627", \
           "0.757237, 0.761538, 0.772505, 0.788323, 0.805239, 0.875190, 0.997919", \
           "0.777105, 0.781798, 0.795027, 0.811241, 0.828597, 0.898742, 1.021037", \
           "0.797718, 0.799708, 0.817751, 0.835351, 0.853410, 0.921081, 1.046338" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048" \
         );
        }
      }
      timing() {
        related_pin : "CLKB";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & EMAB[2] & EMAB[1] & EMAB[0] & !DFTRAMBYP & ((TENB & WENB) \
                | (!TENB & TWENB))";
        sdf_cond : "RET1N == 1'b1 && EMAB[2] == 1'b1 && EMAB[1] == 1'b1 && EMAB[0] == 1'b1 && \
                DFTRAMBYP == 1'b0 && ((TENB == 1'b1 && WENB == 1'b1) || (TENB == 1'b0 && \
                TWENB == 1'b1))";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.535093, 1.538258, 1.547978, 1.562242, 1.578901, 1.649612, 1.775538", \
           "1.536962, 1.540110, 1.549917, 1.564175, 1.580836, 1.651562, 1.778474", \
           "1.544825, 1.547738, 1.557609, 1.571877, 1.588539, 1.659209, 1.786286", \
           "1.559259, 1.562552, 1.572530, 1.586825, 1.603431, 1.674213, 1.800926", \
           "1.577561, 1.581440, 1.592370, 1.606828, 1.623530, 1.694686, 1.820750", \
           "1.597815, 1.602504, 1.615039, 1.630446, 1.647203, 1.717990, 1.844943", \
           "1.618171, 1.624080, 1.638722, 1.655658, 1.673000, 1.743667, 1.869172" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.714432, 0.717597, 0.727317, 0.741581, 0.758241, 0.828951, 0.954877", \
           "0.716302, 0.719449, 0.729256, 0.743514, 0.760175, 0.830901, 0.957813", \
           "0.724165, 0.727077, 0.736948, 0.751216, 0.767878, 0.838548, 0.965625", \
           "0.738598, 0.741891, 0.751869, 0.766164, 0.782770, 0.853552, 0.980265", \
           "0.756900, 0.760779, 0.771709, 0.786167, 0.802869, 0.874025, 1.000089", \
           "0.777154, 0.781843, 0.794378, 0.809785, 0.826542, 0.897329, 1.024282", \
           "0.797510, 0.803419, 0.818061, 0.834997, 0.852339, 0.923006, 1.048512" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.548872, 1.552211, 1.562442, 1.576973, 1.593672, 1.663912, 1.786622", \
           "1.550734, 1.554273, 1.564424, 1.579082, 1.595774, 1.665956, 1.788729", \
           "1.558596, 1.562184, 1.572433, 1.587174, 1.604000, 1.674114, 1.796630", \
           "1.573019, 1.576565, 1.587180, 1.601951, 1.618694, 1.689002, 1.811921", \
           "1.591530, 1.595831, 1.606798, 1.622616, 1.639532, 1.709483, 1.832212", \
           "1.611398, 1.616092, 1.629320, 1.645535, 1.662891, 1.733035, 1.855330", \
           "1.632012, 1.634001, 1.652045, 1.669644, 1.687703, 1.755375, 1.880632" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.714579, 0.717917, 0.728148, 0.742680, 0.759379, 0.829619, 0.952328", \
           "0.716440, 0.719979, 0.730131, 0.744788, 0.761480, 0.831663, 0.954435", \
           "0.724303, 0.727891, 0.738139, 0.752881, 0.769707, 0.839821, 0.962336", \
           "0.738725, 0.742272, 0.752886, 0.767658, 0.784401, 0.854709, 0.977627", \
           "0.757237, 0.761538, 0.772505, 0.788323, 0.805239, 0.875190, 0.997919", \
           "0.777105, 0.781798, 0.795027, 0.811241, 0.828597, 0.898742, 1.021037", \
           "0.797718, 0.799708, 0.817751, 0.835351, 0.853410, 0.921081, 1.046338" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048" \
         );
        }
      }
      timing() {
        related_pin : "CLKB";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & DFTRAMBYP";
        sdf_cond : "RET1N == 1'b1 && DFTRAMBYP == 1'b1";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.491920, 0.495085, 0.504805, 0.519069, 0.535728, 0.606438, 0.732365", \
           "0.493789, 0.496937, 0.506744, 0.521002, 0.537663, 0.608389, 0.735301", \
           "0.501652, 0.504565, 0.514436, 0.528704, 0.545366, 0.616036, 0.743113", \
           "0.516086, 0.519379, 0.529356, 0.543652, 0.560258, 0.631040, 0.757753", \
           "0.534388, 0.538267, 0.549197, 0.563655, 0.580357, 0.651513, 0.777577", \
           "0.554642, 0.559331, 0.571866, 0.587273, 0.604030, 0.674817, 0.801769", \
           "0.574997, 0.580906, 0.595549, 0.612485, 0.629826, 0.700494, 0.825999" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.324506, 0.327671, 0.337391, 0.351655, 0.368315, 0.439025, 0.564951", \
           "0.326376, 0.329523, 0.339330, 0.353589, 0.370249, 0.440975, 0.567887", \
           "0.334239, 0.337151, 0.347022, 0.361290, 0.377952, 0.448622, 0.575700", \
           "0.348673, 0.351965, 0.361943, 0.376238, 0.392844, 0.463626, 0.590340", \
           "0.366974, 0.370853, 0.381783, 0.396241, 0.412943, 0.484099, 0.610163", \
           "0.387228, 0.391917, 0.404452, 0.419859, 0.436616, 0.507403, 0.634356", \
           "0.407584, 0.413493, 0.428135, 0.445071, 0.462413, 0.533080, 0.658586" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495", \
           "0.024797, 0.028349, 0.043298, 0.069109, 0.101428, 0.239714, 0.471495" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.539583, 0.542922, 0.553153, 0.567684, 0.584383, 0.654623, 0.777333", \
           "0.541445, 0.544984, 0.555135, 0.569793, 0.586485, 0.656667, 0.779440", \
           "0.549307, 0.552895, 0.563144, 0.577885, 0.594711, 0.664825, 0.787341", \
           "0.563730, 0.567276, 0.577891, 0.592662, 0.609405, 0.679713, 0.802632", \
           "0.582241, 0.586542, 0.597509, 0.613327, 0.630243, 0.700194, 0.822923", \
           "0.602109, 0.606803, 0.620031, 0.636246, 0.653602, 0.723746, 0.846041", \
           "0.622723, 0.624712, 0.642756, 0.660355, 0.678414, 0.746086, 0.871343" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.358865, 0.362203, 0.372435, 0.386966, 0.403665, 0.473905, 0.596615", \
           "0.360726, 0.364266, 0.374417, 0.389075, 0.405767, 0.475949, 0.598722", \
           "0.368589, 0.372177, 0.382426, 0.397167, 0.413993, 0.484107, 0.606623", \
           "0.383012, 0.386558, 0.397173, 0.411944, 0.428687, 0.498995, 0.621914", \
           "0.401523, 0.405824, 0.416791, 0.432609, 0.449525, 0.519476, 0.642205", \
           "0.421391, 0.426085, 0.439313, 0.455527, 0.472883, 0.543028, 0.665323", \
           "0.442004, 0.443994, 0.462038, 0.479637, 0.497696, 0.565368, 0.690625" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048", \
           "0.025878, 0.029574, 0.043505, 0.067018, 0.096538, 0.225648, 0.451048" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((TENB & WENB) | (!TENB & TWENB))";
        rise_power(SRAMdpw64d256_energy_template_bmuxload) {
          index_1 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
          values ("0.028418, 0.028451, 0.028567, 0.028749, 0.028964, 0.029873, 0.031460");
        }
        fall_power(SRAMdpw64d256_energy_template_bmuxload) {
          index_1 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
          values ("0.008069, 0.008102, 0.008217, 0.008399, 0.008614, 0.009523, 0.011110");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & DFTRAMBYP";
        rise_power(SRAMdpw64d256_energy_template_bmuxload) {
          index_1 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
          values ("0.028418, 0.028451, 0.028567, 0.028749, 0.028964, 0.029873, 0.031460");
        }
        fall_power(SRAMdpw64d256_energy_template_bmuxload) {
          index_1 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
          values ("0.008069, 0.008102, 0.008217, 0.008399, 0.008614, 0.009523, 0.011110");
        }
      }
    }
    pin(CLKA) {
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.013657;
      clock : true;
      max_transition : 0.454000;
      min_pulse_width_high : 0.215;
      min_pulse_width_low : 0.184;
      /*min_period : 1.970;*/
      timing() {
        timing_type : min_clock_tree_path;
        timing_sense : positive_unate;
        cell_rise(SRAMdpw64d256_cts1x7_delay_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.195298, 0.197197, 0.205054, 0.219390, 0.237343, 0.257150, 0.277312");
        }
        rise_transition(SRAMdpw64d256_cts1x7_slew_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.057227, 0.057227, 0.057227, 0.057227, 0.057227, 0.057227, 0.057227");
        }
        cell_fall(SRAMdpw64d256_cts1x7_delay_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.195298, 0.197197, 0.205054, 0.219390, 0.237343, 0.257150, 0.277312");
        }
        fall_transition(SRAMdpw64d256_cts1x7_slew_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.053993, 0.053993, 0.053993, 0.053993, 0.053993, 0.053993, 0.053993");
        }
      }
      timing() {
        timing_type : min_clock_tree_path;
        timing_sense : negative_unate;
        cell_rise(SRAMdpw64d256_cts1x7_delay_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.195298, 0.197197, 0.205054, 0.219390, 0.237343, 0.257150, 0.277312");
        }
        rise_transition(SRAMdpw64d256_cts1x7_slew_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.057227, 0.057227, 0.057227, 0.057227, 0.057227, 0.057227, 0.057227");
        }
        cell_fall(SRAMdpw64d256_cts1x7_delay_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.195298, 0.197197, 0.205054, 0.219390, 0.237343, 0.257150, 0.277312");
        }
        fall_transition(SRAMdpw64d256_cts1x7_slew_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.053993, 0.053993, 0.053993, 0.053993, 0.053993, 0.053993, 0.053993");
        }
      }
      timing() {
        timing_type : max_clock_tree_path;
        timing_sense : positive_unate;
        cell_rise(SRAMdpw64d256_cts1x7_delay_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.250430, 0.252329, 0.260186, 0.274522, 0.292475, 0.312283, 0.332444");
        }
        rise_transition(SRAMdpw64d256_cts1x7_slew_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.057227, 0.057227, 0.057227, 0.057227, 0.057227, 0.057227, 0.057227");
        }
        cell_fall(SRAMdpw64d256_cts1x7_delay_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.250430, 0.252329, 0.260186, 0.274522, 0.292475, 0.312283, 0.332444");
        }
        fall_transition(SRAMdpw64d256_cts1x7_slew_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.053993, 0.053993, 0.053993, 0.053993, 0.053993, 0.053993, 0.053993");
        }
      }
      timing() {
        timing_type : max_clock_tree_path;
        timing_sense : negative_unate;
        cell_rise(SRAMdpw64d256_cts1x7_delay_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.250430, 0.252329, 0.260186, 0.274522, 0.292475, 0.312283, 0.332444");
        }
        rise_transition(SRAMdpw64d256_cts1x7_slew_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.057227, 0.057227, 0.057227, 0.057227, 0.057227, 0.057227, 0.057227");
        }
        cell_fall(SRAMdpw64d256_cts1x7_delay_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.250430, 0.252329, 0.260186, 0.274522, 0.292475, 0.312283, 0.332444");
        }
        fall_transition(SRAMdpw64d256_cts1x7_slew_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.053993, 0.053993, 0.053993, 0.053993, 0.053993, 0.053993, 0.053993");
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & !EMAA[2] & !EMAA[1] & !EMAA[0] & !DFTRAMBYP & ((TENA & !CENA & WENA) | (!TENA & !TCENA & TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq1oTENAeq0aTCENAeq0aTWENAeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.758200, 0.760099, 0.767956, 0.782292, 0.800244, 0.820056, 0.840213", \
            "0.756302, 0.758200, 0.766058, 0.780393, 0.798346, 0.818158, 0.838315", \
            "0.748446, 0.750345, 0.758202, 0.772538, 0.790490, 0.810302, 0.830459", \
            "0.734107, 0.736005, 0.743863, 0.758198, 0.776151, 0.795963, 0.816120", \
            "0.716157, 0.718055, 0.725912, 0.740248, 0.758201, 0.778013, 0.798170", \
            "0.696346, 0.698244, 0.706102, 0.720437, 0.738390, 0.758202, 0.778359", \
            "0.676186, 0.678085, 0.685942, 0.700278, 0.718231, 0.738043, 0.758200" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & !EMAA[2] & !EMAA[1] & !EMAA[0] & !DFTRAMBYP & ((TENA & !CENA & WENA) | (!TENA & !TCENA & TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq1oTENAeq0aTCENAeq0aTWENAeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & !EMAA[2] & !EMAA[1] & EMAA[0] & !DFTRAMBYP & ((TENA & !CENA & WENA) | (!TENA & !TCENA & TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq1oTENAeq0aTCENAeq0aTWENAeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.777178, 0.779077, 0.786934, 0.801270, 0.819223, 0.839035, 0.859191", \
            "0.775280, 0.777179, 0.785036, 0.799371, 0.817324, 0.837136, 0.857293", \
            "0.767424, 0.769323, 0.777180, 0.791516, 0.809469, 0.829281, 0.849437", \
            "0.753085, 0.754983, 0.762841, 0.777176, 0.795129, 0.814941, 0.835098", \
            "0.735135, 0.737033, 0.744890, 0.759226, 0.777179, 0.796991, 0.817148", \
            "0.715324, 0.717222, 0.725080, 0.739415, 0.757368, 0.777180, 0.797337", \
            "0.695164, 0.697063, 0.704920, 0.719256, 0.737209, 0.757021, 0.777178" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & !EMAA[2] & !EMAA[1] & EMAA[0] & !DFTRAMBYP & ((TENA & !CENA & WENA) | (!TENA & !TCENA & TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq1oTENAeq0aTCENAeq0aTWENAeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & !EMAA[2] & EMAA[1] & !EMAA[0] & !DFTRAMBYP & ((TENA & !CENA & WENA) | (!TENA & !TCENA & TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq1oTENAeq0aTCENAeq0aTWENAeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.824582, 0.826481, 0.834338, 0.848674, 0.866627, 0.886439, 0.906595", \
            "0.822684, 0.824583, 0.832440, 0.846775, 0.864728, 0.884540, 0.904697", \
            "0.814828, 0.816727, 0.824584, 0.838920, 0.856873, 0.876685, 0.896841", \
            "0.800489, 0.802387, 0.810245, 0.824580, 0.842533, 0.862345, 0.882502", \
            "0.782539, 0.784437, 0.792294, 0.806630, 0.824583, 0.844395, 0.864552", \
            "0.762728, 0.764626, 0.772484, 0.786819, 0.804772, 0.824584, 0.844741", \
            "0.742568, 0.744467, 0.752324, 0.766660, 0.784613, 0.804425, 0.824582" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & !EMAA[2] & EMAA[1] & !EMAA[0] & !DFTRAMBYP & ((TENA & !CENA & WENA) | (!TENA & !TCENA & TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq1oTENAeq0aTCENAeq0aTWENAeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & !EMAA[2] & EMAA[1] & EMAA[0] & !DFTRAMBYP & ((TENA & !CENA & WENA) | (!TENA & !TCENA & TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq1oTENAeq0aTCENAeq0aTWENAeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.894010, 0.895908, 0.903766, 0.918101, 0.936054, 0.955866, 0.976023", \
            "0.892112, 0.894010, 0.901868, 0.916203, 0.934156, 0.953968, 0.974125", \
            "0.884256, 0.886154, 0.894012, 0.908347, 0.926300, 0.946112, 0.966269", \
            "0.869916, 0.871815, 0.879672, 0.894008, 0.911961, 0.931773, 0.951930", \
            "0.851966, 0.853865, 0.861722, 0.876058, 0.894011, 0.913823, 0.933980", \
            "0.832156, 0.834054, 0.841911, 0.856247, 0.874200, 0.894012, 0.914169", \
            "0.811996, 0.813895, 0.821752, 0.836088, 0.854041, 0.873853, 0.894009" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & !EMAA[2] & EMAA[1] & EMAA[0] & !DFTRAMBYP & ((TENA & !CENA & WENA) | (!TENA & !TCENA & TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq1oTENAeq0aTCENAeq0aTWENAeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & EMAA[2] & !EMAA[1] & !EMAA[0] & !DFTRAMBYP & ((TENA & !CENA & WENA) | (!TENA & !TCENA & TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq1oTENAeq0aTCENAeq0aTWENAeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.026732, 1.028630, 1.036487, 1.050823, 1.068776, 1.088588, 1.108745", \
            "1.024833, 1.026732, 1.034589, 1.048925, 1.066878, 1.086690, 1.106847", \
            "1.016978, 1.018876, 1.026733, 1.041069, 1.059022, 1.078834, 1.098991", \
            "1.002638, 1.004537, 1.012394, 1.026730, 1.044683, 1.064495, 1.084652", \
            "0.984688, 0.986587, 0.994444, 1.008780, 1.026733, 1.046545, 1.066701", \
            "0.964877, 0.966776, 0.974633, 0.988969, 1.006922, 1.026734, 1.046891", \
            "0.944718, 0.946617, 0.954474, 0.968809, 0.986762, 1.006574, 1.026731" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & EMAA[2] & !EMAA[1] & !EMAA[0] & !DFTRAMBYP & ((TENA & !CENA & WENA) | (!TENA & !TCENA & TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq1oTENAeq0aTCENAeq0aTWENAeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & EMAA[2] & !EMAA[1] & EMAA[0] & !DFTRAMBYP & ((TENA & !CENA & WENA) | (!TENA & !TCENA & TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq1oTENAeq0aTCENAeq0aTWENAeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.087180, 1.089079, 1.096936, 1.111272, 1.129225, 1.149037, 1.169194", \
            "1.085282, 1.087181, 1.095038, 1.109374, 1.127327, 1.147139, 1.167295", \
            "1.077426, 1.079325, 1.087182, 1.101518, 1.119471, 1.139283, 1.159440", \
            "1.063087, 1.064985, 1.072843, 1.087178, 1.105131, 1.124943, 1.145100", \
            "1.045137, 1.047035, 1.054893, 1.069228, 1.087181, 1.106993, 1.127150", \
            "1.025326, 1.027225, 1.035082, 1.049418, 1.067371, 1.087183, 1.107339", \
            "1.005167, 1.007065, 1.014923, 1.029258, 1.047211, 1.067023, 1.087180" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & EMAA[2] & !EMAA[1] & EMAA[0] & !DFTRAMBYP & ((TENA & !CENA & WENA) | (!TENA & !TCENA & TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq1oTENAeq0aTCENAeq0aTWENAeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & EMAA[2] & EMAA[1] & !EMAA[0] & !DFTRAMBYP & ((TENA & !CENA & WENA) | (!TENA & !TCENA & TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq1oTENAeq0aTCENAeq0aTWENAeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.175808, 1.177707, 1.185564, 1.199900, 1.217852, 1.237664, 1.257821", \
            "1.173910, 1.175808, 1.183666, 1.198001, 1.215954, 1.235766, 1.255923", \
            "1.166054, 1.167953, 1.175810, 1.190146, 1.208098, 1.227910, 1.248067", \
            "1.151715, 1.153613, 1.161471, 1.175806, 1.193759, 1.213571, 1.233728", \
            "1.133765, 1.135663, 1.143520, 1.157856, 1.175809, 1.195621, 1.215778", \
            "1.113954, 1.115852, 1.123710, 1.138045, 1.155998, 1.175810, 1.195967", \
            "1.093794, 1.095693, 1.103550, 1.117886, 1.135839, 1.155651, 1.175808" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & EMAA[2] & EMAA[1] & !EMAA[0] & !DFTRAMBYP & ((TENA & !CENA & WENA) | (!TENA & !TCENA & TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq1oTENAeq0aTCENAeq0aTWENAeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & EMAA[2] & EMAA[1] & EMAA[0] & !DFTRAMBYP & ((TENA & !CENA & WENA) | (!TENA & !TCENA & TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq1oTENAeq0aTCENAeq0aTWENAeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.251286, 1.253185, 1.261042, 1.275378, 1.293331, 1.313143, 1.333299", \
            "1.249388, 1.251287, 1.259144, 1.273480, 1.291433, 1.311245, 1.331401", \
            "1.241532, 1.243431, 1.251288, 1.265624, 1.283577, 1.303389, 1.323545", \
            "1.227193, 1.229091, 1.236949, 1.251284, 1.269237, 1.289049, 1.309206", \
            "1.209243, 1.211141, 1.218999, 1.233334, 1.251287, 1.271099, 1.291256", \
            "1.189432, 1.191331, 1.199188, 1.213524, 1.231476, 1.251289, 1.271445", \
            "1.169273, 1.171171, 1.179028, 1.193364, 1.211317, 1.231129, 1.251286" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & EMAA[2] & EMAA[1] & EMAA[0] & !DFTRAMBYP & ((TENA & !CENA & WENA) | (!TENA & !TCENA & TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq1oTENAeq0aTCENAeq0aTWENAeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & !EMAA[2] & !EMAA[1] & !EMAA[0] & !EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq0aEMAWA1eq0aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.758200, 0.760099, 0.767956, 0.782292, 0.800244, 0.820056, 0.840213", \
            "0.756302, 0.758200, 0.766058, 0.780393, 0.798346, 0.818158, 0.838315", \
            "0.748446, 0.750345, 0.758202, 0.772538, 0.790490, 0.810302, 0.830459", \
            "0.734107, 0.736005, 0.743863, 0.758198, 0.776151, 0.795963, 0.816120", \
            "0.716157, 0.718055, 0.725912, 0.740248, 0.758201, 0.778013, 0.798170", \
            "0.696346, 0.698244, 0.706102, 0.720437, 0.738390, 0.758202, 0.778359", \
            "0.676186, 0.678085, 0.685942, 0.700278, 0.718231, 0.738043, 0.758200" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & !EMAA[2] & !EMAA[1] & !EMAA[0] & !EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq0aEMAWA1eq0aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & !EMAA[2] & !EMAA[1] & !EMAA[0] & !EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq0aEMAWA1eq0aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.023710, 1.025609, 1.033466, 1.047802, 1.065755, 1.085567, 1.105723", \
            "1.021812, 1.023711, 1.031568, 1.045903, 1.063856, 1.083668, 1.103825", \
            "1.013956, 1.015855, 1.023712, 1.038048, 1.056001, 1.075813, 1.095969", \
            "0.999617, 1.001515, 1.009373, 1.023708, 1.041661, 1.061473, 1.081630", \
            "0.981667, 0.983565, 0.991422, 1.005758, 1.023711, 1.043523, 1.063680", \
            "0.961856, 0.963754, 0.971612, 0.985947, 1.003900, 1.023712, 1.043869", \
            "0.941696, 0.943595, 0.951452, 0.965788, 0.983741, 1.003553, 1.023710" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & !EMAA[2] & !EMAA[1] & !EMAA[0] & !EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq0aEMAWA1eq0aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & !EMAA[2] & !EMAA[1] & !EMAA[0] & EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq0aEMAWA1eq1aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.108359, 1.110258, 1.118115, 1.132451, 1.150404, 1.170216, 1.190373", \
            "1.106461, 1.108360, 1.116217, 1.130553, 1.148506, 1.168318, 1.188474", \
            "1.098605, 1.100504, 1.108361, 1.122697, 1.140650, 1.160462, 1.180619", \
            "1.084266, 1.086164, 1.094022, 1.108357, 1.126310, 1.146122, 1.166279", \
            "1.066316, 1.068214, 1.076072, 1.090407, 1.108360, 1.128172, 1.148329", \
            "1.046505, 1.048404, 1.056261, 1.070597, 1.088550, 1.108362, 1.128518", \
            "1.026346, 1.028244, 1.036101, 1.050437, 1.068390, 1.088202, 1.108359" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & !EMAA[2] & !EMAA[1] & !EMAA[0] & EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq0aEMAWA1eq1aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & !EMAA[2] & !EMAA[1] & !EMAA[0] & EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq0aEMAWA1eq1aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.172736, 1.174635, 1.182492, 1.196827, 1.214780, 1.234592, 1.254749", \
            "1.170838, 1.172736, 1.180594, 1.194929, 1.212882, 1.232694, 1.252851", \
            "1.162982, 1.164881, 1.172738, 1.187074, 1.205026, 1.224838, 1.244995", \
            "1.148643, 1.150541, 1.158398, 1.172734, 1.190687, 1.210499, 1.230656", \
            "1.130692, 1.132591, 1.140448, 1.154784, 1.172737, 1.192549, 1.212706", \
            "1.110882, 1.112780, 1.120638, 1.134973, 1.152926, 1.172738, 1.192895", \
            "1.090722, 1.092621, 1.100478, 1.114814, 1.132767, 1.152579, 1.172736" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & !EMAA[2] & !EMAA[1] & !EMAA[0] & EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq0aEMAWA1eq1aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & !EMAA[2] & !EMAA[1] & EMAA[0] & !EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq1aEMAWA1eq0aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.777178, 0.779077, 0.786934, 0.801270, 0.819223, 0.839035, 0.859191", \
            "0.775280, 0.777179, 0.785036, 0.799371, 0.817324, 0.837136, 0.857293", \
            "0.767424, 0.769323, 0.777180, 0.791516, 0.809469, 0.829281, 0.849437", \
            "0.753085, 0.754983, 0.762841, 0.777176, 0.795129, 0.814941, 0.835098", \
            "0.735135, 0.737033, 0.744890, 0.759226, 0.777179, 0.796991, 0.817148", \
            "0.715324, 0.717222, 0.725080, 0.739415, 0.757368, 0.777180, 0.797337", \
            "0.695164, 0.697063, 0.704920, 0.719256, 0.737209, 0.757021, 0.777178" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & !EMAA[2] & !EMAA[1] & EMAA[0] & !EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq1aEMAWA1eq0aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & !EMAA[2] & !EMAA[1] & EMAA[0] & !EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq1aEMAWA1eq0aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.042688, 1.044587, 1.052444, 1.066780, 1.084733, 1.104545, 1.124701", \
            "1.040790, 1.042689, 1.050546, 1.064882, 1.082834, 1.102647, 1.122803", \
            "1.032934, 1.034833, 1.042690, 1.057026, 1.074979, 1.094791, 1.114947", \
            "1.018595, 1.020493, 1.028351, 1.042686, 1.060639, 1.080451, 1.100608", \
            "1.000645, 1.002543, 1.010401, 1.024736, 1.042689, 1.062501, 1.082658", \
            "0.980834, 0.982733, 0.990590, 1.004926, 1.022878, 1.042690, 1.062847", \
            "0.960674, 0.962573, 0.970430, 0.984766, 1.002719, 1.022531, 1.042688" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & !EMAA[2] & !EMAA[1] & EMAA[0] & !EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq1aEMAWA1eq0aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & !EMAA[2] & !EMAA[1] & EMAA[0] & EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq1aEMAWA1eq1aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.127337, 1.129236, 1.137093, 1.151429, 1.169382, 1.189194, 1.209351", \
            "1.125439, 1.127338, 1.135195, 1.149531, 1.167484, 1.187296, 1.207453", \
            "1.117583, 1.119482, 1.127339, 1.141675, 1.159628, 1.179440, 1.199597", \
            "1.103244, 1.105143, 1.113000, 1.127335, 1.145288, 1.165100, 1.185257", \
            "1.085294, 1.087192, 1.095050, 1.109385, 1.127338, 1.147150, 1.167307", \
            "1.065483, 1.067382, 1.075239, 1.089575, 1.107528, 1.127340, 1.147497", \
            "1.045324, 1.047222, 1.055080, 1.069415, 1.087368, 1.107180, 1.127337" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & !EMAA[2] & !EMAA[1] & EMAA[0] & EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq1aEMAWA1eq1aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & !EMAA[2] & !EMAA[1] & EMAA[0] & EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq1aEMAWA1eq1aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.191714, 1.193613, 1.201470, 1.215806, 1.233759, 1.253571, 1.273727", \
            "1.189816, 1.191714, 1.199572, 1.213907, 1.231860, 1.251672, 1.271829", \
            "1.181960, 1.183859, 1.191716, 1.206052, 1.224005, 1.243817, 1.263973", \
            "1.167621, 1.169519, 1.177377, 1.191712, 1.209665, 1.229477, 1.249634", \
            "1.149671, 1.151569, 1.159426, 1.173762, 1.191715, 1.211527, 1.231684", \
            "1.129860, 1.131758, 1.139616, 1.153951, 1.171904, 1.191716, 1.211873", \
            "1.109700, 1.111599, 1.119456, 1.133792, 1.151745, 1.171557, 1.191714" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & !EMAA[2] & !EMAA[1] & EMAA[0] & EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq1aEMAWA1eq1aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & !EMAA[2] & EMAA[1] & !EMAA[0] & !EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq0aEMAWA1eq0aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.824582, 0.826481, 0.834338, 0.848674, 0.866627, 0.886439, 0.906595", \
            "0.822684, 0.824583, 0.832440, 0.846775, 0.864728, 0.884540, 0.904697", \
            "0.814828, 0.816727, 0.824584, 0.838920, 0.856873, 0.876685, 0.896841", \
            "0.800489, 0.802387, 0.810245, 0.824580, 0.842533, 0.862345, 0.882502", \
            "0.782539, 0.784437, 0.792294, 0.806630, 0.824583, 0.844395, 0.864552", \
            "0.762728, 0.764626, 0.772484, 0.786819, 0.804772, 0.824584, 0.844741", \
            "0.742568, 0.744467, 0.752324, 0.766660, 0.784613, 0.804425, 0.824582" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & !EMAA[2] & EMAA[1] & !EMAA[0] & !EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq0aEMAWA1eq0aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & !EMAA[2] & EMAA[1] & !EMAA[0] & !EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq0aEMAWA1eq0aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.090092, 1.091991, 1.099848, 1.114184, 1.132137, 1.151949, 1.172105", \
            "1.088194, 1.090093, 1.097950, 1.112286, 1.130238, 1.150051, 1.170207", \
            "1.080338, 1.082237, 1.090094, 1.104430, 1.122383, 1.142195, 1.162351", \
            "1.065999, 1.067897, 1.075755, 1.090090, 1.108043, 1.127855, 1.148012", \
            "1.048049, 1.049947, 1.057805, 1.072140, 1.090093, 1.109905, 1.130062", \
            "1.028238, 1.030137, 1.037994, 1.052330, 1.070282, 1.090094, 1.110251", \
            "1.008078, 1.009977, 1.017834, 1.032170, 1.050123, 1.069935, 1.090092" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & !EMAA[2] & EMAA[1] & !EMAA[0] & !EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq0aEMAWA1eq0aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & !EMAA[2] & EMAA[1] & !EMAA[0] & EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq0aEMAWA1eq1aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.174741, 1.176640, 1.184497, 1.198833, 1.216786, 1.236598, 1.256755", \
            "1.172843, 1.174742, 1.182599, 1.196935, 1.214888, 1.234700, 1.254857", \
            "1.164987, 1.166886, 1.174743, 1.189079, 1.207032, 1.226844, 1.247001", \
            "1.150648, 1.152547, 1.160404, 1.174739, 1.192692, 1.212504, 1.232661", \
            "1.132698, 1.134596, 1.142454, 1.156789, 1.174742, 1.194554, 1.214711", \
            "1.112887, 1.114786, 1.122643, 1.136979, 1.154932, 1.174744, 1.194901", \
            "1.092728, 1.094626, 1.102484, 1.116819, 1.134772, 1.154584, 1.174741" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & !EMAA[2] & EMAA[1] & !EMAA[0] & EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq0aEMAWA1eq1aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & !EMAA[2] & EMAA[1] & !EMAA[0] & EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq0aEMAWA1eq1aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.239118, 1.241017, 1.248874, 1.263210, 1.281162, 1.300975, 1.321131", \
            "1.237220, 1.239118, 1.246976, 1.261311, 1.279264, 1.299076, 1.319233", \
            "1.229364, 1.231263, 1.239120, 1.253456, 1.271409, 1.291221, 1.311377", \
            "1.215025, 1.216923, 1.224781, 1.239116, 1.257069, 1.276881, 1.297038", \
            "1.197075, 1.198973, 1.206830, 1.221166, 1.239119, 1.258931, 1.279088", \
            "1.177264, 1.179162, 1.187020, 1.201355, 1.219308, 1.239120, 1.259277", \
            "1.157104, 1.159003, 1.166860, 1.181196, 1.199149, 1.218961, 1.239118" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & !EMAA[2] & EMAA[1] & !EMAA[0] & EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq0aEMAWA1eq1aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & !EMAA[2] & EMAA[1] & EMAA[0] & !EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq1aEMAWA1eq0aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.894010, 0.895908, 0.903766, 0.918101, 0.936054, 0.955866, 0.976023", \
            "0.892112, 0.894010, 0.901868, 0.916203, 0.934156, 0.953968, 0.974125", \
            "0.884256, 0.886154, 0.894012, 0.908347, 0.926300, 0.946112, 0.966269", \
            "0.869916, 0.871815, 0.879672, 0.894008, 0.911961, 0.931773, 0.951930", \
            "0.851966, 0.853865, 0.861722, 0.876058, 0.894011, 0.913823, 0.933980", \
            "0.832156, 0.834054, 0.841911, 0.856247, 0.874200, 0.894012, 0.914169", \
            "0.811996, 0.813895, 0.821752, 0.836088, 0.854041, 0.873853, 0.894009" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & !EMAA[2] & EMAA[1] & EMAA[0] & !EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq1aEMAWA1eq0aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & !EMAA[2] & EMAA[1] & EMAA[0] & !EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq1aEMAWA1eq0aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.159520, 1.161418, 1.169276, 1.183611, 1.201564, 1.221376, 1.241533", \
            "1.157622, 1.159520, 1.167378, 1.181713, 1.199666, 1.219478, 1.239635", \
            "1.149766, 1.151664, 1.159522, 1.173857, 1.191810, 1.211622, 1.231779", \
            "1.135426, 1.137325, 1.145182, 1.159518, 1.177471, 1.197283, 1.217440", \
            "1.117476, 1.119375, 1.127232, 1.141568, 1.159521, 1.179333, 1.199490", \
            "1.097666, 1.099564, 1.107422, 1.121757, 1.139710, 1.159522, 1.179679", \
            "1.077506, 1.079405, 1.087262, 1.101598, 1.119551, 1.139363, 1.159520" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & !EMAA[2] & EMAA[1] & EMAA[0] & !EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq1aEMAWA1eq0aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & !EMAA[2] & EMAA[1] & EMAA[0] & EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq1aEMAWA1eq1aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.244169, 1.246068, 1.253925, 1.268261, 1.286213, 1.306025, 1.326182", \
            "1.242271, 1.244169, 1.252027, 1.266362, 1.284315, 1.304127, 1.324284", \
            "1.234415, 1.236314, 1.244171, 1.258507, 1.276459, 1.296271, 1.316428", \
            "1.220076, 1.221974, 1.229832, 1.244167, 1.262120, 1.281932, 1.302089", \
            "1.202126, 1.204024, 1.211881, 1.226217, 1.244170, 1.263982, 1.284139", \
            "1.182315, 1.184213, 1.192071, 1.206406, 1.224359, 1.244171, 1.264328", \
            "1.162155, 1.164054, 1.171911, 1.186247, 1.204200, 1.224012, 1.244169" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & !EMAA[2] & EMAA[1] & EMAA[0] & EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq1aEMAWA1eq1aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & !EMAA[2] & EMAA[1] & EMAA[0] & EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq1aEMAWA1eq1aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.308546, 1.310444, 1.318302, 1.332637, 1.350590, 1.370402, 1.390559", \
            "1.306648, 1.308546, 1.316403, 1.330739, 1.348692, 1.368504, 1.388661", \
            "1.298792, 1.300690, 1.308548, 1.322883, 1.340836, 1.360648, 1.380805", \
            "1.284452, 1.286351, 1.294208, 1.308544, 1.326497, 1.346309, 1.366466", \
            "1.266502, 1.268401, 1.276258, 1.290594, 1.308547, 1.328359, 1.348516", \
            "1.246692, 1.248590, 1.256447, 1.270783, 1.288736, 1.308548, 1.328705", \
            "1.226532, 1.228431, 1.236288, 1.250624, 1.268577, 1.288389, 1.308545" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & !EMAA[2] & EMAA[1] & EMAA[0] & EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq1aEMAWA1eq1aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & EMAA[2] & !EMAA[1] & !EMAA[0] & !EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq0aEMAWA1eq0aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.026732, 1.028630, 1.036487, 1.050823, 1.068776, 1.088588, 1.108745", \
            "1.024833, 1.026732, 1.034589, 1.048925, 1.066878, 1.086690, 1.106847", \
            "1.016978, 1.018876, 1.026733, 1.041069, 1.059022, 1.078834, 1.098991", \
            "1.002638, 1.004537, 1.012394, 1.026730, 1.044683, 1.064495, 1.084652", \
            "0.984688, 0.986587, 0.994444, 1.008780, 1.026733, 1.046545, 1.066701", \
            "0.964877, 0.966776, 0.974633, 0.988969, 1.006922, 1.026734, 1.046891", \
            "0.944718, 0.946617, 0.954474, 0.968809, 0.986762, 1.006574, 1.026731" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & EMAA[2] & !EMAA[1] & !EMAA[0] & !EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq0aEMAWA1eq0aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & EMAA[2] & !EMAA[1] & !EMAA[0] & !EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq0aEMAWA1eq0aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.292242, 1.294140, 1.301998, 1.316333, 1.334286, 1.354098, 1.374255", \
            "1.290344, 1.292242, 1.300099, 1.314435, 1.332388, 1.352200, 1.372357", \
            "1.282488, 1.284386, 1.292244, 1.306579, 1.324532, 1.344344, 1.364501", \
            "1.268148, 1.270047, 1.277904, 1.292240, 1.310193, 1.330005, 1.350162", \
            "1.250198, 1.252097, 1.259954, 1.274290, 1.292243, 1.312055, 1.332212", \
            "1.230388, 1.232286, 1.240143, 1.254479, 1.272432, 1.292244, 1.312401", \
            "1.210228, 1.212127, 1.219984, 1.234320, 1.252272, 1.272085, 1.292241" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & EMAA[2] & !EMAA[1] & !EMAA[0] & !EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq0aEMAWA1eq0aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & EMAA[2] & !EMAA[1] & !EMAA[0] & EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq0aEMAWA1eq1aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.376891, 1.378789, 1.386647, 1.400982, 1.418935, 1.438747, 1.458904", \
            "1.374993, 1.376891, 1.384749, 1.399084, 1.417037, 1.436849, 1.457006", \
            "1.367137, 1.369035, 1.376893, 1.391228, 1.409181, 1.428993, 1.449150", \
            "1.352797, 1.354696, 1.362553, 1.376889, 1.394842, 1.414654, 1.434811", \
            "1.334847, 1.336746, 1.344603, 1.358939, 1.376892, 1.396704, 1.416861", \
            "1.315037, 1.316935, 1.324793, 1.339128, 1.357081, 1.376893, 1.397050", \
            "1.294877, 1.296776, 1.304633, 1.318969, 1.336922, 1.356734, 1.376891" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & EMAA[2] & !EMAA[1] & !EMAA[0] & EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq0aEMAWA1eq1aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & EMAA[2] & !EMAA[1] & !EMAA[0] & EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq0aEMAWA1eq1aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.441268, 1.443166, 1.451023, 1.465359, 1.483312, 1.503124, 1.523281", \
            "1.439369, 1.441268, 1.449125, 1.463461, 1.481414, 1.501226, 1.521383", \
            "1.431514, 1.433412, 1.441269, 1.455605, 1.473558, 1.493370, 1.513527", \
            "1.417174, 1.419073, 1.426930, 1.441266, 1.459219, 1.479031, 1.499188", \
            "1.399224, 1.401123, 1.408980, 1.423316, 1.441269, 1.461081, 1.481237", \
            "1.379413, 1.381312, 1.389169, 1.403505, 1.421458, 1.441270, 1.461427", \
            "1.359254, 1.361152, 1.369010, 1.383345, 1.401298, 1.421110, 1.441267" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & EMAA[2] & !EMAA[1] & !EMAA[0] & EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq0aEMAWA1eq1aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & EMAA[2] & !EMAA[1] & EMAA[0] & !EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq1aEMAWA1eq0aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.087180, 1.089079, 1.096936, 1.111272, 1.129225, 1.149037, 1.169194", \
            "1.085282, 1.087181, 1.095038, 1.109374, 1.127327, 1.147139, 1.167295", \
            "1.077426, 1.079325, 1.087182, 1.101518, 1.119471, 1.139283, 1.159440", \
            "1.063087, 1.064985, 1.072843, 1.087178, 1.105131, 1.124943, 1.145100", \
            "1.045137, 1.047035, 1.054893, 1.069228, 1.087181, 1.106993, 1.127150", \
            "1.025326, 1.027225, 1.035082, 1.049418, 1.067371, 1.087183, 1.107339", \
            "1.005167, 1.007065, 1.014923, 1.029258, 1.047211, 1.067023, 1.087180" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & EMAA[2] & !EMAA[1] & EMAA[0] & !EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq1aEMAWA1eq0aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & EMAA[2] & !EMAA[1] & EMAA[0] & !EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq1aEMAWA1eq0aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.352690, 1.354589, 1.362446, 1.376782, 1.394735, 1.414547, 1.434704", \
            "1.350792, 1.352691, 1.360548, 1.374884, 1.392837, 1.412649, 1.432806", \
            "1.342936, 1.344835, 1.352692, 1.367028, 1.384981, 1.404793, 1.424950", \
            "1.328597, 1.330496, 1.338353, 1.352689, 1.370641, 1.390453, 1.410610", \
            "1.310647, 1.312545, 1.320403, 1.334738, 1.352691, 1.372503, 1.392660", \
            "1.290836, 1.292735, 1.300592, 1.314928, 1.332881, 1.352693, 1.372850", \
            "1.270677, 1.272575, 1.280433, 1.294768, 1.312721, 1.332533, 1.352690" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & EMAA[2] & !EMAA[1] & EMAA[0] & !EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq1aEMAWA1eq0aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & EMAA[2] & !EMAA[1] & EMAA[0] & EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq1aEMAWA1eq1aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.437340, 1.439238, 1.447095, 1.461431, 1.479384, 1.499196, 1.519353", \
            "1.435441, 1.437340, 1.445197, 1.459533, 1.477486, 1.497298, 1.517455", \
            "1.427586, 1.429484, 1.437341, 1.451677, 1.469630, 1.489442, 1.509599", \
            "1.413246, 1.415145, 1.423002, 1.437338, 1.455291, 1.475103, 1.495260", \
            "1.395296, 1.397195, 1.405052, 1.419388, 1.437341, 1.457153, 1.477309", \
            "1.375485, 1.377384, 1.385241, 1.399577, 1.417530, 1.437342, 1.457499", \
            "1.355326, 1.357224, 1.365082, 1.379417, 1.397370, 1.417182, 1.437339" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & EMAA[2] & !EMAA[1] & EMAA[0] & EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq1aEMAWA1eq1aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & EMAA[2] & !EMAA[1] & EMAA[0] & EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq1aEMAWA1eq1aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.501716, 1.503615, 1.511472, 1.525808, 1.543761, 1.563573, 1.583730", \
            "1.499818, 1.501717, 1.509574, 1.523910, 1.541863, 1.561675, 1.581831", \
            "1.491962, 1.493861, 1.501718, 1.516054, 1.534007, 1.553819, 1.573976", \
            "1.477623, 1.479521, 1.487379, 1.501714, 1.519667, 1.539479, 1.559636", \
            "1.459673, 1.461571, 1.469429, 1.483764, 1.501717, 1.521529, 1.541686", \
            "1.439862, 1.441761, 1.449618, 1.463954, 1.481907, 1.501719, 1.521875", \
            "1.419703, 1.421601, 1.429458, 1.443794, 1.461747, 1.481559, 1.501716" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & EMAA[2] & !EMAA[1] & EMAA[0] & EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq1aEMAWA1eq1aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & EMAA[2] & EMAA[1] & !EMAA[0] & !EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq0aEMAWA1eq0aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.175808, 1.177707, 1.185564, 1.199900, 1.217852, 1.237664, 1.257821", \
            "1.173910, 1.175808, 1.183666, 1.198001, 1.215954, 1.235766, 1.255923", \
            "1.166054, 1.167953, 1.175810, 1.190146, 1.208098, 1.227910, 1.248067", \
            "1.151715, 1.153613, 1.161471, 1.175806, 1.193759, 1.213571, 1.233728", \
            "1.133765, 1.135663, 1.143520, 1.157856, 1.175809, 1.195621, 1.215778", \
            "1.113954, 1.115852, 1.123710, 1.138045, 1.155998, 1.175810, 1.195967", \
            "1.093794, 1.095693, 1.103550, 1.117886, 1.135839, 1.155651, 1.175808" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & EMAA[2] & EMAA[1] & !EMAA[0] & !EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq0aEMAWA1eq0aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & EMAA[2] & EMAA[1] & !EMAA[0] & !EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq0aEMAWA1eq0aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.441318, 1.443217, 1.451074, 1.465410, 1.483363, 1.503175, 1.523331", \
            "1.439420, 1.441319, 1.449176, 1.463511, 1.481464, 1.501276, 1.521433", \
            "1.431564, 1.433463, 1.441320, 1.455656, 1.473609, 1.493421, 1.513577", \
            "1.417225, 1.419123, 1.426981, 1.441316, 1.459269, 1.479081, 1.499238", \
            "1.399275, 1.401173, 1.409030, 1.423366, 1.441319, 1.461131, 1.481288", \
            "1.379464, 1.381362, 1.389220, 1.403555, 1.421508, 1.441320, 1.461477", \
            "1.359304, 1.361203, 1.369060, 1.383396, 1.401349, 1.421161, 1.441318" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & EMAA[2] & EMAA[1] & !EMAA[0] & !EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq0aEMAWA1eq0aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & EMAA[2] & EMAA[1] & !EMAA[0] & EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq0aEMAWA1eq1aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.525967, 1.527866, 1.535723, 1.550059, 1.568012, 1.587824, 1.607981", \
            "1.524069, 1.525968, 1.533825, 1.548161, 1.566114, 1.585926, 1.606082", \
            "1.516213, 1.518112, 1.525969, 1.540305, 1.558258, 1.578070, 1.598227", \
            "1.501874, 1.503772, 1.511630, 1.525965, 1.543918, 1.563730, 1.583887", \
            "1.483924, 1.485822, 1.493680, 1.508015, 1.525968, 1.545780, 1.565937", \
            "1.464113, 1.466012, 1.473869, 1.488205, 1.506158, 1.525970, 1.546126", \
            "1.443954, 1.445852, 1.453709, 1.468045, 1.485998, 1.505810, 1.525967" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & EMAA[2] & EMAA[1] & !EMAA[0] & EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq0aEMAWA1eq1aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & EMAA[2] & EMAA[1] & !EMAA[0] & EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq0aEMAWA1eq1aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.590344, 1.592243, 1.600100, 1.614436, 1.632388, 1.652200, 1.672357", \
            "1.588446, 1.590344, 1.598202, 1.612537, 1.630490, 1.650302, 1.670459", \
            "1.580590, 1.582489, 1.590346, 1.604682, 1.622634, 1.642446, 1.662603", \
            "1.566251, 1.568149, 1.576006, 1.590342, 1.608295, 1.628107, 1.648264", \
            "1.548301, 1.550199, 1.558056, 1.572392, 1.590345, 1.610157, 1.630314", \
            "1.528490, 1.530388, 1.538246, 1.552581, 1.570534, 1.590346, 1.610503", \
            "1.508330, 1.510229, 1.518086, 1.532422, 1.550375, 1.570187, 1.590344" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & EMAA[2] & EMAA[1] & !EMAA[0] & EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq0aEMAWA1eq1aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & EMAA[2] & EMAA[1] & EMAA[0] & !EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq1aEMAWA1eq0aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.251286, 1.253185, 1.261042, 1.275378, 1.293331, 1.313143, 1.333299", \
            "1.249388, 1.251287, 1.259144, 1.273480, 1.291433, 1.311245, 1.331401", \
            "1.241532, 1.243431, 1.251288, 1.265624, 1.283577, 1.303389, 1.323545", \
            "1.227193, 1.229091, 1.236949, 1.251284, 1.269237, 1.289049, 1.309206", \
            "1.209243, 1.211141, 1.218999, 1.233334, 1.251287, 1.271099, 1.291256", \
            "1.189432, 1.191331, 1.199188, 1.213524, 1.231476, 1.251289, 1.271445", \
            "1.169273, 1.171171, 1.179028, 1.193364, 1.211317, 1.231129, 1.251286" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & EMAA[2] & EMAA[1] & EMAA[0] & !EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq1aEMAWA1eq0aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & EMAA[2] & EMAA[1] & EMAA[0] & !EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq1aEMAWA1eq0aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.516796, 1.518695, 1.526552, 1.540888, 1.558841, 1.578653, 1.598810", \
            "1.514898, 1.516797, 1.524654, 1.538990, 1.556943, 1.576755, 1.596911", \
            "1.507042, 1.508941, 1.516798, 1.531134, 1.549087, 1.568899, 1.589056", \
            "1.492703, 1.494601, 1.502459, 1.516794, 1.534747, 1.554559, 1.574716", \
            "1.474753, 1.476651, 1.484509, 1.498844, 1.516797, 1.536609, 1.556766", \
            "1.454942, 1.456841, 1.464698, 1.479034, 1.496987, 1.516799, 1.536955", \
            "1.434783, 1.436681, 1.444538, 1.458874, 1.476827, 1.496639, 1.516796" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & EMAA[2] & EMAA[1] & EMAA[0] & !EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq1aEMAWA1eq0aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & EMAA[2] & EMAA[1] & EMAA[0] & EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq1aEMAWA1eq1aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.601445, 1.603344, 1.611201, 1.625537, 1.643490, 1.663302, 1.683459", \
            "1.599547, 1.601446, 1.609303, 1.623639, 1.641592, 1.661404, 1.681561", \
            "1.591691, 1.593590, 1.601447, 1.615783, 1.633736, 1.653548, 1.673705", \
            "1.577352, 1.579251, 1.587108, 1.601444, 1.619397, 1.639209, 1.659365", \
            "1.559402, 1.561301, 1.569158, 1.583493, 1.601446, 1.621258, 1.641415", \
            "1.539591, 1.541490, 1.549347, 1.563683, 1.581636, 1.601448, 1.621605", \
            "1.519432, 1.521330, 1.529188, 1.543523, 1.561476, 1.581288, 1.601445" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & EMAA[2] & EMAA[1] & EMAA[0] & EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq1aEMAWA1eq1aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & EMAA[2] & EMAA[1] & EMAA[0] & EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq1aEMAWA1eq1aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.665822, 1.667721, 1.675578, 1.689914, 1.707867, 1.727679, 1.747835", \
            "1.663924, 1.665823, 1.673680, 1.688016, 1.705969, 1.725781, 1.745937", \
            "1.656068, 1.657967, 1.665824, 1.680160, 1.698113, 1.717925, 1.738081", \
            "1.641729, 1.643627, 1.651485, 1.665820, 1.683773, 1.703585, 1.723742", \
            "1.623779, 1.625677, 1.633535, 1.647870, 1.665823, 1.685635, 1.705792", \
            "1.603968, 1.605867, 1.613724, 1.628060, 1.646012, 1.665824, 1.685981", \
            "1.583808, 1.585707, 1.593564, 1.607900, 1.625853, 1.645665, 1.665822" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & EMAA[2] & EMAA[1] & EMAA[0] & EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq1aEMAWA1eq1aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      minimum_period() {
        constraint : 1.462;
        when : "RET1N & !EMAA[2] & !EMAA[1] & !EMAA[0] & !EMAWA[1] & !EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq0aEMAWA1eq0aEMAWA0eq0aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.482;
        when : "RET1N & !EMAA[2] & !EMAA[1] & EMAA[0] & !EMAWA[1] & !EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq1aEMAWA1eq0aEMAWA0eq0aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.531;
        when : "RET1N & !EMAA[2] & EMAA[1] & !EMAA[0] & !EMAWA[1] & !EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq0aEMAWA1eq0aEMAWA0eq0aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.602;
        when : "RET1N & !EMAA[2] & EMAA[1] & EMAA[0] & !EMAWA[1] & !EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq1aEMAWA1eq0aEMAWA0eq0aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.736;
        when : "RET1N & !EMAA[2] & !EMAA[1] & !EMAA[0] & !EMAWA[1] & EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq0aEMAWA1eq0aEMAWA0eq1aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.739;
        when : "RET1N & EMAA[2] & !EMAA[1] & !EMAA[0] & !EMAWA[1] & !EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq0aEMAWA1eq0aEMAWA0eq0aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.756;
        when : "RET1N & !EMAA[2] & !EMAA[1] & EMAA[0] & !EMAWA[1] & EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq1aEMAWA1eq0aEMAWA0eq1aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.801;
        when : "RET1N & EMAA[2] & !EMAA[1] & EMAA[0] & !EMAWA[1] & !EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq1aEMAWA1eq0aEMAWA0eq0aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.804;
        when : "RET1N & !EMAA[2] & EMAA[1] & !EMAA[0] & !EMAWA[1] & EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq0aEMAWA1eq0aEMAWA0eq1aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.823;
        when : "RET1N & !EMAA[2] & !EMAA[1] & !EMAA[0] & EMAWA[1] & !EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq0aEMAWA1eq1aEMAWA0eq0aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.843;
        when : "RET1N & !EMAA[2] & !EMAA[1] & EMAA[0] & EMAWA[1] & !EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq1aEMAWA1eq1aEMAWA0eq0aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.876;
        when : "RET1N & !EMAA[2] & EMAA[1] & EMAA[0] & !EMAWA[1] & EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq1aEMAWA1eq0aEMAWA0eq1aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.889;
        when : "RET1N & !EMAA[2] & !EMAA[1] & !EMAA[0] & EMAWA[1] & EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq0aEMAWA1eq1aEMAWA0eq1aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.892;
        when : "RET1N & !EMAA[2] & EMAA[1] & !EMAA[0] & EMAWA[1] & !EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq0aEMAWA1eq1aEMAWA0eq0aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.893;
        when : "RET1N & EMAA[2] & EMAA[1] & !EMAA[0] & !EMAWA[1] & !EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq0aEMAWA1eq0aEMAWA0eq0aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.909;
        when : "RET1N & !EMAA[2] & !EMAA[1] & EMAA[0] & EMAWA[1] & EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq1aEMAWA1eq1aEMAWA0eq1aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.958;
        when : "RET1N & !EMAA[2] & EMAA[1] & !EMAA[0] & EMAWA[1] & EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq0aEMAWA1eq1aEMAWA0eq1aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.963;
        when : "RET1N & !EMAA[2] & EMAA[1] & EMAA[0] & EMAWA[1] & !EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq1aEMAWA1eq1aEMAWA0eq0aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.970;
        when : "RET1N & EMAA[2] & EMAA[1] & EMAA[0] & !EMAWA[1] & !EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq1aEMAWA1eq0aEMAWA0eq0aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 2.013;
        when : "RET1N & EMAA[2] & !EMAA[1] & !EMAA[0] & !EMAWA[1] & EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq0aEMAWA1eq0aEMAWA0eq1aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 2.029;
        when : "RET1N & !EMAA[2] & EMAA[1] & EMAA[0] & EMAWA[1] & EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq1aEMAWA1eq1aEMAWA0eq1aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 2.075;
        when : "RET1N & EMAA[2] & !EMAA[1] & EMAA[0] & !EMAWA[1] & EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq1aEMAWA1eq0aEMAWA0eq1aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 2.100;
        when : "RET1N & EMAA[2] & !EMAA[1] & !EMAA[0] & EMAWA[1] & !EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq0aEMAWA1eq1aEMAWA0eq0aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 2.162;
        when : "RET1N & EMAA[2] & !EMAA[1] & EMAA[0] & EMAWA[1] & !EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq1aEMAWA1eq1aEMAWA0eq0aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 2.166;
        when : "RET1N & EMAA[2] & !EMAA[1] & !EMAA[0] & EMAWA[1] & EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq0aEMAWA1eq1aEMAWA0eq1aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 2.166;
        when : "RET1N & EMAA[2] & EMAA[1] & !EMAA[0] & !EMAWA[1] & EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq0aEMAWA1eq0aEMAWA0eq1aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 2.228;
        when : "RET1N & EMAA[2] & !EMAA[1] & EMAA[0] & EMAWA[1] & EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq1aEMAWA1eq1aEMAWA0eq1aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 2.244;
        when : "RET1N & EMAA[2] & EMAA[1] & EMAA[0] & !EMAWA[1] & EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq1aEMAWA1eq0aEMAWA0eq1aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 2.253;
        when : "RET1N & EMAA[2] & EMAA[1] & !EMAA[0] & EMAWA[1] & !EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq0aEMAWA1eq1aEMAWA0eq0aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 2.320;
        when : "RET1N & EMAA[2] & EMAA[1] & !EMAA[0] & EMAWA[1] & EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq0aEMAWA1eq1aEMAWA0eq1aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 2.331;
        when : "RET1N & EMAA[2] & EMAA[1] & EMAA[0] & EMAWA[1] & !EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq1aEMAWA1eq1aEMAWA0eq0aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 2.397;
        when : "RET1N & EMAA[2] & EMAA[1] & EMAA[0] & EMAWA[1] & EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq1aEMAWA1eq1aEMAWA0eq1aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & WENA) + (!TCENA & !TENA \
                & TWENA)) & !EMAA[2] & !EMAA[1] & !EMAA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("11.725796, 11.725796, 11.725796, 11.725796, 11.725796, 11.725796, 11.725796");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.027231, 0.027231, 0.027231, 0.027231, 0.027231, 0.027231, 0.027231");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & WENA) + (!TCENA & !TENA \
                & TWENA)) & !EMAA[2] & !EMAA[1] & EMAA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("11.840453, 11.840453, 11.840453, 11.840453, 11.840453, 11.840453, 11.840453");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.027231, 0.027231, 0.027231, 0.027231, 0.027231, 0.027231, 0.027231");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & WENA) + (!TCENA & !TENA \
                & TWENA)) & !EMAA[2] & EMAA[1] & !EMAA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("11.955109, 11.955109, 11.955109, 11.955109, 11.955109, 11.955109, 11.955109");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.027231, 0.027231, 0.027231, 0.027231, 0.027231, 0.027231, 0.027231");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & WENA) + (!TCENA & !TENA \
                & TWENA)) & !EMAA[2] & EMAA[1] & EMAA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("12.069766, 12.069766, 12.069766, 12.069766, 12.069766, 12.069766, 12.069766");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.027231, 0.027231, 0.027231, 0.027231, 0.027231, 0.027231, 0.027231");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & WENA) + (!TCENA & !TENA \
                & TWENA)) & EMAA[2] & !EMAA[1] & !EMAA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("12.184423, 12.184423, 12.184423, 12.184423, 12.184423, 12.184423, 12.184423");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.027231, 0.027231, 0.027231, 0.027231, 0.027231, 0.027231, 0.027231");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & WENA) + (!TCENA & !TENA \
                & TWENA)) & EMAA[2] & !EMAA[1] & EMAA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("12.299080, 12.299080, 12.299080, 12.299080, 12.299080, 12.299080, 12.299080");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.027231, 0.027231, 0.027231, 0.027231, 0.027231, 0.027231, 0.027231");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & WENA) + (!TCENA & !TENA \
                & TWENA)) & EMAA[2] & EMAA[1] & !EMAA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("12.413736, 12.413736, 12.413736, 12.413736, 12.413736, 12.413736, 12.413736");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.027231, 0.027231, 0.027231, 0.027231, 0.027231, 0.027231, 0.027231");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & WENA) + (!TCENA & !TENA \
                & TWENA)) & EMAA[2] & EMAA[1] & EMAA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("12.528393, 12.528393, 12.528393, 12.528393, 12.528393, 12.528393, 12.528393");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.027231, 0.027231, 0.027231, 0.027231, 0.027231, 0.027231, 0.027231");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & !EMAA[2] & !EMAA[1] & !EMAA[0] & \
                !EMAWA[1] & !EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("12.885370, 12.885370, 12.885370, 12.885370, 12.885370, 12.885370, 12.885370");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.027231, 0.027231, 0.027231, 0.027231, 0.027231, 0.027231, 0.027231");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & !EMAA[2] & !EMAA[1] & !EMAA[0] & \
                !EMAWA[1] & EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("12.885370, 12.885370, 12.885370, 12.885370, 12.885370, 12.885370, 12.885370");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.027231, 0.027231, 0.027231, 0.027231, 0.027231, 0.027231, 0.027231");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & !EMAA[2] & !EMAA[1] & !EMAA[0] & \
                EMAWA[1] & !EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("12.885370, 12.885370, 12.885370, 12.885370, 12.885370, 12.885370, 12.885370");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.027231, 0.027231, 0.027231, 0.027231, 0.027231, 0.027231, 0.027231");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & !EMAA[2] & !EMAA[1] & !EMAA[0] & \
                EMAWA[1] & EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("12.885370, 12.885370, 12.885370, 12.885370, 12.885370, 12.885370, 12.885370");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.027231, 0.027231, 0.027231, 0.027231, 0.027231, 0.027231, 0.027231");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & !EMAA[2] & !EMAA[1] & EMAA[0] & !EMAWA[1] \
                & !EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("13.011492, 13.011492, 13.011492, 13.011492, 13.011492, 13.011492, 13.011492");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.027231, 0.027231, 0.027231, 0.027231, 0.027231, 0.027231, 0.027231");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & !EMAA[2] & !EMAA[1] & EMAA[0] & !EMAWA[1] \
                & EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("13.011492, 13.011492, 13.011492, 13.011492, 13.011492, 13.011492, 13.011492");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.027231, 0.027231, 0.027231, 0.027231, 0.027231, 0.027231, 0.027231");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & !EMAA[2] & !EMAA[1] & EMAA[0] & EMAWA[1] \
                & !EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("13.011492, 13.011492, 13.011492, 13.011492, 13.011492, 13.011492, 13.011492");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.027231, 0.027231, 0.027231, 0.027231, 0.027231, 0.027231, 0.027231");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & !EMAA[2] & !EMAA[1] & EMAA[0] & EMAWA[1] \
                & EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("13.011492, 13.011492, 13.011492, 13.011492, 13.011492, 13.011492, 13.011492");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.027231, 0.027231, 0.027231, 0.027231, 0.027231, 0.027231, 0.027231");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & !EMAA[2] & EMAA[1] & !EMAA[0] & !EMAWA[1] \
                & !EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("13.137614, 13.137614, 13.137614, 13.137614, 13.137614, 13.137614, 13.137614");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.027231, 0.027231, 0.027231, 0.027231, 0.027231, 0.027231, 0.027231");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & !EMAA[2] & EMAA[1] & !EMAA[0] & !EMAWA[1] \
                & EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("13.137614, 13.137614, 13.137614, 13.137614, 13.137614, 13.137614, 13.137614");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.027231, 0.027231, 0.027231, 0.027231, 0.027231, 0.027231, 0.027231");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & !EMAA[2] & EMAA[1] & !EMAA[0] & EMAWA[1] \
                & !EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("13.137614, 13.137614, 13.137614, 13.137614, 13.137614, 13.137614, 13.137614");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.027231, 0.027231, 0.027231, 0.027231, 0.027231, 0.027231, 0.027231");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & !EMAA[2] & EMAA[1] & !EMAA[0] & EMAWA[1] \
                & EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("13.137614, 13.137614, 13.137614, 13.137614, 13.137614, 13.137614, 13.137614");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.027231, 0.027231, 0.027231, 0.027231, 0.027231, 0.027231, 0.027231");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & !EMAA[2] & EMAA[1] & EMAA[0] & !EMAWA[1] \
                & !EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("13.263737, 13.263737, 13.263737, 13.263737, 13.263737, 13.263737, 13.263737");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.027231, 0.027231, 0.027231, 0.027231, 0.027231, 0.027231, 0.027231");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & !EMAA[2] & EMAA[1] & EMAA[0] & !EMAWA[1] \
                & EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("13.263737, 13.263737, 13.263737, 13.263737, 13.263737, 13.263737, 13.263737");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.027231, 0.027231, 0.027231, 0.027231, 0.027231, 0.027231, 0.027231");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & !EMAA[2] & EMAA[1] & EMAA[0] & EMAWA[1] \
                & !EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("13.263737, 13.263737, 13.263737, 13.263737, 13.263737, 13.263737, 13.263737");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.027231, 0.027231, 0.027231, 0.027231, 0.027231, 0.027231, 0.027231");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & !EMAA[2] & EMAA[1] & EMAA[0] & EMAWA[1] \
                & EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("13.263737, 13.263737, 13.263737, 13.263737, 13.263737, 13.263737, 13.263737");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.027231, 0.027231, 0.027231, 0.027231, 0.027231, 0.027231, 0.027231");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & EMAA[2] & !EMAA[1] & !EMAA[0] & !EMAWA[1] \
                & !EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("13.389859, 13.389859, 13.389859, 13.389859, 13.389859, 13.389859, 13.389859");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.027231, 0.027231, 0.027231, 0.027231, 0.027231, 0.027231, 0.027231");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & EMAA[2] & !EMAA[1] & !EMAA[0] & !EMAWA[1] \
                & EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("13.389859, 13.389859, 13.389859, 13.389859, 13.389859, 13.389859, 13.389859");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.027231, 0.027231, 0.027231, 0.027231, 0.027231, 0.027231, 0.027231");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & EMAA[2] & !EMAA[1] & !EMAA[0] & EMAWA[1] \
                & !EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("13.389859, 13.389859, 13.389859, 13.389859, 13.389859, 13.389859, 13.389859");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.027231, 0.027231, 0.027231, 0.027231, 0.027231, 0.027231, 0.027231");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & EMAA[2] & !EMAA[1] & !EMAA[0] & EMAWA[1] \
                & EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("13.389859, 13.389859, 13.389859, 13.389859, 13.389859, 13.389859, 13.389859");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.027231, 0.027231, 0.027231, 0.027231, 0.027231, 0.027231, 0.027231");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & EMAA[2] & !EMAA[1] & EMAA[0] & !EMAWA[1] \
                & !EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("13.515982, 13.515982, 13.515982, 13.515982, 13.515982, 13.515982, 13.515982");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.027231, 0.027231, 0.027231, 0.027231, 0.027231, 0.027231, 0.027231");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & EMAA[2] & !EMAA[1] & EMAA[0] & !EMAWA[1] \
                & EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("13.515982, 13.515982, 13.515982, 13.515982, 13.515982, 13.515982, 13.515982");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.027231, 0.027231, 0.027231, 0.027231, 0.027231, 0.027231, 0.027231");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & EMAA[2] & !EMAA[1] & EMAA[0] & EMAWA[1] \
                & !EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("13.515982, 13.515982, 13.515982, 13.515982, 13.515982, 13.515982, 13.515982");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.027231, 0.027231, 0.027231, 0.027231, 0.027231, 0.027231, 0.027231");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & EMAA[2] & !EMAA[1] & EMAA[0] & EMAWA[1] \
                & EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("13.515982, 13.515982, 13.515982, 13.515982, 13.515982, 13.515982, 13.515982");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.027231, 0.027231, 0.027231, 0.027231, 0.027231, 0.027231, 0.027231");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & EMAA[2] & EMAA[1] & !EMAA[0] & !EMAWA[1] \
                & !EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("13.642104, 13.642104, 13.642104, 13.642104, 13.642104, 13.642104, 13.642104");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.027231, 0.027231, 0.027231, 0.027231, 0.027231, 0.027231, 0.027231");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & EMAA[2] & EMAA[1] & !EMAA[0] & !EMAWA[1] \
                & EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("13.642104, 13.642104, 13.642104, 13.642104, 13.642104, 13.642104, 13.642104");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.027231, 0.027231, 0.027231, 0.027231, 0.027231, 0.027231, 0.027231");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & EMAA[2] & EMAA[1] & !EMAA[0] & EMAWA[1] \
                & !EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("13.642104, 13.642104, 13.642104, 13.642104, 13.642104, 13.642104, 13.642104");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.027231, 0.027231, 0.027231, 0.027231, 0.027231, 0.027231, 0.027231");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & EMAA[2] & EMAA[1] & !EMAA[0] & EMAWA[1] \
                & EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("13.642104, 13.642104, 13.642104, 13.642104, 13.642104, 13.642104, 13.642104");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.027231, 0.027231, 0.027231, 0.027231, 0.027231, 0.027231, 0.027231");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & EMAA[2] & EMAA[1] & EMAA[0] & !EMAWA[1] \
                & !EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("13.768226, 13.768226, 13.768226, 13.768226, 13.768226, 13.768226, 13.768226");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.027231, 0.027231, 0.027231, 0.027231, 0.027231, 0.027231, 0.027231");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & EMAA[2] & EMAA[1] & EMAA[0] & !EMAWA[1] \
                & EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("13.768226, 13.768226, 13.768226, 13.768226, 13.768226, 13.768226, 13.768226");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.027231, 0.027231, 0.027231, 0.027231, 0.027231, 0.027231, 0.027231");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & EMAA[2] & EMAA[1] & EMAA[0] & EMAWA[1] \
                & !EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("13.768226, 13.768226, 13.768226, 13.768226, 13.768226, 13.768226, 13.768226");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.027231, 0.027231, 0.027231, 0.027231, 0.027231, 0.027231, 0.027231");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & EMAA[2] & EMAA[1] & EMAA[0] & EMAWA[1] \
                & EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("13.768226, 13.768226, 13.768226, 13.768226, 13.768226, 13.768226, 13.768226");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.027231, 0.027231, 0.027231, 0.027231, 0.027231, 0.027231, 0.027231");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!RET1N";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.016950, 0.016950, 0.016950, 0.016950, 0.016950, 0.016950, 0.016950");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.018645, 0.018645, 0.018645, 0.018645, 0.018645, 0.018645, 0.018645");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & DFTRAMBYP";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("2.200430, 2.200430, 2.200430, 2.200430, 2.200430, 2.200430, 2.200430");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.027231, 0.027231, 0.027231, 0.027231, 0.027231, 0.027231, 0.027231");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((CENA & TENA) + (TCENA & !TENA))";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.016950, 0.016950, 0.016950, 0.016950, 0.016950, 0.016950, 0.016950");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.016950, 0.016950, 0.016950, 0.016950, 0.016950, 0.016950, 0.016950");
        }
      }
    }
    pin(CENA) {
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.003457;
      max_transition : 0.454000;
      /* CENA(R/F) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising ;
        when : "RET1N & TENA";
        sdf_cond : "RET1Neq1aTENAeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.223530, 0.223570, 0.228070, 0.243568, 0.266059, 0.298384, 0.334026", \
            "0.221892, 0.221933, 0.226432, 0.241930, 0.264422, 0.296910, 0.332552", \
            "0.219371, 0.219411, 0.223911, 0.239409, 0.261900, 0.294641, 0.330283", \
            "0.218750, 0.218790, 0.223290, 0.238788, 0.261279, 0.294082, 0.329724", \
            "0.220502, 0.220543, 0.225042, 0.240541, 0.263032, 0.295659, 0.331301", \
            "0.223443, 0.223483, 0.227983, 0.243481, 0.265973, 0.298306, 0.333948", \
            "0.227209, 0.227249, 0.231749, 0.247247, 0.269739, 0.301695, 0.337337" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.233713, 0.233465, 0.239078, 0.260009, 0.292735, 0.331538, 0.371140", \
            "0.232075, 0.231827, 0.237440, 0.258372, 0.291097, 0.329900, 0.369502", \
            "0.229554, 0.229306, 0.234919, 0.255850, 0.288576, 0.327378, 0.366981", \
            "0.228933, 0.228685, 0.234298, 0.255229, 0.287955, 0.326758, 0.366360", \
            "0.230686, 0.230438, 0.236051, 0.256982, 0.289708, 0.328510, 0.368112", \
            "0.233626, 0.233378, 0.238991, 0.259922, 0.292648, 0.331451, 0.371053", \
            "0.237392, 0.237144, 0.242757, 0.263688, 0.296414, 0.335217, 0.374819" \
          );
        }
      }
      /*  CLKA(R) to CENA(R/F) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising ;
        when : "RET1N & TENA";
        sdf_cond : "RET1Neq1aTENAeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.178215, 0.177981, 0.176875, 0.169501, 0.155928, 0.138939, 0.117100", \
            "0.180110, 0.179875, 0.178770, 0.171395, 0.157822, 0.140833, 0.118994", \
            "0.187996, 0.187762, 0.186656, 0.179282, 0.165709, 0.148720, 0.126881", \
            "0.202378, 0.202143, 0.201038, 0.193663, 0.180090, 0.163101, 0.141262", \
            "0.221009, 0.220774, 0.219669, 0.212294, 0.198721, 0.181732, 0.159893", \
            "0.242908, 0.242673, 0.241568, 0.234193, 0.220620, 0.203631, 0.181793", \
            "0.264994, 0.264759, 0.263654, 0.256279, 0.242706, 0.225717, 0.203878" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.177873, 0.177382, 0.175865, 0.168413, 0.154388, 0.135822, 0.112780", \
            "0.179767, 0.179276, 0.177760, 0.170307, 0.156282, 0.137716, 0.114674", \
            "0.187654, 0.187163, 0.185646, 0.178194, 0.164169, 0.145603, 0.122561", \
            "0.202035, 0.201544, 0.200028, 0.192575, 0.178550, 0.159984, 0.136942", \
            "0.220667, 0.220175, 0.218659, 0.211206, 0.197181, 0.178615, 0.155573", \
            "0.242566, 0.242075, 0.240558, 0.233105, 0.219080, 0.200514, 0.177472", \
            "0.264652, 0.264161, 0.262644, 0.255191, 0.241166, 0.222600, 0.199558" \
          );
        }
      }
      /* CENA(F) to RET1N(F) SD */
      timing() {
        related_pin : RET1N;
        timing_type : non_seq_setup_falling;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* RET1N(F) to CENA(F) HD */
      timing() {
        related_pin : RET1N;
        timing_type : non_seq_hold_falling;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873", \
            "1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873", \
            "1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873", \
            "1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873", \
            "1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873", \
            "1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873", \
            "1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873" \
          );
        }
      }
      /* CENA(F) to RET1N(R) SD */
      timing() {
        related_pin : RET1N;
        timing_type : non_seq_setup_rising;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* RET1N(R) to CENA(F) HD */
      timing() {
        related_pin : RET1N;
        timing_type : non_seq_hold_rising;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.500260, 0.500508, 0.494895, 0.473964, 0.441238, 0.402436, 0.362833", \
            "0.501898, 0.502146, 0.496533, 0.475601, 0.442876, 0.404073, 0.364471", \
            "0.504419, 0.504667, 0.499054, 0.478123, 0.445397, 0.406595, 0.366992", \
            "0.505040, 0.505288, 0.499675, 0.478744, 0.446018, 0.407216, 0.367613", \
            "0.503288, 0.503536, 0.497923, 0.476991, 0.444266, 0.405463, 0.365861", \
            "0.500347, 0.500595, 0.494982, 0.474051, 0.441325, 0.402522, 0.362920", \
            "0.496581, 0.496829, 0.491216, 0.470285, 0.437559, 0.398756, 0.359154" \
          );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!DFTRAMBYP & TENA";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.140133, 0.140133, 0.140133, 0.140133, 0.140133, 0.140133, 0.140133");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.275558, 0.275558, 0.275558, 0.275558, 0.275558, 0.275558, 0.275558");
        }
      }
    }
    pin(WENA) {
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.003201;
      max_transition : 0.454000;
      /* WENA(R/F) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising ;
        when : "RET1N & TENA & !CENA";
        sdf_cond : "RET1Neq1aTENAeq1aCENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.168779, 0.170355, 0.176884, 0.190090, 0.207979, 0.229231, 0.251320", \
           "0.166878, 0.168454, 0.174983, 0.188189, 0.206078, 0.227330, 0.249419", \
           "0.159022, 0.160598, 0.167127, 0.180333, 0.198222, 0.219475, 0.241563", \
           "0.144559, 0.146134, 0.152664, 0.165870, 0.183759, 0.205011, 0.227100", \
           "0.126072, 0.127647, 0.134177, 0.147383, 0.165272, 0.186524, 0.208612", \
           "0.104018, 0.105594, 0.112123, 0.125330, 0.143219, 0.164471, 0.186559", \
           "0.081959, 0.083535, 0.090064, 0.103270, 0.121159, 0.142411, 0.164500" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.169319, 0.170664, 0.176844, 0.190228, 0.208798, 0.230229, 0.251100", \
           "0.167418, 0.168763, 0.174943, 0.188327, 0.206897, 0.228328, 0.249199", \
           "0.159562, 0.160907, 0.167087, 0.180471, 0.199041, 0.220472, 0.241344", \
           "0.145099, 0.146444, 0.152624, 0.166008, 0.184578, 0.206009, 0.226880", \
           "0.126611, 0.127956, 0.134136, 0.147521, 0.166091, 0.187522, 0.208393", \
           "0.104558, 0.105903, 0.112083, 0.125467, 0.144037, 0.165469, 0.186340", \
           "0.082499, 0.083844, 0.090024, 0.103408, 0.121978, 0.143409, 0.164280" \
         );
        }
      }
      /* CLKA(R) to WENA(R/F) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising ;
        when : "RET1N & TENA & !CENA";
        sdf_cond : "RET1Neq1aTENAeq1aCENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.183362, 0.181808, 0.175072, 0.168126, 0.163106, 0.158386, 0.157953", \
           "0.185263, 0.183710, 0.176973, 0.170027, 0.165008, 0.160287, 0.159855", \
           "0.193113, 0.191559, 0.184823, 0.177877, 0.172857, 0.168137, 0.167704", \
           "0.207584, 0.206030, 0.199294, 0.192348, 0.187328, 0.182608, 0.182175", \
           "0.226066, 0.224513, 0.217776, 0.210830, 0.205811, 0.201090, 0.200658", \
           "0.248073, 0.246520, 0.239783, 0.232837, 0.227818, 0.223097, 0.222665", \
           "0.270145, 0.268592, 0.261855, 0.254909, 0.249890, 0.245169, 0.244737" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.182345, 0.181001, 0.174712, 0.167743, 0.163195, 0.159833, 0.160619", \
           "0.184246, 0.182902, 0.176614, 0.169644, 0.165096, 0.161734, 0.162520", \
           "0.192096, 0.190752, 0.184464, 0.177494, 0.172946, 0.169584, 0.170370", \
           "0.206567, 0.205223, 0.198935, 0.191965, 0.187417, 0.184055, 0.184841", \
           "0.225049, 0.223705, 0.217417, 0.210447, 0.205899, 0.202537, 0.203323", \
           "0.247056, 0.245712, 0.239424, 0.232454, 0.227906, 0.224544, 0.225331", \
           "0.269128, 0.267784, 0.261496, 0.254526, 0.249978, 0.246616, 0.247403" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!DFTRAMBYP & TENA";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ("0.155884, 0.155884, 0.155884, 0.155884, 0.155884, 0.155884, 0.155884");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ("0.177050, 0.177050, 0.177050, 0.177050, 0.177050, 0.177050, 0.177050");
        }
      }
    }
    bus(AA) {
      bus_type : SRAMdpw64d256_ADDRESS;
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.003548;
      max_transition : 0.454000;
      /* AA(R/F) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising ;
        when : "RET1N & TENA & !CENA & !COLLDISN";
        sdf_cond : "RET1Neq1aTENAeq1aCENAeq0aCOLLDISNeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.230960, 0.232590, 0.239319, 0.253081, 0.272379, 0.297430, 0.325171", \
           "0.229061, 0.230692, 0.237421, 0.251183, 0.270481, 0.295532, 0.323273", \
           "0.221204, 0.222834, 0.229563, 0.243325, 0.262624, 0.287674, 0.315415", \
           "0.206868, 0.208499, 0.215228, 0.228990, 0.248288, 0.273339, 0.301080", \
           "0.188915, 0.190546, 0.197275, 0.211037, 0.230335, 0.255386, 0.283127", \
           "0.169108, 0.170738, 0.177467, 0.191229, 0.210527, 0.235578, 0.263319", \
           "0.148946, 0.150577, 0.157306, 0.171068, 0.190366, 0.215417, 0.243158" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.232683, 0.233971, 0.239987, 0.252939, 0.271986, 0.296141, 0.320429", \
           "0.230785, 0.232073, 0.238088, 0.251041, 0.270088, 0.294243, 0.318530", \
           "0.222927, 0.224215, 0.230231, 0.243183, 0.262230, 0.286386, 0.310673", \
           "0.208592, 0.209880, 0.215895, 0.228848, 0.247895, 0.272050, 0.296337", \
           "0.190639, 0.191927, 0.197942, 0.210895, 0.229942, 0.254097, 0.278384", \
           "0.170831, 0.172119, 0.178135, 0.191087, 0.210134, 0.234289, 0.258577", \
           "0.150670, 0.151958, 0.157973, 0.170926, 0.189973, 0.214128, 0.238415" \
         );
        }
      }
      /* CLKA(R) to AA(R/F) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising ;
        when : "RET1N & TENA & !CENA & !COLLDISN";
        sdf_cond : "RET1Neq1aTENAeq1aCENAeq0aCOLLDISNeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.188830, 0.187250, 0.179686, 0.170687, 0.163520, 0.157152, 0.152342", \
           "0.190731, 0.189150, 0.181586, 0.172587, 0.165420, 0.159053, 0.154243", \
           "0.198576, 0.196995, 0.189431, 0.180432, 0.173265, 0.166898, 0.162088", \
           "0.213043, 0.211462, 0.203898, 0.194899, 0.187732, 0.181364, 0.176555", \
           "0.231529, 0.229948, 0.222384, 0.213385, 0.206218, 0.199851, 0.195041", \
           "0.253552, 0.251971, 0.244407, 0.235408, 0.228241, 0.221874, 0.217064", \
           "0.275599, 0.274018, 0.266454, 0.257455, 0.250288, 0.243920, 0.239111" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.182640, 0.181338, 0.174594, 0.166300, 0.160739, 0.157185, 0.157561", \
           "0.184540, 0.183238, 0.176494, 0.168201, 0.162640, 0.159086, 0.159461", \
           "0.192385, 0.191083, 0.184339, 0.176045, 0.170484, 0.166930, 0.167306", \
           "0.206852, 0.205550, 0.198806, 0.190512, 0.184951, 0.181397, 0.181773", \
           "0.225338, 0.224036, 0.217292, 0.208998, 0.203437, 0.199884, 0.200259", \
           "0.247361, 0.246059, 0.239315, 0.231021, 0.225461, 0.221907, 0.222282", \
           "0.269408, 0.268106, 0.261362, 0.253068, 0.247507, 0.243953, 0.244329" \
         );
        }
      }
      /* AA(R/F) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising ;
        when : "RET1N & TENA & !CENA & COLLDISN";
        sdf_cond : "RET1Neq1aTENAeq1aCENAeq0aCOLLDISNeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.230960, 0.232590, 0.239319, 0.253081, 0.272379, 0.297430, 0.325171", \
           "0.229061, 0.230692, 0.237421, 0.251183, 0.270481, 0.295532, 0.323273", \
           "0.221204, 0.222834, 0.229563, 0.243325, 0.262624, 0.287674, 0.315415", \
           "0.206868, 0.208499, 0.215228, 0.228990, 0.248288, 0.273339, 0.301080", \
           "0.188915, 0.190546, 0.197275, 0.211037, 0.230335, 0.255386, 0.283127", \
           "0.169108, 0.170738, 0.177467, 0.191229, 0.210527, 0.235578, 0.263319", \
           "0.148946, 0.150577, 0.157306, 0.171068, 0.190366, 0.215417, 0.243158" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.232683, 0.233971, 0.239987, 0.252939, 0.271986, 0.296141, 0.320429", \
           "0.230785, 0.232073, 0.238088, 0.251041, 0.270088, 0.294243, 0.318530", \
           "0.222927, 0.224215, 0.230231, 0.243183, 0.262230, 0.286386, 0.310673", \
           "0.208592, 0.209880, 0.215895, 0.228848, 0.247895, 0.272050, 0.296337", \
           "0.190639, 0.191927, 0.197942, 0.210895, 0.229942, 0.254097, 0.278384", \
           "0.170831, 0.172119, 0.178135, 0.191087, 0.210134, 0.234289, 0.258577", \
           "0.150670, 0.151958, 0.157973, 0.170926, 0.189973, 0.214128, 0.238415" \
         );
        }
      }
      /* CLKA(R) to AA(R/F) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising ;
        when : "RET1N & TENA & !CENA & COLLDISN";
        sdf_cond : "RET1Neq1aTENAeq1aCENAeq0aCOLLDISNeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.188830, 0.187250, 0.179686, 0.170687, 0.163520, 0.157152, 0.152342", \
           "0.190731, 0.189150, 0.181586, 0.172587, 0.165420, 0.159053, 0.154243", \
           "0.198576, 0.196995, 0.189431, 0.180432, 0.173265, 0.166898, 0.162088", \
           "0.213043, 0.211462, 0.203898, 0.194899, 0.187732, 0.181364, 0.176555", \
           "0.231529, 0.229948, 0.222384, 0.213385, 0.206218, 0.199851, 0.195041", \
           "0.253552, 0.251971, 0.244407, 0.235408, 0.228241, 0.221874, 0.217064", \
           "0.275599, 0.274018, 0.266454, 0.257455, 0.250288, 0.243920, 0.239111" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.182640, 0.181338, 0.174594, 0.166300, 0.160739, 0.157185, 0.157561", \
           "0.184540, 0.183238, 0.176494, 0.168201, 0.162640, 0.159086, 0.159461", \
           "0.192385, 0.191083, 0.184339, 0.176045, 0.170484, 0.166930, 0.167306", \
           "0.206852, 0.205550, 0.198806, 0.190512, 0.184951, 0.181397, 0.181773", \
           "0.225338, 0.224036, 0.217292, 0.208998, 0.203437, 0.199884, 0.200259", \
           "0.247361, 0.246059, 0.239315, 0.231021, 0.225461, 0.221907, 0.222282", \
           "0.269408, 0.268106, 0.261362, 0.253068, 0.247507, 0.243953, 0.244329" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!DFTRAMBYP & TENA & !COLLDISN";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ("0.286343, 0.286343, 0.286343, 0.286343, 0.286343, 0.286343, 0.286343");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ("0.146971, 0.146971, 0.146971, 0.146971, 0.146971, 0.146971, 0.146971");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!DFTRAMBYP & TENA & COLLDISN";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ("0.286343, 0.286343, 0.286343, 0.286343, 0.286343, 0.286343, 0.286343");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ("0.146971, 0.146971, 0.146971, 0.146971, 0.146971, 0.146971, 0.146971");
        }
      }
    }
    bus(DA) {
      bus_type : SRAMdpw64d256_DATA;
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.004180;
      max_transition : 0.454000;
      memory_write() {
        address : AA;
        clocked_on : "CLKA";
      }
      /* DA(R/F) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising ;
        when : "RET1N & TENA & ((DFTRAMBYP & !SEA) | (!DFTRAMBYP & !CENA & !WENA))";
        sdf_cond : "RET1Neq1aTENAeq1aDFTRAMBYPeq1aSEAeq0oDFTRAMBYPeq0aCENAeq0aWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.045700, 0.047445, 0.053497, 0.064906, 0.081623, 0.104348, 0.128996", \
           "0.044067, 0.045813, 0.051865, 0.063273, 0.079990, 0.102715, 0.127363", \
           "0.037310, 0.039055, 0.045107, 0.056516, 0.073233, 0.095958, 0.120605", \
           "0.024981, 0.026727, 0.032779, 0.044187, 0.060904, 0.083629, 0.108277", \
           "0.009542, 0.011287, 0.017339, 0.028748, 0.045464, 0.068190, 0.092837", \
           "0.000000, 0.000000, 0.000305, 0.011713, 0.028430, 0.051155, 0.075803", \
           "0.000000, 0.000000, 0.000000, 0.000000, 0.011091, 0.033817, 0.058464" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.053140, 0.055169, 0.062206, 0.075472, 0.094910, 0.121335, 0.149995", \
           "0.051241, 0.053270, 0.060308, 0.073573, 0.093011, 0.119436, 0.148096", \
           "0.043384, 0.045413, 0.052451, 0.065716, 0.085154, 0.111579, 0.140239", \
           "0.029048, 0.031077, 0.038115, 0.051380, 0.070819, 0.097243, 0.125903", \
           "0.011095, 0.013125, 0.020162, 0.033427, 0.052866, 0.079291, 0.107950", \
           "0.000000, 0.000000, 0.000354, 0.013620, 0.033058, 0.059483, 0.088143", \
           "0.000000, 0.000000, 0.000000, 0.000000, 0.012897, 0.039322, 0.067981" \
         );
        }
      }
      /* CLKA(R) to DA(R/F) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising ;
        when : "RET1N & TENA & ((DFTRAMBYP & !SEA) | (!DFTRAMBYP & !CENA & !WENA))";
        sdf_cond : "RET1Neq1aTENAeq1aDFTRAMBYPeq1aSEAeq0oDFTRAMBYPeq0aCENAeq0aWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.230794, 0.228703, 0.220643, 0.207997, 0.196173, 0.184991, 0.175756", \
           "0.232690, 0.230600, 0.222540, 0.209893, 0.198070, 0.186888, 0.177652", \
           "0.240542, 0.238451, 0.230391, 0.217745, 0.205921, 0.194739, 0.185504", \
           "0.254840, 0.252750, 0.244690, 0.232043, 0.220220, 0.209038, 0.199802", \
           "0.273589, 0.271499, 0.263439, 0.250792, 0.238969, 0.227787, 0.218551", \
           "0.295334, 0.293243, 0.285183, 0.272537, 0.260713, 0.249531, 0.240295", \
           "0.317471, 0.315381, 0.307321, 0.294675, 0.282851, 0.271669, 0.262433" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.220085, 0.218065, 0.210979, 0.198421, 0.185904, 0.173719, 0.163716", \
           "0.221981, 0.219961, 0.212876, 0.200317, 0.187801, 0.175616, 0.165612", \
           "0.229833, 0.227813, 0.220728, 0.208169, 0.195653, 0.183467, 0.173464", \
           "0.244131, 0.242111, 0.235026, 0.222467, 0.209951, 0.197766, 0.187762", \
           "0.262880, 0.260860, 0.253775, 0.241216, 0.228700, 0.216515, 0.206511", \
           "0.284625, 0.282605, 0.275519, 0.262961, 0.250444, 0.238259, 0.228256", \
           "0.306763, 0.304743, 0.297657, 0.285098, 0.272582, 0.260397, 0.250393" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "TENA & !DFTRAMBYP & !WENA";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ("0.064202, 0.064202, 0.064202, 0.064202, 0.064202, 0.064202, 0.064202");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ("0.041112, 0.041112, 0.041112, 0.041112, 0.041112, 0.041112, 0.041112");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "TENA & ((DFTRAMBYP & !SEA) | (!DFTRAMBYP & WENA))";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ("0.065573, 0.065573, 0.065573, 0.065573, 0.065573, 0.065573, 0.065573");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ("0.038609, 0.038609, 0.038609, 0.038609, 0.038609, 0.038609, 0.038609");
        }
      }
    }
    pin(CLKB) {
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.013657;
      clock : true;
      max_transition : 0.454000;
      min_pulse_width_high : 0.215;
      min_pulse_width_low : 0.184;
      /*min_period : 1.970;*/
      timing() {
        timing_type : min_clock_tree_path;
        timing_sense : positive_unate;
        cell_rise(SRAMdpw64d256_cts1x7_delay_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.195298, 0.197197, 0.205054, 0.219390, 0.237343, 0.257150, 0.277312");
        }
        rise_transition(SRAMdpw64d256_cts1x7_slew_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.057227, 0.057227, 0.057227, 0.057227, 0.057227, 0.057227, 0.057227");
        }
        cell_fall(SRAMdpw64d256_cts1x7_delay_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.195298, 0.197197, 0.205054, 0.219390, 0.237343, 0.257150, 0.277312");
        }
        fall_transition(SRAMdpw64d256_cts1x7_slew_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.053993, 0.053993, 0.053993, 0.053993, 0.053993, 0.053993, 0.053993");
        }
      }
      timing() {
        timing_type : min_clock_tree_path;
        timing_sense : negative_unate;
        cell_rise(SRAMdpw64d256_cts1x7_delay_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.195298, 0.197197, 0.205054, 0.219390, 0.237343, 0.257150, 0.277312");
        }
        rise_transition(SRAMdpw64d256_cts1x7_slew_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.057227, 0.057227, 0.057227, 0.057227, 0.057227, 0.057227, 0.057227");
        }
        cell_fall(SRAMdpw64d256_cts1x7_delay_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.195298, 0.197197, 0.205054, 0.219390, 0.237343, 0.257150, 0.277312");
        }
        fall_transition(SRAMdpw64d256_cts1x7_slew_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.053993, 0.053993, 0.053993, 0.053993, 0.053993, 0.053993, 0.053993");
        }
      }
      timing() {
        timing_type : max_clock_tree_path;
        timing_sense : positive_unate;
        cell_rise(SRAMdpw64d256_cts1x7_delay_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.250430, 0.252329, 0.260186, 0.274522, 0.292475, 0.312283, 0.332444");
        }
        rise_transition(SRAMdpw64d256_cts1x7_slew_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.057227, 0.057227, 0.057227, 0.057227, 0.057227, 0.057227, 0.057227");
        }
        cell_fall(SRAMdpw64d256_cts1x7_delay_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.250430, 0.252329, 0.260186, 0.274522, 0.292475, 0.312283, 0.332444");
        }
        fall_transition(SRAMdpw64d256_cts1x7_slew_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.053993, 0.053993, 0.053993, 0.053993, 0.053993, 0.053993, 0.053993");
        }
      }
      timing() {
        timing_type : max_clock_tree_path;
        timing_sense : negative_unate;
        cell_rise(SRAMdpw64d256_cts1x7_delay_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.250430, 0.252329, 0.260186, 0.274522, 0.292475, 0.312283, 0.332444");
        }
        rise_transition(SRAMdpw64d256_cts1x7_slew_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.057227, 0.057227, 0.057227, 0.057227, 0.057227, 0.057227, 0.057227");
        }
        cell_fall(SRAMdpw64d256_cts1x7_delay_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.250430, 0.252329, 0.260186, 0.274522, 0.292475, 0.312283, 0.332444");
        }
        fall_transition(SRAMdpw64d256_cts1x7_slew_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.053993, 0.053993, 0.053993, 0.053993, 0.053993, 0.053993, 0.053993");
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & !EMAB[2] & !EMAB[1] & !EMAB[0] & !DFTRAMBYP & ((TENB & !CENB & WENB) | (!TENB & !TCENB & TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq1oTENBeq0aTCENBeq0aTWENBeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.758200, 0.760099, 0.767956, 0.782292, 0.800244, 0.820056, 0.840213", \
            "0.756302, 0.758200, 0.766058, 0.780393, 0.798346, 0.818158, 0.838315", \
            "0.748446, 0.750345, 0.758202, 0.772538, 0.790490, 0.810302, 0.830459", \
            "0.734107, 0.736005, 0.743863, 0.758198, 0.776151, 0.795963, 0.816120", \
            "0.716157, 0.718055, 0.725912, 0.740248, 0.758201, 0.778013, 0.798170", \
            "0.696346, 0.698244, 0.706102, 0.720437, 0.738390, 0.758202, 0.778359", \
            "0.676186, 0.678085, 0.685942, 0.700278, 0.718231, 0.738043, 0.758200" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & !EMAB[2] & !EMAB[1] & !EMAB[0] & !DFTRAMBYP & ((TENB & !CENB & WENB) | (!TENB & !TCENB & TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq1oTENBeq0aTCENBeq0aTWENBeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & !EMAB[2] & !EMAB[1] & EMAB[0] & !DFTRAMBYP & ((TENB & !CENB & WENB) | (!TENB & !TCENB & TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq1oTENBeq0aTCENBeq0aTWENBeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.777178, 0.779077, 0.786934, 0.801270, 0.819223, 0.839035, 0.859191", \
            "0.775280, 0.777179, 0.785036, 0.799371, 0.817324, 0.837136, 0.857293", \
            "0.767424, 0.769323, 0.777180, 0.791516, 0.809469, 0.829281, 0.849437", \
            "0.753085, 0.754983, 0.762841, 0.777176, 0.795129, 0.814941, 0.835098", \
            "0.735135, 0.737033, 0.744890, 0.759226, 0.777179, 0.796991, 0.817148", \
            "0.715324, 0.717222, 0.725080, 0.739415, 0.757368, 0.777180, 0.797337", \
            "0.695164, 0.697063, 0.704920, 0.719256, 0.737209, 0.757021, 0.777178" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & !EMAB[2] & !EMAB[1] & EMAB[0] & !DFTRAMBYP & ((TENB & !CENB & WENB) | (!TENB & !TCENB & TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq1oTENBeq0aTCENBeq0aTWENBeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & !EMAB[2] & EMAB[1] & !EMAB[0] & !DFTRAMBYP & ((TENB & !CENB & WENB) | (!TENB & !TCENB & TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq1oTENBeq0aTCENBeq0aTWENBeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.824582, 0.826481, 0.834338, 0.848674, 0.866627, 0.886439, 0.906595", \
            "0.822684, 0.824583, 0.832440, 0.846775, 0.864728, 0.884540, 0.904697", \
            "0.814828, 0.816727, 0.824584, 0.838920, 0.856873, 0.876685, 0.896841", \
            "0.800489, 0.802387, 0.810245, 0.824580, 0.842533, 0.862345, 0.882502", \
            "0.782539, 0.784437, 0.792294, 0.806630, 0.824583, 0.844395, 0.864552", \
            "0.762728, 0.764626, 0.772484, 0.786819, 0.804772, 0.824584, 0.844741", \
            "0.742568, 0.744467, 0.752324, 0.766660, 0.784613, 0.804425, 0.824582" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & !EMAB[2] & EMAB[1] & !EMAB[0] & !DFTRAMBYP & ((TENB & !CENB & WENB) | (!TENB & !TCENB & TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq1oTENBeq0aTCENBeq0aTWENBeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & !EMAB[2] & EMAB[1] & EMAB[0] & !DFTRAMBYP & ((TENB & !CENB & WENB) | (!TENB & !TCENB & TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq1oTENBeq0aTCENBeq0aTWENBeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.894010, 0.895908, 0.903766, 0.918101, 0.936054, 0.955866, 0.976023", \
            "0.892112, 0.894010, 0.901868, 0.916203, 0.934156, 0.953968, 0.974125", \
            "0.884256, 0.886154, 0.894012, 0.908347, 0.926300, 0.946112, 0.966269", \
            "0.869916, 0.871815, 0.879672, 0.894008, 0.911961, 0.931773, 0.951930", \
            "0.851966, 0.853865, 0.861722, 0.876058, 0.894011, 0.913823, 0.933980", \
            "0.832156, 0.834054, 0.841911, 0.856247, 0.874200, 0.894012, 0.914169", \
            "0.811996, 0.813895, 0.821752, 0.836088, 0.854041, 0.873853, 0.894009" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & !EMAB[2] & EMAB[1] & EMAB[0] & !DFTRAMBYP & ((TENB & !CENB & WENB) | (!TENB & !TCENB & TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq1oTENBeq0aTCENBeq0aTWENBeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & EMAB[2] & !EMAB[1] & !EMAB[0] & !DFTRAMBYP & ((TENB & !CENB & WENB) | (!TENB & !TCENB & TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq1oTENBeq0aTCENBeq0aTWENBeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.026732, 1.028630, 1.036487, 1.050823, 1.068776, 1.088588, 1.108745", \
            "1.024833, 1.026732, 1.034589, 1.048925, 1.066878, 1.086690, 1.106847", \
            "1.016978, 1.018876, 1.026733, 1.041069, 1.059022, 1.078834, 1.098991", \
            "1.002638, 1.004537, 1.012394, 1.026730, 1.044683, 1.064495, 1.084652", \
            "0.984688, 0.986587, 0.994444, 1.008780, 1.026733, 1.046545, 1.066701", \
            "0.964877, 0.966776, 0.974633, 0.988969, 1.006922, 1.026734, 1.046891", \
            "0.944718, 0.946617, 0.954474, 0.968809, 0.986762, 1.006574, 1.026731" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & EMAB[2] & !EMAB[1] & !EMAB[0] & !DFTRAMBYP & ((TENB & !CENB & WENB) | (!TENB & !TCENB & TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq1oTENBeq0aTCENBeq0aTWENBeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & EMAB[2] & !EMAB[1] & EMAB[0] & !DFTRAMBYP & ((TENB & !CENB & WENB) | (!TENB & !TCENB & TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq1oTENBeq0aTCENBeq0aTWENBeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.087180, 1.089079, 1.096936, 1.111272, 1.129225, 1.149037, 1.169194", \
            "1.085282, 1.087181, 1.095038, 1.109374, 1.127327, 1.147139, 1.167295", \
            "1.077426, 1.079325, 1.087182, 1.101518, 1.119471, 1.139283, 1.159440", \
            "1.063087, 1.064985, 1.072843, 1.087178, 1.105131, 1.124943, 1.145100", \
            "1.045137, 1.047035, 1.054893, 1.069228, 1.087181, 1.106993, 1.127150", \
            "1.025326, 1.027225, 1.035082, 1.049418, 1.067371, 1.087183, 1.107339", \
            "1.005167, 1.007065, 1.014923, 1.029258, 1.047211, 1.067023, 1.087180" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & EMAB[2] & !EMAB[1] & EMAB[0] & !DFTRAMBYP & ((TENB & !CENB & WENB) | (!TENB & !TCENB & TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq1oTENBeq0aTCENBeq0aTWENBeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & EMAB[2] & EMAB[1] & !EMAB[0] & !DFTRAMBYP & ((TENB & !CENB & WENB) | (!TENB & !TCENB & TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq1oTENBeq0aTCENBeq0aTWENBeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.175808, 1.177707, 1.185564, 1.199900, 1.217852, 1.237664, 1.257821", \
            "1.173910, 1.175808, 1.183666, 1.198001, 1.215954, 1.235766, 1.255923", \
            "1.166054, 1.167953, 1.175810, 1.190146, 1.208098, 1.227910, 1.248067", \
            "1.151715, 1.153613, 1.161471, 1.175806, 1.193759, 1.213571, 1.233728", \
            "1.133765, 1.135663, 1.143520, 1.157856, 1.175809, 1.195621, 1.215778", \
            "1.113954, 1.115852, 1.123710, 1.138045, 1.155998, 1.175810, 1.195967", \
            "1.093794, 1.095693, 1.103550, 1.117886, 1.135839, 1.155651, 1.175808" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & EMAB[2] & EMAB[1] & !EMAB[0] & !DFTRAMBYP & ((TENB & !CENB & WENB) | (!TENB & !TCENB & TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq1oTENBeq0aTCENBeq0aTWENBeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & EMAB[2] & EMAB[1] & EMAB[0] & !DFTRAMBYP & ((TENB & !CENB & WENB) | (!TENB & !TCENB & TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq1oTENBeq0aTCENBeq0aTWENBeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.251286, 1.253185, 1.261042, 1.275378, 1.293331, 1.313143, 1.333299", \
            "1.249388, 1.251287, 1.259144, 1.273480, 1.291433, 1.311245, 1.331401", \
            "1.241532, 1.243431, 1.251288, 1.265624, 1.283577, 1.303389, 1.323545", \
            "1.227193, 1.229091, 1.236949, 1.251284, 1.269237, 1.289049, 1.309206", \
            "1.209243, 1.211141, 1.218999, 1.233334, 1.251287, 1.271099, 1.291256", \
            "1.189432, 1.191331, 1.199188, 1.213524, 1.231476, 1.251289, 1.271445", \
            "1.169273, 1.171171, 1.179028, 1.193364, 1.211317, 1.231129, 1.251286" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & EMAB[2] & EMAB[1] & EMAB[0] & !DFTRAMBYP & ((TENB & !CENB & WENB) | (!TENB & !TCENB & TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq1oTENBeq0aTCENBeq0aTWENBeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & !EMAB[2] & !EMAB[1] & !EMAB[0] & !EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq0aEMAWB1eq0aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.758200, 0.760099, 0.767956, 0.782292, 0.800244, 0.820056, 0.840213", \
            "0.756302, 0.758200, 0.766058, 0.780393, 0.798346, 0.818158, 0.838315", \
            "0.748446, 0.750345, 0.758202, 0.772538, 0.790490, 0.810302, 0.830459", \
            "0.734107, 0.736005, 0.743863, 0.758198, 0.776151, 0.795963, 0.816120", \
            "0.716157, 0.718055, 0.725912, 0.740248, 0.758201, 0.778013, 0.798170", \
            "0.696346, 0.698244, 0.706102, 0.720437, 0.738390, 0.758202, 0.778359", \
            "0.676186, 0.678085, 0.685942, 0.700278, 0.718231, 0.738043, 0.758200" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & !EMAB[2] & !EMAB[1] & !EMAB[0] & !EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq0aEMAWB1eq0aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & !EMAB[2] & !EMAB[1] & !EMAB[0] & !EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq0aEMAWB1eq0aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.023710, 1.025609, 1.033466, 1.047802, 1.065755, 1.085567, 1.105723", \
            "1.021812, 1.023711, 1.031568, 1.045903, 1.063856, 1.083668, 1.103825", \
            "1.013956, 1.015855, 1.023712, 1.038048, 1.056001, 1.075813, 1.095969", \
            "0.999617, 1.001515, 1.009373, 1.023708, 1.041661, 1.061473, 1.081630", \
            "0.981667, 0.983565, 0.991422, 1.005758, 1.023711, 1.043523, 1.063680", \
            "0.961856, 0.963754, 0.971612, 0.985947, 1.003900, 1.023712, 1.043869", \
            "0.941696, 0.943595, 0.951452, 0.965788, 0.983741, 1.003553, 1.023710" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & !EMAB[2] & !EMAB[1] & !EMAB[0] & !EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq0aEMAWB1eq0aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & !EMAB[2] & !EMAB[1] & !EMAB[0] & EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq0aEMAWB1eq1aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.108359, 1.110258, 1.118115, 1.132451, 1.150404, 1.170216, 1.190373", \
            "1.106461, 1.108360, 1.116217, 1.130553, 1.148506, 1.168318, 1.188474", \
            "1.098605, 1.100504, 1.108361, 1.122697, 1.140650, 1.160462, 1.180619", \
            "1.084266, 1.086164, 1.094022, 1.108357, 1.126310, 1.146122, 1.166279", \
            "1.066316, 1.068214, 1.076072, 1.090407, 1.108360, 1.128172, 1.148329", \
            "1.046505, 1.048404, 1.056261, 1.070597, 1.088550, 1.108362, 1.128518", \
            "1.026346, 1.028244, 1.036101, 1.050437, 1.068390, 1.088202, 1.108359" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & !EMAB[2] & !EMAB[1] & !EMAB[0] & EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq0aEMAWB1eq1aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & !EMAB[2] & !EMAB[1] & !EMAB[0] & EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq0aEMAWB1eq1aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.172736, 1.174635, 1.182492, 1.196827, 1.214780, 1.234592, 1.254749", \
            "1.170838, 1.172736, 1.180594, 1.194929, 1.212882, 1.232694, 1.252851", \
            "1.162982, 1.164881, 1.172738, 1.187074, 1.205026, 1.224838, 1.244995", \
            "1.148643, 1.150541, 1.158398, 1.172734, 1.190687, 1.210499, 1.230656", \
            "1.130692, 1.132591, 1.140448, 1.154784, 1.172737, 1.192549, 1.212706", \
            "1.110882, 1.112780, 1.120638, 1.134973, 1.152926, 1.172738, 1.192895", \
            "1.090722, 1.092621, 1.100478, 1.114814, 1.132767, 1.152579, 1.172736" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & !EMAB[2] & !EMAB[1] & !EMAB[0] & EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq0aEMAWB1eq1aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & !EMAB[2] & !EMAB[1] & EMAB[0] & !EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq1aEMAWB1eq0aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.777178, 0.779077, 0.786934, 0.801270, 0.819223, 0.839035, 0.859191", \
            "0.775280, 0.777179, 0.785036, 0.799371, 0.817324, 0.837136, 0.857293", \
            "0.767424, 0.769323, 0.777180, 0.791516, 0.809469, 0.829281, 0.849437", \
            "0.753085, 0.754983, 0.762841, 0.777176, 0.795129, 0.814941, 0.835098", \
            "0.735135, 0.737033, 0.744890, 0.759226, 0.777179, 0.796991, 0.817148", \
            "0.715324, 0.717222, 0.725080, 0.739415, 0.757368, 0.777180, 0.797337", \
            "0.695164, 0.697063, 0.704920, 0.719256, 0.737209, 0.757021, 0.777178" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & !EMAB[2] & !EMAB[1] & EMAB[0] & !EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq1aEMAWB1eq0aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & !EMAB[2] & !EMAB[1] & EMAB[0] & !EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq1aEMAWB1eq0aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.042688, 1.044587, 1.052444, 1.066780, 1.084733, 1.104545, 1.124701", \
            "1.040790, 1.042689, 1.050546, 1.064882, 1.082834, 1.102647, 1.122803", \
            "1.032934, 1.034833, 1.042690, 1.057026, 1.074979, 1.094791, 1.114947", \
            "1.018595, 1.020493, 1.028351, 1.042686, 1.060639, 1.080451, 1.100608", \
            "1.000645, 1.002543, 1.010401, 1.024736, 1.042689, 1.062501, 1.082658", \
            "0.980834, 0.982733, 0.990590, 1.004926, 1.022878, 1.042690, 1.062847", \
            "0.960674, 0.962573, 0.970430, 0.984766, 1.002719, 1.022531, 1.042688" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & !EMAB[2] & !EMAB[1] & EMAB[0] & !EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq1aEMAWB1eq0aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & !EMAB[2] & !EMAB[1] & EMAB[0] & EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq1aEMAWB1eq1aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.127337, 1.129236, 1.137093, 1.151429, 1.169382, 1.189194, 1.209351", \
            "1.125439, 1.127338, 1.135195, 1.149531, 1.167484, 1.187296, 1.207453", \
            "1.117583, 1.119482, 1.127339, 1.141675, 1.159628, 1.179440, 1.199597", \
            "1.103244, 1.105143, 1.113000, 1.127335, 1.145288, 1.165100, 1.185257", \
            "1.085294, 1.087192, 1.095050, 1.109385, 1.127338, 1.147150, 1.167307", \
            "1.065483, 1.067382, 1.075239, 1.089575, 1.107528, 1.127340, 1.147497", \
            "1.045324, 1.047222, 1.055080, 1.069415, 1.087368, 1.107180, 1.127337" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & !EMAB[2] & !EMAB[1] & EMAB[0] & EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq1aEMAWB1eq1aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & !EMAB[2] & !EMAB[1] & EMAB[0] & EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq1aEMAWB1eq1aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.191714, 1.193613, 1.201470, 1.215806, 1.233759, 1.253571, 1.273727", \
            "1.189816, 1.191714, 1.199572, 1.213907, 1.231860, 1.251672, 1.271829", \
            "1.181960, 1.183859, 1.191716, 1.206052, 1.224005, 1.243817, 1.263973", \
            "1.167621, 1.169519, 1.177377, 1.191712, 1.209665, 1.229477, 1.249634", \
            "1.149671, 1.151569, 1.159426, 1.173762, 1.191715, 1.211527, 1.231684", \
            "1.129860, 1.131758, 1.139616, 1.153951, 1.171904, 1.191716, 1.211873", \
            "1.109700, 1.111599, 1.119456, 1.133792, 1.151745, 1.171557, 1.191714" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & !EMAB[2] & !EMAB[1] & EMAB[0] & EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq1aEMAWB1eq1aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & !EMAB[2] & EMAB[1] & !EMAB[0] & !EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq0aEMAWB1eq0aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.824582, 0.826481, 0.834338, 0.848674, 0.866627, 0.886439, 0.906595", \
            "0.822684, 0.824583, 0.832440, 0.846775, 0.864728, 0.884540, 0.904697", \
            "0.814828, 0.816727, 0.824584, 0.838920, 0.856873, 0.876685, 0.896841", \
            "0.800489, 0.802387, 0.810245, 0.824580, 0.842533, 0.862345, 0.882502", \
            "0.782539, 0.784437, 0.792294, 0.806630, 0.824583, 0.844395, 0.864552", \
            "0.762728, 0.764626, 0.772484, 0.786819, 0.804772, 0.824584, 0.844741", \
            "0.742568, 0.744467, 0.752324, 0.766660, 0.784613, 0.804425, 0.824582" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & !EMAB[2] & EMAB[1] & !EMAB[0] & !EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq0aEMAWB1eq0aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & !EMAB[2] & EMAB[1] & !EMAB[0] & !EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq0aEMAWB1eq0aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.090092, 1.091991, 1.099848, 1.114184, 1.132137, 1.151949, 1.172105", \
            "1.088194, 1.090093, 1.097950, 1.112286, 1.130238, 1.150051, 1.170207", \
            "1.080338, 1.082237, 1.090094, 1.104430, 1.122383, 1.142195, 1.162351", \
            "1.065999, 1.067897, 1.075755, 1.090090, 1.108043, 1.127855, 1.148012", \
            "1.048049, 1.049947, 1.057805, 1.072140, 1.090093, 1.109905, 1.130062", \
            "1.028238, 1.030137, 1.037994, 1.052330, 1.070282, 1.090094, 1.110251", \
            "1.008078, 1.009977, 1.017834, 1.032170, 1.050123, 1.069935, 1.090092" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & !EMAB[2] & EMAB[1] & !EMAB[0] & !EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq0aEMAWB1eq0aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & !EMAB[2] & EMAB[1] & !EMAB[0] & EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq0aEMAWB1eq1aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.174741, 1.176640, 1.184497, 1.198833, 1.216786, 1.236598, 1.256755", \
            "1.172843, 1.174742, 1.182599, 1.196935, 1.214888, 1.234700, 1.254857", \
            "1.164987, 1.166886, 1.174743, 1.189079, 1.207032, 1.226844, 1.247001", \
            "1.150648, 1.152547, 1.160404, 1.174739, 1.192692, 1.212504, 1.232661", \
            "1.132698, 1.134596, 1.142454, 1.156789, 1.174742, 1.194554, 1.214711", \
            "1.112887, 1.114786, 1.122643, 1.136979, 1.154932, 1.174744, 1.194901", \
            "1.092728, 1.094626, 1.102484, 1.116819, 1.134772, 1.154584, 1.174741" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & !EMAB[2] & EMAB[1] & !EMAB[0] & EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq0aEMAWB1eq1aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & !EMAB[2] & EMAB[1] & !EMAB[0] & EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq0aEMAWB1eq1aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.239118, 1.241017, 1.248874, 1.263210, 1.281162, 1.300975, 1.321131", \
            "1.237220, 1.239118, 1.246976, 1.261311, 1.279264, 1.299076, 1.319233", \
            "1.229364, 1.231263, 1.239120, 1.253456, 1.271409, 1.291221, 1.311377", \
            "1.215025, 1.216923, 1.224781, 1.239116, 1.257069, 1.276881, 1.297038", \
            "1.197075, 1.198973, 1.206830, 1.221166, 1.239119, 1.258931, 1.279088", \
            "1.177264, 1.179162, 1.187020, 1.201355, 1.219308, 1.239120, 1.259277", \
            "1.157104, 1.159003, 1.166860, 1.181196, 1.199149, 1.218961, 1.239118" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & !EMAB[2] & EMAB[1] & !EMAB[0] & EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq0aEMAWB1eq1aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & !EMAB[2] & EMAB[1] & EMAB[0] & !EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq1aEMAWB1eq0aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.894010, 0.895908, 0.903766, 0.918101, 0.936054, 0.955866, 0.976023", \
            "0.892112, 0.894010, 0.901868, 0.916203, 0.934156, 0.953968, 0.974125", \
            "0.884256, 0.886154, 0.894012, 0.908347, 0.926300, 0.946112, 0.966269", \
            "0.869916, 0.871815, 0.879672, 0.894008, 0.911961, 0.931773, 0.951930", \
            "0.851966, 0.853865, 0.861722, 0.876058, 0.894011, 0.913823, 0.933980", \
            "0.832156, 0.834054, 0.841911, 0.856247, 0.874200, 0.894012, 0.914169", \
            "0.811996, 0.813895, 0.821752, 0.836088, 0.854041, 0.873853, 0.894009" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & !EMAB[2] & EMAB[1] & EMAB[0] & !EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq1aEMAWB1eq0aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & !EMAB[2] & EMAB[1] & EMAB[0] & !EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq1aEMAWB1eq0aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.159520, 1.161418, 1.169276, 1.183611, 1.201564, 1.221376, 1.241533", \
            "1.157622, 1.159520, 1.167378, 1.181713, 1.199666, 1.219478, 1.239635", \
            "1.149766, 1.151664, 1.159522, 1.173857, 1.191810, 1.211622, 1.231779", \
            "1.135426, 1.137325, 1.145182, 1.159518, 1.177471, 1.197283, 1.217440", \
            "1.117476, 1.119375, 1.127232, 1.141568, 1.159521, 1.179333, 1.199490", \
            "1.097666, 1.099564, 1.107422, 1.121757, 1.139710, 1.159522, 1.179679", \
            "1.077506, 1.079405, 1.087262, 1.101598, 1.119551, 1.139363, 1.159520" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & !EMAB[2] & EMAB[1] & EMAB[0] & !EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq1aEMAWB1eq0aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & !EMAB[2] & EMAB[1] & EMAB[0] & EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq1aEMAWB1eq1aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.244169, 1.246068, 1.253925, 1.268261, 1.286213, 1.306025, 1.326182", \
            "1.242271, 1.244169, 1.252027, 1.266362, 1.284315, 1.304127, 1.324284", \
            "1.234415, 1.236314, 1.244171, 1.258507, 1.276459, 1.296271, 1.316428", \
            "1.220076, 1.221974, 1.229832, 1.244167, 1.262120, 1.281932, 1.302089", \
            "1.202126, 1.204024, 1.211881, 1.226217, 1.244170, 1.263982, 1.284139", \
            "1.182315, 1.184213, 1.192071, 1.206406, 1.224359, 1.244171, 1.264328", \
            "1.162155, 1.164054, 1.171911, 1.186247, 1.204200, 1.224012, 1.244169" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & !EMAB[2] & EMAB[1] & EMAB[0] & EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq1aEMAWB1eq1aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & !EMAB[2] & EMAB[1] & EMAB[0] & EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq1aEMAWB1eq1aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.308546, 1.310444, 1.318302, 1.332637, 1.350590, 1.370402, 1.390559", \
            "1.306648, 1.308546, 1.316403, 1.330739, 1.348692, 1.368504, 1.388661", \
            "1.298792, 1.300690, 1.308548, 1.322883, 1.340836, 1.360648, 1.380805", \
            "1.284452, 1.286351, 1.294208, 1.308544, 1.326497, 1.346309, 1.366466", \
            "1.266502, 1.268401, 1.276258, 1.290594, 1.308547, 1.328359, 1.348516", \
            "1.246692, 1.248590, 1.256447, 1.270783, 1.288736, 1.308548, 1.328705", \
            "1.226532, 1.228431, 1.236288, 1.250624, 1.268577, 1.288389, 1.308545" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & !EMAB[2] & EMAB[1] & EMAB[0] & EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq1aEMAWB1eq1aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & EMAB[2] & !EMAB[1] & !EMAB[0] & !EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq0aEMAWB1eq0aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.026732, 1.028630, 1.036487, 1.050823, 1.068776, 1.088588, 1.108745", \
            "1.024833, 1.026732, 1.034589, 1.048925, 1.066878, 1.086690, 1.106847", \
            "1.016978, 1.018876, 1.026733, 1.041069, 1.059022, 1.078834, 1.098991", \
            "1.002638, 1.004537, 1.012394, 1.026730, 1.044683, 1.064495, 1.084652", \
            "0.984688, 0.986587, 0.994444, 1.008780, 1.026733, 1.046545, 1.066701", \
            "0.964877, 0.966776, 0.974633, 0.988969, 1.006922, 1.026734, 1.046891", \
            "0.944718, 0.946617, 0.954474, 0.968809, 0.986762, 1.006574, 1.026731" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & EMAB[2] & !EMAB[1] & !EMAB[0] & !EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq0aEMAWB1eq0aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & EMAB[2] & !EMAB[1] & !EMAB[0] & !EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq0aEMAWB1eq0aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.292242, 1.294140, 1.301998, 1.316333, 1.334286, 1.354098, 1.374255", \
            "1.290344, 1.292242, 1.300099, 1.314435, 1.332388, 1.352200, 1.372357", \
            "1.282488, 1.284386, 1.292244, 1.306579, 1.324532, 1.344344, 1.364501", \
            "1.268148, 1.270047, 1.277904, 1.292240, 1.310193, 1.330005, 1.350162", \
            "1.250198, 1.252097, 1.259954, 1.274290, 1.292243, 1.312055, 1.332212", \
            "1.230388, 1.232286, 1.240143, 1.254479, 1.272432, 1.292244, 1.312401", \
            "1.210228, 1.212127, 1.219984, 1.234320, 1.252272, 1.272085, 1.292241" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & EMAB[2] & !EMAB[1] & !EMAB[0] & !EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq0aEMAWB1eq0aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & EMAB[2] & !EMAB[1] & !EMAB[0] & EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq0aEMAWB1eq1aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.376891, 1.378789, 1.386647, 1.400982, 1.418935, 1.438747, 1.458904", \
            "1.374993, 1.376891, 1.384749, 1.399084, 1.417037, 1.436849, 1.457006", \
            "1.367137, 1.369035, 1.376893, 1.391228, 1.409181, 1.428993, 1.449150", \
            "1.352797, 1.354696, 1.362553, 1.376889, 1.394842, 1.414654, 1.434811", \
            "1.334847, 1.336746, 1.344603, 1.358939, 1.376892, 1.396704, 1.416861", \
            "1.315037, 1.316935, 1.324793, 1.339128, 1.357081, 1.376893, 1.397050", \
            "1.294877, 1.296776, 1.304633, 1.318969, 1.336922, 1.356734, 1.376891" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & EMAB[2] & !EMAB[1] & !EMAB[0] & EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq0aEMAWB1eq1aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & EMAB[2] & !EMAB[1] & !EMAB[0] & EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq0aEMAWB1eq1aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.441268, 1.443166, 1.451023, 1.465359, 1.483312, 1.503124, 1.523281", \
            "1.439369, 1.441268, 1.449125, 1.463461, 1.481414, 1.501226, 1.521383", \
            "1.431514, 1.433412, 1.441269, 1.455605, 1.473558, 1.493370, 1.513527", \
            "1.417174, 1.419073, 1.426930, 1.441266, 1.459219, 1.479031, 1.499188", \
            "1.399224, 1.401123, 1.408980, 1.423316, 1.441269, 1.461081, 1.481237", \
            "1.379413, 1.381312, 1.389169, 1.403505, 1.421458, 1.441270, 1.461427", \
            "1.359254, 1.361152, 1.369010, 1.383345, 1.401298, 1.421110, 1.441267" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & EMAB[2] & !EMAB[1] & !EMAB[0] & EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq0aEMAWB1eq1aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & EMAB[2] & !EMAB[1] & EMAB[0] & !EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq1aEMAWB1eq0aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.087180, 1.089079, 1.096936, 1.111272, 1.129225, 1.149037, 1.169194", \
            "1.085282, 1.087181, 1.095038, 1.109374, 1.127327, 1.147139, 1.167295", \
            "1.077426, 1.079325, 1.087182, 1.101518, 1.119471, 1.139283, 1.159440", \
            "1.063087, 1.064985, 1.072843, 1.087178, 1.105131, 1.124943, 1.145100", \
            "1.045137, 1.047035, 1.054893, 1.069228, 1.087181, 1.106993, 1.127150", \
            "1.025326, 1.027225, 1.035082, 1.049418, 1.067371, 1.087183, 1.107339", \
            "1.005167, 1.007065, 1.014923, 1.029258, 1.047211, 1.067023, 1.087180" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & EMAB[2] & !EMAB[1] & EMAB[0] & !EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq1aEMAWB1eq0aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & EMAB[2] & !EMAB[1] & EMAB[0] & !EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq1aEMAWB1eq0aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.352690, 1.354589, 1.362446, 1.376782, 1.394735, 1.414547, 1.434704", \
            "1.350792, 1.352691, 1.360548, 1.374884, 1.392837, 1.412649, 1.432806", \
            "1.342936, 1.344835, 1.352692, 1.367028, 1.384981, 1.404793, 1.424950", \
            "1.328597, 1.330496, 1.338353, 1.352689, 1.370641, 1.390453, 1.410610", \
            "1.310647, 1.312545, 1.320403, 1.334738, 1.352691, 1.372503, 1.392660", \
            "1.290836, 1.292735, 1.300592, 1.314928, 1.332881, 1.352693, 1.372850", \
            "1.270677, 1.272575, 1.280433, 1.294768, 1.312721, 1.332533, 1.352690" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & EMAB[2] & !EMAB[1] & EMAB[0] & !EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq1aEMAWB1eq0aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & EMAB[2] & !EMAB[1] & EMAB[0] & EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq1aEMAWB1eq1aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.437340, 1.439238, 1.447095, 1.461431, 1.479384, 1.499196, 1.519353", \
            "1.435441, 1.437340, 1.445197, 1.459533, 1.477486, 1.497298, 1.517455", \
            "1.427586, 1.429484, 1.437341, 1.451677, 1.469630, 1.489442, 1.509599", \
            "1.413246, 1.415145, 1.423002, 1.437338, 1.455291, 1.475103, 1.495260", \
            "1.395296, 1.397195, 1.405052, 1.419388, 1.437341, 1.457153, 1.477309", \
            "1.375485, 1.377384, 1.385241, 1.399577, 1.417530, 1.437342, 1.457499", \
            "1.355326, 1.357224, 1.365082, 1.379417, 1.397370, 1.417182, 1.437339" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & EMAB[2] & !EMAB[1] & EMAB[0] & EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq1aEMAWB1eq1aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & EMAB[2] & !EMAB[1] & EMAB[0] & EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq1aEMAWB1eq1aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.501716, 1.503615, 1.511472, 1.525808, 1.543761, 1.563573, 1.583730", \
            "1.499818, 1.501717, 1.509574, 1.523910, 1.541863, 1.561675, 1.581831", \
            "1.491962, 1.493861, 1.501718, 1.516054, 1.534007, 1.553819, 1.573976", \
            "1.477623, 1.479521, 1.487379, 1.501714, 1.519667, 1.539479, 1.559636", \
            "1.459673, 1.461571, 1.469429, 1.483764, 1.501717, 1.521529, 1.541686", \
            "1.439862, 1.441761, 1.449618, 1.463954, 1.481907, 1.501719, 1.521875", \
            "1.419703, 1.421601, 1.429458, 1.443794, 1.461747, 1.481559, 1.501716" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & EMAB[2] & !EMAB[1] & EMAB[0] & EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq1aEMAWB1eq1aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & EMAB[2] & EMAB[1] & !EMAB[0] & !EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq0aEMAWB1eq0aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.175808, 1.177707, 1.185564, 1.199900, 1.217852, 1.237664, 1.257821", \
            "1.173910, 1.175808, 1.183666, 1.198001, 1.215954, 1.235766, 1.255923", \
            "1.166054, 1.167953, 1.175810, 1.190146, 1.208098, 1.227910, 1.248067", \
            "1.151715, 1.153613, 1.161471, 1.175806, 1.193759, 1.213571, 1.233728", \
            "1.133765, 1.135663, 1.143520, 1.157856, 1.175809, 1.195621, 1.215778", \
            "1.113954, 1.115852, 1.123710, 1.138045, 1.155998, 1.175810, 1.195967", \
            "1.093794, 1.095693, 1.103550, 1.117886, 1.135839, 1.155651, 1.175808" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & EMAB[2] & EMAB[1] & !EMAB[0] & !EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq0aEMAWB1eq0aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & EMAB[2] & EMAB[1] & !EMAB[0] & !EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq0aEMAWB1eq0aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.441318, 1.443217, 1.451074, 1.465410, 1.483363, 1.503175, 1.523331", \
            "1.439420, 1.441319, 1.449176, 1.463511, 1.481464, 1.501276, 1.521433", \
            "1.431564, 1.433463, 1.441320, 1.455656, 1.473609, 1.493421, 1.513577", \
            "1.417225, 1.419123, 1.426981, 1.441316, 1.459269, 1.479081, 1.499238", \
            "1.399275, 1.401173, 1.409030, 1.423366, 1.441319, 1.461131, 1.481288", \
            "1.379464, 1.381362, 1.389220, 1.403555, 1.421508, 1.441320, 1.461477", \
            "1.359304, 1.361203, 1.369060, 1.383396, 1.401349, 1.421161, 1.441318" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & EMAB[2] & EMAB[1] & !EMAB[0] & !EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq0aEMAWB1eq0aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & EMAB[2] & EMAB[1] & !EMAB[0] & EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq0aEMAWB1eq1aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.525967, 1.527866, 1.535723, 1.550059, 1.568012, 1.587824, 1.607981", \
            "1.524069, 1.525968, 1.533825, 1.548161, 1.566114, 1.585926, 1.606082", \
            "1.516213, 1.518112, 1.525969, 1.540305, 1.558258, 1.578070, 1.598227", \
            "1.501874, 1.503772, 1.511630, 1.525965, 1.543918, 1.563730, 1.583887", \
            "1.483924, 1.485822, 1.493680, 1.508015, 1.525968, 1.545780, 1.565937", \
            "1.464113, 1.466012, 1.473869, 1.488205, 1.506158, 1.525970, 1.546126", \
            "1.443954, 1.445852, 1.453709, 1.468045, 1.485998, 1.505810, 1.525967" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & EMAB[2] & EMAB[1] & !EMAB[0] & EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq0aEMAWB1eq1aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & EMAB[2] & EMAB[1] & !EMAB[0] & EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq0aEMAWB1eq1aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.590344, 1.592243, 1.600100, 1.614436, 1.632388, 1.652200, 1.672357", \
            "1.588446, 1.590344, 1.598202, 1.612537, 1.630490, 1.650302, 1.670459", \
            "1.580590, 1.582489, 1.590346, 1.604682, 1.622634, 1.642446, 1.662603", \
            "1.566251, 1.568149, 1.576006, 1.590342, 1.608295, 1.628107, 1.648264", \
            "1.548301, 1.550199, 1.558056, 1.572392, 1.590345, 1.610157, 1.630314", \
            "1.528490, 1.530388, 1.538246, 1.552581, 1.570534, 1.590346, 1.610503", \
            "1.508330, 1.510229, 1.518086, 1.532422, 1.550375, 1.570187, 1.590344" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & EMAB[2] & EMAB[1] & !EMAB[0] & EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq0aEMAWB1eq1aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & EMAB[2] & EMAB[1] & EMAB[0] & !EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq1aEMAWB1eq0aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.251286, 1.253185, 1.261042, 1.275378, 1.293331, 1.313143, 1.333299", \
            "1.249388, 1.251287, 1.259144, 1.273480, 1.291433, 1.311245, 1.331401", \
            "1.241532, 1.243431, 1.251288, 1.265624, 1.283577, 1.303389, 1.323545", \
            "1.227193, 1.229091, 1.236949, 1.251284, 1.269237, 1.289049, 1.309206", \
            "1.209243, 1.211141, 1.218999, 1.233334, 1.251287, 1.271099, 1.291256", \
            "1.189432, 1.191331, 1.199188, 1.213524, 1.231476, 1.251289, 1.271445", \
            "1.169273, 1.171171, 1.179028, 1.193364, 1.211317, 1.231129, 1.251286" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & EMAB[2] & EMAB[1] & EMAB[0] & !EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq1aEMAWB1eq0aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & EMAB[2] & EMAB[1] & EMAB[0] & !EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq1aEMAWB1eq0aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.516796, 1.518695, 1.526552, 1.540888, 1.558841, 1.578653, 1.598810", \
            "1.514898, 1.516797, 1.524654, 1.538990, 1.556943, 1.576755, 1.596911", \
            "1.507042, 1.508941, 1.516798, 1.531134, 1.549087, 1.568899, 1.589056", \
            "1.492703, 1.494601, 1.502459, 1.516794, 1.534747, 1.554559, 1.574716", \
            "1.474753, 1.476651, 1.484509, 1.498844, 1.516797, 1.536609, 1.556766", \
            "1.454942, 1.456841, 1.464698, 1.479034, 1.496987, 1.516799, 1.536955", \
            "1.434783, 1.436681, 1.444538, 1.458874, 1.476827, 1.496639, 1.516796" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & EMAB[2] & EMAB[1] & EMAB[0] & !EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq1aEMAWB1eq0aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & EMAB[2] & EMAB[1] & EMAB[0] & EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq1aEMAWB1eq1aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.601445, 1.603344, 1.611201, 1.625537, 1.643490, 1.663302, 1.683459", \
            "1.599547, 1.601446, 1.609303, 1.623639, 1.641592, 1.661404, 1.681561", \
            "1.591691, 1.593590, 1.601447, 1.615783, 1.633736, 1.653548, 1.673705", \
            "1.577352, 1.579251, 1.587108, 1.601444, 1.619397, 1.639209, 1.659365", \
            "1.559402, 1.561301, 1.569158, 1.583493, 1.601446, 1.621258, 1.641415", \
            "1.539591, 1.541490, 1.549347, 1.563683, 1.581636, 1.601448, 1.621605", \
            "1.519432, 1.521330, 1.529188, 1.543523, 1.561476, 1.581288, 1.601445" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & EMAB[2] & EMAB[1] & EMAB[0] & EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq1aEMAWB1eq1aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & EMAB[2] & EMAB[1] & EMAB[0] & EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq1aEMAWB1eq1aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.665822, 1.667721, 1.675578, 1.689914, 1.707867, 1.727679, 1.747835", \
            "1.663924, 1.665823, 1.673680, 1.688016, 1.705969, 1.725781, 1.745937", \
            "1.656068, 1.657967, 1.665824, 1.680160, 1.698113, 1.717925, 1.738081", \
            "1.641729, 1.643627, 1.651485, 1.665820, 1.683773, 1.703585, 1.723742", \
            "1.623779, 1.625677, 1.633535, 1.647870, 1.665823, 1.685635, 1.705792", \
            "1.603968, 1.605867, 1.613724, 1.628060, 1.646012, 1.665824, 1.685981", \
            "1.583808, 1.585707, 1.593564, 1.607900, 1.625853, 1.645665, 1.665822" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & EMAB[2] & EMAB[1] & EMAB[0] & EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq1aEMAWB1eq1aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      minimum_period() {
        constraint : 1.462;
        when : "RET1N & !EMAB[2] & !EMAB[1] & !EMAB[0] & !EMAWB[1] & !EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq0aEMAWB1eq0aEMAWB0eq0aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.482;
        when : "RET1N & !EMAB[2] & !EMAB[1] & EMAB[0] & !EMAWB[1] & !EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq1aEMAWB1eq0aEMAWB0eq0aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.531;
        when : "RET1N & !EMAB[2] & EMAB[1] & !EMAB[0] & !EMAWB[1] & !EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq0aEMAWB1eq0aEMAWB0eq0aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.602;
        when : "RET1N & !EMAB[2] & EMAB[1] & EMAB[0] & !EMAWB[1] & !EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq1aEMAWB1eq0aEMAWB0eq0aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.736;
        when : "RET1N & !EMAB[2] & !EMAB[1] & !EMAB[0] & !EMAWB[1] & EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq0aEMAWB1eq0aEMAWB0eq1aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.739;
        when : "RET1N & EMAB[2] & !EMAB[1] & !EMAB[0] & !EMAWB[1] & !EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq0aEMAWB1eq0aEMAWB0eq0aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.756;
        when : "RET1N & !EMAB[2] & !EMAB[1] & EMAB[0] & !EMAWB[1] & EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq1aEMAWB1eq0aEMAWB0eq1aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.801;
        when : "RET1N & EMAB[2] & !EMAB[1] & EMAB[0] & !EMAWB[1] & !EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq1aEMAWB1eq0aEMAWB0eq0aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.804;
        when : "RET1N & !EMAB[2] & EMAB[1] & !EMAB[0] & !EMAWB[1] & EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq0aEMAWB1eq0aEMAWB0eq1aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.823;
        when : "RET1N & !EMAB[2] & !EMAB[1] & !EMAB[0] & EMAWB[1] & !EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq0aEMAWB1eq1aEMAWB0eq0aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.843;
        when : "RET1N & !EMAB[2] & !EMAB[1] & EMAB[0] & EMAWB[1] & !EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq1aEMAWB1eq1aEMAWB0eq0aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.876;
        when : "RET1N & !EMAB[2] & EMAB[1] & EMAB[0] & !EMAWB[1] & EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq1aEMAWB1eq0aEMAWB0eq1aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.889;
        when : "RET1N & !EMAB[2] & !EMAB[1] & !EMAB[0] & EMAWB[1] & EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq0aEMAWB1eq1aEMAWB0eq1aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.892;
        when : "RET1N & !EMAB[2] & EMAB[1] & !EMAB[0] & EMAWB[1] & !EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq0aEMAWB1eq1aEMAWB0eq0aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.893;
        when : "RET1N & EMAB[2] & EMAB[1] & !EMAB[0] & !EMAWB[1] & !EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq0aEMAWB1eq0aEMAWB0eq0aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.909;
        when : "RET1N & !EMAB[2] & !EMAB[1] & EMAB[0] & EMAWB[1] & EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq1aEMAWB1eq1aEMAWB0eq1aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.958;
        when : "RET1N & !EMAB[2] & EMAB[1] & !EMAB[0] & EMAWB[1] & EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq0aEMAWB1eq1aEMAWB0eq1aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.963;
        when : "RET1N & !EMAB[2] & EMAB[1] & EMAB[0] & EMAWB[1] & !EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq1aEMAWB1eq1aEMAWB0eq0aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.970;
        when : "RET1N & EMAB[2] & EMAB[1] & EMAB[0] & !EMAWB[1] & !EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq1aEMAWB1eq0aEMAWB0eq0aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 2.013;
        when : "RET1N & EMAB[2] & !EMAB[1] & !EMAB[0] & !EMAWB[1] & EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq0aEMAWB1eq0aEMAWB0eq1aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 2.029;
        when : "RET1N & !EMAB[2] & EMAB[1] & EMAB[0] & EMAWB[1] & EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq1aEMAWB1eq1aEMAWB0eq1aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 2.075;
        when : "RET1N & EMAB[2] & !EMAB[1] & EMAB[0] & !EMAWB[1] & EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq1aEMAWB1eq0aEMAWB0eq1aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 2.100;
        when : "RET1N & EMAB[2] & !EMAB[1] & !EMAB[0] & EMAWB[1] & !EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq0aEMAWB1eq1aEMAWB0eq0aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 2.162;
        when : "RET1N & EMAB[2] & !EMAB[1] & EMAB[0] & EMAWB[1] & !EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq1aEMAWB1eq1aEMAWB0eq0aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 2.166;
        when : "RET1N & EMAB[2] & !EMAB[1] & !EMAB[0] & EMAWB[1] & EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq0aEMAWB1eq1aEMAWB0eq1aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 2.166;
        when : "RET1N & EMAB[2] & EMAB[1] & !EMAB[0] & !EMAWB[1] & EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq0aEMAWB1eq0aEMAWB0eq1aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 2.228;
        when : "RET1N & EMAB[2] & !EMAB[1] & EMAB[0] & EMAWB[1] & EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq1aEMAWB1eq1aEMAWB0eq1aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 2.244;
        when : "RET1N & EMAB[2] & EMAB[1] & EMAB[0] & !EMAWB[1] & EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq1aEMAWB1eq0aEMAWB0eq1aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 2.253;
        when : "RET1N & EMAB[2] & EMAB[1] & !EMAB[0] & EMAWB[1] & !EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq0aEMAWB1eq1aEMAWB0eq0aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 2.320;
        when : "RET1N & EMAB[2] & EMAB[1] & !EMAB[0] & EMAWB[1] & EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq0aEMAWB1eq1aEMAWB0eq1aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 2.331;
        when : "RET1N & EMAB[2] & EMAB[1] & EMAB[0] & EMAWB[1] & !EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq1aEMAWB1eq1aEMAWB0eq0aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 2.397;
        when : "RET1N & EMAB[2] & EMAB[1] & EMAB[0] & EMAWB[1] & EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq1aEMAWB1eq1aEMAWB0eq1aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & WENB) + (!TCENB & !TENB \
                & TWENB)) & !EMAB[2] & !EMAB[1] & !EMAB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("11.725796, 11.725796, 11.725796, 11.725796, 11.725796, 11.725796, 11.725796");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.027231, 0.027231, 0.027231, 0.027231, 0.027231, 0.027231, 0.027231");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & WENB) + (!TCENB & !TENB \
                & TWENB)) & !EMAB[2] & !EMAB[1] & EMAB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("11.840453, 11.840453, 11.840453, 11.840453, 11.840453, 11.840453, 11.840453");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.027231, 0.027231, 0.027231, 0.027231, 0.027231, 0.027231, 0.027231");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & WENB) + (!TCENB & !TENB \
                & TWENB)) & !EMAB[2] & EMAB[1] & !EMAB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("11.955109, 11.955109, 11.955109, 11.955109, 11.955109, 11.955109, 11.955109");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.027231, 0.027231, 0.027231, 0.027231, 0.027231, 0.027231, 0.027231");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & WENB) + (!TCENB & !TENB \
                & TWENB)) & !EMAB[2] & EMAB[1] & EMAB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("12.069766, 12.069766, 12.069766, 12.069766, 12.069766, 12.069766, 12.069766");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.027231, 0.027231, 0.027231, 0.027231, 0.027231, 0.027231, 0.027231");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & WENB) + (!TCENB & !TENB \
                & TWENB)) & EMAB[2] & !EMAB[1] & !EMAB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("12.184423, 12.184423, 12.184423, 12.184423, 12.184423, 12.184423, 12.184423");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.027231, 0.027231, 0.027231, 0.027231, 0.027231, 0.027231, 0.027231");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & WENB) + (!TCENB & !TENB \
                & TWENB)) & EMAB[2] & !EMAB[1] & EMAB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("12.299080, 12.299080, 12.299080, 12.299080, 12.299080, 12.299080, 12.299080");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.027231, 0.027231, 0.027231, 0.027231, 0.027231, 0.027231, 0.027231");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & WENB) + (!TCENB & !TENB \
                & TWENB)) & EMAB[2] & EMAB[1] & !EMAB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("12.413736, 12.413736, 12.413736, 12.413736, 12.413736, 12.413736, 12.413736");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.027231, 0.027231, 0.027231, 0.027231, 0.027231, 0.027231, 0.027231");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & WENB) + (!TCENB & !TENB \
                & TWENB)) & EMAB[2] & EMAB[1] & EMAB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("12.528393, 12.528393, 12.528393, 12.528393, 12.528393, 12.528393, 12.528393");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.027231, 0.027231, 0.027231, 0.027231, 0.027231, 0.027231, 0.027231");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & !EMAB[2] & !EMAB[1] & !EMAB[0] & \
                !EMAWB[1] & !EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("12.885370, 12.885370, 12.885370, 12.885370, 12.885370, 12.885370, 12.885370");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.027231, 0.027231, 0.027231, 0.027231, 0.027231, 0.027231, 0.027231");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & !EMAB[2] & !EMAB[1] & !EMAB[0] & \
                !EMAWB[1] & EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("12.885370, 12.885370, 12.885370, 12.885370, 12.885370, 12.885370, 12.885370");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.027231, 0.027231, 0.027231, 0.027231, 0.027231, 0.027231, 0.027231");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & !EMAB[2] & !EMAB[1] & !EMAB[0] & \
                EMAWB[1] & !EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("12.885370, 12.885370, 12.885370, 12.885370, 12.885370, 12.885370, 12.885370");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.027231, 0.027231, 0.027231, 0.027231, 0.027231, 0.027231, 0.027231");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & !EMAB[2] & !EMAB[1] & !EMAB[0] & \
                EMAWB[1] & EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("12.885370, 12.885370, 12.885370, 12.885370, 12.885370, 12.885370, 12.885370");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.027231, 0.027231, 0.027231, 0.027231, 0.027231, 0.027231, 0.027231");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & !EMAB[2] & !EMAB[1] & EMAB[0] & !EMAWB[1] \
                & !EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("13.011492, 13.011492, 13.011492, 13.011492, 13.011492, 13.011492, 13.011492");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.027231, 0.027231, 0.027231, 0.027231, 0.027231, 0.027231, 0.027231");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & !EMAB[2] & !EMAB[1] & EMAB[0] & !EMAWB[1] \
                & EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("13.011492, 13.011492, 13.011492, 13.011492, 13.011492, 13.011492, 13.011492");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.027231, 0.027231, 0.027231, 0.027231, 0.027231, 0.027231, 0.027231");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & !EMAB[2] & !EMAB[1] & EMAB[0] & EMAWB[1] \
                & !EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("13.011492, 13.011492, 13.011492, 13.011492, 13.011492, 13.011492, 13.011492");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.027231, 0.027231, 0.027231, 0.027231, 0.027231, 0.027231, 0.027231");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & !EMAB[2] & !EMAB[1] & EMAB[0] & EMAWB[1] \
                & EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("13.011492, 13.011492, 13.011492, 13.011492, 13.011492, 13.011492, 13.011492");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.027231, 0.027231, 0.027231, 0.027231, 0.027231, 0.027231, 0.027231");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & !EMAB[2] & EMAB[1] & !EMAB[0] & !EMAWB[1] \
                & !EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("13.137614, 13.137614, 13.137614, 13.137614, 13.137614, 13.137614, 13.137614");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.027231, 0.027231, 0.027231, 0.027231, 0.027231, 0.027231, 0.027231");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & !EMAB[2] & EMAB[1] & !EMAB[0] & !EMAWB[1] \
                & EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("13.137614, 13.137614, 13.137614, 13.137614, 13.137614, 13.137614, 13.137614");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.027231, 0.027231, 0.027231, 0.027231, 0.027231, 0.027231, 0.027231");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & !EMAB[2] & EMAB[1] & !EMAB[0] & EMAWB[1] \
                & !EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("13.137614, 13.137614, 13.137614, 13.137614, 13.137614, 13.137614, 13.137614");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.027231, 0.027231, 0.027231, 0.027231, 0.027231, 0.027231, 0.027231");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & !EMAB[2] & EMAB[1] & !EMAB[0] & EMAWB[1] \
                & EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("13.137614, 13.137614, 13.137614, 13.137614, 13.137614, 13.137614, 13.137614");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.027231, 0.027231, 0.027231, 0.027231, 0.027231, 0.027231, 0.027231");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & !EMAB[2] & EMAB[1] & EMAB[0] & !EMAWB[1] \
                & !EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("13.263737, 13.263737, 13.263737, 13.263737, 13.263737, 13.263737, 13.263737");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.027231, 0.027231, 0.027231, 0.027231, 0.027231, 0.027231, 0.027231");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & !EMAB[2] & EMAB[1] & EMAB[0] & !EMAWB[1] \
                & EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("13.263737, 13.263737, 13.263737, 13.263737, 13.263737, 13.263737, 13.263737");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.027231, 0.027231, 0.027231, 0.027231, 0.027231, 0.027231, 0.027231");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & !EMAB[2] & EMAB[1] & EMAB[0] & EMAWB[1] \
                & !EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("13.263737, 13.263737, 13.263737, 13.263737, 13.263737, 13.263737, 13.263737");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.027231, 0.027231, 0.027231, 0.027231, 0.027231, 0.027231, 0.027231");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & !EMAB[2] & EMAB[1] & EMAB[0] & EMAWB[1] \
                & EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("13.263737, 13.263737, 13.263737, 13.263737, 13.263737, 13.263737, 13.263737");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.027231, 0.027231, 0.027231, 0.027231, 0.027231, 0.027231, 0.027231");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & EMAB[2] & !EMAB[1] & !EMAB[0] & !EMAWB[1] \
                & !EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("13.389859, 13.389859, 13.389859, 13.389859, 13.389859, 13.389859, 13.389859");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.027231, 0.027231, 0.027231, 0.027231, 0.027231, 0.027231, 0.027231");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & EMAB[2] & !EMAB[1] & !EMAB[0] & !EMAWB[1] \
                & EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("13.389859, 13.389859, 13.389859, 13.389859, 13.389859, 13.389859, 13.389859");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.027231, 0.027231, 0.027231, 0.027231, 0.027231, 0.027231, 0.027231");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & EMAB[2] & !EMAB[1] & !EMAB[0] & EMAWB[1] \
                & !EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("13.389859, 13.389859, 13.389859, 13.389859, 13.389859, 13.389859, 13.389859");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.027231, 0.027231, 0.027231, 0.027231, 0.027231, 0.027231, 0.027231");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & EMAB[2] & !EMAB[1] & !EMAB[0] & EMAWB[1] \
                & EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("13.389859, 13.389859, 13.389859, 13.389859, 13.389859, 13.389859, 13.389859");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.027231, 0.027231, 0.027231, 0.027231, 0.027231, 0.027231, 0.027231");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & EMAB[2] & !EMAB[1] & EMAB[0] & !EMAWB[1] \
                & !EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("13.515982, 13.515982, 13.515982, 13.515982, 13.515982, 13.515982, 13.515982");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.027231, 0.027231, 0.027231, 0.027231, 0.027231, 0.027231, 0.027231");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & EMAB[2] & !EMAB[1] & EMAB[0] & !EMAWB[1] \
                & EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("13.515982, 13.515982, 13.515982, 13.515982, 13.515982, 13.515982, 13.515982");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.027231, 0.027231, 0.027231, 0.027231, 0.027231, 0.027231, 0.027231");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & EMAB[2] & !EMAB[1] & EMAB[0] & EMAWB[1] \
                & !EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("13.515982, 13.515982, 13.515982, 13.515982, 13.515982, 13.515982, 13.515982");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.027231, 0.027231, 0.027231, 0.027231, 0.027231, 0.027231, 0.027231");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & EMAB[2] & !EMAB[1] & EMAB[0] & EMAWB[1] \
                & EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("13.515982, 13.515982, 13.515982, 13.515982, 13.515982, 13.515982, 13.515982");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.027231, 0.027231, 0.027231, 0.027231, 0.027231, 0.027231, 0.027231");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & EMAB[2] & EMAB[1] & !EMAB[0] & !EMAWB[1] \
                & !EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("13.642104, 13.642104, 13.642104, 13.642104, 13.642104, 13.642104, 13.642104");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.027231, 0.027231, 0.027231, 0.027231, 0.027231, 0.027231, 0.027231");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & EMAB[2] & EMAB[1] & !EMAB[0] & !EMAWB[1] \
                & EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("13.642104, 13.642104, 13.642104, 13.642104, 13.642104, 13.642104, 13.642104");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.027231, 0.027231, 0.027231, 0.027231, 0.027231, 0.027231, 0.027231");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & EMAB[2] & EMAB[1] & !EMAB[0] & EMAWB[1] \
                & !EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("13.642104, 13.642104, 13.642104, 13.642104, 13.642104, 13.642104, 13.642104");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.027231, 0.027231, 0.027231, 0.027231, 0.027231, 0.027231, 0.027231");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & EMAB[2] & EMAB[1] & !EMAB[0] & EMAWB[1] \
                & EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("13.642104, 13.642104, 13.642104, 13.642104, 13.642104, 13.642104, 13.642104");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.027231, 0.027231, 0.027231, 0.027231, 0.027231, 0.027231, 0.027231");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & EMAB[2] & EMAB[1] & EMAB[0] & !EMAWB[1] \
                & !EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("13.768226, 13.768226, 13.768226, 13.768226, 13.768226, 13.768226, 13.768226");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.027231, 0.027231, 0.027231, 0.027231, 0.027231, 0.027231, 0.027231");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & EMAB[2] & EMAB[1] & EMAB[0] & !EMAWB[1] \
                & EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("13.768226, 13.768226, 13.768226, 13.768226, 13.768226, 13.768226, 13.768226");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.027231, 0.027231, 0.027231, 0.027231, 0.027231, 0.027231, 0.027231");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & EMAB[2] & EMAB[1] & EMAB[0] & EMAWB[1] \
                & !EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("13.768226, 13.768226, 13.768226, 13.768226, 13.768226, 13.768226, 13.768226");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.027231, 0.027231, 0.027231, 0.027231, 0.027231, 0.027231, 0.027231");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & EMAB[2] & EMAB[1] & EMAB[0] & EMAWB[1] \
                & EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("13.768226, 13.768226, 13.768226, 13.768226, 13.768226, 13.768226, 13.768226");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.027231, 0.027231, 0.027231, 0.027231, 0.027231, 0.027231, 0.027231");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!RET1N";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.016950, 0.016950, 0.016950, 0.016950, 0.016950, 0.016950, 0.016950");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.018645, 0.018645, 0.018645, 0.018645, 0.018645, 0.018645, 0.018645");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & DFTRAMBYP";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("2.200430, 2.200430, 2.200430, 2.200430, 2.200430, 2.200430, 2.200430");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.027231, 0.027231, 0.027231, 0.027231, 0.027231, 0.027231, 0.027231");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((CENB & TENB) + (TCENB & !TENB))";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.016950, 0.016950, 0.016950, 0.016950, 0.016950, 0.016950, 0.016950");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.016950, 0.016950, 0.016950, 0.016950, 0.016950, 0.016950, 0.016950");
        }
      }
    }
    pin(CENB) {
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.003457;
      max_transition : 0.454000;
      /* CENB(R/F) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising ;
        when : "RET1N & TENB";
        sdf_cond : "RET1Neq1aTENBeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.223530, 0.223570, 0.228070, 0.243568, 0.266059, 0.298384, 0.334026", \
            "0.221892, 0.221933, 0.226432, 0.241930, 0.264422, 0.296910, 0.332552", \
            "0.219371, 0.219411, 0.223911, 0.239409, 0.261900, 0.294641, 0.330283", \
            "0.218750, 0.218790, 0.223290, 0.238788, 0.261279, 0.294082, 0.329724", \
            "0.220502, 0.220543, 0.225042, 0.240541, 0.263032, 0.295659, 0.331301", \
            "0.223443, 0.223483, 0.227983, 0.243481, 0.265973, 0.298306, 0.333948", \
            "0.227209, 0.227249, 0.231749, 0.247247, 0.269739, 0.301695, 0.337337" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.233713, 0.233465, 0.239078, 0.260009, 0.292735, 0.331538, 0.371140", \
            "0.232075, 0.231827, 0.237440, 0.258372, 0.291097, 0.329900, 0.369502", \
            "0.229554, 0.229306, 0.234919, 0.255850, 0.288576, 0.327378, 0.366981", \
            "0.228933, 0.228685, 0.234298, 0.255229, 0.287955, 0.326758, 0.366360", \
            "0.230686, 0.230438, 0.236051, 0.256982, 0.289708, 0.328510, 0.368112", \
            "0.233626, 0.233378, 0.238991, 0.259922, 0.292648, 0.331451, 0.371053", \
            "0.237392, 0.237144, 0.242757, 0.263688, 0.296414, 0.335217, 0.374819" \
          );
        }
      }
      /*  CLKB(R) to CENB(R/F) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising ;
        when : "RET1N & TENB";
        sdf_cond : "RET1Neq1aTENBeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.178215, 0.177981, 0.176875, 0.169501, 0.155928, 0.138939, 0.117100", \
            "0.180110, 0.179875, 0.178770, 0.171395, 0.157822, 0.140833, 0.118994", \
            "0.187996, 0.187762, 0.186656, 0.179282, 0.165709, 0.148720, 0.126881", \
            "0.202378, 0.202143, 0.201038, 0.193663, 0.180090, 0.163101, 0.141262", \
            "0.221009, 0.220774, 0.219669, 0.212294, 0.198721, 0.181732, 0.159893", \
            "0.242908, 0.242673, 0.241568, 0.234193, 0.220620, 0.203631, 0.181793", \
            "0.264994, 0.264759, 0.263654, 0.256279, 0.242706, 0.225717, 0.203878" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.177873, 0.177382, 0.175865, 0.168413, 0.154388, 0.135822, 0.112780", \
            "0.179767, 0.179276, 0.177760, 0.170307, 0.156282, 0.137716, 0.114674", \
            "0.187654, 0.187163, 0.185646, 0.178194, 0.164169, 0.145603, 0.122561", \
            "0.202035, 0.201544, 0.200028, 0.192575, 0.178550, 0.159984, 0.136942", \
            "0.220667, 0.220175, 0.218659, 0.211206, 0.197181, 0.178615, 0.155573", \
            "0.242566, 0.242075, 0.240558, 0.233105, 0.219080, 0.200514, 0.177472", \
            "0.264652, 0.264161, 0.262644, 0.255191, 0.241166, 0.222600, 0.199558" \
          );
        }
      }
      /* CENB(F) to RET1N(F) SD */
      timing() {
        related_pin : RET1N;
        timing_type : non_seq_setup_falling;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* RET1N(F) to CENB(F) HD */
      timing() {
        related_pin : RET1N;
        timing_type : non_seq_hold_falling;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873", \
            "1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873", \
            "1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873", \
            "1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873", \
            "1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873", \
            "1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873", \
            "1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873" \
          );
        }
      }
      /* CENB(F) to RET1N(R) SD */
      timing() {
        related_pin : RET1N;
        timing_type : non_seq_setup_rising;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* RET1N(R) to CENB(F) HD */
      timing() {
        related_pin : RET1N;
        timing_type : non_seq_hold_rising;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.500260, 0.500508, 0.494895, 0.473964, 0.441238, 0.402436, 0.362833", \
            "0.501898, 0.502146, 0.496533, 0.475601, 0.442876, 0.404073, 0.364471", \
            "0.504419, 0.504667, 0.499054, 0.478123, 0.445397, 0.406595, 0.366992", \
            "0.505040, 0.505288, 0.499675, 0.478744, 0.446018, 0.407216, 0.367613", \
            "0.503288, 0.503536, 0.497923, 0.476991, 0.444266, 0.405463, 0.365861", \
            "0.500347, 0.500595, 0.494982, 0.474051, 0.441325, 0.402522, 0.362920", \
            "0.496581, 0.496829, 0.491216, 0.470285, 0.437559, 0.398756, 0.359154" \
          );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!DFTRAMBYP & TENB";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.140133, 0.140133, 0.140133, 0.140133, 0.140133, 0.140133, 0.140133");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.275558, 0.275558, 0.275558, 0.275558, 0.275558, 0.275558, 0.275558");
        }
      }
    }
    pin(WENB) {
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.003201;
      max_transition : 0.454000;
      /* WENB(R/F) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising ;
        when : "RET1N & TENB & !CENB";
        sdf_cond : "RET1Neq1aTENBeq1aCENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.168779, 0.170355, 0.176884, 0.190090, 0.207979, 0.229231, 0.251320", \
           "0.166878, 0.168454, 0.174983, 0.188189, 0.206078, 0.227330, 0.249419", \
           "0.159022, 0.160598, 0.167127, 0.180333, 0.198222, 0.219475, 0.241563", \
           "0.144559, 0.146134, 0.152664, 0.165870, 0.183759, 0.205011, 0.227100", \
           "0.126072, 0.127647, 0.134177, 0.147383, 0.165272, 0.186524, 0.208612", \
           "0.104018, 0.105594, 0.112123, 0.125330, 0.143219, 0.164471, 0.186559", \
           "0.081959, 0.083535, 0.090064, 0.103270, 0.121159, 0.142411, 0.164500" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.169319, 0.170664, 0.176844, 0.190228, 0.208798, 0.230229, 0.251100", \
           "0.167418, 0.168763, 0.174943, 0.188327, 0.206897, 0.228328, 0.249199", \
           "0.159562, 0.160907, 0.167087, 0.180471, 0.199041, 0.220472, 0.241344", \
           "0.145099, 0.146444, 0.152624, 0.166008, 0.184578, 0.206009, 0.226880", \
           "0.126611, 0.127956, 0.134136, 0.147521, 0.166091, 0.187522, 0.208393", \
           "0.104558, 0.105903, 0.112083, 0.125467, 0.144037, 0.165469, 0.186340", \
           "0.082499, 0.083844, 0.090024, 0.103408, 0.121978, 0.143409, 0.164280" \
         );
        }
      }
      /* CLKB(R) to WENB(R/F) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising ;
        when : "RET1N & TENB & !CENB";
        sdf_cond : "RET1Neq1aTENBeq1aCENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.183362, 0.181808, 0.175072, 0.168126, 0.163106, 0.158386, 0.157953", \
           "0.185263, 0.183710, 0.176973, 0.170027, 0.165008, 0.160287, 0.159855", \
           "0.193113, 0.191559, 0.184823, 0.177877, 0.172857, 0.168137, 0.167704", \
           "0.207584, 0.206030, 0.199294, 0.192348, 0.187328, 0.182608, 0.182175", \
           "0.226066, 0.224513, 0.217776, 0.210830, 0.205811, 0.201090, 0.200658", \
           "0.248073, 0.246520, 0.239783, 0.232837, 0.227818, 0.223097, 0.222665", \
           "0.270145, 0.268592, 0.261855, 0.254909, 0.249890, 0.245169, 0.244737" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.182345, 0.181001, 0.174712, 0.167743, 0.163195, 0.159833, 0.160619", \
           "0.184246, 0.182902, 0.176614, 0.169644, 0.165096, 0.161734, 0.162520", \
           "0.192096, 0.190752, 0.184464, 0.177494, 0.172946, 0.169584, 0.170370", \
           "0.206567, 0.205223, 0.198935, 0.191965, 0.187417, 0.184055, 0.184841", \
           "0.225049, 0.223705, 0.217417, 0.210447, 0.205899, 0.202537, 0.203323", \
           "0.247056, 0.245712, 0.239424, 0.232454, 0.227906, 0.224544, 0.225331", \
           "0.269128, 0.267784, 0.261496, 0.254526, 0.249978, 0.246616, 0.247403" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!DFTRAMBYP & TENB";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ("0.155884, 0.155884, 0.155884, 0.155884, 0.155884, 0.155884, 0.155884");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ("0.177050, 0.177050, 0.177050, 0.177050, 0.177050, 0.177050, 0.177050");
        }
      }
    }
    bus(AB) {
      bus_type : SRAMdpw64d256_ADDRESS;
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.003548;
      max_transition : 0.454000;
      /* AB(R/F) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising ;
        when : "RET1N & TENB & !CENB & !COLLDISN";
        sdf_cond : "RET1Neq1aTENBeq1aCENBeq0aCOLLDISNeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.230960, 0.232590, 0.239319, 0.253081, 0.272379, 0.297430, 0.325171", \
           "0.229061, 0.230692, 0.237421, 0.251183, 0.270481, 0.295532, 0.323273", \
           "0.221204, 0.222834, 0.229563, 0.243325, 0.262624, 0.287674, 0.315415", \
           "0.206868, 0.208499, 0.215228, 0.228990, 0.248288, 0.273339, 0.301080", \
           "0.188915, 0.190546, 0.197275, 0.211037, 0.230335, 0.255386, 0.283127", \
           "0.169108, 0.170738, 0.177467, 0.191229, 0.210527, 0.235578, 0.263319", \
           "0.148946, 0.150577, 0.157306, 0.171068, 0.190366, 0.215417, 0.243158" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.232683, 0.233971, 0.239987, 0.252939, 0.271986, 0.296141, 0.320429", \
           "0.230785, 0.232073, 0.238088, 0.251041, 0.270088, 0.294243, 0.318530", \
           "0.222927, 0.224215, 0.230231, 0.243183, 0.262230, 0.286386, 0.310673", \
           "0.208592, 0.209880, 0.215895, 0.228848, 0.247895, 0.272050, 0.296337", \
           "0.190639, 0.191927, 0.197942, 0.210895, 0.229942, 0.254097, 0.278384", \
           "0.170831, 0.172119, 0.178135, 0.191087, 0.210134, 0.234289, 0.258577", \
           "0.150670, 0.151958, 0.157973, 0.170926, 0.189973, 0.214128, 0.238415" \
         );
        }
      }
      /* CLKB(R) to AB(R/F) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising ;
        when : "RET1N & TENB & !CENB & !COLLDISN";
        sdf_cond : "RET1Neq1aTENBeq1aCENBeq0aCOLLDISNeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.188830, 0.187250, 0.179686, 0.170687, 0.163520, 0.157152, 0.152342", \
           "0.190731, 0.189150, 0.181586, 0.172587, 0.165420, 0.159053, 0.154243", \
           "0.198576, 0.196995, 0.189431, 0.180432, 0.173265, 0.166898, 0.162088", \
           "0.213043, 0.211462, 0.203898, 0.194899, 0.187732, 0.181364, 0.176555", \
           "0.231529, 0.229948, 0.222384, 0.213385, 0.206218, 0.199851, 0.195041", \
           "0.253552, 0.251971, 0.244407, 0.235408, 0.228241, 0.221874, 0.217064", \
           "0.275599, 0.274018, 0.266454, 0.257455, 0.250288, 0.243920, 0.239111" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.182640, 0.181338, 0.174594, 0.166300, 0.160739, 0.157185, 0.157561", \
           "0.184540, 0.183238, 0.176494, 0.168201, 0.162640, 0.159086, 0.159461", \
           "0.192385, 0.191083, 0.184339, 0.176045, 0.170484, 0.166930, 0.167306", \
           "0.206852, 0.205550, 0.198806, 0.190512, 0.184951, 0.181397, 0.181773", \
           "0.225338, 0.224036, 0.217292, 0.208998, 0.203437, 0.199884, 0.200259", \
           "0.247361, 0.246059, 0.239315, 0.231021, 0.225461, 0.221907, 0.222282", \
           "0.269408, 0.268106, 0.261362, 0.253068, 0.247507, 0.243953, 0.244329" \
         );
        }
      }
      /* AB(R/F) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising ;
        when : "RET1N & TENB & !CENB & COLLDISN";
        sdf_cond : "RET1Neq1aTENBeq1aCENBeq0aCOLLDISNeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.230960, 0.232590, 0.239319, 0.253081, 0.272379, 0.297430, 0.325171", \
           "0.229061, 0.230692, 0.237421, 0.251183, 0.270481, 0.295532, 0.323273", \
           "0.221204, 0.222834, 0.229563, 0.243325, 0.262624, 0.287674, 0.315415", \
           "0.206868, 0.208499, 0.215228, 0.228990, 0.248288, 0.273339, 0.301080", \
           "0.188915, 0.190546, 0.197275, 0.211037, 0.230335, 0.255386, 0.283127", \
           "0.169108, 0.170738, 0.177467, 0.191229, 0.210527, 0.235578, 0.263319", \
           "0.148946, 0.150577, 0.157306, 0.171068, 0.190366, 0.215417, 0.243158" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.232683, 0.233971, 0.239987, 0.252939, 0.271986, 0.296141, 0.320429", \
           "0.230785, 0.232073, 0.238088, 0.251041, 0.270088, 0.294243, 0.318530", \
           "0.222927, 0.224215, 0.230231, 0.243183, 0.262230, 0.286386, 0.310673", \
           "0.208592, 0.209880, 0.215895, 0.228848, 0.247895, 0.272050, 0.296337", \
           "0.190639, 0.191927, 0.197942, 0.210895, 0.229942, 0.254097, 0.278384", \
           "0.170831, 0.172119, 0.178135, 0.191087, 0.210134, 0.234289, 0.258577", \
           "0.150670, 0.151958, 0.157973, 0.170926, 0.189973, 0.214128, 0.238415" \
         );
        }
      }
      /* CLKB(R) to AB(R/F) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising ;
        when : "RET1N & TENB & !CENB & COLLDISN";
        sdf_cond : "RET1Neq1aTENBeq1aCENBeq0aCOLLDISNeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.188830, 0.187250, 0.179686, 0.170687, 0.163520, 0.157152, 0.152342", \
           "0.190731, 0.189150, 0.181586, 0.172587, 0.165420, 0.159053, 0.154243", \
           "0.198576, 0.196995, 0.189431, 0.180432, 0.173265, 0.166898, 0.162088", \
           "0.213043, 0.211462, 0.203898, 0.194899, 0.187732, 0.181364, 0.176555", \
           "0.231529, 0.229948, 0.222384, 0.213385, 0.206218, 0.199851, 0.195041", \
           "0.253552, 0.251971, 0.244407, 0.235408, 0.228241, 0.221874, 0.217064", \
           "0.275599, 0.274018, 0.266454, 0.257455, 0.250288, 0.243920, 0.239111" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.182640, 0.181338, 0.174594, 0.166300, 0.160739, 0.157185, 0.157561", \
           "0.184540, 0.183238, 0.176494, 0.168201, 0.162640, 0.159086, 0.159461", \
           "0.192385, 0.191083, 0.184339, 0.176045, 0.170484, 0.166930, 0.167306", \
           "0.206852, 0.205550, 0.198806, 0.190512, 0.184951, 0.181397, 0.181773", \
           "0.225338, 0.224036, 0.217292, 0.208998, 0.203437, 0.199884, 0.200259", \
           "0.247361, 0.246059, 0.239315, 0.231021, 0.225461, 0.221907, 0.222282", \
           "0.269408, 0.268106, 0.261362, 0.253068, 0.247507, 0.243953, 0.244329" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!DFTRAMBYP & TENB & !COLLDISN";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ("0.286343, 0.286343, 0.286343, 0.286343, 0.286343, 0.286343, 0.286343");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ("0.146971, 0.146971, 0.146971, 0.146971, 0.146971, 0.146971, 0.146971");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!DFTRAMBYP & TENB & COLLDISN";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ("0.286343, 0.286343, 0.286343, 0.286343, 0.286343, 0.286343, 0.286343");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ("0.146971, 0.146971, 0.146971, 0.146971, 0.146971, 0.146971, 0.146971");
        }
      }
    }
    bus(DB) {
      bus_type : SRAMdpw64d256_DATA;
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.004180;
      max_transition : 0.454000;
      memory_write() {
        address : AB;
        clocked_on : "CLKB";
      }
      /* DB(R/F) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising ;
        when : "RET1N & TENB & ((DFTRAMBYP & !SEB) | (!DFTRAMBYP & !CENB & !WENB))";
        sdf_cond : "RET1Neq1aTENBeq1aDFTRAMBYPeq1aSEBeq0oDFTRAMBYPeq0aCENBeq0aWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.045700, 0.047445, 0.053497, 0.064906, 0.081623, 0.104348, 0.128996", \
           "0.044067, 0.045813, 0.051865, 0.063273, 0.079990, 0.102715, 0.127363", \
           "0.037310, 0.039055, 0.045107, 0.056516, 0.073233, 0.095958, 0.120605", \
           "0.024981, 0.026727, 0.032779, 0.044187, 0.060904, 0.083629, 0.108277", \
           "0.009542, 0.011287, 0.017339, 0.028748, 0.045464, 0.068190, 0.092837", \
           "0.000000, 0.000000, 0.000305, 0.011713, 0.028430, 0.051155, 0.075803", \
           "0.000000, 0.000000, 0.000000, 0.000000, 0.011091, 0.033817, 0.058464" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.053140, 0.055169, 0.062206, 0.075472, 0.094910, 0.121335, 0.149995", \
           "0.051241, 0.053270, 0.060308, 0.073573, 0.093011, 0.119436, 0.148096", \
           "0.043384, 0.045413, 0.052451, 0.065716, 0.085154, 0.111579, 0.140239", \
           "0.029048, 0.031077, 0.038115, 0.051380, 0.070819, 0.097243, 0.125903", \
           "0.011095, 0.013125, 0.020162, 0.033427, 0.052866, 0.079291, 0.107950", \
           "0.000000, 0.000000, 0.000354, 0.013620, 0.033058, 0.059483, 0.088143", \
           "0.000000, 0.000000, 0.000000, 0.000000, 0.012897, 0.039322, 0.067981" \
         );
        }
      }
      /* CLKB(R) to DB(R/F) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising ;
        when : "RET1N & TENB & ((DFTRAMBYP & !SEB) | (!DFTRAMBYP & !CENB & !WENB))";
        sdf_cond : "RET1Neq1aTENBeq1aDFTRAMBYPeq1aSEBeq0oDFTRAMBYPeq0aCENBeq0aWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.230794, 0.228703, 0.220643, 0.207997, 0.196173, 0.184991, 0.175756", \
           "0.232690, 0.230600, 0.222540, 0.209893, 0.198070, 0.186888, 0.177652", \
           "0.240542, 0.238451, 0.230391, 0.217745, 0.205921, 0.194739, 0.185504", \
           "0.254840, 0.252750, 0.244690, 0.232043, 0.220220, 0.209038, 0.199802", \
           "0.273589, 0.271499, 0.263439, 0.250792, 0.238969, 0.227787, 0.218551", \
           "0.295334, 0.293243, 0.285183, 0.272537, 0.260713, 0.249531, 0.240295", \
           "0.317471, 0.315381, 0.307321, 0.294675, 0.282851, 0.271669, 0.262433" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.220085, 0.218065, 0.210979, 0.198421, 0.185904, 0.173719, 0.163716", \
           "0.221981, 0.219961, 0.212876, 0.200317, 0.187801, 0.175616, 0.165612", \
           "0.229833, 0.227813, 0.220728, 0.208169, 0.195653, 0.183467, 0.173464", \
           "0.244131, 0.242111, 0.235026, 0.222467, 0.209951, 0.197766, 0.187762", \
           "0.262880, 0.260860, 0.253775, 0.241216, 0.228700, 0.216515, 0.206511", \
           "0.284625, 0.282605, 0.275519, 0.262961, 0.250444, 0.238259, 0.228256", \
           "0.306763, 0.304743, 0.297657, 0.285098, 0.272582, 0.260397, 0.250393" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "TENB & !DFTRAMBYP & !WENB";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ("0.064202, 0.064202, 0.064202, 0.064202, 0.064202, 0.064202, 0.064202");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ("0.041112, 0.041112, 0.041112, 0.041112, 0.041112, 0.041112, 0.041112");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "TENB & ((DFTRAMBYP & !SEB) | (!DFTRAMBYP & WENB))";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ("0.065573, 0.065573, 0.065573, 0.065573, 0.065573, 0.065573, 0.065573");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ("0.038609, 0.038609, 0.038609, 0.038609, 0.038609, 0.038609, 0.038609");
        }
      }
    }
    bus(EMAA) {
      bus_type : SRAMdpw64d256_UPM;
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.004057;
      max_transition : 0.454000;
      /* EMAA(R/F) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising ;
        when : "RET1N & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873", \
           "1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873", \
           "1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873", \
           "1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873", \
           "1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873", \
           "1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873", \
           "1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873", \
           "1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873", \
           "1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873", \
           "1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873", \
           "1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873", \
           "1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873", \
           "1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873" \
         );
        }
      }
      /* CLKA(R) to EMAA(R/F) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising ;
        when : "RET1N & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350", \
           "2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350", \
           "2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350", \
           "2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350", \
           "2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350", \
           "2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350", \
           "2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350", \
           "2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350", \
           "2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350", \
           "2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350", \
           "2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350", \
           "2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350", \
           "2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350" \
         );
        }
      }
    }
    bus(EMAWA) {
      bus_type : SRAMdpw64d256_UPMW;
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.004057;
      max_transition : 0.454000;
      /* EMAWA(R/F) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising ;
        when : "RET1N & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873", \
           "1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873", \
           "1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873", \
           "1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873", \
           "1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873", \
           "1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873", \
           "1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873", \
           "1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873", \
           "1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873", \
           "1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873", \
           "1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873", \
           "1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873", \
           "1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873" \
         );
        }
      }
      /* CLKA(R) to EMAWA(R/F) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising ;
        when : "RET1N & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350", \
           "2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350", \
           "2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350", \
           "2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350", \
           "2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350", \
           "2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350", \
           "2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350", \
           "2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350", \
           "2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350", \
           "2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350", \
           "2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350", \
           "2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350", \
           "2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350" \
         );
        }
      }
    }
    bus(EMAB) {
      bus_type : SRAMdpw64d256_UPM;
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.004057;
      max_transition : 0.454000;
      /* EMAB(R/F) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising ;
        when : "RET1N & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873", \
           "1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873", \
           "1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873", \
           "1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873", \
           "1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873", \
           "1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873", \
           "1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873", \
           "1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873", \
           "1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873", \
           "1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873", \
           "1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873", \
           "1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873", \
           "1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873" \
         );
        }
      }
      /* CLKB(R) to EMAB(R/F) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising ;
        when : "RET1N & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350", \
           "2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350", \
           "2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350", \
           "2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350", \
           "2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350", \
           "2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350", \
           "2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350", \
           "2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350", \
           "2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350", \
           "2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350", \
           "2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350", \
           "2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350", \
           "2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350" \
         );
        }
      }
    }
    bus(EMAWB) {
      bus_type : SRAMdpw64d256_UPMW;
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.004057;
      max_transition : 0.454000;
      /* EMAWB(R/F) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising ;
        when : "RET1N & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873", \
           "1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873", \
           "1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873", \
           "1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873", \
           "1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873", \
           "1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873", \
           "1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873", \
           "1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873", \
           "1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873", \
           "1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873", \
           "1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873", \
           "1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873", \
           "1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873" \
         );
        }
      }
      /* CLKB(R) to EMAWB(R/F) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising ;
        when : "RET1N & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350", \
           "2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350", \
           "2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350", \
           "2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350", \
           "2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350", \
           "2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350", \
           "2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350", \
           "2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350", \
           "2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350", \
           "2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350", \
           "2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350", \
           "2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350", \
           "2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350" \
         );
        }
      }
    }
    pin(TENA) {
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.005609;
      max_transition : 0.454000;
      /* TENA(R/F) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising ;
        when : "RET1N";
        sdf_cond : "RET1Neq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.779854, 0.781313, 0.787461, 0.800314, 0.820562, 0.849951, 0.886275", \
            "0.776067, 0.777526, 0.783673, 0.796526, 0.816775, 0.846163, 0.882487", \
            "0.760391, 0.761850, 0.767998, 0.780851, 0.801099, 0.830488, 0.866812", \
            "0.731792, 0.733251, 0.739398, 0.752251, 0.772500, 0.801888, 0.838212", \
            "0.695975, 0.697435, 0.703582, 0.716435, 0.736684, 0.768713, 0.812275", \
            "0.656459, 0.657918, 0.664066, 0.676919, 0.709457, 0.752140, 0.795702", \
            "0.631474, 0.631516, 0.636218, 0.657440, 0.693438, 0.736121, 0.779683" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.820899, 0.822435, 0.828906, 0.842435, 0.863750, 0.894685, 0.932921", \
            "0.816912, 0.818448, 0.824919, 0.838448, 0.859763, 0.890698, 0.928934", \
            "0.800412, 0.801948, 0.808419, 0.821948, 0.843262, 0.874198, 0.912434", \
            "0.770307, 0.771843, 0.778314, 0.791843, 0.813158, 0.844093, 0.882329", \
            "0.732606, 0.734142, 0.740613, 0.754142, 0.775456, 0.806392, 0.844628", \
            "0.691010, 0.692546, 0.699017, 0.712546, 0.733860, 0.764796, 0.803031", \
            "0.664710, 0.664754, 0.669704, 0.686752, 0.711492, 0.746644, 0.785851" \
          );
        }
      }
      /*  CLKA(R) to TENA(R/F) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising ;
        when : "RET1N";
        sdf_cond : "RET1Neq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.155933, 0.153491, 0.143055, 0.123837, 0.103820, 0.083667, 0.065165", \
            "0.158214, 0.155772, 0.145336, 0.126117, 0.106101, 0.085947, 0.067445", \
            "0.167628, 0.165185, 0.154749, 0.135531, 0.115515, 0.095361, 0.076859", \
            "0.184994, 0.182551, 0.172115, 0.152897, 0.132881, 0.112727, 0.094225", \
            "0.207174, 0.204731, 0.194295, 0.175077, 0.155060, 0.134907, 0.116405", \
            "0.233516, 0.231073, 0.220637, 0.201419, 0.181402, 0.161249, 0.142747", \
            "0.260042, 0.257600, 0.247164, 0.227946, 0.207929, 0.187776, 0.169274" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.145603, 0.143442, 0.133840, 0.114773, 0.093695, 0.073329, 0.054312", \
            "0.147884, 0.145723, 0.136121, 0.117054, 0.095976, 0.075610, 0.056593", \
            "0.157298, 0.155136, 0.145534, 0.126467, 0.105389, 0.085023, 0.066006", \
            "0.174664, 0.172502, 0.162900, 0.143833, 0.122755, 0.102389, 0.083372", \
            "0.196844, 0.194682, 0.185080, 0.166013, 0.144935, 0.124569, 0.105552", \
            "0.223186, 0.221024, 0.211422, 0.192355, 0.171277, 0.150911, 0.131894", \
            "0.249712, 0.247551, 0.237949, 0.218882, 0.197804, 0.177438, 0.158421" \
          );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("2.325604, 2.325604, 2.325604, 2.325604, 2.325604, 2.325604, 2.325604");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("4.114677, 4.114677, 4.114677, 4.114677, 4.114677, 4.114677, 4.114677");
        }
      }
    }
    pin(TCENA) {
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.002053;
      max_transition : 0.454000;
      /* TCENA(R/F) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising ;
        when : "RET1N & !TENA";
        sdf_cond : "RET1Neq1aTENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.223530, 0.223570, 0.228070, 0.243568, 0.266059, 0.298384, 0.334026", \
            "0.221892, 0.221933, 0.226432, 0.241930, 0.264422, 0.296910, 0.332552", \
            "0.219371, 0.219411, 0.223911, 0.239409, 0.261900, 0.294641, 0.330283", \
            "0.218750, 0.218790, 0.223290, 0.238788, 0.261279, 0.294082, 0.329724", \
            "0.220502, 0.220543, 0.225042, 0.240541, 0.263032, 0.295659, 0.331301", \
            "0.223443, 0.223483, 0.227983, 0.243481, 0.265973, 0.298306, 0.333948", \
            "0.227209, 0.227249, 0.231749, 0.247247, 0.269739, 0.301695, 0.337337" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.223530, 0.223570, 0.228070, 0.243568, 0.266059, 0.298384, 0.334026", \
            "0.221892, 0.221933, 0.226432, 0.241930, 0.264422, 0.296910, 0.332552", \
            "0.219371, 0.219411, 0.223911, 0.239409, 0.261900, 0.294641, 0.330283", \
            "0.218750, 0.218790, 0.223290, 0.238788, 0.261279, 0.294082, 0.329724", \
            "0.220502, 0.220543, 0.225042, 0.240541, 0.263032, 0.295659, 0.331301", \
            "0.223443, 0.223483, 0.227983, 0.243481, 0.265973, 0.298306, 0.333948", \
            "0.227209, 0.227249, 0.231749, 0.247247, 0.269739, 0.301695, 0.337337" \
          );
        }
      }
      /*  CLKA(R) to TCENA(R/F) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising ;
        when : "RET1N & !TENA";
        sdf_cond : "RET1Neq1aTENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.199637, 0.199282, 0.198014, 0.184493, 0.164135, 0.141985, 0.113183", \
            "0.201532, 0.201177, 0.199909, 0.186387, 0.166030, 0.143880, 0.115078", \
            "0.209418, 0.209063, 0.207795, 0.194274, 0.173916, 0.151766, 0.122964", \
            "0.223800, 0.223445, 0.222176, 0.208655, 0.188297, 0.166147, 0.137345", \
            "0.242431, 0.242076, 0.240808, 0.227286, 0.206929, 0.184779, 0.155977", \
            "0.264330, 0.263975, 0.262707, 0.249185, 0.228828, 0.206678, 0.177876", \
            "0.286416, 0.286061, 0.284793, 0.271271, 0.250914, 0.228764, 0.199962" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.194472, 0.194070, 0.192929, 0.181340, 0.162981, 0.140937, 0.112159", \
            "0.196366, 0.195964, 0.194824, 0.183234, 0.164875, 0.142831, 0.114053", \
            "0.204253, 0.203851, 0.202710, 0.191121, 0.172762, 0.150718, 0.121940", \
            "0.218634, 0.218232, 0.217091, 0.205502, 0.187143, 0.165099, 0.136321", \
            "0.237265, 0.236863, 0.235723, 0.224133, 0.205774, 0.183730, 0.154952", \
            "0.259164, 0.258762, 0.257622, 0.246033, 0.227673, 0.205629, 0.176851", \
            "0.281250, 0.280848, 0.279708, 0.268118, 0.249759, 0.227715, 0.198937" \
          );
        }
      }
      /* TCENA(F) to RET1N(F) SD */
      timing() {
        related_pin : RET1N;
        timing_type : non_seq_setup_falling;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* RET1N(F) to TCENA(F) HD */
      timing() {
        related_pin : RET1N;
        timing_type : non_seq_hold_falling;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873", \
            "1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873", \
            "1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873", \
            "1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873", \
            "1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873", \
            "1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873", \
            "1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873" \
          );
        }
      }
      /* TCENA(F) to RET1N(R) SD */
      timing() {
        related_pin : RET1N;
        timing_type : non_seq_setup_rising;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* RET1N(R) to TCENA(F) HD */
      timing() {
        related_pin : RET1N;
        timing_type : non_seq_hold_rising;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.500260, 0.500508, 0.494895, 0.473964, 0.441238, 0.402436, 0.362833", \
            "0.501898, 0.502146, 0.496533, 0.475601, 0.442876, 0.404073, 0.364471", \
            "0.504419, 0.504667, 0.499054, 0.478123, 0.445397, 0.406595, 0.366992", \
            "0.505040, 0.505288, 0.499675, 0.478744, 0.446018, 0.407216, 0.367613", \
            "0.503288, 0.503536, 0.497923, 0.476991, 0.444266, 0.405463, 0.365861", \
            "0.500347, 0.500595, 0.494982, 0.474051, 0.441325, 0.402522, 0.362920", \
            "0.496581, 0.496829, 0.491216, 0.470285, 0.437559, 0.398756, 0.359154" \
          );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!DFTRAMBYP & !TENA";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.140133, 0.140133, 0.140133, 0.140133, 0.140133, 0.140133, 0.140133");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.275558, 0.275558, 0.275558, 0.275558, 0.275558, 0.275558, 0.275558");
        }
      }
    }
    pin(TWENA) {
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.002058;
      max_transition : 0.454000;
      /* TWENA(R/F) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising ;
        when : "RET1N & !TENA & !TCENA";
        sdf_cond : "RET1Neq1aTENAeq0aTCENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.168779, 0.170355, 0.176884, 0.190090, 0.207979, 0.229231, 0.251320", \
           "0.166878, 0.168454, 0.174983, 0.188189, 0.206078, 0.227330, 0.249419", \
           "0.159022, 0.160598, 0.167127, 0.180333, 0.198222, 0.219475, 0.241563", \
           "0.144559, 0.146134, 0.152664, 0.165870, 0.183759, 0.205011, 0.227100", \
           "0.126072, 0.127647, 0.134177, 0.147383, 0.165272, 0.186524, 0.208612", \
           "0.104018, 0.105594, 0.112123, 0.125330, 0.143219, 0.164471, 0.186559", \
           "0.081959, 0.083535, 0.090064, 0.103270, 0.121159, 0.142411, 0.164500" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.169319, 0.170664, 0.176844, 0.190228, 0.208798, 0.230229, 0.251100", \
           "0.167418, 0.168763, 0.174943, 0.188327, 0.206897, 0.228328, 0.249199", \
           "0.159562, 0.160907, 0.167087, 0.180471, 0.199041, 0.220472, 0.241344", \
           "0.145099, 0.146444, 0.152624, 0.166008, 0.184578, 0.206009, 0.226880", \
           "0.126611, 0.127956, 0.134136, 0.147521, 0.166091, 0.187522, 0.208393", \
           "0.104558, 0.105903, 0.112083, 0.125467, 0.144037, 0.165469, 0.186340", \
           "0.082499, 0.083844, 0.090024, 0.103408, 0.121978, 0.143409, 0.164280" \
         );
        }
      }
      /* CLKA(R) to TWENA(R/F) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising ;
        when : "RET1N & !TENA & !TCENA";
        sdf_cond : "RET1Neq1aTENAeq0aTCENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.171640, 0.169852, 0.162885, 0.149749, 0.137957, 0.127942, 0.120755", \
           "0.173542, 0.171754, 0.164786, 0.151651, 0.139859, 0.129843, 0.122657", \
           "0.181391, 0.179603, 0.172636, 0.159501, 0.147709, 0.137693, 0.130507", \
           "0.195862, 0.194074, 0.187107, 0.173972, 0.162180, 0.152164, 0.144978", \
           "0.214345, 0.212557, 0.205589, 0.192454, 0.180662, 0.170646, 0.163460", \
           "0.236352, 0.234564, 0.227596, 0.214461, 0.202669, 0.192653, 0.185467", \
           "0.258424, 0.256636, 0.249668, 0.236533, 0.224741, 0.214725, 0.207539" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.171825, 0.170521, 0.164534, 0.153497, 0.144607, 0.137845, 0.133106", \
           "0.173727, 0.172423, 0.166436, 0.155399, 0.146509, 0.139746, 0.135007", \
           "0.181576, 0.180273, 0.174285, 0.163248, 0.154359, 0.147596, 0.142857", \
           "0.196047, 0.194744, 0.188756, 0.177719, 0.168830, 0.162067, 0.157328", \
           "0.214530, 0.213226, 0.207239, 0.196202, 0.187312, 0.180549, 0.175811", \
           "0.236537, 0.235233, 0.229246, 0.218209, 0.209319, 0.202556, 0.197818", \
           "0.258609, 0.257305, 0.251318, 0.240281, 0.231391, 0.224628, 0.219890" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!DFTRAMBYP & !TENA";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ("0.155884, 0.155884, 0.155884, 0.155884, 0.155884, 0.155884, 0.155884");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ("0.177050, 0.177050, 0.177050, 0.177050, 0.177050, 0.177050, 0.177050");
        }
      }
    }
    bus(TAA) {
      bus_type : SRAMdpw64d256_ADDRESS;
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.002145;
      max_transition : 0.454000;
      /* TAA(R/F) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising ;
        when : "RET1N & !TENA & !TCENA & !COLLDISN";
        sdf_cond : "RET1Neq1aTENAeq0aTCENAeq0aCOLLDISNeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.282733, 0.284493, 0.291448, 0.305379, 0.326660, 0.357405, 0.395058", \
           "0.280835, 0.282594, 0.289549, 0.303480, 0.324761, 0.355506, 0.393159", \
           "0.272977, 0.274737, 0.281692, 0.295623, 0.316904, 0.347649, 0.385302", \
           "0.258642, 0.260401, 0.267356, 0.281287, 0.302568, 0.333313, 0.370966", \
           "0.240689, 0.242449, 0.249404, 0.263334, 0.284615, 0.315361, 0.353013", \
           "0.220881, 0.222641, 0.229596, 0.243527, 0.264808, 0.295553, 0.333206", \
           "0.200720, 0.202480, 0.209435, 0.223365, 0.244646, 0.275392, 0.313045" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.294642, 0.296038, 0.301921, 0.314220, 0.333597, 0.361720, 0.396480", \
           "0.292743, 0.294140, 0.300022, 0.312322, 0.331699, 0.359822, 0.394581", \
           "0.284886, 0.286282, 0.292165, 0.304464, 0.323841, 0.351964, 0.386724", \
           "0.270550, 0.271947, 0.277829, 0.290129, 0.309506, 0.337629, 0.372388", \
           "0.252597, 0.253994, 0.259876, 0.272176, 0.291553, 0.319676, 0.354436", \
           "0.232790, 0.234186, 0.240069, 0.252368, 0.271745, 0.299868, 0.334628", \
           "0.212629, 0.214025, 0.219908, 0.232207, 0.251584, 0.279707, 0.314467" \
         );
        }
      }
      /* CLKA(R) to TAA(R/F) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising ;
        when : "RET1N & !TENA & !TCENA & !COLLDISN";
        sdf_cond : "RET1Neq1aTENAeq0aTCENAeq0aCOLLDISNeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.174172, 0.172371, 0.165231, 0.150574, 0.136071, 0.122858, 0.112071", \
           "0.176073, 0.174272, 0.167131, 0.152474, 0.137972, 0.124759, 0.113972", \
           "0.183918, 0.182117, 0.174976, 0.160319, 0.145817, 0.132604, 0.121817", \
           "0.198385, 0.196583, 0.189443, 0.174786, 0.160283, 0.147071, 0.136283", \
           "0.216871, 0.215070, 0.207929, 0.193272, 0.178770, 0.165557, 0.154770", \
           "0.238894, 0.237093, 0.229952, 0.215295, 0.200793, 0.187580, 0.176793", \
           "0.260941, 0.259139, 0.251999, 0.237342, 0.222839, 0.209627, 0.198839" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.169586, 0.168180, 0.162219, 0.150047, 0.139202, 0.130899, 0.125604", \
           "0.171486, 0.170080, 0.164119, 0.151948, 0.141103, 0.132799, 0.127504", \
           "0.179331, 0.177925, 0.171964, 0.159793, 0.148948, 0.140644, 0.135349", \
           "0.193798, 0.192392, 0.186431, 0.174260, 0.163414, 0.155111, 0.149816", \
           "0.212284, 0.210878, 0.204917, 0.192746, 0.181901, 0.173597, 0.168302", \
           "0.234307, 0.232901, 0.226940, 0.214769, 0.203924, 0.195620, 0.190325", \
           "0.256354, 0.254948, 0.248987, 0.236816, 0.225971, 0.217667, 0.212372" \
         );
        }
      }
      /* TAA(R/F) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising ;
        when : "RET1N & !TENA & !TCENA & COLLDISN";
        sdf_cond : "RET1Neq1aTENAeq0aTCENAeq0aCOLLDISNeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.282733, 0.284493, 0.291448, 0.305379, 0.326660, 0.357405, 0.395058", \
           "0.280835, 0.282594, 0.289549, 0.303480, 0.324761, 0.355506, 0.393159", \
           "0.272977, 0.274737, 0.281692, 0.295623, 0.316904, 0.347649, 0.385302", \
           "0.258642, 0.260401, 0.267356, 0.281287, 0.302568, 0.333313, 0.370966", \
           "0.240689, 0.242449, 0.249404, 0.263334, 0.284615, 0.315361, 0.353013", \
           "0.220881, 0.222641, 0.229596, 0.243527, 0.264808, 0.295553, 0.333206", \
           "0.200720, 0.202480, 0.209435, 0.223365, 0.244646, 0.275392, 0.313045" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.294642, 0.296038, 0.301921, 0.314220, 0.333597, 0.361720, 0.396480", \
           "0.292743, 0.294140, 0.300022, 0.312322, 0.331699, 0.359822, 0.394581", \
           "0.284886, 0.286282, 0.292165, 0.304464, 0.323841, 0.351964, 0.386724", \
           "0.270550, 0.271947, 0.277829, 0.290129, 0.309506, 0.337629, 0.372388", \
           "0.252597, 0.253994, 0.259876, 0.272176, 0.291553, 0.319676, 0.354436", \
           "0.232790, 0.234186, 0.240069, 0.252368, 0.271745, 0.299868, 0.334628", \
           "0.212629, 0.214025, 0.219908, 0.232207, 0.251584, 0.279707, 0.314467" \
         );
        }
      }
      /* CLKA(R) to TAA(R/F) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising ;
        when : "RET1N & !TENA & !TCENA & COLLDISN";
        sdf_cond : "RET1Neq1aTENAeq0aTCENAeq0aCOLLDISNeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.174172, 0.172371, 0.165231, 0.150574, 0.136071, 0.122858, 0.112071", \
           "0.176073, 0.174272, 0.167131, 0.152474, 0.137972, 0.124759, 0.113972", \
           "0.183918, 0.182117, 0.174976, 0.160319, 0.145817, 0.132604, 0.121817", \
           "0.198385, 0.196583, 0.189443, 0.174786, 0.160283, 0.147071, 0.136283", \
           "0.216871, 0.215070, 0.207929, 0.193272, 0.178770, 0.165557, 0.154770", \
           "0.238894, 0.237093, 0.229952, 0.215295, 0.200793, 0.187580, 0.176793", \
           "0.260941, 0.259139, 0.251999, 0.237342, 0.222839, 0.209627, 0.198839" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.169586, 0.168180, 0.162219, 0.150047, 0.139202, 0.130899, 0.125604", \
           "0.171486, 0.170080, 0.164119, 0.151948, 0.141103, 0.132799, 0.127504", \
           "0.179331, 0.177925, 0.171964, 0.159793, 0.148948, 0.140644, 0.135349", \
           "0.193798, 0.192392, 0.186431, 0.174260, 0.163414, 0.155111, 0.149816", \
           "0.212284, 0.210878, 0.204917, 0.192746, 0.181901, 0.173597, 0.168302", \
           "0.234307, 0.232901, 0.226940, 0.214769, 0.203924, 0.195620, 0.190325", \
           "0.256354, 0.254948, 0.248987, 0.236816, 0.225971, 0.217667, 0.212372" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!DFTRAMBYP & !TENA & !COLLDISN";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ("0.286343, 0.286343, 0.286343, 0.286343, 0.286343, 0.286343, 0.286343");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ("0.146971, 0.146971, 0.146971, 0.146971, 0.146971, 0.146971, 0.146971");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!DFTRAMBYP & !TENA & COLLDISN";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ("0.286343, 0.286343, 0.286343, 0.286343, 0.286343, 0.286343, 0.286343");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ("0.146971, 0.146971, 0.146971, 0.146971, 0.146971, 0.146971, 0.146971");
        }
      }
    }
    bus(TDA) {
      bus_type : SRAMdpw64d256_DATA;
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.004456;
      max_transition : 0.454000;
      memory_write() {
        address : TAA;
        clocked_on : "CLKA";
      }
      /* TDA(R/F) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising ;
        when : "RET1N & !TENA & ((DFTRAMBYP & !SEA) | (!DFTRAMBYP & !TCENA & !TWENA))";
        sdf_cond : "RET1Neq1aTENAeq0aDFTRAMBYPeq1aSEAeq0oDFTRAMBYPeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.043110, 0.044857, 0.050780, 0.062006, 0.078472, 0.100742, 0.125107", \
           "0.041478, 0.043225, 0.049147, 0.060374, 0.076839, 0.099109, 0.123474", \
           "0.034720, 0.036467, 0.042390, 0.053616, 0.070082, 0.092352, 0.116717", \
           "0.022392, 0.024139, 0.030061, 0.041288, 0.057753, 0.080023, 0.104388", \
           "0.006952, 0.008699, 0.014622, 0.025848, 0.042314, 0.064584, 0.088949", \
           "0.000000, 0.000000, 0.000000, 0.008814, 0.025279, 0.047549, 0.071914", \
           "0.000000, 0.000000, 0.000000, 0.000000, 0.007941, 0.030210, 0.054576" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.050128, 0.052160, 0.059047, 0.072100, 0.091247, 0.117142, 0.145473", \
           "0.048230, 0.050261, 0.057148, 0.070202, 0.089348, 0.115243, 0.143575", \
           "0.040372, 0.042404, 0.049291, 0.062345, 0.081491, 0.107386, 0.135718", \
           "0.026037, 0.028068, 0.034955, 0.048009, 0.067155, 0.093050, 0.121382", \
           "0.008084, 0.010115, 0.017002, 0.030056, 0.049202, 0.075097, 0.103429", \
           "0.000000, 0.000000, 0.000000, 0.010248, 0.029394, 0.055290, 0.083621", \
           "0.000000, 0.000000, 0.000000, 0.000000, 0.009233, 0.035128, 0.063460" \
         );
        }
      }
      /* CLKA(R) to TDA(R/F) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising ;
        when : "RET1N & !TENA & ((DFTRAMBYP & !SEA) | (!DFTRAMBYP & !TCENA & !TWENA))";
        sdf_cond : "RET1Neq1aTENAeq0aDFTRAMBYPeq1aSEAeq0oDFTRAMBYPeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.230932, 0.228858, 0.220895, 0.208424, 0.196420, 0.185909, 0.177149", \
           "0.232828, 0.230754, 0.222791, 0.210320, 0.198317, 0.187806, 0.179046", \
           "0.240680, 0.238606, 0.230643, 0.218172, 0.206169, 0.195657, 0.186897", \
           "0.254978, 0.252904, 0.244941, 0.232470, 0.220467, 0.209956, 0.201196", \
           "0.273727, 0.271653, 0.263690, 0.251219, 0.239216, 0.228705, 0.219945", \
           "0.295471, 0.293398, 0.285435, 0.272964, 0.260960, 0.250449, 0.241689", \
           "0.317609, 0.315536, 0.307573, 0.295101, 0.283098, 0.272587, 0.263827" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.221112, 0.219089, 0.212129, 0.199971, 0.188066, 0.176831, 0.166307", \
           "0.223009, 0.220986, 0.214025, 0.201868, 0.189963, 0.178728, 0.168203", \
           "0.230860, 0.228837, 0.221877, 0.209720, 0.197815, 0.186579, 0.176055", \
           "0.245159, 0.243136, 0.236175, 0.224018, 0.212113, 0.200878, 0.190353", \
           "0.263908, 0.261885, 0.254924, 0.242767, 0.230862, 0.219627, 0.209102", \
           "0.285652, 0.283629, 0.276669, 0.264511, 0.252606, 0.241371, 0.230847", \
           "0.307790, 0.305767, 0.298806, 0.286649, 0.274744, 0.263509, 0.252984" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!TENA & !DFTRAMBYP & !TWENA";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ("0.064202, 0.064202, 0.064202, 0.064202, 0.064202, 0.064202, 0.064202");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ("0.041112, 0.041112, 0.041112, 0.041112, 0.041112, 0.041112, 0.041112");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!TENA & ((DFTRAMBYP & !SEA) | (!DFTRAMBYP & TWENA))";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ("0.065573, 0.065573, 0.065573, 0.065573, 0.065573, 0.065573, 0.065573");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ("0.039021, 0.039021, 0.039021, 0.039021, 0.039021, 0.039021, 0.039021");
        }
      }
    }
    pin(TENB) {
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.005609;
      max_transition : 0.454000;
      /* TENB(R/F) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising ;
        when : "RET1N";
        sdf_cond : "RET1Neq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.779854, 0.781313, 0.787461, 0.800314, 0.820562, 0.849951, 0.886275", \
            "0.776067, 0.777526, 0.783673, 0.796526, 0.816775, 0.846163, 0.882487", \
            "0.760391, 0.761850, 0.767998, 0.780851, 0.801099, 0.830488, 0.866812", \
            "0.731792, 0.733251, 0.739398, 0.752251, 0.772500, 0.801888, 0.838212", \
            "0.695975, 0.697435, 0.703582, 0.716435, 0.736684, 0.768713, 0.812275", \
            "0.656459, 0.657918, 0.664066, 0.676919, 0.709457, 0.752140, 0.795702", \
            "0.631474, 0.631516, 0.636218, 0.657440, 0.693438, 0.736121, 0.779683" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.820899, 0.822435, 0.828906, 0.842435, 0.863750, 0.894685, 0.932921", \
            "0.816912, 0.818448, 0.824919, 0.838448, 0.859763, 0.890698, 0.928934", \
            "0.800412, 0.801948, 0.808419, 0.821948, 0.843262, 0.874198, 0.912434", \
            "0.770307, 0.771843, 0.778314, 0.791843, 0.813158, 0.844093, 0.882329", \
            "0.732606, 0.734142, 0.740613, 0.754142, 0.775456, 0.806392, 0.844628", \
            "0.691010, 0.692546, 0.699017, 0.712546, 0.733860, 0.764796, 0.803031", \
            "0.664710, 0.664754, 0.669704, 0.686752, 0.711492, 0.746644, 0.785851" \
          );
        }
      }
      /*  CLKB(R) to TENB(R/F) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising ;
        when : "RET1N";
        sdf_cond : "RET1Neq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.155933, 0.153491, 0.143055, 0.123837, 0.103820, 0.083667, 0.065165", \
            "0.158214, 0.155772, 0.145336, 0.126117, 0.106101, 0.085947, 0.067445", \
            "0.167628, 0.165185, 0.154749, 0.135531, 0.115515, 0.095361, 0.076859", \
            "0.184994, 0.182551, 0.172115, 0.152897, 0.132881, 0.112727, 0.094225", \
            "0.207174, 0.204731, 0.194295, 0.175077, 0.155060, 0.134907, 0.116405", \
            "0.233516, 0.231073, 0.220637, 0.201419, 0.181402, 0.161249, 0.142747", \
            "0.260042, 0.257600, 0.247164, 0.227946, 0.207929, 0.187776, 0.169274" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.145603, 0.143442, 0.133840, 0.114773, 0.093695, 0.073329, 0.054312", \
            "0.147884, 0.145723, 0.136121, 0.117054, 0.095976, 0.075610, 0.056593", \
            "0.157298, 0.155136, 0.145534, 0.126467, 0.105389, 0.085023, 0.066006", \
            "0.174664, 0.172502, 0.162900, 0.143833, 0.122755, 0.102389, 0.083372", \
            "0.196844, 0.194682, 0.185080, 0.166013, 0.144935, 0.124569, 0.105552", \
            "0.223186, 0.221024, 0.211422, 0.192355, 0.171277, 0.150911, 0.131894", \
            "0.249712, 0.247551, 0.237949, 0.218882, 0.197804, 0.177438, 0.158421" \
          );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("2.325604, 2.325604, 2.325604, 2.325604, 2.325604, 2.325604, 2.325604");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("4.114677, 4.114677, 4.114677, 4.114677, 4.114677, 4.114677, 4.114677");
        }
      }
    }
    pin(TCENB) {
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.002053;
      max_transition : 0.454000;
      /* TCENB(R/F) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising ;
        when : "RET1N & !TENB";
        sdf_cond : "RET1Neq1aTENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.223530, 0.223570, 0.228070, 0.243568, 0.266059, 0.298384, 0.334026", \
            "0.221892, 0.221933, 0.226432, 0.241930, 0.264422, 0.296910, 0.332552", \
            "0.219371, 0.219411, 0.223911, 0.239409, 0.261900, 0.294641, 0.330283", \
            "0.218750, 0.218790, 0.223290, 0.238788, 0.261279, 0.294082, 0.329724", \
            "0.220502, 0.220543, 0.225042, 0.240541, 0.263032, 0.295659, 0.331301", \
            "0.223443, 0.223483, 0.227983, 0.243481, 0.265973, 0.298306, 0.333948", \
            "0.227209, 0.227249, 0.231749, 0.247247, 0.269739, 0.301695, 0.337337" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.223530, 0.223570, 0.228070, 0.243568, 0.266059, 0.298384, 0.334026", \
            "0.221892, 0.221933, 0.226432, 0.241930, 0.264422, 0.296910, 0.332552", \
            "0.219371, 0.219411, 0.223911, 0.239409, 0.261900, 0.294641, 0.330283", \
            "0.218750, 0.218790, 0.223290, 0.238788, 0.261279, 0.294082, 0.329724", \
            "0.220502, 0.220543, 0.225042, 0.240541, 0.263032, 0.295659, 0.331301", \
            "0.223443, 0.223483, 0.227983, 0.243481, 0.265973, 0.298306, 0.333948", \
            "0.227209, 0.227249, 0.231749, 0.247247, 0.269739, 0.301695, 0.337337" \
          );
        }
      }
      /*  CLKB(R) to TCENB(R/F) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising ;
        when : "RET1N & !TENB";
        sdf_cond : "RET1Neq1aTENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.199637, 0.199282, 0.198014, 0.184493, 0.164135, 0.141985, 0.113183", \
            "0.201532, 0.201177, 0.199909, 0.186387, 0.166030, 0.143880, 0.115078", \
            "0.209418, 0.209063, 0.207795, 0.194274, 0.173916, 0.151766, 0.122964", \
            "0.223800, 0.223445, 0.222176, 0.208655, 0.188297, 0.166147, 0.137345", \
            "0.242431, 0.242076, 0.240808, 0.227286, 0.206929, 0.184779, 0.155977", \
            "0.264330, 0.263975, 0.262707, 0.249185, 0.228828, 0.206678, 0.177876", \
            "0.286416, 0.286061, 0.284793, 0.271271, 0.250914, 0.228764, 0.199962" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.194472, 0.194070, 0.192929, 0.181340, 0.162981, 0.140937, 0.112159", \
            "0.196366, 0.195964, 0.194824, 0.183234, 0.164875, 0.142831, 0.114053", \
            "0.204253, 0.203851, 0.202710, 0.191121, 0.172762, 0.150718, 0.121940", \
            "0.218634, 0.218232, 0.217091, 0.205502, 0.187143, 0.165099, 0.136321", \
            "0.237265, 0.236863, 0.235723, 0.224133, 0.205774, 0.183730, 0.154952", \
            "0.259164, 0.258762, 0.257622, 0.246033, 0.227673, 0.205629, 0.176851", \
            "0.281250, 0.280848, 0.279708, 0.268118, 0.249759, 0.227715, 0.198937" \
          );
        }
      }
      /* TCENB(F) to RET1N(F) SD */
      timing() {
        related_pin : RET1N;
        timing_type : non_seq_setup_falling;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* RET1N(F) to TCENB(F) HD */
      timing() {
        related_pin : RET1N;
        timing_type : non_seq_hold_falling;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873", \
            "1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873", \
            "1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873", \
            "1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873", \
            "1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873", \
            "1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873", \
            "1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873" \
          );
        }
      }
      /* TCENB(F) to RET1N(R) SD */
      timing() {
        related_pin : RET1N;
        timing_type : non_seq_setup_rising;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* RET1N(R) to TCENB(F) HD */
      timing() {
        related_pin : RET1N;
        timing_type : non_seq_hold_rising;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.500260, 0.500508, 0.494895, 0.473964, 0.441238, 0.402436, 0.362833", \
            "0.501898, 0.502146, 0.496533, 0.475601, 0.442876, 0.404073, 0.364471", \
            "0.504419, 0.504667, 0.499054, 0.478123, 0.445397, 0.406595, 0.366992", \
            "0.505040, 0.505288, 0.499675, 0.478744, 0.446018, 0.407216, 0.367613", \
            "0.503288, 0.503536, 0.497923, 0.476991, 0.444266, 0.405463, 0.365861", \
            "0.500347, 0.500595, 0.494982, 0.474051, 0.441325, 0.402522, 0.362920", \
            "0.496581, 0.496829, 0.491216, 0.470285, 0.437559, 0.398756, 0.359154" \
          );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!DFTRAMBYP & !TENB";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.140133, 0.140133, 0.140133, 0.140133, 0.140133, 0.140133, 0.140133");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.275558, 0.275558, 0.275558, 0.275558, 0.275558, 0.275558, 0.275558");
        }
      }
    }
    pin(TWENB) {
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.002058;
      max_transition : 0.454000;
      /* TWENB(R/F) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising ;
        when : "RET1N & !TENB & !TCENB";
        sdf_cond : "RET1Neq1aTENBeq0aTCENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.168779, 0.170355, 0.176884, 0.190090, 0.207979, 0.229231, 0.251320", \
           "0.166878, 0.168454, 0.174983, 0.188189, 0.206078, 0.227330, 0.249419", \
           "0.159022, 0.160598, 0.167127, 0.180333, 0.198222, 0.219475, 0.241563", \
           "0.144559, 0.146134, 0.152664, 0.165870, 0.183759, 0.205011, 0.227100", \
           "0.126072, 0.127647, 0.134177, 0.147383, 0.165272, 0.186524, 0.208612", \
           "0.104018, 0.105594, 0.112123, 0.125330, 0.143219, 0.164471, 0.186559", \
           "0.081959, 0.083535, 0.090064, 0.103270, 0.121159, 0.142411, 0.164500" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.169319, 0.170664, 0.176844, 0.190228, 0.208798, 0.230229, 0.251100", \
           "0.167418, 0.168763, 0.174943, 0.188327, 0.206897, 0.228328, 0.249199", \
           "0.159562, 0.160907, 0.167087, 0.180471, 0.199041, 0.220472, 0.241344", \
           "0.145099, 0.146444, 0.152624, 0.166008, 0.184578, 0.206009, 0.226880", \
           "0.126611, 0.127956, 0.134136, 0.147521, 0.166091, 0.187522, 0.208393", \
           "0.104558, 0.105903, 0.112083, 0.125467, 0.144037, 0.165469, 0.186340", \
           "0.082499, 0.083844, 0.090024, 0.103408, 0.121978, 0.143409, 0.164280" \
         );
        }
      }
      /* CLKB(R) to TWENB(R/F) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising ;
        when : "RET1N & !TENB & !TCENB";
        sdf_cond : "RET1Neq1aTENBeq0aTCENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.171640, 0.169852, 0.162885, 0.149749, 0.137957, 0.127942, 0.120755", \
           "0.173542, 0.171754, 0.164786, 0.151651, 0.139859, 0.129843, 0.122657", \
           "0.181391, 0.179603, 0.172636, 0.159501, 0.147709, 0.137693, 0.130507", \
           "0.195862, 0.194074, 0.187107, 0.173972, 0.162180, 0.152164, 0.144978", \
           "0.214345, 0.212557, 0.205589, 0.192454, 0.180662, 0.170646, 0.163460", \
           "0.236352, 0.234564, 0.227596, 0.214461, 0.202669, 0.192653, 0.185467", \
           "0.258424, 0.256636, 0.249668, 0.236533, 0.224741, 0.214725, 0.207539" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.171825, 0.170521, 0.164534, 0.153497, 0.144607, 0.137845, 0.133106", \
           "0.173727, 0.172423, 0.166436, 0.155399, 0.146509, 0.139746, 0.135007", \
           "0.181576, 0.180273, 0.174285, 0.163248, 0.154359, 0.147596, 0.142857", \
           "0.196047, 0.194744, 0.188756, 0.177719, 0.168830, 0.162067, 0.157328", \
           "0.214530, 0.213226, 0.207239, 0.196202, 0.187312, 0.180549, 0.175811", \
           "0.236537, 0.235233, 0.229246, 0.218209, 0.209319, 0.202556, 0.197818", \
           "0.258609, 0.257305, 0.251318, 0.240281, 0.231391, 0.224628, 0.219890" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!DFTRAMBYP & !TENB";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ("0.155884, 0.155884, 0.155884, 0.155884, 0.155884, 0.155884, 0.155884");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ("0.177050, 0.177050, 0.177050, 0.177050, 0.177050, 0.177050, 0.177050");
        }
      }
    }
    bus(TAB) {
      bus_type : SRAMdpw64d256_ADDRESS;
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.002145;
      max_transition : 0.454000;
      /* TAB(R/F) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising ;
        when : "RET1N & !TENB & !TCENB & !COLLDISN";
        sdf_cond : "RET1Neq1aTENBeq0aTCENBeq0aCOLLDISNeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.282733, 0.284493, 0.291448, 0.305379, 0.326660, 0.357405, 0.395058", \
           "0.280835, 0.282594, 0.289549, 0.303480, 0.324761, 0.355506, 0.393159", \
           "0.272977, 0.274737, 0.281692, 0.295623, 0.316904, 0.347649, 0.385302", \
           "0.258642, 0.260401, 0.267356, 0.281287, 0.302568, 0.333313, 0.370966", \
           "0.240689, 0.242449, 0.249404, 0.263334, 0.284615, 0.315361, 0.353013", \
           "0.220881, 0.222641, 0.229596, 0.243527, 0.264808, 0.295553, 0.333206", \
           "0.200720, 0.202480, 0.209435, 0.223365, 0.244646, 0.275392, 0.313045" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.294642, 0.296038, 0.301921, 0.314220, 0.333597, 0.361720, 0.396480", \
           "0.292743, 0.294140, 0.300022, 0.312322, 0.331699, 0.359822, 0.394581", \
           "0.284886, 0.286282, 0.292165, 0.304464, 0.323841, 0.351964, 0.386724", \
           "0.270550, 0.271947, 0.277829, 0.290129, 0.309506, 0.337629, 0.372388", \
           "0.252597, 0.253994, 0.259876, 0.272176, 0.291553, 0.319676, 0.354436", \
           "0.232790, 0.234186, 0.240069, 0.252368, 0.271745, 0.299868, 0.334628", \
           "0.212629, 0.214025, 0.219908, 0.232207, 0.251584, 0.279707, 0.314467" \
         );
        }
      }
      /* CLKB(R) to TAB(R/F) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising ;
        when : "RET1N & !TENB & !TCENB & !COLLDISN";
        sdf_cond : "RET1Neq1aTENBeq0aTCENBeq0aCOLLDISNeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.174172, 0.172371, 0.165231, 0.150574, 0.136071, 0.122858, 0.112071", \
           "0.176073, 0.174272, 0.167131, 0.152474, 0.137972, 0.124759, 0.113972", \
           "0.183918, 0.182117, 0.174976, 0.160319, 0.145817, 0.132604, 0.121817", \
           "0.198385, 0.196583, 0.189443, 0.174786, 0.160283, 0.147071, 0.136283", \
           "0.216871, 0.215070, 0.207929, 0.193272, 0.178770, 0.165557, 0.154770", \
           "0.238894, 0.237093, 0.229952, 0.215295, 0.200793, 0.187580, 0.176793", \
           "0.260941, 0.259139, 0.251999, 0.237342, 0.222839, 0.209627, 0.198839" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.169586, 0.168180, 0.162219, 0.150047, 0.139202, 0.130899, 0.125604", \
           "0.171486, 0.170080, 0.164119, 0.151948, 0.141103, 0.132799, 0.127504", \
           "0.179331, 0.177925, 0.171964, 0.159793, 0.148948, 0.140644, 0.135349", \
           "0.193798, 0.192392, 0.186431, 0.174260, 0.163414, 0.155111, 0.149816", \
           "0.212284, 0.210878, 0.204917, 0.192746, 0.181901, 0.173597, 0.168302", \
           "0.234307, 0.232901, 0.226940, 0.214769, 0.203924, 0.195620, 0.190325", \
           "0.256354, 0.254948, 0.248987, 0.236816, 0.225971, 0.217667, 0.212372" \
         );
        }
      }
      /* TAB(R/F) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising ;
        when : "RET1N & !TENB & !TCENB & COLLDISN";
        sdf_cond : "RET1Neq1aTENBeq0aTCENBeq0aCOLLDISNeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.282733, 0.284493, 0.291448, 0.305379, 0.326660, 0.357405, 0.395058", \
           "0.280835, 0.282594, 0.289549, 0.303480, 0.324761, 0.355506, 0.393159", \
           "0.272977, 0.274737, 0.281692, 0.295623, 0.316904, 0.347649, 0.385302", \
           "0.258642, 0.260401, 0.267356, 0.281287, 0.302568, 0.333313, 0.370966", \
           "0.240689, 0.242449, 0.249404, 0.263334, 0.284615, 0.315361, 0.353013", \
           "0.220881, 0.222641, 0.229596, 0.243527, 0.264808, 0.295553, 0.333206", \
           "0.200720, 0.202480, 0.209435, 0.223365, 0.244646, 0.275392, 0.313045" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.294642, 0.296038, 0.301921, 0.314220, 0.333597, 0.361720, 0.396480", \
           "0.292743, 0.294140, 0.300022, 0.312322, 0.331699, 0.359822, 0.394581", \
           "0.284886, 0.286282, 0.292165, 0.304464, 0.323841, 0.351964, 0.386724", \
           "0.270550, 0.271947, 0.277829, 0.290129, 0.309506, 0.337629, 0.372388", \
           "0.252597, 0.253994, 0.259876, 0.272176, 0.291553, 0.319676, 0.354436", \
           "0.232790, 0.234186, 0.240069, 0.252368, 0.271745, 0.299868, 0.334628", \
           "0.212629, 0.214025, 0.219908, 0.232207, 0.251584, 0.279707, 0.314467" \
         );
        }
      }
      /* CLKB(R) to TAB(R/F) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising ;
        when : "RET1N & !TENB & !TCENB & COLLDISN";
        sdf_cond : "RET1Neq1aTENBeq0aTCENBeq0aCOLLDISNeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.174172, 0.172371, 0.165231, 0.150574, 0.136071, 0.122858, 0.112071", \
           "0.176073, 0.174272, 0.167131, 0.152474, 0.137972, 0.124759, 0.113972", \
           "0.183918, 0.182117, 0.174976, 0.160319, 0.145817, 0.132604, 0.121817", \
           "0.198385, 0.196583, 0.189443, 0.174786, 0.160283, 0.147071, 0.136283", \
           "0.216871, 0.215070, 0.207929, 0.193272, 0.178770, 0.165557, 0.154770", \
           "0.238894, 0.237093, 0.229952, 0.215295, 0.200793, 0.187580, 0.176793", \
           "0.260941, 0.259139, 0.251999, 0.237342, 0.222839, 0.209627, 0.198839" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.169586, 0.168180, 0.162219, 0.150047, 0.139202, 0.130899, 0.125604", \
           "0.171486, 0.170080, 0.164119, 0.151948, 0.141103, 0.132799, 0.127504", \
           "0.179331, 0.177925, 0.171964, 0.159793, 0.148948, 0.140644, 0.135349", \
           "0.193798, 0.192392, 0.186431, 0.174260, 0.163414, 0.155111, 0.149816", \
           "0.212284, 0.210878, 0.204917, 0.192746, 0.181901, 0.173597, 0.168302", \
           "0.234307, 0.232901, 0.226940, 0.214769, 0.203924, 0.195620, 0.190325", \
           "0.256354, 0.254948, 0.248987, 0.236816, 0.225971, 0.217667, 0.212372" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!DFTRAMBYP & !TENB & !COLLDISN";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ("0.286343, 0.286343, 0.286343, 0.286343, 0.286343, 0.286343, 0.286343");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ("0.146971, 0.146971, 0.146971, 0.146971, 0.146971, 0.146971, 0.146971");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!DFTRAMBYP & !TENB & COLLDISN";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ("0.286343, 0.286343, 0.286343, 0.286343, 0.286343, 0.286343, 0.286343");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ("0.146971, 0.146971, 0.146971, 0.146971, 0.146971, 0.146971, 0.146971");
        }
      }
    }
    bus(TDB) {
      bus_type : SRAMdpw64d256_DATA;
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.004456;
      max_transition : 0.454000;
      memory_write() {
        address : TAB;
        clocked_on : "CLKB";
      }
      /* TDB(R/F) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising ;
        when : "RET1N & !TENB & ((DFTRAMBYP & !SEB) | (!DFTRAMBYP & !TCENB & !TWENB))";
        sdf_cond : "RET1Neq1aTENBeq0aDFTRAMBYPeq1aSEBeq0oDFTRAMBYPeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.043110, 0.044857, 0.050780, 0.062006, 0.078472, 0.100742, 0.125107", \
           "0.041478, 0.043225, 0.049147, 0.060374, 0.076839, 0.099109, 0.123474", \
           "0.034720, 0.036467, 0.042390, 0.053616, 0.070082, 0.092352, 0.116717", \
           "0.022392, 0.024139, 0.030061, 0.041288, 0.057753, 0.080023, 0.104388", \
           "0.006952, 0.008699, 0.014622, 0.025848, 0.042314, 0.064584, 0.088949", \
           "0.000000, 0.000000, 0.000000, 0.008814, 0.025279, 0.047549, 0.071914", \
           "0.000000, 0.000000, 0.000000, 0.000000, 0.007941, 0.030210, 0.054576" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.050128, 0.052160, 0.059047, 0.072100, 0.091247, 0.117142, 0.145473", \
           "0.048230, 0.050261, 0.057148, 0.070202, 0.089348, 0.115243, 0.143575", \
           "0.040372, 0.042404, 0.049291, 0.062345, 0.081491, 0.107386, 0.135718", \
           "0.026037, 0.028068, 0.034955, 0.048009, 0.067155, 0.093050, 0.121382", \
           "0.008084, 0.010115, 0.017002, 0.030056, 0.049202, 0.075097, 0.103429", \
           "0.000000, 0.000000, 0.000000, 0.010248, 0.029394, 0.055290, 0.083621", \
           "0.000000, 0.000000, 0.000000, 0.000000, 0.009233, 0.035128, 0.063460" \
         );
        }
      }
      /* CLKB(R) to TDB(R/F) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising ;
        when : "RET1N & !TENB & ((DFTRAMBYP & !SEB) | (!DFTRAMBYP & !TCENB & !TWENB))";
        sdf_cond : "RET1Neq1aTENBeq0aDFTRAMBYPeq1aSEBeq0oDFTRAMBYPeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.230932, 0.228858, 0.220895, 0.208424, 0.196420, 0.185909, 0.177149", \
           "0.232828, 0.230754, 0.222791, 0.210320, 0.198317, 0.187806, 0.179046", \
           "0.240680, 0.238606, 0.230643, 0.218172, 0.206169, 0.195657, 0.186897", \
           "0.254978, 0.252904, 0.244941, 0.232470, 0.220467, 0.209956, 0.201196", \
           "0.273727, 0.271653, 0.263690, 0.251219, 0.239216, 0.228705, 0.219945", \
           "0.295471, 0.293398, 0.285435, 0.272964, 0.260960, 0.250449, 0.241689", \
           "0.317609, 0.315536, 0.307573, 0.295101, 0.283098, 0.272587, 0.263827" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.221112, 0.219089, 0.212129, 0.199971, 0.188066, 0.176831, 0.166307", \
           "0.223009, 0.220986, 0.214025, 0.201868, 0.189963, 0.178728, 0.168203", \
           "0.230860, 0.228837, 0.221877, 0.209720, 0.197815, 0.186579, 0.176055", \
           "0.245159, 0.243136, 0.236175, 0.224018, 0.212113, 0.200878, 0.190353", \
           "0.263908, 0.261885, 0.254924, 0.242767, 0.230862, 0.219627, 0.209102", \
           "0.285652, 0.283629, 0.276669, 0.264511, 0.252606, 0.241371, 0.230847", \
           "0.307790, 0.305767, 0.298806, 0.286649, 0.274744, 0.263509, 0.252984" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!TENB & !DFTRAMBYP & !TWENB";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ("0.064202, 0.064202, 0.064202, 0.064202, 0.064202, 0.064202, 0.064202");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ("0.041112, 0.041112, 0.041112, 0.041112, 0.041112, 0.041112, 0.041112");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!TENB & ((DFTRAMBYP & !SEB) | (!DFTRAMBYP & TWENB))";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ("0.065573, 0.065573, 0.065573, 0.065573, 0.065573, 0.065573, 0.065573");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ("0.039021, 0.039021, 0.039021, 0.039021, 0.039021, 0.039021, 0.039021");
        }
      }
    }
    pin(RET1N) {
      direction : input;
      related_power_pin : "VDDCE";
      related_ground_pin : "VSSE";
      capacitance : 0.002658;
      max_transition : 0.454000;
      retention_pin (save_restore, "1");
      /* RET1N(R/F) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising ;
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.733973, 0.733973, 0.733973, 0.733973, 0.733973, 0.733973, 0.733973", \
            "0.733973, 0.733973, 0.733973, 0.733973, 0.733973, 0.733973, 0.733973", \
            "0.733973, 0.733973, 0.733973, 0.733973, 0.733973, 0.733973, 0.733973", \
            "0.733973, 0.733973, 0.733973, 0.733973, 0.733973, 0.733973, 0.733973", \
            "0.733973, 0.733973, 0.733973, 0.733973, 0.733973, 0.733973, 0.733973", \
            "0.733973, 0.733973, 0.733973, 0.733973, 0.733973, 0.733973, 0.733973", \
            "0.733973, 0.733973, 0.733973, 0.733973, 0.733973, 0.733973, 0.733973" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.631217, 0.631217, 0.631217, 0.631217, 0.631217, 0.631217, 0.631217", \
            "0.631217, 0.631217, 0.631217, 0.631217, 0.631217, 0.631217, 0.631217", \
            "0.631217, 0.631217, 0.631217, 0.631217, 0.631217, 0.631217, 0.631217", \
            "0.631217, 0.631217, 0.631217, 0.631217, 0.631217, 0.631217, 0.631217", \
            "0.631217, 0.631217, 0.631217, 0.631217, 0.631217, 0.631217, 0.631217", \
            "0.631217, 0.631217, 0.631217, 0.631217, 0.631217, 0.631217, 0.631217", \
            "0.631217, 0.631217, 0.631217, 0.631217, 0.631217, 0.631217, 0.631217" \
          );
        }
      }
      /*  CLKA(R) to RET1N(R/F) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising ;
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350", \
            "2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350", \
            "2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350", \
            "2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350", \
            "2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350", \
            "2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350", \
            "2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350", \
            "2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350", \
            "2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350", \
            "2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350", \
            "2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350", \
            "2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350", \
            "2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350" \
          );
        }
      }
      /* RET1N(R/F) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising ;
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.733973, 0.733973, 0.733973, 0.733973, 0.733973, 0.733973, 0.733973", \
            "0.733973, 0.733973, 0.733973, 0.733973, 0.733973, 0.733973, 0.733973", \
            "0.733973, 0.733973, 0.733973, 0.733973, 0.733973, 0.733973, 0.733973", \
            "0.733973, 0.733973, 0.733973, 0.733973, 0.733973, 0.733973, 0.733973", \
            "0.733973, 0.733973, 0.733973, 0.733973, 0.733973, 0.733973, 0.733973", \
            "0.733973, 0.733973, 0.733973, 0.733973, 0.733973, 0.733973, 0.733973", \
            "0.733973, 0.733973, 0.733973, 0.733973, 0.733973, 0.733973, 0.733973" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.631217, 0.631217, 0.631217, 0.631217, 0.631217, 0.631217, 0.631217", \
            "0.631217, 0.631217, 0.631217, 0.631217, 0.631217, 0.631217, 0.631217", \
            "0.631217, 0.631217, 0.631217, 0.631217, 0.631217, 0.631217, 0.631217", \
            "0.631217, 0.631217, 0.631217, 0.631217, 0.631217, 0.631217, 0.631217", \
            "0.631217, 0.631217, 0.631217, 0.631217, 0.631217, 0.631217, 0.631217", \
            "0.631217, 0.631217, 0.631217, 0.631217, 0.631217, 0.631217, 0.631217", \
            "0.631217, 0.631217, 0.631217, 0.631217, 0.631217, 0.631217, 0.631217" \
          );
        }
      }
      /*  CLKB(R) to RET1N(R/F) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising ;
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350", \
            "2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350", \
            "2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350", \
            "2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350", \
            "2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350", \
            "2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350", \
            "2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350", \
            "2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350", \
            "2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350", \
            "2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350", \
            "2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350", \
            "2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350", \
            "2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350" \
          );
        }
      }
      /* RET1N(R) to DFTRAMBYP(F) SD */
      timing() {
        related_pin : DFTRAMBYP;
        timing_type : non_seq_setup_falling;
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* DFTRAMBYP(F) to RET1N(R) HD */
      timing() {
        related_pin : DFTRAMBYP;
        timing_type : non_seq_hold_falling;
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873", \
            "1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873", \
            "1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873", \
            "1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873", \
            "1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873", \
            "1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873", \
            "1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873" \
          );
        }
      }
      /* RET1N(F) to DFTRAMBYP(F) SD */
      timing() {
        related_pin : DFTRAMBYP;
        timing_type : non_seq_setup_falling;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* DFTRAMBYP(F) to RET1N(F) HD */
      timing() {
        related_pin : DFTRAMBYP;
        timing_type : non_seq_hold_falling;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.058428, 0.058366, 0.059769, 0.065002, 0.073184, 0.082884, 0.092785", \
            "0.058019, 0.057957, 0.059360, 0.064593, 0.072774, 0.082475, 0.092376", \
            "0.057388, 0.057326, 0.058730, 0.063962, 0.072144, 0.081845, 0.091745", \
            "0.057233, 0.057171, 0.058574, 0.063807, 0.071989, 0.081689, 0.091590", \
            "0.057671, 0.057609, 0.059013, 0.064245, 0.072427, 0.082128, 0.092028", \
            "0.058407, 0.058345, 0.059748, 0.064981, 0.073162, 0.082863, 0.092763", \
            "0.059348, 0.059286, 0.060689, 0.065922, 0.074104, 0.083804, 0.093705" \
          );
        }
      }
      /* RET1N(F) to CENB(R) SD */
      timing() {
        related_pin : CENB;
        timing_type : non_seq_setup_rising;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CENB(R) to RET1N(F) HD */
      timing() {
        related_pin : CENB;
        timing_type : non_seq_hold_rising;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.058428, 0.058366, 0.059769, 0.065002, 0.073184, 0.082884, 0.092785", \
            "0.058019, 0.057957, 0.059360, 0.064593, 0.072774, 0.082475, 0.092376", \
            "0.057388, 0.057326, 0.058730, 0.063962, 0.072144, 0.081845, 0.091745", \
            "0.057233, 0.057171, 0.058574, 0.063807, 0.071989, 0.081689, 0.091590", \
            "0.057671, 0.057609, 0.059013, 0.064245, 0.072427, 0.082128, 0.092028", \
            "0.058407, 0.058345, 0.059748, 0.064981, 0.073162, 0.082863, 0.092763", \
            "0.059348, 0.059286, 0.060689, 0.065922, 0.074104, 0.083804, 0.093705" \
          );
        }
      }
      /* RET1N(F) to CENA(R) SD */
      timing() {
        related_pin : CENA;
        timing_type : non_seq_setup_rising;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CENA(R) to RET1N(F) HD */
      timing() {
        related_pin : CENA;
        timing_type : non_seq_hold_rising;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.058428, 0.058366, 0.059769, 0.065002, 0.073184, 0.082884, 0.092785", \
            "0.058019, 0.057957, 0.059360, 0.064593, 0.072774, 0.082475, 0.092376", \
            "0.057388, 0.057326, 0.058730, 0.063962, 0.072144, 0.081845, 0.091745", \
            "0.057233, 0.057171, 0.058574, 0.063807, 0.071989, 0.081689, 0.091590", \
            "0.057671, 0.057609, 0.059013, 0.064245, 0.072427, 0.082128, 0.092028", \
            "0.058407, 0.058345, 0.059748, 0.064981, 0.073162, 0.082863, 0.092763", \
            "0.059348, 0.059286, 0.060689, 0.065922, 0.074104, 0.083804, 0.093705" \
          );
        }
      }
      /* RET1N(F) to TCENA(R) SD */
      timing() {
        related_pin : TCENA;
        timing_type : non_seq_setup_rising;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* TCENA(R) to RET1N(F) HD */
      timing() {
        related_pin : TCENA;
        timing_type : non_seq_hold_rising;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.058428, 0.058366, 0.059769, 0.065002, 0.073184, 0.082884, 0.092785", \
            "0.058019, 0.057957, 0.059360, 0.064593, 0.072774, 0.082475, 0.092376", \
            "0.057388, 0.057326, 0.058730, 0.063962, 0.072144, 0.081845, 0.091745", \
            "0.057233, 0.057171, 0.058574, 0.063807, 0.071989, 0.081689, 0.091590", \
            "0.057671, 0.057609, 0.059013, 0.064245, 0.072427, 0.082128, 0.092028", \
            "0.058407, 0.058345, 0.059748, 0.064981, 0.073162, 0.082863, 0.092763", \
            "0.059348, 0.059286, 0.060689, 0.065922, 0.074104, 0.083804, 0.093705" \
          );
        }
      }
      /* RET1N(F) to TCENB(R) SD */
      timing() {
        related_pin : TCENB;
        timing_type : non_seq_setup_rising;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* TCENB(R) to RET1N(F) HD */
      timing() {
        related_pin : TCENB;
        timing_type : non_seq_hold_rising;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.058428, 0.058366, 0.059769, 0.065002, 0.073184, 0.082884, 0.092785", \
            "0.058019, 0.057957, 0.059360, 0.064593, 0.072774, 0.082475, 0.092376", \
            "0.057388, 0.057326, 0.058730, 0.063962, 0.072144, 0.081845, 0.091745", \
            "0.057233, 0.057171, 0.058574, 0.063807, 0.071989, 0.081689, 0.091590", \
            "0.057671, 0.057609, 0.059013, 0.064245, 0.072427, 0.082128, 0.092028", \
            "0.058407, 0.058345, 0.059748, 0.064981, 0.073162, 0.082863, 0.092763", \
            "0.059348, 0.059286, 0.060689, 0.065922, 0.074104, 0.083804, 0.093705" \
          );
        }
      }
      /* RET1N(R) to TCENB(R) SD */
      timing() {
        related_pin : TCENB;
        timing_type : non_seq_setup_rising;
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* TCENB(R) to RET1N(R) HD */
      timing() {
        related_pin : TCENB;
        timing_type : non_seq_hold_rising;
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873", \
            "1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873", \
            "1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873", \
            "1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873", \
            "1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873", \
            "1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873", \
            "1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873" \
          );
        }
      }
      /* RET1N(R) to TCENA(R) SD */
      timing() {
        related_pin : TCENA;
        timing_type : non_seq_setup_rising;
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* TCENA(R) to RET1N(R) HD */
      timing() {
        related_pin : TCENA;
        timing_type : non_seq_hold_rising;
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873", \
            "1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873", \
            "1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873", \
            "1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873", \
            "1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873", \
            "1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873", \
            "1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873" \
          );
        }
      }
      /* RET1N(R) to CENB(R) SD */
      timing() {
        related_pin : CENB;
        timing_type : non_seq_setup_rising;
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CENB(R) to RET1N(R) HD */
      timing() {
        related_pin : CENB;
        timing_type : non_seq_hold_rising;
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873", \
            "1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873", \
            "1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873", \
            "1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873", \
            "1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873", \
            "1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873", \
            "1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873" \
          );
        }
      }
      /* RET1N(R) to CENA(R) SD */
      timing() {
        related_pin : CENA;
        timing_type : non_seq_setup_rising;
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CENA(R) to RET1N(R) HD */
      timing() {
        related_pin : CENA;
        timing_type : non_seq_hold_rising;
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873", \
            "1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873", \
            "1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873", \
            "1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873", \
            "1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873", \
            "1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873", \
            "1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873" \
          );
        }
      }
      internal_power() {
        related_pg_pin : "VDDCE";
        when : "((!DFTRAMBYP & CENA & TENA) | (!DFTRAMBYP & TCENA & !TENA)) & \
                ((!DFTRAMBYP & CENB & TENB) | (!DFTRAMBYP & TCENB \
                & !TENB))";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("41.030510, 41.030510, 41.030510, 41.030510, 41.030510, 41.030510, 41.030510");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("1.865226, 1.865226, 1.865226, 1.865226, 1.865226, 1.865226, 1.865226");
        }
      }
    }
    bus(SIA) {
      bus_type : SRAMdpw64d256_SCAN;
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.004180;
      max_transition : 0.454000;
      /* SIA(R/F) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising ;
        when : "RET1N & SEA";
        sdf_cond : "RET1Neq1aSEAeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.045700, 0.047445, 0.053497, 0.064906, 0.081623, 0.104348, 0.128996", \
           "0.044067, 0.045813, 0.051865, 0.063273, 0.079990, 0.102715, 0.127363", \
           "0.037310, 0.039055, 0.045107, 0.056516, 0.073233, 0.095958, 0.120605", \
           "0.024981, 0.026727, 0.032779, 0.044187, 0.060904, 0.083629, 0.108277", \
           "0.009542, 0.011287, 0.017339, 0.028748, 0.045464, 0.068190, 0.092837", \
           "0.000000, 0.000000, 0.000305, 0.011713, 0.028430, 0.051155, 0.075803", \
           "0.000000, 0.000000, 0.000000, 0.000000, 0.011091, 0.033817, 0.058464" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.053140, 0.055169, 0.062206, 0.075472, 0.094910, 0.121335, 0.149995", \
           "0.051241, 0.053270, 0.060308, 0.073573, 0.093011, 0.119436, 0.148096", \
           "0.043384, 0.045413, 0.052451, 0.065716, 0.085154, 0.111579, 0.140239", \
           "0.029048, 0.031077, 0.038115, 0.051380, 0.070819, 0.097243, 0.125903", \
           "0.011095, 0.013125, 0.020162, 0.033427, 0.052866, 0.079291, 0.107950", \
           "0.000000, 0.000000, 0.000354, 0.013620, 0.033058, 0.059483, 0.088143", \
           "0.000000, 0.000000, 0.000000, 0.000000, 0.012897, 0.039322, 0.067981" \
         );
        }
      }
      /* CLKA(R) to SIA(R/F) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising ;
        when : "RET1N & SEA";
        sdf_cond : "RET1Neq1aSEAeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.230794, 0.228703, 0.220643, 0.207997, 0.196173, 0.184991, 0.175756", \
           "0.232690, 0.230600, 0.222540, 0.209893, 0.198070, 0.186888, 0.177652", \
           "0.240542, 0.238451, 0.230391, 0.217745, 0.205921, 0.194739, 0.185504", \
           "0.254840, 0.252750, 0.244690, 0.232043, 0.220220, 0.209038, 0.199802", \
           "0.273589, 0.271499, 0.263439, 0.250792, 0.238969, 0.227787, 0.218551", \
           "0.295334, 0.293243, 0.285183, 0.272537, 0.260713, 0.249531, 0.240295", \
           "0.317471, 0.315381, 0.307321, 0.294675, 0.282851, 0.271669, 0.262433" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.220085, 0.218065, 0.210979, 0.198421, 0.185904, 0.173719, 0.163716", \
           "0.221981, 0.219961, 0.212876, 0.200317, 0.187801, 0.175616, 0.165612", \
           "0.229833, 0.227813, 0.220728, 0.208169, 0.195653, 0.183467, 0.173464", \
           "0.244131, 0.242111, 0.235026, 0.222467, 0.209951, 0.197766, 0.187762", \
           "0.262880, 0.260860, 0.253775, 0.241216, 0.228700, 0.216515, 0.206511", \
           "0.284625, 0.282605, 0.275519, 0.262961, 0.250444, 0.238259, 0.228256", \
           "0.306763, 0.304743, 0.297657, 0.285098, 0.272582, 0.260397, 0.250393" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "SEA";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ("0.088060, 0.088060, 0.088060, 0.088060, 0.088060, 0.088060, 0.088060");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ("0.055763, 0.055763, 0.055763, 0.055763, 0.055763, 0.055763, 0.055763");
        }
      }
    }
    pin(SEA) {
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.007893;
      max_transition : 0.454000;
      /* SEA(R/F) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising ;
        when : "RET1N";
        sdf_cond : "RET1Neq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.857840, 0.859445, 0.866207, 0.880345, 0.902619, 0.934946, 0.974902", \
            "0.853673, 0.855278, 0.862040, 0.876179, 0.898452, 0.930780, 0.970736", \
            "0.836430, 0.838035, 0.844798, 0.858936, 0.881209, 0.913537, 0.953493", \
            "0.804971, 0.806576, 0.813338, 0.827476, 0.849750, 0.882077, 0.922034", \
            "0.765573, 0.767178, 0.773940, 0.788078, 0.810352, 0.845584, 0.893503", \
            "0.722105, 0.723710, 0.730472, 0.744610, 0.780402, 0.827354, 0.875272", \
            "0.694622, 0.694668, 0.699840, 0.723184, 0.762782, 0.809733, 0.857652" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.902989, 0.904679, 0.911797, 0.926679, 0.950125, 0.984154, 1.026213", \
            "0.898603, 0.900293, 0.907411, 0.922293, 0.945739, 0.979768, 1.021827", \
            "0.880453, 0.882143, 0.889261, 0.904143, 0.927589, 0.961618, 1.003677", \
            "0.847338, 0.849027, 0.856145, 0.871027, 0.894473, 0.928502, 0.970562", \
            "0.805866, 0.807556, 0.814674, 0.829556, 0.853002, 0.887031, 0.929090", \
            "0.760111, 0.761800, 0.768918, 0.783800, 0.807246, 0.841275, 0.883335", \
            "0.731181, 0.731229, 0.736674, 0.755427, 0.782641, 0.821309, 0.864436" \
          );
        }
      }
      /*  CLKA(R) to SEA(R/F) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising ;
        when : "RET1N";
        sdf_cond : "RET1Neq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.171527, 0.168840, 0.157360, 0.136220, 0.114202, 0.092033, 0.071681", \
            "0.174036, 0.171349, 0.159869, 0.138729, 0.116711, 0.094542, 0.074190", \
            "0.184391, 0.181704, 0.170224, 0.149084, 0.127066, 0.104897, 0.084545", \
            "0.203493, 0.200806, 0.189327, 0.168187, 0.146169, 0.124000, 0.103647", \
            "0.227891, 0.225204, 0.213725, 0.192584, 0.170566, 0.148397, 0.128045", \
            "0.256867, 0.254180, 0.242701, 0.221561, 0.199543, 0.177374, 0.157021", \
            "0.286047, 0.283360, 0.271880, 0.250740, 0.228722, 0.206553, 0.186201" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.160164, 0.157786, 0.147224, 0.126250, 0.103065, 0.080662, 0.059743", \
            "0.162673, 0.160295, 0.149733, 0.128759, 0.105574, 0.083171, 0.062252", \
            "0.173028, 0.170650, 0.160088, 0.139114, 0.115928, 0.093526, 0.072607", \
            "0.192130, 0.189753, 0.179190, 0.158217, 0.135031, 0.112628, 0.091709", \
            "0.216528, 0.214150, 0.203588, 0.182614, 0.159429, 0.137026, 0.116107", \
            "0.245504, 0.243127, 0.232564, 0.211591, 0.188405, 0.166002, 0.145083", \
            "0.274684, 0.272306, 0.261744, 0.240770, 0.217585, 0.195182, 0.174263" \
          );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("1.860484, 1.860484, 1.860484, 1.860484, 1.860484, 1.860484, 1.860484");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("3.291741, 3.291741, 3.291741, 3.291741, 3.291741, 3.291741, 3.291741");
        }
      }
    }
    pin(DFTRAMBYP) {
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.026264;
      max_transition : 0.454000;
      /* DFTRAMBYP(R/F) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising ;
        when : "RET1N";
        sdf_cond : "RET1Neq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.180713, 0.180753, 0.185253, 0.200751, 0.223243, 0.251260, 0.280598", \
            "0.179076, 0.179116, 0.183616, 0.199114, 0.221605, 0.249623, 0.278960", \
            "0.176554, 0.176594, 0.181094, 0.196592, 0.219083, 0.247101, 0.276439", \
            "0.175933, 0.175973, 0.180473, 0.195971, 0.218463, 0.246480, 0.275818", \
            "0.177686, 0.177726, 0.182226, 0.197724, 0.220215, 0.248233, 0.277571", \
            "0.180626, 0.180667, 0.185166, 0.200664, 0.223156, 0.251173, 0.280511", \
            "0.184392, 0.184433, 0.188932, 0.204430, 0.226922, 0.254940, 0.284277" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.161067, 0.160819, 0.166432, 0.187364, 0.220089, 0.258892, 0.298494", \
            "0.159430, 0.159182, 0.164795, 0.185726, 0.218452, 0.257255, 0.296857", \
            "0.156908, 0.156660, 0.162273, 0.183205, 0.215930, 0.254733, 0.294335", \
            "0.156287, 0.156040, 0.161653, 0.182584, 0.215310, 0.254112, 0.293714", \
            "0.158040, 0.157792, 0.163405, 0.184336, 0.217062, 0.255865, 0.295467", \
            "0.160981, 0.160733, 0.166346, 0.187277, 0.220003, 0.258805, 0.298408", \
            "0.164747, 0.164499, 0.170112, 0.191043, 0.223769, 0.262572, 0.302174" \
          );
        }
      }
      /*  CLKA(R) to DFTRAMBYP(R/F) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising ;
        when : "RET1N";
        sdf_cond : "RET1Neq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.188122, 0.187887, 0.186782, 0.179407, 0.165835, 0.148845, 0.127007", \
            "0.190016, 0.189782, 0.188676, 0.181301, 0.167729, 0.150740, 0.128901", \
            "0.197903, 0.197668, 0.196563, 0.189188, 0.175616, 0.158626, 0.136788", \
            "0.212284, 0.212049, 0.210944, 0.203569, 0.189997, 0.173007, 0.151169", \
            "0.230915, 0.230681, 0.229575, 0.222201, 0.208628, 0.191639, 0.169800", \
            "0.252814, 0.252580, 0.251474, 0.244100, 0.230527, 0.213538, 0.191699", \
            "0.274900, 0.274666, 0.273560, 0.266186, 0.252613, 0.235624, 0.213785" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.193040, 0.192549, 0.191033, 0.183580, 0.169555, 0.150989, 0.127947", \
            "0.194935, 0.194444, 0.192927, 0.185474, 0.171449, 0.152883, 0.129841", \
            "0.202821, 0.202330, 0.200814, 0.193361, 0.179336, 0.160770, 0.137728", \
            "0.217203, 0.216711, 0.215195, 0.207742, 0.193717, 0.175151, 0.152109", \
            "0.235834, 0.235343, 0.233826, 0.226373, 0.212348, 0.193782, 0.170740", \
            "0.257733, 0.257242, 0.255725, 0.248273, 0.234247, 0.215681, 0.192639", \
            "0.279819, 0.279328, 0.277811, 0.270358, 0.256333, 0.237767, 0.214725" \
          );
        }
      }
      /* DFTRAMBYP(R/F) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising ;
        when : "RET1N";
        sdf_cond : "RET1Neq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.180713, 0.180753, 0.185253, 0.200751, 0.223243, 0.251260, 0.280598", \
            "0.179076, 0.179116, 0.183616, 0.199114, 0.221605, 0.249623, 0.278960", \
            "0.176554, 0.176594, 0.181094, 0.196592, 0.219083, 0.247101, 0.276439", \
            "0.175933, 0.175973, 0.180473, 0.195971, 0.218463, 0.246480, 0.275818", \
            "0.177686, 0.177726, 0.182226, 0.197724, 0.220215, 0.248233, 0.277571", \
            "0.180626, 0.180667, 0.185166, 0.200664, 0.223156, 0.251173, 0.280511", \
            "0.184392, 0.184433, 0.188932, 0.204430, 0.226922, 0.254940, 0.284277" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.161067, 0.160819, 0.166432, 0.187364, 0.220089, 0.258892, 0.298494", \
            "0.159430, 0.159182, 0.164795, 0.185726, 0.218452, 0.257255, 0.296857", \
            "0.156908, 0.156660, 0.162273, 0.183205, 0.215930, 0.254733, 0.294335", \
            "0.156287, 0.156040, 0.161653, 0.182584, 0.215310, 0.254112, 0.293714", \
            "0.158040, 0.157792, 0.163405, 0.184336, 0.217062, 0.255865, 0.295467", \
            "0.160981, 0.160733, 0.166346, 0.187277, 0.220003, 0.258805, 0.298408", \
            "0.164747, 0.164499, 0.170112, 0.191043, 0.223769, 0.262572, 0.302174" \
          );
        }
      }
      /*  CLKB(R) to DFTRAMBYP(R/F) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising ;
        when : "RET1N";
        sdf_cond : "RET1Neq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.188122, 0.187887, 0.186782, 0.179407, 0.165835, 0.148845, 0.127007", \
            "0.190016, 0.189782, 0.188676, 0.181301, 0.167729, 0.150740, 0.128901", \
            "0.197903, 0.197668, 0.196563, 0.189188, 0.175616, 0.158626, 0.136788", \
            "0.212284, 0.212049, 0.210944, 0.203569, 0.189997, 0.173007, 0.151169", \
            "0.230915, 0.230681, 0.229575, 0.222201, 0.208628, 0.191639, 0.169800", \
            "0.252814, 0.252580, 0.251474, 0.244100, 0.230527, 0.213538, 0.191699", \
            "0.274900, 0.274666, 0.273560, 0.266186, 0.252613, 0.235624, 0.213785" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.193040, 0.192549, 0.191033, 0.183580, 0.169555, 0.150989, 0.127947", \
            "0.194935, 0.194444, 0.192927, 0.185474, 0.171449, 0.152883, 0.129841", \
            "0.202821, 0.202330, 0.200814, 0.193361, 0.179336, 0.160770, 0.137728", \
            "0.217203, 0.216711, 0.215195, 0.207742, 0.193717, 0.175151, 0.152109", \
            "0.235834, 0.235343, 0.233826, 0.226373, 0.212348, 0.193782, 0.170740", \
            "0.257733, 0.257242, 0.255725, 0.248273, 0.234247, 0.215681, 0.192639", \
            "0.279819, 0.279328, 0.277811, 0.270358, 0.256333, 0.237767, 0.214725" \
          );
        }
      }
      /* DFTRAMBYP(R) to RET1N(F) SD */
      timing() {
        related_pin : RET1N;
        timing_type : non_seq_setup_falling;
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* RET1N(F) to DFTRAMBYP(R) HD */
      timing() {
        related_pin : RET1N;
        timing_type : non_seq_hold_falling;
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873", \
            "1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873", \
            "1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873", \
            "1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873", \
            "1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873", \
            "1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873", \
            "1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873" \
          );
        }
      }
      /* DFTRAMBYP(R) to RET1N(R) SD */
      timing() {
        related_pin : RET1N;
        timing_type : non_seq_setup_rising;
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* RET1N(R) to DFTRAMBYP(R) HD */
      timing() {
        related_pin : RET1N;
        timing_type : non_seq_hold_rising;
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.500260, 0.500508, 0.494895, 0.473964, 0.441238, 0.402436, 0.362833", \
            "0.501898, 0.502146, 0.496533, 0.475601, 0.442876, 0.404073, 0.364471", \
            "0.504419, 0.504667, 0.499054, 0.478123, 0.445397, 0.406595, 0.366992", \
            "0.505040, 0.505288, 0.499675, 0.478744, 0.446018, 0.407216, 0.367613", \
            "0.503288, 0.503536, 0.497923, 0.476991, 0.444266, 0.405463, 0.365861", \
            "0.500347, 0.500595, 0.494982, 0.474051, 0.441325, 0.402522, 0.362920", \
            "0.496581, 0.496829, 0.491216, 0.470285, 0.437559, 0.398756, 0.359154" \
          );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("1.034682, 1.034682, 1.034682, 1.034682, 1.034682, 1.034682, 1.034682");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.865776, 0.865776, 0.865776, 0.865776, 0.865776, 0.865776, 0.865776");
        }
      }
    }
    bus(SIB) {
      bus_type : SRAMdpw64d256_SCAN;
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.004180;
      max_transition : 0.454000;
      /* SIB(R/F) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising ;
        when : "RET1N & SEB";
        sdf_cond : "RET1Neq1aSEBeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.045700, 0.047445, 0.053497, 0.064906, 0.081623, 0.104348, 0.128996", \
           "0.044067, 0.045813, 0.051865, 0.063273, 0.079990, 0.102715, 0.127363", \
           "0.037310, 0.039055, 0.045107, 0.056516, 0.073233, 0.095958, 0.120605", \
           "0.024981, 0.026727, 0.032779, 0.044187, 0.060904, 0.083629, 0.108277", \
           "0.009542, 0.011287, 0.017339, 0.028748, 0.045464, 0.068190, 0.092837", \
           "0.000000, 0.000000, 0.000305, 0.011713, 0.028430, 0.051155, 0.075803", \
           "0.000000, 0.000000, 0.000000, 0.000000, 0.011091, 0.033817, 0.058464" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.053140, 0.055169, 0.062206, 0.075472, 0.094910, 0.121335, 0.149995", \
           "0.051241, 0.053270, 0.060308, 0.073573, 0.093011, 0.119436, 0.148096", \
           "0.043384, 0.045413, 0.052451, 0.065716, 0.085154, 0.111579, 0.140239", \
           "0.029048, 0.031077, 0.038115, 0.051380, 0.070819, 0.097243, 0.125903", \
           "0.011095, 0.013125, 0.020162, 0.033427, 0.052866, 0.079291, 0.107950", \
           "0.000000, 0.000000, 0.000354, 0.013620, 0.033058, 0.059483, 0.088143", \
           "0.000000, 0.000000, 0.000000, 0.000000, 0.012897, 0.039322, 0.067981" \
         );
        }
      }
      /* CLKB(R) to SIB(R/F) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising ;
        when : "RET1N & SEB";
        sdf_cond : "RET1Neq1aSEBeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.230794, 0.228703, 0.220643, 0.207997, 0.196173, 0.184991, 0.175756", \
           "0.232690, 0.230600, 0.222540, 0.209893, 0.198070, 0.186888, 0.177652", \
           "0.240542, 0.238451, 0.230391, 0.217745, 0.205921, 0.194739, 0.185504", \
           "0.254840, 0.252750, 0.244690, 0.232043, 0.220220, 0.209038, 0.199802", \
           "0.273589, 0.271499, 0.263439, 0.250792, 0.238969, 0.227787, 0.218551", \
           "0.295334, 0.293243, 0.285183, 0.272537, 0.260713, 0.249531, 0.240295", \
           "0.317471, 0.315381, 0.307321, 0.294675, 0.282851, 0.271669, 0.262433" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.220085, 0.218065, 0.210979, 0.198421, 0.185904, 0.173719, 0.163716", \
           "0.221981, 0.219961, 0.212876, 0.200317, 0.187801, 0.175616, 0.165612", \
           "0.229833, 0.227813, 0.220728, 0.208169, 0.195653, 0.183467, 0.173464", \
           "0.244131, 0.242111, 0.235026, 0.222467, 0.209951, 0.197766, 0.187762", \
           "0.262880, 0.260860, 0.253775, 0.241216, 0.228700, 0.216515, 0.206511", \
           "0.284625, 0.282605, 0.275519, 0.262961, 0.250444, 0.238259, 0.228256", \
           "0.306763, 0.304743, 0.297657, 0.285098, 0.272582, 0.260397, 0.250393" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "SEB";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ("0.088060, 0.088060, 0.088060, 0.088060, 0.088060, 0.088060, 0.088060");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ("0.055763, 0.055763, 0.055763, 0.055763, 0.055763, 0.055763, 0.055763");
        }
      }
    }
    pin(SEB) {
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.007893;
      max_transition : 0.454000;
      /* SEB(R/F) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising ;
        when : "RET1N";
        sdf_cond : "RET1Neq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.857840, 0.859445, 0.866207, 0.880345, 0.902619, 0.934946, 0.974902", \
            "0.853673, 0.855278, 0.862040, 0.876179, 0.898452, 0.930780, 0.970736", \
            "0.836430, 0.838035, 0.844798, 0.858936, 0.881209, 0.913537, 0.953493", \
            "0.804971, 0.806576, 0.813338, 0.827476, 0.849750, 0.882077, 0.922034", \
            "0.765573, 0.767178, 0.773940, 0.788078, 0.810352, 0.845584, 0.893503", \
            "0.722105, 0.723710, 0.730472, 0.744610, 0.780402, 0.827354, 0.875272", \
            "0.694622, 0.694668, 0.699840, 0.723184, 0.762782, 0.809733, 0.857652" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.902989, 0.904679, 0.911797, 0.926679, 0.950125, 0.984154, 1.026213", \
            "0.898603, 0.900293, 0.907411, 0.922293, 0.945739, 0.979768, 1.021827", \
            "0.880453, 0.882143, 0.889261, 0.904143, 0.927589, 0.961618, 1.003677", \
            "0.847338, 0.849027, 0.856145, 0.871027, 0.894473, 0.928502, 0.970562", \
            "0.805866, 0.807556, 0.814674, 0.829556, 0.853002, 0.887031, 0.929090", \
            "0.760111, 0.761800, 0.768918, 0.783800, 0.807246, 0.841275, 0.883335", \
            "0.731181, 0.731229, 0.736674, 0.755427, 0.782641, 0.821309, 0.864436" \
          );
        }
      }
      /*  CLKB(R) to SEB(R/F) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising ;
        when : "RET1N";
        sdf_cond : "RET1Neq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.171527, 0.168840, 0.157360, 0.136220, 0.114202, 0.092033, 0.071681", \
            "0.174036, 0.171349, 0.159869, 0.138729, 0.116711, 0.094542, 0.074190", \
            "0.184391, 0.181704, 0.170224, 0.149084, 0.127066, 0.104897, 0.084545", \
            "0.203493, 0.200806, 0.189327, 0.168187, 0.146169, 0.124000, 0.103647", \
            "0.227891, 0.225204, 0.213725, 0.192584, 0.170566, 0.148397, 0.128045", \
            "0.256867, 0.254180, 0.242701, 0.221561, 0.199543, 0.177374, 0.157021", \
            "0.286047, 0.283360, 0.271880, 0.250740, 0.228722, 0.206553, 0.186201" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.160164, 0.157786, 0.147224, 0.126250, 0.103065, 0.080662, 0.059743", \
            "0.162673, 0.160295, 0.149733, 0.128759, 0.105574, 0.083171, 0.062252", \
            "0.173028, 0.170650, 0.160088, 0.139114, 0.115928, 0.093526, 0.072607", \
            "0.192130, 0.189753, 0.179190, 0.158217, 0.135031, 0.112628, 0.091709", \
            "0.216528, 0.214150, 0.203588, 0.182614, 0.159429, 0.137026, 0.116107", \
            "0.245504, 0.243127, 0.232564, 0.211591, 0.188405, 0.166002, 0.145083", \
            "0.274684, 0.272306, 0.261744, 0.240770, 0.217585, 0.195182, 0.174263" \
          );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("1.860484, 1.860484, 1.860484, 1.860484, 1.860484, 1.860484, 1.860484");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("3.291741, 3.291741, 3.291741, 3.291741, 3.291741, 3.291741, 3.291741");
        }
      }
    }
    pin(COLLDISN) {
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.002646;
      max_transition : 0.454000;
      /* COLLDISN(R/F) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising ;
        when : "RET1N & ((TENA & !CENA) | (!TENA & !TCENA))";
        sdf_cond : "RET1Neq1aTENAeq1aCENAeq0oTENAeq0aTCENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873", \
            "1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873", \
            "1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873", \
            "1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873", \
            "1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873", \
            "1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873", \
            "1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873", \
            "1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873", \
            "1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873", \
            "1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873", \
            "1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873", \
            "1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873", \
            "1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873" \
          );
        }
      }
      /*  CLKA(R) to COLLDISN(R/F) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising ;
        when : "RET1N & ((TENA & !CENA) | (!TENA & !TCENA))";
        sdf_cond : "RET1Neq1aTENAeq1aCENAeq0oTENAeq0aTCENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350", \
            "2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350", \
            "2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350", \
            "2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350", \
            "2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350", \
            "2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350", \
            "2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350", \
            "2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350", \
            "2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350", \
            "2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350", \
            "2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350", \
            "2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350", \
            "2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350" \
          );
        }
      }
      /* COLLDISN(R/F) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising ;
        when : "RET1N & ((TENB & !CENB) | (!TENB & !TCENB))";
        sdf_cond : "RET1Neq1aTENBeq1aCENBeq0oTENBeq0aTCENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873", \
            "1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873", \
            "1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873", \
            "1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873", \
            "1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873", \
            "1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873", \
            "1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873", \
            "1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873", \
            "1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873", \
            "1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873", \
            "1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873", \
            "1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873", \
            "1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873, 1.530873" \
          );
        }
      }
      /*  CLKB(R) to COLLDISN(R/F) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising ;
        when : "RET1N & ((TENB & !CENB) | (!TENB & !TCENB))";
        sdf_cond : "RET1Neq1aTENBeq1aCENBeq0oTENBeq0aTCENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350", \
            "2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350", \
            "2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350", \
            "2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350", \
            "2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350", \
            "2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350", \
            "2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350", \
            "2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350", \
            "2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350", \
            "2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350", \
            "2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350", \
            "2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350", \
            "2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350, 2.397350" \
          );
        }
      }
    }
    /* Selective Precharge Leakage Power */
    leakage_power() {
      related_pg_pin : "VDDPE";
      when :"!RET1N";
      value : 0.07232;
    }
    leakage_power() {
      related_pg_pin : "VDDCE";
      when :"!RET1N";
      value : 0.012098;
    }
    /* Standby Leakage Power */
    leakage_power() {
      related_pg_pin : "VDDPE";
      value : 0.085078;
    }
    leakage_power() {
      related_pg_pin : "VDDCE";
      value : 0.011787;
    }
  }
}
