INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/OshadiPC/Desktop/vivadoLabs/Lab6/Lab6.srcs/sim_1/new/AU_Sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AU_Sim
