
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000679                       # Number of seconds simulated
sim_ticks                                   679345000                       # Number of ticks simulated
final_tick                                  679345000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 150202                       # Simulator instruction rate (inst/s)
host_op_rate                                   291244                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               45332847                       # Simulator tick rate (ticks/s)
host_mem_usage                                 451080                       # Number of bytes of host memory used
host_seconds                                    14.99                       # Real time elapsed on the host
sim_insts                                     2250887                       # Number of instructions simulated
sim_ops                                       4364493                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    679345000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         100800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         220864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             321664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       100800                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        100800                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks          192                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total             192                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1575                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            3451                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                5026                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks            3                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                  3                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         148378217                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         325113160                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             473491378                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    148378217                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        148378217                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         282625                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               282625                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         282625                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        148378217                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        325113160                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            473774003                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      1032.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1496.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      3451.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000517794750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           62                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           62                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               10802                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                948                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        5027                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1062                       # Number of write requests accepted
system.mem_ctrls.readBursts                      5027                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1062                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 316608                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    5120                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   64448                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  321728                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                67968                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     80                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    30                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               271                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               274                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               359                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               371                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               355                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               419                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               455                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               524                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               221                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               255                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              252                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              224                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              166                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              292                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              292                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              217                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                96                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               104                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                38                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                18                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                59                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                76                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                84                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                65                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                58                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               107                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               97                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               46                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               36                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               18                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               62                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               43                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     679343000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  5027                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1062                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3134                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1212                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     434                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     161                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     45                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     69                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     69                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1010                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    375.001980                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   229.185767                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   352.137128                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          275     27.23%     27.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          261     25.84%     53.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          106     10.50%     63.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           62      6.14%     69.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           50      4.95%     74.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           39      3.86%     78.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           33      3.27%     81.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           26      2.57%     84.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          158     15.64%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1010                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           62                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      79.629032                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     31.848141                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    176.694813                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31             44     70.97%     70.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63             9     14.52%     85.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95             2      3.23%     88.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            1      1.61%     90.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            1      1.61%     91.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            1      1.61%     93.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            1      1.61%     95.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671            1      1.61%     96.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-799            1      1.61%     98.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::864-895            1      1.61%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            62                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           62                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.241935                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.228434                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.693896                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               54     87.10%     87.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                3      4.84%     91.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                3      4.84%     96.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                2      3.23%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            62                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst        95744                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       220864                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        64448                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 140935754.292737841606                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 325113160.470747530460                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 94867850.650258705020                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1576                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         3451                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         1062                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     60863000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    111821000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  17288384750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     38618.65                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32402.49                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  16279081.69                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                     79927750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               172684000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   24735000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     16156.81                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34906.81                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       466.05                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        94.87                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    473.59                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    100.05                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.38                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.64                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.74                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.22                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.77                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     4160                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     768                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 84.09                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                74.42                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     111568.89                       # Average gap between requests
system.mem_ctrls.pageHitRate                    82.42                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  4633860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  2432595                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                21619920                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                2818800                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         33190560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             41673840                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              1329120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       131268720                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        17324640                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy         63123000                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy              319415055                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            470.180917                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime            584304250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      1723000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      14040000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF    251507000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     45112750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      79063250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    287899000                       # Time in different power states
system.mem_ctrls_1.actEnergy                  2691780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  1400355                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                13694520                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                2437740                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         29502720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             39072360                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              1856160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       103569000                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        24628320                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy         75281280                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              294134235                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            432.967395                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime            588828000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      3223000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      12480000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF    297562500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     64127750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      74814000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    227137750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED    679345000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  232392                       # Number of BP lookups
system.cpu.branchPred.condPredicted            232392                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             11019                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                84835                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   30437                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                358                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           84835                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              81551                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             3284                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         1475                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    679345000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      889484                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      167451                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1799                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           142                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED    679345000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    679345000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      259519                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           275                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    28                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON       679345000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          1358691                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             301581                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        2579590                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      232392                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             111988                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                        960545                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   22290                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   99                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          1432                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles          108                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          233                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    259352                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  3361                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            1275143                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.897539                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.694245                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   531297     41.67%     41.67% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    15946      1.25%     42.92% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    58594      4.60%     47.51% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    34229      2.68%     50.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    43132      3.38%     53.58% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    35669      2.80%     56.38% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    17867      1.40%     57.78% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    31248      2.45%     60.23% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   507161     39.77%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1275143                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.171041                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.898585                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   297030                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                252881                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    697477                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 16610                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  11145                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                4870869                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  11145                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   307862                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  137600                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           4535                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    701341                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                112660                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                4817972                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  2931                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  13731                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  14840                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  83073                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             5495206                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              10687595                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          4776190                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           3455665                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               4959387                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   535819                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                176                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            137                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                     68176                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               889839                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              175423                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             49282                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            16283                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    4729606                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 299                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   4613352                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              4716                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          365411                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       533422                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            235                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       1275143                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.617910                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.792678                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              295632     23.18%     23.18% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               78041      6.12%     29.30% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              139619     10.95%     40.25% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              108081      8.48%     48.73% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              139213     10.92%     59.65% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              126254      9.90%     69.55% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              115964      9.09%     78.64% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              130788     10.26%     88.90% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              141551     11.10%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1275143                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   16089      7.68%      7.68% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      7.68% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      7.68% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                 17379      8.30%     15.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     15.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     15.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     15.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     15.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     15.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     15.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     15.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     15.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     15.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     17      0.01%     15.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     15.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     13      0.01%     16.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                  2638      1.26%     17.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     17.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     17.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    2      0.00%     17.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     17.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     17.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd             83957     40.09%     57.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     57.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     57.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     57.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     57.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     57.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult            51007     24.36%     81.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     81.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     81.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     81.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     81.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     81.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     81.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     81.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     81.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     81.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     81.71% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   1719      0.82%     82.53% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   856      0.41%     82.94% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             35684     17.04%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               44      0.02%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             10479      0.23%      0.23% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               1948026     42.23%     42.45% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                12599      0.27%     42.73% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1594      0.03%     42.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              566318     12.28%     55.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     55.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  64      0.00%     55.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     55.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     55.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     55.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     55.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     55.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  730      0.02%     55.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     55.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                26991      0.59%     55.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     55.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1973      0.04%     55.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              390420      8.46%     64.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     64.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     64.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                944      0.02%     64.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     64.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     64.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd          327400      7.10%     71.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     71.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     71.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt           10041      0.22%     71.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     71.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     71.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult         266240      5.77%     77.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     77.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     77.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     77.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     77.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     77.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     77.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     77.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     77.25% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               310813      6.74%     83.99% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              127908      2.77%     86.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          569739     12.35%     99.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          41073      0.89%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4613352                       # Type of FU issued
system.cpu.iq.rate                           3.395439                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      209405                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.045391                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            5369782                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           2497601                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      1999153                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             5346186                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            2597778                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      2570263                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                2042704                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 2769574                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           140576                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        53158                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           53                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           67                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        15005                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         2573                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           414                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  11145                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   92949                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  4328                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             4729905                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               559                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                889839                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               175423                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                186                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    618                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  3311                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             67                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           2095                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        12510                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                14605                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               4588618                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                873979                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             24734                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      1041422                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   178720                       # Number of branches executed
system.cpu.iew.exec_stores                     167443                       # Number of stores executed
system.cpu.iew.exec_rate                     3.377234                       # Inst execution rate
system.cpu.iew.wb_sent                        4576518                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       4569416                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   2910853                       # num instructions producing a value
system.cpu.iew.wb_consumers                   4628868                       # num instructions consuming a value
system.cpu.iew.wb_rate                       3.363102                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.628848                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          365449                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              64                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             11096                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      1218727                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     3.581190                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.148199                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       324355     26.61%     26.61% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       153272     12.58%     39.19% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        82917      6.80%     45.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        78512      6.44%     52.44% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       104141      8.55%     60.98% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        75251      6.17%     67.16% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        65064      5.34%     72.49% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        55072      4.52%     77.01% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       280143     22.99%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1218727                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              2250887                       # Number of instructions committed
system.cpu.commit.committedOps                4364493                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         997099                       # Number of memory references committed
system.cpu.commit.loads                        836681                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     162871                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                    2562846                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   2401847                       # Number of committed integer instructions.
system.cpu.commit.function_calls                30764                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         4760      0.11%      0.11% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          1764123     40.42%     40.53% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           12569      0.29%     40.82% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1463      0.03%     40.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd         563354     12.91%     53.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     53.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             64      0.00%     53.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     53.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     53.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     53.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     53.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     53.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             470      0.01%     53.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     53.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           25786      0.59%     54.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     54.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            1064      0.02%     54.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc         389844      8.93%     63.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     63.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     63.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           297      0.01%     63.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     63.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     63.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd       327400      7.50%     70.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     70.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     70.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt         9960      0.23%     71.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     71.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     71.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult       266240      6.10%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          273083      6.26%     83.41% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         119536      2.74%     86.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       563598     12.91%     99.06% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        40882      0.94%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           4364493                       # Class of committed instruction
system.cpu.commit.bw_lim_events                280143                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      5668526                       # The number of ROB reads
system.cpu.rob.rob_writes                     9517338                       # The number of ROB writes
system.cpu.timesIdled                             768                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           83548                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     2250887                       # Number of Instructions Simulated
system.cpu.committedOps                       4364493                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.603625                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.603625                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.656659                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.656659                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  4388366                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1706418                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   3434086                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  2528932                       # number of floating regfile writes
system.cpu.cc_regfile_reads                    748175                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   957786                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 1409852                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     36                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    679345000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2361.227513                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                  96                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                17                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              5.647059                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            150000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2361.227513                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.288236                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.288236                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         3434                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         3425                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.419189                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1812711                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1812711                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    679345000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       729953                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          729953                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       159275                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         159275                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data       889228                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           889228                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       889228                       # number of overall hits
system.cpu.dcache.overall_hits::total          889228                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        14256                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         14256                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         1146                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1146                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        15402                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          15402                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        15402                       # number of overall misses
system.cpu.dcache.overall_misses::total         15402                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    764192000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    764192000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     73040000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     73040000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data    837232000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    837232000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    837232000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    837232000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       744209                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       744209                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       160421                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       160421                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       904630                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       904630                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       904630                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       904630                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.019156                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.019156                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.007144                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.007144                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.017026                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.017026                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.017026                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.017026                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 53604.938272                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 53604.938272                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 63734.729494                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 63734.729494                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 54358.654720                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 54358.654720                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 54358.654720                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 54358.654720                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        11947                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           17                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               162                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    73.746914                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           17                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks            3                       # number of writebacks
system.cpu.dcache.writebacks::total                 3                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        11946                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        11946                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        11951                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        11951                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        11951                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        11951                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         2310                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2310                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1141                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1141                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         3451                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         3451                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         3451                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         3451                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    149386500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    149386500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     71697000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     71697000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    221083500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    221083500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    221083500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    221083500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003104                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003104                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.007113                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.007113                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003815                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003815                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003815                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003815                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 64669.480519                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 64669.480519                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 62836.985101                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 62836.985101                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 64063.604752                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 64063.604752                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 64063.604752                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 64063.604752                       # average overall mshr miss latency
system.cpu.dcache.replacements                     17                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    679345000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           494.121994                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               55858                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1063                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             52.547507                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   494.121994                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.965082                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.965082                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          120                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          389                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            520275                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           520275                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    679345000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       257060                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          257060                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       257060                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           257060                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       257060                       # number of overall hits
system.cpu.icache.overall_hits::total          257060                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2290                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2290                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         2290                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2290                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2290                       # number of overall misses
system.cpu.icache.overall_misses::total          2290                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    143579497                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    143579497                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    143579497                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    143579497                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    143579497                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    143579497                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       259350                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       259350                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       259350                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       259350                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       259350                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       259350                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.008830                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.008830                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.008830                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.008830                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.008830                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.008830                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 62698.470306                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 62698.470306                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 62698.470306                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 62698.470306                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 62698.470306                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 62698.470306                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         2203                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                37                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    59.540541                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets            5                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1063                       # number of writebacks
system.cpu.icache.writebacks::total              1063                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          714                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          714                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          714                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          714                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          714                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          714                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1576                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1576                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1576                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1576                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1576                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1576                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    111098497                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    111098497                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    111098497                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    111098497                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    111098497                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    111098497                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.006077                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.006077                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.006077                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.006077                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.006077                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.006077                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 70493.970178                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 70493.970178                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 70493.970178                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 70493.970178                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 70493.970178                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 70493.970178                       # average overall mshr miss latency
system.cpu.icache.replacements                   1063                       # number of replacements
system.membus.snoop_filter.tot_requests          6107                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         1084                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED    679345000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3885                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            3                       # Transaction distribution
system.membus.trans_dist::WritebackClean         1063                       # Transaction distribution
system.membus.trans_dist::CleanEvict               14                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1141                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1141                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1576                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2310                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         4214                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         4214                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         6919                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total         6919                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  11133                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       168832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       168832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       221056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       221056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  389888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              5027                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001591                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.039865                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    5019     99.84%     99.84% # Request fanout histogram
system.membus.snoop_fanout::1                       8      0.16%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                5027                       # Request fanout histogram
system.membus.reqLayer2.occupancy            11361500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy            8336999                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.2                       # Layer utilization (%)
system.membus.respLayer2.occupancy           18210250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              2.7                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
