[["Performance Evaluation of a Cluster-Based Multiprocessor Built from ATM Switches and Bus-Based Multiprocessor Servers.", ["Magnus Karlsson", "Per Stenstrom"], "https://doi.org/10.1109/HPCA.1996.501169", 10], ["Improving Release-Consistent Shared Virtual Memory Using Automatic Update.", ["Liviu Iftode", "Cezary Dubnicki", "Edward W. Felten", "Kai Li"], "https://doi.org/10.1109/HPCA.1996.501170", 12], ["A Comparison of Entry Consistency and Lazy Release Consistency Implementations.", ["Sarita V. Adve", "Alan L. Cox", "Sandhya Dwarkadas", "Ramakrishnan Rajamony", "Willy Zwaenepoel"], "https://doi.org/10.1109/HPCA.1996.501171", 12], ["Register File Design Considerations in Dynamically Scheduled Processors.", ["Keith I. Farkas", "Norman P. Jouppi", "Paul Chow"], "https://doi.org/10.1109/HPCA.1996.501172", 12], ["Co-Scheduling Hardware and Software Pipelines.", ["Ramaswamy Govindarajan", "Erik R. Altman", "Guang R. Gao"], "https://doi.org/10.1109/HPCA.1996.501173", 10], ["Representative Traces for Processor Models with Infinite Cache.", ["Vijay S. Iyengar", "Louise Trevillyan", "Pradip Bose"], "https://doi.org/10.1109/HPCA.1996.501174", 11], ["The Impact of Shared-Cache Clustering in Small-Scale Shared-Memory Multiprocessors.", ["Basem A. Nayfeh", "Kunle Olukotun", "Jaswinder Pal Singh"], "https://doi.org/10.1109/HPCA.1996.501175", 11], ["Improving the Data Cache Performance of Multiprocessor Operating Systems.", ["Chun Xia", "Josep Torrellas"], "https://doi.org/10.1109/HPCA.1996.501176", 10], ["Bus-Based COMA - Reducing Traffic in Shared-Bus Multiprocessors.", ["Anders Landin", "Fredrik Dahlgren"], "https://doi.org/10.1109/HPCA.1996.501177", 11], ["RMB - A Reconfigurable Multiple Bus Network.", ["Hossam A. ElGindy", "Arun K. Somani", "Heiko Schroder", "Hartmut Schmeck", "Andrew Spray"], "https://doi.org/10.1109/HPCA.1996.501178", 10], ["On the Multiplexing Degree Required to Embed Permutations in a Class of Networks with Direct Interconnects.", ["Chunming Qiao", "Yousong Mei"], "https://doi.org/10.1109/HPCA.1996.501179", 12], ["Shuffle-Ring: Overcoming the Increasing Degree of Hypercube.", ["Guihai Chen", "Francis C. M. Lau"], "https://doi.org/10.1109/HPCA.1996.501180", 9], ["Telegraphos: High-Performance Networking for Parallel Processing on Workstation Clusters.", ["Evangelos P. Markatos", "Manolis Katevenis"], "https://doi.org/10.1109/HPCA.1996.501181", 10], ["Protected, User-Level DMA for the SHRIMP Network Interface.", ["Matthias A. Blumrich", "Cezary Dubnicki", "Edward W. Felten", "Kai Li"], "https://doi.org/10.1109/HPCA.1996.501182", 12], ["Using Memory-Mapped Network Interfaces to Improve the Performance of Distributed Shared Memory.", ["Leonidas I. Kontothanassis", "Michael L. Scott"], "https://doi.org/10.1109/HPCA.1996.501183", 12], ["Fault-Tolerant Multicast Routing in the Mesh with No Virtual Channels.", ["Ran Libeskind-Hadas", "Kevin Watkins", "Thomas Hehre"], "https://doi.org/10.1109/HPCA.1996.501184", 11], ["A Topology-Independent Generic Methodology for Deadlock-Free Wormhole Routing.", ["Hyunmin Park", "Dharma P. Agrawal"], "https://doi.org/10.1109/HPCA.1996.501185", 10], ["Fault-Tolerance with Multimodule Routers.", ["Suresh Chalasani", "Rajendra V. Boppana"], "https://doi.org/10.1109/HPCA.1996.501186", 10], ["Multitasking and Multithreading on a Multiprocessor with Virtual Shared Memory.", ["Henk L. Muller", "Paul W. A. Stallard", "David H. D. Warren"], "https://doi.org/10.1109/HPCA.1996.501187", 10], ["A Cache Coherency Protocol for Optically Connected Parallel Computer Systems.", ["John A. Reisner", "Tom S. Wailes"], "https://doi.org/10.1109/HPCA.1996.501188", 10], ["Parallel Intersecting Compressed Bit Vectors in a High Speed Query Server for Processing Postal Addresses.", ["Wen-jann Yang", "Ramalingam Sridhar", "Victor Demjanenko"], "https://doi.org/10.1109/HPCA.1996.501189", 10], ["Predictive Sequential Associative Cache.", ["Brad Calder", "Dirk Grunwald", "Joel S. Emer"], "https://doi.org/10.1109/HPCA.1996.501190", 10], ["Distributed Prefetch-buffer/Cache Design for High-Performance Memory Systems.", ["Thomas Alexander", "Gershon Kedem"], "https://doi.org/10.1109/HPCA.1996.501191", 10], ["Performance Characterization of the Alpha 21164 Microprocessor Using TP and SPEC Workloads.", ["Zarka Cvetanovic", "Dileep Bhandarkar"], "https://doi.org/10.1109/HPCA.1996.501192", 11], ["Decoupled Vector Architectures.", ["Roger Espasa", "Mateo Valero"], "https://doi.org/10.1109/HPCA.1996.501193", 10], ["Performance Study of a Multithreaded Superscalar Microprocessor.", ["Manu Gulati", "Nader Bagherzadeh"], "https://doi.org/10.1109/HPCA.1996.501194", 11], ["Two Adaptive Hybrid Cache Coherency Protocols.", ["Craig Anderson", "Anna R. Karlin"], "https://doi.org/10.1109/HPCA.1996.501195", 11], ["A Shared-Bus Control Mechanism and a Cache Coherence Protocol for a High-Performance On-Chip Multiprocessor.", ["Masafumi Takahashi", "Hiroyuki Takano", "Emi Kaneko", "Seigo Suzuki"], "https://doi.org/10.1109/HPCA.1996.501196", 9], ["Distance-Adaptive Update Protocols for Scalable Shared-Memory Multiprocessors.", ["Alain Raynaud", "Zheng Zhang", "Josep Torrellas"], "https://doi.org/10.1109/HPCA.1996.501197", 12]]