

================================================================
== Vitis HLS Report for 'PE_wrapper_12_0_x0'
================================================================
* Date:           Thu Sep 15 14:00:33 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    33857|    33857|  0.113 ms|  0.113 ms|  33857|  33857|     none|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                                                                 |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |                                    Loop Name                                    |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- PE_wrapper_12_0_x0_loop_1_PE_wrapper_12_0_x0_loop_2                            |     1024|     1024|         2|          1|          1|   1024|       yes|
        |- PE_wrapper_12_0_x0_loop_3_PE_wrapper_12_0_x0_loop_4_PE_wrapper_12_0_x0_loop_5  |    32829|    32829|        63|          1|          1|  32768|       yes|
        +---------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 63


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 68
* Pipeline : 2
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
  Pipeline-1 : II = 1, D = 63, States = { 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 68 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 5 
68 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_C_drain_PE_12_0_x095, void @empty_184, i32 0, i32 0, void @empty_432, i32 0, i32 0, void @empty_432, void @empty_432, void @empty_432, i32 0, i32 0, i32 0, i32 0, void @empty_432, void @empty_432"   --->   Operation 69 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_B_PE_13_0_x068, void @empty_184, i32 0, i32 0, void @empty_432, i32 0, i32 0, void @empty_432, void @empty_432, void @empty_432, i32 0, i32 0, i32 0, i32 0, void @empty_432, void @empty_432"   --->   Operation 70 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_B_PE_12_0_x067, void @empty_184, i32 0, i32 0, void @empty_432, i32 0, i32 0, void @empty_432, void @empty_432, void @empty_432, i32 0, i32 0, i32 0, i32 0, void @empty_432, void @empty_432"   --->   Operation 71 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_A_PE_12_1_x053, void @empty_184, i32 0, i32 0, void @empty_432, i32 0, i32 0, void @empty_432, void @empty_432, void @empty_432, i32 0, i32 0, i32 0, i32 0, void @empty_432, void @empty_432"   --->   Operation 72 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_A_PE_12_0_x052, void @empty_184, i32 0, i32 0, void @empty_432, i32 0, i32 0, void @empty_432, void @empty_432, void @empty_432, i32 0, i32 0, i32 0, i32 0, void @empty_432, void @empty_432"   --->   Operation 73 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%local_C = alloca i64 1" [./dut.cpp:904]   --->   Operation 74 'alloca' 'local_C' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%specmemcore_ln904 = specmemcore void @_ssdm_op_SpecMemCore, i32 %local_C, i64 666, i64 22, i64 18446744073709551615" [./dut.cpp:904]   --->   Operation 75 'specmemcore' 'specmemcore_ln904' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%specmemcore_ln905 = specmemcore void @_ssdm_op_SpecMemCore, i32 %local_C, i64 666, i64 22, i64 18446744073709551615" [./dut.cpp:905]   --->   Operation 76 'specmemcore' 'specmemcore_ln905' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.38ns)   --->   "%br_ln912 = br void" [./dut.cpp:912]   --->   Operation 77 'br' 'br_ln912' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.62>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i11 0, void, i11 %add_ln890, void %.split42"   --->   Operation 78 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%c6_V = phi i7 0, void, i7 %select_ln890_196, void %.split42"   --->   Operation 79 'phi' 'c6_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%c7_V = phi i5 0, void, i5 %add_ln691_157, void %.split42"   --->   Operation 80 'phi' 'c7_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.73ns)   --->   "%add_ln890 = add i11 %indvar_flatten, i11 1"   --->   Operation 81 'add' 'add_ln890' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.61ns)   --->   "%icmp_ln890 = icmp_eq  i11 %indvar_flatten, i11 1024"   --->   Operation 82 'icmp' 'icmp_ln890' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln890 = br i1 %icmp_ln890, void %.split42, void %.preheader.preheader.preheader"   --->   Operation 83 'br' 'br_ln890' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.70ns)   --->   "%add_ln691 = add i7 %c6_V, i7 1"   --->   Operation 84 'add' 'add_ln691' <Predicate = (!icmp_ln890)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.63ns)   --->   "%icmp_ln89033 = icmp_eq  i5 %c7_V, i5 16"   --->   Operation 85 'icmp' 'icmp_ln89033' <Predicate = (!icmp_ln890)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.27ns)   --->   "%select_ln890 = select i1 %icmp_ln89033, i5 0, i5 %c7_V"   --->   Operation 86 'select' 'select_ln890' <Predicate = (!icmp_ln890)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.30ns)   --->   "%select_ln890_196 = select i1 %icmp_ln89033, i7 %add_ln691, i7 %c6_V"   --->   Operation 87 'select' 'select_ln890_196' <Predicate = (!icmp_ln890)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%trunc_ln917 = trunc i5 %select_ln890" [./dut.cpp:917]   --->   Operation 88 'trunc' 'trunc_ln917' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.70ns)   --->   "%add_ln691_157 = add i5 %select_ln890, i5 1"   --->   Operation 89 'add' 'add_ln691_157' <Predicate = (!icmp_ln890)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.92>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @PE_wrapper_12_0_x0_loop_1_PE_wrapper_12_0_x0_loop_2_str"   --->   Operation 90 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 91 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln917 = zext i7 %select_ln890_196" [./dut.cpp:917]   --->   Operation 92 'zext' 'zext_ln917' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_85_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %trunc_ln917, i6 0" [./dut.cpp:917]   --->   Operation 93 'bitconcatenate' 'tmp_85_cast' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.72ns)   --->   "%add_ln917 = add i10 %tmp_85_cast, i10 %zext_ln917" [./dut.cpp:917]   --->   Operation 94 'add' 'add_ln917' <Predicate = (!icmp_ln890)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln917_1 = zext i10 %add_ln917" [./dut.cpp:917]   --->   Operation 95 'zext' 'zext_ln917_1' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%local_C_addr = getelementptr i32 %local_C, i64 0, i64 %zext_ln917_1" [./dut.cpp:917]   --->   Operation 96 'getelementptr' 'local_C_addr' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%specpipeline_ln914 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_432" [./dut.cpp:914]   --->   Operation 97 'specpipeline' 'specpipeline_ln914' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%specloopname_ln914 = specloopname void @_ssdm_op_SpecLoopName, void @empty_150" [./dut.cpp:914]   --->   Operation 98 'specloopname' 'specloopname_ln914' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (1.20ns)   --->   "%store_ln917 = store i32 0, i10 %local_C_addr" [./dut.cpp:917]   --->   Operation 99 'store' 'store_ln917' <Predicate = (!icmp_ln890)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 100 'br' 'br_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.38>
ST_4 : Operation 101 [1/1] (0.38ns)   --->   "%br_ln922 = br void %.preheader.preheader" [./dut.cpp:922]   --->   Operation 101 'br' 'br_ln922' <Predicate = true> <Delay = 0.38>

State 5 <SV = 3> <Delay = 0.78>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%indvar_flatten21 = phi i16 %add_ln890_80, void %._crit_edge, i16 0, void %.preheader.preheader.preheader"   --->   Operation 102 'phi' 'indvar_flatten21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.78ns)   --->   "%add_ln890_80 = add i16 %indvar_flatten21, i16 1"   --->   Operation 103 'add' 'add_ln890_80' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 104 [1/1] (0.67ns)   --->   "%icmp_ln890_119 = icmp_eq  i16 %indvar_flatten21, i16 32768"   --->   Operation 104 'icmp' 'icmp_ln890_119' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln890 = br i1 %icmp_ln890_119, void %.preheader, void"   --->   Operation 105 'br' 'br_ln890' <Predicate = true> <Delay = 0.00>

State 6 <SV = 4> <Delay = 2.43>
ST_6 : Operation 106 [1/1] (1.21ns)   --->   "%p_Result_40 = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_12_0_x052" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 106 'read' 'p_Result_40' <Predicate = (!icmp_ln890_119)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "%v2_V_565 = trunc i256 %p_Result_40"   --->   Operation 107 'trunc' 'v2_V_565' <Predicate = (!icmp_ln890_119)> <Delay = 0.00>
ST_6 : Operation 108 [1/1] (0.00ns)   --->   "%v2_V_566 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %p_Result_40, i32 32, i32 63"   --->   Operation 108 'partselect' 'v2_V_566' <Predicate = (!icmp_ln890_119)> <Delay = 0.00>
ST_6 : Operation 109 [1/1] (0.00ns)   --->   "%v2_V_567 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %p_Result_40, i32 64, i32 95"   --->   Operation 109 'partselect' 'v2_V_567' <Predicate = (!icmp_ln890_119)> <Delay = 0.00>
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "%v2_V_568 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %p_Result_40, i32 96, i32 127"   --->   Operation 110 'partselect' 'v2_V_568' <Predicate = (!icmp_ln890_119)> <Delay = 0.00>
ST_6 : Operation 111 [1/1] (0.00ns)   --->   "%v2_V_569 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %p_Result_40, i32 128, i32 159"   --->   Operation 111 'partselect' 'v2_V_569' <Predicate = (!icmp_ln890_119)> <Delay = 0.00>
ST_6 : Operation 112 [1/1] (0.00ns)   --->   "%v2_V_570 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %p_Result_40, i32 160, i32 191"   --->   Operation 112 'partselect' 'v2_V_570' <Predicate = (!icmp_ln890_119)> <Delay = 0.00>
ST_6 : Operation 113 [1/1] (0.00ns)   --->   "%v2_V_571 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %p_Result_40, i32 192, i32 223"   --->   Operation 113 'partselect' 'v2_V_571' <Predicate = (!icmp_ln890_119)> <Delay = 0.00>
ST_6 : Operation 114 [1/1] (0.00ns)   --->   "%v1_V_40 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %p_Result_40, i32 224, i32 255"   --->   Operation 114 'partselect' 'v1_V_40' <Predicate = (!icmp_ln890_119)> <Delay = 0.00>
ST_6 : Operation 115 [1/1] (1.21ns)   --->   "%p_Result_s = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %fifo_B_PE_12_0_x067" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 115 'read' 'p_Result_s' <Predicate = (!icmp_ln890_119)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_6 : Operation 116 [1/1] (0.00ns)   --->   "%v2_V = trunc i256 %p_Result_s"   --->   Operation 116 'trunc' 'v2_V' <Predicate = (!icmp_ln890_119)> <Delay = 0.00>
ST_6 : Operation 117 [1/1] (0.00ns)   --->   "%v2_V_559 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %p_Result_s, i32 32, i32 63"   --->   Operation 117 'partselect' 'v2_V_559' <Predicate = (!icmp_ln890_119)> <Delay = 0.00>
ST_6 : Operation 118 [1/1] (0.00ns)   --->   "%v2_V_560 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %p_Result_s, i32 64, i32 95"   --->   Operation 118 'partselect' 'v2_V_560' <Predicate = (!icmp_ln890_119)> <Delay = 0.00>
ST_6 : Operation 119 [1/1] (0.00ns)   --->   "%v2_V_561 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %p_Result_s, i32 96, i32 127"   --->   Operation 119 'partselect' 'v2_V_561' <Predicate = (!icmp_ln890_119)> <Delay = 0.00>
ST_6 : Operation 120 [1/1] (0.00ns)   --->   "%v2_V_562 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %p_Result_s, i32 128, i32 159"   --->   Operation 120 'partselect' 'v2_V_562' <Predicate = (!icmp_ln890_119)> <Delay = 0.00>
ST_6 : Operation 121 [1/1] (0.00ns)   --->   "%v2_V_563 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %p_Result_s, i32 160, i32 191"   --->   Operation 121 'partselect' 'v2_V_563' <Predicate = (!icmp_ln890_119)> <Delay = 0.00>
ST_6 : Operation 122 [1/1] (0.00ns)   --->   "%v2_V_564 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %p_Result_s, i32 192, i32 223"   --->   Operation 122 'partselect' 'v2_V_564' <Predicate = (!icmp_ln890_119)> <Delay = 0.00>
ST_6 : Operation 123 [1/1] (0.00ns)   --->   "%v1_V = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %p_Result_s, i32 224, i32 255"   --->   Operation 123 'partselect' 'v1_V' <Predicate = (!icmp_ln890_119)> <Delay = 0.00>
ST_6 : Operation 124 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_B_PE_13_0_x068, i256 %p_Result_s" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 124 'write' 'write_ln174' <Predicate = (!icmp_ln890_119)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_6 : Operation 125 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_12_1_x053, i256 %p_Result_40" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 125 'write' 'write_ln174' <Predicate = (!icmp_ln890_119)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>

State 7 <SV = 5> <Delay = 2.32>
ST_7 : Operation 126 [1/1] (0.00ns)   --->   "%u0_40 = bitcast i32 %v2_V_565" [./dut.cpp:937]   --->   Operation 126 'bitcast' 'u0_40' <Predicate = (!icmp_ln890_119)> <Delay = 0.00>
ST_7 : Operation 127 [1/1] (0.00ns)   --->   "%u1_40 = bitcast i32 %v2_V_566" [./dut.cpp:937]   --->   Operation 127 'bitcast' 'u1_40' <Predicate = (!icmp_ln890_119)> <Delay = 0.00>
ST_7 : Operation 128 [1/1] (0.00ns)   --->   "%u2_40 = bitcast i32 %v2_V_567" [./dut.cpp:937]   --->   Operation 128 'bitcast' 'u2_40' <Predicate = (!icmp_ln890_119)> <Delay = 0.00>
ST_7 : Operation 129 [1/1] (0.00ns)   --->   "%u3_40 = bitcast i32 %v2_V_568" [./dut.cpp:937]   --->   Operation 129 'bitcast' 'u3_40' <Predicate = (!icmp_ln890_119)> <Delay = 0.00>
ST_7 : Operation 130 [1/1] (0.00ns)   --->   "%u4_40 = bitcast i32 %v2_V_569" [./dut.cpp:937]   --->   Operation 130 'bitcast' 'u4_40' <Predicate = (!icmp_ln890_119)> <Delay = 0.00>
ST_7 : Operation 131 [1/1] (0.00ns)   --->   "%u5_40 = bitcast i32 %v2_V_570" [./dut.cpp:937]   --->   Operation 131 'bitcast' 'u5_40' <Predicate = (!icmp_ln890_119)> <Delay = 0.00>
ST_7 : Operation 132 [1/1] (0.00ns)   --->   "%u6_40 = bitcast i32 %v2_V_571" [./dut.cpp:937]   --->   Operation 132 'bitcast' 'u6_40' <Predicate = (!icmp_ln890_119)> <Delay = 0.00>
ST_7 : Operation 133 [1/1] (0.00ns)   --->   "%u7_40 = bitcast i32 %v1_V_40" [./dut.cpp:937]   --->   Operation 133 'bitcast' 'u7_40' <Predicate = (!icmp_ln890_119)> <Delay = 0.00>
ST_7 : Operation 134 [1/1] (0.00ns)   --->   "%u0 = bitcast i32 %v2_V" [./dut.cpp:950]   --->   Operation 134 'bitcast' 'u0' <Predicate = (!icmp_ln890_119)> <Delay = 0.00>
ST_7 : Operation 135 [1/1] (0.00ns)   --->   "%u1 = bitcast i32 %v2_V_559" [./dut.cpp:950]   --->   Operation 135 'bitcast' 'u1' <Predicate = (!icmp_ln890_119)> <Delay = 0.00>
ST_7 : Operation 136 [1/1] (0.00ns)   --->   "%u2 = bitcast i32 %v2_V_560" [./dut.cpp:950]   --->   Operation 136 'bitcast' 'u2' <Predicate = (!icmp_ln890_119)> <Delay = 0.00>
ST_7 : Operation 137 [1/1] (0.00ns)   --->   "%u3 = bitcast i32 %v2_V_561" [./dut.cpp:950]   --->   Operation 137 'bitcast' 'u3' <Predicate = (!icmp_ln890_119)> <Delay = 0.00>
ST_7 : Operation 138 [1/1] (0.00ns)   --->   "%u4 = bitcast i32 %v2_V_562" [./dut.cpp:950]   --->   Operation 138 'bitcast' 'u4' <Predicate = (!icmp_ln890_119)> <Delay = 0.00>
ST_7 : Operation 139 [1/1] (0.00ns)   --->   "%u5 = bitcast i32 %v2_V_563" [./dut.cpp:950]   --->   Operation 139 'bitcast' 'u5' <Predicate = (!icmp_ln890_119)> <Delay = 0.00>
ST_7 : Operation 140 [1/1] (0.00ns)   --->   "%u6 = bitcast i32 %v2_V_564" [./dut.cpp:950]   --->   Operation 140 'bitcast' 'u6' <Predicate = (!icmp_ln890_119)> <Delay = 0.00>
ST_7 : Operation 141 [1/1] (0.00ns)   --->   "%u7 = bitcast i32 %v1_V" [./dut.cpp:950]   --->   Operation 141 'bitcast' 'u7' <Predicate = (!icmp_ln890_119)> <Delay = 0.00>
ST_7 : Operation 142 [4/4] (2.32ns)   --->   "%mul = fmul i32 %u0_40, i32 %u0" [./dut.cpp:956]   --->   Operation 142 'fmul' 'mul' <Predicate = (!icmp_ln890_119)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 143 [4/4] (2.32ns)   --->   "%mul_1 = fmul i32 %u1_40, i32 %u1" [./dut.cpp:956]   --->   Operation 143 'fmul' 'mul_1' <Predicate = (!icmp_ln890_119)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 144 [4/4] (2.32ns)   --->   "%mul_2 = fmul i32 %u2_40, i32 %u2" [./dut.cpp:956]   --->   Operation 144 'fmul' 'mul_2' <Predicate = (!icmp_ln890_119)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 145 [4/4] (2.32ns)   --->   "%mul_3 = fmul i32 %u3_40, i32 %u3" [./dut.cpp:956]   --->   Operation 145 'fmul' 'mul_3' <Predicate = (!icmp_ln890_119)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 146 [4/4] (2.32ns)   --->   "%mul_4 = fmul i32 %u4_40, i32 %u4" [./dut.cpp:956]   --->   Operation 146 'fmul' 'mul_4' <Predicate = (!icmp_ln890_119)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 147 [4/4] (2.32ns)   --->   "%mul_5 = fmul i32 %u5_40, i32 %u5" [./dut.cpp:956]   --->   Operation 147 'fmul' 'mul_5' <Predicate = (!icmp_ln890_119)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 148 [4/4] (2.32ns)   --->   "%mul_6 = fmul i32 %u6_40, i32 %u6" [./dut.cpp:956]   --->   Operation 148 'fmul' 'mul_6' <Predicate = (!icmp_ln890_119)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 149 [4/4] (2.32ns)   --->   "%mul_7 = fmul i32 %u7_40, i32 %u7" [./dut.cpp:956]   --->   Operation 149 'fmul' 'mul_7' <Predicate = (!icmp_ln890_119)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 6> <Delay = 2.32>
ST_8 : Operation 150 [1/1] (0.00ns)   --->   "%c5_V = phi i6 %select_ln890_197, void %._crit_edge, i6 0, void %.preheader.preheader.preheader"   --->   Operation 150 'phi' 'c5_V' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 151 [1/1] (0.00ns)   --->   "%indvar_flatten7 = phi i12 %select_ln890_200, void %._crit_edge, i12 0, void %.preheader.preheader.preheader"   --->   Operation 151 'phi' 'indvar_flatten7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 152 [1/1] (0.00ns)   --->   "%c6_V_40 = phi i7 %select_ln890_199, void %._crit_edge, i7 0, void %.preheader.preheader.preheader"   --->   Operation 152 'phi' 'c6_V_40' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 153 [1/1] (0.00ns)   --->   "%c7_V_40 = phi i5 %add_ln691_160, void %._crit_edge, i5 0, void %.preheader.preheader.preheader"   --->   Operation 153 'phi' 'c7_V_40' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 154 [1/1] (0.70ns)   --->   "%add_ln691_158 = add i6 %c5_V, i6 1"   --->   Operation 154 'add' 'add_ln691_158' <Predicate = (!icmp_ln890_119)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 155 [1/1] (0.62ns)   --->   "%icmp_ln890_120 = icmp_eq  i12 %indvar_flatten7, i12 1024"   --->   Operation 155 'icmp' 'icmp_ln890_120' <Predicate = (!icmp_ln890_119)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 156 [1/1] (0.30ns)   --->   "%select_ln922 = select i1 %icmp_ln890_120, i7 0, i7 %c6_V_40" [./dut.cpp:922]   --->   Operation 156 'select' 'select_ln922' <Predicate = (!icmp_ln890_119)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 157 [1/1] (0.61ns)   --->   "%cmp_i_i_mid1 = icmp_eq  i6 %add_ln691_158, i6 31"   --->   Operation 157 'icmp' 'cmp_i_i_mid1' <Predicate = (!icmp_ln890_119)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 158 [1/1] (0.61ns)   --->   "%cmp_i_i34 = icmp_eq  i6 %c5_V, i6 31"   --->   Operation 158 'icmp' 'cmp_i_i34' <Predicate = (!icmp_ln890_119)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 159 [1/1] (0.27ns)   --->   "%select_ln922_1 = select i1 %icmp_ln890_120, i1 %cmp_i_i_mid1, i1 %cmp_i_i34" [./dut.cpp:922]   --->   Operation 159 'select' 'select_ln922_1' <Predicate = (!icmp_ln890_119)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node and_ln922)   --->   "%xor_ln922 = xor i1 %icmp_ln890_120, i1 1" [./dut.cpp:922]   --->   Operation 160 'xor' 'xor_ln922' <Predicate = (!icmp_ln890_119)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 161 [1/1] (0.63ns)   --->   "%icmp_ln890_121 = icmp_eq  i5 %c7_V_40, i5 16"   --->   Operation 161 'icmp' 'icmp_ln890_121' <Predicate = (!icmp_ln890_119)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 162 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln922 = and i1 %icmp_ln890_121, i1 %xor_ln922" [./dut.cpp:922]   --->   Operation 162 'and' 'and_ln922' <Predicate = (!icmp_ln890_119)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 163 [1/1] (0.29ns)   --->   "%select_ln890_197 = select i1 %icmp_ln890_120, i6 %add_ln691_158, i6 %c5_V"   --->   Operation 163 'select' 'select_ln890_197' <Predicate = (!icmp_ln890_119)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 164 [1/1] (0.70ns)   --->   "%add_ln691_159 = add i7 %select_ln922, i7 1"   --->   Operation 164 'add' 'add_ln691_159' <Predicate = (!icmp_ln890_119)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node select_ln890_198)   --->   "%or_ln890 = or i1 %and_ln922, i1 %icmp_ln890_120"   --->   Operation 165 'or' 'or_ln890' <Predicate = (!icmp_ln890_119)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 166 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln890_198 = select i1 %or_ln890, i5 0, i5 %c7_V_40"   --->   Operation 166 'select' 'select_ln890_198' <Predicate = (!icmp_ln890_119)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 167 [1/1] (0.30ns)   --->   "%select_ln890_199 = select i1 %and_ln922, i7 %add_ln691_159, i7 %select_ln922"   --->   Operation 167 'select' 'select_ln890_199' <Predicate = (!icmp_ln890_119)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 168 [1/1] (0.00ns)   --->   "%empty = trunc i5 %select_ln890_198"   --->   Operation 168 'trunc' 'empty' <Predicate = (!icmp_ln890_119)> <Delay = 0.00>
ST_8 : Operation 169 [3/4] (2.32ns)   --->   "%mul = fmul i32 %u0_40, i32 %u0" [./dut.cpp:956]   --->   Operation 169 'fmul' 'mul' <Predicate = (!icmp_ln890_119)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 170 [3/4] (2.32ns)   --->   "%mul_1 = fmul i32 %u1_40, i32 %u1" [./dut.cpp:956]   --->   Operation 170 'fmul' 'mul_1' <Predicate = (!icmp_ln890_119)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 171 [3/4] (2.32ns)   --->   "%mul_2 = fmul i32 %u2_40, i32 %u2" [./dut.cpp:956]   --->   Operation 171 'fmul' 'mul_2' <Predicate = (!icmp_ln890_119)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 172 [3/4] (2.32ns)   --->   "%mul_3 = fmul i32 %u3_40, i32 %u3" [./dut.cpp:956]   --->   Operation 172 'fmul' 'mul_3' <Predicate = (!icmp_ln890_119)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 173 [3/4] (2.32ns)   --->   "%mul_4 = fmul i32 %u4_40, i32 %u4" [./dut.cpp:956]   --->   Operation 173 'fmul' 'mul_4' <Predicate = (!icmp_ln890_119)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 174 [3/4] (2.32ns)   --->   "%mul_5 = fmul i32 %u5_40, i32 %u5" [./dut.cpp:956]   --->   Operation 174 'fmul' 'mul_5' <Predicate = (!icmp_ln890_119)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 175 [3/4] (2.32ns)   --->   "%mul_6 = fmul i32 %u6_40, i32 %u6" [./dut.cpp:956]   --->   Operation 175 'fmul' 'mul_6' <Predicate = (!icmp_ln890_119)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 176 [3/4] (2.32ns)   --->   "%mul_7 = fmul i32 %u7_40, i32 %u7" [./dut.cpp:956]   --->   Operation 176 'fmul' 'mul_7' <Predicate = (!icmp_ln890_119)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 177 [1/1] (0.00ns)   --->   "%br_ln958 = br i1 %select_ln922_1, void %._crit_edge, void" [./dut.cpp:958]   --->   Operation 177 'br' 'br_ln958' <Predicate = (!icmp_ln890_119)> <Delay = 0.00>
ST_8 : Operation 178 [1/1] (0.70ns)   --->   "%add_ln691_160 = add i5 %select_ln890_198, i5 1"   --->   Operation 178 'add' 'add_ln691_160' <Predicate = (!icmp_ln890_119)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 179 [1/1] (0.74ns)   --->   "%add_ln890_79 = add i12 %indvar_flatten7, i12 1"   --->   Operation 179 'add' 'add_ln890_79' <Predicate = (!icmp_ln890_119)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 180 [1/1] (0.29ns)   --->   "%select_ln890_200 = select i1 %icmp_ln890_120, i12 1, i12 %add_ln890_79"   --->   Operation 180 'select' 'select_ln890_200' <Predicate = (!icmp_ln890_119)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 181 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader.preheader"   --->   Operation 181 'br' 'br_ln0' <Predicate = (!icmp_ln890_119)> <Delay = 0.00>

State 9 <SV = 7> <Delay = 2.32>
ST_9 : Operation 182 [1/1] (0.00ns)   --->   "%zext_ln890 = zext i7 %select_ln890_199"   --->   Operation 182 'zext' 'zext_ln890' <Predicate = (!icmp_ln890_119)> <Delay = 0.00>
ST_9 : Operation 183 [1/1] (0.00ns)   --->   "%tmp_86_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %empty, i6 0"   --->   Operation 183 'bitconcatenate' 'tmp_86_cast' <Predicate = (!icmp_ln890_119)> <Delay = 0.00>
ST_9 : Operation 184 [1/1] (0.72ns)   --->   "%empty_929 = add i10 %tmp_86_cast, i10 %zext_ln890"   --->   Operation 184 'add' 'empty_929' <Predicate = (!icmp_ln890_119)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 185 [1/1] (0.00ns)   --->   "%p_cast = zext i10 %empty_929"   --->   Operation 185 'zext' 'p_cast' <Predicate = (!icmp_ln890_119)> <Delay = 0.00>
ST_9 : Operation 186 [1/1] (0.00ns)   --->   "%local_C_addr_40 = getelementptr i32 %local_C, i64 0, i64 %p_cast"   --->   Operation 186 'getelementptr' 'local_C_addr_40' <Predicate = (!icmp_ln890_119)> <Delay = 0.00>
ST_9 : Operation 187 [2/2] (1.20ns)   --->   "%local_C_load = load i10 %local_C_addr_40" [./dut.cpp:956]   --->   Operation 187 'load' 'local_C_load' <Predicate = (!icmp_ln890_119)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 188 [2/4] (2.32ns)   --->   "%mul = fmul i32 %u0_40, i32 %u0" [./dut.cpp:956]   --->   Operation 188 'fmul' 'mul' <Predicate = (!icmp_ln890_119)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 189 [2/4] (2.32ns)   --->   "%mul_1 = fmul i32 %u1_40, i32 %u1" [./dut.cpp:956]   --->   Operation 189 'fmul' 'mul_1' <Predicate = (!icmp_ln890_119)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 190 [2/4] (2.32ns)   --->   "%mul_2 = fmul i32 %u2_40, i32 %u2" [./dut.cpp:956]   --->   Operation 190 'fmul' 'mul_2' <Predicate = (!icmp_ln890_119)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 191 [2/4] (2.32ns)   --->   "%mul_3 = fmul i32 %u3_40, i32 %u3" [./dut.cpp:956]   --->   Operation 191 'fmul' 'mul_3' <Predicate = (!icmp_ln890_119)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 192 [2/4] (2.32ns)   --->   "%mul_4 = fmul i32 %u4_40, i32 %u4" [./dut.cpp:956]   --->   Operation 192 'fmul' 'mul_4' <Predicate = (!icmp_ln890_119)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 193 [2/4] (2.32ns)   --->   "%mul_5 = fmul i32 %u5_40, i32 %u5" [./dut.cpp:956]   --->   Operation 193 'fmul' 'mul_5' <Predicate = (!icmp_ln890_119)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 194 [2/4] (2.32ns)   --->   "%mul_6 = fmul i32 %u6_40, i32 %u6" [./dut.cpp:956]   --->   Operation 194 'fmul' 'mul_6' <Predicate = (!icmp_ln890_119)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 195 [2/4] (2.32ns)   --->   "%mul_7 = fmul i32 %u7_40, i32 %u7" [./dut.cpp:956]   --->   Operation 195 'fmul' 'mul_7' <Predicate = (!icmp_ln890_119)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 8> <Delay = 2.32>
ST_10 : Operation 196 [1/2] (1.20ns)   --->   "%local_C_load = load i10 %local_C_addr_40" [./dut.cpp:956]   --->   Operation 196 'load' 'local_C_load' <Predicate = (!icmp_ln890_119)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_10 : Operation 197 [1/4] (2.32ns)   --->   "%mul = fmul i32 %u0_40, i32 %u0" [./dut.cpp:956]   --->   Operation 197 'fmul' 'mul' <Predicate = (!icmp_ln890_119)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 198 [1/4] (2.32ns)   --->   "%mul_1 = fmul i32 %u1_40, i32 %u1" [./dut.cpp:956]   --->   Operation 198 'fmul' 'mul_1' <Predicate = (!icmp_ln890_119)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 199 [1/4] (2.32ns)   --->   "%mul_2 = fmul i32 %u2_40, i32 %u2" [./dut.cpp:956]   --->   Operation 199 'fmul' 'mul_2' <Predicate = (!icmp_ln890_119)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 200 [1/4] (2.32ns)   --->   "%mul_3 = fmul i32 %u3_40, i32 %u3" [./dut.cpp:956]   --->   Operation 200 'fmul' 'mul_3' <Predicate = (!icmp_ln890_119)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 201 [1/4] (2.32ns)   --->   "%mul_4 = fmul i32 %u4_40, i32 %u4" [./dut.cpp:956]   --->   Operation 201 'fmul' 'mul_4' <Predicate = (!icmp_ln890_119)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 202 [1/4] (2.32ns)   --->   "%mul_5 = fmul i32 %u5_40, i32 %u5" [./dut.cpp:956]   --->   Operation 202 'fmul' 'mul_5' <Predicate = (!icmp_ln890_119)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 203 [1/4] (2.32ns)   --->   "%mul_6 = fmul i32 %u6_40, i32 %u6" [./dut.cpp:956]   --->   Operation 203 'fmul' 'mul_6' <Predicate = (!icmp_ln890_119)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 204 [1/4] (2.32ns)   --->   "%mul_7 = fmul i32 %u7_40, i32 %u7" [./dut.cpp:956]   --->   Operation 204 'fmul' 'mul_7' <Predicate = (!icmp_ln890_119)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 9> <Delay = 2.34>
ST_11 : Operation 205 [7/7] (2.34ns)   --->   "%add = fadd i32 %local_C_load, i32 %mul" [./dut.cpp:956]   --->   Operation 205 'fadd' 'add' <Predicate = (!icmp_ln890_119)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 10> <Delay = 2.34>
ST_12 : Operation 206 [6/7] (2.34ns)   --->   "%add = fadd i32 %local_C_load, i32 %mul" [./dut.cpp:956]   --->   Operation 206 'fadd' 'add' <Predicate = (!icmp_ln890_119)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 11> <Delay = 2.34>
ST_13 : Operation 207 [5/7] (2.34ns)   --->   "%add = fadd i32 %local_C_load, i32 %mul" [./dut.cpp:956]   --->   Operation 207 'fadd' 'add' <Predicate = (!icmp_ln890_119)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 12> <Delay = 2.34>
ST_14 : Operation 208 [4/7] (2.34ns)   --->   "%add = fadd i32 %local_C_load, i32 %mul" [./dut.cpp:956]   --->   Operation 208 'fadd' 'add' <Predicate = (!icmp_ln890_119)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 13> <Delay = 2.34>
ST_15 : Operation 209 [3/7] (2.34ns)   --->   "%add = fadd i32 %local_C_load, i32 %mul" [./dut.cpp:956]   --->   Operation 209 'fadd' 'add' <Predicate = (!icmp_ln890_119)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 14> <Delay = 2.34>
ST_16 : Operation 210 [2/7] (2.34ns)   --->   "%add = fadd i32 %local_C_load, i32 %mul" [./dut.cpp:956]   --->   Operation 210 'fadd' 'add' <Predicate = (!icmp_ln890_119)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 15> <Delay = 2.34>
ST_17 : Operation 211 [1/7] (2.34ns)   --->   "%add = fadd i32 %local_C_load, i32 %mul" [./dut.cpp:956]   --->   Operation 211 'fadd' 'add' <Predicate = (!icmp_ln890_119)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 16> <Delay = 2.34>
ST_18 : Operation 212 [7/7] (2.34ns)   --->   "%add_1 = fadd i32 %add, i32 %mul_1" [./dut.cpp:956]   --->   Operation 212 'fadd' 'add_1' <Predicate = (!icmp_ln890_119)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 17> <Delay = 2.34>
ST_19 : Operation 213 [6/7] (2.34ns)   --->   "%add_1 = fadd i32 %add, i32 %mul_1" [./dut.cpp:956]   --->   Operation 213 'fadd' 'add_1' <Predicate = (!icmp_ln890_119)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 18> <Delay = 2.34>
ST_20 : Operation 214 [5/7] (2.34ns)   --->   "%add_1 = fadd i32 %add, i32 %mul_1" [./dut.cpp:956]   --->   Operation 214 'fadd' 'add_1' <Predicate = (!icmp_ln890_119)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 19> <Delay = 2.34>
ST_21 : Operation 215 [4/7] (2.34ns)   --->   "%add_1 = fadd i32 %add, i32 %mul_1" [./dut.cpp:956]   --->   Operation 215 'fadd' 'add_1' <Predicate = (!icmp_ln890_119)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 20> <Delay = 2.34>
ST_22 : Operation 216 [3/7] (2.34ns)   --->   "%add_1 = fadd i32 %add, i32 %mul_1" [./dut.cpp:956]   --->   Operation 216 'fadd' 'add_1' <Predicate = (!icmp_ln890_119)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 21> <Delay = 2.34>
ST_23 : Operation 217 [2/7] (2.34ns)   --->   "%add_1 = fadd i32 %add, i32 %mul_1" [./dut.cpp:956]   --->   Operation 217 'fadd' 'add_1' <Predicate = (!icmp_ln890_119)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 22> <Delay = 2.34>
ST_24 : Operation 218 [1/7] (2.34ns)   --->   "%add_1 = fadd i32 %add, i32 %mul_1" [./dut.cpp:956]   --->   Operation 218 'fadd' 'add_1' <Predicate = (!icmp_ln890_119)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 23> <Delay = 2.34>
ST_25 : Operation 219 [7/7] (2.34ns)   --->   "%add_2 = fadd i32 %add_1, i32 %mul_2" [./dut.cpp:956]   --->   Operation 219 'fadd' 'add_2' <Predicate = (!icmp_ln890_119)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 24> <Delay = 2.34>
ST_26 : Operation 220 [6/7] (2.34ns)   --->   "%add_2 = fadd i32 %add_1, i32 %mul_2" [./dut.cpp:956]   --->   Operation 220 'fadd' 'add_2' <Predicate = (!icmp_ln890_119)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 25> <Delay = 2.34>
ST_27 : Operation 221 [5/7] (2.34ns)   --->   "%add_2 = fadd i32 %add_1, i32 %mul_2" [./dut.cpp:956]   --->   Operation 221 'fadd' 'add_2' <Predicate = (!icmp_ln890_119)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 26> <Delay = 2.34>
ST_28 : Operation 222 [4/7] (2.34ns)   --->   "%add_2 = fadd i32 %add_1, i32 %mul_2" [./dut.cpp:956]   --->   Operation 222 'fadd' 'add_2' <Predicate = (!icmp_ln890_119)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 27> <Delay = 2.34>
ST_29 : Operation 223 [3/7] (2.34ns)   --->   "%add_2 = fadd i32 %add_1, i32 %mul_2" [./dut.cpp:956]   --->   Operation 223 'fadd' 'add_2' <Predicate = (!icmp_ln890_119)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 28> <Delay = 2.34>
ST_30 : Operation 224 [2/7] (2.34ns)   --->   "%add_2 = fadd i32 %add_1, i32 %mul_2" [./dut.cpp:956]   --->   Operation 224 'fadd' 'add_2' <Predicate = (!icmp_ln890_119)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 29> <Delay = 2.34>
ST_31 : Operation 225 [1/7] (2.34ns)   --->   "%add_2 = fadd i32 %add_1, i32 %mul_2" [./dut.cpp:956]   --->   Operation 225 'fadd' 'add_2' <Predicate = (!icmp_ln890_119)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 30> <Delay = 2.34>
ST_32 : Operation 226 [7/7] (2.34ns)   --->   "%add_3 = fadd i32 %add_2, i32 %mul_3" [./dut.cpp:956]   --->   Operation 226 'fadd' 'add_3' <Predicate = (!icmp_ln890_119)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 31> <Delay = 2.34>
ST_33 : Operation 227 [6/7] (2.34ns)   --->   "%add_3 = fadd i32 %add_2, i32 %mul_3" [./dut.cpp:956]   --->   Operation 227 'fadd' 'add_3' <Predicate = (!icmp_ln890_119)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 32> <Delay = 2.34>
ST_34 : Operation 228 [5/7] (2.34ns)   --->   "%add_3 = fadd i32 %add_2, i32 %mul_3" [./dut.cpp:956]   --->   Operation 228 'fadd' 'add_3' <Predicate = (!icmp_ln890_119)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 33> <Delay = 2.34>
ST_35 : Operation 229 [4/7] (2.34ns)   --->   "%add_3 = fadd i32 %add_2, i32 %mul_3" [./dut.cpp:956]   --->   Operation 229 'fadd' 'add_3' <Predicate = (!icmp_ln890_119)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 34> <Delay = 2.34>
ST_36 : Operation 230 [3/7] (2.34ns)   --->   "%add_3 = fadd i32 %add_2, i32 %mul_3" [./dut.cpp:956]   --->   Operation 230 'fadd' 'add_3' <Predicate = (!icmp_ln890_119)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 35> <Delay = 2.34>
ST_37 : Operation 231 [2/7] (2.34ns)   --->   "%add_3 = fadd i32 %add_2, i32 %mul_3" [./dut.cpp:956]   --->   Operation 231 'fadd' 'add_3' <Predicate = (!icmp_ln890_119)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 36> <Delay = 2.34>
ST_38 : Operation 232 [1/7] (2.34ns)   --->   "%add_3 = fadd i32 %add_2, i32 %mul_3" [./dut.cpp:956]   --->   Operation 232 'fadd' 'add_3' <Predicate = (!icmp_ln890_119)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 37> <Delay = 2.34>
ST_39 : Operation 233 [7/7] (2.34ns)   --->   "%add_4 = fadd i32 %add_3, i32 %mul_4" [./dut.cpp:956]   --->   Operation 233 'fadd' 'add_4' <Predicate = (!icmp_ln890_119)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 38> <Delay = 2.34>
ST_40 : Operation 234 [6/7] (2.34ns)   --->   "%add_4 = fadd i32 %add_3, i32 %mul_4" [./dut.cpp:956]   --->   Operation 234 'fadd' 'add_4' <Predicate = (!icmp_ln890_119)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 39> <Delay = 2.34>
ST_41 : Operation 235 [5/7] (2.34ns)   --->   "%add_4 = fadd i32 %add_3, i32 %mul_4" [./dut.cpp:956]   --->   Operation 235 'fadd' 'add_4' <Predicate = (!icmp_ln890_119)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 40> <Delay = 2.34>
ST_42 : Operation 236 [4/7] (2.34ns)   --->   "%add_4 = fadd i32 %add_3, i32 %mul_4" [./dut.cpp:956]   --->   Operation 236 'fadd' 'add_4' <Predicate = (!icmp_ln890_119)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 41> <Delay = 2.34>
ST_43 : Operation 237 [3/7] (2.34ns)   --->   "%add_4 = fadd i32 %add_3, i32 %mul_4" [./dut.cpp:956]   --->   Operation 237 'fadd' 'add_4' <Predicate = (!icmp_ln890_119)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 42> <Delay = 2.34>
ST_44 : Operation 238 [2/7] (2.34ns)   --->   "%add_4 = fadd i32 %add_3, i32 %mul_4" [./dut.cpp:956]   --->   Operation 238 'fadd' 'add_4' <Predicate = (!icmp_ln890_119)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 43> <Delay = 2.34>
ST_45 : Operation 239 [1/7] (2.34ns)   --->   "%add_4 = fadd i32 %add_3, i32 %mul_4" [./dut.cpp:956]   --->   Operation 239 'fadd' 'add_4' <Predicate = (!icmp_ln890_119)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 44> <Delay = 2.34>
ST_46 : Operation 240 [7/7] (2.34ns)   --->   "%add_5 = fadd i32 %add_4, i32 %mul_5" [./dut.cpp:956]   --->   Operation 240 'fadd' 'add_5' <Predicate = (!icmp_ln890_119)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 45> <Delay = 2.34>
ST_47 : Operation 241 [6/7] (2.34ns)   --->   "%add_5 = fadd i32 %add_4, i32 %mul_5" [./dut.cpp:956]   --->   Operation 241 'fadd' 'add_5' <Predicate = (!icmp_ln890_119)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 46> <Delay = 2.34>
ST_48 : Operation 242 [5/7] (2.34ns)   --->   "%add_5 = fadd i32 %add_4, i32 %mul_5" [./dut.cpp:956]   --->   Operation 242 'fadd' 'add_5' <Predicate = (!icmp_ln890_119)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 47> <Delay = 2.34>
ST_49 : Operation 243 [4/7] (2.34ns)   --->   "%add_5 = fadd i32 %add_4, i32 %mul_5" [./dut.cpp:956]   --->   Operation 243 'fadd' 'add_5' <Predicate = (!icmp_ln890_119)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 48> <Delay = 2.34>
ST_50 : Operation 244 [3/7] (2.34ns)   --->   "%add_5 = fadd i32 %add_4, i32 %mul_5" [./dut.cpp:956]   --->   Operation 244 'fadd' 'add_5' <Predicate = (!icmp_ln890_119)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 49> <Delay = 2.34>
ST_51 : Operation 245 [2/7] (2.34ns)   --->   "%add_5 = fadd i32 %add_4, i32 %mul_5" [./dut.cpp:956]   --->   Operation 245 'fadd' 'add_5' <Predicate = (!icmp_ln890_119)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 50> <Delay = 2.34>
ST_52 : Operation 246 [1/7] (2.34ns)   --->   "%add_5 = fadd i32 %add_4, i32 %mul_5" [./dut.cpp:956]   --->   Operation 246 'fadd' 'add_5' <Predicate = (!icmp_ln890_119)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 51> <Delay = 2.34>
ST_53 : Operation 247 [7/7] (2.34ns)   --->   "%add_6 = fadd i32 %add_5, i32 %mul_6" [./dut.cpp:956]   --->   Operation 247 'fadd' 'add_6' <Predicate = (!icmp_ln890_119)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 52> <Delay = 2.34>
ST_54 : Operation 248 [6/7] (2.34ns)   --->   "%add_6 = fadd i32 %add_5, i32 %mul_6" [./dut.cpp:956]   --->   Operation 248 'fadd' 'add_6' <Predicate = (!icmp_ln890_119)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 53> <Delay = 2.34>
ST_55 : Operation 249 [5/7] (2.34ns)   --->   "%add_6 = fadd i32 %add_5, i32 %mul_6" [./dut.cpp:956]   --->   Operation 249 'fadd' 'add_6' <Predicate = (!icmp_ln890_119)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 54> <Delay = 2.34>
ST_56 : Operation 250 [4/7] (2.34ns)   --->   "%add_6 = fadd i32 %add_5, i32 %mul_6" [./dut.cpp:956]   --->   Operation 250 'fadd' 'add_6' <Predicate = (!icmp_ln890_119)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 55> <Delay = 2.34>
ST_57 : Operation 251 [3/7] (2.34ns)   --->   "%add_6 = fadd i32 %add_5, i32 %mul_6" [./dut.cpp:956]   --->   Operation 251 'fadd' 'add_6' <Predicate = (!icmp_ln890_119)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 56> <Delay = 2.34>
ST_58 : Operation 252 [2/7] (2.34ns)   --->   "%add_6 = fadd i32 %add_5, i32 %mul_6" [./dut.cpp:956]   --->   Operation 252 'fadd' 'add_6' <Predicate = (!icmp_ln890_119)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 57> <Delay = 2.34>
ST_59 : Operation 253 [1/7] (2.34ns)   --->   "%add_6 = fadd i32 %add_5, i32 %mul_6" [./dut.cpp:956]   --->   Operation 253 'fadd' 'add_6' <Predicate = (!icmp_ln890_119)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 58> <Delay = 2.34>
ST_60 : Operation 254 [7/7] (2.34ns)   --->   "%add_7 = fadd i32 %add_6, i32 %mul_7" [./dut.cpp:956]   --->   Operation 254 'fadd' 'add_7' <Predicate = (!icmp_ln890_119)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 59> <Delay = 2.34>
ST_61 : Operation 255 [6/7] (2.34ns)   --->   "%add_7 = fadd i32 %add_6, i32 %mul_7" [./dut.cpp:956]   --->   Operation 255 'fadd' 'add_7' <Predicate = (!icmp_ln890_119)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 60> <Delay = 2.34>
ST_62 : Operation 256 [5/7] (2.34ns)   --->   "%add_7 = fadd i32 %add_6, i32 %mul_7" [./dut.cpp:956]   --->   Operation 256 'fadd' 'add_7' <Predicate = (!icmp_ln890_119)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 61> <Delay = 2.34>
ST_63 : Operation 257 [4/7] (2.34ns)   --->   "%add_7 = fadd i32 %add_6, i32 %mul_7" [./dut.cpp:956]   --->   Operation 257 'fadd' 'add_7' <Predicate = (!icmp_ln890_119)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 62> <Delay = 2.34>
ST_64 : Operation 258 [3/7] (2.34ns)   --->   "%add_7 = fadd i32 %add_6, i32 %mul_7" [./dut.cpp:956]   --->   Operation 258 'fadd' 'add_7' <Predicate = (!icmp_ln890_119)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 63> <Delay = 2.34>
ST_65 : Operation 259 [2/7] (2.34ns)   --->   "%add_7 = fadd i32 %add_6, i32 %mul_7" [./dut.cpp:956]   --->   Operation 259 'fadd' 'add_7' <Predicate = (!icmp_ln890_119)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 64> <Delay = 2.34>
ST_66 : Operation 260 [1/7] (2.34ns)   --->   "%add_7 = fadd i32 %add_6, i32 %mul_7" [./dut.cpp:956]   --->   Operation 260 'fadd' 'add_7' <Predicate = (!icmp_ln890_119)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 65> <Delay = 1.21>
ST_67 : Operation 261 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @PE_wrapper_12_0_x0_loop_3_PE_wrapper_12_0_x0_loop_4_PE_wrapper_12_0_x0_loop_5_str"   --->   Operation 261 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890_119)> <Delay = 0.00>
ST_67 : Operation 262 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32768, i64 32768, i64 32768"   --->   Operation 262 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln890_119)> <Delay = 0.00>
ST_67 : Operation 263 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @PE_wrapper_12_0_x0_loop_4_PE_wrapper_12_0_x0_loop_5_str"   --->   Operation 263 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890_119)> <Delay = 0.00>
ST_67 : Operation 264 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_432" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 264 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln890_119)> <Delay = 0.00>
ST_67 : Operation 265 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_148" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 265 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890_119)> <Delay = 0.00>
ST_67 : Operation 266 [1/1] (1.20ns)   --->   "%store_ln956 = store i32 %add_7, i10 %local_C_addr_40" [./dut.cpp:956]   --->   Operation 266 'store' 'store_ln956' <Predicate = (!icmp_ln890_119)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_67 : Operation 267 [1/1] (0.00ns)   --->   "%bitcast_ln174 = bitcast i32 %add_7" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 267 'bitcast' 'bitcast_ln174' <Predicate = (select_ln922_1)> <Delay = 0.00>
ST_67 : Operation 268 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %fifo_C_drain_PE_12_0_x095, i32 %bitcast_ln174" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 268 'write' 'write_ln174' <Predicate = (select_ln922_1)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_67 : Operation 269 [1/1] (0.00ns)   --->   "%br_ln959 = br void %._crit_edge" [./dut.cpp:959]   --->   Operation 269 'br' 'br_ln959' <Predicate = (select_ln922_1)> <Delay = 0.00>

State 68 <SV = 7> <Delay = 0.00>
ST_68 : Operation 270 [1/1] (0.00ns)   --->   "%ret_ln999 = ret" [./dut.cpp:999]   --->   Operation 270 'ret' 'ret_ln999' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten') with incoming values : ('add_ln890') [16]  (0.387 ns)

 <State 2>: 1.62ns
The critical path consists of the following:
	'phi' operation ('c7.V') with incoming values : ('add_ln691_157') [18]  (0 ns)
	'icmp' operation ('icmp_ln89033') [26]  (0.637 ns)
	'select' operation ('select_ln890') [27]  (0.278 ns)
	'add' operation ('add_ln691_157') [38]  (0.707 ns)

 <State 3>: 1.92ns
The critical path consists of the following:
	'add' operation ('add_ln917', ./dut.cpp:917) [32]  (0.725 ns)
	'getelementptr' operation ('local_C_addr', ./dut.cpp:917) [34]  (0 ns)
	'store' operation ('store_ln917', ./dut.cpp:917) of constant 0 on array 'local_C', ./dut.cpp:904 [37]  (1.2 ns)

 <State 4>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten21') with incoming values : ('add_ln890_80') [43]  (0.387 ns)

 <State 5>: 0.785ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten21') with incoming values : ('add_ln890_80') [43]  (0 ns)
	'add' operation ('add_ln890_80') [48]  (0.785 ns)

 <State 6>: 2.43ns
The critical path consists of the following:
	fifo read on port 'fifo_B_PE_12_0_x067' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [94]  (1.22 ns)
	fifo write on port 'fifo_B_PE_13_0_x068' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [135]  (1.22 ns)

 <State 7>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('mul', ./dut.cpp:956) [112]  (2.32 ns)

 <State 8>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('mul', ./dut.cpp:956) [112]  (2.32 ns)

 <State 9>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('mul', ./dut.cpp:956) [112]  (2.32 ns)

 <State 10>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('mul', ./dut.cpp:956) [112]  (2.32 ns)

 <State 11>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add', ./dut.cpp:956) [113]  (2.34 ns)

 <State 12>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add', ./dut.cpp:956) [113]  (2.34 ns)

 <State 13>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add', ./dut.cpp:956) [113]  (2.34 ns)

 <State 14>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add', ./dut.cpp:956) [113]  (2.34 ns)

 <State 15>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add', ./dut.cpp:956) [113]  (2.34 ns)

 <State 16>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add', ./dut.cpp:956) [113]  (2.34 ns)

 <State 17>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add', ./dut.cpp:956) [113]  (2.34 ns)

 <State 18>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add_1', ./dut.cpp:956) [115]  (2.34 ns)

 <State 19>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add_1', ./dut.cpp:956) [115]  (2.34 ns)

 <State 20>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add_1', ./dut.cpp:956) [115]  (2.34 ns)

 <State 21>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add_1', ./dut.cpp:956) [115]  (2.34 ns)

 <State 22>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add_1', ./dut.cpp:956) [115]  (2.34 ns)

 <State 23>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add_1', ./dut.cpp:956) [115]  (2.34 ns)

 <State 24>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add_1', ./dut.cpp:956) [115]  (2.34 ns)

 <State 25>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add_2', ./dut.cpp:956) [117]  (2.34 ns)

 <State 26>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add_2', ./dut.cpp:956) [117]  (2.34 ns)

 <State 27>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add_2', ./dut.cpp:956) [117]  (2.34 ns)

 <State 28>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add_2', ./dut.cpp:956) [117]  (2.34 ns)

 <State 29>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add_2', ./dut.cpp:956) [117]  (2.34 ns)

 <State 30>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add_2', ./dut.cpp:956) [117]  (2.34 ns)

 <State 31>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add_2', ./dut.cpp:956) [117]  (2.34 ns)

 <State 32>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add_3', ./dut.cpp:956) [119]  (2.34 ns)

 <State 33>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add_3', ./dut.cpp:956) [119]  (2.34 ns)

 <State 34>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add_3', ./dut.cpp:956) [119]  (2.34 ns)

 <State 35>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add_3', ./dut.cpp:956) [119]  (2.34 ns)

 <State 36>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add_3', ./dut.cpp:956) [119]  (2.34 ns)

 <State 37>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add_3', ./dut.cpp:956) [119]  (2.34 ns)

 <State 38>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add_3', ./dut.cpp:956) [119]  (2.34 ns)

 <State 39>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add_4', ./dut.cpp:956) [121]  (2.34 ns)

 <State 40>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add_4', ./dut.cpp:956) [121]  (2.34 ns)

 <State 41>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add_4', ./dut.cpp:956) [121]  (2.34 ns)

 <State 42>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add_4', ./dut.cpp:956) [121]  (2.34 ns)

 <State 43>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add_4', ./dut.cpp:956) [121]  (2.34 ns)

 <State 44>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add_4', ./dut.cpp:956) [121]  (2.34 ns)

 <State 45>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add_4', ./dut.cpp:956) [121]  (2.34 ns)

 <State 46>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add_5', ./dut.cpp:956) [123]  (2.34 ns)

 <State 47>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add_5', ./dut.cpp:956) [123]  (2.34 ns)

 <State 48>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add_5', ./dut.cpp:956) [123]  (2.34 ns)

 <State 49>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add_5', ./dut.cpp:956) [123]  (2.34 ns)

 <State 50>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add_5', ./dut.cpp:956) [123]  (2.34 ns)

 <State 51>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add_5', ./dut.cpp:956) [123]  (2.34 ns)

 <State 52>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add_5', ./dut.cpp:956) [123]  (2.34 ns)

 <State 53>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add_6', ./dut.cpp:956) [125]  (2.34 ns)

 <State 54>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add_6', ./dut.cpp:956) [125]  (2.34 ns)

 <State 55>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add_6', ./dut.cpp:956) [125]  (2.34 ns)

 <State 56>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add_6', ./dut.cpp:956) [125]  (2.34 ns)

 <State 57>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add_6', ./dut.cpp:956) [125]  (2.34 ns)

 <State 58>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add_6', ./dut.cpp:956) [125]  (2.34 ns)

 <State 59>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add_6', ./dut.cpp:956) [125]  (2.34 ns)

 <State 60>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add_7', ./dut.cpp:956) [127]  (2.34 ns)

 <State 61>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add_7', ./dut.cpp:956) [127]  (2.34 ns)

 <State 62>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add_7', ./dut.cpp:956) [127]  (2.34 ns)

 <State 63>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add_7', ./dut.cpp:956) [127]  (2.34 ns)

 <State 64>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add_7', ./dut.cpp:956) [127]  (2.34 ns)

 <State 65>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add_7', ./dut.cpp:956) [127]  (2.34 ns)

 <State 66>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add_7', ./dut.cpp:956) [127]  (2.34 ns)

 <State 67>: 1.22ns
The critical path consists of the following:
	fifo write on port 'fifo_C_drain_PE_12_0_x095' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [132]  (1.22 ns)

 <State 68>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
