<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.6"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>WINC1500 Weather Client Demo for SAME70 Xplained: PwmCh_num Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">WINC1500 Weather Client Demo for SAME70 Xplained
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.6 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle"><div class="title">PwmCh_num Struct Reference</div></div>
</div><!--header-->
<div class="contents">

<p><a class="el" href="struct_pwm_ch__num.html" title="PwmCh_num hardware registers.">PwmCh_num</a> hardware registers.  
 <a href="struct_pwm_ch__num.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="pwm_8h_source.html">pwm.h</a>&gt;</code></p>
<div class="dynheader">
Collaboration diagram for PwmCh_num:</div>
<div class="dyncontent">
<div class="center"><img src="struct_pwm_ch__num__coll__graph.gif" border="0" usemap="#a_pwm_ch__num_coll__map" alt="Collaboration graph"/></div>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-attribs" name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a57f094a421256dd066de5115edb2660e"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm_ch__num.html#a57f094a421256dd066de5115edb2660e">PWM_CCNT</a></td></tr>
<tr class="memdesc:a57f094a421256dd066de5115edb2660e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pwm_ch__num.html" title="PwmCh_num hardware registers.">PwmCh_num</a> Offset: 0x14) PWM Channel Counter Register  <br /></td></tr>
<tr class="separator:a57f094a421256dd066de5115edb2660e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aace480403c8aaff5871ba2e4dd486272"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm_ch__num.html#aace480403c8aaff5871ba2e4dd486272">PWM_CDTY</a></td></tr>
<tr class="memdesc:aace480403c8aaff5871ba2e4dd486272"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pwm_ch__num.html" title="PwmCh_num hardware registers.">PwmCh_num</a> Offset: 0x4) PWM Channel Duty Cycle Register  <br /></td></tr>
<tr class="separator:aace480403c8aaff5871ba2e4dd486272"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a1b5f6fef4c3dd45167a1c048022cdd"><td class="memItemLeft" align="right" valign="top">__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm_ch__num.html#a9a1b5f6fef4c3dd45167a1c048022cdd">PWM_CDTYUPD</a></td></tr>
<tr class="memdesc:a9a1b5f6fef4c3dd45167a1c048022cdd"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pwm_ch__num.html" title="PwmCh_num hardware registers.">PwmCh_num</a> Offset: 0x8) PWM Channel Duty Cycle Update Register  <br /></td></tr>
<tr class="separator:a9a1b5f6fef4c3dd45167a1c048022cdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6214028091bb04f2fae21b10c204eac7"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm_ch__num.html#a6214028091bb04f2fae21b10c204eac7">PWM_CMR</a></td></tr>
<tr class="memdesc:a6214028091bb04f2fae21b10c204eac7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pwm_ch__num.html" title="PwmCh_num hardware registers.">PwmCh_num</a> Offset: 0x0) PWM Channel Mode Register  <br /></td></tr>
<tr class="separator:a6214028091bb04f2fae21b10c204eac7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa931e2fbe63d8e5104cbc6605d4cd19f"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm_ch__num.html#aa931e2fbe63d8e5104cbc6605d4cd19f">PWM_CPRD</a></td></tr>
<tr class="memdesc:aa931e2fbe63d8e5104cbc6605d4cd19f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pwm_ch__num.html" title="PwmCh_num hardware registers.">PwmCh_num</a> Offset: 0xC) PWM Channel Period Register  <br /></td></tr>
<tr class="separator:aa931e2fbe63d8e5104cbc6605d4cd19f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4890730c296599df60c71441cd33a173"><td class="memItemLeft" align="right" valign="top">__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm_ch__num.html#a4890730c296599df60c71441cd33a173">PWM_CPRDUPD</a></td></tr>
<tr class="memdesc:a4890730c296599df60c71441cd33a173"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pwm_ch__num.html" title="PwmCh_num hardware registers.">PwmCh_num</a> Offset: 0x10) PWM Channel Period Update Register  <br /></td></tr>
<tr class="separator:a4890730c296599df60c71441cd33a173"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af66125bdfd293b434fbb50611edcc735"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm_ch__num.html#af66125bdfd293b434fbb50611edcc735">PWM_DT</a></td></tr>
<tr class="memdesc:af66125bdfd293b434fbb50611edcc735"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pwm_ch__num.html" title="PwmCh_num hardware registers.">PwmCh_num</a> Offset: 0x18) PWM Channel Dead Time Register  <br /></td></tr>
<tr class="separator:af66125bdfd293b434fbb50611edcc735"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a078f485478b95cd1e7a168ab5eab8067"><td class="memItemLeft" align="right" valign="top">__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm_ch__num.html#a078f485478b95cd1e7a168ab5eab8067">PWM_DTUPD</a></td></tr>
<tr class="memdesc:a078f485478b95cd1e7a168ab5eab8067"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pwm_ch__num.html" title="PwmCh_num hardware registers.">PwmCh_num</a> Offset: 0x1C) PWM Channel Dead Time Update Register  <br /></td></tr>
<tr class="separator:a078f485478b95cd1e7a168ab5eab8067"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p><a class="el" href="struct_pwm_ch__num.html" title="PwmCh_num hardware registers.">PwmCh_num</a> hardware registers. </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00046">46</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="a57f094a421256dd066de5115edb2660e" name="a57f094a421256dd066de5115edb2660e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a57f094a421256dd066de5115edb2660e">&#9670;&#160;</a></span>PWM_CCNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t PwmCh_num::PWM_CCNT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pwm_ch__num.html" title="PwmCh_num hardware registers.">PwmCh_num</a> Offset: 0x14) PWM Channel Counter Register </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00052">52</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="aace480403c8aaff5871ba2e4dd486272" name="aace480403c8aaff5871ba2e4dd486272"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aace480403c8aaff5871ba2e4dd486272">&#9670;&#160;</a></span>PWM_CDTY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t PwmCh_num::PWM_CDTY</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pwm_ch__num.html" title="PwmCh_num hardware registers.">PwmCh_num</a> Offset: 0x4) PWM Channel Duty Cycle Register </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00048">48</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a9a1b5f6fef4c3dd45167a1c048022cdd" name="a9a1b5f6fef4c3dd45167a1c048022cdd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a1b5f6fef4c3dd45167a1c048022cdd">&#9670;&#160;</a></span>PWM_CDTYUPD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__O uint32_t PwmCh_num::PWM_CDTYUPD</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pwm_ch__num.html" title="PwmCh_num hardware registers.">PwmCh_num</a> Offset: 0x8) PWM Channel Duty Cycle Update Register </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00049">49</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a6214028091bb04f2fae21b10c204eac7" name="a6214028091bb04f2fae21b10c204eac7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6214028091bb04f2fae21b10c204eac7">&#9670;&#160;</a></span>PWM_CMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t PwmCh_num::PWM_CMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pwm_ch__num.html" title="PwmCh_num hardware registers.">PwmCh_num</a> Offset: 0x0) PWM Channel Mode Register </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00047">47</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="aa931e2fbe63d8e5104cbc6605d4cd19f" name="aa931e2fbe63d8e5104cbc6605d4cd19f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa931e2fbe63d8e5104cbc6605d4cd19f">&#9670;&#160;</a></span>PWM_CPRD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t PwmCh_num::PWM_CPRD</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pwm_ch__num.html" title="PwmCh_num hardware registers.">PwmCh_num</a> Offset: 0xC) PWM Channel Period Register </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00050">50</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a4890730c296599df60c71441cd33a173" name="a4890730c296599df60c71441cd33a173"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4890730c296599df60c71441cd33a173">&#9670;&#160;</a></span>PWM_CPRDUPD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__O uint32_t PwmCh_num::PWM_CPRDUPD</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pwm_ch__num.html" title="PwmCh_num hardware registers.">PwmCh_num</a> Offset: 0x10) PWM Channel Period Update Register </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00051">51</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="af66125bdfd293b434fbb50611edcc735" name="af66125bdfd293b434fbb50611edcc735"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af66125bdfd293b434fbb50611edcc735">&#9670;&#160;</a></span>PWM_DT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t PwmCh_num::PWM_DT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pwm_ch__num.html" title="PwmCh_num hardware registers.">PwmCh_num</a> Offset: 0x18) PWM Channel Dead Time Register </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00053">53</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a078f485478b95cd1e7a168ab5eab8067" name="a078f485478b95cd1e7a168ab5eab8067"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a078f485478b95cd1e7a168ab5eab8067">&#9670;&#160;</a></span>PWM_DTUPD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__O uint32_t PwmCh_num::PWM_DTUPD</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pwm_ch__num.html" title="PwmCh_num hardware registers.">PwmCh_num</a> Offset: 0x1C) PWM Channel Dead Time Update Register </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00054">54</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Sat Mar 11 2023 23:19:39 for WINC1500 Weather Client Demo for SAME70 Xplained by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.6
</small></address>
</body>
</html>
