version 3








0




CLOCK_LIST_BEGIN
CLOCK_LIST_END
SIGNAL_LIST_BEGIN
SIGNAL_LIST_END
SIGNALS_NOT_ON_DISPLAY
SIGNALS_NOT_ON_DISPLAY_END
MARKER_LIST_BEGIN
MARKER_LIST_END
MEASURE_LIST_BEGIN
MEASURE_LIST_END
SIGNAL_ORDER_BEGIN
/testnajnoviji_vhd/clk
/testnajnoviji_vhd/uut/instr_address
/testnajnoviji_vhd/uut/instruction
/testnajnoviji_vhd/uut/s_mem_read
/testnajnoviji_vhd/uut/s_mem_to_reg
/testnajnoviji_vhd/uut/s_branch
/testnajnoviji_vhd/uut/s_jump
/testnajnoviji_vhd/uut/s_mem_write
/testnajnoviji_vhd/uut/s_alu_src
/testnajnoviji_vhd/uut/s_reg_dest
/testnajnoviji_vhd/uut/s_alu_op
/testnajnoviji_vhd/uut/s_reg_write
/testnajnoviji_vhd/uut/s_read_data1
/testnajnoviji_vhd/uut/s_read_data2
/testnajnoviji_vhd/uut/s_alu_izlaz
/testnajnoviji_vhd/uut/s_alu_mux_izlaz
/testnajnoviji_vhd/uut/s_rez_muxa
/testnajnoviji_vhd/uut/s_alucontrol_izlaz
/testnajnoviji_vhd/uut/s_datamem_izlaz
/testnajnoviji_vhd/uut/s_write_data
SIGNAL_ORDER_END
DIFFERENTIAL_CLKS_BEGIN
DIFFERENTIAL_CLKS_END
DIVIDERS_BEGIN
DIVIDERS_END
SIGPROPS_BEGIN
/testnajnoviji_vhd/clk
2
0
/testnajnoviji_vhd/uut/instr_address
2
2
/testnajnoviji_vhd/uut/instruction
2
2
/testnajnoviji_vhd/uut/s_mem_read
2
2
/testnajnoviji_vhd/uut/s_mem_to_reg
2
2
/testnajnoviji_vhd/uut/s_branch
2
2
/testnajnoviji_vhd/uut/s_jump
2
2
/testnajnoviji_vhd/uut/s_mem_write
2
2
/testnajnoviji_vhd/uut/s_alu_src
2
2
/testnajnoviji_vhd/uut/s_reg_dest
2
2
/testnajnoviji_vhd/uut/s_alu_op
2
2
/testnajnoviji_vhd/uut/s_reg_write
2
2
/testnajnoviji_vhd/uut/s_read_data1
2
2
/testnajnoviji_vhd/uut/s_read_data2
2
2
/testnajnoviji_vhd/uut/s_alu_izlaz
1
2
/testnajnoviji_vhd/uut/s_alu_mux_izlaz
2
2
/testnajnoviji_vhd/uut/s_rez_muxa
2
2
/testnajnoviji_vhd/uut/s_alucontrol_izlaz
2
2
/testnajnoviji_vhd/uut/s_datamem_izlaz
2
2
/testnajnoviji_vhd/uut/s_write_data
2
2
SIGPROPS_END
