{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1731692427798 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1731692427806 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 15 22:40:27 2024 " "Processing started: Fri Nov 15 22:40:27 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1731692427806 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731692427806 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VGA -c VGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off VGA -c VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731692427806 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1731692428465 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1731692428465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc/desktop/ic design course/dld/sram/sram.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc/desktop/ic design course/dld/sram/sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 SRAM " "Found entity 1: SRAM" {  } { { "../SRAM/SRAM.v" "" { Text "C:/Users/PC/Desktop/IC Design Course/DLD/SRAM/SRAM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731692440907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731692440907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc/desktop/ic design course/dld/sram/memory.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc/desktop/ic design course/dld/sram/memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Memory " "Found entity 1: Memory" {  } { { "../SRAM/Memory.v" "" { Text "C:/Users/PC/Desktop/IC Design Course/DLD/SRAM/Memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731692440909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731692440909 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "VGA.v(77) " "Verilog HDL information at VGA.v(77): always construct contains both blocking and non-blocking assignments" {  } { { "VGA.v" "" { Text "C:/Users/PC/Desktop/IC Design Course/DLD/XGA/VGA.v" 77 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1731692440910 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "H_Sync H_SYNC VGA.v(4) " "Verilog HDL Declaration information at VGA.v(4): object \"H_Sync\" differs only in case from object \"H_SYNC\" in the same scope" {  } { { "VGA.v" "" { Text "C:/Users/PC/Desktop/IC Design Course/DLD/XGA/VGA.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1731692440910 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "V_Sync V_SYNC VGA.v(4) " "Verilog HDL Declaration information at VGA.v(4): object \"V_Sync\" differs only in case from object \"V_SYNC\" in the same scope" {  } { { "VGA.v" "" { Text "C:/Users/PC/Desktop/IC Design Course/DLD/XGA/VGA.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1731692440911 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A a VGA.v(14) " "Verilog HDL Declaration information at VGA.v(14): object \"A\" differs only in case from object \"a\" in the same scope" {  } { { "VGA.v" "" { Text "C:/Users/PC/Desktop/IC Design Course/DLD/XGA/VGA.v" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1731692440911 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "D d VGA.v(11) " "Verilog HDL Declaration information at VGA.v(11): object \"D\" differs only in case from object \"d\" in the same scope" {  } { { "VGA.v" "" { Text "C:/Users/PC/Desktop/IC Design Course/DLD/XGA/VGA.v" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1731692440911 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Data DATA VGA.v(18) " "Verilog HDL Declaration information at VGA.v(18): object \"Data\" differs only in case from object \"DATA\" in the same scope" {  } { { "VGA.v" "" { Text "C:/Users/PC/Desktop/IC Design Course/DLD/XGA/VGA.v" 18 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1731692440911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.v 1 1 " "Found 1 design units, including 1 entities, in source file vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA " "Found entity 1: VGA" {  } { { "VGA.v" "" { Text "C:/Users/PC/Desktop/IC Design Course/DLD/XGA/VGA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731692440911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731692440911 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "VGA " "Elaborating entity \"VGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1731692440953 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "A VGA.v(14) " "Verilog HDL or VHDL warning at VGA.v(14): object \"A\" assigned a value but never read" {  } { { "VGA.v" "" { Text "C:/Users/PC/Desktop/IC Design Course/DLD/XGA/VGA.v" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1731692440955 "|VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA.v(34) " "Verilog HDL assignment warning at VGA.v(34): truncated value with size 32 to match size of target (11)" {  } { { "VGA.v" "" { Text "C:/Users/PC/Desktop/IC Design Course/DLD/XGA/VGA.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731692440956 "|VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 VGA.v(38) " "Verilog HDL assignment warning at VGA.v(38): truncated value with size 32 to match size of target (9)" {  } { { "VGA.v" "" { Text "C:/Users/PC/Desktop/IC Design Course/DLD/XGA/VGA.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731692440956 "|VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 VGA.v(39) " "Verilog HDL assignment warning at VGA.v(39): truncated value with size 32 to match size of target (9)" {  } { { "VGA.v" "" { Text "C:/Users/PC/Desktop/IC Design Course/DLD/XGA/VGA.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731692440956 "|VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA.v(40) " "Verilog HDL assignment warning at VGA.v(40): truncated value with size 32 to match size of target (11)" {  } { { "VGA.v" "" { Text "C:/Users/PC/Desktop/IC Design Course/DLD/XGA/VGA.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731692440957 "|VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA.v(41) " "Verilog HDL assignment warning at VGA.v(41): truncated value with size 32 to match size of target (11)" {  } { { "VGA.v" "" { Text "C:/Users/PC/Desktop/IC Design Course/DLD/XGA/VGA.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731692440957 "|VGA"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ADD VGA.v(22) " "Verilog HDL Always Construct warning at VGA.v(22): inferring latch(es) for variable \"ADD\", which holds its previous value in one or more paths through the always construct" {  } { { "VGA.v" "" { Text "C:/Users/PC/Desktop/IC Design Course/DLD/XGA/VGA.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1731692440958 "|VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "23 14 VGA.v(143) " "Verilog HDL assignment warning at VGA.v(143): truncated value with size 23 to match size of target (14)" {  } { { "VGA.v" "" { Text "C:/Users/PC/Desktop/IC Design Course/DLD/XGA/VGA.v" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731692440961 "|VGA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPins VGA.v(4) " "Output port \"GPins\" at VGA.v(4) has no driver" {  } { { "VGA.v" "" { Text "C:/Users/PC/Desktop/IC Design Course/DLD/XGA/VGA.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1731692440964 "|VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADD\[0\] VGA.v(22) " "Inferred latch for \"ADD\[0\]\" at VGA.v(22)" {  } { { "VGA.v" "" { Text "C:/Users/PC/Desktop/IC Design Course/DLD/XGA/VGA.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731692440964 "|VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADD\[1\] VGA.v(22) " "Inferred latch for \"ADD\[1\]\" at VGA.v(22)" {  } { { "VGA.v" "" { Text "C:/Users/PC/Desktop/IC Design Course/DLD/XGA/VGA.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731692440965 "|VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADD\[2\] VGA.v(22) " "Inferred latch for \"ADD\[2\]\" at VGA.v(22)" {  } { { "VGA.v" "" { Text "C:/Users/PC/Desktop/IC Design Course/DLD/XGA/VGA.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731692440965 "|VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADD\[3\] VGA.v(22) " "Inferred latch for \"ADD\[3\]\" at VGA.v(22)" {  } { { "VGA.v" "" { Text "C:/Users/PC/Desktop/IC Design Course/DLD/XGA/VGA.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731692440965 "|VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADD\[4\] VGA.v(22) " "Inferred latch for \"ADD\[4\]\" at VGA.v(22)" {  } { { "VGA.v" "" { Text "C:/Users/PC/Desktop/IC Design Course/DLD/XGA/VGA.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731692440965 "|VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADD\[5\] VGA.v(22) " "Inferred latch for \"ADD\[5\]\" at VGA.v(22)" {  } { { "VGA.v" "" { Text "C:/Users/PC/Desktop/IC Design Course/DLD/XGA/VGA.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731692440965 "|VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADD\[6\] VGA.v(22) " "Inferred latch for \"ADD\[6\]\" at VGA.v(22)" {  } { { "VGA.v" "" { Text "C:/Users/PC/Desktop/IC Design Course/DLD/XGA/VGA.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731692440965 "|VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADD\[7\] VGA.v(22) " "Inferred latch for \"ADD\[7\]\" at VGA.v(22)" {  } { { "VGA.v" "" { Text "C:/Users/PC/Desktop/IC Design Course/DLD/XGA/VGA.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731692440965 "|VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADD\[8\] VGA.v(22) " "Inferred latch for \"ADD\[8\]\" at VGA.v(22)" {  } { { "VGA.v" "" { Text "C:/Users/PC/Desktop/IC Design Course/DLD/XGA/VGA.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731692440965 "|VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADD\[9\] VGA.v(22) " "Inferred latch for \"ADD\[9\]\" at VGA.v(22)" {  } { { "VGA.v" "" { Text "C:/Users/PC/Desktop/IC Design Course/DLD/XGA/VGA.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731692440965 "|VGA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRAM SRAM:S1 " "Elaborating entity \"SRAM\" for hierarchy \"SRAM:S1\"" {  } { { "VGA.v" "S1" { Text "C:/Users/PC/Desktop/IC Design Course/DLD/XGA/VGA.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731692441011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory Memory:M1 " "Elaborating entity \"Memory\" for hierarchy \"Memory:M1\"" {  } { { "VGA.v" "M1" { Text "C:/Users/PC/Desktop/IC Design Course/DLD/XGA/VGA.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731692441013 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "4320 0 75 Memory.v(8) " "Verilog HDL warning at Memory.v(8): number of words (4320) in memory file does not match the number of elements in the address range \[0:75\]" {  } { { "../SRAM/Memory.v" "" { Text "C:/Users/PC/Desktop/IC Design Course/DLD/SRAM/Memory.v" 8 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1731692441014 "|VGA|Memory:M1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Data Memory.v(12) " "Verilog HDL Always Construct warning at Memory.v(12): inferring latch(es) for variable \"Data\", which holds its previous value in one or more paths through the always construct" {  } { { "../SRAM/Memory.v" "" { Text "C:/Users/PC/Desktop/IC Design Course/DLD/SRAM/Memory.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1731692441014 "|VGA|Memory:M1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ram.data_a 0 Memory.v(6) " "Net \"ram.data_a\" at Memory.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "../SRAM/Memory.v" "" { Text "C:/Users/PC/Desktop/IC Design Course/DLD/SRAM/Memory.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1731692441014 "|VGA|Memory:M1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ram.waddr_a 0 Memory.v(6) " "Net \"ram.waddr_a\" at Memory.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "../SRAM/Memory.v" "" { Text "C:/Users/PC/Desktop/IC Design Course/DLD/SRAM/Memory.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1731692441014 "|VGA|Memory:M1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ram.we_a 0 Memory.v(6) " "Net \"ram.we_a\" at Memory.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "../SRAM/Memory.v" "" { Text "C:/Users/PC/Desktop/IC Design Course/DLD/SRAM/Memory.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1731692441014 "|VGA|Memory:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[0\] Memory.v(12) " "Inferred latch for \"Data\[0\]\" at Memory.v(12)" {  } { { "../SRAM/Memory.v" "" { Text "C:/Users/PC/Desktop/IC Design Course/DLD/SRAM/Memory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731692441014 "|VGA|Memory:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[1\] Memory.v(12) " "Inferred latch for \"Data\[1\]\" at Memory.v(12)" {  } { { "../SRAM/Memory.v" "" { Text "C:/Users/PC/Desktop/IC Design Course/DLD/SRAM/Memory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731692441014 "|VGA|Memory:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[2\] Memory.v(12) " "Inferred latch for \"Data\[2\]\" at Memory.v(12)" {  } { { "../SRAM/Memory.v" "" { Text "C:/Users/PC/Desktop/IC Design Course/DLD/SRAM/Memory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731692441014 "|VGA|Memory:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[3\] Memory.v(12) " "Inferred latch for \"Data\[3\]\" at Memory.v(12)" {  } { { "../SRAM/Memory.v" "" { Text "C:/Users/PC/Desktop/IC Design Course/DLD/SRAM/Memory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731692441014 "|VGA|Memory:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[4\] Memory.v(12) " "Inferred latch for \"Data\[4\]\" at Memory.v(12)" {  } { { "../SRAM/Memory.v" "" { Text "C:/Users/PC/Desktop/IC Design Course/DLD/SRAM/Memory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731692441014 "|VGA|Memory:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[5\] Memory.v(12) " "Inferred latch for \"Data\[5\]\" at Memory.v(12)" {  } { { "../SRAM/Memory.v" "" { Text "C:/Users/PC/Desktop/IC Design Course/DLD/SRAM/Memory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731692441014 "|VGA|Memory:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[6\] Memory.v(12) " "Inferred latch for \"Data\[6\]\" at Memory.v(12)" {  } { { "../SRAM/Memory.v" "" { Text "C:/Users/PC/Desktop/IC Design Course/DLD/SRAM/Memory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731692441014 "|VGA|Memory:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[7\] Memory.v(12) " "Inferred latch for \"Data\[7\]\" at Memory.v(12)" {  } { { "../SRAM/Memory.v" "" { Text "C:/Users/PC/Desktop/IC Design Course/DLD/SRAM/Memory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731692441015 "|VGA|Memory:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[8\] Memory.v(12) " "Inferred latch for \"Data\[8\]\" at Memory.v(12)" {  } { { "../SRAM/Memory.v" "" { Text "C:/Users/PC/Desktop/IC Design Course/DLD/SRAM/Memory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731692441015 "|VGA|Memory:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[9\] Memory.v(12) " "Inferred latch for \"Data\[9\]\" at Memory.v(12)" {  } { { "../SRAM/Memory.v" "" { Text "C:/Users/PC/Desktop/IC Design Course/DLD/SRAM/Memory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731692441015 "|VGA|Memory:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[10\] Memory.v(12) " "Inferred latch for \"Data\[10\]\" at Memory.v(12)" {  } { { "../SRAM/Memory.v" "" { Text "C:/Users/PC/Desktop/IC Design Course/DLD/SRAM/Memory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731692441015 "|VGA|Memory:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[11\] Memory.v(12) " "Inferred latch for \"Data\[11\]\" at Memory.v(12)" {  } { { "../SRAM/Memory.v" "" { Text "C:/Users/PC/Desktop/IC Design Course/DLD/SRAM/Memory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731692441015 "|VGA|Memory:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[12\] Memory.v(12) " "Inferred latch for \"Data\[12\]\" at Memory.v(12)" {  } { { "../SRAM/Memory.v" "" { Text "C:/Users/PC/Desktop/IC Design Course/DLD/SRAM/Memory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731692441015 "|VGA|Memory:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[13\] Memory.v(12) " "Inferred latch for \"Data\[13\]\" at Memory.v(12)" {  } { { "../SRAM/Memory.v" "" { Text "C:/Users/PC/Desktop/IC Design Course/DLD/SRAM/Memory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731692441015 "|VGA|Memory:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[14\] Memory.v(12) " "Inferred latch for \"Data\[14\]\" at Memory.v(12)" {  } { { "../SRAM/Memory.v" "" { Text "C:/Users/PC/Desktop/IC Design Course/DLD/SRAM/Memory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731692441015 "|VGA|Memory:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[15\] Memory.v(12) " "Inferred latch for \"Data\[15\]\" at Memory.v(12)" {  } { { "../SRAM/Memory.v" "" { Text "C:/Users/PC/Desktop/IC Design Course/DLD/SRAM/Memory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731692441015 "|VGA|Memory:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[16\] Memory.v(12) " "Inferred latch for \"Data\[16\]\" at Memory.v(12)" {  } { { "../SRAM/Memory.v" "" { Text "C:/Users/PC/Desktop/IC Design Course/DLD/SRAM/Memory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731692441015 "|VGA|Memory:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[17\] Memory.v(12) " "Inferred latch for \"Data\[17\]\" at Memory.v(12)" {  } { { "../SRAM/Memory.v" "" { Text "C:/Users/PC/Desktop/IC Design Course/DLD/SRAM/Memory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731692441015 "|VGA|Memory:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[18\] Memory.v(12) " "Inferred latch for \"Data\[18\]\" at Memory.v(12)" {  } { { "../SRAM/Memory.v" "" { Text "C:/Users/PC/Desktop/IC Design Course/DLD/SRAM/Memory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731692441015 "|VGA|Memory:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[19\] Memory.v(12) " "Inferred latch for \"Data\[19\]\" at Memory.v(12)" {  } { { "../SRAM/Memory.v" "" { Text "C:/Users/PC/Desktop/IC Design Course/DLD/SRAM/Memory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731692441015 "|VGA|Memory:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[20\] Memory.v(12) " "Inferred latch for \"Data\[20\]\" at Memory.v(12)" {  } { { "../SRAM/Memory.v" "" { Text "C:/Users/PC/Desktop/IC Design Course/DLD/SRAM/Memory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731692441015 "|VGA|Memory:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[21\] Memory.v(12) " "Inferred latch for \"Data\[21\]\" at Memory.v(12)" {  } { { "../SRAM/Memory.v" "" { Text "C:/Users/PC/Desktop/IC Design Course/DLD/SRAM/Memory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731692441015 "|VGA|Memory:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[22\] Memory.v(12) " "Inferred latch for \"Data\[22\]\" at Memory.v(12)" {  } { { "../SRAM/Memory.v" "" { Text "C:/Users/PC/Desktop/IC Design Course/DLD/SRAM/Memory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731692441015 "|VGA|Memory:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[23\] Memory.v(12) " "Inferred latch for \"Data\[23\]\" at Memory.v(12)" {  } { { "../SRAM/Memory.v" "" { Text "C:/Users/PC/Desktop/IC Design Course/DLD/SRAM/Memory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731692441015 "|VGA|Memory:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[24\] Memory.v(12) " "Inferred latch for \"Data\[24\]\" at Memory.v(12)" {  } { { "../SRAM/Memory.v" "" { Text "C:/Users/PC/Desktop/IC Design Course/DLD/SRAM/Memory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731692441015 "|VGA|Memory:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[25\] Memory.v(12) " "Inferred latch for \"Data\[25\]\" at Memory.v(12)" {  } { { "../SRAM/Memory.v" "" { Text "C:/Users/PC/Desktop/IC Design Course/DLD/SRAM/Memory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731692441015 "|VGA|Memory:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[26\] Memory.v(12) " "Inferred latch for \"Data\[26\]\" at Memory.v(12)" {  } { { "../SRAM/Memory.v" "" { Text "C:/Users/PC/Desktop/IC Design Course/DLD/SRAM/Memory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731692441015 "|VGA|Memory:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[27\] Memory.v(12) " "Inferred latch for \"Data\[27\]\" at Memory.v(12)" {  } { { "../SRAM/Memory.v" "" { Text "C:/Users/PC/Desktop/IC Design Course/DLD/SRAM/Memory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731692441015 "|VGA|Memory:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[28\] Memory.v(12) " "Inferred latch for \"Data\[28\]\" at Memory.v(12)" {  } { { "../SRAM/Memory.v" "" { Text "C:/Users/PC/Desktop/IC Design Course/DLD/SRAM/Memory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731692441015 "|VGA|Memory:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[29\] Memory.v(12) " "Inferred latch for \"Data\[29\]\" at Memory.v(12)" {  } { { "../SRAM/Memory.v" "" { Text "C:/Users/PC/Desktop/IC Design Course/DLD/SRAM/Memory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731692441015 "|VGA|Memory:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[30\] Memory.v(12) " "Inferred latch for \"Data\[30\]\" at Memory.v(12)" {  } { { "../SRAM/Memory.v" "" { Text "C:/Users/PC/Desktop/IC Design Course/DLD/SRAM/Memory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731692441015 "|VGA|Memory:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[31\] Memory.v(12) " "Inferred latch for \"Data\[31\]\" at Memory.v(12)" {  } { { "../SRAM/Memory.v" "" { Text "C:/Users/PC/Desktop/IC Design Course/DLD/SRAM/Memory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731692441015 "|VGA|Memory:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[32\] Memory.v(12) " "Inferred latch for \"Data\[32\]\" at Memory.v(12)" {  } { { "../SRAM/Memory.v" "" { Text "C:/Users/PC/Desktop/IC Design Course/DLD/SRAM/Memory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731692441015 "|VGA|Memory:M1"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1731692441520 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VR\[0\] GND " "Pin \"VR\[0\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/Users/PC/Desktop/IC Design Course/DLD/XGA/VGA.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731692441549 "|VGA|VR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VR\[1\] GND " "Pin \"VR\[1\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/Users/PC/Desktop/IC Design Course/DLD/XGA/VGA.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731692441549 "|VGA|VR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VR\[2\] GND " "Pin \"VR\[2\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/Users/PC/Desktop/IC Design Course/DLD/XGA/VGA.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731692441549 "|VGA|VR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VR\[3\] GND " "Pin \"VR\[3\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/Users/PC/Desktop/IC Design Course/DLD/XGA/VGA.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731692441549 "|VGA|VR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VR\[4\] GND " "Pin \"VR\[4\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/Users/PC/Desktop/IC Design Course/DLD/XGA/VGA.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731692441549 "|VGA|VR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VR\[5\] GND " "Pin \"VR\[5\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/Users/PC/Desktop/IC Design Course/DLD/XGA/VGA.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731692441549 "|VGA|VR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VR\[6\] GND " "Pin \"VR\[6\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/Users/PC/Desktop/IC Design Course/DLD/XGA/VGA.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731692441549 "|VGA|VR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VR\[7\] GND " "Pin \"VR\[7\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/Users/PC/Desktop/IC Design Course/DLD/XGA/VGA.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731692441549 "|VGA|VR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VG\[0\] GND " "Pin \"VG\[0\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/Users/PC/Desktop/IC Design Course/DLD/XGA/VGA.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731692441549 "|VGA|VG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VG\[1\] GND " "Pin \"VG\[1\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/Users/PC/Desktop/IC Design Course/DLD/XGA/VGA.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731692441549 "|VGA|VG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VG\[2\] GND " "Pin \"VG\[2\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/Users/PC/Desktop/IC Design Course/DLD/XGA/VGA.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731692441549 "|VGA|VG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VG\[3\] GND " "Pin \"VG\[3\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/Users/PC/Desktop/IC Design Course/DLD/XGA/VGA.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731692441549 "|VGA|VG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VG\[4\] GND " "Pin \"VG\[4\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/Users/PC/Desktop/IC Design Course/DLD/XGA/VGA.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731692441549 "|VGA|VG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VG\[5\] GND " "Pin \"VG\[5\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/Users/PC/Desktop/IC Design Course/DLD/XGA/VGA.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731692441549 "|VGA|VG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VG\[6\] GND " "Pin \"VG\[6\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/Users/PC/Desktop/IC Design Course/DLD/XGA/VGA.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731692441549 "|VGA|VG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VG\[7\] GND " "Pin \"VG\[7\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/Users/PC/Desktop/IC Design Course/DLD/XGA/VGA.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731692441549 "|VGA|VG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VB\[0\] GND " "Pin \"VB\[0\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/Users/PC/Desktop/IC Design Course/DLD/XGA/VGA.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731692441549 "|VGA|VB[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VB\[1\] GND " "Pin \"VB\[1\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/Users/PC/Desktop/IC Design Course/DLD/XGA/VGA.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731692441549 "|VGA|VB[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VB\[2\] GND " "Pin \"VB\[2\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/Users/PC/Desktop/IC Design Course/DLD/XGA/VGA.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731692441549 "|VGA|VB[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VB\[3\] GND " "Pin \"VB\[3\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/Users/PC/Desktop/IC Design Course/DLD/XGA/VGA.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731692441549 "|VGA|VB[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VB\[4\] GND " "Pin \"VB\[4\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/Users/PC/Desktop/IC Design Course/DLD/XGA/VGA.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731692441549 "|VGA|VB[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VB\[5\] GND " "Pin \"VB\[5\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/Users/PC/Desktop/IC Design Course/DLD/XGA/VGA.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731692441549 "|VGA|VB[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VB\[6\] GND " "Pin \"VB\[6\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/Users/PC/Desktop/IC Design Course/DLD/XGA/VGA.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731692441549 "|VGA|VB[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VB\[7\] GND " "Pin \"VB\[7\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/Users/PC/Desktop/IC Design Course/DLD/XGA/VGA.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731692441549 "|VGA|VB[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPins GND " "Pin \"GPins\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/Users/PC/Desktop/IC Design Course/DLD/XGA/VGA.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731692441549 "|VGA|GPins"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1731692441549 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1731692441676 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "37 " "37 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1731692441899 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/PC/Desktop/IC Design Course/DLD/XGA/output_files/VGA.map.smsg " "Generated suppressed messages file C:/Users/PC/Desktop/IC Design Course/DLD/XGA/output_files/VGA.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731692441945 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1731692442211 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731692442211 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "100 " "Implemented 100 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1731692442324 ""} { "Info" "ICUT_CUT_TM_OPINS" "27 " "Implemented 27 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1731692442324 ""} { "Info" "ICUT_CUT_TM_LCELLS" "70 " "Implemented 70 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1731692442324 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1731692442324 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 42 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 42 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4801 " "Peak virtual memory: 4801 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1731692442355 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 15 22:40:42 2024 " "Processing ended: Fri Nov 15 22:40:42 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1731692442355 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1731692442355 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1731692442355 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1731692442355 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1731692443812 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1731692443821 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 15 22:40:43 2024 " "Processing started: Fri Nov 15 22:40:43 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1731692443821 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1731692443821 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off VGA -c VGA " "Command: quartus_fit --read_settings_files=off --write_settings_files=off VGA -c VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1731692443821 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1731692443986 ""}
{ "Info" "0" "" "Project  = VGA" {  } {  } 0 0 "Project  = VGA" 0 0 "Fitter" 0 0 1731692443986 ""}
{ "Info" "0" "" "Revision = VGA" {  } {  } 0 0 "Revision = VGA" 0 0 "Fitter" 0 0 1731692443987 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1731692444155 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1731692444155 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "VGA 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"VGA\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1731692444162 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1731692444241 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1731692444241 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1731692444752 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1731692444794 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1731692444936 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "30 30 " "No exact pin location assignment(s) for 30 pins of 30 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1731692445459 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1731692459108 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 48 global CLKCTRL_G10 " "clk~inputCLKENA0 with 48 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1731692459298 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1731692459298 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1731692459298 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1731692459302 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1731692459303 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1731692459303 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1731692459304 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1731692459304 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1731692459304 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "VGA.sdc " "Synopsys Design Constraints File file not found: 'VGA.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1731692460013 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1731692460013 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1731692460015 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1731692460015 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1731692460016 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1731692460027 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1731692460028 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1731692460028 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:16 " "Fitter preparation operations ending: elapsed time is 00:00:16" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1731692460065 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1731692469958 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1731692470172 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:06 " "Fitter placement preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1731692476457 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1731692479071 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1731692481051 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1731692481052 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1731692482387 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X78_Y11 X89_Y22 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X78_Y11 to location X89_Y22" {  } { { "loc" "" { Generic "C:/Users/PC/Desktop/IC Design Course/DLD/XGA/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X78_Y11 to location X89_Y22"} { { 12 { 0 ""} 78 11 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1731692490062 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1731692490062 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1731692492138 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1731692492138 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1731692492140 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.43 " "Total time spent on timing analysis during the Fitter is 0.43 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1731692494430 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1731692494472 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1731692494886 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1731692494886 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1731692495306 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1731692498169 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/PC/Desktop/IC Design Course/DLD/XGA/output_files/VGA.fit.smsg " "Generated suppressed messages file C:/Users/PC/Desktop/IC Design Course/DLD/XGA/output_files/VGA.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1731692498583 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6277 " "Peak virtual memory: 6277 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1731692499107 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 15 22:41:39 2024 " "Processing ended: Fri Nov 15 22:41:39 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1731692499107 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:56 " "Elapsed time: 00:00:56" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1731692499107 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:22 " "Total CPU time (on all processors): 00:01:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1731692499107 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1731692499107 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1731692500678 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1731692500685 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 15 22:41:40 2024 " "Processing started: Fri Nov 15 22:41:40 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1731692500685 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1731692500685 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off VGA -c VGA " "Command: quartus_asm --read_settings_files=off --write_settings_files=off VGA -c VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1731692500685 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1731692501669 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1731692507732 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4842 " "Peak virtual memory: 4842 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1731692508287 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 15 22:41:48 2024 " "Processing ended: Fri Nov 15 22:41:48 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1731692508287 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1731692508287 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1731692508287 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1731692508287 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1731692509110 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1731692509960 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1731692509966 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 15 22:41:49 2024 " "Processing started: Fri Nov 15 22:41:49 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1731692509966 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1731692509966 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta VGA -c VGA " "Command: quartus_sta VGA -c VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1731692509967 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1731692510132 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1731692511247 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1731692511247 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731692511371 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731692511371 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "VGA.sdc " "Synopsys Design Constraints File file not found: 'VGA.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1731692512450 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1731692512450 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1731692512451 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1731692512451 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1731692512455 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1731692512455 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1731692512458 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1731692512470 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1731692512487 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1731692512487 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.855 " "Worst-case setup slack is -1.855" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731692512489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731692512489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.855             -91.793 clk  " "   -1.855             -91.793 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731692512489 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731692512489 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.225 " "Worst-case hold slack is 0.225" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731692512491 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731692512491 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.225               0.000 clk  " "    0.225               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731692512491 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731692512491 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1731692512493 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1731692512495 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731692512497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731692512497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -30.826 clk  " "   -0.394             -30.826 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731692512497 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731692512497 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1731692512510 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1731692512546 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1731692513544 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1731692513611 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1731692513615 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1731692513615 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.812 " "Worst-case setup slack is -1.812" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731692513616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731692513616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.812             -90.595 clk  " "   -1.812             -90.595 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731692513616 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731692513616 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.209 " "Worst-case hold slack is 0.209" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731692513619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731692513619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.209               0.000 clk  " "    0.209               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731692513619 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731692513619 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1731692513621 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1731692513623 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731692513625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731692513625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -32.799 clk  " "   -0.394             -32.799 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731692513625 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731692513625 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1731692513633 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1731692513789 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1731692514611 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1731692514677 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1731692514678 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1731692514678 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.597 " "Worst-case setup slack is -0.597" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731692514680 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731692514680 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.597             -24.023 clk  " "   -0.597             -24.023 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731692514680 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731692514680 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.132 " "Worst-case hold slack is 0.132" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731692514682 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731692514682 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.132               0.000 clk  " "    0.132               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731692514682 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731692514682 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1731692514684 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1731692514687 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.085 " "Worst-case minimum pulse width slack is -0.085" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731692514689 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731692514689 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.085              -4.801 clk  " "   -0.085              -4.801 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731692514689 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731692514689 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1731692514696 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1731692514967 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1731692514985 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1731692514985 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.483 " "Worst-case setup slack is -0.483" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731692514989 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731692514989 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.483             -18.789 clk  " "   -0.483             -18.789 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731692514989 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731692514989 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.121 " "Worst-case hold slack is 0.121" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731692514999 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731692514999 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.121               0.000 clk  " "    0.121               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731692514999 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731692514999 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1731692515008 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1731692515016 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.083 " "Worst-case minimum pulse width slack is -0.083" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731692515020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731692515020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.083              -4.701 clk  " "   -0.083              -4.701 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731692515020 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731692515020 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1731692517202 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1731692517202 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5120 " "Peak virtual memory: 5120 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1731692517245 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 15 22:41:57 2024 " "Processing ended: Fri Nov 15 22:41:57 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1731692517245 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1731692517245 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1731692517245 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1731692517245 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1731692518513 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1731692518521 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 15 22:41:58 2024 " "Processing started: Fri Nov 15 22:41:58 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1731692518521 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1731692518521 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off VGA -c VGA " "Command: quartus_eda --read_settings_files=off --write_settings_files=off VGA -c VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1731692518521 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1731692519707 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "VGA.vo C:/Users/PC/Desktop/IC Design Course/DLD/XGA/simulation/modelsim/ simulation " "Generated file VGA.vo in folder \"C:/Users/PC/Desktop/IC Design Course/DLD/XGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1731692519818 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4725 " "Peak virtual memory: 4725 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1731692519870 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 15 22:41:59 2024 " "Processing ended: Fri Nov 15 22:41:59 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1731692519870 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1731692519870 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1731692519870 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1731692519870 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 55 s " "Quartus Prime Full Compilation was successful. 0 errors, 55 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1731692520604 ""}
