

================================================================
== Vitis HLS Report for 'ClefiaF0Xor_125'
================================================================
* Date:           Tue Dec  6 19:10:57 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        CLEFIA_ip
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.750 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        8|        8|  80.000 ns|  80.000 ns|    4|    4|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    356|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        2|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|    245|    -|
|Register         |        -|    -|     166|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        2|    0|     166|    601|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +-------------+-------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory   |                Module               | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+-------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |clefia_s0_U  |ClefiaF0Xor_2_clefia_s0_ROM_AUTO_1R  |        1|  0|   0|    0|   256|    8|     1|         2048|
    |clefia_s1_U  |ClefiaF0Xor_2_clefia_s1_ROM_AUTO_1R  |        1|  0|   0|    0|   256|    8|     1|         2048|
    +-------------+-------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total        |                                     |        2|  0|   0|    0|   512|   16|     2|         4096|
    +-------------+-------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln121_67_fu_331_p2     |         +|   0|  0|  14|           7|           2|
    |add_ln121_68_fu_345_p2     |         +|   0|  0|  14|           7|           2|
    |add_ln121_fu_321_p2        |         +|   0|  0|  14|           7|           1|
    |select_ln131_52_fu_540_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln131_53_fu_582_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln131_54_fu_616_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln131_55_fu_658_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln131_56_fu_374_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln131_57_fu_416_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln131_58_fu_502_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln131_fu_460_p3     |    select|   0|  0|   8|           1|           8|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    |grp_fu_300_p2              |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_108_fu_690_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_109_fu_695_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_110_fu_700_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_111_fu_705_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_112_fu_718_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_113_fu_723_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_114_fu_728_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_115_fu_734_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_116_fu_758_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_117_fu_763_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_118_fu_768_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_119_fu_773_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_120_fu_786_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_121_fu_792_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_122_fu_797_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_123_fu_802_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_34_fu_436_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_56_fu_711_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_57_fu_739_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_58_fu_779_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_59_fu_807_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_fu_315_p2        |       xor|   0|  0|   8|           8|           8|
    |xor_ln132_52_fu_534_p2     |       xor|   0|  0|   8|           8|           4|
    |xor_ln132_53_fu_576_p2     |       xor|   0|  0|   8|           8|           4|
    |xor_ln132_54_fu_610_p2     |       xor|   0|  0|   8|           8|           4|
    |xor_ln132_55_fu_652_p2     |       xor|   0|  0|   8|           8|           4|
    |xor_ln132_56_fu_368_p2     |       xor|   0|  0|   8|           8|           4|
    |xor_ln132_57_fu_410_p2     |       xor|   0|  0|   8|           8|           4|
    |xor_ln132_58_fu_496_p2     |       xor|   0|  0|   8|           8|           4|
    |xor_ln132_fu_454_p2        |       xor|   0|  0|   8|           8|           4|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 356|         278|         287|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  25|          5|    1|          5|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |clefia_s0_address0       |  14|          3|    8|         24|
    |clefia_s1_address0       |  14|          3|    8|         24|
    |dst_address0             |  25|          5|    4|         20|
    |dst_address1             |  25|          5|    4|         20|
    |dst_d0                   |  20|          4|    8|         32|
    |dst_d1                   |  20|          4|    8|         32|
    |reg_295                  |   9|          2|    8|         16|
    |rk_address0              |  25|          5|    8|         40|
    |src_address0             |  25|          5|    4|         20|
    |src_address1             |  25|          5|    4|         20|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 245|         50|   67|        257|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+---+----+-----+-----------+
    |                 Name                 | FF| LUT| Bits| Const Bits|
    +--------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                             |  4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0_reg           |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1               |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2               |  1|   0|    1|          0|
    |reg_295                               |  8|   0|    8|          0|
    |reg_306                               |  8|   0|    8|          0|
    |rk_offset_read_reg_814                |  7|   0|    7|          0|
    |src_load_38_reg_861                   |  8|   0|    8|          0|
    |tmp_119_reg_954                       |  1|   0|    1|          0|
    |tmp_123_reg_975                       |  1|   0|    1|          0|
    |tmp_127_reg_897                       |  1|   0|    1|          0|
    |tmp_127_reg_897_pp0_iter1_reg         |  1|   0|    1|          0|
    |tmp_129_reg_928                       |  1|   0|    1|          0|
    |trunc_ln134_53_reg_949                |  7|   0|    7|          0|
    |trunc_ln134_55_reg_970                |  7|   0|    7|          0|
    |trunc_ln134_57_reg_892                |  7|   0|    7|          0|
    |trunc_ln134_57_reg_892_pp0_iter1_reg  |  7|   0|    7|          0|
    |trunc_ln134_58_reg_923                |  7|   0|    7|          0|
    |x_assign_23_reg_943                   |  8|   0|    8|          0|
    |x_assign_24_reg_964                   |  8|   0|    8|          0|
    |x_assign_25_reg_886                   |  8|   0|    8|          0|
    |x_assign_25_reg_886_pp0_iter1_reg     |  8|   0|    8|          0|
    |x_assign_s_reg_917                    |  8|   0|    8|          0|
    |xor_ln124_34_reg_902                  |  8|   0|    8|          0|
    |xor_ln124_reg_836                     |  8|   0|    8|          0|
    |z_16_reg_907                          |  8|   0|    8|          0|
    |z_17_reg_933                          |  8|   0|    8|          0|
    |z_18_reg_959                          |  8|   0|    8|          0|
    |z_reg_876                             |  8|   0|    8|          0|
    +--------------------------------------+---+----+-----+-----------+
    |Total                                 |166|   0|  166|          0|
    +--------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+-----------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+--------------+-----+-----+------------+-----------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  ClefiaF0Xor.125|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  ClefiaF0Xor.125|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  ClefiaF0Xor.125|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  ClefiaF0Xor.125|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  ClefiaF0Xor.125|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  ClefiaF0Xor.125|  return value|
|dst_address0  |  out|    4|   ap_memory|              dst|         array|
|dst_ce0       |  out|    1|   ap_memory|              dst|         array|
|dst_we0       |  out|    1|   ap_memory|              dst|         array|
|dst_d0        |  out|    8|   ap_memory|              dst|         array|
|dst_address1  |  out|    4|   ap_memory|              dst|         array|
|dst_ce1       |  out|    1|   ap_memory|              dst|         array|
|dst_we1       |  out|    1|   ap_memory|              dst|         array|
|dst_d1        |  out|    8|   ap_memory|              dst|         array|
|src_address0  |  out|    4|   ap_memory|              src|         array|
|src_ce0       |  out|    1|   ap_memory|              src|         array|
|src_q0        |   in|    8|   ap_memory|              src|         array|
|src_address1  |  out|    4|   ap_memory|              src|         array|
|src_ce1       |  out|    1|   ap_memory|              src|         array|
|src_q1        |   in|    8|   ap_memory|              src|         array|
|rk_address0   |  out|    8|   ap_memory|               rk|         array|
|rk_ce0        |  out|    1|   ap_memory|               rk|         array|
|rk_q0         |   in|    8|   ap_memory|               rk|         array|
|rk_offset     |   in|    7|     ap_none|        rk_offset|        scalar|
+--------------+-----+-----+------------+-----------------+--------------+

