[
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Buffer|Buffer>io_buffer_ready",
    "sources":[
      "~Buffer|Buffer>io_hash_ready"
    ]
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"."
  }
]