Info: Starting: Create simulation model
Info: qsys-generate "D:\Users\Legion\Quartus and Verilog\Verilog\Third year\6th semester\labs\lab9 - lab_PD2\lab_PD2\lab_PD2.qsys" --simulation=VERILOG --allow-mixed-language-simulation --output-directory="D:\Users\Legion\Quartus and Verilog\Verilog\Third year\6th semester\labs\lab9 - lab_PD2\lab_PD2\lab_PD2\simulation" --family="Cyclone IV E" --part=EP4CE6E22C8
Progress: Loading lab_PD2/lab_PD2.qsys
Progress: Reading input file
Progress: Adding MyST_sink [MyST_sink 1.0]
Progress: Parameterizing module MyST_sink
Progress: Adding MyST_source [MyST_source 1.0]
Progress: Parameterizing module MyST_source
Progress: Adding clk [clock_source 20.1]
Progress: Parameterizing module clk
Progress: Adding sc_fifo [altera_avalon_sc_fifo 20.1]
Progress: Parameterizing module sc_fifo
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: lab_PD2: Generating lab_PD2 "lab_PD2" for SIM_VERILOG
Info: MyST_sink: "lab_PD2" instantiated MyST_sink "MyST_sink"
Info: MyST_source: "lab_PD2" instantiated MyST_source "MyST_source"
Info: sc_fifo: "lab_PD2" instantiated altera_avalon_sc_fifo "sc_fifo"
Info: lab_PD2: Done "lab_PD2" with 4 modules, 4 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --spd="D:\Users\Legion\Quartus and Verilog\Verilog\Third year\6th semester\labs\lab9 - lab_PD2\lab_PD2\lab_PD2\lab_PD2.spd" --output-directory="D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab9 - lab_PD2/lab_PD2/lab_PD2/simulation/" --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=D:\Users\Legion\Quartus and Verilog\Verilog\Third year\6th semester\labs\lab9 - lab_PD2\lab_PD2\lab_PD2\lab_PD2.spd --output-directory=D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab9 - lab_PD2/lab_PD2/lab_PD2/simulation/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab9 - lab_PD2/lab_PD2/lab_PD2/simulation/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for VCS simulator in D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab9 - lab_PD2/lab_PD2/lab_PD2/simulation/ directory:
Info: 	synopsys/vcs/vcs_setup.sh
Info: Generating the following file(s) for VCSMX simulator in D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab9 - lab_PD2/lab_PD2/lab_PD2/simulation/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab9 - lab_PD2/lab_PD2/lab_PD2/simulation/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	3 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab9 - lab_PD2/lab_PD2/lab_PD2/simulation/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab9 - lab_PD2/lab_PD2/lab_PD2/simulation/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create Modelsim Project.
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate "D:\Users\Legion\Quartus and Verilog\Verilog\Third year\6th semester\labs\lab9 - lab_PD2\lab_PD2\lab_PD2.qsys" --block-symbol-file --output-directory="D:\Users\Legion\Quartus and Verilog\Verilog\Third year\6th semester\labs\lab9 - lab_PD2\lab_PD2\lab_PD2" --family="Cyclone IV E" --part=EP4CE6E22C8
Progress: Loading lab_PD2/lab_PD2.qsys
Progress: Reading input file
Progress: Adding MyST_sink [MyST_sink 1.0]
Progress: Parameterizing module MyST_sink
Progress: Adding MyST_source [MyST_source 1.0]
Progress: Parameterizing module MyST_source
Progress: Adding clk [clock_source 20.1]
Progress: Parameterizing module clk
Progress: Adding sc_fifo [altera_avalon_sc_fifo 20.1]
Progress: Parameterizing module sc_fifo
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate "D:\Users\Legion\Quartus and Verilog\Verilog\Third year\6th semester\labs\lab9 - lab_PD2\lab_PD2\lab_PD2.qsys" --synthesis=VERILOG --output-directory="D:\Users\Legion\Quartus and Verilog\Verilog\Third year\6th semester\labs\lab9 - lab_PD2\lab_PD2\lab_PD2\synthesis" --family="Cyclone IV E" --part=EP4CE6E22C8
Progress: Loading lab_PD2/lab_PD2.qsys
Progress: Reading input file
Progress: Adding MyST_sink [MyST_sink 1.0]
Progress: Parameterizing module MyST_sink
Progress: Adding MyST_source [MyST_source 1.0]
Progress: Parameterizing module MyST_source
Progress: Adding clk [clock_source 20.1]
Progress: Parameterizing module clk
Progress: Adding sc_fifo [altera_avalon_sc_fifo 20.1]
Progress: Parameterizing module sc_fifo
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: lab_PD2: Generating lab_PD2 "lab_PD2" for QUARTUS_SYNTH
Info: MyST_sink: "lab_PD2" instantiated MyST_sink "MyST_sink"
Info: MyST_source: "lab_PD2" instantiated MyST_source "MyST_source"
Info: sc_fifo: "lab_PD2" instantiated altera_avalon_sc_fifo "sc_fifo"
Info: lab_PD2: Done "lab_PD2" with 4 modules, 4 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
