INFO-FLOW: Workspace /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1 opened at Tue Jul 17 12:40:46 EDT 2018
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed medium 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute     source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xc7z020clg484-1 
Execute       add_library xilinx/zynq/zynq:xc7z020:clg484:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.15 sec.
Execute   set_part xc7z020clg484-1 -tool vivado 
Execute     add_library xilinx/zynq/zynq:xc7z020:clg484:-1 
Execute       get_default_platform 
Execute       license_isbetapart xc7z020 
Command       license_isbetapart done; error code: 1; 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed slow 
Execute     add_library xilinx/zynq/zynq_fpv6 
Execute       get_default_platform 
Execute     get_default_platform 
Execute   create_clock -period 10 -name default 
Execute   csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -lm 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -lm=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'samplefunction.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling samplefunction.cpp as C++
Execute       get_default_platform 
Execute       is_encrypted samplefunction.cpp 
Execute       get_default_platform 
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/home/rhein/Desktop/CP210/vivado/Vivado/2018.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "samplefunction.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/autopilot" -I "/home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "/home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/samplefunction.pp.0.cpp" 
INFO-FLOW: exec /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E samplefunction.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/autopilot -I /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/samplefunction.pp.0.cpp
Command       clang done; 1.05 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/home/rhein/Desktop/CP210/vivado/Vivado/2018.2/lnx64/tools/gcc" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/autopilot" -I "/home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "/home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/samplefunction.pp.0.cpp"  -o "/home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/lnx64/tools/gcc -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/autopilot -I /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/samplefunction.pp.0.cpp -o /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/useless.bc
Command       clang done; 2.44 sec.
INFO-FLOW: GCC PP time: 3 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/samplefunction.pp.0.cpp std=gnu++98 -directive=/home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/samplefunction.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 2.62 sec.
INFO-FLOW: CDT Preprocessing with tidy-3.1...
Execute       tidy_31 xilinx-directive2pragma /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/samplefunction.pp.0.cpp std=gnu++98 -directive=/home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/solution1.json 
INFO-FLOW: exec /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/solution1.json -quiet -fix-errors /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/samplefunction.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 2.6 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/xilinx-dataflow-lawyer.samplefunction.pp.0.cpp.diag.yml /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/samplefunction.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/xilinx-dataflow-lawyer.samplefunction.pp.0.cpp.out.log 2> /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/xilinx-dataflow-lawyer.samplefunction.pp.0.cpp.err.log 
Command       ap_eval done; 1.77 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/samplefunction.pp.0.cpp std=gnu++98 
INFO-FLOW: exec /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer -quiet -fix-errors /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/samplefunction.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: exec /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/samplefunction.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 6.72 sec.
INFO-FLOW: tidy-3.1 time 11 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/samplefunction.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/samplefunction.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 4.03 sec.
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/home/rhein/Desktop/CP210/vivado/Vivado/2018.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "/home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/samplefunction.pragma.1.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/autopilot" -I "/home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "/home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/samplefunction.pragma.2.cpp" 
INFO-FLOW: exec /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/samplefunction.pragma.1.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/autopilot -I /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/samplefunction.pragma.2.cpp
Command       clang done; 1.04 sec.
Execute       get_default_platform 
INFO-FLOW: Processing labels
Execute       clang -src /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/samplefunction.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/samplefunction.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/autopilot" -I "/home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "/home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/samplefunction.bc" 
INFO-FLOW: exec /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/samplefunction.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/autopilot -I /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/samplefunction.bc
Command       clang done; 2.45 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/samplefunction.g.bc -hls-opt -except-internalize convert -L/home/rhein/Desktop/CP210/vivado/Vivado/2018.2/lnx64/lib -lhlsm -lhlsmc++ -o /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/a.g 
Command       llvm-ld done; 1.83 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 367.547 ; gain = 0.148 ; free physical = 1177 ; free virtual = 24063
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 367.547 ; gain = 0.148 ; free physical = 1177 ; free virtual = 24063
Execute       ::config_rtl 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/a.pp.bc -o /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/a.pp.0.bc -f 
Command         transform done; 0.47 sec.
Execute         llvm-ld /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/home/rhein/Desktop/CP210/vivado/Vivado/2018.2/lnx64/lib -lfloatconversion -o /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/a.g.0 
Command         llvm-ld done; 1.58 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top convert -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/a.g.0.bc -o /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<58, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'range_redux_payne_hanek_hotbm<29, float, 29, 29>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:529).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<29, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'range_redux_payne_hanek_hotbm<29, float, 29, 29>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:531).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<29, 0, false, (ap_q_mode)0, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<29, 0, false, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>.1' ().
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<29, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'scaled_fixed2ieee<29, 1>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_float_utils.h:314).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<43, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>=' into 'cordic_::atan2_generic<float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:719).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<43, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'cordic_::cordic_circ_v1<42, 1, 0, 0, 43, 4, 40, 1>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:185).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<43, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'cordic_::cordic_circ_v1<42, 1, 0, 0, 43, 4, 40, 1>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:183).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<40, 1, true, (ap_q_mode)0, (ap_o_mode)3, 0>::quantization_adjust' into 'ap_fixed_base<40, 1, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base<128, 2, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [XFORM 203-603] Inlining function 'cordic_::cordic_circ_v1<42, 1, 0, 0, 43, 4, 40, 1>' into 'cordic_::atan2_generic<float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:724).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<40, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'cordic_::atan2_generic<float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:726).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<55, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'cordic_apfixed::doublecordic_apfixed<55, 3, 0, 32>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:188).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<55, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'cordic_apfixed::doublecordic_apfixed<55, 3, 0, 32>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:171).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<55, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'cordic_apfixed::doublecordic_apfixed<55, 3, 0, 32>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:170).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<55, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'cordic_apfixed::doublecordic_apfixed<55, 3, 0, 32>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:169).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<55, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'cordic_apfixed::doublecordic_apfixed<55, 3, 0, 32>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:168).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<55, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'cordic_apfixed::doublecordic_apfixed<55, 3, 0, 32>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:194).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<55, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'asin_acos_approx::generic_asin<float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_asin_acos.h:126).
Command         transform done; 1.34 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 566.578 ; gain = 199.180 ; free physical = 977 ; free virtual = 23890
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/a.g.1.bc -o /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'range_redux_payne_hanek_hotbm<29, float, 29, 29>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:466) automatically.
INFO: [XFORM 203-602] Inlining function 'table_lookup_4oPi_hotbm<23, 29>' into 'range_redux_payne_hanek_hotbm<29, float, 29, 29>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:492) automatically.
INFO: [XFORM 203-602] Inlining function 'clz<29, 58, 0>' into 'range_redux_payne_hanek_hotbm<29, float, 29, 29>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:520) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:311) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:332) automatically.
INFO: [XFORM 203-602] Inlining function 'clz' into 'scaled_fixed2ieee<29, 1>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_float_utils.h:306) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::set_mantissa' into 'scaled_fixed2ieee<29, 1>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_float_utils.h:339) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'scaled_fixed2ieee<29, 1>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_float_utils.h:341) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::value_list<float>::sin_or_cos_approximation<29, 29>' into 'hotbm_::sin_or_cos<float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:276) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'hotbm_::sin_or_cos<float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:313) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::cos' into 'hls::hotbm::cos' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmfloat.cpp:12) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::hotbm::cos' into 'hls::cosf' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmfloat.cpp:44) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::sin' into 'hls::hotbm::sin' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmfloat.cpp:9) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::hotbm::sin' into 'hls::sinf' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmfloat.cpp:41) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sinf' into 'spherical2cartesian' (samplefunction.cpp:16) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::cosf' into 'spherical2cartesian' (samplefunction.cpp:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_nan<float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_nan.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_copysign<float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'generic_abs<float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_abs.h:13) automatically.
INFO: [XFORM 203-602] Inlining function 'cordic_::atan_traits<float>::div' into 'cordic_::atan2_generic<float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:684) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'cordic_::atan2_generic<float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:715) automatically.
INFO: [XFORM 203-602] Inlining function 'cordic_::addsub<0, 0, ap_fixed<43, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<43, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >' into 'cordic_::atan2_generic<float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:184->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:724) automatically.
INFO: [XFORM 203-602] Inlining function 'cordic_::addsub<0, 0, ap_fixed<43, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<43, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, bool>' into 'cordic_::atan2_generic<float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:186->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:724) automatically.
INFO: [XFORM 203-602] Inlining function 'cordic_::addsub<0, 0, ap_fixed<40, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<40, 1, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_uint<1> >' into 'cordic_::atan2_generic<float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:188->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:724) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'cordic_::atan2_cordic_Q1<float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:739) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'cordic_::atan2_cordic_Q1<float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:740) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<float>' into 'cordic_::atan2_cordic<float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:752) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_nan<float>' into 'cordic_::atan2_cordic<float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:753) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'cordic_::atan2_cordic<float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:757) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<float>' into 'cordic_::atan2_cordic<float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:789) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_abs<float>' into 'cordic_::atan2_cordic<float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:809) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::atan2' into 'hls::atan2f' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:10) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_nan<float>' into 'asin_acos_approx::generic_asin<float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_asin_acos.h:99) automatically.
INFO: [XFORM 203-602] Inlining function 'asin_acos_approx::generic_acos<float>' into 'asin_acos_approx::acos' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_asinacos_float.cpp:41) automatically.
INFO: [XFORM 203-602] Inlining function 'asin_acos_approx::acos' into 'hls::acos' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/acosfloat.cpp:6) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::acos' into 'hls::acosf' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/acosfloat.cpp:10) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::atan2f' into 'cartesian2coordinates' (samplefunction.cpp:51) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::acosf' into 'cartesian2coordinates' (samplefunction.cpp:57) automatically.
INFO: [XFORM 203-602] Inlining function 'spherical2coordinates' into 'cartesian2coordinates' (samplefunction.cpp:59) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:475) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'generic_copysign<double>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<double>' into 'generic_fabs<double>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_fabs.h:12) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_fabs<double>' into 'fabs' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/fabsdouble.cpp:7) automatically.
INFO: [XFORM 203-602] Inlining function 'fabs' into 'convert_xyz_to_cube_uv' (samplefunction.cpp:91) automatically.
INFO: [XFORM 203-602] Inlining function 'findPixel' into 'convert_xyz_to_cube_uv' (samplefunction.cpp:166) automatically.
INFO: [XFORM 203-602] Inlining function 'toRadian' into 'convert' (samplefunction.cpp:176) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::cosf' into 'convert' (samplefunction.cpp:182) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sinf' into 'convert' (samplefunction.cpp:182) automatically.
INFO: [XFORM 203-602] Inlining function 'spherical2cartesian' into 'convert' (samplefunction.cpp:208) automatically.
INFO: [XFORM 203-602] Inlining function 'cartesian2coordinates' into 'convert' (samplefunction.cpp:220) automatically.
Command         transform done; 0.7 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_float_utils.h:296: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
Command         transform done; 0.33 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 691.934 ; gain = 324.535 ; free physical = 887 ; free virtual = 23810
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/a.g.1.bc to /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -clib-intrinsic-prepare -dce -func-buffer -dce -array-normalize -func-legal -instcombine -gvn -constprop -dce -ptrArgReplace -mem2reg -instcombine -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -instcombine -dce -global-constprop -deadargelim -mem2reg -instcombine -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -instcombine -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -inst-simplify -dce -norm-name -function-inline -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/a.o.1.bc -o /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'scaled_fixed2ieee<29, 1>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_float_utils.h:281).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'cordic_apfixed::doublecordic_apfixed<55, 3, 0, 32>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:129).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:135) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'cordic_::atan2_generic<float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:672).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_float_utils.h:294) in function 'scaled_fixed2ieee<29, 1>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_float_utils.h:305) in function 'scaled_fixed2ieee<29, 1>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_float_utils.h:312) in function 'scaled_fixed2ieee<29, 1>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:135) in function 'cordic_apfixed::doublecordic_apfixed<55, 3, 0, 32>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:162) in function 'cordic_::atan2_generic<float>' completely.
INFO: [XFORM 203-102] Partitioning array 'out_bits.V' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_float_utils.h:293) automatically.
INFO: [XFORM 203-102] Partitioning array 'c' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_float_utils.h:304) automatically.
INFO: [XFORM 203-102] Partitioning array 'matrix.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'matrix.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'matrix.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'rot_y' (samplefunction.cpp:181) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'rot_z' (samplefunction.cpp:187) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'rot_y.0' (samplefunction.cpp:181) automatically.
INFO: [XFORM 203-102] Partitioning array 'rot_y.1' (samplefunction.cpp:181) automatically.
INFO: [XFORM 203-102] Partitioning array 'rot_y.2' (samplefunction.cpp:181) automatically.
INFO: [XFORM 203-102] Partitioning array 'rot_z.0' (samplefunction.cpp:187) automatically.
INFO: [XFORM 203-102] Partitioning array 'rot_z.1' (samplefunction.cpp:187) automatically.
INFO: [XFORM 203-102] Partitioning array 'rot_z.2' (samplefunction.cpp:187) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'p1' (samplefunction.cpp:195) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'p2' (samplefunction.cpp:196) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'p3' (samplefunction.cpp:197) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'res' (samplefunction.cpp:198) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'swap_table.1'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'swap_table'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'neg_sin_table'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'neg_cos_table'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'p1' (samplefunction.cpp:195) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'p2' (samplefunction.cpp:196) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'p3' (samplefunction.cpp:197) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res' (samplefunction.cpp:198) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'range_redux_payne_hanek_hotbm<29, float, 29, 29>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:466) automatically.
INFO: [XFORM 203-602] Inlining function 'table_lookup_4oPi_hotbm<23, 29>' into 'range_redux_payne_hanek_hotbm<29, float, 29, 29>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:492) automatically.
INFO: [XFORM 203-602] Inlining function 'clz<29, 58, 0>' into 'range_redux_payne_hanek_hotbm<29, float, 29, 29>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:520) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:311) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:332) automatically.
INFO: [XFORM 203-602] Inlining function 'clz' into 'scaled_fixed2ieee<29, 1>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_float_utils.h:306) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::set_mantissa' into 'scaled_fixed2ieee<29, 1>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_float_utils.h:339) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'scaled_fixed2ieee<29, 1>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_float_utils.h:341) automatically.
INFO: [XFORM 203-602] Inlining function 'range_redux_payne_hanek_hotbm<29, float, 29, 29>' into 'hotbm_::sin_or_cos<float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:265) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::value_list<float>::sin_or_cos_approximation<29, 29>' into 'hotbm_::sin_or_cos<float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:276) automatically.
INFO: [XFORM 203-602] Inlining function 'scaled_fixed2ieee<29, 1>' into 'hotbm_::sin_or_cos<float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:278) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'hotbm_::sin_or_cos<float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:313) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::cos' into 'hls::hotbm::cos' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmfloat.cpp:12) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::hotbm::cos' into 'hls::cosf' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmfloat.cpp:44) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::sin' into 'hls::hotbm::sin' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmfloat.cpp:9) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::hotbm::sin' into 'hls::sinf' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmfloat.cpp:41) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sinf' into 'spherical2cartesian' (samplefunction.cpp:16) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::cosf' into 'spherical2cartesian' (samplefunction.cpp:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_nan<float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_nan.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_copysign<float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'generic_abs<float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_abs.h:13) automatically.
INFO: [XFORM 203-602] Inlining function 'cordic_::atan_traits<float>::div' into 'cordic_::atan2_generic<float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:684) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'cordic_::atan2_generic<float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:715) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'cordic_::atan2_cordic_Q1<float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:739) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'cordic_::atan2_cordic_Q1<float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:740) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<float>' into 'cordic_::atan2_cordic<float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:752) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_nan<float>' into 'cordic_::atan2_cordic<float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:753) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'cordic_::atan2_cordic<float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:757) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'cordic_::atan2_cordic<float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:758) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'cordic_::atan2_cordic<float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:758) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<float>' into 'cordic_::atan2_cordic<float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:789) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_abs<float>' into 'cordic_::atan2_cordic<float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:809) automatically.
INFO: [XFORM 203-602] Inlining function 'cordic_::atan2_cordic_Q1<float>' into 'cordic_::atan2_cordic<float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:811) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::atan2' into 'hls::atan2f' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:10) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_nan<float>' into 'asin_acos_approx::generic_asin<float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_asin_acos.h:99) automatically.
INFO: [XFORM 203-602] Inlining function 'asin_acos_approx::generic_acos<float>' into 'asin_acos_approx::acos' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_asinacos_float.cpp:41) automatically.
INFO: [XFORM 203-602] Inlining function 'asin_acos_approx::acos' into 'hls::acos' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/acosfloat.cpp:6) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::acos' into 'hls::acosf' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/acosfloat.cpp:10) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::atan2f' into 'cartesian2coordinates' (samplefunction.cpp:51) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::acosf' into 'cartesian2coordinates' (samplefunction.cpp:57) automatically.
INFO: [XFORM 203-602] Inlining function 'spherical2coordinates' into 'cartesian2coordinates' (samplefunction.cpp:59) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:475) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'generic_copysign<double>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<double>' into 'generic_fabs<double>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_fabs.h:12) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_fabs<double>' into 'fabs' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/fabsdouble.cpp:7) automatically.
INFO: [XFORM 203-602] Inlining function 'fabs' into 'convert_xyz_to_cube_uv' (samplefunction.cpp:91) automatically.
INFO: [XFORM 203-602] Inlining function 'findPixel' into 'convert_xyz_to_cube_uv' (samplefunction.cpp:166) automatically.
INFO: [XFORM 203-602] Inlining function 'toRadian' into 'convert' (samplefunction.cpp:176) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::cosf' into 'convert' (samplefunction.cpp:182) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sinf' into 'convert' (samplefunction.cpp:182) automatically.
INFO: [XFORM 203-602] Inlining function 'spherical2cartesian' into 'convert' (samplefunction.cpp:208) automatically.
INFO: [XFORM 203-602] Inlining function 'matrixMultiplication' into 'convert' (samplefunction.cpp:212) automatically.
INFO: [XFORM 203-602] Inlining function 'cartesian2coordinates' into 'convert' (samplefunction.cpp:220) automatically.
Command         transform done; 2.34 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:235:18) to (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:313:12) in function 'hotbm_::sin_or_cos<float>'... converting 15 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:131:45) in function 'cordic_apfixed::doublecordic_apfixed<55, 3, 0, 32>'... converting 248 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:712:17) to (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:726:12) in function 'cordic_::atan2_generic<float>'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:726:12) to (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:726:12) in function 'cordic_::atan2_generic<float>'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (samplefunction.cpp:89:35) to (samplefunction.cpp:167:1) in function 'convert_xyz_to_cube_uv'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (samplefunction.cpp:202:42) to (samplefunction.cpp:218:5) in function 'convert'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_asin_acos.h:79:20) to (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_asin_acos.h:98:5) in function 'asin_acos_approx::generic_asin<float>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_asin_acos.h:131:8) to (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_asin_acos.h:134:5) in function 'asin_acos_approx::generic_asin<float>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_asin_acos.h:123:29) to (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_asin_acos.h:126:50) in function 'asin_acos_approx::generic_asin<float>'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_asin_acos.h:126:50) to (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_asin_acos.h:126:50) in function 'asin_acos_approx::generic_asin<float>'... converting 4 basic blocks.
INFO: [XFORM 203-602] Inlining function 'convert_xyz_to_cube_uv' into 'convert' (samplefunction.cpp:224) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'cordic_apfixed::doublecordic_apfixed<55, 3, 0, 32>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:131)...51 expression(s) balanced.
Command         transform done; 1.39 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 831.402 ; gain = 464.004 ; free physical = 747 ; free virtual = 23684
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -instcombine -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -bitwidth -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -dead-allocation-elimination -cdfg-build /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/a.o.2.bc -o /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (samplefunction.cpp:200:19) in function 'convert'.
WARNING: [XFORM 203-631] Renaming function 'hotbm_::sin_or_cos<float>' to 'sin_or_cos<float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:235)
WARNING: [XFORM 203-631] Renaming function 'cordic_apfixed::doublecordic_apfixed<55, 3, 0, 32>' to 'doublecordic_apfixed' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152:13)
WARNING: [XFORM 203-631] Renaming function 'cordic_::atan2_generic<float>' to 'atan2_generic<float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:672)
WARNING: [XFORM 203-631] Renaming function 'cordic_::atan2_cordic<float>' to 'atan2_cordic<float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:749)
WARNING: [XFORM 203-631] Renaming function 'cordic_::addsub<0, 0, ap_fixed<43, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<43, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, bool>' to 'addsub' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:122:5)
WARNING: [XFORM 203-631] Renaming function 'cordic_::addsub<0, 0, ap_fixed<43, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<43, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >' to 'addsub.1' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:122:5)
WARNING: [XFORM 203-631] Renaming function 'cordic_::addsub<0, 0, ap_fixed<40, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<40, 1, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_uint<1> >' to 'addsub.2' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:122:5)
WARNING: [XFORM 203-631] Renaming function 'asin_acos_approx::generic_asin<float>' to 'generic_asin<float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_asin_acos.h:79)
Command         transform done; 2.74 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 959.402 ; gain = 592.004 ; free physical = 640 ; free virtual = 23580
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 10.9 sec.
Command     elaborate done; 37.77 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'convert' ...
Execute       ap_set_top_model convert 
WARNING: [SYN 201-103] Legalizing function name 'sin_or_cos<float>' to 'sin_or_cos_float_s'.
WARNING: [SYN 201-103] Legalizing function name 'addsub.1' to 'addsub_1'.
WARNING: [SYN 201-103] Legalizing function name 'addsub.2' to 'addsub_2'.
WARNING: [SYN 201-103] Legalizing function name 'atan2_generic<float>' to 'atan2_generic_float_s'.
WARNING: [SYN 201-103] Legalizing function name 'atan2_cordic<float>' to 'atan2_cordic_float_s'.
WARNING: [SYN 201-103] Legalizing function name 'generic_asin<float>' to 'generic_asin_float_s'.
Execute       get_model_list convert -filter all-wo-channel -topdown 
Execute       preproc_iomode -model convert 
Execute       preproc_iomode -model generic_asin<float> 
Execute       preproc_iomode -model doublecordic_apfixed 
Execute       preproc_iomode -model atan2_cordic<float> 
Execute       preproc_iomode -model atan2_generic<float> 
Execute       preproc_iomode -model addsub.2 
Execute       preproc_iomode -model addsub 
Execute       preproc_iomode -model addsub.1 
Execute       preproc_iomode -model sin_or_cos<float> 
Execute       get_model_list convert -filter all-wo-channel 
INFO-FLOW: Model list for configure: sin_or_cos<float> addsub.1 addsub addsub.2 atan2_generic<float> atan2_cordic<float> doublecordic_apfixed generic_asin<float> convert
INFO-FLOW: Configuring Module : sin_or_cos<float> ...
Execute       set_default_model sin_or_cos<float> 
Execute       apply_spec_resource_limit sin_or_cos<float> 
INFO-FLOW: Configuring Module : addsub.1 ...
Execute       set_default_model addsub.1 
Execute       apply_spec_resource_limit addsub.1 
INFO-FLOW: Configuring Module : addsub ...
Execute       set_default_model addsub 
Execute       apply_spec_resource_limit addsub 
INFO-FLOW: Configuring Module : addsub.2 ...
Execute       set_default_model addsub.2 
Execute       apply_spec_resource_limit addsub.2 
INFO-FLOW: Configuring Module : atan2_generic<float> ...
Execute       set_default_model atan2_generic<float> 
Execute       apply_spec_resource_limit atan2_generic<float> 
INFO-FLOW: Configuring Module : atan2_cordic<float> ...
Execute       set_default_model atan2_cordic<float> 
Execute       apply_spec_resource_limit atan2_cordic<float> 
INFO-FLOW: Configuring Module : doublecordic_apfixed ...
Execute       set_default_model doublecordic_apfixed 
Execute       apply_spec_resource_limit doublecordic_apfixed 
INFO-FLOW: Configuring Module : generic_asin<float> ...
Execute       set_default_model generic_asin<float> 
Execute       apply_spec_resource_limit generic_asin<float> 
INFO-FLOW: Configuring Module : convert ...
Execute       set_default_model convert 
Execute       apply_spec_resource_limit convert 
INFO-FLOW: Model list for preprocess: sin_or_cos<float> addsub.1 addsub addsub.2 atan2_generic<float> atan2_cordic<float> doublecordic_apfixed generic_asin<float> convert
INFO-FLOW: Preprocessing Module: sin_or_cos<float> ...
Execute       set_default_model sin_or_cos<float> 
Execute       cdfg_preprocess -model sin_or_cos<float> 
Execute       rtl_gen_preprocess sin_or_cos<float> 
INFO-FLOW: Preprocessing Module: addsub.1 ...
Execute       set_default_model addsub.1 
Execute       cdfg_preprocess -model addsub.1 
Execute       rtl_gen_preprocess addsub.1 
INFO-FLOW: Preprocessing Module: addsub ...
Execute       set_default_model addsub 
Execute       cdfg_preprocess -model addsub 
Execute       rtl_gen_preprocess addsub 
INFO-FLOW: Preprocessing Module: addsub.2 ...
Execute       set_default_model addsub.2 
Execute       cdfg_preprocess -model addsub.2 
Execute       rtl_gen_preprocess addsub.2 
INFO-FLOW: Preprocessing Module: atan2_generic<float> ...
Execute       set_default_model atan2_generic<float> 
Execute       cdfg_preprocess -model atan2_generic<float> 
Execute       rtl_gen_preprocess atan2_generic<float> 
INFO-FLOW: Preprocessing Module: atan2_cordic<float> ...
Execute       set_default_model atan2_cordic<float> 
Execute       cdfg_preprocess -model atan2_cordic<float> 
Execute       rtl_gen_preprocess atan2_cordic<float> 
INFO-FLOW: Preprocessing Module: doublecordic_apfixed ...
Execute       set_default_model doublecordic_apfixed 
Execute       cdfg_preprocess -model doublecordic_apfixed 
Execute       rtl_gen_preprocess doublecordic_apfixed 
INFO-FLOW: Preprocessing Module: generic_asin<float> ...
Execute       set_default_model generic_asin<float> 
Execute       cdfg_preprocess -model generic_asin<float> 
Execute       rtl_gen_preprocess generic_asin<float> 
INFO-FLOW: Preprocessing Module: convert ...
Execute       set_default_model convert 
Execute       cdfg_preprocess -model convert 
Execute       rtl_gen_preprocess convert 
INFO-FLOW: Model list for synthesis: sin_or_cos<float> addsub.1 addsub addsub.2 atan2_generic<float> atan2_cordic<float> doublecordic_apfixed generic_asin<float> convert
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sin_or_cos_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model sin_or_cos<float> 
Execute       schedule -model sin_or_cos<float> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sin_or_cos<float>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 16.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.15 sec.
INFO: [HLS 200-111]  Elapsed time: 38.32 seconds; current allocated memory: 510.416 MB.
Execute       report -o /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/sin_or_cos_float_s.verbose.sched.rpt -verbose -f 
Execute       db_write -o /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/sin_or_cos_float_s.sched.adb -f 
INFO-FLOW: Finish scheduling sin_or_cos<float>.
Execute       set_default_model sin_or_cos<float> 
Execute       bind -model sin_or_cos<float> 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=sin_or_cos<float>
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 511.109 MB.
Execute       report -o /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/sin_or_cos_float_s.verbose.bind.rpt -verbose -f 
Command       report done; 0.13 sec.
Execute       db_write -o /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/sin_or_cos_float_s.bind.adb -f 
INFO-FLOW: Finish binding sin_or_cos<float>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'addsub_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model addsub.1 
Execute       schedule -model addsub.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'addsub.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 511.282 MB.
Execute       report -o /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/addsub_1.verbose.sched.rpt -verbose -f 
Execute       db_write -o /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/addsub_1.sched.adb -f 
INFO-FLOW: Finish scheduling addsub.1.
Execute       set_default_model addsub.1 
Execute       bind -model addsub.1 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=addsub.1
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 511.329 MB.
Execute       report -o /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/addsub_1.verbose.bind.rpt -verbose -f 
Execute       db_write -o /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/addsub_1.bind.adb -f 
INFO-FLOW: Finish binding addsub.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'addsub' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model addsub 
Execute       schedule -model addsub 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'addsub'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 511.388 MB.
Execute       report -o /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/addsub.verbose.sched.rpt -verbose -f 
Execute       db_write -o /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/addsub.sched.adb -f 
INFO-FLOW: Finish scheduling addsub.
Execute       set_default_model addsub 
Execute       bind -model addsub 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=addsub
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 511.435 MB.
Execute       report -o /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/addsub.verbose.bind.rpt -verbose -f 
Execute       db_write -o /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/addsub.bind.adb -f 
INFO-FLOW: Finish binding addsub.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'addsub_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model addsub.2 
Execute       schedule -model addsub.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'addsub.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 511.530 MB.
Execute       report -o /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/addsub_2.verbose.sched.rpt -verbose -f 
Execute       db_write -o /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/addsub_2.sched.adb -f 
INFO-FLOW: Finish scheduling addsub.2.
Execute       set_default_model addsub.2 
Execute       bind -model addsub.2 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=addsub.2
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 511.578 MB.
Execute       report -o /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/addsub_2.verbose.bind.rpt -verbose -f 
Execute       db_write -o /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/addsub_2.bind.adb -f 
INFO-FLOW: Finish binding addsub.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'atan2_generic_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model atan2_generic<float> 
Execute       schedule -model atan2_generic<float> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'atan2_generic<float>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 44.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.48 sec.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 513.506 MB.
Execute       report -o /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/atan2_generic_float_s.verbose.sched.rpt -verbose -f 
Command       report done; 0.14 sec.
Execute       db_write -o /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/atan2_generic_float_s.sched.adb -f 
Command       db_write done; 0.12 sec.
INFO-FLOW: Finish scheduling atan2_generic<float>.
Execute       set_default_model atan2_generic<float> 
Execute       bind -model atan2_generic<float> 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=atan2_generic<float>
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.25 sec.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 516.105 MB.
Execute       report -o /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/atan2_generic_float_s.verbose.bind.rpt -verbose -f 
Command       report done; 0.67 sec.
Execute       db_write -o /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/atan2_generic_float_s.bind.adb -f 
Command       db_write done; 0.12 sec.
INFO-FLOW: Finish binding atan2_generic<float>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'atan2_cordic_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model atan2_cordic<float> 
Execute       schedule -model atan2_cordic<float> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'atan2_cordic<float>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 57.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.87 seconds; current allocated memory: 518.180 MB.
Execute       report -o /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/atan2_cordic_float_s.verbose.sched.rpt -verbose -f 
Execute       db_write -o /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/atan2_cordic_float_s.sched.adb -f 
INFO-FLOW: Finish scheduling atan2_cordic<float>.
Execute       set_default_model atan2_cordic<float> 
Execute       bind -model atan2_cordic<float> 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=atan2_cordic<float>
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.22 sec.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 519.089 MB.
Execute       report -o /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/atan2_cordic_float_s.verbose.bind.rpt -verbose -f 
Command       report done; 0.62 sec.
Execute       db_write -o /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/atan2_cordic_float_s.bind.adb -f 
INFO-FLOW: Finish binding atan2_cordic<float>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'doublecordic_apfixed' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model doublecordic_apfixed 
Execute       schedule -model doublecordic_apfixed 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'doublecordic_apfixed'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 53.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.6 sec.
INFO: [HLS 200-111]  Elapsed time: 2.26 seconds; current allocated memory: 523.567 MB.
Execute       report -o /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/doublecordic_apfixed.verbose.sched.rpt -verbose -f 
Command       report done; 0.36 sec.
Execute       db_write -o /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/doublecordic_apfixed.sched.adb -f 
Command       db_write done; 0.21 sec.
INFO-FLOW: Finish scheduling doublecordic_apfixed.
Execute       set_default_model doublecordic_apfixed 
Execute       bind -model doublecordic_apfixed 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=doublecordic_apfixed
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.47 sec.
INFO: [HLS 200-111]  Elapsed time: 1.04 seconds; current allocated memory: 528.385 MB.
Execute       report -o /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/doublecordic_apfixed.verbose.bind.rpt -verbose -f 
Command       report done; 1.29 sec.
Execute       db_write -o /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/doublecordic_apfixed.bind.adb -f 
Command       db_write done; 0.21 sec.
INFO-FLOW: Finish binding doublecordic_apfixed.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generic_asin_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model generic_asin<float> 
Execute       schedule -model generic_asin<float> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'generic_asin<float>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 66.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.59 seconds; current allocated memory: 530.185 MB.
Execute       report -o /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/generic_asin_float_s.verbose.sched.rpt -verbose -f 
Execute       db_write -o /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/generic_asin_float_s.sched.adb -f 
INFO-FLOW: Finish scheduling generic_asin<float>.
Execute       set_default_model generic_asin<float> 
Execute       bind -model generic_asin<float> 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=generic_asin<float>
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.34 sec.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 531.090 MB.
Execute       report -o /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/generic_asin_float_s.verbose.bind.rpt -verbose -f 
Command       report done; 1 sec.
Execute       db_write -o /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/generic_asin_float_s.bind.adb -f 
INFO-FLOW: Finish binding generic_asin<float>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convert' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model convert 
Execute       schedule -model convert 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'select' operation ('i_mid2', samplefunction.cpp:202) and 'fadd' operation ('i', samplefunction.cpp:231).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('j', samplefunction.cpp:210) and 'fadd' operation ('j', samplefunction.cpp:210).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'select' operation ('i_mid2', samplefunction.cpp:202) and 'fadd' operation ('i', samplefunction.cpp:231).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('j', samplefunction.cpp:210) and 'fadd' operation ('j', samplefunction.cpp:210).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'select' operation ('i_mid2', samplefunction.cpp:202) and 'fadd' operation ('i', samplefunction.cpp:231).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('j', samplefunction.cpp:210) and 'fadd' operation ('j', samplefunction.cpp:210).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('j', samplefunction.cpp:210) and 'fadd' operation ('j', samplefunction.cpp:210).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 181.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.72 sec.
INFO: [HLS 200-111]  Elapsed time: 1.76 seconds; current allocated memory: 535.273 MB.
Execute       report -o /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/convert.verbose.sched.rpt -verbose -f 
Command       report done; 0.47 sec.
Execute       db_write -o /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/convert.sched.adb -f 
Command       db_write done; 0.15 sec.
INFO-FLOW: Finish scheduling convert.
Execute       set_default_model convert 
Execute       bind -model convert 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=convert
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.98 sec.
INFO: [HLS 200-111]  Elapsed time: 2.6 seconds; current allocated memory: 539.607 MB.
Execute       report -o /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/convert.verbose.bind.rpt -verbose -f 
Command       report done; 2.47 sec.
Execute       db_write -o /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/convert.bind.adb -f 
Command       db_write done; 0.16 sec.
INFO-FLOW: Finish binding convert.
Execute       get_model_list convert -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess sin_or_cos<float> 
Execute       rtl_gen_preprocess addsub.1 
Execute       rtl_gen_preprocess addsub 
Execute       rtl_gen_preprocess addsub.2 
Execute       rtl_gen_preprocess atan2_generic<float> 
Execute       rtl_gen_preprocess atan2_cordic<float> 
Execute       rtl_gen_preprocess doublecordic_apfixed 
Execute       rtl_gen_preprocess generic_asin<float> 
Execute       rtl_gen_preprocess convert 
INFO-FLOW: Model list for RTL generation: sin_or_cos<float> addsub.1 addsub addsub.2 atan2_generic<float> atan2_cordic<float> doublecordic_apfixed generic_asin<float> convert
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sin_or_cos_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model sin_or_cos<float> -vendor xilinx -mg_file /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/sin_or_cos_float_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'sin_or_cos_float_s_ref_4oPi_table_100_V' to 'sin_or_cos_float_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sin_or_cos_float_s_second_order_float_2' to 'sin_or_cos_float_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sin_or_cos_float_s_second_order_float_3' to 'sin_or_cos_float_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sin_or_cos_float_s_second_order_float_s' to 'sin_or_cos_float_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convert_mul_80ns_24ns_104_5_1' to 'convert_mul_80ns_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convert_mux_83_1_1_1' to 'convert_mux_83_1_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convert_mux_164_1_1_1' to 'convert_mux_164_1hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convert_mul_mul_15ns_15ns_30_1_1' to 'convert_mul_mul_1ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convert_mul_mul_15s_15ns_30_1_1' to 'convert_mul_mul_1jbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'convert_mul_80ns_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'convert_mul_mul_1ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'convert_mul_mul_1jbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'convert_mux_164_1hbi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'convert_mux_83_1_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sin_or_cos_float_s'.
INFO: [HLS 200-111]  Elapsed time: 2.72 seconds; current allocated memory: 542.900 MB.
Execute       source /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/convert.rtl_wrap.cfg.tcl 
Execute       gen_rtl sin_or_cos<float> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/syn/systemc/sin_or_cos_float_s -synmodules sin_or_cos<float> addsub.1 addsub addsub.2 atan2_generic<float> atan2_cordic<float> doublecordic_apfixed generic_asin<float> convert 
Execute       gen_rtl sin_or_cos<float> -style xilinx -f -lang vhdl -o /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/syn/vhdl/sin_or_cos_float_s 
Execute       gen_rtl sin_or_cos<float> -style xilinx -f -lang vlog -o /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/syn/verilog/sin_or_cos_float_s 
Execute       gen_tb_info sin_or_cos<float> -o /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/sin_or_cos_float_s -p /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db 
Execute       report -model sin_or_cos<float> -o /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/syn/report/sin_or_cos_float_s_csynth.rpt -f 
Execute       report -model sin_or_cos<float> -o /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/syn/report/sin_or_cos_float_s_csynth.xml -f -x 
Execute       report -model sin_or_cos<float> -o /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/sin_or_cos_float_s.verbose.rpt -verbose -f 
Command       report done; 0.16 sec.
Execute       db_write -model sin_or_cos<float> -o /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/sin_or_cos_float_s.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'addsub_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model addsub.1 -vendor xilinx -mg_file /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/addsub_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'addsub_1'.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 545.766 MB.
Execute       source /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/convert.rtl_wrap.cfg.tcl 
Execute       gen_rtl addsub.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/syn/systemc/addsub_1 -synmodules sin_or_cos<float> addsub.1 addsub addsub.2 atan2_generic<float> atan2_cordic<float> doublecordic_apfixed generic_asin<float> convert 
Execute       gen_rtl addsub.1 -style xilinx -f -lang vhdl -o /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/syn/vhdl/addsub_1 
Execute       gen_rtl addsub.1 -style xilinx -f -lang vlog -o /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/syn/verilog/addsub_1 
Execute       gen_tb_info addsub.1 -o /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/addsub_1 -p /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db 
Execute       report -model addsub.1 -o /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/syn/report/addsub_1_csynth.rpt -f 
Execute       report -model addsub.1 -o /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/syn/report/addsub_1_csynth.xml -f -x 
Execute       report -model addsub.1 -o /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/addsub_1.verbose.rpt -verbose -f 
Execute       db_write -model addsub.1 -o /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/addsub_1.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'addsub' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model addsub -vendor xilinx -mg_file /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/addsub.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'addsub'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 546.058 MB.
Execute       source /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/convert.rtl_wrap.cfg.tcl 
Execute       gen_rtl addsub -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/syn/systemc/addsub -synmodules sin_or_cos<float> addsub.1 addsub addsub.2 atan2_generic<float> atan2_cordic<float> doublecordic_apfixed generic_asin<float> convert 
Execute       gen_rtl addsub -style xilinx -f -lang vhdl -o /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/syn/vhdl/addsub 
Execute       gen_rtl addsub -style xilinx -f -lang vlog -o /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/syn/verilog/addsub 
Execute       gen_tb_info addsub -o /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/addsub -p /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db 
Execute       report -model addsub -o /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/syn/report/addsub_csynth.rpt -f 
Execute       report -model addsub -o /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/syn/report/addsub_csynth.xml -f -x 
Execute       report -model addsub -o /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/addsub.verbose.rpt -verbose -f 
Execute       db_write -model addsub -o /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/addsub.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'addsub_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model addsub.2 -vendor xilinx -mg_file /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/addsub_2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'addsub_2'.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 546.363 MB.
Execute       source /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/convert.rtl_wrap.cfg.tcl 
Execute       gen_rtl addsub.2 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/syn/systemc/addsub_2 -synmodules sin_or_cos<float> addsub.1 addsub addsub.2 atan2_generic<float> atan2_cordic<float> doublecordic_apfixed generic_asin<float> convert 
Execute       gen_rtl addsub.2 -style xilinx -f -lang vhdl -o /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/syn/vhdl/addsub_2 
Execute       gen_rtl addsub.2 -style xilinx -f -lang vlog -o /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/syn/verilog/addsub_2 
Execute       gen_tb_info addsub.2 -o /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/addsub_2 -p /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db 
Execute       report -model addsub.2 -o /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/syn/report/addsub_2_csynth.rpt -f 
Execute       report -model addsub.2 -o /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/syn/report/addsub_2_csynth.xml -f -x 
Execute       report -model addsub.2 -o /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/addsub_2.verbose.rpt -verbose -f 
Execute       db_write -model addsub.2 -o /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/addsub_2.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'atan2_generic_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model atan2_generic<float> -vendor xilinx -mg_file /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/atan2_generic_float_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'convert_fdiv_32ns_32ns_32_16_0' to 'convert_fdiv_32nskbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convert_uitofp_32ns_32_6_0' to 'convert_uitofp_32lbW' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'convert_fdiv_32nskbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'convert_uitofp_32lbW': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'atan2_generic_float_s'.
Command       create_rtl_model done; 0.4 sec.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 551.608 MB.
Execute       source /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/convert.rtl_wrap.cfg.tcl 
Execute       gen_rtl atan2_generic<float> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/syn/systemc/atan2_generic_float_s -synmodules sin_or_cos<float> addsub.1 addsub addsub.2 atan2_generic<float> atan2_cordic<float> doublecordic_apfixed generic_asin<float> convert 
Execute       gen_rtl atan2_generic<float> -style xilinx -f -lang vhdl -o /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/syn/vhdl/atan2_generic_float_s 
Execute       gen_rtl atan2_generic<float> -style xilinx -f -lang vlog -o /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/syn/verilog/atan2_generic_float_s 
Execute       gen_tb_info atan2_generic<float> -o /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/atan2_generic_float_s -p /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db 
Execute       report -model atan2_generic<float> -o /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/syn/report/atan2_generic_float_s_csynth.rpt -f 
Execute       report -model atan2_generic<float> -o /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/syn/report/atan2_generic_float_s_csynth.xml -f -x 
Execute       report -model atan2_generic<float> -o /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/atan2_generic_float_s.verbose.rpt -verbose -f 
Command       report done; 0.71 sec.
Execute       db_write -model atan2_generic<float> -o /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/atan2_generic_float_s.adb -f 
Command       db_write done; 0.32 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'atan2_cordic_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model atan2_cordic<float> -vendor xilinx -mg_file /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/atan2_cordic_float_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'convert_fsub_32ns_32ns_32_5_full_dsp_1' to 'convert_fsub_32nsmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convert_fcmp_32ns_32ns_1_1_1' to 'convert_fcmp_32nsncg' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'atan2_cordic_float_s' is 6316 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'convert_fcmp_32nsncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'convert_fsub_32nsmb6': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'atan2_cordic_float_s'.
Command       create_rtl_model done; 0.14 sec.
INFO: [HLS 200-111]  Elapsed time: 1.49 seconds; current allocated memory: 564.948 MB.
Execute       source /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/convert.rtl_wrap.cfg.tcl 
Execute       gen_rtl atan2_cordic<float> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/syn/systemc/atan2_cordic_float_s -synmodules sin_or_cos<float> addsub.1 addsub addsub.2 atan2_generic<float> atan2_cordic<float> doublecordic_apfixed generic_asin<float> convert 
Execute       gen_rtl atan2_cordic<float> -style xilinx -f -lang vhdl -o /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/syn/vhdl/atan2_cordic_float_s 
Execute       gen_rtl atan2_cordic<float> -style xilinx -f -lang vlog -o /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/syn/verilog/atan2_cordic_float_s 
Execute       gen_tb_info atan2_cordic<float> -o /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/atan2_cordic_float_s -p /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db 
Execute       report -model atan2_cordic<float> -o /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/syn/report/atan2_cordic_float_s_csynth.rpt -f 
Execute       report -model atan2_cordic<float> -o /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/syn/report/atan2_cordic_float_s_csynth.xml -f -x 
Execute       report -model atan2_cordic<float> -o /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/atan2_cordic_float_s.verbose.rpt -verbose -f 
Command       report done; 0.64 sec.
Execute       db_write -model atan2_cordic<float> -o /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/atan2_cordic_float_s.adb -f 
Command       db_write done; 0.22 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'doublecordic_apfixed' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model doublecordic_apfixed -vendor xilinx -mg_file /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/doublecordic_apfixed.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'doublecordic_apfixed' is 13681 from HDL expression: ((1'b1 == ap_ce_reg) & (1'b0 == ap_block_pp0_stage0_11001))
INFO: [RTGEN 206-100] Finished creating RTL model for 'doublecordic_apfixed'.
Command       create_rtl_model done; 0.87 sec.
INFO: [HLS 200-111]  Elapsed time: 1.91 seconds; current allocated memory: 577.130 MB.
Execute       source /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/convert.rtl_wrap.cfg.tcl 
Execute       gen_rtl doublecordic_apfixed -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/syn/systemc/doublecordic_apfixed -synmodules sin_or_cos<float> addsub.1 addsub addsub.2 atan2_generic<float> atan2_cordic<float> doublecordic_apfixed generic_asin<float> convert 
Execute       gen_rtl doublecordic_apfixed -style xilinx -f -lang vhdl -o /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/syn/vhdl/doublecordic_apfixed 
Execute       gen_rtl doublecordic_apfixed -style xilinx -f -lang vlog -o /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/syn/verilog/doublecordic_apfixed 
Execute       gen_tb_info doublecordic_apfixed -o /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/doublecordic_apfixed -p /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db 
Command       gen_tb_info done; 0.33 sec.
Execute       report -model doublecordic_apfixed -o /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/syn/report/doublecordic_apfixed_csynth.rpt -f 
Command       report done; 0.35 sec.
Execute       report -model doublecordic_apfixed -o /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/syn/report/doublecordic_apfixed_csynth.xml -f -x 
Command       report done; 0.33 sec.
Execute       report -model doublecordic_apfixed -o /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/doublecordic_apfixed.verbose.rpt -verbose -f 
Command       report done; 1.65 sec.
Execute       db_write -model doublecordic_apfixed -o /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/doublecordic_apfixed.adb -f 
Command       db_write done; 1.05 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generic_asin_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model generic_asin<float> -vendor xilinx -mg_file /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/generic_asin_float_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'convert_fpext_32ns_64_1_1' to 'convert_fpext_32nocq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'convert_fpext_32nocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'convert_uitofp_32lbW': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generic_asin_float_s'.
INFO: [HLS 200-111]  Elapsed time: 4.09 seconds; current allocated memory: 600.247 MB.
Execute       source /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/convert.rtl_wrap.cfg.tcl 
Execute       gen_rtl generic_asin<float> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/syn/systemc/generic_asin_float_s -synmodules sin_or_cos<float> addsub.1 addsub addsub.2 atan2_generic<float> atan2_cordic<float> doublecordic_apfixed generic_asin<float> convert 
Execute       gen_rtl generic_asin<float> -style xilinx -f -lang vhdl -o /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/syn/vhdl/generic_asin_float_s 
Execute       gen_rtl generic_asin<float> -style xilinx -f -lang vlog -o /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/syn/verilog/generic_asin_float_s 
Execute       gen_tb_info generic_asin<float> -o /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/generic_asin_float_s -p /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db 
Execute       report -model generic_asin<float> -o /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/syn/report/generic_asin_float_s_csynth.rpt -f 
Execute       report -model generic_asin<float> -o /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/syn/report/generic_asin_float_s_csynth.xml -f -x 
Execute       report -model generic_asin<float> -o /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/generic_asin_float_s.verbose.rpt -verbose -f 
Command       report done; 1.06 sec.
Execute       db_write -model generic_asin<float> -o /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/generic_asin_float_s.adb -f 
Command       db_write done; 0.45 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convert' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model convert -vendor xilinx -mg_file /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/convert.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'convert/width' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convert/height' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convert/hp' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convert/ht' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convert/fw' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convert/fh' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convert/fovX' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convert/fovY' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convert/option' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convert/fov' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'convert' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'w' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'convert_fadd_32ns_32ns_32_5_full_dsp_1' to 'convert_fadd_32nspcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convert_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'convert_faddfsub_qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convert_fmul_32ns_32ns_32_4_max_dsp_1' to 'convert_fmul_32nsrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convert_sitofp_32ns_32_6_1' to 'convert_sitofp_32sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convert_fptrunc_64ns_32_1_1' to 'convert_fptrunc_6tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convert_dadd_64ns_64ns_64_5_full_dsp_1' to 'convert_dadd_64nsudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convert_dmul_64ns_64ns_64_6_max_dsp_1' to 'convert_dmul_64nsvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convert_sitodp_32ns_64_6_1' to 'convert_sitodp_32wdI' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'convert/fw' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'convert/fh' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'convert/fovX' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'convert/fovY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'convert_dadd_64nsudo': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'convert_dmul_64nsvdy': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'convert_fadd_32nspcA': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'convert_faddfsub_qcK': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'convert_fcmp_32nsncg': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'convert_fdiv_32nskbM': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'convert_fmul_32nsrcU': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'convert_fpext_32nocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'convert_fptrunc_6tde': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'convert_sitodp_32wdI': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'convert_sitofp_32sc4': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convert'.
Command       create_rtl_model done; 0.3 sec.
INFO: [HLS 200-111]  Elapsed time: 1.97 seconds; current allocated memory: 607.320 MB.
Execute       source /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/convert.rtl_wrap.cfg.tcl 
Execute       gen_rtl convert -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/syn/systemc/convert -synmodules sin_or_cos<float> addsub.1 addsub addsub.2 atan2_generic<float> atan2_cordic<float> doublecordic_apfixed generic_asin<float> convert 
Execute       gen_rtl convert -istop -style xilinx -f -lang vhdl -o /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/syn/vhdl/convert 
Command       gen_rtl done; 0.2 sec.
Execute       gen_rtl convert -istop -style xilinx -f -lang vlog -o /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/syn/verilog/convert 
Execute       export_constraint_db -o /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/convert.constraint.tcl -f -tool general 
Execute       report -model convert -o /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/convert.design.xml -verbose -f -dv 
Command       report done; 1.22 sec.
Execute       report -model convert -o /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/convert.sdaccel.xml -verbose -f -sdaccel 
Command       report done; 0.31 sec.
Execute       gen_tb_info convert -o /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/convert -p /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db 
Execute       report -model convert -o /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/syn/report/convert_csynth.rpt -f 
Command       report done; 0.11 sec.
Execute       report -model convert -o /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/syn/report/convert_csynth.xml -f -x 
Execute       report -model convert -o /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/convert.verbose.rpt -verbose -f 
Command       report done; 2.61 sec.
Execute       db_write -model convert -o /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/convert.adb -f 
Command       db_write done; 0.7 sec.
Execute       sc_get_clocks convert 
Execute       sc_get_portdomain convert 
INFO-FLOW: Model list for RTL component generation: sin_or_cos<float> addsub.1 addsub addsub.2 atan2_generic<float> atan2_cordic<float> doublecordic_apfixed generic_asin<float> convert
INFO-FLOW: Handling components in module [sin_or_cos_float_s] ... 
Execute       source /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/sin_or_cos_float_s.compgen.tcl 
INFO-FLOW: Found component convert_mul_80ns_fYi.
INFO-FLOW: Append model convert_mul_80ns_fYi
INFO-FLOW: Found component convert_mux_83_1_g8j.
INFO-FLOW: Append model convert_mux_83_1_g8j
INFO-FLOW: Found component convert_mux_164_1hbi.
INFO-FLOW: Append model convert_mux_164_1hbi
INFO-FLOW: Found component convert_mux_164_1hbi.
INFO-FLOW: Append model convert_mux_164_1hbi
INFO-FLOW: Found component convert_mul_mul_1ibs.
INFO-FLOW: Append model convert_mul_mul_1ibs
INFO-FLOW: Found component convert_mul_mul_1jbC.
INFO-FLOW: Append model convert_mul_mul_1jbC
INFO-FLOW: Found component sin_or_cos_float_bkb.
INFO-FLOW: Append model sin_or_cos_float_bkb
INFO-FLOW: Found component sin_or_cos_float_cud.
INFO-FLOW: Append model sin_or_cos_float_cud
INFO-FLOW: Found component sin_or_cos_float_dEe.
INFO-FLOW: Append model sin_or_cos_float_dEe
INFO-FLOW: Found component sin_or_cos_float_eOg.
INFO-FLOW: Append model sin_or_cos_float_eOg
INFO-FLOW: Handling components in module [addsub_1] ... 
Execute       source /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/addsub_1.compgen.tcl 
INFO-FLOW: Handling components in module [addsub] ... 
Execute       source /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/addsub.compgen.tcl 
INFO-FLOW: Handling components in module [addsub_2] ... 
Execute       source /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/addsub_2.compgen.tcl 
INFO-FLOW: Handling components in module [atan2_generic_float_s] ... 
Execute       source /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/atan2_generic_float_s.compgen.tcl 
INFO-FLOW: Found component convert_fdiv_32nskbM.
INFO-FLOW: Append model convert_fdiv_32nskbM
INFO-FLOW: Found component convert_uitofp_32lbW.
INFO-FLOW: Append model convert_uitofp_32lbW
INFO-FLOW: Handling components in module [atan2_cordic_float_s] ... 
Execute       source /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/atan2_cordic_float_s.compgen.tcl 
INFO-FLOW: Found component convert_fsub_32nsmb6.
INFO-FLOW: Append model convert_fsub_32nsmb6
INFO-FLOW: Found component convert_fcmp_32nsncg.
INFO-FLOW: Append model convert_fcmp_32nsncg
INFO-FLOW: Handling components in module [doublecordic_apfixed] ... 
Execute       source /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/doublecordic_apfixed.compgen.tcl 
INFO-FLOW: Handling components in module [generic_asin_float_s] ... 
Execute       source /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/generic_asin_float_s.compgen.tcl 
INFO-FLOW: Found component convert_fpext_32nocq.
INFO-FLOW: Append model convert_fpext_32nocq
INFO-FLOW: Handling components in module [convert] ... 
Execute       source /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/convert.compgen.tcl 
INFO-FLOW: Found component convert_fadd_32nspcA.
INFO-FLOW: Append model convert_fadd_32nspcA
INFO-FLOW: Found component convert_faddfsub_qcK.
INFO-FLOW: Append model convert_faddfsub_qcK
INFO-FLOW: Found component convert_fmul_32nsrcU.
INFO-FLOW: Append model convert_fmul_32nsrcU
INFO-FLOW: Found component convert_sitofp_32sc4.
INFO-FLOW: Append model convert_sitofp_32sc4
INFO-FLOW: Found component convert_fptrunc_6tde.
INFO-FLOW: Append model convert_fptrunc_6tde
INFO-FLOW: Found component convert_dadd_64nsudo.
INFO-FLOW: Append model convert_dadd_64nsudo
INFO-FLOW: Found component convert_dmul_64nsvdy.
INFO-FLOW: Append model convert_dmul_64nsvdy
INFO-FLOW: Found component convert_sitodp_32wdI.
INFO-FLOW: Append model convert_sitodp_32wdI
INFO-FLOW: Append model sin_or_cos_float_s
INFO-FLOW: Append model addsub_1
INFO-FLOW: Append model addsub
INFO-FLOW: Append model addsub_2
INFO-FLOW: Append model atan2_generic_float_s
INFO-FLOW: Append model atan2_cordic_float_s
INFO-FLOW: Append model doublecordic_apfixed
INFO-FLOW: Append model generic_asin_float_s
INFO-FLOW: Append model convert
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: convert_mul_80ns_fYi convert_mux_83_1_g8j convert_mux_164_1hbi convert_mux_164_1hbi convert_mul_mul_1ibs convert_mul_mul_1jbC sin_or_cos_float_bkb sin_or_cos_float_cud sin_or_cos_float_dEe sin_or_cos_float_eOg convert_fdiv_32nskbM convert_uitofp_32lbW convert_fsub_32nsmb6 convert_fcmp_32nsncg convert_fpext_32nocq convert_fadd_32nspcA convert_faddfsub_qcK convert_fmul_32nsrcU convert_sitofp_32sc4 convert_fptrunc_6tde convert_dadd_64nsudo convert_dmul_64nsvdy convert_sitodp_32wdI sin_or_cos_float_s addsub_1 addsub addsub_2 atan2_generic_float_s atan2_cordic_float_s doublecordic_apfixed generic_asin_float_s convert
INFO-FLOW: To file: write model convert_mul_80ns_fYi
INFO-FLOW: To file: write model convert_mux_83_1_g8j
INFO-FLOW: To file: write model convert_mux_164_1hbi
INFO-FLOW: To file: write model convert_mux_164_1hbi
INFO-FLOW: To file: write model convert_mul_mul_1ibs
INFO-FLOW: To file: write model convert_mul_mul_1jbC
INFO-FLOW: To file: write model sin_or_cos_float_bkb
INFO-FLOW: To file: write model sin_or_cos_float_cud
INFO-FLOW: To file: write model sin_or_cos_float_dEe
INFO-FLOW: To file: write model sin_or_cos_float_eOg
INFO-FLOW: To file: write model convert_fdiv_32nskbM
INFO-FLOW: To file: write model convert_uitofp_32lbW
INFO-FLOW: To file: write model convert_fsub_32nsmb6
INFO-FLOW: To file: write model convert_fcmp_32nsncg
INFO-FLOW: To file: write model convert_fpext_32nocq
INFO-FLOW: To file: write model convert_fadd_32nspcA
INFO-FLOW: To file: write model convert_faddfsub_qcK
INFO-FLOW: To file: write model convert_fmul_32nsrcU
INFO-FLOW: To file: write model convert_sitofp_32sc4
INFO-FLOW: To file: write model convert_fptrunc_6tde
INFO-FLOW: To file: write model convert_dadd_64nsudo
INFO-FLOW: To file: write model convert_dmul_64nsvdy
INFO-FLOW: To file: write model convert_sitodp_32wdI
INFO-FLOW: To file: write model sin_or_cos_float_s
INFO-FLOW: To file: write model addsub_1
INFO-FLOW: To file: write model addsub
INFO-FLOW: To file: write model addsub_2
INFO-FLOW: To file: write model atan2_generic_float_s
INFO-FLOW: To file: write model atan2_cordic_float_s
INFO-FLOW: To file: write model doublecordic_apfixed
INFO-FLOW: To file: write model generic_asin_float_s
INFO-FLOW: To file: write model convert
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       get_config_sdx -target 
Execute       source /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/generic/autopilot/common.gen 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/generic/autopilot/op.gen 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq.gen 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute             source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       source /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/sin_or_cos_float_s.compgen.tcl 
INFO: [RTMG 210-282] Generating pipelined core: 'convert_mul_80ns_fYi_MulnS_0'
INFO: [RTMG 210-279] Implementing memory 'sin_or_cos_float_bkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'sin_or_cos_float_cud_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'sin_or_cos_float_dEe_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'sin_or_cos_float_eOg_rom' using distributed ROMs.
Execute       source /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/addsub_1.compgen.tcl 
Execute       source /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/addsub.compgen.tcl 
Execute       source /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/addsub_2.compgen.tcl 
Execute       source /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/atan2_generic_float_s.compgen.tcl 
Execute       source /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/atan2_cordic_float_s.compgen.tcl 
Execute       source /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/doublecordic_apfixed.compgen.tcl 
Execute       source /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/generic_asin_float_s.compgen.tcl 
Execute       source /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/convert.compgen.tcl 
Command       ap_source done; 0.13 sec.
Execute       get_config_sdx -target 
Execute       source /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/generic/autopilot/common.gen 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/generic/autopilot/op.gen 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq.gen 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute             source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Execute       source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source /home/rhein/Desktop/CP210/vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       source /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/convert.rtl_wrap.cfg.tcl 
Execute       source /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/convert.rtl_wrap.cfg.tcl 
Execute       source /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/convert.rtl_wrap.cfg.tcl 
Execute       source /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/convert.tbgen.tcl 
Execute       source /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/convert.tbgen.tcl 
Execute       source /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/sin_or_cos_float_s.compgen.tcl 
Execute       source /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/addsub_1.compgen.tcl 
Execute       source /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/addsub.compgen.tcl 
Execute       source /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/addsub_2.compgen.tcl 
Execute       source /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/atan2_generic_float_s.compgen.tcl 
Execute       source /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/atan2_cordic_float_s.compgen.tcl 
Execute       source /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/doublecordic_apfixed.compgen.tcl 
Execute       source /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/generic_asin_float_s.compgen.tcl 
Execute       source /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/convert.compgen.tcl 
Execute       source /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/sin_or_cos_float_s.compgen.tcl 
Execute       source /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/addsub_1.compgen.tcl 
Execute       source /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/addsub.compgen.tcl 
Execute       source /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/addsub_2.compgen.tcl 
Execute       source /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/atan2_generic_float_s.compgen.tcl 
Execute       source /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/atan2_cordic_float_s.compgen.tcl 
Execute       source /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/doublecordic_apfixed.compgen.tcl 
Execute       source /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/generic_asin_float_s.compgen.tcl 
Execute       source /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/convert.compgen.tcl 
Execute         source /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/convert.tbgen.tcl 
Execute       source /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/sin_or_cos_float_s.compgen.tcl 
Execute       source /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/addsub_1.compgen.tcl 
Execute       source /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/addsub.compgen.tcl 
Execute       source /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/addsub_2.compgen.tcl 
Execute       source /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/atan2_generic_float_s.compgen.tcl 
Execute       source /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/atan2_cordic_float_s.compgen.tcl 
Execute       source /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/doublecordic_apfixed.compgen.tcl 
Execute       source /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/generic_asin_float_s.compgen.tcl 
Execute       source /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/convert.compgen.tcl 
Execute       source /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/convert.constraint.tcl 
Execute       source /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/convert.tbgen.tcl 
Execute       source /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/convert.tbgen.tcl 
Execute       source /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/convert.tbgen.tcl 
Execute       source /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/convert.tbgen.tcl 
Execute       source /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/convert.constraint.tcl 
Execute       sc_get_clocks convert 
Execute       source /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/impl/misc/convert_ap_dadd_3_full_dsp_64_ip.tcl 
Execute       source /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/impl/misc/convert_ap_dmul_4_max_dsp_64_ip.tcl 
Execute       source /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/impl/misc/convert_ap_fadd_3_full_dsp_32_ip.tcl 
Execute       source /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/impl/misc/convert_ap_faddfsub_3_full_dsp_32_ip.tcl 
Execute       source /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/impl/misc/convert_ap_fcmp_0_no_dsp_32_ip.tcl 
Execute       source /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/impl/misc/convert_ap_fdiv_14_no_dsp_32_ip.tcl 
Execute       source /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/impl/misc/convert_ap_fmul_2_max_dsp_32_ip.tcl 
Execute       source /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/impl/misc/convert_ap_fpext_0_no_dsp_32_ip.tcl 
Execute       source /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/impl/misc/convert_ap_fptrunc_0_no_dsp_64_ip.tcl 
Execute       source /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/impl/misc/convert_ap_fsub_3_full_dsp_32_ip.tcl 
Execute       source /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/impl/misc/convert_ap_sitodp_4_no_dsp_32_ip.tcl 
Execute       source /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/impl/misc/convert_ap_sitofp_4_no_dsp_32_ip.tcl 
Execute       source /home/rhein/Desktop/svr-sample-function/svr-vivado-hls/svr-vivado-hls/solution1/impl/misc/convert_ap_uitofp_4_no_dsp_32_ip.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       ::config_rtl 
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:03 ; elapsed = 00:01:10 . Memory (MB): peak = 959.402 ; gain = 592.004 ; free physical = 488 ; free virtual = 23476
INFO: [SYSC 207-301] Generating SystemC RTL for convert.
INFO: [VHDL 208-304] Generating VHDL RTL for convert.
INFO: [VLOG 209-307] Generating Verilog RTL for convert.
Command     autosyn done; 32.12 sec.
Command   csynth_design done; 69.89 sec.
Command ap_source done; 70.07 sec.
Execute cleanup_all 
