{"vcs1":{"timestamp_begin":1748910253.132855646, "rt":5.84, "ut":0.22, "st":0.28}}
{"vcselab":{"timestamp_begin":1748910259.055536329, "rt":2.96, "ut":0.17, "st":0.09}}
{"link":{"timestamp_begin":1748910262.085311343, "rt":1.58, "ut":0.12, "st":0.22}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1748910252.454754372}
{"VCS_COMP_START_TIME": 1748910252.454754372}
{"VCS_COMP_END_TIME": 1748910264.562481797}
{"VCS_USER_OPTIONS": "-Mupdate tb_prueba2TMR.sv -v /mnt/vol_NFS_rh003/profesores/pmendoza/KITS/TSMCHOME/digital/Front_End/verilog/tcbn65lphpbwpcghvt_200a/tcbn65lphpbwpcghvt.v -v /mnt/vol_NFS_rh003/profesores/pmendoza/KITS/TSMCHOME/digital/Front_End/verilog/tcbn65lphpbwp_140a/tcbn65lphpbwp.v -o results -full64 -sverilog -kdb -lca -debug_acc+all -debug_region+cell+encrypt -l log_test +lint=TFIPC-L -cm line+tgl+cond+fsm+branch+assert"}
