---
content_type: page
description: The lecture notes section contains a total of 25 lecture files for the
  course.
learning_resource_types:
- Lecture Notes
ocw_type: CourseSection
title: Lecture Notes
uid: 5017895b-3c66-fd04-4111-19382827a0b9
---

The course material is divided into five modules, each covering a set of related topics. This section contains the lecture notes for the course.

Legend
------

(A): Session taught by Professor Arvind  
(J): Session taught by Dr. Joel Emer

{{< tableopen >}}
{{< theadopen >}}
{{< tropen >}}
{{< thopen >}}
SESÂ #
{{< thclose >}}
{{< thopen >}}
TOPICS
{{< thclose >}}

{{< trclose >}}

{{< theadclose >}}
{{< tropen >}}
{{< tdopen colspan="2" >}}
**Module 1**
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
L1
{{< tdclose >}}
{{< tdopen >}}
History of Calculation and Computer Architecture (A) ({{% resource_link c9cc8784-b72c-8727-1c83-9c918947458b "PDF" %}})
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
L2
{{< tdclose >}}
{{< tdopen >}}
Influence of Technology and Software on Instruction Sets: Up to the dawn of IBM 360 (A) ({{% resource_link ae51ce42-05e8-8023-b9d5-fe59dd25b7fd "PDF" %}})
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
L3
{{< tdclose >}}
{{< tdopen >}}
Complex Instruction Set Evolution in the Sixties: Stack and GPR Architectures (A) ({{% resource_link 50a585c8-5a21-b1fb-bb3f-9d11e86ba850 "PDF" %}})
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
L4
{{< tdclose >}}
{{< tdopen >}}
Microprogramming (A) ({{% resource_link ecfdbf15-8b80-b225-5bcb-63b9dd5debd8 "PDF" %}})
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
L5
{{< tdclose >}}
{{< tdopen >}}
Simple Instruction Pipelining (A) ({{% resource_link 964e8d2c-1085-754b-a5ed-2eba48269a0b "PDF" %}})
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
L6
{{< tdclose >}}
{{< tdopen >}}
Pipeline Hazards (A) ({{% resource_link 16eb29d3-b9c0-8756-6a1a-28aca412bf02 "PDF" %}})
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen colspan="2" >}}
**Module 2**
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
L7
{{< tdclose >}}
{{< tdopen >}}
Multilevel Memories - Technology (J) ({{% resource_link ef29c011-5f94-d96d-e8aa-8464dc146f6e "PDF" %}})
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
L8
{{< tdclose >}}
{{< tdopen >}}
Cache (Memory) Performance Optimization (J) ({{% resource_link b2b17f5f-f9e6-5c8f-9d54-b2733ff5987d "PDF" %}})
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
L9
{{< tdclose >}}
{{< tdopen >}}
Virtual Memory Basics (J) ({{% resource_link f68f4d49-ad41-5245-f192-84cfbe8d323e "PDF" %}})
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
L10
{{< tdclose >}}
{{< tdopen >}}
Virtual Memory: Part Deux (A) ({{% resource_link c997dbb2-4b5e-8f28-10ff-26559e6593b1 "PDF" %}})
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen colspan="2" >}}
**Module 3**
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
L11
{{< tdclose >}}
{{< tdopen >}}
Complex Pipelining (A) ({{% resource_link 166b289e-11b6-8c1e-00ef-9bb84cd57450 "PDF" %}})
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
L12
{{< tdclose >}}
{{< tdopen >}}
Out of Order Execution and Register Renaming (A) ({{% resource_link a984df22-afeb-4bd7-3205-8005861a70a4 "PDF" %}})
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
L13
{{< tdclose >}}
{{< tdopen >}}
Branch Prediction and Speculative Execution (A) ({{% resource_link 3993f269-8825-8661-5687-0dc6196825f2 "PDF" %}})
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
L14
{{< tdclose >}}
{{< tdopen >}}
Advanced Superscalar Architectures (J) ({{% resource_link de5d7f79-8f86-8802-112e-1b6cdbc454cc "PDF" %}})
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
L15
{{< tdclose >}}
{{< tdopen >}}
Microprocessor Evolution: 4004 to Pentium 4 (J) ({{% resource_link af4c3efb-407b-e0b4-7c2e-cc6fb4f4558f "PDF" %}})
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen colspan="2" >}}
**Module 4**
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
L16
{{< tdclose >}}
{{< tdopen >}}
Synchronization and Sequential Consistency (A) ({{% resource_link d1ebbcad-8cea-7330-2e0f-0a03eb413864 "PDF" %}})
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
L17
{{< tdclose >}}
{{< tdopen >}}
Cache Coherence (A) ({{% resource_link 6b31ca9b-0143-569b-4e30-9745600c80cb "PDF" %}})
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
L18
{{< tdclose >}}
{{< tdopen >}}
Cache Coherence (Implementation) (A) ({{% resource_link 651f7012-7e70-cf0a-6666-5303fcd21ad4 "PDF" %}})
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
L19
{{< tdclose >}}
{{< tdopen >}}
Snoopy Protocols (A) ({{% resource_link 55ccceb5-b271-314b-c243-66970fff9aaf "PDF" %}})
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
L20
{{< tdclose >}}
{{< tdopen >}}
Relaxed Memory Models (A) ({{% resource_link aa0cb152-ac3b-e575-d624-1c669f352a7a "PDF" %}})
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen colspan="2" >}}
**Module 5**
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
L21
{{< tdclose >}}
{{< tdopen >}}
VLIW/EPIC: Statically Scheduled ILP (J) ({{% resource_link d90b42c3-bf0f-65f9-ab8e-652040cc9f0d "PDF" %}})
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
L22
{{< tdclose >}}
{{< tdopen >}}
Vector Computers (J) ({{% resource_link 0baf1f59-ca3a-4a80-f019-8bb91b688de0 "PDF" %}})
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
L23
{{< tdclose >}}
{{< tdopen >}}
Multithreaded Processors (J) ({{% resource_link 328c0a8d-8832-3c02-c1c3-f96251bb6f71 "PDF" %}})
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
L24
{{< tdclose >}}
{{< tdopen >}}
Reliable Architectures (J) ({{% resource_link d8e58d27-3c2b-0cb8-6e7f-bc314df87d16 "PDF" %}})
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
L25
{{< tdclose >}}
{{< tdopen >}}
Virtual Machines (J) ({{% resource_link f06ab181-60f0-a9a9-631d-2c120a2d853f "PDF" %}})
{{< tdclose >}}

{{< trclose >}}

{{< tableclose >}}