-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2017.2
-- Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity envelope is
generic (
    C_S_AXI_CTRL_BUS_ADDR_WIDTH : INTEGER := 6;
    C_S_AXI_CTRL_BUS_DATA_WIDTH : INTEGER := 32 );
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    wave_in_V_TDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    wave_in_V_TVALID : IN STD_LOGIC;
    wave_in_V_TREADY : OUT STD_LOGIC;
    wave_out_V_TDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    wave_out_V_TVALID : OUT STD_LOGIC;
    wave_out_V_TREADY : IN STD_LOGIC;
    s_axi_CTRL_BUS_AWVALID : IN STD_LOGIC;
    s_axi_CTRL_BUS_AWREADY : OUT STD_LOGIC;
    s_axi_CTRL_BUS_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CTRL_BUS_ADDR_WIDTH-1 downto 0);
    s_axi_CTRL_BUS_WVALID : IN STD_LOGIC;
    s_axi_CTRL_BUS_WREADY : OUT STD_LOGIC;
    s_axi_CTRL_BUS_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_CTRL_BUS_DATA_WIDTH-1 downto 0);
    s_axi_CTRL_BUS_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_CTRL_BUS_DATA_WIDTH/8-1 downto 0);
    s_axi_CTRL_BUS_ARVALID : IN STD_LOGIC;
    s_axi_CTRL_BUS_ARREADY : OUT STD_LOGIC;
    s_axi_CTRL_BUS_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CTRL_BUS_ADDR_WIDTH-1 downto 0);
    s_axi_CTRL_BUS_RVALID : OUT STD_LOGIC;
    s_axi_CTRL_BUS_RREADY : IN STD_LOGIC;
    s_axi_CTRL_BUS_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_CTRL_BUS_DATA_WIDTH-1 downto 0);
    s_axi_CTRL_BUS_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_CTRL_BUS_BVALID : OUT STD_LOGIC;
    s_axi_CTRL_BUS_BREADY : IN STD_LOGIC;
    s_axi_CTRL_BUS_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0) );
end;


architecture behav of envelope is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "envelope,hls_ip_2017_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=1,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z100ffg900-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.232000,HLS_SYN_LAT=57,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=5,HLS_SYN_FF=4727,HLS_SYN_LUT=5833}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (67 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (67 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (67 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (67 downto 0) := "00000000000000000000000000000000000000000000000000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (67 downto 0) := "00000000000000000000000000000000000000000000000000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (67 downto 0) := "00000000000000000000000000000000000000000000000000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (67 downto 0) := "00000000000000000000000000000000000000000000000000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (67 downto 0) := "00000000000000000000000000000000000000000000000000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (67 downto 0) := "00000000000000000000000000000000000000000000000000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (67 downto 0) := "00000000000000000000000000000000000000000000000000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (67 downto 0) := "00000000000000000000000000000000000000000000000000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (67 downto 0) := "00000000000000000000000000000000000000000000000000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (67 downto 0) := "00000000000000000000000000000000000000000000000000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (67 downto 0) := "00000000000000000000000000000000000000000000000000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (67 downto 0) := "00000000000000000000000000000000000000000000000000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (67 downto 0) := "00000000000000000000000000000000000000000000000000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (67 downto 0) := "00000000000000000000000000000000000000000000000000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (67 downto 0) := "00000000000000000000000000000000000000000000000000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (67 downto 0) := "00000000000000000000000000000000000000000000000001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (67 downto 0) := "00000000000000000000000000000000000000000000000010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (67 downto 0) := "00000000000000000000000000000000000000000000000100000000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (67 downto 0) := "00000000000000000000000000000000000000000000001000000000000000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (67 downto 0) := "00000000000000000000000000000000000000000000010000000000000000000000";
    constant ap_ST_fsm_state24 : STD_LOGIC_VECTOR (67 downto 0) := "00000000000000000000000000000000000000000000100000000000000000000000";
    constant ap_ST_fsm_state25 : STD_LOGIC_VECTOR (67 downto 0) := "00000000000000000000000000000000000000000001000000000000000000000000";
    constant ap_ST_fsm_state26 : STD_LOGIC_VECTOR (67 downto 0) := "00000000000000000000000000000000000000000010000000000000000000000000";
    constant ap_ST_fsm_state27 : STD_LOGIC_VECTOR (67 downto 0) := "00000000000000000000000000000000000000000100000000000000000000000000";
    constant ap_ST_fsm_state28 : STD_LOGIC_VECTOR (67 downto 0) := "00000000000000000000000000000000000000001000000000000000000000000000";
    constant ap_ST_fsm_state29 : STD_LOGIC_VECTOR (67 downto 0) := "00000000000000000000000000000000000000010000000000000000000000000000";
    constant ap_ST_fsm_state30 : STD_LOGIC_VECTOR (67 downto 0) := "00000000000000000000000000000000000000100000000000000000000000000000";
    constant ap_ST_fsm_state31 : STD_LOGIC_VECTOR (67 downto 0) := "00000000000000000000000000000000000001000000000000000000000000000000";
    constant ap_ST_fsm_state32 : STD_LOGIC_VECTOR (67 downto 0) := "00000000000000000000000000000000000010000000000000000000000000000000";
    constant ap_ST_fsm_state33 : STD_LOGIC_VECTOR (67 downto 0) := "00000000000000000000000000000000000100000000000000000000000000000000";
    constant ap_ST_fsm_state34 : STD_LOGIC_VECTOR (67 downto 0) := "00000000000000000000000000000000001000000000000000000000000000000000";
    constant ap_ST_fsm_state35 : STD_LOGIC_VECTOR (67 downto 0) := "00000000000000000000000000000000010000000000000000000000000000000000";
    constant ap_ST_fsm_state36 : STD_LOGIC_VECTOR (67 downto 0) := "00000000000000000000000000000000100000000000000000000000000000000000";
    constant ap_ST_fsm_state37 : STD_LOGIC_VECTOR (67 downto 0) := "00000000000000000000000000000001000000000000000000000000000000000000";
    constant ap_ST_fsm_state38 : STD_LOGIC_VECTOR (67 downto 0) := "00000000000000000000000000000010000000000000000000000000000000000000";
    constant ap_ST_fsm_state39 : STD_LOGIC_VECTOR (67 downto 0) := "00000000000000000000000000000100000000000000000000000000000000000000";
    constant ap_ST_fsm_state40 : STD_LOGIC_VECTOR (67 downto 0) := "00000000000000000000000000001000000000000000000000000000000000000000";
    constant ap_ST_fsm_state41 : STD_LOGIC_VECTOR (67 downto 0) := "00000000000000000000000000010000000000000000000000000000000000000000";
    constant ap_ST_fsm_state42 : STD_LOGIC_VECTOR (67 downto 0) := "00000000000000000000000000100000000000000000000000000000000000000000";
    constant ap_ST_fsm_state43 : STD_LOGIC_VECTOR (67 downto 0) := "00000000000000000000000001000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state44 : STD_LOGIC_VECTOR (67 downto 0) := "00000000000000000000000010000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state45 : STD_LOGIC_VECTOR (67 downto 0) := "00000000000000000000000100000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state46 : STD_LOGIC_VECTOR (67 downto 0) := "00000000000000000000001000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state47 : STD_LOGIC_VECTOR (67 downto 0) := "00000000000000000000010000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state48 : STD_LOGIC_VECTOR (67 downto 0) := "00000000000000000000100000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state49 : STD_LOGIC_VECTOR (67 downto 0) := "00000000000000000001000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state50 : STD_LOGIC_VECTOR (67 downto 0) := "00000000000000000010000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state51 : STD_LOGIC_VECTOR (67 downto 0) := "00000000000000000100000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state52 : STD_LOGIC_VECTOR (67 downto 0) := "00000000000000001000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state53 : STD_LOGIC_VECTOR (67 downto 0) := "00000000000000010000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state54 : STD_LOGIC_VECTOR (67 downto 0) := "00000000000000100000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state55 : STD_LOGIC_VECTOR (67 downto 0) := "00000000000001000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state56 : STD_LOGIC_VECTOR (67 downto 0) := "00000000000010000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state57 : STD_LOGIC_VECTOR (67 downto 0) := "00000000000100000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state58 : STD_LOGIC_VECTOR (67 downto 0) := "00000000001000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state59 : STD_LOGIC_VECTOR (67 downto 0) := "00000000010000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state60 : STD_LOGIC_VECTOR (67 downto 0) := "00000000100000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state61 : STD_LOGIC_VECTOR (67 downto 0) := "00000001000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state62 : STD_LOGIC_VECTOR (67 downto 0) := "00000010000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state63 : STD_LOGIC_VECTOR (67 downto 0) := "00000100000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state64 : STD_LOGIC_VECTOR (67 downto 0) := "00001000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state65 : STD_LOGIC_VECTOR (67 downto 0) := "00010000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state66 : STD_LOGIC_VECTOR (67 downto 0) := "00100000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state67 : STD_LOGIC_VECTOR (67 downto 0) := "01000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state68 : STD_LOGIC_VECTOR (67 downto 0) := "10000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_2D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101101";
    constant ap_const_lv32_42 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000010";
    constant ap_const_lv32_43 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000011";
    constant C_S_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv32_34 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110100";
    constant ap_const_lv32_3D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111101";
    constant ap_const_lv32_38 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111000";
    constant ap_const_lv32_41 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000001";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv32_2C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101100";
    constant ap_const_lv32_2E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101110";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_35 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110101";
    constant ap_const_lv32_BF800000 : STD_LOGIC_VECTOR (31 downto 0) := "10111111100000000000000000000000";
    constant ap_const_lv32_3F800000 : STD_LOGIC_VECTOR (31 downto 0) := "00111111100000000000000000000000";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_39 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111001";
    constant ap_const_lv32_3E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv23_0 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000000";
    constant ap_const_lv32_80000000 : STD_LOGIC_VECTOR (31 downto 0) := "10000000000000000000000000000000";
    constant ap_const_lv5_2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal ap_rst_n_inv : STD_LOGIC;
    signal wave_in_V_0_data_out : STD_LOGIC_VECTOR (31 downto 0);
    signal wave_in_V_0_vld_in : STD_LOGIC;
    signal wave_in_V_0_vld_out : STD_LOGIC;
    signal wave_in_V_0_ack_in : STD_LOGIC;
    signal wave_in_V_0_ack_out : STD_LOGIC;
    signal wave_in_V_0_payload_A : STD_LOGIC_VECTOR (31 downto 0);
    signal wave_in_V_0_payload_B : STD_LOGIC_VECTOR (31 downto 0);
    signal wave_in_V_0_sel_rd : STD_LOGIC := '0';
    signal wave_in_V_0_sel_wr : STD_LOGIC := '0';
    signal wave_in_V_0_sel : STD_LOGIC;
    signal wave_in_V_0_load_A : STD_LOGIC;
    signal wave_in_V_0_load_B : STD_LOGIC;
    signal wave_in_V_0_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal wave_in_V_0_state_cmp_full : STD_LOGIC;
    signal wave_out_V_1_data_out : STD_LOGIC_VECTOR (31 downto 0);
    signal wave_out_V_1_vld_in : STD_LOGIC;
    signal wave_out_V_1_vld_out : STD_LOGIC;
    signal wave_out_V_1_ack_in : STD_LOGIC;
    signal wave_out_V_1_ack_out : STD_LOGIC;
    signal wave_out_V_1_payload_A : STD_LOGIC_VECTOR (31 downto 0);
    signal wave_out_V_1_payload_B : STD_LOGIC_VECTOR (31 downto 0);
    signal wave_out_V_1_sel_rd : STD_LOGIC := '0';
    signal wave_out_V_1_sel_wr : STD_LOGIC := '0';
    signal wave_out_V_1_sel : STD_LOGIC;
    signal wave_out_V_1_load_A : STD_LOGIC;
    signal wave_out_V_1_load_B : STD_LOGIC;
    signal wave_out_V_1_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal wave_out_V_1_state_cmp_full : STD_LOGIC;
    signal press : STD_LOGIC_VECTOR (31 downto 0);
    signal attackDuration : STD_LOGIC_VECTOR (31 downto 0);
    signal decayDuration : STD_LOGIC_VECTOR (31 downto 0);
    signal sustainAmplitude : STD_LOGIC_VECTOR (31 downto 0);
    signal releaseDuration : STD_LOGIC_VECTOR (31 downto 0);
    signal lastpress : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal releaseTime : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal sustainTime : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal releaseSlope : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal wait_r : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal time_r : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal wave_in_V_TDATA_blk_n : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (67 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state46 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state46 : signal is "none";
    signal wave_out_V_TDATA_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state67 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state67 : signal is "none";
    signal ap_CS_fsm_state68 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state68 : signal is "none";
    signal grp_fu_173_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_189 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal ap_CS_fsm_state29 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state29 : signal is "none";
    signal ap_CS_fsm_state53 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state53 : signal is "none";
    signal tmp_16_reg_748 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp2_reg_778 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp3_reg_789 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp5_reg_795 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_154_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_195 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state62 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state62 : signal is "none";
    signal grp_fu_160_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_201 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state57 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state57 : signal is "none";
    signal ap_CS_fsm_state66 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state66 : signal is "none";
    signal releaseDuration_read_reg_612 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal sustainAmplitude_rea_reg_621 : STD_LOGIC_VECTOR (31 downto 0);
    signal decayDuration_read_reg_629 : STD_LOGIC_VECTOR (31 downto 0);
    signal attackDuration_read_reg_636 : STD_LOGIC_VECTOR (31 downto 0);
    signal press_read_reg_643 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_3_fu_207_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_3_reg_649 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_176_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_4_reg_654 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_32_fu_179_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_32_reg_659 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state22 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state22 : signal is "none";
    signal grp_fu_164_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal attackSlope_reg_664 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state23 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state23 : signal is "none";
    signal grp_fu_169_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal decaySlope_reg_669 : STD_LOGIC_VECTOR (31 downto 0);
    signal sustainAmplitude_ass_fu_253_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sustainAmplitude_ass_reg_674 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_7_fu_270_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_7_reg_681 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_4_fu_275_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_4_reg_689 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_s_fu_289_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_s_reg_703 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_9_fu_302_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state30 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state30 : signal is "none";
    signal grp_fu_184_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state45 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state45 : signal is "none";
    signal not_tmp_7_fu_318_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_tmp_7_reg_718 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_36_reg_725 : STD_LOGIC_VECTOR (31 downto 0);
    signal sustainTime_new_1_tm_fu_399_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sustainTime_new_1_tm_reg_733 : STD_LOGIC_VECTOR (31 downto 0);
    signal time_load_s_fu_407_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal time_load_s_reg_739 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_16_fu_415_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_19_fu_432_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_19_reg_756 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_25_fu_437_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_25_reg_762 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_fu_443_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_20_reg_768 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state47 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state47 : signal is "none";
    signal tmp_26_fu_451_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_26_reg_773 : STD_LOGIC_VECTOR (31 downto 0);
    signal sel_tmp2_fu_460_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp8_fu_510_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp8_reg_784 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp3_fu_522_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp5_fu_534_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal wait_flag_1_fu_539_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal wait_flag_1_reg_801 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state48 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state48 : signal is "none";
    signal ap_CS_fsm_state54 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state54 : signal is "none";
    signal not_or_cond_fu_573_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_or_cond_reg_810 : STD_LOGIC_VECTOR (0 downto 0);
    signal resultAmplitude_7_fu_593_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal resultAmplitude_7_reg_815 : STD_LOGIC_VECTOR (31 downto 0);
    signal resultAmplitude_fu_600_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal releaseTime_flag_reg_123 : STD_LOGIC_VECTOR (0 downto 0);
    signal releaseTime_loc_reg_136 : STD_LOGIC_VECTOR (31 downto 0);
    signal sustainTime_loc_reg_145 : STD_LOGIC_VECTOR (31 downto 0);
    signal releaseTime_new_1_re_fu_385_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal releaseTime_flag_1_s_fu_379_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_31_fu_543_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_154_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_154_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_CS_fsm_state58 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state58 : signal is "none";
    signal grp_fu_160_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_160_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state63 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state63 : signal is "none";
    signal grp_fu_164_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal grp_fu_173_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal ap_CS_fsm_state24 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state24 : signal is "none";
    signal sustainAmplitude_to_s_fu_213_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_5_fu_216_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_fu_226_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal notrhs_fu_236_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs_fu_230_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_30_fu_242_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_33_fu_248_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_fu_264_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_9_to_int_fu_293_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_9_neg_fu_296_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_13_fu_333_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_12_fu_327_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_34_fu_359_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp1_fu_374_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_14_fu_365_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal releaseTime_new_1_fu_339_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal releaseTime_loc_1_fu_345_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sustainTime_new_1_fu_352_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal releaseTime_loc_1_re_fu_392_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal not_tmp_s_fu_455_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_24_fu_447_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp6_demorgan_fu_471_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_24_not_fu_475_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp13_demorgan_fu_487_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_25_not_fu_493_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_sel_tmp7_fu_481_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_sel_tmp_fu_498_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp2_fu_504_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp_fu_465_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp1_fu_516_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp4_fu_528_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_fu_559_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond1_fu_563_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond2_fu_567_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal resultAmplitude_5_fu_579_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal resultAmplitude_6_fu_586_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (67 downto 0);

    component envelope_fadd_32nbkb IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component envelope_fmul_32ncud IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component envelope_fdiv_32ndEe IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component envelope_sitofp_3eOg IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component envelope_fcmp_32nfYi IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        opcode : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component envelope_CTRL_BUS_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        press : OUT STD_LOGIC_VECTOR (31 downto 0);
        attackDuration : OUT STD_LOGIC_VECTOR (31 downto 0);
        decayDuration : OUT STD_LOGIC_VECTOR (31 downto 0);
        sustainAmplitude : OUT STD_LOGIC_VECTOR (31 downto 0);
        releaseDuration : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    envelope_CTRL_BUS_s_axi_U : component envelope_CTRL_BUS_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_CTRL_BUS_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_CTRL_BUS_DATA_WIDTH)
    port map (
        AWVALID => s_axi_CTRL_BUS_AWVALID,
        AWREADY => s_axi_CTRL_BUS_AWREADY,
        AWADDR => s_axi_CTRL_BUS_AWADDR,
        WVALID => s_axi_CTRL_BUS_WVALID,
        WREADY => s_axi_CTRL_BUS_WREADY,
        WDATA => s_axi_CTRL_BUS_WDATA,
        WSTRB => s_axi_CTRL_BUS_WSTRB,
        ARVALID => s_axi_CTRL_BUS_ARVALID,
        ARREADY => s_axi_CTRL_BUS_ARREADY,
        ARADDR => s_axi_CTRL_BUS_ARADDR,
        RVALID => s_axi_CTRL_BUS_RVALID,
        RREADY => s_axi_CTRL_BUS_RREADY,
        RDATA => s_axi_CTRL_BUS_RDATA,
        RRESP => s_axi_CTRL_BUS_RRESP,
        BVALID => s_axi_CTRL_BUS_BVALID,
        BREADY => s_axi_CTRL_BUS_BREADY,
        BRESP => s_axi_CTRL_BUS_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        press => press,
        attackDuration => attackDuration,
        decayDuration => decayDuration,
        sustainAmplitude => sustainAmplitude,
        releaseDuration => releaseDuration);

    envelope_fadd_32nbkb_U1 : component envelope_fadd_32nbkb
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_154_p0,
        din1 => grp_fu_154_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_154_p2);

    envelope_fmul_32ncud_U2 : component envelope_fmul_32ncud
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_160_p0,
        din1 => grp_fu_160_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_160_p2);

    envelope_fdiv_32ndEe_U3 : component envelope_fdiv_32ndEe
    generic map (
        ID => 1,
        NUM_STAGE => 16,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_164_p0,
        din1 => reg_189,
        ce => ap_const_logic_1,
        dout => grp_fu_164_p2);

    envelope_fdiv_32ndEe_U4 : component envelope_fdiv_32ndEe
    generic map (
        ID => 1,
        NUM_STAGE => 16,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => reg_195,
        din1 => tmp_4_reg_654,
        ce => ap_const_logic_1,
        dout => grp_fu_169_p2);

    envelope_sitofp_3eOg_U5 : component envelope_sitofp_3eOg
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_173_p0,
        ce => ap_const_logic_1,
        dout => grp_fu_173_p1);

    envelope_sitofp_3eOg_U6 : component envelope_sitofp_3eOg
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => tmp_3_reg_649,
        ce => ap_const_logic_1,
        dout => grp_fu_176_p1);

    envelope_fcmp_32nfYi_U7 : component envelope_fcmp_32nfYi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        din0 => sustainAmplitude_rea_reg_621,
        din1 => ap_const_lv32_3F800000,
        opcode => ap_const_lv5_2,
        dout => tmp_32_fu_179_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    wave_in_V_0_sel_rd_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                wave_in_V_0_sel_rd <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = wave_in_V_0_ack_out) and (ap_const_logic_1 = wave_in_V_0_vld_out))) then 
                                        wave_in_V_0_sel_rd <= not(wave_in_V_0_sel_rd);
                end if; 
            end if;
        end if;
    end process;


    wave_in_V_0_sel_wr_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                wave_in_V_0_sel_wr <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = wave_in_V_0_vld_in) and (ap_const_logic_1 = wave_in_V_0_ack_in))) then 
                                        wave_in_V_0_sel_wr <= not(wave_in_V_0_sel_wr);
                end if; 
            end if;
        end if;
    end process;


    wave_in_V_0_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                wave_in_V_0_state <= ap_const_lv2_0;
            else
                if ((((ap_const_logic_0 = wave_in_V_0_vld_in) and (ap_const_logic_1 = wave_in_V_0_ack_out) and (wave_in_V_0_state = ap_const_lv2_3)) or ((ap_const_logic_0 = wave_in_V_0_vld_in) and (wave_in_V_0_state = ap_const_lv2_2)))) then 
                    wave_in_V_0_state <= ap_const_lv2_2;
                elsif ((((ap_const_logic_1 = wave_in_V_0_vld_in) and (ap_const_logic_0 = wave_in_V_0_ack_out) and (wave_in_V_0_state = ap_const_lv2_3)) or ((ap_const_logic_0 = wave_in_V_0_ack_out) and (wave_in_V_0_state = ap_const_lv2_1)))) then 
                    wave_in_V_0_state <= ap_const_lv2_1;
                elsif ((((ap_const_logic_1 = wave_in_V_0_vld_in) and (wave_in_V_0_state = ap_const_lv2_2)) or ((ap_const_logic_1 = wave_in_V_0_ack_out) and (wave_in_V_0_state = ap_const_lv2_1)) or ((wave_in_V_0_state = ap_const_lv2_3) and not(((ap_const_logic_1 = wave_in_V_0_vld_in) and (ap_const_logic_0 = wave_in_V_0_ack_out))) and not(((ap_const_logic_0 = wave_in_V_0_vld_in) and (ap_const_logic_1 = wave_in_V_0_ack_out)))))) then 
                    wave_in_V_0_state <= ap_const_lv2_3;
                else 
                    wave_in_V_0_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    wave_out_V_1_sel_rd_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                wave_out_V_1_sel_rd <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = wave_out_V_1_ack_out) and (ap_const_logic_1 = wave_out_V_1_vld_out))) then 
                                        wave_out_V_1_sel_rd <= not(wave_out_V_1_sel_rd);
                end if; 
            end if;
        end if;
    end process;


    wave_out_V_1_sel_wr_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                wave_out_V_1_sel_wr <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = wave_out_V_1_vld_in) and (ap_const_logic_1 = wave_out_V_1_ack_in))) then 
                                        wave_out_V_1_sel_wr <= not(wave_out_V_1_sel_wr);
                end if; 
            end if;
        end if;
    end process;


    wave_out_V_1_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                wave_out_V_1_state <= ap_const_lv2_0;
            else
                if ((((ap_const_logic_0 = wave_out_V_1_vld_in) and (ap_const_logic_1 = wave_out_V_1_ack_out) and (ap_const_lv2_3 = wave_out_V_1_state)) or ((ap_const_logic_0 = wave_out_V_1_vld_in) and (ap_const_lv2_2 = wave_out_V_1_state)))) then 
                    wave_out_V_1_state <= ap_const_lv2_2;
                elsif ((((ap_const_logic_1 = wave_out_V_1_vld_in) and (ap_const_logic_0 = wave_out_V_1_ack_out) and (ap_const_lv2_3 = wave_out_V_1_state)) or ((ap_const_logic_0 = wave_out_V_1_ack_out) and (ap_const_lv2_1 = wave_out_V_1_state)))) then 
                    wave_out_V_1_state <= ap_const_lv2_1;
                elsif ((((ap_const_logic_1 = wave_out_V_1_vld_in) and (ap_const_lv2_2 = wave_out_V_1_state)) or ((ap_const_logic_1 = wave_out_V_1_ack_out) and (ap_const_lv2_1 = wave_out_V_1_state)) or ((ap_const_lv2_3 = wave_out_V_1_state) and not(((ap_const_logic_1 = wave_out_V_1_vld_in) and (ap_const_logic_0 = wave_out_V_1_ack_out))) and not(((ap_const_logic_0 = wave_out_V_1_vld_in) and (ap_const_logic_1 = wave_out_V_1_ack_out)))))) then 
                    wave_out_V_1_state <= ap_const_lv2_3;
                else 
                    wave_out_V_1_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    releaseTime_flag_reg_123_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state45) and (ap_const_lv1_0 = or_cond_4_reg_689))) then 
                releaseTime_flag_reg_123 <= ap_const_lv1_1;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state23) and (ap_const_lv1_1 = or_cond_4_fu_275_p2))) then 
                releaseTime_flag_reg_123 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    releaseTime_loc_reg_136_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state45) and (ap_const_lv1_0 = or_cond_4_reg_689))) then 
                releaseTime_loc_reg_136 <= releaseDuration_read_reg_612;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state23) and (ap_const_lv1_1 = or_cond_4_fu_275_p2))) then 
                releaseTime_loc_reg_136 <= releaseTime;
            end if; 
        end if;
    end process;

    sustainTime_loc_reg_145_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state45) and (ap_const_lv1_0 = or_cond_4_reg_689))) then 
                sustainTime_loc_reg_145 <= grp_fu_184_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state23) and (ap_const_lv1_1 = or_cond_4_fu_275_p2))) then 
                sustainTime_loc_reg_145 <= sustainTime;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                attackDuration_read_reg_636 <= attackDuration;
                decayDuration_read_reg_629 <= decayDuration;
                press_read_reg_643 <= press;
                releaseDuration_read_reg_612 <= releaseDuration;
                sustainAmplitude_rea_reg_621 <= sustainAmplitude;
                tmp_3_reg_649 <= tmp_3_fu_207_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state23)) then
                attackSlope_reg_664 <= grp_fu_164_p2;
                decaySlope_reg_669 <= grp_fu_169_p2;
                or_cond_4_reg_689 <= or_cond_4_fu_275_p2;
                sustainAmplitude_ass_reg_674 <= sustainAmplitude_ass_fu_253_p3;
                tmp_7_reg_681 <= tmp_7_fu_270_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state45)) then
                lastpress <= press_read_reg_643;
                not_tmp_7_reg_718 <= not_tmp_7_fu_318_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state66)) then
                not_or_cond_reg_810 <= not_or_cond_fu_573_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state29) or ((ap_const_logic_1 = ap_CS_fsm_state53) and (ap_const_lv1_1 = tmp_16_reg_748) and (ap_const_lv1_0 = sel_tmp2_reg_778) and (ap_const_lv1_0 = sel_tmp3_reg_789) and (ap_const_lv1_0 = sel_tmp5_reg_795)) or ((ap_const_logic_1 = ap_CS_fsm_state53) and (ap_const_lv1_0 = sel_tmp3_reg_789) and (ap_const_lv1_0 = sel_tmp5_reg_795) and (ap_const_lv1_1 = sel_tmp2_reg_778)) or ((ap_const_logic_1 = ap_CS_fsm_state53) and (ap_const_lv1_1 = sel_tmp5_reg_795)))) then
                reg_189 <= grp_fu_173_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state7) or ((ap_const_lv1_0 = sel_tmp3_reg_789) and (ap_const_lv1_0 = sel_tmp5_reg_795) and (ap_const_lv1_1 = sel_tmp2_reg_778) and (ap_const_logic_1 = ap_CS_fsm_state62)) or ((ap_const_lv1_1 = sel_tmp5_reg_795) and (ap_const_logic_1 = ap_CS_fsm_state62)))) then
                reg_195 <= grp_fu_154_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_lv1_1 = tmp_16_reg_748) and (ap_const_lv1_0 = sel_tmp2_reg_778) and (ap_const_lv1_0 = sel_tmp3_reg_789) and (ap_const_lv1_0 = sel_tmp5_reg_795) and (ap_const_logic_1 = ap_CS_fsm_state57)) or ((ap_const_lv1_0 = sel_tmp3_reg_789) and (ap_const_lv1_0 = sel_tmp5_reg_795) and (ap_const_lv1_1 = sel_tmp2_reg_778) and (ap_const_logic_1 = ap_CS_fsm_state57)) or ((ap_const_lv1_1 = sel_tmp5_reg_795) and (ap_const_logic_1 = ap_CS_fsm_state57)) or ((ap_const_lv1_1 = sel_tmp5_reg_795) and (ap_const_logic_1 = ap_CS_fsm_state66)))) then
                reg_201 <= grp_fu_160_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state45) and (ap_const_lv1_0 = or_cond_4_reg_689))) then
                releaseSlope <= grp_fu_164_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state46) and (wave_in_V_0_vld_out = ap_const_logic_1) and (ap_const_lv1_1 = releaseTime_flag_1_s_fu_379_p2))) then
                releaseTime <= releaseTime_new_1_re_fu_385_p3;
                sustainTime <= sustainTime_new_1_tm_fu_399_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_0 = sel_tmp5_reg_795) and (ap_const_logic_1 = ap_CS_fsm_state66))) then
                resultAmplitude_7_reg_815 <= resultAmplitude_7_fu_593_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state47)) then
                sel_tmp2_reg_778 <= sel_tmp2_fu_460_p2;
                sel_tmp3_reg_789 <= sel_tmp3_fu_522_p2;
                sel_tmp5_reg_795 <= sel_tmp5_fu_534_p2;
                sel_tmp8_reg_784 <= sel_tmp8_fu_510_p2;
                tmp_20_reg_768 <= tmp_20_fu_443_p2;
                tmp_26_reg_773 <= tmp_26_fu_451_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state46) and (wave_in_V_0_vld_out = ap_const_logic_1))) then
                sustainTime_new_1_tm_reg_733 <= sustainTime_new_1_tm_fu_399_p3;
                time_load_s_reg_739 <= time_load_s_fu_407_p3;
                tmp_16_reg_748 <= tmp_16_fu_415_p2;
                tmp_19_reg_756 <= tmp_19_fu_432_p2;
                tmp_25_reg_762 <= tmp_25_fu_437_p2;
                tmp_36_reg_725 <= wave_in_V_0_data_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state48)) then
                time_r <= tmp_31_fu_543_p2;
                wait_flag_1_reg_801 <= wait_flag_1_fu_539_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state22)) then
                tmp_32_reg_659 <= tmp_32_fu_179_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then
                tmp_4_reg_654 <= grp_fu_176_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state23) and (ap_const_lv1_0 = or_cond_4_fu_275_p2))) then
                tmp_s_reg_703 <= tmp_s_fu_289_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state68) and (wave_out_V_1_ack_in = ap_const_logic_1) and (ap_const_lv1_1 = wait_flag_1_reg_801))) then
                wait_r <= not_or_cond_reg_810;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = wave_in_V_0_load_A)) then
                wave_in_V_0_payload_A <= wave_in_V_TDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = wave_in_V_0_load_B)) then
                wave_in_V_0_payload_B <= wave_in_V_TDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = wave_out_V_1_load_A)) then
                wave_out_V_1_payload_A <= resultAmplitude_fu_600_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = wave_out_V_1_load_B)) then
                wave_out_V_1_payload_B <= resultAmplitude_fu_600_p3;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (wave_in_V_0_vld_out, wave_out_V_1_ack_in, ap_CS_fsm, ap_CS_fsm_state46, ap_CS_fsm_state67, ap_CS_fsm_state68, ap_CS_fsm_state23, or_cond_4_fu_275_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                ap_NS_fsm <= ap_ST_fsm_state2;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state17;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_state18 => 
                ap_NS_fsm <= ap_ST_fsm_state19;
            when ap_ST_fsm_state19 => 
                ap_NS_fsm <= ap_ST_fsm_state20;
            when ap_ST_fsm_state20 => 
                ap_NS_fsm <= ap_ST_fsm_state21;
            when ap_ST_fsm_state21 => 
                ap_NS_fsm <= ap_ST_fsm_state22;
            when ap_ST_fsm_state22 => 
                ap_NS_fsm <= ap_ST_fsm_state23;
            when ap_ST_fsm_state23 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state23) and (ap_const_lv1_1 = or_cond_4_fu_275_p2))) then
                    ap_NS_fsm <= ap_ST_fsm_state45;
                else
                    ap_NS_fsm <= ap_ST_fsm_state24;
                end if;
            when ap_ST_fsm_state24 => 
                ap_NS_fsm <= ap_ST_fsm_state25;
            when ap_ST_fsm_state25 => 
                ap_NS_fsm <= ap_ST_fsm_state26;
            when ap_ST_fsm_state26 => 
                ap_NS_fsm <= ap_ST_fsm_state27;
            when ap_ST_fsm_state27 => 
                ap_NS_fsm <= ap_ST_fsm_state28;
            when ap_ST_fsm_state28 => 
                ap_NS_fsm <= ap_ST_fsm_state29;
            when ap_ST_fsm_state29 => 
                ap_NS_fsm <= ap_ST_fsm_state30;
            when ap_ST_fsm_state30 => 
                ap_NS_fsm <= ap_ST_fsm_state31;
            when ap_ST_fsm_state31 => 
                ap_NS_fsm <= ap_ST_fsm_state32;
            when ap_ST_fsm_state32 => 
                ap_NS_fsm <= ap_ST_fsm_state33;
            when ap_ST_fsm_state33 => 
                ap_NS_fsm <= ap_ST_fsm_state34;
            when ap_ST_fsm_state34 => 
                ap_NS_fsm <= ap_ST_fsm_state35;
            when ap_ST_fsm_state35 => 
                ap_NS_fsm <= ap_ST_fsm_state36;
            when ap_ST_fsm_state36 => 
                ap_NS_fsm <= ap_ST_fsm_state37;
            when ap_ST_fsm_state37 => 
                ap_NS_fsm <= ap_ST_fsm_state38;
            when ap_ST_fsm_state38 => 
                ap_NS_fsm <= ap_ST_fsm_state39;
            when ap_ST_fsm_state39 => 
                ap_NS_fsm <= ap_ST_fsm_state40;
            when ap_ST_fsm_state40 => 
                ap_NS_fsm <= ap_ST_fsm_state41;
            when ap_ST_fsm_state41 => 
                ap_NS_fsm <= ap_ST_fsm_state42;
            when ap_ST_fsm_state42 => 
                ap_NS_fsm <= ap_ST_fsm_state43;
            when ap_ST_fsm_state43 => 
                ap_NS_fsm <= ap_ST_fsm_state44;
            when ap_ST_fsm_state44 => 
                ap_NS_fsm <= ap_ST_fsm_state45;
            when ap_ST_fsm_state45 => 
                ap_NS_fsm <= ap_ST_fsm_state46;
            when ap_ST_fsm_state46 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state46) and (wave_in_V_0_vld_out = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state47;
                else
                    ap_NS_fsm <= ap_ST_fsm_state46;
                end if;
            when ap_ST_fsm_state47 => 
                ap_NS_fsm <= ap_ST_fsm_state48;
            when ap_ST_fsm_state48 => 
                ap_NS_fsm <= ap_ST_fsm_state49;
            when ap_ST_fsm_state49 => 
                ap_NS_fsm <= ap_ST_fsm_state50;
            when ap_ST_fsm_state50 => 
                ap_NS_fsm <= ap_ST_fsm_state51;
            when ap_ST_fsm_state51 => 
                ap_NS_fsm <= ap_ST_fsm_state52;
            when ap_ST_fsm_state52 => 
                ap_NS_fsm <= ap_ST_fsm_state53;
            when ap_ST_fsm_state53 => 
                ap_NS_fsm <= ap_ST_fsm_state54;
            when ap_ST_fsm_state54 => 
                ap_NS_fsm <= ap_ST_fsm_state55;
            when ap_ST_fsm_state55 => 
                ap_NS_fsm <= ap_ST_fsm_state56;
            when ap_ST_fsm_state56 => 
                ap_NS_fsm <= ap_ST_fsm_state57;
            when ap_ST_fsm_state57 => 
                ap_NS_fsm <= ap_ST_fsm_state58;
            when ap_ST_fsm_state58 => 
                ap_NS_fsm <= ap_ST_fsm_state59;
            when ap_ST_fsm_state59 => 
                ap_NS_fsm <= ap_ST_fsm_state60;
            when ap_ST_fsm_state60 => 
                ap_NS_fsm <= ap_ST_fsm_state61;
            when ap_ST_fsm_state61 => 
                ap_NS_fsm <= ap_ST_fsm_state62;
            when ap_ST_fsm_state62 => 
                ap_NS_fsm <= ap_ST_fsm_state63;
            when ap_ST_fsm_state63 => 
                ap_NS_fsm <= ap_ST_fsm_state64;
            when ap_ST_fsm_state64 => 
                ap_NS_fsm <= ap_ST_fsm_state65;
            when ap_ST_fsm_state65 => 
                ap_NS_fsm <= ap_ST_fsm_state66;
            when ap_ST_fsm_state66 => 
                ap_NS_fsm <= ap_ST_fsm_state67;
            when ap_ST_fsm_state67 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state67) and (wave_out_V_1_ack_in = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state68;
                else
                    ap_NS_fsm <= ap_ST_fsm_state67;
                end if;
            when ap_ST_fsm_state68 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state68) and (wave_out_V_1_ack_in = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state68;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state22 <= ap_CS_fsm(21);
    ap_CS_fsm_state23 <= ap_CS_fsm(22);
    ap_CS_fsm_state24 <= ap_CS_fsm(23);
    ap_CS_fsm_state29 <= ap_CS_fsm(28);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state30 <= ap_CS_fsm(29);
    ap_CS_fsm_state45 <= ap_CS_fsm(44);
    ap_CS_fsm_state46 <= ap_CS_fsm(45);
    ap_CS_fsm_state47 <= ap_CS_fsm(46);
    ap_CS_fsm_state48 <= ap_CS_fsm(47);
    ap_CS_fsm_state53 <= ap_CS_fsm(52);
    ap_CS_fsm_state54 <= ap_CS_fsm(53);
    ap_CS_fsm_state57 <= ap_CS_fsm(56);
    ap_CS_fsm_state58 <= ap_CS_fsm(57);
    ap_CS_fsm_state62 <= ap_CS_fsm(61);
    ap_CS_fsm_state63 <= ap_CS_fsm(62);
    ap_CS_fsm_state66 <= ap_CS_fsm(65);
    ap_CS_fsm_state67 <= ap_CS_fsm(66);
    ap_CS_fsm_state68 <= ap_CS_fsm(67);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);

    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;


    grp_fu_154_p0_assign_proc : process(sel_tmp2_reg_778, sel_tmp3_reg_789, sel_tmp5_reg_795, reg_201, sustainAmplitude_rea_reg_621, ap_CS_fsm_state3, ap_CS_fsm_state58)
    begin
        if ((((ap_const_lv1_0 = sel_tmp3_reg_789) and (ap_const_lv1_0 = sel_tmp5_reg_795) and (ap_const_lv1_1 = sel_tmp2_reg_778) and (ap_const_logic_1 = ap_CS_fsm_state58)) or ((ap_const_lv1_1 = sel_tmp5_reg_795) and (ap_const_logic_1 = ap_CS_fsm_state58)))) then 
            grp_fu_154_p0 <= reg_201;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            grp_fu_154_p0 <= sustainAmplitude_rea_reg_621;
        else 
            grp_fu_154_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_154_p1_assign_proc : process(sel_tmp2_reg_778, sel_tmp3_reg_789, sel_tmp5_reg_795, sustainAmplitude_ass_reg_674, ap_CS_fsm_state3, ap_CS_fsm_state58)
    begin
        if (((ap_const_lv1_1 = sel_tmp5_reg_795) and (ap_const_logic_1 = ap_CS_fsm_state58))) then 
            grp_fu_154_p1 <= sustainAmplitude_ass_reg_674;
        elsif (((ap_const_lv1_0 = sel_tmp3_reg_789) and (ap_const_lv1_0 = sel_tmp5_reg_795) and (ap_const_lv1_1 = sel_tmp2_reg_778) and (ap_const_logic_1 = ap_CS_fsm_state58))) then 
            grp_fu_154_p1 <= ap_const_lv32_3F800000;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            grp_fu_154_p1 <= ap_const_lv32_BF800000;
        else 
            grp_fu_154_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_160_p0_assign_proc : process(releaseSlope, tmp_16_reg_748, sel_tmp2_reg_778, sel_tmp3_reg_789, sel_tmp5_reg_795, attackSlope_reg_664, decaySlope_reg_669, tmp_36_reg_725, ap_CS_fsm_state54, ap_CS_fsm_state63)
    begin
        if ((((ap_const_lv1_1 = tmp_16_reg_748) and (ap_const_lv1_0 = sel_tmp2_reg_778) and (ap_const_lv1_0 = sel_tmp3_reg_789) and (ap_const_lv1_0 = sel_tmp5_reg_795) and (ap_const_logic_1 = ap_CS_fsm_state63)) or ((ap_const_lv1_0 = sel_tmp3_reg_789) and (ap_const_lv1_0 = sel_tmp5_reg_795) and (ap_const_lv1_1 = sel_tmp2_reg_778) and (ap_const_logic_1 = ap_CS_fsm_state63)) or ((ap_const_lv1_0 = sel_tmp5_reg_795) and (ap_const_logic_1 = ap_CS_fsm_state63) and (ap_const_lv1_1 = sel_tmp3_reg_789)) or ((ap_const_lv1_1 = sel_tmp5_reg_795) and (ap_const_logic_1 = ap_CS_fsm_state63)))) then 
            grp_fu_160_p0 <= tmp_36_reg_725;
        elsif (((ap_const_lv1_1 = sel_tmp5_reg_795) and (ap_const_logic_1 = ap_CS_fsm_state54))) then 
            grp_fu_160_p0 <= releaseSlope;
        elsif (((ap_const_lv1_0 = sel_tmp3_reg_789) and (ap_const_lv1_0 = sel_tmp5_reg_795) and (ap_const_lv1_1 = sel_tmp2_reg_778) and (ap_const_logic_1 = ap_CS_fsm_state54))) then 
            grp_fu_160_p0 <= decaySlope_reg_669;
        elsif (((ap_const_lv1_1 = tmp_16_reg_748) and (ap_const_lv1_0 = sel_tmp2_reg_778) and (ap_const_lv1_0 = sel_tmp3_reg_789) and (ap_const_lv1_0 = sel_tmp5_reg_795) and (ap_const_logic_1 = ap_CS_fsm_state54))) then 
            grp_fu_160_p0 <= attackSlope_reg_664;
        else 
            grp_fu_160_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_160_p1_assign_proc : process(reg_189, tmp_16_reg_748, sel_tmp2_reg_778, sel_tmp3_reg_789, sel_tmp5_reg_795, reg_195, reg_201, sustainAmplitude_ass_reg_674, ap_CS_fsm_state54, ap_CS_fsm_state63)
    begin
        if (((ap_const_lv1_0 = sel_tmp5_reg_795) and (ap_const_logic_1 = ap_CS_fsm_state63) and (ap_const_lv1_1 = sel_tmp3_reg_789))) then 
            grp_fu_160_p1 <= sustainAmplitude_ass_reg_674;
        elsif ((((ap_const_lv1_0 = sel_tmp3_reg_789) and (ap_const_lv1_0 = sel_tmp5_reg_795) and (ap_const_lv1_1 = sel_tmp2_reg_778) and (ap_const_logic_1 = ap_CS_fsm_state63)) or ((ap_const_lv1_1 = sel_tmp5_reg_795) and (ap_const_logic_1 = ap_CS_fsm_state63)))) then 
            grp_fu_160_p1 <= reg_195;
        elsif (((ap_const_lv1_1 = tmp_16_reg_748) and (ap_const_lv1_0 = sel_tmp2_reg_778) and (ap_const_lv1_0 = sel_tmp3_reg_789) and (ap_const_lv1_0 = sel_tmp5_reg_795) and (ap_const_logic_1 = ap_CS_fsm_state63))) then 
            grp_fu_160_p1 <= reg_201;
        elsif ((((ap_const_lv1_1 = sel_tmp5_reg_795) and (ap_const_logic_1 = ap_CS_fsm_state54)) or ((ap_const_lv1_1 = tmp_16_reg_748) and (ap_const_lv1_0 = sel_tmp2_reg_778) and (ap_const_lv1_0 = sel_tmp3_reg_789) and (ap_const_lv1_0 = sel_tmp5_reg_795) and (ap_const_logic_1 = ap_CS_fsm_state54)) or ((ap_const_lv1_0 = sel_tmp3_reg_789) and (ap_const_lv1_0 = sel_tmp5_reg_795) and (ap_const_lv1_1 = sel_tmp2_reg_778) and (ap_const_logic_1 = ap_CS_fsm_state54)))) then 
            grp_fu_160_p1 <= reg_189;
        else 
            grp_fu_160_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_164_p0_assign_proc : process(tmp_9_fu_302_p1, ap_CS_fsm_state30, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            grp_fu_164_p0 <= tmp_9_fu_302_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_fu_164_p0 <= ap_const_lv32_3F800000;
        else 
            grp_fu_164_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_173_p0_assign_proc : process(tmp_16_reg_748, sel_tmp2_reg_778, sel_tmp3_reg_789, sel_tmp5_reg_795, attackDuration_read_reg_636, tmp_s_reg_703, time_load_s_reg_739, tmp_20_reg_768, tmp_26_reg_773, ap_CS_fsm_state48, ap_CS_fsm_state2, ap_CS_fsm_state24)
    begin
        if (((ap_const_lv1_1 = sel_tmp5_reg_795) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            grp_fu_173_p0 <= tmp_26_reg_773;
        elsif (((ap_const_lv1_0 = sel_tmp3_reg_789) and (ap_const_lv1_0 = sel_tmp5_reg_795) and (ap_const_lv1_1 = sel_tmp2_reg_778) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            grp_fu_173_p0 <= tmp_20_reg_768;
        elsif (((ap_const_lv1_1 = tmp_16_reg_748) and (ap_const_lv1_0 = sel_tmp2_reg_778) and (ap_const_lv1_0 = sel_tmp3_reg_789) and (ap_const_lv1_0 = sel_tmp5_reg_795) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            grp_fu_173_p0 <= time_load_s_reg_739;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            grp_fu_173_p0 <= tmp_s_reg_703;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_173_p0 <= attackDuration_read_reg_636;
        else 
            grp_fu_173_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_fu_184_p2 <= std_logic_vector(unsigned(decayDuration_read_reg_629) + unsigned(ap_const_lv32_1));
    not_or_cond_fu_573_p2 <= (or_cond2_fu_567_p2 xor ap_const_lv1_1);
    not_sel_tmp7_fu_481_p2 <= (sel_tmp6_demorgan_fu_471_p2 or tmp_24_not_fu_475_p2);
    not_sel_tmp_fu_498_p2 <= (sel_tmp13_demorgan_fu_487_p2 or tmp_25_not_fu_493_p2);
    not_tmp_7_fu_318_p2 <= (tmp_7_reg_681 xor ap_const_lv1_1);
    not_tmp_s_fu_455_p2 <= (tmp_16_reg_748 xor ap_const_lv1_1);
    notlhs_fu_230_p2 <= "0" when (tmp_5_fu_216_p4 = ap_const_lv8_FF) else "1";
    notrhs_fu_236_p2 <= "1" when (tmp_fu_226_p1 = ap_const_lv23_0) else "0";
    or_cond1_fu_563_p2 <= (sel_tmp2_reg_778 or tmp_16_reg_748);
    or_cond2_fu_567_p2 <= (or_cond_fu_559_p2 or or_cond1_fu_563_p2);
    or_cond_4_fu_275_p2 <= (tmp_6_fu_264_p2 or tmp_7_fu_270_p2);
    or_cond_fu_559_p2 <= (sel_tmp5_reg_795 or sel_tmp3_reg_789);
    releaseTime_flag_1_s_fu_379_p2 <= (tmp1_fu_374_p2 or releaseTime_flag_reg_123);
    releaseTime_loc_1_fu_345_p3 <= 
        releaseTime_loc_reg_136 when (tmp_7_reg_681(0) = '1') else 
        tmp_13_fu_333_p2;
    releaseTime_loc_1_re_fu_392_p3 <= 
        releaseTime_loc_1_fu_345_p3 when (tmp_14_fu_365_p2(0) = '1') else 
        releaseDuration_read_reg_612;
    releaseTime_new_1_fu_339_p3 <= 
        releaseDuration_read_reg_612 when (tmp_7_reg_681(0) = '1') else 
        tmp_13_fu_333_p2;
    releaseTime_new_1_re_fu_385_p3 <= 
        releaseTime_new_1_fu_339_p3 when (tmp_14_fu_365_p2(0) = '1') else 
        releaseDuration_read_reg_612;
    resultAmplitude_5_fu_579_p3 <= 
        grp_fu_160_p2 when (tmp_16_reg_748(0) = '1') else 
        ap_const_lv32_0;
    resultAmplitude_6_fu_586_p3 <= 
        grp_fu_160_p2 when (sel_tmp2_reg_778(0) = '1') else 
        resultAmplitude_5_fu_579_p3;
    resultAmplitude_7_fu_593_p3 <= 
        grp_fu_160_p2 when (sel_tmp3_reg_789(0) = '1') else 
        resultAmplitude_6_fu_586_p3;
    resultAmplitude_fu_600_p3 <= 
        reg_201 when (sel_tmp5_reg_795(0) = '1') else 
        resultAmplitude_7_reg_815;
    sel_tmp13_demorgan_fu_487_p2 <= (sel_tmp6_demorgan_fu_471_p2 or tmp_24_fu_447_p2);
    sel_tmp1_fu_516_p2 <= (sel_tmp6_demorgan_fu_471_p2 xor ap_const_lv1_1);
    sel_tmp2_fu_460_p2 <= (tmp_19_reg_756 and not_tmp_s_fu_455_p2);
    sel_tmp3_fu_522_p2 <= (tmp_24_fu_447_p2 and sel_tmp1_fu_516_p2);
    sel_tmp4_fu_528_p2 <= (sel_tmp13_demorgan_fu_487_p2 xor ap_const_lv1_1);
    sel_tmp5_fu_534_p2 <= (tmp_25_reg_762 and sel_tmp4_fu_528_p2);
    sel_tmp6_demorgan_fu_471_p2 <= (tmp_16_reg_748 or tmp_19_reg_756);
    sel_tmp8_fu_510_p2 <= (tmp2_fu_504_p2 and sel_tmp_fu_465_p2);
    sel_tmp_fu_465_p2 <= (sel_tmp2_fu_460_p2 xor not_tmp_s_fu_455_p2);
    sustainAmplitude_ass_fu_253_p3 <= 
        ap_const_lv32_3F800000 when (tmp_33_fu_248_p2(0) = '1') else 
        sustainAmplitude_rea_reg_621;
    sustainAmplitude_to_s_fu_213_p1 <= sustainAmplitude_rea_reg_621;
    sustainTime_new_1_fu_352_p3 <= 
        sustainTime_loc_reg_145 when (tmp_7_reg_681(0) = '1') else 
        tmp_12_fu_327_p2;
    sustainTime_new_1_tm_fu_399_p3 <= 
        sustainTime_new_1_fu_352_p3 when (tmp_14_fu_365_p2(0) = '1') else 
        grp_fu_184_p2;
    time_load_s_fu_407_p3 <= 
        time_r when (tmp_14_fu_365_p2(0) = '1') else 
        ap_const_lv32_0;
    tmp1_fu_374_p2 <= (wait_r or not_tmp_7_reg_718);
    tmp2_fu_504_p2 <= (not_sel_tmp7_fu_481_p2 and not_sel_tmp_fu_498_p2);
    tmp_12_fu_327_p2 <= std_logic_vector(unsigned(sustainTime_loc_reg_145) + unsigned(ap_const_lv32_1));
    tmp_13_fu_333_p2 <= std_logic_vector(unsigned(releaseTime_loc_reg_136) + unsigned(ap_const_lv32_1));
    tmp_14_fu_365_p2 <= (tmp_34_fu_359_p2 or not_tmp_7_reg_718);
    tmp_16_fu_415_p2 <= "1" when (signed(time_load_s_fu_407_p3) < signed(attackDuration_read_reg_636)) else "0";
    tmp_19_fu_432_p2 <= "1" when (signed(time_load_s_fu_407_p3) < signed(decayDuration_read_reg_629)) else "0";
    tmp_20_fu_443_p2 <= std_logic_vector(unsigned(time_load_s_reg_739) - unsigned(attackDuration_read_reg_636));
    tmp_24_fu_447_p2 <= "1" when (signed(time_load_s_reg_739) < signed(sustainTime_new_1_tm_reg_733)) else "0";
    tmp_24_not_fu_475_p2 <= (tmp_24_fu_447_p2 xor ap_const_lv1_1);
    tmp_25_fu_437_p2 <= "1" when (signed(time_load_s_fu_407_p3) < signed(releaseTime_loc_1_re_fu_392_p3)) else "0";
    tmp_25_not_fu_493_p2 <= (tmp_25_reg_762 xor ap_const_lv1_1);
    tmp_26_fu_451_p2 <= std_logic_vector(unsigned(time_load_s_reg_739) - unsigned(sustainTime_new_1_tm_reg_733));
    tmp_30_fu_242_p2 <= (notrhs_fu_236_p2 or notlhs_fu_230_p2);
    tmp_31_fu_543_p2 <= std_logic_vector(unsigned(time_load_s_reg_739) + unsigned(ap_const_lv32_1));
    tmp_33_fu_248_p2 <= (tmp_30_fu_242_p2 and tmp_32_reg_659);
    tmp_34_fu_359_p2 <= (wait_r xor ap_const_lv1_1);
    tmp_3_fu_207_p2 <= std_logic_vector(unsigned(decayDuration) - unsigned(attackDuration));
    tmp_5_fu_216_p4 <= sustainAmplitude_to_s_fu_213_p1(30 downto 23);
    tmp_6_fu_264_p2 <= "0" when (lastpress = ap_const_lv32_0) else "1";
    tmp_7_fu_270_p2 <= "1" when (press_read_reg_643 = ap_const_lv32_0) else "0";
    tmp_9_fu_302_p1 <= tmp_9_neg_fu_296_p2;
    tmp_9_neg_fu_296_p2 <= (tmp_9_to_int_fu_293_p1 xor ap_const_lv32_80000000);
    tmp_9_to_int_fu_293_p1 <= sustainAmplitude_ass_reg_674;
    tmp_fu_226_p1 <= sustainAmplitude_to_s_fu_213_p1(23 - 1 downto 0);
    tmp_s_fu_289_p2 <= std_logic_vector(unsigned(releaseDuration_read_reg_612) - unsigned(decayDuration_read_reg_629));
    wait_flag_1_fu_539_p2 <= (sel_tmp8_reg_784 or not_tmp_7_reg_718);
    wave_in_V_0_ack_in <= wave_in_V_0_state(1);

    wave_in_V_0_ack_out_assign_proc : process(wave_in_V_0_vld_out, ap_CS_fsm_state46)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state46) and (wave_in_V_0_vld_out = ap_const_logic_1))) then 
            wave_in_V_0_ack_out <= ap_const_logic_1;
        else 
            wave_in_V_0_ack_out <= ap_const_logic_0;
        end if; 
    end process;


    wave_in_V_0_data_out_assign_proc : process(wave_in_V_0_payload_A, wave_in_V_0_payload_B, wave_in_V_0_sel)
    begin
        if ((ap_const_logic_1 = wave_in_V_0_sel)) then 
            wave_in_V_0_data_out <= wave_in_V_0_payload_B;
        else 
            wave_in_V_0_data_out <= wave_in_V_0_payload_A;
        end if; 
    end process;

    wave_in_V_0_load_A <= (wave_in_V_0_state_cmp_full and not(wave_in_V_0_sel_wr));
    wave_in_V_0_load_B <= (wave_in_V_0_sel_wr and wave_in_V_0_state_cmp_full);
    wave_in_V_0_sel <= wave_in_V_0_sel_rd;
    wave_in_V_0_state_cmp_full <= '0' when (wave_in_V_0_state = ap_const_lv2_1) else '1';
    wave_in_V_0_vld_in <= wave_in_V_TVALID;
    wave_in_V_0_vld_out <= wave_in_V_0_state(0);

    wave_in_V_TDATA_blk_n_assign_proc : process(wave_in_V_0_state, ap_CS_fsm_state46)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state46)) then 
            wave_in_V_TDATA_blk_n <= wave_in_V_0_state(0);
        else 
            wave_in_V_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    wave_in_V_TREADY <= wave_in_V_0_state(1);
    wave_out_V_1_ack_in <= wave_out_V_1_state(1);
    wave_out_V_1_ack_out <= wave_out_V_TREADY;

    wave_out_V_1_data_out_assign_proc : process(wave_out_V_1_payload_A, wave_out_V_1_payload_B, wave_out_V_1_sel)
    begin
        if ((ap_const_logic_1 = wave_out_V_1_sel)) then 
            wave_out_V_1_data_out <= wave_out_V_1_payload_B;
        else 
            wave_out_V_1_data_out <= wave_out_V_1_payload_A;
        end if; 
    end process;

    wave_out_V_1_load_A <= (wave_out_V_1_state_cmp_full and not(wave_out_V_1_sel_wr));
    wave_out_V_1_load_B <= (wave_out_V_1_sel_wr and wave_out_V_1_state_cmp_full);
    wave_out_V_1_sel <= wave_out_V_1_sel_rd;
    wave_out_V_1_state_cmp_full <= '0' when (wave_out_V_1_state = ap_const_lv2_1) else '1';

    wave_out_V_1_vld_in_assign_proc : process(wave_out_V_1_ack_in, ap_CS_fsm_state67)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state67) and (wave_out_V_1_ack_in = ap_const_logic_1))) then 
            wave_out_V_1_vld_in <= ap_const_logic_1;
        else 
            wave_out_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    wave_out_V_1_vld_out <= wave_out_V_1_state(0);
    wave_out_V_TDATA <= wave_out_V_1_data_out;

    wave_out_V_TDATA_blk_n_assign_proc : process(wave_out_V_1_state, ap_CS_fsm_state67, ap_CS_fsm_state68)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state67) or (ap_const_logic_1 = ap_CS_fsm_state68))) then 
            wave_out_V_TDATA_blk_n <= wave_out_V_1_state(1);
        else 
            wave_out_V_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    wave_out_V_TVALID <= wave_out_V_1_state(0);
end behav;
