$date
	Wed Nov 15 00:31:25 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module done_gen_TB $end
$var wire 1 ! done $end
$var reg 1 " port_1 $end
$var reg 1 # port_2 $end
$var reg 1 $ port_3 $end
$var reg 1 % port_4 $end
$scope module done_gen_instance $end
$var wire 1 ! done $end
$var wire 1 " port_1 $end
$var wire 1 # port_2 $end
$var wire 1 $ port_3 $end
$var wire 1 % port_4 $end
$var wire 1 & res_1 $end
$var wire 1 ' res_2 $end
$var wire 1 ( res_3 $end
$var wire 1 ) res_4 $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x)
x(
x'
x&
x%
x$
x#
x"
x!
$end
#10
0!
0)
0&
0'
0(
1%
0$
1#
1"
#30
1!
1)
0#
0"
#40
1&
1!
0)
0%
1"
#50
1'
0&
1#
0"
#60
0!
0'
1%
1$
0#
1"
