#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include <cydevice_trm.h>

/* M0 */
#define M0__0__DM__MASK 0x07u
#define M0__0__DM__SHIFT 0
#define M0__0__DR CYREG_PRT0_DR
#define M0__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define M0__0__HSIOM_MASK 0x0000000Fu
#define M0__0__HSIOM_SHIFT 0u
#define M0__0__INTCFG CYREG_PRT0_INTCFG
#define M0__0__INTSTAT CYREG_PRT0_INTSTAT
#define M0__0__MASK 0x01u
#define M0__0__OUT_SEL CYREG_UDB_PA0_CFG10
#define M0__0__OUT_SEL_SHIFT 0u
#define M0__0__OUT_SEL_VAL 3u
#define M0__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define M0__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define M0__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define M0__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define M0__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define M0__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define M0__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define M0__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define M0__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define M0__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define M0__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define M0__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define M0__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define M0__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define M0__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define M0__0__PC CYREG_PRT0_PC
#define M0__0__PC2 CYREG_PRT0_PC2
#define M0__0__PORT 0u
#define M0__0__PS CYREG_PRT0_PS
#define M0__0__SHIFT 0
#define M0__DR CYREG_PRT0_DR
#define M0__INTCFG CYREG_PRT0_INTCFG
#define M0__INTSTAT CYREG_PRT0_INTSTAT
#define M0__MASK 0x01u
#define M0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define M0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define M0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define M0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define M0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define M0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define M0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define M0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define M0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define M0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define M0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define M0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define M0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define M0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define M0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define M0__PC CYREG_PRT0_PC
#define M0__PC2 CYREG_PRT0_PC2
#define M0__PORT 0u
#define M0__PS CYREG_PRT0_PS
#define M0__SHIFT 0

/* M1 */
#define M1__0__DM__MASK 0x07u
#define M1__0__DM__SHIFT 0
#define M1__0__DR CYREG_PRT1_DR
#define M1__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define M1__0__HSIOM_MASK 0x0000000Fu
#define M1__0__HSIOM_SHIFT 0u
#define M1__0__INTCFG CYREG_PRT1_INTCFG
#define M1__0__INTSTAT CYREG_PRT1_INTSTAT
#define M1__0__MASK 0x01u
#define M1__0__OUT_SEL CYREG_UDB_PA1_CFG10
#define M1__0__OUT_SEL_SHIFT 0u
#define M1__0__OUT_SEL_VAL 3u
#define M1__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define M1__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define M1__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define M1__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define M1__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define M1__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define M1__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define M1__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define M1__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define M1__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define M1__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define M1__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define M1__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define M1__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define M1__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define M1__0__PC CYREG_PRT1_PC
#define M1__0__PC2 CYREG_PRT1_PC2
#define M1__0__PORT 1u
#define M1__0__PS CYREG_PRT1_PS
#define M1__0__SHIFT 0
#define M1__DR CYREG_PRT1_DR
#define M1__INTCFG CYREG_PRT1_INTCFG
#define M1__INTSTAT CYREG_PRT1_INTSTAT
#define M1__MASK 0x01u
#define M1__PA__CFG0 CYREG_UDB_PA1_CFG0
#define M1__PA__CFG1 CYREG_UDB_PA1_CFG1
#define M1__PA__CFG10 CYREG_UDB_PA1_CFG10
#define M1__PA__CFG11 CYREG_UDB_PA1_CFG11
#define M1__PA__CFG12 CYREG_UDB_PA1_CFG12
#define M1__PA__CFG13 CYREG_UDB_PA1_CFG13
#define M1__PA__CFG14 CYREG_UDB_PA1_CFG14
#define M1__PA__CFG2 CYREG_UDB_PA1_CFG2
#define M1__PA__CFG3 CYREG_UDB_PA1_CFG3
#define M1__PA__CFG4 CYREG_UDB_PA1_CFG4
#define M1__PA__CFG5 CYREG_UDB_PA1_CFG5
#define M1__PA__CFG6 CYREG_UDB_PA1_CFG6
#define M1__PA__CFG7 CYREG_UDB_PA1_CFG7
#define M1__PA__CFG8 CYREG_UDB_PA1_CFG8
#define M1__PA__CFG9 CYREG_UDB_PA1_CFG9
#define M1__PC CYREG_PRT1_PC
#define M1__PC2 CYREG_PRT1_PC2
#define M1__PORT 1u
#define M1__PS CYREG_PRT1_PS
#define M1__SHIFT 0

/* DIR */
#define DIR__0__DM__MASK 0xE00u
#define DIR__0__DM__SHIFT 9
#define DIR__0__DR CYREG_PRT0_DR
#define DIR__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define DIR__0__HSIOM_MASK 0x0000F000u
#define DIR__0__HSIOM_SHIFT 12u
#define DIR__0__INTCFG CYREG_PRT0_INTCFG
#define DIR__0__INTSTAT CYREG_PRT0_INTSTAT
#define DIR__0__MASK 0x08u
#define DIR__0__OUT_SEL CYREG_UDB_PA0_CFG10
#define DIR__0__OUT_SEL_SHIFT 6u
#define DIR__0__OUT_SEL_VAL 1u
#define DIR__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define DIR__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define DIR__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define DIR__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define DIR__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define DIR__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define DIR__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define DIR__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define DIR__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define DIR__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define DIR__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define DIR__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define DIR__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define DIR__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define DIR__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define DIR__0__PC CYREG_PRT0_PC
#define DIR__0__PC2 CYREG_PRT0_PC2
#define DIR__0__PORT 0u
#define DIR__0__PS CYREG_PRT0_PS
#define DIR__0__SHIFT 3
#define DIR__DR CYREG_PRT0_DR
#define DIR__INTCFG CYREG_PRT0_INTCFG
#define DIR__INTSTAT CYREG_PRT0_INTSTAT
#define DIR__MASK 0x08u
#define DIR__PA__CFG0 CYREG_UDB_PA0_CFG0
#define DIR__PA__CFG1 CYREG_UDB_PA0_CFG1
#define DIR__PA__CFG10 CYREG_UDB_PA0_CFG10
#define DIR__PA__CFG11 CYREG_UDB_PA0_CFG11
#define DIR__PA__CFG12 CYREG_UDB_PA0_CFG12
#define DIR__PA__CFG13 CYREG_UDB_PA0_CFG13
#define DIR__PA__CFG14 CYREG_UDB_PA0_CFG14
#define DIR__PA__CFG2 CYREG_UDB_PA0_CFG2
#define DIR__PA__CFG3 CYREG_UDB_PA0_CFG3
#define DIR__PA__CFG4 CYREG_UDB_PA0_CFG4
#define DIR__PA__CFG5 CYREG_UDB_PA0_CFG5
#define DIR__PA__CFG6 CYREG_UDB_PA0_CFG6
#define DIR__PA__CFG7 CYREG_UDB_PA0_CFG7
#define DIR__PA__CFG8 CYREG_UDB_PA0_CFG8
#define DIR__PA__CFG9 CYREG_UDB_PA0_CFG9
#define DIR__PC CYREG_PRT0_PC
#define DIR__PC2 CYREG_PRT0_PC2
#define DIR__PORT 0u
#define DIR__PS CYREG_PRT0_PS
#define DIR__SHIFT 3

/* PWM_PWMUDB */
#define PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_UDB_W16_ACTL_02
#define PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_UDB_W16_CTL_02
#define PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_UDB_W16_CTL_02
#define PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_UDB_W16_CTL_02
#define PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_UDB_W16_CTL_02
#define PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_UDB_W16_MSK_02
#define PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_UDB_W16_MSK_02
#define PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_UDB_W16_MSK_02
#define PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_UDB_W16_MSK_02
#define PWM_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define PWM_PWMUDB_genblk1_ctrlreg__7__POS 7
#define PWM_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_UDB_W8_ACTL_02
#define PWM_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_UDB_W8_CTL_02
#define PWM_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_UDB_CAT16_CTL_ST_02
#define PWM_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_UDB_W8_CTL_02
#define PWM_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_UDB_CAT16_CTL_ST_02
#define PWM_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define PWM_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_02
#define PWM_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_02
#define PWM_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_UDB_W8_MSK_02
#define PWM_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG CYREG_UDB_W16_A0_02
#define PWM_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG CYREG_UDB_W16_A1_02
#define PWM_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG CYREG_UDB_W16_D0_02
#define PWM_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG CYREG_UDB_W16_D1_02
#define PWM_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_UDB_W16_ACTL_02
#define PWM_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG CYREG_UDB_W16_F0_02
#define PWM_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG CYREG_UDB_W16_F1_02
#define PWM_PWMUDB_sP16_pwmdp_u0__A0_A1_REG CYREG_UDB_CAT16_A_02
#define PWM_PWMUDB_sP16_pwmdp_u0__A0_REG CYREG_UDB_W8_A0_02
#define PWM_PWMUDB_sP16_pwmdp_u0__A1_REG CYREG_UDB_W8_A1_02
#define PWM_PWMUDB_sP16_pwmdp_u0__D0_D1_REG CYREG_UDB_CAT16_D_02
#define PWM_PWMUDB_sP16_pwmdp_u0__D0_REG CYREG_UDB_W8_D0_02
#define PWM_PWMUDB_sP16_pwmdp_u0__D1_REG CYREG_UDB_W8_D1_02
#define PWM_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG CYREG_UDB_W8_ACTL_02
#define PWM_PWMUDB_sP16_pwmdp_u0__F0_F1_REG CYREG_UDB_CAT16_F_02
#define PWM_PWMUDB_sP16_pwmdp_u0__F0_REG CYREG_UDB_W8_F0_02
#define PWM_PWMUDB_sP16_pwmdp_u0__F1_REG CYREG_UDB_W8_F1_02
#define PWM_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_02
#define PWM_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_02
#define PWM_PWMUDB_sP16_pwmdp_u1__A0_A1_REG CYREG_UDB_CAT16_A_03
#define PWM_PWMUDB_sP16_pwmdp_u1__A0_REG CYREG_UDB_W8_A0_03
#define PWM_PWMUDB_sP16_pwmdp_u1__A1_REG CYREG_UDB_W8_A1_03
#define PWM_PWMUDB_sP16_pwmdp_u1__D0_D1_REG CYREG_UDB_CAT16_D_03
#define PWM_PWMUDB_sP16_pwmdp_u1__D0_REG CYREG_UDB_W8_D0_03
#define PWM_PWMUDB_sP16_pwmdp_u1__D1_REG CYREG_UDB_W8_D1_03
#define PWM_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG CYREG_UDB_W8_ACTL_03
#define PWM_PWMUDB_sP16_pwmdp_u1__F0_F1_REG CYREG_UDB_CAT16_F_03
#define PWM_PWMUDB_sP16_pwmdp_u1__F0_REG CYREG_UDB_W8_F0_03
#define PWM_PWMUDB_sP16_pwmdp_u1__F1_REG CYREG_UDB_W8_F1_03

/* nEN */
#define nEN__0__DM__MASK 0x38000u
#define nEN__0__DM__SHIFT 15
#define nEN__0__DR CYREG_PRT0_DR
#define nEN__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define nEN__0__HSIOM_MASK 0x00F00000u
#define nEN__0__HSIOM_SHIFT 20u
#define nEN__0__INTCFG CYREG_PRT0_INTCFG
#define nEN__0__INTSTAT CYREG_PRT0_INTSTAT
#define nEN__0__MASK 0x20u
#define nEN__0__OUT_SEL CYREG_UDB_PA0_CFG10
#define nEN__0__OUT_SEL_SHIFT 10u
#define nEN__0__OUT_SEL_VAL 1u
#define nEN__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define nEN__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define nEN__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define nEN__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define nEN__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define nEN__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define nEN__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define nEN__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define nEN__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define nEN__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define nEN__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define nEN__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define nEN__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define nEN__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define nEN__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define nEN__0__PC CYREG_PRT0_PC
#define nEN__0__PC2 CYREG_PRT0_PC2
#define nEN__0__PORT 0u
#define nEN__0__PS CYREG_PRT0_PS
#define nEN__0__SHIFT 5
#define nEN__DR CYREG_PRT0_DR
#define nEN__INTCFG CYREG_PRT0_INTCFG
#define nEN__INTSTAT CYREG_PRT0_INTSTAT
#define nEN__MASK 0x20u
#define nEN__PA__CFG0 CYREG_UDB_PA0_CFG0
#define nEN__PA__CFG1 CYREG_UDB_PA0_CFG1
#define nEN__PA__CFG10 CYREG_UDB_PA0_CFG10
#define nEN__PA__CFG11 CYREG_UDB_PA0_CFG11
#define nEN__PA__CFG12 CYREG_UDB_PA0_CFG12
#define nEN__PA__CFG13 CYREG_UDB_PA0_CFG13
#define nEN__PA__CFG14 CYREG_UDB_PA0_CFG14
#define nEN__PA__CFG2 CYREG_UDB_PA0_CFG2
#define nEN__PA__CFG3 CYREG_UDB_PA0_CFG3
#define nEN__PA__CFG4 CYREG_UDB_PA0_CFG4
#define nEN__PA__CFG5 CYREG_UDB_PA0_CFG5
#define nEN__PA__CFG6 CYREG_UDB_PA0_CFG6
#define nEN__PA__CFG7 CYREG_UDB_PA0_CFG7
#define nEN__PA__CFG8 CYREG_UDB_PA0_CFG8
#define nEN__PA__CFG9 CYREG_UDB_PA0_CFG9
#define nEN__PC CYREG_PRT0_PC
#define nEN__PC2 CYREG_PRT0_PC2
#define nEN__PORT 0u
#define nEN__PS CYREG_PRT0_PS
#define nEN__SHIFT 5

/* I2CS_SCB */
#define I2CS_SCB__BIST_CONTROL CYREG_SCB0_BIST_CONTROL
#define I2CS_SCB__BIST_DATA CYREG_SCB0_BIST_DATA
#define I2CS_SCB__CTRL CYREG_SCB0_CTRL
#define I2CS_SCB__EZ_DATA00 CYREG_SCB0_EZ_DATA00
#define I2CS_SCB__EZ_DATA01 CYREG_SCB0_EZ_DATA01
#define I2CS_SCB__EZ_DATA02 CYREG_SCB0_EZ_DATA02
#define I2CS_SCB__EZ_DATA03 CYREG_SCB0_EZ_DATA03
#define I2CS_SCB__EZ_DATA04 CYREG_SCB0_EZ_DATA04
#define I2CS_SCB__EZ_DATA05 CYREG_SCB0_EZ_DATA05
#define I2CS_SCB__EZ_DATA06 CYREG_SCB0_EZ_DATA06
#define I2CS_SCB__EZ_DATA07 CYREG_SCB0_EZ_DATA07
#define I2CS_SCB__EZ_DATA08 CYREG_SCB0_EZ_DATA08
#define I2CS_SCB__EZ_DATA09 CYREG_SCB0_EZ_DATA09
#define I2CS_SCB__EZ_DATA10 CYREG_SCB0_EZ_DATA10
#define I2CS_SCB__EZ_DATA11 CYREG_SCB0_EZ_DATA11
#define I2CS_SCB__EZ_DATA12 CYREG_SCB0_EZ_DATA12
#define I2CS_SCB__EZ_DATA13 CYREG_SCB0_EZ_DATA13
#define I2CS_SCB__EZ_DATA14 CYREG_SCB0_EZ_DATA14
#define I2CS_SCB__EZ_DATA15 CYREG_SCB0_EZ_DATA15
#define I2CS_SCB__EZ_DATA16 CYREG_SCB0_EZ_DATA16
#define I2CS_SCB__EZ_DATA17 CYREG_SCB0_EZ_DATA17
#define I2CS_SCB__EZ_DATA18 CYREG_SCB0_EZ_DATA18
#define I2CS_SCB__EZ_DATA19 CYREG_SCB0_EZ_DATA19
#define I2CS_SCB__EZ_DATA20 CYREG_SCB0_EZ_DATA20
#define I2CS_SCB__EZ_DATA21 CYREG_SCB0_EZ_DATA21
#define I2CS_SCB__EZ_DATA22 CYREG_SCB0_EZ_DATA22
#define I2CS_SCB__EZ_DATA23 CYREG_SCB0_EZ_DATA23
#define I2CS_SCB__EZ_DATA24 CYREG_SCB0_EZ_DATA24
#define I2CS_SCB__EZ_DATA25 CYREG_SCB0_EZ_DATA25
#define I2CS_SCB__EZ_DATA26 CYREG_SCB0_EZ_DATA26
#define I2CS_SCB__EZ_DATA27 CYREG_SCB0_EZ_DATA27
#define I2CS_SCB__EZ_DATA28 CYREG_SCB0_EZ_DATA28
#define I2CS_SCB__EZ_DATA29 CYREG_SCB0_EZ_DATA29
#define I2CS_SCB__EZ_DATA30 CYREG_SCB0_EZ_DATA30
#define I2CS_SCB__EZ_DATA31 CYREG_SCB0_EZ_DATA31
#define I2CS_SCB__I2C_CFG CYREG_SCB0_I2C_CFG
#define I2CS_SCB__I2C_CTRL CYREG_SCB0_I2C_CTRL
#define I2CS_SCB__I2C_M_CMD CYREG_SCB0_I2C_M_CMD
#define I2CS_SCB__I2C_S_CMD CYREG_SCB0_I2C_S_CMD
#define I2CS_SCB__I2C_STATUS CYREG_SCB0_I2C_STATUS
#define I2CS_SCB__INTR_CAUSE CYREG_SCB0_INTR_CAUSE
#define I2CS_SCB__INTR_I2C_EC CYREG_SCB0_INTR_I2C_EC
#define I2CS_SCB__INTR_I2C_EC_MASK CYREG_SCB0_INTR_I2C_EC_MASK
#define I2CS_SCB__INTR_I2C_EC_MASKED CYREG_SCB0_INTR_I2C_EC_MASKED
#define I2CS_SCB__INTR_M CYREG_SCB0_INTR_M
#define I2CS_SCB__INTR_M_MASK CYREG_SCB0_INTR_M_MASK
#define I2CS_SCB__INTR_M_MASKED CYREG_SCB0_INTR_M_MASKED
#define I2CS_SCB__INTR_M_SET CYREG_SCB0_INTR_M_SET
#define I2CS_SCB__INTR_RX CYREG_SCB0_INTR_RX
#define I2CS_SCB__INTR_RX_MASK CYREG_SCB0_INTR_RX_MASK
#define I2CS_SCB__INTR_RX_MASKED CYREG_SCB0_INTR_RX_MASKED
#define I2CS_SCB__INTR_RX_SET CYREG_SCB0_INTR_RX_SET
#define I2CS_SCB__INTR_S CYREG_SCB0_INTR_S
#define I2CS_SCB__INTR_S_MASK CYREG_SCB0_INTR_S_MASK
#define I2CS_SCB__INTR_S_MASKED CYREG_SCB0_INTR_S_MASKED
#define I2CS_SCB__INTR_S_SET CYREG_SCB0_INTR_S_SET
#define I2CS_SCB__INTR_SPI_EC CYREG_SCB0_INTR_SPI_EC
#define I2CS_SCB__INTR_SPI_EC_MASK CYREG_SCB0_INTR_SPI_EC_MASK
#define I2CS_SCB__INTR_SPI_EC_MASKED CYREG_SCB0_INTR_SPI_EC_MASKED
#define I2CS_SCB__INTR_TX CYREG_SCB0_INTR_TX
#define I2CS_SCB__INTR_TX_MASK CYREG_SCB0_INTR_TX_MASK
#define I2CS_SCB__INTR_TX_MASKED CYREG_SCB0_INTR_TX_MASKED
#define I2CS_SCB__INTR_TX_SET CYREG_SCB0_INTR_TX_SET
#define I2CS_SCB__RX_CTRL CYREG_SCB0_RX_CTRL
#define I2CS_SCB__RX_FIFO_CTRL CYREG_SCB0_RX_FIFO_CTRL
#define I2CS_SCB__RX_FIFO_RD CYREG_SCB0_RX_FIFO_RD
#define I2CS_SCB__RX_FIFO_RD_SILENT CYREG_SCB0_RX_FIFO_RD_SILENT
#define I2CS_SCB__RX_FIFO_STATUS CYREG_SCB0_RX_FIFO_STATUS
#define I2CS_SCB__RX_MATCH CYREG_SCB0_RX_MATCH
#define I2CS_SCB__SPI_CTRL CYREG_SCB0_SPI_CTRL
#define I2CS_SCB__SPI_STATUS CYREG_SCB0_SPI_STATUS
#define I2CS_SCB__STATUS CYREG_SCB0_STATUS
#define I2CS_SCB__TX_CTRL CYREG_SCB0_TX_CTRL
#define I2CS_SCB__TX_FIFO_CTRL CYREG_SCB0_TX_FIFO_CTRL
#define I2CS_SCB__TX_FIFO_STATUS CYREG_SCB0_TX_FIFO_STATUS
#define I2CS_SCB__TX_FIFO_WR CYREG_SCB0_TX_FIFO_WR
#define I2CS_SCB__UART_CTRL CYREG_SCB0_UART_CTRL
#define I2CS_SCB__UART_RX_CTRL CYREG_SCB0_UART_RX_CTRL
#define I2CS_SCB__UART_RX_STATUS CYREG_SCB0_UART_RX_STATUS
#define I2CS_SCB__UART_TX_CTRL CYREG_SCB0_UART_TX_CTRL

/* I2CS_SCB_IRQ */
#define I2CS_SCB_IRQ__INTC_CLR_EN_REG CYREG_CM0_ICER
#define I2CS_SCB_IRQ__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define I2CS_SCB_IRQ__INTC_MASK 0x400u
#define I2CS_SCB_IRQ__INTC_NUMBER 10u
#define I2CS_SCB_IRQ__INTC_PRIOR_MASK 0xC00000u
#define I2CS_SCB_IRQ__INTC_PRIOR_NUM 3u
#define I2CS_SCB_IRQ__INTC_PRIOR_REG CYREG_CM0_IPR2
#define I2CS_SCB_IRQ__INTC_SET_EN_REG CYREG_CM0_ISER
#define I2CS_SCB_IRQ__INTC_SET_PD_REG CYREG_CM0_ISPR

/* I2CS_SCBCLK */
#define I2CS_SCBCLK__DIVIDER_MASK 0x0000FFFFu
#define I2CS_SCBCLK__ENABLE CYREG_CLK_DIVIDER_A00
#define I2CS_SCBCLK__ENABLE_MASK 0x80000000u
#define I2CS_SCBCLK__MASK 0x80000000u
#define I2CS_SCBCLK__REGISTER CYREG_CLK_DIVIDER_A00

/* I2CS_scl */
#define I2CS_scl__0__DM__MASK 0x07u
#define I2CS_scl__0__DM__SHIFT 0
#define I2CS_scl__0__DR CYREG_PRT4_DR
#define I2CS_scl__0__HSIOM CYREG_HSIOM_PORT_SEL4
#define I2CS_scl__0__HSIOM_MASK 0x0000000Fu
#define I2CS_scl__0__HSIOM_SHIFT 0u
#define I2CS_scl__0__INTCFG CYREG_PRT4_INTCFG
#define I2CS_scl__0__INTSTAT CYREG_PRT4_INTSTAT
#define I2CS_scl__0__MASK 0x01u
#define I2CS_scl__0__PC CYREG_PRT4_PC
#define I2CS_scl__0__PC2 CYREG_PRT4_PC2
#define I2CS_scl__0__PORT 4u
#define I2CS_scl__0__PS CYREG_PRT4_PS
#define I2CS_scl__0__SHIFT 0
#define I2CS_scl__DR CYREG_PRT4_DR
#define I2CS_scl__INTCFG CYREG_PRT4_INTCFG
#define I2CS_scl__INTSTAT CYREG_PRT4_INTSTAT
#define I2CS_scl__MASK 0x01u
#define I2CS_scl__PC CYREG_PRT4_PC
#define I2CS_scl__PC2 CYREG_PRT4_PC2
#define I2CS_scl__PORT 4u
#define I2CS_scl__PS CYREG_PRT4_PS
#define I2CS_scl__SHIFT 0

/* I2CS_sda */
#define I2CS_sda__0__DM__MASK 0x38u
#define I2CS_sda__0__DM__SHIFT 3
#define I2CS_sda__0__DR CYREG_PRT4_DR
#define I2CS_sda__0__HSIOM CYREG_HSIOM_PORT_SEL4
#define I2CS_sda__0__HSIOM_MASK 0x000000F0u
#define I2CS_sda__0__HSIOM_SHIFT 4u
#define I2CS_sda__0__INTCFG CYREG_PRT4_INTCFG
#define I2CS_sda__0__INTSTAT CYREG_PRT4_INTSTAT
#define I2CS_sda__0__MASK 0x02u
#define I2CS_sda__0__PC CYREG_PRT4_PC
#define I2CS_sda__0__PC2 CYREG_PRT4_PC2
#define I2CS_sda__0__PORT 4u
#define I2CS_sda__0__PS CYREG_PRT4_PS
#define I2CS_sda__0__SHIFT 1
#define I2CS_sda__DR CYREG_PRT4_DR
#define I2CS_sda__INTCFG CYREG_PRT4_INTCFG
#define I2CS_sda__INTSTAT CYREG_PRT4_INTSTAT
#define I2CS_sda__MASK 0x02u
#define I2CS_sda__PC CYREG_PRT4_PC
#define I2CS_sda__PC2 CYREG_PRT4_PC2
#define I2CS_sda__PORT 4u
#define I2CS_sda__PS CYREG_PRT4_PS
#define I2CS_sda__SHIFT 1

/* STEP */
#define STEP__0__DM__MASK 0x1C0000u
#define STEP__0__DM__SHIFT 18
#define STEP__0__DR CYREG_PRT0_DR
#define STEP__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define STEP__0__HSIOM_MASK 0x0F000000u
#define STEP__0__HSIOM_SHIFT 24u
#define STEP__0__INTCFG CYREG_PRT0_INTCFG
#define STEP__0__INTSTAT CYREG_PRT0_INTSTAT
#define STEP__0__MASK 0x40u
#define STEP__0__OUT_SEL CYREG_UDB_PA0_CFG10
#define STEP__0__OUT_SEL_SHIFT 12u
#define STEP__0__OUT_SEL_VAL 3u
#define STEP__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define STEP__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define STEP__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define STEP__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define STEP__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define STEP__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define STEP__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define STEP__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define STEP__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define STEP__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define STEP__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define STEP__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define STEP__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define STEP__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define STEP__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define STEP__0__PC CYREG_PRT0_PC
#define STEP__0__PC2 CYREG_PRT0_PC2
#define STEP__0__PORT 0u
#define STEP__0__PS CYREG_PRT0_PS
#define STEP__0__SHIFT 6
#define STEP__DR CYREG_PRT0_DR
#define STEP__INTCFG CYREG_PRT0_INTCFG
#define STEP__INTSTAT CYREG_PRT0_INTSTAT
#define STEP__MASK 0x40u
#define STEP__PA__CFG0 CYREG_UDB_PA0_CFG0
#define STEP__PA__CFG1 CYREG_UDB_PA0_CFG1
#define STEP__PA__CFG10 CYREG_UDB_PA0_CFG10
#define STEP__PA__CFG11 CYREG_UDB_PA0_CFG11
#define STEP__PA__CFG12 CYREG_UDB_PA0_CFG12
#define STEP__PA__CFG13 CYREG_UDB_PA0_CFG13
#define STEP__PA__CFG14 CYREG_UDB_PA0_CFG14
#define STEP__PA__CFG2 CYREG_UDB_PA0_CFG2
#define STEP__PA__CFG3 CYREG_UDB_PA0_CFG3
#define STEP__PA__CFG4 CYREG_UDB_PA0_CFG4
#define STEP__PA__CFG5 CYREG_UDB_PA0_CFG5
#define STEP__PA__CFG6 CYREG_UDB_PA0_CFG6
#define STEP__PA__CFG7 CYREG_UDB_PA0_CFG7
#define STEP__PA__CFG8 CYREG_UDB_PA0_CFG8
#define STEP__PA__CFG9 CYREG_UDB_PA0_CFG9
#define STEP__PC CYREG_PRT0_PC
#define STEP__PC2 CYREG_PRT0_PC2
#define STEP__PORT 0u
#define STEP__PS CYREG_PRT0_PS
#define STEP__SHIFT 6

/* cap1 */
#define cap1__0__DM__MASK 0xE00000u
#define cap1__0__DM__SHIFT 21
#define cap1__0__DR CYREG_PRT0_DR
#define cap1__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define cap1__0__HSIOM_MASK 0xF0000000u
#define cap1__0__HSIOM_SHIFT 28u
#define cap1__0__INTCFG CYREG_PRT0_INTCFG
#define cap1__0__INTSTAT CYREG_PRT0_INTSTAT
#define cap1__0__MASK 0x80u
#define cap1__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define cap1__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define cap1__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define cap1__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define cap1__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define cap1__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define cap1__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define cap1__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define cap1__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define cap1__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define cap1__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define cap1__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define cap1__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define cap1__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define cap1__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define cap1__0__PC CYREG_PRT0_PC
#define cap1__0__PC2 CYREG_PRT0_PC2
#define cap1__0__PORT 0u
#define cap1__0__PS CYREG_PRT0_PS
#define cap1__0__SHIFT 7
#define cap1__DR CYREG_PRT0_DR
#define cap1__INTCFG CYREG_PRT0_INTCFG
#define cap1__INTSTAT CYREG_PRT0_INTSTAT
#define cap1__MASK 0x80u
#define cap1__PA__CFG0 CYREG_UDB_PA0_CFG0
#define cap1__PA__CFG1 CYREG_UDB_PA0_CFG1
#define cap1__PA__CFG10 CYREG_UDB_PA0_CFG10
#define cap1__PA__CFG11 CYREG_UDB_PA0_CFG11
#define cap1__PA__CFG12 CYREG_UDB_PA0_CFG12
#define cap1__PA__CFG13 CYREG_UDB_PA0_CFG13
#define cap1__PA__CFG14 CYREG_UDB_PA0_CFG14
#define cap1__PA__CFG2 CYREG_UDB_PA0_CFG2
#define cap1__PA__CFG3 CYREG_UDB_PA0_CFG3
#define cap1__PA__CFG4 CYREG_UDB_PA0_CFG4
#define cap1__PA__CFG5 CYREG_UDB_PA0_CFG5
#define cap1__PA__CFG6 CYREG_UDB_PA0_CFG6
#define cap1__PA__CFG7 CYREG_UDB_PA0_CFG7
#define cap1__PA__CFG8 CYREG_UDB_PA0_CFG8
#define cap1__PA__CFG9 CYREG_UDB_PA0_CFG9
#define cap1__PC CYREG_PRT0_PC
#define cap1__PC2 CYREG_PRT0_PC2
#define cap1__PORT 0u
#define cap1__PS CYREG_PRT0_PS
#define cap1__SHIFT 7

/* cap2 */
#define cap2__0__DM__MASK 0x7000u
#define cap2__0__DM__SHIFT 12
#define cap2__0__DR CYREG_PRT0_DR
#define cap2__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define cap2__0__HSIOM_MASK 0x000F0000u
#define cap2__0__HSIOM_SHIFT 16u
#define cap2__0__INTCFG CYREG_PRT0_INTCFG
#define cap2__0__INTSTAT CYREG_PRT0_INTSTAT
#define cap2__0__MASK 0x10u
#define cap2__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define cap2__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define cap2__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define cap2__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define cap2__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define cap2__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define cap2__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define cap2__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define cap2__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define cap2__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define cap2__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define cap2__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define cap2__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define cap2__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define cap2__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define cap2__0__PC CYREG_PRT0_PC
#define cap2__0__PC2 CYREG_PRT0_PC2
#define cap2__0__PORT 0u
#define cap2__0__PS CYREG_PRT0_PS
#define cap2__0__SHIFT 4
#define cap2__DR CYREG_PRT0_DR
#define cap2__INTCFG CYREG_PRT0_INTCFG
#define cap2__INTSTAT CYREG_PRT0_INTSTAT
#define cap2__MASK 0x10u
#define cap2__PA__CFG0 CYREG_UDB_PA0_CFG0
#define cap2__PA__CFG1 CYREG_UDB_PA0_CFG1
#define cap2__PA__CFG10 CYREG_UDB_PA0_CFG10
#define cap2__PA__CFG11 CYREG_UDB_PA0_CFG11
#define cap2__PA__CFG12 CYREG_UDB_PA0_CFG12
#define cap2__PA__CFG13 CYREG_UDB_PA0_CFG13
#define cap2__PA__CFG14 CYREG_UDB_PA0_CFG14
#define cap2__PA__CFG2 CYREG_UDB_PA0_CFG2
#define cap2__PA__CFG3 CYREG_UDB_PA0_CFG3
#define cap2__PA__CFG4 CYREG_UDB_PA0_CFG4
#define cap2__PA__CFG5 CYREG_UDB_PA0_CFG5
#define cap2__PA__CFG6 CYREG_UDB_PA0_CFG6
#define cap2__PA__CFG7 CYREG_UDB_PA0_CFG7
#define cap2__PA__CFG8 CYREG_UDB_PA0_CFG8
#define cap2__PA__CFG9 CYREG_UDB_PA0_CFG9
#define cap2__PC CYREG_PRT0_PC
#define cap2__PC2 CYREG_PRT0_PC2
#define cap2__PORT 0u
#define cap2__PS CYREG_PRT0_PS
#define cap2__SHIFT 4

/* hall */
#define hall__0__DM__MASK 0x38u
#define hall__0__DM__SHIFT 3
#define hall__0__DR CYREG_PRT0_DR
#define hall__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define hall__0__HSIOM_MASK 0x000000F0u
#define hall__0__HSIOM_SHIFT 4u
#define hall__0__INTCFG CYREG_PRT0_INTCFG
#define hall__0__INTSTAT CYREG_PRT0_INTSTAT
#define hall__0__MASK 0x02u
#define hall__0__OUT_SEL CYREG_UDB_PA0_CFG10
#define hall__0__OUT_SEL_SHIFT 2u
#define hall__0__OUT_SEL_VAL 2u
#define hall__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define hall__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define hall__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define hall__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define hall__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define hall__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define hall__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define hall__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define hall__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define hall__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define hall__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define hall__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define hall__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define hall__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define hall__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define hall__0__PC CYREG_PRT0_PC
#define hall__0__PC2 CYREG_PRT0_PC2
#define hall__0__PORT 0u
#define hall__0__PS CYREG_PRT0_PS
#define hall__0__SHIFT 1
#define hall__DR CYREG_PRT0_DR
#define hall__INTCFG CYREG_PRT0_INTCFG
#define hall__INTSTAT CYREG_PRT0_INTSTAT
#define hall__MASK 0x02u
#define hall__PA__CFG0 CYREG_UDB_PA0_CFG0
#define hall__PA__CFG1 CYREG_UDB_PA0_CFG1
#define hall__PA__CFG10 CYREG_UDB_PA0_CFG10
#define hall__PA__CFG11 CYREG_UDB_PA0_CFG11
#define hall__PA__CFG12 CYREG_UDB_PA0_CFG12
#define hall__PA__CFG13 CYREG_UDB_PA0_CFG13
#define hall__PA__CFG14 CYREG_UDB_PA0_CFG14
#define hall__PA__CFG2 CYREG_UDB_PA0_CFG2
#define hall__PA__CFG3 CYREG_UDB_PA0_CFG3
#define hall__PA__CFG4 CYREG_UDB_PA0_CFG4
#define hall__PA__CFG5 CYREG_UDB_PA0_CFG5
#define hall__PA__CFG6 CYREG_UDB_PA0_CFG6
#define hall__PA__CFG7 CYREG_UDB_PA0_CFG7
#define hall__PA__CFG8 CYREG_UDB_PA0_CFG8
#define hall__PA__CFG9 CYREG_UDB_PA0_CFG9
#define hall__PC CYREG_PRT0_PC
#define hall__PC2 CYREG_PRT0_PC2
#define hall__PORT 0u
#define hall__PS CYREG_PRT0_PS
#define hall__SHIFT 1

/* Clock */
#define Clock__DIVIDER_MASK 0x0000FFFFu
#define Clock__ENABLE CYREG_CLK_DIVIDER_B00
#define Clock__ENABLE_MASK 0x80000000u
#define Clock__MASK 0x80000000u
#define Clock__REGISTER CYREG_CLK_DIVIDER_B00

/* nSLEEP */
#define nSLEEP__0__DM__MASK 0x1C0u
#define nSLEEP__0__DM__SHIFT 6
#define nSLEEP__0__DR CYREG_PRT0_DR
#define nSLEEP__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define nSLEEP__0__HSIOM_MASK 0x00000F00u
#define nSLEEP__0__HSIOM_SHIFT 8u
#define nSLEEP__0__INTCFG CYREG_PRT0_INTCFG
#define nSLEEP__0__INTSTAT CYREG_PRT0_INTSTAT
#define nSLEEP__0__MASK 0x04u
#define nSLEEP__0__OUT_SEL CYREG_UDB_PA0_CFG10
#define nSLEEP__0__OUT_SEL_SHIFT 4u
#define nSLEEP__0__OUT_SEL_VAL 0u
#define nSLEEP__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define nSLEEP__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define nSLEEP__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define nSLEEP__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define nSLEEP__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define nSLEEP__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define nSLEEP__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define nSLEEP__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define nSLEEP__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define nSLEEP__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define nSLEEP__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define nSLEEP__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define nSLEEP__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define nSLEEP__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define nSLEEP__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define nSLEEP__0__PC CYREG_PRT0_PC
#define nSLEEP__0__PC2 CYREG_PRT0_PC2
#define nSLEEP__0__PORT 0u
#define nSLEEP__0__PS CYREG_PRT0_PS
#define nSLEEP__0__SHIFT 2
#define nSLEEP__DR CYREG_PRT0_DR
#define nSLEEP__INTCFG CYREG_PRT0_INTCFG
#define nSLEEP__INTSTAT CYREG_PRT0_INTSTAT
#define nSLEEP__MASK 0x04u
#define nSLEEP__PA__CFG0 CYREG_UDB_PA0_CFG0
#define nSLEEP__PA__CFG1 CYREG_UDB_PA0_CFG1
#define nSLEEP__PA__CFG10 CYREG_UDB_PA0_CFG10
#define nSLEEP__PA__CFG11 CYREG_UDB_PA0_CFG11
#define nSLEEP__PA__CFG12 CYREG_UDB_PA0_CFG12
#define nSLEEP__PA__CFG13 CYREG_UDB_PA0_CFG13
#define nSLEEP__PA__CFG14 CYREG_UDB_PA0_CFG14
#define nSLEEP__PA__CFG2 CYREG_UDB_PA0_CFG2
#define nSLEEP__PA__CFG3 CYREG_UDB_PA0_CFG3
#define nSLEEP__PA__CFG4 CYREG_UDB_PA0_CFG4
#define nSLEEP__PA__CFG5 CYREG_UDB_PA0_CFG5
#define nSLEEP__PA__CFG6 CYREG_UDB_PA0_CFG6
#define nSLEEP__PA__CFG7 CYREG_UDB_PA0_CFG7
#define nSLEEP__PA__CFG8 CYREG_UDB_PA0_CFG8
#define nSLEEP__PA__CFG9 CYREG_UDB_PA0_CFG9
#define nSLEEP__PC CYREG_PRT0_PC
#define nSLEEP__PC2 CYREG_PRT0_PC2
#define nSLEEP__PORT 0u
#define nSLEEP__PS CYREG_PRT0_PS
#define nSLEEP__SHIFT 2

/* Counter_1_CounterUDB */
#define Counter_1_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG CYREG_UDB_W16_A0_00
#define Counter_1_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG CYREG_UDB_W16_A1_00
#define Counter_1_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG CYREG_UDB_W16_D0_00
#define Counter_1_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG CYREG_UDB_W16_D1_00
#define Counter_1_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG CYREG_UDB_W16_ACTL_00
#define Counter_1_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG CYREG_UDB_W16_F0_00
#define Counter_1_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG CYREG_UDB_W16_F1_00
#define Counter_1_CounterUDB_sC16_counterdp_u0__32BIT_A0_REG CYREG_UDB_W32_A0_00
#define Counter_1_CounterUDB_sC16_counterdp_u0__32BIT_A1_REG CYREG_UDB_W32_A1_00
#define Counter_1_CounterUDB_sC16_counterdp_u0__32BIT_D0_REG CYREG_UDB_W32_D0_00
#define Counter_1_CounterUDB_sC16_counterdp_u0__32BIT_D1_REG CYREG_UDB_W32_D1_00
#define Counter_1_CounterUDB_sC16_counterdp_u0__32BIT_DP_AUX_CTL_REG CYREG_UDB_W32_ACTL_00
#define Counter_1_CounterUDB_sC16_counterdp_u0__32BIT_F0_REG CYREG_UDB_W32_F0_00
#define Counter_1_CounterUDB_sC16_counterdp_u0__32BIT_F1_REG CYREG_UDB_W32_F1_00
#define Counter_1_CounterUDB_sC16_counterdp_u0__A0_A1_REG CYREG_UDB_CAT16_A_00
#define Counter_1_CounterUDB_sC16_counterdp_u0__A0_REG CYREG_UDB_W8_A0_00
#define Counter_1_CounterUDB_sC16_counterdp_u0__A1_REG CYREG_UDB_W8_A1_00
#define Counter_1_CounterUDB_sC16_counterdp_u0__D0_D1_REG CYREG_UDB_CAT16_D_00
#define Counter_1_CounterUDB_sC16_counterdp_u0__D0_REG CYREG_UDB_W8_D0_00
#define Counter_1_CounterUDB_sC16_counterdp_u0__D1_REG CYREG_UDB_W8_D1_00
#define Counter_1_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG CYREG_UDB_W8_ACTL_00
#define Counter_1_CounterUDB_sC16_counterdp_u0__F0_F1_REG CYREG_UDB_CAT16_F_00
#define Counter_1_CounterUDB_sC16_counterdp_u0__F0_REG CYREG_UDB_W8_F0_00
#define Counter_1_CounterUDB_sC16_counterdp_u0__F1_REG CYREG_UDB_W8_F1_00
#define Counter_1_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG CYREG_UDB_W16_A0_01
#define Counter_1_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG CYREG_UDB_W16_A1_01
#define Counter_1_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG CYREG_UDB_W16_D0_01
#define Counter_1_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG CYREG_UDB_W16_D1_01
#define Counter_1_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG CYREG_UDB_W16_ACTL_01
#define Counter_1_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG CYREG_UDB_W16_F0_01
#define Counter_1_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG CYREG_UDB_W16_F1_01
#define Counter_1_CounterUDB_sC16_counterdp_u1__A0_A1_REG CYREG_UDB_CAT16_A_01
#define Counter_1_CounterUDB_sC16_counterdp_u1__A0_REG CYREG_UDB_W8_A0_01
#define Counter_1_CounterUDB_sC16_counterdp_u1__A1_REG CYREG_UDB_W8_A1_01
#define Counter_1_CounterUDB_sC16_counterdp_u1__D0_D1_REG CYREG_UDB_CAT16_D_01
#define Counter_1_CounterUDB_sC16_counterdp_u1__D0_REG CYREG_UDB_W8_D0_01
#define Counter_1_CounterUDB_sC16_counterdp_u1__D1_REG CYREG_UDB_W8_D1_01
#define Counter_1_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG CYREG_UDB_W8_ACTL_01
#define Counter_1_CounterUDB_sC16_counterdp_u1__F0_F1_REG CYREG_UDB_CAT16_F_01
#define Counter_1_CounterUDB_sC16_counterdp_u1__F0_REG CYREG_UDB_W8_F0_01
#define Counter_1_CounterUDB_sC16_counterdp_u1__F1_REG CYREG_UDB_W8_F1_01
#define Counter_1_CounterUDB_sC16_counterdp_u1__MSK_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_01
#define Counter_1_CounterUDB_sC16_counterdp_u1__PER_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_01
#define Counter_1_CounterUDB_sSTSReg_rstSts_stsreg__0__MASK 0x01u
#define Counter_1_CounterUDB_sSTSReg_rstSts_stsreg__0__POS 0
#define Counter_1_CounterUDB_sSTSReg_rstSts_stsreg__1__MASK 0x02u
#define Counter_1_CounterUDB_sSTSReg_rstSts_stsreg__1__POS 1
#define Counter_1_CounterUDB_sSTSReg_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_UDB_W16_ACTL_01
#define Counter_1_CounterUDB_sSTSReg_rstSts_stsreg__16BIT_STATUS_REG CYREG_UDB_W16_ST_01
#define Counter_1_CounterUDB_sSTSReg_rstSts_stsreg__2__MASK 0x04u
#define Counter_1_CounterUDB_sSTSReg_rstSts_stsreg__2__POS 2
#define Counter_1_CounterUDB_sSTSReg_rstSts_stsreg__5__MASK 0x20u
#define Counter_1_CounterUDB_sSTSReg_rstSts_stsreg__5__POS 5
#define Counter_1_CounterUDB_sSTSReg_rstSts_stsreg__6__MASK 0x40u
#define Counter_1_CounterUDB_sSTSReg_rstSts_stsreg__6__POS 6
#define Counter_1_CounterUDB_sSTSReg_rstSts_stsreg__MASK 0x67u
#define Counter_1_CounterUDB_sSTSReg_rstSts_stsreg__MASK_REG CYREG_UDB_W8_MSK_01
#define Counter_1_CounterUDB_sSTSReg_rstSts_stsreg__MASK_ST_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_01
#define Counter_1_CounterUDB_sSTSReg_rstSts_stsreg__PER_ST_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_01
#define Counter_1_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_UDB_W8_ACTL_01
#define Counter_1_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_CNT_REG CYREG_UDB_CAT16_CTL_ST_01
#define Counter_1_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_CONTROL_REG CYREG_UDB_CAT16_CTL_ST_01
#define Counter_1_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_REG CYREG_UDB_W8_ST_01

/* Control_Reg */
#define Control_Reg_Sync_ctrl_reg__0__MASK 0x01u
#define Control_Reg_Sync_ctrl_reg__0__POS 0
#define Control_Reg_Sync_ctrl_reg__1__MASK 0x02u
#define Control_Reg_Sync_ctrl_reg__1__POS 1
#define Control_Reg_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_UDB_W16_ACTL_01
#define Control_Reg_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_UDB_W16_CTL_01
#define Control_Reg_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_UDB_W16_CTL_01
#define Control_Reg_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_UDB_W16_CTL_01
#define Control_Reg_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_UDB_W16_CTL_01
#define Control_Reg_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_UDB_W16_MSK_01
#define Control_Reg_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_UDB_W16_MSK_01
#define Control_Reg_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_UDB_W16_MSK_01
#define Control_Reg_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_UDB_W16_MSK_01
#define Control_Reg_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_UDB_W8_ACTL_01
#define Control_Reg_Sync_ctrl_reg__CONTROL_REG CYREG_UDB_W8_CTL_01
#define Control_Reg_Sync_ctrl_reg__CONTROL_ST_REG CYREG_UDB_CAT16_CTL_ST_01
#define Control_Reg_Sync_ctrl_reg__COUNT_REG CYREG_UDB_W8_CTL_01
#define Control_Reg_Sync_ctrl_reg__COUNT_ST_REG CYREG_UDB_CAT16_CTL_ST_01
#define Control_Reg_Sync_ctrl_reg__MASK 0x03u
#define Control_Reg_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_01
#define Control_Reg_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_01
#define Control_Reg_Sync_ctrl_reg__PERIOD_REG CYREG_UDB_W8_MSK_01

/* Miscellaneous */
#define CYDEV_BCLK__HFCLK__HZ 24000000U
#define CYDEV_BCLK__HFCLK__KHZ 24000U
#define CYDEV_BCLK__HFCLK__MHZ 24U
#define CYDEV_BCLK__SYSCLK__HZ 24000000U
#define CYDEV_BCLK__SYSCLK__KHZ 24000U
#define CYDEV_BCLK__SYSCLK__MHZ 24U
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PANTHER 4u
#define CYDEV_CHIP_DIE_PSOC4A 2u
#define CYDEV_CHIP_DIE_PSOC5LP 5u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC4
#define CYDEV_CHIP_JTAG_ID 0x04C81193u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 2u
#define CYDEV_CHIP_MEMBER_4D 3u
#define CYDEV_CHIP_MEMBER_5A 4u
#define CYDEV_CHIP_MEMBER_5B 5u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_4A
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PANTHER_ES0 0u
#define CYDEV_CHIP_REV_PANTHER_ES1 1u
#define CYDEV_CHIP_REV_PANTHER_PRODUCTION 1u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4D_ES0 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_4A_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_READ_ACCELERATOR 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_PROTECT_KILL 4
#define CYDEV_DEBUG_PROTECT_OPEN 1
#define CYDEV_DEBUG_PROTECT CYDEV_DEBUG_PROTECT_OPEN
#define CYDEV_DEBUG_PROTECT_PROTECTED 2
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_HEAP_SIZE 0x0100
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_STACK_SIZE 0x0400
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 1
#define CYDEV_VDDA 3.3
#define CYDEV_VDDA_MV 3300
#define CYDEV_VDDD 3.3
#define CYDEV_VDDD_MV 3300
#define CYIPBLOCK_M0S8_CTBM_VERSION 0
#define CYIPBLOCK_m0s8cpuss_VERSION 0
#define CYIPBLOCK_m0s8csd_VERSION 0
#define CYIPBLOCK_m0s8gpio2_VERSION 0
#define CYIPBLOCK_m0s8hsiom4a_VERSION 0
#define CYIPBLOCK_m0s8lcd_VERSION 0
#define CYIPBLOCK_m0s8lpcomp_VERSION 0
#define CYIPBLOCK_m0s8pclk_VERSION 0
#define CYIPBLOCK_m0s8sar_VERSION 0
#define CYIPBLOCK_m0s8scb_VERSION 0
#define CYIPBLOCK_m0s8srssv2_VERSION 1
#define CYIPBLOCK_m0s8tcpwm_VERSION 0
#define CYIPBLOCK_m0s8udbif_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 2
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
