// Seed: 3355177724
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9[-1 : 1]
);
  inout logic [7:0] id_9;
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  logic id_10;
  assign id_10 = id_10;
endmodule
module module_1 #(
    parameter id_10 = 32'd63,
    parameter id_6  = 32'd10
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5[id_10 : id_6],
    _id_6,
    id_7,
    id_8,
    id_9,
    _id_10,
    id_11,
    id_12
);
  output wire id_12;
  inout wire id_11;
  output wire _id_10;
  inout wire id_9;
  output wire id_8;
  input wire id_7;
  output wire _id_6;
  inout logic [7:0] id_5;
  inout wire id_4;
  inout uwire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_3 = {1{-1'b0}};
  module_0 modCall_1 (
      id_11,
      id_1,
      id_4,
      id_9,
      id_4,
      id_1,
      id_11,
      id_11,
      id_5
  );
  assign id_3 = -1;
  wire ['d0 : 1] id_13;
endmodule
