
RobonAUT.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000094e8  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000032c  080096b8  080096b8  000196b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080099e4  080099e4  00020080  2**0
                  CONTENTS
  4 .ARM          00000008  080099e4  080099e4  000199e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080099ec  080099ec  00020080  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080099ec  080099ec  000199ec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080099f0  080099f0  000199f0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000080  20000000  080099f4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000590  20000080  08009a74  00020080  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000610  08009a74  00020610  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020080  2**0
                  CONTENTS, READONLY
 12 .debug_info   00016c03  00000000  00000000  000200b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002a22  00000000  00000000  00036cb3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001300  00000000  00000000  000396d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001208  00000000  00000000  0003a9d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002635e  00000000  00000000  0003bbe0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001dcfb  00000000  00000000  00061f3e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000eb7f3  00000000  00000000  0007fc39  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0016b42c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000555c  00000000  00000000  0016b480  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000080 	.word	0x20000080
 80001ec:	00000000 	.word	0x00000000
 80001f0:	080096a0 	.word	0x080096a0

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000084 	.word	0x20000084
 800020c:	080096a0 	.word	0x080096a0

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__aeabi_d2uiz>:
 8000a5c:	004a      	lsls	r2, r1, #1
 8000a5e:	d211      	bcs.n	8000a84 <__aeabi_d2uiz+0x28>
 8000a60:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a64:	d211      	bcs.n	8000a8a <__aeabi_d2uiz+0x2e>
 8000a66:	d50d      	bpl.n	8000a84 <__aeabi_d2uiz+0x28>
 8000a68:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a6c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a70:	d40e      	bmi.n	8000a90 <__aeabi_d2uiz+0x34>
 8000a72:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a76:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a7a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a82:	4770      	bx	lr
 8000a84:	f04f 0000 	mov.w	r0, #0
 8000a88:	4770      	bx	lr
 8000a8a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a8e:	d102      	bne.n	8000a96 <__aeabi_d2uiz+0x3a>
 8000a90:	f04f 30ff 	mov.w	r0, #4294967295
 8000a94:	4770      	bx	lr
 8000a96:	f04f 0000 	mov.w	r0, #0
 8000a9a:	4770      	bx	lr

08000a9c <__aeabi_uldivmod>:
 8000a9c:	b953      	cbnz	r3, 8000ab4 <__aeabi_uldivmod+0x18>
 8000a9e:	b94a      	cbnz	r2, 8000ab4 <__aeabi_uldivmod+0x18>
 8000aa0:	2900      	cmp	r1, #0
 8000aa2:	bf08      	it	eq
 8000aa4:	2800      	cmpeq	r0, #0
 8000aa6:	bf1c      	itt	ne
 8000aa8:	f04f 31ff 	movne.w	r1, #4294967295
 8000aac:	f04f 30ff 	movne.w	r0, #4294967295
 8000ab0:	f000 b96e 	b.w	8000d90 <__aeabi_idiv0>
 8000ab4:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ab8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000abc:	f000 f806 	bl	8000acc <__udivmoddi4>
 8000ac0:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ac4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ac8:	b004      	add	sp, #16
 8000aca:	4770      	bx	lr

08000acc <__udivmoddi4>:
 8000acc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ad0:	9d08      	ldr	r5, [sp, #32]
 8000ad2:	4604      	mov	r4, r0
 8000ad4:	468c      	mov	ip, r1
 8000ad6:	2b00      	cmp	r3, #0
 8000ad8:	f040 8083 	bne.w	8000be2 <__udivmoddi4+0x116>
 8000adc:	428a      	cmp	r2, r1
 8000ade:	4617      	mov	r7, r2
 8000ae0:	d947      	bls.n	8000b72 <__udivmoddi4+0xa6>
 8000ae2:	fab2 f282 	clz	r2, r2
 8000ae6:	b142      	cbz	r2, 8000afa <__udivmoddi4+0x2e>
 8000ae8:	f1c2 0020 	rsb	r0, r2, #32
 8000aec:	fa24 f000 	lsr.w	r0, r4, r0
 8000af0:	4091      	lsls	r1, r2
 8000af2:	4097      	lsls	r7, r2
 8000af4:	ea40 0c01 	orr.w	ip, r0, r1
 8000af8:	4094      	lsls	r4, r2
 8000afa:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000afe:	0c23      	lsrs	r3, r4, #16
 8000b00:	fbbc f6f8 	udiv	r6, ip, r8
 8000b04:	fa1f fe87 	uxth.w	lr, r7
 8000b08:	fb08 c116 	mls	r1, r8, r6, ip
 8000b0c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000b10:	fb06 f10e 	mul.w	r1, r6, lr
 8000b14:	4299      	cmp	r1, r3
 8000b16:	d909      	bls.n	8000b2c <__udivmoddi4+0x60>
 8000b18:	18fb      	adds	r3, r7, r3
 8000b1a:	f106 30ff 	add.w	r0, r6, #4294967295
 8000b1e:	f080 8119 	bcs.w	8000d54 <__udivmoddi4+0x288>
 8000b22:	4299      	cmp	r1, r3
 8000b24:	f240 8116 	bls.w	8000d54 <__udivmoddi4+0x288>
 8000b28:	3e02      	subs	r6, #2
 8000b2a:	443b      	add	r3, r7
 8000b2c:	1a5b      	subs	r3, r3, r1
 8000b2e:	b2a4      	uxth	r4, r4
 8000b30:	fbb3 f0f8 	udiv	r0, r3, r8
 8000b34:	fb08 3310 	mls	r3, r8, r0, r3
 8000b38:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000b3c:	fb00 fe0e 	mul.w	lr, r0, lr
 8000b40:	45a6      	cmp	lr, r4
 8000b42:	d909      	bls.n	8000b58 <__udivmoddi4+0x8c>
 8000b44:	193c      	adds	r4, r7, r4
 8000b46:	f100 33ff 	add.w	r3, r0, #4294967295
 8000b4a:	f080 8105 	bcs.w	8000d58 <__udivmoddi4+0x28c>
 8000b4e:	45a6      	cmp	lr, r4
 8000b50:	f240 8102 	bls.w	8000d58 <__udivmoddi4+0x28c>
 8000b54:	3802      	subs	r0, #2
 8000b56:	443c      	add	r4, r7
 8000b58:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000b5c:	eba4 040e 	sub.w	r4, r4, lr
 8000b60:	2600      	movs	r6, #0
 8000b62:	b11d      	cbz	r5, 8000b6c <__udivmoddi4+0xa0>
 8000b64:	40d4      	lsrs	r4, r2
 8000b66:	2300      	movs	r3, #0
 8000b68:	e9c5 4300 	strd	r4, r3, [r5]
 8000b6c:	4631      	mov	r1, r6
 8000b6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b72:	b902      	cbnz	r2, 8000b76 <__udivmoddi4+0xaa>
 8000b74:	deff      	udf	#255	; 0xff
 8000b76:	fab2 f282 	clz	r2, r2
 8000b7a:	2a00      	cmp	r2, #0
 8000b7c:	d150      	bne.n	8000c20 <__udivmoddi4+0x154>
 8000b7e:	1bcb      	subs	r3, r1, r7
 8000b80:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000b84:	fa1f f887 	uxth.w	r8, r7
 8000b88:	2601      	movs	r6, #1
 8000b8a:	fbb3 fcfe 	udiv	ip, r3, lr
 8000b8e:	0c21      	lsrs	r1, r4, #16
 8000b90:	fb0e 331c 	mls	r3, lr, ip, r3
 8000b94:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000b98:	fb08 f30c 	mul.w	r3, r8, ip
 8000b9c:	428b      	cmp	r3, r1
 8000b9e:	d907      	bls.n	8000bb0 <__udivmoddi4+0xe4>
 8000ba0:	1879      	adds	r1, r7, r1
 8000ba2:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000ba6:	d202      	bcs.n	8000bae <__udivmoddi4+0xe2>
 8000ba8:	428b      	cmp	r3, r1
 8000baa:	f200 80e9 	bhi.w	8000d80 <__udivmoddi4+0x2b4>
 8000bae:	4684      	mov	ip, r0
 8000bb0:	1ac9      	subs	r1, r1, r3
 8000bb2:	b2a3      	uxth	r3, r4
 8000bb4:	fbb1 f0fe 	udiv	r0, r1, lr
 8000bb8:	fb0e 1110 	mls	r1, lr, r0, r1
 8000bbc:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000bc0:	fb08 f800 	mul.w	r8, r8, r0
 8000bc4:	45a0      	cmp	r8, r4
 8000bc6:	d907      	bls.n	8000bd8 <__udivmoddi4+0x10c>
 8000bc8:	193c      	adds	r4, r7, r4
 8000bca:	f100 33ff 	add.w	r3, r0, #4294967295
 8000bce:	d202      	bcs.n	8000bd6 <__udivmoddi4+0x10a>
 8000bd0:	45a0      	cmp	r8, r4
 8000bd2:	f200 80d9 	bhi.w	8000d88 <__udivmoddi4+0x2bc>
 8000bd6:	4618      	mov	r0, r3
 8000bd8:	eba4 0408 	sub.w	r4, r4, r8
 8000bdc:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000be0:	e7bf      	b.n	8000b62 <__udivmoddi4+0x96>
 8000be2:	428b      	cmp	r3, r1
 8000be4:	d909      	bls.n	8000bfa <__udivmoddi4+0x12e>
 8000be6:	2d00      	cmp	r5, #0
 8000be8:	f000 80b1 	beq.w	8000d4e <__udivmoddi4+0x282>
 8000bec:	2600      	movs	r6, #0
 8000bee:	e9c5 0100 	strd	r0, r1, [r5]
 8000bf2:	4630      	mov	r0, r6
 8000bf4:	4631      	mov	r1, r6
 8000bf6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000bfa:	fab3 f683 	clz	r6, r3
 8000bfe:	2e00      	cmp	r6, #0
 8000c00:	d14a      	bne.n	8000c98 <__udivmoddi4+0x1cc>
 8000c02:	428b      	cmp	r3, r1
 8000c04:	d302      	bcc.n	8000c0c <__udivmoddi4+0x140>
 8000c06:	4282      	cmp	r2, r0
 8000c08:	f200 80b8 	bhi.w	8000d7c <__udivmoddi4+0x2b0>
 8000c0c:	1a84      	subs	r4, r0, r2
 8000c0e:	eb61 0103 	sbc.w	r1, r1, r3
 8000c12:	2001      	movs	r0, #1
 8000c14:	468c      	mov	ip, r1
 8000c16:	2d00      	cmp	r5, #0
 8000c18:	d0a8      	beq.n	8000b6c <__udivmoddi4+0xa0>
 8000c1a:	e9c5 4c00 	strd	r4, ip, [r5]
 8000c1e:	e7a5      	b.n	8000b6c <__udivmoddi4+0xa0>
 8000c20:	f1c2 0320 	rsb	r3, r2, #32
 8000c24:	fa20 f603 	lsr.w	r6, r0, r3
 8000c28:	4097      	lsls	r7, r2
 8000c2a:	fa01 f002 	lsl.w	r0, r1, r2
 8000c2e:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c32:	40d9      	lsrs	r1, r3
 8000c34:	4330      	orrs	r0, r6
 8000c36:	0c03      	lsrs	r3, r0, #16
 8000c38:	fbb1 f6fe 	udiv	r6, r1, lr
 8000c3c:	fa1f f887 	uxth.w	r8, r7
 8000c40:	fb0e 1116 	mls	r1, lr, r6, r1
 8000c44:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c48:	fb06 f108 	mul.w	r1, r6, r8
 8000c4c:	4299      	cmp	r1, r3
 8000c4e:	fa04 f402 	lsl.w	r4, r4, r2
 8000c52:	d909      	bls.n	8000c68 <__udivmoddi4+0x19c>
 8000c54:	18fb      	adds	r3, r7, r3
 8000c56:	f106 3cff 	add.w	ip, r6, #4294967295
 8000c5a:	f080 808d 	bcs.w	8000d78 <__udivmoddi4+0x2ac>
 8000c5e:	4299      	cmp	r1, r3
 8000c60:	f240 808a 	bls.w	8000d78 <__udivmoddi4+0x2ac>
 8000c64:	3e02      	subs	r6, #2
 8000c66:	443b      	add	r3, r7
 8000c68:	1a5b      	subs	r3, r3, r1
 8000c6a:	b281      	uxth	r1, r0
 8000c6c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000c70:	fb0e 3310 	mls	r3, lr, r0, r3
 8000c74:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000c78:	fb00 f308 	mul.w	r3, r0, r8
 8000c7c:	428b      	cmp	r3, r1
 8000c7e:	d907      	bls.n	8000c90 <__udivmoddi4+0x1c4>
 8000c80:	1879      	adds	r1, r7, r1
 8000c82:	f100 3cff 	add.w	ip, r0, #4294967295
 8000c86:	d273      	bcs.n	8000d70 <__udivmoddi4+0x2a4>
 8000c88:	428b      	cmp	r3, r1
 8000c8a:	d971      	bls.n	8000d70 <__udivmoddi4+0x2a4>
 8000c8c:	3802      	subs	r0, #2
 8000c8e:	4439      	add	r1, r7
 8000c90:	1acb      	subs	r3, r1, r3
 8000c92:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000c96:	e778      	b.n	8000b8a <__udivmoddi4+0xbe>
 8000c98:	f1c6 0c20 	rsb	ip, r6, #32
 8000c9c:	fa03 f406 	lsl.w	r4, r3, r6
 8000ca0:	fa22 f30c 	lsr.w	r3, r2, ip
 8000ca4:	431c      	orrs	r4, r3
 8000ca6:	fa20 f70c 	lsr.w	r7, r0, ip
 8000caa:	fa01 f306 	lsl.w	r3, r1, r6
 8000cae:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000cb2:	fa21 f10c 	lsr.w	r1, r1, ip
 8000cb6:	431f      	orrs	r7, r3
 8000cb8:	0c3b      	lsrs	r3, r7, #16
 8000cba:	fbb1 f9fe 	udiv	r9, r1, lr
 8000cbe:	fa1f f884 	uxth.w	r8, r4
 8000cc2:	fb0e 1119 	mls	r1, lr, r9, r1
 8000cc6:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000cca:	fb09 fa08 	mul.w	sl, r9, r8
 8000cce:	458a      	cmp	sl, r1
 8000cd0:	fa02 f206 	lsl.w	r2, r2, r6
 8000cd4:	fa00 f306 	lsl.w	r3, r0, r6
 8000cd8:	d908      	bls.n	8000cec <__udivmoddi4+0x220>
 8000cda:	1861      	adds	r1, r4, r1
 8000cdc:	f109 30ff 	add.w	r0, r9, #4294967295
 8000ce0:	d248      	bcs.n	8000d74 <__udivmoddi4+0x2a8>
 8000ce2:	458a      	cmp	sl, r1
 8000ce4:	d946      	bls.n	8000d74 <__udivmoddi4+0x2a8>
 8000ce6:	f1a9 0902 	sub.w	r9, r9, #2
 8000cea:	4421      	add	r1, r4
 8000cec:	eba1 010a 	sub.w	r1, r1, sl
 8000cf0:	b2bf      	uxth	r7, r7
 8000cf2:	fbb1 f0fe 	udiv	r0, r1, lr
 8000cf6:	fb0e 1110 	mls	r1, lr, r0, r1
 8000cfa:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000cfe:	fb00 f808 	mul.w	r8, r0, r8
 8000d02:	45b8      	cmp	r8, r7
 8000d04:	d907      	bls.n	8000d16 <__udivmoddi4+0x24a>
 8000d06:	19e7      	adds	r7, r4, r7
 8000d08:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d0c:	d22e      	bcs.n	8000d6c <__udivmoddi4+0x2a0>
 8000d0e:	45b8      	cmp	r8, r7
 8000d10:	d92c      	bls.n	8000d6c <__udivmoddi4+0x2a0>
 8000d12:	3802      	subs	r0, #2
 8000d14:	4427      	add	r7, r4
 8000d16:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000d1a:	eba7 0708 	sub.w	r7, r7, r8
 8000d1e:	fba0 8902 	umull	r8, r9, r0, r2
 8000d22:	454f      	cmp	r7, r9
 8000d24:	46c6      	mov	lr, r8
 8000d26:	4649      	mov	r1, r9
 8000d28:	d31a      	bcc.n	8000d60 <__udivmoddi4+0x294>
 8000d2a:	d017      	beq.n	8000d5c <__udivmoddi4+0x290>
 8000d2c:	b15d      	cbz	r5, 8000d46 <__udivmoddi4+0x27a>
 8000d2e:	ebb3 020e 	subs.w	r2, r3, lr
 8000d32:	eb67 0701 	sbc.w	r7, r7, r1
 8000d36:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000d3a:	40f2      	lsrs	r2, r6
 8000d3c:	ea4c 0202 	orr.w	r2, ip, r2
 8000d40:	40f7      	lsrs	r7, r6
 8000d42:	e9c5 2700 	strd	r2, r7, [r5]
 8000d46:	2600      	movs	r6, #0
 8000d48:	4631      	mov	r1, r6
 8000d4a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d4e:	462e      	mov	r6, r5
 8000d50:	4628      	mov	r0, r5
 8000d52:	e70b      	b.n	8000b6c <__udivmoddi4+0xa0>
 8000d54:	4606      	mov	r6, r0
 8000d56:	e6e9      	b.n	8000b2c <__udivmoddi4+0x60>
 8000d58:	4618      	mov	r0, r3
 8000d5a:	e6fd      	b.n	8000b58 <__udivmoddi4+0x8c>
 8000d5c:	4543      	cmp	r3, r8
 8000d5e:	d2e5      	bcs.n	8000d2c <__udivmoddi4+0x260>
 8000d60:	ebb8 0e02 	subs.w	lr, r8, r2
 8000d64:	eb69 0104 	sbc.w	r1, r9, r4
 8000d68:	3801      	subs	r0, #1
 8000d6a:	e7df      	b.n	8000d2c <__udivmoddi4+0x260>
 8000d6c:	4608      	mov	r0, r1
 8000d6e:	e7d2      	b.n	8000d16 <__udivmoddi4+0x24a>
 8000d70:	4660      	mov	r0, ip
 8000d72:	e78d      	b.n	8000c90 <__udivmoddi4+0x1c4>
 8000d74:	4681      	mov	r9, r0
 8000d76:	e7b9      	b.n	8000cec <__udivmoddi4+0x220>
 8000d78:	4666      	mov	r6, ip
 8000d7a:	e775      	b.n	8000c68 <__udivmoddi4+0x19c>
 8000d7c:	4630      	mov	r0, r6
 8000d7e:	e74a      	b.n	8000c16 <__udivmoddi4+0x14a>
 8000d80:	f1ac 0c02 	sub.w	ip, ip, #2
 8000d84:	4439      	add	r1, r7
 8000d86:	e713      	b.n	8000bb0 <__udivmoddi4+0xe4>
 8000d88:	3802      	subs	r0, #2
 8000d8a:	443c      	add	r4, r7
 8000d8c:	e724      	b.n	8000bd8 <__udivmoddi4+0x10c>
 8000d8e:	bf00      	nop

08000d90 <__aeabi_idiv0>:
 8000d90:	4770      	bx	lr
 8000d92:	bf00      	nop

08000d94 <SERVO_Init>:

static SERVO_info gs_SERVO_info[SERVO_NUM] = {0};


void SERVO_Init(uint16_t au16_SERVO_Instance)
{
 8000d94:	b5b0      	push	{r4, r5, r7, lr}
 8000d96:	b0a8      	sub	sp, #160	; 0xa0
 8000d98:	af00      	add	r7, sp, #0
 8000d9a:	4603      	mov	r3, r0
 8000d9c:	80fb      	strh	r3, [r7, #6]
	//GPIO_InitTypeDef GPIO_InitStruct = {0};
	TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000d9e:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8000da2:	2200      	movs	r2, #0
 8000da4:	601a      	str	r2, [r3, #0]
 8000da6:	605a      	str	r2, [r3, #4]
 8000da8:	609a      	str	r2, [r3, #8]
 8000daa:	60da      	str	r2, [r3, #12]
    TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000dac:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8000db0:	2200      	movs	r2, #0
 8000db2:	601a      	str	r2, [r3, #0]
 8000db4:	605a      	str	r2, [r3, #4]
    TIM_OC_InitTypeDef sConfigOC = {0};
 8000db6:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8000dba:	2200      	movs	r2, #0
 8000dbc:	601a      	str	r2, [r3, #0]
 8000dbe:	605a      	str	r2, [r3, #4]
 8000dc0:	609a      	str	r2, [r3, #8]
 8000dc2:	60da      	str	r2, [r3, #12]
 8000dc4:	611a      	str	r2, [r3, #16]
 8000dc6:	615a      	str	r2, [r3, #20]
 8000dc8:	619a      	str	r2, [r3, #24]
    TIM_HandleTypeDef htim;
    uint32_t PSC_Value = 0;
 8000dca:	2300      	movs	r3, #0
 8000dcc:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    uint32_t ARR_Value = 0;
 8000dd0:	2300      	movs	r3, #0
 8000dd2:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
    DWT_Delay_Init();
 8000dd6:	f007 ffd3 	bl	8008d80 <DWT_Delay_Init>
	HAL_GPIO_Init(SERVO_CfgParam[au16_SERVO_Instance].SERVO_GPIO, &GPIO_InitStruct);
*/
	/*--------[ Calculate The PSC & ARR Values To Maximize PWM Resolution ]-------*/

	/* Those Equations Sets The F_pwm = 50Hz & Maximizes The Resolution*/
	PSC_Value = (uint32_t) (SERVO_CfgParam[au16_SERVO_Instance].TIM_CLK / 3276800.0);
 8000dda:	88fb      	ldrh	r3, [r7, #6]
 8000ddc:	4aab      	ldr	r2, [pc, #684]	; (800108c <SERVO_Init+0x2f8>)
 8000dde:	015b      	lsls	r3, r3, #5
 8000de0:	4413      	add	r3, r2
 8000de2:	3314      	adds	r3, #20
 8000de4:	681b      	ldr	r3, [r3, #0]
 8000de6:	4618      	mov	r0, r3
 8000de8:	f7ff fbac 	bl	8000544 <__aeabi_ui2d>
 8000dec:	f04f 0200 	mov.w	r2, #0
 8000df0:	4ba7      	ldr	r3, [pc, #668]	; (8001090 <SERVO_Init+0x2fc>)
 8000df2:	f7ff fd4b 	bl	800088c <__aeabi_ddiv>
 8000df6:	4602      	mov	r2, r0
 8000df8:	460b      	mov	r3, r1
 8000dfa:	4610      	mov	r0, r2
 8000dfc:	4619      	mov	r1, r3
 8000dfe:	f7ff fe2d 	bl	8000a5c <__aeabi_d2uiz>
 8000e02:	4603      	mov	r3, r0
 8000e04:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
	ARR_Value = (uint32_t) ((SERVO_CfgParam[au16_SERVO_Instance].TIM_CLK / (50.0*(PSC_Value+1.0)))-1.0);
 8000e08:	88fb      	ldrh	r3, [r7, #6]
 8000e0a:	4aa0      	ldr	r2, [pc, #640]	; (800108c <SERVO_Init+0x2f8>)
 8000e0c:	015b      	lsls	r3, r3, #5
 8000e0e:	4413      	add	r3, r2
 8000e10:	3314      	adds	r3, #20
 8000e12:	681b      	ldr	r3, [r3, #0]
 8000e14:	4618      	mov	r0, r3
 8000e16:	f7ff fb95 	bl	8000544 <__aeabi_ui2d>
 8000e1a:	4604      	mov	r4, r0
 8000e1c:	460d      	mov	r5, r1
 8000e1e:	f8d7 009c 	ldr.w	r0, [r7, #156]	; 0x9c
 8000e22:	f7ff fb8f 	bl	8000544 <__aeabi_ui2d>
 8000e26:	f04f 0200 	mov.w	r2, #0
 8000e2a:	4b9a      	ldr	r3, [pc, #616]	; (8001094 <SERVO_Init+0x300>)
 8000e2c:	f7ff fa4e 	bl	80002cc <__adddf3>
 8000e30:	4602      	mov	r2, r0
 8000e32:	460b      	mov	r3, r1
 8000e34:	4610      	mov	r0, r2
 8000e36:	4619      	mov	r1, r3
 8000e38:	f04f 0200 	mov.w	r2, #0
 8000e3c:	4b96      	ldr	r3, [pc, #600]	; (8001098 <SERVO_Init+0x304>)
 8000e3e:	f7ff fbfb 	bl	8000638 <__aeabi_dmul>
 8000e42:	4602      	mov	r2, r0
 8000e44:	460b      	mov	r3, r1
 8000e46:	4620      	mov	r0, r4
 8000e48:	4629      	mov	r1, r5
 8000e4a:	f7ff fd1f 	bl	800088c <__aeabi_ddiv>
 8000e4e:	4602      	mov	r2, r0
 8000e50:	460b      	mov	r3, r1
 8000e52:	4610      	mov	r0, r2
 8000e54:	4619      	mov	r1, r3
 8000e56:	f04f 0200 	mov.w	r2, #0
 8000e5a:	4b8e      	ldr	r3, [pc, #568]	; (8001094 <SERVO_Init+0x300>)
 8000e5c:	f7ff fa34 	bl	80002c8 <__aeabi_dsub>
 8000e60:	4602      	mov	r2, r0
 8000e62:	460b      	mov	r3, r1
 8000e64:	4610      	mov	r0, r2
 8000e66:	4619      	mov	r1, r3
 8000e68:	f7ff fdf8 	bl	8000a5c <__aeabi_d2uiz>
 8000e6c:	4603      	mov	r3, r0
 8000e6e:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
	PSC_Value = 19;
 8000e72:	2313      	movs	r3, #19
 8000e74:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
	ARR_Value = 49999;
 8000e78:	f24c 334f 	movw	r3, #49999	; 0xc34f
 8000e7c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

	/*--------[ Configure The Servo PWM Timer Channel ]-------*/

	/*--[Check The Timer & Enable Its Clock]--*/
	if(SERVO_CfgParam[au16_SERVO_Instance].TIM_Instance == TIM12)
 8000e80:	88fb      	ldrh	r3, [r7, #6]
 8000e82:	4a82      	ldr	r2, [pc, #520]	; (800108c <SERVO_Init+0x2f8>)
 8000e84:	015b      	lsls	r3, r3, #5
 8000e86:	4413      	add	r3, r2
 8000e88:	3308      	adds	r3, #8
 8000e8a:	681b      	ldr	r3, [r3, #0]
 8000e8c:	4a83      	ldr	r2, [pc, #524]	; (800109c <SERVO_Init+0x308>)
 8000e8e:	4293      	cmp	r3, r2
 8000e90:	d10e      	bne.n	8000eb0 <SERVO_Init+0x11c>
	{
		__HAL_RCC_TIM12_CLK_ENABLE();
 8000e92:	2300      	movs	r3, #0
 8000e94:	61bb      	str	r3, [r7, #24]
 8000e96:	4b82      	ldr	r3, [pc, #520]	; (80010a0 <SERVO_Init+0x30c>)
 8000e98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e9a:	4a81      	ldr	r2, [pc, #516]	; (80010a0 <SERVO_Init+0x30c>)
 8000e9c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000ea0:	6413      	str	r3, [r2, #64]	; 0x40
 8000ea2:	4b7f      	ldr	r3, [pc, #508]	; (80010a0 <SERVO_Init+0x30c>)
 8000ea4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ea6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000eaa:	61bb      	str	r3, [r7, #24]
 8000eac:	69bb      	ldr	r3, [r7, #24]
 8000eae:	e046      	b.n	8000f3e <SERVO_Init+0x1aa>
	}
	else if(SERVO_CfgParam[au16_SERVO_Instance].TIM_Instance == TIM2)
 8000eb0:	88fb      	ldrh	r3, [r7, #6]
 8000eb2:	4a76      	ldr	r2, [pc, #472]	; (800108c <SERVO_Init+0x2f8>)
 8000eb4:	015b      	lsls	r3, r3, #5
 8000eb6:	4413      	add	r3, r2
 8000eb8:	3308      	adds	r3, #8
 8000eba:	681b      	ldr	r3, [r3, #0]
 8000ebc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000ec0:	d10e      	bne.n	8000ee0 <SERVO_Init+0x14c>
	{
		__HAL_RCC_TIM2_CLK_ENABLE();
 8000ec2:	2300      	movs	r3, #0
 8000ec4:	617b      	str	r3, [r7, #20]
 8000ec6:	4b76      	ldr	r3, [pc, #472]	; (80010a0 <SERVO_Init+0x30c>)
 8000ec8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000eca:	4a75      	ldr	r2, [pc, #468]	; (80010a0 <SERVO_Init+0x30c>)
 8000ecc:	f043 0301 	orr.w	r3, r3, #1
 8000ed0:	6413      	str	r3, [r2, #64]	; 0x40
 8000ed2:	4b73      	ldr	r3, [pc, #460]	; (80010a0 <SERVO_Init+0x30c>)
 8000ed4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ed6:	f003 0301 	and.w	r3, r3, #1
 8000eda:	617b      	str	r3, [r7, #20]
 8000edc:	697b      	ldr	r3, [r7, #20]
 8000ede:	e02e      	b.n	8000f3e <SERVO_Init+0x1aa>
	}
	else if(SERVO_CfgParam[au16_SERVO_Instance].TIM_Instance == TIM3)
 8000ee0:	88fb      	ldrh	r3, [r7, #6]
 8000ee2:	4a6a      	ldr	r2, [pc, #424]	; (800108c <SERVO_Init+0x2f8>)
 8000ee4:	015b      	lsls	r3, r3, #5
 8000ee6:	4413      	add	r3, r2
 8000ee8:	3308      	adds	r3, #8
 8000eea:	681b      	ldr	r3, [r3, #0]
 8000eec:	4a6d      	ldr	r2, [pc, #436]	; (80010a4 <SERVO_Init+0x310>)
 8000eee:	4293      	cmp	r3, r2
 8000ef0:	d10e      	bne.n	8000f10 <SERVO_Init+0x17c>
	{
		__HAL_RCC_TIM3_CLK_ENABLE();
 8000ef2:	2300      	movs	r3, #0
 8000ef4:	613b      	str	r3, [r7, #16]
 8000ef6:	4b6a      	ldr	r3, [pc, #424]	; (80010a0 <SERVO_Init+0x30c>)
 8000ef8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000efa:	4a69      	ldr	r2, [pc, #420]	; (80010a0 <SERVO_Init+0x30c>)
 8000efc:	f043 0302 	orr.w	r3, r3, #2
 8000f00:	6413      	str	r3, [r2, #64]	; 0x40
 8000f02:	4b67      	ldr	r3, [pc, #412]	; (80010a0 <SERVO_Init+0x30c>)
 8000f04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f06:	f003 0302 	and.w	r3, r3, #2
 8000f0a:	613b      	str	r3, [r7, #16]
 8000f0c:	693b      	ldr	r3, [r7, #16]
 8000f0e:	e016      	b.n	8000f3e <SERVO_Init+0x1aa>
	}
	else if(SERVO_CfgParam[au16_SERVO_Instance].TIM_Instance == TIM4)
 8000f10:	88fb      	ldrh	r3, [r7, #6]
 8000f12:	4a5e      	ldr	r2, [pc, #376]	; (800108c <SERVO_Init+0x2f8>)
 8000f14:	015b      	lsls	r3, r3, #5
 8000f16:	4413      	add	r3, r2
 8000f18:	3308      	adds	r3, #8
 8000f1a:	681b      	ldr	r3, [r3, #0]
 8000f1c:	4a62      	ldr	r2, [pc, #392]	; (80010a8 <SERVO_Init+0x314>)
 8000f1e:	4293      	cmp	r3, r2
 8000f20:	d10d      	bne.n	8000f3e <SERVO_Init+0x1aa>
	{
		__HAL_RCC_TIM4_CLK_ENABLE();
 8000f22:	2300      	movs	r3, #0
 8000f24:	60fb      	str	r3, [r7, #12]
 8000f26:	4b5e      	ldr	r3, [pc, #376]	; (80010a0 <SERVO_Init+0x30c>)
 8000f28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f2a:	4a5d      	ldr	r2, [pc, #372]	; (80010a0 <SERVO_Init+0x30c>)
 8000f2c:	f043 0304 	orr.w	r3, r3, #4
 8000f30:	6413      	str	r3, [r2, #64]	; 0x40
 8000f32:	4b5b      	ldr	r3, [pc, #364]	; (80010a0 <SERVO_Init+0x30c>)
 8000f34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f36:	f003 0304 	and.w	r3, r3, #4
 8000f3a:	60fb      	str	r3, [r7, #12]
 8000f3c:	68fb      	ldr	r3, [r7, #12]
	}

	htim.Instance = SERVO_CfgParam[au16_SERVO_Instance].TIM_Instance;
 8000f3e:	88fb      	ldrh	r3, [r7, #6]
 8000f40:	4a52      	ldr	r2, [pc, #328]	; (800108c <SERVO_Init+0x2f8>)
 8000f42:	015b      	lsls	r3, r3, #5
 8000f44:	4413      	add	r3, r2
 8000f46:	3308      	adds	r3, #8
 8000f48:	681b      	ldr	r3, [r3, #0]
 8000f4a:	61fb      	str	r3, [r7, #28]
	htim.Init.Prescaler = PSC_Value;
 8000f4c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8000f50:	623b      	str	r3, [r7, #32]
	htim.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000f52:	2300      	movs	r3, #0
 8000f54:	627b      	str	r3, [r7, #36]	; 0x24
	htim.Init.Period = ARR_Value;
 8000f56:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8000f5a:	62bb      	str	r3, [r7, #40]	; 0x28
	htim.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000f5c:	2300      	movs	r3, #0
 8000f5e:	62fb      	str	r3, [r7, #44]	; 0x2c
	htim.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000f60:	2380      	movs	r3, #128	; 0x80
 8000f62:	637b      	str	r3, [r7, #52]	; 0x34
	HAL_TIM_Base_Init(&htim);
 8000f64:	f107 031c 	add.w	r3, r7, #28
 8000f68:	4618      	mov	r0, r3
 8000f6a:	f004 fbd1 	bl	8005710 <HAL_TIM_Base_Init>
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000f6e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000f72:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
	HAL_TIM_ConfigClockSource(&htim, &sClockSourceConfig);
 8000f76:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8000f7a:	f107 031c 	add.w	r3, r7, #28
 8000f7e:	4611      	mov	r1, r2
 8000f80:	4618      	mov	r0, r3
 8000f82:	f005 fc7b 	bl	800687c <HAL_TIM_ConfigClockSource>
	HAL_TIM_PWM_Init(&htim);
 8000f86:	f107 031c 	add.w	r3, r7, #28
 8000f8a:	4618      	mov	r0, r3
 8000f8c:	f004 fd76 	bl	8005a7c <HAL_TIM_PWM_Init>
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000f90:	2300      	movs	r3, #0
 8000f92:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000f96:	2300      	movs	r3, #0
 8000f98:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
	HAL_TIMEx_MasterConfigSynchronization(&htim, &sMasterConfig);
 8000f9c:	f107 0280 	add.w	r2, r7, #128	; 0x80
 8000fa0:	f107 031c 	add.w	r3, r7, #28
 8000fa4:	4611      	mov	r1, r2
 8000fa6:	4618      	mov	r0, r3
 8000fa8:	f006 fc08 	bl	80077bc <HAL_TIMEx_MasterConfigSynchronization>
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000fac:	2360      	movs	r3, #96	; 0x60
 8000fae:	667b      	str	r3, [r7, #100]	; 0x64
	sConfigOC.Pulse = 0;
 8000fb0:	2300      	movs	r3, #0
 8000fb2:	66bb      	str	r3, [r7, #104]	; 0x68
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000fb4:	2300      	movs	r3, #0
 8000fb6:	66fb      	str	r3, [r7, #108]	; 0x6c
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000fb8:	2300      	movs	r3, #0
 8000fba:	677b      	str	r3, [r7, #116]	; 0x74
	HAL_TIM_PWM_ConfigChannel(&htim, &sConfigOC, SERVO_CfgParam[au16_SERVO_Instance].PWM_TIM_CH);
 8000fbc:	88fb      	ldrh	r3, [r7, #6]
 8000fbe:	4a33      	ldr	r2, [pc, #204]	; (800108c <SERVO_Init+0x2f8>)
 8000fc0:	015b      	lsls	r3, r3, #5
 8000fc2:	4413      	add	r3, r2
 8000fc4:	3310      	adds	r3, #16
 8000fc6:	681a      	ldr	r2, [r3, #0]
 8000fc8:	f107 0164 	add.w	r1, r7, #100	; 0x64
 8000fcc:	f107 031c 	add.w	r3, r7, #28
 8000fd0:	4618      	mov	r0, r3
 8000fd2:	f005 fa7b 	bl	80064cc <HAL_TIM_PWM_ConfigChannel>

	/*--------[ Calculate & Save The Servo Pulse Information ]-------*/

	gs_SERVO_info[au16_SERVO_Instance].Period_Min = (uint16_t) (ARR_Value * (SERVO_CfgParam[au16_SERVO_Instance].MinPulse/20.0));
 8000fd6:	f8d7 0098 	ldr.w	r0, [r7, #152]	; 0x98
 8000fda:	f7ff fab3 	bl	8000544 <__aeabi_ui2d>
 8000fde:	4604      	mov	r4, r0
 8000fe0:	460d      	mov	r5, r1
 8000fe2:	88fb      	ldrh	r3, [r7, #6]
 8000fe4:	4a29      	ldr	r2, [pc, #164]	; (800108c <SERVO_Init+0x2f8>)
 8000fe6:	015b      	lsls	r3, r3, #5
 8000fe8:	4413      	add	r3, r2
 8000fea:	3318      	adds	r3, #24
 8000fec:	681b      	ldr	r3, [r3, #0]
 8000fee:	4618      	mov	r0, r3
 8000ff0:	f7ff faca 	bl	8000588 <__aeabi_f2d>
 8000ff4:	f04f 0200 	mov.w	r2, #0
 8000ff8:	4b2c      	ldr	r3, [pc, #176]	; (80010ac <SERVO_Init+0x318>)
 8000ffa:	f7ff fc47 	bl	800088c <__aeabi_ddiv>
 8000ffe:	4602      	mov	r2, r0
 8001000:	460b      	mov	r3, r1
 8001002:	4620      	mov	r0, r4
 8001004:	4629      	mov	r1, r5
 8001006:	f7ff fb17 	bl	8000638 <__aeabi_dmul>
 800100a:	4602      	mov	r2, r0
 800100c:	460b      	mov	r3, r1
 800100e:	88fc      	ldrh	r4, [r7, #6]
 8001010:	4610      	mov	r0, r2
 8001012:	4619      	mov	r1, r3
 8001014:	f7ff fd22 	bl	8000a5c <__aeabi_d2uiz>
 8001018:	4603      	mov	r3, r0
 800101a:	b29a      	uxth	r2, r3
 800101c:	4b24      	ldr	r3, [pc, #144]	; (80010b0 <SERVO_Init+0x31c>)
 800101e:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
	gs_SERVO_info[au16_SERVO_Instance].Period_Max = (uint16_t) (ARR_Value * (SERVO_CfgParam[au16_SERVO_Instance].MaxPulse/20.0));
 8001022:	f8d7 0098 	ldr.w	r0, [r7, #152]	; 0x98
 8001026:	f7ff fa8d 	bl	8000544 <__aeabi_ui2d>
 800102a:	4604      	mov	r4, r0
 800102c:	460d      	mov	r5, r1
 800102e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001032:	4618      	mov	r0, r3
 8001034:	f7ff faa8 	bl	8000588 <__aeabi_f2d>
 8001038:	f04f 0200 	mov.w	r2, #0
 800103c:	4b1b      	ldr	r3, [pc, #108]	; (80010ac <SERVO_Init+0x318>)
 800103e:	f7ff fc25 	bl	800088c <__aeabi_ddiv>
 8001042:	4602      	mov	r2, r0
 8001044:	460b      	mov	r3, r1
 8001046:	4620      	mov	r0, r4
 8001048:	4629      	mov	r1, r5
 800104a:	f7ff faf5 	bl	8000638 <__aeabi_dmul>
 800104e:	4602      	mov	r2, r0
 8001050:	460b      	mov	r3, r1
 8001052:	88fc      	ldrh	r4, [r7, #6]
 8001054:	4610      	mov	r0, r2
 8001056:	4619      	mov	r1, r3
 8001058:	f7ff fd00 	bl	8000a5c <__aeabi_d2uiz>
 800105c:	4603      	mov	r3, r0
 800105e:	b299      	uxth	r1, r3
 8001060:	4a13      	ldr	r2, [pc, #76]	; (80010b0 <SERVO_Init+0x31c>)
 8001062:	00a3      	lsls	r3, r4, #2
 8001064:	4413      	add	r3, r2
 8001066:	460a      	mov	r2, r1
 8001068:	805a      	strh	r2, [r3, #2]

	/*--------[ Start The PWM Channel ]-------*/

	HAL_TIM_PWM_Start(&htim, SERVO_CfgParam[au16_SERVO_Instance].PWM_TIM_CH);
 800106a:	88fb      	ldrh	r3, [r7, #6]
 800106c:	4a07      	ldr	r2, [pc, #28]	; (800108c <SERVO_Init+0x2f8>)
 800106e:	015b      	lsls	r3, r3, #5
 8001070:	4413      	add	r3, r2
 8001072:	3310      	adds	r3, #16
 8001074:	681a      	ldr	r2, [r3, #0]
 8001076:	f107 031c 	add.w	r3, r7, #28
 800107a:	4611      	mov	r1, r2
 800107c:	4618      	mov	r0, r3
 800107e:	f004 fded 	bl	8005c5c <HAL_TIM_PWM_Start>

}
 8001082:	bf00      	nop
 8001084:	37a0      	adds	r7, #160	; 0xa0
 8001086:	46bd      	mov	sp, r7
 8001088:	bdb0      	pop	{r4, r5, r7, pc}
 800108a:	bf00      	nop
 800108c:	08009948 	.word	0x08009948
 8001090:	41490000 	.word	0x41490000
 8001094:	3ff00000 	.word	0x3ff00000
 8001098:	40490000 	.word	0x40490000
 800109c:	40001800 	.word	0x40001800
 80010a0:	40023800 	.word	0x40023800
 80010a4:	40000400 	.word	0x40000400
 80010a8:	40000800 	.word	0x40000800
 80010ac:	40340000 	.word	0x40340000
 80010b0:	2000009c 	.word	0x2000009c

080010b4 <SERVO_MoveTo>:

/* Moves A Specific Motor To A Specific Degree That Can Be Float Number */
void SERVO_MoveTo(uint16_t au16_SERVO_Instance, float af_Angle)
{
 80010b4:	b5b0      	push	{r4, r5, r7, lr}
 80010b6:	b084      	sub	sp, #16
 80010b8:	af00      	add	r7, sp, #0
 80010ba:	4603      	mov	r3, r0
 80010bc:	ed87 0a00 	vstr	s0, [r7]
 80010c0:	80fb      	strh	r3, [r7, #6]
	uint16_t au16_Pulse = 0;
 80010c2:	2300      	movs	r3, #0
 80010c4:	81fb      	strh	r3, [r7, #14]

	au16_Pulse = ((af_Angle*(gs_SERVO_info[au16_SERVO_Instance].Period_Max - gs_SERVO_info[au16_SERVO_Instance].Period_Min))/180.0)
 80010c6:	88fb      	ldrh	r3, [r7, #6]
 80010c8:	4a1f      	ldr	r2, [pc, #124]	; (8001148 <SERVO_MoveTo+0x94>)
 80010ca:	009b      	lsls	r3, r3, #2
 80010cc:	4413      	add	r3, r2
 80010ce:	885b      	ldrh	r3, [r3, #2]
 80010d0:	4619      	mov	r1, r3
 80010d2:	88fb      	ldrh	r3, [r7, #6]
 80010d4:	4a1c      	ldr	r2, [pc, #112]	; (8001148 <SERVO_MoveTo+0x94>)
 80010d6:	f832 3023 	ldrh.w	r3, [r2, r3, lsl #2]
 80010da:	1acb      	subs	r3, r1, r3
 80010dc:	ee07 3a90 	vmov	s15, r3
 80010e0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80010e4:	edd7 7a00 	vldr	s15, [r7]
 80010e8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80010ec:	ee17 0a90 	vmov	r0, s15
 80010f0:	f7ff fa4a 	bl	8000588 <__aeabi_f2d>
 80010f4:	f04f 0200 	mov.w	r2, #0
 80010f8:	4b14      	ldr	r3, [pc, #80]	; (800114c <SERVO_MoveTo+0x98>)
 80010fa:	f7ff fbc7 	bl	800088c <__aeabi_ddiv>
 80010fe:	4602      	mov	r2, r0
 8001100:	460b      	mov	r3, r1
 8001102:	4614      	mov	r4, r2
 8001104:	461d      	mov	r5, r3
			+ gs_SERVO_info[au16_SERVO_Instance].Period_Min;
 8001106:	88fb      	ldrh	r3, [r7, #6]
 8001108:	4a0f      	ldr	r2, [pc, #60]	; (8001148 <SERVO_MoveTo+0x94>)
 800110a:	f832 3023 	ldrh.w	r3, [r2, r3, lsl #2]
 800110e:	4618      	mov	r0, r3
 8001110:	f7ff fa28 	bl	8000564 <__aeabi_i2d>
 8001114:	4602      	mov	r2, r0
 8001116:	460b      	mov	r3, r1
 8001118:	4620      	mov	r0, r4
 800111a:	4629      	mov	r1, r5
 800111c:	f7ff f8d6 	bl	80002cc <__adddf3>
 8001120:	4602      	mov	r2, r0
 8001122:	460b      	mov	r3, r1
	au16_Pulse = ((af_Angle*(gs_SERVO_info[au16_SERVO_Instance].Period_Max - gs_SERVO_info[au16_SERVO_Instance].Period_Min))/180.0)
 8001124:	4610      	mov	r0, r2
 8001126:	4619      	mov	r1, r3
 8001128:	f7ff fc98 	bl	8000a5c <__aeabi_d2uiz>
 800112c:	4603      	mov	r3, r0
 800112e:	81fb      	strh	r3, [r7, #14]

	*(SERVO_CfgParam[au16_SERVO_Instance].TIM_CCRx) = au16_Pulse;
 8001130:	88fb      	ldrh	r3, [r7, #6]
 8001132:	4a07      	ldr	r2, [pc, #28]	; (8001150 <SERVO_MoveTo+0x9c>)
 8001134:	015b      	lsls	r3, r3, #5
 8001136:	4413      	add	r3, r2
 8001138:	330c      	adds	r3, #12
 800113a:	681b      	ldr	r3, [r3, #0]
 800113c:	89fa      	ldrh	r2, [r7, #14]
 800113e:	601a      	str	r2, [r3, #0]
}
 8001140:	bf00      	nop
 8001142:	3710      	adds	r7, #16
 8001144:	46bd      	mov	sp, r7
 8001146:	bdb0      	pop	{r4, r5, r7, pc}
 8001148:	2000009c 	.word	0x2000009c
 800114c:	40668000 	.word	0x40668000
 8001150:	08009948 	.word	0x08009948

08001154 <HAL_UART_RxCpltCallback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001154:	b580      	push	{r7, lr}
 8001156:	b082      	sub	sp, #8
 8001158:	af00      	add	r7, sp, #0
 800115a:	6078      	str	r0, [r7, #4]
	if(huart == &huart2)
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	4a0f      	ldr	r2, [pc, #60]	; (800119c <HAL_UART_RxCpltCallback+0x48>)
 8001160:	4293      	cmp	r3, r2
 8001162:	d111      	bne.n	8001188 <HAL_UART_RxCpltCallback+0x34>
	{
		//erosen kerdeses
		if(bluetooth_rx == 0x0A)
 8001164:	4b0e      	ldr	r3, [pc, #56]	; (80011a0 <HAL_UART_RxCpltCallback+0x4c>)
 8001166:	781b      	ldrb	r3, [r3, #0]
 8001168:	2b0a      	cmp	r3, #10
 800116a:	d102      	bne.n	8001172 <HAL_UART_RxCpltCallback+0x1e>
			bluetooth_flag = 1;
 800116c:	4b0d      	ldr	r3, [pc, #52]	; (80011a4 <HAL_UART_RxCpltCallback+0x50>)
 800116e:	2201      	movs	r2, #1
 8001170:	601a      	str	r2, [r3, #0]
		bluetooth_str1[bluetooth_a] = bluetooth_rx;
 8001172:	4b0d      	ldr	r3, [pc, #52]	; (80011a8 <HAL_UART_RxCpltCallback+0x54>)
 8001174:	681b      	ldr	r3, [r3, #0]
 8001176:	4a0a      	ldr	r2, [pc, #40]	; (80011a0 <HAL_UART_RxCpltCallback+0x4c>)
 8001178:	7811      	ldrb	r1, [r2, #0]
 800117a:	4a0c      	ldr	r2, [pc, #48]	; (80011ac <HAL_UART_RxCpltCallback+0x58>)
 800117c:	54d1      	strb	r1, [r2, r3]
		bluetooth_a++;
 800117e:	4b0a      	ldr	r3, [pc, #40]	; (80011a8 <HAL_UART_RxCpltCallback+0x54>)
 8001180:	681b      	ldr	r3, [r3, #0]
 8001182:	3301      	adds	r3, #1
 8001184:	4a08      	ldr	r2, [pc, #32]	; (80011a8 <HAL_UART_RxCpltCallback+0x54>)
 8001186:	6013      	str	r3, [r2, #0]
	}
	HAL_UART_Receive_IT(&huart2, &bluetooth_rx, 1);
 8001188:	2201      	movs	r2, #1
 800118a:	4905      	ldr	r1, [pc, #20]	; (80011a0 <HAL_UART_RxCpltCallback+0x4c>)
 800118c:	4803      	ldr	r0, [pc, #12]	; (800119c <HAL_UART_RxCpltCallback+0x48>)
 800118e:	f006 fdad 	bl	8007cec <HAL_UART_Receive_IT>
}
 8001192:	bf00      	nop
 8001194:	3708      	adds	r7, #8
 8001196:	46bd      	mov	sp, r7
 8001198:	bd80      	pop	{r7, pc}
 800119a:	bf00      	nop
 800119c:	20000570 	.word	0x20000570
 80011a0:	20000160 	.word	0x20000160
 80011a4:	200000a4 	.word	0x200000a4
 80011a8:	200000a8 	.word	0x200000a8
 80011ac:	200000ac 	.word	0x200000ac

080011b0 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 80011b0:	b580      	push	{r7, lr}
 80011b2:	b084      	sub	sp, #16
 80011b4:	af02      	add	r7, sp, #8
 80011b6:	6078      	str	r0, [r7, #4]

	if(htim == &htim2)
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	4a11      	ldr	r2, [pc, #68]	; (8001200 <HAL_TIM_PeriodElapsedCallback+0x50>)
 80011bc:	4293      	cmp	r3, r2
 80011be:	d11a      	bne.n	80011f6 <HAL_TIM_PeriodElapsedCallback+0x46>
	{
		//itt kell kiirni amire kivancsiak vagyunk a stringben
		sprintf(bluetooth_buffer, "%i -edik uzenet \t kivant sebesseg: %i \t allapot: %c kanyar/egyenes: %c \r\n",
 80011c0:	4b10      	ldr	r3, [pc, #64]	; (8001204 <HAL_TIM_PeriodElapsedCallback+0x54>)
 80011c2:	681a      	ldr	r2, [r3, #0]
 80011c4:	4b10      	ldr	r3, [pc, #64]	; (8001208 <HAL_TIM_PeriodElapsedCallback+0x58>)
 80011c6:	681b      	ldr	r3, [r3, #0]
 80011c8:	4910      	ldr	r1, [pc, #64]	; (800120c <HAL_TIM_PeriodElapsedCallback+0x5c>)
 80011ca:	7809      	ldrb	r1, [r1, #0]
 80011cc:	4608      	mov	r0, r1
 80011ce:	4910      	ldr	r1, [pc, #64]	; (8001210 <HAL_TIM_PeriodElapsedCallback+0x60>)
 80011d0:	7809      	ldrb	r1, [r1, #0]
 80011d2:	9101      	str	r1, [sp, #4]
 80011d4:	9000      	str	r0, [sp, #0]
 80011d6:	490f      	ldr	r1, [pc, #60]	; (8001214 <HAL_TIM_PeriodElapsedCallback+0x64>)
 80011d8:	480f      	ldr	r0, [pc, #60]	; (8001218 <HAL_TIM_PeriodElapsedCallback+0x68>)
 80011da:	f007 fe41 	bl	8008e60 <siprintf>
				bluetooth_i, kivant_sebesseg, sc_vagy_gyorskor, kanyarban_vagy_egyenes);
		bluetooth_i++;
 80011de:	4b09      	ldr	r3, [pc, #36]	; (8001204 <HAL_TIM_PeriodElapsedCallback+0x54>)
 80011e0:	681b      	ldr	r3, [r3, #0]
 80011e2:	3301      	adds	r3, #1
 80011e4:	4a07      	ldr	r2, [pc, #28]	; (8001204 <HAL_TIM_PeriodElapsedCallback+0x54>)
 80011e6:	6013      	str	r3, [r2, #0]
		bluetooth_len = strlen(bluetooth_buffer);
 80011e8:	480b      	ldr	r0, [pc, #44]	; (8001218 <HAL_TIM_PeriodElapsedCallback+0x68>)
 80011ea:	f7ff f811 	bl	8000210 <strlen>
 80011ee:	4603      	mov	r3, r0
 80011f0:	461a      	mov	r2, r3
 80011f2:	4b0a      	ldr	r3, [pc, #40]	; (800121c <HAL_TIM_PeriodElapsedCallback+0x6c>)
 80011f4:	601a      	str	r2, [r3, #0]
		//HAL_UART_Transmit(&huart2, bluetooth_buffer, bluetooth_len, 100);
	}
}
 80011f6:	bf00      	nop
 80011f8:	3708      	adds	r7, #8
 80011fa:	46bd      	mov	sp, r7
 80011fc:	bd80      	pop	{r7, pc}
 80011fe:	bf00      	nop
 8001200:	20000528 	.word	0x20000528
 8001204:	20000150 	.word	0x20000150
 8001208:	20000008 	.word	0x20000008
 800120c:	2000000d 	.word	0x2000000d
 8001210:	2000000c 	.word	0x2000000c
 8001214:	080096b8 	.word	0x080096b8
 8001218:	200000ec 	.word	0x200000ec
 800121c:	200000e8 	.word	0x200000e8

08001220 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001220:	b580      	push	{r7, lr}
 8001222:	b082      	sub	sp, #8
 8001224:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001226:	f001 fb95 	bl	8002954 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800122a:	f000 f8cb 	bl	80013c4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800122e:	f000 fd1d 	bl	8001c6c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001232:	f000 fcd1 	bl	8001bd8 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 8001236:	f000 f937 	bl	80014a8 <MX_I2C1_Init>
  MX_I2C2_Init();
 800123a:	f000 f963 	bl	8001504 <MX_I2C2_Init>
  MX_SPI2_Init();
 800123e:	f000 f9f3 	bl	8001628 <MX_SPI2_Init>
  MX_SPI3_Init();
 8001242:	f000 fa27 	bl	8001694 <MX_SPI3_Init>
  MX_TIM3_Init();
 8001246:	f000 faa9 	bl	800179c <MX_TIM3_Init>
  MX_TIM4_Init();
 800124a:	f000 fb01 	bl	8001850 <MX_TIM4_Init>
  MX_UART4_Init();
 800124e:	f000 fc6f 	bl	8001b30 <MX_UART4_Init>
  MX_TIM8_Init();
 8001252:	f000 fb51 	bl	80018f8 <MX_TIM8_Init>
  MX_USART1_UART_Init();
 8001256:	f000 fc95 	bl	8001b84 <MX_USART1_UART_Init>
  MX_I2C3_Init();
 800125a:	f000 f981 	bl	8001560 <MX_I2C3_Init>
  MX_TIM12_Init();
 800125e:	f000 fbf7 	bl	8001a50 <MX_TIM12_Init>
  MX_DMA_Init();
 8001262:	f000 fce3 	bl	8001c2c <MX_DMA_Init>
  MX_TIM2_Init();
 8001266:	f000 fa4b 	bl	8001700 <MX_TIM2_Init>
  MX_SPI1_Init();
 800126a:	f000 f9a7 	bl	80015bc <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */
  SERVO_Init(SZERVO);
 800126e:	2000      	movs	r0, #0
 8001270:	f7ff fd90 	bl	8000d94 <SERVO_Init>
  DC_MOTOR_Init(DC_MOTOR_PWM1);
 8001274:	2000      	movs	r0, #0
 8001276:	f007 fbf5 	bl	8008a64 <DC_MOTOR_Init>
  DC_MOTOR_Init(DC_MOTOR_PWM2);
 800127a:	2001      	movs	r0, #1
 800127c:	f007 fbf2 	bl	8008a64 <DC_MOTOR_Init>
  DC_MOTOR_Start(DC_MOTOR_PWM1, 0);
 8001280:	2100      	movs	r1, #0
 8001282:	2000      	movs	r0, #0
 8001284:	f007 fcc4 	bl	8008c10 <DC_MOTOR_Start>
  DC_MOTOR_Start(DC_MOTOR_PWM2, 0);
 8001288:	2100      	movs	r1, #0
 800128a:	2001      	movs	r0, #1
 800128c:	f007 fcc0 	bl	8008c10 <DC_MOTOR_Start>

  HAL_UART_Receive_IT(&huart2, &bluetooth_rx, 1);
 8001290:	2201      	movs	r2, #1
 8001292:	493e      	ldr	r1, [pc, #248]	; (800138c <main+0x16c>)
 8001294:	483e      	ldr	r0, [pc, #248]	; (8001390 <main+0x170>)
 8001296:	f006 fd29 	bl	8007cec <HAL_UART_Receive_IT>
  HAL_TIM_Base_Start_IT(&htim2);
 800129a:	483e      	ldr	r0, [pc, #248]	; (8001394 <main+0x174>)
 800129c:	f004 fb28 	bl	80058f0 <HAL_TIM_Base_Start_IT>

  HAL_TIM_PWM_Start(&htim12, TIM_CHANNEL_2);   //PWM jel start
 80012a0:	2104      	movs	r1, #4
 80012a2:	483d      	ldr	r0, [pc, #244]	; (8001398 <main+0x178>)
 80012a4:	f004 fcda 	bl	8005c5c <HAL_TIM_PWM_Start>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_RESET);			// PCB2: Von_OE1  0
 80012a8:	2200      	movs	r2, #0
 80012aa:	2104      	movs	r1, #4
 80012ac:	483b      	ldr	r0, [pc, #236]	; (800139c <main+0x17c>)
 80012ae:	f002 fd35 	bl	8003d1c <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5, GPIO_PIN_RESET);			// PCB2: Von_OE2  0
 80012b2:	2200      	movs	r2, #0
 80012b4:	2120      	movs	r1, #32
 80012b6:	483a      	ldr	r0, [pc, #232]	; (80013a0 <main+0x180>)
 80012b8:	f002 fd30 	bl	8003d1c <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4, GPIO_PIN_RESET);			// PC4: Von_latch1  0
 80012bc:	2200      	movs	r2, #0
 80012be:	2110      	movs	r1, #16
 80012c0:	4837      	ldr	r0, [pc, #220]	; (80013a0 <main+0x180>)
 80012c2:	f002 fd2b 	bl	8003d1c <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_RESET);			// PB1: Von_latch2  0
 80012c6:	2200      	movs	r2, #0
 80012c8:	2102      	movs	r1, #2
 80012ca:	4834      	ldr	r0, [pc, #208]	; (800139c <main+0x17c>)
 80012cc:	f002 fd26 	bl	8003d1c <HAL_GPIO_WritePin>

		HAL_SPI_Transmit(&hspi2, minta1, 6, 100);						// 1. minta egyben
 80012d0:	2364      	movs	r3, #100	; 0x64
 80012d2:	2206      	movs	r2, #6
 80012d4:	4933      	ldr	r1, [pc, #204]	; (80013a4 <main+0x184>)
 80012d6:	4834      	ldr	r0, [pc, #208]	; (80013a8 <main+0x188>)
 80012d8:	f004 f804 	bl	80052e4 <HAL_SPI_Transmit>

		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4, GPIO_PIN_SET);				// PC4: Von_latch1  1
 80012dc:	2201      	movs	r2, #1
 80012de:	2110      	movs	r1, #16
 80012e0:	482f      	ldr	r0, [pc, #188]	; (80013a0 <main+0x180>)
 80012e2:	f002 fd1b 	bl	8003d1c <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_SET);				// PB1: Von_latch2  1
 80012e6:	2201      	movs	r2, #1
 80012e8:	2102      	movs	r1, #2
 80012ea:	482c      	ldr	r0, [pc, #176]	; (800139c <main+0x17c>)
 80012ec:	f002 fd16 	bl	8003d1c <HAL_GPIO_WritePin>

		HAL_Delay(500);
 80012f0:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80012f4:	f001 fba0 	bl	8002a38 <HAL_Delay>

    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  //Szervo
	  if(btnEnable == 1){
 80012f8:	4b2c      	ldr	r3, [pc, #176]	; (80013ac <main+0x18c>)
 80012fa:	781b      	ldrb	r3, [r3, #0]
 80012fc:	2b01      	cmp	r3, #1
 80012fe:	d136      	bne.n	800136e <main+0x14e>
		  if(szervoEnable == 1){
 8001300:	4b2b      	ldr	r3, [pc, #172]	; (80013b0 <main+0x190>)
 8001302:	781b      	ldrb	r3, [r3, #0]
 8001304:	2b01      	cmp	r3, #1
 8001306:	d10f      	bne.n	8001328 <main+0x108>
			  SERVO_MoveTo(SZERVO, 50);
 8001308:	ed9f 0a2a 	vldr	s0, [pc, #168]	; 80013b4 <main+0x194>
 800130c:	2000      	movs	r0, #0
 800130e:	f7ff fed1 	bl	80010b4 <SERVO_MoveTo>
			  HAL_Delay(200);
 8001312:	20c8      	movs	r0, #200	; 0xc8
 8001314:	f001 fb90 	bl	8002a38 <HAL_Delay>
			  SERVO_MoveTo(SZERVO, 130);
 8001318:	ed9f 0a27 	vldr	s0, [pc, #156]	; 80013b8 <main+0x198>
 800131c:	2000      	movs	r0, #0
 800131e:	f7ff fec9 	bl	80010b4 <SERVO_MoveTo>
			  HAL_Delay(200);
 8001322:	20c8      	movs	r0, #200	; 0xc8
 8001324:	f001 fb88 	bl	8002a38 <HAL_Delay>
		  }

		  if(motvezEnable == 1){
 8001328:	4b24      	ldr	r3, [pc, #144]	; (80013bc <main+0x19c>)
 800132a:	781b      	ldrb	r3, [r3, #0]
 800132c:	2b01      	cmp	r3, #1
 800132e:	d1bb      	bne.n	80012a8 <main+0x88>
			  int d = 1024;
 8001330:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001334:	607b      	str	r3, [r7, #4]
			  int k = 300;
 8001336:	f44f 7396 	mov.w	r3, #300	; 0x12c
 800133a:	603b      	str	r3, [r7, #0]
			  if(k < d / 2){
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	0fda      	lsrs	r2, r3, #31
 8001340:	4413      	add	r3, r2
 8001342:	105b      	asrs	r3, r3, #1
 8001344:	461a      	mov	r2, r3
 8001346:	683b      	ldr	r3, [r7, #0]
 8001348:	4293      	cmp	r3, r2
 800134a:	daad      	bge.n	80012a8 <main+0x88>
				  DC_MOTOR_Set_Speed(DC_MOTOR_PWM1, k); //ha pwm1 nagyobb, elremenet
 800134c:	683b      	ldr	r3, [r7, #0]
 800134e:	b29b      	uxth	r3, r3
 8001350:	4619      	mov	r1, r3
 8001352:	2000      	movs	r0, #0
 8001354:	f007 fcb8 	bl	8008cc8 <DC_MOTOR_Set_Speed>
				  DC_MOTOR_Set_Speed(DC_MOTOR_PWM2, d - k);
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	b29a      	uxth	r2, r3
 800135c:	683b      	ldr	r3, [r7, #0]
 800135e:	b29b      	uxth	r3, r3
 8001360:	1ad3      	subs	r3, r2, r3
 8001362:	b29b      	uxth	r3, r3
 8001364:	4619      	mov	r1, r3
 8001366:	2001      	movs	r0, #1
 8001368:	f007 fcae 	bl	8008cc8 <DC_MOTOR_Set_Speed>
 800136c:	e79c      	b.n	80012a8 <main+0x88>
			  }
		  }
	  }
	  else{
		  SERVO_MoveTo(SZERVO, 0);
 800136e:	ed9f 0a14 	vldr	s0, [pc, #80]	; 80013c0 <main+0x1a0>
 8001372:	2000      	movs	r0, #0
 8001374:	f7ff fe9e 	bl	80010b4 <SERVO_MoveTo>
		  DC_MOTOR_Set_Speed(DC_MOTOR_PWM1, 0);	//ez nem egeszen megallas, csak a jel kisimitasa. megallni k = d -vel kell
 8001378:	2100      	movs	r1, #0
 800137a:	2000      	movs	r0, #0
 800137c:	f007 fca4 	bl	8008cc8 <DC_MOTOR_Set_Speed>
		  DC_MOTOR_Set_Speed(DC_MOTOR_PWM2, 0);
 8001380:	2100      	movs	r1, #0
 8001382:	2001      	movs	r0, #1
 8001384:	f007 fca0 	bl	8008cc8 <DC_MOTOR_Set_Speed>
	  	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_RESET);			// PCB2: Von_OE1  0
 8001388:	e78e      	b.n	80012a8 <main+0x88>
 800138a:	bf00      	nop
 800138c:	20000160 	.word	0x20000160
 8001390:	20000570 	.word	0x20000570
 8001394:	20000528 	.word	0x20000528
 8001398:	200005b4 	.word	0x200005b4
 800139c:	40020400 	.word	0x40020400
 80013a0:	40020800 	.word	0x40020800
 80013a4:	20000000 	.word	0x20000000
 80013a8:	200001b8 	.word	0x200001b8
 80013ac:	200000a0 	.word	0x200000a0
 80013b0:	200000a1 	.word	0x200000a1
 80013b4:	42480000 	.word	0x42480000
 80013b8:	43020000 	.word	0x43020000
 80013bc:	200000a2 	.word	0x200000a2
 80013c0:	00000000 	.word	0x00000000

080013c4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80013c4:	b580      	push	{r7, lr}
 80013c6:	b094      	sub	sp, #80	; 0x50
 80013c8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80013ca:	f107 031c 	add.w	r3, r7, #28
 80013ce:	2234      	movs	r2, #52	; 0x34
 80013d0:	2100      	movs	r1, #0
 80013d2:	4618      	mov	r0, r3
 80013d4:	f007 fd3c 	bl	8008e50 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80013d8:	f107 0308 	add.w	r3, r7, #8
 80013dc:	2200      	movs	r2, #0
 80013de:	601a      	str	r2, [r3, #0]
 80013e0:	605a      	str	r2, [r3, #4]
 80013e2:	609a      	str	r2, [r3, #8]
 80013e4:	60da      	str	r2, [r3, #12]
 80013e6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80013e8:	2300      	movs	r3, #0
 80013ea:	607b      	str	r3, [r7, #4]
 80013ec:	4b2c      	ldr	r3, [pc, #176]	; (80014a0 <SystemClock_Config+0xdc>)
 80013ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013f0:	4a2b      	ldr	r2, [pc, #172]	; (80014a0 <SystemClock_Config+0xdc>)
 80013f2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80013f6:	6413      	str	r3, [r2, #64]	; 0x40
 80013f8:	4b29      	ldr	r3, [pc, #164]	; (80014a0 <SystemClock_Config+0xdc>)
 80013fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013fc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001400:	607b      	str	r3, [r7, #4]
 8001402:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001404:	2300      	movs	r3, #0
 8001406:	603b      	str	r3, [r7, #0]
 8001408:	4b26      	ldr	r3, [pc, #152]	; (80014a4 <SystemClock_Config+0xe0>)
 800140a:	681b      	ldr	r3, [r3, #0]
 800140c:	4a25      	ldr	r2, [pc, #148]	; (80014a4 <SystemClock_Config+0xe0>)
 800140e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001412:	6013      	str	r3, [r2, #0]
 8001414:	4b23      	ldr	r3, [pc, #140]	; (80014a4 <SystemClock_Config+0xe0>)
 8001416:	681b      	ldr	r3, [r3, #0]
 8001418:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800141c:	603b      	str	r3, [r7, #0]
 800141e:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001420:	2301      	movs	r3, #1
 8001422:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001424:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001428:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800142a:	2302      	movs	r3, #2
 800142c:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800142e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001432:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001434:	2304      	movs	r3, #4
 8001436:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 180;
 8001438:	23b4      	movs	r3, #180	; 0xb4
 800143a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800143c:	2302      	movs	r3, #2
 800143e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8001440:	2302      	movs	r3, #2
 8001442:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001444:	2302      	movs	r3, #2
 8001446:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001448:	f107 031c 	add.w	r3, r7, #28
 800144c:	4618      	mov	r0, r3
 800144e:	f003 fa57 	bl	8004900 <HAL_RCC_OscConfig>
 8001452:	4603      	mov	r3, r0
 8001454:	2b00      	cmp	r3, #0
 8001456:	d001      	beq.n	800145c <SystemClock_Config+0x98>
  {
    Error_Handler();
 8001458:	f000 fcee 	bl	8001e38 <Error_Handler>
  }
  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 800145c:	f002 fe74 	bl	8004148 <HAL_PWREx_EnableOverDrive>
 8001460:	4603      	mov	r3, r0
 8001462:	2b00      	cmp	r3, #0
 8001464:	d001      	beq.n	800146a <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8001466:	f000 fce7 	bl	8001e38 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800146a:	230f      	movs	r3, #15
 800146c:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800146e:	2302      	movs	r3, #2
 8001470:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001472:	2300      	movs	r3, #0
 8001474:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV8;
 8001476:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800147a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 800147c:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001480:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001482:	f107 0308 	add.w	r3, r7, #8
 8001486:	2105      	movs	r1, #5
 8001488:	4618      	mov	r0, r3
 800148a:	f002 fead 	bl	80041e8 <HAL_RCC_ClockConfig>
 800148e:	4603      	mov	r3, r0
 8001490:	2b00      	cmp	r3, #0
 8001492:	d001      	beq.n	8001498 <SystemClock_Config+0xd4>
  {
    Error_Handler();
 8001494:	f000 fcd0 	bl	8001e38 <Error_Handler>
  }
}
 8001498:	bf00      	nop
 800149a:	3750      	adds	r7, #80	; 0x50
 800149c:	46bd      	mov	sp, r7
 800149e:	bd80      	pop	{r7, pc}
 80014a0:	40023800 	.word	0x40023800
 80014a4:	40007000 	.word	0x40007000

080014a8 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80014a8:	b580      	push	{r7, lr}
 80014aa:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80014ac:	4b12      	ldr	r3, [pc, #72]	; (80014f8 <MX_I2C1_Init+0x50>)
 80014ae:	4a13      	ldr	r2, [pc, #76]	; (80014fc <MX_I2C1_Init+0x54>)
 80014b0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80014b2:	4b11      	ldr	r3, [pc, #68]	; (80014f8 <MX_I2C1_Init+0x50>)
 80014b4:	4a12      	ldr	r2, [pc, #72]	; (8001500 <MX_I2C1_Init+0x58>)
 80014b6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80014b8:	4b0f      	ldr	r3, [pc, #60]	; (80014f8 <MX_I2C1_Init+0x50>)
 80014ba:	2200      	movs	r2, #0
 80014bc:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80014be:	4b0e      	ldr	r3, [pc, #56]	; (80014f8 <MX_I2C1_Init+0x50>)
 80014c0:	2200      	movs	r2, #0
 80014c2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80014c4:	4b0c      	ldr	r3, [pc, #48]	; (80014f8 <MX_I2C1_Init+0x50>)
 80014c6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80014ca:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80014cc:	4b0a      	ldr	r3, [pc, #40]	; (80014f8 <MX_I2C1_Init+0x50>)
 80014ce:	2200      	movs	r2, #0
 80014d0:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80014d2:	4b09      	ldr	r3, [pc, #36]	; (80014f8 <MX_I2C1_Init+0x50>)
 80014d4:	2200      	movs	r2, #0
 80014d6:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80014d8:	4b07      	ldr	r3, [pc, #28]	; (80014f8 <MX_I2C1_Init+0x50>)
 80014da:	2200      	movs	r2, #0
 80014dc:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80014de:	4b06      	ldr	r3, [pc, #24]	; (80014f8 <MX_I2C1_Init+0x50>)
 80014e0:	2200      	movs	r2, #0
 80014e2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80014e4:	4804      	ldr	r0, [pc, #16]	; (80014f8 <MX_I2C1_Init+0x50>)
 80014e6:	f002 fc63 	bl	8003db0 <HAL_I2C_Init>
 80014ea:	4603      	mov	r3, r0
 80014ec:	2b00      	cmp	r3, #0
 80014ee:	d001      	beq.n	80014f4 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80014f0:	f000 fca2 	bl	8001e38 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80014f4:	bf00      	nop
 80014f6:	bd80      	pop	{r7, pc}
 80014f8:	200002a0 	.word	0x200002a0
 80014fc:	40005400 	.word	0x40005400
 8001500:	000186a0 	.word	0x000186a0

08001504 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8001504:	b580      	push	{r7, lr}
 8001506:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001508:	4b12      	ldr	r3, [pc, #72]	; (8001554 <MX_I2C2_Init+0x50>)
 800150a:	4a13      	ldr	r2, [pc, #76]	; (8001558 <MX_I2C2_Init+0x54>)
 800150c:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 800150e:	4b11      	ldr	r3, [pc, #68]	; (8001554 <MX_I2C2_Init+0x50>)
 8001510:	4a12      	ldr	r2, [pc, #72]	; (800155c <MX_I2C2_Init+0x58>)
 8001512:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001514:	4b0f      	ldr	r3, [pc, #60]	; (8001554 <MX_I2C2_Init+0x50>)
 8001516:	2200      	movs	r2, #0
 8001518:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 800151a:	4b0e      	ldr	r3, [pc, #56]	; (8001554 <MX_I2C2_Init+0x50>)
 800151c:	2200      	movs	r2, #0
 800151e:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001520:	4b0c      	ldr	r3, [pc, #48]	; (8001554 <MX_I2C2_Init+0x50>)
 8001522:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001526:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001528:	4b0a      	ldr	r3, [pc, #40]	; (8001554 <MX_I2C2_Init+0x50>)
 800152a:	2200      	movs	r2, #0
 800152c:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 800152e:	4b09      	ldr	r3, [pc, #36]	; (8001554 <MX_I2C2_Init+0x50>)
 8001530:	2200      	movs	r2, #0
 8001532:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001534:	4b07      	ldr	r3, [pc, #28]	; (8001554 <MX_I2C2_Init+0x50>)
 8001536:	2200      	movs	r2, #0
 8001538:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800153a:	4b06      	ldr	r3, [pc, #24]	; (8001554 <MX_I2C2_Init+0x50>)
 800153c:	2200      	movs	r2, #0
 800153e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001540:	4804      	ldr	r0, [pc, #16]	; (8001554 <MX_I2C2_Init+0x50>)
 8001542:	f002 fc35 	bl	8003db0 <HAL_I2C_Init>
 8001546:	4603      	mov	r3, r0
 8001548:	2b00      	cmp	r3, #0
 800154a:	d001      	beq.n	8001550 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 800154c:	f000 fc74 	bl	8001e38 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001550:	bf00      	nop
 8001552:	bd80      	pop	{r7, pc}
 8001554:	200002f4 	.word	0x200002f4
 8001558:	40005800 	.word	0x40005800
 800155c:	000186a0 	.word	0x000186a0

08001560 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 8001560:	b580      	push	{r7, lr}
 8001562:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8001564:	4b12      	ldr	r3, [pc, #72]	; (80015b0 <MX_I2C3_Init+0x50>)
 8001566:	4a13      	ldr	r2, [pc, #76]	; (80015b4 <MX_I2C3_Init+0x54>)
 8001568:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 800156a:	4b11      	ldr	r3, [pc, #68]	; (80015b0 <MX_I2C3_Init+0x50>)
 800156c:	4a12      	ldr	r2, [pc, #72]	; (80015b8 <MX_I2C3_Init+0x58>)
 800156e:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001570:	4b0f      	ldr	r3, [pc, #60]	; (80015b0 <MX_I2C3_Init+0x50>)
 8001572:	2200      	movs	r2, #0
 8001574:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 8001576:	4b0e      	ldr	r3, [pc, #56]	; (80015b0 <MX_I2C3_Init+0x50>)
 8001578:	2200      	movs	r2, #0
 800157a:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800157c:	4b0c      	ldr	r3, [pc, #48]	; (80015b0 <MX_I2C3_Init+0x50>)
 800157e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001582:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001584:	4b0a      	ldr	r3, [pc, #40]	; (80015b0 <MX_I2C3_Init+0x50>)
 8001586:	2200      	movs	r2, #0
 8001588:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 800158a:	4b09      	ldr	r3, [pc, #36]	; (80015b0 <MX_I2C3_Init+0x50>)
 800158c:	2200      	movs	r2, #0
 800158e:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001590:	4b07      	ldr	r3, [pc, #28]	; (80015b0 <MX_I2C3_Init+0x50>)
 8001592:	2200      	movs	r2, #0
 8001594:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001596:	4b06      	ldr	r3, [pc, #24]	; (80015b0 <MX_I2C3_Init+0x50>)
 8001598:	2200      	movs	r2, #0
 800159a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 800159c:	4804      	ldr	r0, [pc, #16]	; (80015b0 <MX_I2C3_Init+0x50>)
 800159e:	f002 fc07 	bl	8003db0 <HAL_I2C_Init>
 80015a2:	4603      	mov	r3, r0
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	d001      	beq.n	80015ac <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 80015a8:	f000 fc46 	bl	8001e38 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 80015ac:	bf00      	nop
 80015ae:	bd80      	pop	{r7, pc}
 80015b0:	20000164 	.word	0x20000164
 80015b4:	40005c00 	.word	0x40005c00
 80015b8:	000186a0 	.word	0x000186a0

080015bc <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80015bc:	b580      	push	{r7, lr}
 80015be:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80015c0:	4b17      	ldr	r3, [pc, #92]	; (8001620 <MX_SPI1_Init+0x64>)
 80015c2:	4a18      	ldr	r2, [pc, #96]	; (8001624 <MX_SPI1_Init+0x68>)
 80015c4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80015c6:	4b16      	ldr	r3, [pc, #88]	; (8001620 <MX_SPI1_Init+0x64>)
 80015c8:	f44f 7282 	mov.w	r2, #260	; 0x104
 80015cc:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80015ce:	4b14      	ldr	r3, [pc, #80]	; (8001620 <MX_SPI1_Init+0x64>)
 80015d0:	2200      	movs	r2, #0
 80015d2:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80015d4:	4b12      	ldr	r3, [pc, #72]	; (8001620 <MX_SPI1_Init+0x64>)
 80015d6:	2200      	movs	r2, #0
 80015d8:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80015da:	4b11      	ldr	r3, [pc, #68]	; (8001620 <MX_SPI1_Init+0x64>)
 80015dc:	2200      	movs	r2, #0
 80015de:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80015e0:	4b0f      	ldr	r3, [pc, #60]	; (8001620 <MX_SPI1_Init+0x64>)
 80015e2:	2200      	movs	r2, #0
 80015e4:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80015e6:	4b0e      	ldr	r3, [pc, #56]	; (8001620 <MX_SPI1_Init+0x64>)
 80015e8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80015ec:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80015ee:	4b0c      	ldr	r3, [pc, #48]	; (8001620 <MX_SPI1_Init+0x64>)
 80015f0:	2200      	movs	r2, #0
 80015f2:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80015f4:	4b0a      	ldr	r3, [pc, #40]	; (8001620 <MX_SPI1_Init+0x64>)
 80015f6:	2200      	movs	r2, #0
 80015f8:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80015fa:	4b09      	ldr	r3, [pc, #36]	; (8001620 <MX_SPI1_Init+0x64>)
 80015fc:	2200      	movs	r2, #0
 80015fe:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001600:	4b07      	ldr	r3, [pc, #28]	; (8001620 <MX_SPI1_Init+0x64>)
 8001602:	2200      	movs	r2, #0
 8001604:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001606:	4b06      	ldr	r3, [pc, #24]	; (8001620 <MX_SPI1_Init+0x64>)
 8001608:	220a      	movs	r2, #10
 800160a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800160c:	4804      	ldr	r0, [pc, #16]	; (8001620 <MX_SPI1_Init+0x64>)
 800160e:	f003 fcd5 	bl	8004fbc <HAL_SPI_Init>
 8001612:	4603      	mov	r3, r0
 8001614:	2b00      	cmp	r3, #0
 8001616:	d001      	beq.n	800161c <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001618:	f000 fc0e 	bl	8001e38 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800161c:	bf00      	nop
 800161e:	bd80      	pop	{r7, pc}
 8001620:	200004d0 	.word	0x200004d0
 8001624:	40013000 	.word	0x40013000

08001628 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8001628:	b580      	push	{r7, lr}
 800162a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 800162c:	4b17      	ldr	r3, [pc, #92]	; (800168c <MX_SPI2_Init+0x64>)
 800162e:	4a18      	ldr	r2, [pc, #96]	; (8001690 <MX_SPI2_Init+0x68>)
 8001630:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001632:	4b16      	ldr	r3, [pc, #88]	; (800168c <MX_SPI2_Init+0x64>)
 8001634:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001638:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800163a:	4b14      	ldr	r3, [pc, #80]	; (800168c <MX_SPI2_Init+0x64>)
 800163c:	2200      	movs	r2, #0
 800163e:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001640:	4b12      	ldr	r3, [pc, #72]	; (800168c <MX_SPI2_Init+0x64>)
 8001642:	2200      	movs	r2, #0
 8001644:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001646:	4b11      	ldr	r3, [pc, #68]	; (800168c <MX_SPI2_Init+0x64>)
 8001648:	2200      	movs	r2, #0
 800164a:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 800164c:	4b0f      	ldr	r3, [pc, #60]	; (800168c <MX_SPI2_Init+0x64>)
 800164e:	2200      	movs	r2, #0
 8001650:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001652:	4b0e      	ldr	r3, [pc, #56]	; (800168c <MX_SPI2_Init+0x64>)
 8001654:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001658:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 800165a:	4b0c      	ldr	r3, [pc, #48]	; (800168c <MX_SPI2_Init+0x64>)
 800165c:	2238      	movs	r2, #56	; 0x38
 800165e:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001660:	4b0a      	ldr	r3, [pc, #40]	; (800168c <MX_SPI2_Init+0x64>)
 8001662:	2200      	movs	r2, #0
 8001664:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001666:	4b09      	ldr	r3, [pc, #36]	; (800168c <MX_SPI2_Init+0x64>)
 8001668:	2200      	movs	r2, #0
 800166a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800166c:	4b07      	ldr	r3, [pc, #28]	; (800168c <MX_SPI2_Init+0x64>)
 800166e:	2200      	movs	r2, #0
 8001670:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8001672:	4b06      	ldr	r3, [pc, #24]	; (800168c <MX_SPI2_Init+0x64>)
 8001674:	220a      	movs	r2, #10
 8001676:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001678:	4804      	ldr	r0, [pc, #16]	; (800168c <MX_SPI2_Init+0x64>)
 800167a:	f003 fc9f 	bl	8004fbc <HAL_SPI_Init>
 800167e:	4603      	mov	r3, r0
 8001680:	2b00      	cmp	r3, #0
 8001682:	d001      	beq.n	8001688 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8001684:	f000 fbd8 	bl	8001e38 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001688:	bf00      	nop
 800168a:	bd80      	pop	{r7, pc}
 800168c:	200001b8 	.word	0x200001b8
 8001690:	40003800 	.word	0x40003800

08001694 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8001694:	b580      	push	{r7, lr}
 8001696:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8001698:	4b17      	ldr	r3, [pc, #92]	; (80016f8 <MX_SPI3_Init+0x64>)
 800169a:	4a18      	ldr	r2, [pc, #96]	; (80016fc <MX_SPI3_Init+0x68>)
 800169c:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 800169e:	4b16      	ldr	r3, [pc, #88]	; (80016f8 <MX_SPI3_Init+0x64>)
 80016a0:	f44f 7282 	mov.w	r2, #260	; 0x104
 80016a4:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 80016a6:	4b14      	ldr	r3, [pc, #80]	; (80016f8 <MX_SPI3_Init+0x64>)
 80016a8:	2200      	movs	r2, #0
 80016aa:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 80016ac:	4b12      	ldr	r3, [pc, #72]	; (80016f8 <MX_SPI3_Init+0x64>)
 80016ae:	2200      	movs	r2, #0
 80016b0:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 80016b2:	4b11      	ldr	r3, [pc, #68]	; (80016f8 <MX_SPI3_Init+0x64>)
 80016b4:	2200      	movs	r2, #0
 80016b6:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 80016b8:	4b0f      	ldr	r3, [pc, #60]	; (80016f8 <MX_SPI3_Init+0x64>)
 80016ba:	2200      	movs	r2, #0
 80016bc:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_HARD_OUTPUT;
 80016be:	4b0e      	ldr	r3, [pc, #56]	; (80016f8 <MX_SPI3_Init+0x64>)
 80016c0:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 80016c4:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80016c6:	4b0c      	ldr	r3, [pc, #48]	; (80016f8 <MX_SPI3_Init+0x64>)
 80016c8:	2200      	movs	r2, #0
 80016ca:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80016cc:	4b0a      	ldr	r3, [pc, #40]	; (80016f8 <MX_SPI3_Init+0x64>)
 80016ce:	2200      	movs	r2, #0
 80016d0:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 80016d2:	4b09      	ldr	r3, [pc, #36]	; (80016f8 <MX_SPI3_Init+0x64>)
 80016d4:	2200      	movs	r2, #0
 80016d6:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80016d8:	4b07      	ldr	r3, [pc, #28]	; (80016f8 <MX_SPI3_Init+0x64>)
 80016da:	2200      	movs	r2, #0
 80016dc:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 10;
 80016de:	4b06      	ldr	r3, [pc, #24]	; (80016f8 <MX_SPI3_Init+0x64>)
 80016e0:	220a      	movs	r2, #10
 80016e2:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 80016e4:	4804      	ldr	r0, [pc, #16]	; (80016f8 <MX_SPI3_Init+0x64>)
 80016e6:	f003 fc69 	bl	8004fbc <HAL_SPI_Init>
 80016ea:	4603      	mov	r3, r0
 80016ec:	2b00      	cmp	r3, #0
 80016ee:	d001      	beq.n	80016f4 <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 80016f0:	f000 fba2 	bl	8001e38 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 80016f4:	bf00      	nop
 80016f6:	bd80      	pop	{r7, pc}
 80016f8:	20000390 	.word	0x20000390
 80016fc:	40003c00 	.word	0x40003c00

08001700 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001700:	b580      	push	{r7, lr}
 8001702:	b086      	sub	sp, #24
 8001704:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001706:	f107 0308 	add.w	r3, r7, #8
 800170a:	2200      	movs	r2, #0
 800170c:	601a      	str	r2, [r3, #0]
 800170e:	605a      	str	r2, [r3, #4]
 8001710:	609a      	str	r2, [r3, #8]
 8001712:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001714:	463b      	mov	r3, r7
 8001716:	2200      	movs	r2, #0
 8001718:	601a      	str	r2, [r3, #0]
 800171a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800171c:	4b1e      	ldr	r3, [pc, #120]	; (8001798 <MX_TIM2_Init+0x98>)
 800171e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001722:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 8000-1;
 8001724:	4b1c      	ldr	r3, [pc, #112]	; (8001798 <MX_TIM2_Init+0x98>)
 8001726:	f641 723f 	movw	r2, #7999	; 0x1f3f
 800172a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800172c:	4b1a      	ldr	r3, [pc, #104]	; (8001798 <MX_TIM2_Init+0x98>)
 800172e:	2200      	movs	r2, #0
 8001730:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000;
 8001732:	4b19      	ldr	r3, [pc, #100]	; (8001798 <MX_TIM2_Init+0x98>)
 8001734:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001738:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800173a:	4b17      	ldr	r3, [pc, #92]	; (8001798 <MX_TIM2_Init+0x98>)
 800173c:	2200      	movs	r2, #0
 800173e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001740:	4b15      	ldr	r3, [pc, #84]	; (8001798 <MX_TIM2_Init+0x98>)
 8001742:	2280      	movs	r2, #128	; 0x80
 8001744:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001746:	4814      	ldr	r0, [pc, #80]	; (8001798 <MX_TIM2_Init+0x98>)
 8001748:	f003 ffe2 	bl	8005710 <HAL_TIM_Base_Init>
 800174c:	4603      	mov	r3, r0
 800174e:	2b00      	cmp	r3, #0
 8001750:	d001      	beq.n	8001756 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8001752:	f000 fb71 	bl	8001e38 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001756:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800175a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800175c:	f107 0308 	add.w	r3, r7, #8
 8001760:	4619      	mov	r1, r3
 8001762:	480d      	ldr	r0, [pc, #52]	; (8001798 <MX_TIM2_Init+0x98>)
 8001764:	f005 f88a 	bl	800687c <HAL_TIM_ConfigClockSource>
 8001768:	4603      	mov	r3, r0
 800176a:	2b00      	cmp	r3, #0
 800176c:	d001      	beq.n	8001772 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 800176e:	f000 fb63 	bl	8001e38 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001772:	2300      	movs	r3, #0
 8001774:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001776:	2300      	movs	r3, #0
 8001778:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800177a:	463b      	mov	r3, r7
 800177c:	4619      	mov	r1, r3
 800177e:	4806      	ldr	r0, [pc, #24]	; (8001798 <MX_TIM2_Init+0x98>)
 8001780:	f006 f81c 	bl	80077bc <HAL_TIMEx_MasterConfigSynchronization>
 8001784:	4603      	mov	r3, r0
 8001786:	2b00      	cmp	r3, #0
 8001788:	d001      	beq.n	800178e <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 800178a:	f000 fb55 	bl	8001e38 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800178e:	bf00      	nop
 8001790:	3718      	adds	r7, #24
 8001792:	46bd      	mov	sp, r7
 8001794:	bd80      	pop	{r7, pc}
 8001796:	bf00      	nop
 8001798:	20000528 	.word	0x20000528

0800179c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800179c:	b580      	push	{r7, lr}
 800179e:	b08a      	sub	sp, #40	; 0x28
 80017a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80017a2:	f107 0320 	add.w	r3, r7, #32
 80017a6:	2200      	movs	r2, #0
 80017a8:	601a      	str	r2, [r3, #0]
 80017aa:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80017ac:	1d3b      	adds	r3, r7, #4
 80017ae:	2200      	movs	r2, #0
 80017b0:	601a      	str	r2, [r3, #0]
 80017b2:	605a      	str	r2, [r3, #4]
 80017b4:	609a      	str	r2, [r3, #8]
 80017b6:	60da      	str	r2, [r3, #12]
 80017b8:	611a      	str	r2, [r3, #16]
 80017ba:	615a      	str	r2, [r3, #20]
 80017bc:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80017be:	4b22      	ldr	r3, [pc, #136]	; (8001848 <MX_TIM3_Init+0xac>)
 80017c0:	4a22      	ldr	r2, [pc, #136]	; (800184c <MX_TIM3_Init+0xb0>)
 80017c2:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80017c4:	4b20      	ldr	r3, [pc, #128]	; (8001848 <MX_TIM3_Init+0xac>)
 80017c6:	2200      	movs	r2, #0
 80017c8:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80017ca:	4b1f      	ldr	r3, [pc, #124]	; (8001848 <MX_TIM3_Init+0xac>)
 80017cc:	2200      	movs	r2, #0
 80017ce:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 80017d0:	4b1d      	ldr	r3, [pc, #116]	; (8001848 <MX_TIM3_Init+0xac>)
 80017d2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80017d6:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80017d8:	4b1b      	ldr	r3, [pc, #108]	; (8001848 <MX_TIM3_Init+0xac>)
 80017da:	2200      	movs	r2, #0
 80017dc:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80017de:	4b1a      	ldr	r3, [pc, #104]	; (8001848 <MX_TIM3_Init+0xac>)
 80017e0:	2200      	movs	r2, #0
 80017e2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80017e4:	4818      	ldr	r0, [pc, #96]	; (8001848 <MX_TIM3_Init+0xac>)
 80017e6:	f004 f949 	bl	8005a7c <HAL_TIM_PWM_Init>
 80017ea:	4603      	mov	r3, r0
 80017ec:	2b00      	cmp	r3, #0
 80017ee:	d001      	beq.n	80017f4 <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 80017f0:	f000 fb22 	bl	8001e38 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80017f4:	2300      	movs	r3, #0
 80017f6:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80017f8:	2300      	movs	r3, #0
 80017fa:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80017fc:	f107 0320 	add.w	r3, r7, #32
 8001800:	4619      	mov	r1, r3
 8001802:	4811      	ldr	r0, [pc, #68]	; (8001848 <MX_TIM3_Init+0xac>)
 8001804:	f005 ffda 	bl	80077bc <HAL_TIMEx_MasterConfigSynchronization>
 8001808:	4603      	mov	r3, r0
 800180a:	2b00      	cmp	r3, #0
 800180c:	d001      	beq.n	8001812 <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 800180e:	f000 fb13 	bl	8001e38 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001812:	2360      	movs	r3, #96	; 0x60
 8001814:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001816:	2300      	movs	r3, #0
 8001818:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800181a:	2300      	movs	r3, #0
 800181c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800181e:	2300      	movs	r3, #0
 8001820:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001822:	1d3b      	adds	r3, r7, #4
 8001824:	2200      	movs	r2, #0
 8001826:	4619      	mov	r1, r3
 8001828:	4807      	ldr	r0, [pc, #28]	; (8001848 <MX_TIM3_Init+0xac>)
 800182a:	f004 fe4f 	bl	80064cc <HAL_TIM_PWM_ConfigChannel>
 800182e:	4603      	mov	r3, r0
 8001830:	2b00      	cmp	r3, #0
 8001832:	d001      	beq.n	8001838 <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 8001834:	f000 fb00 	bl	8001e38 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001838:	4803      	ldr	r0, [pc, #12]	; (8001848 <MX_TIM3_Init+0xac>)
 800183a:	f000 fe4d 	bl	80024d8 <HAL_TIM_MspPostInit>

}
 800183e:	bf00      	nop
 8001840:	3728      	adds	r7, #40	; 0x28
 8001842:	46bd      	mov	sp, r7
 8001844:	bd80      	pop	{r7, pc}
 8001846:	bf00      	nop
 8001848:	20000348 	.word	0x20000348
 800184c:	40000400 	.word	0x40000400

08001850 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001850:	b580      	push	{r7, lr}
 8001852:	b08c      	sub	sp, #48	; 0x30
 8001854:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001856:	f107 030c 	add.w	r3, r7, #12
 800185a:	2224      	movs	r2, #36	; 0x24
 800185c:	2100      	movs	r1, #0
 800185e:	4618      	mov	r0, r3
 8001860:	f007 faf6 	bl	8008e50 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001864:	1d3b      	adds	r3, r7, #4
 8001866:	2200      	movs	r2, #0
 8001868:	601a      	str	r2, [r3, #0]
 800186a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800186c:	4b20      	ldr	r3, [pc, #128]	; (80018f0 <MX_TIM4_Init+0xa0>)
 800186e:	4a21      	ldr	r2, [pc, #132]	; (80018f4 <MX_TIM4_Init+0xa4>)
 8001870:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8001872:	4b1f      	ldr	r3, [pc, #124]	; (80018f0 <MX_TIM4_Init+0xa0>)
 8001874:	2200      	movs	r2, #0
 8001876:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001878:	4b1d      	ldr	r3, [pc, #116]	; (80018f0 <MX_TIM4_Init+0xa0>)
 800187a:	2200      	movs	r2, #0
 800187c:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 800187e:	4b1c      	ldr	r3, [pc, #112]	; (80018f0 <MX_TIM4_Init+0xa0>)
 8001880:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001884:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001886:	4b1a      	ldr	r3, [pc, #104]	; (80018f0 <MX_TIM4_Init+0xa0>)
 8001888:	2200      	movs	r2, #0
 800188a:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800188c:	4b18      	ldr	r3, [pc, #96]	; (80018f0 <MX_TIM4_Init+0xa0>)
 800188e:	2280      	movs	r2, #128	; 0x80
 8001890:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8001892:	2301      	movs	r3, #1
 8001894:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001896:	2300      	movs	r3, #0
 8001898:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800189a:	2301      	movs	r3, #1
 800189c:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800189e:	2300      	movs	r3, #0
 80018a0:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80018a2:	2300      	movs	r3, #0
 80018a4:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80018a6:	2300      	movs	r3, #0
 80018a8:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80018aa:	2301      	movs	r3, #1
 80018ac:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80018ae:	2300      	movs	r3, #0
 80018b0:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 80018b2:	2300      	movs	r3, #0
 80018b4:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 80018b6:	f107 030c 	add.w	r3, r7, #12
 80018ba:	4619      	mov	r1, r3
 80018bc:	480c      	ldr	r0, [pc, #48]	; (80018f0 <MX_TIM4_Init+0xa0>)
 80018be:	f004 fb55 	bl	8005f6c <HAL_TIM_Encoder_Init>
 80018c2:	4603      	mov	r3, r0
 80018c4:	2b00      	cmp	r3, #0
 80018c6:	d001      	beq.n	80018cc <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 80018c8:	f000 fab6 	bl	8001e38 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80018cc:	2300      	movs	r3, #0
 80018ce:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80018d0:	2300      	movs	r3, #0
 80018d2:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80018d4:	1d3b      	adds	r3, r7, #4
 80018d6:	4619      	mov	r1, r3
 80018d8:	4805      	ldr	r0, [pc, #20]	; (80018f0 <MX_TIM4_Init+0xa0>)
 80018da:	f005 ff6f 	bl	80077bc <HAL_TIMEx_MasterConfigSynchronization>
 80018de:	4603      	mov	r3, r0
 80018e0:	2b00      	cmp	r3, #0
 80018e2:	d001      	beq.n	80018e8 <MX_TIM4_Init+0x98>
  {
    Error_Handler();
 80018e4:	f000 faa8 	bl	8001e38 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 80018e8:	bf00      	nop
 80018ea:	3730      	adds	r7, #48	; 0x30
 80018ec:	46bd      	mov	sp, r7
 80018ee:	bd80      	pop	{r7, pc}
 80018f0:	20000258 	.word	0x20000258
 80018f4:	40000800 	.word	0x40000800

080018f8 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 80018f8:	b580      	push	{r7, lr}
 80018fa:	b096      	sub	sp, #88	; 0x58
 80018fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80018fe:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001902:	2200      	movs	r2, #0
 8001904:	601a      	str	r2, [r3, #0]
 8001906:	605a      	str	r2, [r3, #4]
 8001908:	609a      	str	r2, [r3, #8]
 800190a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800190c:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001910:	2200      	movs	r2, #0
 8001912:	601a      	str	r2, [r3, #0]
 8001914:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001916:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800191a:	2200      	movs	r2, #0
 800191c:	601a      	str	r2, [r3, #0]
 800191e:	605a      	str	r2, [r3, #4]
 8001920:	609a      	str	r2, [r3, #8]
 8001922:	60da      	str	r2, [r3, #12]
 8001924:	611a      	str	r2, [r3, #16]
 8001926:	615a      	str	r2, [r3, #20]
 8001928:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800192a:	1d3b      	adds	r3, r7, #4
 800192c:	2220      	movs	r2, #32
 800192e:	2100      	movs	r1, #0
 8001930:	4618      	mov	r0, r3
 8001932:	f007 fa8d 	bl	8008e50 <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8001936:	4b44      	ldr	r3, [pc, #272]	; (8001a48 <MX_TIM8_Init+0x150>)
 8001938:	4a44      	ldr	r2, [pc, #272]	; (8001a4c <MX_TIM8_Init+0x154>)
 800193a:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 800193c:	4b42      	ldr	r3, [pc, #264]	; (8001a48 <MX_TIM8_Init+0x150>)
 800193e:	2200      	movs	r2, #0
 8001940:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED3;
 8001942:	4b41      	ldr	r3, [pc, #260]	; (8001a48 <MX_TIM8_Init+0x150>)
 8001944:	2260      	movs	r2, #96	; 0x60
 8001946:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 8001948:	4b3f      	ldr	r3, [pc, #252]	; (8001a48 <MX_TIM8_Init+0x150>)
 800194a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800194e:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001950:	4b3d      	ldr	r3, [pc, #244]	; (8001a48 <MX_TIM8_Init+0x150>)
 8001952:	2200      	movs	r2, #0
 8001954:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 1;
 8001956:	4b3c      	ldr	r3, [pc, #240]	; (8001a48 <MX_TIM8_Init+0x150>)
 8001958:	2201      	movs	r2, #1
 800195a:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800195c:	4b3a      	ldr	r3, [pc, #232]	; (8001a48 <MX_TIM8_Init+0x150>)
 800195e:	2200      	movs	r2, #0
 8001960:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8001962:	4839      	ldr	r0, [pc, #228]	; (8001a48 <MX_TIM8_Init+0x150>)
 8001964:	f003 fed4 	bl	8005710 <HAL_TIM_Base_Init>
 8001968:	4603      	mov	r3, r0
 800196a:	2b00      	cmp	r3, #0
 800196c:	d001      	beq.n	8001972 <MX_TIM8_Init+0x7a>
  {
    Error_Handler();
 800196e:	f000 fa63 	bl	8001e38 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001972:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001976:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8001978:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800197c:	4619      	mov	r1, r3
 800197e:	4832      	ldr	r0, [pc, #200]	; (8001a48 <MX_TIM8_Init+0x150>)
 8001980:	f004 ff7c 	bl	800687c <HAL_TIM_ConfigClockSource>
 8001984:	4603      	mov	r3, r0
 8001986:	2b00      	cmp	r3, #0
 8001988:	d001      	beq.n	800198e <MX_TIM8_Init+0x96>
  {
    Error_Handler();
 800198a:	f000 fa55 	bl	8001e38 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 800198e:	482e      	ldr	r0, [pc, #184]	; (8001a48 <MX_TIM8_Init+0x150>)
 8001990:	f004 f874 	bl	8005a7c <HAL_TIM_PWM_Init>
 8001994:	4603      	mov	r3, r0
 8001996:	2b00      	cmp	r3, #0
 8001998:	d001      	beq.n	800199e <MX_TIM8_Init+0xa6>
  {
    Error_Handler();
 800199a:	f000 fa4d 	bl	8001e38 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800199e:	2300      	movs	r3, #0
 80019a0:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80019a2:	2300      	movs	r3, #0
 80019a4:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 80019a6:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80019aa:	4619      	mov	r1, r3
 80019ac:	4826      	ldr	r0, [pc, #152]	; (8001a48 <MX_TIM8_Init+0x150>)
 80019ae:	f005 ff05 	bl	80077bc <HAL_TIMEx_MasterConfigSynchronization>
 80019b2:	4603      	mov	r3, r0
 80019b4:	2b00      	cmp	r3, #0
 80019b6:	d001      	beq.n	80019bc <MX_TIM8_Init+0xc4>
  {
    Error_Handler();
 80019b8:	f000 fa3e 	bl	8001e38 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80019bc:	2360      	movs	r3, #96	; 0x60
 80019be:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 80019c0:	2300      	movs	r3, #0
 80019c2:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80019c4:	2300      	movs	r3, #0
 80019c6:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80019c8:	2300      	movs	r3, #0
 80019ca:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80019cc:	2300      	movs	r3, #0
 80019ce:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80019d0:	2300      	movs	r3, #0
 80019d2:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80019d4:	2300      	movs	r3, #0
 80019d6:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80019d8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80019dc:	2204      	movs	r2, #4
 80019de:	4619      	mov	r1, r3
 80019e0:	4819      	ldr	r0, [pc, #100]	; (8001a48 <MX_TIM8_Init+0x150>)
 80019e2:	f004 fd73 	bl	80064cc <HAL_TIM_PWM_ConfigChannel>
 80019e6:	4603      	mov	r3, r0
 80019e8:	2b00      	cmp	r3, #0
 80019ea:	d001      	beq.n	80019f0 <MX_TIM8_Init+0xf8>
  {
    Error_Handler();
 80019ec:	f000 fa24 	bl	8001e38 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80019f0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80019f4:	2208      	movs	r2, #8
 80019f6:	4619      	mov	r1, r3
 80019f8:	4813      	ldr	r0, [pc, #76]	; (8001a48 <MX_TIM8_Init+0x150>)
 80019fa:	f004 fd67 	bl	80064cc <HAL_TIM_PWM_ConfigChannel>
 80019fe:	4603      	mov	r3, r0
 8001a00:	2b00      	cmp	r3, #0
 8001a02:	d001      	beq.n	8001a08 <MX_TIM8_Init+0x110>
  {
    Error_Handler();
 8001a04:	f000 fa18 	bl	8001e38 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001a08:	2300      	movs	r3, #0
 8001a0a:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001a0c:	2300      	movs	r3, #0
 8001a0e:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001a10:	2300      	movs	r3, #0
 8001a12:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001a14:	2300      	movs	r3, #0
 8001a16:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001a18:	2300      	movs	r3, #0
 8001a1a:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001a1c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001a20:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001a22:	2300      	movs	r3, #0
 8001a24:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8001a26:	1d3b      	adds	r3, r7, #4
 8001a28:	4619      	mov	r1, r3
 8001a2a:	4807      	ldr	r0, [pc, #28]	; (8001a48 <MX_TIM8_Init+0x150>)
 8001a2c:	f005 ffa4 	bl	8007978 <HAL_TIMEx_ConfigBreakDeadTime>
 8001a30:	4603      	mov	r3, r0
 8001a32:	2b00      	cmp	r3, #0
 8001a34:	d001      	beq.n	8001a3a <MX_TIM8_Init+0x142>
  {
    Error_Handler();
 8001a36:	f000 f9ff 	bl	8001e38 <Error_Handler>
  /* USER CODE BEGIN TIM8_Init 2 */

  //Itt kell megivni a DC_MOTOR_Init() -et

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 8001a3a:	4803      	ldr	r0, [pc, #12]	; (8001a48 <MX_TIM8_Init+0x150>)
 8001a3c:	f000 fd4c 	bl	80024d8 <HAL_TIM_MspPostInit>

}
 8001a40:	bf00      	nop
 8001a42:	3758      	adds	r7, #88	; 0x58
 8001a44:	46bd      	mov	sp, r7
 8001a46:	bd80      	pop	{r7, pc}
 8001a48:	20000210 	.word	0x20000210
 8001a4c:	40010400 	.word	0x40010400

08001a50 <MX_TIM12_Init>:
  * @brief TIM12 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM12_Init(void)
{
 8001a50:	b580      	push	{r7, lr}
 8001a52:	b08c      	sub	sp, #48	; 0x30
 8001a54:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM12_Init 0 */

  /* USER CODE END TIM12_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001a56:	f107 0320 	add.w	r3, r7, #32
 8001a5a:	2200      	movs	r2, #0
 8001a5c:	601a      	str	r2, [r3, #0]
 8001a5e:	605a      	str	r2, [r3, #4]
 8001a60:	609a      	str	r2, [r3, #8]
 8001a62:	60da      	str	r2, [r3, #12]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001a64:	1d3b      	adds	r3, r7, #4
 8001a66:	2200      	movs	r2, #0
 8001a68:	601a      	str	r2, [r3, #0]
 8001a6a:	605a      	str	r2, [r3, #4]
 8001a6c:	609a      	str	r2, [r3, #8]
 8001a6e:	60da      	str	r2, [r3, #12]
 8001a70:	611a      	str	r2, [r3, #16]
 8001a72:	615a      	str	r2, [r3, #20]
 8001a74:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM12_Init 1 */

  /* USER CODE END TIM12_Init 1 */
  htim12.Instance = TIM12;
 8001a76:	4b2c      	ldr	r3, [pc, #176]	; (8001b28 <MX_TIM12_Init+0xd8>)
 8001a78:	4a2c      	ldr	r2, [pc, #176]	; (8001b2c <MX_TIM12_Init+0xdc>)
 8001a7a:	601a      	str	r2, [r3, #0]
  htim12.Init.Prescaler = 19;
 8001a7c:	4b2a      	ldr	r3, [pc, #168]	; (8001b28 <MX_TIM12_Init+0xd8>)
 8001a7e:	2213      	movs	r2, #19
 8001a80:	605a      	str	r2, [r3, #4]
  htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a82:	4b29      	ldr	r3, [pc, #164]	; (8001b28 <MX_TIM12_Init+0xd8>)
 8001a84:	2200      	movs	r2, #0
 8001a86:	609a      	str	r2, [r3, #8]
  htim12.Init.Period = 44999;
 8001a88:	4b27      	ldr	r3, [pc, #156]	; (8001b28 <MX_TIM12_Init+0xd8>)
 8001a8a:	f64a 72c7 	movw	r2, #44999	; 0xafc7
 8001a8e:	60da      	str	r2, [r3, #12]
  htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a90:	4b25      	ldr	r3, [pc, #148]	; (8001b28 <MX_TIM12_Init+0xd8>)
 8001a92:	2200      	movs	r2, #0
 8001a94:	611a      	str	r2, [r3, #16]
  htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001a96:	4b24      	ldr	r3, [pc, #144]	; (8001b28 <MX_TIM12_Init+0xd8>)
 8001a98:	2280      	movs	r2, #128	; 0x80
 8001a9a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim12) != HAL_OK)
 8001a9c:	4822      	ldr	r0, [pc, #136]	; (8001b28 <MX_TIM12_Init+0xd8>)
 8001a9e:	f003 fe37 	bl	8005710 <HAL_TIM_Base_Init>
 8001aa2:	4603      	mov	r3, r0
 8001aa4:	2b00      	cmp	r3, #0
 8001aa6:	d001      	beq.n	8001aac <MX_TIM12_Init+0x5c>
  {
    Error_Handler();
 8001aa8:	f000 f9c6 	bl	8001e38 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001aac:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001ab0:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim12, &sClockSourceConfig) != HAL_OK)
 8001ab2:	f107 0320 	add.w	r3, r7, #32
 8001ab6:	4619      	mov	r1, r3
 8001ab8:	481b      	ldr	r0, [pc, #108]	; (8001b28 <MX_TIM12_Init+0xd8>)
 8001aba:	f004 fedf 	bl	800687c <HAL_TIM_ConfigClockSource>
 8001abe:	4603      	mov	r3, r0
 8001ac0:	2b00      	cmp	r3, #0
 8001ac2:	d001      	beq.n	8001ac8 <MX_TIM12_Init+0x78>
  {
    Error_Handler();
 8001ac4:	f000 f9b8 	bl	8001e38 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim12) != HAL_OK)
 8001ac8:	4817      	ldr	r0, [pc, #92]	; (8001b28 <MX_TIM12_Init+0xd8>)
 8001aca:	f003 ffd7 	bl	8005a7c <HAL_TIM_PWM_Init>
 8001ace:	4603      	mov	r3, r0
 8001ad0:	2b00      	cmp	r3, #0
 8001ad2:	d001      	beq.n	8001ad8 <MX_TIM12_Init+0x88>
  {
    Error_Handler();
 8001ad4:	f000 f9b0 	bl	8001e38 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001ad8:	2360      	movs	r3, #96	; 0x60
 8001ada:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001adc:	2300      	movs	r3, #0
 8001ade:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001ae0:	2300      	movs	r3, #0
 8001ae2:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001ae4:	2300      	movs	r3, #0
 8001ae6:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001ae8:	1d3b      	adds	r3, r7, #4
 8001aea:	2200      	movs	r2, #0
 8001aec:	4619      	mov	r1, r3
 8001aee:	480e      	ldr	r0, [pc, #56]	; (8001b28 <MX_TIM12_Init+0xd8>)
 8001af0:	f004 fcec 	bl	80064cc <HAL_TIM_PWM_ConfigChannel>
 8001af4:	4603      	mov	r3, r0
 8001af6:	2b00      	cmp	r3, #0
 8001af8:	d001      	beq.n	8001afe <MX_TIM12_Init+0xae>
  {
    Error_Handler();
 8001afa:	f000 f99d 	bl	8001e38 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001afe:	1d3b      	adds	r3, r7, #4
 8001b00:	2204      	movs	r2, #4
 8001b02:	4619      	mov	r1, r3
 8001b04:	4808      	ldr	r0, [pc, #32]	; (8001b28 <MX_TIM12_Init+0xd8>)
 8001b06:	f004 fce1 	bl	80064cc <HAL_TIM_PWM_ConfigChannel>
 8001b0a:	4603      	mov	r3, r0
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	d001      	beq.n	8001b14 <MX_TIM12_Init+0xc4>
  {
    Error_Handler();
 8001b10:	f000 f992 	bl	8001e38 <Error_Handler>
  }
  /* USER CODE BEGIN TIM12_Init 2 */
  HAL_TIM_Base_Start_IT(&htim12);
 8001b14:	4804      	ldr	r0, [pc, #16]	; (8001b28 <MX_TIM12_Init+0xd8>)
 8001b16:	f003 feeb 	bl	80058f0 <HAL_TIM_Base_Start_IT>
  /* USER CODE END TIM12_Init 2 */
  HAL_TIM_MspPostInit(&htim12);
 8001b1a:	4803      	ldr	r0, [pc, #12]	; (8001b28 <MX_TIM12_Init+0xd8>)
 8001b1c:	f000 fcdc 	bl	80024d8 <HAL_TIM_MspPostInit>

}
 8001b20:	bf00      	nop
 8001b22:	3730      	adds	r7, #48	; 0x30
 8001b24:	46bd      	mov	sp, r7
 8001b26:	bd80      	pop	{r7, pc}
 8001b28:	200005b4 	.word	0x200005b4
 8001b2c:	40001800 	.word	0x40001800

08001b30 <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 8001b30:	b580      	push	{r7, lr}
 8001b32:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8001b34:	4b11      	ldr	r3, [pc, #68]	; (8001b7c <MX_UART4_Init+0x4c>)
 8001b36:	4a12      	ldr	r2, [pc, #72]	; (8001b80 <MX_UART4_Init+0x50>)
 8001b38:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 9600;
 8001b3a:	4b10      	ldr	r3, [pc, #64]	; (8001b7c <MX_UART4_Init+0x4c>)
 8001b3c:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001b40:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8001b42:	4b0e      	ldr	r3, [pc, #56]	; (8001b7c <MX_UART4_Init+0x4c>)
 8001b44:	2200      	movs	r2, #0
 8001b46:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8001b48:	4b0c      	ldr	r3, [pc, #48]	; (8001b7c <MX_UART4_Init+0x4c>)
 8001b4a:	2200      	movs	r2, #0
 8001b4c:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8001b4e:	4b0b      	ldr	r3, [pc, #44]	; (8001b7c <MX_UART4_Init+0x4c>)
 8001b50:	2200      	movs	r2, #0
 8001b52:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8001b54:	4b09      	ldr	r3, [pc, #36]	; (8001b7c <MX_UART4_Init+0x4c>)
 8001b56:	220c      	movs	r2, #12
 8001b58:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001b5a:	4b08      	ldr	r3, [pc, #32]	; (8001b7c <MX_UART4_Init+0x4c>)
 8001b5c:	2200      	movs	r2, #0
 8001b5e:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8001b60:	4b06      	ldr	r3, [pc, #24]	; (8001b7c <MX_UART4_Init+0x4c>)
 8001b62:	2200      	movs	r2, #0
 8001b64:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8001b66:	4805      	ldr	r0, [pc, #20]	; (8001b7c <MX_UART4_Init+0x4c>)
 8001b68:	f005 ffe6 	bl	8007b38 <HAL_UART_Init>
 8001b6c:	4603      	mov	r3, r0
 8001b6e:	2b00      	cmp	r3, #0
 8001b70:	d001      	beq.n	8001b76 <MX_UART4_Init+0x46>
  {
    Error_Handler();
 8001b72:	f000 f961 	bl	8001e38 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8001b76:	bf00      	nop
 8001b78:	bd80      	pop	{r7, pc}
 8001b7a:	bf00      	nop
 8001b7c:	2000048c 	.word	0x2000048c
 8001b80:	40004c00 	.word	0x40004c00

08001b84 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001b84:	b580      	push	{r7, lr}
 8001b86:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001b88:	4b11      	ldr	r3, [pc, #68]	; (8001bd0 <MX_USART1_UART_Init+0x4c>)
 8001b8a:	4a12      	ldr	r2, [pc, #72]	; (8001bd4 <MX_USART1_UART_Init+0x50>)
 8001b8c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001b8e:	4b10      	ldr	r3, [pc, #64]	; (8001bd0 <MX_USART1_UART_Init+0x4c>)
 8001b90:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001b94:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001b96:	4b0e      	ldr	r3, [pc, #56]	; (8001bd0 <MX_USART1_UART_Init+0x4c>)
 8001b98:	2200      	movs	r2, #0
 8001b9a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001b9c:	4b0c      	ldr	r3, [pc, #48]	; (8001bd0 <MX_USART1_UART_Init+0x4c>)
 8001b9e:	2200      	movs	r2, #0
 8001ba0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001ba2:	4b0b      	ldr	r3, [pc, #44]	; (8001bd0 <MX_USART1_UART_Init+0x4c>)
 8001ba4:	2200      	movs	r2, #0
 8001ba6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_RX;
 8001ba8:	4b09      	ldr	r3, [pc, #36]	; (8001bd0 <MX_USART1_UART_Init+0x4c>)
 8001baa:	2204      	movs	r2, #4
 8001bac:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001bae:	4b08      	ldr	r3, [pc, #32]	; (8001bd0 <MX_USART1_UART_Init+0x4c>)
 8001bb0:	2200      	movs	r2, #0
 8001bb2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001bb4:	4b06      	ldr	r3, [pc, #24]	; (8001bd0 <MX_USART1_UART_Init+0x4c>)
 8001bb6:	2200      	movs	r2, #0
 8001bb8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001bba:	4805      	ldr	r0, [pc, #20]	; (8001bd0 <MX_USART1_UART_Init+0x4c>)
 8001bbc:	f005 ffbc 	bl	8007b38 <HAL_UART_Init>
 8001bc0:	4603      	mov	r3, r0
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	d001      	beq.n	8001bca <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001bc6:	f000 f937 	bl	8001e38 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001bca:	bf00      	nop
 8001bcc:	bd80      	pop	{r7, pc}
 8001bce:	bf00      	nop
 8001bd0:	20000448 	.word	0x20000448
 8001bd4:	40011000 	.word	0x40011000

08001bd8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001bd8:	b580      	push	{r7, lr}
 8001bda:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001bdc:	4b11      	ldr	r3, [pc, #68]	; (8001c24 <MX_USART2_UART_Init+0x4c>)
 8001bde:	4a12      	ldr	r2, [pc, #72]	; (8001c28 <MX_USART2_UART_Init+0x50>)
 8001be0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001be2:	4b10      	ldr	r3, [pc, #64]	; (8001c24 <MX_USART2_UART_Init+0x4c>)
 8001be4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001be8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001bea:	4b0e      	ldr	r3, [pc, #56]	; (8001c24 <MX_USART2_UART_Init+0x4c>)
 8001bec:	2200      	movs	r2, #0
 8001bee:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001bf0:	4b0c      	ldr	r3, [pc, #48]	; (8001c24 <MX_USART2_UART_Init+0x4c>)
 8001bf2:	2200      	movs	r2, #0
 8001bf4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001bf6:	4b0b      	ldr	r3, [pc, #44]	; (8001c24 <MX_USART2_UART_Init+0x4c>)
 8001bf8:	2200      	movs	r2, #0
 8001bfa:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001bfc:	4b09      	ldr	r3, [pc, #36]	; (8001c24 <MX_USART2_UART_Init+0x4c>)
 8001bfe:	220c      	movs	r2, #12
 8001c00:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001c02:	4b08      	ldr	r3, [pc, #32]	; (8001c24 <MX_USART2_UART_Init+0x4c>)
 8001c04:	2200      	movs	r2, #0
 8001c06:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001c08:	4b06      	ldr	r3, [pc, #24]	; (8001c24 <MX_USART2_UART_Init+0x4c>)
 8001c0a:	2200      	movs	r2, #0
 8001c0c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001c0e:	4805      	ldr	r0, [pc, #20]	; (8001c24 <MX_USART2_UART_Init+0x4c>)
 8001c10:	f005 ff92 	bl	8007b38 <HAL_UART_Init>
 8001c14:	4603      	mov	r3, r0
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	d001      	beq.n	8001c1e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001c1a:	f000 f90d 	bl	8001e38 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001c1e:	bf00      	nop
 8001c20:	bd80      	pop	{r7, pc}
 8001c22:	bf00      	nop
 8001c24:	20000570 	.word	0x20000570
 8001c28:	40004400 	.word	0x40004400

08001c2c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001c2c:	b580      	push	{r7, lr}
 8001c2e:	b082      	sub	sp, #8
 8001c30:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001c32:	2300      	movs	r3, #0
 8001c34:	607b      	str	r3, [r7, #4]
 8001c36:	4b0c      	ldr	r3, [pc, #48]	; (8001c68 <MX_DMA_Init+0x3c>)
 8001c38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c3a:	4a0b      	ldr	r2, [pc, #44]	; (8001c68 <MX_DMA_Init+0x3c>)
 8001c3c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001c40:	6313      	str	r3, [r2, #48]	; 0x30
 8001c42:	4b09      	ldr	r3, [pc, #36]	; (8001c68 <MX_DMA_Init+0x3c>)
 8001c44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c46:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001c4a:	607b      	str	r3, [r7, #4]
 8001c4c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8001c4e:	2200      	movs	r2, #0
 8001c50:	2100      	movs	r1, #0
 8001c52:	2010      	movs	r0, #16
 8001c54:	f001 f804 	bl	8002c60 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8001c58:	2010      	movs	r0, #16
 8001c5a:	f001 f82d 	bl	8002cb8 <HAL_NVIC_EnableIRQ>

}
 8001c5e:	bf00      	nop
 8001c60:	3708      	adds	r7, #8
 8001c62:	46bd      	mov	sp, r7
 8001c64:	bd80      	pop	{r7, pc}
 8001c66:	bf00      	nop
 8001c68:	40023800 	.word	0x40023800

08001c6c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001c6c:	b580      	push	{r7, lr}
 8001c6e:	b08a      	sub	sp, #40	; 0x28
 8001c70:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c72:	f107 0314 	add.w	r3, r7, #20
 8001c76:	2200      	movs	r2, #0
 8001c78:	601a      	str	r2, [r3, #0]
 8001c7a:	605a      	str	r2, [r3, #4]
 8001c7c:	609a      	str	r2, [r3, #8]
 8001c7e:	60da      	str	r2, [r3, #12]
 8001c80:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001c82:	2300      	movs	r3, #0
 8001c84:	613b      	str	r3, [r7, #16]
 8001c86:	4b59      	ldr	r3, [pc, #356]	; (8001dec <MX_GPIO_Init+0x180>)
 8001c88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c8a:	4a58      	ldr	r2, [pc, #352]	; (8001dec <MX_GPIO_Init+0x180>)
 8001c8c:	f043 0304 	orr.w	r3, r3, #4
 8001c90:	6313      	str	r3, [r2, #48]	; 0x30
 8001c92:	4b56      	ldr	r3, [pc, #344]	; (8001dec <MX_GPIO_Init+0x180>)
 8001c94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c96:	f003 0304 	and.w	r3, r3, #4
 8001c9a:	613b      	str	r3, [r7, #16]
 8001c9c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001c9e:	2300      	movs	r3, #0
 8001ca0:	60fb      	str	r3, [r7, #12]
 8001ca2:	4b52      	ldr	r3, [pc, #328]	; (8001dec <MX_GPIO_Init+0x180>)
 8001ca4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ca6:	4a51      	ldr	r2, [pc, #324]	; (8001dec <MX_GPIO_Init+0x180>)
 8001ca8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001cac:	6313      	str	r3, [r2, #48]	; 0x30
 8001cae:	4b4f      	ldr	r3, [pc, #316]	; (8001dec <MX_GPIO_Init+0x180>)
 8001cb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cb2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001cb6:	60fb      	str	r3, [r7, #12]
 8001cb8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001cba:	2300      	movs	r3, #0
 8001cbc:	60bb      	str	r3, [r7, #8]
 8001cbe:	4b4b      	ldr	r3, [pc, #300]	; (8001dec <MX_GPIO_Init+0x180>)
 8001cc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cc2:	4a4a      	ldr	r2, [pc, #296]	; (8001dec <MX_GPIO_Init+0x180>)
 8001cc4:	f043 0301 	orr.w	r3, r3, #1
 8001cc8:	6313      	str	r3, [r2, #48]	; 0x30
 8001cca:	4b48      	ldr	r3, [pc, #288]	; (8001dec <MX_GPIO_Init+0x180>)
 8001ccc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cce:	f003 0301 	and.w	r3, r3, #1
 8001cd2:	60bb      	str	r3, [r7, #8]
 8001cd4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001cd6:	2300      	movs	r3, #0
 8001cd8:	607b      	str	r3, [r7, #4]
 8001cda:	4b44      	ldr	r3, [pc, #272]	; (8001dec <MX_GPIO_Init+0x180>)
 8001cdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cde:	4a43      	ldr	r2, [pc, #268]	; (8001dec <MX_GPIO_Init+0x180>)
 8001ce0:	f043 0302 	orr.w	r3, r3, #2
 8001ce4:	6313      	str	r3, [r2, #48]	; 0x30
 8001ce6:	4b41      	ldr	r3, [pc, #260]	; (8001dec <MX_GPIO_Init+0x180>)
 8001ce8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cea:	f003 0302 	and.w	r3, r3, #2
 8001cee:	607b      	str	r3, [r7, #4]
 8001cf0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001cf2:	2300      	movs	r3, #0
 8001cf4:	603b      	str	r3, [r7, #0]
 8001cf6:	4b3d      	ldr	r3, [pc, #244]	; (8001dec <MX_GPIO_Init+0x180>)
 8001cf8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cfa:	4a3c      	ldr	r2, [pc, #240]	; (8001dec <MX_GPIO_Init+0x180>)
 8001cfc:	f043 0308 	orr.w	r3, r3, #8
 8001d00:	6313      	str	r3, [r2, #48]	; 0x30
 8001d02:	4b3a      	ldr	r3, [pc, #232]	; (8001dec <MX_GPIO_Init+0x180>)
 8001d04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d06:	f003 0308 	and.w	r3, r3, #8
 8001d0a:	603b      	str	r3, [r7, #0]
 8001d0c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4
 8001d0e:	2200      	movs	r2, #0
 8001d10:	213d      	movs	r1, #61	; 0x3d
 8001d12:	4837      	ldr	r0, [pc, #220]	; (8001df0 <MX_GPIO_Init+0x184>)
 8001d14:	f002 f802 	bl	8003d1c <HAL_GPIO_WritePin>
                          |GPIO_PIN_5, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1|GPIO_PIN_11|GPIO_PIN_12, GPIO_PIN_RESET);
 8001d18:	2200      	movs	r2, #0
 8001d1a:	f641 0102 	movw	r1, #6146	; 0x1802
 8001d1e:	4835      	ldr	r0, [pc, #212]	; (8001df4 <MX_GPIO_Init+0x188>)
 8001d20:	f001 fffc 	bl	8003d1c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_12|GPIO_PIN_5, GPIO_PIN_RESET);
 8001d24:	2200      	movs	r2, #0
 8001d26:	f241 0126 	movw	r1, #4134	; 0x1026
 8001d2a:	4833      	ldr	r0, [pc, #204]	; (8001df8 <MX_GPIO_Init+0x18c>)
 8001d2c:	f001 fff6 	bl	8003d1c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001d30:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001d34:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001d36:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8001d3a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d3c:	2300      	movs	r3, #0
 8001d3e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001d40:	f107 0314 	add.w	r3, r7, #20
 8001d44:	4619      	mov	r1, r3
 8001d46:	482a      	ldr	r0, [pc, #168]	; (8001df0 <MX_GPIO_Init+0x184>)
 8001d48:	f001 fcc4 	bl	80036d4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 PC2 PC3 PC4
                           PC5 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4
 8001d4c:	233d      	movs	r3, #61	; 0x3d
 8001d4e:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_5;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d50:	2301      	movs	r3, #1
 8001d52:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d54:	2300      	movs	r3, #0
 8001d56:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d58:	2300      	movs	r3, #0
 8001d5a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001d5c:	f107 0314 	add.w	r3, r7, #20
 8001d60:	4619      	mov	r1, r3
 8001d62:	4823      	ldr	r0, [pc, #140]	; (8001df0 <MX_GPIO_Init+0x184>)
 8001d64:	f001 fcb6 	bl	80036d4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA1 PA11 PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_11|GPIO_PIN_12;
 8001d68:	f641 0302 	movw	r3, #6146	; 0x1802
 8001d6c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d6e:	2301      	movs	r3, #1
 8001d70:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d72:	2300      	movs	r3, #0
 8001d74:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d76:	2300      	movs	r3, #0
 8001d78:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d7a:	f107 0314 	add.w	r3, r7, #20
 8001d7e:	4619      	mov	r1, r3
 8001d80:	481c      	ldr	r0, [pc, #112]	; (8001df4 <MX_GPIO_Init+0x188>)
 8001d82:	f001 fca7 	bl	80036d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001d86:	2310      	movs	r3, #16
 8001d88:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001d8a:	2300      	movs	r3, #0
 8001d8c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d8e:	2300      	movs	r3, #0
 8001d90:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d92:	f107 0314 	add.w	r3, r7, #20
 8001d96:	4619      	mov	r1, r3
 8001d98:	4816      	ldr	r0, [pc, #88]	; (8001df4 <MX_GPIO_Init+0x188>)
 8001d9a:	f001 fc9b 	bl	80036d4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB1 PB2 PB12 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_12|GPIO_PIN_5;
 8001d9e:	f241 0326 	movw	r3, #4134	; 0x1026
 8001da2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001da4:	2301      	movs	r3, #1
 8001da6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001da8:	2300      	movs	r3, #0
 8001daa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001dac:	2300      	movs	r3, #0
 8001dae:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001db0:	f107 0314 	add.w	r3, r7, #20
 8001db4:	4619      	mov	r1, r3
 8001db6:	4810      	ldr	r0, [pc, #64]	; (8001df8 <MX_GPIO_Init+0x18c>)
 8001db8:	f001 fc8c 	bl	80036d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001dbc:	2304      	movs	r3, #4
 8001dbe:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001dc0:	2300      	movs	r3, #0
 8001dc2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dc4:	2300      	movs	r3, #0
 8001dc6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001dc8:	f107 0314 	add.w	r3, r7, #20
 8001dcc:	4619      	mov	r1, r3
 8001dce:	480b      	ldr	r0, [pc, #44]	; (8001dfc <MX_GPIO_Init+0x190>)
 8001dd0:	f001 fc80 	bl	80036d4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 1);
 8001dd4:	2201      	movs	r2, #1
 8001dd6:	2100      	movs	r1, #0
 8001dd8:	2028      	movs	r0, #40	; 0x28
 8001dda:	f000 ff41 	bl	8002c60 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001dde:	2028      	movs	r0, #40	; 0x28
 8001de0:	f000 ff6a 	bl	8002cb8 <HAL_NVIC_EnableIRQ>

}
 8001de4:	bf00      	nop
 8001de6:	3728      	adds	r7, #40	; 0x28
 8001de8:	46bd      	mov	sp, r7
 8001dea:	bd80      	pop	{r7, pc}
 8001dec:	40023800 	.word	0x40023800
 8001df0:	40020800 	.word	0x40020800
 8001df4:	40020000 	.word	0x40020000
 8001df8:	40020400 	.word	0x40020400
 8001dfc:	40020c00 	.word	0x40020c00

08001e00 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001e00:	b480      	push	{r7}
 8001e02:	b083      	sub	sp, #12
 8001e04:	af00      	add	r7, sp, #0
 8001e06:	4603      	mov	r3, r0
 8001e08:	80fb      	strh	r3, [r7, #6]
	if( GPIO_Pin == B1_Pin)
 8001e0a:	88fb      	ldrh	r3, [r7, #6]
 8001e0c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001e10:	d109      	bne.n	8001e26 <HAL_GPIO_EXTI_Callback+0x26>
	{
		btnEnable = !btnEnable;
 8001e12:	4b08      	ldr	r3, [pc, #32]	; (8001e34 <HAL_GPIO_EXTI_Callback+0x34>)
 8001e14:	781b      	ldrb	r3, [r3, #0]
 8001e16:	2b00      	cmp	r3, #0
 8001e18:	bf0c      	ite	eq
 8001e1a:	2301      	moveq	r3, #1
 8001e1c:	2300      	movne	r3, #0
 8001e1e:	b2db      	uxtb	r3, r3
 8001e20:	461a      	mov	r2, r3
 8001e22:	4b04      	ldr	r3, [pc, #16]	; (8001e34 <HAL_GPIO_EXTI_Callback+0x34>)
 8001e24:	701a      	strb	r2, [r3, #0]
		//HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);	//LED felvilagitasa
	}
}
 8001e26:	bf00      	nop
 8001e28:	370c      	adds	r7, #12
 8001e2a:	46bd      	mov	sp, r7
 8001e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e30:	4770      	bx	lr
 8001e32:	bf00      	nop
 8001e34:	200000a0 	.word	0x200000a0

08001e38 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001e38:	b480      	push	{r7}
 8001e3a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001e3c:	b672      	cpsid	i
}
 8001e3e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001e40:	e7fe      	b.n	8001e40 <Error_Handler+0x8>

08001e42 <assert_failed>:
  * @param  file: pointer to the source file name
  * @param  line: assert_param error line source number
  * @retval None
  */
void assert_failed(uint8_t *file, uint32_t line)
{
 8001e42:	b480      	push	{r7}
 8001e44:	b083      	sub	sp, #12
 8001e46:	af00      	add	r7, sp, #0
 8001e48:	6078      	str	r0, [r7, #4]
 8001e4a:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  /* User can add his own implementation to report the file name and line number,
     ex: printf("Wrong parameters value: file %s on line %d\r\n", file, line) */
  /* USER CODE END 6 */
}
 8001e4c:	bf00      	nop
 8001e4e:	370c      	adds	r7, #12
 8001e50:	46bd      	mov	sp, r7
 8001e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e56:	4770      	bx	lr

08001e58 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                            /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001e58:	b580      	push	{r7, lr}
 8001e5a:	b082      	sub	sp, #8
 8001e5c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e5e:	2300      	movs	r3, #0
 8001e60:	607b      	str	r3, [r7, #4]
 8001e62:	4b10      	ldr	r3, [pc, #64]	; (8001ea4 <HAL_MspInit+0x4c>)
 8001e64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e66:	4a0f      	ldr	r2, [pc, #60]	; (8001ea4 <HAL_MspInit+0x4c>)
 8001e68:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001e6c:	6453      	str	r3, [r2, #68]	; 0x44
 8001e6e:	4b0d      	ldr	r3, [pc, #52]	; (8001ea4 <HAL_MspInit+0x4c>)
 8001e70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e72:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001e76:	607b      	str	r3, [r7, #4]
 8001e78:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001e7a:	2300      	movs	r3, #0
 8001e7c:	603b      	str	r3, [r7, #0]
 8001e7e:	4b09      	ldr	r3, [pc, #36]	; (8001ea4 <HAL_MspInit+0x4c>)
 8001e80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e82:	4a08      	ldr	r2, [pc, #32]	; (8001ea4 <HAL_MspInit+0x4c>)
 8001e84:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001e88:	6413      	str	r3, [r2, #64]	; 0x40
 8001e8a:	4b06      	ldr	r3, [pc, #24]	; (8001ea4 <HAL_MspInit+0x4c>)
 8001e8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e8e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e92:	603b      	str	r3, [r7, #0]
 8001e94:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001e96:	2007      	movs	r0, #7
 8001e98:	f000 fec2 	bl	8002c20 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001e9c:	bf00      	nop
 8001e9e:	3708      	adds	r7, #8
 8001ea0:	46bd      	mov	sp, r7
 8001ea2:	bd80      	pop	{r7, pc}
 8001ea4:	40023800 	.word	0x40023800

08001ea8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001ea8:	b580      	push	{r7, lr}
 8001eaa:	b090      	sub	sp, #64	; 0x40
 8001eac:	af00      	add	r7, sp, #0
 8001eae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001eb0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001eb4:	2200      	movs	r2, #0
 8001eb6:	601a      	str	r2, [r3, #0]
 8001eb8:	605a      	str	r2, [r3, #4]
 8001eba:	609a      	str	r2, [r3, #8]
 8001ebc:	60da      	str	r2, [r3, #12]
 8001ebe:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	4a6b      	ldr	r2, [pc, #428]	; (8002074 <HAL_I2C_MspInit+0x1cc>)
 8001ec6:	4293      	cmp	r3, r2
 8001ec8:	d12d      	bne.n	8001f26 <HAL_I2C_MspInit+0x7e>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001eca:	2300      	movs	r3, #0
 8001ecc:	62bb      	str	r3, [r7, #40]	; 0x28
 8001ece:	4b6a      	ldr	r3, [pc, #424]	; (8002078 <HAL_I2C_MspInit+0x1d0>)
 8001ed0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ed2:	4a69      	ldr	r2, [pc, #420]	; (8002078 <HAL_I2C_MspInit+0x1d0>)
 8001ed4:	f043 0302 	orr.w	r3, r3, #2
 8001ed8:	6313      	str	r3, [r2, #48]	; 0x30
 8001eda:	4b67      	ldr	r3, [pc, #412]	; (8002078 <HAL_I2C_MspInit+0x1d0>)
 8001edc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ede:	f003 0302 	and.w	r3, r3, #2
 8001ee2:	62bb      	str	r3, [r7, #40]	; 0x28
 8001ee4:	6abb      	ldr	r3, [r7, #40]	; 0x28
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001ee6:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001eea:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001eec:	2312      	movs	r3, #18
 8001eee:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ef0:	2300      	movs	r3, #0
 8001ef2:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ef4:	2303      	movs	r3, #3
 8001ef6:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001ef8:	2304      	movs	r3, #4
 8001efa:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001efc:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001f00:	4619      	mov	r1, r3
 8001f02:	485e      	ldr	r0, [pc, #376]	; (800207c <HAL_I2C_MspInit+0x1d4>)
 8001f04:	f001 fbe6 	bl	80036d4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001f08:	2300      	movs	r3, #0
 8001f0a:	627b      	str	r3, [r7, #36]	; 0x24
 8001f0c:	4b5a      	ldr	r3, [pc, #360]	; (8002078 <HAL_I2C_MspInit+0x1d0>)
 8001f0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f10:	4a59      	ldr	r2, [pc, #356]	; (8002078 <HAL_I2C_MspInit+0x1d0>)
 8001f12:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001f16:	6413      	str	r3, [r2, #64]	; 0x40
 8001f18:	4b57      	ldr	r3, [pc, #348]	; (8002078 <HAL_I2C_MspInit+0x1d0>)
 8001f1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f1c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001f20:	627b      	str	r3, [r7, #36]	; 0x24
 8001f22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }

}
 8001f24:	e0a2      	b.n	800206c <HAL_I2C_MspInit+0x1c4>
  else if(hi2c->Instance==I2C2)
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	4a55      	ldr	r2, [pc, #340]	; (8002080 <HAL_I2C_MspInit+0x1d8>)
 8001f2c:	4293      	cmp	r3, r2
 8001f2e:	d14c      	bne.n	8001fca <HAL_I2C_MspInit+0x122>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f30:	2300      	movs	r3, #0
 8001f32:	623b      	str	r3, [r7, #32]
 8001f34:	4b50      	ldr	r3, [pc, #320]	; (8002078 <HAL_I2C_MspInit+0x1d0>)
 8001f36:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f38:	4a4f      	ldr	r2, [pc, #316]	; (8002078 <HAL_I2C_MspInit+0x1d0>)
 8001f3a:	f043 0302 	orr.w	r3, r3, #2
 8001f3e:	6313      	str	r3, [r2, #48]	; 0x30
 8001f40:	4b4d      	ldr	r3, [pc, #308]	; (8002078 <HAL_I2C_MspInit+0x1d0>)
 8001f42:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f44:	f003 0302 	and.w	r3, r3, #2
 8001f48:	623b      	str	r3, [r7, #32]
 8001f4a:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001f4c:	2300      	movs	r3, #0
 8001f4e:	61fb      	str	r3, [r7, #28]
 8001f50:	4b49      	ldr	r3, [pc, #292]	; (8002078 <HAL_I2C_MspInit+0x1d0>)
 8001f52:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f54:	4a48      	ldr	r2, [pc, #288]	; (8002078 <HAL_I2C_MspInit+0x1d0>)
 8001f56:	f043 0304 	orr.w	r3, r3, #4
 8001f5a:	6313      	str	r3, [r2, #48]	; 0x30
 8001f5c:	4b46      	ldr	r3, [pc, #280]	; (8002078 <HAL_I2C_MspInit+0x1d0>)
 8001f5e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f60:	f003 0304 	and.w	r3, r3, #4
 8001f64:	61fb      	str	r3, [r7, #28]
 8001f66:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001f68:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001f6c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001f6e:	2312      	movs	r3, #18
 8001f70:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f72:	2300      	movs	r3, #0
 8001f74:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f76:	2303      	movs	r3, #3
 8001f78:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001f7a:	2304      	movs	r3, #4
 8001f7c:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f7e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001f82:	4619      	mov	r1, r3
 8001f84:	483d      	ldr	r0, [pc, #244]	; (800207c <HAL_I2C_MspInit+0x1d4>)
 8001f86:	f001 fba5 	bl	80036d4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8001f8a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001f8e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001f90:	2312      	movs	r3, #18
 8001f92:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f94:	2300      	movs	r3, #0
 8001f96:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f98:	2303      	movs	r3, #3
 8001f9a:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001f9c:	2304      	movs	r3, #4
 8001f9e:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001fa0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001fa4:	4619      	mov	r1, r3
 8001fa6:	4837      	ldr	r0, [pc, #220]	; (8002084 <HAL_I2C_MspInit+0x1dc>)
 8001fa8:	f001 fb94 	bl	80036d4 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001fac:	2300      	movs	r3, #0
 8001fae:	61bb      	str	r3, [r7, #24]
 8001fb0:	4b31      	ldr	r3, [pc, #196]	; (8002078 <HAL_I2C_MspInit+0x1d0>)
 8001fb2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fb4:	4a30      	ldr	r2, [pc, #192]	; (8002078 <HAL_I2C_MspInit+0x1d0>)
 8001fb6:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001fba:	6413      	str	r3, [r2, #64]	; 0x40
 8001fbc:	4b2e      	ldr	r3, [pc, #184]	; (8002078 <HAL_I2C_MspInit+0x1d0>)
 8001fbe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fc0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001fc4:	61bb      	str	r3, [r7, #24]
 8001fc6:	69bb      	ldr	r3, [r7, #24]
}
 8001fc8:	e050      	b.n	800206c <HAL_I2C_MspInit+0x1c4>
  else if(hi2c->Instance==I2C3)
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	4a2e      	ldr	r2, [pc, #184]	; (8002088 <HAL_I2C_MspInit+0x1e0>)
 8001fd0:	4293      	cmp	r3, r2
 8001fd2:	d14b      	bne.n	800206c <HAL_I2C_MspInit+0x1c4>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001fd4:	2300      	movs	r3, #0
 8001fd6:	617b      	str	r3, [r7, #20]
 8001fd8:	4b27      	ldr	r3, [pc, #156]	; (8002078 <HAL_I2C_MspInit+0x1d0>)
 8001fda:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fdc:	4a26      	ldr	r2, [pc, #152]	; (8002078 <HAL_I2C_MspInit+0x1d0>)
 8001fde:	f043 0304 	orr.w	r3, r3, #4
 8001fe2:	6313      	str	r3, [r2, #48]	; 0x30
 8001fe4:	4b24      	ldr	r3, [pc, #144]	; (8002078 <HAL_I2C_MspInit+0x1d0>)
 8001fe6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fe8:	f003 0304 	and.w	r3, r3, #4
 8001fec:	617b      	str	r3, [r7, #20]
 8001fee:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ff0:	2300      	movs	r3, #0
 8001ff2:	613b      	str	r3, [r7, #16]
 8001ff4:	4b20      	ldr	r3, [pc, #128]	; (8002078 <HAL_I2C_MspInit+0x1d0>)
 8001ff6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ff8:	4a1f      	ldr	r2, [pc, #124]	; (8002078 <HAL_I2C_MspInit+0x1d0>)
 8001ffa:	f043 0301 	orr.w	r3, r3, #1
 8001ffe:	6313      	str	r3, [r2, #48]	; 0x30
 8002000:	4b1d      	ldr	r3, [pc, #116]	; (8002078 <HAL_I2C_MspInit+0x1d0>)
 8002002:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002004:	f003 0301 	and.w	r3, r3, #1
 8002008:	613b      	str	r3, [r7, #16]
 800200a:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800200c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002010:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002012:	2312      	movs	r3, #18
 8002014:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002016:	2300      	movs	r3, #0
 8002018:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800201a:	2303      	movs	r3, #3
 800201c:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 800201e:	2304      	movs	r3, #4
 8002020:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002022:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002026:	4619      	mov	r1, r3
 8002028:	4816      	ldr	r0, [pc, #88]	; (8002084 <HAL_I2C_MspInit+0x1dc>)
 800202a:	f001 fb53 	bl	80036d4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 800202e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002032:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002034:	2312      	movs	r3, #18
 8002036:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002038:	2300      	movs	r3, #0
 800203a:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800203c:	2303      	movs	r3, #3
 800203e:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8002040:	2304      	movs	r3, #4
 8002042:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002044:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002048:	4619      	mov	r1, r3
 800204a:	4810      	ldr	r0, [pc, #64]	; (800208c <HAL_I2C_MspInit+0x1e4>)
 800204c:	f001 fb42 	bl	80036d4 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 8002050:	2300      	movs	r3, #0
 8002052:	60fb      	str	r3, [r7, #12]
 8002054:	4b08      	ldr	r3, [pc, #32]	; (8002078 <HAL_I2C_MspInit+0x1d0>)
 8002056:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002058:	4a07      	ldr	r2, [pc, #28]	; (8002078 <HAL_I2C_MspInit+0x1d0>)
 800205a:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800205e:	6413      	str	r3, [r2, #64]	; 0x40
 8002060:	4b05      	ldr	r3, [pc, #20]	; (8002078 <HAL_I2C_MspInit+0x1d0>)
 8002062:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002064:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002068:	60fb      	str	r3, [r7, #12]
 800206a:	68fb      	ldr	r3, [r7, #12]
}
 800206c:	bf00      	nop
 800206e:	3740      	adds	r7, #64	; 0x40
 8002070:	46bd      	mov	sp, r7
 8002072:	bd80      	pop	{r7, pc}
 8002074:	40005400 	.word	0x40005400
 8002078:	40023800 	.word	0x40023800
 800207c:	40020400 	.word	0x40020400
 8002080:	40005800 	.word	0x40005800
 8002084:	40020800 	.word	0x40020800
 8002088:	40005c00 	.word	0x40005c00
 800208c:	40020000 	.word	0x40020000

08002090 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002090:	b580      	push	{r7, lr}
 8002092:	b090      	sub	sp, #64	; 0x40
 8002094:	af00      	add	r7, sp, #0
 8002096:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002098:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800209c:	2200      	movs	r2, #0
 800209e:	601a      	str	r2, [r3, #0]
 80020a0:	605a      	str	r2, [r3, #4]
 80020a2:	609a      	str	r2, [r3, #8]
 80020a4:	60da      	str	r2, [r3, #12]
 80020a6:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	4a98      	ldr	r2, [pc, #608]	; (8002310 <HAL_SPI_MspInit+0x280>)
 80020ae:	4293      	cmp	r3, r2
 80020b0:	d12c      	bne.n	800210c <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80020b2:	2300      	movs	r3, #0
 80020b4:	62bb      	str	r3, [r7, #40]	; 0x28
 80020b6:	4b97      	ldr	r3, [pc, #604]	; (8002314 <HAL_SPI_MspInit+0x284>)
 80020b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80020ba:	4a96      	ldr	r2, [pc, #600]	; (8002314 <HAL_SPI_MspInit+0x284>)
 80020bc:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80020c0:	6453      	str	r3, [r2, #68]	; 0x44
 80020c2:	4b94      	ldr	r3, [pc, #592]	; (8002314 <HAL_SPI_MspInit+0x284>)
 80020c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80020c6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80020ca:	62bb      	str	r3, [r7, #40]	; 0x28
 80020cc:	6abb      	ldr	r3, [r7, #40]	; 0x28

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80020ce:	2300      	movs	r3, #0
 80020d0:	627b      	str	r3, [r7, #36]	; 0x24
 80020d2:	4b90      	ldr	r3, [pc, #576]	; (8002314 <HAL_SPI_MspInit+0x284>)
 80020d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020d6:	4a8f      	ldr	r2, [pc, #572]	; (8002314 <HAL_SPI_MspInit+0x284>)
 80020d8:	f043 0301 	orr.w	r3, r3, #1
 80020dc:	6313      	str	r3, [r2, #48]	; 0x30
 80020de:	4b8d      	ldr	r3, [pc, #564]	; (8002314 <HAL_SPI_MspInit+0x284>)
 80020e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020e2:	f003 0301 	and.w	r3, r3, #1
 80020e6:	627b      	str	r3, [r7, #36]	; 0x24
 80020e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80020ea:	23e0      	movs	r3, #224	; 0xe0
 80020ec:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020ee:	2302      	movs	r3, #2
 80020f0:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020f2:	2300      	movs	r3, #0
 80020f4:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020f6:	2303      	movs	r3, #3
 80020f8:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80020fa:	2305      	movs	r3, #5
 80020fc:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020fe:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002102:	4619      	mov	r1, r3
 8002104:	4884      	ldr	r0, [pc, #528]	; (8002318 <HAL_SPI_MspInit+0x288>)
 8002106:	f001 fae5 	bl	80036d4 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 800210a:	e0fd      	b.n	8002308 <HAL_SPI_MspInit+0x278>
  else if(hspi->Instance==SPI2)
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	4a82      	ldr	r2, [pc, #520]	; (800231c <HAL_SPI_MspInit+0x28c>)
 8002112:	4293      	cmp	r3, r2
 8002114:	d14b      	bne.n	80021ae <HAL_SPI_MspInit+0x11e>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8002116:	2300      	movs	r3, #0
 8002118:	623b      	str	r3, [r7, #32]
 800211a:	4b7e      	ldr	r3, [pc, #504]	; (8002314 <HAL_SPI_MspInit+0x284>)
 800211c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800211e:	4a7d      	ldr	r2, [pc, #500]	; (8002314 <HAL_SPI_MspInit+0x284>)
 8002120:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002124:	6413      	str	r3, [r2, #64]	; 0x40
 8002126:	4b7b      	ldr	r3, [pc, #492]	; (8002314 <HAL_SPI_MspInit+0x284>)
 8002128:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800212a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800212e:	623b      	str	r3, [r7, #32]
 8002130:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002132:	2300      	movs	r3, #0
 8002134:	61fb      	str	r3, [r7, #28]
 8002136:	4b77      	ldr	r3, [pc, #476]	; (8002314 <HAL_SPI_MspInit+0x284>)
 8002138:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800213a:	4a76      	ldr	r2, [pc, #472]	; (8002314 <HAL_SPI_MspInit+0x284>)
 800213c:	f043 0304 	orr.w	r3, r3, #4
 8002140:	6313      	str	r3, [r2, #48]	; 0x30
 8002142:	4b74      	ldr	r3, [pc, #464]	; (8002314 <HAL_SPI_MspInit+0x284>)
 8002144:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002146:	f003 0304 	and.w	r3, r3, #4
 800214a:	61fb      	str	r3, [r7, #28]
 800214c:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800214e:	2300      	movs	r3, #0
 8002150:	61bb      	str	r3, [r7, #24]
 8002152:	4b70      	ldr	r3, [pc, #448]	; (8002314 <HAL_SPI_MspInit+0x284>)
 8002154:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002156:	4a6f      	ldr	r2, [pc, #444]	; (8002314 <HAL_SPI_MspInit+0x284>)
 8002158:	f043 0302 	orr.w	r3, r3, #2
 800215c:	6313      	str	r3, [r2, #48]	; 0x30
 800215e:	4b6d      	ldr	r3, [pc, #436]	; (8002314 <HAL_SPI_MspInit+0x284>)
 8002160:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002162:	f003 0302 	and.w	r3, r3, #2
 8002166:	61bb      	str	r3, [r7, #24]
 8002168:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800216a:	2302      	movs	r3, #2
 800216c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800216e:	2302      	movs	r3, #2
 8002170:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002172:	2300      	movs	r3, #0
 8002174:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002176:	2303      	movs	r3, #3
 8002178:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF7_SPI2;
 800217a:	2307      	movs	r3, #7
 800217c:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800217e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002182:	4619      	mov	r1, r3
 8002184:	4866      	ldr	r0, [pc, #408]	; (8002320 <HAL_SPI_MspInit+0x290>)
 8002186:	f001 faa5 	bl	80036d4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_13;
 800218a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800218e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002190:	2302      	movs	r3, #2
 8002192:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002194:	2300      	movs	r3, #0
 8002196:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002198:	2303      	movs	r3, #3
 800219a:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800219c:	2305      	movs	r3, #5
 800219e:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80021a0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80021a4:	4619      	mov	r1, r3
 80021a6:	485f      	ldr	r0, [pc, #380]	; (8002324 <HAL_SPI_MspInit+0x294>)
 80021a8:	f001 fa94 	bl	80036d4 <HAL_GPIO_Init>
}
 80021ac:	e0ac      	b.n	8002308 <HAL_SPI_MspInit+0x278>
  else if(hspi->Instance==SPI3)
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	4a5d      	ldr	r2, [pc, #372]	; (8002328 <HAL_SPI_MspInit+0x298>)
 80021b4:	4293      	cmp	r3, r2
 80021b6:	f040 80a7 	bne.w	8002308 <HAL_SPI_MspInit+0x278>
    __HAL_RCC_SPI3_CLK_ENABLE();
 80021ba:	2300      	movs	r3, #0
 80021bc:	617b      	str	r3, [r7, #20]
 80021be:	4b55      	ldr	r3, [pc, #340]	; (8002314 <HAL_SPI_MspInit+0x284>)
 80021c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021c2:	4a54      	ldr	r2, [pc, #336]	; (8002314 <HAL_SPI_MspInit+0x284>)
 80021c4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80021c8:	6413      	str	r3, [r2, #64]	; 0x40
 80021ca:	4b52      	ldr	r3, [pc, #328]	; (8002314 <HAL_SPI_MspInit+0x284>)
 80021cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021ce:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80021d2:	617b      	str	r3, [r7, #20]
 80021d4:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80021d6:	2300      	movs	r3, #0
 80021d8:	613b      	str	r3, [r7, #16]
 80021da:	4b4e      	ldr	r3, [pc, #312]	; (8002314 <HAL_SPI_MspInit+0x284>)
 80021dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021de:	4a4d      	ldr	r2, [pc, #308]	; (8002314 <HAL_SPI_MspInit+0x284>)
 80021e0:	f043 0302 	orr.w	r3, r3, #2
 80021e4:	6313      	str	r3, [r2, #48]	; 0x30
 80021e6:	4b4b      	ldr	r3, [pc, #300]	; (8002314 <HAL_SPI_MspInit+0x284>)
 80021e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021ea:	f003 0302 	and.w	r3, r3, #2
 80021ee:	613b      	str	r3, [r7, #16]
 80021f0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80021f2:	2300      	movs	r3, #0
 80021f4:	60fb      	str	r3, [r7, #12]
 80021f6:	4b47      	ldr	r3, [pc, #284]	; (8002314 <HAL_SPI_MspInit+0x284>)
 80021f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021fa:	4a46      	ldr	r2, [pc, #280]	; (8002314 <HAL_SPI_MspInit+0x284>)
 80021fc:	f043 0301 	orr.w	r3, r3, #1
 8002200:	6313      	str	r3, [r2, #48]	; 0x30
 8002202:	4b44      	ldr	r3, [pc, #272]	; (8002314 <HAL_SPI_MspInit+0x284>)
 8002204:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002206:	f003 0301 	and.w	r3, r3, #1
 800220a:	60fb      	str	r3, [r7, #12]
 800220c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800220e:	2300      	movs	r3, #0
 8002210:	60bb      	str	r3, [r7, #8]
 8002212:	4b40      	ldr	r3, [pc, #256]	; (8002314 <HAL_SPI_MspInit+0x284>)
 8002214:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002216:	4a3f      	ldr	r2, [pc, #252]	; (8002314 <HAL_SPI_MspInit+0x284>)
 8002218:	f043 0304 	orr.w	r3, r3, #4
 800221c:	6313      	str	r3, [r2, #48]	; 0x30
 800221e:	4b3d      	ldr	r3, [pc, #244]	; (8002314 <HAL_SPI_MspInit+0x284>)
 8002220:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002222:	f003 0304 	and.w	r3, r3, #4
 8002226:	60bb      	str	r3, [r7, #8]
 8002228:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800222a:	2301      	movs	r3, #1
 800222c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800222e:	2302      	movs	r3, #2
 8002230:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002232:	2300      	movs	r3, #0
 8002234:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002236:	2303      	movs	r3, #3
 8002238:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF7_SPI3;
 800223a:	2307      	movs	r3, #7
 800223c:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800223e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002242:	4619      	mov	r1, r3
 8002244:	4837      	ldr	r0, [pc, #220]	; (8002324 <HAL_SPI_MspInit+0x294>)
 8002246:	f001 fa45 	bl	80036d4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 800224a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800224e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002250:	2302      	movs	r3, #2
 8002252:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002254:	2300      	movs	r3, #0
 8002256:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002258:	2303      	movs	r3, #3
 800225a:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800225c:	2306      	movs	r3, #6
 800225e:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002260:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002264:	4619      	mov	r1, r3
 8002266:	482c      	ldr	r0, [pc, #176]	; (8002318 <HAL_SPI_MspInit+0x288>)
 8002268:	f001 fa34 	bl	80036d4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800226c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002270:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002272:	2302      	movs	r3, #2
 8002274:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002276:	2300      	movs	r3, #0
 8002278:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800227a:	2303      	movs	r3, #3
 800227c:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800227e:	2306      	movs	r3, #6
 8002280:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002282:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002286:	4619      	mov	r1, r3
 8002288:	4825      	ldr	r0, [pc, #148]	; (8002320 <HAL_SPI_MspInit+0x290>)
 800228a:	f001 fa23 	bl	80036d4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 800228e:	2310      	movs	r3, #16
 8002290:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002292:	2302      	movs	r3, #2
 8002294:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002296:	2300      	movs	r3, #0
 8002298:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800229a:	2303      	movs	r3, #3
 800229c:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800229e:	2306      	movs	r3, #6
 80022a0:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80022a2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80022a6:	4619      	mov	r1, r3
 80022a8:	481e      	ldr	r0, [pc, #120]	; (8002324 <HAL_SPI_MspInit+0x294>)
 80022aa:	f001 fa13 	bl	80036d4 <HAL_GPIO_Init>
    hdma_spi3_tx.Instance = DMA1_Stream5;
 80022ae:	4b1f      	ldr	r3, [pc, #124]	; (800232c <HAL_SPI_MspInit+0x29c>)
 80022b0:	4a1f      	ldr	r2, [pc, #124]	; (8002330 <HAL_SPI_MspInit+0x2a0>)
 80022b2:	601a      	str	r2, [r3, #0]
    hdma_spi3_tx.Init.Channel = DMA_CHANNEL_0;
 80022b4:	4b1d      	ldr	r3, [pc, #116]	; (800232c <HAL_SPI_MspInit+0x29c>)
 80022b6:	2200      	movs	r2, #0
 80022b8:	605a      	str	r2, [r3, #4]
    hdma_spi3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80022ba:	4b1c      	ldr	r3, [pc, #112]	; (800232c <HAL_SPI_MspInit+0x29c>)
 80022bc:	2240      	movs	r2, #64	; 0x40
 80022be:	609a      	str	r2, [r3, #8]
    hdma_spi3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80022c0:	4b1a      	ldr	r3, [pc, #104]	; (800232c <HAL_SPI_MspInit+0x29c>)
 80022c2:	2200      	movs	r2, #0
 80022c4:	60da      	str	r2, [r3, #12]
    hdma_spi3_tx.Init.MemInc = DMA_MINC_ENABLE;
 80022c6:	4b19      	ldr	r3, [pc, #100]	; (800232c <HAL_SPI_MspInit+0x29c>)
 80022c8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80022cc:	611a      	str	r2, [r3, #16]
    hdma_spi3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80022ce:	4b17      	ldr	r3, [pc, #92]	; (800232c <HAL_SPI_MspInit+0x29c>)
 80022d0:	2200      	movs	r2, #0
 80022d2:	615a      	str	r2, [r3, #20]
    hdma_spi3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80022d4:	4b15      	ldr	r3, [pc, #84]	; (800232c <HAL_SPI_MspInit+0x29c>)
 80022d6:	2200      	movs	r2, #0
 80022d8:	619a      	str	r2, [r3, #24]
    hdma_spi3_tx.Init.Mode = DMA_NORMAL;
 80022da:	4b14      	ldr	r3, [pc, #80]	; (800232c <HAL_SPI_MspInit+0x29c>)
 80022dc:	2200      	movs	r2, #0
 80022de:	61da      	str	r2, [r3, #28]
    hdma_spi3_tx.Init.Priority = DMA_PRIORITY_LOW;
 80022e0:	4b12      	ldr	r3, [pc, #72]	; (800232c <HAL_SPI_MspInit+0x29c>)
 80022e2:	2200      	movs	r2, #0
 80022e4:	621a      	str	r2, [r3, #32]
    hdma_spi3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80022e6:	4b11      	ldr	r3, [pc, #68]	; (800232c <HAL_SPI_MspInit+0x29c>)
 80022e8:	2200      	movs	r2, #0
 80022ea:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi3_tx) != HAL_OK)
 80022ec:	480f      	ldr	r0, [pc, #60]	; (800232c <HAL_SPI_MspInit+0x29c>)
 80022ee:	f000 fd07 	bl	8002d00 <HAL_DMA_Init>
 80022f2:	4603      	mov	r3, r0
 80022f4:	2b00      	cmp	r3, #0
 80022f6:	d001      	beq.n	80022fc <HAL_SPI_MspInit+0x26c>
      Error_Handler();
 80022f8:	f7ff fd9e 	bl	8001e38 <Error_Handler>
    __HAL_LINKDMA(hspi,hdmatx,hdma_spi3_tx);
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	4a0b      	ldr	r2, [pc, #44]	; (800232c <HAL_SPI_MspInit+0x29c>)
 8002300:	649a      	str	r2, [r3, #72]	; 0x48
 8002302:	4a0a      	ldr	r2, [pc, #40]	; (800232c <HAL_SPI_MspInit+0x29c>)
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	6393      	str	r3, [r2, #56]	; 0x38
}
 8002308:	bf00      	nop
 800230a:	3740      	adds	r7, #64	; 0x40
 800230c:	46bd      	mov	sp, r7
 800230e:	bd80      	pop	{r7, pc}
 8002310:	40013000 	.word	0x40013000
 8002314:	40023800 	.word	0x40023800
 8002318:	40020000 	.word	0x40020000
 800231c:	40003800 	.word	0x40003800
 8002320:	40020800 	.word	0x40020800
 8002324:	40020400 	.word	0x40020400
 8002328:	40003c00 	.word	0x40003c00
 800232c:	200003e8 	.word	0x200003e8
 8002330:	40026088 	.word	0x40026088

08002334 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002334:	b580      	push	{r7, lr}
 8002336:	b086      	sub	sp, #24
 8002338:	af00      	add	r7, sp, #0
 800233a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002344:	d116      	bne.n	8002374 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002346:	2300      	movs	r3, #0
 8002348:	617b      	str	r3, [r7, #20]
 800234a:	4b28      	ldr	r3, [pc, #160]	; (80023ec <HAL_TIM_Base_MspInit+0xb8>)
 800234c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800234e:	4a27      	ldr	r2, [pc, #156]	; (80023ec <HAL_TIM_Base_MspInit+0xb8>)
 8002350:	f043 0301 	orr.w	r3, r3, #1
 8002354:	6413      	str	r3, [r2, #64]	; 0x40
 8002356:	4b25      	ldr	r3, [pc, #148]	; (80023ec <HAL_TIM_Base_MspInit+0xb8>)
 8002358:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800235a:	f003 0301 	and.w	r3, r3, #1
 800235e:	617b      	str	r3, [r7, #20]
 8002360:	697b      	ldr	r3, [r7, #20]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8002362:	2200      	movs	r2, #0
 8002364:	2100      	movs	r1, #0
 8002366:	201c      	movs	r0, #28
 8002368:	f000 fc7a 	bl	8002c60 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800236c:	201c      	movs	r0, #28
 800236e:	f000 fca3 	bl	8002cb8 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM12_MspInit 1 */

  /* USER CODE END TIM12_MspInit 1 */
  }

}
 8002372:	e036      	b.n	80023e2 <HAL_TIM_Base_MspInit+0xae>
  else if(htim_base->Instance==TIM8)
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	4a1d      	ldr	r2, [pc, #116]	; (80023f0 <HAL_TIM_Base_MspInit+0xbc>)
 800237a:	4293      	cmp	r3, r2
 800237c:	d116      	bne.n	80023ac <HAL_TIM_Base_MspInit+0x78>
    __HAL_RCC_TIM8_CLK_ENABLE();
 800237e:	2300      	movs	r3, #0
 8002380:	613b      	str	r3, [r7, #16]
 8002382:	4b1a      	ldr	r3, [pc, #104]	; (80023ec <HAL_TIM_Base_MspInit+0xb8>)
 8002384:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002386:	4a19      	ldr	r2, [pc, #100]	; (80023ec <HAL_TIM_Base_MspInit+0xb8>)
 8002388:	f043 0302 	orr.w	r3, r3, #2
 800238c:	6453      	str	r3, [r2, #68]	; 0x44
 800238e:	4b17      	ldr	r3, [pc, #92]	; (80023ec <HAL_TIM_Base_MspInit+0xb8>)
 8002390:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002392:	f003 0302 	and.w	r3, r3, #2
 8002396:	613b      	str	r3, [r7, #16]
 8002398:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM8_BRK_TIM12_IRQn, 0, 1);
 800239a:	2201      	movs	r2, #1
 800239c:	2100      	movs	r1, #0
 800239e:	202b      	movs	r0, #43	; 0x2b
 80023a0:	f000 fc5e 	bl	8002c60 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_BRK_TIM12_IRQn);
 80023a4:	202b      	movs	r0, #43	; 0x2b
 80023a6:	f000 fc87 	bl	8002cb8 <HAL_NVIC_EnableIRQ>
}
 80023aa:	e01a      	b.n	80023e2 <HAL_TIM_Base_MspInit+0xae>
  else if(htim_base->Instance==TIM12)
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	4a10      	ldr	r2, [pc, #64]	; (80023f4 <HAL_TIM_Base_MspInit+0xc0>)
 80023b2:	4293      	cmp	r3, r2
 80023b4:	d115      	bne.n	80023e2 <HAL_TIM_Base_MspInit+0xae>
    __HAL_RCC_TIM12_CLK_ENABLE();
 80023b6:	2300      	movs	r3, #0
 80023b8:	60fb      	str	r3, [r7, #12]
 80023ba:	4b0c      	ldr	r3, [pc, #48]	; (80023ec <HAL_TIM_Base_MspInit+0xb8>)
 80023bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023be:	4a0b      	ldr	r2, [pc, #44]	; (80023ec <HAL_TIM_Base_MspInit+0xb8>)
 80023c0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80023c4:	6413      	str	r3, [r2, #64]	; 0x40
 80023c6:	4b09      	ldr	r3, [pc, #36]	; (80023ec <HAL_TIM_Base_MspInit+0xb8>)
 80023c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023ca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80023ce:	60fb      	str	r3, [r7, #12]
 80023d0:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM8_BRK_TIM12_IRQn, 0, 1);
 80023d2:	2201      	movs	r2, #1
 80023d4:	2100      	movs	r1, #0
 80023d6:	202b      	movs	r0, #43	; 0x2b
 80023d8:	f000 fc42 	bl	8002c60 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_BRK_TIM12_IRQn);
 80023dc:	202b      	movs	r0, #43	; 0x2b
 80023de:	f000 fc6b 	bl	8002cb8 <HAL_NVIC_EnableIRQ>
}
 80023e2:	bf00      	nop
 80023e4:	3718      	adds	r7, #24
 80023e6:	46bd      	mov	sp, r7
 80023e8:	bd80      	pop	{r7, pc}
 80023ea:	bf00      	nop
 80023ec:	40023800 	.word	0x40023800
 80023f0:	40010400 	.word	0x40010400
 80023f4:	40001800 	.word	0x40001800

080023f8 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 80023f8:	b580      	push	{r7, lr}
 80023fa:	b084      	sub	sp, #16
 80023fc:	af00      	add	r7, sp, #0
 80023fe:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM3)
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	4a0e      	ldr	r2, [pc, #56]	; (8002440 <HAL_TIM_PWM_MspInit+0x48>)
 8002406:	4293      	cmp	r3, r2
 8002408:	d115      	bne.n	8002436 <HAL_TIM_PWM_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800240a:	2300      	movs	r3, #0
 800240c:	60fb      	str	r3, [r7, #12]
 800240e:	4b0d      	ldr	r3, [pc, #52]	; (8002444 <HAL_TIM_PWM_MspInit+0x4c>)
 8002410:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002412:	4a0c      	ldr	r2, [pc, #48]	; (8002444 <HAL_TIM_PWM_MspInit+0x4c>)
 8002414:	f043 0302 	orr.w	r3, r3, #2
 8002418:	6413      	str	r3, [r2, #64]	; 0x40
 800241a:	4b0a      	ldr	r3, [pc, #40]	; (8002444 <HAL_TIM_PWM_MspInit+0x4c>)
 800241c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800241e:	f003 0302 	and.w	r3, r3, #2
 8002422:	60fb      	str	r3, [r7, #12]
 8002424:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8002426:	2200      	movs	r2, #0
 8002428:	2100      	movs	r1, #0
 800242a:	201d      	movs	r0, #29
 800242c:	f000 fc18 	bl	8002c60 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002430:	201d      	movs	r0, #29
 8002432:	f000 fc41 	bl	8002cb8 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8002436:	bf00      	nop
 8002438:	3710      	adds	r7, #16
 800243a:	46bd      	mov	sp, r7
 800243c:	bd80      	pop	{r7, pc}
 800243e:	bf00      	nop
 8002440:	40000400 	.word	0x40000400
 8002444:	40023800 	.word	0x40023800

08002448 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8002448:	b580      	push	{r7, lr}
 800244a:	b08a      	sub	sp, #40	; 0x28
 800244c:	af00      	add	r7, sp, #0
 800244e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002450:	f107 0314 	add.w	r3, r7, #20
 8002454:	2200      	movs	r2, #0
 8002456:	601a      	str	r2, [r3, #0]
 8002458:	605a      	str	r2, [r3, #4]
 800245a:	609a      	str	r2, [r3, #8]
 800245c:	60da      	str	r2, [r3, #12]
 800245e:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM4)
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	4a19      	ldr	r2, [pc, #100]	; (80024cc <HAL_TIM_Encoder_MspInit+0x84>)
 8002466:	4293      	cmp	r3, r2
 8002468:	d12b      	bne.n	80024c2 <HAL_TIM_Encoder_MspInit+0x7a>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 800246a:	2300      	movs	r3, #0
 800246c:	613b      	str	r3, [r7, #16]
 800246e:	4b18      	ldr	r3, [pc, #96]	; (80024d0 <HAL_TIM_Encoder_MspInit+0x88>)
 8002470:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002472:	4a17      	ldr	r2, [pc, #92]	; (80024d0 <HAL_TIM_Encoder_MspInit+0x88>)
 8002474:	f043 0304 	orr.w	r3, r3, #4
 8002478:	6413      	str	r3, [r2, #64]	; 0x40
 800247a:	4b15      	ldr	r3, [pc, #84]	; (80024d0 <HAL_TIM_Encoder_MspInit+0x88>)
 800247c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800247e:	f003 0304 	and.w	r3, r3, #4
 8002482:	613b      	str	r3, [r7, #16]
 8002484:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002486:	2300      	movs	r3, #0
 8002488:	60fb      	str	r3, [r7, #12]
 800248a:	4b11      	ldr	r3, [pc, #68]	; (80024d0 <HAL_TIM_Encoder_MspInit+0x88>)
 800248c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800248e:	4a10      	ldr	r2, [pc, #64]	; (80024d0 <HAL_TIM_Encoder_MspInit+0x88>)
 8002490:	f043 0302 	orr.w	r3, r3, #2
 8002494:	6313      	str	r3, [r2, #48]	; 0x30
 8002496:	4b0e      	ldr	r3, [pc, #56]	; (80024d0 <HAL_TIM_Encoder_MspInit+0x88>)
 8002498:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800249a:	f003 0302 	and.w	r3, r3, #2
 800249e:	60fb      	str	r3, [r7, #12]
 80024a0:	68fb      	ldr	r3, [r7, #12]
    /**TIM4 GPIO Configuration
    PB6     ------> TIM4_CH1
    PB7     ------> TIM4_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80024a2:	23c0      	movs	r3, #192	; 0xc0
 80024a4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024a6:	2302      	movs	r3, #2
 80024a8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024aa:	2300      	movs	r3, #0
 80024ac:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80024ae:	2300      	movs	r3, #0
 80024b0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80024b2:	2302      	movs	r3, #2
 80024b4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80024b6:	f107 0314 	add.w	r3, r7, #20
 80024ba:	4619      	mov	r1, r3
 80024bc:	4805      	ldr	r0, [pc, #20]	; (80024d4 <HAL_TIM_Encoder_MspInit+0x8c>)
 80024be:	f001 f909 	bl	80036d4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 80024c2:	bf00      	nop
 80024c4:	3728      	adds	r7, #40	; 0x28
 80024c6:	46bd      	mov	sp, r7
 80024c8:	bd80      	pop	{r7, pc}
 80024ca:	bf00      	nop
 80024cc:	40000800 	.word	0x40000800
 80024d0:	40023800 	.word	0x40023800
 80024d4:	40020400 	.word	0x40020400

080024d8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80024d8:	b580      	push	{r7, lr}
 80024da:	b08a      	sub	sp, #40	; 0x28
 80024dc:	af00      	add	r7, sp, #0
 80024de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024e0:	f107 0314 	add.w	r3, r7, #20
 80024e4:	2200      	movs	r2, #0
 80024e6:	601a      	str	r2, [r3, #0]
 80024e8:	605a      	str	r2, [r3, #4]
 80024ea:	609a      	str	r2, [r3, #8]
 80024ec:	60da      	str	r2, [r3, #12]
 80024ee:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	4a37      	ldr	r2, [pc, #220]	; (80025d4 <HAL_TIM_MspPostInit+0xfc>)
 80024f6:	4293      	cmp	r3, r2
 80024f8:	d11e      	bne.n	8002538 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80024fa:	2300      	movs	r3, #0
 80024fc:	613b      	str	r3, [r7, #16]
 80024fe:	4b36      	ldr	r3, [pc, #216]	; (80025d8 <HAL_TIM_MspPostInit+0x100>)
 8002500:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002502:	4a35      	ldr	r2, [pc, #212]	; (80025d8 <HAL_TIM_MspPostInit+0x100>)
 8002504:	f043 0304 	orr.w	r3, r3, #4
 8002508:	6313      	str	r3, [r2, #48]	; 0x30
 800250a:	4b33      	ldr	r3, [pc, #204]	; (80025d8 <HAL_TIM_MspPostInit+0x100>)
 800250c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800250e:	f003 0304 	and.w	r3, r3, #4
 8002512:	613b      	str	r3, [r7, #16]
 8002514:	693b      	ldr	r3, [r7, #16]
    /**TIM3 GPIO Configuration
    PC6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002516:	2340      	movs	r3, #64	; 0x40
 8002518:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800251a:	2302      	movs	r3, #2
 800251c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800251e:	2300      	movs	r3, #0
 8002520:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002522:	2300      	movs	r3, #0
 8002524:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002526:	2302      	movs	r3, #2
 8002528:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800252a:	f107 0314 	add.w	r3, r7, #20
 800252e:	4619      	mov	r1, r3
 8002530:	482a      	ldr	r0, [pc, #168]	; (80025dc <HAL_TIM_MspPostInit+0x104>)
 8002532:	f001 f8cf 	bl	80036d4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM12_MspPostInit 1 */

  /* USER CODE END TIM12_MspPostInit 1 */
  }

}
 8002536:	e048      	b.n	80025ca <HAL_TIM_MspPostInit+0xf2>
  else if(htim->Instance==TIM8)
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	4a28      	ldr	r2, [pc, #160]	; (80025e0 <HAL_TIM_MspPostInit+0x108>)
 800253e:	4293      	cmp	r3, r2
 8002540:	d11f      	bne.n	8002582 <HAL_TIM_MspPostInit+0xaa>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002542:	2300      	movs	r3, #0
 8002544:	60fb      	str	r3, [r7, #12]
 8002546:	4b24      	ldr	r3, [pc, #144]	; (80025d8 <HAL_TIM_MspPostInit+0x100>)
 8002548:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800254a:	4a23      	ldr	r2, [pc, #140]	; (80025d8 <HAL_TIM_MspPostInit+0x100>)
 800254c:	f043 0304 	orr.w	r3, r3, #4
 8002550:	6313      	str	r3, [r2, #48]	; 0x30
 8002552:	4b21      	ldr	r3, [pc, #132]	; (80025d8 <HAL_TIM_MspPostInit+0x100>)
 8002554:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002556:	f003 0304 	and.w	r3, r3, #4
 800255a:	60fb      	str	r3, [r7, #12]
 800255c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 800255e:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8002562:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002564:	2302      	movs	r3, #2
 8002566:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002568:	2300      	movs	r3, #0
 800256a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800256c:	2300      	movs	r3, #0
 800256e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8002570:	2303      	movs	r3, #3
 8002572:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002574:	f107 0314 	add.w	r3, r7, #20
 8002578:	4619      	mov	r1, r3
 800257a:	4818      	ldr	r0, [pc, #96]	; (80025dc <HAL_TIM_MspPostInit+0x104>)
 800257c:	f001 f8aa 	bl	80036d4 <HAL_GPIO_Init>
}
 8002580:	e023      	b.n	80025ca <HAL_TIM_MspPostInit+0xf2>
  else if(htim->Instance==TIM12)
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	4a17      	ldr	r2, [pc, #92]	; (80025e4 <HAL_TIM_MspPostInit+0x10c>)
 8002588:	4293      	cmp	r3, r2
 800258a:	d11e      	bne.n	80025ca <HAL_TIM_MspPostInit+0xf2>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800258c:	2300      	movs	r3, #0
 800258e:	60bb      	str	r3, [r7, #8]
 8002590:	4b11      	ldr	r3, [pc, #68]	; (80025d8 <HAL_TIM_MspPostInit+0x100>)
 8002592:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002594:	4a10      	ldr	r2, [pc, #64]	; (80025d8 <HAL_TIM_MspPostInit+0x100>)
 8002596:	f043 0302 	orr.w	r3, r3, #2
 800259a:	6313      	str	r3, [r2, #48]	; 0x30
 800259c:	4b0e      	ldr	r3, [pc, #56]	; (80025d8 <HAL_TIM_MspPostInit+0x100>)
 800259e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025a0:	f003 0302 	and.w	r3, r3, #2
 80025a4:	60bb      	str	r3, [r7, #8]
 80025a6:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 80025a8:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 80025ac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025ae:	2302      	movs	r3, #2
 80025b0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025b2:	2300      	movs	r3, #0
 80025b4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80025b6:	2300      	movs	r3, #0
 80025b8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 80025ba:	2309      	movs	r3, #9
 80025bc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80025be:	f107 0314 	add.w	r3, r7, #20
 80025c2:	4619      	mov	r1, r3
 80025c4:	4808      	ldr	r0, [pc, #32]	; (80025e8 <HAL_TIM_MspPostInit+0x110>)
 80025c6:	f001 f885 	bl	80036d4 <HAL_GPIO_Init>
}
 80025ca:	bf00      	nop
 80025cc:	3728      	adds	r7, #40	; 0x28
 80025ce:	46bd      	mov	sp, r7
 80025d0:	bd80      	pop	{r7, pc}
 80025d2:	bf00      	nop
 80025d4:	40000400 	.word	0x40000400
 80025d8:	40023800 	.word	0x40023800
 80025dc:	40020800 	.word	0x40020800
 80025e0:	40010400 	.word	0x40010400
 80025e4:	40001800 	.word	0x40001800
 80025e8:	40020400 	.word	0x40020400

080025ec <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80025ec:	b580      	push	{r7, lr}
 80025ee:	b08e      	sub	sp, #56	; 0x38
 80025f0:	af00      	add	r7, sp, #0
 80025f2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025f4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80025f8:	2200      	movs	r2, #0
 80025fa:	601a      	str	r2, [r3, #0]
 80025fc:	605a      	str	r2, [r3, #4]
 80025fe:	609a      	str	r2, [r3, #8]
 8002600:	60da      	str	r2, [r3, #12]
 8002602:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART4)
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	4a5f      	ldr	r2, [pc, #380]	; (8002788 <HAL_UART_MspInit+0x19c>)
 800260a:	4293      	cmp	r3, r2
 800260c:	d153      	bne.n	80026b6 <HAL_UART_MspInit+0xca>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 800260e:	2300      	movs	r3, #0
 8002610:	623b      	str	r3, [r7, #32]
 8002612:	4b5e      	ldr	r3, [pc, #376]	; (800278c <HAL_UART_MspInit+0x1a0>)
 8002614:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002616:	4a5d      	ldr	r2, [pc, #372]	; (800278c <HAL_UART_MspInit+0x1a0>)
 8002618:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800261c:	6413      	str	r3, [r2, #64]	; 0x40
 800261e:	4b5b      	ldr	r3, [pc, #364]	; (800278c <HAL_UART_MspInit+0x1a0>)
 8002620:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002622:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002626:	623b      	str	r3, [r7, #32]
 8002628:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800262a:	2300      	movs	r3, #0
 800262c:	61fb      	str	r3, [r7, #28]
 800262e:	4b57      	ldr	r3, [pc, #348]	; (800278c <HAL_UART_MspInit+0x1a0>)
 8002630:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002632:	4a56      	ldr	r2, [pc, #344]	; (800278c <HAL_UART_MspInit+0x1a0>)
 8002634:	f043 0301 	orr.w	r3, r3, #1
 8002638:	6313      	str	r3, [r2, #48]	; 0x30
 800263a:	4b54      	ldr	r3, [pc, #336]	; (800278c <HAL_UART_MspInit+0x1a0>)
 800263c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800263e:	f003 0301 	and.w	r3, r3, #1
 8002642:	61fb      	str	r3, [r7, #28]
 8002644:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002646:	2300      	movs	r3, #0
 8002648:	61bb      	str	r3, [r7, #24]
 800264a:	4b50      	ldr	r3, [pc, #320]	; (800278c <HAL_UART_MspInit+0x1a0>)
 800264c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800264e:	4a4f      	ldr	r2, [pc, #316]	; (800278c <HAL_UART_MspInit+0x1a0>)
 8002650:	f043 0304 	orr.w	r3, r3, #4
 8002654:	6313      	str	r3, [r2, #48]	; 0x30
 8002656:	4b4d      	ldr	r3, [pc, #308]	; (800278c <HAL_UART_MspInit+0x1a0>)
 8002658:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800265a:	f003 0304 	and.w	r3, r3, #4
 800265e:	61bb      	str	r3, [r7, #24]
 8002660:	69bb      	ldr	r3, [r7, #24]
    /**UART4 GPIO Configuration
    PA0-WKUP     ------> UART4_TX
    PC11     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002662:	2301      	movs	r3, #1
 8002664:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002666:	2302      	movs	r3, #2
 8002668:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800266a:	2300      	movs	r3, #0
 800266c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800266e:	2303      	movs	r3, #3
 8002670:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8002672:	2308      	movs	r3, #8
 8002674:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002676:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800267a:	4619      	mov	r1, r3
 800267c:	4844      	ldr	r0, [pc, #272]	; (8002790 <HAL_UART_MspInit+0x1a4>)
 800267e:	f001 f829 	bl	80036d4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8002682:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002686:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002688:	2302      	movs	r3, #2
 800268a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800268c:	2301      	movs	r3, #1
 800268e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002690:	2303      	movs	r3, #3
 8002692:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8002694:	2308      	movs	r3, #8
 8002696:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002698:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800269c:	4619      	mov	r1, r3
 800269e:	483d      	ldr	r0, [pc, #244]	; (8002794 <HAL_UART_MspInit+0x1a8>)
 80026a0:	f001 f818 	bl	80036d4 <HAL_GPIO_Init>

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 0, 0);
 80026a4:	2200      	movs	r2, #0
 80026a6:	2100      	movs	r1, #0
 80026a8:	2034      	movs	r0, #52	; 0x34
 80026aa:	f000 fad9 	bl	8002c60 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 80026ae:	2034      	movs	r0, #52	; 0x34
 80026b0:	f000 fb02 	bl	8002cb8 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80026b4:	e063      	b.n	800277e <HAL_UART_MspInit+0x192>
  else if(huart->Instance==USART1)
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	4a37      	ldr	r2, [pc, #220]	; (8002798 <HAL_UART_MspInit+0x1ac>)
 80026bc:	4293      	cmp	r3, r2
 80026be:	d12d      	bne.n	800271c <HAL_UART_MspInit+0x130>
    __HAL_RCC_USART1_CLK_ENABLE();
 80026c0:	2300      	movs	r3, #0
 80026c2:	617b      	str	r3, [r7, #20]
 80026c4:	4b31      	ldr	r3, [pc, #196]	; (800278c <HAL_UART_MspInit+0x1a0>)
 80026c6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80026c8:	4a30      	ldr	r2, [pc, #192]	; (800278c <HAL_UART_MspInit+0x1a0>)
 80026ca:	f043 0310 	orr.w	r3, r3, #16
 80026ce:	6453      	str	r3, [r2, #68]	; 0x44
 80026d0:	4b2e      	ldr	r3, [pc, #184]	; (800278c <HAL_UART_MspInit+0x1a0>)
 80026d2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80026d4:	f003 0310 	and.w	r3, r3, #16
 80026d8:	617b      	str	r3, [r7, #20]
 80026da:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80026dc:	2300      	movs	r3, #0
 80026de:	613b      	str	r3, [r7, #16]
 80026e0:	4b2a      	ldr	r3, [pc, #168]	; (800278c <HAL_UART_MspInit+0x1a0>)
 80026e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026e4:	4a29      	ldr	r2, [pc, #164]	; (800278c <HAL_UART_MspInit+0x1a0>)
 80026e6:	f043 0301 	orr.w	r3, r3, #1
 80026ea:	6313      	str	r3, [r2, #48]	; 0x30
 80026ec:	4b27      	ldr	r3, [pc, #156]	; (800278c <HAL_UART_MspInit+0x1a0>)
 80026ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026f0:	f003 0301 	and.w	r3, r3, #1
 80026f4:	613b      	str	r3, [r7, #16]
 80026f6:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80026f8:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80026fc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026fe:	2302      	movs	r3, #2
 8002700:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002702:	2300      	movs	r3, #0
 8002704:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002706:	2303      	movs	r3, #3
 8002708:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800270a:	2307      	movs	r3, #7
 800270c:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800270e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002712:	4619      	mov	r1, r3
 8002714:	481e      	ldr	r0, [pc, #120]	; (8002790 <HAL_UART_MspInit+0x1a4>)
 8002716:	f000 ffdd 	bl	80036d4 <HAL_GPIO_Init>
}
 800271a:	e030      	b.n	800277e <HAL_UART_MspInit+0x192>
  else if(huart->Instance==USART2)
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	4a1e      	ldr	r2, [pc, #120]	; (800279c <HAL_UART_MspInit+0x1b0>)
 8002722:	4293      	cmp	r3, r2
 8002724:	d12b      	bne.n	800277e <HAL_UART_MspInit+0x192>
    __HAL_RCC_USART2_CLK_ENABLE();
 8002726:	2300      	movs	r3, #0
 8002728:	60fb      	str	r3, [r7, #12]
 800272a:	4b18      	ldr	r3, [pc, #96]	; (800278c <HAL_UART_MspInit+0x1a0>)
 800272c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800272e:	4a17      	ldr	r2, [pc, #92]	; (800278c <HAL_UART_MspInit+0x1a0>)
 8002730:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002734:	6413      	str	r3, [r2, #64]	; 0x40
 8002736:	4b15      	ldr	r3, [pc, #84]	; (800278c <HAL_UART_MspInit+0x1a0>)
 8002738:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800273a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800273e:	60fb      	str	r3, [r7, #12]
 8002740:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002742:	2300      	movs	r3, #0
 8002744:	60bb      	str	r3, [r7, #8]
 8002746:	4b11      	ldr	r3, [pc, #68]	; (800278c <HAL_UART_MspInit+0x1a0>)
 8002748:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800274a:	4a10      	ldr	r2, [pc, #64]	; (800278c <HAL_UART_MspInit+0x1a0>)
 800274c:	f043 0301 	orr.w	r3, r3, #1
 8002750:	6313      	str	r3, [r2, #48]	; 0x30
 8002752:	4b0e      	ldr	r3, [pc, #56]	; (800278c <HAL_UART_MspInit+0x1a0>)
 8002754:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002756:	f003 0301 	and.w	r3, r3, #1
 800275a:	60bb      	str	r3, [r7, #8]
 800275c:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800275e:	230c      	movs	r3, #12
 8002760:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002762:	2302      	movs	r3, #2
 8002764:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002766:	2300      	movs	r3, #0
 8002768:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800276a:	2303      	movs	r3, #3
 800276c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800276e:	2307      	movs	r3, #7
 8002770:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002772:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002776:	4619      	mov	r1, r3
 8002778:	4805      	ldr	r0, [pc, #20]	; (8002790 <HAL_UART_MspInit+0x1a4>)
 800277a:	f000 ffab 	bl	80036d4 <HAL_GPIO_Init>
}
 800277e:	bf00      	nop
 8002780:	3738      	adds	r7, #56	; 0x38
 8002782:	46bd      	mov	sp, r7
 8002784:	bd80      	pop	{r7, pc}
 8002786:	bf00      	nop
 8002788:	40004c00 	.word	0x40004c00
 800278c:	40023800 	.word	0x40023800
 8002790:	40020000 	.word	0x40020000
 8002794:	40020800 	.word	0x40020800
 8002798:	40011000 	.word	0x40011000
 800279c:	40004400 	.word	0x40004400

080027a0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80027a0:	b480      	push	{r7}
 80027a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80027a4:	e7fe      	b.n	80027a4 <NMI_Handler+0x4>

080027a6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80027a6:	b480      	push	{r7}
 80027a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80027aa:	e7fe      	b.n	80027aa <HardFault_Handler+0x4>

080027ac <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80027ac:	b480      	push	{r7}
 80027ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80027b0:	e7fe      	b.n	80027b0 <MemManage_Handler+0x4>

080027b2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80027b2:	b480      	push	{r7}
 80027b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80027b6:	e7fe      	b.n	80027b6 <BusFault_Handler+0x4>

080027b8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80027b8:	b480      	push	{r7}
 80027ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80027bc:	e7fe      	b.n	80027bc <UsageFault_Handler+0x4>

080027be <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80027be:	b480      	push	{r7}
 80027c0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80027c2:	bf00      	nop
 80027c4:	46bd      	mov	sp, r7
 80027c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ca:	4770      	bx	lr

080027cc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80027cc:	b480      	push	{r7}
 80027ce:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80027d0:	bf00      	nop
 80027d2:	46bd      	mov	sp, r7
 80027d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027d8:	4770      	bx	lr

080027da <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80027da:	b480      	push	{r7}
 80027dc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80027de:	bf00      	nop
 80027e0:	46bd      	mov	sp, r7
 80027e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027e6:	4770      	bx	lr

080027e8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80027e8:	b580      	push	{r7, lr}
 80027ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80027ec:	f000 f904 	bl	80029f8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80027f0:	bf00      	nop
 80027f2:	bd80      	pop	{r7, pc}

080027f4 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 80027f4:	b580      	push	{r7, lr}
 80027f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi3_tx);
 80027f8:	4802      	ldr	r0, [pc, #8]	; (8002804 <DMA1_Stream5_IRQHandler+0x10>)
 80027fa:	f000 fd2f 	bl	800325c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 80027fe:	bf00      	nop
 8002800:	bd80      	pop	{r7, pc}
 8002802:	bf00      	nop
 8002804:	200003e8 	.word	0x200003e8

08002808 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002808:	b580      	push	{r7, lr}
 800280a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800280c:	4802      	ldr	r0, [pc, #8]	; (8002818 <TIM2_IRQHandler+0x10>)
 800280e:	f003 fd55 	bl	80062bc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8002812:	bf00      	nop
 8002814:	bd80      	pop	{r7, pc}
 8002816:	bf00      	nop
 8002818:	20000528 	.word	0x20000528

0800281c <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 800281c:	b580      	push	{r7, lr}
 800281e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002820:	4802      	ldr	r0, [pc, #8]	; (800282c <TIM3_IRQHandler+0x10>)
 8002822:	f003 fd4b 	bl	80062bc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8002826:	bf00      	nop
 8002828:	bd80      	pop	{r7, pc}
 800282a:	bf00      	nop
 800282c:	20000348 	.word	0x20000348

08002830 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002830:	b580      	push	{r7, lr}
 8002832:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8002834:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8002838:	f001 faa2 	bl	8003d80 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800283c:	bf00      	nop
 800283e:	bd80      	pop	{r7, pc}

08002840 <TIM8_BRK_TIM12_IRQHandler>:

/**
  * @brief This function handles TIM8 break interrupt and TIM12 global interrupt.
  */
void TIM8_BRK_TIM12_IRQHandler(void)
{
 8002840:	b580      	push	{r7, lr}
 8002842:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_BRK_TIM12_IRQn 0 */

  /* USER CODE END TIM8_BRK_TIM12_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 8002844:	4803      	ldr	r0, [pc, #12]	; (8002854 <TIM8_BRK_TIM12_IRQHandler+0x14>)
 8002846:	f003 fd39 	bl	80062bc <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim12);
 800284a:	4803      	ldr	r0, [pc, #12]	; (8002858 <TIM8_BRK_TIM12_IRQHandler+0x18>)
 800284c:	f003 fd36 	bl	80062bc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_BRK_TIM12_IRQn 1 */

  /* USER CODE END TIM8_BRK_TIM12_IRQn 1 */
}
 8002850:	bf00      	nop
 8002852:	bd80      	pop	{r7, pc}
 8002854:	20000210 	.word	0x20000210
 8002858:	200005b4 	.word	0x200005b4

0800285c <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 800285c:	b580      	push	{r7, lr}
 800285e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 8002860:	4802      	ldr	r0, [pc, #8]	; (800286c <UART4_IRQHandler+0x10>)
 8002862:	f005 fa73 	bl	8007d4c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 8002866:	bf00      	nop
 8002868:	bd80      	pop	{r7, pc}
 800286a:	bf00      	nop
 800286c:	2000048c 	.word	0x2000048c

08002870 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002870:	b580      	push	{r7, lr}
 8002872:	b086      	sub	sp, #24
 8002874:	af00      	add	r7, sp, #0
 8002876:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002878:	4a14      	ldr	r2, [pc, #80]	; (80028cc <_sbrk+0x5c>)
 800287a:	4b15      	ldr	r3, [pc, #84]	; (80028d0 <_sbrk+0x60>)
 800287c:	1ad3      	subs	r3, r2, r3
 800287e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002880:	697b      	ldr	r3, [r7, #20]
 8002882:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002884:	4b13      	ldr	r3, [pc, #76]	; (80028d4 <_sbrk+0x64>)
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	2b00      	cmp	r3, #0
 800288a:	d102      	bne.n	8002892 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800288c:	4b11      	ldr	r3, [pc, #68]	; (80028d4 <_sbrk+0x64>)
 800288e:	4a12      	ldr	r2, [pc, #72]	; (80028d8 <_sbrk+0x68>)
 8002890:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002892:	4b10      	ldr	r3, [pc, #64]	; (80028d4 <_sbrk+0x64>)
 8002894:	681a      	ldr	r2, [r3, #0]
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	4413      	add	r3, r2
 800289a:	693a      	ldr	r2, [r7, #16]
 800289c:	429a      	cmp	r2, r3
 800289e:	d207      	bcs.n	80028b0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80028a0:	f006 fa9e 	bl	8008de0 <__errno>
 80028a4:	4603      	mov	r3, r0
 80028a6:	220c      	movs	r2, #12
 80028a8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80028aa:	f04f 33ff 	mov.w	r3, #4294967295
 80028ae:	e009      	b.n	80028c4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80028b0:	4b08      	ldr	r3, [pc, #32]	; (80028d4 <_sbrk+0x64>)
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80028b6:	4b07      	ldr	r3, [pc, #28]	; (80028d4 <_sbrk+0x64>)
 80028b8:	681a      	ldr	r2, [r3, #0]
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	4413      	add	r3, r2
 80028be:	4a05      	ldr	r2, [pc, #20]	; (80028d4 <_sbrk+0x64>)
 80028c0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80028c2:	68fb      	ldr	r3, [r7, #12]
}
 80028c4:	4618      	mov	r0, r3
 80028c6:	3718      	adds	r7, #24
 80028c8:	46bd      	mov	sp, r7
 80028ca:	bd80      	pop	{r7, pc}
 80028cc:	20020000 	.word	0x20020000
 80028d0:	00000400 	.word	0x00000400
 80028d4:	20000154 	.word	0x20000154
 80028d8:	20000610 	.word	0x20000610

080028dc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80028dc:	b480      	push	{r7}
 80028de:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80028e0:	4b06      	ldr	r3, [pc, #24]	; (80028fc <SystemInit+0x20>)
 80028e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80028e6:	4a05      	ldr	r2, [pc, #20]	; (80028fc <SystemInit+0x20>)
 80028e8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80028ec:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80028f0:	bf00      	nop
 80028f2:	46bd      	mov	sp, r7
 80028f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028f8:	4770      	bx	lr
 80028fa:	bf00      	nop
 80028fc:	e000ed00 	.word	0xe000ed00

08002900 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002900:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002938 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002904:	480d      	ldr	r0, [pc, #52]	; (800293c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002906:	490e      	ldr	r1, [pc, #56]	; (8002940 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002908:	4a0e      	ldr	r2, [pc, #56]	; (8002944 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800290a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800290c:	e002      	b.n	8002914 <LoopCopyDataInit>

0800290e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800290e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002910:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002912:	3304      	adds	r3, #4

08002914 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002914:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002916:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002918:	d3f9      	bcc.n	800290e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800291a:	4a0b      	ldr	r2, [pc, #44]	; (8002948 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 800291c:	4c0b      	ldr	r4, [pc, #44]	; (800294c <LoopFillZerobss+0x26>)
  movs r3, #0
 800291e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002920:	e001      	b.n	8002926 <LoopFillZerobss>

08002922 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002922:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002924:	3204      	adds	r2, #4

08002926 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002926:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002928:	d3fb      	bcc.n	8002922 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800292a:	f7ff ffd7 	bl	80028dc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800292e:	f006 fa5d 	bl	8008dec <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002932:	f7fe fc75 	bl	8001220 <main>
  bx  lr    
 8002936:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002938:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800293c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002940:	20000080 	.word	0x20000080
  ldr r2, =_sidata
 8002944:	080099f4 	.word	0x080099f4
  ldr r2, =_sbss
 8002948:	20000080 	.word	0x20000080
  ldr r4, =_ebss
 800294c:	20000610 	.word	0x20000610

08002950 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002950:	e7fe      	b.n	8002950 <ADC_IRQHandler>
	...

08002954 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002954:	b580      	push	{r7, lr}
 8002956:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002958:	4b0e      	ldr	r3, [pc, #56]	; (8002994 <HAL_Init+0x40>)
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	4a0d      	ldr	r2, [pc, #52]	; (8002994 <HAL_Init+0x40>)
 800295e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002962:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002964:	4b0b      	ldr	r3, [pc, #44]	; (8002994 <HAL_Init+0x40>)
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	4a0a      	ldr	r2, [pc, #40]	; (8002994 <HAL_Init+0x40>)
 800296a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800296e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002970:	4b08      	ldr	r3, [pc, #32]	; (8002994 <HAL_Init+0x40>)
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	4a07      	ldr	r2, [pc, #28]	; (8002994 <HAL_Init+0x40>)
 8002976:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800297a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800297c:	2003      	movs	r0, #3
 800297e:	f000 f94f 	bl	8002c20 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002982:	2000      	movs	r0, #0
 8002984:	f000 f808 	bl	8002998 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002988:	f7ff fa66 	bl	8001e58 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800298c:	2300      	movs	r3, #0
}
 800298e:	4618      	mov	r0, r3
 8002990:	bd80      	pop	{r7, pc}
 8002992:	bf00      	nop
 8002994:	40023c00 	.word	0x40023c00

08002998 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002998:	b580      	push	{r7, lr}
 800299a:	b082      	sub	sp, #8
 800299c:	af00      	add	r7, sp, #0
 800299e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80029a0:	4b12      	ldr	r3, [pc, #72]	; (80029ec <HAL_InitTick+0x54>)
 80029a2:	681a      	ldr	r2, [r3, #0]
 80029a4:	4b12      	ldr	r3, [pc, #72]	; (80029f0 <HAL_InitTick+0x58>)
 80029a6:	781b      	ldrb	r3, [r3, #0]
 80029a8:	4619      	mov	r1, r3
 80029aa:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80029ae:	fbb3 f3f1 	udiv	r3, r3, r1
 80029b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80029b6:	4618      	mov	r0, r3
 80029b8:	f000 f996 	bl	8002ce8 <HAL_SYSTICK_Config>
 80029bc:	4603      	mov	r3, r0
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d001      	beq.n	80029c6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80029c2:	2301      	movs	r3, #1
 80029c4:	e00e      	b.n	80029e4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	2b0f      	cmp	r3, #15
 80029ca:	d80a      	bhi.n	80029e2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80029cc:	2200      	movs	r2, #0
 80029ce:	6879      	ldr	r1, [r7, #4]
 80029d0:	f04f 30ff 	mov.w	r0, #4294967295
 80029d4:	f000 f944 	bl	8002c60 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80029d8:	4a06      	ldr	r2, [pc, #24]	; (80029f4 <HAL_InitTick+0x5c>)
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80029de:	2300      	movs	r3, #0
 80029e0:	e000      	b.n	80029e4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80029e2:	2301      	movs	r3, #1
}
 80029e4:	4618      	mov	r0, r3
 80029e6:	3708      	adds	r7, #8
 80029e8:	46bd      	mov	sp, r7
 80029ea:	bd80      	pop	{r7, pc}
 80029ec:	20000010 	.word	0x20000010
 80029f0:	20000018 	.word	0x20000018
 80029f4:	20000014 	.word	0x20000014

080029f8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80029f8:	b480      	push	{r7}
 80029fa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80029fc:	4b06      	ldr	r3, [pc, #24]	; (8002a18 <HAL_IncTick+0x20>)
 80029fe:	781b      	ldrb	r3, [r3, #0]
 8002a00:	461a      	mov	r2, r3
 8002a02:	4b06      	ldr	r3, [pc, #24]	; (8002a1c <HAL_IncTick+0x24>)
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	4413      	add	r3, r2
 8002a08:	4a04      	ldr	r2, [pc, #16]	; (8002a1c <HAL_IncTick+0x24>)
 8002a0a:	6013      	str	r3, [r2, #0]
}
 8002a0c:	bf00      	nop
 8002a0e:	46bd      	mov	sp, r7
 8002a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a14:	4770      	bx	lr
 8002a16:	bf00      	nop
 8002a18:	20000018 	.word	0x20000018
 8002a1c:	200005fc 	.word	0x200005fc

08002a20 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002a20:	b480      	push	{r7}
 8002a22:	af00      	add	r7, sp, #0
  return uwTick;
 8002a24:	4b03      	ldr	r3, [pc, #12]	; (8002a34 <HAL_GetTick+0x14>)
 8002a26:	681b      	ldr	r3, [r3, #0]
}
 8002a28:	4618      	mov	r0, r3
 8002a2a:	46bd      	mov	sp, r7
 8002a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a30:	4770      	bx	lr
 8002a32:	bf00      	nop
 8002a34:	200005fc 	.word	0x200005fc

08002a38 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002a38:	b580      	push	{r7, lr}
 8002a3a:	b084      	sub	sp, #16
 8002a3c:	af00      	add	r7, sp, #0
 8002a3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002a40:	f7ff ffee 	bl	8002a20 <HAL_GetTick>
 8002a44:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002a4a:	68fb      	ldr	r3, [r7, #12]
 8002a4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a50:	d005      	beq.n	8002a5e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002a52:	4b0a      	ldr	r3, [pc, #40]	; (8002a7c <HAL_Delay+0x44>)
 8002a54:	781b      	ldrb	r3, [r3, #0]
 8002a56:	461a      	mov	r2, r3
 8002a58:	68fb      	ldr	r3, [r7, #12]
 8002a5a:	4413      	add	r3, r2
 8002a5c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002a5e:	bf00      	nop
 8002a60:	f7ff ffde 	bl	8002a20 <HAL_GetTick>
 8002a64:	4602      	mov	r2, r0
 8002a66:	68bb      	ldr	r3, [r7, #8]
 8002a68:	1ad3      	subs	r3, r2, r3
 8002a6a:	68fa      	ldr	r2, [r7, #12]
 8002a6c:	429a      	cmp	r2, r3
 8002a6e:	d8f7      	bhi.n	8002a60 <HAL_Delay+0x28>
  {
  }
}
 8002a70:	bf00      	nop
 8002a72:	bf00      	nop
 8002a74:	3710      	adds	r7, #16
 8002a76:	46bd      	mov	sp, r7
 8002a78:	bd80      	pop	{r7, pc}
 8002a7a:	bf00      	nop
 8002a7c:	20000018 	.word	0x20000018

08002a80 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002a80:	b480      	push	{r7}
 8002a82:	b085      	sub	sp, #20
 8002a84:	af00      	add	r7, sp, #0
 8002a86:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	f003 0307 	and.w	r3, r3, #7
 8002a8e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002a90:	4b0c      	ldr	r3, [pc, #48]	; (8002ac4 <__NVIC_SetPriorityGrouping+0x44>)
 8002a92:	68db      	ldr	r3, [r3, #12]
 8002a94:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002a96:	68ba      	ldr	r2, [r7, #8]
 8002a98:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002a9c:	4013      	ands	r3, r2
 8002a9e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002aa0:	68fb      	ldr	r3, [r7, #12]
 8002aa2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002aa4:	68bb      	ldr	r3, [r7, #8]
 8002aa6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002aa8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002aac:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002ab0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002ab2:	4a04      	ldr	r2, [pc, #16]	; (8002ac4 <__NVIC_SetPriorityGrouping+0x44>)
 8002ab4:	68bb      	ldr	r3, [r7, #8]
 8002ab6:	60d3      	str	r3, [r2, #12]
}
 8002ab8:	bf00      	nop
 8002aba:	3714      	adds	r7, #20
 8002abc:	46bd      	mov	sp, r7
 8002abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ac2:	4770      	bx	lr
 8002ac4:	e000ed00 	.word	0xe000ed00

08002ac8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002ac8:	b480      	push	{r7}
 8002aca:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002acc:	4b04      	ldr	r3, [pc, #16]	; (8002ae0 <__NVIC_GetPriorityGrouping+0x18>)
 8002ace:	68db      	ldr	r3, [r3, #12]
 8002ad0:	0a1b      	lsrs	r3, r3, #8
 8002ad2:	f003 0307 	and.w	r3, r3, #7
}
 8002ad6:	4618      	mov	r0, r3
 8002ad8:	46bd      	mov	sp, r7
 8002ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ade:	4770      	bx	lr
 8002ae0:	e000ed00 	.word	0xe000ed00

08002ae4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002ae4:	b480      	push	{r7}
 8002ae6:	b083      	sub	sp, #12
 8002ae8:	af00      	add	r7, sp, #0
 8002aea:	4603      	mov	r3, r0
 8002aec:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002aee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	db0b      	blt.n	8002b0e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002af6:	79fb      	ldrb	r3, [r7, #7]
 8002af8:	f003 021f 	and.w	r2, r3, #31
 8002afc:	4907      	ldr	r1, [pc, #28]	; (8002b1c <__NVIC_EnableIRQ+0x38>)
 8002afe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b02:	095b      	lsrs	r3, r3, #5
 8002b04:	2001      	movs	r0, #1
 8002b06:	fa00 f202 	lsl.w	r2, r0, r2
 8002b0a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002b0e:	bf00      	nop
 8002b10:	370c      	adds	r7, #12
 8002b12:	46bd      	mov	sp, r7
 8002b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b18:	4770      	bx	lr
 8002b1a:	bf00      	nop
 8002b1c:	e000e100 	.word	0xe000e100

08002b20 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002b20:	b480      	push	{r7}
 8002b22:	b083      	sub	sp, #12
 8002b24:	af00      	add	r7, sp, #0
 8002b26:	4603      	mov	r3, r0
 8002b28:	6039      	str	r1, [r7, #0]
 8002b2a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002b2c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	db0a      	blt.n	8002b4a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002b34:	683b      	ldr	r3, [r7, #0]
 8002b36:	b2da      	uxtb	r2, r3
 8002b38:	490c      	ldr	r1, [pc, #48]	; (8002b6c <__NVIC_SetPriority+0x4c>)
 8002b3a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b3e:	0112      	lsls	r2, r2, #4
 8002b40:	b2d2      	uxtb	r2, r2
 8002b42:	440b      	add	r3, r1
 8002b44:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002b48:	e00a      	b.n	8002b60 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002b4a:	683b      	ldr	r3, [r7, #0]
 8002b4c:	b2da      	uxtb	r2, r3
 8002b4e:	4908      	ldr	r1, [pc, #32]	; (8002b70 <__NVIC_SetPriority+0x50>)
 8002b50:	79fb      	ldrb	r3, [r7, #7]
 8002b52:	f003 030f 	and.w	r3, r3, #15
 8002b56:	3b04      	subs	r3, #4
 8002b58:	0112      	lsls	r2, r2, #4
 8002b5a:	b2d2      	uxtb	r2, r2
 8002b5c:	440b      	add	r3, r1
 8002b5e:	761a      	strb	r2, [r3, #24]
}
 8002b60:	bf00      	nop
 8002b62:	370c      	adds	r7, #12
 8002b64:	46bd      	mov	sp, r7
 8002b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b6a:	4770      	bx	lr
 8002b6c:	e000e100 	.word	0xe000e100
 8002b70:	e000ed00 	.word	0xe000ed00

08002b74 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002b74:	b480      	push	{r7}
 8002b76:	b089      	sub	sp, #36	; 0x24
 8002b78:	af00      	add	r7, sp, #0
 8002b7a:	60f8      	str	r0, [r7, #12]
 8002b7c:	60b9      	str	r1, [r7, #8]
 8002b7e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002b80:	68fb      	ldr	r3, [r7, #12]
 8002b82:	f003 0307 	and.w	r3, r3, #7
 8002b86:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002b88:	69fb      	ldr	r3, [r7, #28]
 8002b8a:	f1c3 0307 	rsb	r3, r3, #7
 8002b8e:	2b04      	cmp	r3, #4
 8002b90:	bf28      	it	cs
 8002b92:	2304      	movcs	r3, #4
 8002b94:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002b96:	69fb      	ldr	r3, [r7, #28]
 8002b98:	3304      	adds	r3, #4
 8002b9a:	2b06      	cmp	r3, #6
 8002b9c:	d902      	bls.n	8002ba4 <NVIC_EncodePriority+0x30>
 8002b9e:	69fb      	ldr	r3, [r7, #28]
 8002ba0:	3b03      	subs	r3, #3
 8002ba2:	e000      	b.n	8002ba6 <NVIC_EncodePriority+0x32>
 8002ba4:	2300      	movs	r3, #0
 8002ba6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002ba8:	f04f 32ff 	mov.w	r2, #4294967295
 8002bac:	69bb      	ldr	r3, [r7, #24]
 8002bae:	fa02 f303 	lsl.w	r3, r2, r3
 8002bb2:	43da      	mvns	r2, r3
 8002bb4:	68bb      	ldr	r3, [r7, #8]
 8002bb6:	401a      	ands	r2, r3
 8002bb8:	697b      	ldr	r3, [r7, #20]
 8002bba:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002bbc:	f04f 31ff 	mov.w	r1, #4294967295
 8002bc0:	697b      	ldr	r3, [r7, #20]
 8002bc2:	fa01 f303 	lsl.w	r3, r1, r3
 8002bc6:	43d9      	mvns	r1, r3
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002bcc:	4313      	orrs	r3, r2
         );
}
 8002bce:	4618      	mov	r0, r3
 8002bd0:	3724      	adds	r7, #36	; 0x24
 8002bd2:	46bd      	mov	sp, r7
 8002bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bd8:	4770      	bx	lr
	...

08002bdc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002bdc:	b580      	push	{r7, lr}
 8002bde:	b082      	sub	sp, #8
 8002be0:	af00      	add	r7, sp, #0
 8002be2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	3b01      	subs	r3, #1
 8002be8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002bec:	d301      	bcc.n	8002bf2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002bee:	2301      	movs	r3, #1
 8002bf0:	e00f      	b.n	8002c12 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002bf2:	4a0a      	ldr	r2, [pc, #40]	; (8002c1c <SysTick_Config+0x40>)
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	3b01      	subs	r3, #1
 8002bf8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002bfa:	210f      	movs	r1, #15
 8002bfc:	f04f 30ff 	mov.w	r0, #4294967295
 8002c00:	f7ff ff8e 	bl	8002b20 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002c04:	4b05      	ldr	r3, [pc, #20]	; (8002c1c <SysTick_Config+0x40>)
 8002c06:	2200      	movs	r2, #0
 8002c08:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002c0a:	4b04      	ldr	r3, [pc, #16]	; (8002c1c <SysTick_Config+0x40>)
 8002c0c:	2207      	movs	r2, #7
 8002c0e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002c10:	2300      	movs	r3, #0
}
 8002c12:	4618      	mov	r0, r3
 8002c14:	3708      	adds	r7, #8
 8002c16:	46bd      	mov	sp, r7
 8002c18:	bd80      	pop	{r7, pc}
 8002c1a:	bf00      	nop
 8002c1c:	e000e010 	.word	0xe000e010

08002c20 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002c20:	b580      	push	{r7, lr}
 8002c22:	b082      	sub	sp, #8
 8002c24:	af00      	add	r7, sp, #0
 8002c26:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	2b07      	cmp	r3, #7
 8002c2c:	d00f      	beq.n	8002c4e <HAL_NVIC_SetPriorityGrouping+0x2e>
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	2b06      	cmp	r3, #6
 8002c32:	d00c      	beq.n	8002c4e <HAL_NVIC_SetPriorityGrouping+0x2e>
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	2b05      	cmp	r3, #5
 8002c38:	d009      	beq.n	8002c4e <HAL_NVIC_SetPriorityGrouping+0x2e>
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	2b04      	cmp	r3, #4
 8002c3e:	d006      	beq.n	8002c4e <HAL_NVIC_SetPriorityGrouping+0x2e>
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	2b03      	cmp	r3, #3
 8002c44:	d003      	beq.n	8002c4e <HAL_NVIC_SetPriorityGrouping+0x2e>
 8002c46:	2192      	movs	r1, #146	; 0x92
 8002c48:	4804      	ldr	r0, [pc, #16]	; (8002c5c <HAL_NVIC_SetPriorityGrouping+0x3c>)
 8002c4a:	f7ff f8fa 	bl	8001e42 <assert_failed>
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002c4e:	6878      	ldr	r0, [r7, #4]
 8002c50:	f7ff ff16 	bl	8002a80 <__NVIC_SetPriorityGrouping>
}
 8002c54:	bf00      	nop
 8002c56:	3708      	adds	r7, #8
 8002c58:	46bd      	mov	sp, r7
 8002c5a:	bd80      	pop	{r7, pc}
 8002c5c:	08009704 	.word	0x08009704

08002c60 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002c60:	b580      	push	{r7, lr}
 8002c62:	b086      	sub	sp, #24
 8002c64:	af00      	add	r7, sp, #0
 8002c66:	4603      	mov	r3, r0
 8002c68:	60b9      	str	r1, [r7, #8]
 8002c6a:	607a      	str	r2, [r7, #4]
 8002c6c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002c6e:	2300      	movs	r3, #0
 8002c70:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	2b0f      	cmp	r3, #15
 8002c76:	d903      	bls.n	8002c80 <HAL_NVIC_SetPriority+0x20>
 8002c78:	21aa      	movs	r1, #170	; 0xaa
 8002c7a:	480e      	ldr	r0, [pc, #56]	; (8002cb4 <HAL_NVIC_SetPriority+0x54>)
 8002c7c:	f7ff f8e1 	bl	8001e42 <assert_failed>
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 8002c80:	68bb      	ldr	r3, [r7, #8]
 8002c82:	2b0f      	cmp	r3, #15
 8002c84:	d903      	bls.n	8002c8e <HAL_NVIC_SetPriority+0x2e>
 8002c86:	21ab      	movs	r1, #171	; 0xab
 8002c88:	480a      	ldr	r0, [pc, #40]	; (8002cb4 <HAL_NVIC_SetPriority+0x54>)
 8002c8a:	f7ff f8da 	bl	8001e42 <assert_failed>
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002c8e:	f7ff ff1b 	bl	8002ac8 <__NVIC_GetPriorityGrouping>
 8002c92:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002c94:	687a      	ldr	r2, [r7, #4]
 8002c96:	68b9      	ldr	r1, [r7, #8]
 8002c98:	6978      	ldr	r0, [r7, #20]
 8002c9a:	f7ff ff6b 	bl	8002b74 <NVIC_EncodePriority>
 8002c9e:	4602      	mov	r2, r0
 8002ca0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002ca4:	4611      	mov	r1, r2
 8002ca6:	4618      	mov	r0, r3
 8002ca8:	f7ff ff3a 	bl	8002b20 <__NVIC_SetPriority>
}
 8002cac:	bf00      	nop
 8002cae:	3718      	adds	r7, #24
 8002cb0:	46bd      	mov	sp, r7
 8002cb2:	bd80      	pop	{r7, pc}
 8002cb4:	08009704 	.word	0x08009704

08002cb8 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002cb8:	b580      	push	{r7, lr}
 8002cba:	b082      	sub	sp, #8
 8002cbc:	af00      	add	r7, sp, #0
 8002cbe:	4603      	mov	r3, r0
 8002cc0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 8002cc2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	da03      	bge.n	8002cd2 <HAL_NVIC_EnableIRQ+0x1a>
 8002cca:	21be      	movs	r1, #190	; 0xbe
 8002ccc:	4805      	ldr	r0, [pc, #20]	; (8002ce4 <HAL_NVIC_EnableIRQ+0x2c>)
 8002cce:	f7ff f8b8 	bl	8001e42 <assert_failed>
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002cd2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002cd6:	4618      	mov	r0, r3
 8002cd8:	f7ff ff04 	bl	8002ae4 <__NVIC_EnableIRQ>
}
 8002cdc:	bf00      	nop
 8002cde:	3708      	adds	r7, #8
 8002ce0:	46bd      	mov	sp, r7
 8002ce2:	bd80      	pop	{r7, pc}
 8002ce4:	08009704 	.word	0x08009704

08002ce8 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002ce8:	b580      	push	{r7, lr}
 8002cea:	b082      	sub	sp, #8
 8002cec:	af00      	add	r7, sp, #0
 8002cee:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002cf0:	6878      	ldr	r0, [r7, #4]
 8002cf2:	f7ff ff73 	bl	8002bdc <SysTick_Config>
 8002cf6:	4603      	mov	r3, r0
}
 8002cf8:	4618      	mov	r0, r3
 8002cfa:	3708      	adds	r7, #8
 8002cfc:	46bd      	mov	sp, r7
 8002cfe:	bd80      	pop	{r7, pc}

08002d00 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002d00:	b580      	push	{r7, lr}
 8002d02:	b086      	sub	sp, #24
 8002d04:	af00      	add	r7, sp, #0
 8002d06:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002d08:	2300      	movs	r3, #0
 8002d0a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002d0c:	f7ff fe88 	bl	8002a20 <HAL_GetTick>
 8002d10:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d101      	bne.n	8002d1c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002d18:	2301      	movs	r3, #1
 8002d1a:	e204      	b.n	8003126 <HAL_DMA_Init+0x426>
  }

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	4a97      	ldr	r2, [pc, #604]	; (8002f80 <HAL_DMA_Init+0x280>)
 8002d22:	4293      	cmp	r3, r2
 8002d24:	d04e      	beq.n	8002dc4 <HAL_DMA_Init+0xc4>
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	4a96      	ldr	r2, [pc, #600]	; (8002f84 <HAL_DMA_Init+0x284>)
 8002d2c:	4293      	cmp	r3, r2
 8002d2e:	d049      	beq.n	8002dc4 <HAL_DMA_Init+0xc4>
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	4a94      	ldr	r2, [pc, #592]	; (8002f88 <HAL_DMA_Init+0x288>)
 8002d36:	4293      	cmp	r3, r2
 8002d38:	d044      	beq.n	8002dc4 <HAL_DMA_Init+0xc4>
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	4a93      	ldr	r2, [pc, #588]	; (8002f8c <HAL_DMA_Init+0x28c>)
 8002d40:	4293      	cmp	r3, r2
 8002d42:	d03f      	beq.n	8002dc4 <HAL_DMA_Init+0xc4>
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	4a91      	ldr	r2, [pc, #580]	; (8002f90 <HAL_DMA_Init+0x290>)
 8002d4a:	4293      	cmp	r3, r2
 8002d4c:	d03a      	beq.n	8002dc4 <HAL_DMA_Init+0xc4>
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	4a90      	ldr	r2, [pc, #576]	; (8002f94 <HAL_DMA_Init+0x294>)
 8002d54:	4293      	cmp	r3, r2
 8002d56:	d035      	beq.n	8002dc4 <HAL_DMA_Init+0xc4>
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	4a8e      	ldr	r2, [pc, #568]	; (8002f98 <HAL_DMA_Init+0x298>)
 8002d5e:	4293      	cmp	r3, r2
 8002d60:	d030      	beq.n	8002dc4 <HAL_DMA_Init+0xc4>
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	4a8d      	ldr	r2, [pc, #564]	; (8002f9c <HAL_DMA_Init+0x29c>)
 8002d68:	4293      	cmp	r3, r2
 8002d6a:	d02b      	beq.n	8002dc4 <HAL_DMA_Init+0xc4>
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	4a8b      	ldr	r2, [pc, #556]	; (8002fa0 <HAL_DMA_Init+0x2a0>)
 8002d72:	4293      	cmp	r3, r2
 8002d74:	d026      	beq.n	8002dc4 <HAL_DMA_Init+0xc4>
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	4a8a      	ldr	r2, [pc, #552]	; (8002fa4 <HAL_DMA_Init+0x2a4>)
 8002d7c:	4293      	cmp	r3, r2
 8002d7e:	d021      	beq.n	8002dc4 <HAL_DMA_Init+0xc4>
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	4a88      	ldr	r2, [pc, #544]	; (8002fa8 <HAL_DMA_Init+0x2a8>)
 8002d86:	4293      	cmp	r3, r2
 8002d88:	d01c      	beq.n	8002dc4 <HAL_DMA_Init+0xc4>
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	4a87      	ldr	r2, [pc, #540]	; (8002fac <HAL_DMA_Init+0x2ac>)
 8002d90:	4293      	cmp	r3, r2
 8002d92:	d017      	beq.n	8002dc4 <HAL_DMA_Init+0xc4>
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	4a85      	ldr	r2, [pc, #532]	; (8002fb0 <HAL_DMA_Init+0x2b0>)
 8002d9a:	4293      	cmp	r3, r2
 8002d9c:	d012      	beq.n	8002dc4 <HAL_DMA_Init+0xc4>
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	4a84      	ldr	r2, [pc, #528]	; (8002fb4 <HAL_DMA_Init+0x2b4>)
 8002da4:	4293      	cmp	r3, r2
 8002da6:	d00d      	beq.n	8002dc4 <HAL_DMA_Init+0xc4>
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	4a82      	ldr	r2, [pc, #520]	; (8002fb8 <HAL_DMA_Init+0x2b8>)
 8002dae:	4293      	cmp	r3, r2
 8002db0:	d008      	beq.n	8002dc4 <HAL_DMA_Init+0xc4>
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	4a81      	ldr	r2, [pc, #516]	; (8002fbc <HAL_DMA_Init+0x2bc>)
 8002db8:	4293      	cmp	r3, r2
 8002dba:	d003      	beq.n	8002dc4 <HAL_DMA_Init+0xc4>
 8002dbc:	21b8      	movs	r1, #184	; 0xb8
 8002dbe:	4880      	ldr	r0, [pc, #512]	; (8002fc0 <HAL_DMA_Init+0x2c0>)
 8002dc0:	f7ff f83f 	bl	8001e42 <assert_failed>
  assert_param(IS_DMA_CHANNEL(hdma->Init.Channel));
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	685b      	ldr	r3, [r3, #4]
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	d026      	beq.n	8002e1a <HAL_DMA_Init+0x11a>
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	685b      	ldr	r3, [r3, #4]
 8002dd0:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002dd4:	d021      	beq.n	8002e1a <HAL_DMA_Init+0x11a>
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	685b      	ldr	r3, [r3, #4]
 8002dda:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002dde:	d01c      	beq.n	8002e1a <HAL_DMA_Init+0x11a>
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	685b      	ldr	r3, [r3, #4]
 8002de4:	f1b3 6fc0 	cmp.w	r3, #100663296	; 0x6000000
 8002de8:	d017      	beq.n	8002e1a <HAL_DMA_Init+0x11a>
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	685b      	ldr	r3, [r3, #4]
 8002dee:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002df2:	d012      	beq.n	8002e1a <HAL_DMA_Init+0x11a>
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	685b      	ldr	r3, [r3, #4]
 8002df8:	f1b3 6f20 	cmp.w	r3, #167772160	; 0xa000000
 8002dfc:	d00d      	beq.n	8002e1a <HAL_DMA_Init+0x11a>
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	685b      	ldr	r3, [r3, #4]
 8002e02:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8002e06:	d008      	beq.n	8002e1a <HAL_DMA_Init+0x11a>
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	685b      	ldr	r3, [r3, #4]
 8002e0c:	f1b3 6f60 	cmp.w	r3, #234881024	; 0xe000000
 8002e10:	d003      	beq.n	8002e1a <HAL_DMA_Init+0x11a>
 8002e12:	21b9      	movs	r1, #185	; 0xb9
 8002e14:	486a      	ldr	r0, [pc, #424]	; (8002fc0 <HAL_DMA_Init+0x2c0>)
 8002e16:	f7ff f814 	bl	8001e42 <assert_failed>
  assert_param(IS_DMA_DIRECTION(hdma->Init.Direction));
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	689b      	ldr	r3, [r3, #8]
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	d00b      	beq.n	8002e3a <HAL_DMA_Init+0x13a>
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	689b      	ldr	r3, [r3, #8]
 8002e26:	2b40      	cmp	r3, #64	; 0x40
 8002e28:	d007      	beq.n	8002e3a <HAL_DMA_Init+0x13a>
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	689b      	ldr	r3, [r3, #8]
 8002e2e:	2b80      	cmp	r3, #128	; 0x80
 8002e30:	d003      	beq.n	8002e3a <HAL_DMA_Init+0x13a>
 8002e32:	21ba      	movs	r1, #186	; 0xba
 8002e34:	4862      	ldr	r0, [pc, #392]	; (8002fc0 <HAL_DMA_Init+0x2c0>)
 8002e36:	f7ff f804 	bl	8001e42 <assert_failed>
  assert_param(IS_DMA_PERIPHERAL_INC_STATE(hdma->Init.PeriphInc));
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	68db      	ldr	r3, [r3, #12]
 8002e3e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002e42:	d007      	beq.n	8002e54 <HAL_DMA_Init+0x154>
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	68db      	ldr	r3, [r3, #12]
 8002e48:	2b00      	cmp	r3, #0
 8002e4a:	d003      	beq.n	8002e54 <HAL_DMA_Init+0x154>
 8002e4c:	21bb      	movs	r1, #187	; 0xbb
 8002e4e:	485c      	ldr	r0, [pc, #368]	; (8002fc0 <HAL_DMA_Init+0x2c0>)
 8002e50:	f7fe fff7 	bl	8001e42 <assert_failed>
  assert_param(IS_DMA_MEMORY_INC_STATE(hdma->Init.MemInc));
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	691b      	ldr	r3, [r3, #16]
 8002e58:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002e5c:	d007      	beq.n	8002e6e <HAL_DMA_Init+0x16e>
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	691b      	ldr	r3, [r3, #16]
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d003      	beq.n	8002e6e <HAL_DMA_Init+0x16e>
 8002e66:	21bc      	movs	r1, #188	; 0xbc
 8002e68:	4855      	ldr	r0, [pc, #340]	; (8002fc0 <HAL_DMA_Init+0x2c0>)
 8002e6a:	f7fe ffea 	bl	8001e42 <assert_failed>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	695b      	ldr	r3, [r3, #20]
 8002e72:	2b00      	cmp	r3, #0
 8002e74:	d00d      	beq.n	8002e92 <HAL_DMA_Init+0x192>
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	695b      	ldr	r3, [r3, #20]
 8002e7a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002e7e:	d008      	beq.n	8002e92 <HAL_DMA_Init+0x192>
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	695b      	ldr	r3, [r3, #20]
 8002e84:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002e88:	d003      	beq.n	8002e92 <HAL_DMA_Init+0x192>
 8002e8a:	21bd      	movs	r1, #189	; 0xbd
 8002e8c:	484c      	ldr	r0, [pc, #304]	; (8002fc0 <HAL_DMA_Init+0x2c0>)
 8002e8e:	f7fe ffd8 	bl	8001e42 <assert_failed>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	699b      	ldr	r3, [r3, #24]
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d00d      	beq.n	8002eb6 <HAL_DMA_Init+0x1b6>
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	699b      	ldr	r3, [r3, #24]
 8002e9e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002ea2:	d008      	beq.n	8002eb6 <HAL_DMA_Init+0x1b6>
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	699b      	ldr	r3, [r3, #24]
 8002ea8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002eac:	d003      	beq.n	8002eb6 <HAL_DMA_Init+0x1b6>
 8002eae:	21be      	movs	r1, #190	; 0xbe
 8002eb0:	4843      	ldr	r0, [pc, #268]	; (8002fc0 <HAL_DMA_Init+0x2c0>)
 8002eb2:	f7fe ffc6 	bl	8001e42 <assert_failed>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	69db      	ldr	r3, [r3, #28]
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d00c      	beq.n	8002ed8 <HAL_DMA_Init+0x1d8>
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	69db      	ldr	r3, [r3, #28]
 8002ec2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002ec6:	d007      	beq.n	8002ed8 <HAL_DMA_Init+0x1d8>
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	69db      	ldr	r3, [r3, #28]
 8002ecc:	2b20      	cmp	r3, #32
 8002ece:	d003      	beq.n	8002ed8 <HAL_DMA_Init+0x1d8>
 8002ed0:	21bf      	movs	r1, #191	; 0xbf
 8002ed2:	483b      	ldr	r0, [pc, #236]	; (8002fc0 <HAL_DMA_Init+0x2c0>)
 8002ed4:	f7fe ffb5 	bl	8001e42 <assert_failed>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	6a1b      	ldr	r3, [r3, #32]
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	d012      	beq.n	8002f06 <HAL_DMA_Init+0x206>
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	6a1b      	ldr	r3, [r3, #32]
 8002ee4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002ee8:	d00d      	beq.n	8002f06 <HAL_DMA_Init+0x206>
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	6a1b      	ldr	r3, [r3, #32]
 8002eee:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002ef2:	d008      	beq.n	8002f06 <HAL_DMA_Init+0x206>
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	6a1b      	ldr	r3, [r3, #32]
 8002ef8:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8002efc:	d003      	beq.n	8002f06 <HAL_DMA_Init+0x206>
 8002efe:	21c0      	movs	r1, #192	; 0xc0
 8002f00:	482f      	ldr	r0, [pc, #188]	; (8002fc0 <HAL_DMA_Init+0x2c0>)
 8002f02:	f7fe ff9e 	bl	8001e42 <assert_failed>
  assert_param(IS_DMA_FIFO_MODE_STATE(hdma->Init.FIFOMode));
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f0a:	2b00      	cmp	r3, #0
 8002f0c:	d007      	beq.n	8002f1e <HAL_DMA_Init+0x21e>
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f12:	2b04      	cmp	r3, #4
 8002f14:	d003      	beq.n	8002f1e <HAL_DMA_Init+0x21e>
 8002f16:	21c1      	movs	r1, #193	; 0xc1
 8002f18:	4829      	ldr	r0, [pc, #164]	; (8002fc0 <HAL_DMA_Init+0x2c0>)
 8002f1a:	f7fe ff92 	bl	8001e42 <assert_failed>
  /* Check the memory burst, peripheral burst and FIFO threshold parameters only
     when FIFO mode is enabled */
  if(hdma->Init.FIFOMode != DMA_FIFOMODE_DISABLE)
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	d065      	beq.n	8002ff2 <HAL_DMA_Init+0x2f2>
  {
    assert_param(IS_DMA_FIFO_THRESHOLD(hdma->Init.FIFOThreshold));
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d00f      	beq.n	8002f4e <HAL_DMA_Init+0x24e>
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f32:	2b01      	cmp	r3, #1
 8002f34:	d00b      	beq.n	8002f4e <HAL_DMA_Init+0x24e>
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f3a:	2b02      	cmp	r3, #2
 8002f3c:	d007      	beq.n	8002f4e <HAL_DMA_Init+0x24e>
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f42:	2b03      	cmp	r3, #3
 8002f44:	d003      	beq.n	8002f4e <HAL_DMA_Init+0x24e>
 8002f46:	21c6      	movs	r1, #198	; 0xc6
 8002f48:	481d      	ldr	r0, [pc, #116]	; (8002fc0 <HAL_DMA_Init+0x2c0>)
 8002f4a:	f7fe ff7a 	bl	8001e42 <assert_failed>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	d036      	beq.n	8002fc4 <HAL_DMA_Init+0x2c4>
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f5a:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8002f5e:	d031      	beq.n	8002fc4 <HAL_DMA_Init+0x2c4>
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f64:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002f68:	d02c      	beq.n	8002fc4 <HAL_DMA_Init+0x2c4>
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f6e:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002f72:	d027      	beq.n	8002fc4 <HAL_DMA_Init+0x2c4>
 8002f74:	21c7      	movs	r1, #199	; 0xc7
 8002f76:	4812      	ldr	r0, [pc, #72]	; (8002fc0 <HAL_DMA_Init+0x2c0>)
 8002f78:	f7fe ff63 	bl	8001e42 <assert_failed>
 8002f7c:	e022      	b.n	8002fc4 <HAL_DMA_Init+0x2c4>
 8002f7e:	bf00      	nop
 8002f80:	40026010 	.word	0x40026010
 8002f84:	40026028 	.word	0x40026028
 8002f88:	40026040 	.word	0x40026040
 8002f8c:	40026058 	.word	0x40026058
 8002f90:	40026070 	.word	0x40026070
 8002f94:	40026088 	.word	0x40026088
 8002f98:	400260a0 	.word	0x400260a0
 8002f9c:	400260b8 	.word	0x400260b8
 8002fa0:	40026410 	.word	0x40026410
 8002fa4:	40026428 	.word	0x40026428
 8002fa8:	40026440 	.word	0x40026440
 8002fac:	40026458 	.word	0x40026458
 8002fb0:	40026470 	.word	0x40026470
 8002fb4:	40026488 	.word	0x40026488
 8002fb8:	400264a0 	.word	0x400264a0
 8002fbc:	400264b8 	.word	0x400264b8
 8002fc0:	08009740 	.word	0x08009740
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fc8:	2b00      	cmp	r3, #0
 8002fca:	d012      	beq.n	8002ff2 <HAL_DMA_Init+0x2f2>
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fd0:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8002fd4:	d00d      	beq.n	8002ff2 <HAL_DMA_Init+0x2f2>
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fda:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002fde:	d008      	beq.n	8002ff2 <HAL_DMA_Init+0x2f2>
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fe4:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8002fe8:	d003      	beq.n	8002ff2 <HAL_DMA_Init+0x2f2>
 8002fea:	21c8      	movs	r1, #200	; 0xc8
 8002fec:	4850      	ldr	r0, [pc, #320]	; (8003130 <HAL_DMA_Init+0x430>)
 8002fee:	f7fe ff28 	bl	8001e42 <assert_failed>
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	2202      	movs	r2, #2
 8002ff6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	2200      	movs	r2, #0
 8002ffe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	681a      	ldr	r2, [r3, #0]
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	f022 0201 	bic.w	r2, r2, #1
 8003010:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003012:	e00f      	b.n	8003034 <HAL_DMA_Init+0x334>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003014:	f7ff fd04 	bl	8002a20 <HAL_GetTick>
 8003018:	4602      	mov	r2, r0
 800301a:	693b      	ldr	r3, [r7, #16]
 800301c:	1ad3      	subs	r3, r2, r3
 800301e:	2b05      	cmp	r3, #5
 8003020:	d908      	bls.n	8003034 <HAL_DMA_Init+0x334>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	2220      	movs	r2, #32
 8003026:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	2203      	movs	r2, #3
 800302c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8003030:	2303      	movs	r3, #3
 8003032:	e078      	b.n	8003126 <HAL_DMA_Init+0x426>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	f003 0301 	and.w	r3, r3, #1
 800303e:	2b00      	cmp	r3, #0
 8003040:	d1e8      	bne.n	8003014 <HAL_DMA_Init+0x314>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800304a:	697a      	ldr	r2, [r7, #20]
 800304c:	4b39      	ldr	r3, [pc, #228]	; (8003134 <HAL_DMA_Init+0x434>)
 800304e:	4013      	ands	r3, r2
 8003050:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	685a      	ldr	r2, [r3, #4]
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	689b      	ldr	r3, [r3, #8]
 800305a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003060:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	691b      	ldr	r3, [r3, #16]
 8003066:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800306c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	699b      	ldr	r3, [r3, #24]
 8003072:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003078:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	6a1b      	ldr	r3, [r3, #32]
 800307e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003080:	697a      	ldr	r2, [r7, #20]
 8003082:	4313      	orrs	r3, r2
 8003084:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800308a:	2b04      	cmp	r3, #4
 800308c:	d107      	bne.n	800309e <HAL_DMA_Init+0x39e>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003096:	4313      	orrs	r3, r2
 8003098:	697a      	ldr	r2, [r7, #20]
 800309a:	4313      	orrs	r3, r2
 800309c:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	697a      	ldr	r2, [r7, #20]
 80030a4:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	695b      	ldr	r3, [r3, #20]
 80030ac:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80030ae:	697b      	ldr	r3, [r7, #20]
 80030b0:	f023 0307 	bic.w	r3, r3, #7
 80030b4:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030ba:	697a      	ldr	r2, [r7, #20]
 80030bc:	4313      	orrs	r3, r2
 80030be:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030c4:	2b04      	cmp	r3, #4
 80030c6:	d117      	bne.n	80030f8 <HAL_DMA_Init+0x3f8>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030cc:	697a      	ldr	r2, [r7, #20]
 80030ce:	4313      	orrs	r3, r2
 80030d0:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d00e      	beq.n	80030f8 <HAL_DMA_Init+0x3f8>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80030da:	6878      	ldr	r0, [r7, #4]
 80030dc:	f000 fa7e 	bl	80035dc <DMA_CheckFifoParam>
 80030e0:	4603      	mov	r3, r0
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	d008      	beq.n	80030f8 <HAL_DMA_Init+0x3f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	2240      	movs	r2, #64	; 0x40
 80030ea:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	2201      	movs	r2, #1
 80030f0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80030f4:	2301      	movs	r3, #1
 80030f6:	e016      	b.n	8003126 <HAL_DMA_Init+0x426>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	697a      	ldr	r2, [r7, #20]
 80030fe:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003100:	6878      	ldr	r0, [r7, #4]
 8003102:	f000 fa35 	bl	8003570 <DMA_CalcBaseAndBitshift>
 8003106:	4603      	mov	r3, r0
 8003108:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800310e:	223f      	movs	r2, #63	; 0x3f
 8003110:	409a      	lsls	r2, r3
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	2200      	movs	r2, #0
 800311a:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	2201      	movs	r2, #1
 8003120:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8003124:	2300      	movs	r3, #0
}
 8003126:	4618      	mov	r0, r3
 8003128:	3718      	adds	r7, #24
 800312a:	46bd      	mov	sp, r7
 800312c:	bd80      	pop	{r7, pc}
 800312e:	bf00      	nop
 8003130:	08009740 	.word	0x08009740
 8003134:	f010803f 	.word	0xf010803f

08003138 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003138:	b580      	push	{r7, lr}
 800313a:	b084      	sub	sp, #16
 800313c:	af00      	add	r7, sp, #0
 800313e:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003144:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8003146:	f7ff fc6b 	bl	8002a20 <HAL_GetTick>
 800314a:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003152:	b2db      	uxtb	r3, r3
 8003154:	2b02      	cmp	r3, #2
 8003156:	d008      	beq.n	800316a <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	2280      	movs	r2, #128	; 0x80
 800315c:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	2200      	movs	r2, #0
 8003162:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8003166:	2301      	movs	r3, #1
 8003168:	e052      	b.n	8003210 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	681a      	ldr	r2, [r3, #0]
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	f022 0216 	bic.w	r2, r2, #22
 8003178:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	695a      	ldr	r2, [r3, #20]
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003188:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800318e:	2b00      	cmp	r3, #0
 8003190:	d103      	bne.n	800319a <HAL_DMA_Abort+0x62>
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003196:	2b00      	cmp	r3, #0
 8003198:	d007      	beq.n	80031aa <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	681a      	ldr	r2, [r3, #0]
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	f022 0208 	bic.w	r2, r2, #8
 80031a8:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	681a      	ldr	r2, [r3, #0]
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	f022 0201 	bic.w	r2, r2, #1
 80031b8:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80031ba:	e013      	b.n	80031e4 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80031bc:	f7ff fc30 	bl	8002a20 <HAL_GetTick>
 80031c0:	4602      	mov	r2, r0
 80031c2:	68bb      	ldr	r3, [r7, #8]
 80031c4:	1ad3      	subs	r3, r2, r3
 80031c6:	2b05      	cmp	r3, #5
 80031c8:	d90c      	bls.n	80031e4 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	2220      	movs	r2, #32
 80031ce:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	2203      	movs	r2, #3
 80031d4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	2200      	movs	r2, #0
 80031dc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 80031e0:	2303      	movs	r3, #3
 80031e2:	e015      	b.n	8003210 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	f003 0301 	and.w	r3, r3, #1
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d1e4      	bne.n	80031bc <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80031f6:	223f      	movs	r2, #63	; 0x3f
 80031f8:	409a      	lsls	r2, r3
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	2201      	movs	r2, #1
 8003202:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	2200      	movs	r2, #0
 800320a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 800320e:	2300      	movs	r3, #0
}
 8003210:	4618      	mov	r0, r3
 8003212:	3710      	adds	r7, #16
 8003214:	46bd      	mov	sp, r7
 8003216:	bd80      	pop	{r7, pc}

08003218 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003218:	b480      	push	{r7}
 800321a:	b083      	sub	sp, #12
 800321c:	af00      	add	r7, sp, #0
 800321e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003226:	b2db      	uxtb	r3, r3
 8003228:	2b02      	cmp	r3, #2
 800322a:	d004      	beq.n	8003236 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	2280      	movs	r2, #128	; 0x80
 8003230:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8003232:	2301      	movs	r3, #1
 8003234:	e00c      	b.n	8003250 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	2205      	movs	r2, #5
 800323a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	681a      	ldr	r2, [r3, #0]
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	f022 0201 	bic.w	r2, r2, #1
 800324c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800324e:	2300      	movs	r3, #0
}
 8003250:	4618      	mov	r0, r3
 8003252:	370c      	adds	r7, #12
 8003254:	46bd      	mov	sp, r7
 8003256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800325a:	4770      	bx	lr

0800325c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800325c:	b580      	push	{r7, lr}
 800325e:	b086      	sub	sp, #24
 8003260:	af00      	add	r7, sp, #0
 8003262:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003264:	2300      	movs	r3, #0
 8003266:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003268:	4b92      	ldr	r3, [pc, #584]	; (80034b4 <HAL_DMA_IRQHandler+0x258>)
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	4a92      	ldr	r2, [pc, #584]	; (80034b8 <HAL_DMA_IRQHandler+0x25c>)
 800326e:	fba2 2303 	umull	r2, r3, r2, r3
 8003272:	0a9b      	lsrs	r3, r3, #10
 8003274:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800327a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 800327c:	693b      	ldr	r3, [r7, #16]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003286:	2208      	movs	r2, #8
 8003288:	409a      	lsls	r2, r3
 800328a:	68fb      	ldr	r3, [r7, #12]
 800328c:	4013      	ands	r3, r2
 800328e:	2b00      	cmp	r3, #0
 8003290:	d01a      	beq.n	80032c8 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	f003 0304 	and.w	r3, r3, #4
 800329c:	2b00      	cmp	r3, #0
 800329e:	d013      	beq.n	80032c8 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	681a      	ldr	r2, [r3, #0]
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	f022 0204 	bic.w	r2, r2, #4
 80032ae:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80032b4:	2208      	movs	r2, #8
 80032b6:	409a      	lsls	r2, r3
 80032b8:	693b      	ldr	r3, [r7, #16]
 80032ba:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80032c0:	f043 0201 	orr.w	r2, r3, #1
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80032cc:	2201      	movs	r2, #1
 80032ce:	409a      	lsls	r2, r3
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	4013      	ands	r3, r2
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	d012      	beq.n	80032fe <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	695b      	ldr	r3, [r3, #20]
 80032de:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d00b      	beq.n	80032fe <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80032ea:	2201      	movs	r2, #1
 80032ec:	409a      	lsls	r2, r3
 80032ee:	693b      	ldr	r3, [r7, #16]
 80032f0:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80032f6:	f043 0202 	orr.w	r2, r3, #2
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003302:	2204      	movs	r2, #4
 8003304:	409a      	lsls	r2, r3
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	4013      	ands	r3, r2
 800330a:	2b00      	cmp	r3, #0
 800330c:	d012      	beq.n	8003334 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	f003 0302 	and.w	r3, r3, #2
 8003318:	2b00      	cmp	r3, #0
 800331a:	d00b      	beq.n	8003334 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003320:	2204      	movs	r2, #4
 8003322:	409a      	lsls	r2, r3
 8003324:	693b      	ldr	r3, [r7, #16]
 8003326:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800332c:	f043 0204 	orr.w	r2, r3, #4
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003338:	2210      	movs	r2, #16
 800333a:	409a      	lsls	r2, r3
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	4013      	ands	r3, r2
 8003340:	2b00      	cmp	r3, #0
 8003342:	d043      	beq.n	80033cc <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	f003 0308 	and.w	r3, r3, #8
 800334e:	2b00      	cmp	r3, #0
 8003350:	d03c      	beq.n	80033cc <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003356:	2210      	movs	r2, #16
 8003358:	409a      	lsls	r2, r3
 800335a:	693b      	ldr	r3, [r7, #16]
 800335c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003368:	2b00      	cmp	r3, #0
 800336a:	d018      	beq.n	800339e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003376:	2b00      	cmp	r3, #0
 8003378:	d108      	bne.n	800338c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800337e:	2b00      	cmp	r3, #0
 8003380:	d024      	beq.n	80033cc <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003386:	6878      	ldr	r0, [r7, #4]
 8003388:	4798      	blx	r3
 800338a:	e01f      	b.n	80033cc <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003390:	2b00      	cmp	r3, #0
 8003392:	d01b      	beq.n	80033cc <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003398:	6878      	ldr	r0, [r7, #4]
 800339a:	4798      	blx	r3
 800339c:	e016      	b.n	80033cc <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	d107      	bne.n	80033bc <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	681a      	ldr	r2, [r3, #0]
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	f022 0208 	bic.w	r2, r2, #8
 80033ba:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033c0:	2b00      	cmp	r3, #0
 80033c2:	d003      	beq.n	80033cc <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033c8:	6878      	ldr	r0, [r7, #4]
 80033ca:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80033d0:	2220      	movs	r2, #32
 80033d2:	409a      	lsls	r2, r3
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	4013      	ands	r3, r2
 80033d8:	2b00      	cmp	r3, #0
 80033da:	f000 808e 	beq.w	80034fa <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	f003 0310 	and.w	r3, r3, #16
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	f000 8086 	beq.w	80034fa <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80033f2:	2220      	movs	r2, #32
 80033f4:	409a      	lsls	r2, r3
 80033f6:	693b      	ldr	r3, [r7, #16]
 80033f8:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003400:	b2db      	uxtb	r3, r3
 8003402:	2b05      	cmp	r3, #5
 8003404:	d136      	bne.n	8003474 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	681a      	ldr	r2, [r3, #0]
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	f022 0216 	bic.w	r2, r2, #22
 8003414:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	695a      	ldr	r2, [r3, #20]
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003424:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800342a:	2b00      	cmp	r3, #0
 800342c:	d103      	bne.n	8003436 <HAL_DMA_IRQHandler+0x1da>
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003432:	2b00      	cmp	r3, #0
 8003434:	d007      	beq.n	8003446 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	681a      	ldr	r2, [r3, #0]
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	f022 0208 	bic.w	r2, r2, #8
 8003444:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800344a:	223f      	movs	r2, #63	; 0x3f
 800344c:	409a      	lsls	r2, r3
 800344e:	693b      	ldr	r3, [r7, #16]
 8003450:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	2201      	movs	r2, #1
 8003456:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	2200      	movs	r2, #0
 800345e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003466:	2b00      	cmp	r3, #0
 8003468:	d07d      	beq.n	8003566 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800346e:	6878      	ldr	r0, [r7, #4]
 8003470:	4798      	blx	r3
        }
        return;
 8003472:	e078      	b.n	8003566 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800347e:	2b00      	cmp	r3, #0
 8003480:	d01c      	beq.n	80034bc <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800348c:	2b00      	cmp	r3, #0
 800348e:	d108      	bne.n	80034a2 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003494:	2b00      	cmp	r3, #0
 8003496:	d030      	beq.n	80034fa <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800349c:	6878      	ldr	r0, [r7, #4]
 800349e:	4798      	blx	r3
 80034a0:	e02b      	b.n	80034fa <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d027      	beq.n	80034fa <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80034ae:	6878      	ldr	r0, [r7, #4]
 80034b0:	4798      	blx	r3
 80034b2:	e022      	b.n	80034fa <HAL_DMA_IRQHandler+0x29e>
 80034b4:	20000010 	.word	0x20000010
 80034b8:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d10f      	bne.n	80034ea <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	681a      	ldr	r2, [r3, #0]
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	f022 0210 	bic.w	r2, r2, #16
 80034d8:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	2201      	movs	r2, #1
 80034de:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	2200      	movs	r2, #0
 80034e6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d003      	beq.n	80034fa <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80034f6:	6878      	ldr	r0, [r7, #4]
 80034f8:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80034fe:	2b00      	cmp	r3, #0
 8003500:	d032      	beq.n	8003568 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003506:	f003 0301 	and.w	r3, r3, #1
 800350a:	2b00      	cmp	r3, #0
 800350c:	d022      	beq.n	8003554 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	2205      	movs	r2, #5
 8003512:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	681a      	ldr	r2, [r3, #0]
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	f022 0201 	bic.w	r2, r2, #1
 8003524:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003526:	68bb      	ldr	r3, [r7, #8]
 8003528:	3301      	adds	r3, #1
 800352a:	60bb      	str	r3, [r7, #8]
 800352c:	697a      	ldr	r2, [r7, #20]
 800352e:	429a      	cmp	r2, r3
 8003530:	d307      	bcc.n	8003542 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	f003 0301 	and.w	r3, r3, #1
 800353c:	2b00      	cmp	r3, #0
 800353e:	d1f2      	bne.n	8003526 <HAL_DMA_IRQHandler+0x2ca>
 8003540:	e000      	b.n	8003544 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8003542:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	2201      	movs	r2, #1
 8003548:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	2200      	movs	r2, #0
 8003550:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003558:	2b00      	cmp	r3, #0
 800355a:	d005      	beq.n	8003568 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003560:	6878      	ldr	r0, [r7, #4]
 8003562:	4798      	blx	r3
 8003564:	e000      	b.n	8003568 <HAL_DMA_IRQHandler+0x30c>
        return;
 8003566:	bf00      	nop
    }
  }
}
 8003568:	3718      	adds	r7, #24
 800356a:	46bd      	mov	sp, r7
 800356c:	bd80      	pop	{r7, pc}
 800356e:	bf00      	nop

08003570 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003570:	b480      	push	{r7}
 8003572:	b085      	sub	sp, #20
 8003574:	af00      	add	r7, sp, #0
 8003576:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	b2db      	uxtb	r3, r3
 800357e:	3b10      	subs	r3, #16
 8003580:	4a14      	ldr	r2, [pc, #80]	; (80035d4 <DMA_CalcBaseAndBitshift+0x64>)
 8003582:	fba2 2303 	umull	r2, r3, r2, r3
 8003586:	091b      	lsrs	r3, r3, #4
 8003588:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800358a:	4a13      	ldr	r2, [pc, #76]	; (80035d8 <DMA_CalcBaseAndBitshift+0x68>)
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	4413      	add	r3, r2
 8003590:	781b      	ldrb	r3, [r3, #0]
 8003592:	461a      	mov	r2, r3
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	2b03      	cmp	r3, #3
 800359c:	d909      	bls.n	80035b2 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80035a6:	f023 0303 	bic.w	r3, r3, #3
 80035aa:	1d1a      	adds	r2, r3, #4
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	659a      	str	r2, [r3, #88]	; 0x58
 80035b0:	e007      	b.n	80035c2 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80035ba:	f023 0303 	bic.w	r3, r3, #3
 80035be:	687a      	ldr	r2, [r7, #4]
 80035c0:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80035c6:	4618      	mov	r0, r3
 80035c8:	3714      	adds	r7, #20
 80035ca:	46bd      	mov	sp, r7
 80035cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035d0:	4770      	bx	lr
 80035d2:	bf00      	nop
 80035d4:	aaaaaaab 	.word	0xaaaaaaab
 80035d8:	08009980 	.word	0x08009980

080035dc <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80035dc:	b480      	push	{r7}
 80035de:	b085      	sub	sp, #20
 80035e0:	af00      	add	r7, sp, #0
 80035e2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80035e4:	2300      	movs	r3, #0
 80035e6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80035ec:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	699b      	ldr	r3, [r3, #24]
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	d11f      	bne.n	8003636 <DMA_CheckFifoParam+0x5a>
 80035f6:	68bb      	ldr	r3, [r7, #8]
 80035f8:	2b03      	cmp	r3, #3
 80035fa:	d856      	bhi.n	80036aa <DMA_CheckFifoParam+0xce>
 80035fc:	a201      	add	r2, pc, #4	; (adr r2, 8003604 <DMA_CheckFifoParam+0x28>)
 80035fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003602:	bf00      	nop
 8003604:	08003615 	.word	0x08003615
 8003608:	08003627 	.word	0x08003627
 800360c:	08003615 	.word	0x08003615
 8003610:	080036ab 	.word	0x080036ab
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003618:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800361c:	2b00      	cmp	r3, #0
 800361e:	d046      	beq.n	80036ae <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003620:	2301      	movs	r3, #1
 8003622:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003624:	e043      	b.n	80036ae <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800362a:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800362e:	d140      	bne.n	80036b2 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003630:	2301      	movs	r3, #1
 8003632:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003634:	e03d      	b.n	80036b2 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	699b      	ldr	r3, [r3, #24]
 800363a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800363e:	d121      	bne.n	8003684 <DMA_CheckFifoParam+0xa8>
 8003640:	68bb      	ldr	r3, [r7, #8]
 8003642:	2b03      	cmp	r3, #3
 8003644:	d837      	bhi.n	80036b6 <DMA_CheckFifoParam+0xda>
 8003646:	a201      	add	r2, pc, #4	; (adr r2, 800364c <DMA_CheckFifoParam+0x70>)
 8003648:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800364c:	0800365d 	.word	0x0800365d
 8003650:	08003663 	.word	0x08003663
 8003654:	0800365d 	.word	0x0800365d
 8003658:	08003675 	.word	0x08003675
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800365c:	2301      	movs	r3, #1
 800365e:	73fb      	strb	r3, [r7, #15]
      break;
 8003660:	e030      	b.n	80036c4 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003666:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800366a:	2b00      	cmp	r3, #0
 800366c:	d025      	beq.n	80036ba <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800366e:	2301      	movs	r3, #1
 8003670:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003672:	e022      	b.n	80036ba <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003678:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800367c:	d11f      	bne.n	80036be <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800367e:	2301      	movs	r3, #1
 8003680:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003682:	e01c      	b.n	80036be <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003684:	68bb      	ldr	r3, [r7, #8]
 8003686:	2b02      	cmp	r3, #2
 8003688:	d903      	bls.n	8003692 <DMA_CheckFifoParam+0xb6>
 800368a:	68bb      	ldr	r3, [r7, #8]
 800368c:	2b03      	cmp	r3, #3
 800368e:	d003      	beq.n	8003698 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003690:	e018      	b.n	80036c4 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003692:	2301      	movs	r3, #1
 8003694:	73fb      	strb	r3, [r7, #15]
      break;
 8003696:	e015      	b.n	80036c4 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800369c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	d00e      	beq.n	80036c2 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80036a4:	2301      	movs	r3, #1
 80036a6:	73fb      	strb	r3, [r7, #15]
      break;
 80036a8:	e00b      	b.n	80036c2 <DMA_CheckFifoParam+0xe6>
      break;
 80036aa:	bf00      	nop
 80036ac:	e00a      	b.n	80036c4 <DMA_CheckFifoParam+0xe8>
      break;
 80036ae:	bf00      	nop
 80036b0:	e008      	b.n	80036c4 <DMA_CheckFifoParam+0xe8>
      break;
 80036b2:	bf00      	nop
 80036b4:	e006      	b.n	80036c4 <DMA_CheckFifoParam+0xe8>
      break;
 80036b6:	bf00      	nop
 80036b8:	e004      	b.n	80036c4 <DMA_CheckFifoParam+0xe8>
      break;
 80036ba:	bf00      	nop
 80036bc:	e002      	b.n	80036c4 <DMA_CheckFifoParam+0xe8>
      break;   
 80036be:	bf00      	nop
 80036c0:	e000      	b.n	80036c4 <DMA_CheckFifoParam+0xe8>
      break;
 80036c2:	bf00      	nop
    }
  } 
  
  return status; 
 80036c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80036c6:	4618      	mov	r0, r3
 80036c8:	3714      	adds	r7, #20
 80036ca:	46bd      	mov	sp, r7
 80036cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036d0:	4770      	bx	lr
 80036d2:	bf00      	nop

080036d4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80036d4:	b580      	push	{r7, lr}
 80036d6:	b088      	sub	sp, #32
 80036d8:	af00      	add	r7, sp, #0
 80036da:	6078      	str	r0, [r7, #4]
 80036dc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80036de:	2300      	movs	r3, #0
 80036e0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80036e2:	2300      	movs	r3, #0
 80036e4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80036e6:	2300      	movs	r3, #0
 80036e8:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	4a37      	ldr	r2, [pc, #220]	; (80037cc <HAL_GPIO_Init+0xf8>)
 80036ee:	4293      	cmp	r3, r2
 80036f0:	d01f      	beq.n	8003732 <HAL_GPIO_Init+0x5e>
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	4a36      	ldr	r2, [pc, #216]	; (80037d0 <HAL_GPIO_Init+0xfc>)
 80036f6:	4293      	cmp	r3, r2
 80036f8:	d01b      	beq.n	8003732 <HAL_GPIO_Init+0x5e>
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	4a35      	ldr	r2, [pc, #212]	; (80037d4 <HAL_GPIO_Init+0x100>)
 80036fe:	4293      	cmp	r3, r2
 8003700:	d017      	beq.n	8003732 <HAL_GPIO_Init+0x5e>
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	4a34      	ldr	r2, [pc, #208]	; (80037d8 <HAL_GPIO_Init+0x104>)
 8003706:	4293      	cmp	r3, r2
 8003708:	d013      	beq.n	8003732 <HAL_GPIO_Init+0x5e>
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	4a33      	ldr	r2, [pc, #204]	; (80037dc <HAL_GPIO_Init+0x108>)
 800370e:	4293      	cmp	r3, r2
 8003710:	d00f      	beq.n	8003732 <HAL_GPIO_Init+0x5e>
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	4a32      	ldr	r2, [pc, #200]	; (80037e0 <HAL_GPIO_Init+0x10c>)
 8003716:	4293      	cmp	r3, r2
 8003718:	d00b      	beq.n	8003732 <HAL_GPIO_Init+0x5e>
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	4a31      	ldr	r2, [pc, #196]	; (80037e4 <HAL_GPIO_Init+0x110>)
 800371e:	4293      	cmp	r3, r2
 8003720:	d007      	beq.n	8003732 <HAL_GPIO_Init+0x5e>
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	4a30      	ldr	r2, [pc, #192]	; (80037e8 <HAL_GPIO_Init+0x114>)
 8003726:	4293      	cmp	r3, r2
 8003728:	d003      	beq.n	8003732 <HAL_GPIO_Init+0x5e>
 800372a:	21ac      	movs	r1, #172	; 0xac
 800372c:	482f      	ldr	r0, [pc, #188]	; (80037ec <HAL_GPIO_Init+0x118>)
 800372e:	f7fe fb88 	bl	8001e42 <assert_failed>
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
 8003732:	683b      	ldr	r3, [r7, #0]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	b29b      	uxth	r3, r3
 8003738:	2b00      	cmp	r3, #0
 800373a:	d005      	beq.n	8003748 <HAL_GPIO_Init+0x74>
 800373c:	683b      	ldr	r3, [r7, #0]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	0c1b      	lsrs	r3, r3, #16
 8003742:	041b      	lsls	r3, r3, #16
 8003744:	2b00      	cmp	r3, #0
 8003746:	d003      	beq.n	8003750 <HAL_GPIO_Init+0x7c>
 8003748:	21ad      	movs	r1, #173	; 0xad
 800374a:	4828      	ldr	r0, [pc, #160]	; (80037ec <HAL_GPIO_Init+0x118>)
 800374c:	f7fe fb79 	bl	8001e42 <assert_failed>
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
 8003750:	683b      	ldr	r3, [r7, #0]
 8003752:	685b      	ldr	r3, [r3, #4]
 8003754:	2b00      	cmp	r3, #0
 8003756:	d035      	beq.n	80037c4 <HAL_GPIO_Init+0xf0>
 8003758:	683b      	ldr	r3, [r7, #0]
 800375a:	685b      	ldr	r3, [r3, #4]
 800375c:	2b01      	cmp	r3, #1
 800375e:	d031      	beq.n	80037c4 <HAL_GPIO_Init+0xf0>
 8003760:	683b      	ldr	r3, [r7, #0]
 8003762:	685b      	ldr	r3, [r3, #4]
 8003764:	2b11      	cmp	r3, #17
 8003766:	d02d      	beq.n	80037c4 <HAL_GPIO_Init+0xf0>
 8003768:	683b      	ldr	r3, [r7, #0]
 800376a:	685b      	ldr	r3, [r3, #4]
 800376c:	2b02      	cmp	r3, #2
 800376e:	d029      	beq.n	80037c4 <HAL_GPIO_Init+0xf0>
 8003770:	683b      	ldr	r3, [r7, #0]
 8003772:	685b      	ldr	r3, [r3, #4]
 8003774:	2b12      	cmp	r3, #18
 8003776:	d025      	beq.n	80037c4 <HAL_GPIO_Init+0xf0>
 8003778:	683b      	ldr	r3, [r7, #0]
 800377a:	685b      	ldr	r3, [r3, #4]
 800377c:	f5b3 1f88 	cmp.w	r3, #1114112	; 0x110000
 8003780:	d020      	beq.n	80037c4 <HAL_GPIO_Init+0xf0>
 8003782:	683b      	ldr	r3, [r7, #0]
 8003784:	685b      	ldr	r3, [r3, #4]
 8003786:	f5b3 1f04 	cmp.w	r3, #2162688	; 0x210000
 800378a:	d01b      	beq.n	80037c4 <HAL_GPIO_Init+0xf0>
 800378c:	683b      	ldr	r3, [r7, #0]
 800378e:	685b      	ldr	r3, [r3, #4]
 8003790:	f5b3 1f44 	cmp.w	r3, #3211264	; 0x310000
 8003794:	d016      	beq.n	80037c4 <HAL_GPIO_Init+0xf0>
 8003796:	683b      	ldr	r3, [r7, #0]
 8003798:	685b      	ldr	r3, [r3, #4]
 800379a:	f5b3 1f90 	cmp.w	r3, #1179648	; 0x120000
 800379e:	d011      	beq.n	80037c4 <HAL_GPIO_Init+0xf0>
 80037a0:	683b      	ldr	r3, [r7, #0]
 80037a2:	685b      	ldr	r3, [r3, #4]
 80037a4:	f5b3 1f08 	cmp.w	r3, #2228224	; 0x220000
 80037a8:	d00c      	beq.n	80037c4 <HAL_GPIO_Init+0xf0>
 80037aa:	683b      	ldr	r3, [r7, #0]
 80037ac:	685b      	ldr	r3, [r3, #4]
 80037ae:	f5b3 1f48 	cmp.w	r3, #3276800	; 0x320000
 80037b2:	d007      	beq.n	80037c4 <HAL_GPIO_Init+0xf0>
 80037b4:	683b      	ldr	r3, [r7, #0]
 80037b6:	685b      	ldr	r3, [r3, #4]
 80037b8:	2b03      	cmp	r3, #3
 80037ba:	d003      	beq.n	80037c4 <HAL_GPIO_Init+0xf0>
 80037bc:	21ae      	movs	r1, #174	; 0xae
 80037be:	480b      	ldr	r0, [pc, #44]	; (80037ec <HAL_GPIO_Init+0x118>)
 80037c0:	f7fe fb3f 	bl	8001e42 <assert_failed>

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80037c4:	2300      	movs	r3, #0
 80037c6:	61fb      	str	r3, [r7, #28]
 80037c8:	e289      	b.n	8003cde <HAL_GPIO_Init+0x60a>
 80037ca:	bf00      	nop
 80037cc:	40020000 	.word	0x40020000
 80037d0:	40020400 	.word	0x40020400
 80037d4:	40020800 	.word	0x40020800
 80037d8:	40020c00 	.word	0x40020c00
 80037dc:	40021000 	.word	0x40021000
 80037e0:	40021400 	.word	0x40021400
 80037e4:	40021800 	.word	0x40021800
 80037e8:	40021c00 	.word	0x40021c00
 80037ec:	08009778 	.word	0x08009778
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80037f0:	2201      	movs	r2, #1
 80037f2:	69fb      	ldr	r3, [r7, #28]
 80037f4:	fa02 f303 	lsl.w	r3, r2, r3
 80037f8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80037fa:	683b      	ldr	r3, [r7, #0]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	697a      	ldr	r2, [r7, #20]
 8003800:	4013      	ands	r3, r2
 8003802:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003804:	693a      	ldr	r2, [r7, #16]
 8003806:	697b      	ldr	r3, [r7, #20]
 8003808:	429a      	cmp	r2, r3
 800380a:	f040 8265 	bne.w	8003cd8 <HAL_GPIO_Init+0x604>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800380e:	683b      	ldr	r3, [r7, #0]
 8003810:	685b      	ldr	r3, [r3, #4]
 8003812:	f003 0303 	and.w	r3, r3, #3
 8003816:	2b01      	cmp	r3, #1
 8003818:	d005      	beq.n	8003826 <HAL_GPIO_Init+0x152>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800381a:	683b      	ldr	r3, [r7, #0]
 800381c:	685b      	ldr	r3, [r3, #4]
 800381e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003822:	2b02      	cmp	r3, #2
 8003824:	d144      	bne.n	80038b0 <HAL_GPIO_Init+0x1dc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 8003826:	683b      	ldr	r3, [r7, #0]
 8003828:	68db      	ldr	r3, [r3, #12]
 800382a:	2b00      	cmp	r3, #0
 800382c:	d00f      	beq.n	800384e <HAL_GPIO_Init+0x17a>
 800382e:	683b      	ldr	r3, [r7, #0]
 8003830:	68db      	ldr	r3, [r3, #12]
 8003832:	2b01      	cmp	r3, #1
 8003834:	d00b      	beq.n	800384e <HAL_GPIO_Init+0x17a>
 8003836:	683b      	ldr	r3, [r7, #0]
 8003838:	68db      	ldr	r3, [r3, #12]
 800383a:	2b02      	cmp	r3, #2
 800383c:	d007      	beq.n	800384e <HAL_GPIO_Init+0x17a>
 800383e:	683b      	ldr	r3, [r7, #0]
 8003840:	68db      	ldr	r3, [r3, #12]
 8003842:	2b03      	cmp	r3, #3
 8003844:	d003      	beq.n	800384e <HAL_GPIO_Init+0x17a>
 8003846:	21c0      	movs	r1, #192	; 0xc0
 8003848:	4831      	ldr	r0, [pc, #196]	; (8003910 <HAL_GPIO_Init+0x23c>)
 800384a:	f7fe fafa 	bl	8001e42 <assert_failed>
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	689b      	ldr	r3, [r3, #8]
 8003852:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003854:	69fb      	ldr	r3, [r7, #28]
 8003856:	005b      	lsls	r3, r3, #1
 8003858:	2203      	movs	r2, #3
 800385a:	fa02 f303 	lsl.w	r3, r2, r3
 800385e:	43db      	mvns	r3, r3
 8003860:	69ba      	ldr	r2, [r7, #24]
 8003862:	4013      	ands	r3, r2
 8003864:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003866:	683b      	ldr	r3, [r7, #0]
 8003868:	68da      	ldr	r2, [r3, #12]
 800386a:	69fb      	ldr	r3, [r7, #28]
 800386c:	005b      	lsls	r3, r3, #1
 800386e:	fa02 f303 	lsl.w	r3, r2, r3
 8003872:	69ba      	ldr	r2, [r7, #24]
 8003874:	4313      	orrs	r3, r2
 8003876:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	69ba      	ldr	r2, [r7, #24]
 800387c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	685b      	ldr	r3, [r3, #4]
 8003882:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003884:	2201      	movs	r2, #1
 8003886:	69fb      	ldr	r3, [r7, #28]
 8003888:	fa02 f303 	lsl.w	r3, r2, r3
 800388c:	43db      	mvns	r3, r3
 800388e:	69ba      	ldr	r2, [r7, #24]
 8003890:	4013      	ands	r3, r2
 8003892:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003894:	683b      	ldr	r3, [r7, #0]
 8003896:	685b      	ldr	r3, [r3, #4]
 8003898:	091b      	lsrs	r3, r3, #4
 800389a:	f003 0201 	and.w	r2, r3, #1
 800389e:	69fb      	ldr	r3, [r7, #28]
 80038a0:	fa02 f303 	lsl.w	r3, r2, r3
 80038a4:	69ba      	ldr	r2, [r7, #24]
 80038a6:	4313      	orrs	r3, r2
 80038a8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	69ba      	ldr	r2, [r7, #24]
 80038ae:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80038b0:	683b      	ldr	r3, [r7, #0]
 80038b2:	685b      	ldr	r3, [r3, #4]
 80038b4:	f003 0303 	and.w	r3, r3, #3
 80038b8:	2b03      	cmp	r3, #3
 80038ba:	d02b      	beq.n	8003914 <HAL_GPIO_Init+0x240>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
 80038bc:	683b      	ldr	r3, [r7, #0]
 80038be:	689b      	ldr	r3, [r3, #8]
 80038c0:	2b00      	cmp	r3, #0
 80038c2:	d00b      	beq.n	80038dc <HAL_GPIO_Init+0x208>
 80038c4:	683b      	ldr	r3, [r7, #0]
 80038c6:	689b      	ldr	r3, [r3, #8]
 80038c8:	2b01      	cmp	r3, #1
 80038ca:	d007      	beq.n	80038dc <HAL_GPIO_Init+0x208>
 80038cc:	683b      	ldr	r3, [r7, #0]
 80038ce:	689b      	ldr	r3, [r3, #8]
 80038d0:	2b02      	cmp	r3, #2
 80038d2:	d003      	beq.n	80038dc <HAL_GPIO_Init+0x208>
 80038d4:	21d1      	movs	r1, #209	; 0xd1
 80038d6:	480e      	ldr	r0, [pc, #56]	; (8003910 <HAL_GPIO_Init+0x23c>)
 80038d8:	f7fe fab3 	bl	8001e42 <assert_failed>
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	68db      	ldr	r3, [r3, #12]
 80038e0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80038e2:	69fb      	ldr	r3, [r7, #28]
 80038e4:	005b      	lsls	r3, r3, #1
 80038e6:	2203      	movs	r2, #3
 80038e8:	fa02 f303 	lsl.w	r3, r2, r3
 80038ec:	43db      	mvns	r3, r3
 80038ee:	69ba      	ldr	r2, [r7, #24]
 80038f0:	4013      	ands	r3, r2
 80038f2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80038f4:	683b      	ldr	r3, [r7, #0]
 80038f6:	689a      	ldr	r2, [r3, #8]
 80038f8:	69fb      	ldr	r3, [r7, #28]
 80038fa:	005b      	lsls	r3, r3, #1
 80038fc:	fa02 f303 	lsl.w	r3, r2, r3
 8003900:	69ba      	ldr	r2, [r7, #24]
 8003902:	4313      	orrs	r3, r2
 8003904:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	69ba      	ldr	r2, [r7, #24]
 800390a:	60da      	str	r2, [r3, #12]
 800390c:	e002      	b.n	8003914 <HAL_GPIO_Init+0x240>
 800390e:	bf00      	nop
 8003910:	08009778 	.word	0x08009778
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003914:	683b      	ldr	r3, [r7, #0]
 8003916:	685b      	ldr	r3, [r3, #4]
 8003918:	f003 0303 	and.w	r3, r3, #3
 800391c:	2b02      	cmp	r3, #2
 800391e:	f040 810c 	bne.w	8003b3a <HAL_GPIO_Init+0x466>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
 8003922:	683b      	ldr	r3, [r7, #0]
 8003924:	691b      	ldr	r3, [r3, #16]
 8003926:	2b00      	cmp	r3, #0
 8003928:	f000 80e3 	beq.w	8003af2 <HAL_GPIO_Init+0x41e>
 800392c:	683b      	ldr	r3, [r7, #0]
 800392e:	691b      	ldr	r3, [r3, #16]
 8003930:	2b09      	cmp	r3, #9
 8003932:	f000 80de 	beq.w	8003af2 <HAL_GPIO_Init+0x41e>
 8003936:	683b      	ldr	r3, [r7, #0]
 8003938:	691b      	ldr	r3, [r3, #16]
 800393a:	2b00      	cmp	r3, #0
 800393c:	f000 80d9 	beq.w	8003af2 <HAL_GPIO_Init+0x41e>
 8003940:	683b      	ldr	r3, [r7, #0]
 8003942:	691b      	ldr	r3, [r3, #16]
 8003944:	2b00      	cmp	r3, #0
 8003946:	f000 80d4 	beq.w	8003af2 <HAL_GPIO_Init+0x41e>
 800394a:	683b      	ldr	r3, [r7, #0]
 800394c:	691b      	ldr	r3, [r3, #16]
 800394e:	2b00      	cmp	r3, #0
 8003950:	f000 80cf 	beq.w	8003af2 <HAL_GPIO_Init+0x41e>
 8003954:	683b      	ldr	r3, [r7, #0]
 8003956:	691b      	ldr	r3, [r3, #16]
 8003958:	2b00      	cmp	r3, #0
 800395a:	f000 80ca 	beq.w	8003af2 <HAL_GPIO_Init+0x41e>
 800395e:	683b      	ldr	r3, [r7, #0]
 8003960:	691b      	ldr	r3, [r3, #16]
 8003962:	2b01      	cmp	r3, #1
 8003964:	f000 80c5 	beq.w	8003af2 <HAL_GPIO_Init+0x41e>
 8003968:	683b      	ldr	r3, [r7, #0]
 800396a:	691b      	ldr	r3, [r3, #16]
 800396c:	2b01      	cmp	r3, #1
 800396e:	f000 80c0 	beq.w	8003af2 <HAL_GPIO_Init+0x41e>
 8003972:	683b      	ldr	r3, [r7, #0]
 8003974:	691b      	ldr	r3, [r3, #16]
 8003976:	2b02      	cmp	r3, #2
 8003978:	f000 80bb 	beq.w	8003af2 <HAL_GPIO_Init+0x41e>
 800397c:	683b      	ldr	r3, [r7, #0]
 800397e:	691b      	ldr	r3, [r3, #16]
 8003980:	2b02      	cmp	r3, #2
 8003982:	f000 80b6 	beq.w	8003af2 <HAL_GPIO_Init+0x41e>
 8003986:	683b      	ldr	r3, [r7, #0]
 8003988:	691b      	ldr	r3, [r3, #16]
 800398a:	2b02      	cmp	r3, #2
 800398c:	f000 80b1 	beq.w	8003af2 <HAL_GPIO_Init+0x41e>
 8003990:	683b      	ldr	r3, [r7, #0]
 8003992:	691b      	ldr	r3, [r3, #16]
 8003994:	2b03      	cmp	r3, #3
 8003996:	f000 80ac 	beq.w	8003af2 <HAL_GPIO_Init+0x41e>
 800399a:	683b      	ldr	r3, [r7, #0]
 800399c:	691b      	ldr	r3, [r3, #16]
 800399e:	2b04      	cmp	r3, #4
 80039a0:	f000 80a7 	beq.w	8003af2 <HAL_GPIO_Init+0x41e>
 80039a4:	683b      	ldr	r3, [r7, #0]
 80039a6:	691b      	ldr	r3, [r3, #16]
 80039a8:	2b04      	cmp	r3, #4
 80039aa:	f000 80a2 	beq.w	8003af2 <HAL_GPIO_Init+0x41e>
 80039ae:	683b      	ldr	r3, [r7, #0]
 80039b0:	691b      	ldr	r3, [r3, #16]
 80039b2:	2b04      	cmp	r3, #4
 80039b4:	f000 809d 	beq.w	8003af2 <HAL_GPIO_Init+0x41e>
 80039b8:	683b      	ldr	r3, [r7, #0]
 80039ba:	691b      	ldr	r3, [r3, #16]
 80039bc:	2b05      	cmp	r3, #5
 80039be:	f000 8098 	beq.w	8003af2 <HAL_GPIO_Init+0x41e>
 80039c2:	683b      	ldr	r3, [r7, #0]
 80039c4:	691b      	ldr	r3, [r3, #16]
 80039c6:	2b05      	cmp	r3, #5
 80039c8:	f000 8093 	beq.w	8003af2 <HAL_GPIO_Init+0x41e>
 80039cc:	683b      	ldr	r3, [r7, #0]
 80039ce:	691b      	ldr	r3, [r3, #16]
 80039d0:	2b09      	cmp	r3, #9
 80039d2:	f000 808e 	beq.w	8003af2 <HAL_GPIO_Init+0x41e>
 80039d6:	683b      	ldr	r3, [r7, #0]
 80039d8:	691b      	ldr	r3, [r3, #16]
 80039da:	2b06      	cmp	r3, #6
 80039dc:	f000 8089 	beq.w	8003af2 <HAL_GPIO_Init+0x41e>
 80039e0:	683b      	ldr	r3, [r7, #0]
 80039e2:	691b      	ldr	r3, [r3, #16]
 80039e4:	2b09      	cmp	r3, #9
 80039e6:	f000 8084 	beq.w	8003af2 <HAL_GPIO_Init+0x41e>
 80039ea:	683b      	ldr	r3, [r7, #0]
 80039ec:	691b      	ldr	r3, [r3, #16]
 80039ee:	2b07      	cmp	r3, #7
 80039f0:	d07f      	beq.n	8003af2 <HAL_GPIO_Init+0x41e>
 80039f2:	683b      	ldr	r3, [r7, #0]
 80039f4:	691b      	ldr	r3, [r3, #16]
 80039f6:	2b07      	cmp	r3, #7
 80039f8:	d07b      	beq.n	8003af2 <HAL_GPIO_Init+0x41e>
 80039fa:	683b      	ldr	r3, [r7, #0]
 80039fc:	691b      	ldr	r3, [r3, #16]
 80039fe:	2b07      	cmp	r3, #7
 8003a00:	d077      	beq.n	8003af2 <HAL_GPIO_Init+0x41e>
 8003a02:	683b      	ldr	r3, [r7, #0]
 8003a04:	691b      	ldr	r3, [r3, #16]
 8003a06:	2b08      	cmp	r3, #8
 8003a08:	d073      	beq.n	8003af2 <HAL_GPIO_Init+0x41e>
 8003a0a:	683b      	ldr	r3, [r7, #0]
 8003a0c:	691b      	ldr	r3, [r3, #16]
 8003a0e:	2b08      	cmp	r3, #8
 8003a10:	d06f      	beq.n	8003af2 <HAL_GPIO_Init+0x41e>
 8003a12:	683b      	ldr	r3, [r7, #0]
 8003a14:	691b      	ldr	r3, [r3, #16]
 8003a16:	2b08      	cmp	r3, #8
 8003a18:	d06b      	beq.n	8003af2 <HAL_GPIO_Init+0x41e>
 8003a1a:	683b      	ldr	r3, [r7, #0]
 8003a1c:	691b      	ldr	r3, [r3, #16]
 8003a1e:	2b09      	cmp	r3, #9
 8003a20:	d067      	beq.n	8003af2 <HAL_GPIO_Init+0x41e>
 8003a22:	683b      	ldr	r3, [r7, #0]
 8003a24:	691b      	ldr	r3, [r3, #16]
 8003a26:	2b09      	cmp	r3, #9
 8003a28:	d063      	beq.n	8003af2 <HAL_GPIO_Init+0x41e>
 8003a2a:	683b      	ldr	r3, [r7, #0]
 8003a2c:	691b      	ldr	r3, [r3, #16]
 8003a2e:	2b0a      	cmp	r3, #10
 8003a30:	d05f      	beq.n	8003af2 <HAL_GPIO_Init+0x41e>
 8003a32:	683b      	ldr	r3, [r7, #0]
 8003a34:	691b      	ldr	r3, [r3, #16]
 8003a36:	2b0a      	cmp	r3, #10
 8003a38:	d05b      	beq.n	8003af2 <HAL_GPIO_Init+0x41e>
 8003a3a:	683b      	ldr	r3, [r7, #0]
 8003a3c:	691b      	ldr	r3, [r3, #16]
 8003a3e:	2b0b      	cmp	r3, #11
 8003a40:	d057      	beq.n	8003af2 <HAL_GPIO_Init+0x41e>
 8003a42:	683b      	ldr	r3, [r7, #0]
 8003a44:	691b      	ldr	r3, [r3, #16]
 8003a46:	2b0c      	cmp	r3, #12
 8003a48:	d053      	beq.n	8003af2 <HAL_GPIO_Init+0x41e>
 8003a4a:	683b      	ldr	r3, [r7, #0]
 8003a4c:	691b      	ldr	r3, [r3, #16]
 8003a4e:	2b0c      	cmp	r3, #12
 8003a50:	d04f      	beq.n	8003af2 <HAL_GPIO_Init+0x41e>
 8003a52:	683b      	ldr	r3, [r7, #0]
 8003a54:	691b      	ldr	r3, [r3, #16]
 8003a56:	2b0d      	cmp	r3, #13
 8003a58:	d04b      	beq.n	8003af2 <HAL_GPIO_Init+0x41e>
 8003a5a:	683b      	ldr	r3, [r7, #0]
 8003a5c:	691b      	ldr	r3, [r3, #16]
 8003a5e:	2b0f      	cmp	r3, #15
 8003a60:	d047      	beq.n	8003af2 <HAL_GPIO_Init+0x41e>
 8003a62:	683b      	ldr	r3, [r7, #0]
 8003a64:	691b      	ldr	r3, [r3, #16]
 8003a66:	2b05      	cmp	r3, #5
 8003a68:	d043      	beq.n	8003af2 <HAL_GPIO_Init+0x41e>
 8003a6a:	683b      	ldr	r3, [r7, #0]
 8003a6c:	691b      	ldr	r3, [r3, #16]
 8003a6e:	2b0c      	cmp	r3, #12
 8003a70:	d03f      	beq.n	8003af2 <HAL_GPIO_Init+0x41e>
 8003a72:	683b      	ldr	r3, [r7, #0]
 8003a74:	691b      	ldr	r3, [r3, #16]
 8003a76:	2b06      	cmp	r3, #6
 8003a78:	d03b      	beq.n	8003af2 <HAL_GPIO_Init+0x41e>
 8003a7a:	683b      	ldr	r3, [r7, #0]
 8003a7c:	691b      	ldr	r3, [r3, #16]
 8003a7e:	2b03      	cmp	r3, #3
 8003a80:	d037      	beq.n	8003af2 <HAL_GPIO_Init+0x41e>
 8003a82:	683b      	ldr	r3, [r7, #0]
 8003a84:	691b      	ldr	r3, [r3, #16]
 8003a86:	2b04      	cmp	r3, #4
 8003a88:	d033      	beq.n	8003af2 <HAL_GPIO_Init+0x41e>
 8003a8a:	683b      	ldr	r3, [r7, #0]
 8003a8c:	691b      	ldr	r3, [r3, #16]
 8003a8e:	2b05      	cmp	r3, #5
 8003a90:	d02f      	beq.n	8003af2 <HAL_GPIO_Init+0x41e>
 8003a92:	683b      	ldr	r3, [r7, #0]
 8003a94:	691b      	ldr	r3, [r3, #16]
 8003a96:	2b06      	cmp	r3, #6
 8003a98:	d02b      	beq.n	8003af2 <HAL_GPIO_Init+0x41e>
 8003a9a:	683b      	ldr	r3, [r7, #0]
 8003a9c:	691b      	ldr	r3, [r3, #16]
 8003a9e:	2b06      	cmp	r3, #6
 8003aa0:	d027      	beq.n	8003af2 <HAL_GPIO_Init+0x41e>
 8003aa2:	683b      	ldr	r3, [r7, #0]
 8003aa4:	691b      	ldr	r3, [r3, #16]
 8003aa6:	2b07      	cmp	r3, #7
 8003aa8:	d023      	beq.n	8003af2 <HAL_GPIO_Init+0x41e>
 8003aaa:	683b      	ldr	r3, [r7, #0]
 8003aac:	691b      	ldr	r3, [r3, #16]
 8003aae:	2b07      	cmp	r3, #7
 8003ab0:	d01f      	beq.n	8003af2 <HAL_GPIO_Init+0x41e>
 8003ab2:	683b      	ldr	r3, [r7, #0]
 8003ab4:	691b      	ldr	r3, [r3, #16]
 8003ab6:	2b07      	cmp	r3, #7
 8003ab8:	d01b      	beq.n	8003af2 <HAL_GPIO_Init+0x41e>
 8003aba:	683b      	ldr	r3, [r7, #0]
 8003abc:	691b      	ldr	r3, [r3, #16]
 8003abe:	2b07      	cmp	r3, #7
 8003ac0:	d017      	beq.n	8003af2 <HAL_GPIO_Init+0x41e>
 8003ac2:	683b      	ldr	r3, [r7, #0]
 8003ac4:	691b      	ldr	r3, [r3, #16]
 8003ac6:	2b08      	cmp	r3, #8
 8003ac8:	d013      	beq.n	8003af2 <HAL_GPIO_Init+0x41e>
 8003aca:	683b      	ldr	r3, [r7, #0]
 8003acc:	691b      	ldr	r3, [r3, #16]
 8003ace:	2b08      	cmp	r3, #8
 8003ad0:	d00f      	beq.n	8003af2 <HAL_GPIO_Init+0x41e>
 8003ad2:	683b      	ldr	r3, [r7, #0]
 8003ad4:	691b      	ldr	r3, [r3, #16]
 8003ad6:	2b09      	cmp	r3, #9
 8003ad8:	d00b      	beq.n	8003af2 <HAL_GPIO_Init+0x41e>
 8003ada:	683b      	ldr	r3, [r7, #0]
 8003adc:	691b      	ldr	r3, [r3, #16]
 8003ade:	2b0a      	cmp	r3, #10
 8003ae0:	d007      	beq.n	8003af2 <HAL_GPIO_Init+0x41e>
 8003ae2:	683b      	ldr	r3, [r7, #0]
 8003ae4:	691b      	ldr	r3, [r3, #16]
 8003ae6:	2b0a      	cmp	r3, #10
 8003ae8:	d003      	beq.n	8003af2 <HAL_GPIO_Init+0x41e>
 8003aea:	21de      	movs	r1, #222	; 0xde
 8003aec:	4880      	ldr	r0, [pc, #512]	; (8003cf0 <HAL_GPIO_Init+0x61c>)
 8003aee:	f7fe f9a8 	bl	8001e42 <assert_failed>
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003af2:	69fb      	ldr	r3, [r7, #28]
 8003af4:	08da      	lsrs	r2, r3, #3
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	3208      	adds	r2, #8
 8003afa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003afe:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003b00:	69fb      	ldr	r3, [r7, #28]
 8003b02:	f003 0307 	and.w	r3, r3, #7
 8003b06:	009b      	lsls	r3, r3, #2
 8003b08:	220f      	movs	r2, #15
 8003b0a:	fa02 f303 	lsl.w	r3, r2, r3
 8003b0e:	43db      	mvns	r3, r3
 8003b10:	69ba      	ldr	r2, [r7, #24]
 8003b12:	4013      	ands	r3, r2
 8003b14:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003b16:	683b      	ldr	r3, [r7, #0]
 8003b18:	691a      	ldr	r2, [r3, #16]
 8003b1a:	69fb      	ldr	r3, [r7, #28]
 8003b1c:	f003 0307 	and.w	r3, r3, #7
 8003b20:	009b      	lsls	r3, r3, #2
 8003b22:	fa02 f303 	lsl.w	r3, r2, r3
 8003b26:	69ba      	ldr	r2, [r7, #24]
 8003b28:	4313      	orrs	r3, r2
 8003b2a:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003b2c:	69fb      	ldr	r3, [r7, #28]
 8003b2e:	08da      	lsrs	r2, r3, #3
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	3208      	adds	r2, #8
 8003b34:	69b9      	ldr	r1, [r7, #24]
 8003b36:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003b40:	69fb      	ldr	r3, [r7, #28]
 8003b42:	005b      	lsls	r3, r3, #1
 8003b44:	2203      	movs	r2, #3
 8003b46:	fa02 f303 	lsl.w	r3, r2, r3
 8003b4a:	43db      	mvns	r3, r3
 8003b4c:	69ba      	ldr	r2, [r7, #24]
 8003b4e:	4013      	ands	r3, r2
 8003b50:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003b52:	683b      	ldr	r3, [r7, #0]
 8003b54:	685b      	ldr	r3, [r3, #4]
 8003b56:	f003 0203 	and.w	r2, r3, #3
 8003b5a:	69fb      	ldr	r3, [r7, #28]
 8003b5c:	005b      	lsls	r3, r3, #1
 8003b5e:	fa02 f303 	lsl.w	r3, r2, r3
 8003b62:	69ba      	ldr	r2, [r7, #24]
 8003b64:	4313      	orrs	r3, r2
 8003b66:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	69ba      	ldr	r2, [r7, #24]
 8003b6c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003b6e:	683b      	ldr	r3, [r7, #0]
 8003b70:	685b      	ldr	r3, [r3, #4]
 8003b72:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	f000 80ae 	beq.w	8003cd8 <HAL_GPIO_Init+0x604>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003b7c:	2300      	movs	r3, #0
 8003b7e:	60fb      	str	r3, [r7, #12]
 8003b80:	4b5c      	ldr	r3, [pc, #368]	; (8003cf4 <HAL_GPIO_Init+0x620>)
 8003b82:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b84:	4a5b      	ldr	r2, [pc, #364]	; (8003cf4 <HAL_GPIO_Init+0x620>)
 8003b86:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003b8a:	6453      	str	r3, [r2, #68]	; 0x44
 8003b8c:	4b59      	ldr	r3, [pc, #356]	; (8003cf4 <HAL_GPIO_Init+0x620>)
 8003b8e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b90:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003b94:	60fb      	str	r3, [r7, #12]
 8003b96:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003b98:	4a57      	ldr	r2, [pc, #348]	; (8003cf8 <HAL_GPIO_Init+0x624>)
 8003b9a:	69fb      	ldr	r3, [r7, #28]
 8003b9c:	089b      	lsrs	r3, r3, #2
 8003b9e:	3302      	adds	r3, #2
 8003ba0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003ba4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003ba6:	69fb      	ldr	r3, [r7, #28]
 8003ba8:	f003 0303 	and.w	r3, r3, #3
 8003bac:	009b      	lsls	r3, r3, #2
 8003bae:	220f      	movs	r2, #15
 8003bb0:	fa02 f303 	lsl.w	r3, r2, r3
 8003bb4:	43db      	mvns	r3, r3
 8003bb6:	69ba      	ldr	r2, [r7, #24]
 8003bb8:	4013      	ands	r3, r2
 8003bba:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	4a4f      	ldr	r2, [pc, #316]	; (8003cfc <HAL_GPIO_Init+0x628>)
 8003bc0:	4293      	cmp	r3, r2
 8003bc2:	d025      	beq.n	8003c10 <HAL_GPIO_Init+0x53c>
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	4a4e      	ldr	r2, [pc, #312]	; (8003d00 <HAL_GPIO_Init+0x62c>)
 8003bc8:	4293      	cmp	r3, r2
 8003bca:	d01f      	beq.n	8003c0c <HAL_GPIO_Init+0x538>
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	4a4d      	ldr	r2, [pc, #308]	; (8003d04 <HAL_GPIO_Init+0x630>)
 8003bd0:	4293      	cmp	r3, r2
 8003bd2:	d019      	beq.n	8003c08 <HAL_GPIO_Init+0x534>
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	4a4c      	ldr	r2, [pc, #304]	; (8003d08 <HAL_GPIO_Init+0x634>)
 8003bd8:	4293      	cmp	r3, r2
 8003bda:	d013      	beq.n	8003c04 <HAL_GPIO_Init+0x530>
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	4a4b      	ldr	r2, [pc, #300]	; (8003d0c <HAL_GPIO_Init+0x638>)
 8003be0:	4293      	cmp	r3, r2
 8003be2:	d00d      	beq.n	8003c00 <HAL_GPIO_Init+0x52c>
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	4a4a      	ldr	r2, [pc, #296]	; (8003d10 <HAL_GPIO_Init+0x63c>)
 8003be8:	4293      	cmp	r3, r2
 8003bea:	d007      	beq.n	8003bfc <HAL_GPIO_Init+0x528>
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	4a49      	ldr	r2, [pc, #292]	; (8003d14 <HAL_GPIO_Init+0x640>)
 8003bf0:	4293      	cmp	r3, r2
 8003bf2:	d101      	bne.n	8003bf8 <HAL_GPIO_Init+0x524>
 8003bf4:	2306      	movs	r3, #6
 8003bf6:	e00c      	b.n	8003c12 <HAL_GPIO_Init+0x53e>
 8003bf8:	2307      	movs	r3, #7
 8003bfa:	e00a      	b.n	8003c12 <HAL_GPIO_Init+0x53e>
 8003bfc:	2305      	movs	r3, #5
 8003bfe:	e008      	b.n	8003c12 <HAL_GPIO_Init+0x53e>
 8003c00:	2304      	movs	r3, #4
 8003c02:	e006      	b.n	8003c12 <HAL_GPIO_Init+0x53e>
 8003c04:	2303      	movs	r3, #3
 8003c06:	e004      	b.n	8003c12 <HAL_GPIO_Init+0x53e>
 8003c08:	2302      	movs	r3, #2
 8003c0a:	e002      	b.n	8003c12 <HAL_GPIO_Init+0x53e>
 8003c0c:	2301      	movs	r3, #1
 8003c0e:	e000      	b.n	8003c12 <HAL_GPIO_Init+0x53e>
 8003c10:	2300      	movs	r3, #0
 8003c12:	69fa      	ldr	r2, [r7, #28]
 8003c14:	f002 0203 	and.w	r2, r2, #3
 8003c18:	0092      	lsls	r2, r2, #2
 8003c1a:	4093      	lsls	r3, r2
 8003c1c:	69ba      	ldr	r2, [r7, #24]
 8003c1e:	4313      	orrs	r3, r2
 8003c20:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003c22:	4935      	ldr	r1, [pc, #212]	; (8003cf8 <HAL_GPIO_Init+0x624>)
 8003c24:	69fb      	ldr	r3, [r7, #28]
 8003c26:	089b      	lsrs	r3, r3, #2
 8003c28:	3302      	adds	r3, #2
 8003c2a:	69ba      	ldr	r2, [r7, #24]
 8003c2c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003c30:	4b39      	ldr	r3, [pc, #228]	; (8003d18 <HAL_GPIO_Init+0x644>)
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003c36:	693b      	ldr	r3, [r7, #16]
 8003c38:	43db      	mvns	r3, r3
 8003c3a:	69ba      	ldr	r2, [r7, #24]
 8003c3c:	4013      	ands	r3, r2
 8003c3e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003c40:	683b      	ldr	r3, [r7, #0]
 8003c42:	685b      	ldr	r3, [r3, #4]
 8003c44:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	d003      	beq.n	8003c54 <HAL_GPIO_Init+0x580>
        {
          temp |= iocurrent;
 8003c4c:	69ba      	ldr	r2, [r7, #24]
 8003c4e:	693b      	ldr	r3, [r7, #16]
 8003c50:	4313      	orrs	r3, r2
 8003c52:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003c54:	4a30      	ldr	r2, [pc, #192]	; (8003d18 <HAL_GPIO_Init+0x644>)
 8003c56:	69bb      	ldr	r3, [r7, #24]
 8003c58:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8003c5a:	4b2f      	ldr	r3, [pc, #188]	; (8003d18 <HAL_GPIO_Init+0x644>)
 8003c5c:	685b      	ldr	r3, [r3, #4]
 8003c5e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003c60:	693b      	ldr	r3, [r7, #16]
 8003c62:	43db      	mvns	r3, r3
 8003c64:	69ba      	ldr	r2, [r7, #24]
 8003c66:	4013      	ands	r3, r2
 8003c68:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003c6a:	683b      	ldr	r3, [r7, #0]
 8003c6c:	685b      	ldr	r3, [r3, #4]
 8003c6e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d003      	beq.n	8003c7e <HAL_GPIO_Init+0x5aa>
        {
          temp |= iocurrent;
 8003c76:	69ba      	ldr	r2, [r7, #24]
 8003c78:	693b      	ldr	r3, [r7, #16]
 8003c7a:	4313      	orrs	r3, r2
 8003c7c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003c7e:	4a26      	ldr	r2, [pc, #152]	; (8003d18 <HAL_GPIO_Init+0x644>)
 8003c80:	69bb      	ldr	r3, [r7, #24]
 8003c82:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003c84:	4b24      	ldr	r3, [pc, #144]	; (8003d18 <HAL_GPIO_Init+0x644>)
 8003c86:	689b      	ldr	r3, [r3, #8]
 8003c88:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003c8a:	693b      	ldr	r3, [r7, #16]
 8003c8c:	43db      	mvns	r3, r3
 8003c8e:	69ba      	ldr	r2, [r7, #24]
 8003c90:	4013      	ands	r3, r2
 8003c92:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003c94:	683b      	ldr	r3, [r7, #0]
 8003c96:	685b      	ldr	r3, [r3, #4]
 8003c98:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003c9c:	2b00      	cmp	r3, #0
 8003c9e:	d003      	beq.n	8003ca8 <HAL_GPIO_Init+0x5d4>
        {
          temp |= iocurrent;
 8003ca0:	69ba      	ldr	r2, [r7, #24]
 8003ca2:	693b      	ldr	r3, [r7, #16]
 8003ca4:	4313      	orrs	r3, r2
 8003ca6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003ca8:	4a1b      	ldr	r2, [pc, #108]	; (8003d18 <HAL_GPIO_Init+0x644>)
 8003caa:	69bb      	ldr	r3, [r7, #24]
 8003cac:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003cae:	4b1a      	ldr	r3, [pc, #104]	; (8003d18 <HAL_GPIO_Init+0x644>)
 8003cb0:	68db      	ldr	r3, [r3, #12]
 8003cb2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003cb4:	693b      	ldr	r3, [r7, #16]
 8003cb6:	43db      	mvns	r3, r3
 8003cb8:	69ba      	ldr	r2, [r7, #24]
 8003cba:	4013      	ands	r3, r2
 8003cbc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003cbe:	683b      	ldr	r3, [r7, #0]
 8003cc0:	685b      	ldr	r3, [r3, #4]
 8003cc2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d003      	beq.n	8003cd2 <HAL_GPIO_Init+0x5fe>
        {
          temp |= iocurrent;
 8003cca:	69ba      	ldr	r2, [r7, #24]
 8003ccc:	693b      	ldr	r3, [r7, #16]
 8003cce:	4313      	orrs	r3, r2
 8003cd0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003cd2:	4a11      	ldr	r2, [pc, #68]	; (8003d18 <HAL_GPIO_Init+0x644>)
 8003cd4:	69bb      	ldr	r3, [r7, #24]
 8003cd6:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003cd8:	69fb      	ldr	r3, [r7, #28]
 8003cda:	3301      	adds	r3, #1
 8003cdc:	61fb      	str	r3, [r7, #28]
 8003cde:	69fb      	ldr	r3, [r7, #28]
 8003ce0:	2b0f      	cmp	r3, #15
 8003ce2:	f67f ad85 	bls.w	80037f0 <HAL_GPIO_Init+0x11c>
      }
    }
  }
}
 8003ce6:	bf00      	nop
 8003ce8:	bf00      	nop
 8003cea:	3720      	adds	r7, #32
 8003cec:	46bd      	mov	sp, r7
 8003cee:	bd80      	pop	{r7, pc}
 8003cf0:	08009778 	.word	0x08009778
 8003cf4:	40023800 	.word	0x40023800
 8003cf8:	40013800 	.word	0x40013800
 8003cfc:	40020000 	.word	0x40020000
 8003d00:	40020400 	.word	0x40020400
 8003d04:	40020800 	.word	0x40020800
 8003d08:	40020c00 	.word	0x40020c00
 8003d0c:	40021000 	.word	0x40021000
 8003d10:	40021400 	.word	0x40021400
 8003d14:	40021800 	.word	0x40021800
 8003d18:	40013c00 	.word	0x40013c00

08003d1c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003d1c:	b580      	push	{r7, lr}
 8003d1e:	b082      	sub	sp, #8
 8003d20:	af00      	add	r7, sp, #0
 8003d22:	6078      	str	r0, [r7, #4]
 8003d24:	460b      	mov	r3, r1
 8003d26:	807b      	strh	r3, [r7, #2]
 8003d28:	4613      	mov	r3, r2
 8003d2a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8003d2c:	887b      	ldrh	r3, [r7, #2]
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	d004      	beq.n	8003d3c <HAL_GPIO_WritePin+0x20>
 8003d32:	887b      	ldrh	r3, [r7, #2]
 8003d34:	0c1b      	lsrs	r3, r3, #16
 8003d36:	041b      	lsls	r3, r3, #16
 8003d38:	2b00      	cmp	r3, #0
 8003d3a:	d004      	beq.n	8003d46 <HAL_GPIO_WritePin+0x2a>
 8003d3c:	f240 119d 	movw	r1, #413	; 0x19d
 8003d40:	480e      	ldr	r0, [pc, #56]	; (8003d7c <HAL_GPIO_WritePin+0x60>)
 8003d42:	f7fe f87e 	bl	8001e42 <assert_failed>
  assert_param(IS_GPIO_PIN_ACTION(PinState));
 8003d46:	787b      	ldrb	r3, [r7, #1]
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	d007      	beq.n	8003d5c <HAL_GPIO_WritePin+0x40>
 8003d4c:	787b      	ldrb	r3, [r7, #1]
 8003d4e:	2b01      	cmp	r3, #1
 8003d50:	d004      	beq.n	8003d5c <HAL_GPIO_WritePin+0x40>
 8003d52:	f44f 71cf 	mov.w	r1, #414	; 0x19e
 8003d56:	4809      	ldr	r0, [pc, #36]	; (8003d7c <HAL_GPIO_WritePin+0x60>)
 8003d58:	f7fe f873 	bl	8001e42 <assert_failed>

  if(PinState != GPIO_PIN_RESET)
 8003d5c:	787b      	ldrb	r3, [r7, #1]
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	d003      	beq.n	8003d6a <HAL_GPIO_WritePin+0x4e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003d62:	887a      	ldrh	r2, [r7, #2]
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003d68:	e003      	b.n	8003d72 <HAL_GPIO_WritePin+0x56>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003d6a:	887b      	ldrh	r3, [r7, #2]
 8003d6c:	041a      	lsls	r2, r3, #16
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	619a      	str	r2, [r3, #24]
}
 8003d72:	bf00      	nop
 8003d74:	3708      	adds	r7, #8
 8003d76:	46bd      	mov	sp, r7
 8003d78:	bd80      	pop	{r7, pc}
 8003d7a:	bf00      	nop
 8003d7c:	08009778 	.word	0x08009778

08003d80 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003d80:	b580      	push	{r7, lr}
 8003d82:	b082      	sub	sp, #8
 8003d84:	af00      	add	r7, sp, #0
 8003d86:	4603      	mov	r3, r0
 8003d88:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8003d8a:	4b08      	ldr	r3, [pc, #32]	; (8003dac <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003d8c:	695a      	ldr	r2, [r3, #20]
 8003d8e:	88fb      	ldrh	r3, [r7, #6]
 8003d90:	4013      	ands	r3, r2
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d006      	beq.n	8003da4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003d96:	4a05      	ldr	r2, [pc, #20]	; (8003dac <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003d98:	88fb      	ldrh	r3, [r7, #6]
 8003d9a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003d9c:	88fb      	ldrh	r3, [r7, #6]
 8003d9e:	4618      	mov	r0, r3
 8003da0:	f7fe f82e 	bl	8001e00 <HAL_GPIO_EXTI_Callback>
  }
}
 8003da4:	bf00      	nop
 8003da6:	3708      	adds	r7, #8
 8003da8:	46bd      	mov	sp, r7
 8003daa:	bd80      	pop	{r7, pc}
 8003dac:	40013c00 	.word	0x40013c00

08003db0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003db0:	b580      	push	{r7, lr}
 8003db2:	b084      	sub	sp, #16
 8003db4:	af00      	add	r7, sp, #0
 8003db6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	d101      	bne.n	8003dc2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003dbe:	2301      	movs	r3, #1
 8003dc0:	e1be      	b.n	8004140 <HAL_I2C_Init+0x390>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	4a9f      	ldr	r2, [pc, #636]	; (8004044 <HAL_I2C_Init+0x294>)
 8003dc8:	4293      	cmp	r3, r2
 8003dca:	d00e      	beq.n	8003dea <HAL_I2C_Init+0x3a>
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	4a9d      	ldr	r2, [pc, #628]	; (8004048 <HAL_I2C_Init+0x298>)
 8003dd2:	4293      	cmp	r3, r2
 8003dd4:	d009      	beq.n	8003dea <HAL_I2C_Init+0x3a>
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	4a9c      	ldr	r2, [pc, #624]	; (800404c <HAL_I2C_Init+0x29c>)
 8003ddc:	4293      	cmp	r3, r2
 8003dde:	d004      	beq.n	8003dea <HAL_I2C_Init+0x3a>
 8003de0:	f240 11bf 	movw	r1, #447	; 0x1bf
 8003de4:	489a      	ldr	r0, [pc, #616]	; (8004050 <HAL_I2C_Init+0x2a0>)
 8003de6:	f7fe f82c 	bl	8001e42 <assert_failed>
  assert_param(IS_I2C_CLOCK_SPEED(hi2c->Init.ClockSpeed));
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	685b      	ldr	r3, [r3, #4]
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d004      	beq.n	8003dfc <HAL_I2C_Init+0x4c>
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	685b      	ldr	r3, [r3, #4]
 8003df6:	4a97      	ldr	r2, [pc, #604]	; (8004054 <HAL_I2C_Init+0x2a4>)
 8003df8:	4293      	cmp	r3, r2
 8003dfa:	d904      	bls.n	8003e06 <HAL_I2C_Init+0x56>
 8003dfc:	f44f 71e0 	mov.w	r1, #448	; 0x1c0
 8003e00:	4893      	ldr	r0, [pc, #588]	; (8004050 <HAL_I2C_Init+0x2a0>)
 8003e02:	f7fe f81e 	bl	8001e42 <assert_failed>
  assert_param(IS_I2C_DUTY_CYCLE(hi2c->Init.DutyCycle));
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	689b      	ldr	r3, [r3, #8]
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d009      	beq.n	8003e22 <HAL_I2C_Init+0x72>
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	689b      	ldr	r3, [r3, #8]
 8003e12:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003e16:	d004      	beq.n	8003e22 <HAL_I2C_Init+0x72>
 8003e18:	f240 11c1 	movw	r1, #449	; 0x1c1
 8003e1c:	488c      	ldr	r0, [pc, #560]	; (8004050 <HAL_I2C_Init+0x2a0>)
 8003e1e:	f7fe f810 	bl	8001e42 <assert_failed>
  assert_param(IS_I2C_OWN_ADDRESS1(hi2c->Init.OwnAddress1));
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	68db      	ldr	r3, [r3, #12]
 8003e26:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003e2a:	f023 0303 	bic.w	r3, r3, #3
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	d004      	beq.n	8003e3c <HAL_I2C_Init+0x8c>
 8003e32:	f44f 71e1 	mov.w	r1, #450	; 0x1c2
 8003e36:	4886      	ldr	r0, [pc, #536]	; (8004050 <HAL_I2C_Init+0x2a0>)
 8003e38:	f7fe f803 	bl	8001e42 <assert_failed>
  assert_param(IS_I2C_ADDRESSING_MODE(hi2c->Init.AddressingMode));
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	691b      	ldr	r3, [r3, #16]
 8003e40:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003e44:	d009      	beq.n	8003e5a <HAL_I2C_Init+0xaa>
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	691b      	ldr	r3, [r3, #16]
 8003e4a:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8003e4e:	d004      	beq.n	8003e5a <HAL_I2C_Init+0xaa>
 8003e50:	f240 11c3 	movw	r1, #451	; 0x1c3
 8003e54:	487e      	ldr	r0, [pc, #504]	; (8004050 <HAL_I2C_Init+0x2a0>)
 8003e56:	f7fd fff4 	bl	8001e42 <assert_failed>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	695b      	ldr	r3, [r3, #20]
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	d008      	beq.n	8003e74 <HAL_I2C_Init+0xc4>
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	695b      	ldr	r3, [r3, #20]
 8003e66:	2b01      	cmp	r3, #1
 8003e68:	d004      	beq.n	8003e74 <HAL_I2C_Init+0xc4>
 8003e6a:	f44f 71e2 	mov.w	r1, #452	; 0x1c4
 8003e6e:	4878      	ldr	r0, [pc, #480]	; (8004050 <HAL_I2C_Init+0x2a0>)
 8003e70:	f7fd ffe7 	bl	8001e42 <assert_failed>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	699b      	ldr	r3, [r3, #24]
 8003e78:	f023 03fe 	bic.w	r3, r3, #254	; 0xfe
 8003e7c:	2b00      	cmp	r3, #0
 8003e7e:	d004      	beq.n	8003e8a <HAL_I2C_Init+0xda>
 8003e80:	f240 11c5 	movw	r1, #453	; 0x1c5
 8003e84:	4872      	ldr	r0, [pc, #456]	; (8004050 <HAL_I2C_Init+0x2a0>)
 8003e86:	f7fd ffdc 	bl	8001e42 <assert_failed>
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	69db      	ldr	r3, [r3, #28]
 8003e8e:	2b00      	cmp	r3, #0
 8003e90:	d008      	beq.n	8003ea4 <HAL_I2C_Init+0xf4>
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	69db      	ldr	r3, [r3, #28]
 8003e96:	2b40      	cmp	r3, #64	; 0x40
 8003e98:	d004      	beq.n	8003ea4 <HAL_I2C_Init+0xf4>
 8003e9a:	f44f 71e3 	mov.w	r1, #454	; 0x1c6
 8003e9e:	486c      	ldr	r0, [pc, #432]	; (8004050 <HAL_I2C_Init+0x2a0>)
 8003ea0:	f7fd ffcf 	bl	8001e42 <assert_failed>
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	6a1b      	ldr	r3, [r3, #32]
 8003ea8:	2b00      	cmp	r3, #0
 8003eaa:	d008      	beq.n	8003ebe <HAL_I2C_Init+0x10e>
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	6a1b      	ldr	r3, [r3, #32]
 8003eb0:	2b80      	cmp	r3, #128	; 0x80
 8003eb2:	d004      	beq.n	8003ebe <HAL_I2C_Init+0x10e>
 8003eb4:	f240 11c7 	movw	r1, #455	; 0x1c7
 8003eb8:	4865      	ldr	r0, [pc, #404]	; (8004050 <HAL_I2C_Init+0x2a0>)
 8003eba:	f7fd ffc2 	bl	8001e42 <assert_failed>

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003ec4:	b2db      	uxtb	r3, r3
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d106      	bne.n	8003ed8 <HAL_I2C_Init+0x128>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	2200      	movs	r2, #0
 8003ece:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003ed2:	6878      	ldr	r0, [r7, #4]
 8003ed4:	f7fd ffe8 	bl	8001ea8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	2224      	movs	r2, #36	; 0x24
 8003edc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	681a      	ldr	r2, [r3, #0]
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	f022 0201 	bic.w	r2, r2, #1
 8003eee:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	681a      	ldr	r2, [r3, #0]
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003efe:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	681a      	ldr	r2, [r3, #0]
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003f0e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003f10:	f000 fb1c 	bl	800454c <HAL_RCC_GetPCLK1Freq>
 8003f14:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	685b      	ldr	r3, [r3, #4]
 8003f1a:	4a4f      	ldr	r2, [pc, #316]	; (8004058 <HAL_I2C_Init+0x2a8>)
 8003f1c:	4293      	cmp	r3, r2
 8003f1e:	d807      	bhi.n	8003f30 <HAL_I2C_Init+0x180>
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	4a4e      	ldr	r2, [pc, #312]	; (800405c <HAL_I2C_Init+0x2ac>)
 8003f24:	4293      	cmp	r3, r2
 8003f26:	bf94      	ite	ls
 8003f28:	2301      	movls	r3, #1
 8003f2a:	2300      	movhi	r3, #0
 8003f2c:	b2db      	uxtb	r3, r3
 8003f2e:	e006      	b.n	8003f3e <HAL_I2C_Init+0x18e>
 8003f30:	68fb      	ldr	r3, [r7, #12]
 8003f32:	4a4b      	ldr	r2, [pc, #300]	; (8004060 <HAL_I2C_Init+0x2b0>)
 8003f34:	4293      	cmp	r3, r2
 8003f36:	bf94      	ite	ls
 8003f38:	2301      	movls	r3, #1
 8003f3a:	2300      	movhi	r3, #0
 8003f3c:	b2db      	uxtb	r3, r3
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	d001      	beq.n	8003f46 <HAL_I2C_Init+0x196>
  {
    return HAL_ERROR;
 8003f42:	2301      	movs	r3, #1
 8003f44:	e0fc      	b.n	8004140 <HAL_I2C_Init+0x390>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	4a46      	ldr	r2, [pc, #280]	; (8004064 <HAL_I2C_Init+0x2b4>)
 8003f4a:	fba2 2303 	umull	r2, r3, r2, r3
 8003f4e:	0c9b      	lsrs	r3, r3, #18
 8003f50:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	685b      	ldr	r3, [r3, #4]
 8003f58:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	68ba      	ldr	r2, [r7, #8]
 8003f62:	430a      	orrs	r2, r1
 8003f64:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	6a1b      	ldr	r3, [r3, #32]
 8003f6c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	685b      	ldr	r3, [r3, #4]
 8003f74:	4a38      	ldr	r2, [pc, #224]	; (8004058 <HAL_I2C_Init+0x2a8>)
 8003f76:	4293      	cmp	r3, r2
 8003f78:	d802      	bhi.n	8003f80 <HAL_I2C_Init+0x1d0>
 8003f7a:	68bb      	ldr	r3, [r7, #8]
 8003f7c:	3301      	adds	r3, #1
 8003f7e:	e009      	b.n	8003f94 <HAL_I2C_Init+0x1e4>
 8003f80:	68bb      	ldr	r3, [r7, #8]
 8003f82:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8003f86:	fb02 f303 	mul.w	r3, r2, r3
 8003f8a:	4a37      	ldr	r2, [pc, #220]	; (8004068 <HAL_I2C_Init+0x2b8>)
 8003f8c:	fba2 2303 	umull	r2, r3, r2, r3
 8003f90:	099b      	lsrs	r3, r3, #6
 8003f92:	3301      	adds	r3, #1
 8003f94:	687a      	ldr	r2, [r7, #4]
 8003f96:	6812      	ldr	r2, [r2, #0]
 8003f98:	430b      	orrs	r3, r1
 8003f9a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	69db      	ldr	r3, [r3, #28]
 8003fa2:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8003fa6:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	685b      	ldr	r3, [r3, #4]
 8003fae:	492a      	ldr	r1, [pc, #168]	; (8004058 <HAL_I2C_Init+0x2a8>)
 8003fb0:	428b      	cmp	r3, r1
 8003fb2:	d819      	bhi.n	8003fe8 <HAL_I2C_Init+0x238>
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	1e59      	subs	r1, r3, #1
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	685b      	ldr	r3, [r3, #4]
 8003fbc:	005b      	lsls	r3, r3, #1
 8003fbe:	fbb1 f3f3 	udiv	r3, r1, r3
 8003fc2:	1c59      	adds	r1, r3, #1
 8003fc4:	f640 73fc 	movw	r3, #4092	; 0xffc
 8003fc8:	400b      	ands	r3, r1
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	d00a      	beq.n	8003fe4 <HAL_I2C_Init+0x234>
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	1e59      	subs	r1, r3, #1
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	685b      	ldr	r3, [r3, #4]
 8003fd6:	005b      	lsls	r3, r3, #1
 8003fd8:	fbb1 f3f3 	udiv	r3, r1, r3
 8003fdc:	3301      	adds	r3, #1
 8003fde:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003fe2:	e066      	b.n	80040b2 <HAL_I2C_Init+0x302>
 8003fe4:	2304      	movs	r3, #4
 8003fe6:	e064      	b.n	80040b2 <HAL_I2C_Init+0x302>
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	689b      	ldr	r3, [r3, #8]
 8003fec:	2b00      	cmp	r3, #0
 8003fee:	d111      	bne.n	8004014 <HAL_I2C_Init+0x264>
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	1e58      	subs	r0, r3, #1
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	6859      	ldr	r1, [r3, #4]
 8003ff8:	460b      	mov	r3, r1
 8003ffa:	005b      	lsls	r3, r3, #1
 8003ffc:	440b      	add	r3, r1
 8003ffe:	fbb0 f3f3 	udiv	r3, r0, r3
 8004002:	3301      	adds	r3, #1
 8004004:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004008:	2b00      	cmp	r3, #0
 800400a:	bf0c      	ite	eq
 800400c:	2301      	moveq	r3, #1
 800400e:	2300      	movne	r3, #0
 8004010:	b2db      	uxtb	r3, r3
 8004012:	e012      	b.n	800403a <HAL_I2C_Init+0x28a>
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	1e58      	subs	r0, r3, #1
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	6859      	ldr	r1, [r3, #4]
 800401c:	460b      	mov	r3, r1
 800401e:	009b      	lsls	r3, r3, #2
 8004020:	440b      	add	r3, r1
 8004022:	0099      	lsls	r1, r3, #2
 8004024:	440b      	add	r3, r1
 8004026:	fbb0 f3f3 	udiv	r3, r0, r3
 800402a:	3301      	adds	r3, #1
 800402c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004030:	2b00      	cmp	r3, #0
 8004032:	bf0c      	ite	eq
 8004034:	2301      	moveq	r3, #1
 8004036:	2300      	movne	r3, #0
 8004038:	b2db      	uxtb	r3, r3
 800403a:	2b00      	cmp	r3, #0
 800403c:	d016      	beq.n	800406c <HAL_I2C_Init+0x2bc>
 800403e:	2301      	movs	r3, #1
 8004040:	e037      	b.n	80040b2 <HAL_I2C_Init+0x302>
 8004042:	bf00      	nop
 8004044:	40005400 	.word	0x40005400
 8004048:	40005800 	.word	0x40005800
 800404c:	40005c00 	.word	0x40005c00
 8004050:	080097b4 	.word	0x080097b4
 8004054:	00061a80 	.word	0x00061a80
 8004058:	000186a0 	.word	0x000186a0
 800405c:	001e847f 	.word	0x001e847f
 8004060:	003d08ff 	.word	0x003d08ff
 8004064:	431bde83 	.word	0x431bde83
 8004068:	10624dd3 	.word	0x10624dd3
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	689b      	ldr	r3, [r3, #8]
 8004070:	2b00      	cmp	r3, #0
 8004072:	d10e      	bne.n	8004092 <HAL_I2C_Init+0x2e2>
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	1e58      	subs	r0, r3, #1
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	6859      	ldr	r1, [r3, #4]
 800407c:	460b      	mov	r3, r1
 800407e:	005b      	lsls	r3, r3, #1
 8004080:	440b      	add	r3, r1
 8004082:	fbb0 f3f3 	udiv	r3, r0, r3
 8004086:	3301      	adds	r3, #1
 8004088:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800408c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004090:	e00f      	b.n	80040b2 <HAL_I2C_Init+0x302>
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	1e58      	subs	r0, r3, #1
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	6859      	ldr	r1, [r3, #4]
 800409a:	460b      	mov	r3, r1
 800409c:	009b      	lsls	r3, r3, #2
 800409e:	440b      	add	r3, r1
 80040a0:	0099      	lsls	r1, r3, #2
 80040a2:	440b      	add	r3, r1
 80040a4:	fbb0 f3f3 	udiv	r3, r0, r3
 80040a8:	3301      	adds	r3, #1
 80040aa:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80040ae:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80040b2:	6879      	ldr	r1, [r7, #4]
 80040b4:	6809      	ldr	r1, [r1, #0]
 80040b6:	4313      	orrs	r3, r2
 80040b8:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	69da      	ldr	r2, [r3, #28]
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	6a1b      	ldr	r3, [r3, #32]
 80040cc:	431a      	orrs	r2, r3
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	430a      	orrs	r2, r1
 80040d4:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	689b      	ldr	r3, [r3, #8]
 80040dc:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80040e0:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80040e4:	687a      	ldr	r2, [r7, #4]
 80040e6:	6911      	ldr	r1, [r2, #16]
 80040e8:	687a      	ldr	r2, [r7, #4]
 80040ea:	68d2      	ldr	r2, [r2, #12]
 80040ec:	4311      	orrs	r1, r2
 80040ee:	687a      	ldr	r2, [r7, #4]
 80040f0:	6812      	ldr	r2, [r2, #0]
 80040f2:	430b      	orrs	r3, r1
 80040f4:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	68db      	ldr	r3, [r3, #12]
 80040fc:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	695a      	ldr	r2, [r3, #20]
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	699b      	ldr	r3, [r3, #24]
 8004108:	431a      	orrs	r2, r3
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	430a      	orrs	r2, r1
 8004110:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	681a      	ldr	r2, [r3, #0]
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	f042 0201 	orr.w	r2, r2, #1
 8004120:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	2200      	movs	r2, #0
 8004126:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	2220      	movs	r2, #32
 800412c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	2200      	movs	r2, #0
 8004134:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	2200      	movs	r2, #0
 800413a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800413e:	2300      	movs	r3, #0
}
 8004140:	4618      	mov	r0, r3
 8004142:	3710      	adds	r7, #16
 8004144:	46bd      	mov	sp, r7
 8004146:	bd80      	pop	{r7, pc}

08004148 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8004148:	b580      	push	{r7, lr}
 800414a:	b082      	sub	sp, #8
 800414c:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 800414e:	2300      	movs	r3, #0
 8004150:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8004152:	2300      	movs	r3, #0
 8004154:	603b      	str	r3, [r7, #0]
 8004156:	4b20      	ldr	r3, [pc, #128]	; (80041d8 <HAL_PWREx_EnableOverDrive+0x90>)
 8004158:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800415a:	4a1f      	ldr	r2, [pc, #124]	; (80041d8 <HAL_PWREx_EnableOverDrive+0x90>)
 800415c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004160:	6413      	str	r3, [r2, #64]	; 0x40
 8004162:	4b1d      	ldr	r3, [pc, #116]	; (80041d8 <HAL_PWREx_EnableOverDrive+0x90>)
 8004164:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004166:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800416a:	603b      	str	r3, [r7, #0]
 800416c:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800416e:	4b1b      	ldr	r3, [pc, #108]	; (80041dc <HAL_PWREx_EnableOverDrive+0x94>)
 8004170:	2201      	movs	r2, #1
 8004172:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004174:	f7fe fc54 	bl	8002a20 <HAL_GetTick>
 8004178:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800417a:	e009      	b.n	8004190 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800417c:	f7fe fc50 	bl	8002a20 <HAL_GetTick>
 8004180:	4602      	mov	r2, r0
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	1ad3      	subs	r3, r2, r3
 8004186:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800418a:	d901      	bls.n	8004190 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 800418c:	2303      	movs	r3, #3
 800418e:	e01f      	b.n	80041d0 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8004190:	4b13      	ldr	r3, [pc, #76]	; (80041e0 <HAL_PWREx_EnableOverDrive+0x98>)
 8004192:	685b      	ldr	r3, [r3, #4]
 8004194:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004198:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800419c:	d1ee      	bne.n	800417c <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 800419e:	4b11      	ldr	r3, [pc, #68]	; (80041e4 <HAL_PWREx_EnableOverDrive+0x9c>)
 80041a0:	2201      	movs	r2, #1
 80041a2:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80041a4:	f7fe fc3c 	bl	8002a20 <HAL_GetTick>
 80041a8:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80041aa:	e009      	b.n	80041c0 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80041ac:	f7fe fc38 	bl	8002a20 <HAL_GetTick>
 80041b0:	4602      	mov	r2, r0
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	1ad3      	subs	r3, r2, r3
 80041b6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80041ba:	d901      	bls.n	80041c0 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 80041bc:	2303      	movs	r3, #3
 80041be:	e007      	b.n	80041d0 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80041c0:	4b07      	ldr	r3, [pc, #28]	; (80041e0 <HAL_PWREx_EnableOverDrive+0x98>)
 80041c2:	685b      	ldr	r3, [r3, #4]
 80041c4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80041c8:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80041cc:	d1ee      	bne.n	80041ac <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 80041ce:	2300      	movs	r3, #0
}
 80041d0:	4618      	mov	r0, r3
 80041d2:	3708      	adds	r7, #8
 80041d4:	46bd      	mov	sp, r7
 80041d6:	bd80      	pop	{r7, pc}
 80041d8:	40023800 	.word	0x40023800
 80041dc:	420e0040 	.word	0x420e0040
 80041e0:	40007000 	.word	0x40007000
 80041e4:	420e0044 	.word	0x420e0044

080041e8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80041e8:	b580      	push	{r7, lr}
 80041ea:	b084      	sub	sp, #16
 80041ec:	af00      	add	r7, sp, #0
 80041ee:	6078      	str	r0, [r7, #4]
 80041f0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	2b00      	cmp	r3, #0
 80041f6:	d101      	bne.n	80041fc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80041f8:	2301      	movs	r3, #1
 80041fa:	e18c      	b.n	8004516 <HAL_RCC_ClockConfig+0x32e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	2b00      	cmp	r3, #0
 8004202:	d003      	beq.n	800420c <HAL_RCC_ClockConfig+0x24>
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	2b0f      	cmp	r3, #15
 800420a:	d904      	bls.n	8004216 <HAL_RCC_ClockConfig+0x2e>
 800420c:	f44f 7117 	mov.w	r1, #604	; 0x25c
 8004210:	4887      	ldr	r0, [pc, #540]	; (8004430 <HAL_RCC_ClockConfig+0x248>)
 8004212:	f7fd fe16 	bl	8001e42 <assert_failed>
  assert_param(IS_FLASH_LATENCY(FLatency));
 8004216:	683b      	ldr	r3, [r7, #0]
 8004218:	2b00      	cmp	r3, #0
 800421a:	d031      	beq.n	8004280 <HAL_RCC_ClockConfig+0x98>
 800421c:	683b      	ldr	r3, [r7, #0]
 800421e:	2b01      	cmp	r3, #1
 8004220:	d02e      	beq.n	8004280 <HAL_RCC_ClockConfig+0x98>
 8004222:	683b      	ldr	r3, [r7, #0]
 8004224:	2b02      	cmp	r3, #2
 8004226:	d02b      	beq.n	8004280 <HAL_RCC_ClockConfig+0x98>
 8004228:	683b      	ldr	r3, [r7, #0]
 800422a:	2b03      	cmp	r3, #3
 800422c:	d028      	beq.n	8004280 <HAL_RCC_ClockConfig+0x98>
 800422e:	683b      	ldr	r3, [r7, #0]
 8004230:	2b04      	cmp	r3, #4
 8004232:	d025      	beq.n	8004280 <HAL_RCC_ClockConfig+0x98>
 8004234:	683b      	ldr	r3, [r7, #0]
 8004236:	2b05      	cmp	r3, #5
 8004238:	d022      	beq.n	8004280 <HAL_RCC_ClockConfig+0x98>
 800423a:	683b      	ldr	r3, [r7, #0]
 800423c:	2b06      	cmp	r3, #6
 800423e:	d01f      	beq.n	8004280 <HAL_RCC_ClockConfig+0x98>
 8004240:	683b      	ldr	r3, [r7, #0]
 8004242:	2b07      	cmp	r3, #7
 8004244:	d01c      	beq.n	8004280 <HAL_RCC_ClockConfig+0x98>
 8004246:	683b      	ldr	r3, [r7, #0]
 8004248:	2b08      	cmp	r3, #8
 800424a:	d019      	beq.n	8004280 <HAL_RCC_ClockConfig+0x98>
 800424c:	683b      	ldr	r3, [r7, #0]
 800424e:	2b09      	cmp	r3, #9
 8004250:	d016      	beq.n	8004280 <HAL_RCC_ClockConfig+0x98>
 8004252:	683b      	ldr	r3, [r7, #0]
 8004254:	2b0a      	cmp	r3, #10
 8004256:	d013      	beq.n	8004280 <HAL_RCC_ClockConfig+0x98>
 8004258:	683b      	ldr	r3, [r7, #0]
 800425a:	2b0b      	cmp	r3, #11
 800425c:	d010      	beq.n	8004280 <HAL_RCC_ClockConfig+0x98>
 800425e:	683b      	ldr	r3, [r7, #0]
 8004260:	2b0c      	cmp	r3, #12
 8004262:	d00d      	beq.n	8004280 <HAL_RCC_ClockConfig+0x98>
 8004264:	683b      	ldr	r3, [r7, #0]
 8004266:	2b0d      	cmp	r3, #13
 8004268:	d00a      	beq.n	8004280 <HAL_RCC_ClockConfig+0x98>
 800426a:	683b      	ldr	r3, [r7, #0]
 800426c:	2b0e      	cmp	r3, #14
 800426e:	d007      	beq.n	8004280 <HAL_RCC_ClockConfig+0x98>
 8004270:	683b      	ldr	r3, [r7, #0]
 8004272:	2b0f      	cmp	r3, #15
 8004274:	d004      	beq.n	8004280 <HAL_RCC_ClockConfig+0x98>
 8004276:	f240 215d 	movw	r1, #605	; 0x25d
 800427a:	486d      	ldr	r0, [pc, #436]	; (8004430 <HAL_RCC_ClockConfig+0x248>)
 800427c:	f7fd fde1 	bl	8001e42 <assert_failed>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004280:	4b6c      	ldr	r3, [pc, #432]	; (8004434 <HAL_RCC_ClockConfig+0x24c>)
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	f003 030f 	and.w	r3, r3, #15
 8004288:	683a      	ldr	r2, [r7, #0]
 800428a:	429a      	cmp	r2, r3
 800428c:	d90c      	bls.n	80042a8 <HAL_RCC_ClockConfig+0xc0>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800428e:	4b69      	ldr	r3, [pc, #420]	; (8004434 <HAL_RCC_ClockConfig+0x24c>)
 8004290:	683a      	ldr	r2, [r7, #0]
 8004292:	b2d2      	uxtb	r2, r2
 8004294:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004296:	4b67      	ldr	r3, [pc, #412]	; (8004434 <HAL_RCC_ClockConfig+0x24c>)
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	f003 030f 	and.w	r3, r3, #15
 800429e:	683a      	ldr	r2, [r7, #0]
 80042a0:	429a      	cmp	r2, r3
 80042a2:	d001      	beq.n	80042a8 <HAL_RCC_ClockConfig+0xc0>
    {
      return HAL_ERROR;
 80042a4:	2301      	movs	r3, #1
 80042a6:	e136      	b.n	8004516 <HAL_RCC_ClockConfig+0x32e>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	f003 0302 	and.w	r3, r3, #2
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	d049      	beq.n	8004348 <HAL_RCC_ClockConfig+0x160>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	f003 0304 	and.w	r3, r3, #4
 80042bc:	2b00      	cmp	r3, #0
 80042be:	d005      	beq.n	80042cc <HAL_RCC_ClockConfig+0xe4>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80042c0:	4b5d      	ldr	r3, [pc, #372]	; (8004438 <HAL_RCC_ClockConfig+0x250>)
 80042c2:	689b      	ldr	r3, [r3, #8]
 80042c4:	4a5c      	ldr	r2, [pc, #368]	; (8004438 <HAL_RCC_ClockConfig+0x250>)
 80042c6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80042ca:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	f003 0308 	and.w	r3, r3, #8
 80042d4:	2b00      	cmp	r3, #0
 80042d6:	d005      	beq.n	80042e4 <HAL_RCC_ClockConfig+0xfc>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80042d8:	4b57      	ldr	r3, [pc, #348]	; (8004438 <HAL_RCC_ClockConfig+0x250>)
 80042da:	689b      	ldr	r3, [r3, #8]
 80042dc:	4a56      	ldr	r2, [pc, #344]	; (8004438 <HAL_RCC_ClockConfig+0x250>)
 80042de:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80042e2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	689b      	ldr	r3, [r3, #8]
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	d024      	beq.n	8004336 <HAL_RCC_ClockConfig+0x14e>
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	689b      	ldr	r3, [r3, #8]
 80042f0:	2b80      	cmp	r3, #128	; 0x80
 80042f2:	d020      	beq.n	8004336 <HAL_RCC_ClockConfig+0x14e>
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	689b      	ldr	r3, [r3, #8]
 80042f8:	2b90      	cmp	r3, #144	; 0x90
 80042fa:	d01c      	beq.n	8004336 <HAL_RCC_ClockConfig+0x14e>
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	689b      	ldr	r3, [r3, #8]
 8004300:	2ba0      	cmp	r3, #160	; 0xa0
 8004302:	d018      	beq.n	8004336 <HAL_RCC_ClockConfig+0x14e>
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	689b      	ldr	r3, [r3, #8]
 8004308:	2bb0      	cmp	r3, #176	; 0xb0
 800430a:	d014      	beq.n	8004336 <HAL_RCC_ClockConfig+0x14e>
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	689b      	ldr	r3, [r3, #8]
 8004310:	2bc0      	cmp	r3, #192	; 0xc0
 8004312:	d010      	beq.n	8004336 <HAL_RCC_ClockConfig+0x14e>
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	689b      	ldr	r3, [r3, #8]
 8004318:	2bd0      	cmp	r3, #208	; 0xd0
 800431a:	d00c      	beq.n	8004336 <HAL_RCC_ClockConfig+0x14e>
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	689b      	ldr	r3, [r3, #8]
 8004320:	2be0      	cmp	r3, #224	; 0xe0
 8004322:	d008      	beq.n	8004336 <HAL_RCC_ClockConfig+0x14e>
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	689b      	ldr	r3, [r3, #8]
 8004328:	2bf0      	cmp	r3, #240	; 0xf0
 800432a:	d004      	beq.n	8004336 <HAL_RCC_ClockConfig+0x14e>
 800432c:	f44f 7120 	mov.w	r1, #640	; 0x280
 8004330:	483f      	ldr	r0, [pc, #252]	; (8004430 <HAL_RCC_ClockConfig+0x248>)
 8004332:	f7fd fd86 	bl	8001e42 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004336:	4b40      	ldr	r3, [pc, #256]	; (8004438 <HAL_RCC_ClockConfig+0x250>)
 8004338:	689b      	ldr	r3, [r3, #8]
 800433a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	689b      	ldr	r3, [r3, #8]
 8004342:	493d      	ldr	r1, [pc, #244]	; (8004438 <HAL_RCC_ClockConfig+0x250>)
 8004344:	4313      	orrs	r3, r2
 8004346:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	f003 0301 	and.w	r3, r3, #1
 8004350:	2b00      	cmp	r3, #0
 8004352:	d059      	beq.n	8004408 <HAL_RCC_ClockConfig+0x220>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	685b      	ldr	r3, [r3, #4]
 8004358:	2b00      	cmp	r3, #0
 800435a:	d010      	beq.n	800437e <HAL_RCC_ClockConfig+0x196>
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	685b      	ldr	r3, [r3, #4]
 8004360:	2b01      	cmp	r3, #1
 8004362:	d00c      	beq.n	800437e <HAL_RCC_ClockConfig+0x196>
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	685b      	ldr	r3, [r3, #4]
 8004368:	2b02      	cmp	r3, #2
 800436a:	d008      	beq.n	800437e <HAL_RCC_ClockConfig+0x196>
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	685b      	ldr	r3, [r3, #4]
 8004370:	2b03      	cmp	r3, #3
 8004372:	d004      	beq.n	800437e <HAL_RCC_ClockConfig+0x196>
 8004374:	f240 2187 	movw	r1, #647	; 0x287
 8004378:	482d      	ldr	r0, [pc, #180]	; (8004430 <HAL_RCC_ClockConfig+0x248>)
 800437a:	f7fd fd62 	bl	8001e42 <assert_failed>

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	685b      	ldr	r3, [r3, #4]
 8004382:	2b01      	cmp	r3, #1
 8004384:	d107      	bne.n	8004396 <HAL_RCC_ClockConfig+0x1ae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004386:	4b2c      	ldr	r3, [pc, #176]	; (8004438 <HAL_RCC_ClockConfig+0x250>)
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800438e:	2b00      	cmp	r3, #0
 8004390:	d119      	bne.n	80043c6 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_ERROR;
 8004392:	2301      	movs	r3, #1
 8004394:	e0bf      	b.n	8004516 <HAL_RCC_ClockConfig+0x32e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	685b      	ldr	r3, [r3, #4]
 800439a:	2b02      	cmp	r3, #2
 800439c:	d003      	beq.n	80043a6 <HAL_RCC_ClockConfig+0x1be>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80043a2:	2b03      	cmp	r3, #3
 80043a4:	d107      	bne.n	80043b6 <HAL_RCC_ClockConfig+0x1ce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80043a6:	4b24      	ldr	r3, [pc, #144]	; (8004438 <HAL_RCC_ClockConfig+0x250>)
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d109      	bne.n	80043c6 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_ERROR;
 80043b2:	2301      	movs	r3, #1
 80043b4:	e0af      	b.n	8004516 <HAL_RCC_ClockConfig+0x32e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80043b6:	4b20      	ldr	r3, [pc, #128]	; (8004438 <HAL_RCC_ClockConfig+0x250>)
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	f003 0302 	and.w	r3, r3, #2
 80043be:	2b00      	cmp	r3, #0
 80043c0:	d101      	bne.n	80043c6 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_ERROR;
 80043c2:	2301      	movs	r3, #1
 80043c4:	e0a7      	b.n	8004516 <HAL_RCC_ClockConfig+0x32e>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80043c6:	4b1c      	ldr	r3, [pc, #112]	; (8004438 <HAL_RCC_ClockConfig+0x250>)
 80043c8:	689b      	ldr	r3, [r3, #8]
 80043ca:	f023 0203 	bic.w	r2, r3, #3
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	685b      	ldr	r3, [r3, #4]
 80043d2:	4919      	ldr	r1, [pc, #100]	; (8004438 <HAL_RCC_ClockConfig+0x250>)
 80043d4:	4313      	orrs	r3, r2
 80043d6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80043d8:	f7fe fb22 	bl	8002a20 <HAL_GetTick>
 80043dc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80043de:	e00a      	b.n	80043f6 <HAL_RCC_ClockConfig+0x20e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80043e0:	f7fe fb1e 	bl	8002a20 <HAL_GetTick>
 80043e4:	4602      	mov	r2, r0
 80043e6:	68fb      	ldr	r3, [r7, #12]
 80043e8:	1ad3      	subs	r3, r2, r3
 80043ea:	f241 3288 	movw	r2, #5000	; 0x1388
 80043ee:	4293      	cmp	r3, r2
 80043f0:	d901      	bls.n	80043f6 <HAL_RCC_ClockConfig+0x20e>
      {
        return HAL_TIMEOUT;
 80043f2:	2303      	movs	r3, #3
 80043f4:	e08f      	b.n	8004516 <HAL_RCC_ClockConfig+0x32e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80043f6:	4b10      	ldr	r3, [pc, #64]	; (8004438 <HAL_RCC_ClockConfig+0x250>)
 80043f8:	689b      	ldr	r3, [r3, #8]
 80043fa:	f003 020c 	and.w	r2, r3, #12
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	685b      	ldr	r3, [r3, #4]
 8004402:	009b      	lsls	r3, r3, #2
 8004404:	429a      	cmp	r2, r3
 8004406:	d1eb      	bne.n	80043e0 <HAL_RCC_ClockConfig+0x1f8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004408:	4b0a      	ldr	r3, [pc, #40]	; (8004434 <HAL_RCC_ClockConfig+0x24c>)
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	f003 030f 	and.w	r3, r3, #15
 8004410:	683a      	ldr	r2, [r7, #0]
 8004412:	429a      	cmp	r2, r3
 8004414:	d212      	bcs.n	800443c <HAL_RCC_ClockConfig+0x254>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004416:	4b07      	ldr	r3, [pc, #28]	; (8004434 <HAL_RCC_ClockConfig+0x24c>)
 8004418:	683a      	ldr	r2, [r7, #0]
 800441a:	b2d2      	uxtb	r2, r2
 800441c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800441e:	4b05      	ldr	r3, [pc, #20]	; (8004434 <HAL_RCC_ClockConfig+0x24c>)
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	f003 030f 	and.w	r3, r3, #15
 8004426:	683a      	ldr	r2, [r7, #0]
 8004428:	429a      	cmp	r2, r3
 800442a:	d007      	beq.n	800443c <HAL_RCC_ClockConfig+0x254>
    {
      return HAL_ERROR;
 800442c:	2301      	movs	r3, #1
 800442e:	e072      	b.n	8004516 <HAL_RCC_ClockConfig+0x32e>
 8004430:	080097ec 	.word	0x080097ec
 8004434:	40023c00 	.word	0x40023c00
 8004438:	40023800 	.word	0x40023800
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	f003 0304 	and.w	r3, r3, #4
 8004444:	2b00      	cmp	r3, #0
 8004446:	d025      	beq.n	8004494 <HAL_RCC_ClockConfig+0x2ac>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	68db      	ldr	r3, [r3, #12]
 800444c:	2b00      	cmp	r3, #0
 800444e:	d018      	beq.n	8004482 <HAL_RCC_ClockConfig+0x29a>
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	68db      	ldr	r3, [r3, #12]
 8004454:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004458:	d013      	beq.n	8004482 <HAL_RCC_ClockConfig+0x29a>
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	68db      	ldr	r3, [r3, #12]
 800445e:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8004462:	d00e      	beq.n	8004482 <HAL_RCC_ClockConfig+0x29a>
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	68db      	ldr	r3, [r3, #12]
 8004468:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 800446c:	d009      	beq.n	8004482 <HAL_RCC_ClockConfig+0x29a>
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	68db      	ldr	r3, [r3, #12]
 8004472:	f5b3 5fe0 	cmp.w	r3, #7168	; 0x1c00
 8004476:	d004      	beq.n	8004482 <HAL_RCC_ClockConfig+0x29a>
 8004478:	f240 21c5 	movw	r1, #709	; 0x2c5
 800447c:	4828      	ldr	r0, [pc, #160]	; (8004520 <HAL_RCC_ClockConfig+0x338>)
 800447e:	f7fd fce0 	bl	8001e42 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004482:	4b28      	ldr	r3, [pc, #160]	; (8004524 <HAL_RCC_ClockConfig+0x33c>)
 8004484:	689b      	ldr	r3, [r3, #8]
 8004486:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	68db      	ldr	r3, [r3, #12]
 800448e:	4925      	ldr	r1, [pc, #148]	; (8004524 <HAL_RCC_ClockConfig+0x33c>)
 8004490:	4313      	orrs	r3, r2
 8004492:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	f003 0308 	and.w	r3, r3, #8
 800449c:	2b00      	cmp	r3, #0
 800449e:	d026      	beq.n	80044ee <HAL_RCC_ClockConfig+0x306>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	691b      	ldr	r3, [r3, #16]
 80044a4:	2b00      	cmp	r3, #0
 80044a6:	d018      	beq.n	80044da <HAL_RCC_ClockConfig+0x2f2>
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	691b      	ldr	r3, [r3, #16]
 80044ac:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80044b0:	d013      	beq.n	80044da <HAL_RCC_ClockConfig+0x2f2>
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	691b      	ldr	r3, [r3, #16]
 80044b6:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 80044ba:	d00e      	beq.n	80044da <HAL_RCC_ClockConfig+0x2f2>
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	691b      	ldr	r3, [r3, #16]
 80044c0:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 80044c4:	d009      	beq.n	80044da <HAL_RCC_ClockConfig+0x2f2>
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	691b      	ldr	r3, [r3, #16]
 80044ca:	f5b3 5fe0 	cmp.w	r3, #7168	; 0x1c00
 80044ce:	d004      	beq.n	80044da <HAL_RCC_ClockConfig+0x2f2>
 80044d0:	f44f 7133 	mov.w	r1, #716	; 0x2cc
 80044d4:	4812      	ldr	r0, [pc, #72]	; (8004520 <HAL_RCC_ClockConfig+0x338>)
 80044d6:	f7fd fcb4 	bl	8001e42 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80044da:	4b12      	ldr	r3, [pc, #72]	; (8004524 <HAL_RCC_ClockConfig+0x33c>)
 80044dc:	689b      	ldr	r3, [r3, #8]
 80044de:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	691b      	ldr	r3, [r3, #16]
 80044e6:	00db      	lsls	r3, r3, #3
 80044e8:	490e      	ldr	r1, [pc, #56]	; (8004524 <HAL_RCC_ClockConfig+0x33c>)
 80044ea:	4313      	orrs	r3, r2
 80044ec:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80044ee:	f000 f855 	bl	800459c <HAL_RCC_GetSysClockFreq>
 80044f2:	4602      	mov	r2, r0
 80044f4:	4b0b      	ldr	r3, [pc, #44]	; (8004524 <HAL_RCC_ClockConfig+0x33c>)
 80044f6:	689b      	ldr	r3, [r3, #8]
 80044f8:	091b      	lsrs	r3, r3, #4
 80044fa:	f003 030f 	and.w	r3, r3, #15
 80044fe:	490a      	ldr	r1, [pc, #40]	; (8004528 <HAL_RCC_ClockConfig+0x340>)
 8004500:	5ccb      	ldrb	r3, [r1, r3]
 8004502:	fa22 f303 	lsr.w	r3, r2, r3
 8004506:	4a09      	ldr	r2, [pc, #36]	; (800452c <HAL_RCC_ClockConfig+0x344>)
 8004508:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800450a:	4b09      	ldr	r3, [pc, #36]	; (8004530 <HAL_RCC_ClockConfig+0x348>)
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	4618      	mov	r0, r3
 8004510:	f7fe fa42 	bl	8002998 <HAL_InitTick>

  return HAL_OK;
 8004514:	2300      	movs	r3, #0
}
 8004516:	4618      	mov	r0, r3
 8004518:	3710      	adds	r7, #16
 800451a:	46bd      	mov	sp, r7
 800451c:	bd80      	pop	{r7, pc}
 800451e:	bf00      	nop
 8004520:	080097ec 	.word	0x080097ec
 8004524:	40023800 	.word	0x40023800
 8004528:	08009968 	.word	0x08009968
 800452c:	20000010 	.word	0x20000010
 8004530:	20000014 	.word	0x20000014

08004534 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004534:	b480      	push	{r7}
 8004536:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004538:	4b03      	ldr	r3, [pc, #12]	; (8004548 <HAL_RCC_GetHCLKFreq+0x14>)
 800453a:	681b      	ldr	r3, [r3, #0]
}
 800453c:	4618      	mov	r0, r3
 800453e:	46bd      	mov	sp, r7
 8004540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004544:	4770      	bx	lr
 8004546:	bf00      	nop
 8004548:	20000010 	.word	0x20000010

0800454c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800454c:	b580      	push	{r7, lr}
 800454e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004550:	f7ff fff0 	bl	8004534 <HAL_RCC_GetHCLKFreq>
 8004554:	4602      	mov	r2, r0
 8004556:	4b05      	ldr	r3, [pc, #20]	; (800456c <HAL_RCC_GetPCLK1Freq+0x20>)
 8004558:	689b      	ldr	r3, [r3, #8]
 800455a:	0a9b      	lsrs	r3, r3, #10
 800455c:	f003 0307 	and.w	r3, r3, #7
 8004560:	4903      	ldr	r1, [pc, #12]	; (8004570 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004562:	5ccb      	ldrb	r3, [r1, r3]
 8004564:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004568:	4618      	mov	r0, r3
 800456a:	bd80      	pop	{r7, pc}
 800456c:	40023800 	.word	0x40023800
 8004570:	08009978 	.word	0x08009978

08004574 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004574:	b580      	push	{r7, lr}
 8004576:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8004578:	f7ff ffdc 	bl	8004534 <HAL_RCC_GetHCLKFreq>
 800457c:	4602      	mov	r2, r0
 800457e:	4b05      	ldr	r3, [pc, #20]	; (8004594 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004580:	689b      	ldr	r3, [r3, #8]
 8004582:	0b5b      	lsrs	r3, r3, #13
 8004584:	f003 0307 	and.w	r3, r3, #7
 8004588:	4903      	ldr	r1, [pc, #12]	; (8004598 <HAL_RCC_GetPCLK2Freq+0x24>)
 800458a:	5ccb      	ldrb	r3, [r1, r3]
 800458c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004590:	4618      	mov	r0, r3
 8004592:	bd80      	pop	{r7, pc}
 8004594:	40023800 	.word	0x40023800
 8004598:	08009978 	.word	0x08009978

0800459c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800459c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80045a0:	b088      	sub	sp, #32
 80045a2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80045a4:	2300      	movs	r3, #0
 80045a6:	617b      	str	r3, [r7, #20]
  uint32_t pllvco = 0U;
 80045a8:	2300      	movs	r3, #0
 80045aa:	61fb      	str	r3, [r7, #28]
  uint32_t pllp = 0U;
 80045ac:	2300      	movs	r3, #0
 80045ae:	613b      	str	r3, [r7, #16]
  uint32_t pllr = 0U;
 80045b0:	2300      	movs	r3, #0
 80045b2:	60fb      	str	r3, [r7, #12]
  uint32_t sysclockfreq = 0U;
 80045b4:	2300      	movs	r3, #0
 80045b6:	61bb      	str	r3, [r7, #24]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80045b8:	4bce      	ldr	r3, [pc, #824]	; (80048f4 <HAL_RCC_GetSysClockFreq+0x358>)
 80045ba:	689b      	ldr	r3, [r3, #8]
 80045bc:	f003 030c 	and.w	r3, r3, #12
 80045c0:	2b0c      	cmp	r3, #12
 80045c2:	f200 818d 	bhi.w	80048e0 <HAL_RCC_GetSysClockFreq+0x344>
 80045c6:	a201      	add	r2, pc, #4	; (adr r2, 80045cc <HAL_RCC_GetSysClockFreq+0x30>)
 80045c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80045cc:	08004601 	.word	0x08004601
 80045d0:	080048e1 	.word	0x080048e1
 80045d4:	080048e1 	.word	0x080048e1
 80045d8:	080048e1 	.word	0x080048e1
 80045dc:	08004607 	.word	0x08004607
 80045e0:	080048e1 	.word	0x080048e1
 80045e4:	080048e1 	.word	0x080048e1
 80045e8:	080048e1 	.word	0x080048e1
 80045ec:	0800460d 	.word	0x0800460d
 80045f0:	080048e1 	.word	0x080048e1
 80045f4:	080048e1 	.word	0x080048e1
 80045f8:	080048e1 	.word	0x080048e1
 80045fc:	08004781 	.word	0x08004781
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004600:	4bbd      	ldr	r3, [pc, #756]	; (80048f8 <HAL_RCC_GetSysClockFreq+0x35c>)
 8004602:	61bb      	str	r3, [r7, #24]
       break;
 8004604:	e16f      	b.n	80048e6 <HAL_RCC_GetSysClockFreq+0x34a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004606:	4bbd      	ldr	r3, [pc, #756]	; (80048fc <HAL_RCC_GetSysClockFreq+0x360>)
 8004608:	61bb      	str	r3, [r7, #24]
      break;
 800460a:	e16c      	b.n	80048e6 <HAL_RCC_GetSysClockFreq+0x34a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800460c:	4bb9      	ldr	r3, [pc, #740]	; (80048f4 <HAL_RCC_GetSysClockFreq+0x358>)
 800460e:	685b      	ldr	r3, [r3, #4]
 8004610:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004614:	617b      	str	r3, [r7, #20]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004616:	4bb7      	ldr	r3, [pc, #732]	; (80048f4 <HAL_RCC_GetSysClockFreq+0x358>)
 8004618:	685b      	ldr	r3, [r3, #4]
 800461a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800461e:	2b00      	cmp	r3, #0
 8004620:	d053      	beq.n	80046ca <HAL_RCC_GetSysClockFreq+0x12e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004622:	4bb4      	ldr	r3, [pc, #720]	; (80048f4 <HAL_RCC_GetSysClockFreq+0x358>)
 8004624:	685b      	ldr	r3, [r3, #4]
 8004626:	099b      	lsrs	r3, r3, #6
 8004628:	461a      	mov	r2, r3
 800462a:	f04f 0300 	mov.w	r3, #0
 800462e:	f240 10ff 	movw	r0, #511	; 0x1ff
 8004632:	f04f 0100 	mov.w	r1, #0
 8004636:	ea02 0400 	and.w	r4, r2, r0
 800463a:	603c      	str	r4, [r7, #0]
 800463c:	400b      	ands	r3, r1
 800463e:	607b      	str	r3, [r7, #4]
 8004640:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004644:	4620      	mov	r0, r4
 8004646:	4629      	mov	r1, r5
 8004648:	f04f 0200 	mov.w	r2, #0
 800464c:	f04f 0300 	mov.w	r3, #0
 8004650:	014b      	lsls	r3, r1, #5
 8004652:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8004656:	0142      	lsls	r2, r0, #5
 8004658:	4610      	mov	r0, r2
 800465a:	4619      	mov	r1, r3
 800465c:	4623      	mov	r3, r4
 800465e:	1ac0      	subs	r0, r0, r3
 8004660:	462b      	mov	r3, r5
 8004662:	eb61 0103 	sbc.w	r1, r1, r3
 8004666:	f04f 0200 	mov.w	r2, #0
 800466a:	f04f 0300 	mov.w	r3, #0
 800466e:	018b      	lsls	r3, r1, #6
 8004670:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8004674:	0182      	lsls	r2, r0, #6
 8004676:	1a12      	subs	r2, r2, r0
 8004678:	eb63 0301 	sbc.w	r3, r3, r1
 800467c:	f04f 0000 	mov.w	r0, #0
 8004680:	f04f 0100 	mov.w	r1, #0
 8004684:	00d9      	lsls	r1, r3, #3
 8004686:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800468a:	00d0      	lsls	r0, r2, #3
 800468c:	4602      	mov	r2, r0
 800468e:	460b      	mov	r3, r1
 8004690:	4621      	mov	r1, r4
 8004692:	1852      	adds	r2, r2, r1
 8004694:	4629      	mov	r1, r5
 8004696:	eb43 0101 	adc.w	r1, r3, r1
 800469a:	460b      	mov	r3, r1
 800469c:	f04f 0000 	mov.w	r0, #0
 80046a0:	f04f 0100 	mov.w	r1, #0
 80046a4:	0259      	lsls	r1, r3, #9
 80046a6:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 80046aa:	0250      	lsls	r0, r2, #9
 80046ac:	4602      	mov	r2, r0
 80046ae:	460b      	mov	r3, r1
 80046b0:	4610      	mov	r0, r2
 80046b2:	4619      	mov	r1, r3
 80046b4:	697b      	ldr	r3, [r7, #20]
 80046b6:	461a      	mov	r2, r3
 80046b8:	f04f 0300 	mov.w	r3, #0
 80046bc:	f7fc f9ee 	bl	8000a9c <__aeabi_uldivmod>
 80046c0:	4602      	mov	r2, r0
 80046c2:	460b      	mov	r3, r1
 80046c4:	4613      	mov	r3, r2
 80046c6:	61fb      	str	r3, [r7, #28]
 80046c8:	e04c      	b.n	8004764 <HAL_RCC_GetSysClockFreq+0x1c8>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80046ca:	4b8a      	ldr	r3, [pc, #552]	; (80048f4 <HAL_RCC_GetSysClockFreq+0x358>)
 80046cc:	685b      	ldr	r3, [r3, #4]
 80046ce:	099b      	lsrs	r3, r3, #6
 80046d0:	461a      	mov	r2, r3
 80046d2:	f04f 0300 	mov.w	r3, #0
 80046d6:	f240 10ff 	movw	r0, #511	; 0x1ff
 80046da:	f04f 0100 	mov.w	r1, #0
 80046de:	ea02 0a00 	and.w	sl, r2, r0
 80046e2:	ea03 0b01 	and.w	fp, r3, r1
 80046e6:	4650      	mov	r0, sl
 80046e8:	4659      	mov	r1, fp
 80046ea:	f04f 0200 	mov.w	r2, #0
 80046ee:	f04f 0300 	mov.w	r3, #0
 80046f2:	014b      	lsls	r3, r1, #5
 80046f4:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80046f8:	0142      	lsls	r2, r0, #5
 80046fa:	4610      	mov	r0, r2
 80046fc:	4619      	mov	r1, r3
 80046fe:	ebb0 000a 	subs.w	r0, r0, sl
 8004702:	eb61 010b 	sbc.w	r1, r1, fp
 8004706:	f04f 0200 	mov.w	r2, #0
 800470a:	f04f 0300 	mov.w	r3, #0
 800470e:	018b      	lsls	r3, r1, #6
 8004710:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8004714:	0182      	lsls	r2, r0, #6
 8004716:	1a12      	subs	r2, r2, r0
 8004718:	eb63 0301 	sbc.w	r3, r3, r1
 800471c:	f04f 0000 	mov.w	r0, #0
 8004720:	f04f 0100 	mov.w	r1, #0
 8004724:	00d9      	lsls	r1, r3, #3
 8004726:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800472a:	00d0      	lsls	r0, r2, #3
 800472c:	4602      	mov	r2, r0
 800472e:	460b      	mov	r3, r1
 8004730:	eb12 020a 	adds.w	r2, r2, sl
 8004734:	eb43 030b 	adc.w	r3, r3, fp
 8004738:	f04f 0000 	mov.w	r0, #0
 800473c:	f04f 0100 	mov.w	r1, #0
 8004740:	0299      	lsls	r1, r3, #10
 8004742:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8004746:	0290      	lsls	r0, r2, #10
 8004748:	4602      	mov	r2, r0
 800474a:	460b      	mov	r3, r1
 800474c:	4610      	mov	r0, r2
 800474e:	4619      	mov	r1, r3
 8004750:	697b      	ldr	r3, [r7, #20]
 8004752:	461a      	mov	r2, r3
 8004754:	f04f 0300 	mov.w	r3, #0
 8004758:	f7fc f9a0 	bl	8000a9c <__aeabi_uldivmod>
 800475c:	4602      	mov	r2, r0
 800475e:	460b      	mov	r3, r1
 8004760:	4613      	mov	r3, r2
 8004762:	61fb      	str	r3, [r7, #28]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004764:	4b63      	ldr	r3, [pc, #396]	; (80048f4 <HAL_RCC_GetSysClockFreq+0x358>)
 8004766:	685b      	ldr	r3, [r3, #4]
 8004768:	0c1b      	lsrs	r3, r3, #16
 800476a:	f003 0303 	and.w	r3, r3, #3
 800476e:	3301      	adds	r3, #1
 8004770:	005b      	lsls	r3, r3, #1
 8004772:	613b      	str	r3, [r7, #16]

      sysclockfreq = pllvco/pllp;
 8004774:	69fa      	ldr	r2, [r7, #28]
 8004776:	693b      	ldr	r3, [r7, #16]
 8004778:	fbb2 f3f3 	udiv	r3, r2, r3
 800477c:	61bb      	str	r3, [r7, #24]
      break;
 800477e:	e0b2      	b.n	80048e6 <HAL_RCC_GetSysClockFreq+0x34a>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004780:	4b5c      	ldr	r3, [pc, #368]	; (80048f4 <HAL_RCC_GetSysClockFreq+0x358>)
 8004782:	685b      	ldr	r3, [r3, #4]
 8004784:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004788:	617b      	str	r3, [r7, #20]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800478a:	4b5a      	ldr	r3, [pc, #360]	; (80048f4 <HAL_RCC_GetSysClockFreq+0x358>)
 800478c:	685b      	ldr	r3, [r3, #4]
 800478e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004792:	2b00      	cmp	r3, #0
 8004794:	d04d      	beq.n	8004832 <HAL_RCC_GetSysClockFreq+0x296>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004796:	4b57      	ldr	r3, [pc, #348]	; (80048f4 <HAL_RCC_GetSysClockFreq+0x358>)
 8004798:	685b      	ldr	r3, [r3, #4]
 800479a:	099b      	lsrs	r3, r3, #6
 800479c:	461a      	mov	r2, r3
 800479e:	f04f 0300 	mov.w	r3, #0
 80047a2:	f240 10ff 	movw	r0, #511	; 0x1ff
 80047a6:	f04f 0100 	mov.w	r1, #0
 80047aa:	ea02 0800 	and.w	r8, r2, r0
 80047ae:	ea03 0901 	and.w	r9, r3, r1
 80047b2:	4640      	mov	r0, r8
 80047b4:	4649      	mov	r1, r9
 80047b6:	f04f 0200 	mov.w	r2, #0
 80047ba:	f04f 0300 	mov.w	r3, #0
 80047be:	014b      	lsls	r3, r1, #5
 80047c0:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80047c4:	0142      	lsls	r2, r0, #5
 80047c6:	4610      	mov	r0, r2
 80047c8:	4619      	mov	r1, r3
 80047ca:	ebb0 0008 	subs.w	r0, r0, r8
 80047ce:	eb61 0109 	sbc.w	r1, r1, r9
 80047d2:	f04f 0200 	mov.w	r2, #0
 80047d6:	f04f 0300 	mov.w	r3, #0
 80047da:	018b      	lsls	r3, r1, #6
 80047dc:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80047e0:	0182      	lsls	r2, r0, #6
 80047e2:	1a12      	subs	r2, r2, r0
 80047e4:	eb63 0301 	sbc.w	r3, r3, r1
 80047e8:	f04f 0000 	mov.w	r0, #0
 80047ec:	f04f 0100 	mov.w	r1, #0
 80047f0:	00d9      	lsls	r1, r3, #3
 80047f2:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80047f6:	00d0      	lsls	r0, r2, #3
 80047f8:	4602      	mov	r2, r0
 80047fa:	460b      	mov	r3, r1
 80047fc:	eb12 0208 	adds.w	r2, r2, r8
 8004800:	eb43 0309 	adc.w	r3, r3, r9
 8004804:	f04f 0000 	mov.w	r0, #0
 8004808:	f04f 0100 	mov.w	r1, #0
 800480c:	0259      	lsls	r1, r3, #9
 800480e:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8004812:	0250      	lsls	r0, r2, #9
 8004814:	4602      	mov	r2, r0
 8004816:	460b      	mov	r3, r1
 8004818:	4610      	mov	r0, r2
 800481a:	4619      	mov	r1, r3
 800481c:	697b      	ldr	r3, [r7, #20]
 800481e:	461a      	mov	r2, r3
 8004820:	f04f 0300 	mov.w	r3, #0
 8004824:	f7fc f93a 	bl	8000a9c <__aeabi_uldivmod>
 8004828:	4602      	mov	r2, r0
 800482a:	460b      	mov	r3, r1
 800482c:	4613      	mov	r3, r2
 800482e:	61fb      	str	r3, [r7, #28]
 8004830:	e04a      	b.n	80048c8 <HAL_RCC_GetSysClockFreq+0x32c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004832:	4b30      	ldr	r3, [pc, #192]	; (80048f4 <HAL_RCC_GetSysClockFreq+0x358>)
 8004834:	685b      	ldr	r3, [r3, #4]
 8004836:	099b      	lsrs	r3, r3, #6
 8004838:	461a      	mov	r2, r3
 800483a:	f04f 0300 	mov.w	r3, #0
 800483e:	f240 10ff 	movw	r0, #511	; 0x1ff
 8004842:	f04f 0100 	mov.w	r1, #0
 8004846:	ea02 0400 	and.w	r4, r2, r0
 800484a:	ea03 0501 	and.w	r5, r3, r1
 800484e:	4620      	mov	r0, r4
 8004850:	4629      	mov	r1, r5
 8004852:	f04f 0200 	mov.w	r2, #0
 8004856:	f04f 0300 	mov.w	r3, #0
 800485a:	014b      	lsls	r3, r1, #5
 800485c:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8004860:	0142      	lsls	r2, r0, #5
 8004862:	4610      	mov	r0, r2
 8004864:	4619      	mov	r1, r3
 8004866:	1b00      	subs	r0, r0, r4
 8004868:	eb61 0105 	sbc.w	r1, r1, r5
 800486c:	f04f 0200 	mov.w	r2, #0
 8004870:	f04f 0300 	mov.w	r3, #0
 8004874:	018b      	lsls	r3, r1, #6
 8004876:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 800487a:	0182      	lsls	r2, r0, #6
 800487c:	1a12      	subs	r2, r2, r0
 800487e:	eb63 0301 	sbc.w	r3, r3, r1
 8004882:	f04f 0000 	mov.w	r0, #0
 8004886:	f04f 0100 	mov.w	r1, #0
 800488a:	00d9      	lsls	r1, r3, #3
 800488c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004890:	00d0      	lsls	r0, r2, #3
 8004892:	4602      	mov	r2, r0
 8004894:	460b      	mov	r3, r1
 8004896:	1912      	adds	r2, r2, r4
 8004898:	eb45 0303 	adc.w	r3, r5, r3
 800489c:	f04f 0000 	mov.w	r0, #0
 80048a0:	f04f 0100 	mov.w	r1, #0
 80048a4:	0299      	lsls	r1, r3, #10
 80048a6:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 80048aa:	0290      	lsls	r0, r2, #10
 80048ac:	4602      	mov	r2, r0
 80048ae:	460b      	mov	r3, r1
 80048b0:	4610      	mov	r0, r2
 80048b2:	4619      	mov	r1, r3
 80048b4:	697b      	ldr	r3, [r7, #20]
 80048b6:	461a      	mov	r2, r3
 80048b8:	f04f 0300 	mov.w	r3, #0
 80048bc:	f7fc f8ee 	bl	8000a9c <__aeabi_uldivmod>
 80048c0:	4602      	mov	r2, r0
 80048c2:	460b      	mov	r3, r1
 80048c4:	4613      	mov	r3, r2
 80048c6:	61fb      	str	r3, [r7, #28]
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 80048c8:	4b0a      	ldr	r3, [pc, #40]	; (80048f4 <HAL_RCC_GetSysClockFreq+0x358>)
 80048ca:	685b      	ldr	r3, [r3, #4]
 80048cc:	0f1b      	lsrs	r3, r3, #28
 80048ce:	f003 0307 	and.w	r3, r3, #7
 80048d2:	60fb      	str	r3, [r7, #12]

      sysclockfreq = pllvco/pllr;
 80048d4:	69fa      	ldr	r2, [r7, #28]
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80048dc:	61bb      	str	r3, [r7, #24]
      break;
 80048de:	e002      	b.n	80048e6 <HAL_RCC_GetSysClockFreq+0x34a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80048e0:	4b05      	ldr	r3, [pc, #20]	; (80048f8 <HAL_RCC_GetSysClockFreq+0x35c>)
 80048e2:	61bb      	str	r3, [r7, #24]
      break;
 80048e4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80048e6:	69bb      	ldr	r3, [r7, #24]
}
 80048e8:	4618      	mov	r0, r3
 80048ea:	3720      	adds	r7, #32
 80048ec:	46bd      	mov	sp, r7
 80048ee:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80048f2:	bf00      	nop
 80048f4:	40023800 	.word	0x40023800
 80048f8:	00f42400 	.word	0x00f42400
 80048fc:	007a1200 	.word	0x007a1200

08004900 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004900:	b580      	push	{r7, lr}
 8004902:	b086      	sub	sp, #24
 8004904:	af00      	add	r7, sp, #0
 8004906:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	2b00      	cmp	r3, #0
 800490c:	d101      	bne.n	8004912 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800490e:	2301      	movs	r3, #1
 8004910:	e34b      	b.n	8004faa <HAL_RCC_OscConfig+0x6aa>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	2b0f      	cmp	r3, #15
 8004918:	d904      	bls.n	8004924 <HAL_RCC_OscConfig+0x24>
 800491a:	f640 5112 	movw	r1, #3346	; 0xd12
 800491e:	48a5      	ldr	r0, [pc, #660]	; (8004bb4 <HAL_RCC_OscConfig+0x2b4>)
 8004920:	f7fd fa8f 	bl	8001e42 <assert_failed>
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	f003 0301 	and.w	r3, r3, #1
 800492c:	2b00      	cmp	r3, #0
 800492e:	f000 8096 	beq.w	8004a5e <HAL_RCC_OscConfig+0x15e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	685b      	ldr	r3, [r3, #4]
 8004936:	2b00      	cmp	r3, #0
 8004938:	d00e      	beq.n	8004958 <HAL_RCC_OscConfig+0x58>
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	685b      	ldr	r3, [r3, #4]
 800493e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004942:	d009      	beq.n	8004958 <HAL_RCC_OscConfig+0x58>
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	685b      	ldr	r3, [r3, #4]
 8004948:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800494c:	d004      	beq.n	8004958 <HAL_RCC_OscConfig+0x58>
 800494e:	f640 5117 	movw	r1, #3351	; 0xd17
 8004952:	4898      	ldr	r0, [pc, #608]	; (8004bb4 <HAL_RCC_OscConfig+0x2b4>)
 8004954:	f7fd fa75 	bl	8001e42 <assert_failed>
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8004958:	4b97      	ldr	r3, [pc, #604]	; (8004bb8 <HAL_RCC_OscConfig+0x2b8>)
 800495a:	689b      	ldr	r3, [r3, #8]
 800495c:	f003 030c 	and.w	r3, r3, #12
 8004960:	2b04      	cmp	r3, #4
 8004962:	d019      	beq.n	8004998 <HAL_RCC_OscConfig+0x98>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8004964:	4b94      	ldr	r3, [pc, #592]	; (8004bb8 <HAL_RCC_OscConfig+0x2b8>)
 8004966:	689b      	ldr	r3, [r3, #8]
 8004968:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 800496c:	2b08      	cmp	r3, #8
 800496e:	d106      	bne.n	800497e <HAL_RCC_OscConfig+0x7e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8004970:	4b91      	ldr	r3, [pc, #580]	; (8004bb8 <HAL_RCC_OscConfig+0x2b8>)
 8004972:	685b      	ldr	r3, [r3, #4]
 8004974:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004978:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800497c:	d00c      	beq.n	8004998 <HAL_RCC_OscConfig+0x98>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800497e:	4b8e      	ldr	r3, [pc, #568]	; (8004bb8 <HAL_RCC_OscConfig+0x2b8>)
 8004980:	689b      	ldr	r3, [r3, #8]
 8004982:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8004986:	2b0c      	cmp	r3, #12
 8004988:	d112      	bne.n	80049b0 <HAL_RCC_OscConfig+0xb0>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800498a:	4b8b      	ldr	r3, [pc, #556]	; (8004bb8 <HAL_RCC_OscConfig+0x2b8>)
 800498c:	685b      	ldr	r3, [r3, #4]
 800498e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004992:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004996:	d10b      	bne.n	80049b0 <HAL_RCC_OscConfig+0xb0>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004998:	4b87      	ldr	r3, [pc, #540]	; (8004bb8 <HAL_RCC_OscConfig+0x2b8>)
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80049a0:	2b00      	cmp	r3, #0
 80049a2:	d05b      	beq.n	8004a5c <HAL_RCC_OscConfig+0x15c>
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	685b      	ldr	r3, [r3, #4]
 80049a8:	2b00      	cmp	r3, #0
 80049aa:	d157      	bne.n	8004a5c <HAL_RCC_OscConfig+0x15c>
      {
        return HAL_ERROR;
 80049ac:	2301      	movs	r3, #1
 80049ae:	e2fc      	b.n	8004faa <HAL_RCC_OscConfig+0x6aa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	685b      	ldr	r3, [r3, #4]
 80049b4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80049b8:	d106      	bne.n	80049c8 <HAL_RCC_OscConfig+0xc8>
 80049ba:	4b7f      	ldr	r3, [pc, #508]	; (8004bb8 <HAL_RCC_OscConfig+0x2b8>)
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	4a7e      	ldr	r2, [pc, #504]	; (8004bb8 <HAL_RCC_OscConfig+0x2b8>)
 80049c0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80049c4:	6013      	str	r3, [r2, #0]
 80049c6:	e01d      	b.n	8004a04 <HAL_RCC_OscConfig+0x104>
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	685b      	ldr	r3, [r3, #4]
 80049cc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80049d0:	d10c      	bne.n	80049ec <HAL_RCC_OscConfig+0xec>
 80049d2:	4b79      	ldr	r3, [pc, #484]	; (8004bb8 <HAL_RCC_OscConfig+0x2b8>)
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	4a78      	ldr	r2, [pc, #480]	; (8004bb8 <HAL_RCC_OscConfig+0x2b8>)
 80049d8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80049dc:	6013      	str	r3, [r2, #0]
 80049de:	4b76      	ldr	r3, [pc, #472]	; (8004bb8 <HAL_RCC_OscConfig+0x2b8>)
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	4a75      	ldr	r2, [pc, #468]	; (8004bb8 <HAL_RCC_OscConfig+0x2b8>)
 80049e4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80049e8:	6013      	str	r3, [r2, #0]
 80049ea:	e00b      	b.n	8004a04 <HAL_RCC_OscConfig+0x104>
 80049ec:	4b72      	ldr	r3, [pc, #456]	; (8004bb8 <HAL_RCC_OscConfig+0x2b8>)
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	4a71      	ldr	r2, [pc, #452]	; (8004bb8 <HAL_RCC_OscConfig+0x2b8>)
 80049f2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80049f6:	6013      	str	r3, [r2, #0]
 80049f8:	4b6f      	ldr	r3, [pc, #444]	; (8004bb8 <HAL_RCC_OscConfig+0x2b8>)
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	4a6e      	ldr	r2, [pc, #440]	; (8004bb8 <HAL_RCC_OscConfig+0x2b8>)
 80049fe:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004a02:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	685b      	ldr	r3, [r3, #4]
 8004a08:	2b00      	cmp	r3, #0
 8004a0a:	d013      	beq.n	8004a34 <HAL_RCC_OscConfig+0x134>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a0c:	f7fe f808 	bl	8002a20 <HAL_GetTick>
 8004a10:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004a12:	e008      	b.n	8004a26 <HAL_RCC_OscConfig+0x126>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004a14:	f7fe f804 	bl	8002a20 <HAL_GetTick>
 8004a18:	4602      	mov	r2, r0
 8004a1a:	693b      	ldr	r3, [r7, #16]
 8004a1c:	1ad3      	subs	r3, r2, r3
 8004a1e:	2b64      	cmp	r3, #100	; 0x64
 8004a20:	d901      	bls.n	8004a26 <HAL_RCC_OscConfig+0x126>
          {
            return HAL_TIMEOUT;
 8004a22:	2303      	movs	r3, #3
 8004a24:	e2c1      	b.n	8004faa <HAL_RCC_OscConfig+0x6aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004a26:	4b64      	ldr	r3, [pc, #400]	; (8004bb8 <HAL_RCC_OscConfig+0x2b8>)
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	d0f0      	beq.n	8004a14 <HAL_RCC_OscConfig+0x114>
 8004a32:	e014      	b.n	8004a5e <HAL_RCC_OscConfig+0x15e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a34:	f7fd fff4 	bl	8002a20 <HAL_GetTick>
 8004a38:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004a3a:	e008      	b.n	8004a4e <HAL_RCC_OscConfig+0x14e>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004a3c:	f7fd fff0 	bl	8002a20 <HAL_GetTick>
 8004a40:	4602      	mov	r2, r0
 8004a42:	693b      	ldr	r3, [r7, #16]
 8004a44:	1ad3      	subs	r3, r2, r3
 8004a46:	2b64      	cmp	r3, #100	; 0x64
 8004a48:	d901      	bls.n	8004a4e <HAL_RCC_OscConfig+0x14e>
          {
            return HAL_TIMEOUT;
 8004a4a:	2303      	movs	r3, #3
 8004a4c:	e2ad      	b.n	8004faa <HAL_RCC_OscConfig+0x6aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004a4e:	4b5a      	ldr	r3, [pc, #360]	; (8004bb8 <HAL_RCC_OscConfig+0x2b8>)
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004a56:	2b00      	cmp	r3, #0
 8004a58:	d1f0      	bne.n	8004a3c <HAL_RCC_OscConfig+0x13c>
 8004a5a:	e000      	b.n	8004a5e <HAL_RCC_OscConfig+0x15e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004a5c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	f003 0302 	and.w	r3, r3, #2
 8004a66:	2b00      	cmp	r3, #0
 8004a68:	f000 8086 	beq.w	8004b78 <HAL_RCC_OscConfig+0x278>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	68db      	ldr	r3, [r3, #12]
 8004a70:	2b00      	cmp	r3, #0
 8004a72:	d008      	beq.n	8004a86 <HAL_RCC_OscConfig+0x186>
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	68db      	ldr	r3, [r3, #12]
 8004a78:	2b01      	cmp	r3, #1
 8004a7a:	d004      	beq.n	8004a86 <HAL_RCC_OscConfig+0x186>
 8004a7c:	f640 514f 	movw	r1, #3407	; 0xd4f
 8004a80:	484c      	ldr	r0, [pc, #304]	; (8004bb4 <HAL_RCC_OscConfig+0x2b4>)
 8004a82:	f7fd f9de 	bl	8001e42 <assert_failed>
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	691b      	ldr	r3, [r3, #16]
 8004a8a:	2b1f      	cmp	r3, #31
 8004a8c:	d904      	bls.n	8004a98 <HAL_RCC_OscConfig+0x198>
 8004a8e:	f44f 6155 	mov.w	r1, #3408	; 0xd50
 8004a92:	4848      	ldr	r0, [pc, #288]	; (8004bb4 <HAL_RCC_OscConfig+0x2b4>)
 8004a94:	f7fd f9d5 	bl	8001e42 <assert_failed>

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8004a98:	4b47      	ldr	r3, [pc, #284]	; (8004bb8 <HAL_RCC_OscConfig+0x2b8>)
 8004a9a:	689b      	ldr	r3, [r3, #8]
 8004a9c:	f003 030c 	and.w	r3, r3, #12
 8004aa0:	2b00      	cmp	r3, #0
 8004aa2:	d017      	beq.n	8004ad4 <HAL_RCC_OscConfig+0x1d4>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8004aa4:	4b44      	ldr	r3, [pc, #272]	; (8004bb8 <HAL_RCC_OscConfig+0x2b8>)
 8004aa6:	689b      	ldr	r3, [r3, #8]
 8004aa8:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8004aac:	2b08      	cmp	r3, #8
 8004aae:	d105      	bne.n	8004abc <HAL_RCC_OscConfig+0x1bc>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8004ab0:	4b41      	ldr	r3, [pc, #260]	; (8004bb8 <HAL_RCC_OscConfig+0x2b8>)
 8004ab2:	685b      	ldr	r3, [r3, #4]
 8004ab4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	d00b      	beq.n	8004ad4 <HAL_RCC_OscConfig+0x1d4>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004abc:	4b3e      	ldr	r3, [pc, #248]	; (8004bb8 <HAL_RCC_OscConfig+0x2b8>)
 8004abe:	689b      	ldr	r3, [r3, #8]
 8004ac0:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8004ac4:	2b0c      	cmp	r3, #12
 8004ac6:	d11c      	bne.n	8004b02 <HAL_RCC_OscConfig+0x202>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004ac8:	4b3b      	ldr	r3, [pc, #236]	; (8004bb8 <HAL_RCC_OscConfig+0x2b8>)
 8004aca:	685b      	ldr	r3, [r3, #4]
 8004acc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	d116      	bne.n	8004b02 <HAL_RCC_OscConfig+0x202>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004ad4:	4b38      	ldr	r3, [pc, #224]	; (8004bb8 <HAL_RCC_OscConfig+0x2b8>)
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	f003 0302 	and.w	r3, r3, #2
 8004adc:	2b00      	cmp	r3, #0
 8004ade:	d005      	beq.n	8004aec <HAL_RCC_OscConfig+0x1ec>
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	68db      	ldr	r3, [r3, #12]
 8004ae4:	2b01      	cmp	r3, #1
 8004ae6:	d001      	beq.n	8004aec <HAL_RCC_OscConfig+0x1ec>
      {
        return HAL_ERROR;
 8004ae8:	2301      	movs	r3, #1
 8004aea:	e25e      	b.n	8004faa <HAL_RCC_OscConfig+0x6aa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004aec:	4b32      	ldr	r3, [pc, #200]	; (8004bb8 <HAL_RCC_OscConfig+0x2b8>)
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	691b      	ldr	r3, [r3, #16]
 8004af8:	00db      	lsls	r3, r3, #3
 8004afa:	492f      	ldr	r1, [pc, #188]	; (8004bb8 <HAL_RCC_OscConfig+0x2b8>)
 8004afc:	4313      	orrs	r3, r2
 8004afe:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004b00:	e03a      	b.n	8004b78 <HAL_RCC_OscConfig+0x278>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	68db      	ldr	r3, [r3, #12]
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	d020      	beq.n	8004b4c <HAL_RCC_OscConfig+0x24c>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004b0a:	4b2c      	ldr	r3, [pc, #176]	; (8004bbc <HAL_RCC_OscConfig+0x2bc>)
 8004b0c:	2201      	movs	r2, #1
 8004b0e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b10:	f7fd ff86 	bl	8002a20 <HAL_GetTick>
 8004b14:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004b16:	e008      	b.n	8004b2a <HAL_RCC_OscConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004b18:	f7fd ff82 	bl	8002a20 <HAL_GetTick>
 8004b1c:	4602      	mov	r2, r0
 8004b1e:	693b      	ldr	r3, [r7, #16]
 8004b20:	1ad3      	subs	r3, r2, r3
 8004b22:	2b02      	cmp	r3, #2
 8004b24:	d901      	bls.n	8004b2a <HAL_RCC_OscConfig+0x22a>
          {
            return HAL_TIMEOUT;
 8004b26:	2303      	movs	r3, #3
 8004b28:	e23f      	b.n	8004faa <HAL_RCC_OscConfig+0x6aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004b2a:	4b23      	ldr	r3, [pc, #140]	; (8004bb8 <HAL_RCC_OscConfig+0x2b8>)
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	f003 0302 	and.w	r3, r3, #2
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d0f0      	beq.n	8004b18 <HAL_RCC_OscConfig+0x218>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004b36:	4b20      	ldr	r3, [pc, #128]	; (8004bb8 <HAL_RCC_OscConfig+0x2b8>)
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	691b      	ldr	r3, [r3, #16]
 8004b42:	00db      	lsls	r3, r3, #3
 8004b44:	491c      	ldr	r1, [pc, #112]	; (8004bb8 <HAL_RCC_OscConfig+0x2b8>)
 8004b46:	4313      	orrs	r3, r2
 8004b48:	600b      	str	r3, [r1, #0]
 8004b4a:	e015      	b.n	8004b78 <HAL_RCC_OscConfig+0x278>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004b4c:	4b1b      	ldr	r3, [pc, #108]	; (8004bbc <HAL_RCC_OscConfig+0x2bc>)
 8004b4e:	2200      	movs	r2, #0
 8004b50:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b52:	f7fd ff65 	bl	8002a20 <HAL_GetTick>
 8004b56:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004b58:	e008      	b.n	8004b6c <HAL_RCC_OscConfig+0x26c>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004b5a:	f7fd ff61 	bl	8002a20 <HAL_GetTick>
 8004b5e:	4602      	mov	r2, r0
 8004b60:	693b      	ldr	r3, [r7, #16]
 8004b62:	1ad3      	subs	r3, r2, r3
 8004b64:	2b02      	cmp	r3, #2
 8004b66:	d901      	bls.n	8004b6c <HAL_RCC_OscConfig+0x26c>
          {
            return HAL_TIMEOUT;
 8004b68:	2303      	movs	r3, #3
 8004b6a:	e21e      	b.n	8004faa <HAL_RCC_OscConfig+0x6aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004b6c:	4b12      	ldr	r3, [pc, #72]	; (8004bb8 <HAL_RCC_OscConfig+0x2b8>)
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	f003 0302 	and.w	r3, r3, #2
 8004b74:	2b00      	cmp	r3, #0
 8004b76:	d1f0      	bne.n	8004b5a <HAL_RCC_OscConfig+0x25a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	f003 0308 	and.w	r3, r3, #8
 8004b80:	2b00      	cmp	r3, #0
 8004b82:	d045      	beq.n	8004c10 <HAL_RCC_OscConfig+0x310>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	695b      	ldr	r3, [r3, #20]
 8004b88:	2b00      	cmp	r3, #0
 8004b8a:	d008      	beq.n	8004b9e <HAL_RCC_OscConfig+0x29e>
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	695b      	ldr	r3, [r3, #20]
 8004b90:	2b01      	cmp	r3, #1
 8004b92:	d004      	beq.n	8004b9e <HAL_RCC_OscConfig+0x29e>
 8004b94:	f640 5196 	movw	r1, #3478	; 0xd96
 8004b98:	4806      	ldr	r0, [pc, #24]	; (8004bb4 <HAL_RCC_OscConfig+0x2b4>)
 8004b9a:	f7fd f952 	bl	8001e42 <assert_failed>

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	695b      	ldr	r3, [r3, #20]
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	d01e      	beq.n	8004be4 <HAL_RCC_OscConfig+0x2e4>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004ba6:	4b06      	ldr	r3, [pc, #24]	; (8004bc0 <HAL_RCC_OscConfig+0x2c0>)
 8004ba8:	2201      	movs	r2, #1
 8004baa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004bac:	f7fd ff38 	bl	8002a20 <HAL_GetTick>
 8004bb0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004bb2:	e010      	b.n	8004bd6 <HAL_RCC_OscConfig+0x2d6>
 8004bb4:	08009824 	.word	0x08009824
 8004bb8:	40023800 	.word	0x40023800
 8004bbc:	42470000 	.word	0x42470000
 8004bc0:	42470e80 	.word	0x42470e80
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004bc4:	f7fd ff2c 	bl	8002a20 <HAL_GetTick>
 8004bc8:	4602      	mov	r2, r0
 8004bca:	693b      	ldr	r3, [r7, #16]
 8004bcc:	1ad3      	subs	r3, r2, r3
 8004bce:	2b02      	cmp	r3, #2
 8004bd0:	d901      	bls.n	8004bd6 <HAL_RCC_OscConfig+0x2d6>
        {
          return HAL_TIMEOUT;
 8004bd2:	2303      	movs	r3, #3
 8004bd4:	e1e9      	b.n	8004faa <HAL_RCC_OscConfig+0x6aa>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004bd6:	4ba4      	ldr	r3, [pc, #656]	; (8004e68 <HAL_RCC_OscConfig+0x568>)
 8004bd8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004bda:	f003 0302 	and.w	r3, r3, #2
 8004bde:	2b00      	cmp	r3, #0
 8004be0:	d0f0      	beq.n	8004bc4 <HAL_RCC_OscConfig+0x2c4>
 8004be2:	e015      	b.n	8004c10 <HAL_RCC_OscConfig+0x310>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004be4:	4ba1      	ldr	r3, [pc, #644]	; (8004e6c <HAL_RCC_OscConfig+0x56c>)
 8004be6:	2200      	movs	r2, #0
 8004be8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004bea:	f7fd ff19 	bl	8002a20 <HAL_GetTick>
 8004bee:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004bf0:	e008      	b.n	8004c04 <HAL_RCC_OscConfig+0x304>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004bf2:	f7fd ff15 	bl	8002a20 <HAL_GetTick>
 8004bf6:	4602      	mov	r2, r0
 8004bf8:	693b      	ldr	r3, [r7, #16]
 8004bfa:	1ad3      	subs	r3, r2, r3
 8004bfc:	2b02      	cmp	r3, #2
 8004bfe:	d901      	bls.n	8004c04 <HAL_RCC_OscConfig+0x304>
        {
          return HAL_TIMEOUT;
 8004c00:	2303      	movs	r3, #3
 8004c02:	e1d2      	b.n	8004faa <HAL_RCC_OscConfig+0x6aa>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004c04:	4b98      	ldr	r3, [pc, #608]	; (8004e68 <HAL_RCC_OscConfig+0x568>)
 8004c06:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004c08:	f003 0302 	and.w	r3, r3, #2
 8004c0c:	2b00      	cmp	r3, #0
 8004c0e:	d1f0      	bne.n	8004bf2 <HAL_RCC_OscConfig+0x2f2>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	f003 0304 	and.w	r3, r3, #4
 8004c18:	2b00      	cmp	r3, #0
 8004c1a:	f000 80a8 	beq.w	8004d6e <HAL_RCC_OscConfig+0x46e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004c1e:	2300      	movs	r3, #0
 8004c20:	75fb      	strb	r3, [r7, #23]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	689b      	ldr	r3, [r3, #8]
 8004c26:	2b00      	cmp	r3, #0
 8004c28:	d00c      	beq.n	8004c44 <HAL_RCC_OscConfig+0x344>
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	689b      	ldr	r3, [r3, #8]
 8004c2e:	2b01      	cmp	r3, #1
 8004c30:	d008      	beq.n	8004c44 <HAL_RCC_OscConfig+0x344>
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	689b      	ldr	r3, [r3, #8]
 8004c36:	2b05      	cmp	r3, #5
 8004c38:	d004      	beq.n	8004c44 <HAL_RCC_OscConfig+0x344>
 8004c3a:	f640 51c2 	movw	r1, #3522	; 0xdc2
 8004c3e:	488c      	ldr	r0, [pc, #560]	; (8004e70 <HAL_RCC_OscConfig+0x570>)
 8004c40:	f7fd f8ff 	bl	8001e42 <assert_failed>

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004c44:	4b88      	ldr	r3, [pc, #544]	; (8004e68 <HAL_RCC_OscConfig+0x568>)
 8004c46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c48:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004c4c:	2b00      	cmp	r3, #0
 8004c4e:	d10f      	bne.n	8004c70 <HAL_RCC_OscConfig+0x370>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004c50:	2300      	movs	r3, #0
 8004c52:	60bb      	str	r3, [r7, #8]
 8004c54:	4b84      	ldr	r3, [pc, #528]	; (8004e68 <HAL_RCC_OscConfig+0x568>)
 8004c56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c58:	4a83      	ldr	r2, [pc, #524]	; (8004e68 <HAL_RCC_OscConfig+0x568>)
 8004c5a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004c5e:	6413      	str	r3, [r2, #64]	; 0x40
 8004c60:	4b81      	ldr	r3, [pc, #516]	; (8004e68 <HAL_RCC_OscConfig+0x568>)
 8004c62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c64:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004c68:	60bb      	str	r3, [r7, #8]
 8004c6a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004c6c:	2301      	movs	r3, #1
 8004c6e:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004c70:	4b80      	ldr	r3, [pc, #512]	; (8004e74 <HAL_RCC_OscConfig+0x574>)
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004c78:	2b00      	cmp	r3, #0
 8004c7a:	d118      	bne.n	8004cae <HAL_RCC_OscConfig+0x3ae>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004c7c:	4b7d      	ldr	r3, [pc, #500]	; (8004e74 <HAL_RCC_OscConfig+0x574>)
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	4a7c      	ldr	r2, [pc, #496]	; (8004e74 <HAL_RCC_OscConfig+0x574>)
 8004c82:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004c86:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004c88:	f7fd feca 	bl	8002a20 <HAL_GetTick>
 8004c8c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004c8e:	e008      	b.n	8004ca2 <HAL_RCC_OscConfig+0x3a2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004c90:	f7fd fec6 	bl	8002a20 <HAL_GetTick>
 8004c94:	4602      	mov	r2, r0
 8004c96:	693b      	ldr	r3, [r7, #16]
 8004c98:	1ad3      	subs	r3, r2, r3
 8004c9a:	2b02      	cmp	r3, #2
 8004c9c:	d901      	bls.n	8004ca2 <HAL_RCC_OscConfig+0x3a2>
        {
          return HAL_TIMEOUT;
 8004c9e:	2303      	movs	r3, #3
 8004ca0:	e183      	b.n	8004faa <HAL_RCC_OscConfig+0x6aa>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004ca2:	4b74      	ldr	r3, [pc, #464]	; (8004e74 <HAL_RCC_OscConfig+0x574>)
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004caa:	2b00      	cmp	r3, #0
 8004cac:	d0f0      	beq.n	8004c90 <HAL_RCC_OscConfig+0x390>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	689b      	ldr	r3, [r3, #8]
 8004cb2:	2b01      	cmp	r3, #1
 8004cb4:	d106      	bne.n	8004cc4 <HAL_RCC_OscConfig+0x3c4>
 8004cb6:	4b6c      	ldr	r3, [pc, #432]	; (8004e68 <HAL_RCC_OscConfig+0x568>)
 8004cb8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004cba:	4a6b      	ldr	r2, [pc, #428]	; (8004e68 <HAL_RCC_OscConfig+0x568>)
 8004cbc:	f043 0301 	orr.w	r3, r3, #1
 8004cc0:	6713      	str	r3, [r2, #112]	; 0x70
 8004cc2:	e01c      	b.n	8004cfe <HAL_RCC_OscConfig+0x3fe>
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	689b      	ldr	r3, [r3, #8]
 8004cc8:	2b05      	cmp	r3, #5
 8004cca:	d10c      	bne.n	8004ce6 <HAL_RCC_OscConfig+0x3e6>
 8004ccc:	4b66      	ldr	r3, [pc, #408]	; (8004e68 <HAL_RCC_OscConfig+0x568>)
 8004cce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004cd0:	4a65      	ldr	r2, [pc, #404]	; (8004e68 <HAL_RCC_OscConfig+0x568>)
 8004cd2:	f043 0304 	orr.w	r3, r3, #4
 8004cd6:	6713      	str	r3, [r2, #112]	; 0x70
 8004cd8:	4b63      	ldr	r3, [pc, #396]	; (8004e68 <HAL_RCC_OscConfig+0x568>)
 8004cda:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004cdc:	4a62      	ldr	r2, [pc, #392]	; (8004e68 <HAL_RCC_OscConfig+0x568>)
 8004cde:	f043 0301 	orr.w	r3, r3, #1
 8004ce2:	6713      	str	r3, [r2, #112]	; 0x70
 8004ce4:	e00b      	b.n	8004cfe <HAL_RCC_OscConfig+0x3fe>
 8004ce6:	4b60      	ldr	r3, [pc, #384]	; (8004e68 <HAL_RCC_OscConfig+0x568>)
 8004ce8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004cea:	4a5f      	ldr	r2, [pc, #380]	; (8004e68 <HAL_RCC_OscConfig+0x568>)
 8004cec:	f023 0301 	bic.w	r3, r3, #1
 8004cf0:	6713      	str	r3, [r2, #112]	; 0x70
 8004cf2:	4b5d      	ldr	r3, [pc, #372]	; (8004e68 <HAL_RCC_OscConfig+0x568>)
 8004cf4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004cf6:	4a5c      	ldr	r2, [pc, #368]	; (8004e68 <HAL_RCC_OscConfig+0x568>)
 8004cf8:	f023 0304 	bic.w	r3, r3, #4
 8004cfc:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	689b      	ldr	r3, [r3, #8]
 8004d02:	2b00      	cmp	r3, #0
 8004d04:	d015      	beq.n	8004d32 <HAL_RCC_OscConfig+0x432>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004d06:	f7fd fe8b 	bl	8002a20 <HAL_GetTick>
 8004d0a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004d0c:	e00a      	b.n	8004d24 <HAL_RCC_OscConfig+0x424>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004d0e:	f7fd fe87 	bl	8002a20 <HAL_GetTick>
 8004d12:	4602      	mov	r2, r0
 8004d14:	693b      	ldr	r3, [r7, #16]
 8004d16:	1ad3      	subs	r3, r2, r3
 8004d18:	f241 3288 	movw	r2, #5000	; 0x1388
 8004d1c:	4293      	cmp	r3, r2
 8004d1e:	d901      	bls.n	8004d24 <HAL_RCC_OscConfig+0x424>
        {
          return HAL_TIMEOUT;
 8004d20:	2303      	movs	r3, #3
 8004d22:	e142      	b.n	8004faa <HAL_RCC_OscConfig+0x6aa>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004d24:	4b50      	ldr	r3, [pc, #320]	; (8004e68 <HAL_RCC_OscConfig+0x568>)
 8004d26:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004d28:	f003 0302 	and.w	r3, r3, #2
 8004d2c:	2b00      	cmp	r3, #0
 8004d2e:	d0ee      	beq.n	8004d0e <HAL_RCC_OscConfig+0x40e>
 8004d30:	e014      	b.n	8004d5c <HAL_RCC_OscConfig+0x45c>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004d32:	f7fd fe75 	bl	8002a20 <HAL_GetTick>
 8004d36:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004d38:	e00a      	b.n	8004d50 <HAL_RCC_OscConfig+0x450>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004d3a:	f7fd fe71 	bl	8002a20 <HAL_GetTick>
 8004d3e:	4602      	mov	r2, r0
 8004d40:	693b      	ldr	r3, [r7, #16]
 8004d42:	1ad3      	subs	r3, r2, r3
 8004d44:	f241 3288 	movw	r2, #5000	; 0x1388
 8004d48:	4293      	cmp	r3, r2
 8004d4a:	d901      	bls.n	8004d50 <HAL_RCC_OscConfig+0x450>
        {
          return HAL_TIMEOUT;
 8004d4c:	2303      	movs	r3, #3
 8004d4e:	e12c      	b.n	8004faa <HAL_RCC_OscConfig+0x6aa>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004d50:	4b45      	ldr	r3, [pc, #276]	; (8004e68 <HAL_RCC_OscConfig+0x568>)
 8004d52:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004d54:	f003 0302 	and.w	r3, r3, #2
 8004d58:	2b00      	cmp	r3, #0
 8004d5a:	d1ee      	bne.n	8004d3a <HAL_RCC_OscConfig+0x43a>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004d5c:	7dfb      	ldrb	r3, [r7, #23]
 8004d5e:	2b01      	cmp	r3, #1
 8004d60:	d105      	bne.n	8004d6e <HAL_RCC_OscConfig+0x46e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004d62:	4b41      	ldr	r3, [pc, #260]	; (8004e68 <HAL_RCC_OscConfig+0x568>)
 8004d64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d66:	4a40      	ldr	r2, [pc, #256]	; (8004e68 <HAL_RCC_OscConfig+0x568>)
 8004d68:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004d6c:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	699b      	ldr	r3, [r3, #24]
 8004d72:	2b00      	cmp	r3, #0
 8004d74:	d00c      	beq.n	8004d90 <HAL_RCC_OscConfig+0x490>
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	699b      	ldr	r3, [r3, #24]
 8004d7a:	2b01      	cmp	r3, #1
 8004d7c:	d008      	beq.n	8004d90 <HAL_RCC_OscConfig+0x490>
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	699b      	ldr	r3, [r3, #24]
 8004d82:	2b02      	cmp	r3, #2
 8004d84:	d004      	beq.n	8004d90 <HAL_RCC_OscConfig+0x490>
 8004d86:	f640 6105 	movw	r1, #3589	; 0xe05
 8004d8a:	4839      	ldr	r0, [pc, #228]	; (8004e70 <HAL_RCC_OscConfig+0x570>)
 8004d8c:	f7fd f859 	bl	8001e42 <assert_failed>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	699b      	ldr	r3, [r3, #24]
 8004d94:	2b00      	cmp	r3, #0
 8004d96:	f000 8107 	beq.w	8004fa8 <HAL_RCC_OscConfig+0x6a8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004d9a:	4b33      	ldr	r3, [pc, #204]	; (8004e68 <HAL_RCC_OscConfig+0x568>)
 8004d9c:	689b      	ldr	r3, [r3, #8]
 8004d9e:	f003 030c 	and.w	r3, r3, #12
 8004da2:	2b08      	cmp	r3, #8
 8004da4:	f000 80c0 	beq.w	8004f28 <HAL_RCC_OscConfig+0x628>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	699b      	ldr	r3, [r3, #24]
 8004dac:	2b02      	cmp	r3, #2
 8004dae:	f040 80a4 	bne.w	8004efa <HAL_RCC_OscConfig+0x5fa>
      {
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	69db      	ldr	r3, [r3, #28]
 8004db6:	2b00      	cmp	r3, #0
 8004db8:	d009      	beq.n	8004dce <HAL_RCC_OscConfig+0x4ce>
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	69db      	ldr	r3, [r3, #28]
 8004dbe:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004dc2:	d004      	beq.n	8004dce <HAL_RCC_OscConfig+0x4ce>
 8004dc4:	f640 610e 	movw	r1, #3598	; 0xe0e
 8004dc8:	4829      	ldr	r0, [pc, #164]	; (8004e70 <HAL_RCC_OscConfig+0x570>)
 8004dca:	f7fd f83a 	bl	8001e42 <assert_failed>
        assert_param(IS_RCC_PLLM_VALUE(RCC_OscInitStruct->PLL.PLLM));
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	6a1b      	ldr	r3, [r3, #32]
 8004dd2:	2b3f      	cmp	r3, #63	; 0x3f
 8004dd4:	d904      	bls.n	8004de0 <HAL_RCC_OscConfig+0x4e0>
 8004dd6:	f640 610f 	movw	r1, #3599	; 0xe0f
 8004dda:	4825      	ldr	r0, [pc, #148]	; (8004e70 <HAL_RCC_OscConfig+0x570>)
 8004ddc:	f7fd f831 	bl	8001e42 <assert_failed>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004de4:	2b31      	cmp	r3, #49	; 0x31
 8004de6:	d904      	bls.n	8004df2 <HAL_RCC_OscConfig+0x4f2>
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004dec:	f5b3 7fd8 	cmp.w	r3, #432	; 0x1b0
 8004df0:	d904      	bls.n	8004dfc <HAL_RCC_OscConfig+0x4fc>
 8004df2:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 8004df6:	481e      	ldr	r0, [pc, #120]	; (8004e70 <HAL_RCC_OscConfig+0x570>)
 8004df8:	f7fd f823 	bl	8001e42 <assert_failed>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e00:	2b02      	cmp	r3, #2
 8004e02:	d010      	beq.n	8004e26 <HAL_RCC_OscConfig+0x526>
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e08:	2b04      	cmp	r3, #4
 8004e0a:	d00c      	beq.n	8004e26 <HAL_RCC_OscConfig+0x526>
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e10:	2b06      	cmp	r3, #6
 8004e12:	d008      	beq.n	8004e26 <HAL_RCC_OscConfig+0x526>
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e18:	2b08      	cmp	r3, #8
 8004e1a:	d004      	beq.n	8004e26 <HAL_RCC_OscConfig+0x526>
 8004e1c:	f640 6111 	movw	r1, #3601	; 0xe11
 8004e20:	4813      	ldr	r0, [pc, #76]	; (8004e70 <HAL_RCC_OscConfig+0x570>)
 8004e22:	f7fd f80e 	bl	8001e42 <assert_failed>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e2a:	2b01      	cmp	r3, #1
 8004e2c:	d903      	bls.n	8004e36 <HAL_RCC_OscConfig+0x536>
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e32:	2b0f      	cmp	r3, #15
 8004e34:	d904      	bls.n	8004e40 <HAL_RCC_OscConfig+0x540>
 8004e36:	f640 6112 	movw	r1, #3602	; 0xe12
 8004e3a:	480d      	ldr	r0, [pc, #52]	; (8004e70 <HAL_RCC_OscConfig+0x570>)
 8004e3c:	f7fd f801 	bl	8001e42 <assert_failed>
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e44:	2b01      	cmp	r3, #1
 8004e46:	d903      	bls.n	8004e50 <HAL_RCC_OscConfig+0x550>
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e4c:	2b07      	cmp	r3, #7
 8004e4e:	d904      	bls.n	8004e5a <HAL_RCC_OscConfig+0x55a>
 8004e50:	f640 6113 	movw	r1, #3603	; 0xe13
 8004e54:	4806      	ldr	r0, [pc, #24]	; (8004e70 <HAL_RCC_OscConfig+0x570>)
 8004e56:	f7fc fff4 	bl	8001e42 <assert_failed>

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004e5a:	4b07      	ldr	r3, [pc, #28]	; (8004e78 <HAL_RCC_OscConfig+0x578>)
 8004e5c:	2200      	movs	r2, #0
 8004e5e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e60:	f7fd fdde 	bl	8002a20 <HAL_GetTick>
 8004e64:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004e66:	e012      	b.n	8004e8e <HAL_RCC_OscConfig+0x58e>
 8004e68:	40023800 	.word	0x40023800
 8004e6c:	42470e80 	.word	0x42470e80
 8004e70:	08009824 	.word	0x08009824
 8004e74:	40007000 	.word	0x40007000
 8004e78:	42470060 	.word	0x42470060
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004e7c:	f7fd fdd0 	bl	8002a20 <HAL_GetTick>
 8004e80:	4602      	mov	r2, r0
 8004e82:	693b      	ldr	r3, [r7, #16]
 8004e84:	1ad3      	subs	r3, r2, r3
 8004e86:	2b02      	cmp	r3, #2
 8004e88:	d901      	bls.n	8004e8e <HAL_RCC_OscConfig+0x58e>
          {
            return HAL_TIMEOUT;
 8004e8a:	2303      	movs	r3, #3
 8004e8c:	e08d      	b.n	8004faa <HAL_RCC_OscConfig+0x6aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004e8e:	4b49      	ldr	r3, [pc, #292]	; (8004fb4 <HAL_RCC_OscConfig+0x6b4>)
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d1f0      	bne.n	8004e7c <HAL_RCC_OscConfig+0x57c>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	69da      	ldr	r2, [r3, #28]
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	6a1b      	ldr	r3, [r3, #32]
 8004ea2:	431a      	orrs	r2, r3
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ea8:	019b      	lsls	r3, r3, #6
 8004eaa:	431a      	orrs	r2, r3
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004eb0:	085b      	lsrs	r3, r3, #1
 8004eb2:	3b01      	subs	r3, #1
 8004eb4:	041b      	lsls	r3, r3, #16
 8004eb6:	431a      	orrs	r2, r3
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ebc:	061b      	lsls	r3, r3, #24
 8004ebe:	431a      	orrs	r2, r3
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ec4:	071b      	lsls	r3, r3, #28
 8004ec6:	493b      	ldr	r1, [pc, #236]	; (8004fb4 <HAL_RCC_OscConfig+0x6b4>)
 8004ec8:	4313      	orrs	r3, r2
 8004eca:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004ecc:	4b3a      	ldr	r3, [pc, #232]	; (8004fb8 <HAL_RCC_OscConfig+0x6b8>)
 8004ece:	2201      	movs	r2, #1
 8004ed0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ed2:	f7fd fda5 	bl	8002a20 <HAL_GetTick>
 8004ed6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004ed8:	e008      	b.n	8004eec <HAL_RCC_OscConfig+0x5ec>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004eda:	f7fd fda1 	bl	8002a20 <HAL_GetTick>
 8004ede:	4602      	mov	r2, r0
 8004ee0:	693b      	ldr	r3, [r7, #16]
 8004ee2:	1ad3      	subs	r3, r2, r3
 8004ee4:	2b02      	cmp	r3, #2
 8004ee6:	d901      	bls.n	8004eec <HAL_RCC_OscConfig+0x5ec>
          {
            return HAL_TIMEOUT;
 8004ee8:	2303      	movs	r3, #3
 8004eea:	e05e      	b.n	8004faa <HAL_RCC_OscConfig+0x6aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004eec:	4b31      	ldr	r3, [pc, #196]	; (8004fb4 <HAL_RCC_OscConfig+0x6b4>)
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004ef4:	2b00      	cmp	r3, #0
 8004ef6:	d0f0      	beq.n	8004eda <HAL_RCC_OscConfig+0x5da>
 8004ef8:	e056      	b.n	8004fa8 <HAL_RCC_OscConfig+0x6a8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004efa:	4b2f      	ldr	r3, [pc, #188]	; (8004fb8 <HAL_RCC_OscConfig+0x6b8>)
 8004efc:	2200      	movs	r2, #0
 8004efe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004f00:	f7fd fd8e 	bl	8002a20 <HAL_GetTick>
 8004f04:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004f06:	e008      	b.n	8004f1a <HAL_RCC_OscConfig+0x61a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004f08:	f7fd fd8a 	bl	8002a20 <HAL_GetTick>
 8004f0c:	4602      	mov	r2, r0
 8004f0e:	693b      	ldr	r3, [r7, #16]
 8004f10:	1ad3      	subs	r3, r2, r3
 8004f12:	2b02      	cmp	r3, #2
 8004f14:	d901      	bls.n	8004f1a <HAL_RCC_OscConfig+0x61a>
          {
            return HAL_TIMEOUT;
 8004f16:	2303      	movs	r3, #3
 8004f18:	e047      	b.n	8004faa <HAL_RCC_OscConfig+0x6aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004f1a:	4b26      	ldr	r3, [pc, #152]	; (8004fb4 <HAL_RCC_OscConfig+0x6b4>)
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004f22:	2b00      	cmp	r3, #0
 8004f24:	d1f0      	bne.n	8004f08 <HAL_RCC_OscConfig+0x608>
 8004f26:	e03f      	b.n	8004fa8 <HAL_RCC_OscConfig+0x6a8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	699b      	ldr	r3, [r3, #24]
 8004f2c:	2b01      	cmp	r3, #1
 8004f2e:	d101      	bne.n	8004f34 <HAL_RCC_OscConfig+0x634>
      {
        return HAL_ERROR;
 8004f30:	2301      	movs	r3, #1
 8004f32:	e03a      	b.n	8004faa <HAL_RCC_OscConfig+0x6aa>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004f34:	4b1f      	ldr	r3, [pc, #124]	; (8004fb4 <HAL_RCC_OscConfig+0x6b4>)
 8004f36:	685b      	ldr	r3, [r3, #4]
 8004f38:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	699b      	ldr	r3, [r3, #24]
 8004f3e:	2b01      	cmp	r3, #1
 8004f40:	d030      	beq.n	8004fa4 <HAL_RCC_OscConfig+0x6a4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004f42:	68fb      	ldr	r3, [r7, #12]
 8004f44:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004f4c:	429a      	cmp	r2, r3
 8004f4e:	d129      	bne.n	8004fa4 <HAL_RCC_OscConfig+0x6a4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004f5a:	429a      	cmp	r2, r3
 8004f5c:	d122      	bne.n	8004fa4 <HAL_RCC_OscConfig+0x6a4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004f5e:	68fa      	ldr	r2, [r7, #12]
 8004f60:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004f64:	4013      	ands	r3, r2
 8004f66:	687a      	ldr	r2, [r7, #4]
 8004f68:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004f6a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004f6c:	4293      	cmp	r3, r2
 8004f6e:	d119      	bne.n	8004fa4 <HAL_RCC_OscConfig+0x6a4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004f70:	68fb      	ldr	r3, [r7, #12]
 8004f72:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f7a:	085b      	lsrs	r3, r3, #1
 8004f7c:	3b01      	subs	r3, #1
 8004f7e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004f80:	429a      	cmp	r2, r3
 8004f82:	d10f      	bne.n	8004fa4 <HAL_RCC_OscConfig+0x6a4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f8e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004f90:	429a      	cmp	r2, r3
 8004f92:	d107      	bne.n	8004fa4 <HAL_RCC_OscConfig+0x6a4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f9e:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004fa0:	429a      	cmp	r2, r3
 8004fa2:	d001      	beq.n	8004fa8 <HAL_RCC_OscConfig+0x6a8>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8004fa4:	2301      	movs	r3, #1
 8004fa6:	e000      	b.n	8004faa <HAL_RCC_OscConfig+0x6aa>
        }
      }
    }
  }
  return HAL_OK;
 8004fa8:	2300      	movs	r3, #0
}
 8004faa:	4618      	mov	r0, r3
 8004fac:	3718      	adds	r7, #24
 8004fae:	46bd      	mov	sp, r7
 8004fb0:	bd80      	pop	{r7, pc}
 8004fb2:	bf00      	nop
 8004fb4:	40023800 	.word	0x40023800
 8004fb8:	42470060 	.word	0x42470060

08004fbc <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004fbc:	b580      	push	{r7, lr}
 8004fbe:	b082      	sub	sp, #8
 8004fc0:	af00      	add	r7, sp, #0
 8004fc2:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	2b00      	cmp	r3, #0
 8004fc8:	d101      	bne.n	8004fce <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004fca:	2301      	movs	r3, #1
 8004fcc:	e184      	b.n	80052d8 <HAL_SPI_Init+0x31c>
  }

  /* Check the parameters */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	4a72      	ldr	r2, [pc, #456]	; (800519c <HAL_SPI_Init+0x1e0>)
 8004fd4:	4293      	cmp	r3, r2
 8004fd6:	d013      	beq.n	8005000 <HAL_SPI_Init+0x44>
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	4a70      	ldr	r2, [pc, #448]	; (80051a0 <HAL_SPI_Init+0x1e4>)
 8004fde:	4293      	cmp	r3, r2
 8004fe0:	d00e      	beq.n	8005000 <HAL_SPI_Init+0x44>
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	4a6f      	ldr	r2, [pc, #444]	; (80051a4 <HAL_SPI_Init+0x1e8>)
 8004fe8:	4293      	cmp	r3, r2
 8004fea:	d009      	beq.n	8005000 <HAL_SPI_Init+0x44>
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	4a6d      	ldr	r2, [pc, #436]	; (80051a8 <HAL_SPI_Init+0x1ec>)
 8004ff2:	4293      	cmp	r3, r2
 8004ff4:	d004      	beq.n	8005000 <HAL_SPI_Init+0x44>
 8004ff6:	f44f 71a1 	mov.w	r1, #322	; 0x142
 8004ffa:	486c      	ldr	r0, [pc, #432]	; (80051ac <HAL_SPI_Init+0x1f0>)
 8004ffc:	f7fc ff21 	bl	8001e42 <assert_failed>
  assert_param(IS_SPI_MODE(hspi->Init.Mode));
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	685b      	ldr	r3, [r3, #4]
 8005004:	2b00      	cmp	r3, #0
 8005006:	d009      	beq.n	800501c <HAL_SPI_Init+0x60>
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	685b      	ldr	r3, [r3, #4]
 800500c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005010:	d004      	beq.n	800501c <HAL_SPI_Init+0x60>
 8005012:	f240 1143 	movw	r1, #323	; 0x143
 8005016:	4865      	ldr	r0, [pc, #404]	; (80051ac <HAL_SPI_Init+0x1f0>)
 8005018:	f7fc ff13 	bl	8001e42 <assert_failed>
  assert_param(IS_SPI_DIRECTION(hspi->Init.Direction));
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	689b      	ldr	r3, [r3, #8]
 8005020:	2b00      	cmp	r3, #0
 8005022:	d00e      	beq.n	8005042 <HAL_SPI_Init+0x86>
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	689b      	ldr	r3, [r3, #8]
 8005028:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800502c:	d009      	beq.n	8005042 <HAL_SPI_Init+0x86>
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	689b      	ldr	r3, [r3, #8]
 8005032:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005036:	d004      	beq.n	8005042 <HAL_SPI_Init+0x86>
 8005038:	f44f 71a2 	mov.w	r1, #324	; 0x144
 800503c:	485b      	ldr	r0, [pc, #364]	; (80051ac <HAL_SPI_Init+0x1f0>)
 800503e:	f7fc ff00 	bl	8001e42 <assert_failed>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	68db      	ldr	r3, [r3, #12]
 8005046:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800504a:	d008      	beq.n	800505e <HAL_SPI_Init+0xa2>
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	68db      	ldr	r3, [r3, #12]
 8005050:	2b00      	cmp	r3, #0
 8005052:	d004      	beq.n	800505e <HAL_SPI_Init+0xa2>
 8005054:	f240 1145 	movw	r1, #325	; 0x145
 8005058:	4854      	ldr	r0, [pc, #336]	; (80051ac <HAL_SPI_Init+0x1f0>)
 800505a:	f7fc fef2 	bl	8001e42 <assert_failed>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	699b      	ldr	r3, [r3, #24]
 8005062:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005066:	d00d      	beq.n	8005084 <HAL_SPI_Init+0xc8>
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	699b      	ldr	r3, [r3, #24]
 800506c:	2b00      	cmp	r3, #0
 800506e:	d009      	beq.n	8005084 <HAL_SPI_Init+0xc8>
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	699b      	ldr	r3, [r3, #24]
 8005074:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8005078:	d004      	beq.n	8005084 <HAL_SPI_Init+0xc8>
 800507a:	f44f 71a3 	mov.w	r1, #326	; 0x146
 800507e:	484b      	ldr	r0, [pc, #300]	; (80051ac <HAL_SPI_Init+0x1f0>)
 8005080:	f7fc fedf 	bl	8001e42 <assert_failed>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	69db      	ldr	r3, [r3, #28]
 8005088:	2b00      	cmp	r3, #0
 800508a:	d020      	beq.n	80050ce <HAL_SPI_Init+0x112>
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	69db      	ldr	r3, [r3, #28]
 8005090:	2b08      	cmp	r3, #8
 8005092:	d01c      	beq.n	80050ce <HAL_SPI_Init+0x112>
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	69db      	ldr	r3, [r3, #28]
 8005098:	2b10      	cmp	r3, #16
 800509a:	d018      	beq.n	80050ce <HAL_SPI_Init+0x112>
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	69db      	ldr	r3, [r3, #28]
 80050a0:	2b18      	cmp	r3, #24
 80050a2:	d014      	beq.n	80050ce <HAL_SPI_Init+0x112>
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	69db      	ldr	r3, [r3, #28]
 80050a8:	2b20      	cmp	r3, #32
 80050aa:	d010      	beq.n	80050ce <HAL_SPI_Init+0x112>
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	69db      	ldr	r3, [r3, #28]
 80050b0:	2b28      	cmp	r3, #40	; 0x28
 80050b2:	d00c      	beq.n	80050ce <HAL_SPI_Init+0x112>
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	69db      	ldr	r3, [r3, #28]
 80050b8:	2b30      	cmp	r3, #48	; 0x30
 80050ba:	d008      	beq.n	80050ce <HAL_SPI_Init+0x112>
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	69db      	ldr	r3, [r3, #28]
 80050c0:	2b38      	cmp	r3, #56	; 0x38
 80050c2:	d004      	beq.n	80050ce <HAL_SPI_Init+0x112>
 80050c4:	f240 1147 	movw	r1, #327	; 0x147
 80050c8:	4838      	ldr	r0, [pc, #224]	; (80051ac <HAL_SPI_Init+0x1f0>)
 80050ca:	f7fc feba 	bl	8001e42 <assert_failed>
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	6a1b      	ldr	r3, [r3, #32]
 80050d2:	2b00      	cmp	r3, #0
 80050d4:	d008      	beq.n	80050e8 <HAL_SPI_Init+0x12c>
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	6a1b      	ldr	r3, [r3, #32]
 80050da:	2b80      	cmp	r3, #128	; 0x80
 80050dc:	d004      	beq.n	80050e8 <HAL_SPI_Init+0x12c>
 80050de:	f44f 71a4 	mov.w	r1, #328	; 0x148
 80050e2:	4832      	ldr	r0, [pc, #200]	; (80051ac <HAL_SPI_Init+0x1f0>)
 80050e4:	f7fc fead 	bl	8001e42 <assert_failed>
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050ec:	2b00      	cmp	r3, #0
 80050ee:	d008      	beq.n	8005102 <HAL_SPI_Init+0x146>
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050f4:	2b10      	cmp	r3, #16
 80050f6:	d004      	beq.n	8005102 <HAL_SPI_Init+0x146>
 80050f8:	f240 1149 	movw	r1, #329	; 0x149
 80050fc:	482b      	ldr	r0, [pc, #172]	; (80051ac <HAL_SPI_Init+0x1f0>)
 80050fe:	f7fc fea0 	bl	8001e42 <assert_failed>
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005106:	2b00      	cmp	r3, #0
 8005108:	d152      	bne.n	80051b0 <HAL_SPI_Init+0x1f4>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	691b      	ldr	r3, [r3, #16]
 800510e:	2b00      	cmp	r3, #0
 8005110:	d008      	beq.n	8005124 <HAL_SPI_Init+0x168>
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	691b      	ldr	r3, [r3, #16]
 8005116:	2b02      	cmp	r3, #2
 8005118:	d004      	beq.n	8005124 <HAL_SPI_Init+0x168>
 800511a:	f44f 71a6 	mov.w	r1, #332	; 0x14c
 800511e:	4823      	ldr	r0, [pc, #140]	; (80051ac <HAL_SPI_Init+0x1f0>)
 8005120:	f7fc fe8f 	bl	8001e42 <assert_failed>
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	695b      	ldr	r3, [r3, #20]
 8005128:	2b00      	cmp	r3, #0
 800512a:	d008      	beq.n	800513e <HAL_SPI_Init+0x182>
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	695b      	ldr	r3, [r3, #20]
 8005130:	2b01      	cmp	r3, #1
 8005132:	d004      	beq.n	800513e <HAL_SPI_Init+0x182>
 8005134:	f240 114d 	movw	r1, #333	; 0x14d
 8005138:	481c      	ldr	r0, [pc, #112]	; (80051ac <HAL_SPI_Init+0x1f0>)
 800513a:	f7fc fe82 	bl	8001e42 <assert_failed>

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	685b      	ldr	r3, [r3, #4]
 8005142:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005146:	d125      	bne.n	8005194 <HAL_SPI_Init+0x1d8>
    {
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	69db      	ldr	r3, [r3, #28]
 800514c:	2b00      	cmp	r3, #0
 800514e:	d05a      	beq.n	8005206 <HAL_SPI_Init+0x24a>
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	69db      	ldr	r3, [r3, #28]
 8005154:	2b08      	cmp	r3, #8
 8005156:	d056      	beq.n	8005206 <HAL_SPI_Init+0x24a>
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	69db      	ldr	r3, [r3, #28]
 800515c:	2b10      	cmp	r3, #16
 800515e:	d052      	beq.n	8005206 <HAL_SPI_Init+0x24a>
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	69db      	ldr	r3, [r3, #28]
 8005164:	2b18      	cmp	r3, #24
 8005166:	d04e      	beq.n	8005206 <HAL_SPI_Init+0x24a>
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	69db      	ldr	r3, [r3, #28]
 800516c:	2b20      	cmp	r3, #32
 800516e:	d04a      	beq.n	8005206 <HAL_SPI_Init+0x24a>
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	69db      	ldr	r3, [r3, #28]
 8005174:	2b28      	cmp	r3, #40	; 0x28
 8005176:	d046      	beq.n	8005206 <HAL_SPI_Init+0x24a>
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	69db      	ldr	r3, [r3, #28]
 800517c:	2b30      	cmp	r3, #48	; 0x30
 800517e:	d042      	beq.n	8005206 <HAL_SPI_Init+0x24a>
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	69db      	ldr	r3, [r3, #28]
 8005184:	2b38      	cmp	r3, #56	; 0x38
 8005186:	d03e      	beq.n	8005206 <HAL_SPI_Init+0x24a>
 8005188:	f240 1151 	movw	r1, #337	; 0x151
 800518c:	4807      	ldr	r0, [pc, #28]	; (80051ac <HAL_SPI_Init+0x1f0>)
 800518e:	f7fc fe58 	bl	8001e42 <assert_failed>
 8005192:	e038      	b.n	8005206 <HAL_SPI_Init+0x24a>
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	2200      	movs	r2, #0
 8005198:	61da      	str	r2, [r3, #28]
 800519a:	e034      	b.n	8005206 <HAL_SPI_Init+0x24a>
 800519c:	40013000 	.word	0x40013000
 80051a0:	40003800 	.word	0x40003800
 80051a4:	40003c00 	.word	0x40003c00
 80051a8:	40013400 	.word	0x40013400
 80051ac:	08009860 	.word	0x08009860
    }
  }
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	69db      	ldr	r3, [r3, #28]
 80051b4:	2b00      	cmp	r3, #0
 80051b6:	d020      	beq.n	80051fa <HAL_SPI_Init+0x23e>
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	69db      	ldr	r3, [r3, #28]
 80051bc:	2b08      	cmp	r3, #8
 80051be:	d01c      	beq.n	80051fa <HAL_SPI_Init+0x23e>
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	69db      	ldr	r3, [r3, #28]
 80051c4:	2b10      	cmp	r3, #16
 80051c6:	d018      	beq.n	80051fa <HAL_SPI_Init+0x23e>
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	69db      	ldr	r3, [r3, #28]
 80051cc:	2b18      	cmp	r3, #24
 80051ce:	d014      	beq.n	80051fa <HAL_SPI_Init+0x23e>
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	69db      	ldr	r3, [r3, #28]
 80051d4:	2b20      	cmp	r3, #32
 80051d6:	d010      	beq.n	80051fa <HAL_SPI_Init+0x23e>
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	69db      	ldr	r3, [r3, #28]
 80051dc:	2b28      	cmp	r3, #40	; 0x28
 80051de:	d00c      	beq.n	80051fa <HAL_SPI_Init+0x23e>
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	69db      	ldr	r3, [r3, #28]
 80051e4:	2b30      	cmp	r3, #48	; 0x30
 80051e6:	d008      	beq.n	80051fa <HAL_SPI_Init+0x23e>
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	69db      	ldr	r3, [r3, #28]
 80051ec:	2b38      	cmp	r3, #56	; 0x38
 80051ee:	d004      	beq.n	80051fa <HAL_SPI_Init+0x23e>
 80051f0:	f240 115b 	movw	r1, #347	; 0x15b
 80051f4:	483a      	ldr	r0, [pc, #232]	; (80052e0 <HAL_SPI_Init+0x324>)
 80051f6:	f7fc fe24 	bl	8001e42 <assert_failed>

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	2200      	movs	r2, #0
 80051fe:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	2200      	movs	r2, #0
 8005204:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	2200      	movs	r2, #0
 800520a:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005212:	b2db      	uxtb	r3, r3
 8005214:	2b00      	cmp	r3, #0
 8005216:	d106      	bne.n	8005226 <HAL_SPI_Init+0x26a>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	2200      	movs	r2, #0
 800521c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005220:	6878      	ldr	r0, [r7, #4]
 8005222:	f7fc ff35 	bl	8002090 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	2202      	movs	r2, #2
 800522a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	681a      	ldr	r2, [r3, #0]
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800523c:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	685b      	ldr	r3, [r3, #4]
 8005242:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	689b      	ldr	r3, [r3, #8]
 800524a:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800524e:	431a      	orrs	r2, r3
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	68db      	ldr	r3, [r3, #12]
 8005254:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005258:	431a      	orrs	r2, r3
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	691b      	ldr	r3, [r3, #16]
 800525e:	f003 0302 	and.w	r3, r3, #2
 8005262:	431a      	orrs	r2, r3
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	695b      	ldr	r3, [r3, #20]
 8005268:	f003 0301 	and.w	r3, r3, #1
 800526c:	431a      	orrs	r2, r3
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	699b      	ldr	r3, [r3, #24]
 8005272:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005276:	431a      	orrs	r2, r3
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	69db      	ldr	r3, [r3, #28]
 800527c:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005280:	431a      	orrs	r2, r3
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	6a1b      	ldr	r3, [r3, #32]
 8005286:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800528a:	ea42 0103 	orr.w	r1, r2, r3
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005292:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	430a      	orrs	r2, r1
 800529c:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	699b      	ldr	r3, [r3, #24]
 80052a2:	0c1b      	lsrs	r3, r3, #16
 80052a4:	f003 0104 	and.w	r1, r3, #4
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052ac:	f003 0210 	and.w	r2, r3, #16
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	430a      	orrs	r2, r1
 80052b6:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	69da      	ldr	r2, [r3, #28]
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80052c6:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	2200      	movs	r2, #0
 80052cc:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	2201      	movs	r2, #1
 80052d2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80052d6:	2300      	movs	r3, #0
}
 80052d8:	4618      	mov	r0, r3
 80052da:	3708      	adds	r7, #8
 80052dc:	46bd      	mov	sp, r7
 80052de:	bd80      	pop	{r7, pc}
 80052e0:	08009860 	.word	0x08009860

080052e4 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80052e4:	b580      	push	{r7, lr}
 80052e6:	b088      	sub	sp, #32
 80052e8:	af00      	add	r7, sp, #0
 80052ea:	60f8      	str	r0, [r7, #12]
 80052ec:	60b9      	str	r1, [r7, #8]
 80052ee:	603b      	str	r3, [r7, #0]
 80052f0:	4613      	mov	r3, r2
 80052f2:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80052f4:	2300      	movs	r3, #0
 80052f6:	77fb      	strb	r3, [r7, #31]
  uint16_t initial_TxXferCount;

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	689b      	ldr	r3, [r3, #8]
 80052fc:	2b00      	cmp	r3, #0
 80052fe:	d009      	beq.n	8005314 <HAL_SPI_Transmit+0x30>
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	689b      	ldr	r3, [r3, #8]
 8005304:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005308:	d004      	beq.n	8005314 <HAL_SPI_Transmit+0x30>
 800530a:	f240 310a 	movw	r1, #778	; 0x30a
 800530e:	4893      	ldr	r0, [pc, #588]	; (800555c <HAL_SPI_Transmit+0x278>)
 8005310:	f7fc fd97 	bl	8001e42 <assert_failed>

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005314:	68fb      	ldr	r3, [r7, #12]
 8005316:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800531a:	2b01      	cmp	r3, #1
 800531c:	d101      	bne.n	8005322 <HAL_SPI_Transmit+0x3e>
 800531e:	2302      	movs	r3, #2
 8005320:	e128      	b.n	8005574 <HAL_SPI_Transmit+0x290>
 8005322:	68fb      	ldr	r3, [r7, #12]
 8005324:	2201      	movs	r2, #1
 8005326:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800532a:	f7fd fb79 	bl	8002a20 <HAL_GetTick>
 800532e:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8005330:	88fb      	ldrh	r3, [r7, #6]
 8005332:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800533a:	b2db      	uxtb	r3, r3
 800533c:	2b01      	cmp	r3, #1
 800533e:	d002      	beq.n	8005346 <HAL_SPI_Transmit+0x62>
  {
    errorcode = HAL_BUSY;
 8005340:	2302      	movs	r3, #2
 8005342:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005344:	e10d      	b.n	8005562 <HAL_SPI_Transmit+0x27e>
  }

  if ((pData == NULL) || (Size == 0U))
 8005346:	68bb      	ldr	r3, [r7, #8]
 8005348:	2b00      	cmp	r3, #0
 800534a:	d002      	beq.n	8005352 <HAL_SPI_Transmit+0x6e>
 800534c:	88fb      	ldrh	r3, [r7, #6]
 800534e:	2b00      	cmp	r3, #0
 8005350:	d102      	bne.n	8005358 <HAL_SPI_Transmit+0x74>
  {
    errorcode = HAL_ERROR;
 8005352:	2301      	movs	r3, #1
 8005354:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005356:	e104      	b.n	8005562 <HAL_SPI_Transmit+0x27e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	2203      	movs	r2, #3
 800535c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	2200      	movs	r2, #0
 8005364:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8005366:	68fb      	ldr	r3, [r7, #12]
 8005368:	68ba      	ldr	r2, [r7, #8]
 800536a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800536c:	68fb      	ldr	r3, [r7, #12]
 800536e:	88fa      	ldrh	r2, [r7, #6]
 8005370:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8005372:	68fb      	ldr	r3, [r7, #12]
 8005374:	88fa      	ldrh	r2, [r7, #6]
 8005376:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	2200      	movs	r2, #0
 800537c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 800537e:	68fb      	ldr	r3, [r7, #12]
 8005380:	2200      	movs	r2, #0
 8005382:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8005384:	68fb      	ldr	r3, [r7, #12]
 8005386:	2200      	movs	r2, #0
 8005388:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 800538a:	68fb      	ldr	r3, [r7, #12]
 800538c:	2200      	movs	r2, #0
 800538e:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8005390:	68fb      	ldr	r3, [r7, #12]
 8005392:	2200      	movs	r2, #0
 8005394:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005396:	68fb      	ldr	r3, [r7, #12]
 8005398:	689b      	ldr	r3, [r3, #8]
 800539a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800539e:	d10f      	bne.n	80053c0 <HAL_SPI_Transmit+0xdc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80053a0:	68fb      	ldr	r3, [r7, #12]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	681a      	ldr	r2, [r3, #0]
 80053a6:	68fb      	ldr	r3, [r7, #12]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80053ae:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	681a      	ldr	r2, [r3, #0]
 80053b6:	68fb      	ldr	r3, [r7, #12]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80053be:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80053ca:	2b40      	cmp	r3, #64	; 0x40
 80053cc:	d007      	beq.n	80053de <HAL_SPI_Transmit+0xfa>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80053ce:	68fb      	ldr	r3, [r7, #12]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	681a      	ldr	r2, [r3, #0]
 80053d4:	68fb      	ldr	r3, [r7, #12]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80053dc:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80053de:	68fb      	ldr	r3, [r7, #12]
 80053e0:	68db      	ldr	r3, [r3, #12]
 80053e2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80053e6:	d14b      	bne.n	8005480 <HAL_SPI_Transmit+0x19c>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80053e8:	68fb      	ldr	r3, [r7, #12]
 80053ea:	685b      	ldr	r3, [r3, #4]
 80053ec:	2b00      	cmp	r3, #0
 80053ee:	d002      	beq.n	80053f6 <HAL_SPI_Transmit+0x112>
 80053f0:	8afb      	ldrh	r3, [r7, #22]
 80053f2:	2b01      	cmp	r3, #1
 80053f4:	d13e      	bne.n	8005474 <HAL_SPI_Transmit+0x190>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80053f6:	68fb      	ldr	r3, [r7, #12]
 80053f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80053fa:	881a      	ldrh	r2, [r3, #0]
 80053fc:	68fb      	ldr	r3, [r7, #12]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005402:	68fb      	ldr	r3, [r7, #12]
 8005404:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005406:	1c9a      	adds	r2, r3, #2
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800540c:	68fb      	ldr	r3, [r7, #12]
 800540e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005410:	b29b      	uxth	r3, r3
 8005412:	3b01      	subs	r3, #1
 8005414:	b29a      	uxth	r2, r3
 8005416:	68fb      	ldr	r3, [r7, #12]
 8005418:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800541a:	e02b      	b.n	8005474 <HAL_SPI_Transmit+0x190>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800541c:	68fb      	ldr	r3, [r7, #12]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	689b      	ldr	r3, [r3, #8]
 8005422:	f003 0302 	and.w	r3, r3, #2
 8005426:	2b02      	cmp	r3, #2
 8005428:	d112      	bne.n	8005450 <HAL_SPI_Transmit+0x16c>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800542a:	68fb      	ldr	r3, [r7, #12]
 800542c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800542e:	881a      	ldrh	r2, [r3, #0]
 8005430:	68fb      	ldr	r3, [r7, #12]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005436:	68fb      	ldr	r3, [r7, #12]
 8005438:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800543a:	1c9a      	adds	r2, r3, #2
 800543c:	68fb      	ldr	r3, [r7, #12]
 800543e:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005440:	68fb      	ldr	r3, [r7, #12]
 8005442:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005444:	b29b      	uxth	r3, r3
 8005446:	3b01      	subs	r3, #1
 8005448:	b29a      	uxth	r2, r3
 800544a:	68fb      	ldr	r3, [r7, #12]
 800544c:	86da      	strh	r2, [r3, #54]	; 0x36
 800544e:	e011      	b.n	8005474 <HAL_SPI_Transmit+0x190>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005450:	f7fd fae6 	bl	8002a20 <HAL_GetTick>
 8005454:	4602      	mov	r2, r0
 8005456:	69bb      	ldr	r3, [r7, #24]
 8005458:	1ad3      	subs	r3, r2, r3
 800545a:	683a      	ldr	r2, [r7, #0]
 800545c:	429a      	cmp	r2, r3
 800545e:	d803      	bhi.n	8005468 <HAL_SPI_Transmit+0x184>
 8005460:	683b      	ldr	r3, [r7, #0]
 8005462:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005466:	d102      	bne.n	800546e <HAL_SPI_Transmit+0x18a>
 8005468:	683b      	ldr	r3, [r7, #0]
 800546a:	2b00      	cmp	r3, #0
 800546c:	d102      	bne.n	8005474 <HAL_SPI_Transmit+0x190>
        {
          errorcode = HAL_TIMEOUT;
 800546e:	2303      	movs	r3, #3
 8005470:	77fb      	strb	r3, [r7, #31]
          goto error;
 8005472:	e076      	b.n	8005562 <HAL_SPI_Transmit+0x27e>
    while (hspi->TxXferCount > 0U)
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005478:	b29b      	uxth	r3, r3
 800547a:	2b00      	cmp	r3, #0
 800547c:	d1ce      	bne.n	800541c <HAL_SPI_Transmit+0x138>
 800547e:	e04c      	b.n	800551a <HAL_SPI_Transmit+0x236>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005480:	68fb      	ldr	r3, [r7, #12]
 8005482:	685b      	ldr	r3, [r3, #4]
 8005484:	2b00      	cmp	r3, #0
 8005486:	d002      	beq.n	800548e <HAL_SPI_Transmit+0x1aa>
 8005488:	8afb      	ldrh	r3, [r7, #22]
 800548a:	2b01      	cmp	r3, #1
 800548c:	d140      	bne.n	8005510 <HAL_SPI_Transmit+0x22c>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800548e:	68fb      	ldr	r3, [r7, #12]
 8005490:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005492:	68fb      	ldr	r3, [r7, #12]
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	330c      	adds	r3, #12
 8005498:	7812      	ldrb	r2, [r2, #0]
 800549a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80054a0:	1c5a      	adds	r2, r3, #1
 80054a2:	68fb      	ldr	r3, [r7, #12]
 80054a4:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80054a6:	68fb      	ldr	r3, [r7, #12]
 80054a8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80054aa:	b29b      	uxth	r3, r3
 80054ac:	3b01      	subs	r3, #1
 80054ae:	b29a      	uxth	r2, r3
 80054b0:	68fb      	ldr	r3, [r7, #12]
 80054b2:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 80054b4:	e02c      	b.n	8005510 <HAL_SPI_Transmit+0x22c>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	689b      	ldr	r3, [r3, #8]
 80054bc:	f003 0302 	and.w	r3, r3, #2
 80054c0:	2b02      	cmp	r3, #2
 80054c2:	d113      	bne.n	80054ec <HAL_SPI_Transmit+0x208>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80054c8:	68fb      	ldr	r3, [r7, #12]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	330c      	adds	r3, #12
 80054ce:	7812      	ldrb	r2, [r2, #0]
 80054d0:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80054d2:	68fb      	ldr	r3, [r7, #12]
 80054d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80054d6:	1c5a      	adds	r2, r3, #1
 80054d8:	68fb      	ldr	r3, [r7, #12]
 80054da:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80054dc:	68fb      	ldr	r3, [r7, #12]
 80054de:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80054e0:	b29b      	uxth	r3, r3
 80054e2:	3b01      	subs	r3, #1
 80054e4:	b29a      	uxth	r2, r3
 80054e6:	68fb      	ldr	r3, [r7, #12]
 80054e8:	86da      	strh	r2, [r3, #54]	; 0x36
 80054ea:	e011      	b.n	8005510 <HAL_SPI_Transmit+0x22c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80054ec:	f7fd fa98 	bl	8002a20 <HAL_GetTick>
 80054f0:	4602      	mov	r2, r0
 80054f2:	69bb      	ldr	r3, [r7, #24]
 80054f4:	1ad3      	subs	r3, r2, r3
 80054f6:	683a      	ldr	r2, [r7, #0]
 80054f8:	429a      	cmp	r2, r3
 80054fa:	d803      	bhi.n	8005504 <HAL_SPI_Transmit+0x220>
 80054fc:	683b      	ldr	r3, [r7, #0]
 80054fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005502:	d102      	bne.n	800550a <HAL_SPI_Transmit+0x226>
 8005504:	683b      	ldr	r3, [r7, #0]
 8005506:	2b00      	cmp	r3, #0
 8005508:	d102      	bne.n	8005510 <HAL_SPI_Transmit+0x22c>
        {
          errorcode = HAL_TIMEOUT;
 800550a:	2303      	movs	r3, #3
 800550c:	77fb      	strb	r3, [r7, #31]
          goto error;
 800550e:	e028      	b.n	8005562 <HAL_SPI_Transmit+0x27e>
    while (hspi->TxXferCount > 0U)
 8005510:	68fb      	ldr	r3, [r7, #12]
 8005512:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005514:	b29b      	uxth	r3, r3
 8005516:	2b00      	cmp	r3, #0
 8005518:	d1cd      	bne.n	80054b6 <HAL_SPI_Transmit+0x1d2>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800551a:	69ba      	ldr	r2, [r7, #24]
 800551c:	6839      	ldr	r1, [r7, #0]
 800551e:	68f8      	ldr	r0, [r7, #12]
 8005520:	f000 f8b4 	bl	800568c <SPI_EndRxTxTransaction>
 8005524:	4603      	mov	r3, r0
 8005526:	2b00      	cmp	r3, #0
 8005528:	d002      	beq.n	8005530 <HAL_SPI_Transmit+0x24c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800552a:	68fb      	ldr	r3, [r7, #12]
 800552c:	2220      	movs	r2, #32
 800552e:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	689b      	ldr	r3, [r3, #8]
 8005534:	2b00      	cmp	r3, #0
 8005536:	d10a      	bne.n	800554e <HAL_SPI_Transmit+0x26a>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005538:	2300      	movs	r3, #0
 800553a:	613b      	str	r3, [r7, #16]
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	68db      	ldr	r3, [r3, #12]
 8005542:	613b      	str	r3, [r7, #16]
 8005544:	68fb      	ldr	r3, [r7, #12]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	689b      	ldr	r3, [r3, #8]
 800554a:	613b      	str	r3, [r7, #16]
 800554c:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800554e:	68fb      	ldr	r3, [r7, #12]
 8005550:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005552:	2b00      	cmp	r3, #0
 8005554:	d004      	beq.n	8005560 <HAL_SPI_Transmit+0x27c>
  {
    errorcode = HAL_ERROR;
 8005556:	2301      	movs	r3, #1
 8005558:	77fb      	strb	r3, [r7, #31]
 800555a:	e002      	b.n	8005562 <HAL_SPI_Transmit+0x27e>
 800555c:	08009860 	.word	0x08009860
  }

error:
 8005560:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005562:	68fb      	ldr	r3, [r7, #12]
 8005564:	2201      	movs	r2, #1
 8005566:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800556a:	68fb      	ldr	r3, [r7, #12]
 800556c:	2200      	movs	r2, #0
 800556e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8005572:	7ffb      	ldrb	r3, [r7, #31]
}
 8005574:	4618      	mov	r0, r3
 8005576:	3720      	adds	r7, #32
 8005578:	46bd      	mov	sp, r7
 800557a:	bd80      	pop	{r7, pc}

0800557c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800557c:	b580      	push	{r7, lr}
 800557e:	b088      	sub	sp, #32
 8005580:	af00      	add	r7, sp, #0
 8005582:	60f8      	str	r0, [r7, #12]
 8005584:	60b9      	str	r1, [r7, #8]
 8005586:	603b      	str	r3, [r7, #0]
 8005588:	4613      	mov	r3, r2
 800558a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800558c:	f7fd fa48 	bl	8002a20 <HAL_GetTick>
 8005590:	4602      	mov	r2, r0
 8005592:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005594:	1a9b      	subs	r3, r3, r2
 8005596:	683a      	ldr	r2, [r7, #0]
 8005598:	4413      	add	r3, r2
 800559a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800559c:	f7fd fa40 	bl	8002a20 <HAL_GetTick>
 80055a0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80055a2:	4b39      	ldr	r3, [pc, #228]	; (8005688 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	015b      	lsls	r3, r3, #5
 80055a8:	0d1b      	lsrs	r3, r3, #20
 80055aa:	69fa      	ldr	r2, [r7, #28]
 80055ac:	fb02 f303 	mul.w	r3, r2, r3
 80055b0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80055b2:	e054      	b.n	800565e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80055b4:	683b      	ldr	r3, [r7, #0]
 80055b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80055ba:	d050      	beq.n	800565e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80055bc:	f7fd fa30 	bl	8002a20 <HAL_GetTick>
 80055c0:	4602      	mov	r2, r0
 80055c2:	69bb      	ldr	r3, [r7, #24]
 80055c4:	1ad3      	subs	r3, r2, r3
 80055c6:	69fa      	ldr	r2, [r7, #28]
 80055c8:	429a      	cmp	r2, r3
 80055ca:	d902      	bls.n	80055d2 <SPI_WaitFlagStateUntilTimeout+0x56>
 80055cc:	69fb      	ldr	r3, [r7, #28]
 80055ce:	2b00      	cmp	r3, #0
 80055d0:	d13d      	bne.n	800564e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80055d2:	68fb      	ldr	r3, [r7, #12]
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	685a      	ldr	r2, [r3, #4]
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80055e0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80055e2:	68fb      	ldr	r3, [r7, #12]
 80055e4:	685b      	ldr	r3, [r3, #4]
 80055e6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80055ea:	d111      	bne.n	8005610 <SPI_WaitFlagStateUntilTimeout+0x94>
 80055ec:	68fb      	ldr	r3, [r7, #12]
 80055ee:	689b      	ldr	r3, [r3, #8]
 80055f0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80055f4:	d004      	beq.n	8005600 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80055f6:	68fb      	ldr	r3, [r7, #12]
 80055f8:	689b      	ldr	r3, [r3, #8]
 80055fa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80055fe:	d107      	bne.n	8005610 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	681a      	ldr	r2, [r3, #0]
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800560e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005614:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005618:	d10f      	bne.n	800563a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800561a:	68fb      	ldr	r3, [r7, #12]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	681a      	ldr	r2, [r3, #0]
 8005620:	68fb      	ldr	r3, [r7, #12]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005628:	601a      	str	r2, [r3, #0]
 800562a:	68fb      	ldr	r3, [r7, #12]
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	681a      	ldr	r2, [r3, #0]
 8005630:	68fb      	ldr	r3, [r7, #12]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005638:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	2201      	movs	r2, #1
 800563e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005642:	68fb      	ldr	r3, [r7, #12]
 8005644:	2200      	movs	r2, #0
 8005646:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800564a:	2303      	movs	r3, #3
 800564c:	e017      	b.n	800567e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 800564e:	697b      	ldr	r3, [r7, #20]
 8005650:	2b00      	cmp	r3, #0
 8005652:	d101      	bne.n	8005658 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8005654:	2300      	movs	r3, #0
 8005656:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8005658:	697b      	ldr	r3, [r7, #20]
 800565a:	3b01      	subs	r3, #1
 800565c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800565e:	68fb      	ldr	r3, [r7, #12]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	689a      	ldr	r2, [r3, #8]
 8005664:	68bb      	ldr	r3, [r7, #8]
 8005666:	4013      	ands	r3, r2
 8005668:	68ba      	ldr	r2, [r7, #8]
 800566a:	429a      	cmp	r2, r3
 800566c:	bf0c      	ite	eq
 800566e:	2301      	moveq	r3, #1
 8005670:	2300      	movne	r3, #0
 8005672:	b2db      	uxtb	r3, r3
 8005674:	461a      	mov	r2, r3
 8005676:	79fb      	ldrb	r3, [r7, #7]
 8005678:	429a      	cmp	r2, r3
 800567a:	d19b      	bne.n	80055b4 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800567c:	2300      	movs	r3, #0
}
 800567e:	4618      	mov	r0, r3
 8005680:	3720      	adds	r7, #32
 8005682:	46bd      	mov	sp, r7
 8005684:	bd80      	pop	{r7, pc}
 8005686:	bf00      	nop
 8005688:	20000010 	.word	0x20000010

0800568c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800568c:	b580      	push	{r7, lr}
 800568e:	b088      	sub	sp, #32
 8005690:	af02      	add	r7, sp, #8
 8005692:	60f8      	str	r0, [r7, #12]
 8005694:	60b9      	str	r1, [r7, #8]
 8005696:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8005698:	4b1b      	ldr	r3, [pc, #108]	; (8005708 <SPI_EndRxTxTransaction+0x7c>)
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	4a1b      	ldr	r2, [pc, #108]	; (800570c <SPI_EndRxTxTransaction+0x80>)
 800569e:	fba2 2303 	umull	r2, r3, r2, r3
 80056a2:	0d5b      	lsrs	r3, r3, #21
 80056a4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80056a8:	fb02 f303 	mul.w	r3, r2, r3
 80056ac:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	685b      	ldr	r3, [r3, #4]
 80056b2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80056b6:	d112      	bne.n	80056de <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	9300      	str	r3, [sp, #0]
 80056bc:	68bb      	ldr	r3, [r7, #8]
 80056be:	2200      	movs	r2, #0
 80056c0:	2180      	movs	r1, #128	; 0x80
 80056c2:	68f8      	ldr	r0, [r7, #12]
 80056c4:	f7ff ff5a 	bl	800557c <SPI_WaitFlagStateUntilTimeout>
 80056c8:	4603      	mov	r3, r0
 80056ca:	2b00      	cmp	r3, #0
 80056cc:	d016      	beq.n	80056fc <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80056d2:	f043 0220 	orr.w	r2, r3, #32
 80056d6:	68fb      	ldr	r3, [r7, #12]
 80056d8:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80056da:	2303      	movs	r3, #3
 80056dc:	e00f      	b.n	80056fe <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80056de:	697b      	ldr	r3, [r7, #20]
 80056e0:	2b00      	cmp	r3, #0
 80056e2:	d00a      	beq.n	80056fa <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 80056e4:	697b      	ldr	r3, [r7, #20]
 80056e6:	3b01      	subs	r3, #1
 80056e8:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	689b      	ldr	r3, [r3, #8]
 80056f0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80056f4:	2b80      	cmp	r3, #128	; 0x80
 80056f6:	d0f2      	beq.n	80056de <SPI_EndRxTxTransaction+0x52>
 80056f8:	e000      	b.n	80056fc <SPI_EndRxTxTransaction+0x70>
        break;
 80056fa:	bf00      	nop
  }

  return HAL_OK;
 80056fc:	2300      	movs	r3, #0
}
 80056fe:	4618      	mov	r0, r3
 8005700:	3718      	adds	r7, #24
 8005702:	46bd      	mov	sp, r7
 8005704:	bd80      	pop	{r7, pc}
 8005706:	bf00      	nop
 8005708:	20000010 	.word	0x20000010
 800570c:	165e9f81 	.word	0x165e9f81

08005710 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005710:	b580      	push	{r7, lr}
 8005712:	b082      	sub	sp, #8
 8005714:	af00      	add	r7, sp, #0
 8005716:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	2b00      	cmp	r3, #0
 800571c:	d101      	bne.n	8005722 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800571e:	2301      	movs	r3, #1
 8005720:	e0c5      	b.n	80058ae <HAL_TIM_Base_Init+0x19e>
  }

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	4a64      	ldr	r2, [pc, #400]	; (80058b8 <HAL_TIM_Base_Init+0x1a8>)
 8005728:	4293      	cmp	r3, r2
 800572a:	d045      	beq.n	80057b8 <HAL_TIM_Base_Init+0xa8>
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005734:	d040      	beq.n	80057b8 <HAL_TIM_Base_Init+0xa8>
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	4a60      	ldr	r2, [pc, #384]	; (80058bc <HAL_TIM_Base_Init+0x1ac>)
 800573c:	4293      	cmp	r3, r2
 800573e:	d03b      	beq.n	80057b8 <HAL_TIM_Base_Init+0xa8>
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	4a5e      	ldr	r2, [pc, #376]	; (80058c0 <HAL_TIM_Base_Init+0x1b0>)
 8005746:	4293      	cmp	r3, r2
 8005748:	d036      	beq.n	80057b8 <HAL_TIM_Base_Init+0xa8>
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	4a5d      	ldr	r2, [pc, #372]	; (80058c4 <HAL_TIM_Base_Init+0x1b4>)
 8005750:	4293      	cmp	r3, r2
 8005752:	d031      	beq.n	80057b8 <HAL_TIM_Base_Init+0xa8>
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	4a5b      	ldr	r2, [pc, #364]	; (80058c8 <HAL_TIM_Base_Init+0x1b8>)
 800575a:	4293      	cmp	r3, r2
 800575c:	d02c      	beq.n	80057b8 <HAL_TIM_Base_Init+0xa8>
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	4a5a      	ldr	r2, [pc, #360]	; (80058cc <HAL_TIM_Base_Init+0x1bc>)
 8005764:	4293      	cmp	r3, r2
 8005766:	d027      	beq.n	80057b8 <HAL_TIM_Base_Init+0xa8>
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	4a58      	ldr	r2, [pc, #352]	; (80058d0 <HAL_TIM_Base_Init+0x1c0>)
 800576e:	4293      	cmp	r3, r2
 8005770:	d022      	beq.n	80057b8 <HAL_TIM_Base_Init+0xa8>
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	4a57      	ldr	r2, [pc, #348]	; (80058d4 <HAL_TIM_Base_Init+0x1c4>)
 8005778:	4293      	cmp	r3, r2
 800577a:	d01d      	beq.n	80057b8 <HAL_TIM_Base_Init+0xa8>
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	4a55      	ldr	r2, [pc, #340]	; (80058d8 <HAL_TIM_Base_Init+0x1c8>)
 8005782:	4293      	cmp	r3, r2
 8005784:	d018      	beq.n	80057b8 <HAL_TIM_Base_Init+0xa8>
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	4a54      	ldr	r2, [pc, #336]	; (80058dc <HAL_TIM_Base_Init+0x1cc>)
 800578c:	4293      	cmp	r3, r2
 800578e:	d013      	beq.n	80057b8 <HAL_TIM_Base_Init+0xa8>
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	4a52      	ldr	r2, [pc, #328]	; (80058e0 <HAL_TIM_Base_Init+0x1d0>)
 8005796:	4293      	cmp	r3, r2
 8005798:	d00e      	beq.n	80057b8 <HAL_TIM_Base_Init+0xa8>
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	4a51      	ldr	r2, [pc, #324]	; (80058e4 <HAL_TIM_Base_Init+0x1d4>)
 80057a0:	4293      	cmp	r3, r2
 80057a2:	d009      	beq.n	80057b8 <HAL_TIM_Base_Init+0xa8>
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	4a4f      	ldr	r2, [pc, #316]	; (80058e8 <HAL_TIM_Base_Init+0x1d8>)
 80057aa:	4293      	cmp	r3, r2
 80057ac:	d004      	beq.n	80057b8 <HAL_TIM_Base_Init+0xa8>
 80057ae:	f240 1113 	movw	r1, #275	; 0x113
 80057b2:	484e      	ldr	r0, [pc, #312]	; (80058ec <HAL_TIM_Base_Init+0x1dc>)
 80057b4:	f7fc fb45 	bl	8001e42 <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	689b      	ldr	r3, [r3, #8]
 80057bc:	2b00      	cmp	r3, #0
 80057be:	d014      	beq.n	80057ea <HAL_TIM_Base_Init+0xda>
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	689b      	ldr	r3, [r3, #8]
 80057c4:	2b10      	cmp	r3, #16
 80057c6:	d010      	beq.n	80057ea <HAL_TIM_Base_Init+0xda>
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	689b      	ldr	r3, [r3, #8]
 80057cc:	2b20      	cmp	r3, #32
 80057ce:	d00c      	beq.n	80057ea <HAL_TIM_Base_Init+0xda>
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	689b      	ldr	r3, [r3, #8]
 80057d4:	2b40      	cmp	r3, #64	; 0x40
 80057d6:	d008      	beq.n	80057ea <HAL_TIM_Base_Init+0xda>
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	689b      	ldr	r3, [r3, #8]
 80057dc:	2b60      	cmp	r3, #96	; 0x60
 80057de:	d004      	beq.n	80057ea <HAL_TIM_Base_Init+0xda>
 80057e0:	f44f 718a 	mov.w	r1, #276	; 0x114
 80057e4:	4841      	ldr	r0, [pc, #260]	; (80058ec <HAL_TIM_Base_Init+0x1dc>)
 80057e6:	f7fc fb2c 	bl	8001e42 <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	691b      	ldr	r3, [r3, #16]
 80057ee:	2b00      	cmp	r3, #0
 80057f0:	d00e      	beq.n	8005810 <HAL_TIM_Base_Init+0x100>
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	691b      	ldr	r3, [r3, #16]
 80057f6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80057fa:	d009      	beq.n	8005810 <HAL_TIM_Base_Init+0x100>
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	691b      	ldr	r3, [r3, #16]
 8005800:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005804:	d004      	beq.n	8005810 <HAL_TIM_Base_Init+0x100>
 8005806:	f240 1115 	movw	r1, #277	; 0x115
 800580a:	4838      	ldr	r0, [pc, #224]	; (80058ec <HAL_TIM_Base_Init+0x1dc>)
 800580c:	f7fc fb19 	bl	8001e42 <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	699b      	ldr	r3, [r3, #24]
 8005814:	2b00      	cmp	r3, #0
 8005816:	d008      	beq.n	800582a <HAL_TIM_Base_Init+0x11a>
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	699b      	ldr	r3, [r3, #24]
 800581c:	2b80      	cmp	r3, #128	; 0x80
 800581e:	d004      	beq.n	800582a <HAL_TIM_Base_Init+0x11a>
 8005820:	f44f 718b 	mov.w	r1, #278	; 0x116
 8005824:	4831      	ldr	r0, [pc, #196]	; (80058ec <HAL_TIM_Base_Init+0x1dc>)
 8005826:	f7fc fb0c 	bl	8001e42 <assert_failed>

  if (htim->State == HAL_TIM_STATE_RESET)
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005830:	b2db      	uxtb	r3, r3
 8005832:	2b00      	cmp	r3, #0
 8005834:	d106      	bne.n	8005844 <HAL_TIM_Base_Init+0x134>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	2200      	movs	r2, #0
 800583a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800583e:	6878      	ldr	r0, [r7, #4]
 8005840:	f7fc fd78 	bl	8002334 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	2202      	movs	r2, #2
 8005848:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	681a      	ldr	r2, [r3, #0]
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	3304      	adds	r3, #4
 8005854:	4619      	mov	r1, r3
 8005856:	4610      	mov	r0, r2
 8005858:	f001 fbb8 	bl	8006fcc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	2201      	movs	r2, #1
 8005860:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	2201      	movs	r2, #1
 8005868:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	2201      	movs	r2, #1
 8005870:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	2201      	movs	r2, #1
 8005878:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	2201      	movs	r2, #1
 8005880:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	2201      	movs	r2, #1
 8005888:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	2201      	movs	r2, #1
 8005890:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	2201      	movs	r2, #1
 8005898:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	2201      	movs	r2, #1
 80058a0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	2201      	movs	r2, #1
 80058a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80058ac:	2300      	movs	r3, #0
}
 80058ae:	4618      	mov	r0, r3
 80058b0:	3708      	adds	r7, #8
 80058b2:	46bd      	mov	sp, r7
 80058b4:	bd80      	pop	{r7, pc}
 80058b6:	bf00      	nop
 80058b8:	40010000 	.word	0x40010000
 80058bc:	40000400 	.word	0x40000400
 80058c0:	40000800 	.word	0x40000800
 80058c4:	40000c00 	.word	0x40000c00
 80058c8:	40001000 	.word	0x40001000
 80058cc:	40001400 	.word	0x40001400
 80058d0:	40010400 	.word	0x40010400
 80058d4:	40014000 	.word	0x40014000
 80058d8:	40014400 	.word	0x40014400
 80058dc:	40014800 	.word	0x40014800
 80058e0:	40001800 	.word	0x40001800
 80058e4:	40001c00 	.word	0x40001c00
 80058e8:	40002000 	.word	0x40002000
 80058ec:	08009898 	.word	0x08009898

080058f0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80058f0:	b580      	push	{r7, lr}
 80058f2:	b084      	sub	sp, #16
 80058f4:	af00      	add	r7, sp, #0
 80058f6:	6078      	str	r0, [r7, #4]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	4a51      	ldr	r2, [pc, #324]	; (8005a44 <HAL_TIM_Base_Start_IT+0x154>)
 80058fe:	4293      	cmp	r3, r2
 8005900:	d045      	beq.n	800598e <HAL_TIM_Base_Start_IT+0x9e>
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800590a:	d040      	beq.n	800598e <HAL_TIM_Base_Start_IT+0x9e>
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	4a4d      	ldr	r2, [pc, #308]	; (8005a48 <HAL_TIM_Base_Start_IT+0x158>)
 8005912:	4293      	cmp	r3, r2
 8005914:	d03b      	beq.n	800598e <HAL_TIM_Base_Start_IT+0x9e>
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	4a4c      	ldr	r2, [pc, #304]	; (8005a4c <HAL_TIM_Base_Start_IT+0x15c>)
 800591c:	4293      	cmp	r3, r2
 800591e:	d036      	beq.n	800598e <HAL_TIM_Base_Start_IT+0x9e>
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	4a4a      	ldr	r2, [pc, #296]	; (8005a50 <HAL_TIM_Base_Start_IT+0x160>)
 8005926:	4293      	cmp	r3, r2
 8005928:	d031      	beq.n	800598e <HAL_TIM_Base_Start_IT+0x9e>
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	4a49      	ldr	r2, [pc, #292]	; (8005a54 <HAL_TIM_Base_Start_IT+0x164>)
 8005930:	4293      	cmp	r3, r2
 8005932:	d02c      	beq.n	800598e <HAL_TIM_Base_Start_IT+0x9e>
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	4a47      	ldr	r2, [pc, #284]	; (8005a58 <HAL_TIM_Base_Start_IT+0x168>)
 800593a:	4293      	cmp	r3, r2
 800593c:	d027      	beq.n	800598e <HAL_TIM_Base_Start_IT+0x9e>
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	4a46      	ldr	r2, [pc, #280]	; (8005a5c <HAL_TIM_Base_Start_IT+0x16c>)
 8005944:	4293      	cmp	r3, r2
 8005946:	d022      	beq.n	800598e <HAL_TIM_Base_Start_IT+0x9e>
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	4a44      	ldr	r2, [pc, #272]	; (8005a60 <HAL_TIM_Base_Start_IT+0x170>)
 800594e:	4293      	cmp	r3, r2
 8005950:	d01d      	beq.n	800598e <HAL_TIM_Base_Start_IT+0x9e>
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	4a43      	ldr	r2, [pc, #268]	; (8005a64 <HAL_TIM_Base_Start_IT+0x174>)
 8005958:	4293      	cmp	r3, r2
 800595a:	d018      	beq.n	800598e <HAL_TIM_Base_Start_IT+0x9e>
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	4a41      	ldr	r2, [pc, #260]	; (8005a68 <HAL_TIM_Base_Start_IT+0x178>)
 8005962:	4293      	cmp	r3, r2
 8005964:	d013      	beq.n	800598e <HAL_TIM_Base_Start_IT+0x9e>
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	4a40      	ldr	r2, [pc, #256]	; (8005a6c <HAL_TIM_Base_Start_IT+0x17c>)
 800596c:	4293      	cmp	r3, r2
 800596e:	d00e      	beq.n	800598e <HAL_TIM_Base_Start_IT+0x9e>
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	4a3e      	ldr	r2, [pc, #248]	; (8005a70 <HAL_TIM_Base_Start_IT+0x180>)
 8005976:	4293      	cmp	r3, r2
 8005978:	d009      	beq.n	800598e <HAL_TIM_Base_Start_IT+0x9e>
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	4a3d      	ldr	r2, [pc, #244]	; (8005a74 <HAL_TIM_Base_Start_IT+0x184>)
 8005980:	4293      	cmp	r3, r2
 8005982:	d004      	beq.n	800598e <HAL_TIM_Base_Start_IT+0x9e>
 8005984:	f240 11cf 	movw	r1, #463	; 0x1cf
 8005988:	483b      	ldr	r0, [pc, #236]	; (8005a78 <HAL_TIM_Base_Start_IT+0x188>)
 800598a:	f7fc fa5a 	bl	8001e42 <assert_failed>

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005994:	b2db      	uxtb	r3, r3
 8005996:	2b01      	cmp	r3, #1
 8005998:	d001      	beq.n	800599e <HAL_TIM_Base_Start_IT+0xae>
  {
    return HAL_ERROR;
 800599a:	2301      	movs	r3, #1
 800599c:	e04e      	b.n	8005a3c <HAL_TIM_Base_Start_IT+0x14c>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	2202      	movs	r2, #2
 80059a2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	68da      	ldr	r2, [r3, #12]
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	f042 0201 	orr.w	r2, r2, #1
 80059b4:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	4a22      	ldr	r2, [pc, #136]	; (8005a44 <HAL_TIM_Base_Start_IT+0x154>)
 80059bc:	4293      	cmp	r3, r2
 80059be:	d022      	beq.n	8005a06 <HAL_TIM_Base_Start_IT+0x116>
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80059c8:	d01d      	beq.n	8005a06 <HAL_TIM_Base_Start_IT+0x116>
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	4a1e      	ldr	r2, [pc, #120]	; (8005a48 <HAL_TIM_Base_Start_IT+0x158>)
 80059d0:	4293      	cmp	r3, r2
 80059d2:	d018      	beq.n	8005a06 <HAL_TIM_Base_Start_IT+0x116>
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	4a1c      	ldr	r2, [pc, #112]	; (8005a4c <HAL_TIM_Base_Start_IT+0x15c>)
 80059da:	4293      	cmp	r3, r2
 80059dc:	d013      	beq.n	8005a06 <HAL_TIM_Base_Start_IT+0x116>
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	4a1b      	ldr	r2, [pc, #108]	; (8005a50 <HAL_TIM_Base_Start_IT+0x160>)
 80059e4:	4293      	cmp	r3, r2
 80059e6:	d00e      	beq.n	8005a06 <HAL_TIM_Base_Start_IT+0x116>
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	4a1b      	ldr	r2, [pc, #108]	; (8005a5c <HAL_TIM_Base_Start_IT+0x16c>)
 80059ee:	4293      	cmp	r3, r2
 80059f0:	d009      	beq.n	8005a06 <HAL_TIM_Base_Start_IT+0x116>
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	4a1a      	ldr	r2, [pc, #104]	; (8005a60 <HAL_TIM_Base_Start_IT+0x170>)
 80059f8:	4293      	cmp	r3, r2
 80059fa:	d004      	beq.n	8005a06 <HAL_TIM_Base_Start_IT+0x116>
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	4a1a      	ldr	r2, [pc, #104]	; (8005a6c <HAL_TIM_Base_Start_IT+0x17c>)
 8005a02:	4293      	cmp	r3, r2
 8005a04:	d111      	bne.n	8005a2a <HAL_TIM_Base_Start_IT+0x13a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	689b      	ldr	r3, [r3, #8]
 8005a0c:	f003 0307 	and.w	r3, r3, #7
 8005a10:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005a12:	68fb      	ldr	r3, [r7, #12]
 8005a14:	2b06      	cmp	r3, #6
 8005a16:	d010      	beq.n	8005a3a <HAL_TIM_Base_Start_IT+0x14a>
    {
      __HAL_TIM_ENABLE(htim);
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	681a      	ldr	r2, [r3, #0]
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	f042 0201 	orr.w	r2, r2, #1
 8005a26:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005a28:	e007      	b.n	8005a3a <HAL_TIM_Base_Start_IT+0x14a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	681a      	ldr	r2, [r3, #0]
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	f042 0201 	orr.w	r2, r2, #1
 8005a38:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005a3a:	2300      	movs	r3, #0
}
 8005a3c:	4618      	mov	r0, r3
 8005a3e:	3710      	adds	r7, #16
 8005a40:	46bd      	mov	sp, r7
 8005a42:	bd80      	pop	{r7, pc}
 8005a44:	40010000 	.word	0x40010000
 8005a48:	40000400 	.word	0x40000400
 8005a4c:	40000800 	.word	0x40000800
 8005a50:	40000c00 	.word	0x40000c00
 8005a54:	40001000 	.word	0x40001000
 8005a58:	40001400 	.word	0x40001400
 8005a5c:	40010400 	.word	0x40010400
 8005a60:	40014000 	.word	0x40014000
 8005a64:	40014400 	.word	0x40014400
 8005a68:	40014800 	.word	0x40014800
 8005a6c:	40001800 	.word	0x40001800
 8005a70:	40001c00 	.word	0x40001c00
 8005a74:	40002000 	.word	0x40002000
 8005a78:	08009898 	.word	0x08009898

08005a7c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005a7c:	b580      	push	{r7, lr}
 8005a7e:	b082      	sub	sp, #8
 8005a80:	af00      	add	r7, sp, #0
 8005a82:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	2b00      	cmp	r3, #0
 8005a88:	d101      	bne.n	8005a8e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005a8a:	2301      	movs	r3, #1
 8005a8c:	e0c5      	b.n	8005c1a <HAL_TIM_PWM_Init+0x19e>
  }

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	4a64      	ldr	r2, [pc, #400]	; (8005c24 <HAL_TIM_PWM_Init+0x1a8>)
 8005a94:	4293      	cmp	r3, r2
 8005a96:	d045      	beq.n	8005b24 <HAL_TIM_PWM_Init+0xa8>
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005aa0:	d040      	beq.n	8005b24 <HAL_TIM_PWM_Init+0xa8>
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	4a60      	ldr	r2, [pc, #384]	; (8005c28 <HAL_TIM_PWM_Init+0x1ac>)
 8005aa8:	4293      	cmp	r3, r2
 8005aaa:	d03b      	beq.n	8005b24 <HAL_TIM_PWM_Init+0xa8>
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	4a5e      	ldr	r2, [pc, #376]	; (8005c2c <HAL_TIM_PWM_Init+0x1b0>)
 8005ab2:	4293      	cmp	r3, r2
 8005ab4:	d036      	beq.n	8005b24 <HAL_TIM_PWM_Init+0xa8>
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	4a5d      	ldr	r2, [pc, #372]	; (8005c30 <HAL_TIM_PWM_Init+0x1b4>)
 8005abc:	4293      	cmp	r3, r2
 8005abe:	d031      	beq.n	8005b24 <HAL_TIM_PWM_Init+0xa8>
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	4a5b      	ldr	r2, [pc, #364]	; (8005c34 <HAL_TIM_PWM_Init+0x1b8>)
 8005ac6:	4293      	cmp	r3, r2
 8005ac8:	d02c      	beq.n	8005b24 <HAL_TIM_PWM_Init+0xa8>
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	4a5a      	ldr	r2, [pc, #360]	; (8005c38 <HAL_TIM_PWM_Init+0x1bc>)
 8005ad0:	4293      	cmp	r3, r2
 8005ad2:	d027      	beq.n	8005b24 <HAL_TIM_PWM_Init+0xa8>
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	4a58      	ldr	r2, [pc, #352]	; (8005c3c <HAL_TIM_PWM_Init+0x1c0>)
 8005ada:	4293      	cmp	r3, r2
 8005adc:	d022      	beq.n	8005b24 <HAL_TIM_PWM_Init+0xa8>
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	4a57      	ldr	r2, [pc, #348]	; (8005c40 <HAL_TIM_PWM_Init+0x1c4>)
 8005ae4:	4293      	cmp	r3, r2
 8005ae6:	d01d      	beq.n	8005b24 <HAL_TIM_PWM_Init+0xa8>
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	4a55      	ldr	r2, [pc, #340]	; (8005c44 <HAL_TIM_PWM_Init+0x1c8>)
 8005aee:	4293      	cmp	r3, r2
 8005af0:	d018      	beq.n	8005b24 <HAL_TIM_PWM_Init+0xa8>
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	4a54      	ldr	r2, [pc, #336]	; (8005c48 <HAL_TIM_PWM_Init+0x1cc>)
 8005af8:	4293      	cmp	r3, r2
 8005afa:	d013      	beq.n	8005b24 <HAL_TIM_PWM_Init+0xa8>
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	4a52      	ldr	r2, [pc, #328]	; (8005c4c <HAL_TIM_PWM_Init+0x1d0>)
 8005b02:	4293      	cmp	r3, r2
 8005b04:	d00e      	beq.n	8005b24 <HAL_TIM_PWM_Init+0xa8>
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	4a51      	ldr	r2, [pc, #324]	; (8005c50 <HAL_TIM_PWM_Init+0x1d4>)
 8005b0c:	4293      	cmp	r3, r2
 8005b0e:	d009      	beq.n	8005b24 <HAL_TIM_PWM_Init+0xa8>
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	4a4f      	ldr	r2, [pc, #316]	; (8005c54 <HAL_TIM_PWM_Init+0x1d8>)
 8005b16:	4293      	cmp	r3, r2
 8005b18:	d004      	beq.n	8005b24 <HAL_TIM_PWM_Init+0xa8>
 8005b1a:	f240 5129 	movw	r1, #1321	; 0x529
 8005b1e:	484e      	ldr	r0, [pc, #312]	; (8005c58 <HAL_TIM_PWM_Init+0x1dc>)
 8005b20:	f7fc f98f 	bl	8001e42 <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	689b      	ldr	r3, [r3, #8]
 8005b28:	2b00      	cmp	r3, #0
 8005b2a:	d014      	beq.n	8005b56 <HAL_TIM_PWM_Init+0xda>
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	689b      	ldr	r3, [r3, #8]
 8005b30:	2b10      	cmp	r3, #16
 8005b32:	d010      	beq.n	8005b56 <HAL_TIM_PWM_Init+0xda>
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	689b      	ldr	r3, [r3, #8]
 8005b38:	2b20      	cmp	r3, #32
 8005b3a:	d00c      	beq.n	8005b56 <HAL_TIM_PWM_Init+0xda>
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	689b      	ldr	r3, [r3, #8]
 8005b40:	2b40      	cmp	r3, #64	; 0x40
 8005b42:	d008      	beq.n	8005b56 <HAL_TIM_PWM_Init+0xda>
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	689b      	ldr	r3, [r3, #8]
 8005b48:	2b60      	cmp	r3, #96	; 0x60
 8005b4a:	d004      	beq.n	8005b56 <HAL_TIM_PWM_Init+0xda>
 8005b4c:	f240 512a 	movw	r1, #1322	; 0x52a
 8005b50:	4841      	ldr	r0, [pc, #260]	; (8005c58 <HAL_TIM_PWM_Init+0x1dc>)
 8005b52:	f7fc f976 	bl	8001e42 <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	691b      	ldr	r3, [r3, #16]
 8005b5a:	2b00      	cmp	r3, #0
 8005b5c:	d00e      	beq.n	8005b7c <HAL_TIM_PWM_Init+0x100>
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	691b      	ldr	r3, [r3, #16]
 8005b62:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005b66:	d009      	beq.n	8005b7c <HAL_TIM_PWM_Init+0x100>
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	691b      	ldr	r3, [r3, #16]
 8005b6c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005b70:	d004      	beq.n	8005b7c <HAL_TIM_PWM_Init+0x100>
 8005b72:	f240 512b 	movw	r1, #1323	; 0x52b
 8005b76:	4838      	ldr	r0, [pc, #224]	; (8005c58 <HAL_TIM_PWM_Init+0x1dc>)
 8005b78:	f7fc f963 	bl	8001e42 <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	699b      	ldr	r3, [r3, #24]
 8005b80:	2b00      	cmp	r3, #0
 8005b82:	d008      	beq.n	8005b96 <HAL_TIM_PWM_Init+0x11a>
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	699b      	ldr	r3, [r3, #24]
 8005b88:	2b80      	cmp	r3, #128	; 0x80
 8005b8a:	d004      	beq.n	8005b96 <HAL_TIM_PWM_Init+0x11a>
 8005b8c:	f240 512c 	movw	r1, #1324	; 0x52c
 8005b90:	4831      	ldr	r0, [pc, #196]	; (8005c58 <HAL_TIM_PWM_Init+0x1dc>)
 8005b92:	f7fc f956 	bl	8001e42 <assert_failed>

  if (htim->State == HAL_TIM_STATE_RESET)
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005b9c:	b2db      	uxtb	r3, r3
 8005b9e:	2b00      	cmp	r3, #0
 8005ba0:	d106      	bne.n	8005bb0 <HAL_TIM_PWM_Init+0x134>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	2200      	movs	r2, #0
 8005ba6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005baa:	6878      	ldr	r0, [r7, #4]
 8005bac:	f7fc fc24 	bl	80023f8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	2202      	movs	r2, #2
 8005bb4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	681a      	ldr	r2, [r3, #0]
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	3304      	adds	r3, #4
 8005bc0:	4619      	mov	r1, r3
 8005bc2:	4610      	mov	r0, r2
 8005bc4:	f001 fa02 	bl	8006fcc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	2201      	movs	r2, #1
 8005bcc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	2201      	movs	r2, #1
 8005bd4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	2201      	movs	r2, #1
 8005bdc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	2201      	movs	r2, #1
 8005be4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	2201      	movs	r2, #1
 8005bec:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	2201      	movs	r2, #1
 8005bf4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	2201      	movs	r2, #1
 8005bfc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	2201      	movs	r2, #1
 8005c04:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	2201      	movs	r2, #1
 8005c0c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	2201      	movs	r2, #1
 8005c14:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005c18:	2300      	movs	r3, #0
}
 8005c1a:	4618      	mov	r0, r3
 8005c1c:	3708      	adds	r7, #8
 8005c1e:	46bd      	mov	sp, r7
 8005c20:	bd80      	pop	{r7, pc}
 8005c22:	bf00      	nop
 8005c24:	40010000 	.word	0x40010000
 8005c28:	40000400 	.word	0x40000400
 8005c2c:	40000800 	.word	0x40000800
 8005c30:	40000c00 	.word	0x40000c00
 8005c34:	40001000 	.word	0x40001000
 8005c38:	40001400 	.word	0x40001400
 8005c3c:	40010400 	.word	0x40010400
 8005c40:	40014000 	.word	0x40014000
 8005c44:	40014400 	.word	0x40014400
 8005c48:	40014800 	.word	0x40014800
 8005c4c:	40001800 	.word	0x40001800
 8005c50:	40001c00 	.word	0x40001c00
 8005c54:	40002000 	.word	0x40002000
 8005c58:	08009898 	.word	0x08009898

08005c5c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005c5c:	b580      	push	{r7, lr}
 8005c5e:	b084      	sub	sp, #16
 8005c60:	af00      	add	r7, sp, #0
 8005c62:	6078      	str	r0, [r7, #4]
 8005c64:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	4a84      	ldr	r2, [pc, #528]	; (8005e7c <HAL_TIM_PWM_Start+0x220>)
 8005c6c:	4293      	cmp	r3, r2
 8005c6e:	d10f      	bne.n	8005c90 <HAL_TIM_PWM_Start+0x34>
 8005c70:	683b      	ldr	r3, [r7, #0]
 8005c72:	2b00      	cmp	r3, #0
 8005c74:	f000 809f 	beq.w	8005db6 <HAL_TIM_PWM_Start+0x15a>
 8005c78:	683b      	ldr	r3, [r7, #0]
 8005c7a:	2b04      	cmp	r3, #4
 8005c7c:	f000 809b 	beq.w	8005db6 <HAL_TIM_PWM_Start+0x15a>
 8005c80:	683b      	ldr	r3, [r7, #0]
 8005c82:	2b08      	cmp	r3, #8
 8005c84:	f000 8097 	beq.w	8005db6 <HAL_TIM_PWM_Start+0x15a>
 8005c88:	683b      	ldr	r3, [r7, #0]
 8005c8a:	2b0c      	cmp	r3, #12
 8005c8c:	f000 8093 	beq.w	8005db6 <HAL_TIM_PWM_Start+0x15a>
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005c98:	d10e      	bne.n	8005cb8 <HAL_TIM_PWM_Start+0x5c>
 8005c9a:	683b      	ldr	r3, [r7, #0]
 8005c9c:	2b00      	cmp	r3, #0
 8005c9e:	f000 808a 	beq.w	8005db6 <HAL_TIM_PWM_Start+0x15a>
 8005ca2:	683b      	ldr	r3, [r7, #0]
 8005ca4:	2b04      	cmp	r3, #4
 8005ca6:	f000 8086 	beq.w	8005db6 <HAL_TIM_PWM_Start+0x15a>
 8005caa:	683b      	ldr	r3, [r7, #0]
 8005cac:	2b08      	cmp	r3, #8
 8005cae:	f000 8082 	beq.w	8005db6 <HAL_TIM_PWM_Start+0x15a>
 8005cb2:	683b      	ldr	r3, [r7, #0]
 8005cb4:	2b0c      	cmp	r3, #12
 8005cb6:	d07e      	beq.n	8005db6 <HAL_TIM_PWM_Start+0x15a>
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	4a70      	ldr	r2, [pc, #448]	; (8005e80 <HAL_TIM_PWM_Start+0x224>)
 8005cbe:	4293      	cmp	r3, r2
 8005cc0:	d10b      	bne.n	8005cda <HAL_TIM_PWM_Start+0x7e>
 8005cc2:	683b      	ldr	r3, [r7, #0]
 8005cc4:	2b00      	cmp	r3, #0
 8005cc6:	d076      	beq.n	8005db6 <HAL_TIM_PWM_Start+0x15a>
 8005cc8:	683b      	ldr	r3, [r7, #0]
 8005cca:	2b04      	cmp	r3, #4
 8005ccc:	d073      	beq.n	8005db6 <HAL_TIM_PWM_Start+0x15a>
 8005cce:	683b      	ldr	r3, [r7, #0]
 8005cd0:	2b08      	cmp	r3, #8
 8005cd2:	d070      	beq.n	8005db6 <HAL_TIM_PWM_Start+0x15a>
 8005cd4:	683b      	ldr	r3, [r7, #0]
 8005cd6:	2b0c      	cmp	r3, #12
 8005cd8:	d06d      	beq.n	8005db6 <HAL_TIM_PWM_Start+0x15a>
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	4a69      	ldr	r2, [pc, #420]	; (8005e84 <HAL_TIM_PWM_Start+0x228>)
 8005ce0:	4293      	cmp	r3, r2
 8005ce2:	d10b      	bne.n	8005cfc <HAL_TIM_PWM_Start+0xa0>
 8005ce4:	683b      	ldr	r3, [r7, #0]
 8005ce6:	2b00      	cmp	r3, #0
 8005ce8:	d065      	beq.n	8005db6 <HAL_TIM_PWM_Start+0x15a>
 8005cea:	683b      	ldr	r3, [r7, #0]
 8005cec:	2b04      	cmp	r3, #4
 8005cee:	d062      	beq.n	8005db6 <HAL_TIM_PWM_Start+0x15a>
 8005cf0:	683b      	ldr	r3, [r7, #0]
 8005cf2:	2b08      	cmp	r3, #8
 8005cf4:	d05f      	beq.n	8005db6 <HAL_TIM_PWM_Start+0x15a>
 8005cf6:	683b      	ldr	r3, [r7, #0]
 8005cf8:	2b0c      	cmp	r3, #12
 8005cfa:	d05c      	beq.n	8005db6 <HAL_TIM_PWM_Start+0x15a>
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	4a61      	ldr	r2, [pc, #388]	; (8005e88 <HAL_TIM_PWM_Start+0x22c>)
 8005d02:	4293      	cmp	r3, r2
 8005d04:	d10b      	bne.n	8005d1e <HAL_TIM_PWM_Start+0xc2>
 8005d06:	683b      	ldr	r3, [r7, #0]
 8005d08:	2b00      	cmp	r3, #0
 8005d0a:	d054      	beq.n	8005db6 <HAL_TIM_PWM_Start+0x15a>
 8005d0c:	683b      	ldr	r3, [r7, #0]
 8005d0e:	2b04      	cmp	r3, #4
 8005d10:	d051      	beq.n	8005db6 <HAL_TIM_PWM_Start+0x15a>
 8005d12:	683b      	ldr	r3, [r7, #0]
 8005d14:	2b08      	cmp	r3, #8
 8005d16:	d04e      	beq.n	8005db6 <HAL_TIM_PWM_Start+0x15a>
 8005d18:	683b      	ldr	r3, [r7, #0]
 8005d1a:	2b0c      	cmp	r3, #12
 8005d1c:	d04b      	beq.n	8005db6 <HAL_TIM_PWM_Start+0x15a>
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	4a5a      	ldr	r2, [pc, #360]	; (8005e8c <HAL_TIM_PWM_Start+0x230>)
 8005d24:	4293      	cmp	r3, r2
 8005d26:	d10b      	bne.n	8005d40 <HAL_TIM_PWM_Start+0xe4>
 8005d28:	683b      	ldr	r3, [r7, #0]
 8005d2a:	2b00      	cmp	r3, #0
 8005d2c:	d043      	beq.n	8005db6 <HAL_TIM_PWM_Start+0x15a>
 8005d2e:	683b      	ldr	r3, [r7, #0]
 8005d30:	2b04      	cmp	r3, #4
 8005d32:	d040      	beq.n	8005db6 <HAL_TIM_PWM_Start+0x15a>
 8005d34:	683b      	ldr	r3, [r7, #0]
 8005d36:	2b08      	cmp	r3, #8
 8005d38:	d03d      	beq.n	8005db6 <HAL_TIM_PWM_Start+0x15a>
 8005d3a:	683b      	ldr	r3, [r7, #0]
 8005d3c:	2b0c      	cmp	r3, #12
 8005d3e:	d03a      	beq.n	8005db6 <HAL_TIM_PWM_Start+0x15a>
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	4a52      	ldr	r2, [pc, #328]	; (8005e90 <HAL_TIM_PWM_Start+0x234>)
 8005d46:	4293      	cmp	r3, r2
 8005d48:	d105      	bne.n	8005d56 <HAL_TIM_PWM_Start+0xfa>
 8005d4a:	683b      	ldr	r3, [r7, #0]
 8005d4c:	2b00      	cmp	r3, #0
 8005d4e:	d032      	beq.n	8005db6 <HAL_TIM_PWM_Start+0x15a>
 8005d50:	683b      	ldr	r3, [r7, #0]
 8005d52:	2b04      	cmp	r3, #4
 8005d54:	d02f      	beq.n	8005db6 <HAL_TIM_PWM_Start+0x15a>
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	4a4e      	ldr	r2, [pc, #312]	; (8005e94 <HAL_TIM_PWM_Start+0x238>)
 8005d5c:	4293      	cmp	r3, r2
 8005d5e:	d102      	bne.n	8005d66 <HAL_TIM_PWM_Start+0x10a>
 8005d60:	683b      	ldr	r3, [r7, #0]
 8005d62:	2b00      	cmp	r3, #0
 8005d64:	d027      	beq.n	8005db6 <HAL_TIM_PWM_Start+0x15a>
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	4a4b      	ldr	r2, [pc, #300]	; (8005e98 <HAL_TIM_PWM_Start+0x23c>)
 8005d6c:	4293      	cmp	r3, r2
 8005d6e:	d102      	bne.n	8005d76 <HAL_TIM_PWM_Start+0x11a>
 8005d70:	683b      	ldr	r3, [r7, #0]
 8005d72:	2b00      	cmp	r3, #0
 8005d74:	d01f      	beq.n	8005db6 <HAL_TIM_PWM_Start+0x15a>
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	4a48      	ldr	r2, [pc, #288]	; (8005e9c <HAL_TIM_PWM_Start+0x240>)
 8005d7c:	4293      	cmp	r3, r2
 8005d7e:	d105      	bne.n	8005d8c <HAL_TIM_PWM_Start+0x130>
 8005d80:	683b      	ldr	r3, [r7, #0]
 8005d82:	2b00      	cmp	r3, #0
 8005d84:	d017      	beq.n	8005db6 <HAL_TIM_PWM_Start+0x15a>
 8005d86:	683b      	ldr	r3, [r7, #0]
 8005d88:	2b04      	cmp	r3, #4
 8005d8a:	d014      	beq.n	8005db6 <HAL_TIM_PWM_Start+0x15a>
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	4a43      	ldr	r2, [pc, #268]	; (8005ea0 <HAL_TIM_PWM_Start+0x244>)
 8005d92:	4293      	cmp	r3, r2
 8005d94:	d102      	bne.n	8005d9c <HAL_TIM_PWM_Start+0x140>
 8005d96:	683b      	ldr	r3, [r7, #0]
 8005d98:	2b00      	cmp	r3, #0
 8005d9a:	d00c      	beq.n	8005db6 <HAL_TIM_PWM_Start+0x15a>
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	4a40      	ldr	r2, [pc, #256]	; (8005ea4 <HAL_TIM_PWM_Start+0x248>)
 8005da2:	4293      	cmp	r3, r2
 8005da4:	d102      	bne.n	8005dac <HAL_TIM_PWM_Start+0x150>
 8005da6:	683b      	ldr	r3, [r7, #0]
 8005da8:	2b00      	cmp	r3, #0
 8005daa:	d004      	beq.n	8005db6 <HAL_TIM_PWM_Start+0x15a>
 8005dac:	f240 51af 	movw	r1, #1455	; 0x5af
 8005db0:	483d      	ldr	r0, [pc, #244]	; (8005ea8 <HAL_TIM_PWM_Start+0x24c>)
 8005db2:	f7fc f846 	bl	8001e42 <assert_failed>

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005db6:	683b      	ldr	r3, [r7, #0]
 8005db8:	2b00      	cmp	r3, #0
 8005dba:	d109      	bne.n	8005dd0 <HAL_TIM_PWM_Start+0x174>
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005dc2:	b2db      	uxtb	r3, r3
 8005dc4:	2b01      	cmp	r3, #1
 8005dc6:	bf14      	ite	ne
 8005dc8:	2301      	movne	r3, #1
 8005dca:	2300      	moveq	r3, #0
 8005dcc:	b2db      	uxtb	r3, r3
 8005dce:	e022      	b.n	8005e16 <HAL_TIM_PWM_Start+0x1ba>
 8005dd0:	683b      	ldr	r3, [r7, #0]
 8005dd2:	2b04      	cmp	r3, #4
 8005dd4:	d109      	bne.n	8005dea <HAL_TIM_PWM_Start+0x18e>
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8005ddc:	b2db      	uxtb	r3, r3
 8005dde:	2b01      	cmp	r3, #1
 8005de0:	bf14      	ite	ne
 8005de2:	2301      	movne	r3, #1
 8005de4:	2300      	moveq	r3, #0
 8005de6:	b2db      	uxtb	r3, r3
 8005de8:	e015      	b.n	8005e16 <HAL_TIM_PWM_Start+0x1ba>
 8005dea:	683b      	ldr	r3, [r7, #0]
 8005dec:	2b08      	cmp	r3, #8
 8005dee:	d109      	bne.n	8005e04 <HAL_TIM_PWM_Start+0x1a8>
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005df6:	b2db      	uxtb	r3, r3
 8005df8:	2b01      	cmp	r3, #1
 8005dfa:	bf14      	ite	ne
 8005dfc:	2301      	movne	r3, #1
 8005dfe:	2300      	moveq	r3, #0
 8005e00:	b2db      	uxtb	r3, r3
 8005e02:	e008      	b.n	8005e16 <HAL_TIM_PWM_Start+0x1ba>
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005e0a:	b2db      	uxtb	r3, r3
 8005e0c:	2b01      	cmp	r3, #1
 8005e0e:	bf14      	ite	ne
 8005e10:	2301      	movne	r3, #1
 8005e12:	2300      	moveq	r3, #0
 8005e14:	b2db      	uxtb	r3, r3
 8005e16:	2b00      	cmp	r3, #0
 8005e18:	d001      	beq.n	8005e1e <HAL_TIM_PWM_Start+0x1c2>
  {
    return HAL_ERROR;
 8005e1a:	2301      	movs	r3, #1
 8005e1c:	e094      	b.n	8005f48 <HAL_TIM_PWM_Start+0x2ec>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005e1e:	683b      	ldr	r3, [r7, #0]
 8005e20:	2b00      	cmp	r3, #0
 8005e22:	d104      	bne.n	8005e2e <HAL_TIM_PWM_Start+0x1d2>
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	2202      	movs	r2, #2
 8005e28:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005e2c:	e013      	b.n	8005e56 <HAL_TIM_PWM_Start+0x1fa>
 8005e2e:	683b      	ldr	r3, [r7, #0]
 8005e30:	2b04      	cmp	r3, #4
 8005e32:	d104      	bne.n	8005e3e <HAL_TIM_PWM_Start+0x1e2>
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	2202      	movs	r2, #2
 8005e38:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005e3c:	e00b      	b.n	8005e56 <HAL_TIM_PWM_Start+0x1fa>
 8005e3e:	683b      	ldr	r3, [r7, #0]
 8005e40:	2b08      	cmp	r3, #8
 8005e42:	d104      	bne.n	8005e4e <HAL_TIM_PWM_Start+0x1f2>
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	2202      	movs	r2, #2
 8005e48:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005e4c:	e003      	b.n	8005e56 <HAL_TIM_PWM_Start+0x1fa>
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	2202      	movs	r2, #2
 8005e52:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	2201      	movs	r2, #1
 8005e5c:	6839      	ldr	r1, [r7, #0]
 8005e5e:	4618      	mov	r0, r3
 8005e60:	f001 fc28 	bl	80076b4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	4a04      	ldr	r2, [pc, #16]	; (8005e7c <HAL_TIM_PWM_Start+0x220>)
 8005e6a:	4293      	cmp	r3, r2
 8005e6c:	d004      	beq.n	8005e78 <HAL_TIM_PWM_Start+0x21c>
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	4a06      	ldr	r2, [pc, #24]	; (8005e8c <HAL_TIM_PWM_Start+0x230>)
 8005e74:	4293      	cmp	r3, r2
 8005e76:	d119      	bne.n	8005eac <HAL_TIM_PWM_Start+0x250>
 8005e78:	2301      	movs	r3, #1
 8005e7a:	e018      	b.n	8005eae <HAL_TIM_PWM_Start+0x252>
 8005e7c:	40010000 	.word	0x40010000
 8005e80:	40000400 	.word	0x40000400
 8005e84:	40000800 	.word	0x40000800
 8005e88:	40000c00 	.word	0x40000c00
 8005e8c:	40010400 	.word	0x40010400
 8005e90:	40014000 	.word	0x40014000
 8005e94:	40014400 	.word	0x40014400
 8005e98:	40014800 	.word	0x40014800
 8005e9c:	40001800 	.word	0x40001800
 8005ea0:	40001c00 	.word	0x40001c00
 8005ea4:	40002000 	.word	0x40002000
 8005ea8:	08009898 	.word	0x08009898
 8005eac:	2300      	movs	r3, #0
 8005eae:	2b00      	cmp	r3, #0
 8005eb0:	d007      	beq.n	8005ec2 <HAL_TIM_PWM_Start+0x266>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005ec0:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	4a22      	ldr	r2, [pc, #136]	; (8005f50 <HAL_TIM_PWM_Start+0x2f4>)
 8005ec8:	4293      	cmp	r3, r2
 8005eca:	d022      	beq.n	8005f12 <HAL_TIM_PWM_Start+0x2b6>
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005ed4:	d01d      	beq.n	8005f12 <HAL_TIM_PWM_Start+0x2b6>
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	4a1e      	ldr	r2, [pc, #120]	; (8005f54 <HAL_TIM_PWM_Start+0x2f8>)
 8005edc:	4293      	cmp	r3, r2
 8005ede:	d018      	beq.n	8005f12 <HAL_TIM_PWM_Start+0x2b6>
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	4a1c      	ldr	r2, [pc, #112]	; (8005f58 <HAL_TIM_PWM_Start+0x2fc>)
 8005ee6:	4293      	cmp	r3, r2
 8005ee8:	d013      	beq.n	8005f12 <HAL_TIM_PWM_Start+0x2b6>
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	4a1b      	ldr	r2, [pc, #108]	; (8005f5c <HAL_TIM_PWM_Start+0x300>)
 8005ef0:	4293      	cmp	r3, r2
 8005ef2:	d00e      	beq.n	8005f12 <HAL_TIM_PWM_Start+0x2b6>
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	4a19      	ldr	r2, [pc, #100]	; (8005f60 <HAL_TIM_PWM_Start+0x304>)
 8005efa:	4293      	cmp	r3, r2
 8005efc:	d009      	beq.n	8005f12 <HAL_TIM_PWM_Start+0x2b6>
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	4a18      	ldr	r2, [pc, #96]	; (8005f64 <HAL_TIM_PWM_Start+0x308>)
 8005f04:	4293      	cmp	r3, r2
 8005f06:	d004      	beq.n	8005f12 <HAL_TIM_PWM_Start+0x2b6>
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	4a16      	ldr	r2, [pc, #88]	; (8005f68 <HAL_TIM_PWM_Start+0x30c>)
 8005f0e:	4293      	cmp	r3, r2
 8005f10:	d111      	bne.n	8005f36 <HAL_TIM_PWM_Start+0x2da>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	689b      	ldr	r3, [r3, #8]
 8005f18:	f003 0307 	and.w	r3, r3, #7
 8005f1c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005f1e:	68fb      	ldr	r3, [r7, #12]
 8005f20:	2b06      	cmp	r3, #6
 8005f22:	d010      	beq.n	8005f46 <HAL_TIM_PWM_Start+0x2ea>
    {
      __HAL_TIM_ENABLE(htim);
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	681a      	ldr	r2, [r3, #0]
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	f042 0201 	orr.w	r2, r2, #1
 8005f32:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005f34:	e007      	b.n	8005f46 <HAL_TIM_PWM_Start+0x2ea>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	681a      	ldr	r2, [r3, #0]
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	f042 0201 	orr.w	r2, r2, #1
 8005f44:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005f46:	2300      	movs	r3, #0
}
 8005f48:	4618      	mov	r0, r3
 8005f4a:	3710      	adds	r7, #16
 8005f4c:	46bd      	mov	sp, r7
 8005f4e:	bd80      	pop	{r7, pc}
 8005f50:	40010000 	.word	0x40010000
 8005f54:	40000400 	.word	0x40000400
 8005f58:	40000800 	.word	0x40000800
 8005f5c:	40000c00 	.word	0x40000c00
 8005f60:	40010400 	.word	0x40010400
 8005f64:	40014000 	.word	0x40014000
 8005f68:	40001800 	.word	0x40001800

08005f6c <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8005f6c:	b580      	push	{r7, lr}
 8005f6e:	b086      	sub	sp, #24
 8005f70:	af00      	add	r7, sp, #0
 8005f72:	6078      	str	r0, [r7, #4]
 8005f74:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	2b00      	cmp	r3, #0
 8005f7a:	d101      	bne.n	8005f80 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8005f7c:	2301      	movs	r3, #1
 8005f7e:	e198      	b.n	80062b2 <HAL_TIM_Encoder_Init+0x346>
  }

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	4a7d      	ldr	r2, [pc, #500]	; (800617c <HAL_TIM_Encoder_Init+0x210>)
 8005f86:	4293      	cmp	r3, r2
 8005f88:	d027      	beq.n	8005fda <HAL_TIM_Encoder_Init+0x6e>
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005f92:	d022      	beq.n	8005fda <HAL_TIM_Encoder_Init+0x6e>
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	4a79      	ldr	r2, [pc, #484]	; (8006180 <HAL_TIM_Encoder_Init+0x214>)
 8005f9a:	4293      	cmp	r3, r2
 8005f9c:	d01d      	beq.n	8005fda <HAL_TIM_Encoder_Init+0x6e>
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	4a78      	ldr	r2, [pc, #480]	; (8006184 <HAL_TIM_Encoder_Init+0x218>)
 8005fa4:	4293      	cmp	r3, r2
 8005fa6:	d018      	beq.n	8005fda <HAL_TIM_Encoder_Init+0x6e>
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	4a76      	ldr	r2, [pc, #472]	; (8006188 <HAL_TIM_Encoder_Init+0x21c>)
 8005fae:	4293      	cmp	r3, r2
 8005fb0:	d013      	beq.n	8005fda <HAL_TIM_Encoder_Init+0x6e>
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	4a75      	ldr	r2, [pc, #468]	; (800618c <HAL_TIM_Encoder_Init+0x220>)
 8005fb8:	4293      	cmp	r3, r2
 8005fba:	d00e      	beq.n	8005fda <HAL_TIM_Encoder_Init+0x6e>
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	4a73      	ldr	r2, [pc, #460]	; (8006190 <HAL_TIM_Encoder_Init+0x224>)
 8005fc2:	4293      	cmp	r3, r2
 8005fc4:	d009      	beq.n	8005fda <HAL_TIM_Encoder_Init+0x6e>
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	4a72      	ldr	r2, [pc, #456]	; (8006194 <HAL_TIM_Encoder_Init+0x228>)
 8005fcc:	4293      	cmp	r3, r2
 8005fce:	d004      	beq.n	8005fda <HAL_TIM_Encoder_Init+0x6e>
 8005fd0:	f640 31d1 	movw	r1, #3025	; 0xbd1
 8005fd4:	4870      	ldr	r0, [pc, #448]	; (8006198 <HAL_TIM_Encoder_Init+0x22c>)
 8005fd6:	f7fb ff34 	bl	8001e42 <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	689b      	ldr	r3, [r3, #8]
 8005fde:	2b00      	cmp	r3, #0
 8005fe0:	d014      	beq.n	800600c <HAL_TIM_Encoder_Init+0xa0>
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	689b      	ldr	r3, [r3, #8]
 8005fe6:	2b10      	cmp	r3, #16
 8005fe8:	d010      	beq.n	800600c <HAL_TIM_Encoder_Init+0xa0>
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	689b      	ldr	r3, [r3, #8]
 8005fee:	2b20      	cmp	r3, #32
 8005ff0:	d00c      	beq.n	800600c <HAL_TIM_Encoder_Init+0xa0>
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	689b      	ldr	r3, [r3, #8]
 8005ff6:	2b40      	cmp	r3, #64	; 0x40
 8005ff8:	d008      	beq.n	800600c <HAL_TIM_Encoder_Init+0xa0>
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	689b      	ldr	r3, [r3, #8]
 8005ffe:	2b60      	cmp	r3, #96	; 0x60
 8006000:	d004      	beq.n	800600c <HAL_TIM_Encoder_Init+0xa0>
 8006002:	f640 31d2 	movw	r1, #3026	; 0xbd2
 8006006:	4864      	ldr	r0, [pc, #400]	; (8006198 <HAL_TIM_Encoder_Init+0x22c>)
 8006008:	f7fb ff1b 	bl	8001e42 <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	691b      	ldr	r3, [r3, #16]
 8006010:	2b00      	cmp	r3, #0
 8006012:	d00e      	beq.n	8006032 <HAL_TIM_Encoder_Init+0xc6>
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	691b      	ldr	r3, [r3, #16]
 8006018:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800601c:	d009      	beq.n	8006032 <HAL_TIM_Encoder_Init+0xc6>
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	691b      	ldr	r3, [r3, #16]
 8006022:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006026:	d004      	beq.n	8006032 <HAL_TIM_Encoder_Init+0xc6>
 8006028:	f640 31d3 	movw	r1, #3027	; 0xbd3
 800602c:	485a      	ldr	r0, [pc, #360]	; (8006198 <HAL_TIM_Encoder_Init+0x22c>)
 800602e:	f7fb ff08 	bl	8001e42 <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	699b      	ldr	r3, [r3, #24]
 8006036:	2b00      	cmp	r3, #0
 8006038:	d008      	beq.n	800604c <HAL_TIM_Encoder_Init+0xe0>
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	699b      	ldr	r3, [r3, #24]
 800603e:	2b80      	cmp	r3, #128	; 0x80
 8006040:	d004      	beq.n	800604c <HAL_TIM_Encoder_Init+0xe0>
 8006042:	f640 31d4 	movw	r1, #3028	; 0xbd4
 8006046:	4854      	ldr	r0, [pc, #336]	; (8006198 <HAL_TIM_Encoder_Init+0x22c>)
 8006048:	f7fb fefb 	bl	8001e42 <assert_failed>
  assert_param(IS_TIM_ENCODER_MODE(sConfig->EncoderMode));
 800604c:	683b      	ldr	r3, [r7, #0]
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	2b01      	cmp	r3, #1
 8006052:	d00c      	beq.n	800606e <HAL_TIM_Encoder_Init+0x102>
 8006054:	683b      	ldr	r3, [r7, #0]
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	2b02      	cmp	r3, #2
 800605a:	d008      	beq.n	800606e <HAL_TIM_Encoder_Init+0x102>
 800605c:	683b      	ldr	r3, [r7, #0]
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	2b03      	cmp	r3, #3
 8006062:	d004      	beq.n	800606e <HAL_TIM_Encoder_Init+0x102>
 8006064:	f640 31d5 	movw	r1, #3029	; 0xbd5
 8006068:	484b      	ldr	r0, [pc, #300]	; (8006198 <HAL_TIM_Encoder_Init+0x22c>)
 800606a:	f7fb feea 	bl	8001e42 <assert_failed>
  assert_param(IS_TIM_IC_SELECTION(sConfig->IC1Selection));
 800606e:	683b      	ldr	r3, [r7, #0]
 8006070:	689b      	ldr	r3, [r3, #8]
 8006072:	2b01      	cmp	r3, #1
 8006074:	d00c      	beq.n	8006090 <HAL_TIM_Encoder_Init+0x124>
 8006076:	683b      	ldr	r3, [r7, #0]
 8006078:	689b      	ldr	r3, [r3, #8]
 800607a:	2b02      	cmp	r3, #2
 800607c:	d008      	beq.n	8006090 <HAL_TIM_Encoder_Init+0x124>
 800607e:	683b      	ldr	r3, [r7, #0]
 8006080:	689b      	ldr	r3, [r3, #8]
 8006082:	2b03      	cmp	r3, #3
 8006084:	d004      	beq.n	8006090 <HAL_TIM_Encoder_Init+0x124>
 8006086:	f640 31d6 	movw	r1, #3030	; 0xbd6
 800608a:	4843      	ldr	r0, [pc, #268]	; (8006198 <HAL_TIM_Encoder_Init+0x22c>)
 800608c:	f7fb fed9 	bl	8001e42 <assert_failed>
  assert_param(IS_TIM_IC_SELECTION(sConfig->IC2Selection));
 8006090:	683b      	ldr	r3, [r7, #0]
 8006092:	699b      	ldr	r3, [r3, #24]
 8006094:	2b01      	cmp	r3, #1
 8006096:	d00c      	beq.n	80060b2 <HAL_TIM_Encoder_Init+0x146>
 8006098:	683b      	ldr	r3, [r7, #0]
 800609a:	699b      	ldr	r3, [r3, #24]
 800609c:	2b02      	cmp	r3, #2
 800609e:	d008      	beq.n	80060b2 <HAL_TIM_Encoder_Init+0x146>
 80060a0:	683b      	ldr	r3, [r7, #0]
 80060a2:	699b      	ldr	r3, [r3, #24]
 80060a4:	2b03      	cmp	r3, #3
 80060a6:	d004      	beq.n	80060b2 <HAL_TIM_Encoder_Init+0x146>
 80060a8:	f640 31d7 	movw	r1, #3031	; 0xbd7
 80060ac:	483a      	ldr	r0, [pc, #232]	; (8006198 <HAL_TIM_Encoder_Init+0x22c>)
 80060ae:	f7fb fec8 	bl	8001e42 <assert_failed>
  assert_param(IS_TIM_ENCODERINPUT_POLARITY(sConfig->IC1Polarity));
 80060b2:	683b      	ldr	r3, [r7, #0]
 80060b4:	685b      	ldr	r3, [r3, #4]
 80060b6:	2b00      	cmp	r3, #0
 80060b8:	d008      	beq.n	80060cc <HAL_TIM_Encoder_Init+0x160>
 80060ba:	683b      	ldr	r3, [r7, #0]
 80060bc:	685b      	ldr	r3, [r3, #4]
 80060be:	2b02      	cmp	r3, #2
 80060c0:	d004      	beq.n	80060cc <HAL_TIM_Encoder_Init+0x160>
 80060c2:	f640 31d8 	movw	r1, #3032	; 0xbd8
 80060c6:	4834      	ldr	r0, [pc, #208]	; (8006198 <HAL_TIM_Encoder_Init+0x22c>)
 80060c8:	f7fb febb 	bl	8001e42 <assert_failed>
  assert_param(IS_TIM_ENCODERINPUT_POLARITY(sConfig->IC2Polarity));
 80060cc:	683b      	ldr	r3, [r7, #0]
 80060ce:	695b      	ldr	r3, [r3, #20]
 80060d0:	2b00      	cmp	r3, #0
 80060d2:	d008      	beq.n	80060e6 <HAL_TIM_Encoder_Init+0x17a>
 80060d4:	683b      	ldr	r3, [r7, #0]
 80060d6:	695b      	ldr	r3, [r3, #20]
 80060d8:	2b02      	cmp	r3, #2
 80060da:	d004      	beq.n	80060e6 <HAL_TIM_Encoder_Init+0x17a>
 80060dc:	f640 31d9 	movw	r1, #3033	; 0xbd9
 80060e0:	482d      	ldr	r0, [pc, #180]	; (8006198 <HAL_TIM_Encoder_Init+0x22c>)
 80060e2:	f7fb feae 	bl	8001e42 <assert_failed>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
 80060e6:	683b      	ldr	r3, [r7, #0]
 80060e8:	68db      	ldr	r3, [r3, #12]
 80060ea:	2b00      	cmp	r3, #0
 80060ec:	d010      	beq.n	8006110 <HAL_TIM_Encoder_Init+0x1a4>
 80060ee:	683b      	ldr	r3, [r7, #0]
 80060f0:	68db      	ldr	r3, [r3, #12]
 80060f2:	2b04      	cmp	r3, #4
 80060f4:	d00c      	beq.n	8006110 <HAL_TIM_Encoder_Init+0x1a4>
 80060f6:	683b      	ldr	r3, [r7, #0]
 80060f8:	68db      	ldr	r3, [r3, #12]
 80060fa:	2b08      	cmp	r3, #8
 80060fc:	d008      	beq.n	8006110 <HAL_TIM_Encoder_Init+0x1a4>
 80060fe:	683b      	ldr	r3, [r7, #0]
 8006100:	68db      	ldr	r3, [r3, #12]
 8006102:	2b0c      	cmp	r3, #12
 8006104:	d004      	beq.n	8006110 <HAL_TIM_Encoder_Init+0x1a4>
 8006106:	f640 31da 	movw	r1, #3034	; 0xbda
 800610a:	4823      	ldr	r0, [pc, #140]	; (8006198 <HAL_TIM_Encoder_Init+0x22c>)
 800610c:	f7fb fe99 	bl	8001e42 <assert_failed>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
 8006110:	683b      	ldr	r3, [r7, #0]
 8006112:	69db      	ldr	r3, [r3, #28]
 8006114:	2b00      	cmp	r3, #0
 8006116:	d010      	beq.n	800613a <HAL_TIM_Encoder_Init+0x1ce>
 8006118:	683b      	ldr	r3, [r7, #0]
 800611a:	69db      	ldr	r3, [r3, #28]
 800611c:	2b04      	cmp	r3, #4
 800611e:	d00c      	beq.n	800613a <HAL_TIM_Encoder_Init+0x1ce>
 8006120:	683b      	ldr	r3, [r7, #0]
 8006122:	69db      	ldr	r3, [r3, #28]
 8006124:	2b08      	cmp	r3, #8
 8006126:	d008      	beq.n	800613a <HAL_TIM_Encoder_Init+0x1ce>
 8006128:	683b      	ldr	r3, [r7, #0]
 800612a:	69db      	ldr	r3, [r3, #28]
 800612c:	2b0c      	cmp	r3, #12
 800612e:	d004      	beq.n	800613a <HAL_TIM_Encoder_Init+0x1ce>
 8006130:	f640 31db 	movw	r1, #3035	; 0xbdb
 8006134:	4818      	ldr	r0, [pc, #96]	; (8006198 <HAL_TIM_Encoder_Init+0x22c>)
 8006136:	f7fb fe84 	bl	8001e42 <assert_failed>
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
 800613a:	683b      	ldr	r3, [r7, #0]
 800613c:	691b      	ldr	r3, [r3, #16]
 800613e:	2b0f      	cmp	r3, #15
 8006140:	d904      	bls.n	800614c <HAL_TIM_Encoder_Init+0x1e0>
 8006142:	f640 31dc 	movw	r1, #3036	; 0xbdc
 8006146:	4814      	ldr	r0, [pc, #80]	; (8006198 <HAL_TIM_Encoder_Init+0x22c>)
 8006148:	f7fb fe7b 	bl	8001e42 <assert_failed>
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
 800614c:	683b      	ldr	r3, [r7, #0]
 800614e:	6a1b      	ldr	r3, [r3, #32]
 8006150:	2b0f      	cmp	r3, #15
 8006152:	d904      	bls.n	800615e <HAL_TIM_Encoder_Init+0x1f2>
 8006154:	f640 31dd 	movw	r1, #3037	; 0xbdd
 8006158:	480f      	ldr	r0, [pc, #60]	; (8006198 <HAL_TIM_Encoder_Init+0x22c>)
 800615a:	f7fb fe72 	bl	8001e42 <assert_failed>

  if (htim->State == HAL_TIM_STATE_RESET)
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006164:	b2db      	uxtb	r3, r3
 8006166:	2b00      	cmp	r3, #0
 8006168:	d118      	bne.n	800619c <HAL_TIM_Encoder_Init+0x230>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	2200      	movs	r2, #0
 800616e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8006172:	6878      	ldr	r0, [r7, #4]
 8006174:	f7fc f968 	bl	8002448 <HAL_TIM_Encoder_MspInit>
 8006178:	e010      	b.n	800619c <HAL_TIM_Encoder_Init+0x230>
 800617a:	bf00      	nop
 800617c:	40010000 	.word	0x40010000
 8006180:	40000400 	.word	0x40000400
 8006184:	40000800 	.word	0x40000800
 8006188:	40000c00 	.word	0x40000c00
 800618c:	40010400 	.word	0x40010400
 8006190:	40014000 	.word	0x40014000
 8006194:	40001800 	.word	0x40001800
 8006198:	08009898 	.word	0x08009898
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	2202      	movs	r2, #2
 80061a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	689b      	ldr	r3, [r3, #8]
 80061aa:	687a      	ldr	r2, [r7, #4]
 80061ac:	6812      	ldr	r2, [r2, #0]
 80061ae:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80061b2:	f023 0307 	bic.w	r3, r3, #7
 80061b6:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	681a      	ldr	r2, [r3, #0]
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	3304      	adds	r3, #4
 80061c0:	4619      	mov	r1, r3
 80061c2:	4610      	mov	r0, r2
 80061c4:	f000 ff02 	bl	8006fcc <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	689b      	ldr	r3, [r3, #8]
 80061ce:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	699b      	ldr	r3, [r3, #24]
 80061d6:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	6a1b      	ldr	r3, [r3, #32]
 80061de:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80061e0:	683b      	ldr	r3, [r7, #0]
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	697a      	ldr	r2, [r7, #20]
 80061e6:	4313      	orrs	r3, r2
 80061e8:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80061ea:	693b      	ldr	r3, [r7, #16]
 80061ec:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80061f0:	f023 0303 	bic.w	r3, r3, #3
 80061f4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80061f6:	683b      	ldr	r3, [r7, #0]
 80061f8:	689a      	ldr	r2, [r3, #8]
 80061fa:	683b      	ldr	r3, [r7, #0]
 80061fc:	699b      	ldr	r3, [r3, #24]
 80061fe:	021b      	lsls	r3, r3, #8
 8006200:	4313      	orrs	r3, r2
 8006202:	693a      	ldr	r2, [r7, #16]
 8006204:	4313      	orrs	r3, r2
 8006206:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8006208:	693b      	ldr	r3, [r7, #16]
 800620a:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 800620e:	f023 030c 	bic.w	r3, r3, #12
 8006212:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8006214:	693b      	ldr	r3, [r7, #16]
 8006216:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800621a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800621e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8006220:	683b      	ldr	r3, [r7, #0]
 8006222:	68da      	ldr	r2, [r3, #12]
 8006224:	683b      	ldr	r3, [r7, #0]
 8006226:	69db      	ldr	r3, [r3, #28]
 8006228:	021b      	lsls	r3, r3, #8
 800622a:	4313      	orrs	r3, r2
 800622c:	693a      	ldr	r2, [r7, #16]
 800622e:	4313      	orrs	r3, r2
 8006230:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8006232:	683b      	ldr	r3, [r7, #0]
 8006234:	691b      	ldr	r3, [r3, #16]
 8006236:	011a      	lsls	r2, r3, #4
 8006238:	683b      	ldr	r3, [r7, #0]
 800623a:	6a1b      	ldr	r3, [r3, #32]
 800623c:	031b      	lsls	r3, r3, #12
 800623e:	4313      	orrs	r3, r2
 8006240:	693a      	ldr	r2, [r7, #16]
 8006242:	4313      	orrs	r3, r2
 8006244:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8006246:	68fb      	ldr	r3, [r7, #12]
 8006248:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 800624c:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800624e:	68fb      	ldr	r3, [r7, #12]
 8006250:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8006254:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8006256:	683b      	ldr	r3, [r7, #0]
 8006258:	685a      	ldr	r2, [r3, #4]
 800625a:	683b      	ldr	r3, [r7, #0]
 800625c:	695b      	ldr	r3, [r3, #20]
 800625e:	011b      	lsls	r3, r3, #4
 8006260:	4313      	orrs	r3, r2
 8006262:	68fa      	ldr	r2, [r7, #12]
 8006264:	4313      	orrs	r3, r2
 8006266:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	681b      	ldr	r3, [r3, #0]
 800626c:	697a      	ldr	r2, [r7, #20]
 800626e:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	693a      	ldr	r2, [r7, #16]
 8006276:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	68fa      	ldr	r2, [r7, #12]
 800627e:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	2201      	movs	r2, #1
 8006284:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	2201      	movs	r2, #1
 800628c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	2201      	movs	r2, #1
 8006294:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	2201      	movs	r2, #1
 800629c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	2201      	movs	r2, #1
 80062a4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	2201      	movs	r2, #1
 80062ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80062b0:	2300      	movs	r3, #0
}
 80062b2:	4618      	mov	r0, r3
 80062b4:	3718      	adds	r7, #24
 80062b6:	46bd      	mov	sp, r7
 80062b8:	bd80      	pop	{r7, pc}
 80062ba:	bf00      	nop

080062bc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80062bc:	b580      	push	{r7, lr}
 80062be:	b082      	sub	sp, #8
 80062c0:	af00      	add	r7, sp, #0
 80062c2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	691b      	ldr	r3, [r3, #16]
 80062ca:	f003 0302 	and.w	r3, r3, #2
 80062ce:	2b02      	cmp	r3, #2
 80062d0:	d122      	bne.n	8006318 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	68db      	ldr	r3, [r3, #12]
 80062d8:	f003 0302 	and.w	r3, r3, #2
 80062dc:	2b02      	cmp	r3, #2
 80062de:	d11b      	bne.n	8006318 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	f06f 0202 	mvn.w	r2, #2
 80062e8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	2201      	movs	r2, #1
 80062ee:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	699b      	ldr	r3, [r3, #24]
 80062f6:	f003 0303 	and.w	r3, r3, #3
 80062fa:	2b00      	cmp	r3, #0
 80062fc:	d003      	beq.n	8006306 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80062fe:	6878      	ldr	r0, [r7, #4]
 8006300:	f000 fe46 	bl	8006f90 <HAL_TIM_IC_CaptureCallback>
 8006304:	e005      	b.n	8006312 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006306:	6878      	ldr	r0, [r7, #4]
 8006308:	f000 fe38 	bl	8006f7c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800630c:	6878      	ldr	r0, [r7, #4]
 800630e:	f000 fe49 	bl	8006fa4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	2200      	movs	r2, #0
 8006316:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	691b      	ldr	r3, [r3, #16]
 800631e:	f003 0304 	and.w	r3, r3, #4
 8006322:	2b04      	cmp	r3, #4
 8006324:	d122      	bne.n	800636c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	68db      	ldr	r3, [r3, #12]
 800632c:	f003 0304 	and.w	r3, r3, #4
 8006330:	2b04      	cmp	r3, #4
 8006332:	d11b      	bne.n	800636c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	f06f 0204 	mvn.w	r2, #4
 800633c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	2202      	movs	r2, #2
 8006342:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	699b      	ldr	r3, [r3, #24]
 800634a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800634e:	2b00      	cmp	r3, #0
 8006350:	d003      	beq.n	800635a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006352:	6878      	ldr	r0, [r7, #4]
 8006354:	f000 fe1c 	bl	8006f90 <HAL_TIM_IC_CaptureCallback>
 8006358:	e005      	b.n	8006366 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800635a:	6878      	ldr	r0, [r7, #4]
 800635c:	f000 fe0e 	bl	8006f7c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006360:	6878      	ldr	r0, [r7, #4]
 8006362:	f000 fe1f 	bl	8006fa4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	2200      	movs	r2, #0
 800636a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	691b      	ldr	r3, [r3, #16]
 8006372:	f003 0308 	and.w	r3, r3, #8
 8006376:	2b08      	cmp	r3, #8
 8006378:	d122      	bne.n	80063c0 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	68db      	ldr	r3, [r3, #12]
 8006380:	f003 0308 	and.w	r3, r3, #8
 8006384:	2b08      	cmp	r3, #8
 8006386:	d11b      	bne.n	80063c0 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	f06f 0208 	mvn.w	r2, #8
 8006390:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	2204      	movs	r2, #4
 8006396:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	69db      	ldr	r3, [r3, #28]
 800639e:	f003 0303 	and.w	r3, r3, #3
 80063a2:	2b00      	cmp	r3, #0
 80063a4:	d003      	beq.n	80063ae <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80063a6:	6878      	ldr	r0, [r7, #4]
 80063a8:	f000 fdf2 	bl	8006f90 <HAL_TIM_IC_CaptureCallback>
 80063ac:	e005      	b.n	80063ba <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80063ae:	6878      	ldr	r0, [r7, #4]
 80063b0:	f000 fde4 	bl	8006f7c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80063b4:	6878      	ldr	r0, [r7, #4]
 80063b6:	f000 fdf5 	bl	8006fa4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	2200      	movs	r2, #0
 80063be:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	691b      	ldr	r3, [r3, #16]
 80063c6:	f003 0310 	and.w	r3, r3, #16
 80063ca:	2b10      	cmp	r3, #16
 80063cc:	d122      	bne.n	8006414 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	68db      	ldr	r3, [r3, #12]
 80063d4:	f003 0310 	and.w	r3, r3, #16
 80063d8:	2b10      	cmp	r3, #16
 80063da:	d11b      	bne.n	8006414 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	f06f 0210 	mvn.w	r2, #16
 80063e4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	2208      	movs	r2, #8
 80063ea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	69db      	ldr	r3, [r3, #28]
 80063f2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80063f6:	2b00      	cmp	r3, #0
 80063f8:	d003      	beq.n	8006402 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80063fa:	6878      	ldr	r0, [r7, #4]
 80063fc:	f000 fdc8 	bl	8006f90 <HAL_TIM_IC_CaptureCallback>
 8006400:	e005      	b.n	800640e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006402:	6878      	ldr	r0, [r7, #4]
 8006404:	f000 fdba 	bl	8006f7c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006408:	6878      	ldr	r0, [r7, #4]
 800640a:	f000 fdcb 	bl	8006fa4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	2200      	movs	r2, #0
 8006412:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	691b      	ldr	r3, [r3, #16]
 800641a:	f003 0301 	and.w	r3, r3, #1
 800641e:	2b01      	cmp	r3, #1
 8006420:	d10e      	bne.n	8006440 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	681b      	ldr	r3, [r3, #0]
 8006426:	68db      	ldr	r3, [r3, #12]
 8006428:	f003 0301 	and.w	r3, r3, #1
 800642c:	2b01      	cmp	r3, #1
 800642e:	d107      	bne.n	8006440 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	f06f 0201 	mvn.w	r2, #1
 8006438:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800643a:	6878      	ldr	r0, [r7, #4]
 800643c:	f7fa feb8 	bl	80011b0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	681b      	ldr	r3, [r3, #0]
 8006444:	691b      	ldr	r3, [r3, #16]
 8006446:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800644a:	2b80      	cmp	r3, #128	; 0x80
 800644c:	d10e      	bne.n	800646c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	681b      	ldr	r3, [r3, #0]
 8006452:	68db      	ldr	r3, [r3, #12]
 8006454:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006458:	2b80      	cmp	r3, #128	; 0x80
 800645a:	d107      	bne.n	800646c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006464:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006466:	6878      	ldr	r0, [r7, #4]
 8006468:	f001 fb5c 	bl	8007b24 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	691b      	ldr	r3, [r3, #16]
 8006472:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006476:	2b40      	cmp	r3, #64	; 0x40
 8006478:	d10e      	bne.n	8006498 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	68db      	ldr	r3, [r3, #12]
 8006480:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006484:	2b40      	cmp	r3, #64	; 0x40
 8006486:	d107      	bne.n	8006498 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	681b      	ldr	r3, [r3, #0]
 800648c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006490:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006492:	6878      	ldr	r0, [r7, #4]
 8006494:	f000 fd90 	bl	8006fb8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	691b      	ldr	r3, [r3, #16]
 800649e:	f003 0320 	and.w	r3, r3, #32
 80064a2:	2b20      	cmp	r3, #32
 80064a4:	d10e      	bne.n	80064c4 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	68db      	ldr	r3, [r3, #12]
 80064ac:	f003 0320 	and.w	r3, r3, #32
 80064b0:	2b20      	cmp	r3, #32
 80064b2:	d107      	bne.n	80064c4 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	f06f 0220 	mvn.w	r2, #32
 80064bc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80064be:	6878      	ldr	r0, [r7, #4]
 80064c0:	f001 fb26 	bl	8007b10 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80064c4:	bf00      	nop
 80064c6:	3708      	adds	r7, #8
 80064c8:	46bd      	mov	sp, r7
 80064ca:	bd80      	pop	{r7, pc}

080064cc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80064cc:	b580      	push	{r7, lr}
 80064ce:	b086      	sub	sp, #24
 80064d0:	af00      	add	r7, sp, #0
 80064d2:	60f8      	str	r0, [r7, #12]
 80064d4:	60b9      	str	r1, [r7, #8]
 80064d6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80064d8:	2300      	movs	r3, #0
 80064da:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_TIM_CHANNELS(Channel));
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	2b00      	cmp	r3, #0
 80064e0:	d010      	beq.n	8006504 <HAL_TIM_PWM_ConfigChannel+0x38>
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	2b04      	cmp	r3, #4
 80064e6:	d00d      	beq.n	8006504 <HAL_TIM_PWM_ConfigChannel+0x38>
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	2b08      	cmp	r3, #8
 80064ec:	d00a      	beq.n	8006504 <HAL_TIM_PWM_ConfigChannel+0x38>
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	2b0c      	cmp	r3, #12
 80064f2:	d007      	beq.n	8006504 <HAL_TIM_PWM_ConfigChannel+0x38>
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	2b3c      	cmp	r3, #60	; 0x3c
 80064f8:	d004      	beq.n	8006504 <HAL_TIM_PWM_ConfigChannel+0x38>
 80064fa:	f241 0177 	movw	r1, #4215	; 0x1077
 80064fe:	4883      	ldr	r0, [pc, #524]	; (800670c <HAL_TIM_PWM_ConfigChannel+0x240>)
 8006500:	f7fb fc9f 	bl	8001e42 <assert_failed>
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
 8006504:	68bb      	ldr	r3, [r7, #8]
 8006506:	681b      	ldr	r3, [r3, #0]
 8006508:	2b60      	cmp	r3, #96	; 0x60
 800650a:	d008      	beq.n	800651e <HAL_TIM_PWM_ConfigChannel+0x52>
 800650c:	68bb      	ldr	r3, [r7, #8]
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	2b70      	cmp	r3, #112	; 0x70
 8006512:	d004      	beq.n	800651e <HAL_TIM_PWM_ConfigChannel+0x52>
 8006514:	f241 0178 	movw	r1, #4216	; 0x1078
 8006518:	487c      	ldr	r0, [pc, #496]	; (800670c <HAL_TIM_PWM_ConfigChannel+0x240>)
 800651a:	f7fb fc92 	bl	8001e42 <assert_failed>
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
 800651e:	68bb      	ldr	r3, [r7, #8]
 8006520:	689b      	ldr	r3, [r3, #8]
 8006522:	2b00      	cmp	r3, #0
 8006524:	d008      	beq.n	8006538 <HAL_TIM_PWM_ConfigChannel+0x6c>
 8006526:	68bb      	ldr	r3, [r7, #8]
 8006528:	689b      	ldr	r3, [r3, #8]
 800652a:	2b02      	cmp	r3, #2
 800652c:	d004      	beq.n	8006538 <HAL_TIM_PWM_ConfigChannel+0x6c>
 800652e:	f241 0179 	movw	r1, #4217	; 0x1079
 8006532:	4876      	ldr	r0, [pc, #472]	; (800670c <HAL_TIM_PWM_ConfigChannel+0x240>)
 8006534:	f7fb fc85 	bl	8001e42 <assert_failed>
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));
 8006538:	68bb      	ldr	r3, [r7, #8]
 800653a:	691b      	ldr	r3, [r3, #16]
 800653c:	2b00      	cmp	r3, #0
 800653e:	d008      	beq.n	8006552 <HAL_TIM_PWM_ConfigChannel+0x86>
 8006540:	68bb      	ldr	r3, [r7, #8]
 8006542:	691b      	ldr	r3, [r3, #16]
 8006544:	2b04      	cmp	r3, #4
 8006546:	d004      	beq.n	8006552 <HAL_TIM_PWM_ConfigChannel+0x86>
 8006548:	f241 017a 	movw	r1, #4218	; 0x107a
 800654c:	486f      	ldr	r0, [pc, #444]	; (800670c <HAL_TIM_PWM_ConfigChannel+0x240>)
 800654e:	f7fb fc78 	bl	8001e42 <assert_failed>

  /* Process Locked */
  __HAL_LOCK(htim);
 8006552:	68fb      	ldr	r3, [r7, #12]
 8006554:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006558:	2b01      	cmp	r3, #1
 800655a:	d101      	bne.n	8006560 <HAL_TIM_PWM_ConfigChannel+0x94>
 800655c:	2302      	movs	r3, #2
 800655e:	e17c      	b.n	800685a <HAL_TIM_PWM_ConfigChannel+0x38e>
 8006560:	68fb      	ldr	r3, [r7, #12]
 8006562:	2201      	movs	r2, #1
 8006564:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	2b0c      	cmp	r3, #12
 800656c:	f200 816d 	bhi.w	800684a <HAL_TIM_PWM_ConfigChannel+0x37e>
 8006570:	a201      	add	r2, pc, #4	; (adr r2, 8006578 <HAL_TIM_PWM_ConfigChannel+0xac>)
 8006572:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006576:	bf00      	nop
 8006578:	080065ad 	.word	0x080065ad
 800657c:	0800684b 	.word	0x0800684b
 8006580:	0800684b 	.word	0x0800684b
 8006584:	0800684b 	.word	0x0800684b
 8006588:	0800666f 	.word	0x0800666f
 800658c:	0800684b 	.word	0x0800684b
 8006590:	0800684b 	.word	0x0800684b
 8006594:	0800684b 	.word	0x0800684b
 8006598:	0800673d 	.word	0x0800673d
 800659c:	0800684b 	.word	0x0800684b
 80065a0:	0800684b 	.word	0x0800684b
 80065a4:	0800684b 	.word	0x0800684b
 80065a8:	080067c3 	.word	0x080067c3
  switch (Channel)
  {
    case TIM_CHANNEL_1:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
 80065ac:	68fb      	ldr	r3, [r7, #12]
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	4a57      	ldr	r2, [pc, #348]	; (8006710 <HAL_TIM_PWM_ConfigChannel+0x244>)
 80065b2:	4293      	cmp	r3, r2
 80065b4:	d03b      	beq.n	800662e <HAL_TIM_PWM_ConfigChannel+0x162>
 80065b6:	68fb      	ldr	r3, [r7, #12]
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80065be:	d036      	beq.n	800662e <HAL_TIM_PWM_ConfigChannel+0x162>
 80065c0:	68fb      	ldr	r3, [r7, #12]
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	4a53      	ldr	r2, [pc, #332]	; (8006714 <HAL_TIM_PWM_ConfigChannel+0x248>)
 80065c6:	4293      	cmp	r3, r2
 80065c8:	d031      	beq.n	800662e <HAL_TIM_PWM_ConfigChannel+0x162>
 80065ca:	68fb      	ldr	r3, [r7, #12]
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	4a52      	ldr	r2, [pc, #328]	; (8006718 <HAL_TIM_PWM_ConfigChannel+0x24c>)
 80065d0:	4293      	cmp	r3, r2
 80065d2:	d02c      	beq.n	800662e <HAL_TIM_PWM_ConfigChannel+0x162>
 80065d4:	68fb      	ldr	r3, [r7, #12]
 80065d6:	681b      	ldr	r3, [r3, #0]
 80065d8:	4a50      	ldr	r2, [pc, #320]	; (800671c <HAL_TIM_PWM_ConfigChannel+0x250>)
 80065da:	4293      	cmp	r3, r2
 80065dc:	d027      	beq.n	800662e <HAL_TIM_PWM_ConfigChannel+0x162>
 80065de:	68fb      	ldr	r3, [r7, #12]
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	4a4f      	ldr	r2, [pc, #316]	; (8006720 <HAL_TIM_PWM_ConfigChannel+0x254>)
 80065e4:	4293      	cmp	r3, r2
 80065e6:	d022      	beq.n	800662e <HAL_TIM_PWM_ConfigChannel+0x162>
 80065e8:	68fb      	ldr	r3, [r7, #12]
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	4a4d      	ldr	r2, [pc, #308]	; (8006724 <HAL_TIM_PWM_ConfigChannel+0x258>)
 80065ee:	4293      	cmp	r3, r2
 80065f0:	d01d      	beq.n	800662e <HAL_TIM_PWM_ConfigChannel+0x162>
 80065f2:	68fb      	ldr	r3, [r7, #12]
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	4a4c      	ldr	r2, [pc, #304]	; (8006728 <HAL_TIM_PWM_ConfigChannel+0x25c>)
 80065f8:	4293      	cmp	r3, r2
 80065fa:	d018      	beq.n	800662e <HAL_TIM_PWM_ConfigChannel+0x162>
 80065fc:	68fb      	ldr	r3, [r7, #12]
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	4a4a      	ldr	r2, [pc, #296]	; (800672c <HAL_TIM_PWM_ConfigChannel+0x260>)
 8006602:	4293      	cmp	r3, r2
 8006604:	d013      	beq.n	800662e <HAL_TIM_PWM_ConfigChannel+0x162>
 8006606:	68fb      	ldr	r3, [r7, #12]
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	4a49      	ldr	r2, [pc, #292]	; (8006730 <HAL_TIM_PWM_ConfigChannel+0x264>)
 800660c:	4293      	cmp	r3, r2
 800660e:	d00e      	beq.n	800662e <HAL_TIM_PWM_ConfigChannel+0x162>
 8006610:	68fb      	ldr	r3, [r7, #12]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	4a47      	ldr	r2, [pc, #284]	; (8006734 <HAL_TIM_PWM_ConfigChannel+0x268>)
 8006616:	4293      	cmp	r3, r2
 8006618:	d009      	beq.n	800662e <HAL_TIM_PWM_ConfigChannel+0x162>
 800661a:	68fb      	ldr	r3, [r7, #12]
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	4a46      	ldr	r2, [pc, #280]	; (8006738 <HAL_TIM_PWM_ConfigChannel+0x26c>)
 8006620:	4293      	cmp	r3, r2
 8006622:	d004      	beq.n	800662e <HAL_TIM_PWM_ConfigChannel+0x162>
 8006624:	f241 0184 	movw	r1, #4228	; 0x1084
 8006628:	4838      	ldr	r0, [pc, #224]	; (800670c <HAL_TIM_PWM_ConfigChannel+0x240>)
 800662a:	f7fb fc0a 	bl	8001e42 <assert_failed>

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800662e:	68fb      	ldr	r3, [r7, #12]
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	68b9      	ldr	r1, [r7, #8]
 8006634:	4618      	mov	r0, r3
 8006636:	f000 fd69 	bl	800710c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800663a:	68fb      	ldr	r3, [r7, #12]
 800663c:	681b      	ldr	r3, [r3, #0]
 800663e:	699a      	ldr	r2, [r3, #24]
 8006640:	68fb      	ldr	r3, [r7, #12]
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	f042 0208 	orr.w	r2, r2, #8
 8006648:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800664a:	68fb      	ldr	r3, [r7, #12]
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	699a      	ldr	r2, [r3, #24]
 8006650:	68fb      	ldr	r3, [r7, #12]
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	f022 0204 	bic.w	r2, r2, #4
 8006658:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800665a:	68fb      	ldr	r3, [r7, #12]
 800665c:	681b      	ldr	r3, [r3, #0]
 800665e:	6999      	ldr	r1, [r3, #24]
 8006660:	68bb      	ldr	r3, [r7, #8]
 8006662:	691a      	ldr	r2, [r3, #16]
 8006664:	68fb      	ldr	r3, [r7, #12]
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	430a      	orrs	r2, r1
 800666a:	619a      	str	r2, [r3, #24]
      break;
 800666c:	e0f0      	b.n	8006850 <HAL_TIM_PWM_ConfigChannel+0x384>
    }

    case TIM_CHANNEL_2:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
 800666e:	68fb      	ldr	r3, [r7, #12]
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	4a27      	ldr	r2, [pc, #156]	; (8006710 <HAL_TIM_PWM_ConfigChannel+0x244>)
 8006674:	4293      	cmp	r3, r2
 8006676:	d027      	beq.n	80066c8 <HAL_TIM_PWM_ConfigChannel+0x1fc>
 8006678:	68fb      	ldr	r3, [r7, #12]
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006680:	d022      	beq.n	80066c8 <HAL_TIM_PWM_ConfigChannel+0x1fc>
 8006682:	68fb      	ldr	r3, [r7, #12]
 8006684:	681b      	ldr	r3, [r3, #0]
 8006686:	4a23      	ldr	r2, [pc, #140]	; (8006714 <HAL_TIM_PWM_ConfigChannel+0x248>)
 8006688:	4293      	cmp	r3, r2
 800668a:	d01d      	beq.n	80066c8 <HAL_TIM_PWM_ConfigChannel+0x1fc>
 800668c:	68fb      	ldr	r3, [r7, #12]
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	4a21      	ldr	r2, [pc, #132]	; (8006718 <HAL_TIM_PWM_ConfigChannel+0x24c>)
 8006692:	4293      	cmp	r3, r2
 8006694:	d018      	beq.n	80066c8 <HAL_TIM_PWM_ConfigChannel+0x1fc>
 8006696:	68fb      	ldr	r3, [r7, #12]
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	4a20      	ldr	r2, [pc, #128]	; (800671c <HAL_TIM_PWM_ConfigChannel+0x250>)
 800669c:	4293      	cmp	r3, r2
 800669e:	d013      	beq.n	80066c8 <HAL_TIM_PWM_ConfigChannel+0x1fc>
 80066a0:	68fb      	ldr	r3, [r7, #12]
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	4a1e      	ldr	r2, [pc, #120]	; (8006720 <HAL_TIM_PWM_ConfigChannel+0x254>)
 80066a6:	4293      	cmp	r3, r2
 80066a8:	d00e      	beq.n	80066c8 <HAL_TIM_PWM_ConfigChannel+0x1fc>
 80066aa:	68fb      	ldr	r3, [r7, #12]
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	4a1d      	ldr	r2, [pc, #116]	; (8006724 <HAL_TIM_PWM_ConfigChannel+0x258>)
 80066b0:	4293      	cmp	r3, r2
 80066b2:	d009      	beq.n	80066c8 <HAL_TIM_PWM_ConfigChannel+0x1fc>
 80066b4:	68fb      	ldr	r3, [r7, #12]
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	4a1d      	ldr	r2, [pc, #116]	; (8006730 <HAL_TIM_PWM_ConfigChannel+0x264>)
 80066ba:	4293      	cmp	r3, r2
 80066bc:	d004      	beq.n	80066c8 <HAL_TIM_PWM_ConfigChannel+0x1fc>
 80066be:	f241 0195 	movw	r1, #4245	; 0x1095
 80066c2:	4812      	ldr	r0, [pc, #72]	; (800670c <HAL_TIM_PWM_ConfigChannel+0x240>)
 80066c4:	f7fb fbbd 	bl	8001e42 <assert_failed>

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80066c8:	68fb      	ldr	r3, [r7, #12]
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	68b9      	ldr	r1, [r7, #8]
 80066ce:	4618      	mov	r0, r3
 80066d0:	f000 fdb6 	bl	8007240 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80066d4:	68fb      	ldr	r3, [r7, #12]
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	699a      	ldr	r2, [r3, #24]
 80066da:	68fb      	ldr	r3, [r7, #12]
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80066e2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80066e4:	68fb      	ldr	r3, [r7, #12]
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	699a      	ldr	r2, [r3, #24]
 80066ea:	68fb      	ldr	r3, [r7, #12]
 80066ec:	681b      	ldr	r3, [r3, #0]
 80066ee:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80066f2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80066f4:	68fb      	ldr	r3, [r7, #12]
 80066f6:	681b      	ldr	r3, [r3, #0]
 80066f8:	6999      	ldr	r1, [r3, #24]
 80066fa:	68bb      	ldr	r3, [r7, #8]
 80066fc:	691b      	ldr	r3, [r3, #16]
 80066fe:	021a      	lsls	r2, r3, #8
 8006700:	68fb      	ldr	r3, [r7, #12]
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	430a      	orrs	r2, r1
 8006706:	619a      	str	r2, [r3, #24]
      break;
 8006708:	e0a2      	b.n	8006850 <HAL_TIM_PWM_ConfigChannel+0x384>
 800670a:	bf00      	nop
 800670c:	08009898 	.word	0x08009898
 8006710:	40010000 	.word	0x40010000
 8006714:	40000400 	.word	0x40000400
 8006718:	40000800 	.word	0x40000800
 800671c:	40000c00 	.word	0x40000c00
 8006720:	40010400 	.word	0x40010400
 8006724:	40014000 	.word	0x40014000
 8006728:	40014400 	.word	0x40014400
 800672c:	40014800 	.word	0x40014800
 8006730:	40001800 	.word	0x40001800
 8006734:	40001c00 	.word	0x40001c00
 8006738:	40002000 	.word	0x40002000
    }

    case TIM_CHANNEL_3:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
 800673c:	68fb      	ldr	r3, [r7, #12]
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	4a48      	ldr	r2, [pc, #288]	; (8006864 <HAL_TIM_PWM_ConfigChannel+0x398>)
 8006742:	4293      	cmp	r3, r2
 8006744:	d01d      	beq.n	8006782 <HAL_TIM_PWM_ConfigChannel+0x2b6>
 8006746:	68fb      	ldr	r3, [r7, #12]
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800674e:	d018      	beq.n	8006782 <HAL_TIM_PWM_ConfigChannel+0x2b6>
 8006750:	68fb      	ldr	r3, [r7, #12]
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	4a44      	ldr	r2, [pc, #272]	; (8006868 <HAL_TIM_PWM_ConfigChannel+0x39c>)
 8006756:	4293      	cmp	r3, r2
 8006758:	d013      	beq.n	8006782 <HAL_TIM_PWM_ConfigChannel+0x2b6>
 800675a:	68fb      	ldr	r3, [r7, #12]
 800675c:	681b      	ldr	r3, [r3, #0]
 800675e:	4a43      	ldr	r2, [pc, #268]	; (800686c <HAL_TIM_PWM_ConfigChannel+0x3a0>)
 8006760:	4293      	cmp	r3, r2
 8006762:	d00e      	beq.n	8006782 <HAL_TIM_PWM_ConfigChannel+0x2b6>
 8006764:	68fb      	ldr	r3, [r7, #12]
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	4a41      	ldr	r2, [pc, #260]	; (8006870 <HAL_TIM_PWM_ConfigChannel+0x3a4>)
 800676a:	4293      	cmp	r3, r2
 800676c:	d009      	beq.n	8006782 <HAL_TIM_PWM_ConfigChannel+0x2b6>
 800676e:	68fb      	ldr	r3, [r7, #12]
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	4a40      	ldr	r2, [pc, #256]	; (8006874 <HAL_TIM_PWM_ConfigChannel+0x3a8>)
 8006774:	4293      	cmp	r3, r2
 8006776:	d004      	beq.n	8006782 <HAL_TIM_PWM_ConfigChannel+0x2b6>
 8006778:	f241 01a6 	movw	r1, #4262	; 0x10a6
 800677c:	483e      	ldr	r0, [pc, #248]	; (8006878 <HAL_TIM_PWM_ConfigChannel+0x3ac>)
 800677e:	f7fb fb60 	bl	8001e42 <assert_failed>

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006782:	68fb      	ldr	r3, [r7, #12]
 8006784:	681b      	ldr	r3, [r3, #0]
 8006786:	68b9      	ldr	r1, [r7, #8]
 8006788:	4618      	mov	r0, r3
 800678a:	f000 fdf7 	bl	800737c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800678e:	68fb      	ldr	r3, [r7, #12]
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	69da      	ldr	r2, [r3, #28]
 8006794:	68fb      	ldr	r3, [r7, #12]
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	f042 0208 	orr.w	r2, r2, #8
 800679c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800679e:	68fb      	ldr	r3, [r7, #12]
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	69da      	ldr	r2, [r3, #28]
 80067a4:	68fb      	ldr	r3, [r7, #12]
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	f022 0204 	bic.w	r2, r2, #4
 80067ac:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80067ae:	68fb      	ldr	r3, [r7, #12]
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	69d9      	ldr	r1, [r3, #28]
 80067b4:	68bb      	ldr	r3, [r7, #8]
 80067b6:	691a      	ldr	r2, [r3, #16]
 80067b8:	68fb      	ldr	r3, [r7, #12]
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	430a      	orrs	r2, r1
 80067be:	61da      	str	r2, [r3, #28]
      break;
 80067c0:	e046      	b.n	8006850 <HAL_TIM_PWM_ConfigChannel+0x384>
    }

    case TIM_CHANNEL_4:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
 80067c2:	68fb      	ldr	r3, [r7, #12]
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	4a27      	ldr	r2, [pc, #156]	; (8006864 <HAL_TIM_PWM_ConfigChannel+0x398>)
 80067c8:	4293      	cmp	r3, r2
 80067ca:	d01d      	beq.n	8006808 <HAL_TIM_PWM_ConfigChannel+0x33c>
 80067cc:	68fb      	ldr	r3, [r7, #12]
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80067d4:	d018      	beq.n	8006808 <HAL_TIM_PWM_ConfigChannel+0x33c>
 80067d6:	68fb      	ldr	r3, [r7, #12]
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	4a23      	ldr	r2, [pc, #140]	; (8006868 <HAL_TIM_PWM_ConfigChannel+0x39c>)
 80067dc:	4293      	cmp	r3, r2
 80067de:	d013      	beq.n	8006808 <HAL_TIM_PWM_ConfigChannel+0x33c>
 80067e0:	68fb      	ldr	r3, [r7, #12]
 80067e2:	681b      	ldr	r3, [r3, #0]
 80067e4:	4a21      	ldr	r2, [pc, #132]	; (800686c <HAL_TIM_PWM_ConfigChannel+0x3a0>)
 80067e6:	4293      	cmp	r3, r2
 80067e8:	d00e      	beq.n	8006808 <HAL_TIM_PWM_ConfigChannel+0x33c>
 80067ea:	68fb      	ldr	r3, [r7, #12]
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	4a20      	ldr	r2, [pc, #128]	; (8006870 <HAL_TIM_PWM_ConfigChannel+0x3a4>)
 80067f0:	4293      	cmp	r3, r2
 80067f2:	d009      	beq.n	8006808 <HAL_TIM_PWM_ConfigChannel+0x33c>
 80067f4:	68fb      	ldr	r3, [r7, #12]
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	4a1e      	ldr	r2, [pc, #120]	; (8006874 <HAL_TIM_PWM_ConfigChannel+0x3a8>)
 80067fa:	4293      	cmp	r3, r2
 80067fc:	d004      	beq.n	8006808 <HAL_TIM_PWM_ConfigChannel+0x33c>
 80067fe:	f241 01b7 	movw	r1, #4279	; 0x10b7
 8006802:	481d      	ldr	r0, [pc, #116]	; (8006878 <HAL_TIM_PWM_ConfigChannel+0x3ac>)
 8006804:	f7fb fb1d 	bl	8001e42 <assert_failed>

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006808:	68fb      	ldr	r3, [r7, #12]
 800680a:	681b      	ldr	r3, [r3, #0]
 800680c:	68b9      	ldr	r1, [r7, #8]
 800680e:	4618      	mov	r0, r3
 8006810:	f000 fe52 	bl	80074b8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006814:	68fb      	ldr	r3, [r7, #12]
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	69da      	ldr	r2, [r3, #28]
 800681a:	68fb      	ldr	r3, [r7, #12]
 800681c:	681b      	ldr	r3, [r3, #0]
 800681e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006822:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006824:	68fb      	ldr	r3, [r7, #12]
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	69da      	ldr	r2, [r3, #28]
 800682a:	68fb      	ldr	r3, [r7, #12]
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006832:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006834:	68fb      	ldr	r3, [r7, #12]
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	69d9      	ldr	r1, [r3, #28]
 800683a:	68bb      	ldr	r3, [r7, #8]
 800683c:	691b      	ldr	r3, [r3, #16]
 800683e:	021a      	lsls	r2, r3, #8
 8006840:	68fb      	ldr	r3, [r7, #12]
 8006842:	681b      	ldr	r3, [r3, #0]
 8006844:	430a      	orrs	r2, r1
 8006846:	61da      	str	r2, [r3, #28]
      break;
 8006848:	e002      	b.n	8006850 <HAL_TIM_PWM_ConfigChannel+0x384>
    }

    default:
      status = HAL_ERROR;
 800684a:	2301      	movs	r3, #1
 800684c:	75fb      	strb	r3, [r7, #23]
      break;
 800684e:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006850:	68fb      	ldr	r3, [r7, #12]
 8006852:	2200      	movs	r2, #0
 8006854:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006858:	7dfb      	ldrb	r3, [r7, #23]
}
 800685a:	4618      	mov	r0, r3
 800685c:	3718      	adds	r7, #24
 800685e:	46bd      	mov	sp, r7
 8006860:	bd80      	pop	{r7, pc}
 8006862:	bf00      	nop
 8006864:	40010000 	.word	0x40010000
 8006868:	40000400 	.word	0x40000400
 800686c:	40000800 	.word	0x40000800
 8006870:	40000c00 	.word	0x40000c00
 8006874:	40010400 	.word	0x40010400
 8006878:	08009898 	.word	0x08009898

0800687c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800687c:	b580      	push	{r7, lr}
 800687e:	b084      	sub	sp, #16
 8006880:	af00      	add	r7, sp, #0
 8006882:	6078      	str	r0, [r7, #4]
 8006884:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006886:	2300      	movs	r3, #0
 8006888:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006890:	2b01      	cmp	r3, #1
 8006892:	d101      	bne.n	8006898 <HAL_TIM_ConfigClockSource+0x1c>
 8006894:	2302      	movs	r3, #2
 8006896:	e35c      	b.n	8006f52 <HAL_TIM_ConfigClockSource+0x6d6>
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	2201      	movs	r2, #1
 800689c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	2202      	movs	r2, #2
 80068a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));
 80068a8:	683b      	ldr	r3, [r7, #0]
 80068aa:	681b      	ldr	r3, [r3, #0]
 80068ac:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80068b0:	d029      	beq.n	8006906 <HAL_TIM_ConfigClockSource+0x8a>
 80068b2:	683b      	ldr	r3, [r7, #0]
 80068b4:	681b      	ldr	r3, [r3, #0]
 80068b6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80068ba:	d024      	beq.n	8006906 <HAL_TIM_ConfigClockSource+0x8a>
 80068bc:	683b      	ldr	r3, [r7, #0]
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	2b00      	cmp	r3, #0
 80068c2:	d020      	beq.n	8006906 <HAL_TIM_ConfigClockSource+0x8a>
 80068c4:	683b      	ldr	r3, [r7, #0]
 80068c6:	681b      	ldr	r3, [r3, #0]
 80068c8:	2b10      	cmp	r3, #16
 80068ca:	d01c      	beq.n	8006906 <HAL_TIM_ConfigClockSource+0x8a>
 80068cc:	683b      	ldr	r3, [r7, #0]
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	2b20      	cmp	r3, #32
 80068d2:	d018      	beq.n	8006906 <HAL_TIM_ConfigClockSource+0x8a>
 80068d4:	683b      	ldr	r3, [r7, #0]
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	2b30      	cmp	r3, #48	; 0x30
 80068da:	d014      	beq.n	8006906 <HAL_TIM_ConfigClockSource+0x8a>
 80068dc:	683b      	ldr	r3, [r7, #0]
 80068de:	681b      	ldr	r3, [r3, #0]
 80068e0:	2b40      	cmp	r3, #64	; 0x40
 80068e2:	d010      	beq.n	8006906 <HAL_TIM_ConfigClockSource+0x8a>
 80068e4:	683b      	ldr	r3, [r7, #0]
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	2b50      	cmp	r3, #80	; 0x50
 80068ea:	d00c      	beq.n	8006906 <HAL_TIM_ConfigClockSource+0x8a>
 80068ec:	683b      	ldr	r3, [r7, #0]
 80068ee:	681b      	ldr	r3, [r3, #0]
 80068f0:	2b60      	cmp	r3, #96	; 0x60
 80068f2:	d008      	beq.n	8006906 <HAL_TIM_ConfigClockSource+0x8a>
 80068f4:	683b      	ldr	r3, [r7, #0]
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	2b70      	cmp	r3, #112	; 0x70
 80068fa:	d004      	beq.n	8006906 <HAL_TIM_ConfigClockSource+0x8a>
 80068fc:	f241 41bb 	movw	r1, #5307	; 0x14bb
 8006900:	4893      	ldr	r0, [pc, #588]	; (8006b50 <HAL_TIM_ConfigClockSource+0x2d4>)
 8006902:	f7fb fa9e 	bl	8001e42 <assert_failed>

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	681b      	ldr	r3, [r3, #0]
 800690a:	689b      	ldr	r3, [r3, #8]
 800690c:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800690e:	68bb      	ldr	r3, [r7, #8]
 8006910:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8006914:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006916:	68bb      	ldr	r3, [r7, #8]
 8006918:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800691c:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	68ba      	ldr	r2, [r7, #8]
 8006924:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006926:	683b      	ldr	r3, [r7, #0]
 8006928:	681b      	ldr	r3, [r3, #0]
 800692a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800692e:	f000 812b 	beq.w	8006b88 <HAL_TIM_ConfigClockSource+0x30c>
 8006932:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006936:	f200 82ff 	bhi.w	8006f38 <HAL_TIM_ConfigClockSource+0x6bc>
 800693a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800693e:	d02e      	beq.n	800699e <HAL_TIM_ConfigClockSource+0x122>
 8006940:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006944:	f200 82f8 	bhi.w	8006f38 <HAL_TIM_ConfigClockSource+0x6bc>
 8006948:	2b70      	cmp	r3, #112	; 0x70
 800694a:	f000 8082 	beq.w	8006a52 <HAL_TIM_ConfigClockSource+0x1d6>
 800694e:	2b70      	cmp	r3, #112	; 0x70
 8006950:	f200 82f2 	bhi.w	8006f38 <HAL_TIM_ConfigClockSource+0x6bc>
 8006954:	2b60      	cmp	r3, #96	; 0x60
 8006956:	f000 81e8 	beq.w	8006d2a <HAL_TIM_ConfigClockSource+0x4ae>
 800695a:	2b60      	cmp	r3, #96	; 0x60
 800695c:	f200 82ec 	bhi.w	8006f38 <HAL_TIM_ConfigClockSource+0x6bc>
 8006960:	2b50      	cmp	r3, #80	; 0x50
 8006962:	f000 8182 	beq.w	8006c6a <HAL_TIM_ConfigClockSource+0x3ee>
 8006966:	2b50      	cmp	r3, #80	; 0x50
 8006968:	f200 82e6 	bhi.w	8006f38 <HAL_TIM_ConfigClockSource+0x6bc>
 800696c:	2b40      	cmp	r3, #64	; 0x40
 800696e:	f000 824d 	beq.w	8006e0c <HAL_TIM_ConfigClockSource+0x590>
 8006972:	2b40      	cmp	r3, #64	; 0x40
 8006974:	f200 82e0 	bhi.w	8006f38 <HAL_TIM_ConfigClockSource+0x6bc>
 8006978:	2b30      	cmp	r3, #48	; 0x30
 800697a:	f000 82a7 	beq.w	8006ecc <HAL_TIM_ConfigClockSource+0x650>
 800697e:	2b30      	cmp	r3, #48	; 0x30
 8006980:	f200 82da 	bhi.w	8006f38 <HAL_TIM_ConfigClockSource+0x6bc>
 8006984:	2b20      	cmp	r3, #32
 8006986:	f000 82a1 	beq.w	8006ecc <HAL_TIM_ConfigClockSource+0x650>
 800698a:	2b20      	cmp	r3, #32
 800698c:	f200 82d4 	bhi.w	8006f38 <HAL_TIM_ConfigClockSource+0x6bc>
 8006990:	2b00      	cmp	r3, #0
 8006992:	f000 829b 	beq.w	8006ecc <HAL_TIM_ConfigClockSource+0x650>
 8006996:	2b10      	cmp	r3, #16
 8006998:	f000 8298 	beq.w	8006ecc <HAL_TIM_ConfigClockSource+0x650>
 800699c:	e2cc      	b.n	8006f38 <HAL_TIM_ConfigClockSource+0x6bc>
  {
    case TIM_CLOCKSOURCE_INTERNAL:
    {
      assert_param(IS_TIM_INSTANCE(htim->Instance));
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	681b      	ldr	r3, [r3, #0]
 80069a2:	4a6c      	ldr	r2, [pc, #432]	; (8006b54 <HAL_TIM_ConfigClockSource+0x2d8>)
 80069a4:	4293      	cmp	r3, r2
 80069a6:	f000 82ca 	beq.w	8006f3e <HAL_TIM_ConfigClockSource+0x6c2>
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	681b      	ldr	r3, [r3, #0]
 80069ae:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80069b2:	f000 82c4 	beq.w	8006f3e <HAL_TIM_ConfigClockSource+0x6c2>
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	681b      	ldr	r3, [r3, #0]
 80069ba:	4a67      	ldr	r2, [pc, #412]	; (8006b58 <HAL_TIM_ConfigClockSource+0x2dc>)
 80069bc:	4293      	cmp	r3, r2
 80069be:	f000 82be 	beq.w	8006f3e <HAL_TIM_ConfigClockSource+0x6c2>
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	681b      	ldr	r3, [r3, #0]
 80069c6:	4a65      	ldr	r2, [pc, #404]	; (8006b5c <HAL_TIM_ConfigClockSource+0x2e0>)
 80069c8:	4293      	cmp	r3, r2
 80069ca:	f000 82b8 	beq.w	8006f3e <HAL_TIM_ConfigClockSource+0x6c2>
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	681b      	ldr	r3, [r3, #0]
 80069d2:	4a63      	ldr	r2, [pc, #396]	; (8006b60 <HAL_TIM_ConfigClockSource+0x2e4>)
 80069d4:	4293      	cmp	r3, r2
 80069d6:	f000 82b2 	beq.w	8006f3e <HAL_TIM_ConfigClockSource+0x6c2>
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	681b      	ldr	r3, [r3, #0]
 80069de:	4a61      	ldr	r2, [pc, #388]	; (8006b64 <HAL_TIM_ConfigClockSource+0x2e8>)
 80069e0:	4293      	cmp	r3, r2
 80069e2:	f000 82ac 	beq.w	8006f3e <HAL_TIM_ConfigClockSource+0x6c2>
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	681b      	ldr	r3, [r3, #0]
 80069ea:	4a5f      	ldr	r2, [pc, #380]	; (8006b68 <HAL_TIM_ConfigClockSource+0x2ec>)
 80069ec:	4293      	cmp	r3, r2
 80069ee:	f000 82a6 	beq.w	8006f3e <HAL_TIM_ConfigClockSource+0x6c2>
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	681b      	ldr	r3, [r3, #0]
 80069f6:	4a5d      	ldr	r2, [pc, #372]	; (8006b6c <HAL_TIM_ConfigClockSource+0x2f0>)
 80069f8:	4293      	cmp	r3, r2
 80069fa:	f000 82a0 	beq.w	8006f3e <HAL_TIM_ConfigClockSource+0x6c2>
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	681b      	ldr	r3, [r3, #0]
 8006a02:	4a5b      	ldr	r2, [pc, #364]	; (8006b70 <HAL_TIM_ConfigClockSource+0x2f4>)
 8006a04:	4293      	cmp	r3, r2
 8006a06:	f000 829a 	beq.w	8006f3e <HAL_TIM_ConfigClockSource+0x6c2>
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	681b      	ldr	r3, [r3, #0]
 8006a0e:	4a59      	ldr	r2, [pc, #356]	; (8006b74 <HAL_TIM_ConfigClockSource+0x2f8>)
 8006a10:	4293      	cmp	r3, r2
 8006a12:	f000 8294 	beq.w	8006f3e <HAL_TIM_ConfigClockSource+0x6c2>
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	681b      	ldr	r3, [r3, #0]
 8006a1a:	4a57      	ldr	r2, [pc, #348]	; (8006b78 <HAL_TIM_ConfigClockSource+0x2fc>)
 8006a1c:	4293      	cmp	r3, r2
 8006a1e:	f000 828e 	beq.w	8006f3e <HAL_TIM_ConfigClockSource+0x6c2>
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	4a55      	ldr	r2, [pc, #340]	; (8006b7c <HAL_TIM_ConfigClockSource+0x300>)
 8006a28:	4293      	cmp	r3, r2
 8006a2a:	f000 8288 	beq.w	8006f3e <HAL_TIM_ConfigClockSource+0x6c2>
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	681b      	ldr	r3, [r3, #0]
 8006a32:	4a53      	ldr	r2, [pc, #332]	; (8006b80 <HAL_TIM_ConfigClockSource+0x304>)
 8006a34:	4293      	cmp	r3, r2
 8006a36:	f000 8282 	beq.w	8006f3e <HAL_TIM_ConfigClockSource+0x6c2>
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	681b      	ldr	r3, [r3, #0]
 8006a3e:	4a51      	ldr	r2, [pc, #324]	; (8006b84 <HAL_TIM_ConfigClockSource+0x308>)
 8006a40:	4293      	cmp	r3, r2
 8006a42:	f000 827c 	beq.w	8006f3e <HAL_TIM_ConfigClockSource+0x6c2>
 8006a46:	f241 41c7 	movw	r1, #5319	; 0x14c7
 8006a4a:	4841      	ldr	r0, [pc, #260]	; (8006b50 <HAL_TIM_ConfigClockSource+0x2d4>)
 8006a4c:	f7fb f9f9 	bl	8001e42 <assert_failed>
      break;
 8006a50:	e275      	b.n	8006f3e <HAL_TIM_ConfigClockSource+0x6c2>
    }

    case TIM_CLOCKSOURCE_ETRMODE1:
    {
      /* Check whether or not the timer instance supports external trigger input mode 1 (ETRF)*/
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	681b      	ldr	r3, [r3, #0]
 8006a56:	4a3f      	ldr	r2, [pc, #252]	; (8006b54 <HAL_TIM_ConfigClockSource+0x2d8>)
 8006a58:	4293      	cmp	r3, r2
 8006a5a:	d027      	beq.n	8006aac <HAL_TIM_ConfigClockSource+0x230>
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	681b      	ldr	r3, [r3, #0]
 8006a60:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006a64:	d022      	beq.n	8006aac <HAL_TIM_ConfigClockSource+0x230>
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	681b      	ldr	r3, [r3, #0]
 8006a6a:	4a3b      	ldr	r2, [pc, #236]	; (8006b58 <HAL_TIM_ConfigClockSource+0x2dc>)
 8006a6c:	4293      	cmp	r3, r2
 8006a6e:	d01d      	beq.n	8006aac <HAL_TIM_ConfigClockSource+0x230>
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	681b      	ldr	r3, [r3, #0]
 8006a74:	4a39      	ldr	r2, [pc, #228]	; (8006b5c <HAL_TIM_ConfigClockSource+0x2e0>)
 8006a76:	4293      	cmp	r3, r2
 8006a78:	d018      	beq.n	8006aac <HAL_TIM_ConfigClockSource+0x230>
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	681b      	ldr	r3, [r3, #0]
 8006a7e:	4a38      	ldr	r2, [pc, #224]	; (8006b60 <HAL_TIM_ConfigClockSource+0x2e4>)
 8006a80:	4293      	cmp	r3, r2
 8006a82:	d013      	beq.n	8006aac <HAL_TIM_ConfigClockSource+0x230>
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	681b      	ldr	r3, [r3, #0]
 8006a88:	4a38      	ldr	r2, [pc, #224]	; (8006b6c <HAL_TIM_ConfigClockSource+0x2f0>)
 8006a8a:	4293      	cmp	r3, r2
 8006a8c:	d00e      	beq.n	8006aac <HAL_TIM_ConfigClockSource+0x230>
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	681b      	ldr	r3, [r3, #0]
 8006a92:	4a37      	ldr	r2, [pc, #220]	; (8006b70 <HAL_TIM_ConfigClockSource+0x2f4>)
 8006a94:	4293      	cmp	r3, r2
 8006a96:	d009      	beq.n	8006aac <HAL_TIM_ConfigClockSource+0x230>
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	681b      	ldr	r3, [r3, #0]
 8006a9c:	4a37      	ldr	r2, [pc, #220]	; (8006b7c <HAL_TIM_ConfigClockSource+0x300>)
 8006a9e:	4293      	cmp	r3, r2
 8006aa0:	d004      	beq.n	8006aac <HAL_TIM_ConfigClockSource+0x230>
 8006aa2:	f241 41ce 	movw	r1, #5326	; 0x14ce
 8006aa6:	482a      	ldr	r0, [pc, #168]	; (8006b50 <HAL_TIM_ConfigClockSource+0x2d4>)
 8006aa8:	f7fb f9cb 	bl	8001e42 <assert_failed>

      /* Check ETR input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
 8006aac:	683b      	ldr	r3, [r7, #0]
 8006aae:	689b      	ldr	r3, [r3, #8]
 8006ab0:	2b00      	cmp	r3, #0
 8006ab2:	d013      	beq.n	8006adc <HAL_TIM_ConfigClockSource+0x260>
 8006ab4:	683b      	ldr	r3, [r7, #0]
 8006ab6:	689b      	ldr	r3, [r3, #8]
 8006ab8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006abc:	d00e      	beq.n	8006adc <HAL_TIM_ConfigClockSource+0x260>
 8006abe:	683b      	ldr	r3, [r7, #0]
 8006ac0:	689b      	ldr	r3, [r3, #8]
 8006ac2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006ac6:	d009      	beq.n	8006adc <HAL_TIM_ConfigClockSource+0x260>
 8006ac8:	683b      	ldr	r3, [r7, #0]
 8006aca:	689b      	ldr	r3, [r3, #8]
 8006acc:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8006ad0:	d004      	beq.n	8006adc <HAL_TIM_ConfigClockSource+0x260>
 8006ad2:	f241 41d1 	movw	r1, #5329	; 0x14d1
 8006ad6:	481e      	ldr	r0, [pc, #120]	; (8006b50 <HAL_TIM_ConfigClockSource+0x2d4>)
 8006ad8:	f7fb f9b3 	bl	8001e42 <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8006adc:	683b      	ldr	r3, [r7, #0]
 8006ade:	685b      	ldr	r3, [r3, #4]
 8006ae0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006ae4:	d014      	beq.n	8006b10 <HAL_TIM_ConfigClockSource+0x294>
 8006ae6:	683b      	ldr	r3, [r7, #0]
 8006ae8:	685b      	ldr	r3, [r3, #4]
 8006aea:	2b00      	cmp	r3, #0
 8006aec:	d010      	beq.n	8006b10 <HAL_TIM_ConfigClockSource+0x294>
 8006aee:	683b      	ldr	r3, [r7, #0]
 8006af0:	685b      	ldr	r3, [r3, #4]
 8006af2:	2b00      	cmp	r3, #0
 8006af4:	d00c      	beq.n	8006b10 <HAL_TIM_ConfigClockSource+0x294>
 8006af6:	683b      	ldr	r3, [r7, #0]
 8006af8:	685b      	ldr	r3, [r3, #4]
 8006afa:	2b02      	cmp	r3, #2
 8006afc:	d008      	beq.n	8006b10 <HAL_TIM_ConfigClockSource+0x294>
 8006afe:	683b      	ldr	r3, [r7, #0]
 8006b00:	685b      	ldr	r3, [r3, #4]
 8006b02:	2b0a      	cmp	r3, #10
 8006b04:	d004      	beq.n	8006b10 <HAL_TIM_ConfigClockSource+0x294>
 8006b06:	f241 41d2 	movw	r1, #5330	; 0x14d2
 8006b0a:	4811      	ldr	r0, [pc, #68]	; (8006b50 <HAL_TIM_ConfigClockSource+0x2d4>)
 8006b0c:	f7fb f999 	bl	8001e42 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8006b10:	683b      	ldr	r3, [r7, #0]
 8006b12:	68db      	ldr	r3, [r3, #12]
 8006b14:	2b0f      	cmp	r3, #15
 8006b16:	d904      	bls.n	8006b22 <HAL_TIM_ConfigClockSource+0x2a6>
 8006b18:	f241 41d3 	movw	r1, #5331	; 0x14d3
 8006b1c:	480c      	ldr	r0, [pc, #48]	; (8006b50 <HAL_TIM_ConfigClockSource+0x2d4>)
 8006b1e:	f7fb f990 	bl	8001e42 <assert_failed>

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	6818      	ldr	r0, [r3, #0]
 8006b26:	683b      	ldr	r3, [r7, #0]
 8006b28:	6899      	ldr	r1, [r3, #8]
 8006b2a:	683b      	ldr	r3, [r7, #0]
 8006b2c:	685a      	ldr	r2, [r3, #4]
 8006b2e:	683b      	ldr	r3, [r7, #0]
 8006b30:	68db      	ldr	r3, [r3, #12]
 8006b32:	f000 fd9f 	bl	8007674 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	681b      	ldr	r3, [r3, #0]
 8006b3a:	689b      	ldr	r3, [r3, #8]
 8006b3c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006b3e:	68bb      	ldr	r3, [r7, #8]
 8006b40:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8006b44:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	681b      	ldr	r3, [r3, #0]
 8006b4a:	68ba      	ldr	r2, [r7, #8]
 8006b4c:	609a      	str	r2, [r3, #8]
      break;
 8006b4e:	e1f7      	b.n	8006f40 <HAL_TIM_ConfigClockSource+0x6c4>
 8006b50:	08009898 	.word	0x08009898
 8006b54:	40010000 	.word	0x40010000
 8006b58:	40000400 	.word	0x40000400
 8006b5c:	40000800 	.word	0x40000800
 8006b60:	40000c00 	.word	0x40000c00
 8006b64:	40001000 	.word	0x40001000
 8006b68:	40001400 	.word	0x40001400
 8006b6c:	40010400 	.word	0x40010400
 8006b70:	40014000 	.word	0x40014000
 8006b74:	40014400 	.word	0x40014400
 8006b78:	40014800 	.word	0x40014800
 8006b7c:	40001800 	.word	0x40001800
 8006b80:	40001c00 	.word	0x40001c00
 8006b84:	40002000 	.word	0x40002000
    }

    case TIM_CLOCKSOURCE_ETRMODE2:
    {
      /* Check whether or not the timer instance supports external trigger input mode 2 (ETRF)*/
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(htim->Instance));
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	681b      	ldr	r3, [r3, #0]
 8006b8c:	4a97      	ldr	r2, [pc, #604]	; (8006dec <HAL_TIM_ConfigClockSource+0x570>)
 8006b8e:	4293      	cmp	r3, r2
 8006b90:	d01d      	beq.n	8006bce <HAL_TIM_ConfigClockSource+0x352>
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	681b      	ldr	r3, [r3, #0]
 8006b96:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006b9a:	d018      	beq.n	8006bce <HAL_TIM_ConfigClockSource+0x352>
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	681b      	ldr	r3, [r3, #0]
 8006ba0:	4a93      	ldr	r2, [pc, #588]	; (8006df0 <HAL_TIM_ConfigClockSource+0x574>)
 8006ba2:	4293      	cmp	r3, r2
 8006ba4:	d013      	beq.n	8006bce <HAL_TIM_ConfigClockSource+0x352>
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	4a92      	ldr	r2, [pc, #584]	; (8006df4 <HAL_TIM_ConfigClockSource+0x578>)
 8006bac:	4293      	cmp	r3, r2
 8006bae:	d00e      	beq.n	8006bce <HAL_TIM_ConfigClockSource+0x352>
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	681b      	ldr	r3, [r3, #0]
 8006bb4:	4a90      	ldr	r2, [pc, #576]	; (8006df8 <HAL_TIM_ConfigClockSource+0x57c>)
 8006bb6:	4293      	cmp	r3, r2
 8006bb8:	d009      	beq.n	8006bce <HAL_TIM_ConfigClockSource+0x352>
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	681b      	ldr	r3, [r3, #0]
 8006bbe:	4a8f      	ldr	r2, [pc, #572]	; (8006dfc <HAL_TIM_ConfigClockSource+0x580>)
 8006bc0:	4293      	cmp	r3, r2
 8006bc2:	d004      	beq.n	8006bce <HAL_TIM_ConfigClockSource+0x352>
 8006bc4:	f241 41e6 	movw	r1, #5350	; 0x14e6
 8006bc8:	488d      	ldr	r0, [pc, #564]	; (8006e00 <HAL_TIM_ConfigClockSource+0x584>)
 8006bca:	f7fb f93a 	bl	8001e42 <assert_failed>

      /* Check ETR input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
 8006bce:	683b      	ldr	r3, [r7, #0]
 8006bd0:	689b      	ldr	r3, [r3, #8]
 8006bd2:	2b00      	cmp	r3, #0
 8006bd4:	d013      	beq.n	8006bfe <HAL_TIM_ConfigClockSource+0x382>
 8006bd6:	683b      	ldr	r3, [r7, #0]
 8006bd8:	689b      	ldr	r3, [r3, #8]
 8006bda:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006bde:	d00e      	beq.n	8006bfe <HAL_TIM_ConfigClockSource+0x382>
 8006be0:	683b      	ldr	r3, [r7, #0]
 8006be2:	689b      	ldr	r3, [r3, #8]
 8006be4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006be8:	d009      	beq.n	8006bfe <HAL_TIM_ConfigClockSource+0x382>
 8006bea:	683b      	ldr	r3, [r7, #0]
 8006bec:	689b      	ldr	r3, [r3, #8]
 8006bee:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8006bf2:	d004      	beq.n	8006bfe <HAL_TIM_ConfigClockSource+0x382>
 8006bf4:	f241 41e9 	movw	r1, #5353	; 0x14e9
 8006bf8:	4881      	ldr	r0, [pc, #516]	; (8006e00 <HAL_TIM_ConfigClockSource+0x584>)
 8006bfa:	f7fb f922 	bl	8001e42 <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8006bfe:	683b      	ldr	r3, [r7, #0]
 8006c00:	685b      	ldr	r3, [r3, #4]
 8006c02:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006c06:	d014      	beq.n	8006c32 <HAL_TIM_ConfigClockSource+0x3b6>
 8006c08:	683b      	ldr	r3, [r7, #0]
 8006c0a:	685b      	ldr	r3, [r3, #4]
 8006c0c:	2b00      	cmp	r3, #0
 8006c0e:	d010      	beq.n	8006c32 <HAL_TIM_ConfigClockSource+0x3b6>
 8006c10:	683b      	ldr	r3, [r7, #0]
 8006c12:	685b      	ldr	r3, [r3, #4]
 8006c14:	2b00      	cmp	r3, #0
 8006c16:	d00c      	beq.n	8006c32 <HAL_TIM_ConfigClockSource+0x3b6>
 8006c18:	683b      	ldr	r3, [r7, #0]
 8006c1a:	685b      	ldr	r3, [r3, #4]
 8006c1c:	2b02      	cmp	r3, #2
 8006c1e:	d008      	beq.n	8006c32 <HAL_TIM_ConfigClockSource+0x3b6>
 8006c20:	683b      	ldr	r3, [r7, #0]
 8006c22:	685b      	ldr	r3, [r3, #4]
 8006c24:	2b0a      	cmp	r3, #10
 8006c26:	d004      	beq.n	8006c32 <HAL_TIM_ConfigClockSource+0x3b6>
 8006c28:	f241 41ea 	movw	r1, #5354	; 0x14ea
 8006c2c:	4874      	ldr	r0, [pc, #464]	; (8006e00 <HAL_TIM_ConfigClockSource+0x584>)
 8006c2e:	f7fb f908 	bl	8001e42 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8006c32:	683b      	ldr	r3, [r7, #0]
 8006c34:	68db      	ldr	r3, [r3, #12]
 8006c36:	2b0f      	cmp	r3, #15
 8006c38:	d904      	bls.n	8006c44 <HAL_TIM_ConfigClockSource+0x3c8>
 8006c3a:	f241 41eb 	movw	r1, #5355	; 0x14eb
 8006c3e:	4870      	ldr	r0, [pc, #448]	; (8006e00 <HAL_TIM_ConfigClockSource+0x584>)
 8006c40:	f7fb f8ff 	bl	8001e42 <assert_failed>

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	6818      	ldr	r0, [r3, #0]
 8006c48:	683b      	ldr	r3, [r7, #0]
 8006c4a:	6899      	ldr	r1, [r3, #8]
 8006c4c:	683b      	ldr	r3, [r7, #0]
 8006c4e:	685a      	ldr	r2, [r3, #4]
 8006c50:	683b      	ldr	r3, [r7, #0]
 8006c52:	68db      	ldr	r3, [r3, #12]
 8006c54:	f000 fd0e 	bl	8007674 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	689a      	ldr	r2, [r3, #8]
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	681b      	ldr	r3, [r3, #0]
 8006c62:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006c66:	609a      	str	r2, [r3, #8]
      break;
 8006c68:	e16a      	b.n	8006f40 <HAL_TIM_ConfigClockSource+0x6c4>
    }

    case TIM_CLOCKSOURCE_TI1:
    {
      /* Check whether or not the timer instance supports external clock mode 1 */
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	681b      	ldr	r3, [r3, #0]
 8006c6e:	4a5f      	ldr	r2, [pc, #380]	; (8006dec <HAL_TIM_ConfigClockSource+0x570>)
 8006c70:	4293      	cmp	r3, r2
 8006c72:	d027      	beq.n	8006cc4 <HAL_TIM_ConfigClockSource+0x448>
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	681b      	ldr	r3, [r3, #0]
 8006c78:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006c7c:	d022      	beq.n	8006cc4 <HAL_TIM_ConfigClockSource+0x448>
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	681b      	ldr	r3, [r3, #0]
 8006c82:	4a5b      	ldr	r2, [pc, #364]	; (8006df0 <HAL_TIM_ConfigClockSource+0x574>)
 8006c84:	4293      	cmp	r3, r2
 8006c86:	d01d      	beq.n	8006cc4 <HAL_TIM_ConfigClockSource+0x448>
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	681b      	ldr	r3, [r3, #0]
 8006c8c:	4a59      	ldr	r2, [pc, #356]	; (8006df4 <HAL_TIM_ConfigClockSource+0x578>)
 8006c8e:	4293      	cmp	r3, r2
 8006c90:	d018      	beq.n	8006cc4 <HAL_TIM_ConfigClockSource+0x448>
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	681b      	ldr	r3, [r3, #0]
 8006c96:	4a58      	ldr	r2, [pc, #352]	; (8006df8 <HAL_TIM_ConfigClockSource+0x57c>)
 8006c98:	4293      	cmp	r3, r2
 8006c9a:	d013      	beq.n	8006cc4 <HAL_TIM_ConfigClockSource+0x448>
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	681b      	ldr	r3, [r3, #0]
 8006ca0:	4a56      	ldr	r2, [pc, #344]	; (8006dfc <HAL_TIM_ConfigClockSource+0x580>)
 8006ca2:	4293      	cmp	r3, r2
 8006ca4:	d00e      	beq.n	8006cc4 <HAL_TIM_ConfigClockSource+0x448>
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	681b      	ldr	r3, [r3, #0]
 8006caa:	4a56      	ldr	r2, [pc, #344]	; (8006e04 <HAL_TIM_ConfigClockSource+0x588>)
 8006cac:	4293      	cmp	r3, r2
 8006cae:	d009      	beq.n	8006cc4 <HAL_TIM_ConfigClockSource+0x448>
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	4a54      	ldr	r2, [pc, #336]	; (8006e08 <HAL_TIM_ConfigClockSource+0x58c>)
 8006cb6:	4293      	cmp	r3, r2
 8006cb8:	d004      	beq.n	8006cc4 <HAL_TIM_ConfigClockSource+0x448>
 8006cba:	f241 41fa 	movw	r1, #5370	; 0x14fa
 8006cbe:	4850      	ldr	r0, [pc, #320]	; (8006e00 <HAL_TIM_ConfigClockSource+0x584>)
 8006cc0:	f7fb f8bf 	bl	8001e42 <assert_failed>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8006cc4:	683b      	ldr	r3, [r7, #0]
 8006cc6:	685b      	ldr	r3, [r3, #4]
 8006cc8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006ccc:	d014      	beq.n	8006cf8 <HAL_TIM_ConfigClockSource+0x47c>
 8006cce:	683b      	ldr	r3, [r7, #0]
 8006cd0:	685b      	ldr	r3, [r3, #4]
 8006cd2:	2b00      	cmp	r3, #0
 8006cd4:	d010      	beq.n	8006cf8 <HAL_TIM_ConfigClockSource+0x47c>
 8006cd6:	683b      	ldr	r3, [r7, #0]
 8006cd8:	685b      	ldr	r3, [r3, #4]
 8006cda:	2b00      	cmp	r3, #0
 8006cdc:	d00c      	beq.n	8006cf8 <HAL_TIM_ConfigClockSource+0x47c>
 8006cde:	683b      	ldr	r3, [r7, #0]
 8006ce0:	685b      	ldr	r3, [r3, #4]
 8006ce2:	2b02      	cmp	r3, #2
 8006ce4:	d008      	beq.n	8006cf8 <HAL_TIM_ConfigClockSource+0x47c>
 8006ce6:	683b      	ldr	r3, [r7, #0]
 8006ce8:	685b      	ldr	r3, [r3, #4]
 8006cea:	2b0a      	cmp	r3, #10
 8006cec:	d004      	beq.n	8006cf8 <HAL_TIM_ConfigClockSource+0x47c>
 8006cee:	f241 41fd 	movw	r1, #5373	; 0x14fd
 8006cf2:	4843      	ldr	r0, [pc, #268]	; (8006e00 <HAL_TIM_ConfigClockSource+0x584>)
 8006cf4:	f7fb f8a5 	bl	8001e42 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8006cf8:	683b      	ldr	r3, [r7, #0]
 8006cfa:	68db      	ldr	r3, [r3, #12]
 8006cfc:	2b0f      	cmp	r3, #15
 8006cfe:	d904      	bls.n	8006d0a <HAL_TIM_ConfigClockSource+0x48e>
 8006d00:	f241 41fe 	movw	r1, #5374	; 0x14fe
 8006d04:	483e      	ldr	r0, [pc, #248]	; (8006e00 <HAL_TIM_ConfigClockSource+0x584>)
 8006d06:	f7fb f89c 	bl	8001e42 <assert_failed>

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	6818      	ldr	r0, [r3, #0]
 8006d0e:	683b      	ldr	r3, [r7, #0]
 8006d10:	6859      	ldr	r1, [r3, #4]
 8006d12:	683b      	ldr	r3, [r7, #0]
 8006d14:	68db      	ldr	r3, [r3, #12]
 8006d16:	461a      	mov	r2, r3
 8006d18:	f000 fc32 	bl	8007580 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	681b      	ldr	r3, [r3, #0]
 8006d20:	2150      	movs	r1, #80	; 0x50
 8006d22:	4618      	mov	r0, r3
 8006d24:	f000 fc8b 	bl	800763e <TIM_ITRx_SetConfig>
      break;
 8006d28:	e10a      	b.n	8006f40 <HAL_TIM_ConfigClockSource+0x6c4>
    }

    case TIM_CLOCKSOURCE_TI2:
    {
      /* Check whether or not the timer instance supports external clock mode 1 (ETRF)*/
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	681b      	ldr	r3, [r3, #0]
 8006d2e:	4a2f      	ldr	r2, [pc, #188]	; (8006dec <HAL_TIM_ConfigClockSource+0x570>)
 8006d30:	4293      	cmp	r3, r2
 8006d32:	d027      	beq.n	8006d84 <HAL_TIM_ConfigClockSource+0x508>
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	681b      	ldr	r3, [r3, #0]
 8006d38:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006d3c:	d022      	beq.n	8006d84 <HAL_TIM_ConfigClockSource+0x508>
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	681b      	ldr	r3, [r3, #0]
 8006d42:	4a2b      	ldr	r2, [pc, #172]	; (8006df0 <HAL_TIM_ConfigClockSource+0x574>)
 8006d44:	4293      	cmp	r3, r2
 8006d46:	d01d      	beq.n	8006d84 <HAL_TIM_ConfigClockSource+0x508>
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	681b      	ldr	r3, [r3, #0]
 8006d4c:	4a29      	ldr	r2, [pc, #164]	; (8006df4 <HAL_TIM_ConfigClockSource+0x578>)
 8006d4e:	4293      	cmp	r3, r2
 8006d50:	d018      	beq.n	8006d84 <HAL_TIM_ConfigClockSource+0x508>
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	681b      	ldr	r3, [r3, #0]
 8006d56:	4a28      	ldr	r2, [pc, #160]	; (8006df8 <HAL_TIM_ConfigClockSource+0x57c>)
 8006d58:	4293      	cmp	r3, r2
 8006d5a:	d013      	beq.n	8006d84 <HAL_TIM_ConfigClockSource+0x508>
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	681b      	ldr	r3, [r3, #0]
 8006d60:	4a26      	ldr	r2, [pc, #152]	; (8006dfc <HAL_TIM_ConfigClockSource+0x580>)
 8006d62:	4293      	cmp	r3, r2
 8006d64:	d00e      	beq.n	8006d84 <HAL_TIM_ConfigClockSource+0x508>
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	681b      	ldr	r3, [r3, #0]
 8006d6a:	4a26      	ldr	r2, [pc, #152]	; (8006e04 <HAL_TIM_ConfigClockSource+0x588>)
 8006d6c:	4293      	cmp	r3, r2
 8006d6e:	d009      	beq.n	8006d84 <HAL_TIM_ConfigClockSource+0x508>
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	681b      	ldr	r3, [r3, #0]
 8006d74:	4a24      	ldr	r2, [pc, #144]	; (8006e08 <HAL_TIM_ConfigClockSource+0x58c>)
 8006d76:	4293      	cmp	r3, r2
 8006d78:	d004      	beq.n	8006d84 <HAL_TIM_ConfigClockSource+0x508>
 8006d7a:	f241 510a 	movw	r1, #5386	; 0x150a
 8006d7e:	4820      	ldr	r0, [pc, #128]	; (8006e00 <HAL_TIM_ConfigClockSource+0x584>)
 8006d80:	f7fb f85f 	bl	8001e42 <assert_failed>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8006d84:	683b      	ldr	r3, [r7, #0]
 8006d86:	685b      	ldr	r3, [r3, #4]
 8006d88:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006d8c:	d014      	beq.n	8006db8 <HAL_TIM_ConfigClockSource+0x53c>
 8006d8e:	683b      	ldr	r3, [r7, #0]
 8006d90:	685b      	ldr	r3, [r3, #4]
 8006d92:	2b00      	cmp	r3, #0
 8006d94:	d010      	beq.n	8006db8 <HAL_TIM_ConfigClockSource+0x53c>
 8006d96:	683b      	ldr	r3, [r7, #0]
 8006d98:	685b      	ldr	r3, [r3, #4]
 8006d9a:	2b00      	cmp	r3, #0
 8006d9c:	d00c      	beq.n	8006db8 <HAL_TIM_ConfigClockSource+0x53c>
 8006d9e:	683b      	ldr	r3, [r7, #0]
 8006da0:	685b      	ldr	r3, [r3, #4]
 8006da2:	2b02      	cmp	r3, #2
 8006da4:	d008      	beq.n	8006db8 <HAL_TIM_ConfigClockSource+0x53c>
 8006da6:	683b      	ldr	r3, [r7, #0]
 8006da8:	685b      	ldr	r3, [r3, #4]
 8006daa:	2b0a      	cmp	r3, #10
 8006dac:	d004      	beq.n	8006db8 <HAL_TIM_ConfigClockSource+0x53c>
 8006dae:	f241 510d 	movw	r1, #5389	; 0x150d
 8006db2:	4813      	ldr	r0, [pc, #76]	; (8006e00 <HAL_TIM_ConfigClockSource+0x584>)
 8006db4:	f7fb f845 	bl	8001e42 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8006db8:	683b      	ldr	r3, [r7, #0]
 8006dba:	68db      	ldr	r3, [r3, #12]
 8006dbc:	2b0f      	cmp	r3, #15
 8006dbe:	d904      	bls.n	8006dca <HAL_TIM_ConfigClockSource+0x54e>
 8006dc0:	f241 510e 	movw	r1, #5390	; 0x150e
 8006dc4:	480e      	ldr	r0, [pc, #56]	; (8006e00 <HAL_TIM_ConfigClockSource+0x584>)
 8006dc6:	f7fb f83c 	bl	8001e42 <assert_failed>

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	6818      	ldr	r0, [r3, #0]
 8006dce:	683b      	ldr	r3, [r7, #0]
 8006dd0:	6859      	ldr	r1, [r3, #4]
 8006dd2:	683b      	ldr	r3, [r7, #0]
 8006dd4:	68db      	ldr	r3, [r3, #12]
 8006dd6:	461a      	mov	r2, r3
 8006dd8:	f000 fc01 	bl	80075de <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	2160      	movs	r1, #96	; 0x60
 8006de2:	4618      	mov	r0, r3
 8006de4:	f000 fc2b 	bl	800763e <TIM_ITRx_SetConfig>
      break;
 8006de8:	e0aa      	b.n	8006f40 <HAL_TIM_ConfigClockSource+0x6c4>
 8006dea:	bf00      	nop
 8006dec:	40010000 	.word	0x40010000
 8006df0:	40000400 	.word	0x40000400
 8006df4:	40000800 	.word	0x40000800
 8006df8:	40000c00 	.word	0x40000c00
 8006dfc:	40010400 	.word	0x40010400
 8006e00:	08009898 	.word	0x08009898
 8006e04:	40014000 	.word	0x40014000
 8006e08:	40001800 	.word	0x40001800
    }

    case TIM_CLOCKSOURCE_TI1ED:
    {
      /* Check whether or not the timer instance supports external clock mode 1 */
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	681b      	ldr	r3, [r3, #0]
 8006e10:	4a52      	ldr	r2, [pc, #328]	; (8006f5c <HAL_TIM_ConfigClockSource+0x6e0>)
 8006e12:	4293      	cmp	r3, r2
 8006e14:	d027      	beq.n	8006e66 <HAL_TIM_ConfigClockSource+0x5ea>
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	681b      	ldr	r3, [r3, #0]
 8006e1a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006e1e:	d022      	beq.n	8006e66 <HAL_TIM_ConfigClockSource+0x5ea>
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	681b      	ldr	r3, [r3, #0]
 8006e24:	4a4e      	ldr	r2, [pc, #312]	; (8006f60 <HAL_TIM_ConfigClockSource+0x6e4>)
 8006e26:	4293      	cmp	r3, r2
 8006e28:	d01d      	beq.n	8006e66 <HAL_TIM_ConfigClockSource+0x5ea>
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	681b      	ldr	r3, [r3, #0]
 8006e2e:	4a4d      	ldr	r2, [pc, #308]	; (8006f64 <HAL_TIM_ConfigClockSource+0x6e8>)
 8006e30:	4293      	cmp	r3, r2
 8006e32:	d018      	beq.n	8006e66 <HAL_TIM_ConfigClockSource+0x5ea>
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	681b      	ldr	r3, [r3, #0]
 8006e38:	4a4b      	ldr	r2, [pc, #300]	; (8006f68 <HAL_TIM_ConfigClockSource+0x6ec>)
 8006e3a:	4293      	cmp	r3, r2
 8006e3c:	d013      	beq.n	8006e66 <HAL_TIM_ConfigClockSource+0x5ea>
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	681b      	ldr	r3, [r3, #0]
 8006e42:	4a4a      	ldr	r2, [pc, #296]	; (8006f6c <HAL_TIM_ConfigClockSource+0x6f0>)
 8006e44:	4293      	cmp	r3, r2
 8006e46:	d00e      	beq.n	8006e66 <HAL_TIM_ConfigClockSource+0x5ea>
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	681b      	ldr	r3, [r3, #0]
 8006e4c:	4a48      	ldr	r2, [pc, #288]	; (8006f70 <HAL_TIM_ConfigClockSource+0x6f4>)
 8006e4e:	4293      	cmp	r3, r2
 8006e50:	d009      	beq.n	8006e66 <HAL_TIM_ConfigClockSource+0x5ea>
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	681b      	ldr	r3, [r3, #0]
 8006e56:	4a47      	ldr	r2, [pc, #284]	; (8006f74 <HAL_TIM_ConfigClockSource+0x6f8>)
 8006e58:	4293      	cmp	r3, r2
 8006e5a:	d004      	beq.n	8006e66 <HAL_TIM_ConfigClockSource+0x5ea>
 8006e5c:	f241 511a 	movw	r1, #5402	; 0x151a
 8006e60:	4845      	ldr	r0, [pc, #276]	; (8006f78 <HAL_TIM_ConfigClockSource+0x6fc>)
 8006e62:	f7fa ffee 	bl	8001e42 <assert_failed>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8006e66:	683b      	ldr	r3, [r7, #0]
 8006e68:	685b      	ldr	r3, [r3, #4]
 8006e6a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006e6e:	d014      	beq.n	8006e9a <HAL_TIM_ConfigClockSource+0x61e>
 8006e70:	683b      	ldr	r3, [r7, #0]
 8006e72:	685b      	ldr	r3, [r3, #4]
 8006e74:	2b00      	cmp	r3, #0
 8006e76:	d010      	beq.n	8006e9a <HAL_TIM_ConfigClockSource+0x61e>
 8006e78:	683b      	ldr	r3, [r7, #0]
 8006e7a:	685b      	ldr	r3, [r3, #4]
 8006e7c:	2b00      	cmp	r3, #0
 8006e7e:	d00c      	beq.n	8006e9a <HAL_TIM_ConfigClockSource+0x61e>
 8006e80:	683b      	ldr	r3, [r7, #0]
 8006e82:	685b      	ldr	r3, [r3, #4]
 8006e84:	2b02      	cmp	r3, #2
 8006e86:	d008      	beq.n	8006e9a <HAL_TIM_ConfigClockSource+0x61e>
 8006e88:	683b      	ldr	r3, [r7, #0]
 8006e8a:	685b      	ldr	r3, [r3, #4]
 8006e8c:	2b0a      	cmp	r3, #10
 8006e8e:	d004      	beq.n	8006e9a <HAL_TIM_ConfigClockSource+0x61e>
 8006e90:	f241 511d 	movw	r1, #5405	; 0x151d
 8006e94:	4838      	ldr	r0, [pc, #224]	; (8006f78 <HAL_TIM_ConfigClockSource+0x6fc>)
 8006e96:	f7fa ffd4 	bl	8001e42 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8006e9a:	683b      	ldr	r3, [r7, #0]
 8006e9c:	68db      	ldr	r3, [r3, #12]
 8006e9e:	2b0f      	cmp	r3, #15
 8006ea0:	d904      	bls.n	8006eac <HAL_TIM_ConfigClockSource+0x630>
 8006ea2:	f241 511e 	movw	r1, #5406	; 0x151e
 8006ea6:	4834      	ldr	r0, [pc, #208]	; (8006f78 <HAL_TIM_ConfigClockSource+0x6fc>)
 8006ea8:	f7fa ffcb 	bl	8001e42 <assert_failed>

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	6818      	ldr	r0, [r3, #0]
 8006eb0:	683b      	ldr	r3, [r7, #0]
 8006eb2:	6859      	ldr	r1, [r3, #4]
 8006eb4:	683b      	ldr	r3, [r7, #0]
 8006eb6:	68db      	ldr	r3, [r3, #12]
 8006eb8:	461a      	mov	r2, r3
 8006eba:	f000 fb61 	bl	8007580 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	681b      	ldr	r3, [r3, #0]
 8006ec2:	2140      	movs	r1, #64	; 0x40
 8006ec4:	4618      	mov	r0, r3
 8006ec6:	f000 fbba 	bl	800763e <TIM_ITRx_SetConfig>
      break;
 8006eca:	e039      	b.n	8006f40 <HAL_TIM_ConfigClockSource+0x6c4>
    case TIM_CLOCKSOURCE_ITR1:
    case TIM_CLOCKSOURCE_ITR2:
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	681b      	ldr	r3, [r3, #0]
 8006ed0:	4a22      	ldr	r2, [pc, #136]	; (8006f5c <HAL_TIM_ConfigClockSource+0x6e0>)
 8006ed2:	4293      	cmp	r3, r2
 8006ed4:	d027      	beq.n	8006f26 <HAL_TIM_ConfigClockSource+0x6aa>
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	681b      	ldr	r3, [r3, #0]
 8006eda:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006ede:	d022      	beq.n	8006f26 <HAL_TIM_ConfigClockSource+0x6aa>
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	681b      	ldr	r3, [r3, #0]
 8006ee4:	4a1e      	ldr	r2, [pc, #120]	; (8006f60 <HAL_TIM_ConfigClockSource+0x6e4>)
 8006ee6:	4293      	cmp	r3, r2
 8006ee8:	d01d      	beq.n	8006f26 <HAL_TIM_ConfigClockSource+0x6aa>
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	681b      	ldr	r3, [r3, #0]
 8006eee:	4a1d      	ldr	r2, [pc, #116]	; (8006f64 <HAL_TIM_ConfigClockSource+0x6e8>)
 8006ef0:	4293      	cmp	r3, r2
 8006ef2:	d018      	beq.n	8006f26 <HAL_TIM_ConfigClockSource+0x6aa>
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	681b      	ldr	r3, [r3, #0]
 8006ef8:	4a1b      	ldr	r2, [pc, #108]	; (8006f68 <HAL_TIM_ConfigClockSource+0x6ec>)
 8006efa:	4293      	cmp	r3, r2
 8006efc:	d013      	beq.n	8006f26 <HAL_TIM_ConfigClockSource+0x6aa>
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	681b      	ldr	r3, [r3, #0]
 8006f02:	4a1a      	ldr	r2, [pc, #104]	; (8006f6c <HAL_TIM_ConfigClockSource+0x6f0>)
 8006f04:	4293      	cmp	r3, r2
 8006f06:	d00e      	beq.n	8006f26 <HAL_TIM_ConfigClockSource+0x6aa>
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	681b      	ldr	r3, [r3, #0]
 8006f0c:	4a18      	ldr	r2, [pc, #96]	; (8006f70 <HAL_TIM_ConfigClockSource+0x6f4>)
 8006f0e:	4293      	cmp	r3, r2
 8006f10:	d009      	beq.n	8006f26 <HAL_TIM_ConfigClockSource+0x6aa>
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	681b      	ldr	r3, [r3, #0]
 8006f16:	4a17      	ldr	r2, [pc, #92]	; (8006f74 <HAL_TIM_ConfigClockSource+0x6f8>)
 8006f18:	4293      	cmp	r3, r2
 8006f1a:	d004      	beq.n	8006f26 <HAL_TIM_ConfigClockSource+0x6aa>
 8006f1c:	f241 512d 	movw	r1, #5421	; 0x152d
 8006f20:	4815      	ldr	r0, [pc, #84]	; (8006f78 <HAL_TIM_ConfigClockSource+0x6fc>)
 8006f22:	f7fa ff8e 	bl	8001e42 <assert_failed>

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	681a      	ldr	r2, [r3, #0]
 8006f2a:	683b      	ldr	r3, [r7, #0]
 8006f2c:	681b      	ldr	r3, [r3, #0]
 8006f2e:	4619      	mov	r1, r3
 8006f30:	4610      	mov	r0, r2
 8006f32:	f000 fb84 	bl	800763e <TIM_ITRx_SetConfig>
      break;
 8006f36:	e003      	b.n	8006f40 <HAL_TIM_ConfigClockSource+0x6c4>
    }

    default:
      status = HAL_ERROR;
 8006f38:	2301      	movs	r3, #1
 8006f3a:	73fb      	strb	r3, [r7, #15]
      break;
 8006f3c:	e000      	b.n	8006f40 <HAL_TIM_ConfigClockSource+0x6c4>
      break;
 8006f3e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	2201      	movs	r2, #1
 8006f44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	2200      	movs	r2, #0
 8006f4c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006f50:	7bfb      	ldrb	r3, [r7, #15]
}
 8006f52:	4618      	mov	r0, r3
 8006f54:	3710      	adds	r7, #16
 8006f56:	46bd      	mov	sp, r7
 8006f58:	bd80      	pop	{r7, pc}
 8006f5a:	bf00      	nop
 8006f5c:	40010000 	.word	0x40010000
 8006f60:	40000400 	.word	0x40000400
 8006f64:	40000800 	.word	0x40000800
 8006f68:	40000c00 	.word	0x40000c00
 8006f6c:	40010400 	.word	0x40010400
 8006f70:	40014000 	.word	0x40014000
 8006f74:	40001800 	.word	0x40001800
 8006f78:	08009898 	.word	0x08009898

08006f7c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006f7c:	b480      	push	{r7}
 8006f7e:	b083      	sub	sp, #12
 8006f80:	af00      	add	r7, sp, #0
 8006f82:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006f84:	bf00      	nop
 8006f86:	370c      	adds	r7, #12
 8006f88:	46bd      	mov	sp, r7
 8006f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f8e:	4770      	bx	lr

08006f90 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006f90:	b480      	push	{r7}
 8006f92:	b083      	sub	sp, #12
 8006f94:	af00      	add	r7, sp, #0
 8006f96:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006f98:	bf00      	nop
 8006f9a:	370c      	adds	r7, #12
 8006f9c:	46bd      	mov	sp, r7
 8006f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fa2:	4770      	bx	lr

08006fa4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006fa4:	b480      	push	{r7}
 8006fa6:	b083      	sub	sp, #12
 8006fa8:	af00      	add	r7, sp, #0
 8006faa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006fac:	bf00      	nop
 8006fae:	370c      	adds	r7, #12
 8006fb0:	46bd      	mov	sp, r7
 8006fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fb6:	4770      	bx	lr

08006fb8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006fb8:	b480      	push	{r7}
 8006fba:	b083      	sub	sp, #12
 8006fbc:	af00      	add	r7, sp, #0
 8006fbe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006fc0:	bf00      	nop
 8006fc2:	370c      	adds	r7, #12
 8006fc4:	46bd      	mov	sp, r7
 8006fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fca:	4770      	bx	lr

08006fcc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006fcc:	b480      	push	{r7}
 8006fce:	b085      	sub	sp, #20
 8006fd0:	af00      	add	r7, sp, #0
 8006fd2:	6078      	str	r0, [r7, #4]
 8006fd4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	681b      	ldr	r3, [r3, #0]
 8006fda:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	4a40      	ldr	r2, [pc, #256]	; (80070e0 <TIM_Base_SetConfig+0x114>)
 8006fe0:	4293      	cmp	r3, r2
 8006fe2:	d013      	beq.n	800700c <TIM_Base_SetConfig+0x40>
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006fea:	d00f      	beq.n	800700c <TIM_Base_SetConfig+0x40>
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	4a3d      	ldr	r2, [pc, #244]	; (80070e4 <TIM_Base_SetConfig+0x118>)
 8006ff0:	4293      	cmp	r3, r2
 8006ff2:	d00b      	beq.n	800700c <TIM_Base_SetConfig+0x40>
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	4a3c      	ldr	r2, [pc, #240]	; (80070e8 <TIM_Base_SetConfig+0x11c>)
 8006ff8:	4293      	cmp	r3, r2
 8006ffa:	d007      	beq.n	800700c <TIM_Base_SetConfig+0x40>
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	4a3b      	ldr	r2, [pc, #236]	; (80070ec <TIM_Base_SetConfig+0x120>)
 8007000:	4293      	cmp	r3, r2
 8007002:	d003      	beq.n	800700c <TIM_Base_SetConfig+0x40>
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	4a3a      	ldr	r2, [pc, #232]	; (80070f0 <TIM_Base_SetConfig+0x124>)
 8007008:	4293      	cmp	r3, r2
 800700a:	d108      	bne.n	800701e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800700c:	68fb      	ldr	r3, [r7, #12]
 800700e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007012:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007014:	683b      	ldr	r3, [r7, #0]
 8007016:	685b      	ldr	r3, [r3, #4]
 8007018:	68fa      	ldr	r2, [r7, #12]
 800701a:	4313      	orrs	r3, r2
 800701c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	4a2f      	ldr	r2, [pc, #188]	; (80070e0 <TIM_Base_SetConfig+0x114>)
 8007022:	4293      	cmp	r3, r2
 8007024:	d02b      	beq.n	800707e <TIM_Base_SetConfig+0xb2>
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800702c:	d027      	beq.n	800707e <TIM_Base_SetConfig+0xb2>
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	4a2c      	ldr	r2, [pc, #176]	; (80070e4 <TIM_Base_SetConfig+0x118>)
 8007032:	4293      	cmp	r3, r2
 8007034:	d023      	beq.n	800707e <TIM_Base_SetConfig+0xb2>
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	4a2b      	ldr	r2, [pc, #172]	; (80070e8 <TIM_Base_SetConfig+0x11c>)
 800703a:	4293      	cmp	r3, r2
 800703c:	d01f      	beq.n	800707e <TIM_Base_SetConfig+0xb2>
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	4a2a      	ldr	r2, [pc, #168]	; (80070ec <TIM_Base_SetConfig+0x120>)
 8007042:	4293      	cmp	r3, r2
 8007044:	d01b      	beq.n	800707e <TIM_Base_SetConfig+0xb2>
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	4a29      	ldr	r2, [pc, #164]	; (80070f0 <TIM_Base_SetConfig+0x124>)
 800704a:	4293      	cmp	r3, r2
 800704c:	d017      	beq.n	800707e <TIM_Base_SetConfig+0xb2>
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	4a28      	ldr	r2, [pc, #160]	; (80070f4 <TIM_Base_SetConfig+0x128>)
 8007052:	4293      	cmp	r3, r2
 8007054:	d013      	beq.n	800707e <TIM_Base_SetConfig+0xb2>
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	4a27      	ldr	r2, [pc, #156]	; (80070f8 <TIM_Base_SetConfig+0x12c>)
 800705a:	4293      	cmp	r3, r2
 800705c:	d00f      	beq.n	800707e <TIM_Base_SetConfig+0xb2>
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	4a26      	ldr	r2, [pc, #152]	; (80070fc <TIM_Base_SetConfig+0x130>)
 8007062:	4293      	cmp	r3, r2
 8007064:	d00b      	beq.n	800707e <TIM_Base_SetConfig+0xb2>
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	4a25      	ldr	r2, [pc, #148]	; (8007100 <TIM_Base_SetConfig+0x134>)
 800706a:	4293      	cmp	r3, r2
 800706c:	d007      	beq.n	800707e <TIM_Base_SetConfig+0xb2>
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	4a24      	ldr	r2, [pc, #144]	; (8007104 <TIM_Base_SetConfig+0x138>)
 8007072:	4293      	cmp	r3, r2
 8007074:	d003      	beq.n	800707e <TIM_Base_SetConfig+0xb2>
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	4a23      	ldr	r2, [pc, #140]	; (8007108 <TIM_Base_SetConfig+0x13c>)
 800707a:	4293      	cmp	r3, r2
 800707c:	d108      	bne.n	8007090 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800707e:	68fb      	ldr	r3, [r7, #12]
 8007080:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007084:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007086:	683b      	ldr	r3, [r7, #0]
 8007088:	68db      	ldr	r3, [r3, #12]
 800708a:	68fa      	ldr	r2, [r7, #12]
 800708c:	4313      	orrs	r3, r2
 800708e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007090:	68fb      	ldr	r3, [r7, #12]
 8007092:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8007096:	683b      	ldr	r3, [r7, #0]
 8007098:	695b      	ldr	r3, [r3, #20]
 800709a:	4313      	orrs	r3, r2
 800709c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	68fa      	ldr	r2, [r7, #12]
 80070a2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80070a4:	683b      	ldr	r3, [r7, #0]
 80070a6:	689a      	ldr	r2, [r3, #8]
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80070ac:	683b      	ldr	r3, [r7, #0]
 80070ae:	681a      	ldr	r2, [r3, #0]
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	4a0a      	ldr	r2, [pc, #40]	; (80070e0 <TIM_Base_SetConfig+0x114>)
 80070b8:	4293      	cmp	r3, r2
 80070ba:	d003      	beq.n	80070c4 <TIM_Base_SetConfig+0xf8>
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	4a0c      	ldr	r2, [pc, #48]	; (80070f0 <TIM_Base_SetConfig+0x124>)
 80070c0:	4293      	cmp	r3, r2
 80070c2:	d103      	bne.n	80070cc <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80070c4:	683b      	ldr	r3, [r7, #0]
 80070c6:	691a      	ldr	r2, [r3, #16]
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	2201      	movs	r2, #1
 80070d0:	615a      	str	r2, [r3, #20]
}
 80070d2:	bf00      	nop
 80070d4:	3714      	adds	r7, #20
 80070d6:	46bd      	mov	sp, r7
 80070d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070dc:	4770      	bx	lr
 80070de:	bf00      	nop
 80070e0:	40010000 	.word	0x40010000
 80070e4:	40000400 	.word	0x40000400
 80070e8:	40000800 	.word	0x40000800
 80070ec:	40000c00 	.word	0x40000c00
 80070f0:	40010400 	.word	0x40010400
 80070f4:	40014000 	.word	0x40014000
 80070f8:	40014400 	.word	0x40014400
 80070fc:	40014800 	.word	0x40014800
 8007100:	40001800 	.word	0x40001800
 8007104:	40001c00 	.word	0x40001c00
 8007108:	40002000 	.word	0x40002000

0800710c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800710c:	b580      	push	{r7, lr}
 800710e:	b086      	sub	sp, #24
 8007110:	af00      	add	r7, sp, #0
 8007112:	6078      	str	r0, [r7, #4]
 8007114:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	6a1b      	ldr	r3, [r3, #32]
 800711a:	f023 0201 	bic.w	r2, r3, #1
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	6a1b      	ldr	r3, [r3, #32]
 8007126:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	685b      	ldr	r3, [r3, #4]
 800712c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	699b      	ldr	r3, [r3, #24]
 8007132:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007134:	68fb      	ldr	r3, [r7, #12]
 8007136:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800713a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800713c:	68fb      	ldr	r3, [r7, #12]
 800713e:	f023 0303 	bic.w	r3, r3, #3
 8007142:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007144:	683b      	ldr	r3, [r7, #0]
 8007146:	681b      	ldr	r3, [r3, #0]
 8007148:	68fa      	ldr	r2, [r7, #12]
 800714a:	4313      	orrs	r3, r2
 800714c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800714e:	697b      	ldr	r3, [r7, #20]
 8007150:	f023 0302 	bic.w	r3, r3, #2
 8007154:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007156:	683b      	ldr	r3, [r7, #0]
 8007158:	689b      	ldr	r3, [r3, #8]
 800715a:	697a      	ldr	r2, [r7, #20]
 800715c:	4313      	orrs	r3, r2
 800715e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	4a34      	ldr	r2, [pc, #208]	; (8007234 <TIM_OC1_SetConfig+0x128>)
 8007164:	4293      	cmp	r3, r2
 8007166:	d003      	beq.n	8007170 <TIM_OC1_SetConfig+0x64>
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	4a33      	ldr	r2, [pc, #204]	; (8007238 <TIM_OC1_SetConfig+0x12c>)
 800716c:	4293      	cmp	r3, r2
 800716e:	d119      	bne.n	80071a4 <TIM_OC1_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 8007170:	683b      	ldr	r3, [r7, #0]
 8007172:	68db      	ldr	r3, [r3, #12]
 8007174:	2b00      	cmp	r3, #0
 8007176:	d008      	beq.n	800718a <TIM_OC1_SetConfig+0x7e>
 8007178:	683b      	ldr	r3, [r7, #0]
 800717a:	68db      	ldr	r3, [r3, #12]
 800717c:	2b08      	cmp	r3, #8
 800717e:	d004      	beq.n	800718a <TIM_OC1_SetConfig+0x7e>
 8007180:	f641 21cb 	movw	r1, #6859	; 0x1acb
 8007184:	482d      	ldr	r0, [pc, #180]	; (800723c <TIM_OC1_SetConfig+0x130>)
 8007186:	f7fa fe5c 	bl	8001e42 <assert_failed>

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800718a:	697b      	ldr	r3, [r7, #20]
 800718c:	f023 0308 	bic.w	r3, r3, #8
 8007190:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007192:	683b      	ldr	r3, [r7, #0]
 8007194:	68db      	ldr	r3, [r3, #12]
 8007196:	697a      	ldr	r2, [r7, #20]
 8007198:	4313      	orrs	r3, r2
 800719a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800719c:	697b      	ldr	r3, [r7, #20]
 800719e:	f023 0304 	bic.w	r3, r3, #4
 80071a2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	4a23      	ldr	r2, [pc, #140]	; (8007234 <TIM_OC1_SetConfig+0x128>)
 80071a8:	4293      	cmp	r3, r2
 80071aa:	d003      	beq.n	80071b4 <TIM_OC1_SetConfig+0xa8>
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	4a22      	ldr	r2, [pc, #136]	; (8007238 <TIM_OC1_SetConfig+0x12c>)
 80071b0:	4293      	cmp	r3, r2
 80071b2:	d12d      	bne.n	8007210 <TIM_OC1_SetConfig+0x104>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 80071b4:	683b      	ldr	r3, [r7, #0]
 80071b6:	699b      	ldr	r3, [r3, #24]
 80071b8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80071bc:	d008      	beq.n	80071d0 <TIM_OC1_SetConfig+0xc4>
 80071be:	683b      	ldr	r3, [r7, #0]
 80071c0:	699b      	ldr	r3, [r3, #24]
 80071c2:	2b00      	cmp	r3, #0
 80071c4:	d004      	beq.n	80071d0 <TIM_OC1_SetConfig+0xc4>
 80071c6:	f641 21d8 	movw	r1, #6872	; 0x1ad8
 80071ca:	481c      	ldr	r0, [pc, #112]	; (800723c <TIM_OC1_SetConfig+0x130>)
 80071cc:	f7fa fe39 	bl	8001e42 <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 80071d0:	683b      	ldr	r3, [r7, #0]
 80071d2:	695b      	ldr	r3, [r3, #20]
 80071d4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80071d8:	d008      	beq.n	80071ec <TIM_OC1_SetConfig+0xe0>
 80071da:	683b      	ldr	r3, [r7, #0]
 80071dc:	695b      	ldr	r3, [r3, #20]
 80071de:	2b00      	cmp	r3, #0
 80071e0:	d004      	beq.n	80071ec <TIM_OC1_SetConfig+0xe0>
 80071e2:	f641 21d9 	movw	r1, #6873	; 0x1ad9
 80071e6:	4815      	ldr	r0, [pc, #84]	; (800723c <TIM_OC1_SetConfig+0x130>)
 80071e8:	f7fa fe2b 	bl	8001e42 <assert_failed>

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80071ec:	693b      	ldr	r3, [r7, #16]
 80071ee:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80071f2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80071f4:	693b      	ldr	r3, [r7, #16]
 80071f6:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80071fa:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80071fc:	683b      	ldr	r3, [r7, #0]
 80071fe:	695b      	ldr	r3, [r3, #20]
 8007200:	693a      	ldr	r2, [r7, #16]
 8007202:	4313      	orrs	r3, r2
 8007204:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007206:	683b      	ldr	r3, [r7, #0]
 8007208:	699b      	ldr	r3, [r3, #24]
 800720a:	693a      	ldr	r2, [r7, #16]
 800720c:	4313      	orrs	r3, r2
 800720e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	693a      	ldr	r2, [r7, #16]
 8007214:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	68fa      	ldr	r2, [r7, #12]
 800721a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800721c:	683b      	ldr	r3, [r7, #0]
 800721e:	685a      	ldr	r2, [r3, #4]
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	697a      	ldr	r2, [r7, #20]
 8007228:	621a      	str	r2, [r3, #32]
}
 800722a:	bf00      	nop
 800722c:	3718      	adds	r7, #24
 800722e:	46bd      	mov	sp, r7
 8007230:	bd80      	pop	{r7, pc}
 8007232:	bf00      	nop
 8007234:	40010000 	.word	0x40010000
 8007238:	40010400 	.word	0x40010400
 800723c:	08009898 	.word	0x08009898

08007240 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007240:	b580      	push	{r7, lr}
 8007242:	b086      	sub	sp, #24
 8007244:	af00      	add	r7, sp, #0
 8007246:	6078      	str	r0, [r7, #4]
 8007248:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	6a1b      	ldr	r3, [r3, #32]
 800724e:	f023 0210 	bic.w	r2, r3, #16
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	6a1b      	ldr	r3, [r3, #32]
 800725a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	685b      	ldr	r3, [r3, #4]
 8007260:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	699b      	ldr	r3, [r3, #24]
 8007266:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007268:	68fb      	ldr	r3, [r7, #12]
 800726a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800726e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007270:	68fb      	ldr	r3, [r7, #12]
 8007272:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007276:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007278:	683b      	ldr	r3, [r7, #0]
 800727a:	681b      	ldr	r3, [r3, #0]
 800727c:	021b      	lsls	r3, r3, #8
 800727e:	68fa      	ldr	r2, [r7, #12]
 8007280:	4313      	orrs	r3, r2
 8007282:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007284:	697b      	ldr	r3, [r7, #20]
 8007286:	f023 0320 	bic.w	r3, r3, #32
 800728a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800728c:	683b      	ldr	r3, [r7, #0]
 800728e:	689b      	ldr	r3, [r3, #8]
 8007290:	011b      	lsls	r3, r3, #4
 8007292:	697a      	ldr	r2, [r7, #20]
 8007294:	4313      	orrs	r3, r2
 8007296:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	4a35      	ldr	r2, [pc, #212]	; (8007370 <TIM_OC2_SetConfig+0x130>)
 800729c:	4293      	cmp	r3, r2
 800729e:	d003      	beq.n	80072a8 <TIM_OC2_SetConfig+0x68>
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	4a34      	ldr	r2, [pc, #208]	; (8007374 <TIM_OC2_SetConfig+0x134>)
 80072a4:	4293      	cmp	r3, r2
 80072a6:	d11a      	bne.n	80072de <TIM_OC2_SetConfig+0x9e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 80072a8:	683b      	ldr	r3, [r7, #0]
 80072aa:	68db      	ldr	r3, [r3, #12]
 80072ac:	2b00      	cmp	r3, #0
 80072ae:	d008      	beq.n	80072c2 <TIM_OC2_SetConfig+0x82>
 80072b0:	683b      	ldr	r3, [r7, #0]
 80072b2:	68db      	ldr	r3, [r3, #12]
 80072b4:	2b08      	cmp	r3, #8
 80072b6:	d004      	beq.n	80072c2 <TIM_OC2_SetConfig+0x82>
 80072b8:	f641 3116 	movw	r1, #6934	; 0x1b16
 80072bc:	482e      	ldr	r0, [pc, #184]	; (8007378 <TIM_OC2_SetConfig+0x138>)
 80072be:	f7fa fdc0 	bl	8001e42 <assert_failed>

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80072c2:	697b      	ldr	r3, [r7, #20]
 80072c4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80072c8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80072ca:	683b      	ldr	r3, [r7, #0]
 80072cc:	68db      	ldr	r3, [r3, #12]
 80072ce:	011b      	lsls	r3, r3, #4
 80072d0:	697a      	ldr	r2, [r7, #20]
 80072d2:	4313      	orrs	r3, r2
 80072d4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80072d6:	697b      	ldr	r3, [r7, #20]
 80072d8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80072dc:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	4a23      	ldr	r2, [pc, #140]	; (8007370 <TIM_OC2_SetConfig+0x130>)
 80072e2:	4293      	cmp	r3, r2
 80072e4:	d003      	beq.n	80072ee <TIM_OC2_SetConfig+0xae>
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	4a22      	ldr	r2, [pc, #136]	; (8007374 <TIM_OC2_SetConfig+0x134>)
 80072ea:	4293      	cmp	r3, r2
 80072ec:	d12f      	bne.n	800734e <TIM_OC2_SetConfig+0x10e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 80072ee:	683b      	ldr	r3, [r7, #0]
 80072f0:	699b      	ldr	r3, [r3, #24]
 80072f2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80072f6:	d008      	beq.n	800730a <TIM_OC2_SetConfig+0xca>
 80072f8:	683b      	ldr	r3, [r7, #0]
 80072fa:	699b      	ldr	r3, [r3, #24]
 80072fc:	2b00      	cmp	r3, #0
 80072fe:	d004      	beq.n	800730a <TIM_OC2_SetConfig+0xca>
 8007300:	f641 3124 	movw	r1, #6948	; 0x1b24
 8007304:	481c      	ldr	r0, [pc, #112]	; (8007378 <TIM_OC2_SetConfig+0x138>)
 8007306:	f7fa fd9c 	bl	8001e42 <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 800730a:	683b      	ldr	r3, [r7, #0]
 800730c:	695b      	ldr	r3, [r3, #20]
 800730e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007312:	d008      	beq.n	8007326 <TIM_OC2_SetConfig+0xe6>
 8007314:	683b      	ldr	r3, [r7, #0]
 8007316:	695b      	ldr	r3, [r3, #20]
 8007318:	2b00      	cmp	r3, #0
 800731a:	d004      	beq.n	8007326 <TIM_OC2_SetConfig+0xe6>
 800731c:	f641 3125 	movw	r1, #6949	; 0x1b25
 8007320:	4815      	ldr	r0, [pc, #84]	; (8007378 <TIM_OC2_SetConfig+0x138>)
 8007322:	f7fa fd8e 	bl	8001e42 <assert_failed>

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007326:	693b      	ldr	r3, [r7, #16]
 8007328:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800732c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800732e:	693b      	ldr	r3, [r7, #16]
 8007330:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007334:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007336:	683b      	ldr	r3, [r7, #0]
 8007338:	695b      	ldr	r3, [r3, #20]
 800733a:	009b      	lsls	r3, r3, #2
 800733c:	693a      	ldr	r2, [r7, #16]
 800733e:	4313      	orrs	r3, r2
 8007340:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007342:	683b      	ldr	r3, [r7, #0]
 8007344:	699b      	ldr	r3, [r3, #24]
 8007346:	009b      	lsls	r3, r3, #2
 8007348:	693a      	ldr	r2, [r7, #16]
 800734a:	4313      	orrs	r3, r2
 800734c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	693a      	ldr	r2, [r7, #16]
 8007352:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	68fa      	ldr	r2, [r7, #12]
 8007358:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800735a:	683b      	ldr	r3, [r7, #0]
 800735c:	685a      	ldr	r2, [r3, #4]
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	697a      	ldr	r2, [r7, #20]
 8007366:	621a      	str	r2, [r3, #32]
}
 8007368:	bf00      	nop
 800736a:	3718      	adds	r7, #24
 800736c:	46bd      	mov	sp, r7
 800736e:	bd80      	pop	{r7, pc}
 8007370:	40010000 	.word	0x40010000
 8007374:	40010400 	.word	0x40010400
 8007378:	08009898 	.word	0x08009898

0800737c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800737c:	b580      	push	{r7, lr}
 800737e:	b086      	sub	sp, #24
 8007380:	af00      	add	r7, sp, #0
 8007382:	6078      	str	r0, [r7, #4]
 8007384:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	6a1b      	ldr	r3, [r3, #32]
 800738a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	6a1b      	ldr	r3, [r3, #32]
 8007396:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	685b      	ldr	r3, [r3, #4]
 800739c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	69db      	ldr	r3, [r3, #28]
 80073a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80073a4:	68fb      	ldr	r3, [r7, #12]
 80073a6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80073aa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80073ac:	68fb      	ldr	r3, [r7, #12]
 80073ae:	f023 0303 	bic.w	r3, r3, #3
 80073b2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80073b4:	683b      	ldr	r3, [r7, #0]
 80073b6:	681b      	ldr	r3, [r3, #0]
 80073b8:	68fa      	ldr	r2, [r7, #12]
 80073ba:	4313      	orrs	r3, r2
 80073bc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80073be:	697b      	ldr	r3, [r7, #20]
 80073c0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80073c4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80073c6:	683b      	ldr	r3, [r7, #0]
 80073c8:	689b      	ldr	r3, [r3, #8]
 80073ca:	021b      	lsls	r3, r3, #8
 80073cc:	697a      	ldr	r2, [r7, #20]
 80073ce:	4313      	orrs	r3, r2
 80073d0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	4a35      	ldr	r2, [pc, #212]	; (80074ac <TIM_OC3_SetConfig+0x130>)
 80073d6:	4293      	cmp	r3, r2
 80073d8:	d003      	beq.n	80073e2 <TIM_OC3_SetConfig+0x66>
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	4a34      	ldr	r2, [pc, #208]	; (80074b0 <TIM_OC3_SetConfig+0x134>)
 80073de:	4293      	cmp	r3, r2
 80073e0:	d11a      	bne.n	8007418 <TIM_OC3_SetConfig+0x9c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 80073e2:	683b      	ldr	r3, [r7, #0]
 80073e4:	68db      	ldr	r3, [r3, #12]
 80073e6:	2b00      	cmp	r3, #0
 80073e8:	d008      	beq.n	80073fc <TIM_OC3_SetConfig+0x80>
 80073ea:	683b      	ldr	r3, [r7, #0]
 80073ec:	68db      	ldr	r3, [r3, #12]
 80073ee:	2b08      	cmp	r3, #8
 80073f0:	d004      	beq.n	80073fc <TIM_OC3_SetConfig+0x80>
 80073f2:	f641 3161 	movw	r1, #7009	; 0x1b61
 80073f6:	482f      	ldr	r0, [pc, #188]	; (80074b4 <TIM_OC3_SetConfig+0x138>)
 80073f8:	f7fa fd23 	bl	8001e42 <assert_failed>

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80073fc:	697b      	ldr	r3, [r7, #20]
 80073fe:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007402:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007404:	683b      	ldr	r3, [r7, #0]
 8007406:	68db      	ldr	r3, [r3, #12]
 8007408:	021b      	lsls	r3, r3, #8
 800740a:	697a      	ldr	r2, [r7, #20]
 800740c:	4313      	orrs	r3, r2
 800740e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007410:	697b      	ldr	r3, [r7, #20]
 8007412:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007416:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	4a24      	ldr	r2, [pc, #144]	; (80074ac <TIM_OC3_SetConfig+0x130>)
 800741c:	4293      	cmp	r3, r2
 800741e:	d003      	beq.n	8007428 <TIM_OC3_SetConfig+0xac>
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	4a23      	ldr	r2, [pc, #140]	; (80074b0 <TIM_OC3_SetConfig+0x134>)
 8007424:	4293      	cmp	r3, r2
 8007426:	d12f      	bne.n	8007488 <TIM_OC3_SetConfig+0x10c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 8007428:	683b      	ldr	r3, [r7, #0]
 800742a:	699b      	ldr	r3, [r3, #24]
 800742c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007430:	d008      	beq.n	8007444 <TIM_OC3_SetConfig+0xc8>
 8007432:	683b      	ldr	r3, [r7, #0]
 8007434:	699b      	ldr	r3, [r3, #24]
 8007436:	2b00      	cmp	r3, #0
 8007438:	d004      	beq.n	8007444 <TIM_OC3_SetConfig+0xc8>
 800743a:	f641 316e 	movw	r1, #7022	; 0x1b6e
 800743e:	481d      	ldr	r0, [pc, #116]	; (80074b4 <TIM_OC3_SetConfig+0x138>)
 8007440:	f7fa fcff 	bl	8001e42 <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 8007444:	683b      	ldr	r3, [r7, #0]
 8007446:	695b      	ldr	r3, [r3, #20]
 8007448:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800744c:	d008      	beq.n	8007460 <TIM_OC3_SetConfig+0xe4>
 800744e:	683b      	ldr	r3, [r7, #0]
 8007450:	695b      	ldr	r3, [r3, #20]
 8007452:	2b00      	cmp	r3, #0
 8007454:	d004      	beq.n	8007460 <TIM_OC3_SetConfig+0xe4>
 8007456:	f641 316f 	movw	r1, #7023	; 0x1b6f
 800745a:	4816      	ldr	r0, [pc, #88]	; (80074b4 <TIM_OC3_SetConfig+0x138>)
 800745c:	f7fa fcf1 	bl	8001e42 <assert_failed>

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007460:	693b      	ldr	r3, [r7, #16]
 8007462:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007466:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007468:	693b      	ldr	r3, [r7, #16]
 800746a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800746e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007470:	683b      	ldr	r3, [r7, #0]
 8007472:	695b      	ldr	r3, [r3, #20]
 8007474:	011b      	lsls	r3, r3, #4
 8007476:	693a      	ldr	r2, [r7, #16]
 8007478:	4313      	orrs	r3, r2
 800747a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800747c:	683b      	ldr	r3, [r7, #0]
 800747e:	699b      	ldr	r3, [r3, #24]
 8007480:	011b      	lsls	r3, r3, #4
 8007482:	693a      	ldr	r2, [r7, #16]
 8007484:	4313      	orrs	r3, r2
 8007486:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	693a      	ldr	r2, [r7, #16]
 800748c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	68fa      	ldr	r2, [r7, #12]
 8007492:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007494:	683b      	ldr	r3, [r7, #0]
 8007496:	685a      	ldr	r2, [r3, #4]
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	697a      	ldr	r2, [r7, #20]
 80074a0:	621a      	str	r2, [r3, #32]
}
 80074a2:	bf00      	nop
 80074a4:	3718      	adds	r7, #24
 80074a6:	46bd      	mov	sp, r7
 80074a8:	bd80      	pop	{r7, pc}
 80074aa:	bf00      	nop
 80074ac:	40010000 	.word	0x40010000
 80074b0:	40010400 	.word	0x40010400
 80074b4:	08009898 	.word	0x08009898

080074b8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80074b8:	b580      	push	{r7, lr}
 80074ba:	b086      	sub	sp, #24
 80074bc:	af00      	add	r7, sp, #0
 80074be:	6078      	str	r0, [r7, #4]
 80074c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	6a1b      	ldr	r3, [r3, #32]
 80074c6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	6a1b      	ldr	r3, [r3, #32]
 80074d2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	685b      	ldr	r3, [r3, #4]
 80074d8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	69db      	ldr	r3, [r3, #28]
 80074de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80074e0:	68fb      	ldr	r3, [r7, #12]
 80074e2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80074e6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80074e8:	68fb      	ldr	r3, [r7, #12]
 80074ea:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80074ee:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80074f0:	683b      	ldr	r3, [r7, #0]
 80074f2:	681b      	ldr	r3, [r3, #0]
 80074f4:	021b      	lsls	r3, r3, #8
 80074f6:	68fa      	ldr	r2, [r7, #12]
 80074f8:	4313      	orrs	r3, r2
 80074fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80074fc:	693b      	ldr	r3, [r7, #16]
 80074fe:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007502:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007504:	683b      	ldr	r3, [r7, #0]
 8007506:	689b      	ldr	r3, [r3, #8]
 8007508:	031b      	lsls	r3, r3, #12
 800750a:	693a      	ldr	r2, [r7, #16]
 800750c:	4313      	orrs	r3, r2
 800750e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	4a18      	ldr	r2, [pc, #96]	; (8007574 <TIM_OC4_SetConfig+0xbc>)
 8007514:	4293      	cmp	r3, r2
 8007516:	d003      	beq.n	8007520 <TIM_OC4_SetConfig+0x68>
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	4a17      	ldr	r2, [pc, #92]	; (8007578 <TIM_OC4_SetConfig+0xc0>)
 800751c:	4293      	cmp	r3, r2
 800751e:	d117      	bne.n	8007550 <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 8007520:	683b      	ldr	r3, [r7, #0]
 8007522:	695b      	ldr	r3, [r3, #20]
 8007524:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007528:	d008      	beq.n	800753c <TIM_OC4_SetConfig+0x84>
 800752a:	683b      	ldr	r3, [r7, #0]
 800752c:	695b      	ldr	r3, [r3, #20]
 800752e:	2b00      	cmp	r3, #0
 8007530:	d004      	beq.n	800753c <TIM_OC4_SetConfig+0x84>
 8007532:	f641 31ad 	movw	r1, #7085	; 0x1bad
 8007536:	4811      	ldr	r0, [pc, #68]	; (800757c <TIM_OC4_SetConfig+0xc4>)
 8007538:	f7fa fc83 	bl	8001e42 <assert_failed>

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800753c:	697b      	ldr	r3, [r7, #20]
 800753e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007542:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007544:	683b      	ldr	r3, [r7, #0]
 8007546:	695b      	ldr	r3, [r3, #20]
 8007548:	019b      	lsls	r3, r3, #6
 800754a:	697a      	ldr	r2, [r7, #20]
 800754c:	4313      	orrs	r3, r2
 800754e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	697a      	ldr	r2, [r7, #20]
 8007554:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	68fa      	ldr	r2, [r7, #12]
 800755a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800755c:	683b      	ldr	r3, [r7, #0]
 800755e:	685a      	ldr	r2, [r3, #4]
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	693a      	ldr	r2, [r7, #16]
 8007568:	621a      	str	r2, [r3, #32]
}
 800756a:	bf00      	nop
 800756c:	3718      	adds	r7, #24
 800756e:	46bd      	mov	sp, r7
 8007570:	bd80      	pop	{r7, pc}
 8007572:	bf00      	nop
 8007574:	40010000 	.word	0x40010000
 8007578:	40010400 	.word	0x40010400
 800757c:	08009898 	.word	0x08009898

08007580 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007580:	b480      	push	{r7}
 8007582:	b087      	sub	sp, #28
 8007584:	af00      	add	r7, sp, #0
 8007586:	60f8      	str	r0, [r7, #12]
 8007588:	60b9      	str	r1, [r7, #8]
 800758a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800758c:	68fb      	ldr	r3, [r7, #12]
 800758e:	6a1b      	ldr	r3, [r3, #32]
 8007590:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007592:	68fb      	ldr	r3, [r7, #12]
 8007594:	6a1b      	ldr	r3, [r3, #32]
 8007596:	f023 0201 	bic.w	r2, r3, #1
 800759a:	68fb      	ldr	r3, [r7, #12]
 800759c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800759e:	68fb      	ldr	r3, [r7, #12]
 80075a0:	699b      	ldr	r3, [r3, #24]
 80075a2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80075a4:	693b      	ldr	r3, [r7, #16]
 80075a6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80075aa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	011b      	lsls	r3, r3, #4
 80075b0:	693a      	ldr	r2, [r7, #16]
 80075b2:	4313      	orrs	r3, r2
 80075b4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80075b6:	697b      	ldr	r3, [r7, #20]
 80075b8:	f023 030a 	bic.w	r3, r3, #10
 80075bc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80075be:	697a      	ldr	r2, [r7, #20]
 80075c0:	68bb      	ldr	r3, [r7, #8]
 80075c2:	4313      	orrs	r3, r2
 80075c4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80075c6:	68fb      	ldr	r3, [r7, #12]
 80075c8:	693a      	ldr	r2, [r7, #16]
 80075ca:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80075cc:	68fb      	ldr	r3, [r7, #12]
 80075ce:	697a      	ldr	r2, [r7, #20]
 80075d0:	621a      	str	r2, [r3, #32]
}
 80075d2:	bf00      	nop
 80075d4:	371c      	adds	r7, #28
 80075d6:	46bd      	mov	sp, r7
 80075d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075dc:	4770      	bx	lr

080075de <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80075de:	b480      	push	{r7}
 80075e0:	b087      	sub	sp, #28
 80075e2:	af00      	add	r7, sp, #0
 80075e4:	60f8      	str	r0, [r7, #12]
 80075e6:	60b9      	str	r1, [r7, #8]
 80075e8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80075ea:	68fb      	ldr	r3, [r7, #12]
 80075ec:	6a1b      	ldr	r3, [r3, #32]
 80075ee:	f023 0210 	bic.w	r2, r3, #16
 80075f2:	68fb      	ldr	r3, [r7, #12]
 80075f4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80075f6:	68fb      	ldr	r3, [r7, #12]
 80075f8:	699b      	ldr	r3, [r3, #24]
 80075fa:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80075fc:	68fb      	ldr	r3, [r7, #12]
 80075fe:	6a1b      	ldr	r3, [r3, #32]
 8007600:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007602:	697b      	ldr	r3, [r7, #20]
 8007604:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007608:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	031b      	lsls	r3, r3, #12
 800760e:	697a      	ldr	r2, [r7, #20]
 8007610:	4313      	orrs	r3, r2
 8007612:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007614:	693b      	ldr	r3, [r7, #16]
 8007616:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800761a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800761c:	68bb      	ldr	r3, [r7, #8]
 800761e:	011b      	lsls	r3, r3, #4
 8007620:	693a      	ldr	r2, [r7, #16]
 8007622:	4313      	orrs	r3, r2
 8007624:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007626:	68fb      	ldr	r3, [r7, #12]
 8007628:	697a      	ldr	r2, [r7, #20]
 800762a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800762c:	68fb      	ldr	r3, [r7, #12]
 800762e:	693a      	ldr	r2, [r7, #16]
 8007630:	621a      	str	r2, [r3, #32]
}
 8007632:	bf00      	nop
 8007634:	371c      	adds	r7, #28
 8007636:	46bd      	mov	sp, r7
 8007638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800763c:	4770      	bx	lr

0800763e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800763e:	b480      	push	{r7}
 8007640:	b085      	sub	sp, #20
 8007642:	af00      	add	r7, sp, #0
 8007644:	6078      	str	r0, [r7, #4]
 8007646:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	689b      	ldr	r3, [r3, #8]
 800764c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800764e:	68fb      	ldr	r3, [r7, #12]
 8007650:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007654:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007656:	683a      	ldr	r2, [r7, #0]
 8007658:	68fb      	ldr	r3, [r7, #12]
 800765a:	4313      	orrs	r3, r2
 800765c:	f043 0307 	orr.w	r3, r3, #7
 8007660:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	68fa      	ldr	r2, [r7, #12]
 8007666:	609a      	str	r2, [r3, #8]
}
 8007668:	bf00      	nop
 800766a:	3714      	adds	r7, #20
 800766c:	46bd      	mov	sp, r7
 800766e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007672:	4770      	bx	lr

08007674 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007674:	b480      	push	{r7}
 8007676:	b087      	sub	sp, #28
 8007678:	af00      	add	r7, sp, #0
 800767a:	60f8      	str	r0, [r7, #12]
 800767c:	60b9      	str	r1, [r7, #8]
 800767e:	607a      	str	r2, [r7, #4]
 8007680:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007682:	68fb      	ldr	r3, [r7, #12]
 8007684:	689b      	ldr	r3, [r3, #8]
 8007686:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007688:	697b      	ldr	r3, [r7, #20]
 800768a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800768e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007690:	683b      	ldr	r3, [r7, #0]
 8007692:	021a      	lsls	r2, r3, #8
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	431a      	orrs	r2, r3
 8007698:	68bb      	ldr	r3, [r7, #8]
 800769a:	4313      	orrs	r3, r2
 800769c:	697a      	ldr	r2, [r7, #20]
 800769e:	4313      	orrs	r3, r2
 80076a0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80076a2:	68fb      	ldr	r3, [r7, #12]
 80076a4:	697a      	ldr	r2, [r7, #20]
 80076a6:	609a      	str	r2, [r3, #8]
}
 80076a8:	bf00      	nop
 80076aa:	371c      	adds	r7, #28
 80076ac:	46bd      	mov	sp, r7
 80076ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076b2:	4770      	bx	lr

080076b4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80076b4:	b580      	push	{r7, lr}
 80076b6:	b086      	sub	sp, #24
 80076b8:	af00      	add	r7, sp, #0
 80076ba:	60f8      	str	r0, [r7, #12]
 80076bc:	60b9      	str	r1, [r7, #8]
 80076be:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
 80076c0:	68fb      	ldr	r3, [r7, #12]
 80076c2:	4a32      	ldr	r2, [pc, #200]	; (800778c <TIM_CCxChannelCmd+0xd8>)
 80076c4:	4293      	cmp	r3, r2
 80076c6:	d030      	beq.n	800772a <TIM_CCxChannelCmd+0x76>
 80076c8:	68fb      	ldr	r3, [r7, #12]
 80076ca:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80076ce:	d02c      	beq.n	800772a <TIM_CCxChannelCmd+0x76>
 80076d0:	68fb      	ldr	r3, [r7, #12]
 80076d2:	4a2f      	ldr	r2, [pc, #188]	; (8007790 <TIM_CCxChannelCmd+0xdc>)
 80076d4:	4293      	cmp	r3, r2
 80076d6:	d028      	beq.n	800772a <TIM_CCxChannelCmd+0x76>
 80076d8:	68fb      	ldr	r3, [r7, #12]
 80076da:	4a2e      	ldr	r2, [pc, #184]	; (8007794 <TIM_CCxChannelCmd+0xe0>)
 80076dc:	4293      	cmp	r3, r2
 80076de:	d024      	beq.n	800772a <TIM_CCxChannelCmd+0x76>
 80076e0:	68fb      	ldr	r3, [r7, #12]
 80076e2:	4a2d      	ldr	r2, [pc, #180]	; (8007798 <TIM_CCxChannelCmd+0xe4>)
 80076e4:	4293      	cmp	r3, r2
 80076e6:	d020      	beq.n	800772a <TIM_CCxChannelCmd+0x76>
 80076e8:	68fb      	ldr	r3, [r7, #12]
 80076ea:	4a2c      	ldr	r2, [pc, #176]	; (800779c <TIM_CCxChannelCmd+0xe8>)
 80076ec:	4293      	cmp	r3, r2
 80076ee:	d01c      	beq.n	800772a <TIM_CCxChannelCmd+0x76>
 80076f0:	68fb      	ldr	r3, [r7, #12]
 80076f2:	4a2b      	ldr	r2, [pc, #172]	; (80077a0 <TIM_CCxChannelCmd+0xec>)
 80076f4:	4293      	cmp	r3, r2
 80076f6:	d018      	beq.n	800772a <TIM_CCxChannelCmd+0x76>
 80076f8:	68fb      	ldr	r3, [r7, #12]
 80076fa:	4a2a      	ldr	r2, [pc, #168]	; (80077a4 <TIM_CCxChannelCmd+0xf0>)
 80076fc:	4293      	cmp	r3, r2
 80076fe:	d014      	beq.n	800772a <TIM_CCxChannelCmd+0x76>
 8007700:	68fb      	ldr	r3, [r7, #12]
 8007702:	4a29      	ldr	r2, [pc, #164]	; (80077a8 <TIM_CCxChannelCmd+0xf4>)
 8007704:	4293      	cmp	r3, r2
 8007706:	d010      	beq.n	800772a <TIM_CCxChannelCmd+0x76>
 8007708:	68fb      	ldr	r3, [r7, #12]
 800770a:	4a28      	ldr	r2, [pc, #160]	; (80077ac <TIM_CCxChannelCmd+0xf8>)
 800770c:	4293      	cmp	r3, r2
 800770e:	d00c      	beq.n	800772a <TIM_CCxChannelCmd+0x76>
 8007710:	68fb      	ldr	r3, [r7, #12]
 8007712:	4a27      	ldr	r2, [pc, #156]	; (80077b0 <TIM_CCxChannelCmd+0xfc>)
 8007714:	4293      	cmp	r3, r2
 8007716:	d008      	beq.n	800772a <TIM_CCxChannelCmd+0x76>
 8007718:	68fb      	ldr	r3, [r7, #12]
 800771a:	4a26      	ldr	r2, [pc, #152]	; (80077b4 <TIM_CCxChannelCmd+0x100>)
 800771c:	4293      	cmp	r3, r2
 800771e:	d004      	beq.n	800772a <TIM_CCxChannelCmd+0x76>
 8007720:	f641 5198 	movw	r1, #7576	; 0x1d98
 8007724:	4824      	ldr	r0, [pc, #144]	; (80077b8 <TIM_CCxChannelCmd+0x104>)
 8007726:	f7fa fb8c 	bl	8001e42 <assert_failed>
  assert_param(IS_TIM_CHANNELS(Channel));
 800772a:	68bb      	ldr	r3, [r7, #8]
 800772c:	2b00      	cmp	r3, #0
 800772e:	d010      	beq.n	8007752 <TIM_CCxChannelCmd+0x9e>
 8007730:	68bb      	ldr	r3, [r7, #8]
 8007732:	2b04      	cmp	r3, #4
 8007734:	d00d      	beq.n	8007752 <TIM_CCxChannelCmd+0x9e>
 8007736:	68bb      	ldr	r3, [r7, #8]
 8007738:	2b08      	cmp	r3, #8
 800773a:	d00a      	beq.n	8007752 <TIM_CCxChannelCmd+0x9e>
 800773c:	68bb      	ldr	r3, [r7, #8]
 800773e:	2b0c      	cmp	r3, #12
 8007740:	d007      	beq.n	8007752 <TIM_CCxChannelCmd+0x9e>
 8007742:	68bb      	ldr	r3, [r7, #8]
 8007744:	2b3c      	cmp	r3, #60	; 0x3c
 8007746:	d004      	beq.n	8007752 <TIM_CCxChannelCmd+0x9e>
 8007748:	f641 5199 	movw	r1, #7577	; 0x1d99
 800774c:	481a      	ldr	r0, [pc, #104]	; (80077b8 <TIM_CCxChannelCmd+0x104>)
 800774e:	f7fa fb78 	bl	8001e42 <assert_failed>

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007752:	68bb      	ldr	r3, [r7, #8]
 8007754:	f003 031f 	and.w	r3, r3, #31
 8007758:	2201      	movs	r2, #1
 800775a:	fa02 f303 	lsl.w	r3, r2, r3
 800775e:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007760:	68fb      	ldr	r3, [r7, #12]
 8007762:	6a1a      	ldr	r2, [r3, #32]
 8007764:	697b      	ldr	r3, [r7, #20]
 8007766:	43db      	mvns	r3, r3
 8007768:	401a      	ands	r2, r3
 800776a:	68fb      	ldr	r3, [r7, #12]
 800776c:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800776e:	68fb      	ldr	r3, [r7, #12]
 8007770:	6a1a      	ldr	r2, [r3, #32]
 8007772:	68bb      	ldr	r3, [r7, #8]
 8007774:	f003 031f 	and.w	r3, r3, #31
 8007778:	6879      	ldr	r1, [r7, #4]
 800777a:	fa01 f303 	lsl.w	r3, r1, r3
 800777e:	431a      	orrs	r2, r3
 8007780:	68fb      	ldr	r3, [r7, #12]
 8007782:	621a      	str	r2, [r3, #32]
}
 8007784:	bf00      	nop
 8007786:	3718      	adds	r7, #24
 8007788:	46bd      	mov	sp, r7
 800778a:	bd80      	pop	{r7, pc}
 800778c:	40010000 	.word	0x40010000
 8007790:	40000400 	.word	0x40000400
 8007794:	40000800 	.word	0x40000800
 8007798:	40000c00 	.word	0x40000c00
 800779c:	40010400 	.word	0x40010400
 80077a0:	40014000 	.word	0x40014000
 80077a4:	40014400 	.word	0x40014400
 80077a8:	40014800 	.word	0x40014800
 80077ac:	40001800 	.word	0x40001800
 80077b0:	40001c00 	.word	0x40001c00
 80077b4:	40002000 	.word	0x40002000
 80077b8:	08009898 	.word	0x08009898

080077bc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80077bc:	b580      	push	{r7, lr}
 80077be:	b084      	sub	sp, #16
 80077c0:	af00      	add	r7, sp, #0
 80077c2:	6078      	str	r0, [r7, #4]
 80077c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr2;
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	681b      	ldr	r3, [r3, #0]
 80077ca:	4a61      	ldr	r2, [pc, #388]	; (8007950 <HAL_TIMEx_MasterConfigSynchronization+0x194>)
 80077cc:	4293      	cmp	r3, r2
 80077ce:	d027      	beq.n	8007820 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	681b      	ldr	r3, [r3, #0]
 80077d4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80077d8:	d022      	beq.n	8007820 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	681b      	ldr	r3, [r3, #0]
 80077de:	4a5d      	ldr	r2, [pc, #372]	; (8007954 <HAL_TIMEx_MasterConfigSynchronization+0x198>)
 80077e0:	4293      	cmp	r3, r2
 80077e2:	d01d      	beq.n	8007820 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	681b      	ldr	r3, [r3, #0]
 80077e8:	4a5b      	ldr	r2, [pc, #364]	; (8007958 <HAL_TIMEx_MasterConfigSynchronization+0x19c>)
 80077ea:	4293      	cmp	r3, r2
 80077ec:	d018      	beq.n	8007820 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	681b      	ldr	r3, [r3, #0]
 80077f2:	4a5a      	ldr	r2, [pc, #360]	; (800795c <HAL_TIMEx_MasterConfigSynchronization+0x1a0>)
 80077f4:	4293      	cmp	r3, r2
 80077f6:	d013      	beq.n	8007820 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	681b      	ldr	r3, [r3, #0]
 80077fc:	4a58      	ldr	r2, [pc, #352]	; (8007960 <HAL_TIMEx_MasterConfigSynchronization+0x1a4>)
 80077fe:	4293      	cmp	r3, r2
 8007800:	d00e      	beq.n	8007820 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	681b      	ldr	r3, [r3, #0]
 8007806:	4a57      	ldr	r2, [pc, #348]	; (8007964 <HAL_TIMEx_MasterConfigSynchronization+0x1a8>)
 8007808:	4293      	cmp	r3, r2
 800780a:	d009      	beq.n	8007820 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	681b      	ldr	r3, [r3, #0]
 8007810:	4a55      	ldr	r2, [pc, #340]	; (8007968 <HAL_TIMEx_MasterConfigSynchronization+0x1ac>)
 8007812:	4293      	cmp	r3, r2
 8007814:	d004      	beq.n	8007820 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 8007816:	f240 71b1 	movw	r1, #1969	; 0x7b1
 800781a:	4854      	ldr	r0, [pc, #336]	; (800796c <HAL_TIMEx_MasterConfigSynchronization+0x1b0>)
 800781c:	f7fa fb11 	bl	8001e42 <assert_failed>
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
 8007820:	683b      	ldr	r3, [r7, #0]
 8007822:	681b      	ldr	r3, [r3, #0]
 8007824:	2b00      	cmp	r3, #0
 8007826:	d020      	beq.n	800786a <HAL_TIMEx_MasterConfigSynchronization+0xae>
 8007828:	683b      	ldr	r3, [r7, #0]
 800782a:	681b      	ldr	r3, [r3, #0]
 800782c:	2b10      	cmp	r3, #16
 800782e:	d01c      	beq.n	800786a <HAL_TIMEx_MasterConfigSynchronization+0xae>
 8007830:	683b      	ldr	r3, [r7, #0]
 8007832:	681b      	ldr	r3, [r3, #0]
 8007834:	2b20      	cmp	r3, #32
 8007836:	d018      	beq.n	800786a <HAL_TIMEx_MasterConfigSynchronization+0xae>
 8007838:	683b      	ldr	r3, [r7, #0]
 800783a:	681b      	ldr	r3, [r3, #0]
 800783c:	2b30      	cmp	r3, #48	; 0x30
 800783e:	d014      	beq.n	800786a <HAL_TIMEx_MasterConfigSynchronization+0xae>
 8007840:	683b      	ldr	r3, [r7, #0]
 8007842:	681b      	ldr	r3, [r3, #0]
 8007844:	2b40      	cmp	r3, #64	; 0x40
 8007846:	d010      	beq.n	800786a <HAL_TIMEx_MasterConfigSynchronization+0xae>
 8007848:	683b      	ldr	r3, [r7, #0]
 800784a:	681b      	ldr	r3, [r3, #0]
 800784c:	2b50      	cmp	r3, #80	; 0x50
 800784e:	d00c      	beq.n	800786a <HAL_TIMEx_MasterConfigSynchronization+0xae>
 8007850:	683b      	ldr	r3, [r7, #0]
 8007852:	681b      	ldr	r3, [r3, #0]
 8007854:	2b60      	cmp	r3, #96	; 0x60
 8007856:	d008      	beq.n	800786a <HAL_TIMEx_MasterConfigSynchronization+0xae>
 8007858:	683b      	ldr	r3, [r7, #0]
 800785a:	681b      	ldr	r3, [r3, #0]
 800785c:	2b70      	cmp	r3, #112	; 0x70
 800785e:	d004      	beq.n	800786a <HAL_TIMEx_MasterConfigSynchronization+0xae>
 8007860:	f240 71b2 	movw	r1, #1970	; 0x7b2
 8007864:	4841      	ldr	r0, [pc, #260]	; (800796c <HAL_TIMEx_MasterConfigSynchronization+0x1b0>)
 8007866:	f7fa faec 	bl	8001e42 <assert_failed>
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
 800786a:	683b      	ldr	r3, [r7, #0]
 800786c:	685b      	ldr	r3, [r3, #4]
 800786e:	2b80      	cmp	r3, #128	; 0x80
 8007870:	d008      	beq.n	8007884 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007872:	683b      	ldr	r3, [r7, #0]
 8007874:	685b      	ldr	r3, [r3, #4]
 8007876:	2b00      	cmp	r3, #0
 8007878:	d004      	beq.n	8007884 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800787a:	f240 71b3 	movw	r1, #1971	; 0x7b3
 800787e:	483b      	ldr	r0, [pc, #236]	; (800796c <HAL_TIMEx_MasterConfigSynchronization+0x1b0>)
 8007880:	f7fa fadf 	bl	8001e42 <assert_failed>

  /* Check input state */
  __HAL_LOCK(htim);
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800788a:	2b01      	cmp	r3, #1
 800788c:	d101      	bne.n	8007892 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800788e:	2302      	movs	r3, #2
 8007890:	e05a      	b.n	8007948 <HAL_TIMEx_MasterConfigSynchronization+0x18c>
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	2201      	movs	r2, #1
 8007896:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	2202      	movs	r2, #2
 800789e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	681b      	ldr	r3, [r3, #0]
 80078a6:	685b      	ldr	r3, [r3, #4]
 80078a8:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	681b      	ldr	r3, [r3, #0]
 80078ae:	689b      	ldr	r3, [r3, #8]
 80078b0:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80078b2:	68fb      	ldr	r3, [r7, #12]
 80078b4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80078b8:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80078ba:	683b      	ldr	r3, [r7, #0]
 80078bc:	681b      	ldr	r3, [r3, #0]
 80078be:	68fa      	ldr	r2, [r7, #12]
 80078c0:	4313      	orrs	r3, r2
 80078c2:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	681b      	ldr	r3, [r3, #0]
 80078c8:	68fa      	ldr	r2, [r7, #12]
 80078ca:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	681b      	ldr	r3, [r3, #0]
 80078d0:	4a1f      	ldr	r2, [pc, #124]	; (8007950 <HAL_TIMEx_MasterConfigSynchronization+0x194>)
 80078d2:	4293      	cmp	r3, r2
 80078d4:	d022      	beq.n	800791c <HAL_TIMEx_MasterConfigSynchronization+0x160>
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	681b      	ldr	r3, [r3, #0]
 80078da:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80078de:	d01d      	beq.n	800791c <HAL_TIMEx_MasterConfigSynchronization+0x160>
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	681b      	ldr	r3, [r3, #0]
 80078e4:	4a1b      	ldr	r2, [pc, #108]	; (8007954 <HAL_TIMEx_MasterConfigSynchronization+0x198>)
 80078e6:	4293      	cmp	r3, r2
 80078e8:	d018      	beq.n	800791c <HAL_TIMEx_MasterConfigSynchronization+0x160>
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	681b      	ldr	r3, [r3, #0]
 80078ee:	4a1a      	ldr	r2, [pc, #104]	; (8007958 <HAL_TIMEx_MasterConfigSynchronization+0x19c>)
 80078f0:	4293      	cmp	r3, r2
 80078f2:	d013      	beq.n	800791c <HAL_TIMEx_MasterConfigSynchronization+0x160>
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	681b      	ldr	r3, [r3, #0]
 80078f8:	4a18      	ldr	r2, [pc, #96]	; (800795c <HAL_TIMEx_MasterConfigSynchronization+0x1a0>)
 80078fa:	4293      	cmp	r3, r2
 80078fc:	d00e      	beq.n	800791c <HAL_TIMEx_MasterConfigSynchronization+0x160>
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	681b      	ldr	r3, [r3, #0]
 8007902:	4a19      	ldr	r2, [pc, #100]	; (8007968 <HAL_TIMEx_MasterConfigSynchronization+0x1ac>)
 8007904:	4293      	cmp	r3, r2
 8007906:	d009      	beq.n	800791c <HAL_TIMEx_MasterConfigSynchronization+0x160>
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	681b      	ldr	r3, [r3, #0]
 800790c:	4a18      	ldr	r2, [pc, #96]	; (8007970 <HAL_TIMEx_MasterConfigSynchronization+0x1b4>)
 800790e:	4293      	cmp	r3, r2
 8007910:	d004      	beq.n	800791c <HAL_TIMEx_MasterConfigSynchronization+0x160>
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	681b      	ldr	r3, [r3, #0]
 8007916:	4a17      	ldr	r2, [pc, #92]	; (8007974 <HAL_TIMEx_MasterConfigSynchronization+0x1b8>)
 8007918:	4293      	cmp	r3, r2
 800791a:	d10c      	bne.n	8007936 <HAL_TIMEx_MasterConfigSynchronization+0x17a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800791c:	68bb      	ldr	r3, [r7, #8]
 800791e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007922:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007924:	683b      	ldr	r3, [r7, #0]
 8007926:	685b      	ldr	r3, [r3, #4]
 8007928:	68ba      	ldr	r2, [r7, #8]
 800792a:	4313      	orrs	r3, r2
 800792c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	681b      	ldr	r3, [r3, #0]
 8007932:	68ba      	ldr	r2, [r7, #8]
 8007934:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	2201      	movs	r2, #1
 800793a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	2200      	movs	r2, #0
 8007942:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007946:	2300      	movs	r3, #0
}
 8007948:	4618      	mov	r0, r3
 800794a:	3710      	adds	r7, #16
 800794c:	46bd      	mov	sp, r7
 800794e:	bd80      	pop	{r7, pc}
 8007950:	40010000 	.word	0x40010000
 8007954:	40000400 	.word	0x40000400
 8007958:	40000800 	.word	0x40000800
 800795c:	40000c00 	.word	0x40000c00
 8007960:	40001000 	.word	0x40001000
 8007964:	40001400 	.word	0x40001400
 8007968:	40010400 	.word	0x40010400
 800796c:	080098d0 	.word	0x080098d0
 8007970:	40014000 	.word	0x40014000
 8007974:	40001800 	.word	0x40001800

08007978 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8007978:	b580      	push	{r7, lr}
 800797a:	b084      	sub	sp, #16
 800797c:	af00      	add	r7, sp, #0
 800797e:	6078      	str	r0, [r7, #4]
 8007980:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8007982:	2300      	movs	r3, #0
 8007984:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_BREAK_INSTANCE(htim->Instance));
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	681b      	ldr	r3, [r3, #0]
 800798a:	4a5e      	ldr	r2, [pc, #376]	; (8007b04 <HAL_TIMEx_ConfigBreakDeadTime+0x18c>)
 800798c:	4293      	cmp	r3, r2
 800798e:	d009      	beq.n	80079a4 <HAL_TIMEx_ConfigBreakDeadTime+0x2c>
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	681b      	ldr	r3, [r3, #0]
 8007994:	4a5c      	ldr	r2, [pc, #368]	; (8007b08 <HAL_TIMEx_ConfigBreakDeadTime+0x190>)
 8007996:	4293      	cmp	r3, r2
 8007998:	d004      	beq.n	80079a4 <HAL_TIMEx_ConfigBreakDeadTime+0x2c>
 800799a:	f240 71ee 	movw	r1, #2030	; 0x7ee
 800799e:	485b      	ldr	r0, [pc, #364]	; (8007b0c <HAL_TIMEx_ConfigBreakDeadTime+0x194>)
 80079a0:	f7fa fa4f 	bl	8001e42 <assert_failed>
  assert_param(IS_TIM_OSSR_STATE(sBreakDeadTimeConfig->OffStateRunMode));
 80079a4:	683b      	ldr	r3, [r7, #0]
 80079a6:	681b      	ldr	r3, [r3, #0]
 80079a8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80079ac:	d008      	beq.n	80079c0 <HAL_TIMEx_ConfigBreakDeadTime+0x48>
 80079ae:	683b      	ldr	r3, [r7, #0]
 80079b0:	681b      	ldr	r3, [r3, #0]
 80079b2:	2b00      	cmp	r3, #0
 80079b4:	d004      	beq.n	80079c0 <HAL_TIMEx_ConfigBreakDeadTime+0x48>
 80079b6:	f240 71ef 	movw	r1, #2031	; 0x7ef
 80079ba:	4854      	ldr	r0, [pc, #336]	; (8007b0c <HAL_TIMEx_ConfigBreakDeadTime+0x194>)
 80079bc:	f7fa fa41 	bl	8001e42 <assert_failed>
  assert_param(IS_TIM_OSSI_STATE(sBreakDeadTimeConfig->OffStateIDLEMode));
 80079c0:	683b      	ldr	r3, [r7, #0]
 80079c2:	685b      	ldr	r3, [r3, #4]
 80079c4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80079c8:	d008      	beq.n	80079dc <HAL_TIMEx_ConfigBreakDeadTime+0x64>
 80079ca:	683b      	ldr	r3, [r7, #0]
 80079cc:	685b      	ldr	r3, [r3, #4]
 80079ce:	2b00      	cmp	r3, #0
 80079d0:	d004      	beq.n	80079dc <HAL_TIMEx_ConfigBreakDeadTime+0x64>
 80079d2:	f44f 61fe 	mov.w	r1, #2032	; 0x7f0
 80079d6:	484d      	ldr	r0, [pc, #308]	; (8007b0c <HAL_TIMEx_ConfigBreakDeadTime+0x194>)
 80079d8:	f7fa fa33 	bl	8001e42 <assert_failed>
  assert_param(IS_TIM_LOCK_LEVEL(sBreakDeadTimeConfig->LockLevel));
 80079dc:	683b      	ldr	r3, [r7, #0]
 80079de:	689b      	ldr	r3, [r3, #8]
 80079e0:	2b00      	cmp	r3, #0
 80079e2:	d013      	beq.n	8007a0c <HAL_TIMEx_ConfigBreakDeadTime+0x94>
 80079e4:	683b      	ldr	r3, [r7, #0]
 80079e6:	689b      	ldr	r3, [r3, #8]
 80079e8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80079ec:	d00e      	beq.n	8007a0c <HAL_TIMEx_ConfigBreakDeadTime+0x94>
 80079ee:	683b      	ldr	r3, [r7, #0]
 80079f0:	689b      	ldr	r3, [r3, #8]
 80079f2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80079f6:	d009      	beq.n	8007a0c <HAL_TIMEx_ConfigBreakDeadTime+0x94>
 80079f8:	683b      	ldr	r3, [r7, #0]
 80079fa:	689b      	ldr	r3, [r3, #8]
 80079fc:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007a00:	d004      	beq.n	8007a0c <HAL_TIMEx_ConfigBreakDeadTime+0x94>
 8007a02:	f240 71f1 	movw	r1, #2033	; 0x7f1
 8007a06:	4841      	ldr	r0, [pc, #260]	; (8007b0c <HAL_TIMEx_ConfigBreakDeadTime+0x194>)
 8007a08:	f7fa fa1b 	bl	8001e42 <assert_failed>
  assert_param(IS_TIM_DEADTIME(sBreakDeadTimeConfig->DeadTime));
 8007a0c:	683b      	ldr	r3, [r7, #0]
 8007a0e:	68db      	ldr	r3, [r3, #12]
 8007a10:	2bff      	cmp	r3, #255	; 0xff
 8007a12:	d904      	bls.n	8007a1e <HAL_TIMEx_ConfigBreakDeadTime+0xa6>
 8007a14:	f240 71f2 	movw	r1, #2034	; 0x7f2
 8007a18:	483c      	ldr	r0, [pc, #240]	; (8007b0c <HAL_TIMEx_ConfigBreakDeadTime+0x194>)
 8007a1a:	f7fa fa12 	bl	8001e42 <assert_failed>
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
 8007a1e:	683b      	ldr	r3, [r7, #0]
 8007a20:	691b      	ldr	r3, [r3, #16]
 8007a22:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007a26:	d008      	beq.n	8007a3a <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 8007a28:	683b      	ldr	r3, [r7, #0]
 8007a2a:	691b      	ldr	r3, [r3, #16]
 8007a2c:	2b00      	cmp	r3, #0
 8007a2e:	d004      	beq.n	8007a3a <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 8007a30:	f240 71f3 	movw	r1, #2035	; 0x7f3
 8007a34:	4835      	ldr	r0, [pc, #212]	; (8007b0c <HAL_TIMEx_ConfigBreakDeadTime+0x194>)
 8007a36:	f7fa fa04 	bl	8001e42 <assert_failed>
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
 8007a3a:	683b      	ldr	r3, [r7, #0]
 8007a3c:	695b      	ldr	r3, [r3, #20]
 8007a3e:	2b00      	cmp	r3, #0
 8007a40:	d009      	beq.n	8007a56 <HAL_TIMEx_ConfigBreakDeadTime+0xde>
 8007a42:	683b      	ldr	r3, [r7, #0]
 8007a44:	695b      	ldr	r3, [r3, #20]
 8007a46:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007a4a:	d004      	beq.n	8007a56 <HAL_TIMEx_ConfigBreakDeadTime+0xde>
 8007a4c:	f240 71f4 	movw	r1, #2036	; 0x7f4
 8007a50:	482e      	ldr	r0, [pc, #184]	; (8007b0c <HAL_TIMEx_ConfigBreakDeadTime+0x194>)
 8007a52:	f7fa f9f6 	bl	8001e42 <assert_failed>
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
 8007a56:	683b      	ldr	r3, [r7, #0]
 8007a58:	69db      	ldr	r3, [r3, #28]
 8007a5a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007a5e:	d008      	beq.n	8007a72 <HAL_TIMEx_ConfigBreakDeadTime+0xfa>
 8007a60:	683b      	ldr	r3, [r7, #0]
 8007a62:	69db      	ldr	r3, [r3, #28]
 8007a64:	2b00      	cmp	r3, #0
 8007a66:	d004      	beq.n	8007a72 <HAL_TIMEx_ConfigBreakDeadTime+0xfa>
 8007a68:	f240 71f5 	movw	r1, #2037	; 0x7f5
 8007a6c:	4827      	ldr	r0, [pc, #156]	; (8007b0c <HAL_TIMEx_ConfigBreakDeadTime+0x194>)
 8007a6e:	f7fa f9e8 	bl	8001e42 <assert_failed>

  /* Check input state */
  __HAL_LOCK(htim);
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007a78:	2b01      	cmp	r3, #1
 8007a7a:	d101      	bne.n	8007a80 <HAL_TIMEx_ConfigBreakDeadTime+0x108>
 8007a7c:	2302      	movs	r3, #2
 8007a7e:	e03d      	b.n	8007afc <HAL_TIMEx_ConfigBreakDeadTime+0x184>
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	2201      	movs	r2, #1
 8007a84:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8007a88:	68fb      	ldr	r3, [r7, #12]
 8007a8a:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8007a8e:	683b      	ldr	r3, [r7, #0]
 8007a90:	68db      	ldr	r3, [r3, #12]
 8007a92:	4313      	orrs	r3, r2
 8007a94:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8007a96:	68fb      	ldr	r3, [r7, #12]
 8007a98:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007a9c:	683b      	ldr	r3, [r7, #0]
 8007a9e:	689b      	ldr	r3, [r3, #8]
 8007aa0:	4313      	orrs	r3, r2
 8007aa2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8007aa4:	68fb      	ldr	r3, [r7, #12]
 8007aa6:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8007aaa:	683b      	ldr	r3, [r7, #0]
 8007aac:	685b      	ldr	r3, [r3, #4]
 8007aae:	4313      	orrs	r3, r2
 8007ab0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8007ab2:	68fb      	ldr	r3, [r7, #12]
 8007ab4:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8007ab8:	683b      	ldr	r3, [r7, #0]
 8007aba:	681b      	ldr	r3, [r3, #0]
 8007abc:	4313      	orrs	r3, r2
 8007abe:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8007ac0:	68fb      	ldr	r3, [r7, #12]
 8007ac2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007ac6:	683b      	ldr	r3, [r7, #0]
 8007ac8:	691b      	ldr	r3, [r3, #16]
 8007aca:	4313      	orrs	r3, r2
 8007acc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8007ace:	68fb      	ldr	r3, [r7, #12]
 8007ad0:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8007ad4:	683b      	ldr	r3, [r7, #0]
 8007ad6:	695b      	ldr	r3, [r3, #20]
 8007ad8:	4313      	orrs	r3, r2
 8007ada:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8007adc:	68fb      	ldr	r3, [r7, #12]
 8007ade:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8007ae2:	683b      	ldr	r3, [r7, #0]
 8007ae4:	69db      	ldr	r3, [r3, #28]
 8007ae6:	4313      	orrs	r3, r2
 8007ae8:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	681b      	ldr	r3, [r3, #0]
 8007aee:	68fa      	ldr	r2, [r7, #12]
 8007af0:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	2200      	movs	r2, #0
 8007af6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007afa:	2300      	movs	r3, #0
}
 8007afc:	4618      	mov	r0, r3
 8007afe:	3710      	adds	r7, #16
 8007b00:	46bd      	mov	sp, r7
 8007b02:	bd80      	pop	{r7, pc}
 8007b04:	40010000 	.word	0x40010000
 8007b08:	40010400 	.word	0x40010400
 8007b0c:	080098d0 	.word	0x080098d0

08007b10 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007b10:	b480      	push	{r7}
 8007b12:	b083      	sub	sp, #12
 8007b14:	af00      	add	r7, sp, #0
 8007b16:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007b18:	bf00      	nop
 8007b1a:	370c      	adds	r7, #12
 8007b1c:	46bd      	mov	sp, r7
 8007b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b22:	4770      	bx	lr

08007b24 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007b24:	b480      	push	{r7}
 8007b26:	b083      	sub	sp, #12
 8007b28:	af00      	add	r7, sp, #0
 8007b2a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007b2c:	bf00      	nop
 8007b2e:	370c      	adds	r7, #12
 8007b30:	46bd      	mov	sp, r7
 8007b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b36:	4770      	bx	lr

08007b38 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007b38:	b580      	push	{r7, lr}
 8007b3a:	b082      	sub	sp, #8
 8007b3c:	af00      	add	r7, sp, #0
 8007b3e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	2b00      	cmp	r3, #0
 8007b44:	d101      	bne.n	8007b4a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007b46:	2301      	movs	r3, #1
 8007b48:	e0be      	b.n	8007cc8 <HAL_UART_Init+0x190>
  }

  /* Check the parameters */
  if (huart->Init.HwFlowCtl != UART_HWCONTROL_NONE)
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	699b      	ldr	r3, [r3, #24]
 8007b4e:	2b00      	cmp	r3, #0
 8007b50:	d03b      	beq.n	8007bca <HAL_UART_Init+0x92>
  {
    /* The hardware flow control is available only for USART1, USART2, USART3 and USART6.
       Except for STM32F446xx devices, that is available for USART1, USART2, USART3, USART6, UART4 and UART5.
    */
    assert_param(IS_UART_HWFLOW_INSTANCE(huart->Instance));
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	681b      	ldr	r3, [r3, #0]
 8007b56:	4a5e      	ldr	r2, [pc, #376]	; (8007cd0 <HAL_UART_Init+0x198>)
 8007b58:	4293      	cmp	r3, r2
 8007b5a:	d01d      	beq.n	8007b98 <HAL_UART_Init+0x60>
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	681b      	ldr	r3, [r3, #0]
 8007b60:	4a5c      	ldr	r2, [pc, #368]	; (8007cd4 <HAL_UART_Init+0x19c>)
 8007b62:	4293      	cmp	r3, r2
 8007b64:	d018      	beq.n	8007b98 <HAL_UART_Init+0x60>
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	681b      	ldr	r3, [r3, #0]
 8007b6a:	4a5b      	ldr	r2, [pc, #364]	; (8007cd8 <HAL_UART_Init+0x1a0>)
 8007b6c:	4293      	cmp	r3, r2
 8007b6e:	d013      	beq.n	8007b98 <HAL_UART_Init+0x60>
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	681b      	ldr	r3, [r3, #0]
 8007b74:	4a59      	ldr	r2, [pc, #356]	; (8007cdc <HAL_UART_Init+0x1a4>)
 8007b76:	4293      	cmp	r3, r2
 8007b78:	d00e      	beq.n	8007b98 <HAL_UART_Init+0x60>
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	681b      	ldr	r3, [r3, #0]
 8007b7e:	4a58      	ldr	r2, [pc, #352]	; (8007ce0 <HAL_UART_Init+0x1a8>)
 8007b80:	4293      	cmp	r3, r2
 8007b82:	d009      	beq.n	8007b98 <HAL_UART_Init+0x60>
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	681b      	ldr	r3, [r3, #0]
 8007b88:	4a56      	ldr	r2, [pc, #344]	; (8007ce4 <HAL_UART_Init+0x1ac>)
 8007b8a:	4293      	cmp	r3, r2
 8007b8c:	d004      	beq.n	8007b98 <HAL_UART_Init+0x60>
 8007b8e:	f44f 71b9 	mov.w	r1, #370	; 0x172
 8007b92:	4855      	ldr	r0, [pc, #340]	; (8007ce8 <HAL_UART_Init+0x1b0>)
 8007b94:	f7fa f955 	bl	8001e42 <assert_failed>
    assert_param(IS_UART_HARDWARE_FLOW_CONTROL(huart->Init.HwFlowCtl));
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	699b      	ldr	r3, [r3, #24]
 8007b9c:	2b00      	cmp	r3, #0
 8007b9e:	d037      	beq.n	8007c10 <HAL_UART_Init+0xd8>
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	699b      	ldr	r3, [r3, #24]
 8007ba4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007ba8:	d032      	beq.n	8007c10 <HAL_UART_Init+0xd8>
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	699b      	ldr	r3, [r3, #24]
 8007bae:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007bb2:	d02d      	beq.n	8007c10 <HAL_UART_Init+0xd8>
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	699b      	ldr	r3, [r3, #24]
 8007bb8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007bbc:	d028      	beq.n	8007c10 <HAL_UART_Init+0xd8>
 8007bbe:	f240 1173 	movw	r1, #371	; 0x173
 8007bc2:	4849      	ldr	r0, [pc, #292]	; (8007ce8 <HAL_UART_Init+0x1b0>)
 8007bc4:	f7fa f93d 	bl	8001e42 <assert_failed>
 8007bc8:	e022      	b.n	8007c10 <HAL_UART_Init+0xd8>
  }
  else
  {
    assert_param(IS_UART_INSTANCE(huart->Instance));
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	681b      	ldr	r3, [r3, #0]
 8007bce:	4a40      	ldr	r2, [pc, #256]	; (8007cd0 <HAL_UART_Init+0x198>)
 8007bd0:	4293      	cmp	r3, r2
 8007bd2:	d01d      	beq.n	8007c10 <HAL_UART_Init+0xd8>
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	681b      	ldr	r3, [r3, #0]
 8007bd8:	4a3e      	ldr	r2, [pc, #248]	; (8007cd4 <HAL_UART_Init+0x19c>)
 8007bda:	4293      	cmp	r3, r2
 8007bdc:	d018      	beq.n	8007c10 <HAL_UART_Init+0xd8>
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	681b      	ldr	r3, [r3, #0]
 8007be2:	4a3d      	ldr	r2, [pc, #244]	; (8007cd8 <HAL_UART_Init+0x1a0>)
 8007be4:	4293      	cmp	r3, r2
 8007be6:	d013      	beq.n	8007c10 <HAL_UART_Init+0xd8>
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	681b      	ldr	r3, [r3, #0]
 8007bec:	4a3b      	ldr	r2, [pc, #236]	; (8007cdc <HAL_UART_Init+0x1a4>)
 8007bee:	4293      	cmp	r3, r2
 8007bf0:	d00e      	beq.n	8007c10 <HAL_UART_Init+0xd8>
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	681b      	ldr	r3, [r3, #0]
 8007bf6:	4a3a      	ldr	r2, [pc, #232]	; (8007ce0 <HAL_UART_Init+0x1a8>)
 8007bf8:	4293      	cmp	r3, r2
 8007bfa:	d009      	beq.n	8007c10 <HAL_UART_Init+0xd8>
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	681b      	ldr	r3, [r3, #0]
 8007c00:	4a38      	ldr	r2, [pc, #224]	; (8007ce4 <HAL_UART_Init+0x1ac>)
 8007c02:	4293      	cmp	r3, r2
 8007c04:	d004      	beq.n	8007c10 <HAL_UART_Init+0xd8>
 8007c06:	f240 1177 	movw	r1, #375	; 0x177
 8007c0a:	4837      	ldr	r0, [pc, #220]	; (8007ce8 <HAL_UART_Init+0x1b0>)
 8007c0c:	f7fa f919 	bl	8001e42 <assert_failed>
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	689b      	ldr	r3, [r3, #8]
 8007c14:	2b00      	cmp	r3, #0
 8007c16:	d009      	beq.n	8007c2c <HAL_UART_Init+0xf4>
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	689b      	ldr	r3, [r3, #8]
 8007c1c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007c20:	d004      	beq.n	8007c2c <HAL_UART_Init+0xf4>
 8007c22:	f240 1179 	movw	r1, #377	; 0x179
 8007c26:	4830      	ldr	r0, [pc, #192]	; (8007ce8 <HAL_UART_Init+0x1b0>)
 8007c28:	f7fa f90b 	bl	8001e42 <assert_failed>
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	69db      	ldr	r3, [r3, #28]
 8007c30:	2b00      	cmp	r3, #0
 8007c32:	d009      	beq.n	8007c48 <HAL_UART_Init+0x110>
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	69db      	ldr	r3, [r3, #28]
 8007c38:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007c3c:	d004      	beq.n	8007c48 <HAL_UART_Init+0x110>
 8007c3e:	f44f 71bd 	mov.w	r1, #378	; 0x17a
 8007c42:	4829      	ldr	r0, [pc, #164]	; (8007ce8 <HAL_UART_Init+0x1b0>)
 8007c44:	f7fa f8fd 	bl	8001e42 <assert_failed>

  if (huart->gState == HAL_UART_STATE_RESET)
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007c4e:	b2db      	uxtb	r3, r3
 8007c50:	2b00      	cmp	r3, #0
 8007c52:	d106      	bne.n	8007c62 <HAL_UART_Init+0x12a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	2200      	movs	r2, #0
 8007c58:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007c5c:	6878      	ldr	r0, [r7, #4]
 8007c5e:	f7fa fcc5 	bl	80025ec <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	2224      	movs	r2, #36	; 0x24
 8007c66:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	681b      	ldr	r3, [r3, #0]
 8007c6e:	68da      	ldr	r2, [r3, #12]
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	681b      	ldr	r3, [r3, #0]
 8007c74:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007c78:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8007c7a:	6878      	ldr	r0, [r7, #4]
 8007c7c:	f000 fce8 	bl	8008650 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	681b      	ldr	r3, [r3, #0]
 8007c84:	691a      	ldr	r2, [r3, #16]
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	681b      	ldr	r3, [r3, #0]
 8007c8a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007c8e:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	681b      	ldr	r3, [r3, #0]
 8007c94:	695a      	ldr	r2, [r3, #20]
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	681b      	ldr	r3, [r3, #0]
 8007c9a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007c9e:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	681b      	ldr	r3, [r3, #0]
 8007ca4:	68da      	ldr	r2, [r3, #12]
 8007ca6:	687b      	ldr	r3, [r7, #4]
 8007ca8:	681b      	ldr	r3, [r3, #0]
 8007caa:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007cae:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	2200      	movs	r2, #0
 8007cb4:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	2220      	movs	r2, #32
 8007cba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	2220      	movs	r2, #32
 8007cc2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8007cc6:	2300      	movs	r3, #0
}
 8007cc8:	4618      	mov	r0, r3
 8007cca:	3708      	adds	r7, #8
 8007ccc:	46bd      	mov	sp, r7
 8007cce:	bd80      	pop	{r7, pc}
 8007cd0:	40011000 	.word	0x40011000
 8007cd4:	40004400 	.word	0x40004400
 8007cd8:	40004800 	.word	0x40004800
 8007cdc:	40004c00 	.word	0x40004c00
 8007ce0:	40005000 	.word	0x40005000
 8007ce4:	40011400 	.word	0x40011400
 8007ce8:	0800990c 	.word	0x0800990c

08007cec <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007cec:	b580      	push	{r7, lr}
 8007cee:	b084      	sub	sp, #16
 8007cf0:	af00      	add	r7, sp, #0
 8007cf2:	60f8      	str	r0, [r7, #12]
 8007cf4:	60b9      	str	r1, [r7, #8]
 8007cf6:	4613      	mov	r3, r2
 8007cf8:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007cfa:	68fb      	ldr	r3, [r7, #12]
 8007cfc:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007d00:	b2db      	uxtb	r3, r3
 8007d02:	2b20      	cmp	r3, #32
 8007d04:	d11d      	bne.n	8007d42 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8007d06:	68bb      	ldr	r3, [r7, #8]
 8007d08:	2b00      	cmp	r3, #0
 8007d0a:	d002      	beq.n	8007d12 <HAL_UART_Receive_IT+0x26>
 8007d0c:	88fb      	ldrh	r3, [r7, #6]
 8007d0e:	2b00      	cmp	r3, #0
 8007d10:	d101      	bne.n	8007d16 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8007d12:	2301      	movs	r3, #1
 8007d14:	e016      	b.n	8007d44 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8007d16:	68fb      	ldr	r3, [r7, #12]
 8007d18:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007d1c:	2b01      	cmp	r3, #1
 8007d1e:	d101      	bne.n	8007d24 <HAL_UART_Receive_IT+0x38>
 8007d20:	2302      	movs	r3, #2
 8007d22:	e00f      	b.n	8007d44 <HAL_UART_Receive_IT+0x58>
 8007d24:	68fb      	ldr	r3, [r7, #12]
 8007d26:	2201      	movs	r2, #1
 8007d28:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007d2c:	68fb      	ldr	r3, [r7, #12]
 8007d2e:	2200      	movs	r2, #0
 8007d30:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8007d32:	88fb      	ldrh	r3, [r7, #6]
 8007d34:	461a      	mov	r2, r3
 8007d36:	68b9      	ldr	r1, [r7, #8]
 8007d38:	68f8      	ldr	r0, [r7, #12]
 8007d3a:	f000 fab5 	bl	80082a8 <UART_Start_Receive_IT>
 8007d3e:	4603      	mov	r3, r0
 8007d40:	e000      	b.n	8007d44 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8007d42:	2302      	movs	r3, #2
  }
}
 8007d44:	4618      	mov	r0, r3
 8007d46:	3710      	adds	r7, #16
 8007d48:	46bd      	mov	sp, r7
 8007d4a:	bd80      	pop	{r7, pc}

08007d4c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007d4c:	b580      	push	{r7, lr}
 8007d4e:	b0ba      	sub	sp, #232	; 0xe8
 8007d50:	af00      	add	r7, sp, #0
 8007d52:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	681b      	ldr	r3, [r3, #0]
 8007d58:	681b      	ldr	r3, [r3, #0]
 8007d5a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	681b      	ldr	r3, [r3, #0]
 8007d62:	68db      	ldr	r3, [r3, #12]
 8007d64:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	681b      	ldr	r3, [r3, #0]
 8007d6c:	695b      	ldr	r3, [r3, #20]
 8007d6e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8007d72:	2300      	movs	r3, #0
 8007d74:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8007d78:	2300      	movs	r3, #0
 8007d7a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8007d7e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007d82:	f003 030f 	and.w	r3, r3, #15
 8007d86:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8007d8a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8007d8e:	2b00      	cmp	r3, #0
 8007d90:	d10f      	bne.n	8007db2 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007d92:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007d96:	f003 0320 	and.w	r3, r3, #32
 8007d9a:	2b00      	cmp	r3, #0
 8007d9c:	d009      	beq.n	8007db2 <HAL_UART_IRQHandler+0x66>
 8007d9e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007da2:	f003 0320 	and.w	r3, r3, #32
 8007da6:	2b00      	cmp	r3, #0
 8007da8:	d003      	beq.n	8007db2 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8007daa:	6878      	ldr	r0, [r7, #4]
 8007dac:	f000 fb95 	bl	80084da <UART_Receive_IT>
      return;
 8007db0:	e256      	b.n	8008260 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8007db2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8007db6:	2b00      	cmp	r3, #0
 8007db8:	f000 80de 	beq.w	8007f78 <HAL_UART_IRQHandler+0x22c>
 8007dbc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007dc0:	f003 0301 	and.w	r3, r3, #1
 8007dc4:	2b00      	cmp	r3, #0
 8007dc6:	d106      	bne.n	8007dd6 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8007dc8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007dcc:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8007dd0:	2b00      	cmp	r3, #0
 8007dd2:	f000 80d1 	beq.w	8007f78 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8007dd6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007dda:	f003 0301 	and.w	r3, r3, #1
 8007dde:	2b00      	cmp	r3, #0
 8007de0:	d00b      	beq.n	8007dfa <HAL_UART_IRQHandler+0xae>
 8007de2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007de6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007dea:	2b00      	cmp	r3, #0
 8007dec:	d005      	beq.n	8007dfa <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007df2:	f043 0201 	orr.w	r2, r3, #1
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007dfa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007dfe:	f003 0304 	and.w	r3, r3, #4
 8007e02:	2b00      	cmp	r3, #0
 8007e04:	d00b      	beq.n	8007e1e <HAL_UART_IRQHandler+0xd2>
 8007e06:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007e0a:	f003 0301 	and.w	r3, r3, #1
 8007e0e:	2b00      	cmp	r3, #0
 8007e10:	d005      	beq.n	8007e1e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007e16:	f043 0202 	orr.w	r2, r3, #2
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007e1e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007e22:	f003 0302 	and.w	r3, r3, #2
 8007e26:	2b00      	cmp	r3, #0
 8007e28:	d00b      	beq.n	8007e42 <HAL_UART_IRQHandler+0xf6>
 8007e2a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007e2e:	f003 0301 	and.w	r3, r3, #1
 8007e32:	2b00      	cmp	r3, #0
 8007e34:	d005      	beq.n	8007e42 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007e36:	687b      	ldr	r3, [r7, #4]
 8007e38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007e3a:	f043 0204 	orr.w	r2, r3, #4
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8007e42:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007e46:	f003 0308 	and.w	r3, r3, #8
 8007e4a:	2b00      	cmp	r3, #0
 8007e4c:	d011      	beq.n	8007e72 <HAL_UART_IRQHandler+0x126>
 8007e4e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007e52:	f003 0320 	and.w	r3, r3, #32
 8007e56:	2b00      	cmp	r3, #0
 8007e58:	d105      	bne.n	8007e66 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8007e5a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007e5e:	f003 0301 	and.w	r3, r3, #1
 8007e62:	2b00      	cmp	r3, #0
 8007e64:	d005      	beq.n	8007e72 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007e6a:	f043 0208 	orr.w	r2, r3, #8
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007e76:	2b00      	cmp	r3, #0
 8007e78:	f000 81ed 	beq.w	8008256 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007e7c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007e80:	f003 0320 	and.w	r3, r3, #32
 8007e84:	2b00      	cmp	r3, #0
 8007e86:	d008      	beq.n	8007e9a <HAL_UART_IRQHandler+0x14e>
 8007e88:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007e8c:	f003 0320 	and.w	r3, r3, #32
 8007e90:	2b00      	cmp	r3, #0
 8007e92:	d002      	beq.n	8007e9a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8007e94:	6878      	ldr	r0, [r7, #4]
 8007e96:	f000 fb20 	bl	80084da <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	681b      	ldr	r3, [r3, #0]
 8007e9e:	695b      	ldr	r3, [r3, #20]
 8007ea0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007ea4:	2b40      	cmp	r3, #64	; 0x40
 8007ea6:	bf0c      	ite	eq
 8007ea8:	2301      	moveq	r3, #1
 8007eaa:	2300      	movne	r3, #0
 8007eac:	b2db      	uxtb	r3, r3
 8007eae:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8007eb2:	687b      	ldr	r3, [r7, #4]
 8007eb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007eb6:	f003 0308 	and.w	r3, r3, #8
 8007eba:	2b00      	cmp	r3, #0
 8007ebc:	d103      	bne.n	8007ec6 <HAL_UART_IRQHandler+0x17a>
 8007ebe:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8007ec2:	2b00      	cmp	r3, #0
 8007ec4:	d04f      	beq.n	8007f66 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007ec6:	6878      	ldr	r0, [r7, #4]
 8007ec8:	f000 fa28 	bl	800831c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	681b      	ldr	r3, [r3, #0]
 8007ed0:	695b      	ldr	r3, [r3, #20]
 8007ed2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007ed6:	2b40      	cmp	r3, #64	; 0x40
 8007ed8:	d141      	bne.n	8007f5e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	681b      	ldr	r3, [r3, #0]
 8007ede:	3314      	adds	r3, #20
 8007ee0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ee4:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8007ee8:	e853 3f00 	ldrex	r3, [r3]
 8007eec:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8007ef0:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8007ef4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007ef8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	681b      	ldr	r3, [r3, #0]
 8007f00:	3314      	adds	r3, #20
 8007f02:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8007f06:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8007f0a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f0e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8007f12:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8007f16:	e841 2300 	strex	r3, r2, [r1]
 8007f1a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8007f1e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8007f22:	2b00      	cmp	r3, #0
 8007f24:	d1d9      	bne.n	8007eda <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007f2a:	2b00      	cmp	r3, #0
 8007f2c:	d013      	beq.n	8007f56 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007f32:	4a7d      	ldr	r2, [pc, #500]	; (8008128 <HAL_UART_IRQHandler+0x3dc>)
 8007f34:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007f3a:	4618      	mov	r0, r3
 8007f3c:	f7fb f96c 	bl	8003218 <HAL_DMA_Abort_IT>
 8007f40:	4603      	mov	r3, r0
 8007f42:	2b00      	cmp	r3, #0
 8007f44:	d016      	beq.n	8007f74 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007f4a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007f4c:	687a      	ldr	r2, [r7, #4]
 8007f4e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8007f50:	4610      	mov	r0, r2
 8007f52:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007f54:	e00e      	b.n	8007f74 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007f56:	6878      	ldr	r0, [r7, #4]
 8007f58:	f000 f990 	bl	800827c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007f5c:	e00a      	b.n	8007f74 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007f5e:	6878      	ldr	r0, [r7, #4]
 8007f60:	f000 f98c 	bl	800827c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007f64:	e006      	b.n	8007f74 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007f66:	6878      	ldr	r0, [r7, #4]
 8007f68:	f000 f988 	bl	800827c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	2200      	movs	r2, #0
 8007f70:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8007f72:	e170      	b.n	8008256 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007f74:	bf00      	nop
    return;
 8007f76:	e16e      	b.n	8008256 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007f7c:	2b01      	cmp	r3, #1
 8007f7e:	f040 814a 	bne.w	8008216 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8007f82:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007f86:	f003 0310 	and.w	r3, r3, #16
 8007f8a:	2b00      	cmp	r3, #0
 8007f8c:	f000 8143 	beq.w	8008216 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8007f90:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007f94:	f003 0310 	and.w	r3, r3, #16
 8007f98:	2b00      	cmp	r3, #0
 8007f9a:	f000 813c 	beq.w	8008216 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007f9e:	2300      	movs	r3, #0
 8007fa0:	60bb      	str	r3, [r7, #8]
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	681b      	ldr	r3, [r3, #0]
 8007fa6:	681b      	ldr	r3, [r3, #0]
 8007fa8:	60bb      	str	r3, [r7, #8]
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	681b      	ldr	r3, [r3, #0]
 8007fae:	685b      	ldr	r3, [r3, #4]
 8007fb0:	60bb      	str	r3, [r7, #8]
 8007fb2:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	681b      	ldr	r3, [r3, #0]
 8007fb8:	695b      	ldr	r3, [r3, #20]
 8007fba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007fbe:	2b40      	cmp	r3, #64	; 0x40
 8007fc0:	f040 80b4 	bne.w	800812c <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007fc8:	681b      	ldr	r3, [r3, #0]
 8007fca:	685b      	ldr	r3, [r3, #4]
 8007fcc:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8007fd0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8007fd4:	2b00      	cmp	r3, #0
 8007fd6:	f000 8140 	beq.w	800825a <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8007fda:	687b      	ldr	r3, [r7, #4]
 8007fdc:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8007fde:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8007fe2:	429a      	cmp	r2, r3
 8007fe4:	f080 8139 	bcs.w	800825a <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8007fee:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007ff4:	69db      	ldr	r3, [r3, #28]
 8007ff6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007ffa:	f000 8088 	beq.w	800810e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007ffe:	687b      	ldr	r3, [r7, #4]
 8008000:	681b      	ldr	r3, [r3, #0]
 8008002:	330c      	adds	r3, #12
 8008004:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008008:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800800c:	e853 3f00 	ldrex	r3, [r3]
 8008010:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8008014:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008018:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800801c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8008020:	687b      	ldr	r3, [r7, #4]
 8008022:	681b      	ldr	r3, [r3, #0]
 8008024:	330c      	adds	r3, #12
 8008026:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800802a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800802e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008032:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8008036:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800803a:	e841 2300 	strex	r3, r2, [r1]
 800803e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8008042:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8008046:	2b00      	cmp	r3, #0
 8008048:	d1d9      	bne.n	8007ffe <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	681b      	ldr	r3, [r3, #0]
 800804e:	3314      	adds	r3, #20
 8008050:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008052:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008054:	e853 3f00 	ldrex	r3, [r3]
 8008058:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800805a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800805c:	f023 0301 	bic.w	r3, r3, #1
 8008060:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	681b      	ldr	r3, [r3, #0]
 8008068:	3314      	adds	r3, #20
 800806a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800806e:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8008072:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008074:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8008076:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800807a:	e841 2300 	strex	r3, r2, [r1]
 800807e:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8008080:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8008082:	2b00      	cmp	r3, #0
 8008084:	d1e1      	bne.n	800804a <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	681b      	ldr	r3, [r3, #0]
 800808a:	3314      	adds	r3, #20
 800808c:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800808e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8008090:	e853 3f00 	ldrex	r3, [r3]
 8008094:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8008096:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008098:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800809c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	681b      	ldr	r3, [r3, #0]
 80080a4:	3314      	adds	r3, #20
 80080a6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80080aa:	66fa      	str	r2, [r7, #108]	; 0x6c
 80080ac:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80080ae:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80080b0:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80080b2:	e841 2300 	strex	r3, r2, [r1]
 80080b6:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80080b8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80080ba:	2b00      	cmp	r3, #0
 80080bc:	d1e3      	bne.n	8008086 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	2220      	movs	r2, #32
 80080c2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	2200      	movs	r2, #0
 80080ca:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	681b      	ldr	r3, [r3, #0]
 80080d0:	330c      	adds	r3, #12
 80080d2:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80080d4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80080d6:	e853 3f00 	ldrex	r3, [r3]
 80080da:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80080dc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80080de:	f023 0310 	bic.w	r3, r3, #16
 80080e2:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	681b      	ldr	r3, [r3, #0]
 80080ea:	330c      	adds	r3, #12
 80080ec:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 80080f0:	65ba      	str	r2, [r7, #88]	; 0x58
 80080f2:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80080f4:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80080f6:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80080f8:	e841 2300 	strex	r3, r2, [r1]
 80080fc:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80080fe:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008100:	2b00      	cmp	r3, #0
 8008102:	d1e3      	bne.n	80080cc <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008108:	4618      	mov	r0, r3
 800810a:	f7fb f815 	bl	8003138 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008116:	b29b      	uxth	r3, r3
 8008118:	1ad3      	subs	r3, r2, r3
 800811a:	b29b      	uxth	r3, r3
 800811c:	4619      	mov	r1, r3
 800811e:	6878      	ldr	r0, [r7, #4]
 8008120:	f000 f8b6 	bl	8008290 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8008124:	e099      	b.n	800825a <HAL_UART_IRQHandler+0x50e>
 8008126:	bf00      	nop
 8008128:	080083e3 	.word	0x080083e3
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008134:	b29b      	uxth	r3, r3
 8008136:	1ad3      	subs	r3, r2, r3
 8008138:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008140:	b29b      	uxth	r3, r3
 8008142:	2b00      	cmp	r3, #0
 8008144:	f000 808b 	beq.w	800825e <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8008148:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800814c:	2b00      	cmp	r3, #0
 800814e:	f000 8086 	beq.w	800825e <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	681b      	ldr	r3, [r3, #0]
 8008156:	330c      	adds	r3, #12
 8008158:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800815a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800815c:	e853 3f00 	ldrex	r3, [r3]
 8008160:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8008162:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008164:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008168:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	681b      	ldr	r3, [r3, #0]
 8008170:	330c      	adds	r3, #12
 8008172:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8008176:	647a      	str	r2, [r7, #68]	; 0x44
 8008178:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800817a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800817c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800817e:	e841 2300 	strex	r3, r2, [r1]
 8008182:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8008184:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008186:	2b00      	cmp	r3, #0
 8008188:	d1e3      	bne.n	8008152 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	681b      	ldr	r3, [r3, #0]
 800818e:	3314      	adds	r3, #20
 8008190:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008192:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008194:	e853 3f00 	ldrex	r3, [r3]
 8008198:	623b      	str	r3, [r7, #32]
   return(result);
 800819a:	6a3b      	ldr	r3, [r7, #32]
 800819c:	f023 0301 	bic.w	r3, r3, #1
 80081a0:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	681b      	ldr	r3, [r3, #0]
 80081a8:	3314      	adds	r3, #20
 80081aa:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80081ae:	633a      	str	r2, [r7, #48]	; 0x30
 80081b0:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081b2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80081b4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80081b6:	e841 2300 	strex	r3, r2, [r1]
 80081ba:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80081bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80081be:	2b00      	cmp	r3, #0
 80081c0:	d1e3      	bne.n	800818a <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80081c2:	687b      	ldr	r3, [r7, #4]
 80081c4:	2220      	movs	r2, #32
 80081c6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	2200      	movs	r2, #0
 80081ce:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	681b      	ldr	r3, [r3, #0]
 80081d4:	330c      	adds	r3, #12
 80081d6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081d8:	693b      	ldr	r3, [r7, #16]
 80081da:	e853 3f00 	ldrex	r3, [r3]
 80081de:	60fb      	str	r3, [r7, #12]
   return(result);
 80081e0:	68fb      	ldr	r3, [r7, #12]
 80081e2:	f023 0310 	bic.w	r3, r3, #16
 80081e6:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	681b      	ldr	r3, [r3, #0]
 80081ee:	330c      	adds	r3, #12
 80081f0:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 80081f4:	61fa      	str	r2, [r7, #28]
 80081f6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081f8:	69b9      	ldr	r1, [r7, #24]
 80081fa:	69fa      	ldr	r2, [r7, #28]
 80081fc:	e841 2300 	strex	r3, r2, [r1]
 8008200:	617b      	str	r3, [r7, #20]
   return(result);
 8008202:	697b      	ldr	r3, [r7, #20]
 8008204:	2b00      	cmp	r3, #0
 8008206:	d1e3      	bne.n	80081d0 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8008208:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800820c:	4619      	mov	r1, r3
 800820e:	6878      	ldr	r0, [r7, #4]
 8008210:	f000 f83e 	bl	8008290 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8008214:	e023      	b.n	800825e <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8008216:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800821a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800821e:	2b00      	cmp	r3, #0
 8008220:	d009      	beq.n	8008236 <HAL_UART_IRQHandler+0x4ea>
 8008222:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008226:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800822a:	2b00      	cmp	r3, #0
 800822c:	d003      	beq.n	8008236 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 800822e:	6878      	ldr	r0, [r7, #4]
 8008230:	f000 f8eb 	bl	800840a <UART_Transmit_IT>
    return;
 8008234:	e014      	b.n	8008260 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8008236:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800823a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800823e:	2b00      	cmp	r3, #0
 8008240:	d00e      	beq.n	8008260 <HAL_UART_IRQHandler+0x514>
 8008242:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008246:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800824a:	2b00      	cmp	r3, #0
 800824c:	d008      	beq.n	8008260 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 800824e:	6878      	ldr	r0, [r7, #4]
 8008250:	f000 f92b 	bl	80084aa <UART_EndTransmit_IT>
    return;
 8008254:	e004      	b.n	8008260 <HAL_UART_IRQHandler+0x514>
    return;
 8008256:	bf00      	nop
 8008258:	e002      	b.n	8008260 <HAL_UART_IRQHandler+0x514>
      return;
 800825a:	bf00      	nop
 800825c:	e000      	b.n	8008260 <HAL_UART_IRQHandler+0x514>
      return;
 800825e:	bf00      	nop
  }
}
 8008260:	37e8      	adds	r7, #232	; 0xe8
 8008262:	46bd      	mov	sp, r7
 8008264:	bd80      	pop	{r7, pc}
 8008266:	bf00      	nop

08008268 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008268:	b480      	push	{r7}
 800826a:	b083      	sub	sp, #12
 800826c:	af00      	add	r7, sp, #0
 800826e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8008270:	bf00      	nop
 8008272:	370c      	adds	r7, #12
 8008274:	46bd      	mov	sp, r7
 8008276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800827a:	4770      	bx	lr

0800827c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800827c:	b480      	push	{r7}
 800827e:	b083      	sub	sp, #12
 8008280:	af00      	add	r7, sp, #0
 8008282:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8008284:	bf00      	nop
 8008286:	370c      	adds	r7, #12
 8008288:	46bd      	mov	sp, r7
 800828a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800828e:	4770      	bx	lr

08008290 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8008290:	b480      	push	{r7}
 8008292:	b083      	sub	sp, #12
 8008294:	af00      	add	r7, sp, #0
 8008296:	6078      	str	r0, [r7, #4]
 8008298:	460b      	mov	r3, r1
 800829a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800829c:	bf00      	nop
 800829e:	370c      	adds	r7, #12
 80082a0:	46bd      	mov	sp, r7
 80082a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082a6:	4770      	bx	lr

080082a8 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80082a8:	b480      	push	{r7}
 80082aa:	b085      	sub	sp, #20
 80082ac:	af00      	add	r7, sp, #0
 80082ae:	60f8      	str	r0, [r7, #12]
 80082b0:	60b9      	str	r1, [r7, #8]
 80082b2:	4613      	mov	r3, r2
 80082b4:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80082b6:	68fb      	ldr	r3, [r7, #12]
 80082b8:	68ba      	ldr	r2, [r7, #8]
 80082ba:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 80082bc:	68fb      	ldr	r3, [r7, #12]
 80082be:	88fa      	ldrh	r2, [r7, #6]
 80082c0:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 80082c2:	68fb      	ldr	r3, [r7, #12]
 80082c4:	88fa      	ldrh	r2, [r7, #6]
 80082c6:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80082c8:	68fb      	ldr	r3, [r7, #12]
 80082ca:	2200      	movs	r2, #0
 80082cc:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80082ce:	68fb      	ldr	r3, [r7, #12]
 80082d0:	2222      	movs	r2, #34	; 0x22
 80082d2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80082d6:	68fb      	ldr	r3, [r7, #12]
 80082d8:	2200      	movs	r2, #0
 80082da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80082de:	68fb      	ldr	r3, [r7, #12]
 80082e0:	681b      	ldr	r3, [r3, #0]
 80082e2:	68da      	ldr	r2, [r3, #12]
 80082e4:	68fb      	ldr	r3, [r7, #12]
 80082e6:	681b      	ldr	r3, [r3, #0]
 80082e8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80082ec:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80082ee:	68fb      	ldr	r3, [r7, #12]
 80082f0:	681b      	ldr	r3, [r3, #0]
 80082f2:	695a      	ldr	r2, [r3, #20]
 80082f4:	68fb      	ldr	r3, [r7, #12]
 80082f6:	681b      	ldr	r3, [r3, #0]
 80082f8:	f042 0201 	orr.w	r2, r2, #1
 80082fc:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80082fe:	68fb      	ldr	r3, [r7, #12]
 8008300:	681b      	ldr	r3, [r3, #0]
 8008302:	68da      	ldr	r2, [r3, #12]
 8008304:	68fb      	ldr	r3, [r7, #12]
 8008306:	681b      	ldr	r3, [r3, #0]
 8008308:	f042 0220 	orr.w	r2, r2, #32
 800830c:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800830e:	2300      	movs	r3, #0
}
 8008310:	4618      	mov	r0, r3
 8008312:	3714      	adds	r7, #20
 8008314:	46bd      	mov	sp, r7
 8008316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800831a:	4770      	bx	lr

0800831c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800831c:	b480      	push	{r7}
 800831e:	b095      	sub	sp, #84	; 0x54
 8008320:	af00      	add	r7, sp, #0
 8008322:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008324:	687b      	ldr	r3, [r7, #4]
 8008326:	681b      	ldr	r3, [r3, #0]
 8008328:	330c      	adds	r3, #12
 800832a:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800832c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800832e:	e853 3f00 	ldrex	r3, [r3]
 8008332:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8008334:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008336:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800833a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800833c:	687b      	ldr	r3, [r7, #4]
 800833e:	681b      	ldr	r3, [r3, #0]
 8008340:	330c      	adds	r3, #12
 8008342:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8008344:	643a      	str	r2, [r7, #64]	; 0x40
 8008346:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008348:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800834a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800834c:	e841 2300 	strex	r3, r2, [r1]
 8008350:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8008352:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008354:	2b00      	cmp	r3, #0
 8008356:	d1e5      	bne.n	8008324 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	681b      	ldr	r3, [r3, #0]
 800835c:	3314      	adds	r3, #20
 800835e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008360:	6a3b      	ldr	r3, [r7, #32]
 8008362:	e853 3f00 	ldrex	r3, [r3]
 8008366:	61fb      	str	r3, [r7, #28]
   return(result);
 8008368:	69fb      	ldr	r3, [r7, #28]
 800836a:	f023 0301 	bic.w	r3, r3, #1
 800836e:	64bb      	str	r3, [r7, #72]	; 0x48
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	681b      	ldr	r3, [r3, #0]
 8008374:	3314      	adds	r3, #20
 8008376:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008378:	62fa      	str	r2, [r7, #44]	; 0x2c
 800837a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800837c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800837e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008380:	e841 2300 	strex	r3, r2, [r1]
 8008384:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008386:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008388:	2b00      	cmp	r3, #0
 800838a:	d1e5      	bne.n	8008358 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008390:	2b01      	cmp	r3, #1
 8008392:	d119      	bne.n	80083c8 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	681b      	ldr	r3, [r3, #0]
 8008398:	330c      	adds	r3, #12
 800839a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800839c:	68fb      	ldr	r3, [r7, #12]
 800839e:	e853 3f00 	ldrex	r3, [r3]
 80083a2:	60bb      	str	r3, [r7, #8]
   return(result);
 80083a4:	68bb      	ldr	r3, [r7, #8]
 80083a6:	f023 0310 	bic.w	r3, r3, #16
 80083aa:	647b      	str	r3, [r7, #68]	; 0x44
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	681b      	ldr	r3, [r3, #0]
 80083b0:	330c      	adds	r3, #12
 80083b2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80083b4:	61ba      	str	r2, [r7, #24]
 80083b6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80083b8:	6979      	ldr	r1, [r7, #20]
 80083ba:	69ba      	ldr	r2, [r7, #24]
 80083bc:	e841 2300 	strex	r3, r2, [r1]
 80083c0:	613b      	str	r3, [r7, #16]
   return(result);
 80083c2:	693b      	ldr	r3, [r7, #16]
 80083c4:	2b00      	cmp	r3, #0
 80083c6:	d1e5      	bne.n	8008394 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	2220      	movs	r2, #32
 80083cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80083d0:	687b      	ldr	r3, [r7, #4]
 80083d2:	2200      	movs	r2, #0
 80083d4:	631a      	str	r2, [r3, #48]	; 0x30
}
 80083d6:	bf00      	nop
 80083d8:	3754      	adds	r7, #84	; 0x54
 80083da:	46bd      	mov	sp, r7
 80083dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083e0:	4770      	bx	lr

080083e2 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80083e2:	b580      	push	{r7, lr}
 80083e4:	b084      	sub	sp, #16
 80083e6:	af00      	add	r7, sp, #0
 80083e8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80083ee:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80083f0:	68fb      	ldr	r3, [r7, #12]
 80083f2:	2200      	movs	r2, #0
 80083f4:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80083f6:	68fb      	ldr	r3, [r7, #12]
 80083f8:	2200      	movs	r2, #0
 80083fa:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80083fc:	68f8      	ldr	r0, [r7, #12]
 80083fe:	f7ff ff3d 	bl	800827c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008402:	bf00      	nop
 8008404:	3710      	adds	r7, #16
 8008406:	46bd      	mov	sp, r7
 8008408:	bd80      	pop	{r7, pc}

0800840a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800840a:	b480      	push	{r7}
 800840c:	b085      	sub	sp, #20
 800840e:	af00      	add	r7, sp, #0
 8008410:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008418:	b2db      	uxtb	r3, r3
 800841a:	2b21      	cmp	r3, #33	; 0x21
 800841c:	d13e      	bne.n	800849c <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	689b      	ldr	r3, [r3, #8]
 8008422:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008426:	d114      	bne.n	8008452 <UART_Transmit_IT+0x48>
 8008428:	687b      	ldr	r3, [r7, #4]
 800842a:	691b      	ldr	r3, [r3, #16]
 800842c:	2b00      	cmp	r3, #0
 800842e:	d110      	bne.n	8008452 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8008430:	687b      	ldr	r3, [r7, #4]
 8008432:	6a1b      	ldr	r3, [r3, #32]
 8008434:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8008436:	68fb      	ldr	r3, [r7, #12]
 8008438:	881b      	ldrh	r3, [r3, #0]
 800843a:	461a      	mov	r2, r3
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	681b      	ldr	r3, [r3, #0]
 8008440:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008444:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	6a1b      	ldr	r3, [r3, #32]
 800844a:	1c9a      	adds	r2, r3, #2
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	621a      	str	r2, [r3, #32]
 8008450:	e008      	b.n	8008464 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8008452:	687b      	ldr	r3, [r7, #4]
 8008454:	6a1b      	ldr	r3, [r3, #32]
 8008456:	1c59      	adds	r1, r3, #1
 8008458:	687a      	ldr	r2, [r7, #4]
 800845a:	6211      	str	r1, [r2, #32]
 800845c:	781a      	ldrb	r2, [r3, #0]
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	681b      	ldr	r3, [r3, #0]
 8008462:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8008468:	b29b      	uxth	r3, r3
 800846a:	3b01      	subs	r3, #1
 800846c:	b29b      	uxth	r3, r3
 800846e:	687a      	ldr	r2, [r7, #4]
 8008470:	4619      	mov	r1, r3
 8008472:	84d1      	strh	r1, [r2, #38]	; 0x26
 8008474:	2b00      	cmp	r3, #0
 8008476:	d10f      	bne.n	8008498 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	681b      	ldr	r3, [r3, #0]
 800847c:	68da      	ldr	r2, [r3, #12]
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	681b      	ldr	r3, [r3, #0]
 8008482:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008486:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	681b      	ldr	r3, [r3, #0]
 800848c:	68da      	ldr	r2, [r3, #12]
 800848e:	687b      	ldr	r3, [r7, #4]
 8008490:	681b      	ldr	r3, [r3, #0]
 8008492:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008496:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8008498:	2300      	movs	r3, #0
 800849a:	e000      	b.n	800849e <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800849c:	2302      	movs	r3, #2
  }
}
 800849e:	4618      	mov	r0, r3
 80084a0:	3714      	adds	r7, #20
 80084a2:	46bd      	mov	sp, r7
 80084a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084a8:	4770      	bx	lr

080084aa <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80084aa:	b580      	push	{r7, lr}
 80084ac:	b082      	sub	sp, #8
 80084ae:	af00      	add	r7, sp, #0
 80084b0:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80084b2:	687b      	ldr	r3, [r7, #4]
 80084b4:	681b      	ldr	r3, [r3, #0]
 80084b6:	68da      	ldr	r2, [r3, #12]
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	681b      	ldr	r3, [r3, #0]
 80084bc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80084c0:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80084c2:	687b      	ldr	r3, [r7, #4]
 80084c4:	2220      	movs	r2, #32
 80084c6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80084ca:	6878      	ldr	r0, [r7, #4]
 80084cc:	f7ff fecc 	bl	8008268 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80084d0:	2300      	movs	r3, #0
}
 80084d2:	4618      	mov	r0, r3
 80084d4:	3708      	adds	r7, #8
 80084d6:	46bd      	mov	sp, r7
 80084d8:	bd80      	pop	{r7, pc}

080084da <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80084da:	b580      	push	{r7, lr}
 80084dc:	b08c      	sub	sp, #48	; 0x30
 80084de:	af00      	add	r7, sp, #0
 80084e0:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80084e2:	687b      	ldr	r3, [r7, #4]
 80084e4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80084e8:	b2db      	uxtb	r3, r3
 80084ea:	2b22      	cmp	r3, #34	; 0x22
 80084ec:	f040 80ab 	bne.w	8008646 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	689b      	ldr	r3, [r3, #8]
 80084f4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80084f8:	d117      	bne.n	800852a <UART_Receive_IT+0x50>
 80084fa:	687b      	ldr	r3, [r7, #4]
 80084fc:	691b      	ldr	r3, [r3, #16]
 80084fe:	2b00      	cmp	r3, #0
 8008500:	d113      	bne.n	800852a <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8008502:	2300      	movs	r3, #0
 8008504:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8008506:	687b      	ldr	r3, [r7, #4]
 8008508:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800850a:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	681b      	ldr	r3, [r3, #0]
 8008510:	685b      	ldr	r3, [r3, #4]
 8008512:	b29b      	uxth	r3, r3
 8008514:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008518:	b29a      	uxth	r2, r3
 800851a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800851c:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800851e:	687b      	ldr	r3, [r7, #4]
 8008520:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008522:	1c9a      	adds	r2, r3, #2
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	629a      	str	r2, [r3, #40]	; 0x28
 8008528:	e026      	b.n	8008578 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800852a:	687b      	ldr	r3, [r7, #4]
 800852c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800852e:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8008530:	2300      	movs	r3, #0
 8008532:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	689b      	ldr	r3, [r3, #8]
 8008538:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800853c:	d007      	beq.n	800854e <UART_Receive_IT+0x74>
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	689b      	ldr	r3, [r3, #8]
 8008542:	2b00      	cmp	r3, #0
 8008544:	d10a      	bne.n	800855c <UART_Receive_IT+0x82>
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	691b      	ldr	r3, [r3, #16]
 800854a:	2b00      	cmp	r3, #0
 800854c:	d106      	bne.n	800855c <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800854e:	687b      	ldr	r3, [r7, #4]
 8008550:	681b      	ldr	r3, [r3, #0]
 8008552:	685b      	ldr	r3, [r3, #4]
 8008554:	b2da      	uxtb	r2, r3
 8008556:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008558:	701a      	strb	r2, [r3, #0]
 800855a:	e008      	b.n	800856e <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	681b      	ldr	r3, [r3, #0]
 8008560:	685b      	ldr	r3, [r3, #4]
 8008562:	b2db      	uxtb	r3, r3
 8008564:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008568:	b2da      	uxtb	r2, r3
 800856a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800856c:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008572:	1c5a      	adds	r2, r3, #1
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8008578:	687b      	ldr	r3, [r7, #4]
 800857a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800857c:	b29b      	uxth	r3, r3
 800857e:	3b01      	subs	r3, #1
 8008580:	b29b      	uxth	r3, r3
 8008582:	687a      	ldr	r2, [r7, #4]
 8008584:	4619      	mov	r1, r3
 8008586:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8008588:	2b00      	cmp	r3, #0
 800858a:	d15a      	bne.n	8008642 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800858c:	687b      	ldr	r3, [r7, #4]
 800858e:	681b      	ldr	r3, [r3, #0]
 8008590:	68da      	ldr	r2, [r3, #12]
 8008592:	687b      	ldr	r3, [r7, #4]
 8008594:	681b      	ldr	r3, [r3, #0]
 8008596:	f022 0220 	bic.w	r2, r2, #32
 800859a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800859c:	687b      	ldr	r3, [r7, #4]
 800859e:	681b      	ldr	r3, [r3, #0]
 80085a0:	68da      	ldr	r2, [r3, #12]
 80085a2:	687b      	ldr	r3, [r7, #4]
 80085a4:	681b      	ldr	r3, [r3, #0]
 80085a6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80085aa:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80085ac:	687b      	ldr	r3, [r7, #4]
 80085ae:	681b      	ldr	r3, [r3, #0]
 80085b0:	695a      	ldr	r2, [r3, #20]
 80085b2:	687b      	ldr	r3, [r7, #4]
 80085b4:	681b      	ldr	r3, [r3, #0]
 80085b6:	f022 0201 	bic.w	r2, r2, #1
 80085ba:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80085bc:	687b      	ldr	r3, [r7, #4]
 80085be:	2220      	movs	r2, #32
 80085c0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80085c4:	687b      	ldr	r3, [r7, #4]
 80085c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80085c8:	2b01      	cmp	r3, #1
 80085ca:	d135      	bne.n	8008638 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80085cc:	687b      	ldr	r3, [r7, #4]
 80085ce:	2200      	movs	r2, #0
 80085d0:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80085d2:	687b      	ldr	r3, [r7, #4]
 80085d4:	681b      	ldr	r3, [r3, #0]
 80085d6:	330c      	adds	r3, #12
 80085d8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80085da:	697b      	ldr	r3, [r7, #20]
 80085dc:	e853 3f00 	ldrex	r3, [r3]
 80085e0:	613b      	str	r3, [r7, #16]
   return(result);
 80085e2:	693b      	ldr	r3, [r7, #16]
 80085e4:	f023 0310 	bic.w	r3, r3, #16
 80085e8:	627b      	str	r3, [r7, #36]	; 0x24
 80085ea:	687b      	ldr	r3, [r7, #4]
 80085ec:	681b      	ldr	r3, [r3, #0]
 80085ee:	330c      	adds	r3, #12
 80085f0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80085f2:	623a      	str	r2, [r7, #32]
 80085f4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80085f6:	69f9      	ldr	r1, [r7, #28]
 80085f8:	6a3a      	ldr	r2, [r7, #32]
 80085fa:	e841 2300 	strex	r3, r2, [r1]
 80085fe:	61bb      	str	r3, [r7, #24]
   return(result);
 8008600:	69bb      	ldr	r3, [r7, #24]
 8008602:	2b00      	cmp	r3, #0
 8008604:	d1e5      	bne.n	80085d2 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8008606:	687b      	ldr	r3, [r7, #4]
 8008608:	681b      	ldr	r3, [r3, #0]
 800860a:	681b      	ldr	r3, [r3, #0]
 800860c:	f003 0310 	and.w	r3, r3, #16
 8008610:	2b10      	cmp	r3, #16
 8008612:	d10a      	bne.n	800862a <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008614:	2300      	movs	r3, #0
 8008616:	60fb      	str	r3, [r7, #12]
 8008618:	687b      	ldr	r3, [r7, #4]
 800861a:	681b      	ldr	r3, [r3, #0]
 800861c:	681b      	ldr	r3, [r3, #0]
 800861e:	60fb      	str	r3, [r7, #12]
 8008620:	687b      	ldr	r3, [r7, #4]
 8008622:	681b      	ldr	r3, [r3, #0]
 8008624:	685b      	ldr	r3, [r3, #4]
 8008626:	60fb      	str	r3, [r7, #12]
 8008628:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800862a:	687b      	ldr	r3, [r7, #4]
 800862c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800862e:	4619      	mov	r1, r3
 8008630:	6878      	ldr	r0, [r7, #4]
 8008632:	f7ff fe2d 	bl	8008290 <HAL_UARTEx_RxEventCallback>
 8008636:	e002      	b.n	800863e <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8008638:	6878      	ldr	r0, [r7, #4]
 800863a:	f7f8 fd8b 	bl	8001154 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800863e:	2300      	movs	r3, #0
 8008640:	e002      	b.n	8008648 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8008642:	2300      	movs	r3, #0
 8008644:	e000      	b.n	8008648 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8008646:	2302      	movs	r3, #2
  }
}
 8008648:	4618      	mov	r0, r3
 800864a:	3730      	adds	r7, #48	; 0x30
 800864c:	46bd      	mov	sp, r7
 800864e:	bd80      	pop	{r7, pc}

08008650 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008650:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008654:	b09f      	sub	sp, #124	; 0x7c
 8008656:	af00      	add	r7, sp, #0
 8008658:	66f8      	str	r0, [r7, #108]	; 0x6c
  uint32_t tmpreg;
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
 800865a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800865c:	685a      	ldr	r2, [r3, #4]
 800865e:	4b9b      	ldr	r3, [pc, #620]	; (80088cc <UART_SetConfig+0x27c>)
 8008660:	429a      	cmp	r2, r3
 8008662:	d904      	bls.n	800866e <UART_SetConfig+0x1e>
 8008664:	f640 6156 	movw	r1, #3670	; 0xe56
 8008668:	4899      	ldr	r0, [pc, #612]	; (80088d0 <UART_SetConfig+0x280>)
 800866a:	f7f9 fbea 	bl	8001e42 <assert_failed>
  assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
 800866e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008670:	68db      	ldr	r3, [r3, #12]
 8008672:	2b00      	cmp	r3, #0
 8008674:	d009      	beq.n	800868a <UART_SetConfig+0x3a>
 8008676:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008678:	68db      	ldr	r3, [r3, #12]
 800867a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800867e:	d004      	beq.n	800868a <UART_SetConfig+0x3a>
 8008680:	f640 6157 	movw	r1, #3671	; 0xe57
 8008684:	4892      	ldr	r0, [pc, #584]	; (80088d0 <UART_SetConfig+0x280>)
 8008686:	f7f9 fbdc 	bl	8001e42 <assert_failed>
  assert_param(IS_UART_PARITY(huart->Init.Parity));
 800868a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800868c:	691b      	ldr	r3, [r3, #16]
 800868e:	2b00      	cmp	r3, #0
 8008690:	d00e      	beq.n	80086b0 <UART_SetConfig+0x60>
 8008692:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008694:	691b      	ldr	r3, [r3, #16]
 8008696:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800869a:	d009      	beq.n	80086b0 <UART_SetConfig+0x60>
 800869c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800869e:	691b      	ldr	r3, [r3, #16]
 80086a0:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 80086a4:	d004      	beq.n	80086b0 <UART_SetConfig+0x60>
 80086a6:	f640 6158 	movw	r1, #3672	; 0xe58
 80086aa:	4889      	ldr	r0, [pc, #548]	; (80088d0 <UART_SetConfig+0x280>)
 80086ac:	f7f9 fbc9 	bl	8001e42 <assert_failed>
  assert_param(IS_UART_MODE(huart->Init.Mode));
 80086b0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80086b2:	695a      	ldr	r2, [r3, #20]
 80086b4:	f64f 73f3 	movw	r3, #65523	; 0xfff3
 80086b8:	4013      	ands	r3, r2
 80086ba:	2b00      	cmp	r3, #0
 80086bc:	d103      	bne.n	80086c6 <UART_SetConfig+0x76>
 80086be:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80086c0:	695b      	ldr	r3, [r3, #20]
 80086c2:	2b00      	cmp	r3, #0
 80086c4:	d104      	bne.n	80086d0 <UART_SetConfig+0x80>
 80086c6:	f640 6159 	movw	r1, #3673	; 0xe59
 80086ca:	4881      	ldr	r0, [pc, #516]	; (80088d0 <UART_SetConfig+0x280>)
 80086cc:	f7f9 fbb9 	bl	8001e42 <assert_failed>

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80086d0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80086d2:	681b      	ldr	r3, [r3, #0]
 80086d4:	691b      	ldr	r3, [r3, #16]
 80086d6:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80086da:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80086dc:	68d9      	ldr	r1, [r3, #12]
 80086de:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80086e0:	681a      	ldr	r2, [r3, #0]
 80086e2:	ea40 0301 	orr.w	r3, r0, r1
 80086e6:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80086e8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80086ea:	689a      	ldr	r2, [r3, #8]
 80086ec:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80086ee:	691b      	ldr	r3, [r3, #16]
 80086f0:	431a      	orrs	r2, r3
 80086f2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80086f4:	695b      	ldr	r3, [r3, #20]
 80086f6:	431a      	orrs	r2, r3
 80086f8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80086fa:	69db      	ldr	r3, [r3, #28]
 80086fc:	4313      	orrs	r3, r2
 80086fe:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 8008700:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008702:	681b      	ldr	r3, [r3, #0]
 8008704:	68db      	ldr	r3, [r3, #12]
 8008706:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800870a:	f021 010c 	bic.w	r1, r1, #12
 800870e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008710:	681a      	ldr	r2, [r3, #0]
 8008712:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8008714:	430b      	orrs	r3, r1
 8008716:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8008718:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800871a:	681b      	ldr	r3, [r3, #0]
 800871c:	695b      	ldr	r3, [r3, #20]
 800871e:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8008722:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008724:	6999      	ldr	r1, [r3, #24]
 8008726:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008728:	681a      	ldr	r2, [r3, #0]
 800872a:	ea40 0301 	orr.w	r3, r0, r1
 800872e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8008730:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008732:	681a      	ldr	r2, [r3, #0]
 8008734:	4b67      	ldr	r3, [pc, #412]	; (80088d4 <UART_SetConfig+0x284>)
 8008736:	429a      	cmp	r2, r3
 8008738:	d004      	beq.n	8008744 <UART_SetConfig+0xf4>
 800873a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800873c:	681a      	ldr	r2, [r3, #0]
 800873e:	4b66      	ldr	r3, [pc, #408]	; (80088d8 <UART_SetConfig+0x288>)
 8008740:	429a      	cmp	r2, r3
 8008742:	d103      	bne.n	800874c <UART_SetConfig+0xfc>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8008744:	f7fb ff16 	bl	8004574 <HAL_RCC_GetPCLK2Freq>
 8008748:	6778      	str	r0, [r7, #116]	; 0x74
 800874a:	e002      	b.n	8008752 <UART_SetConfig+0x102>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800874c:	f7fb fefe 	bl	800454c <HAL_RCC_GetPCLK1Freq>
 8008750:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008752:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008754:	69db      	ldr	r3, [r3, #28]
 8008756:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800875a:	f040 80c1 	bne.w	80088e0 <UART_SetConfig+0x290>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800875e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008760:	461c      	mov	r4, r3
 8008762:	f04f 0500 	mov.w	r5, #0
 8008766:	4622      	mov	r2, r4
 8008768:	462b      	mov	r3, r5
 800876a:	1891      	adds	r1, r2, r2
 800876c:	6439      	str	r1, [r7, #64]	; 0x40
 800876e:	415b      	adcs	r3, r3
 8008770:	647b      	str	r3, [r7, #68]	; 0x44
 8008772:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8008776:	1912      	adds	r2, r2, r4
 8008778:	eb45 0303 	adc.w	r3, r5, r3
 800877c:	f04f 0000 	mov.w	r0, #0
 8008780:	f04f 0100 	mov.w	r1, #0
 8008784:	00d9      	lsls	r1, r3, #3
 8008786:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800878a:	00d0      	lsls	r0, r2, #3
 800878c:	4602      	mov	r2, r0
 800878e:	460b      	mov	r3, r1
 8008790:	1911      	adds	r1, r2, r4
 8008792:	6639      	str	r1, [r7, #96]	; 0x60
 8008794:	416b      	adcs	r3, r5
 8008796:	667b      	str	r3, [r7, #100]	; 0x64
 8008798:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800879a:	685b      	ldr	r3, [r3, #4]
 800879c:	461a      	mov	r2, r3
 800879e:	f04f 0300 	mov.w	r3, #0
 80087a2:	1891      	adds	r1, r2, r2
 80087a4:	63b9      	str	r1, [r7, #56]	; 0x38
 80087a6:	415b      	adcs	r3, r3
 80087a8:	63fb      	str	r3, [r7, #60]	; 0x3c
 80087aa:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80087ae:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 80087b2:	f7f8 f973 	bl	8000a9c <__aeabi_uldivmod>
 80087b6:	4602      	mov	r2, r0
 80087b8:	460b      	mov	r3, r1
 80087ba:	4b48      	ldr	r3, [pc, #288]	; (80088dc <UART_SetConfig+0x28c>)
 80087bc:	fba3 2302 	umull	r2, r3, r3, r2
 80087c0:	095b      	lsrs	r3, r3, #5
 80087c2:	011e      	lsls	r6, r3, #4
 80087c4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80087c6:	461c      	mov	r4, r3
 80087c8:	f04f 0500 	mov.w	r5, #0
 80087cc:	4622      	mov	r2, r4
 80087ce:	462b      	mov	r3, r5
 80087d0:	1891      	adds	r1, r2, r2
 80087d2:	6339      	str	r1, [r7, #48]	; 0x30
 80087d4:	415b      	adcs	r3, r3
 80087d6:	637b      	str	r3, [r7, #52]	; 0x34
 80087d8:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 80087dc:	1912      	adds	r2, r2, r4
 80087de:	eb45 0303 	adc.w	r3, r5, r3
 80087e2:	f04f 0000 	mov.w	r0, #0
 80087e6:	f04f 0100 	mov.w	r1, #0
 80087ea:	00d9      	lsls	r1, r3, #3
 80087ec:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80087f0:	00d0      	lsls	r0, r2, #3
 80087f2:	4602      	mov	r2, r0
 80087f4:	460b      	mov	r3, r1
 80087f6:	1911      	adds	r1, r2, r4
 80087f8:	65b9      	str	r1, [r7, #88]	; 0x58
 80087fa:	416b      	adcs	r3, r5
 80087fc:	65fb      	str	r3, [r7, #92]	; 0x5c
 80087fe:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008800:	685b      	ldr	r3, [r3, #4]
 8008802:	461a      	mov	r2, r3
 8008804:	f04f 0300 	mov.w	r3, #0
 8008808:	1891      	adds	r1, r2, r2
 800880a:	62b9      	str	r1, [r7, #40]	; 0x28
 800880c:	415b      	adcs	r3, r3
 800880e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008810:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8008814:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8008818:	f7f8 f940 	bl	8000a9c <__aeabi_uldivmod>
 800881c:	4602      	mov	r2, r0
 800881e:	460b      	mov	r3, r1
 8008820:	4b2e      	ldr	r3, [pc, #184]	; (80088dc <UART_SetConfig+0x28c>)
 8008822:	fba3 1302 	umull	r1, r3, r3, r2
 8008826:	095b      	lsrs	r3, r3, #5
 8008828:	2164      	movs	r1, #100	; 0x64
 800882a:	fb01 f303 	mul.w	r3, r1, r3
 800882e:	1ad3      	subs	r3, r2, r3
 8008830:	00db      	lsls	r3, r3, #3
 8008832:	3332      	adds	r3, #50	; 0x32
 8008834:	4a29      	ldr	r2, [pc, #164]	; (80088dc <UART_SetConfig+0x28c>)
 8008836:	fba2 2303 	umull	r2, r3, r2, r3
 800883a:	095b      	lsrs	r3, r3, #5
 800883c:	005b      	lsls	r3, r3, #1
 800883e:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8008842:	441e      	add	r6, r3
 8008844:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008846:	4618      	mov	r0, r3
 8008848:	f04f 0100 	mov.w	r1, #0
 800884c:	4602      	mov	r2, r0
 800884e:	460b      	mov	r3, r1
 8008850:	1894      	adds	r4, r2, r2
 8008852:	623c      	str	r4, [r7, #32]
 8008854:	415b      	adcs	r3, r3
 8008856:	627b      	str	r3, [r7, #36]	; 0x24
 8008858:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800885c:	1812      	adds	r2, r2, r0
 800885e:	eb41 0303 	adc.w	r3, r1, r3
 8008862:	f04f 0400 	mov.w	r4, #0
 8008866:	f04f 0500 	mov.w	r5, #0
 800886a:	00dd      	lsls	r5, r3, #3
 800886c:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8008870:	00d4      	lsls	r4, r2, #3
 8008872:	4622      	mov	r2, r4
 8008874:	462b      	mov	r3, r5
 8008876:	1814      	adds	r4, r2, r0
 8008878:	653c      	str	r4, [r7, #80]	; 0x50
 800887a:	414b      	adcs	r3, r1
 800887c:	657b      	str	r3, [r7, #84]	; 0x54
 800887e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008880:	685b      	ldr	r3, [r3, #4]
 8008882:	461a      	mov	r2, r3
 8008884:	f04f 0300 	mov.w	r3, #0
 8008888:	1891      	adds	r1, r2, r2
 800888a:	61b9      	str	r1, [r7, #24]
 800888c:	415b      	adcs	r3, r3
 800888e:	61fb      	str	r3, [r7, #28]
 8008890:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8008894:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8008898:	f7f8 f900 	bl	8000a9c <__aeabi_uldivmod>
 800889c:	4602      	mov	r2, r0
 800889e:	460b      	mov	r3, r1
 80088a0:	4b0e      	ldr	r3, [pc, #56]	; (80088dc <UART_SetConfig+0x28c>)
 80088a2:	fba3 1302 	umull	r1, r3, r3, r2
 80088a6:	095b      	lsrs	r3, r3, #5
 80088a8:	2164      	movs	r1, #100	; 0x64
 80088aa:	fb01 f303 	mul.w	r3, r1, r3
 80088ae:	1ad3      	subs	r3, r2, r3
 80088b0:	00db      	lsls	r3, r3, #3
 80088b2:	3332      	adds	r3, #50	; 0x32
 80088b4:	4a09      	ldr	r2, [pc, #36]	; (80088dc <UART_SetConfig+0x28c>)
 80088b6:	fba2 2303 	umull	r2, r3, r2, r3
 80088ba:	095b      	lsrs	r3, r3, #5
 80088bc:	f003 0207 	and.w	r2, r3, #7
 80088c0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80088c2:	681b      	ldr	r3, [r3, #0]
 80088c4:	4432      	add	r2, r6
 80088c6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80088c8:	e0c4      	b.n	8008a54 <UART_SetConfig+0x404>
 80088ca:	bf00      	nop
 80088cc:	00a037a0 	.word	0x00a037a0
 80088d0:	0800990c 	.word	0x0800990c
 80088d4:	40011000 	.word	0x40011000
 80088d8:	40011400 	.word	0x40011400
 80088dc:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80088e0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80088e2:	461c      	mov	r4, r3
 80088e4:	f04f 0500 	mov.w	r5, #0
 80088e8:	4622      	mov	r2, r4
 80088ea:	462b      	mov	r3, r5
 80088ec:	1891      	adds	r1, r2, r2
 80088ee:	6139      	str	r1, [r7, #16]
 80088f0:	415b      	adcs	r3, r3
 80088f2:	617b      	str	r3, [r7, #20]
 80088f4:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80088f8:	1912      	adds	r2, r2, r4
 80088fa:	eb45 0303 	adc.w	r3, r5, r3
 80088fe:	f04f 0000 	mov.w	r0, #0
 8008902:	f04f 0100 	mov.w	r1, #0
 8008906:	00d9      	lsls	r1, r3, #3
 8008908:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800890c:	00d0      	lsls	r0, r2, #3
 800890e:	4602      	mov	r2, r0
 8008910:	460b      	mov	r3, r1
 8008912:	eb12 0804 	adds.w	r8, r2, r4
 8008916:	eb43 0905 	adc.w	r9, r3, r5
 800891a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800891c:	685b      	ldr	r3, [r3, #4]
 800891e:	4618      	mov	r0, r3
 8008920:	f04f 0100 	mov.w	r1, #0
 8008924:	f04f 0200 	mov.w	r2, #0
 8008928:	f04f 0300 	mov.w	r3, #0
 800892c:	008b      	lsls	r3, r1, #2
 800892e:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8008932:	0082      	lsls	r2, r0, #2
 8008934:	4640      	mov	r0, r8
 8008936:	4649      	mov	r1, r9
 8008938:	f7f8 f8b0 	bl	8000a9c <__aeabi_uldivmod>
 800893c:	4602      	mov	r2, r0
 800893e:	460b      	mov	r3, r1
 8008940:	4b47      	ldr	r3, [pc, #284]	; (8008a60 <UART_SetConfig+0x410>)
 8008942:	fba3 2302 	umull	r2, r3, r3, r2
 8008946:	095b      	lsrs	r3, r3, #5
 8008948:	011e      	lsls	r6, r3, #4
 800894a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800894c:	4618      	mov	r0, r3
 800894e:	f04f 0100 	mov.w	r1, #0
 8008952:	4602      	mov	r2, r0
 8008954:	460b      	mov	r3, r1
 8008956:	1894      	adds	r4, r2, r2
 8008958:	60bc      	str	r4, [r7, #8]
 800895a:	415b      	adcs	r3, r3
 800895c:	60fb      	str	r3, [r7, #12]
 800895e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8008962:	1812      	adds	r2, r2, r0
 8008964:	eb41 0303 	adc.w	r3, r1, r3
 8008968:	f04f 0400 	mov.w	r4, #0
 800896c:	f04f 0500 	mov.w	r5, #0
 8008970:	00dd      	lsls	r5, r3, #3
 8008972:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8008976:	00d4      	lsls	r4, r2, #3
 8008978:	4622      	mov	r2, r4
 800897a:	462b      	mov	r3, r5
 800897c:	1814      	adds	r4, r2, r0
 800897e:	64bc      	str	r4, [r7, #72]	; 0x48
 8008980:	414b      	adcs	r3, r1
 8008982:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008984:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008986:	685b      	ldr	r3, [r3, #4]
 8008988:	4618      	mov	r0, r3
 800898a:	f04f 0100 	mov.w	r1, #0
 800898e:	f04f 0200 	mov.w	r2, #0
 8008992:	f04f 0300 	mov.w	r3, #0
 8008996:	008b      	lsls	r3, r1, #2
 8008998:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800899c:	0082      	lsls	r2, r0, #2
 800899e:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 80089a2:	f7f8 f87b 	bl	8000a9c <__aeabi_uldivmod>
 80089a6:	4602      	mov	r2, r0
 80089a8:	460b      	mov	r3, r1
 80089aa:	4b2d      	ldr	r3, [pc, #180]	; (8008a60 <UART_SetConfig+0x410>)
 80089ac:	fba3 1302 	umull	r1, r3, r3, r2
 80089b0:	095b      	lsrs	r3, r3, #5
 80089b2:	2164      	movs	r1, #100	; 0x64
 80089b4:	fb01 f303 	mul.w	r3, r1, r3
 80089b8:	1ad3      	subs	r3, r2, r3
 80089ba:	011b      	lsls	r3, r3, #4
 80089bc:	3332      	adds	r3, #50	; 0x32
 80089be:	4a28      	ldr	r2, [pc, #160]	; (8008a60 <UART_SetConfig+0x410>)
 80089c0:	fba2 2303 	umull	r2, r3, r2, r3
 80089c4:	095b      	lsrs	r3, r3, #5
 80089c6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80089ca:	441e      	add	r6, r3
 80089cc:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80089ce:	4618      	mov	r0, r3
 80089d0:	f04f 0100 	mov.w	r1, #0
 80089d4:	4602      	mov	r2, r0
 80089d6:	460b      	mov	r3, r1
 80089d8:	1894      	adds	r4, r2, r2
 80089da:	603c      	str	r4, [r7, #0]
 80089dc:	415b      	adcs	r3, r3
 80089de:	607b      	str	r3, [r7, #4]
 80089e0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80089e4:	1812      	adds	r2, r2, r0
 80089e6:	eb41 0303 	adc.w	r3, r1, r3
 80089ea:	f04f 0400 	mov.w	r4, #0
 80089ee:	f04f 0500 	mov.w	r5, #0
 80089f2:	00dd      	lsls	r5, r3, #3
 80089f4:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80089f8:	00d4      	lsls	r4, r2, #3
 80089fa:	4622      	mov	r2, r4
 80089fc:	462b      	mov	r3, r5
 80089fe:	eb12 0a00 	adds.w	sl, r2, r0
 8008a02:	eb43 0b01 	adc.w	fp, r3, r1
 8008a06:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008a08:	685b      	ldr	r3, [r3, #4]
 8008a0a:	4618      	mov	r0, r3
 8008a0c:	f04f 0100 	mov.w	r1, #0
 8008a10:	f04f 0200 	mov.w	r2, #0
 8008a14:	f04f 0300 	mov.w	r3, #0
 8008a18:	008b      	lsls	r3, r1, #2
 8008a1a:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8008a1e:	0082      	lsls	r2, r0, #2
 8008a20:	4650      	mov	r0, sl
 8008a22:	4659      	mov	r1, fp
 8008a24:	f7f8 f83a 	bl	8000a9c <__aeabi_uldivmod>
 8008a28:	4602      	mov	r2, r0
 8008a2a:	460b      	mov	r3, r1
 8008a2c:	4b0c      	ldr	r3, [pc, #48]	; (8008a60 <UART_SetConfig+0x410>)
 8008a2e:	fba3 1302 	umull	r1, r3, r3, r2
 8008a32:	095b      	lsrs	r3, r3, #5
 8008a34:	2164      	movs	r1, #100	; 0x64
 8008a36:	fb01 f303 	mul.w	r3, r1, r3
 8008a3a:	1ad3      	subs	r3, r2, r3
 8008a3c:	011b      	lsls	r3, r3, #4
 8008a3e:	3332      	adds	r3, #50	; 0x32
 8008a40:	4a07      	ldr	r2, [pc, #28]	; (8008a60 <UART_SetConfig+0x410>)
 8008a42:	fba2 2303 	umull	r2, r3, r2, r3
 8008a46:	095b      	lsrs	r3, r3, #5
 8008a48:	f003 020f 	and.w	r2, r3, #15
 8008a4c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008a4e:	681b      	ldr	r3, [r3, #0]
 8008a50:	4432      	add	r2, r6
 8008a52:	609a      	str	r2, [r3, #8]
}
 8008a54:	bf00      	nop
 8008a56:	377c      	adds	r7, #124	; 0x7c
 8008a58:	46bd      	mov	sp, r7
 8008a5a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008a5e:	bf00      	nop
 8008a60:	51eb851f 	.word	0x51eb851f

08008a64 <DC_MOTOR_Init>:
#include "../DC_MOTOR/DC_MOTOR.h"
#include "../DC_MOTOR/DC_MOTOR_cfg.h"
#include "../Core/Inc/main.h"

void DC_MOTOR_Init(uint8_t au8_MOTOR_Instance)
{
 8008a64:	b580      	push	{r7, lr}
 8008a66:	b0a4      	sub	sp, #144	; 0x90
 8008a68:	af00      	add	r7, sp, #0
 8008a6a:	4603      	mov	r3, r0
 8008a6c:	71fb      	strb	r3, [r7, #7]
	TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8008a6e:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8008a72:	2200      	movs	r2, #0
 8008a74:	601a      	str	r2, [r3, #0]
 8008a76:	605a      	str	r2, [r3, #4]
 8008a78:	609a      	str	r2, [r3, #8]
 8008a7a:	60da      	str	r2, [r3, #12]
    TIM_MasterConfigTypeDef sMasterConfig = {0};
 8008a7c:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8008a80:	2200      	movs	r2, #0
 8008a82:	601a      	str	r2, [r3, #0]
 8008a84:	605a      	str	r2, [r3, #4]
    TIM_OC_InitTypeDef sConfigOC = {0};
 8008a86:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8008a8a:	2200      	movs	r2, #0
 8008a8c:	601a      	str	r2, [r3, #0]
 8008a8e:	605a      	str	r2, [r3, #4]
 8008a90:	609a      	str	r2, [r3, #8]
 8008a92:	60da      	str	r2, [r3, #12]
 8008a94:	611a      	str	r2, [r3, #16]
 8008a96:	615a      	str	r2, [r3, #20]
 8008a98:	619a      	str	r2, [r3, #24]
    TIM_HandleTypeDef htim;
    uint32_t PSC_Value = 0;
 8008a9a:	2300      	movs	r3, #0
 8008a9c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    uint32_t ARR_Value = 0;
 8008aa0:	2300      	movs	r3, #0
 8008aa2:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    uint8_t i = 0;
 8008aa6:	2300      	movs	r3, #0
 8008aa8:	f887 308b 	strb.w	r3, [r7, #139]	; 0x8b


	/*--------[ Calculate The PSC & ARR Values To Set PWM Resolution And Approx. The F_pwm ]-------*/

	/* Those Equations Sets The PWM Resolution & Approximates The F_pwm */
	ARR_Value = 1;
 8008aac:	2301      	movs	r3, #1
 8008aae:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
	for(i=0; i<DC_MOTOR_CfgParam[au8_MOTOR_Instance].PWM_RES_BITS; i++)
 8008ab2:	2300      	movs	r3, #0
 8008ab4:	f887 308b 	strb.w	r3, [r7, #139]	; 0x8b
 8008ab8:	e009      	b.n	8008ace <DC_MOTOR_Init+0x6a>
	{
		ARR_Value *= 2;
 8008aba:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8008abe:	005b      	lsls	r3, r3, #1
 8008ac0:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
	for(i=0; i<DC_MOTOR_CfgParam[au8_MOTOR_Instance].PWM_RES_BITS; i++)
 8008ac4:	f897 308b 	ldrb.w	r3, [r7, #139]	; 0x8b
 8008ac8:	3301      	adds	r3, #1
 8008aca:	f887 308b 	strb.w	r3, [r7, #139]	; 0x8b
 8008ace:	79fa      	ldrb	r2, [r7, #7]
 8008ad0:	494d      	ldr	r1, [pc, #308]	; (8008c08 <DC_MOTOR_Init+0x1a4>)
 8008ad2:	4613      	mov	r3, r2
 8008ad4:	009b      	lsls	r3, r3, #2
 8008ad6:	4413      	add	r3, r2
 8008ad8:	009b      	lsls	r3, r3, #2
 8008ada:	440b      	add	r3, r1
 8008adc:	3310      	adds	r3, #16
 8008ade:	781b      	ldrb	r3, [r3, #0]
 8008ae0:	f897 208b 	ldrb.w	r2, [r7, #139]	; 0x8b
 8008ae4:	429a      	cmp	r2, r3
 8008ae6:	d3e8      	bcc.n	8008aba <DC_MOTOR_Init+0x56>
	}
	PSC_Value = (uint32_t) ((DC_MOTOR_CfgParam[au8_MOTOR_Instance].TIM_CLK_MHz*1000000) / (ARR_Value*DC_MOTOR_CfgParam[au8_MOTOR_Instance].PWM_FREQ_Hz));
 8008ae8:	79fa      	ldrb	r2, [r7, #7]
 8008aea:	4947      	ldr	r1, [pc, #284]	; (8008c08 <DC_MOTOR_Init+0x1a4>)
 8008aec:	4613      	mov	r3, r2
 8008aee:	009b      	lsls	r3, r3, #2
 8008af0:	4413      	add	r3, r2
 8008af2:	009b      	lsls	r3, r3, #2
 8008af4:	440b      	add	r3, r1
 8008af6:	3308      	adds	r3, #8
 8008af8:	881b      	ldrh	r3, [r3, #0]
 8008afa:	461a      	mov	r2, r3
 8008afc:	4b43      	ldr	r3, [pc, #268]	; (8008c0c <DC_MOTOR_Init+0x1a8>)
 8008afe:	fb03 f302 	mul.w	r3, r3, r2
 8008b02:	4618      	mov	r0, r3
 8008b04:	79fa      	ldrb	r2, [r7, #7]
 8008b06:	4940      	ldr	r1, [pc, #256]	; (8008c08 <DC_MOTOR_Init+0x1a4>)
 8008b08:	4613      	mov	r3, r2
 8008b0a:	009b      	lsls	r3, r3, #2
 8008b0c:	4413      	add	r3, r2
 8008b0e:	009b      	lsls	r3, r3, #2
 8008b10:	440b      	add	r3, r1
 8008b12:	330c      	adds	r3, #12
 8008b14:	681b      	ldr	r3, [r3, #0]
 8008b16:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 8008b1a:	fb02 f303 	mul.w	r3, r2, r3
 8008b1e:	fbb0 f3f3 	udiv	r3, r0, r3
 8008b22:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
	PSC_Value--;
 8008b26:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008b2a:	3b01      	subs	r3, #1
 8008b2c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
	ARR_Value -= 2;
 8008b30:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8008b34:	3b02      	subs	r3, #2
 8008b36:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c

	/*--------[ Configure The DC Motor PWM Timer Channel ]-------*/

	htim.Instance = DC_MOTOR_CfgParam[au8_MOTOR_Instance].TIM_Instance;
 8008b3a:	79fa      	ldrb	r2, [r7, #7]
 8008b3c:	4932      	ldr	r1, [pc, #200]	; (8008c08 <DC_MOTOR_Init+0x1a4>)
 8008b3e:	4613      	mov	r3, r2
 8008b40:	009b      	lsls	r3, r3, #2
 8008b42:	4413      	add	r3, r2
 8008b44:	009b      	lsls	r3, r3, #2
 8008b46:	440b      	add	r3, r1
 8008b48:	681b      	ldr	r3, [r3, #0]
 8008b4a:	60bb      	str	r3, [r7, #8]
	htim.Init.Prescaler = PSC_Value;
 8008b4c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008b50:	60fb      	str	r3, [r7, #12]
	htim.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED3;
 8008b52:	2360      	movs	r3, #96	; 0x60
 8008b54:	613b      	str	r3, [r7, #16]
	htim.Init.Period = ARR_Value;
 8008b56:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8008b5a:	617b      	str	r3, [r7, #20]
	htim.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8008b5c:	2300      	movs	r3, #0
 8008b5e:	61bb      	str	r3, [r7, #24]
	htim.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8008b60:	2380      	movs	r3, #128	; 0x80
 8008b62:	623b      	str	r3, [r7, #32]
	HAL_TIM_Base_Init(&htim);
 8008b64:	f107 0308 	add.w	r3, r7, #8
 8008b68:	4618      	mov	r0, r3
 8008b6a:	f7fc fdd1 	bl	8005710 <HAL_TIM_Base_Init>
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8008b6e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8008b72:	677b      	str	r3, [r7, #116]	; 0x74
	HAL_TIM_ConfigClockSource(&htim, &sClockSourceConfig);
 8008b74:	f107 0274 	add.w	r2, r7, #116	; 0x74
 8008b78:	f107 0308 	add.w	r3, r7, #8
 8008b7c:	4611      	mov	r1, r2
 8008b7e:	4618      	mov	r0, r3
 8008b80:	f7fd fe7c 	bl	800687c <HAL_TIM_ConfigClockSource>
	HAL_TIM_PWM_Init(&htim);
 8008b84:	f107 0308 	add.w	r3, r7, #8
 8008b88:	4618      	mov	r0, r3
 8008b8a:	f7fc ff77 	bl	8005a7c <HAL_TIM_PWM_Init>
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8008b8e:	2300      	movs	r3, #0
 8008b90:	66fb      	str	r3, [r7, #108]	; 0x6c
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8008b92:	2300      	movs	r3, #0
 8008b94:	673b      	str	r3, [r7, #112]	; 0x70
	HAL_TIMEx_MasterConfigSynchronization(&htim, &sMasterConfig);
 8008b96:	f107 026c 	add.w	r2, r7, #108	; 0x6c
 8008b9a:	f107 0308 	add.w	r3, r7, #8
 8008b9e:	4611      	mov	r1, r2
 8008ba0:	4618      	mov	r0, r3
 8008ba2:	f7fe fe0b 	bl	80077bc <HAL_TIMEx_MasterConfigSynchronization>
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8008ba6:	2360      	movs	r3, #96	; 0x60
 8008ba8:	653b      	str	r3, [r7, #80]	; 0x50
	sConfigOC.Pulse = 0;
 8008baa:	2300      	movs	r3, #0
 8008bac:	657b      	str	r3, [r7, #84]	; 0x54
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8008bae:	2300      	movs	r3, #0
 8008bb0:	65bb      	str	r3, [r7, #88]	; 0x58
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8008bb2:	2300      	movs	r3, #0
 8008bb4:	663b      	str	r3, [r7, #96]	; 0x60
	HAL_TIM_PWM_ConfigChannel(&htim, &sConfigOC, DC_MOTOR_CfgParam[au8_MOTOR_Instance].PWM_TIM_CH);
 8008bb6:	79fa      	ldrb	r2, [r7, #7]
 8008bb8:	4913      	ldr	r1, [pc, #76]	; (8008c08 <DC_MOTOR_Init+0x1a4>)
 8008bba:	4613      	mov	r3, r2
 8008bbc:	009b      	lsls	r3, r3, #2
 8008bbe:	4413      	add	r3, r2
 8008bc0:	009b      	lsls	r3, r3, #2
 8008bc2:	440b      	add	r3, r1
 8008bc4:	3304      	adds	r3, #4
 8008bc6:	681a      	ldr	r2, [r3, #0]
 8008bc8:	f107 0150 	add.w	r1, r7, #80	; 0x50
 8008bcc:	f107 0308 	add.w	r3, r7, #8
 8008bd0:	4618      	mov	r0, r3
 8008bd2:	f7fd fc7b 	bl	80064cc <HAL_TIM_PWM_ConfigChannel>
	HAL_TIM_MspPostInit(&htim);
 8008bd6:	f107 0308 	add.w	r3, r7, #8
 8008bda:	4618      	mov	r0, r3
 8008bdc:	f7f9 fc7c 	bl	80024d8 <HAL_TIM_MspPostInit>

	/*--------[ Start The PWM Channel ]-------*/

	HAL_TIM_PWM_Start(&htim, DC_MOTOR_CfgParam[au8_MOTOR_Instance].PWM_TIM_CH);
 8008be0:	79fa      	ldrb	r2, [r7, #7]
 8008be2:	4909      	ldr	r1, [pc, #36]	; (8008c08 <DC_MOTOR_Init+0x1a4>)
 8008be4:	4613      	mov	r3, r2
 8008be6:	009b      	lsls	r3, r3, #2
 8008be8:	4413      	add	r3, r2
 8008bea:	009b      	lsls	r3, r3, #2
 8008bec:	440b      	add	r3, r1
 8008bee:	3304      	adds	r3, #4
 8008bf0:	681a      	ldr	r2, [r3, #0]
 8008bf2:	f107 0308 	add.w	r3, r7, #8
 8008bf6:	4611      	mov	r1, r2
 8008bf8:	4618      	mov	r0, r3
 8008bfa:	f7fd f82f 	bl	8005c5c <HAL_TIM_PWM_Start>
}
 8008bfe:	bf00      	nop
 8008c00:	3790      	adds	r7, #144	; 0x90
 8008c02:	46bd      	mov	sp, r7
 8008c04:	bd80      	pop	{r7, pc}
 8008c06:	bf00      	nop
 8008c08:	08009988 	.word	0x08009988
 8008c0c:	000f4240 	.word	0x000f4240

08008c10 <DC_MOTOR_Start>:

void DC_MOTOR_Start(uint8_t au8_MOTOR_Instance, uint16_t au16_SPEED)
{
 8008c10:	b480      	push	{r7}
 8008c12:	b083      	sub	sp, #12
 8008c14:	af00      	add	r7, sp, #0
 8008c16:	4603      	mov	r3, r0
 8008c18:	460a      	mov	r2, r1
 8008c1a:	71fb      	strb	r3, [r7, #7]
 8008c1c:	4613      	mov	r3, r2
 8008c1e:	80bb      	strh	r3, [r7, #4]
	/* Write The Speed Value To The PWM CH DutyCycle Register */
	//1023 MAX
	if(DC_MOTOR_CfgParam[au8_MOTOR_Instance].PWM_TIM_CH == TIM_CHANNEL_1)
 8008c20:	79fa      	ldrb	r2, [r7, #7]
 8008c22:	4928      	ldr	r1, [pc, #160]	; (8008cc4 <DC_MOTOR_Start+0xb4>)
 8008c24:	4613      	mov	r3, r2
 8008c26:	009b      	lsls	r3, r3, #2
 8008c28:	4413      	add	r3, r2
 8008c2a:	009b      	lsls	r3, r3, #2
 8008c2c:	440b      	add	r3, r1
 8008c2e:	3304      	adds	r3, #4
 8008c30:	681b      	ldr	r3, [r3, #0]
 8008c32:	2b00      	cmp	r3, #0
 8008c34:	d10a      	bne.n	8008c4c <DC_MOTOR_Start+0x3c>
	{
		DC_MOTOR_CfgParam[au8_MOTOR_Instance].TIM_Instance->CCR1 = au16_SPEED;
 8008c36:	79fa      	ldrb	r2, [r7, #7]
 8008c38:	4922      	ldr	r1, [pc, #136]	; (8008cc4 <DC_MOTOR_Start+0xb4>)
 8008c3a:	4613      	mov	r3, r2
 8008c3c:	009b      	lsls	r3, r3, #2
 8008c3e:	4413      	add	r3, r2
 8008c40:	009b      	lsls	r3, r3, #2
 8008c42:	440b      	add	r3, r1
 8008c44:	681b      	ldr	r3, [r3, #0]
 8008c46:	88ba      	ldrh	r2, [r7, #4]
 8008c48:	635a      	str	r2, [r3, #52]	; 0x34
	}
	else
	{
		DC_MOTOR_CfgParam[au8_MOTOR_Instance].TIM_Instance->CCR4 = au16_SPEED;
	}
}
 8008c4a:	e035      	b.n	8008cb8 <DC_MOTOR_Start+0xa8>
	else if(DC_MOTOR_CfgParam[au8_MOTOR_Instance].PWM_TIM_CH == TIM_CHANNEL_2)
 8008c4c:	79fa      	ldrb	r2, [r7, #7]
 8008c4e:	491d      	ldr	r1, [pc, #116]	; (8008cc4 <DC_MOTOR_Start+0xb4>)
 8008c50:	4613      	mov	r3, r2
 8008c52:	009b      	lsls	r3, r3, #2
 8008c54:	4413      	add	r3, r2
 8008c56:	009b      	lsls	r3, r3, #2
 8008c58:	440b      	add	r3, r1
 8008c5a:	3304      	adds	r3, #4
 8008c5c:	681b      	ldr	r3, [r3, #0]
 8008c5e:	2b04      	cmp	r3, #4
 8008c60:	d10a      	bne.n	8008c78 <DC_MOTOR_Start+0x68>
		DC_MOTOR_CfgParam[au8_MOTOR_Instance].TIM_Instance->CCR2 = au16_SPEED;
 8008c62:	79fa      	ldrb	r2, [r7, #7]
 8008c64:	4917      	ldr	r1, [pc, #92]	; (8008cc4 <DC_MOTOR_Start+0xb4>)
 8008c66:	4613      	mov	r3, r2
 8008c68:	009b      	lsls	r3, r3, #2
 8008c6a:	4413      	add	r3, r2
 8008c6c:	009b      	lsls	r3, r3, #2
 8008c6e:	440b      	add	r3, r1
 8008c70:	681b      	ldr	r3, [r3, #0]
 8008c72:	88ba      	ldrh	r2, [r7, #4]
 8008c74:	639a      	str	r2, [r3, #56]	; 0x38
}
 8008c76:	e01f      	b.n	8008cb8 <DC_MOTOR_Start+0xa8>
	else if(DC_MOTOR_CfgParam[au8_MOTOR_Instance].PWM_TIM_CH == TIM_CHANNEL_3)
 8008c78:	79fa      	ldrb	r2, [r7, #7]
 8008c7a:	4912      	ldr	r1, [pc, #72]	; (8008cc4 <DC_MOTOR_Start+0xb4>)
 8008c7c:	4613      	mov	r3, r2
 8008c7e:	009b      	lsls	r3, r3, #2
 8008c80:	4413      	add	r3, r2
 8008c82:	009b      	lsls	r3, r3, #2
 8008c84:	440b      	add	r3, r1
 8008c86:	3304      	adds	r3, #4
 8008c88:	681b      	ldr	r3, [r3, #0]
 8008c8a:	2b08      	cmp	r3, #8
 8008c8c:	d10a      	bne.n	8008ca4 <DC_MOTOR_Start+0x94>
		DC_MOTOR_CfgParam[au8_MOTOR_Instance].TIM_Instance->CCR3 = au16_SPEED;
 8008c8e:	79fa      	ldrb	r2, [r7, #7]
 8008c90:	490c      	ldr	r1, [pc, #48]	; (8008cc4 <DC_MOTOR_Start+0xb4>)
 8008c92:	4613      	mov	r3, r2
 8008c94:	009b      	lsls	r3, r3, #2
 8008c96:	4413      	add	r3, r2
 8008c98:	009b      	lsls	r3, r3, #2
 8008c9a:	440b      	add	r3, r1
 8008c9c:	681b      	ldr	r3, [r3, #0]
 8008c9e:	88ba      	ldrh	r2, [r7, #4]
 8008ca0:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8008ca2:	e009      	b.n	8008cb8 <DC_MOTOR_Start+0xa8>
		DC_MOTOR_CfgParam[au8_MOTOR_Instance].TIM_Instance->CCR4 = au16_SPEED;
 8008ca4:	79fa      	ldrb	r2, [r7, #7]
 8008ca6:	4907      	ldr	r1, [pc, #28]	; (8008cc4 <DC_MOTOR_Start+0xb4>)
 8008ca8:	4613      	mov	r3, r2
 8008caa:	009b      	lsls	r3, r3, #2
 8008cac:	4413      	add	r3, r2
 8008cae:	009b      	lsls	r3, r3, #2
 8008cb0:	440b      	add	r3, r1
 8008cb2:	681b      	ldr	r3, [r3, #0]
 8008cb4:	88ba      	ldrh	r2, [r7, #4]
 8008cb6:	641a      	str	r2, [r3, #64]	; 0x40
}
 8008cb8:	bf00      	nop
 8008cba:	370c      	adds	r7, #12
 8008cbc:	46bd      	mov	sp, r7
 8008cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cc2:	4770      	bx	lr
 8008cc4:	08009988 	.word	0x08009988

08008cc8 <DC_MOTOR_Set_Speed>:

void DC_MOTOR_Set_Speed(uint8_t au8_MOTOR_Instance, uint16_t au16_SPEED)
{
 8008cc8:	b480      	push	{r7}
 8008cca:	b083      	sub	sp, #12
 8008ccc:	af00      	add	r7, sp, #0
 8008cce:	4603      	mov	r3, r0
 8008cd0:	460a      	mov	r2, r1
 8008cd2:	71fb      	strb	r3, [r7, #7]
 8008cd4:	4613      	mov	r3, r2
 8008cd6:	80bb      	strh	r3, [r7, #4]
	/* Write The Speed Value To The PWM CH DutyCycle Register */
	//1023 MAX
	if(DC_MOTOR_CfgParam[au8_MOTOR_Instance].PWM_TIM_CH == TIM_CHANNEL_1)
 8008cd8:	79fa      	ldrb	r2, [r7, #7]
 8008cda:	4928      	ldr	r1, [pc, #160]	; (8008d7c <DC_MOTOR_Set_Speed+0xb4>)
 8008cdc:	4613      	mov	r3, r2
 8008cde:	009b      	lsls	r3, r3, #2
 8008ce0:	4413      	add	r3, r2
 8008ce2:	009b      	lsls	r3, r3, #2
 8008ce4:	440b      	add	r3, r1
 8008ce6:	3304      	adds	r3, #4
 8008ce8:	681b      	ldr	r3, [r3, #0]
 8008cea:	2b00      	cmp	r3, #0
 8008cec:	d10a      	bne.n	8008d04 <DC_MOTOR_Set_Speed+0x3c>
	{
		DC_MOTOR_CfgParam[au8_MOTOR_Instance].TIM_Instance->CCR1 = au16_SPEED;
 8008cee:	79fa      	ldrb	r2, [r7, #7]
 8008cf0:	4922      	ldr	r1, [pc, #136]	; (8008d7c <DC_MOTOR_Set_Speed+0xb4>)
 8008cf2:	4613      	mov	r3, r2
 8008cf4:	009b      	lsls	r3, r3, #2
 8008cf6:	4413      	add	r3, r2
 8008cf8:	009b      	lsls	r3, r3, #2
 8008cfa:	440b      	add	r3, r1
 8008cfc:	681b      	ldr	r3, [r3, #0]
 8008cfe:	88ba      	ldrh	r2, [r7, #4]
 8008d00:	635a      	str	r2, [r3, #52]	; 0x34
	}
	else
	{
		DC_MOTOR_CfgParam[au8_MOTOR_Instance].TIM_Instance->CCR4 = au16_SPEED;
	}
}
 8008d02:	e035      	b.n	8008d70 <DC_MOTOR_Set_Speed+0xa8>
	else if(DC_MOTOR_CfgParam[au8_MOTOR_Instance].PWM_TIM_CH == TIM_CHANNEL_2)
 8008d04:	79fa      	ldrb	r2, [r7, #7]
 8008d06:	491d      	ldr	r1, [pc, #116]	; (8008d7c <DC_MOTOR_Set_Speed+0xb4>)
 8008d08:	4613      	mov	r3, r2
 8008d0a:	009b      	lsls	r3, r3, #2
 8008d0c:	4413      	add	r3, r2
 8008d0e:	009b      	lsls	r3, r3, #2
 8008d10:	440b      	add	r3, r1
 8008d12:	3304      	adds	r3, #4
 8008d14:	681b      	ldr	r3, [r3, #0]
 8008d16:	2b04      	cmp	r3, #4
 8008d18:	d10a      	bne.n	8008d30 <DC_MOTOR_Set_Speed+0x68>
		DC_MOTOR_CfgParam[au8_MOTOR_Instance].TIM_Instance->CCR2 = au16_SPEED;
 8008d1a:	79fa      	ldrb	r2, [r7, #7]
 8008d1c:	4917      	ldr	r1, [pc, #92]	; (8008d7c <DC_MOTOR_Set_Speed+0xb4>)
 8008d1e:	4613      	mov	r3, r2
 8008d20:	009b      	lsls	r3, r3, #2
 8008d22:	4413      	add	r3, r2
 8008d24:	009b      	lsls	r3, r3, #2
 8008d26:	440b      	add	r3, r1
 8008d28:	681b      	ldr	r3, [r3, #0]
 8008d2a:	88ba      	ldrh	r2, [r7, #4]
 8008d2c:	639a      	str	r2, [r3, #56]	; 0x38
}
 8008d2e:	e01f      	b.n	8008d70 <DC_MOTOR_Set_Speed+0xa8>
	else if(DC_MOTOR_CfgParam[au8_MOTOR_Instance].PWM_TIM_CH == TIM_CHANNEL_3)
 8008d30:	79fa      	ldrb	r2, [r7, #7]
 8008d32:	4912      	ldr	r1, [pc, #72]	; (8008d7c <DC_MOTOR_Set_Speed+0xb4>)
 8008d34:	4613      	mov	r3, r2
 8008d36:	009b      	lsls	r3, r3, #2
 8008d38:	4413      	add	r3, r2
 8008d3a:	009b      	lsls	r3, r3, #2
 8008d3c:	440b      	add	r3, r1
 8008d3e:	3304      	adds	r3, #4
 8008d40:	681b      	ldr	r3, [r3, #0]
 8008d42:	2b08      	cmp	r3, #8
 8008d44:	d10a      	bne.n	8008d5c <DC_MOTOR_Set_Speed+0x94>
		DC_MOTOR_CfgParam[au8_MOTOR_Instance].TIM_Instance->CCR3 = au16_SPEED;
 8008d46:	79fa      	ldrb	r2, [r7, #7]
 8008d48:	490c      	ldr	r1, [pc, #48]	; (8008d7c <DC_MOTOR_Set_Speed+0xb4>)
 8008d4a:	4613      	mov	r3, r2
 8008d4c:	009b      	lsls	r3, r3, #2
 8008d4e:	4413      	add	r3, r2
 8008d50:	009b      	lsls	r3, r3, #2
 8008d52:	440b      	add	r3, r1
 8008d54:	681b      	ldr	r3, [r3, #0]
 8008d56:	88ba      	ldrh	r2, [r7, #4]
 8008d58:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8008d5a:	e009      	b.n	8008d70 <DC_MOTOR_Set_Speed+0xa8>
		DC_MOTOR_CfgParam[au8_MOTOR_Instance].TIM_Instance->CCR4 = au16_SPEED;
 8008d5c:	79fa      	ldrb	r2, [r7, #7]
 8008d5e:	4907      	ldr	r1, [pc, #28]	; (8008d7c <DC_MOTOR_Set_Speed+0xb4>)
 8008d60:	4613      	mov	r3, r2
 8008d62:	009b      	lsls	r3, r3, #2
 8008d64:	4413      	add	r3, r2
 8008d66:	009b      	lsls	r3, r3, #2
 8008d68:	440b      	add	r3, r1
 8008d6a:	681b      	ldr	r3, [r3, #0]
 8008d6c:	88ba      	ldrh	r2, [r7, #4]
 8008d6e:	641a      	str	r2, [r3, #64]	; 0x40
}
 8008d70:	bf00      	nop
 8008d72:	370c      	adds	r7, #12
 8008d74:	46bd      	mov	sp, r7
 8008d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d7a:	4770      	bx	lr
 8008d7c:	08009988 	.word	0x08009988

08008d80 <DWT_Delay_Init>:

#include "DWT_Delay.h"


uint32_t DWT_Delay_Init(void)
{
 8008d80:	b480      	push	{r7}
 8008d82:	af00      	add	r7, sp, #0
    /* Disable TRC */
    CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk; // ~0x01000000;
 8008d84:	4b14      	ldr	r3, [pc, #80]	; (8008dd8 <DWT_Delay_Init+0x58>)
 8008d86:	68db      	ldr	r3, [r3, #12]
 8008d88:	4a13      	ldr	r2, [pc, #76]	; (8008dd8 <DWT_Delay_Init+0x58>)
 8008d8a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8008d8e:	60d3      	str	r3, [r2, #12]
    /* Enable TRC */
    CoreDebug->DEMCR |=  CoreDebug_DEMCR_TRCENA_Msk; // 0x01000000;
 8008d90:	4b11      	ldr	r3, [pc, #68]	; (8008dd8 <DWT_Delay_Init+0x58>)
 8008d92:	68db      	ldr	r3, [r3, #12]
 8008d94:	4a10      	ldr	r2, [pc, #64]	; (8008dd8 <DWT_Delay_Init+0x58>)
 8008d96:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8008d9a:	60d3      	str	r3, [r2, #12]

    /* Disable clock cycle counter */
    DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk; //~0x00000001;
 8008d9c:	4b0f      	ldr	r3, [pc, #60]	; (8008ddc <DWT_Delay_Init+0x5c>)
 8008d9e:	681b      	ldr	r3, [r3, #0]
 8008da0:	4a0e      	ldr	r2, [pc, #56]	; (8008ddc <DWT_Delay_Init+0x5c>)
 8008da2:	f023 0301 	bic.w	r3, r3, #1
 8008da6:	6013      	str	r3, [r2, #0]
    /* Enable  clock cycle counter */
    DWT->CTRL |=  DWT_CTRL_CYCCNTENA_Msk; //0x00000001;
 8008da8:	4b0c      	ldr	r3, [pc, #48]	; (8008ddc <DWT_Delay_Init+0x5c>)
 8008daa:	681b      	ldr	r3, [r3, #0]
 8008dac:	4a0b      	ldr	r2, [pc, #44]	; (8008ddc <DWT_Delay_Init+0x5c>)
 8008dae:	f043 0301 	orr.w	r3, r3, #1
 8008db2:	6013      	str	r3, [r2, #0]

    /* Reset the clock cycle counter value */
    DWT->CYCCNT = 0;
 8008db4:	4b09      	ldr	r3, [pc, #36]	; (8008ddc <DWT_Delay_Init+0x5c>)
 8008db6:	2200      	movs	r2, #0
 8008db8:	605a      	str	r2, [r3, #4]

    /* 3 NO OPERATION instructions */
    __ASM volatile ("NOP");
 8008dba:	bf00      	nop
    __ASM volatile ("NOP");
 8008dbc:	bf00      	nop
    __ASM volatile ("NOP");
 8008dbe:	bf00      	nop

    /* Check if clock cycle counter has started */
    if(DWT->CYCCNT)
 8008dc0:	4b06      	ldr	r3, [pc, #24]	; (8008ddc <DWT_Delay_Init+0x5c>)
 8008dc2:	685b      	ldr	r3, [r3, #4]
 8008dc4:	2b00      	cmp	r3, #0
 8008dc6:	d001      	beq.n	8008dcc <DWT_Delay_Init+0x4c>
    {
       return 0; /*clock cycle counter started*/
 8008dc8:	2300      	movs	r3, #0
 8008dca:	e000      	b.n	8008dce <DWT_Delay_Init+0x4e>
    }
    else
    {
      return 1; /*clock cycle counter not started*/
 8008dcc:	2301      	movs	r3, #1
    }
}
 8008dce:	4618      	mov	r0, r3
 8008dd0:	46bd      	mov	sp, r7
 8008dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dd6:	4770      	bx	lr
 8008dd8:	e000edf0 	.word	0xe000edf0
 8008ddc:	e0001000 	.word	0xe0001000

08008de0 <__errno>:
 8008de0:	4b01      	ldr	r3, [pc, #4]	; (8008de8 <__errno+0x8>)
 8008de2:	6818      	ldr	r0, [r3, #0]
 8008de4:	4770      	bx	lr
 8008de6:	bf00      	nop
 8008de8:	2000001c 	.word	0x2000001c

08008dec <__libc_init_array>:
 8008dec:	b570      	push	{r4, r5, r6, lr}
 8008dee:	4d0d      	ldr	r5, [pc, #52]	; (8008e24 <__libc_init_array+0x38>)
 8008df0:	4c0d      	ldr	r4, [pc, #52]	; (8008e28 <__libc_init_array+0x3c>)
 8008df2:	1b64      	subs	r4, r4, r5
 8008df4:	10a4      	asrs	r4, r4, #2
 8008df6:	2600      	movs	r6, #0
 8008df8:	42a6      	cmp	r6, r4
 8008dfa:	d109      	bne.n	8008e10 <__libc_init_array+0x24>
 8008dfc:	4d0b      	ldr	r5, [pc, #44]	; (8008e2c <__libc_init_array+0x40>)
 8008dfe:	4c0c      	ldr	r4, [pc, #48]	; (8008e30 <__libc_init_array+0x44>)
 8008e00:	f000 fc4e 	bl	80096a0 <_init>
 8008e04:	1b64      	subs	r4, r4, r5
 8008e06:	10a4      	asrs	r4, r4, #2
 8008e08:	2600      	movs	r6, #0
 8008e0a:	42a6      	cmp	r6, r4
 8008e0c:	d105      	bne.n	8008e1a <__libc_init_array+0x2e>
 8008e0e:	bd70      	pop	{r4, r5, r6, pc}
 8008e10:	f855 3b04 	ldr.w	r3, [r5], #4
 8008e14:	4798      	blx	r3
 8008e16:	3601      	adds	r6, #1
 8008e18:	e7ee      	b.n	8008df8 <__libc_init_array+0xc>
 8008e1a:	f855 3b04 	ldr.w	r3, [r5], #4
 8008e1e:	4798      	blx	r3
 8008e20:	3601      	adds	r6, #1
 8008e22:	e7f2      	b.n	8008e0a <__libc_init_array+0x1e>
 8008e24:	080099ec 	.word	0x080099ec
 8008e28:	080099ec 	.word	0x080099ec
 8008e2c:	080099ec 	.word	0x080099ec
 8008e30:	080099f0 	.word	0x080099f0

08008e34 <memcpy>:
 8008e34:	440a      	add	r2, r1
 8008e36:	4291      	cmp	r1, r2
 8008e38:	f100 33ff 	add.w	r3, r0, #4294967295
 8008e3c:	d100      	bne.n	8008e40 <memcpy+0xc>
 8008e3e:	4770      	bx	lr
 8008e40:	b510      	push	{r4, lr}
 8008e42:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008e46:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008e4a:	4291      	cmp	r1, r2
 8008e4c:	d1f9      	bne.n	8008e42 <memcpy+0xe>
 8008e4e:	bd10      	pop	{r4, pc}

08008e50 <memset>:
 8008e50:	4402      	add	r2, r0
 8008e52:	4603      	mov	r3, r0
 8008e54:	4293      	cmp	r3, r2
 8008e56:	d100      	bne.n	8008e5a <memset+0xa>
 8008e58:	4770      	bx	lr
 8008e5a:	f803 1b01 	strb.w	r1, [r3], #1
 8008e5e:	e7f9      	b.n	8008e54 <memset+0x4>

08008e60 <siprintf>:
 8008e60:	b40e      	push	{r1, r2, r3}
 8008e62:	b500      	push	{lr}
 8008e64:	b09c      	sub	sp, #112	; 0x70
 8008e66:	ab1d      	add	r3, sp, #116	; 0x74
 8008e68:	9002      	str	r0, [sp, #8]
 8008e6a:	9006      	str	r0, [sp, #24]
 8008e6c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8008e70:	4809      	ldr	r0, [pc, #36]	; (8008e98 <siprintf+0x38>)
 8008e72:	9107      	str	r1, [sp, #28]
 8008e74:	9104      	str	r1, [sp, #16]
 8008e76:	4909      	ldr	r1, [pc, #36]	; (8008e9c <siprintf+0x3c>)
 8008e78:	f853 2b04 	ldr.w	r2, [r3], #4
 8008e7c:	9105      	str	r1, [sp, #20]
 8008e7e:	6800      	ldr	r0, [r0, #0]
 8008e80:	9301      	str	r3, [sp, #4]
 8008e82:	a902      	add	r1, sp, #8
 8008e84:	f000 f868 	bl	8008f58 <_svfiprintf_r>
 8008e88:	9b02      	ldr	r3, [sp, #8]
 8008e8a:	2200      	movs	r2, #0
 8008e8c:	701a      	strb	r2, [r3, #0]
 8008e8e:	b01c      	add	sp, #112	; 0x70
 8008e90:	f85d eb04 	ldr.w	lr, [sp], #4
 8008e94:	b003      	add	sp, #12
 8008e96:	4770      	bx	lr
 8008e98:	2000001c 	.word	0x2000001c
 8008e9c:	ffff0208 	.word	0xffff0208

08008ea0 <__ssputs_r>:
 8008ea0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008ea4:	688e      	ldr	r6, [r1, #8]
 8008ea6:	429e      	cmp	r6, r3
 8008ea8:	4682      	mov	sl, r0
 8008eaa:	460c      	mov	r4, r1
 8008eac:	4690      	mov	r8, r2
 8008eae:	461f      	mov	r7, r3
 8008eb0:	d838      	bhi.n	8008f24 <__ssputs_r+0x84>
 8008eb2:	898a      	ldrh	r2, [r1, #12]
 8008eb4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8008eb8:	d032      	beq.n	8008f20 <__ssputs_r+0x80>
 8008eba:	6825      	ldr	r5, [r4, #0]
 8008ebc:	6909      	ldr	r1, [r1, #16]
 8008ebe:	eba5 0901 	sub.w	r9, r5, r1
 8008ec2:	6965      	ldr	r5, [r4, #20]
 8008ec4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008ec8:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008ecc:	3301      	adds	r3, #1
 8008ece:	444b      	add	r3, r9
 8008ed0:	106d      	asrs	r5, r5, #1
 8008ed2:	429d      	cmp	r5, r3
 8008ed4:	bf38      	it	cc
 8008ed6:	461d      	movcc	r5, r3
 8008ed8:	0553      	lsls	r3, r2, #21
 8008eda:	d531      	bpl.n	8008f40 <__ssputs_r+0xa0>
 8008edc:	4629      	mov	r1, r5
 8008ede:	f000 fb39 	bl	8009554 <_malloc_r>
 8008ee2:	4606      	mov	r6, r0
 8008ee4:	b950      	cbnz	r0, 8008efc <__ssputs_r+0x5c>
 8008ee6:	230c      	movs	r3, #12
 8008ee8:	f8ca 3000 	str.w	r3, [sl]
 8008eec:	89a3      	ldrh	r3, [r4, #12]
 8008eee:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008ef2:	81a3      	strh	r3, [r4, #12]
 8008ef4:	f04f 30ff 	mov.w	r0, #4294967295
 8008ef8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008efc:	6921      	ldr	r1, [r4, #16]
 8008efe:	464a      	mov	r2, r9
 8008f00:	f7ff ff98 	bl	8008e34 <memcpy>
 8008f04:	89a3      	ldrh	r3, [r4, #12]
 8008f06:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8008f0a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008f0e:	81a3      	strh	r3, [r4, #12]
 8008f10:	6126      	str	r6, [r4, #16]
 8008f12:	6165      	str	r5, [r4, #20]
 8008f14:	444e      	add	r6, r9
 8008f16:	eba5 0509 	sub.w	r5, r5, r9
 8008f1a:	6026      	str	r6, [r4, #0]
 8008f1c:	60a5      	str	r5, [r4, #8]
 8008f1e:	463e      	mov	r6, r7
 8008f20:	42be      	cmp	r6, r7
 8008f22:	d900      	bls.n	8008f26 <__ssputs_r+0x86>
 8008f24:	463e      	mov	r6, r7
 8008f26:	4632      	mov	r2, r6
 8008f28:	6820      	ldr	r0, [r4, #0]
 8008f2a:	4641      	mov	r1, r8
 8008f2c:	f000 faa8 	bl	8009480 <memmove>
 8008f30:	68a3      	ldr	r3, [r4, #8]
 8008f32:	6822      	ldr	r2, [r4, #0]
 8008f34:	1b9b      	subs	r3, r3, r6
 8008f36:	4432      	add	r2, r6
 8008f38:	60a3      	str	r3, [r4, #8]
 8008f3a:	6022      	str	r2, [r4, #0]
 8008f3c:	2000      	movs	r0, #0
 8008f3e:	e7db      	b.n	8008ef8 <__ssputs_r+0x58>
 8008f40:	462a      	mov	r2, r5
 8008f42:	f000 fb61 	bl	8009608 <_realloc_r>
 8008f46:	4606      	mov	r6, r0
 8008f48:	2800      	cmp	r0, #0
 8008f4a:	d1e1      	bne.n	8008f10 <__ssputs_r+0x70>
 8008f4c:	6921      	ldr	r1, [r4, #16]
 8008f4e:	4650      	mov	r0, sl
 8008f50:	f000 fab0 	bl	80094b4 <_free_r>
 8008f54:	e7c7      	b.n	8008ee6 <__ssputs_r+0x46>
	...

08008f58 <_svfiprintf_r>:
 8008f58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008f5c:	4698      	mov	r8, r3
 8008f5e:	898b      	ldrh	r3, [r1, #12]
 8008f60:	061b      	lsls	r3, r3, #24
 8008f62:	b09d      	sub	sp, #116	; 0x74
 8008f64:	4607      	mov	r7, r0
 8008f66:	460d      	mov	r5, r1
 8008f68:	4614      	mov	r4, r2
 8008f6a:	d50e      	bpl.n	8008f8a <_svfiprintf_r+0x32>
 8008f6c:	690b      	ldr	r3, [r1, #16]
 8008f6e:	b963      	cbnz	r3, 8008f8a <_svfiprintf_r+0x32>
 8008f70:	2140      	movs	r1, #64	; 0x40
 8008f72:	f000 faef 	bl	8009554 <_malloc_r>
 8008f76:	6028      	str	r0, [r5, #0]
 8008f78:	6128      	str	r0, [r5, #16]
 8008f7a:	b920      	cbnz	r0, 8008f86 <_svfiprintf_r+0x2e>
 8008f7c:	230c      	movs	r3, #12
 8008f7e:	603b      	str	r3, [r7, #0]
 8008f80:	f04f 30ff 	mov.w	r0, #4294967295
 8008f84:	e0d1      	b.n	800912a <_svfiprintf_r+0x1d2>
 8008f86:	2340      	movs	r3, #64	; 0x40
 8008f88:	616b      	str	r3, [r5, #20]
 8008f8a:	2300      	movs	r3, #0
 8008f8c:	9309      	str	r3, [sp, #36]	; 0x24
 8008f8e:	2320      	movs	r3, #32
 8008f90:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008f94:	f8cd 800c 	str.w	r8, [sp, #12]
 8008f98:	2330      	movs	r3, #48	; 0x30
 8008f9a:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8009144 <_svfiprintf_r+0x1ec>
 8008f9e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008fa2:	f04f 0901 	mov.w	r9, #1
 8008fa6:	4623      	mov	r3, r4
 8008fa8:	469a      	mov	sl, r3
 8008faa:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008fae:	b10a      	cbz	r2, 8008fb4 <_svfiprintf_r+0x5c>
 8008fb0:	2a25      	cmp	r2, #37	; 0x25
 8008fb2:	d1f9      	bne.n	8008fa8 <_svfiprintf_r+0x50>
 8008fb4:	ebba 0b04 	subs.w	fp, sl, r4
 8008fb8:	d00b      	beq.n	8008fd2 <_svfiprintf_r+0x7a>
 8008fba:	465b      	mov	r3, fp
 8008fbc:	4622      	mov	r2, r4
 8008fbe:	4629      	mov	r1, r5
 8008fc0:	4638      	mov	r0, r7
 8008fc2:	f7ff ff6d 	bl	8008ea0 <__ssputs_r>
 8008fc6:	3001      	adds	r0, #1
 8008fc8:	f000 80aa 	beq.w	8009120 <_svfiprintf_r+0x1c8>
 8008fcc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008fce:	445a      	add	r2, fp
 8008fd0:	9209      	str	r2, [sp, #36]	; 0x24
 8008fd2:	f89a 3000 	ldrb.w	r3, [sl]
 8008fd6:	2b00      	cmp	r3, #0
 8008fd8:	f000 80a2 	beq.w	8009120 <_svfiprintf_r+0x1c8>
 8008fdc:	2300      	movs	r3, #0
 8008fde:	f04f 32ff 	mov.w	r2, #4294967295
 8008fe2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008fe6:	f10a 0a01 	add.w	sl, sl, #1
 8008fea:	9304      	str	r3, [sp, #16]
 8008fec:	9307      	str	r3, [sp, #28]
 8008fee:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008ff2:	931a      	str	r3, [sp, #104]	; 0x68
 8008ff4:	4654      	mov	r4, sl
 8008ff6:	2205      	movs	r2, #5
 8008ff8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008ffc:	4851      	ldr	r0, [pc, #324]	; (8009144 <_svfiprintf_r+0x1ec>)
 8008ffe:	f7f7 f90f 	bl	8000220 <memchr>
 8009002:	9a04      	ldr	r2, [sp, #16]
 8009004:	b9d8      	cbnz	r0, 800903e <_svfiprintf_r+0xe6>
 8009006:	06d0      	lsls	r0, r2, #27
 8009008:	bf44      	itt	mi
 800900a:	2320      	movmi	r3, #32
 800900c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009010:	0711      	lsls	r1, r2, #28
 8009012:	bf44      	itt	mi
 8009014:	232b      	movmi	r3, #43	; 0x2b
 8009016:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800901a:	f89a 3000 	ldrb.w	r3, [sl]
 800901e:	2b2a      	cmp	r3, #42	; 0x2a
 8009020:	d015      	beq.n	800904e <_svfiprintf_r+0xf6>
 8009022:	9a07      	ldr	r2, [sp, #28]
 8009024:	4654      	mov	r4, sl
 8009026:	2000      	movs	r0, #0
 8009028:	f04f 0c0a 	mov.w	ip, #10
 800902c:	4621      	mov	r1, r4
 800902e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009032:	3b30      	subs	r3, #48	; 0x30
 8009034:	2b09      	cmp	r3, #9
 8009036:	d94e      	bls.n	80090d6 <_svfiprintf_r+0x17e>
 8009038:	b1b0      	cbz	r0, 8009068 <_svfiprintf_r+0x110>
 800903a:	9207      	str	r2, [sp, #28]
 800903c:	e014      	b.n	8009068 <_svfiprintf_r+0x110>
 800903e:	eba0 0308 	sub.w	r3, r0, r8
 8009042:	fa09 f303 	lsl.w	r3, r9, r3
 8009046:	4313      	orrs	r3, r2
 8009048:	9304      	str	r3, [sp, #16]
 800904a:	46a2      	mov	sl, r4
 800904c:	e7d2      	b.n	8008ff4 <_svfiprintf_r+0x9c>
 800904e:	9b03      	ldr	r3, [sp, #12]
 8009050:	1d19      	adds	r1, r3, #4
 8009052:	681b      	ldr	r3, [r3, #0]
 8009054:	9103      	str	r1, [sp, #12]
 8009056:	2b00      	cmp	r3, #0
 8009058:	bfbb      	ittet	lt
 800905a:	425b      	neglt	r3, r3
 800905c:	f042 0202 	orrlt.w	r2, r2, #2
 8009060:	9307      	strge	r3, [sp, #28]
 8009062:	9307      	strlt	r3, [sp, #28]
 8009064:	bfb8      	it	lt
 8009066:	9204      	strlt	r2, [sp, #16]
 8009068:	7823      	ldrb	r3, [r4, #0]
 800906a:	2b2e      	cmp	r3, #46	; 0x2e
 800906c:	d10c      	bne.n	8009088 <_svfiprintf_r+0x130>
 800906e:	7863      	ldrb	r3, [r4, #1]
 8009070:	2b2a      	cmp	r3, #42	; 0x2a
 8009072:	d135      	bne.n	80090e0 <_svfiprintf_r+0x188>
 8009074:	9b03      	ldr	r3, [sp, #12]
 8009076:	1d1a      	adds	r2, r3, #4
 8009078:	681b      	ldr	r3, [r3, #0]
 800907a:	9203      	str	r2, [sp, #12]
 800907c:	2b00      	cmp	r3, #0
 800907e:	bfb8      	it	lt
 8009080:	f04f 33ff 	movlt.w	r3, #4294967295
 8009084:	3402      	adds	r4, #2
 8009086:	9305      	str	r3, [sp, #20]
 8009088:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8009154 <_svfiprintf_r+0x1fc>
 800908c:	7821      	ldrb	r1, [r4, #0]
 800908e:	2203      	movs	r2, #3
 8009090:	4650      	mov	r0, sl
 8009092:	f7f7 f8c5 	bl	8000220 <memchr>
 8009096:	b140      	cbz	r0, 80090aa <_svfiprintf_r+0x152>
 8009098:	2340      	movs	r3, #64	; 0x40
 800909a:	eba0 000a 	sub.w	r0, r0, sl
 800909e:	fa03 f000 	lsl.w	r0, r3, r0
 80090a2:	9b04      	ldr	r3, [sp, #16]
 80090a4:	4303      	orrs	r3, r0
 80090a6:	3401      	adds	r4, #1
 80090a8:	9304      	str	r3, [sp, #16]
 80090aa:	f814 1b01 	ldrb.w	r1, [r4], #1
 80090ae:	4826      	ldr	r0, [pc, #152]	; (8009148 <_svfiprintf_r+0x1f0>)
 80090b0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80090b4:	2206      	movs	r2, #6
 80090b6:	f7f7 f8b3 	bl	8000220 <memchr>
 80090ba:	2800      	cmp	r0, #0
 80090bc:	d038      	beq.n	8009130 <_svfiprintf_r+0x1d8>
 80090be:	4b23      	ldr	r3, [pc, #140]	; (800914c <_svfiprintf_r+0x1f4>)
 80090c0:	bb1b      	cbnz	r3, 800910a <_svfiprintf_r+0x1b2>
 80090c2:	9b03      	ldr	r3, [sp, #12]
 80090c4:	3307      	adds	r3, #7
 80090c6:	f023 0307 	bic.w	r3, r3, #7
 80090ca:	3308      	adds	r3, #8
 80090cc:	9303      	str	r3, [sp, #12]
 80090ce:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80090d0:	4433      	add	r3, r6
 80090d2:	9309      	str	r3, [sp, #36]	; 0x24
 80090d4:	e767      	b.n	8008fa6 <_svfiprintf_r+0x4e>
 80090d6:	fb0c 3202 	mla	r2, ip, r2, r3
 80090da:	460c      	mov	r4, r1
 80090dc:	2001      	movs	r0, #1
 80090de:	e7a5      	b.n	800902c <_svfiprintf_r+0xd4>
 80090e0:	2300      	movs	r3, #0
 80090e2:	3401      	adds	r4, #1
 80090e4:	9305      	str	r3, [sp, #20]
 80090e6:	4619      	mov	r1, r3
 80090e8:	f04f 0c0a 	mov.w	ip, #10
 80090ec:	4620      	mov	r0, r4
 80090ee:	f810 2b01 	ldrb.w	r2, [r0], #1
 80090f2:	3a30      	subs	r2, #48	; 0x30
 80090f4:	2a09      	cmp	r2, #9
 80090f6:	d903      	bls.n	8009100 <_svfiprintf_r+0x1a8>
 80090f8:	2b00      	cmp	r3, #0
 80090fa:	d0c5      	beq.n	8009088 <_svfiprintf_r+0x130>
 80090fc:	9105      	str	r1, [sp, #20]
 80090fe:	e7c3      	b.n	8009088 <_svfiprintf_r+0x130>
 8009100:	fb0c 2101 	mla	r1, ip, r1, r2
 8009104:	4604      	mov	r4, r0
 8009106:	2301      	movs	r3, #1
 8009108:	e7f0      	b.n	80090ec <_svfiprintf_r+0x194>
 800910a:	ab03      	add	r3, sp, #12
 800910c:	9300      	str	r3, [sp, #0]
 800910e:	462a      	mov	r2, r5
 8009110:	4b0f      	ldr	r3, [pc, #60]	; (8009150 <_svfiprintf_r+0x1f8>)
 8009112:	a904      	add	r1, sp, #16
 8009114:	4638      	mov	r0, r7
 8009116:	f3af 8000 	nop.w
 800911a:	1c42      	adds	r2, r0, #1
 800911c:	4606      	mov	r6, r0
 800911e:	d1d6      	bne.n	80090ce <_svfiprintf_r+0x176>
 8009120:	89ab      	ldrh	r3, [r5, #12]
 8009122:	065b      	lsls	r3, r3, #25
 8009124:	f53f af2c 	bmi.w	8008f80 <_svfiprintf_r+0x28>
 8009128:	9809      	ldr	r0, [sp, #36]	; 0x24
 800912a:	b01d      	add	sp, #116	; 0x74
 800912c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009130:	ab03      	add	r3, sp, #12
 8009132:	9300      	str	r3, [sp, #0]
 8009134:	462a      	mov	r2, r5
 8009136:	4b06      	ldr	r3, [pc, #24]	; (8009150 <_svfiprintf_r+0x1f8>)
 8009138:	a904      	add	r1, sp, #16
 800913a:	4638      	mov	r0, r7
 800913c:	f000 f87a 	bl	8009234 <_printf_i>
 8009140:	e7eb      	b.n	800911a <_svfiprintf_r+0x1c2>
 8009142:	bf00      	nop
 8009144:	080099b0 	.word	0x080099b0
 8009148:	080099ba 	.word	0x080099ba
 800914c:	00000000 	.word	0x00000000
 8009150:	08008ea1 	.word	0x08008ea1
 8009154:	080099b6 	.word	0x080099b6

08009158 <_printf_common>:
 8009158:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800915c:	4616      	mov	r6, r2
 800915e:	4699      	mov	r9, r3
 8009160:	688a      	ldr	r2, [r1, #8]
 8009162:	690b      	ldr	r3, [r1, #16]
 8009164:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8009168:	4293      	cmp	r3, r2
 800916a:	bfb8      	it	lt
 800916c:	4613      	movlt	r3, r2
 800916e:	6033      	str	r3, [r6, #0]
 8009170:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8009174:	4607      	mov	r7, r0
 8009176:	460c      	mov	r4, r1
 8009178:	b10a      	cbz	r2, 800917e <_printf_common+0x26>
 800917a:	3301      	adds	r3, #1
 800917c:	6033      	str	r3, [r6, #0]
 800917e:	6823      	ldr	r3, [r4, #0]
 8009180:	0699      	lsls	r1, r3, #26
 8009182:	bf42      	ittt	mi
 8009184:	6833      	ldrmi	r3, [r6, #0]
 8009186:	3302      	addmi	r3, #2
 8009188:	6033      	strmi	r3, [r6, #0]
 800918a:	6825      	ldr	r5, [r4, #0]
 800918c:	f015 0506 	ands.w	r5, r5, #6
 8009190:	d106      	bne.n	80091a0 <_printf_common+0x48>
 8009192:	f104 0a19 	add.w	sl, r4, #25
 8009196:	68e3      	ldr	r3, [r4, #12]
 8009198:	6832      	ldr	r2, [r6, #0]
 800919a:	1a9b      	subs	r3, r3, r2
 800919c:	42ab      	cmp	r3, r5
 800919e:	dc26      	bgt.n	80091ee <_printf_common+0x96>
 80091a0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80091a4:	1e13      	subs	r3, r2, #0
 80091a6:	6822      	ldr	r2, [r4, #0]
 80091a8:	bf18      	it	ne
 80091aa:	2301      	movne	r3, #1
 80091ac:	0692      	lsls	r2, r2, #26
 80091ae:	d42b      	bmi.n	8009208 <_printf_common+0xb0>
 80091b0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80091b4:	4649      	mov	r1, r9
 80091b6:	4638      	mov	r0, r7
 80091b8:	47c0      	blx	r8
 80091ba:	3001      	adds	r0, #1
 80091bc:	d01e      	beq.n	80091fc <_printf_common+0xa4>
 80091be:	6823      	ldr	r3, [r4, #0]
 80091c0:	68e5      	ldr	r5, [r4, #12]
 80091c2:	6832      	ldr	r2, [r6, #0]
 80091c4:	f003 0306 	and.w	r3, r3, #6
 80091c8:	2b04      	cmp	r3, #4
 80091ca:	bf08      	it	eq
 80091cc:	1aad      	subeq	r5, r5, r2
 80091ce:	68a3      	ldr	r3, [r4, #8]
 80091d0:	6922      	ldr	r2, [r4, #16]
 80091d2:	bf0c      	ite	eq
 80091d4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80091d8:	2500      	movne	r5, #0
 80091da:	4293      	cmp	r3, r2
 80091dc:	bfc4      	itt	gt
 80091de:	1a9b      	subgt	r3, r3, r2
 80091e0:	18ed      	addgt	r5, r5, r3
 80091e2:	2600      	movs	r6, #0
 80091e4:	341a      	adds	r4, #26
 80091e6:	42b5      	cmp	r5, r6
 80091e8:	d11a      	bne.n	8009220 <_printf_common+0xc8>
 80091ea:	2000      	movs	r0, #0
 80091ec:	e008      	b.n	8009200 <_printf_common+0xa8>
 80091ee:	2301      	movs	r3, #1
 80091f0:	4652      	mov	r2, sl
 80091f2:	4649      	mov	r1, r9
 80091f4:	4638      	mov	r0, r7
 80091f6:	47c0      	blx	r8
 80091f8:	3001      	adds	r0, #1
 80091fa:	d103      	bne.n	8009204 <_printf_common+0xac>
 80091fc:	f04f 30ff 	mov.w	r0, #4294967295
 8009200:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009204:	3501      	adds	r5, #1
 8009206:	e7c6      	b.n	8009196 <_printf_common+0x3e>
 8009208:	18e1      	adds	r1, r4, r3
 800920a:	1c5a      	adds	r2, r3, #1
 800920c:	2030      	movs	r0, #48	; 0x30
 800920e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8009212:	4422      	add	r2, r4
 8009214:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8009218:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800921c:	3302      	adds	r3, #2
 800921e:	e7c7      	b.n	80091b0 <_printf_common+0x58>
 8009220:	2301      	movs	r3, #1
 8009222:	4622      	mov	r2, r4
 8009224:	4649      	mov	r1, r9
 8009226:	4638      	mov	r0, r7
 8009228:	47c0      	blx	r8
 800922a:	3001      	adds	r0, #1
 800922c:	d0e6      	beq.n	80091fc <_printf_common+0xa4>
 800922e:	3601      	adds	r6, #1
 8009230:	e7d9      	b.n	80091e6 <_printf_common+0x8e>
	...

08009234 <_printf_i>:
 8009234:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009238:	460c      	mov	r4, r1
 800923a:	4691      	mov	r9, r2
 800923c:	7e27      	ldrb	r7, [r4, #24]
 800923e:	990c      	ldr	r1, [sp, #48]	; 0x30
 8009240:	2f78      	cmp	r7, #120	; 0x78
 8009242:	4680      	mov	r8, r0
 8009244:	469a      	mov	sl, r3
 8009246:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800924a:	d807      	bhi.n	800925c <_printf_i+0x28>
 800924c:	2f62      	cmp	r7, #98	; 0x62
 800924e:	d80a      	bhi.n	8009266 <_printf_i+0x32>
 8009250:	2f00      	cmp	r7, #0
 8009252:	f000 80d8 	beq.w	8009406 <_printf_i+0x1d2>
 8009256:	2f58      	cmp	r7, #88	; 0x58
 8009258:	f000 80a3 	beq.w	80093a2 <_printf_i+0x16e>
 800925c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8009260:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8009264:	e03a      	b.n	80092dc <_printf_i+0xa8>
 8009266:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800926a:	2b15      	cmp	r3, #21
 800926c:	d8f6      	bhi.n	800925c <_printf_i+0x28>
 800926e:	a001      	add	r0, pc, #4	; (adr r0, 8009274 <_printf_i+0x40>)
 8009270:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8009274:	080092cd 	.word	0x080092cd
 8009278:	080092e1 	.word	0x080092e1
 800927c:	0800925d 	.word	0x0800925d
 8009280:	0800925d 	.word	0x0800925d
 8009284:	0800925d 	.word	0x0800925d
 8009288:	0800925d 	.word	0x0800925d
 800928c:	080092e1 	.word	0x080092e1
 8009290:	0800925d 	.word	0x0800925d
 8009294:	0800925d 	.word	0x0800925d
 8009298:	0800925d 	.word	0x0800925d
 800929c:	0800925d 	.word	0x0800925d
 80092a0:	080093ed 	.word	0x080093ed
 80092a4:	08009311 	.word	0x08009311
 80092a8:	080093cf 	.word	0x080093cf
 80092ac:	0800925d 	.word	0x0800925d
 80092b0:	0800925d 	.word	0x0800925d
 80092b4:	0800940f 	.word	0x0800940f
 80092b8:	0800925d 	.word	0x0800925d
 80092bc:	08009311 	.word	0x08009311
 80092c0:	0800925d 	.word	0x0800925d
 80092c4:	0800925d 	.word	0x0800925d
 80092c8:	080093d7 	.word	0x080093d7
 80092cc:	680b      	ldr	r3, [r1, #0]
 80092ce:	1d1a      	adds	r2, r3, #4
 80092d0:	681b      	ldr	r3, [r3, #0]
 80092d2:	600a      	str	r2, [r1, #0]
 80092d4:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80092d8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80092dc:	2301      	movs	r3, #1
 80092de:	e0a3      	b.n	8009428 <_printf_i+0x1f4>
 80092e0:	6825      	ldr	r5, [r4, #0]
 80092e2:	6808      	ldr	r0, [r1, #0]
 80092e4:	062e      	lsls	r6, r5, #24
 80092e6:	f100 0304 	add.w	r3, r0, #4
 80092ea:	d50a      	bpl.n	8009302 <_printf_i+0xce>
 80092ec:	6805      	ldr	r5, [r0, #0]
 80092ee:	600b      	str	r3, [r1, #0]
 80092f0:	2d00      	cmp	r5, #0
 80092f2:	da03      	bge.n	80092fc <_printf_i+0xc8>
 80092f4:	232d      	movs	r3, #45	; 0x2d
 80092f6:	426d      	negs	r5, r5
 80092f8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80092fc:	485e      	ldr	r0, [pc, #376]	; (8009478 <_printf_i+0x244>)
 80092fe:	230a      	movs	r3, #10
 8009300:	e019      	b.n	8009336 <_printf_i+0x102>
 8009302:	f015 0f40 	tst.w	r5, #64	; 0x40
 8009306:	6805      	ldr	r5, [r0, #0]
 8009308:	600b      	str	r3, [r1, #0]
 800930a:	bf18      	it	ne
 800930c:	b22d      	sxthne	r5, r5
 800930e:	e7ef      	b.n	80092f0 <_printf_i+0xbc>
 8009310:	680b      	ldr	r3, [r1, #0]
 8009312:	6825      	ldr	r5, [r4, #0]
 8009314:	1d18      	adds	r0, r3, #4
 8009316:	6008      	str	r0, [r1, #0]
 8009318:	0628      	lsls	r0, r5, #24
 800931a:	d501      	bpl.n	8009320 <_printf_i+0xec>
 800931c:	681d      	ldr	r5, [r3, #0]
 800931e:	e002      	b.n	8009326 <_printf_i+0xf2>
 8009320:	0669      	lsls	r1, r5, #25
 8009322:	d5fb      	bpl.n	800931c <_printf_i+0xe8>
 8009324:	881d      	ldrh	r5, [r3, #0]
 8009326:	4854      	ldr	r0, [pc, #336]	; (8009478 <_printf_i+0x244>)
 8009328:	2f6f      	cmp	r7, #111	; 0x6f
 800932a:	bf0c      	ite	eq
 800932c:	2308      	moveq	r3, #8
 800932e:	230a      	movne	r3, #10
 8009330:	2100      	movs	r1, #0
 8009332:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8009336:	6866      	ldr	r6, [r4, #4]
 8009338:	60a6      	str	r6, [r4, #8]
 800933a:	2e00      	cmp	r6, #0
 800933c:	bfa2      	ittt	ge
 800933e:	6821      	ldrge	r1, [r4, #0]
 8009340:	f021 0104 	bicge.w	r1, r1, #4
 8009344:	6021      	strge	r1, [r4, #0]
 8009346:	b90d      	cbnz	r5, 800934c <_printf_i+0x118>
 8009348:	2e00      	cmp	r6, #0
 800934a:	d04d      	beq.n	80093e8 <_printf_i+0x1b4>
 800934c:	4616      	mov	r6, r2
 800934e:	fbb5 f1f3 	udiv	r1, r5, r3
 8009352:	fb03 5711 	mls	r7, r3, r1, r5
 8009356:	5dc7      	ldrb	r7, [r0, r7]
 8009358:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800935c:	462f      	mov	r7, r5
 800935e:	42bb      	cmp	r3, r7
 8009360:	460d      	mov	r5, r1
 8009362:	d9f4      	bls.n	800934e <_printf_i+0x11a>
 8009364:	2b08      	cmp	r3, #8
 8009366:	d10b      	bne.n	8009380 <_printf_i+0x14c>
 8009368:	6823      	ldr	r3, [r4, #0]
 800936a:	07df      	lsls	r7, r3, #31
 800936c:	d508      	bpl.n	8009380 <_printf_i+0x14c>
 800936e:	6923      	ldr	r3, [r4, #16]
 8009370:	6861      	ldr	r1, [r4, #4]
 8009372:	4299      	cmp	r1, r3
 8009374:	bfde      	ittt	le
 8009376:	2330      	movle	r3, #48	; 0x30
 8009378:	f806 3c01 	strble.w	r3, [r6, #-1]
 800937c:	f106 36ff 	addle.w	r6, r6, #4294967295
 8009380:	1b92      	subs	r2, r2, r6
 8009382:	6122      	str	r2, [r4, #16]
 8009384:	f8cd a000 	str.w	sl, [sp]
 8009388:	464b      	mov	r3, r9
 800938a:	aa03      	add	r2, sp, #12
 800938c:	4621      	mov	r1, r4
 800938e:	4640      	mov	r0, r8
 8009390:	f7ff fee2 	bl	8009158 <_printf_common>
 8009394:	3001      	adds	r0, #1
 8009396:	d14c      	bne.n	8009432 <_printf_i+0x1fe>
 8009398:	f04f 30ff 	mov.w	r0, #4294967295
 800939c:	b004      	add	sp, #16
 800939e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80093a2:	4835      	ldr	r0, [pc, #212]	; (8009478 <_printf_i+0x244>)
 80093a4:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80093a8:	6823      	ldr	r3, [r4, #0]
 80093aa:	680e      	ldr	r6, [r1, #0]
 80093ac:	061f      	lsls	r7, r3, #24
 80093ae:	f856 5b04 	ldr.w	r5, [r6], #4
 80093b2:	600e      	str	r6, [r1, #0]
 80093b4:	d514      	bpl.n	80093e0 <_printf_i+0x1ac>
 80093b6:	07d9      	lsls	r1, r3, #31
 80093b8:	bf44      	itt	mi
 80093ba:	f043 0320 	orrmi.w	r3, r3, #32
 80093be:	6023      	strmi	r3, [r4, #0]
 80093c0:	b91d      	cbnz	r5, 80093ca <_printf_i+0x196>
 80093c2:	6823      	ldr	r3, [r4, #0]
 80093c4:	f023 0320 	bic.w	r3, r3, #32
 80093c8:	6023      	str	r3, [r4, #0]
 80093ca:	2310      	movs	r3, #16
 80093cc:	e7b0      	b.n	8009330 <_printf_i+0xfc>
 80093ce:	6823      	ldr	r3, [r4, #0]
 80093d0:	f043 0320 	orr.w	r3, r3, #32
 80093d4:	6023      	str	r3, [r4, #0]
 80093d6:	2378      	movs	r3, #120	; 0x78
 80093d8:	4828      	ldr	r0, [pc, #160]	; (800947c <_printf_i+0x248>)
 80093da:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80093de:	e7e3      	b.n	80093a8 <_printf_i+0x174>
 80093e0:	065e      	lsls	r6, r3, #25
 80093e2:	bf48      	it	mi
 80093e4:	b2ad      	uxthmi	r5, r5
 80093e6:	e7e6      	b.n	80093b6 <_printf_i+0x182>
 80093e8:	4616      	mov	r6, r2
 80093ea:	e7bb      	b.n	8009364 <_printf_i+0x130>
 80093ec:	680b      	ldr	r3, [r1, #0]
 80093ee:	6826      	ldr	r6, [r4, #0]
 80093f0:	6960      	ldr	r0, [r4, #20]
 80093f2:	1d1d      	adds	r5, r3, #4
 80093f4:	600d      	str	r5, [r1, #0]
 80093f6:	0635      	lsls	r5, r6, #24
 80093f8:	681b      	ldr	r3, [r3, #0]
 80093fa:	d501      	bpl.n	8009400 <_printf_i+0x1cc>
 80093fc:	6018      	str	r0, [r3, #0]
 80093fe:	e002      	b.n	8009406 <_printf_i+0x1d2>
 8009400:	0671      	lsls	r1, r6, #25
 8009402:	d5fb      	bpl.n	80093fc <_printf_i+0x1c8>
 8009404:	8018      	strh	r0, [r3, #0]
 8009406:	2300      	movs	r3, #0
 8009408:	6123      	str	r3, [r4, #16]
 800940a:	4616      	mov	r6, r2
 800940c:	e7ba      	b.n	8009384 <_printf_i+0x150>
 800940e:	680b      	ldr	r3, [r1, #0]
 8009410:	1d1a      	adds	r2, r3, #4
 8009412:	600a      	str	r2, [r1, #0]
 8009414:	681e      	ldr	r6, [r3, #0]
 8009416:	6862      	ldr	r2, [r4, #4]
 8009418:	2100      	movs	r1, #0
 800941a:	4630      	mov	r0, r6
 800941c:	f7f6 ff00 	bl	8000220 <memchr>
 8009420:	b108      	cbz	r0, 8009426 <_printf_i+0x1f2>
 8009422:	1b80      	subs	r0, r0, r6
 8009424:	6060      	str	r0, [r4, #4]
 8009426:	6863      	ldr	r3, [r4, #4]
 8009428:	6123      	str	r3, [r4, #16]
 800942a:	2300      	movs	r3, #0
 800942c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009430:	e7a8      	b.n	8009384 <_printf_i+0x150>
 8009432:	6923      	ldr	r3, [r4, #16]
 8009434:	4632      	mov	r2, r6
 8009436:	4649      	mov	r1, r9
 8009438:	4640      	mov	r0, r8
 800943a:	47d0      	blx	sl
 800943c:	3001      	adds	r0, #1
 800943e:	d0ab      	beq.n	8009398 <_printf_i+0x164>
 8009440:	6823      	ldr	r3, [r4, #0]
 8009442:	079b      	lsls	r3, r3, #30
 8009444:	d413      	bmi.n	800946e <_printf_i+0x23a>
 8009446:	68e0      	ldr	r0, [r4, #12]
 8009448:	9b03      	ldr	r3, [sp, #12]
 800944a:	4298      	cmp	r0, r3
 800944c:	bfb8      	it	lt
 800944e:	4618      	movlt	r0, r3
 8009450:	e7a4      	b.n	800939c <_printf_i+0x168>
 8009452:	2301      	movs	r3, #1
 8009454:	4632      	mov	r2, r6
 8009456:	4649      	mov	r1, r9
 8009458:	4640      	mov	r0, r8
 800945a:	47d0      	blx	sl
 800945c:	3001      	adds	r0, #1
 800945e:	d09b      	beq.n	8009398 <_printf_i+0x164>
 8009460:	3501      	adds	r5, #1
 8009462:	68e3      	ldr	r3, [r4, #12]
 8009464:	9903      	ldr	r1, [sp, #12]
 8009466:	1a5b      	subs	r3, r3, r1
 8009468:	42ab      	cmp	r3, r5
 800946a:	dcf2      	bgt.n	8009452 <_printf_i+0x21e>
 800946c:	e7eb      	b.n	8009446 <_printf_i+0x212>
 800946e:	2500      	movs	r5, #0
 8009470:	f104 0619 	add.w	r6, r4, #25
 8009474:	e7f5      	b.n	8009462 <_printf_i+0x22e>
 8009476:	bf00      	nop
 8009478:	080099c1 	.word	0x080099c1
 800947c:	080099d2 	.word	0x080099d2

08009480 <memmove>:
 8009480:	4288      	cmp	r0, r1
 8009482:	b510      	push	{r4, lr}
 8009484:	eb01 0402 	add.w	r4, r1, r2
 8009488:	d902      	bls.n	8009490 <memmove+0x10>
 800948a:	4284      	cmp	r4, r0
 800948c:	4623      	mov	r3, r4
 800948e:	d807      	bhi.n	80094a0 <memmove+0x20>
 8009490:	1e43      	subs	r3, r0, #1
 8009492:	42a1      	cmp	r1, r4
 8009494:	d008      	beq.n	80094a8 <memmove+0x28>
 8009496:	f811 2b01 	ldrb.w	r2, [r1], #1
 800949a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800949e:	e7f8      	b.n	8009492 <memmove+0x12>
 80094a0:	4402      	add	r2, r0
 80094a2:	4601      	mov	r1, r0
 80094a4:	428a      	cmp	r2, r1
 80094a6:	d100      	bne.n	80094aa <memmove+0x2a>
 80094a8:	bd10      	pop	{r4, pc}
 80094aa:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80094ae:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80094b2:	e7f7      	b.n	80094a4 <memmove+0x24>

080094b4 <_free_r>:
 80094b4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80094b6:	2900      	cmp	r1, #0
 80094b8:	d048      	beq.n	800954c <_free_r+0x98>
 80094ba:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80094be:	9001      	str	r0, [sp, #4]
 80094c0:	2b00      	cmp	r3, #0
 80094c2:	f1a1 0404 	sub.w	r4, r1, #4
 80094c6:	bfb8      	it	lt
 80094c8:	18e4      	addlt	r4, r4, r3
 80094ca:	f000 f8d3 	bl	8009674 <__malloc_lock>
 80094ce:	4a20      	ldr	r2, [pc, #128]	; (8009550 <_free_r+0x9c>)
 80094d0:	9801      	ldr	r0, [sp, #4]
 80094d2:	6813      	ldr	r3, [r2, #0]
 80094d4:	4615      	mov	r5, r2
 80094d6:	b933      	cbnz	r3, 80094e6 <_free_r+0x32>
 80094d8:	6063      	str	r3, [r4, #4]
 80094da:	6014      	str	r4, [r2, #0]
 80094dc:	b003      	add	sp, #12
 80094de:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80094e2:	f000 b8cd 	b.w	8009680 <__malloc_unlock>
 80094e6:	42a3      	cmp	r3, r4
 80094e8:	d90b      	bls.n	8009502 <_free_r+0x4e>
 80094ea:	6821      	ldr	r1, [r4, #0]
 80094ec:	1862      	adds	r2, r4, r1
 80094ee:	4293      	cmp	r3, r2
 80094f0:	bf04      	itt	eq
 80094f2:	681a      	ldreq	r2, [r3, #0]
 80094f4:	685b      	ldreq	r3, [r3, #4]
 80094f6:	6063      	str	r3, [r4, #4]
 80094f8:	bf04      	itt	eq
 80094fa:	1852      	addeq	r2, r2, r1
 80094fc:	6022      	streq	r2, [r4, #0]
 80094fe:	602c      	str	r4, [r5, #0]
 8009500:	e7ec      	b.n	80094dc <_free_r+0x28>
 8009502:	461a      	mov	r2, r3
 8009504:	685b      	ldr	r3, [r3, #4]
 8009506:	b10b      	cbz	r3, 800950c <_free_r+0x58>
 8009508:	42a3      	cmp	r3, r4
 800950a:	d9fa      	bls.n	8009502 <_free_r+0x4e>
 800950c:	6811      	ldr	r1, [r2, #0]
 800950e:	1855      	adds	r5, r2, r1
 8009510:	42a5      	cmp	r5, r4
 8009512:	d10b      	bne.n	800952c <_free_r+0x78>
 8009514:	6824      	ldr	r4, [r4, #0]
 8009516:	4421      	add	r1, r4
 8009518:	1854      	adds	r4, r2, r1
 800951a:	42a3      	cmp	r3, r4
 800951c:	6011      	str	r1, [r2, #0]
 800951e:	d1dd      	bne.n	80094dc <_free_r+0x28>
 8009520:	681c      	ldr	r4, [r3, #0]
 8009522:	685b      	ldr	r3, [r3, #4]
 8009524:	6053      	str	r3, [r2, #4]
 8009526:	4421      	add	r1, r4
 8009528:	6011      	str	r1, [r2, #0]
 800952a:	e7d7      	b.n	80094dc <_free_r+0x28>
 800952c:	d902      	bls.n	8009534 <_free_r+0x80>
 800952e:	230c      	movs	r3, #12
 8009530:	6003      	str	r3, [r0, #0]
 8009532:	e7d3      	b.n	80094dc <_free_r+0x28>
 8009534:	6825      	ldr	r5, [r4, #0]
 8009536:	1961      	adds	r1, r4, r5
 8009538:	428b      	cmp	r3, r1
 800953a:	bf04      	itt	eq
 800953c:	6819      	ldreq	r1, [r3, #0]
 800953e:	685b      	ldreq	r3, [r3, #4]
 8009540:	6063      	str	r3, [r4, #4]
 8009542:	bf04      	itt	eq
 8009544:	1949      	addeq	r1, r1, r5
 8009546:	6021      	streq	r1, [r4, #0]
 8009548:	6054      	str	r4, [r2, #4]
 800954a:	e7c7      	b.n	80094dc <_free_r+0x28>
 800954c:	b003      	add	sp, #12
 800954e:	bd30      	pop	{r4, r5, pc}
 8009550:	20000158 	.word	0x20000158

08009554 <_malloc_r>:
 8009554:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009556:	1ccd      	adds	r5, r1, #3
 8009558:	f025 0503 	bic.w	r5, r5, #3
 800955c:	3508      	adds	r5, #8
 800955e:	2d0c      	cmp	r5, #12
 8009560:	bf38      	it	cc
 8009562:	250c      	movcc	r5, #12
 8009564:	2d00      	cmp	r5, #0
 8009566:	4606      	mov	r6, r0
 8009568:	db01      	blt.n	800956e <_malloc_r+0x1a>
 800956a:	42a9      	cmp	r1, r5
 800956c:	d903      	bls.n	8009576 <_malloc_r+0x22>
 800956e:	230c      	movs	r3, #12
 8009570:	6033      	str	r3, [r6, #0]
 8009572:	2000      	movs	r0, #0
 8009574:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009576:	f000 f87d 	bl	8009674 <__malloc_lock>
 800957a:	4921      	ldr	r1, [pc, #132]	; (8009600 <_malloc_r+0xac>)
 800957c:	680a      	ldr	r2, [r1, #0]
 800957e:	4614      	mov	r4, r2
 8009580:	b99c      	cbnz	r4, 80095aa <_malloc_r+0x56>
 8009582:	4f20      	ldr	r7, [pc, #128]	; (8009604 <_malloc_r+0xb0>)
 8009584:	683b      	ldr	r3, [r7, #0]
 8009586:	b923      	cbnz	r3, 8009592 <_malloc_r+0x3e>
 8009588:	4621      	mov	r1, r4
 800958a:	4630      	mov	r0, r6
 800958c:	f000 f862 	bl	8009654 <_sbrk_r>
 8009590:	6038      	str	r0, [r7, #0]
 8009592:	4629      	mov	r1, r5
 8009594:	4630      	mov	r0, r6
 8009596:	f000 f85d 	bl	8009654 <_sbrk_r>
 800959a:	1c43      	adds	r3, r0, #1
 800959c:	d123      	bne.n	80095e6 <_malloc_r+0x92>
 800959e:	230c      	movs	r3, #12
 80095a0:	6033      	str	r3, [r6, #0]
 80095a2:	4630      	mov	r0, r6
 80095a4:	f000 f86c 	bl	8009680 <__malloc_unlock>
 80095a8:	e7e3      	b.n	8009572 <_malloc_r+0x1e>
 80095aa:	6823      	ldr	r3, [r4, #0]
 80095ac:	1b5b      	subs	r3, r3, r5
 80095ae:	d417      	bmi.n	80095e0 <_malloc_r+0x8c>
 80095b0:	2b0b      	cmp	r3, #11
 80095b2:	d903      	bls.n	80095bc <_malloc_r+0x68>
 80095b4:	6023      	str	r3, [r4, #0]
 80095b6:	441c      	add	r4, r3
 80095b8:	6025      	str	r5, [r4, #0]
 80095ba:	e004      	b.n	80095c6 <_malloc_r+0x72>
 80095bc:	6863      	ldr	r3, [r4, #4]
 80095be:	42a2      	cmp	r2, r4
 80095c0:	bf0c      	ite	eq
 80095c2:	600b      	streq	r3, [r1, #0]
 80095c4:	6053      	strne	r3, [r2, #4]
 80095c6:	4630      	mov	r0, r6
 80095c8:	f000 f85a 	bl	8009680 <__malloc_unlock>
 80095cc:	f104 000b 	add.w	r0, r4, #11
 80095d0:	1d23      	adds	r3, r4, #4
 80095d2:	f020 0007 	bic.w	r0, r0, #7
 80095d6:	1ac2      	subs	r2, r0, r3
 80095d8:	d0cc      	beq.n	8009574 <_malloc_r+0x20>
 80095da:	1a1b      	subs	r3, r3, r0
 80095dc:	50a3      	str	r3, [r4, r2]
 80095de:	e7c9      	b.n	8009574 <_malloc_r+0x20>
 80095e0:	4622      	mov	r2, r4
 80095e2:	6864      	ldr	r4, [r4, #4]
 80095e4:	e7cc      	b.n	8009580 <_malloc_r+0x2c>
 80095e6:	1cc4      	adds	r4, r0, #3
 80095e8:	f024 0403 	bic.w	r4, r4, #3
 80095ec:	42a0      	cmp	r0, r4
 80095ee:	d0e3      	beq.n	80095b8 <_malloc_r+0x64>
 80095f0:	1a21      	subs	r1, r4, r0
 80095f2:	4630      	mov	r0, r6
 80095f4:	f000 f82e 	bl	8009654 <_sbrk_r>
 80095f8:	3001      	adds	r0, #1
 80095fa:	d1dd      	bne.n	80095b8 <_malloc_r+0x64>
 80095fc:	e7cf      	b.n	800959e <_malloc_r+0x4a>
 80095fe:	bf00      	nop
 8009600:	20000158 	.word	0x20000158
 8009604:	2000015c 	.word	0x2000015c

08009608 <_realloc_r>:
 8009608:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800960a:	4607      	mov	r7, r0
 800960c:	4614      	mov	r4, r2
 800960e:	460e      	mov	r6, r1
 8009610:	b921      	cbnz	r1, 800961c <_realloc_r+0x14>
 8009612:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8009616:	4611      	mov	r1, r2
 8009618:	f7ff bf9c 	b.w	8009554 <_malloc_r>
 800961c:	b922      	cbnz	r2, 8009628 <_realloc_r+0x20>
 800961e:	f7ff ff49 	bl	80094b4 <_free_r>
 8009622:	4625      	mov	r5, r4
 8009624:	4628      	mov	r0, r5
 8009626:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009628:	f000 f830 	bl	800968c <_malloc_usable_size_r>
 800962c:	42a0      	cmp	r0, r4
 800962e:	d20f      	bcs.n	8009650 <_realloc_r+0x48>
 8009630:	4621      	mov	r1, r4
 8009632:	4638      	mov	r0, r7
 8009634:	f7ff ff8e 	bl	8009554 <_malloc_r>
 8009638:	4605      	mov	r5, r0
 800963a:	2800      	cmp	r0, #0
 800963c:	d0f2      	beq.n	8009624 <_realloc_r+0x1c>
 800963e:	4631      	mov	r1, r6
 8009640:	4622      	mov	r2, r4
 8009642:	f7ff fbf7 	bl	8008e34 <memcpy>
 8009646:	4631      	mov	r1, r6
 8009648:	4638      	mov	r0, r7
 800964a:	f7ff ff33 	bl	80094b4 <_free_r>
 800964e:	e7e9      	b.n	8009624 <_realloc_r+0x1c>
 8009650:	4635      	mov	r5, r6
 8009652:	e7e7      	b.n	8009624 <_realloc_r+0x1c>

08009654 <_sbrk_r>:
 8009654:	b538      	push	{r3, r4, r5, lr}
 8009656:	4d06      	ldr	r5, [pc, #24]	; (8009670 <_sbrk_r+0x1c>)
 8009658:	2300      	movs	r3, #0
 800965a:	4604      	mov	r4, r0
 800965c:	4608      	mov	r0, r1
 800965e:	602b      	str	r3, [r5, #0]
 8009660:	f7f9 f906 	bl	8002870 <_sbrk>
 8009664:	1c43      	adds	r3, r0, #1
 8009666:	d102      	bne.n	800966e <_sbrk_r+0x1a>
 8009668:	682b      	ldr	r3, [r5, #0]
 800966a:	b103      	cbz	r3, 800966e <_sbrk_r+0x1a>
 800966c:	6023      	str	r3, [r4, #0]
 800966e:	bd38      	pop	{r3, r4, r5, pc}
 8009670:	20000600 	.word	0x20000600

08009674 <__malloc_lock>:
 8009674:	4801      	ldr	r0, [pc, #4]	; (800967c <__malloc_lock+0x8>)
 8009676:	f000 b811 	b.w	800969c <__retarget_lock_acquire_recursive>
 800967a:	bf00      	nop
 800967c:	20000608 	.word	0x20000608

08009680 <__malloc_unlock>:
 8009680:	4801      	ldr	r0, [pc, #4]	; (8009688 <__malloc_unlock+0x8>)
 8009682:	f000 b80c 	b.w	800969e <__retarget_lock_release_recursive>
 8009686:	bf00      	nop
 8009688:	20000608 	.word	0x20000608

0800968c <_malloc_usable_size_r>:
 800968c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009690:	1f18      	subs	r0, r3, #4
 8009692:	2b00      	cmp	r3, #0
 8009694:	bfbc      	itt	lt
 8009696:	580b      	ldrlt	r3, [r1, r0]
 8009698:	18c0      	addlt	r0, r0, r3
 800969a:	4770      	bx	lr

0800969c <__retarget_lock_acquire_recursive>:
 800969c:	4770      	bx	lr

0800969e <__retarget_lock_release_recursive>:
 800969e:	4770      	bx	lr

080096a0 <_init>:
 80096a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80096a2:	bf00      	nop
 80096a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80096a6:	bc08      	pop	{r3}
 80096a8:	469e      	mov	lr, r3
 80096aa:	4770      	bx	lr

080096ac <_fini>:
 80096ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80096ae:	bf00      	nop
 80096b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80096b2:	bc08      	pop	{r3}
 80096b4:	469e      	mov	lr, r3
 80096b6:	4770      	bx	lr
