<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html><head>
<meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1"/>
<meta name="keywords" content="LLVM,Low Level Virtual Machine,C++,doxygen,API,documentation"/>
<meta name="description" content="C++ source code API documentation for LLVM."/>
<title>LLVM: AArch64InstrInfo.cpp File Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head><body>
<p class="title">LLVM API Documentation</p>
<!-- Generated by Doxygen 1.8.6 -->
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_4d9c1978b5f07b6adb33a8870a898946.html">llvm3.6</a></li><li class="navelem"><a class="el" href="dir_5fa7ecd8d95c317b32615506984470d8.html">lib</a></li><li class="navelem"><a class="el" href="dir_e05b01359e968234de0369341286fe1b.html">Target</a></li><li class="navelem"><a class="el" href="dir_f6f34bb863c83be24569949661875da3.html">AArch64</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">AArch64InstrInfo.cpp File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &quot;<a class="el" href="AArch64InstrInfo_8h_source.html">AArch64InstrInfo.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="AArch64MachineCombinerPattern_8h_source.html">AArch64MachineCombinerPattern.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="AArch64Subtarget_8h_source.html">AArch64Subtarget.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="AArch64AddressingModes_8h_source.html">MCTargetDesc/AArch64AddressingModes.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="MachineFrameInfo_8h_source.html">llvm/CodeGen/MachineFrameInfo.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="MachineInstrBuilder_8h_source.html">llvm/CodeGen/MachineInstrBuilder.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="MachineMemOperand_8h_source.html">llvm/CodeGen/MachineMemOperand.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="MachineRegisterInfo_8h_source.html">llvm/CodeGen/MachineRegisterInfo.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="PseudoSourceValue_8h_source.html">llvm/CodeGen/PseudoSourceValue.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="MCInst_8h_source.html">llvm/MC/MCInst.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="ErrorHandling_8h_source.html">llvm/Support/ErrorHandling.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="TargetRegistry_8h_source.html">llvm/Support/TargetRegistry.h</a>&quot;</code><br/>
<code>#include &quot;AArch64GenInstrInfo.inc&quot;</code><br/>
</div><div class="textblock"><div class="dynheader">
Include dependency graph for AArch64InstrInfo.cpp:</div>
<div class="dyncontent">
<div class="center"><img src="AArch64InstrInfo_8cpp__incl.png" border="0" usemap="#AArch64InstrInfo_8cpp" alt=""/></div>
<map name="AArch64InstrInfo_8cpp" id="AArch64InstrInfo_8cpp">
<area shape="rect" id="node2" href="AArch64InstrInfo_8h.html" title="AArch64InstrInfo.h" alt="" coords="913,155,1051,181"/><area shape="rect" id="node10" href="ErrorHandling_8h.html" title="llvm/Support/ErrorHandling.h" alt="" coords="1192,497,1399,524"/><area shape="rect" id="node24" href="AArch64MachineCombinerPattern_8h.html" title="AArch64MachineCombinerPattern.h" alt="" coords="1227,80,1476,107"/><area shape="rect" id="node25" href="AArch64Subtarget_8h.html" title="AArch64Subtarget.h" alt="" coords="731,80,883,107"/><area shape="rect" id="node33" href="AArch64AddressingModes_8h.html" title="MCTargetDesc/AArch64Addressing\lModes.h" alt="" coords="1923,319,2166,360"/><area shape="rect" id="node36" href="MachineFrameInfo_8h.html" title="llvm/CodeGen/MachineFrame\lInfo.h" alt="" coords="2526,408,2734,449"/><area shape="rect" id="node38" href="MachineInstrBuilder_8h.html" title="llvm/CodeGen/MachineInstr\lBuilder.h" alt="" coords="2147,229,2343,271"/><area shape="rect" id="node40" href="MachineMemOperand_8h.html" title="llvm/CodeGen/MachineMemOperand.h" alt="" coords="3062,326,3329,353"/><area shape="rect" id="node42" href="PseudoSourceValue_8h.html" title="llvm/CodeGen/PseudoSource\lValue.h" alt="" coords="3271,408,3477,449"/><area shape="rect" id="node43" href="MachineRegisterInfo_8h.html" title="llvm/CodeGen/MachineRegister\lInfo.h" alt="" coords="2437,229,2655,271"/><area shape="rect" id="node46" href="MCInst_8h.html" title="llvm/MC/MCInst.h" alt="" coords="1595,415,1726,442"/><area shape="rect" id="node48" href="TargetRegistry_8h.html" title="llvm/Support/TargetRegistry.h" alt="" coords="1329,326,1536,353"/><area shape="rect" id="node3" href="AArch64_8h.html" title="AArch64.h" alt="" coords="583,237,671,263"/><area shape="rect" id="node16" href="AArch64RegisterInfo_8h.html" title="AArch64RegisterInfo.h" alt="" coords="241,237,403,263"/><area shape="rect" id="node17" href="MachineCombinerPattern_8h.html" title="llvm/CodeGen/MachineCombiner\lPattern.h" alt="" coords="852,319,1083,360"/><area shape="rect" id="node18" href="TargetInstrInfo_8h.html" title="llvm/Target/TargetInstrInfo.h" alt="" coords="1651,237,1849,263"/><area shape="rect" id="node4" href="AArch64MCTargetDesc_8h.html" title="MCTargetDesc/AArch64MCTarget\lDesc.h" alt="" coords="281,408,512,449"/><area shape="rect" id="node9" href="AArch64BaseInfo_8h.html" title="Utils/AArch64BaseInfo.h" alt="" coords="329,326,504,353"/><area shape="rect" id="node14" href="Target_2TargetMachine_8h.html" title="llvm/Target/TargetMachine.h" alt="" coords="528,326,727,353"/><area shape="rect" id="node11" href="StringRef_8h.html" title="llvm/ADT/StringRef.h" alt="" coords="1220,572,1371,599"/><area shape="rect" id="node13" href="Compiler_8h.html" title="llvm/Support/Compiler.h" alt="" coords="2596,647,2771,673"/><area shape="rect" id="node15" href="CodeGen_8h.html" title="llvm/Support/CodeGen.h" alt="" coords="851,415,1030,442"/><area shape="rect" id="node19" href="MachineFunction_8h.html" title="llvm/CodeGen/MachineFunction.h" alt="" coords="2191,326,2424,353"/><area shape="rect" id="node23" href="TargetRegisterInfo_8h.html" title="llvm/Target/TargetRegister\lInfo.h" alt="" coords="1663,319,1848,360"/><area shape="rect" id="node20" href="Metadata_8h.html" title="llvm/IR/Metadata.h" alt="" coords="3055,415,3195,442"/><area shape="rect" id="node21" href="iterator__range_8h.html" title="llvm/ADT/iterator_range.h" alt="" coords="2928,572,3113,599"/><area shape="rect" id="node22" href="Value_8h.html" title="llvm/IR/Value.h" alt="" coords="3105,497,3219,524"/><area shape="rect" id="node26" href="AArch64FrameLowering_8h.html" title="AArch64FrameLowering.h" alt="" coords="241,155,425,181"/><area shape="rect" id="node27" href="AArch64ISelLowering_8h.html" title="AArch64ISelLowering.h" alt="" coords="449,155,616,181"/><area shape="rect" id="node28" href="AArch64SelectionDAGInfo_8h.html" title="AArch64SelectionDAGInfo.h" alt="" coords="640,155,839,181"/><area shape="rect" id="node29" href="DataLayout_8h.html" title="llvm/IR/DataLayout.h" alt="" coords="1852,415,2005,442"/><area shape="rect" id="node32" href="TargetSubtargetInfo_8h.html" title="llvm/Target/TargetSubtarget\lInfo.h" alt="" coords="1107,319,1305,360"/><area shape="rect" id="node30" href="SmallVector_8h.html" title="llvm/ADT/SmallVector.h" alt="" coords="2434,497,2605,524"/><area shape="rect" id="node31" href="MathExtras_8h.html" title="llvm/Support/MathExtras.h" alt="" coords="2335,572,2525,599"/><area shape="rect" id="node34" href="APFloat_8h.html" title="This file declares a class to represent arbitrary precision floating point values and provide a varie..." alt="" coords="2132,415,2275,442"/><area shape="rect" id="node35" href="APInt_8h.html" title="This file implements a class to represent arbitrary precision integral constant values and operations..." alt="" coords="2111,497,2237,524"/><area shape="rect" id="node39" href="MachineInstrBundle_8h.html" title="llvm/CodeGen/MachineInstr\lBundle.h" alt="" coords="2448,319,2644,360"/><area shape="rect" id="node41" href="PointerUnion_8h.html" title="llvm/ADT/PointerUnion.h" alt="" coords="3313,572,3489,599"/><area shape="rect" id="node44" href="BitVector_8h.html" title="llvm/ADT/BitVector.h" alt="" coords="2351,415,2501,442"/><area shape="rect" id="node45" href="IndexedMap_8h.html" title="llvm/ADT/IndexedMap.h" alt="" coords="2809,415,2979,442"/><area shape="rect" id="node47" href="SMLoc_8h.html" title="llvm/Support/SMLoc.h" alt="" coords="1564,572,1725,599"/><area shape="rect" id="node49" href="include_2llvm-c_2Disassembler_8h.html" title="llvm&#45;c/Disassembler.h" alt="" coords="1105,415,1267,442"/><area shape="rect" id="node50" href="Triple_8h.html" title="llvm/ADT/Triple.h" alt="" coords="1292,415,1419,442"/></map>
</div>
</div>
<p><a href="AArch64InstrInfo_8cpp_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a5d99008fb7e5cdc4774786d0743a2c4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64InstrInfo_8cpp.html#a5d99008fb7e5cdc4774786d0743a2c4f">GET_INSTRINFO_CTOR_DTOR</a></td></tr>
<tr class="separator:a5d99008fb7e5cdc4774786d0743a2c4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:aae34e9ed9446266fe2dcc421cc67093f"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64InstrInfo_8cpp.html#aae34e9ed9446266fe2dcc421cc67093f">parseCondBranch</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *LastInst, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;<a class="el" href="classllvm_1_1Target.html">Target</a>, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;Cond)</td></tr>
<tr class="separator:aae34e9ed9446266fe2dcc421cc67093f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18f4a66d99dba4cf2a2c1054d796cf9c"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64InstrInfo_8cpp.html#a18f4a66d99dba4cf2a2c1054d796cf9c">removeCopies</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI, <a class="el" href="classunsigned.html">unsigned</a> VReg)</td></tr>
<tr class="separator:a18f4a66d99dba4cf2a2c1054d796cf9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef21a685c4183683271cbaa741991f12"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64InstrInfo_8cpp.html#aef21a685c4183683271cbaa741991f12">canFoldIntoCSel</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI, <a class="el" href="classunsigned.html">unsigned</a> VReg, <a class="el" href="classunsigned.html">unsigned</a> *NewVReg=nullptr)</td></tr>
<tr class="separator:aef21a685c4183683271cbaa741991f12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11620e5436c33bf9b3480e7c3f8f880a"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64InstrInfo_8cpp.html#a11620e5436c33bf9b3480e7c3f8f880a">UpdateOperandRegClass</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *Instr)</td></tr>
<tr class="separator:a11620e5436c33bf9b3480e7c3f8f880a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23f39d611923df7a98f65183134019c6"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64InstrInfo_8cpp.html#a23f39d611923df7a98f65183134019c6">convertFlagSettingOpcode</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI)</td></tr>
<tr class="memdesc:a23f39d611923df7a98f65183134019c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the opcode that does not set flags when possible - otherwise return the original opcode. The caller is responsible to do the actual substitution and legality checking.  <a href="#a23f39d611923df7a98f65183134019c6">More...</a><br/></td></tr>
<tr class="separator:a23f39d611923df7a98f65183134019c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59655cdda9b94c52ebea6c35ff309c5b"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64InstrInfo_8cpp.html#a59655cdda9b94c52ebea6c35ff309c5b">modifiesConditionCode</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *From, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *To, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classbool.html">bool</a> CheckOnlyCCWrites, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *TRI)</td></tr>
<tr class="separator:a59655cdda9b94c52ebea6c35ff309c5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b5ade7499d54741b10d53af24ed3ff2"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64InstrInfo_8cpp.html#a8b5ade7499d54741b10d53af24ed3ff2">AddSubReg</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB, <a class="el" href="classunsigned.html">unsigned</a> Reg, <a class="el" href="classunsigned.html">unsigned</a> SubIdx, <a class="el" href="classunsigned.html">unsigned</a> State, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *TRI)</td></tr>
<tr class="separator:a8b5ade7499d54741b10d53af24ed3ff2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00bd5f8fc1c23cffaa56ecb4cf6443d4"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64InstrInfo_8cpp.html#a00bd5f8fc1c23cffaa56ecb4cf6443d4">forwardCopyWillClobberTuple</a> (<a class="el" href="classunsigned.html">unsigned</a> DestReg, <a class="el" href="classunsigned.html">unsigned</a> SrcReg, <a class="el" href="classunsigned.html">unsigned</a> NumRegs)</td></tr>
<tr class="separator:a00bd5f8fc1c23cffaa56ecb4cf6443d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31643f4a8497b19fbc2891b312eb7c2d"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64InstrInfo_8cpp.html#a31643f4a8497b19fbc2891b312eb7c2d">isCombineInstrSettingFlag</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc)</td></tr>
<tr class="separator:a31643f4a8497b19fbc2891b312eb7c2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac1b3c004a879852010caa15e70109e0"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64InstrInfo_8cpp.html#aac1b3c004a879852010caa15e70109e0">isCombineInstrCandidate32</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc)</td></tr>
<tr class="separator:aac1b3c004a879852010caa15e70109e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10faaea75a2dba1bf0bbdd2daeb7b953"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64InstrInfo_8cpp.html#a10faaea75a2dba1bf0bbdd2daeb7b953">isCombineInstrCandidate64</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc)</td></tr>
<tr class="separator:a10faaea75a2dba1bf0bbdd2daeb7b953"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0c83ea77a8a90f821157e321ff1ad5b"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64InstrInfo_8cpp.html#ae0c83ea77a8a90f821157e321ff1ad5b">isCombineInstrCandidate</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc)</td></tr>
<tr class="separator:ae0c83ea77a8a90f821157e321ff1ad5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af975a2c02ec432e792cd734ce52fa02c"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64InstrInfo_8cpp.html#af975a2c02ec432e792cd734ce52fa02c">canCombineWithMUL</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO, <a class="el" href="classunsigned.html">unsigned</a> MulOpc, <a class="el" href="classunsigned.html">unsigned</a> ZeroReg)</td></tr>
<tr class="separator:af975a2c02ec432e792cd734ce52fa02c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49fcd3eed429e8e173753eadc1777680"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64InstrInfo_8cpp.html#a49fcd3eed429e8e173753eadc1777680">genMadd</a> (<a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *<a class="el" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Root, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * &gt; &amp;InsInstrs, <a class="el" href="classunsigned.html">unsigned</a> IdxMulOpd, <a class="el" href="classunsigned.html">unsigned</a> MaddOpc, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC)</td></tr>
<tr class="separator:a49fcd3eed429e8e173753eadc1777680"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d68b44f534c304b92aabf73008dc1cb"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64InstrInfo_8cpp.html#a8d68b44f534c304b92aabf73008dc1cb">genMaddR</a> (<a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *<a class="el" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Root, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * &gt; &amp;InsInstrs, <a class="el" href="classunsigned.html">unsigned</a> IdxMulOpd, <a class="el" href="classunsigned.html">unsigned</a> MaddOpc, <a class="el" href="classunsigned.html">unsigned</a> VR, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC)</td></tr>
<tr class="separator:a8d68b44f534c304b92aabf73008dc1cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="a5d99008fb7e5cdc4774786d0743a2c4f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GET_INSTRINFO_CTOR_DTOR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00029">29</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a class="anchor" id="a8b5ade7499d54741b10d53af24ed3ff2"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a>&amp; AddSubReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;&#160;</td>
          <td class="paramname"><em>MIB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>SubIdx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>State</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>TRI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01492">1492</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineInstrBuilder_8h_source.html#l00068">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="MCRegisterInfo_8cpp_source.html#l00026">llvm::MCRegisterInfo::getSubReg()</a>, and <a class="el" href="TargetRegisterInfo_8h_source.html#l00284">llvm::TargetRegisterInfo::isPhysicalRegister()</a>.</p>

<p>Referenced by <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01511">llvm::AArch64InstrInfo::copyPhysRegTuple()</a>.</p>

</div>
</div>
<a class="anchor" id="af975a2c02ec432e792cd734ce52fa02c"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> canCombineWithMUL </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;&#160;</td>
          <td class="paramname"><em>MO</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>MulOpc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>ZeroReg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02440">2440</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="MachineInstr_8h_source.html#l00284">llvm::MachineInstr::getNumOperands()</a>, <a class="el" href="MachineInstr_8h_source.html#l00280">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00286">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineInstr_8h_source.html#l00120">llvm::MachineInstr::getParent()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00137">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MachineOperand_8h_source.html#l00264">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineFunction_8h_source.html#l00181">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00315">llvm::MachineRegisterInfo::getUniqueVRegDef()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00323">llvm::MachineRegisterInfo::hasOneNonDBGUse()</a>, <a class="el" href="MachineOperand_8h_source.html#l00227">llvm::MachineOperand::isReg()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00291">llvm::TargetRegisterInfo::isVirtualRegister()</a>, and <a class="el" href="AArch64BaseInfo_8h_source.html#l00197">llvm::AArch64CC::MI</a>.</p>

<p>Referenced by <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02472">llvm::AArch64InstrInfo::hasPattern()</a>.</p>

</div>
</div>
<a class="anchor" id="aef21a685c4183683271cbaa741991f12"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classunsigned.html">unsigned</a> canFoldIntoCSel </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>VReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> *&#160;</td>
          <td class="paramname"><em>NewVReg</em> = <code>nullptr</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00307">307</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01191">llvm::MachineInstr::findRegisterDefOperandIdx()</a>, <a class="el" href="MachineOperand_8h_source.html#l00407">llvm::MachineOperand::getImm()</a>, <a class="el" href="MachineInstr_8h_source.html#l00280">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00286">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineOperand_8h_source.html#l00264">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00569">llvm::MachineRegisterInfo::getRegClass()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00304">llvm::MachineRegisterInfo::getVRegDef()</a>, <a class="el" href="MachineOperand_8h_source.html#l00229">llvm::MachineOperand::isImm()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00291">llvm::TargetRegisterInfo::isVirtualRegister()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00765">llvm::AArch64SysReg::NZCV</a>, and <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00294">removeCopies()</a>.</p>

<p>Referenced by <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00371">llvm::AArch64InstrInfo::canInsertSelect()</a>, and <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00412">llvm::AArch64InstrInfo::insertSelect()</a>.</p>

</div>
</div>
<a class="anchor" id="a23f39d611923df7a98f65183134019c6"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classunsigned.html">unsigned</a> convertFlagSettingOpcode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return the opcode that does not set flags when possible - otherwise return the original opcode. The caller is responsible to do the actual substitution and legality checking. </p>

<p>Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00747">747</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineInstr_8h_source.html#l00871">llvm::MachineInstr::definesRegister()</a>, and <a class="el" href="MachineInstr_8h_source.html#l00280">llvm::MachineInstr::getOpcode()</a>.</p>

<p>Referenced by <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02472">llvm::AArch64InstrInfo::hasPattern()</a>, and <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00827">llvm::AArch64InstrInfo::optimizeCompareInstr()</a>.</p>

</div>
</div>
<a class="anchor" id="a00bd5f8fc1c23cffaa56ecb4cf6443d4"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> forwardCopyWillClobberTuple </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>DestReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>SrcReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>NumRegs</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01504">1504</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p>Referenced by <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01511">llvm::AArch64InstrInfo::copyPhysRegTuple()</a>.</p>

</div>
</div>
<a class="anchor" id="a49fcd3eed429e8e173753eadc1777680"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a>* genMadd </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *&#160;</td>
          <td class="paramname"><em>TII</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>Root</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * &gt; &amp;&#160;</td>
          <td class="paramname"><em>InsInstrs</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>IdxMulOpd</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>MaddOpc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>genMadd - Generate madd instruction and combine mul and add. Example: MUL I=A,B,0 ADD R,I,C ==&gt; MADD R,A,B,C </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir"></td><td class="paramname">Root</td><td>is the ADD instruction </td></tr>
    <tr><td class="paramdir">[out]</td><td class="paramname">InsInstrs</td><td>is a vector of machine instructions and will contain the generated madd instruction </td></tr>
    <tr><td class="paramdir"></td><td class="paramname">IdxMulOpd</td><td>is index of operand in Root that is the result of the MUL. In the example above IdxMulOpd is 1. </td></tr>
    <tr><td class="paramdir"></td><td class="paramname">MaddOpc</td><td>the opcode fo the madd instruction </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02590">2590</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00234">llvm::BuildMI()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00047">llvm::MachineRegisterInfo::constrainRegClass()</a>, <a class="el" href="MCInstrInfo_8h_source.html#l00048">llvm::MCInstrInfo::get()</a>, <a class="el" href="MachineInstr_8h_source.html#l00245">llvm::MachineInstr::getDebugLoc()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00401">llvm::getKillRegState()</a>, <a class="el" href="MachineInstr_8h_source.html#l00286">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineOperand_8h_source.html#l00264">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00315">llvm::MachineRegisterInfo::getUniqueVRegDef()</a>, <a class="el" href="MachineOperand_8h_source.html#l00294">llvm::MachineOperand::isKill()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00291">llvm::TargetRegisterInfo::isVirtualRegister()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00186">llvm::ISD::MUL</a>, and <a class="el" href="SmallVector_8h_source.html#l00221">llvm::SmallVectorTemplateBase&lt; T, isPodLike&lt; T &gt;::value &gt;::push_back()</a>.</p>

<p>Referenced by <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02677">llvm::AArch64InstrInfo::genAlternativeCodeSequence()</a>.</p>

</div>
</div>
<a class="anchor" id="a8d68b44f534c304b92aabf73008dc1cb"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a>* genMaddR </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *&#160;</td>
          <td class="paramname"><em>TII</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>Root</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * &gt; &amp;&#160;</td>
          <td class="paramname"><em>InsInstrs</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>IdxMulOpd</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>MaddOpc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>VR</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>genMaddR - Generate madd instruction and combine mul and add using an extra virtual register Example - an ADD intermediate needs to be stored in a register: MUL I=A,B,0 ADD R,I,Imm ==&gt; ORR V, ZR, Imm ==&gt; MADD R,A,B,V </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir"></td><td class="paramname">Root</td><td>is the ADD instruction </td></tr>
    <tr><td class="paramdir">[out]</td><td class="paramname">InsInstrs</td><td>is a vector of machine instructions and will contain the generated madd instruction </td></tr>
    <tr><td class="paramdir"></td><td class="paramname">IdxMulOpd</td><td>is index of operand in Root that is the result of the MUL. In the example above IdxMulOpd is 1. </td></tr>
    <tr><td class="paramdir"></td><td class="paramname">MaddOpc</td><td>the opcode fo the madd instruction </td></tr>
    <tr><td class="paramdir"></td><td class="paramname">VR</td><td>is a virtual register that holds the value of an ADD operand (V in the example above). </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02641">2641</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00234">llvm::BuildMI()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00047">llvm::MachineRegisterInfo::constrainRegClass()</a>, <a class="el" href="MCInstrInfo_8h_source.html#l00048">llvm::MCInstrInfo::get()</a>, <a class="el" href="MachineInstr_8h_source.html#l00245">llvm::MachineInstr::getDebugLoc()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00401">llvm::getKillRegState()</a>, <a class="el" href="MachineInstr_8h_source.html#l00286">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineOperand_8h_source.html#l00264">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00315">llvm::MachineRegisterInfo::getUniqueVRegDef()</a>, <a class="el" href="MachineOperand_8h_source.html#l00294">llvm::MachineOperand::isKill()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00291">llvm::TargetRegisterInfo::isVirtualRegister()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00186">llvm::ISD::MUL</a>, and <a class="el" href="SmallVector_8h_source.html#l00221">llvm::SmallVectorTemplateBase&lt; T, isPodLike&lt; T &gt;::value &gt;::push_back()</a>.</p>

<p>Referenced by <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02677">llvm::AArch64InstrInfo::genAlternativeCodeSequence()</a>.</p>

</div>
</div>
<a class="anchor" id="ae0c83ea77a8a90f821157e321ff1ad5b"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isCombineInstrCandidate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02436">2436</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02398">isCombineInstrCandidate32()</a>, and <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02417">isCombineInstrCandidate64()</a>.</p>

<p>Referenced by <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02472">llvm::AArch64InstrInfo::hasPattern()</a>.</p>

</div>
</div>
<a class="anchor" id="aac1b3c004a879852010caa15e70109e0"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isCombineInstrCandidate32 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02398">2398</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p>Referenced by <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02436">isCombineInstrCandidate()</a>.</p>

</div>
</div>
<a class="anchor" id="a10faaea75a2dba1bf0bbdd2daeb7b953"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isCombineInstrCandidate64 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02417">2417</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p>Referenced by <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02436">isCombineInstrCandidate()</a>.</p>

</div>
</div>
<a class="anchor" id="a31643f4a8497b19fbc2891b312eb7c2d"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isCombineInstrSettingFlag </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02379">2379</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p>Referenced by <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02472">llvm::AArch64InstrInfo::hasPattern()</a>.</p>

</div>
</div>
<a class="anchor" id="a59655cdda9b94c52ebea6c35ff309c5b"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> modifiesConditionCode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>From</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>To</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>CheckOnlyCCWrites</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>TRI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>True when condition code could be modified on the instruction trace starting at from and ending at to. </p>

<p>Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00794">794</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineBasicBlock_8h_source.html#l00241">llvm::MachineBasicBlock::begin()</a>, <a class="el" href="MachineInstr_8h_source.html#l00120">llvm::MachineInstr::getParent()</a>, <a class="el" href="MD5_8cpp_source.html#l00054">I</a>, <a class="el" href="MachineInstr_8h_source.html#l00879">llvm::MachineInstr::modifiesRegister()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00765">llvm::AArch64SysReg::NZCV</a>, and <a class="el" href="MachineInstr_8h_source.html#l00840">llvm::MachineInstr::readsRegister()</a>.</p>

<p>Referenced by <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00827">llvm::AArch64InstrInfo::optimizeCompareInstr()</a>, and <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02885">llvm::AArch64InstrInfo::optimizeCondBranch()</a>.</p>

</div>
</div>
<a class="anchor" id="aae34e9ed9446266fe2dcc421cc67093f"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void parseCondBranch </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>LastInst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;&#160;</td>
          <td class="paramname"><em>Target</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Cond</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00061">61</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineOperand_8h_source.html#l00568">llvm::MachineOperand::CreateImm()</a>, <a class="el" href="MachineOperand_8h_source.html#l00422">llvm::MachineOperand::getMBB()</a>, <a class="el" href="MachineInstr_8h_source.html#l00280">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00286">llvm::MachineInstr::getOperand()</a>, <a class="el" href="ErrorHandling_8h_source.html#l00098">llvm_unreachable</a>, and <a class="el" href="SmallVector_8h_source.html#l00221">llvm::SmallVectorTemplateBase&lt; T, isPodLike&lt; T &gt;::value &gt;::push_back()</a>.</p>

<p>Referenced by <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00093">llvm::AArch64InstrInfo::AnalyzeBranch()</a>.</p>

</div>
</div>
<a class="anchor" id="a18f4a66d99dba4cf2a2c1054d796cf9c"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classunsigned.html">unsigned</a> removeCopies </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>VReg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00294">294</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineInstr_8h_source.html#l00286">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineOperand_8h_source.html#l00264">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00304">llvm::MachineRegisterInfo::getVRegDef()</a>, <a class="el" href="MachineInstr_8h_source.html#l00785">llvm::MachineInstr::isFullCopy()</a>, and <a class="el" href="TargetRegisterInfo_8h_source.html#l00291">llvm::TargetRegisterInfo::isVirtualRegister()</a>.</p>

<p>Referenced by <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00307">canFoldIntoCSel()</a>.</p>

</div>
</div>
<a class="anchor" id="a11620e5436c33bf9b3480e7c3f8f880a"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> UpdateOperandRegClass </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>Instr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00705">705</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00047">llvm::MachineRegisterInfo::constrainRegClass()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00073">llvm::TargetRegisterClass::contains()</a>, <a class="el" href="TargetSubtargetInfo_8h_source.html#l00066">llvm::TargetSubtargetInfo::getInstrInfo()</a>, <a class="el" href="MachineInstr_8h_source.html#l00284">llvm::MachineInstr::getNumOperands()</a>, <a class="el" href="MachineInstr_8h_source.html#l00286">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineInstr_8h_source.html#l00120">llvm::MachineInstr::getParent()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00137">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MachineOperand_8h_source.html#l00264">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00569">llvm::MachineRegisterInfo::getRegClass()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01041">llvm::MachineInstr::getRegClassConstraint()</a>, <a class="el" href="MachineFunction_8h_source.html#l00181">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="TargetSubtargetInfo_8h_source.html#l00080">llvm::TargetSubtargetInfo::getRegisterInfo()</a>, <a class="el" href="Target_2TargetMachine_8h_source.html#l00100">llvm::TargetMachine::getSubtargetImpl()</a>, <a class="el" href="MachineFunction_8h_source.html#l00172">llvm::MachineFunction::getTarget()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00128">llvm::TargetRegisterClass::hasSubClassEq()</a>, <a class="el" href="MachineOperand_8h_source.html#l00237">llvm::MachineOperand::isFI()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00284">llvm::TargetRegisterInfo::isPhysicalRegister()</a>, <a class="el" href="MachineOperand_8h_source.html#l00227">llvm::MachineOperand::isReg()</a>, <a class="el" href="HexagonCopyToCombine_8cpp_source.html#l00114">TII</a>, and <a class="el" href="SystemZISelLowering_8h_source.html#l00063">llvm::SystemZISD::TM</a>.</p>

<p>Referenced by <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00827">llvm::AArch64InstrInfo::optimizeCompareInstr()</a>.</p>

</div>
</div>
</div><!-- contents -->
<hr>
<p class="footer">
Generated on Tue Dec 8 2015 00:59:46 for <a href="http://llvm.org/">LLVM</a> by
<a href="http://www.doxygen.org"><img src="doxygen.png" alt="Doxygen"
align="middle" border="0"/>1.8.6</a><br>
Copyright &copy; 2003-2014 University of Illinois at Urbana-Champaign.
All Rights Reserved.</p>
<hr>
<!--#include virtual="/attrib.incl" -->
</body>
</html>
