#
# Logical Preferences generated for Lattice by Synplify maplat2018q2p1, Build 055R.
#

# Period Constraints 
#FREQUENCY PORT "clk_25mhz" 200.0 MHz;
#FREQUENCY PORT "sd_clk" 200.0 MHz;


# Output Constraints 

# Input Constraints 

# Point-to-point Delay Constraints 



# Block Path Constraints 
#BLOCK PATH FROM CLKNET "sd_clk_c" TO CLKNET "clk_25mhz_c";
#BLOCK PATH FROM CLKNET "clk_25mhz_c" TO CLKNET "sd_clk_c";

BLOCK ASYNCPATHS;

# End of generated Logical Preferences.
