Info: Generated by version: 18.1 build 222
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator_nios_ddr4/ip/init_para_rom/weight_rom.ip --block-symbol-file --output-directory=/home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator_nios_ddr4/ip/init_para_rom/weight_rom --family="Arria 10" --part=10AX066K3F40E2SG
: weight_rom.rom_1port_0: Targeting device family: Arria 10.
: weight_rom.rom_1port_0: The initial content file can only conforms to PORT_A's dimensions for ROM:1-PORT.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator_nios_ddr4/ip/init_para_rom/weight_rom.ip --synthesis=VERILOG --output-directory=/home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator_nios_ddr4/ip/init_para_rom/weight_rom --family="Arria 10" --part=10AX066K3F40E2SG
: weight_rom.rom_1port_0: Targeting device family: Arria 10.
: weight_rom.rom_1port_0: The initial content file can only conforms to PORT_A's dimensions for ROM:1-PORT.
Info: weight_rom: "Transforming system: weight_rom"
Info: weight_rom: "Naming system components in system: weight_rom"
Info: weight_rom: "Processing generation queue"
Info: weight_rom: "Generating: weight_rom"
Info: weight_rom: "Generating: weight_rom_rom_1port_181_rouiaua"
Info: weight_rom: Done "weight_rom" with 2 modules, 2 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
Info: Starting: Generate IP Core Documentation
Info: No documentation filesets were found for components in weight_rom. No files generated.
Info: Finished: Generate IP Core Documentation
