Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Feb 20 15:17:05 2024
| Host         : XXSnipezXX running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file wrapper_push_led_timing_summary_routed.rpt -pb wrapper_push_led_timing_summary_routed.pb -rpx wrapper_push_led_timing_summary_routed.rpx -warn_on_violation
| Design       : wrapper_push_led
| Device       : 7a35ti-cpg236
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay   17          
TIMING-20  Warning   Non-clocked latch               21          
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (21)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (21)
5. checking no_input_delay (1)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (21)

1. checking no_clock (21)
-------------------------
 There are 21 register/latch pins with no clock driven by root clock pin: n_0_31_BUFG_inst/O (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (21)
-------------------------------------------------
 There are 21 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (21)
-----------------------------
 There are 21 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.239        0.000                      0                   38        0.237        0.000                      0                   38        4.500        0.000                       0                    23  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.239        0.000                      0                   38        0.237        0.000                      0                   38        4.500        0.000                       0                    23  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.239ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.237ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.239ns  (required time - arrival time)
  Source:                 i_push_led/i_key_debouncer/debounce2/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_push_led/s_led_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.476ns  (logic 0.580ns (12.959%)  route 3.896ns (87.041%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.549     5.070    i_push_led/i_key_debouncer/debounce2/clk_IBUF_BUFG
    SLICE_X29Y27         FDRE                                         r  i_push_led/i_key_debouncer/debounce2/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y27         FDRE (Prop_fdre_C_Q)         0.456     5.526 f  i_push_led/i_key_debouncer/debounce2/Q_reg/Q
                         net (fo=2, routed)           0.505     6.031    i_push_led/i_key_debouncer/debounce1/Q2
    SLICE_X29Y27         LUT2 (Prop_lut2_I1_O)        0.124     6.155 r  i_push_led/i_key_debouncer/debounce1/s_led[15]_i_1/O
                         net (fo=16, routed)          3.391     9.546    i_push_led/s_key_pulse
    SLICE_X65Y87         FDCE                                         r  i_push_led/s_led_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.505    14.846    i_push_led/clk_IBUF_BUFG
    SLICE_X65Y87         FDCE                                         r  i_push_led/s_led_reg[15]/C
                         clock pessimism              0.180    15.026    
                         clock uncertainty           -0.035    14.990    
    SLICE_X65Y87         FDCE (Setup_fdce_C_CE)      -0.205    14.785    i_push_led/s_led_reg[15]
  -------------------------------------------------------------------
                         required time                         14.785    
                         arrival time                          -9.546    
  -------------------------------------------------------------------
                         slack                                  5.239    

Slack (MET) :             5.511ns  (required time - arrival time)
  Source:                 i_push_led/i_key_debouncer/debounce2/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_push_led/s_led_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.191ns  (logic 0.580ns (13.839%)  route 3.611ns (86.161%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 14.833 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.549     5.070    i_push_led/i_key_debouncer/debounce2/clk_IBUF_BUFG
    SLICE_X29Y27         FDRE                                         r  i_push_led/i_key_debouncer/debounce2/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y27         FDRE (Prop_fdre_C_Q)         0.456     5.526 f  i_push_led/i_key_debouncer/debounce2/Q_reg/Q
                         net (fo=2, routed)           0.505     6.031    i_push_led/i_key_debouncer/debounce1/Q2
    SLICE_X29Y27         LUT2 (Prop_lut2_I1_O)        0.124     6.155 r  i_push_led/i_key_debouncer/debounce1/s_led[15]_i_1/O
                         net (fo=16, routed)          3.106     9.261    i_push_led/s_key_pulse
    SLICE_X65Y75         FDCE                                         r  i_push_led/s_led_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.492    14.833    i_push_led/clk_IBUF_BUFG
    SLICE_X65Y75         FDCE                                         r  i_push_led/s_led_reg[12]/C
                         clock pessimism              0.180    15.013    
                         clock uncertainty           -0.035    14.977    
    SLICE_X65Y75         FDCE (Setup_fdce_C_CE)      -0.205    14.772    i_push_led/s_led_reg[12]
  -------------------------------------------------------------------
                         required time                         14.772    
                         arrival time                          -9.261    
  -------------------------------------------------------------------
                         slack                                  5.511    

Slack (MET) :             5.511ns  (required time - arrival time)
  Source:                 i_push_led/i_key_debouncer/debounce2/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_push_led/s_led_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.191ns  (logic 0.580ns (13.839%)  route 3.611ns (86.161%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 14.833 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.549     5.070    i_push_led/i_key_debouncer/debounce2/clk_IBUF_BUFG
    SLICE_X29Y27         FDRE                                         r  i_push_led/i_key_debouncer/debounce2/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y27         FDRE (Prop_fdre_C_Q)         0.456     5.526 f  i_push_led/i_key_debouncer/debounce2/Q_reg/Q
                         net (fo=2, routed)           0.505     6.031    i_push_led/i_key_debouncer/debounce1/Q2
    SLICE_X29Y27         LUT2 (Prop_lut2_I1_O)        0.124     6.155 r  i_push_led/i_key_debouncer/debounce1/s_led[15]_i_1/O
                         net (fo=16, routed)          3.106     9.261    i_push_led/s_key_pulse
    SLICE_X65Y75         FDCE                                         r  i_push_led/s_led_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.492    14.833    i_push_led/clk_IBUF_BUFG
    SLICE_X65Y75         FDCE                                         r  i_push_led/s_led_reg[13]/C
                         clock pessimism              0.180    15.013    
                         clock uncertainty           -0.035    14.977    
    SLICE_X65Y75         FDCE (Setup_fdce_C_CE)      -0.205    14.772    i_push_led/s_led_reg[13]
  -------------------------------------------------------------------
                         required time                         14.772    
                         arrival time                          -9.261    
  -------------------------------------------------------------------
                         slack                                  5.511    

Slack (MET) :             6.119ns  (required time - arrival time)
  Source:                 i_push_led/i_key_debouncer/debounce2/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_push_led/s_led_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.597ns  (logic 0.580ns (16.126%)  route 3.017ns (83.874%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.549     5.070    i_push_led/i_key_debouncer/debounce2/clk_IBUF_BUFG
    SLICE_X29Y27         FDRE                                         r  i_push_led/i_key_debouncer/debounce2/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y27         FDRE (Prop_fdre_C_Q)         0.456     5.526 f  i_push_led/i_key_debouncer/debounce2/Q_reg/Q
                         net (fo=2, routed)           0.505     6.031    i_push_led/i_key_debouncer/debounce1/Q2
    SLICE_X29Y27         LUT2 (Prop_lut2_I1_O)        0.124     6.155 r  i_push_led/i_key_debouncer/debounce1/s_led[15]_i_1/O
                         net (fo=16, routed)          2.512     8.667    i_push_led/s_key_pulse
    SLICE_X65Y61         FDCE                                         r  i_push_led/s_led_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.506    14.847    i_push_led/clk_IBUF_BUFG
    SLICE_X65Y61         FDCE                                         r  i_push_led/s_led_reg[14]/C
                         clock pessimism              0.180    15.027    
                         clock uncertainty           -0.035    14.991    
    SLICE_X65Y61         FDCE (Setup_fdce_C_CE)      -0.205    14.786    i_push_led/s_led_reg[14]
  -------------------------------------------------------------------
                         required time                         14.786    
                         arrival time                          -8.667    
  -------------------------------------------------------------------
                         slack                                  6.119    

Slack (MET) :             6.223ns  (required time - arrival time)
  Source:                 i_push_led/i_key_debouncer/debounce2/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_push_led/s_led_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.587ns  (logic 0.580ns (16.168%)  route 3.007ns (83.832%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.549     5.070    i_push_led/i_key_debouncer/debounce2/clk_IBUF_BUFG
    SLICE_X29Y27         FDRE                                         r  i_push_led/i_key_debouncer/debounce2/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y27         FDRE (Prop_fdre_C_Q)         0.456     5.526 f  i_push_led/i_key_debouncer/debounce2/Q_reg/Q
                         net (fo=2, routed)           0.505     6.031    i_push_led/i_key_debouncer/debounce1/Q2
    SLICE_X29Y27         LUT2 (Prop_lut2_I1_O)        0.124     6.155 r  i_push_led/i_key_debouncer/debounce1/s_led[15]_i_1/O
                         net (fo=16, routed)          2.502     8.658    i_push_led/s_key_pulse
    SLICE_X0Y0           FDCE                                         r  i_push_led/s_led_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.520    14.861    i_push_led/clk_IBUF_BUFG
    SLICE_X0Y0           FDCE                                         r  i_push_led/s_led_reg[6]/C
                         clock pessimism              0.260    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X0Y0           FDCE (Setup_fdce_C_CE)      -0.205    14.881    i_push_led/s_led_reg[6]
  -------------------------------------------------------------------
                         required time                         14.881    
                         arrival time                          -8.658    
  -------------------------------------------------------------------
                         slack                                  6.223    

Slack (MET) :             6.366ns  (required time - arrival time)
  Source:                 i_push_led/i_key_debouncer/debounce2/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_push_led/s_led_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.444ns  (logic 0.580ns (16.840%)  route 2.864ns (83.160%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.549     5.070    i_push_led/i_key_debouncer/debounce2/clk_IBUF_BUFG
    SLICE_X29Y27         FDRE                                         r  i_push_led/i_key_debouncer/debounce2/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y27         FDRE (Prop_fdre_C_Q)         0.456     5.526 f  i_push_led/i_key_debouncer/debounce2/Q_reg/Q
                         net (fo=2, routed)           0.505     6.031    i_push_led/i_key_debouncer/debounce1/Q2
    SLICE_X29Y27         LUT2 (Prop_lut2_I1_O)        0.124     6.155 r  i_push_led/i_key_debouncer/debounce1/s_led[15]_i_1/O
                         net (fo=16, routed)          2.359     8.514    i_push_led/s_key_pulse
    SLICE_X0Y1           FDCE                                         r  i_push_led/s_led_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.520    14.861    i_push_led/clk_IBUF_BUFG
    SLICE_X0Y1           FDCE                                         r  i_push_led/s_led_reg[7]/C
                         clock pessimism              0.260    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X0Y1           FDCE (Setup_fdce_C_CE)      -0.205    14.881    i_push_led/s_led_reg[7]
  -------------------------------------------------------------------
                         required time                         14.881    
                         arrival time                          -8.514    
  -------------------------------------------------------------------
                         slack                                  6.366    

Slack (MET) :             6.366ns  (required time - arrival time)
  Source:                 i_push_led/i_key_debouncer/debounce2/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_push_led/s_led_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.444ns  (logic 0.580ns (16.840%)  route 2.864ns (83.160%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.549     5.070    i_push_led/i_key_debouncer/debounce2/clk_IBUF_BUFG
    SLICE_X29Y27         FDRE                                         r  i_push_led/i_key_debouncer/debounce2/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y27         FDRE (Prop_fdre_C_Q)         0.456     5.526 f  i_push_led/i_key_debouncer/debounce2/Q_reg/Q
                         net (fo=2, routed)           0.505     6.031    i_push_led/i_key_debouncer/debounce1/Q2
    SLICE_X29Y27         LUT2 (Prop_lut2_I1_O)        0.124     6.155 r  i_push_led/i_key_debouncer/debounce1/s_led[15]_i_1/O
                         net (fo=16, routed)          2.359     8.514    i_push_led/s_key_pulse
    SLICE_X0Y1           FDCE                                         r  i_push_led/s_led_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.520    14.861    i_push_led/clk_IBUF_BUFG
    SLICE_X0Y1           FDCE                                         r  i_push_led/s_led_reg[8]/C
                         clock pessimism              0.260    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X0Y1           FDCE (Setup_fdce_C_CE)      -0.205    14.881    i_push_led/s_led_reg[8]
  -------------------------------------------------------------------
                         required time                         14.881    
                         arrival time                          -8.514    
  -------------------------------------------------------------------
                         slack                                  6.366    

Slack (MET) :             6.519ns  (required time - arrival time)
  Source:                 i_push_led/i_key_debouncer/debounce2/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_push_led/s_led_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.291ns  (logic 0.580ns (17.624%)  route 2.711ns (82.376%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.549     5.070    i_push_led/i_key_debouncer/debounce2/clk_IBUF_BUFG
    SLICE_X29Y27         FDRE                                         r  i_push_led/i_key_debouncer/debounce2/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y27         FDRE (Prop_fdre_C_Q)         0.456     5.526 f  i_push_led/i_key_debouncer/debounce2/Q_reg/Q
                         net (fo=2, routed)           0.505     6.031    i_push_led/i_key_debouncer/debounce1/Q2
    SLICE_X29Y27         LUT2 (Prop_lut2_I1_O)        0.124     6.155 r  i_push_led/i_key_debouncer/debounce1/s_led[15]_i_1/O
                         net (fo=16, routed)          2.206     8.361    i_push_led/s_key_pulse
    SLICE_X0Y3           FDCE                                         r  i_push_led/s_led_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.519    14.860    i_push_led/clk_IBUF_BUFG
    SLICE_X0Y3           FDCE                                         r  i_push_led/s_led_reg[0]/C
                         clock pessimism              0.260    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X0Y3           FDCE (Setup_fdce_C_CE)      -0.205    14.880    i_push_led/s_led_reg[0]
  -------------------------------------------------------------------
                         required time                         14.880    
                         arrival time                          -8.361    
  -------------------------------------------------------------------
                         slack                                  6.519    

Slack (MET) :             6.519ns  (required time - arrival time)
  Source:                 i_push_led/i_key_debouncer/debounce2/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_push_led/s_led_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.291ns  (logic 0.580ns (17.624%)  route 2.711ns (82.376%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.549     5.070    i_push_led/i_key_debouncer/debounce2/clk_IBUF_BUFG
    SLICE_X29Y27         FDRE                                         r  i_push_led/i_key_debouncer/debounce2/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y27         FDRE (Prop_fdre_C_Q)         0.456     5.526 f  i_push_led/i_key_debouncer/debounce2/Q_reg/Q
                         net (fo=2, routed)           0.505     6.031    i_push_led/i_key_debouncer/debounce1/Q2
    SLICE_X29Y27         LUT2 (Prop_lut2_I1_O)        0.124     6.155 r  i_push_led/i_key_debouncer/debounce1/s_led[15]_i_1/O
                         net (fo=16, routed)          2.206     8.361    i_push_led/s_key_pulse
    SLICE_X0Y3           FDCE                                         r  i_push_led/s_led_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.519    14.860    i_push_led/clk_IBUF_BUFG
    SLICE_X0Y3           FDCE                                         r  i_push_led/s_led_reg[5]/C
                         clock pessimism              0.260    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X0Y3           FDCE (Setup_fdce_C_CE)      -0.205    14.880    i_push_led/s_led_reg[5]
  -------------------------------------------------------------------
                         required time                         14.880    
                         arrival time                          -8.361    
  -------------------------------------------------------------------
                         slack                                  6.519    

Slack (MET) :             6.665ns  (required time - arrival time)
  Source:                 i_push_led/i_key_debouncer/debounce2/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_push_led/s_led_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.144ns  (logic 0.580ns (18.446%)  route 2.564ns (81.554%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.549     5.070    i_push_led/i_key_debouncer/debounce2/clk_IBUF_BUFG
    SLICE_X29Y27         FDRE                                         r  i_push_led/i_key_debouncer/debounce2/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y27         FDRE (Prop_fdre_C_Q)         0.456     5.526 f  i_push_led/i_key_debouncer/debounce2/Q_reg/Q
                         net (fo=2, routed)           0.505     6.031    i_push_led/i_key_debouncer/debounce1/Q2
    SLICE_X29Y27         LUT2 (Prop_lut2_I1_O)        0.124     6.155 r  i_push_led/i_key_debouncer/debounce1/s_led[15]_i_1/O
                         net (fo=16, routed)          2.059     8.215    i_push_led/s_key_pulse
    SLICE_X0Y43          FDCE                                         r  i_push_led/s_led_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.519    14.860    i_push_led/clk_IBUF_BUFG
    SLICE_X0Y43          FDCE                                         r  i_push_led/s_led_reg[1]/C
                         clock pessimism              0.260    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X0Y43          FDCE (Setup_fdce_C_CE)      -0.205    14.880    i_push_led/s_led_reg[1]
  -------------------------------------------------------------------
                         required time                         14.880    
                         arrival time                          -8.215    
  -------------------------------------------------------------------
                         slack                                  6.665    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 i_push_led/i_key_debouncer/i_slowed_clock/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_push_led/i_key_debouncer/i_slowed_clock/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.229ns (66.567%)  route 0.115ns (33.433%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.553     1.436    i_push_led/i_key_debouncer/i_slowed_clock/clk_IBUF_BUFG
    SLICE_X29Y27         FDRE                                         r  i_push_led/i_key_debouncer/i_slowed_clock/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y27         FDRE (Prop_fdre_C_Q)         0.128     1.564 r  i_push_led/i_key_debouncer/i_slowed_clock/counter_reg[1]/Q
                         net (fo=5, routed)           0.115     1.679    i_push_led/i_key_debouncer/i_slowed_clock/counter_reg_n_1_[1]
    SLICE_X29Y27         LUT3 (Prop_lut3_I0_O)        0.101     1.780 r  i_push_led/i_key_debouncer/i_slowed_clock/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.780    i_push_led/i_key_debouncer/i_slowed_clock/counter[2]_i_1_n_1
    SLICE_X29Y27         FDRE                                         r  i_push_led/i_key_debouncer/i_slowed_clock/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.820     1.947    i_push_led/i_key_debouncer/i_slowed_clock/clk_IBUF_BUFG
    SLICE_X29Y27         FDRE                                         r  i_push_led/i_key_debouncer/i_slowed_clock/counter_reg[2]/C
                         clock pessimism             -0.511     1.436    
    SLICE_X29Y27         FDRE (Hold_fdre_C_D)         0.107     1.543    i_push_led/i_key_debouncer/i_slowed_clock/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 i_push_led/i_key_debouncer/i_slowed_clock/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_push_led/i_key_debouncer/debounce2/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.230ns (66.471%)  route 0.116ns (33.529%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.553     1.436    i_push_led/i_key_debouncer/i_slowed_clock/clk_IBUF_BUFG
    SLICE_X29Y27         FDRE                                         r  i_push_led/i_key_debouncer/i_slowed_clock/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y27         FDRE (Prop_fdre_C_Q)         0.128     1.564 r  i_push_led/i_key_debouncer/i_slowed_clock/counter_reg[1]/Q
                         net (fo=5, routed)           0.116     1.680    i_push_led/i_key_debouncer/i_slowed_clock/counter_reg_n_1_[1]
    SLICE_X29Y27         LUT5 (Prop_lut5_I3_O)        0.102     1.782 r  i_push_led/i_key_debouncer/i_slowed_clock/Q_i_1/O
                         net (fo=1, routed)           0.000     1.782    i_push_led/i_key_debouncer/debounce2/Q_reg_0
    SLICE_X29Y27         FDRE                                         r  i_push_led/i_key_debouncer/debounce2/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.820     1.947    i_push_led/i_key_debouncer/debounce2/clk_IBUF_BUFG
    SLICE_X29Y27         FDRE                                         r  i_push_led/i_key_debouncer/debounce2/Q_reg/C
                         clock pessimism             -0.511     1.436    
    SLICE_X29Y27         FDRE (Hold_fdre_C_D)         0.104     1.540    i_push_led/i_key_debouncer/debounce2/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 i_push_led/i_key_debouncer/i_slowed_clock/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_push_led/i_key_debouncer/debounce1/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.226ns (66.272%)  route 0.115ns (33.727%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.553     1.436    i_push_led/i_key_debouncer/i_slowed_clock/clk_IBUF_BUFG
    SLICE_X29Y27         FDRE                                         r  i_push_led/i_key_debouncer/i_slowed_clock/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y27         FDRE (Prop_fdre_C_Q)         0.128     1.564 r  i_push_led/i_key_debouncer/i_slowed_clock/counter_reg[1]/Q
                         net (fo=5, routed)           0.115     1.679    i_push_led/i_key_debouncer/i_slowed_clock/counter_reg_n_1_[1]
    SLICE_X29Y27         LUT5 (Prop_lut5_I3_O)        0.098     1.777 r  i_push_led/i_key_debouncer/i_slowed_clock/Q_i_1__0/O
                         net (fo=1, routed)           0.000     1.777    i_push_led/i_key_debouncer/debounce1/Q_reg_0
    SLICE_X29Y27         FDRE                                         r  i_push_led/i_key_debouncer/debounce1/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.820     1.947    i_push_led/i_key_debouncer/debounce1/clk_IBUF_BUFG
    SLICE_X29Y27         FDRE                                         r  i_push_led/i_key_debouncer/debounce1/Q_reg/C
                         clock pessimism             -0.511     1.436    
    SLICE_X29Y27         FDRE (Hold_fdre_C_D)         0.091     1.527    i_push_led/i_key_debouncer/debounce1/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 i_push_led/s_led_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_push_led/s_led_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.588     1.471    i_push_led/clk_IBUF_BUFG
    SLICE_X65Y31         FDCE                                         r  i_push_led/s_led_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y31         FDCE (Prop_fdce_C_Q)         0.141     1.612 f  i_push_led/s_led_reg[11]/Q
                         net (fo=2, routed)           0.168     1.780    i_push_led/Q[11]
    SLICE_X65Y31         LUT1 (Prop_lut1_I0_O)        0.045     1.825 r  i_push_led/s_led[11]_i_1/O
                         net (fo=1, routed)           0.000     1.825    i_push_led/s_led[11]_i_1_n_1
    SLICE_X65Y31         FDCE                                         r  i_push_led/s_led_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.857     1.984    i_push_led/clk_IBUF_BUFG
    SLICE_X65Y31         FDCE                                         r  i_push_led/s_led_reg[11]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X65Y31         FDCE (Hold_fdce_C_D)         0.091     1.562    i_push_led/s_led_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 i_push_led/s_led_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_push_led/s_led_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.592     1.475    i_push_led/clk_IBUF_BUFG
    SLICE_X65Y37         FDCE                                         r  i_push_led/s_led_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y37         FDCE (Prop_fdce_C_Q)         0.141     1.616 f  i_push_led/s_led_reg[10]/Q
                         net (fo=2, routed)           0.168     1.784    i_push_led/Q[10]
    SLICE_X65Y37         LUT1 (Prop_lut1_I0_O)        0.045     1.829 r  i_push_led/s_led[10]_i_1/O
                         net (fo=1, routed)           0.000     1.829    i_push_led/s_led[10]_i_1_n_1
    SLICE_X65Y37         FDCE                                         r  i_push_led/s_led_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.862     1.989    i_push_led/clk_IBUF_BUFG
    SLICE_X65Y37         FDCE                                         r  i_push_led/s_led_reg[10]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X65Y37         FDCE (Hold_fdce_C_D)         0.091     1.566    i_push_led/s_led_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 i_push_led/s_led_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_push_led/s_led_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.590     1.473    i_push_led/clk_IBUF_BUFG
    SLICE_X65Y87         FDCE                                         r  i_push_led/s_led_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y87         FDCE (Prop_fdce_C_Q)         0.141     1.614 f  i_push_led/s_led_reg[15]/Q
                         net (fo=2, routed)           0.168     1.783    i_push_led/Q[15]
    SLICE_X65Y87         LUT1 (Prop_lut1_I0_O)        0.045     1.828 r  i_push_led/s_led[15]_i_2/O
                         net (fo=1, routed)           0.000     1.828    i_push_led/s_led[15]_i_2_n_1
    SLICE_X65Y87         FDCE                                         r  i_push_led/s_led_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.859     1.987    i_push_led/clk_IBUF_BUFG
    SLICE_X65Y87         FDCE                                         r  i_push_led/s_led_reg[15]/C
                         clock pessimism             -0.514     1.473    
    SLICE_X65Y87         FDCE (Hold_fdce_C_D)         0.091     1.564    i_push_led/s_led_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 i_push_led/s_led_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_push_led/s_led_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.580     1.463    i_push_led/clk_IBUF_BUFG
    SLICE_X65Y75         FDCE                                         r  i_push_led/s_led_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y75         FDCE (Prop_fdce_C_Q)         0.141     1.604 f  i_push_led/s_led_reg[12]/Q
                         net (fo=2, routed)           0.168     1.773    i_push_led/Q[12]
    SLICE_X65Y75         LUT1 (Prop_lut1_I0_O)        0.045     1.818 r  i_push_led/s_led[12]_i_1/O
                         net (fo=1, routed)           0.000     1.818    i_push_led/s_led[12]_i_1_n_1
    SLICE_X65Y75         FDCE                                         r  i_push_led/s_led_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.847     1.975    i_push_led/clk_IBUF_BUFG
    SLICE_X65Y75         FDCE                                         r  i_push_led/s_led_reg[12]/C
                         clock pessimism             -0.512     1.463    
    SLICE_X65Y75         FDCE (Hold_fdce_C_D)         0.091     1.554    i_push_led/s_led_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 i_push_led/s_led_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_push_led/s_led_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.591     1.474    i_push_led/clk_IBUF_BUFG
    SLICE_X65Y61         FDCE                                         r  i_push_led/s_led_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y61         FDCE (Prop_fdce_C_Q)         0.141     1.615 f  i_push_led/s_led_reg[14]/Q
                         net (fo=2, routed)           0.168     1.784    i_push_led/Q[14]
    SLICE_X65Y61         LUT1 (Prop_lut1_I0_O)        0.045     1.829 r  i_push_led/s_led[14]_i_1/O
                         net (fo=1, routed)           0.000     1.829    i_push_led/s_led[14]_i_1_n_1
    SLICE_X65Y61         FDCE                                         r  i_push_led/s_led_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.861     1.989    i_push_led/clk_IBUF_BUFG
    SLICE_X65Y61         FDCE                                         r  i_push_led/s_led_reg[14]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X65Y61         FDCE (Hold_fdce_C_D)         0.091     1.565    i_push_led/s_led_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 i_push_led/s_led_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_push_led/s_led_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.162%)  route 0.185ns (49.838%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.595     1.478    i_push_led/clk_IBUF_BUFG
    SLICE_X0Y43          FDCE                                         r  i_push_led/s_led_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y43          FDCE (Prop_fdce_C_Q)         0.141     1.619 f  i_push_led/s_led_reg[1]/Q
                         net (fo=2, routed)           0.185     1.804    i_push_led/Q[1]
    SLICE_X0Y43          LUT1 (Prop_lut1_I0_O)        0.045     1.849 r  i_push_led/s_led[1]_i_1/O
                         net (fo=1, routed)           0.000     1.849    i_push_led/s_led[1]_i_1_n_1
    SLICE_X0Y43          FDCE                                         r  i_push_led/s_led_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.866     1.993    i_push_led/clk_IBUF_BUFG
    SLICE_X0Y43          FDCE                                         r  i_push_led/s_led_reg[1]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X0Y43          FDCE (Hold_fdce_C_D)         0.091     1.569    i_push_led/s_led_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 i_push_led/s_led_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_push_led/s_led_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.162%)  route 0.185ns (49.838%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.587     1.470    i_push_led/clk_IBUF_BUFG
    SLICE_X0Y19          FDCE                                         r  i_push_led/s_led_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDCE (Prop_fdce_C_Q)         0.141     1.611 f  i_push_led/s_led_reg[2]/Q
                         net (fo=2, routed)           0.185     1.796    i_push_led/Q[2]
    SLICE_X0Y19          LUT1 (Prop_lut1_I0_O)        0.045     1.841 r  i_push_led/s_led[2]_i_1/O
                         net (fo=1, routed)           0.000     1.841    i_push_led/s_led[2]_i_1_n_1
    SLICE_X0Y19          FDCE                                         r  i_push_led/s_led_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.856     1.983    i_push_led/clk_IBUF_BUFG
    SLICE_X0Y19          FDCE                                         r  i_push_led/s_led_reg[2]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X0Y19          FDCE (Hold_fdce_C_D)         0.091     1.561    i_push_led/s_led_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.280    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y3     i_push_led/s_led_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y37   i_push_led/s_led_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y31   i_push_led/s_led_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y75   i_push_led/s_led_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y75   i_push_led/s_led_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y61   i_push_led/s_led_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y87   i_push_led/s_led_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y43    i_push_led/s_led_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y19    i_push_led/s_led_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y3     i_push_led/s_led_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y3     i_push_led/s_led_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y37   i_push_led/s_led_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y37   i_push_led/s_led_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y31   i_push_led/s_led_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y31   i_push_led/s_led_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y75   i_push_led/s_led_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y75   i_push_led/s_led_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y75   i_push_led/s_led_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y75   i_push_led/s_led_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y3     i_push_led/s_led_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y3     i_push_led/s_led_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y37   i_push_led/s_led_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y37   i_push_led/s_led_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y31   i_push_led/s_led_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y31   i_push_led/s_led_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y75   i_push_led/s_led_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y75   i_push_led/s_led_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y75   i_push_led/s_led_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y75   i_push_led/s_led_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            21 Endpoints
Min Delay            21 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 s_counter_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            s_counter_reg[18]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.584ns  (logic 1.795ns (69.470%)  route 0.789ns (30.530%))
  Logic Levels:           5  (CARRY4=4 LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         LDCE                         0.000     0.000 r  s_counter_reg[6]/G
    SLICE_X36Y45         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  s_counter_reg[6]/Q
                         net (fo=2, routed)           0.789     1.348    s_counter[6]
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     2.022 r  s_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.022    s_counter_reg[8]_i_1_n_1
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.136 r  s_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.136    s_counter_reg[12]_i_1_n_1
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.250 r  s_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.250    s_counter_reg[16]_i_1_n_1
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.584 r  s_counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.584    plusOp[18]
    SLICE_X36Y48         LDCE                                         r  s_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s_counter_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            s_counter_reg[20]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.563ns  (logic 1.774ns (69.220%)  route 0.789ns (30.780%))
  Logic Levels:           5  (CARRY4=4 LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         LDCE                         0.000     0.000 r  s_counter_reg[6]/G
    SLICE_X36Y45         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  s_counter_reg[6]/Q
                         net (fo=2, routed)           0.789     1.348    s_counter[6]
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     2.022 r  s_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.022    s_counter_reg[8]_i_1_n_1
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.136 r  s_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.136    s_counter_reg[12]_i_1_n_1
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.250 r  s_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.250    s_counter_reg[16]_i_1_n_1
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.563 r  s_counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.563    plusOp[20]
    SLICE_X36Y48         LDCE                                         r  s_counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s_counter_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            s_counter_reg[19]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.489ns  (logic 1.700ns (68.305%)  route 0.789ns (31.695%))
  Logic Levels:           5  (CARRY4=4 LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         LDCE                         0.000     0.000 r  s_counter_reg[6]/G
    SLICE_X36Y45         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  s_counter_reg[6]/Q
                         net (fo=2, routed)           0.789     1.348    s_counter[6]
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     2.022 r  s_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.022    s_counter_reg[8]_i_1_n_1
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.136 r  s_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.136    s_counter_reg[12]_i_1_n_1
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.250 r  s_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.250    s_counter_reg[16]_i_1_n_1
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.489 r  s_counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.489    plusOp[19]
    SLICE_X36Y48         LDCE                                         r  s_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s_counter_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            s_counter_reg[17]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.473ns  (logic 1.684ns (68.100%)  route 0.789ns (31.900%))
  Logic Levels:           5  (CARRY4=4 LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         LDCE                         0.000     0.000 r  s_counter_reg[6]/G
    SLICE_X36Y45         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  s_counter_reg[6]/Q
                         net (fo=2, routed)           0.789     1.348    s_counter[6]
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     2.022 r  s_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.022    s_counter_reg[8]_i_1_n_1
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.136 r  s_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.136    s_counter_reg[12]_i_1_n_1
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.250 r  s_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.250    s_counter_reg[16]_i_1_n_1
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     2.473 r  s_counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.473    plusOp[17]
    SLICE_X36Y48         LDCE                                         r  s_counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s_counter_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            s_counter_reg[14]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.470ns  (logic 1.681ns (68.061%)  route 0.789ns (31.939%))
  Logic Levels:           4  (CARRY4=3 LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         LDCE                         0.000     0.000 r  s_counter_reg[6]/G
    SLICE_X36Y45         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  s_counter_reg[6]/Q
                         net (fo=2, routed)           0.789     1.348    s_counter[6]
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     2.022 r  s_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.022    s_counter_reg[8]_i_1_n_1
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.136 r  s_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.136    s_counter_reg[12]_i_1_n_1
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.470 r  s_counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.470    plusOp[14]
    SLICE_X36Y47         LDCE                                         r  s_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s_counter_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            s_counter_reg[16]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.449ns  (logic 1.660ns (67.787%)  route 0.789ns (32.213%))
  Logic Levels:           4  (CARRY4=3 LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         LDCE                         0.000     0.000 r  s_counter_reg[6]/G
    SLICE_X36Y45         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  s_counter_reg[6]/Q
                         net (fo=2, routed)           0.789     1.348    s_counter[6]
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     2.022 r  s_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.022    s_counter_reg[8]_i_1_n_1
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.136 r  s_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.136    s_counter_reg[12]_i_1_n_1
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.449 r  s_counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.449    plusOp[16]
    SLICE_X36Y47         LDCE                                         r  s_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s_counter_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            s_counter_reg[15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.375ns  (logic 1.586ns (66.784%)  route 0.789ns (33.217%))
  Logic Levels:           4  (CARRY4=3 LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         LDCE                         0.000     0.000 r  s_counter_reg[6]/G
    SLICE_X36Y45         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  s_counter_reg[6]/Q
                         net (fo=2, routed)           0.789     1.348    s_counter[6]
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     2.022 r  s_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.022    s_counter_reg[8]_i_1_n_1
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.136 r  s_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.136    s_counter_reg[12]_i_1_n_1
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.375 r  s_counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.375    plusOp[15]
    SLICE_X36Y47         LDCE                                         r  s_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s_counter_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            s_counter_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.359ns  (logic 1.570ns (66.558%)  route 0.789ns (33.442%))
  Logic Levels:           4  (CARRY4=3 LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         LDCE                         0.000     0.000 r  s_counter_reg[6]/G
    SLICE_X36Y45         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  s_counter_reg[6]/Q
                         net (fo=2, routed)           0.789     1.348    s_counter[6]
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     2.022 r  s_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.022    s_counter_reg[8]_i_1_n_1
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.136 r  s_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.136    s_counter_reg[12]_i_1_n_1
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     2.359 r  s_counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.359    plusOp[13]
    SLICE_X36Y47         LDCE                                         r  s_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s_counter_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            s_counter_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.356ns  (logic 1.567ns (66.516%)  route 0.789ns (33.484%))
  Logic Levels:           3  (CARRY4=2 LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         LDCE                         0.000     0.000 r  s_counter_reg[6]/G
    SLICE_X36Y45         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  s_counter_reg[6]/Q
                         net (fo=2, routed)           0.789     1.348    s_counter[6]
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     2.022 r  s_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.022    s_counter_reg[8]_i_1_n_1
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.356 r  s_counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.356    plusOp[10]
    SLICE_X36Y46         LDCE                                         r  s_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s_counter_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            s_counter_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.335ns  (logic 1.546ns (66.214%)  route 0.789ns (33.786%))
  Logic Levels:           3  (CARRY4=2 LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         LDCE                         0.000     0.000 r  s_counter_reg[6]/G
    SLICE_X36Y45         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  s_counter_reg[6]/Q
                         net (fo=2, routed)           0.789     1.348    s_counter[6]
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     2.022 r  s_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.022    s_counter_reg[8]_i_1_n_1
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.335 r  s_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.335    plusOp[12]
    SLICE_X36Y46         LDCE                                         r  s_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 s_counter_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            s_counter_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.203ns (52.356%)  route 0.185ns (47.644%))
  Logic Levels:           2  (LDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         LDCE                         0.000     0.000 r  s_counter_reg[0]/G
    SLICE_X36Y43         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  s_counter_reg[0]/Q
                         net (fo=2, routed)           0.185     0.343    s_counter[0]
    SLICE_X36Y43         LUT1 (Prop_lut1_I0_O)        0.045     0.388 r  s_counter_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.388    plusOp[0]
    SLICE_X36Y43         LDCE                                         r  s_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s_counter_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            s_counter_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.390ns  (logic 0.269ns (68.894%)  route 0.121ns (31.106%))
  Logic Levels:           2  (CARRY4=1 LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         LDCE                         0.000     0.000 r  s_counter_reg[3]/G
    SLICE_X36Y44         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  s_counter_reg[3]/Q
                         net (fo=1, routed)           0.121     0.279    s_counter[3]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.390 r  s_counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.390    plusOp[3]
    SLICE_X36Y44         LDCE                                         r  s_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s_counter_reg[11]/G
                            (positive level-sensitive latch)
  Destination:            s_counter_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.402ns  (logic 0.269ns (66.989%)  route 0.133ns (33.011%))
  Logic Levels:           2  (CARRY4=1 LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         LDCE                         0.000     0.000 r  s_counter_reg[11]/G
    SLICE_X36Y46         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  s_counter_reg[11]/Q
                         net (fo=2, routed)           0.133     0.291    s_counter[11]
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.402 r  s_counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.402    plusOp[11]
    SLICE_X36Y46         LDCE                                         r  s_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s_counter_reg[19]/G
                            (positive level-sensitive latch)
  Destination:            s_counter_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.402ns  (logic 0.269ns (66.926%)  route 0.133ns (33.074%))
  Logic Levels:           2  (CARRY4=1 LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         LDCE                         0.000     0.000 r  s_counter_reg[19]/G
    SLICE_X36Y48         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  s_counter_reg[19]/Q
                         net (fo=2, routed)           0.133     0.291    s_counter[19]
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.402 r  s_counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.402    plusOp[19]
    SLICE_X36Y48         LDCE                                         r  s_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s_counter_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            s_counter_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.403ns  (logic 0.269ns (66.817%)  route 0.134ns (33.183%))
  Logic Levels:           2  (CARRY4=1 LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         LDCE                         0.000     0.000 r  s_counter_reg[7]/G
    SLICE_X36Y45         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  s_counter_reg[7]/Q
                         net (fo=2, routed)           0.134     0.292    s_counter[7]
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.403 r  s_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.403    plusOp[7]
    SLICE_X36Y45         LDCE                                         r  s_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s_counter_reg[15]/G
                            (positive level-sensitive latch)
  Destination:            s_counter_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.403ns  (logic 0.269ns (66.807%)  route 0.134ns (33.193%))
  Logic Levels:           2  (CARRY4=1 LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         LDCE                         0.000     0.000 r  s_counter_reg[15]/G
    SLICE_X36Y47         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  s_counter_reg[15]/Q
                         net (fo=2, routed)           0.134     0.292    s_counter[15]
    SLICE_X36Y47         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.403 r  s_counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.403    plusOp[15]
    SLICE_X36Y47         LDCE                                         r  s_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s_counter_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            s_counter_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.423ns  (logic 0.302ns (71.318%)  route 0.121ns (28.682%))
  Logic Levels:           2  (CARRY4=1 LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         LDCE                         0.000     0.000 r  s_counter_reg[3]/G
    SLICE_X36Y44         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  s_counter_reg[3]/Q
                         net (fo=1, routed)           0.121     0.279    s_counter[3]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     0.423 r  s_counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.423    plusOp[4]
    SLICE_X36Y44         LDCE                                         r  s_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s_counter_reg[11]/G
                            (positive level-sensitive latch)
  Destination:            s_counter_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.435ns  (logic 0.302ns (69.495%)  route 0.133ns (30.505%))
  Logic Levels:           2  (CARRY4=1 LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         LDCE                         0.000     0.000 r  s_counter_reg[11]/G
    SLICE_X36Y46         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  s_counter_reg[11]/Q
                         net (fo=2, routed)           0.133     0.291    s_counter[11]
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     0.435 r  s_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.435    plusOp[12]
    SLICE_X36Y46         LDCE                                         r  s_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s_counter_reg[19]/G
                            (positive level-sensitive latch)
  Destination:            s_counter_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.435ns  (logic 0.302ns (69.435%)  route 0.133ns (30.565%))
  Logic Levels:           2  (CARRY4=1 LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         LDCE                         0.000     0.000 r  s_counter_reg[19]/G
    SLICE_X36Y48         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  s_counter_reg[19]/Q
                         net (fo=2, routed)           0.133     0.291    s_counter[19]
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     0.435 r  s_counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.435    plusOp[20]
    SLICE_X36Y48         LDCE                                         r  s_counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s_counter_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            s_counter_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.436ns  (logic 0.302ns (69.331%)  route 0.134ns (30.669%))
  Logic Levels:           2  (CARRY4=1 LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         LDCE                         0.000     0.000 r  s_counter_reg[7]/G
    SLICE_X36Y45         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  s_counter_reg[7]/Q
                         net (fo=2, routed)           0.134     0.292    s_counter[7]
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     0.436 r  s_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.436    plusOp[8]
    SLICE_X36Y45         LDCE                                         r  s_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_push_led/s_led_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.660ns  (logic 3.961ns (69.974%)  route 1.700ns (30.026%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.638     5.159    i_push_led/clk_IBUF_BUFG
    SLICE_X0Y3           FDCE                                         r  i_push_led/s_led_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDCE (Prop_fdce_C_Q)         0.456     5.615 r  i_push_led/s_led_reg[0]/Q
                         net (fo=2, routed)           1.700     7.315    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505    10.820 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.820    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_push_led/s_led_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.658ns  (logic 3.981ns (70.370%)  route 1.676ns (29.630%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.634     5.155    i_push_led/clk_IBUF_BUFG
    SLICE_X65Y37         FDCE                                         r  i_push_led/s_led_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y37         FDCE (Prop_fdce_C_Q)         0.456     5.611 r  i_push_led/s_led_reg[10]/Q
                         net (fo=2, routed)           1.676     7.288    led_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         3.525    10.813 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000    10.813    led[10]
    W3                                                                r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_push_led/s_led_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.654ns  (logic 3.970ns (70.230%)  route 1.683ns (29.770%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.638     5.159    i_push_led/clk_IBUF_BUFG
    SLICE_X0Y3           FDCE                                         r  i_push_led/s_led_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDCE (Prop_fdce_C_Q)         0.456     5.615 r  i_push_led/s_led_reg[5]/Q
                         net (fo=2, routed)           1.683     7.298    led_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.514    10.813 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.813    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_push_led/s_led_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.665ns  (logic 3.965ns (69.997%)  route 1.700ns (30.003%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.626     5.147    i_push_led/clk_IBUF_BUFG
    SLICE_X0Y19          FDCE                                         r  i_push_led/s_led_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDCE (Prop_fdce_C_Q)         0.456     5.603 r  i_push_led/s_led_reg[3]/Q
                         net (fo=2, routed)           1.700     7.303    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.509    10.812 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.812    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_push_led/s_led_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.647ns  (logic 3.960ns (70.127%)  route 1.687ns (29.873%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.639     5.160    i_push_led/clk_IBUF_BUFG
    SLICE_X0Y1           FDCE                                         r  i_push_led/s_led_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDCE (Prop_fdce_C_Q)         0.456     5.616 r  i_push_led/s_led_reg[8]/Q
                         net (fo=2, routed)           1.687     7.303    led_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         3.504    10.807 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000    10.807    led[8]
    V13                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_push_led/s_led_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.643ns  (logic 3.964ns (70.249%)  route 1.679ns (29.751%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.634     5.155    i_push_led/clk_IBUF_BUFG
    SLICE_X65Y37         FDCE                                         r  i_push_led/s_led_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y37         FDCE (Prop_fdce_C_Q)         0.456     5.611 r  i_push_led/s_led_reg[9]/Q
                         net (fo=2, routed)           1.679     7.290    led_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         3.508    10.798 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000    10.798    led[9]
    V3                                                                r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_push_led/s_led_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.648ns  (logic 3.965ns (70.199%)  route 1.683ns (29.801%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.629     5.150    i_push_led/clk_IBUF_BUFG
    SLICE_X0Y17          FDCE                                         r  i_push_led/s_led_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.456     5.606 r  i_push_led/s_led_reg[4]/Q
                         net (fo=2, routed)           1.683     7.289    led_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         3.509    10.798 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.798    led[4]
    W18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_push_led/s_led_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.654ns  (logic 3.977ns (70.349%)  route 1.676ns (29.651%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.622     5.143    i_push_led/clk_IBUF_BUFG
    SLICE_X65Y87         FDCE                                         r  i_push_led/s_led_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y87         FDCE (Prop_fdce_C_Q)         0.456     5.599 r  i_push_led/s_led_reg[15]/Q
                         net (fo=2, routed)           1.676     7.275    led_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.521    10.797 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000    10.797    led[15]
    L1                                                                r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_push_led/s_led_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.644ns  (logic 3.960ns (70.160%)  route 1.684ns (29.840%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.627     5.148    i_push_led/clk_IBUF_BUFG
    SLICE_X65Y31         FDCE                                         r  i_push_led/s_led_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y31         FDCE (Prop_fdce_C_Q)         0.456     5.604 r  i_push_led/s_led_reg[11]/Q
                         net (fo=2, routed)           1.684     7.288    led_OBUF[11]
    U3                   OBUF (Prop_obuf_I_O)         3.504    10.792 r  led_OBUF[11]_inst/O
                         net (fo=0)                   0.000    10.792    led[11]
    U3                                                                r  led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_push_led/s_led_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.648ns  (logic 3.971ns (70.318%)  route 1.676ns (29.682%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.623     5.144    i_push_led/clk_IBUF_BUFG
    SLICE_X65Y61         FDCE                                         r  i_push_led/s_led_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y61         FDCE (Prop_fdce_C_Q)         0.456     5.600 r  i_push_led/s_led_reg[14]/Q
                         net (fo=2, routed)           1.676     7.276    led_OBUF[14]
    P1                   OBUF (Prop_obuf_I_O)         3.515    10.792 r  led_OBUF[14]_inst/O
                         net (fo=0)                   0.000    10.792    led[14]
    P1                                                                r  led[14] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_push_led/s_led_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.640ns  (logic 1.343ns (81.878%)  route 0.297ns (18.122%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.596     1.479    i_push_led/clk_IBUF_BUFG
    SLICE_X0Y1           FDCE                                         r  i_push_led/s_led_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDCE (Prop_fdce_C_Q)         0.141     1.620 r  i_push_led/s_led_reg[7]/Q
                         net (fo=2, routed)           0.297     1.917    led_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         1.202     3.119 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.119    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_push_led/s_led_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.646ns  (logic 1.348ns (81.938%)  route 0.297ns (18.062%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.596     1.479    i_push_led/clk_IBUF_BUFG
    SLICE_X0Y0           FDCE                                         r  i_push_led/s_led_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y0           FDCE (Prop_fdce_C_Q)         0.141     1.620 r  i_push_led/s_led_reg[6]/Q
                         net (fo=2, routed)           0.297     1.917    led_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         1.207     3.125 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.125    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_push_led/s_led_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.669ns  (logic 1.372ns (82.190%)  route 0.297ns (17.810%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.595     1.478    i_push_led/clk_IBUF_BUFG
    SLICE_X0Y43          FDCE                                         r  i_push_led/s_led_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y43          FDCE (Prop_fdce_C_Q)         0.141     1.619 r  i_push_led/s_led_reg[1]/Q
                         net (fo=2, routed)           0.297     1.916    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     3.147 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.147    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_push_led/s_led_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.677ns  (logic 1.343ns (80.081%)  route 0.334ns (19.919%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.587     1.470    i_push_led/clk_IBUF_BUFG
    SLICE_X0Y19          FDCE                                         r  i_push_led/s_led_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDCE (Prop_fdce_C_Q)         0.141     1.611 r  i_push_led/s_led_reg[2]/Q
                         net (fo=2, routed)           0.334     1.945    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     3.147 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.147    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_push_led/s_led_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.685ns  (logic 1.346ns (79.873%)  route 0.339ns (20.127%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.588     1.471    i_push_led/clk_IBUF_BUFG
    SLICE_X65Y31         FDCE                                         r  i_push_led/s_led_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y31         FDCE (Prop_fdce_C_Q)         0.141     1.612 r  i_push_led/s_led_reg[11]/Q
                         net (fo=2, routed)           0.339     1.951    led_OBUF[11]
    U3                   OBUF (Prop_obuf_I_O)         1.205     3.156 r  led_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.156    led[11]
    U3                                                                r  led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_push_led/s_led_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.685ns  (logic 1.351ns (80.170%)  route 0.334ns (19.830%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.589     1.472    i_push_led/clk_IBUF_BUFG
    SLICE_X0Y17          FDCE                                         r  i_push_led/s_led_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  i_push_led/s_led_reg[4]/Q
                         net (fo=2, routed)           0.334     1.947    led_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.210     3.157 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.157    led[4]
    W18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_push_led/s_led_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.697ns  (logic 1.349ns (79.506%)  route 0.348ns (20.494%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.580     1.463    i_push_led/clk_IBUF_BUFG
    SLICE_X65Y75         FDCE                                         r  i_push_led/s_led_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y75         FDCE (Prop_fdce_C_Q)         0.141     1.604 r  i_push_led/s_led_reg[13]/Q
                         net (fo=2, routed)           0.348     1.952    led_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         1.208     3.161 r  led_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.161    led[13]
    N3                                                                r  led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_push_led/s_led_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.684ns  (logic 1.346ns (79.935%)  route 0.338ns (20.065%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.596     1.479    i_push_led/clk_IBUF_BUFG
    SLICE_X0Y1           FDCE                                         r  i_push_led/s_led_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDCE (Prop_fdce_C_Q)         0.141     1.620 r  i_push_led/s_led_reg[8]/Q
                         net (fo=2, routed)           0.338     1.958    led_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         1.205     3.163 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.163    led[8]
    V13                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_push_led/s_led_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.704ns  (logic 1.360ns (79.842%)  route 0.343ns (20.158%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.580     1.463    i_push_led/clk_IBUF_BUFG
    SLICE_X65Y75         FDCE                                         r  i_push_led/s_led_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y75         FDCE (Prop_fdce_C_Q)         0.141     1.604 r  i_push_led/s_led_reg[12]/Q
                         net (fo=2, routed)           0.343     1.948    led_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         1.219     3.167 r  led_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.167    led[12]
    P3                                                                r  led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_push_led/s_led_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.691ns  (logic 1.357ns (80.238%)  route 0.334ns (19.762%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.595     1.478    i_push_led/clk_IBUF_BUFG
    SLICE_X0Y3           FDCE                                         r  i_push_led/s_led_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDCE (Prop_fdce_C_Q)         0.141     1.619 r  i_push_led/s_led_reg[5]/Q
                         net (fo=2, routed)           0.334     1.953    led_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         1.216     3.169 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.169    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            i_push_led/i_key_debouncer/debounce0/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.533ns  (logic 1.441ns (40.800%)  route 2.091ns (59.200%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=1, routed)           2.091     3.533    i_push_led/i_key_debouncer/debounce0/btnC_IBUF
    SLICE_X28Y27         FDRE                                         r  i_push_led/i_key_debouncer/debounce0/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.433     4.774    i_push_led/i_key_debouncer/debounce0/clk_IBUF_BUFG
    SLICE_X28Y27         FDRE                                         r  i_push_led/i_key_debouncer/debounce0/Q_reg/C

Slack:                    inf
  Source:                 n_0_31_BUFG_inst/O
                            (internal pin)
  Destination:            i_push_led/s_led_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.838ns  (logic 0.000ns (0.000%)  route 1.838ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 f  n_0_31_BUFG_inst/O
                         net (fo=37, routed)          1.838     1.838    i_push_led/n_0_31_BUFG
    SLICE_X0Y0           FDCE                                         f  i_push_led/s_led_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.520     4.861    i_push_led/clk_IBUF_BUFG
    SLICE_X0Y0           FDCE                                         r  i_push_led/s_led_reg[6]/C

Slack:                    inf
  Source:                 n_0_31_BUFG_inst/O
                            (internal pin)
  Destination:            i_push_led/s_led_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.838ns  (logic 0.000ns (0.000%)  route 1.838ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 f  n_0_31_BUFG_inst/O
                         net (fo=37, routed)          1.838     1.838    i_push_led/n_0_31_BUFG
    SLICE_X0Y1           FDCE                                         f  i_push_led/s_led_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.520     4.861    i_push_led/clk_IBUF_BUFG
    SLICE_X0Y1           FDCE                                         r  i_push_led/s_led_reg[7]/C

Slack:                    inf
  Source:                 n_0_31_BUFG_inst/O
                            (internal pin)
  Destination:            i_push_led/s_led_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.838ns  (logic 0.000ns (0.000%)  route 1.838ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 f  n_0_31_BUFG_inst/O
                         net (fo=37, routed)          1.838     1.838    i_push_led/n_0_31_BUFG
    SLICE_X0Y1           FDCE                                         f  i_push_led/s_led_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.520     4.861    i_push_led/clk_IBUF_BUFG
    SLICE_X0Y1           FDCE                                         r  i_push_led/s_led_reg[8]/C

Slack:                    inf
  Source:                 n_0_31_BUFG_inst/O
                            (internal pin)
  Destination:            i_push_led/s_led_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.837ns  (logic 0.000ns (0.000%)  route 1.837ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 f  n_0_31_BUFG_inst/O
                         net (fo=37, routed)          1.837     1.837    i_push_led/n_0_31_BUFG
    SLICE_X0Y3           FDCE                                         f  i_push_led/s_led_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.519     4.860    i_push_led/clk_IBUF_BUFG
    SLICE_X0Y3           FDCE                                         r  i_push_led/s_led_reg[0]/C

Slack:                    inf
  Source:                 n_0_31_BUFG_inst/O
                            (internal pin)
  Destination:            i_push_led/s_led_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.837ns  (logic 0.000ns (0.000%)  route 1.837ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 f  n_0_31_BUFG_inst/O
                         net (fo=37, routed)          1.837     1.837    i_push_led/n_0_31_BUFG
    SLICE_X0Y43          FDCE                                         f  i_push_led/s_led_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.519     4.860    i_push_led/clk_IBUF_BUFG
    SLICE_X0Y43          FDCE                                         r  i_push_led/s_led_reg[1]/C

Slack:                    inf
  Source:                 n_0_31_BUFG_inst/O
                            (internal pin)
  Destination:            i_push_led/s_led_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.837ns  (logic 0.000ns (0.000%)  route 1.837ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 f  n_0_31_BUFG_inst/O
                         net (fo=37, routed)          1.837     1.837    i_push_led/n_0_31_BUFG
    SLICE_X0Y3           FDCE                                         f  i_push_led/s_led_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.519     4.860    i_push_led/clk_IBUF_BUFG
    SLICE_X0Y3           FDCE                                         r  i_push_led/s_led_reg[5]/C

Slack:                    inf
  Source:                 n_0_31_BUFG_inst/O
                            (internal pin)
  Destination:            i_push_led/s_led_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.829ns  (logic 0.000ns (0.000%)  route 1.829ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 f  n_0_31_BUFG_inst/O
                         net (fo=37, routed)          1.829     1.829    i_push_led/n_0_31_BUFG
    SLICE_X65Y37         FDCE                                         f  i_push_led/s_led_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.515     4.856    i_push_led/clk_IBUF_BUFG
    SLICE_X65Y37         FDCE                                         r  i_push_led/s_led_reg[10]/C

Slack:                    inf
  Source:                 n_0_31_BUFG_inst/O
                            (internal pin)
  Destination:            i_push_led/s_led_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.829ns  (logic 0.000ns (0.000%)  route 1.829ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 f  n_0_31_BUFG_inst/O
                         net (fo=37, routed)          1.829     1.829    i_push_led/n_0_31_BUFG
    SLICE_X65Y37         FDCE                                         f  i_push_led/s_led_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.515     4.856    i_push_led/clk_IBUF_BUFG
    SLICE_X65Y37         FDCE                                         r  i_push_led/s_led_reg[9]/C

Slack:                    inf
  Source:                 n_0_31_BUFG_inst/O
                            (internal pin)
  Destination:            i_push_led/s_led_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.828ns  (logic 0.000ns (0.000%)  route 1.828ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 f  n_0_31_BUFG_inst/O
                         net (fo=37, routed)          1.828     1.828    i_push_led/n_0_31_BUFG
    SLICE_X0Y17          FDCE                                         f  i_push_led/s_led_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.511     4.852    i_push_led/clk_IBUF_BUFG
    SLICE_X0Y17          FDCE                                         r  i_push_led/s_led_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 n_0_31_BUFG_inst/O
                            (internal pin)
  Destination:            i_push_led/s_led_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.641ns  (logic 0.000ns (0.000%)  route 0.641ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 f  n_0_31_BUFG_inst/O
                         net (fo=37, routed)          0.641     0.641    i_push_led/n_0_31_BUFG
    SLICE_X65Y75         FDCE                                         f  i_push_led/s_led_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.847     1.975    i_push_led/clk_IBUF_BUFG
    SLICE_X65Y75         FDCE                                         r  i_push_led/s_led_reg[12]/C

Slack:                    inf
  Source:                 n_0_31_BUFG_inst/O
                            (internal pin)
  Destination:            i_push_led/s_led_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.641ns  (logic 0.000ns (0.000%)  route 0.641ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 f  n_0_31_BUFG_inst/O
                         net (fo=37, routed)          0.641     0.641    i_push_led/n_0_31_BUFG
    SLICE_X65Y75         FDCE                                         f  i_push_led/s_led_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.847     1.975    i_push_led/clk_IBUF_BUFG
    SLICE_X65Y75         FDCE                                         r  i_push_led/s_led_reg[13]/C

Slack:                    inf
  Source:                 n_0_31_BUFG_inst/O
                            (internal pin)
  Destination:            i_push_led/s_led_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.649ns  (logic 0.000ns (0.000%)  route 0.649ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 f  n_0_31_BUFG_inst/O
                         net (fo=37, routed)          0.649     0.649    i_push_led/n_0_31_BUFG
    SLICE_X65Y31         FDCE                                         f  i_push_led/s_led_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.857     1.984    i_push_led/clk_IBUF_BUFG
    SLICE_X65Y31         FDCE                                         r  i_push_led/s_led_reg[11]/C

Slack:                    inf
  Source:                 n_0_31_BUFG_inst/O
                            (internal pin)
  Destination:            i_push_led/s_led_reg[15]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.651ns  (logic 0.000ns (0.000%)  route 0.651ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 f  n_0_31_BUFG_inst/O
                         net (fo=37, routed)          0.651     0.651    i_push_led/n_0_31_BUFG
    SLICE_X65Y87         FDCE                                         f  i_push_led/s_led_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.859     1.987    i_push_led/clk_IBUF_BUFG
    SLICE_X65Y87         FDCE                                         r  i_push_led/s_led_reg[15]/C

Slack:                    inf
  Source:                 n_0_31_BUFG_inst/O
                            (internal pin)
  Destination:            i_push_led/s_led_reg[14]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.652ns  (logic 0.000ns (0.000%)  route 0.652ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 f  n_0_31_BUFG_inst/O
                         net (fo=37, routed)          0.652     0.652    i_push_led/n_0_31_BUFG
    SLICE_X65Y61         FDCE                                         f  i_push_led/s_led_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.861     1.989    i_push_led/clk_IBUF_BUFG
    SLICE_X65Y61         FDCE                                         r  i_push_led/s_led_reg[14]/C

Slack:                    inf
  Source:                 n_0_31_BUFG_inst/O
                            (internal pin)
  Destination:            i_push_led/s_led_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.652ns  (logic 0.000ns (0.000%)  route 0.652ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 f  n_0_31_BUFG_inst/O
                         net (fo=37, routed)          0.652     0.652    i_push_led/n_0_31_BUFG
    SLICE_X0Y19          FDCE                                         f  i_push_led/s_led_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.856     1.983    i_push_led/clk_IBUF_BUFG
    SLICE_X0Y19          FDCE                                         r  i_push_led/s_led_reg[2]/C

Slack:                    inf
  Source:                 n_0_31_BUFG_inst/O
                            (internal pin)
  Destination:            i_push_led/s_led_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.652ns  (logic 0.000ns (0.000%)  route 0.652ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 f  n_0_31_BUFG_inst/O
                         net (fo=37, routed)          0.652     0.652    i_push_led/n_0_31_BUFG
    SLICE_X0Y19          FDCE                                         f  i_push_led/s_led_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.856     1.983    i_push_led/clk_IBUF_BUFG
    SLICE_X0Y19          FDCE                                         r  i_push_led/s_led_reg[3]/C

Slack:                    inf
  Source:                 n_0_31_BUFG_inst/O
                            (internal pin)
  Destination:            i_push_led/s_led_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.653ns  (logic 0.000ns (0.000%)  route 0.653ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 f  n_0_31_BUFG_inst/O
                         net (fo=37, routed)          0.653     0.653    i_push_led/n_0_31_BUFG
    SLICE_X65Y37         FDCE                                         f  i_push_led/s_led_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.862     1.989    i_push_led/clk_IBUF_BUFG
    SLICE_X65Y37         FDCE                                         r  i_push_led/s_led_reg[10]/C

Slack:                    inf
  Source:                 n_0_31_BUFG_inst/O
                            (internal pin)
  Destination:            i_push_led/s_led_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.653ns  (logic 0.000ns (0.000%)  route 0.653ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 f  n_0_31_BUFG_inst/O
                         net (fo=37, routed)          0.653     0.653    i_push_led/n_0_31_BUFG
    SLICE_X65Y37         FDCE                                         f  i_push_led/s_led_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.862     1.989    i_push_led/clk_IBUF_BUFG
    SLICE_X65Y37         FDCE                                         r  i_push_led/s_led_reg[9]/C

Slack:                    inf
  Source:                 n_0_31_BUFG_inst/O
                            (internal pin)
  Destination:            i_push_led/s_led_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.654ns  (logic 0.000ns (0.000%)  route 0.654ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 f  n_0_31_BUFG_inst/O
                         net (fo=37, routed)          0.654     0.654    i_push_led/n_0_31_BUFG
    SLICE_X0Y17          FDCE                                         f  i_push_led/s_led_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.858     1.985    i_push_led/clk_IBUF_BUFG
    SLICE_X0Y17          FDCE                                         r  i_push_led/s_led_reg[4]/C





