5:17:28 PM
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U409_icecube_syn.prj" -log "U409_icecube_Implmnt/U409_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U409_icecube_Implmnt/U409_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Tue Nov 26 17:17:30 2024

#Implementation: U409_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v" (library work)
@I::"D:\AmigaPCI\U409\U409_CIA.v" (library work)
@I::"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TICK.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TOP.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v" (library work)
Verilog syntax check successful!
File D:\AmigaPCI\U409\U409_TOP.v changed - recompiling
Selecting top level module U409_TOP
@E: CG596 :"D:\AmigaPCI\U409\U409_TOP.v":77:5:77:22|Parameter PLLOUT_SELECT_PORT cannot be found in module SB_PLL40_PAD.
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Nov 26 17:17:31 2024

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Nov 26 17:17:31 2024

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U409_icecube_syn.prj" -log "U409_icecube_Implmnt/U409_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U409_icecube_Implmnt/U409_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Tue Nov 26 17:17:45 2024

#Implementation: U409_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v" (library work)
@I::"D:\AmigaPCI\U409\U409_CIA.v" (library work)
@I::"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TICK.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TOP.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v" (library work)
Verilog syntax check successful!
Selecting top level module U409_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":752:7:752:18|Synthesizing module SB_PLL40_PAD in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":40:7:40:23|Synthesizing module U409_TRANSFER_ACK in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v":35:7:35:23|Synthesizing module U409_DATA_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":39:7:39:25|Synthesizing module U409_ADDRESS_DECODE in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TICK.v":35:7:35:15|Synthesizing module U409_TICK in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_CIA.v":35:7:35:14|Synthesizing module U409_CIA in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Synthesizing module U409_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":78:2:78:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":78:2:78:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":78:2:78:4|Input BYPASS on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":78:2:78:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":78:2:78:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":78:2:78:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG1273 :"D:\AmigaPCI\U409\U409_TOP.v":81:21:81:25|An input port (port CLK40) is the target of an assignment - please check if this is intentional
@E: CS168 :"D:\AmigaPCI\U409\U409_TOP.v":109:11:109:11|Port CLK80 does not exist
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Nov 26 17:17:46 2024

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Nov 26 17:17:46 2024

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U409_icecube_syn.prj" -log "U409_icecube_Implmnt/U409_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U409_icecube_Implmnt/U409_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Tue Nov 26 17:18:09 2024

#Implementation: U409_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v" (library work)
@I::"D:\AmigaPCI\U409\U409_CIA.v" (library work)
@I::"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TICK.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TOP.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v" (library work)
Verilog syntax check successful!
Selecting top level module U409_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":752:7:752:18|Synthesizing module SB_PLL40_PAD in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":40:7:40:23|Synthesizing module U409_TRANSFER_ACK in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v":35:7:35:23|Synthesizing module U409_DATA_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":39:7:39:25|Synthesizing module U409_ADDRESS_DECODE in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TICK.v":35:7:35:15|Synthesizing module U409_TICK in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_CIA.v":35:7:35:14|Synthesizing module U409_CIA in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Synthesizing module U409_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":78:2:78:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":78:2:78:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":78:2:78:4|Input BYPASS on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":78:2:78:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":78:2:78:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":78:2:78:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG1273 :"D:\AmigaPCI\U409\U409_TOP.v":81:21:81:25|An input port (port CLK40) is the target of an assignment - please check if this is intentional
@E: CS168 :"D:\AmigaPCI\U409\U409_TOP.v":109:11:109:11|Port CLK80 does not exist
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Nov 26 17:18:09 2024

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Nov 26 17:18:09 2024

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U409_icecube_syn.prj" -log "U409_icecube_Implmnt/U409_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U409_icecube_Implmnt/U409_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Tue Nov 26 17:18:47 2024

#Implementation: U409_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v" (library work)
@I::"D:\AmigaPCI\U409\U409_CIA.v" (library work)
@I::"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TICK.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TOP.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v" (library work)
Verilog syntax check successful!
Selecting top level module U409_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":752:7:752:18|Synthesizing module SB_PLL40_PAD in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":40:7:40:23|Synthesizing module U409_TRANSFER_ACK in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v":35:7:35:23|Synthesizing module U409_DATA_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":39:7:39:25|Synthesizing module U409_ADDRESS_DECODE in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TICK.v":35:7:35:15|Synthesizing module U409_TICK in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_CIA.v":35:7:35:14|Synthesizing module U409_CIA in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Synthesizing module U409_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":78:2:78:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":78:2:78:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":78:2:78:4|Input BYPASS on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":78:2:78:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":78:2:78:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":78:2:78:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG1273 :"D:\AmigaPCI\U409\U409_TOP.v":81:21:81:25|An input port (port CLK40) is the target of an assignment - please check if this is intentional
@N: CL159 :"D:\AmigaPCI\U409\U409_TOP.v":38:51:38:53|Input RnW is unused.
@W: CL246 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":43:17:43:17|Input port bits 15 to 14 of A[31:1] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":43:17:43:17|Input port bits 11 to 1 of A[31:1] are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":42:10:42:14|Input CLK80 is unused.
@N: CL159 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":42:44:42:53|Input CIA_ENABLE is unused.
@N: CL159 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":42:56:42:61|Input CLKCIA is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 26 17:18:47 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 26 17:18:47 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 26 17:18:47 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\synwork\U409_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 26 17:18:48 2024

###########################################################]
Pre-mapping Report

# Tue Nov 26 17:18:48 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U409\U409_TOP.sdc
@L: D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U409_TOP
@W: MF515 :"d:\amigapci\u409\u409_top.v":78:2:78:4|Found illegal pad connections on pad pll 
@W: MF514 :"d:\amigapci\u409\u409_top.v":38:10:38:14|Found illegal pad-to-port connection for port CLK40  
@W: MF514 :"d:\amigapci\u409\u409_top.v":38:10:38:14|Found illegal pad-to-port connection for port CLK40  

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start        Requested     Requested     Clock        Clock                Clock
Clock        Frequency     Period        Type         Group                Load 
--------------------------------------------------------------------------------
CLK6         6.0 MHz       166.667       declared     default_clkgroup     36   
CLK28_IN     28.6 MHz      34.916        declared     default_clkgroup     8    
CLK40        40.0 MHz      25.000        declared     default_clkgroup     5    
================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Nov 26 17:18:49 2024

###########################################################]
Map & Optimize Report

# Tue Nov 26 17:18:49 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40
            CLK6
            CLK28_IN


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     9.43ns		 104 /        49
@N: FX1016 :"d:\amigapci\u409\u409_top.v":38:17:38:20|SB_GB_IO inserted on the port CLK6.
@N: FX1016 :"d:\amigapci\u409\u409_top.v":38:23:38:30|SB_GB_IO inserted on the port CLK28_IN.
@N: FX1016 :"d:\amigapci\u409\u409_top.v":38:10:38:14|SB_GB_IO inserted on the port CLK40.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

3 non-gated/non-generated clock tree(s) driving 49 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================= Non-Gated/Non-Generated Clocks =================================
Clock Tree ID     Driving Element         Drive Element Type     Fanout     Sample Instance       
--------------------------------------------------------------------------------------------------
@K:CKID0001       CLK6_ibuf_gb_io         SB_GB_IO               36         U409_TICK.COUNTER50[5]
@K:CKID0002       CLK28_IN_ibuf_gb_io     SB_GB_IO               8          U409_CIA.CLKCIA       
@K:CKID0003       CLK40_ibuf_gb_io        SB_GB_IO               5          TSIn                  
==================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\synwork\U409_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 135MB)

@N: MT615 |Found clock CLK40 with period 25.00ns 
@N: MT615 |Found clock CLK6 with period 166.67ns 
@N: MT615 |Found clock CLK28_IN with period 34.92ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Tue Nov 26 17:18:50 2024
#


Top view:               U409_TOP
Requested Frequency:    6.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U409\U409_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 6.662

                   Requested     Estimated     Requested     Estimated                 Clock        Clock           
Starting Clock     Frequency     Frequency     Period        Period        Slack       Type         Group           
--------------------------------------------------------------------------------------------------------------------
CLK6               6.0 MHz       131.0 MHz     166.667       7.636         159.030     declared     default_clkgroup
CLK28_IN           28.6 MHz      128.7 MHz     34.916        7.769         27.147      declared     default_clkgroup
CLK40              40.0 MHz      85.7 MHz      25.000        11.675        6.662       declared     default_clkgroup
====================================================================================================================





Clock Relationships
*******************

Clocks              |    rise  to  rise     |    fall  to  fall    |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------
Starting  Ending    |  constraint  slack    |  constraint  slack   |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------
CLK40     CLK40     |  No paths    -        |  25.000      19.113  |  12.500      6.663  |  No paths    -    
CLK6      CLK6      |  166.667     159.030  |  No paths    -       |  No paths    -      |  No paths    -    
CLK28_IN  CLK28_IN  |  34.916      27.147   |  No paths    -       |  No paths    -      |  No paths    -    
=============================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: CLK6
====================================



Starting Points with Worst Slack
********************************

                           Starting                                          Arrival            
Instance                   Reference     Type       Pin     Net              Time        Slack  
                           Clock                                                                
------------------------------------------------------------------------------------------------
U409_TICK.COUNTER50[0]     CLK6          SB_DFF     Q       COUNTER50[0]     0.540       159.030
U409_TICK.COUNTER60[0]     CLK6          SB_DFF     Q       COUNTER60[0]     0.540       159.030
U409_TICK.COUNTER50[1]     CLK6          SB_DFF     Q       COUNTER50[1]     0.540       159.079
U409_TICK.COUNTER60[1]     CLK6          SB_DFF     Q       COUNTER60[1]     0.540       159.079
U409_TICK.COUNTER50[3]     CLK6          SB_DFF     Q       COUNTER50[3]     0.540       159.080
U409_TICK.COUNTER60[4]     CLK6          SB_DFF     Q       COUNTER60[4]     0.540       159.080
U409_TICK.COUNTER50[5]     CLK6          SB_DFF     Q       COUNTER50[5]     0.540       159.101
U409_TICK.COUNTER60[5]     CLK6          SB_DFF     Q       COUNTER60[5]     0.540       159.101
U409_TICK.COUNTER50[2]     CLK6          SB_DFF     Q       COUNTER50[2]     0.540       159.143
U409_TICK.COUNTER60[2]     CLK6          SB_DFF     Q       COUNTER60[2]     0.540       159.143
================================================================================================


Ending Points with Worst Slack
******************************

                            Starting                                             Required            
Instance                    Reference     Type       Pin     Net                 Time         Slack  
                            Clock                                                                    
-----------------------------------------------------------------------------------------------------
U409_TICK.TICK50            CLK6          SB_DFF     D       TICK50              166.562      159.030
U409_TICK.TICK60            CLK6          SB_DFF     D       TICK60              166.562      159.030
U409_TICK.COUNTER50[0]      CLK6          SB_DFF     D       COUNTER50_3[0]      166.562      159.059
U409_TICK.COUNTER50[5]      CLK6          SB_DFF     D       COUNTER50_3[5]      166.562      159.059
U409_TICK.COUNTER50[6]      CLK6          SB_DFF     D       COUNTER50_3[6]      166.562      159.059
U409_TICK.COUNTER50[9]      CLK6          SB_DFF     D       COUNTER50_3[9]      166.562      159.059
U409_TICK.COUNTER50[11]     CLK6          SB_DFF     D       COUNTER50_3[11]     166.562      159.059
U409_TICK.COUNTER50[13]     CLK6          SB_DFF     D       COUNTER50_3[13]     166.562      159.059
U409_TICK.COUNTER50[14]     CLK6          SB_DFF     D       COUNTER50_3[14]     166.562      159.059
U409_TICK.COUNTER50[15]     CLK6          SB_DFF     D       COUNTER50_3[15]     166.562      159.059
=====================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      166.667
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         166.562

    - Propagation time:                      7.531
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 159.030

    Number of logic level(s):                3
    Starting point:                          U409_TICK.COUNTER50[0] / Q
    Ending point:                            U409_TICK.TICK50 / D
    The start point is clocked by            CLK6 [rising] on pin C
    The end   point is clocked by            CLK6 [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U409_TICK.COUNTER50[0]               SB_DFF      Q        Out     0.540     0.540       -         
COUNTER50[0]                         Net         -        -       1.599     -           4         
U409_TICK.COUNTER50_RNID6CP[3]       SB_LUT4     I0       In      -         2.139       -         
U409_TICK.COUNTER50_RNID6CP[3]       SB_LUT4     O        Out     0.449     2.588       -         
TICK503_8                            Net         -        -       1.371     -           1         
U409_TICK.COUNTER50_RNITU182[10]     SB_LUT4     I2       In      -         3.959       -         
U409_TICK.COUNTER50_RNITU182[10]     SB_LUT4     O        Out     0.379     4.338       -         
TICK503_14                           Net         -        -       1.371     -           9         
U409_TICK.TICK50_RNO                 SB_LUT4     I3       In      -         5.708       -         
U409_TICK.TICK50_RNO                 SB_LUT4     O        Out     0.316     6.024       -         
TICK50                               Net         -        -       1.507     -           1         
U409_TICK.TICK50                     SB_DFF      D        In      -         7.531       -         
==================================================================================================
Total path delay (propagation time + setup) of 7.636 is 1.788(23.4%) logic and 5.848(76.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: CLK28_IN
====================================



Starting Points with Worst Slack
********************************

                              Starting                                              Arrival           
Instance                      Reference     Type       Pin     Net                  Time        Slack 
                              Clock                                                                   
------------------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[2]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[2]     0.540       27.147
U409_CIA.CIA_CLK_COUNT[4]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[4]     0.540       27.196
U409_CIA.CIA_CLK_COUNT[1]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[1]     0.540       27.217
U409_CIA.CIA_CLK_COUNT[5]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[5]     0.540       27.217
U409_CIA.CIA_CLK_COUNT[0]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[0]     0.540       28.862
U409_CIA.CIA_CLK_COUNT[3]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[3]     0.540       29.011
U409_CIA.CIA_ENABLE           CLK28_IN      SB_DFF     Q       CIA_ENABLEm          0.540       30.716
U409_CIA.CLKCIA               CLK28_IN      SB_DFF     Q       CLKCIA_c             0.540       30.716
======================================================================================================


Ending Points with Worst Slack
******************************

                              Starting                                                  Required           
Instance                      Reference     Type       Pin     Net                      Time         Slack 
                              Clock                                                                        
-----------------------------------------------------------------------------------------------------------
U409_CIA.CLKCIA               CLK28_IN      SB_DFF     D       CLKCIA_0                 34.811       27.147
U409_CIA.CIA_ENABLE           CLK28_IN      SB_DFF     D       CIA_ENABLE_0             34.811       27.210
U409_CIA.CIA_CLK_COUNT[5]     CLK28_IN      SB_DFF     D       CIA_CLK_COUNT_3[5]       34.811       28.730
U409_CIA.CIA_CLK_COUNT[3]     CLK28_IN      SB_DFF     D       CIA_CLK_COUNT_3[3]       34.811       29.058
U409_CIA.CIA_CLK_COUNT[4]     CLK28_IN      SB_DFF     D       CIA_CLK_COUNT_RNO[4]     34.811       30.691
U409_CIA.CIA_CLK_COUNT[0]     CLK28_IN      SB_DFF     D       CIA_CLK_COUNT_i[0]       34.811       30.716
U409_CIA.CIA_CLK_COUNT[1]     CLK28_IN      SB_DFF     D       CIA_CLK_COUNT_RNO[1]     34.811       30.765
U409_CIA.CIA_CLK_COUNT[2]     CLK28_IN      SB_DFF     D       CIA_CLK_COUNT_RNO[2]     34.811       30.765
===========================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      34.916
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         34.811

    - Propagation time:                      7.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 27.147

    Number of logic level(s):                3
    Starting point:                          U409_CIA.CIA_CLK_COUNT[2] / Q
    Ending point:                            U409_CIA.CLKCIA / D
    The start point is clocked by            CLK28_IN [rising] on pin C
    The end   point is clocked by            CLK28_IN [rising] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                   Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[2]              SB_DFF      Q        Out     0.540     0.540       -         
CIA_CLK_COUNT[2]                       Net         -        -       1.599     -           5         
U409_CIA.CIA_CLK_COUNT_RNIH7921[5]     SB_LUT4     I0       In      -         2.139       -         
U409_CIA.CIA_CLK_COUNT_RNIH7921[5]     SB_LUT4     O        Out     0.449     2.588       -         
N_3_0                                  Net         -        -       1.371     -           2         
U409_CIA.CLKCIA_RNO_0                  SB_LUT4     I0       In      -         3.959       -         
U409_CIA.CLKCIA_RNO_0                  SB_LUT4     O        Out     0.449     4.408       -         
CLKCIA8                                Net         -        -       1.371     -           1         
U409_CIA.CLKCIA_RNO                    SB_LUT4     I2       In      -         5.779       -         
U409_CIA.CLKCIA_RNO                    SB_LUT4     O        Out     0.379     6.157       -         
CLKCIA_0                               Net         -        -       1.507     -           1         
U409_CIA.CLKCIA                        SB_DFF      D        In      -         7.664       -         
====================================================================================================
Total path delay (propagation time + setup) of 7.770 is 1.922(24.7%) logic and 5.848(75.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: CLK40
====================================



Starting Points with Worst Slack
********************************

                                           Starting                                                     Arrival           
Instance                                   Reference     Type          Pin     Net                      Time        Slack 
                                           Clock                                                                          
--------------------------------------------------------------------------------------------------------------------------
TSIn                                       CLK40         SB_DFF        Q       TSIn                     0.540       6.662 
U409_TRANSFER_ACK.ROM_DELAY_COUNTER[1]     CLK40         SB_DFFN       Q       ROM_DELAY_COUNTER[1]     0.540       19.113
U409_TRANSFER_ACK.ROM_DELAY_COUNTER[0]     CLK40         SB_DFFN       Q       ROM_DELAY_COUNTER[0]     0.540       19.163
U409_TRANSFER_ACK.ROM_TACK_OUTn            CLK40         SB_DFFNSS     Q       ROM_TACK_OUTn            0.540       20.800
U409_TRANSFER_ACK.ROM_TACK_EN_i            CLK40         SB_DFFNSS     Q       ROM_TACK_EN_i            0.540       20.870
==========================================================================================================================


Ending Points with Worst Slack
******************************

                                           Starting                                                    Required           
Instance                                   Reference     Type          Pin     Net                     Time         Slack 
                                           Clock                                                                          
--------------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.ROM_DELAY_COUNTER[0]     CLK40         SB_DFFN       D       ROM_DELAY_COUNTER       12.395       6.662 
U409_TRANSFER_ACK.ROM_TACK_OUTn            CLK40         SB_DFFNSS     D       ROM_TACK_OUTn_0         12.395       6.662 
U409_TRANSFER_ACK.ROM_TACK_EN_i            CLK40         SB_DFFNSS     D       ROM_TACK_EN_i_en_0      12.395       6.684 
U409_TRANSFER_ACK.ROM_DELAY_COUNTER[1]     CLK40         SB_DFFN       D       ROM_DELAY_COUNTER_0     24.895       20.849
==========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      5.732
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     6.662

    Number of logic level(s):                2
    Starting point:                          TSIn / Q
    Ending point:                            U409_TRANSFER_ACK.ROM_DELAY_COUNTER[0] / D
    The start point is clocked by            CLK40 [rising] on pin C
    The end   point is clocked by            CLK40 [falling] on pin C

Instance / Net                                                  Pin      Pin               Arrival     No. of    
Name                                                Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------
TSIn                                                SB_DFF      Q        Out     0.540     0.540       -         
TSIn                                                Net         -        -       1.599     -           2         
U409_TRANSFER_ACK.ROM_DELAY_COUNTER_RNIJ52S5[0]     SB_LUT4     I1       In      -         2.139       -         
U409_TRANSFER_ACK.ROM_DELAY_COUNTER_RNIJ52S5[0]     SB_LUT4     O        Out     0.400     2.539       -         
ROM_TACK_OUTn_0_sqmuxa                              Net         -        -       1.371     -           2         
U409_TRANSFER_ACK.ROM_DELAY_COUNTER_RNO[0]          SB_LUT4     I3       In      -         3.910       -         
U409_TRANSFER_ACK.ROM_DELAY_COUNTER_RNO[0]          SB_LUT4     O        Out     0.316     4.225       -         
ROM_DELAY_COUNTER                                   Net         -        -       1.507     -           1         
U409_TRANSFER_ACK.ROM_DELAY_COUNTER[0]              SB_DFFN     D        In      -         5.732       -         
=================================================================================================================
Total path delay (propagation time + setup) of 5.838 is 1.361(23.3%) logic and 4.477(76.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

---------------------------------------
Resource Usage Report for U409_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             4 uses
SB_CARRY        34 uses
SB_DFF          45 uses
SB_DFFN         2 uses
SB_DFFNSS       2 uses
VCC             4 uses
SB_LUT4         103 uses

I/O ports: 52
I/O primitives: 35
SB_GB_IO       3 uses
SB_IO          32 uses

I/O Register bits:                  0
Register bits not including I/Os:   49 (1%)
Total load per clock:
   CLK40: 1
   CLK6: 1
   CLK28_IN: 1

@S |Mapping Summary:
Total  LUTs: 103 (2%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 103 = 103 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Nov 26 17:18:50 2024

###########################################################]


Synthesis exit by 0.
Current Implementation U409_icecube_Implmnt its sbt path: D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U409_icecube_syn.prj" -log "U409_icecube_Implmnt/U409_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U409_icecube_Implmnt/U409_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Tue Nov 26 17:20:51 2024

#Implementation: U409_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v" (library work)
@I::"D:\AmigaPCI\U409\U409_CIA.v" (library work)
@I::"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TICK.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TOP.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v" (library work)
Verilog syntax check successful!
File D:\AmigaPCI\U409\U409_TOP.v changed - recompiling
Selecting top level module U409_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":698:7:698:19|Synthesizing module SB_PLL40_CORE in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":40:7:40:23|Synthesizing module U409_TRANSFER_ACK in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v":35:7:35:23|Synthesizing module U409_DATA_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":39:7:39:25|Synthesizing module U409_ADDRESS_DECODE in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TICK.v":35:7:35:15|Synthesizing module U409_TICK in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_CIA.v":35:7:35:14|Synthesizing module U409_CIA in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Synthesizing module U409_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":78:2:78:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":78:2:78:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":78:2:78:4|Input BYPASS on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":78:2:78:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":78:2:78:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":78:2:78:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CL159 :"D:\AmigaPCI\U409\U409_TOP.v":38:51:38:53|Input RnW is unused.
@W: CL246 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":43:17:43:17|Input port bits 15 to 14 of A[31:1] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":43:17:43:17|Input port bits 11 to 1 of A[31:1] are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":42:10:42:14|Input CLK80 is unused.
@N: CL159 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":42:44:42:53|Input CIA_ENABLE is unused.
@N: CL159 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":42:56:42:61|Input CLKCIA is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 26 17:20:52 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 26 17:20:52 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 26 17:20:52 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\synwork\U409_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 26 17:20:53 2024

###########################################################]
Pre-mapping Report

# Tue Nov 26 17:20:53 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U409\U409_TOP.sdc
@L: D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U409_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start        Requested     Requested     Clock        Clock                Clock
Clock        Frequency     Period        Type         Group                Load 
--------------------------------------------------------------------------------
CLK6         6.0 MHz       166.667       declared     default_clkgroup     36   
CLK28_IN     28.6 MHz      34.916        declared     default_clkgroup     8    
CLK40        40.0 MHz      25.000        declared     default_clkgroup     5    
================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Nov 26 17:20:53 2024

###########################################################]
Map & Optimize Report

# Tue Nov 26 17:20:53 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40
            CLK6
            CLK28_IN


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     9.43ns		 104 /        49
@N: FX1016 :"d:\amigapci\u409\u409_top.v":38:17:38:20|SB_GB_IO inserted on the port CLK6.
@N: FX1016 :"d:\amigapci\u409\u409_top.v":38:23:38:30|SB_GB_IO inserted on the port CLK28_IN.
@N: FX1016 :"d:\amigapci\u409\u409_top.v":38:10:38:14|SB_GB_IO inserted on the port CLK40.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

3 non-gated/non-generated clock tree(s) driving 49 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================= Non-Gated/Non-Generated Clocks =================================
Clock Tree ID     Driving Element         Drive Element Type     Fanout     Sample Instance       
--------------------------------------------------------------------------------------------------
@K:CKID0001       CLK6_ibuf_gb_io         SB_GB_IO               36         U409_TICK.COUNTER50[5]
@K:CKID0002       CLK28_IN_ibuf_gb_io     SB_GB_IO               8          U409_CIA.CLKCIA       
@K:CKID0003       CLK40_ibuf_gb_io        SB_GB_IO               5          TSIn                  
==================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\synwork\U409_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 135MB)

@N: MT615 |Found clock CLK40 with period 25.00ns 
@N: MT615 |Found clock CLK6 with period 166.67ns 
@N: MT615 |Found clock CLK28_IN with period 34.92ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Tue Nov 26 17:20:54 2024
#


Top view:               U409_TOP
Requested Frequency:    6.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U409\U409_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 6.662

                   Requested     Estimated     Requested     Estimated                 Clock        Clock           
Starting Clock     Frequency     Frequency     Period        Period        Slack       Type         Group           
--------------------------------------------------------------------------------------------------------------------
CLK6               6.0 MHz       131.0 MHz     166.667       7.636         159.030     declared     default_clkgroup
CLK28_IN           28.6 MHz      128.7 MHz     34.916        7.769         27.147      declared     default_clkgroup
CLK40              40.0 MHz      85.7 MHz      25.000        11.675        6.662       declared     default_clkgroup
====================================================================================================================





Clock Relationships
*******************

Clocks              |    rise  to  rise     |    fall  to  fall    |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------
Starting  Ending    |  constraint  slack    |  constraint  slack   |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------
CLK40     CLK40     |  No paths    -        |  25.000      19.113  |  12.500      6.663  |  No paths    -    
CLK6      CLK6      |  166.667     159.030  |  No paths    -       |  No paths    -      |  No paths    -    
CLK28_IN  CLK28_IN  |  34.916      27.147   |  No paths    -       |  No paths    -      |  No paths    -    
=============================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: CLK6
====================================



Starting Points with Worst Slack
********************************

                           Starting                                          Arrival            
Instance                   Reference     Type       Pin     Net              Time        Slack  
                           Clock                                                                
------------------------------------------------------------------------------------------------
U409_TICK.COUNTER50[0]     CLK6          SB_DFF     Q       COUNTER50[0]     0.540       159.030
U409_TICK.COUNTER60[0]     CLK6          SB_DFF     Q       COUNTER60[0]     0.540       159.030
U409_TICK.COUNTER50[1]     CLK6          SB_DFF     Q       COUNTER50[1]     0.540       159.079
U409_TICK.COUNTER60[1]     CLK6          SB_DFF     Q       COUNTER60[1]     0.540       159.079
U409_TICK.COUNTER50[3]     CLK6          SB_DFF     Q       COUNTER50[3]     0.540       159.080
U409_TICK.COUNTER60[4]     CLK6          SB_DFF     Q       COUNTER60[4]     0.540       159.080
U409_TICK.COUNTER50[5]     CLK6          SB_DFF     Q       COUNTER50[5]     0.540       159.101
U409_TICK.COUNTER60[5]     CLK6          SB_DFF     Q       COUNTER60[5]     0.540       159.101
U409_TICK.COUNTER50[2]     CLK6          SB_DFF     Q       COUNTER50[2]     0.540       159.143
U409_TICK.COUNTER60[2]     CLK6          SB_DFF     Q       COUNTER60[2]     0.540       159.143
================================================================================================


Ending Points with Worst Slack
******************************

                            Starting                                             Required            
Instance                    Reference     Type       Pin     Net                 Time         Slack  
                            Clock                                                                    
-----------------------------------------------------------------------------------------------------
U409_TICK.TICK50            CLK6          SB_DFF     D       TICK50              166.562      159.030
U409_TICK.TICK60            CLK6          SB_DFF     D       TICK60              166.562      159.030
U409_TICK.COUNTER50[0]      CLK6          SB_DFF     D       COUNTER50_3[0]      166.562      159.059
U409_TICK.COUNTER50[5]      CLK6          SB_DFF     D       COUNTER50_3[5]      166.562      159.059
U409_TICK.COUNTER50[6]      CLK6          SB_DFF     D       COUNTER50_3[6]      166.562      159.059
U409_TICK.COUNTER50[9]      CLK6          SB_DFF     D       COUNTER50_3[9]      166.562      159.059
U409_TICK.COUNTER50[11]     CLK6          SB_DFF     D       COUNTER50_3[11]     166.562      159.059
U409_TICK.COUNTER50[13]     CLK6          SB_DFF     D       COUNTER50_3[13]     166.562      159.059
U409_TICK.COUNTER50[14]     CLK6          SB_DFF     D       COUNTER50_3[14]     166.562      159.059
U409_TICK.COUNTER50[15]     CLK6          SB_DFF     D       COUNTER50_3[15]     166.562      159.059
=====================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      166.667
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         166.562

    - Propagation time:                      7.531
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 159.030

    Number of logic level(s):                3
    Starting point:                          U409_TICK.COUNTER50[0] / Q
    Ending point:                            U409_TICK.TICK50 / D
    The start point is clocked by            CLK6 [rising] on pin C
    The end   point is clocked by            CLK6 [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U409_TICK.COUNTER50[0]               SB_DFF      Q        Out     0.540     0.540       -         
COUNTER50[0]                         Net         -        -       1.599     -           4         
U409_TICK.COUNTER50_RNID6CP[3]       SB_LUT4     I0       In      -         2.139       -         
U409_TICK.COUNTER50_RNID6CP[3]       SB_LUT4     O        Out     0.449     2.588       -         
TICK503_8                            Net         -        -       1.371     -           1         
U409_TICK.COUNTER50_RNITU182[10]     SB_LUT4     I2       In      -         3.959       -         
U409_TICK.COUNTER50_RNITU182[10]     SB_LUT4     O        Out     0.379     4.338       -         
TICK503_14                           Net         -        -       1.371     -           9         
U409_TICK.TICK50_RNO                 SB_LUT4     I3       In      -         5.708       -         
U409_TICK.TICK50_RNO                 SB_LUT4     O        Out     0.316     6.024       -         
TICK50                               Net         -        -       1.507     -           1         
U409_TICK.TICK50                     SB_DFF      D        In      -         7.531       -         
==================================================================================================
Total path delay (propagation time + setup) of 7.636 is 1.788(23.4%) logic and 5.848(76.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: CLK28_IN
====================================



Starting Points with Worst Slack
********************************

                              Starting                                              Arrival           
Instance                      Reference     Type       Pin     Net                  Time        Slack 
                              Clock                                                                   
------------------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[2]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[2]     0.540       27.147
U409_CIA.CIA_CLK_COUNT[4]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[4]     0.540       27.196
U409_CIA.CIA_CLK_COUNT[1]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[1]     0.540       27.217
U409_CIA.CIA_CLK_COUNT[5]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[5]     0.540       27.217
U409_CIA.CIA_CLK_COUNT[0]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[0]     0.540       28.862
U409_CIA.CIA_CLK_COUNT[3]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[3]     0.540       29.011
U409_CIA.CIA_ENABLE           CLK28_IN      SB_DFF     Q       CIA_ENABLEm          0.540       30.716
U409_CIA.CLKCIA               CLK28_IN      SB_DFF     Q       CLKCIA_c             0.540       30.716
======================================================================================================


Ending Points with Worst Slack
******************************

                              Starting                                                  Required           
Instance                      Reference     Type       Pin     Net                      Time         Slack 
                              Clock                                                                        
-----------------------------------------------------------------------------------------------------------
U409_CIA.CLKCIA               CLK28_IN      SB_DFF     D       CLKCIA_0                 34.811       27.147
U409_CIA.CIA_ENABLE           CLK28_IN      SB_DFF     D       CIA_ENABLE_0             34.811       27.210
U409_CIA.CIA_CLK_COUNT[5]     CLK28_IN      SB_DFF     D       CIA_CLK_COUNT_3[5]       34.811       28.730
U409_CIA.CIA_CLK_COUNT[3]     CLK28_IN      SB_DFF     D       CIA_CLK_COUNT_3[3]       34.811       29.058
U409_CIA.CIA_CLK_COUNT[4]     CLK28_IN      SB_DFF     D       CIA_CLK_COUNT_RNO[4]     34.811       30.691
U409_CIA.CIA_CLK_COUNT[0]     CLK28_IN      SB_DFF     D       CIA_CLK_COUNT_i[0]       34.811       30.716
U409_CIA.CIA_CLK_COUNT[1]     CLK28_IN      SB_DFF     D       CIA_CLK_COUNT_RNO[1]     34.811       30.765
U409_CIA.CIA_CLK_COUNT[2]     CLK28_IN      SB_DFF     D       CIA_CLK_COUNT_RNO[2]     34.811       30.765
===========================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      34.916
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         34.811

    - Propagation time:                      7.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 27.147

    Number of logic level(s):                3
    Starting point:                          U409_CIA.CIA_CLK_COUNT[2] / Q
    Ending point:                            U409_CIA.CLKCIA / D
    The start point is clocked by            CLK28_IN [rising] on pin C
    The end   point is clocked by            CLK28_IN [rising] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                   Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[2]              SB_DFF      Q        Out     0.540     0.540       -         
CIA_CLK_COUNT[2]                       Net         -        -       1.599     -           5         
U409_CIA.CIA_CLK_COUNT_RNIH7921[5]     SB_LUT4     I0       In      -         2.139       -         
U409_CIA.CIA_CLK_COUNT_RNIH7921[5]     SB_LUT4     O        Out     0.449     2.588       -         
N_3_0                                  Net         -        -       1.371     -           2         
U409_CIA.CLKCIA_RNO_0                  SB_LUT4     I0       In      -         3.959       -         
U409_CIA.CLKCIA_RNO_0                  SB_LUT4     O        Out     0.449     4.408       -         
CLKCIA8                                Net         -        -       1.371     -           1         
U409_CIA.CLKCIA_RNO                    SB_LUT4     I2       In      -         5.779       -         
U409_CIA.CLKCIA_RNO                    SB_LUT4     O        Out     0.379     6.157       -         
CLKCIA_0                               Net         -        -       1.507     -           1         
U409_CIA.CLKCIA                        SB_DFF      D        In      -         7.664       -         
====================================================================================================
Total path delay (propagation time + setup) of 7.770 is 1.922(24.7%) logic and 5.848(75.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: CLK40
====================================



Starting Points with Worst Slack
********************************

                                           Starting                                                     Arrival           
Instance                                   Reference     Type          Pin     Net                      Time        Slack 
                                           Clock                                                                          
--------------------------------------------------------------------------------------------------------------------------
TSIn                                       CLK40         SB_DFF        Q       TSIn                     0.540       6.662 
U409_TRANSFER_ACK.ROM_DELAY_COUNTER[1]     CLK40         SB_DFFN       Q       ROM_DELAY_COUNTER[1]     0.540       19.113
U409_TRANSFER_ACK.ROM_DELAY_COUNTER[0]     CLK40         SB_DFFN       Q       ROM_DELAY_COUNTER[0]     0.540       19.163
U409_TRANSFER_ACK.ROM_TACK_OUTn            CLK40         SB_DFFNSS     Q       ROM_TACK_OUTn            0.540       20.800
U409_TRANSFER_ACK.ROM_TACK_EN_i            CLK40         SB_DFFNSS     Q       ROM_TACK_EN_i            0.540       20.870
==========================================================================================================================


Ending Points with Worst Slack
******************************

                                           Starting                                                    Required           
Instance                                   Reference     Type          Pin     Net                     Time         Slack 
                                           Clock                                                                          
--------------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.ROM_DELAY_COUNTER[0]     CLK40         SB_DFFN       D       ROM_DELAY_COUNTER       12.395       6.662 
U409_TRANSFER_ACK.ROM_TACK_OUTn            CLK40         SB_DFFNSS     D       ROM_TACK_OUTn_0         12.395       6.662 
U409_TRANSFER_ACK.ROM_TACK_EN_i            CLK40         SB_DFFNSS     D       ROM_TACK_EN_i_en_0      12.395       6.684 
U409_TRANSFER_ACK.ROM_DELAY_COUNTER[1]     CLK40         SB_DFFN       D       ROM_DELAY_COUNTER_0     24.895       20.849
==========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      5.732
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     6.662

    Number of logic level(s):                2
    Starting point:                          TSIn / Q
    Ending point:                            U409_TRANSFER_ACK.ROM_DELAY_COUNTER[0] / D
    The start point is clocked by            CLK40 [rising] on pin C
    The end   point is clocked by            CLK40 [falling] on pin C

Instance / Net                                                  Pin      Pin               Arrival     No. of    
Name                                                Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------
TSIn                                                SB_DFF      Q        Out     0.540     0.540       -         
TSIn                                                Net         -        -       1.599     -           2         
U409_TRANSFER_ACK.ROM_DELAY_COUNTER_RNIJ52S5[0]     SB_LUT4     I1       In      -         2.139       -         
U409_TRANSFER_ACK.ROM_DELAY_COUNTER_RNIJ52S5[0]     SB_LUT4     O        Out     0.400     2.539       -         
ROM_TACK_OUTn_0_sqmuxa                              Net         -        -       1.371     -           2         
U409_TRANSFER_ACK.ROM_DELAY_COUNTER_RNO[0]          SB_LUT4     I3       In      -         3.910       -         
U409_TRANSFER_ACK.ROM_DELAY_COUNTER_RNO[0]          SB_LUT4     O        Out     0.316     4.225       -         
ROM_DELAY_COUNTER                                   Net         -        -       1.507     -           1         
U409_TRANSFER_ACK.ROM_DELAY_COUNTER[0]              SB_DFFN     D        In      -         5.732       -         
=================================================================================================================
Total path delay (propagation time + setup) of 5.838 is 1.361(23.3%) logic and 4.477(76.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

---------------------------------------
Resource Usage Report for U409_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             4 uses
SB_CARRY        34 uses
SB_DFF          45 uses
SB_DFFN         2 uses
SB_DFFNSS       2 uses
VCC             4 uses
SB_LUT4         103 uses

I/O ports: 52
I/O primitives: 35
SB_GB_IO       3 uses
SB_IO          32 uses

I/O Register bits:                  0
Register bits not including I/Os:   49 (1%)
Total load per clock:
   CLK40: 1
   CLK6: 1
   CLK28_IN: 1

@S |Mapping Summary:
Total  LUTs: 103 (2%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 103 = 103 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Nov 26 17:20:54 2024

###########################################################]


Synthesis exit by 0.
Current Implementation U409_icecube_Implmnt its sbt path: D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U409_icecube_syn.prj" -log "U409_icecube_Implmnt/U409_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U409_icecube_Implmnt/U409_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Tue Nov 26 17:22:39 2024

#Implementation: U409_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v" (library work)
@I::"D:\AmigaPCI\U409\U409_CIA.v" (library work)
@I::"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TICK.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TOP.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v" (library work)
Verilog syntax check successful!
File D:\AmigaPCI\U409\U409_TOP.v changed - recompiling
Selecting top level module U409_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":698:7:698:19|Synthesizing module SB_PLL40_CORE in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":40:7:40:23|Synthesizing module U409_TRANSFER_ACK in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v":35:7:35:23|Synthesizing module U409_DATA_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":39:7:39:25|Synthesizing module U409_ADDRESS_DECODE in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TICK.v":35:7:35:15|Synthesizing module U409_TICK in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_CIA.v":35:7:35:14|Synthesizing module U409_CIA in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Synthesizing module U409_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":78:2:78:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":78:2:78:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":78:2:78:4|Input BYPASS on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":78:2:78:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":78:2:78:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":78:2:78:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CL159 :"D:\AmigaPCI\U409\U409_TOP.v":38:51:38:53|Input RnW is unused.
@W: CL246 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":43:17:43:17|Input port bits 15 to 14 of A[31:1] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":43:17:43:17|Input port bits 11 to 1 of A[31:1] are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":42:10:42:14|Input CLK80 is unused.
@N: CL159 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":42:44:42:53|Input CIA_ENABLE is unused.
@N: CL159 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":42:56:42:61|Input CLKCIA is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 26 17:22:39 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 26 17:22:39 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 26 17:22:39 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\synwork\U409_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 26 17:22:40 2024

###########################################################]
Pre-mapping Report

# Tue Nov 26 17:22:40 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U409\U409_TOP.sdc
@L: D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U409_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start        Requested     Requested     Clock        Clock                Clock
Clock        Frequency     Period        Type         Group                Load 
--------------------------------------------------------------------------------
CLK6         6.0 MHz       166.667       declared     default_clkgroup     36   
CLK28_IN     28.6 MHz      34.916        declared     default_clkgroup     8    
CLK40        40.0 MHz      25.000        declared     default_clkgroup     5    
================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Nov 26 17:22:41 2024

###########################################################]
Map & Optimize Report

# Tue Nov 26 17:22:41 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40
            CLK6
            CLK28_IN


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     9.43ns		 104 /        49
@N: FX1016 :"d:\amigapci\u409\u409_top.v":38:17:38:20|SB_GB_IO inserted on the port CLK6.
@N: FX1016 :"d:\amigapci\u409\u409_top.v":38:23:38:30|SB_GB_IO inserted on the port CLK28_IN.
@N: FX1016 :"d:\amigapci\u409\u409_top.v":38:10:38:14|SB_GB_IO inserted on the port CLK40.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

3 non-gated/non-generated clock tree(s) driving 49 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================= Non-Gated/Non-Generated Clocks =================================
Clock Tree ID     Driving Element         Drive Element Type     Fanout     Sample Instance       
--------------------------------------------------------------------------------------------------
@K:CKID0001       CLK6_ibuf_gb_io         SB_GB_IO               36         U409_TICK.COUNTER50[5]
@K:CKID0002       CLK28_IN_ibuf_gb_io     SB_GB_IO               8          U409_CIA.CLKCIA       
@K:CKID0003       CLK40_ibuf_gb_io        SB_GB_IO               5          TSIn                  
==================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\synwork\U409_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 135MB)

@N: MT615 |Found clock CLK40 with period 25.00ns 
@N: MT615 |Found clock CLK6 with period 166.67ns 
@N: MT615 |Found clock CLK28_IN with period 34.92ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Tue Nov 26 17:22:42 2024
#


Top view:               U409_TOP
Requested Frequency:    6.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U409\U409_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 6.662

                   Requested     Estimated     Requested     Estimated                 Clock        Clock           
Starting Clock     Frequency     Frequency     Period        Period        Slack       Type         Group           
--------------------------------------------------------------------------------------------------------------------
CLK6               6.0 MHz       131.0 MHz     166.667       7.636         159.030     declared     default_clkgroup
CLK28_IN           28.6 MHz      128.7 MHz     34.916        7.769         27.147      declared     default_clkgroup
CLK40              40.0 MHz      85.7 MHz      25.000        11.675        6.662       declared     default_clkgroup
====================================================================================================================





Clock Relationships
*******************

Clocks              |    rise  to  rise     |    fall  to  fall    |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------
Starting  Ending    |  constraint  slack    |  constraint  slack   |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------
CLK40     CLK40     |  No paths    -        |  25.000      19.113  |  12.500      6.663  |  No paths    -    
CLK6      CLK6      |  166.667     159.030  |  No paths    -       |  No paths    -      |  No paths    -    
CLK28_IN  CLK28_IN  |  34.916      27.147   |  No paths    -       |  No paths    -      |  No paths    -    
=============================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: CLK6
====================================



Starting Points with Worst Slack
********************************

                           Starting                                          Arrival            
Instance                   Reference     Type       Pin     Net              Time        Slack  
                           Clock                                                                
------------------------------------------------------------------------------------------------
U409_TICK.COUNTER50[0]     CLK6          SB_DFF     Q       COUNTER50[0]     0.540       159.030
U409_TICK.COUNTER60[0]     CLK6          SB_DFF     Q       COUNTER60[0]     0.540       159.030
U409_TICK.COUNTER50[1]     CLK6          SB_DFF     Q       COUNTER50[1]     0.540       159.079
U409_TICK.COUNTER60[1]     CLK6          SB_DFF     Q       COUNTER60[1]     0.540       159.079
U409_TICK.COUNTER50[3]     CLK6          SB_DFF     Q       COUNTER50[3]     0.540       159.080
U409_TICK.COUNTER60[4]     CLK6          SB_DFF     Q       COUNTER60[4]     0.540       159.080
U409_TICK.COUNTER50[5]     CLK6          SB_DFF     Q       COUNTER50[5]     0.540       159.101
U409_TICK.COUNTER60[5]     CLK6          SB_DFF     Q       COUNTER60[5]     0.540       159.101
U409_TICK.COUNTER50[2]     CLK6          SB_DFF     Q       COUNTER50[2]     0.540       159.143
U409_TICK.COUNTER60[2]     CLK6          SB_DFF     Q       COUNTER60[2]     0.540       159.143
================================================================================================


Ending Points with Worst Slack
******************************

                            Starting                                             Required            
Instance                    Reference     Type       Pin     Net                 Time         Slack  
                            Clock                                                                    
-----------------------------------------------------------------------------------------------------
U409_TICK.TICK50            CLK6          SB_DFF     D       TICK50              166.562      159.030
U409_TICK.TICK60            CLK6          SB_DFF     D       TICK60              166.562      159.030
U409_TICK.COUNTER50[0]      CLK6          SB_DFF     D       COUNTER50_3[0]      166.562      159.059
U409_TICK.COUNTER50[5]      CLK6          SB_DFF     D       COUNTER50_3[5]      166.562      159.059
U409_TICK.COUNTER50[6]      CLK6          SB_DFF     D       COUNTER50_3[6]      166.562      159.059
U409_TICK.COUNTER50[9]      CLK6          SB_DFF     D       COUNTER50_3[9]      166.562      159.059
U409_TICK.COUNTER50[11]     CLK6          SB_DFF     D       COUNTER50_3[11]     166.562      159.059
U409_TICK.COUNTER50[13]     CLK6          SB_DFF     D       COUNTER50_3[13]     166.562      159.059
U409_TICK.COUNTER50[14]     CLK6          SB_DFF     D       COUNTER50_3[14]     166.562      159.059
U409_TICK.COUNTER50[15]     CLK6          SB_DFF     D       COUNTER50_3[15]     166.562      159.059
=====================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      166.667
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         166.562

    - Propagation time:                      7.531
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 159.030

    Number of logic level(s):                3
    Starting point:                          U409_TICK.COUNTER50[0] / Q
    Ending point:                            U409_TICK.TICK50 / D
    The start point is clocked by            CLK6 [rising] on pin C
    The end   point is clocked by            CLK6 [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U409_TICK.COUNTER50[0]               SB_DFF      Q        Out     0.540     0.540       -         
COUNTER50[0]                         Net         -        -       1.599     -           4         
U409_TICK.COUNTER50_RNID6CP[3]       SB_LUT4     I0       In      -         2.139       -         
U409_TICK.COUNTER50_RNID6CP[3]       SB_LUT4     O        Out     0.449     2.588       -         
TICK503_8                            Net         -        -       1.371     -           1         
U409_TICK.COUNTER50_RNITU182[10]     SB_LUT4     I2       In      -         3.959       -         
U409_TICK.COUNTER50_RNITU182[10]     SB_LUT4     O        Out     0.379     4.338       -         
TICK503_14                           Net         -        -       1.371     -           9         
U409_TICK.TICK50_RNO                 SB_LUT4     I3       In      -         5.708       -         
U409_TICK.TICK50_RNO                 SB_LUT4     O        Out     0.316     6.024       -         
TICK50                               Net         -        -       1.507     -           1         
U409_TICK.TICK50                     SB_DFF      D        In      -         7.531       -         
==================================================================================================
Total path delay (propagation time + setup) of 7.636 is 1.788(23.4%) logic and 5.848(76.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: CLK28_IN
====================================



Starting Points with Worst Slack
********************************

                              Starting                                              Arrival           
Instance                      Reference     Type       Pin     Net                  Time        Slack 
                              Clock                                                                   
------------------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[2]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[2]     0.540       27.147
U409_CIA.CIA_CLK_COUNT[4]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[4]     0.540       27.196
U409_CIA.CIA_CLK_COUNT[1]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[1]     0.540       27.217
U409_CIA.CIA_CLK_COUNT[5]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[5]     0.540       27.217
U409_CIA.CIA_CLK_COUNT[0]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[0]     0.540       28.862
U409_CIA.CIA_CLK_COUNT[3]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[3]     0.540       29.011
U409_CIA.CIA_ENABLE           CLK28_IN      SB_DFF     Q       CIA_ENABLEm          0.540       30.716
U409_CIA.CLKCIA               CLK28_IN      SB_DFF     Q       CLKCIA_c             0.540       30.716
======================================================================================================


Ending Points with Worst Slack
******************************

                              Starting                                                  Required           
Instance                      Reference     Type       Pin     Net                      Time         Slack 
                              Clock                                                                        
-----------------------------------------------------------------------------------------------------------
U409_CIA.CLKCIA               CLK28_IN      SB_DFF     D       CLKCIA_0                 34.811       27.147
U409_CIA.CIA_ENABLE           CLK28_IN      SB_DFF     D       CIA_ENABLE_0             34.811       27.210
U409_CIA.CIA_CLK_COUNT[5]     CLK28_IN      SB_DFF     D       CIA_CLK_COUNT_3[5]       34.811       28.730
U409_CIA.CIA_CLK_COUNT[3]     CLK28_IN      SB_DFF     D       CIA_CLK_COUNT_3[3]       34.811       29.058
U409_CIA.CIA_CLK_COUNT[4]     CLK28_IN      SB_DFF     D       CIA_CLK_COUNT_RNO[4]     34.811       30.691
U409_CIA.CIA_CLK_COUNT[0]     CLK28_IN      SB_DFF     D       CIA_CLK_COUNT_i[0]       34.811       30.716
U409_CIA.CIA_CLK_COUNT[1]     CLK28_IN      SB_DFF     D       CIA_CLK_COUNT_RNO[1]     34.811       30.765
U409_CIA.CIA_CLK_COUNT[2]     CLK28_IN      SB_DFF     D       CIA_CLK_COUNT_RNO[2]     34.811       30.765
===========================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      34.916
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         34.811

    - Propagation time:                      7.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 27.147

    Number of logic level(s):                3
    Starting point:                          U409_CIA.CIA_CLK_COUNT[2] / Q
    Ending point:                            U409_CIA.CLKCIA / D
    The start point is clocked by            CLK28_IN [rising] on pin C
    The end   point is clocked by            CLK28_IN [rising] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                   Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[2]              SB_DFF      Q        Out     0.540     0.540       -         
CIA_CLK_COUNT[2]                       Net         -        -       1.599     -           5         
U409_CIA.CIA_CLK_COUNT_RNIH7921[5]     SB_LUT4     I0       In      -         2.139       -         
U409_CIA.CIA_CLK_COUNT_RNIH7921[5]     SB_LUT4     O        Out     0.449     2.588       -         
N_3_0                                  Net         -        -       1.371     -           2         
U409_CIA.CLKCIA_RNO_0                  SB_LUT4     I0       In      -         3.959       -         
U409_CIA.CLKCIA_RNO_0                  SB_LUT4     O        Out     0.449     4.408       -         
CLKCIA8                                Net         -        -       1.371     -           1         
U409_CIA.CLKCIA_RNO                    SB_LUT4     I2       In      -         5.779       -         
U409_CIA.CLKCIA_RNO                    SB_LUT4     O        Out     0.379     6.157       -         
CLKCIA_0                               Net         -        -       1.507     -           1         
U409_CIA.CLKCIA                        SB_DFF      D        In      -         7.664       -         
====================================================================================================
Total path delay (propagation time + setup) of 7.770 is 1.922(24.7%) logic and 5.848(75.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: CLK40
====================================



Starting Points with Worst Slack
********************************

                                           Starting                                                     Arrival           
Instance                                   Reference     Type          Pin     Net                      Time        Slack 
                                           Clock                                                                          
--------------------------------------------------------------------------------------------------------------------------
TSIn                                       CLK40         SB_DFF        Q       TSIn                     0.540       6.662 
U409_TRANSFER_ACK.ROM_DELAY_COUNTER[1]     CLK40         SB_DFFN       Q       ROM_DELAY_COUNTER[1]     0.540       19.113
U409_TRANSFER_ACK.ROM_DELAY_COUNTER[0]     CLK40         SB_DFFN       Q       ROM_DELAY_COUNTER[0]     0.540       19.163
U409_TRANSFER_ACK.ROM_TACK_OUTn            CLK40         SB_DFFNSS     Q       ROM_TACK_OUTn            0.540       20.800
U409_TRANSFER_ACK.ROM_TACK_EN_i            CLK40         SB_DFFNSS     Q       ROM_TACK_EN_i            0.540       20.870
==========================================================================================================================


Ending Points with Worst Slack
******************************

                                           Starting                                                    Required           
Instance                                   Reference     Type          Pin     Net                     Time         Slack 
                                           Clock                                                                          
--------------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.ROM_DELAY_COUNTER[0]     CLK40         SB_DFFN       D       ROM_DELAY_COUNTER       12.395       6.662 
U409_TRANSFER_ACK.ROM_TACK_OUTn            CLK40         SB_DFFNSS     D       ROM_TACK_OUTn_0         12.395       6.662 
U409_TRANSFER_ACK.ROM_TACK_EN_i            CLK40         SB_DFFNSS     D       ROM_TACK_EN_i_en_0      12.395       6.684 
U409_TRANSFER_ACK.ROM_DELAY_COUNTER[1]     CLK40         SB_DFFN       D       ROM_DELAY_COUNTER_0     24.895       20.849
==========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      5.732
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     6.662

    Number of logic level(s):                2
    Starting point:                          TSIn / Q
    Ending point:                            U409_TRANSFER_ACK.ROM_DELAY_COUNTER[0] / D
    The start point is clocked by            CLK40 [rising] on pin C
    The end   point is clocked by            CLK40 [falling] on pin C

Instance / Net                                                  Pin      Pin               Arrival     No. of    
Name                                                Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------
TSIn                                                SB_DFF      Q        Out     0.540     0.540       -         
TSIn                                                Net         -        -       1.599     -           2         
U409_TRANSFER_ACK.ROM_DELAY_COUNTER_RNIJ52S5[0]     SB_LUT4     I1       In      -         2.139       -         
U409_TRANSFER_ACK.ROM_DELAY_COUNTER_RNIJ52S5[0]     SB_LUT4     O        Out     0.400     2.539       -         
ROM_TACK_OUTn_0_sqmuxa                              Net         -        -       1.371     -           2         
U409_TRANSFER_ACK.ROM_DELAY_COUNTER_RNO[0]          SB_LUT4     I3       In      -         3.910       -         
U409_TRANSFER_ACK.ROM_DELAY_COUNTER_RNO[0]          SB_LUT4     O        Out     0.316     4.225       -         
ROM_DELAY_COUNTER                                   Net         -        -       1.507     -           1         
U409_TRANSFER_ACK.ROM_DELAY_COUNTER[0]              SB_DFFN     D        In      -         5.732       -         
=================================================================================================================
Total path delay (propagation time + setup) of 5.838 is 1.361(23.3%) logic and 4.477(76.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

---------------------------------------
Resource Usage Report for U409_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             4 uses
SB_CARRY        34 uses
SB_DFF          45 uses
SB_DFFN         2 uses
SB_DFFNSS       2 uses
VCC             4 uses
SB_LUT4         103 uses

I/O ports: 52
I/O primitives: 35
SB_GB_IO       3 uses
SB_IO          32 uses

I/O Register bits:                  0
Register bits not including I/Os:   49 (1%)
Total load per clock:
   CLK40: 1
   CLK6: 1
   CLK28_IN: 1

@S |Mapping Summary:
Total  LUTs: 103 (2%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 103 = 103 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Nov 26 17:22:42 2024

###########################################################]


Synthesis exit by 0.
Current Implementation U409_icecube_Implmnt its sbt path: D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.edf " "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist" "-pTQ144" "-yD:/AmigaPCI/U409/U409.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.edf...
Parsing constraint file: D:/AmigaPCI/U409/U409.pcf ...
start to read sdc/scf file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.scf
sdc_reader OK D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.scf
Stored edif netlist at D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP...

write Timing Constraint to D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: U409_TOP

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --outdir "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP --outdir D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP
SDC file             - D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	103
    Number of DFFs      	:	49
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	34
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	32
    Number of GBIOs     	:	3
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	1
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[8], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[1], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[11], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[3], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[5], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[15], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[6], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[14], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[7], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for LBENn, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for TT0, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for TT1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[9], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[2], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[10], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[4], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for RnW, as it is not connected to any PAD
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	104
    Number of DFFs      	:	49
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	34

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	32
        LUT, DFF and CARRY	:	17
    Combinational LogicCells
        Only LUT         	:	41
        CARRY Only       	:	3
        LUT with CARRY   	:	14
    LogicCells                  :	107/3520
    PLBs                        :	16/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	35/107
    PLLs                        :	0/2


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 10.9 (sec)

Final Design Statistics
    Number of LUTs      	:	104
    Number of DFFs      	:	49
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	34
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	32
    Number of GBIOs     	:	3
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	107/3520
    PLBs                        :	29/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	35/107
    PLLs                        :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 3
Clock: CLK28_IN | Frequency: 237.24 MHz | Target: 28.64 MHz
Clock: CLK40 | Frequency: 162.83 MHz | Target: 40.00 MHz
Clock: CLK6 | Frequency: 188.09 MHz | Target: 6.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 11.7 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --package TQ144 --outdir "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 531
used logic cells: 107
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U409_icecube_syn.prj" -log "U409_icecube_Implmnt/U409_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U409_icecube_Implmnt/U409_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Tue Nov 26 17:25:43 2024

#Implementation: U409_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v" (library work)
@I::"D:\AmigaPCI\U409\U409_CIA.v" (library work)
@I::"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TICK.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TOP.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v" (library work)
Verilog syntax check successful!
File D:\AmigaPCI\U409\U409_TOP.v changed - recompiling
Selecting top level module U409_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":752:7:752:18|Synthesizing module SB_PLL40_PAD in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":40:7:40:23|Synthesizing module U409_TRANSFER_ACK in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v":35:7:35:23|Synthesizing module U409_DATA_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":39:7:39:25|Synthesizing module U409_ADDRESS_DECODE in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TICK.v":35:7:35:15|Synthesizing module U409_TICK in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_CIA.v":35:7:35:14|Synthesizing module U409_CIA in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Synthesizing module U409_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":78:2:78:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":78:2:78:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":78:2:78:4|Input BYPASS on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":78:2:78:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":78:2:78:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":78:2:78:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG1273 :"D:\AmigaPCI\U409\U409_TOP.v":81:21:81:28|An input port (port CLK40_IN) is the target of an assignment - please check if this is intentional
@N: CL159 :"D:\AmigaPCI\U409\U409_TOP.v":38:54:38:56|Input RnW is unused.
@W: CL246 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":43:17:43:17|Input port bits 15 to 14 of A[31:1] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":43:17:43:17|Input port bits 11 to 1 of A[31:1] are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":42:10:42:14|Input CLK80 is unused.
@N: CL159 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":42:44:42:53|Input CIA_ENABLE is unused.
@N: CL159 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":42:56:42:61|Input CLKCIA is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 26 17:25:43 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 26 17:25:43 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 26 17:25:43 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\synwork\U409_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 26 17:25:45 2024

###########################################################]
Pre-mapping Report

# Tue Nov 26 17:25:45 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U409\U409_TOP.sdc
@L: D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U409_TOP
@W: MF515 :"d:\amigapci\u409\u409_top.v":78:2:78:4|Found illegal pad connections on pad pll 
@W: MF514 :"d:\amigapci\u409\u409_top.v":38:10:38:17|Found illegal pad-to-port connection for port CLK40_IN  
@W: MF514 :"d:\amigapci\u409\u409_top.v":38:10:38:17|Found illegal pad-to-port connection for port CLK40_IN  

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start        Requested     Requested     Clock        Clock                Clock
Clock        Frequency     Period        Type         Group                Load 
--------------------------------------------------------------------------------
CLK6         6.0 MHz       166.667       declared     default_clkgroup     36   
CLK28_IN     28.6 MHz      34.916        declared     default_clkgroup     8    
CLK40_IN     40.0 MHz      25.000        declared     default_clkgroup     5    
================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Nov 26 17:25:45 2024

###########################################################]
Map & Optimize Report

# Tue Nov 26 17:25:45 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            CLK6
            CLK28_IN


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     9.43ns		 104 /        49
@N: FX1016 :"d:\amigapci\u409\u409_top.v":38:20:38:23|SB_GB_IO inserted on the port CLK6.
@N: FX1016 :"d:\amigapci\u409\u409_top.v":38:26:38:33|SB_GB_IO inserted on the port CLK28_IN.
@N: FX1016 :"d:\amigapci\u409\u409_top.v":38:10:38:17|SB_GB_IO inserted on the port CLK40_IN.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

3 non-gated/non-generated clock tree(s) driving 49 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================= Non-Gated/Non-Generated Clocks =================================
Clock Tree ID     Driving Element         Drive Element Type     Fanout     Sample Instance       
--------------------------------------------------------------------------------------------------
@K:CKID0001       CLK6_ibuf_gb_io         SB_GB_IO               36         U409_TICK.COUNTER50[5]
@K:CKID0002       CLK28_IN_ibuf_gb_io     SB_GB_IO               8          U409_CIA.CLKCIA       
@K:CKID0003       CLK40_IN_ibuf_gb_io     SB_GB_IO               5          TSIn                  
==================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\synwork\U409_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 135MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock CLK6 with period 166.67ns 
@N: MT615 |Found clock CLK28_IN with period 34.92ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Tue Nov 26 17:25:46 2024
#


Top view:               U409_TOP
Requested Frequency:    6.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U409\U409_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 6.662

                   Requested     Estimated     Requested     Estimated                 Clock        Clock           
Starting Clock     Frequency     Frequency     Period        Period        Slack       Type         Group           
--------------------------------------------------------------------------------------------------------------------
CLK6               6.0 MHz       131.0 MHz     166.667       7.636         159.030     declared     default_clkgroup
CLK28_IN           28.6 MHz      128.7 MHz     34.916        7.769         27.147      declared     default_clkgroup
CLK40_IN           40.0 MHz      85.7 MHz      25.000        11.675        6.662       declared     default_clkgroup
====================================================================================================================





Clock Relationships
*******************

Clocks              |    rise  to  rise     |    fall  to  fall    |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------
Starting  Ending    |  constraint  slack    |  constraint  slack   |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------
CLK40_IN  CLK40_IN  |  No paths    -        |  25.000      19.113  |  12.500      6.663  |  No paths    -    
CLK6      CLK6      |  166.667     159.030  |  No paths    -       |  No paths    -      |  No paths    -    
CLK28_IN  CLK28_IN  |  34.916      27.147   |  No paths    -       |  No paths    -      |  No paths    -    
=============================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: CLK6
====================================



Starting Points with Worst Slack
********************************

                           Starting                                          Arrival            
Instance                   Reference     Type       Pin     Net              Time        Slack  
                           Clock                                                                
------------------------------------------------------------------------------------------------
U409_TICK.COUNTER50[0]     CLK6          SB_DFF     Q       COUNTER50[0]     0.540       159.030
U409_TICK.COUNTER60[0]     CLK6          SB_DFF     Q       COUNTER60[0]     0.540       159.030
U409_TICK.COUNTER50[1]     CLK6          SB_DFF     Q       COUNTER50[1]     0.540       159.079
U409_TICK.COUNTER60[1]     CLK6          SB_DFF     Q       COUNTER60[1]     0.540       159.079
U409_TICK.COUNTER50[3]     CLK6          SB_DFF     Q       COUNTER50[3]     0.540       159.080
U409_TICK.COUNTER60[4]     CLK6          SB_DFF     Q       COUNTER60[4]     0.540       159.080
U409_TICK.COUNTER50[5]     CLK6          SB_DFF     Q       COUNTER50[5]     0.540       159.101
U409_TICK.COUNTER60[5]     CLK6          SB_DFF     Q       COUNTER60[5]     0.540       159.101
U409_TICK.COUNTER50[2]     CLK6          SB_DFF     Q       COUNTER50[2]     0.540       159.143
U409_TICK.COUNTER60[2]     CLK6          SB_DFF     Q       COUNTER60[2]     0.540       159.143
================================================================================================


Ending Points with Worst Slack
******************************

                            Starting                                             Required            
Instance                    Reference     Type       Pin     Net                 Time         Slack  
                            Clock                                                                    
-----------------------------------------------------------------------------------------------------
U409_TICK.TICK50            CLK6          SB_DFF     D       TICK50              166.562      159.030
U409_TICK.TICK60            CLK6          SB_DFF     D       TICK60              166.562      159.030
U409_TICK.COUNTER50[0]      CLK6          SB_DFF     D       COUNTER50_3[0]      166.562      159.059
U409_TICK.COUNTER50[5]      CLK6          SB_DFF     D       COUNTER50_3[5]      166.562      159.059
U409_TICK.COUNTER50[6]      CLK6          SB_DFF     D       COUNTER50_3[6]      166.562      159.059
U409_TICK.COUNTER50[9]      CLK6          SB_DFF     D       COUNTER50_3[9]      166.562      159.059
U409_TICK.COUNTER50[11]     CLK6          SB_DFF     D       COUNTER50_3[11]     166.562      159.059
U409_TICK.COUNTER50[13]     CLK6          SB_DFF     D       COUNTER50_3[13]     166.562      159.059
U409_TICK.COUNTER50[14]     CLK6          SB_DFF     D       COUNTER50_3[14]     166.562      159.059
U409_TICK.COUNTER50[15]     CLK6          SB_DFF     D       COUNTER50_3[15]     166.562      159.059
=====================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      166.667
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         166.562

    - Propagation time:                      7.531
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 159.030

    Number of logic level(s):                3
    Starting point:                          U409_TICK.COUNTER50[0] / Q
    Ending point:                            U409_TICK.TICK50 / D
    The start point is clocked by            CLK6 [rising] on pin C
    The end   point is clocked by            CLK6 [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U409_TICK.COUNTER50[0]               SB_DFF      Q        Out     0.540     0.540       -         
COUNTER50[0]                         Net         -        -       1.599     -           4         
U409_TICK.COUNTER50_RNID6CP[3]       SB_LUT4     I0       In      -         2.139       -         
U409_TICK.COUNTER50_RNID6CP[3]       SB_LUT4     O        Out     0.449     2.588       -         
TICK503_8                            Net         -        -       1.371     -           1         
U409_TICK.COUNTER50_RNITU182[10]     SB_LUT4     I2       In      -         3.959       -         
U409_TICK.COUNTER50_RNITU182[10]     SB_LUT4     O        Out     0.379     4.338       -         
TICK503_14                           Net         -        -       1.371     -           9         
U409_TICK.TICK50_RNO                 SB_LUT4     I3       In      -         5.708       -         
U409_TICK.TICK50_RNO                 SB_LUT4     O        Out     0.316     6.024       -         
TICK50                               Net         -        -       1.507     -           1         
U409_TICK.TICK50                     SB_DFF      D        In      -         7.531       -         
==================================================================================================
Total path delay (propagation time + setup) of 7.636 is 1.788(23.4%) logic and 5.848(76.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: CLK28_IN
====================================



Starting Points with Worst Slack
********************************

                              Starting                                              Arrival           
Instance                      Reference     Type       Pin     Net                  Time        Slack 
                              Clock                                                                   
------------------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[2]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[2]     0.540       27.147
U409_CIA.CIA_CLK_COUNT[4]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[4]     0.540       27.196
U409_CIA.CIA_CLK_COUNT[1]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[1]     0.540       27.217
U409_CIA.CIA_CLK_COUNT[5]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[5]     0.540       27.217
U409_CIA.CIA_CLK_COUNT[0]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[0]     0.540       28.862
U409_CIA.CIA_CLK_COUNT[3]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[3]     0.540       29.011
U409_CIA.CIA_ENABLE           CLK28_IN      SB_DFF     Q       CIA_ENABLEm          0.540       30.716
U409_CIA.CLKCIA               CLK28_IN      SB_DFF     Q       CLKCIA_c             0.540       30.716
======================================================================================================


Ending Points with Worst Slack
******************************

                              Starting                                                  Required           
Instance                      Reference     Type       Pin     Net                      Time         Slack 
                              Clock                                                                        
-----------------------------------------------------------------------------------------------------------
U409_CIA.CLKCIA               CLK28_IN      SB_DFF     D       CLKCIA_0                 34.811       27.147
U409_CIA.CIA_ENABLE           CLK28_IN      SB_DFF     D       CIA_ENABLE_0             34.811       27.210
U409_CIA.CIA_CLK_COUNT[5]     CLK28_IN      SB_DFF     D       CIA_CLK_COUNT_3[5]       34.811       28.730
U409_CIA.CIA_CLK_COUNT[3]     CLK28_IN      SB_DFF     D       CIA_CLK_COUNT_3[3]       34.811       29.058
U409_CIA.CIA_CLK_COUNT[4]     CLK28_IN      SB_DFF     D       CIA_CLK_COUNT_RNO[4]     34.811       30.691
U409_CIA.CIA_CLK_COUNT[0]     CLK28_IN      SB_DFF     D       CIA_CLK_COUNT_i[0]       34.811       30.716
U409_CIA.CIA_CLK_COUNT[1]     CLK28_IN      SB_DFF     D       CIA_CLK_COUNT_RNO[1]     34.811       30.765
U409_CIA.CIA_CLK_COUNT[2]     CLK28_IN      SB_DFF     D       CIA_CLK_COUNT_RNO[2]     34.811       30.765
===========================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      34.916
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         34.811

    - Propagation time:                      7.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 27.147

    Number of logic level(s):                3
    Starting point:                          U409_CIA.CIA_CLK_COUNT[2] / Q
    Ending point:                            U409_CIA.CLKCIA / D
    The start point is clocked by            CLK28_IN [rising] on pin C
    The end   point is clocked by            CLK28_IN [rising] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                   Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[2]              SB_DFF      Q        Out     0.540     0.540       -         
CIA_CLK_COUNT[2]                       Net         -        -       1.599     -           5         
U409_CIA.CIA_CLK_COUNT_RNIH7921[5]     SB_LUT4     I0       In      -         2.139       -         
U409_CIA.CIA_CLK_COUNT_RNIH7921[5]     SB_LUT4     O        Out     0.449     2.588       -         
N_3_0                                  Net         -        -       1.371     -           2         
U409_CIA.CLKCIA_RNO_0                  SB_LUT4     I0       In      -         3.959       -         
U409_CIA.CLKCIA_RNO_0                  SB_LUT4     O        Out     0.449     4.408       -         
CLKCIA8                                Net         -        -       1.371     -           1         
U409_CIA.CLKCIA_RNO                    SB_LUT4     I2       In      -         5.779       -         
U409_CIA.CLKCIA_RNO                    SB_LUT4     O        Out     0.379     6.157       -         
CLKCIA_0                               Net         -        -       1.507     -           1         
U409_CIA.CLKCIA                        SB_DFF      D        In      -         7.664       -         
====================================================================================================
Total path delay (propagation time + setup) of 7.770 is 1.922(24.7%) logic and 5.848(75.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: CLK40_IN
====================================



Starting Points with Worst Slack
********************************

                                           Starting                                                     Arrival           
Instance                                   Reference     Type          Pin     Net                      Time        Slack 
                                           Clock                                                                          
--------------------------------------------------------------------------------------------------------------------------
TSIn                                       CLK40_IN      SB_DFF        Q       TSIn                     0.540       6.662 
U409_TRANSFER_ACK.ROM_DELAY_COUNTER[1]     CLK40_IN      SB_DFFN       Q       ROM_DELAY_COUNTER[1]     0.540       19.113
U409_TRANSFER_ACK.ROM_DELAY_COUNTER[0]     CLK40_IN      SB_DFFN       Q       ROM_DELAY_COUNTER[0]     0.540       19.163
U409_TRANSFER_ACK.ROM_TACK_OUTn            CLK40_IN      SB_DFFNSS     Q       ROM_TACK_OUTn            0.540       20.800
U409_TRANSFER_ACK.ROM_TACK_EN_i            CLK40_IN      SB_DFFNSS     Q       ROM_TACK_EN_i            0.540       20.870
==========================================================================================================================


Ending Points with Worst Slack
******************************

                                           Starting                                                    Required           
Instance                                   Reference     Type          Pin     Net                     Time         Slack 
                                           Clock                                                                          
--------------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.ROM_DELAY_COUNTER[0]     CLK40_IN      SB_DFFN       D       ROM_DELAY_COUNTER       12.395       6.662 
U409_TRANSFER_ACK.ROM_TACK_OUTn            CLK40_IN      SB_DFFNSS     D       ROM_TACK_OUTn_0         12.395       6.662 
U409_TRANSFER_ACK.ROM_TACK_EN_i            CLK40_IN      SB_DFFNSS     D       ROM_TACK_EN_i_en_0      12.395       6.684 
U409_TRANSFER_ACK.ROM_DELAY_COUNTER[1]     CLK40_IN      SB_DFFN       D       ROM_DELAY_COUNTER_0     24.895       20.849
==========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      5.732
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     6.662

    Number of logic level(s):                2
    Starting point:                          TSIn / Q
    Ending point:                            U409_TRANSFER_ACK.ROM_DELAY_COUNTER[0] / D
    The start point is clocked by            CLK40_IN [rising] on pin C
    The end   point is clocked by            CLK40_IN [falling] on pin C

Instance / Net                                                  Pin      Pin               Arrival     No. of    
Name                                                Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------
TSIn                                                SB_DFF      Q        Out     0.540     0.540       -         
TSIn                                                Net         -        -       1.599     -           2         
U409_TRANSFER_ACK.ROM_DELAY_COUNTER_RNIJ52S5[0]     SB_LUT4     I1       In      -         2.139       -         
U409_TRANSFER_ACK.ROM_DELAY_COUNTER_RNIJ52S5[0]     SB_LUT4     O        Out     0.400     2.539       -         
ROM_TACK_OUTn_0_sqmuxa                              Net         -        -       1.371     -           2         
U409_TRANSFER_ACK.ROM_DELAY_COUNTER_RNO[0]          SB_LUT4     I3       In      -         3.910       -         
U409_TRANSFER_ACK.ROM_DELAY_COUNTER_RNO[0]          SB_LUT4     O        Out     0.316     4.225       -         
ROM_DELAY_COUNTER                                   Net         -        -       1.507     -           1         
U409_TRANSFER_ACK.ROM_DELAY_COUNTER[0]              SB_DFFN     D        In      -         5.732       -         
=================================================================================================================
Total path delay (propagation time + setup) of 5.838 is 1.361(23.3%) logic and 4.477(76.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

---------------------------------------
Resource Usage Report for U409_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             4 uses
SB_CARRY        34 uses
SB_DFF          45 uses
SB_DFFN         2 uses
SB_DFFNSS       2 uses
VCC             4 uses
SB_LUT4         103 uses

I/O ports: 52
I/O primitives: 35
SB_GB_IO       3 uses
SB_IO          32 uses

I/O Register bits:                  0
Register bits not including I/Os:   49 (1%)
Total load per clock:
   CLK40_IN: 1
   CLK6: 1
   CLK28_IN: 1

@S |Mapping Summary:
Total  LUTs: 103 (2%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 103 = 103 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Nov 26 17:25:46 2024

###########################################################]


Synthesis exit by 0.
Current Implementation U409_icecube_Implmnt its sbt path: D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U409_icecube_syn.prj" -log "U409_icecube_Implmnt/U409_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U409_icecube_Implmnt/U409_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Tue Nov 26 17:26:27 2024

#Implementation: U409_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v" (library work)
@I::"D:\AmigaPCI\U409\U409_CIA.v" (library work)
@I::"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TICK.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TOP.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module U409_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":752:7:752:18|Synthesizing module SB_PLL40_PAD in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":40:7:40:23|Synthesizing module U409_TRANSFER_ACK in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v":35:7:35:23|Synthesizing module U409_DATA_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":39:7:39:25|Synthesizing module U409_ADDRESS_DECODE in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TICK.v":35:7:35:15|Synthesizing module U409_TICK in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_CIA.v":35:7:35:14|Synthesizing module U409_CIA in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Synthesizing module U409_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":78:2:78:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":78:2:78:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":78:2:78:4|Input BYPASS on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":78:2:78:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":78:2:78:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":78:2:78:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG1273 :"D:\AmigaPCI\U409\U409_TOP.v":81:21:81:28|An input port (port CLK40_IN) is the target of an assignment - please check if this is intentional
@N: CL159 :"D:\AmigaPCI\U409\U409_TOP.v":38:54:38:56|Input RnW is unused.
@W: CL246 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":43:17:43:17|Input port bits 15 to 14 of A[31:1] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":43:17:43:17|Input port bits 11 to 1 of A[31:1] are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":42:10:42:14|Input CLK80 is unused.
@N: CL159 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":42:44:42:53|Input CIA_ENABLE is unused.
@N: CL159 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":42:56:42:61|Input CLKCIA is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 26 17:26:27 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 26 17:26:27 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 26 17:26:27 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\synwork\U409_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 26 17:26:28 2024

###########################################################]
Pre-mapping Report

# Tue Nov 26 17:26:28 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U409\U409_TOP.sdc
@L: D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U409_TOP
@W: MF515 :"d:\amigapci\u409\u409_top.v":78:2:78:4|Found illegal pad connections on pad pll 
@W: MF514 :"d:\amigapci\u409\u409_top.v":38:10:38:17|Found illegal pad-to-port connection for port CLK40_IN  
@W: MF514 :"d:\amigapci\u409\u409_top.v":38:10:38:17|Found illegal pad-to-port connection for port CLK40_IN  

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start        Requested     Requested     Clock        Clock                Clock
Clock        Frequency     Period        Type         Group                Load 
--------------------------------------------------------------------------------
CLK6         6.0 MHz       166.667       declared     default_clkgroup     36   
CLK28_IN     28.6 MHz      34.916        declared     default_clkgroup     8    
CLK40_IN     40.0 MHz      25.000        declared     default_clkgroup     5    
================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Nov 26 17:26:28 2024

###########################################################]
Map & Optimize Report

# Tue Nov 26 17:26:29 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            CLK6
            CLK28_IN


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     9.43ns		 104 /        49
@N: FX1016 :"d:\amigapci\u409\u409_top.v":38:20:38:23|SB_GB_IO inserted on the port CLK6.
@N: FX1016 :"d:\amigapci\u409\u409_top.v":38:26:38:33|SB_GB_IO inserted on the port CLK28_IN.
@N: FX1016 :"d:\amigapci\u409\u409_top.v":38:10:38:17|SB_GB_IO inserted on the port CLK40_IN.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

3 non-gated/non-generated clock tree(s) driving 49 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================= Non-Gated/Non-Generated Clocks =================================
Clock Tree ID     Driving Element         Drive Element Type     Fanout     Sample Instance       
--------------------------------------------------------------------------------------------------
@K:CKID0001       CLK6_ibuf_gb_io         SB_GB_IO               36         U409_TICK.COUNTER50[5]
@K:CKID0002       CLK28_IN_ibuf_gb_io     SB_GB_IO               8          U409_CIA.CLKCIA       
@K:CKID0003       CLK40_IN_ibuf_gb_io     SB_GB_IO               5          TSIn                  
==================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\synwork\U409_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 135MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock CLK6 with period 166.67ns 
@N: MT615 |Found clock CLK28_IN with period 34.92ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Tue Nov 26 17:26:29 2024
#


Top view:               U409_TOP
Requested Frequency:    6.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U409\U409_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 6.662

                   Requested     Estimated     Requested     Estimated                 Clock        Clock           
Starting Clock     Frequency     Frequency     Period        Period        Slack       Type         Group           
--------------------------------------------------------------------------------------------------------------------
CLK6               6.0 MHz       131.0 MHz     166.667       7.636         159.030     declared     default_clkgroup
CLK28_IN           28.6 MHz      128.7 MHz     34.916        7.769         27.147      declared     default_clkgroup
CLK40_IN           40.0 MHz      85.7 MHz      25.000        11.675        6.662       declared     default_clkgroup
====================================================================================================================





Clock Relationships
*******************

Clocks              |    rise  to  rise     |    fall  to  fall    |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------
Starting  Ending    |  constraint  slack    |  constraint  slack   |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------
CLK40_IN  CLK40_IN  |  No paths    -        |  25.000      19.113  |  12.500      6.663  |  No paths    -    
CLK6      CLK6      |  166.667     159.030  |  No paths    -       |  No paths    -      |  No paths    -    
CLK28_IN  CLK28_IN  |  34.916      27.147   |  No paths    -       |  No paths    -      |  No paths    -    
=============================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: CLK6
====================================



Starting Points with Worst Slack
********************************

                           Starting                                          Arrival            
Instance                   Reference     Type       Pin     Net              Time        Slack  
                           Clock                                                                
------------------------------------------------------------------------------------------------
U409_TICK.COUNTER50[0]     CLK6          SB_DFF     Q       COUNTER50[0]     0.540       159.030
U409_TICK.COUNTER60[0]     CLK6          SB_DFF     Q       COUNTER60[0]     0.540       159.030
U409_TICK.COUNTER50[1]     CLK6          SB_DFF     Q       COUNTER50[1]     0.540       159.079
U409_TICK.COUNTER60[1]     CLK6          SB_DFF     Q       COUNTER60[1]     0.540       159.079
U409_TICK.COUNTER50[3]     CLK6          SB_DFF     Q       COUNTER50[3]     0.540       159.080
U409_TICK.COUNTER60[4]     CLK6          SB_DFF     Q       COUNTER60[4]     0.540       159.080
U409_TICK.COUNTER50[5]     CLK6          SB_DFF     Q       COUNTER50[5]     0.540       159.101
U409_TICK.COUNTER60[5]     CLK6          SB_DFF     Q       COUNTER60[5]     0.540       159.101
U409_TICK.COUNTER50[2]     CLK6          SB_DFF     Q       COUNTER50[2]     0.540       159.143
U409_TICK.COUNTER60[2]     CLK6          SB_DFF     Q       COUNTER60[2]     0.540       159.143
================================================================================================


Ending Points with Worst Slack
******************************

                            Starting                                             Required            
Instance                    Reference     Type       Pin     Net                 Time         Slack  
                            Clock                                                                    
-----------------------------------------------------------------------------------------------------
U409_TICK.TICK50            CLK6          SB_DFF     D       TICK50              166.562      159.030
U409_TICK.TICK60            CLK6          SB_DFF     D       TICK60              166.562      159.030
U409_TICK.COUNTER50[0]      CLK6          SB_DFF     D       COUNTER50_3[0]      166.562      159.059
U409_TICK.COUNTER50[5]      CLK6          SB_DFF     D       COUNTER50_3[5]      166.562      159.059
U409_TICK.COUNTER50[6]      CLK6          SB_DFF     D       COUNTER50_3[6]      166.562      159.059
U409_TICK.COUNTER50[9]      CLK6          SB_DFF     D       COUNTER50_3[9]      166.562      159.059
U409_TICK.COUNTER50[11]     CLK6          SB_DFF     D       COUNTER50_3[11]     166.562      159.059
U409_TICK.COUNTER50[13]     CLK6          SB_DFF     D       COUNTER50_3[13]     166.562      159.059
U409_TICK.COUNTER50[14]     CLK6          SB_DFF     D       COUNTER50_3[14]     166.562      159.059
U409_TICK.COUNTER50[15]     CLK6          SB_DFF     D       COUNTER50_3[15]     166.562      159.059
=====================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      166.667
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         166.562

    - Propagation time:                      7.531
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 159.030

    Number of logic level(s):                3
    Starting point:                          U409_TICK.COUNTER50[0] / Q
    Ending point:                            U409_TICK.TICK50 / D
    The start point is clocked by            CLK6 [rising] on pin C
    The end   point is clocked by            CLK6 [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U409_TICK.COUNTER50[0]               SB_DFF      Q        Out     0.540     0.540       -         
COUNTER50[0]                         Net         -        -       1.599     -           4         
U409_TICK.COUNTER50_RNID6CP[3]       SB_LUT4     I0       In      -         2.139       -         
U409_TICK.COUNTER50_RNID6CP[3]       SB_LUT4     O        Out     0.449     2.588       -         
TICK503_8                            Net         -        -       1.371     -           1         
U409_TICK.COUNTER50_RNITU182[10]     SB_LUT4     I2       In      -         3.959       -         
U409_TICK.COUNTER50_RNITU182[10]     SB_LUT4     O        Out     0.379     4.338       -         
TICK503_14                           Net         -        -       1.371     -           9         
U409_TICK.TICK50_RNO                 SB_LUT4     I3       In      -         5.708       -         
U409_TICK.TICK50_RNO                 SB_LUT4     O        Out     0.316     6.024       -         
TICK50                               Net         -        -       1.507     -           1         
U409_TICK.TICK50                     SB_DFF      D        In      -         7.531       -         
==================================================================================================
Total path delay (propagation time + setup) of 7.636 is 1.788(23.4%) logic and 5.848(76.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: CLK28_IN
====================================



Starting Points with Worst Slack
********************************

                              Starting                                              Arrival           
Instance                      Reference     Type       Pin     Net                  Time        Slack 
                              Clock                                                                   
------------------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[2]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[2]     0.540       27.147
U409_CIA.CIA_CLK_COUNT[4]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[4]     0.540       27.196
U409_CIA.CIA_CLK_COUNT[1]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[1]     0.540       27.217
U409_CIA.CIA_CLK_COUNT[5]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[5]     0.540       27.217
U409_CIA.CIA_CLK_COUNT[0]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[0]     0.540       28.862
U409_CIA.CIA_CLK_COUNT[3]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[3]     0.540       29.011
U409_CIA.CIA_ENABLE           CLK28_IN      SB_DFF     Q       CIA_ENABLEm          0.540       30.716
U409_CIA.CLKCIA               CLK28_IN      SB_DFF     Q       CLKCIA_c             0.540       30.716
======================================================================================================


Ending Points with Worst Slack
******************************

                              Starting                                                  Required           
Instance                      Reference     Type       Pin     Net                      Time         Slack 
                              Clock                                                                        
-----------------------------------------------------------------------------------------------------------
U409_CIA.CLKCIA               CLK28_IN      SB_DFF     D       CLKCIA_0                 34.811       27.147
U409_CIA.CIA_ENABLE           CLK28_IN      SB_DFF     D       CIA_ENABLE_0             34.811       27.210
U409_CIA.CIA_CLK_COUNT[5]     CLK28_IN      SB_DFF     D       CIA_CLK_COUNT_3[5]       34.811       28.730
U409_CIA.CIA_CLK_COUNT[3]     CLK28_IN      SB_DFF     D       CIA_CLK_COUNT_3[3]       34.811       29.058
U409_CIA.CIA_CLK_COUNT[4]     CLK28_IN      SB_DFF     D       CIA_CLK_COUNT_RNO[4]     34.811       30.691
U409_CIA.CIA_CLK_COUNT[0]     CLK28_IN      SB_DFF     D       CIA_CLK_COUNT_i[0]       34.811       30.716
U409_CIA.CIA_CLK_COUNT[1]     CLK28_IN      SB_DFF     D       CIA_CLK_COUNT_RNO[1]     34.811       30.765
U409_CIA.CIA_CLK_COUNT[2]     CLK28_IN      SB_DFF     D       CIA_CLK_COUNT_RNO[2]     34.811       30.765
===========================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      34.916
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         34.811

    - Propagation time:                      7.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 27.147

    Number of logic level(s):                3
    Starting point:                          U409_CIA.CIA_CLK_COUNT[2] / Q
    Ending point:                            U409_CIA.CLKCIA / D
    The start point is clocked by            CLK28_IN [rising] on pin C
    The end   point is clocked by            CLK28_IN [rising] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                   Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[2]              SB_DFF      Q        Out     0.540     0.540       -         
CIA_CLK_COUNT[2]                       Net         -        -       1.599     -           5         
U409_CIA.CIA_CLK_COUNT_RNIH7921[5]     SB_LUT4     I0       In      -         2.139       -         
U409_CIA.CIA_CLK_COUNT_RNIH7921[5]     SB_LUT4     O        Out     0.449     2.588       -         
N_3_0                                  Net         -        -       1.371     -           2         
U409_CIA.CLKCIA_RNO_0                  SB_LUT4     I0       In      -         3.959       -         
U409_CIA.CLKCIA_RNO_0                  SB_LUT4     O        Out     0.449     4.408       -         
CLKCIA8                                Net         -        -       1.371     -           1         
U409_CIA.CLKCIA_RNO                    SB_LUT4     I2       In      -         5.779       -         
U409_CIA.CLKCIA_RNO                    SB_LUT4     O        Out     0.379     6.157       -         
CLKCIA_0                               Net         -        -       1.507     -           1         
U409_CIA.CLKCIA                        SB_DFF      D        In      -         7.664       -         
====================================================================================================
Total path delay (propagation time + setup) of 7.770 is 1.922(24.7%) logic and 5.848(75.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: CLK40_IN
====================================



Starting Points with Worst Slack
********************************

                                           Starting                                                     Arrival           
Instance                                   Reference     Type          Pin     Net                      Time        Slack 
                                           Clock                                                                          
--------------------------------------------------------------------------------------------------------------------------
TSIn                                       CLK40_IN      SB_DFF        Q       TSIn                     0.540       6.662 
U409_TRANSFER_ACK.ROM_DELAY_COUNTER[1]     CLK40_IN      SB_DFFN       Q       ROM_DELAY_COUNTER[1]     0.540       19.113
U409_TRANSFER_ACK.ROM_DELAY_COUNTER[0]     CLK40_IN      SB_DFFN       Q       ROM_DELAY_COUNTER[0]     0.540       19.163
U409_TRANSFER_ACK.ROM_TACK_OUTn            CLK40_IN      SB_DFFNSS     Q       ROM_TACK_OUTn            0.540       20.800
U409_TRANSFER_ACK.ROM_TACK_EN_i            CLK40_IN      SB_DFFNSS     Q       ROM_TACK_EN_i            0.540       20.870
==========================================================================================================================


Ending Points with Worst Slack
******************************

                                           Starting                                                    Required           
Instance                                   Reference     Type          Pin     Net                     Time         Slack 
                                           Clock                                                                          
--------------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.ROM_DELAY_COUNTER[0]     CLK40_IN      SB_DFFN       D       ROM_DELAY_COUNTER       12.395       6.662 
U409_TRANSFER_ACK.ROM_TACK_OUTn            CLK40_IN      SB_DFFNSS     D       ROM_TACK_OUTn_0         12.395       6.662 
U409_TRANSFER_ACK.ROM_TACK_EN_i            CLK40_IN      SB_DFFNSS     D       ROM_TACK_EN_i_en_0      12.395       6.684 
U409_TRANSFER_ACK.ROM_DELAY_COUNTER[1]     CLK40_IN      SB_DFFN       D       ROM_DELAY_COUNTER_0     24.895       20.849
==========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      5.732
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     6.662

    Number of logic level(s):                2
    Starting point:                          TSIn / Q
    Ending point:                            U409_TRANSFER_ACK.ROM_DELAY_COUNTER[0] / D
    The start point is clocked by            CLK40_IN [rising] on pin C
    The end   point is clocked by            CLK40_IN [falling] on pin C

Instance / Net                                                  Pin      Pin               Arrival     No. of    
Name                                                Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------
TSIn                                                SB_DFF      Q        Out     0.540     0.540       -         
TSIn                                                Net         -        -       1.599     -           2         
U409_TRANSFER_ACK.ROM_DELAY_COUNTER_RNIJ52S5[0]     SB_LUT4     I1       In      -         2.139       -         
U409_TRANSFER_ACK.ROM_DELAY_COUNTER_RNIJ52S5[0]     SB_LUT4     O        Out     0.400     2.539       -         
ROM_TACK_OUTn_0_sqmuxa                              Net         -        -       1.371     -           2         
U409_TRANSFER_ACK.ROM_DELAY_COUNTER_RNO[0]          SB_LUT4     I3       In      -         3.910       -         
U409_TRANSFER_ACK.ROM_DELAY_COUNTER_RNO[0]          SB_LUT4     O        Out     0.316     4.225       -         
ROM_DELAY_COUNTER                                   Net         -        -       1.507     -           1         
U409_TRANSFER_ACK.ROM_DELAY_COUNTER[0]              SB_DFFN     D        In      -         5.732       -         
=================================================================================================================
Total path delay (propagation time + setup) of 5.838 is 1.361(23.3%) logic and 4.477(76.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

---------------------------------------
Resource Usage Report for U409_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             4 uses
SB_CARRY        34 uses
SB_DFF          45 uses
SB_DFFN         2 uses
SB_DFFNSS       2 uses
VCC             4 uses
SB_LUT4         103 uses

I/O ports: 52
I/O primitives: 35
SB_GB_IO       3 uses
SB_IO          32 uses

I/O Register bits:                  0
Register bits not including I/Os:   49 (1%)
Total load per clock:
   CLK40_IN: 1
   CLK6: 1
   CLK28_IN: 1

@S |Mapping Summary:
Total  LUTs: 103 (2%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 103 = 103 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Nov 26 17:26:29 2024

###########################################################]


Synthesis exit by 0.
Current Implementation U409_icecube_Implmnt its sbt path: D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.edf " "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist" "-pTQ144" "-yD:/AmigaPCI/U409/U409.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.edf...
Parsing constraint file: D:/AmigaPCI/U409/U409.pcf ...
start to read sdc/scf file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.scf
sdc_reader OK D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.scf
Stored edif netlist at D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP...

write Timing Constraint to D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: U409_TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.
Unrecognizable name U409_TOP
Ignore unconnected port:RnW, when loading IO constraint.
Ignore unconnected port:A_4, when loading IO constraint.
Ignore unconnected port:A_10, when loading IO constraint.
Ignore unconnected port:A_2, when loading IO constraint.
Ignore unconnected port:A_9, when loading IO constraint.
Ignore unconnected port:TT1, when loading IO constraint.
Ignore unconnected port:TT0, when loading IO constraint.
Ignore unconnected port:LBENn, when loading IO constraint.
Ignore unconnected port:A_7, when loading IO constraint.
Ignore unconnected port:A_14, when loading IO constraint.
Ignore unconnected port:A_6, when loading IO constraint.
Ignore unconnected port:A_15, when loading IO constraint.
Ignore unconnected port:A_5, when loading IO constraint.
Ignore unconnected port:A_3, when loading IO constraint.
Ignore unconnected port:A_11, when loading IO constraint.
Ignore unconnected port:A_1, when loading IO constraint.
Ignore unconnected port:A_8, when loading IO constraint.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U409_icecube_syn.prj" -log "U409_icecube_Implmnt/U409_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U409_icecube_Implmnt/U409_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Tue Nov 26 17:42:33 2024

#Implementation: U409_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v" (library work)
@I::"D:\AmigaPCI\U409\U409_CIA.v" (library work)
@I::"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TICK.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TOP.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module U409_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":752:7:752:18|Synthesizing module SB_PLL40_PAD in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":40:7:40:23|Synthesizing module U409_TRANSFER_ACK in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v":35:7:35:23|Synthesizing module U409_DATA_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":39:7:39:25|Synthesizing module U409_ADDRESS_DECODE in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TICK.v":35:7:35:15|Synthesizing module U409_TICK in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_CIA.v":35:7:35:14|Synthesizing module U409_CIA in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Synthesizing module U409_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":78:2:78:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":78:2:78:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":78:2:78:4|Input BYPASS on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":78:2:78:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":78:2:78:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":78:2:78:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG1273 :"D:\AmigaPCI\U409\U409_TOP.v":81:21:81:28|An input port (port CLK40_IN) is the target of an assignment - please check if this is intentional
@N: CL159 :"D:\AmigaPCI\U409\U409_TOP.v":38:54:38:56|Input RnW is unused.
@W: CL246 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":43:17:43:17|Input port bits 15 to 14 of A[31:1] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":43:17:43:17|Input port bits 11 to 1 of A[31:1] are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":42:10:42:14|Input CLK80 is unused.
@N: CL159 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":42:44:42:53|Input CIA_ENABLE is unused.
@N: CL159 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":42:56:42:61|Input CLKCIA is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 26 17:42:33 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 26 17:42:33 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 26 17:42:33 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\synwork\U409_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 26 17:42:34 2024

###########################################################]
Pre-mapping Report

# Tue Nov 26 17:42:34 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U409\U409_TOP.sdc
@L: D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U409_TOP
@W: MF515 :"d:\amigapci\u409\u409_top.v":78:2:78:4|Found illegal pad connections on pad pll 
@W: MF514 :"d:\amigapci\u409\u409_top.v":38:10:38:17|Found illegal pad-to-port connection for port CLK40_IN  
@W: MF514 :"d:\amigapci\u409\u409_top.v":38:10:38:17|Found illegal pad-to-port connection for port CLK40_IN  

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start        Requested     Requested     Clock        Clock                Clock
Clock        Frequency     Period        Type         Group                Load 
--------------------------------------------------------------------------------
CLK6         6.0 MHz       166.667       declared     default_clkgroup     36   
CLK28_IN     28.6 MHz      34.916        declared     default_clkgroup     8    
CLK40_IN     40.0 MHz      25.000        declared     default_clkgroup     5    
================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Nov 26 17:42:35 2024

###########################################################]
Map & Optimize Report

# Tue Nov 26 17:42:35 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            CLK6
            CLK28_IN


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     9.43ns		 104 /        49
@N: FX1016 :"d:\amigapci\u409\u409_top.v":38:20:38:23|SB_GB_IO inserted on the port CLK6.
@N: FX1016 :"d:\amigapci\u409\u409_top.v":38:26:38:33|SB_GB_IO inserted on the port CLK28_IN.
@N: FX1016 :"d:\amigapci\u409\u409_top.v":38:10:38:17|SB_GB_IO inserted on the port CLK40_IN.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

3 non-gated/non-generated clock tree(s) driving 49 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================= Non-Gated/Non-Generated Clocks =================================
Clock Tree ID     Driving Element         Drive Element Type     Fanout     Sample Instance       
--------------------------------------------------------------------------------------------------
@K:CKID0001       CLK6_ibuf_gb_io         SB_GB_IO               36         U409_TICK.COUNTER50[5]
@K:CKID0002       CLK28_IN_ibuf_gb_io     SB_GB_IO               8          U409_CIA.CLKCIA       
@K:CKID0003       CLK40_IN_ibuf_gb_io     SB_GB_IO               5          TSIn                  
==================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\synwork\U409_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 135MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock CLK6 with period 166.67ns 
@N: MT615 |Found clock CLK28_IN with period 34.92ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Tue Nov 26 17:42:36 2024
#


Top view:               U409_TOP
Requested Frequency:    6.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U409\U409_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 6.662

                   Requested     Estimated     Requested     Estimated                 Clock        Clock           
Starting Clock     Frequency     Frequency     Period        Period        Slack       Type         Group           
--------------------------------------------------------------------------------------------------------------------
CLK6               6.0 MHz       131.0 MHz     166.667       7.636         159.030     declared     default_clkgroup
CLK28_IN           28.6 MHz      128.7 MHz     34.916        7.769         27.147      declared     default_clkgroup
CLK40_IN           40.0 MHz      85.7 MHz      25.000        11.675        6.662       declared     default_clkgroup
====================================================================================================================





Clock Relationships
*******************

Clocks              |    rise  to  rise     |    fall  to  fall    |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------
Starting  Ending    |  constraint  slack    |  constraint  slack   |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------
CLK40_IN  CLK40_IN  |  No paths    -        |  25.000      19.113  |  12.500      6.663  |  No paths    -    
CLK6      CLK6      |  166.667     159.030  |  No paths    -       |  No paths    -      |  No paths    -    
CLK28_IN  CLK28_IN  |  34.916      27.147   |  No paths    -       |  No paths    -      |  No paths    -    
=============================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: CLK6
====================================



Starting Points with Worst Slack
********************************

                           Starting                                          Arrival            
Instance                   Reference     Type       Pin     Net              Time        Slack  
                           Clock                                                                
------------------------------------------------------------------------------------------------
U409_TICK.COUNTER50[0]     CLK6          SB_DFF     Q       COUNTER50[0]     0.540       159.030
U409_TICK.COUNTER60[0]     CLK6          SB_DFF     Q       COUNTER60[0]     0.540       159.030
U409_TICK.COUNTER50[1]     CLK6          SB_DFF     Q       COUNTER50[1]     0.540       159.079
U409_TICK.COUNTER60[1]     CLK6          SB_DFF     Q       COUNTER60[1]     0.540       159.079
U409_TICK.COUNTER50[3]     CLK6          SB_DFF     Q       COUNTER50[3]     0.540       159.080
U409_TICK.COUNTER60[4]     CLK6          SB_DFF     Q       COUNTER60[4]     0.540       159.080
U409_TICK.COUNTER50[5]     CLK6          SB_DFF     Q       COUNTER50[5]     0.540       159.101
U409_TICK.COUNTER60[5]     CLK6          SB_DFF     Q       COUNTER60[5]     0.540       159.101
U409_TICK.COUNTER50[2]     CLK6          SB_DFF     Q       COUNTER50[2]     0.540       159.143
U409_TICK.COUNTER60[2]     CLK6          SB_DFF     Q       COUNTER60[2]     0.540       159.143
================================================================================================


Ending Points with Worst Slack
******************************

                            Starting                                             Required            
Instance                    Reference     Type       Pin     Net                 Time         Slack  
                            Clock                                                                    
-----------------------------------------------------------------------------------------------------
U409_TICK.TICK50            CLK6          SB_DFF     D       TICK50              166.562      159.030
U409_TICK.TICK60            CLK6          SB_DFF     D       TICK60              166.562      159.030
U409_TICK.COUNTER50[0]      CLK6          SB_DFF     D       COUNTER50_3[0]      166.562      159.059
U409_TICK.COUNTER50[5]      CLK6          SB_DFF     D       COUNTER50_3[5]      166.562      159.059
U409_TICK.COUNTER50[6]      CLK6          SB_DFF     D       COUNTER50_3[6]      166.562      159.059
U409_TICK.COUNTER50[9]      CLK6          SB_DFF     D       COUNTER50_3[9]      166.562      159.059
U409_TICK.COUNTER50[11]     CLK6          SB_DFF     D       COUNTER50_3[11]     166.562      159.059
U409_TICK.COUNTER50[13]     CLK6          SB_DFF     D       COUNTER50_3[13]     166.562      159.059
U409_TICK.COUNTER50[14]     CLK6          SB_DFF     D       COUNTER50_3[14]     166.562      159.059
U409_TICK.COUNTER50[15]     CLK6          SB_DFF     D       COUNTER50_3[15]     166.562      159.059
=====================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      166.667
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         166.562

    - Propagation time:                      7.531
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 159.030

    Number of logic level(s):                3
    Starting point:                          U409_TICK.COUNTER50[0] / Q
    Ending point:                            U409_TICK.TICK50 / D
    The start point is clocked by            CLK6 [rising] on pin C
    The end   point is clocked by            CLK6 [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U409_TICK.COUNTER50[0]               SB_DFF      Q        Out     0.540     0.540       -         
COUNTER50[0]                         Net         -        -       1.599     -           4         
U409_TICK.COUNTER50_RNID6CP[3]       SB_LUT4     I0       In      -         2.139       -         
U409_TICK.COUNTER50_RNID6CP[3]       SB_LUT4     O        Out     0.449     2.588       -         
TICK503_8                            Net         -        -       1.371     -           1         
U409_TICK.COUNTER50_RNITU182[10]     SB_LUT4     I2       In      -         3.959       -         
U409_TICK.COUNTER50_RNITU182[10]     SB_LUT4     O        Out     0.379     4.338       -         
TICK503_14                           Net         -        -       1.371     -           9         
U409_TICK.TICK50_RNO                 SB_LUT4     I3       In      -         5.708       -         
U409_TICK.TICK50_RNO                 SB_LUT4     O        Out     0.316     6.024       -         
TICK50                               Net         -        -       1.507     -           1         
U409_TICK.TICK50                     SB_DFF      D        In      -         7.531       -         
==================================================================================================
Total path delay (propagation time + setup) of 7.636 is 1.788(23.4%) logic and 5.848(76.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: CLK28_IN
====================================



Starting Points with Worst Slack
********************************

                              Starting                                              Arrival           
Instance                      Reference     Type       Pin     Net                  Time        Slack 
                              Clock                                                                   
------------------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[2]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[2]     0.540       27.147
U409_CIA.CIA_CLK_COUNT[4]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[4]     0.540       27.196
U409_CIA.CIA_CLK_COUNT[1]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[1]     0.540       27.217
U409_CIA.CIA_CLK_COUNT[5]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[5]     0.540       27.217
U409_CIA.CIA_CLK_COUNT[0]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[0]     0.540       28.862
U409_CIA.CIA_CLK_COUNT[3]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[3]     0.540       29.011
U409_CIA.CIA_ENABLE           CLK28_IN      SB_DFF     Q       CIA_ENABLEm          0.540       30.716
U409_CIA.CLKCIA               CLK28_IN      SB_DFF     Q       CLKCIA_c             0.540       30.716
======================================================================================================


Ending Points with Worst Slack
******************************

                              Starting                                                  Required           
Instance                      Reference     Type       Pin     Net                      Time         Slack 
                              Clock                                                                        
-----------------------------------------------------------------------------------------------------------
U409_CIA.CLKCIA               CLK28_IN      SB_DFF     D       CLKCIA_0                 34.811       27.147
U409_CIA.CIA_ENABLE           CLK28_IN      SB_DFF     D       CIA_ENABLE_0             34.811       27.210
U409_CIA.CIA_CLK_COUNT[5]     CLK28_IN      SB_DFF     D       CIA_CLK_COUNT_3[5]       34.811       28.730
U409_CIA.CIA_CLK_COUNT[3]     CLK28_IN      SB_DFF     D       CIA_CLK_COUNT_3[3]       34.811       29.058
U409_CIA.CIA_CLK_COUNT[4]     CLK28_IN      SB_DFF     D       CIA_CLK_COUNT_RNO[4]     34.811       30.691
U409_CIA.CIA_CLK_COUNT[0]     CLK28_IN      SB_DFF     D       CIA_CLK_COUNT_i[0]       34.811       30.716
U409_CIA.CIA_CLK_COUNT[1]     CLK28_IN      SB_DFF     D       CIA_CLK_COUNT_RNO[1]     34.811       30.765
U409_CIA.CIA_CLK_COUNT[2]     CLK28_IN      SB_DFF     D       CIA_CLK_COUNT_RNO[2]     34.811       30.765
===========================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      34.916
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         34.811

    - Propagation time:                      7.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 27.147

    Number of logic level(s):                3
    Starting point:                          U409_CIA.CIA_CLK_COUNT[2] / Q
    Ending point:                            U409_CIA.CLKCIA / D
    The start point is clocked by            CLK28_IN [rising] on pin C
    The end   point is clocked by            CLK28_IN [rising] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                   Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[2]              SB_DFF      Q        Out     0.540     0.540       -         
CIA_CLK_COUNT[2]                       Net         -        -       1.599     -           5         
U409_CIA.CIA_CLK_COUNT_RNIH7921[5]     SB_LUT4     I0       In      -         2.139       -         
U409_CIA.CIA_CLK_COUNT_RNIH7921[5]     SB_LUT4     O        Out     0.449     2.588       -         
N_3_0                                  Net         -        -       1.371     -           2         
U409_CIA.CLKCIA_RNO_0                  SB_LUT4     I0       In      -         3.959       -         
U409_CIA.CLKCIA_RNO_0                  SB_LUT4     O        Out     0.449     4.408       -         
CLKCIA8                                Net         -        -       1.371     -           1         
U409_CIA.CLKCIA_RNO                    SB_LUT4     I2       In      -         5.779       -         
U409_CIA.CLKCIA_RNO                    SB_LUT4     O        Out     0.379     6.157       -         
CLKCIA_0                               Net         -        -       1.507     -           1         
U409_CIA.CLKCIA                        SB_DFF      D        In      -         7.664       -         
====================================================================================================
Total path delay (propagation time + setup) of 7.770 is 1.922(24.7%) logic and 5.848(75.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: CLK40_IN
====================================



Starting Points with Worst Slack
********************************

                                           Starting                                                     Arrival           
Instance                                   Reference     Type          Pin     Net                      Time        Slack 
                                           Clock                                                                          
--------------------------------------------------------------------------------------------------------------------------
TSIn                                       CLK40_IN      SB_DFF        Q       TSIn                     0.540       6.662 
U409_TRANSFER_ACK.ROM_DELAY_COUNTER[1]     CLK40_IN      SB_DFFN       Q       ROM_DELAY_COUNTER[1]     0.540       19.113
U409_TRANSFER_ACK.ROM_DELAY_COUNTER[0]     CLK40_IN      SB_DFFN       Q       ROM_DELAY_COUNTER[0]     0.540       19.163
U409_TRANSFER_ACK.ROM_TACK_OUTn            CLK40_IN      SB_DFFNSS     Q       ROM_TACK_OUTn            0.540       20.800
U409_TRANSFER_ACK.ROM_TACK_EN_i            CLK40_IN      SB_DFFNSS     Q       ROM_TACK_EN_i            0.540       20.870
==========================================================================================================================


Ending Points with Worst Slack
******************************

                                           Starting                                                    Required           
Instance                                   Reference     Type          Pin     Net                     Time         Slack 
                                           Clock                                                                          
--------------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.ROM_DELAY_COUNTER[0]     CLK40_IN      SB_DFFN       D       ROM_DELAY_COUNTER       12.395       6.662 
U409_TRANSFER_ACK.ROM_TACK_OUTn            CLK40_IN      SB_DFFNSS     D       ROM_TACK_OUTn_0         12.395       6.662 
U409_TRANSFER_ACK.ROM_TACK_EN_i            CLK40_IN      SB_DFFNSS     D       ROM_TACK_EN_i_en_0      12.395       6.684 
U409_TRANSFER_ACK.ROM_DELAY_COUNTER[1]     CLK40_IN      SB_DFFN       D       ROM_DELAY_COUNTER_0     24.895       20.849
==========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      5.732
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     6.662

    Number of logic level(s):                2
    Starting point:                          TSIn / Q
    Ending point:                            U409_TRANSFER_ACK.ROM_DELAY_COUNTER[0] / D
    The start point is clocked by            CLK40_IN [rising] on pin C
    The end   point is clocked by            CLK40_IN [falling] on pin C

Instance / Net                                                  Pin      Pin               Arrival     No. of    
Name                                                Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------
TSIn                                                SB_DFF      Q        Out     0.540     0.540       -         
TSIn                                                Net         -        -       1.599     -           2         
U409_TRANSFER_ACK.ROM_DELAY_COUNTER_RNIJ52S5[0]     SB_LUT4     I1       In      -         2.139       -         
U409_TRANSFER_ACK.ROM_DELAY_COUNTER_RNIJ52S5[0]     SB_LUT4     O        Out     0.400     2.539       -         
ROM_TACK_OUTn_0_sqmuxa                              Net         -        -       1.371     -           2         
U409_TRANSFER_ACK.ROM_DELAY_COUNTER_RNO[0]          SB_LUT4     I3       In      -         3.910       -         
U409_TRANSFER_ACK.ROM_DELAY_COUNTER_RNO[0]          SB_LUT4     O        Out     0.316     4.225       -         
ROM_DELAY_COUNTER                                   Net         -        -       1.507     -           1         
U409_TRANSFER_ACK.ROM_DELAY_COUNTER[0]              SB_DFFN     D        In      -         5.732       -         
=================================================================================================================
Total path delay (propagation time + setup) of 5.838 is 1.361(23.3%) logic and 4.477(76.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

---------------------------------------
Resource Usage Report for U409_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             4 uses
SB_CARRY        34 uses
SB_DFF          45 uses
SB_DFFN         2 uses
SB_DFFNSS       2 uses
VCC             4 uses
SB_LUT4         103 uses

I/O ports: 52
I/O primitives: 35
SB_GB_IO       3 uses
SB_IO          32 uses

I/O Register bits:                  0
Register bits not including I/Os:   49 (1%)
Total load per clock:
   CLK40_IN: 1
   CLK6: 1
   CLK28_IN: 1

@S |Mapping Summary:
Total  LUTs: 103 (2%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 103 = 103 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Nov 26 17:42:36 2024

###########################################################]


Synthesis exit by 0.
Current Implementation U409_icecube_Implmnt its sbt path: D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.edf " "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist" "-pTQ144" "-yD:/AmigaPCI/U409/U409.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.edf...
Parsing constraint file: D:/AmigaPCI/U409/U409.pcf ...
start to read sdc/scf file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.scf
sdc_reader OK D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.scf
Stored edif netlist at D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP...

write Timing Constraint to D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: U409_TOP

EDF Parser run-time: 1 (sec)
edif parser succeed.
Unrecognizable name U409_TOP
Ignore unconnected port:RnW, when loading IO constraint.
Ignore unconnected port:A_4, when loading IO constraint.
Ignore unconnected port:A_10, when loading IO constraint.
Ignore unconnected port:A_2, when loading IO constraint.
Ignore unconnected port:A_9, when loading IO constraint.
Ignore unconnected port:TT1, when loading IO constraint.
Ignore unconnected port:TT0, when loading IO constraint.
Ignore unconnected port:LBENn, when loading IO constraint.
Ignore unconnected port:A_7, when loading IO constraint.
Ignore unconnected port:A_14, when loading IO constraint.
Ignore unconnected port:A_6, when loading IO constraint.
Ignore unconnected port:A_15, when loading IO constraint.
Ignore unconnected port:A_5, when loading IO constraint.
Ignore unconnected port:A_3, when loading IO constraint.
Ignore unconnected port:A_11, when loading IO constraint.
Ignore unconnected port:A_1, when loading IO constraint.
Ignore unconnected port:A_8, when loading IO constraint.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U409_icecube_syn.prj" -log "U409_icecube_Implmnt/U409_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U409_icecube_Implmnt/U409_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Tue Nov 26 17:45:18 2024

#Implementation: U409_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v" (library work)
@I::"D:\AmigaPCI\U409\U409_CIA.v" (library work)
@I::"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TICK.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TOP.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module U409_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":752:7:752:18|Synthesizing module SB_PLL40_PAD in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":40:7:40:23|Synthesizing module U409_TRANSFER_ACK in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v":35:7:35:23|Synthesizing module U409_DATA_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":39:7:39:25|Synthesizing module U409_ADDRESS_DECODE in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TICK.v":35:7:35:15|Synthesizing module U409_TICK in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_CIA.v":35:7:35:14|Synthesizing module U409_CIA in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Synthesizing module U409_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":78:2:78:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":78:2:78:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":78:2:78:4|Input BYPASS on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":78:2:78:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":78:2:78:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":78:2:78:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG1273 :"D:\AmigaPCI\U409\U409_TOP.v":81:21:81:28|An input port (port CLK40_IN) is the target of an assignment - please check if this is intentional
@N: CL159 :"D:\AmigaPCI\U409\U409_TOP.v":38:54:38:56|Input RnW is unused.
@W: CL246 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":43:17:43:17|Input port bits 15 to 14 of A[31:1] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":43:17:43:17|Input port bits 11 to 1 of A[31:1] are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":42:10:42:14|Input CLK80 is unused.
@N: CL159 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":42:44:42:53|Input CIA_ENABLE is unused.
@N: CL159 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":42:56:42:61|Input CLKCIA is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 26 17:45:18 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 26 17:45:18 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 26 17:45:18 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\synwork\U409_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 26 17:45:19 2024

###########################################################]
Pre-mapping Report

# Tue Nov 26 17:45:19 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U409\U409_TOP.sdc
@L: D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U409_TOP
@W: MF515 :"d:\amigapci\u409\u409_top.v":78:2:78:4|Found illegal pad connections on pad pll 
@W: MF514 :"d:\amigapci\u409\u409_top.v":38:10:38:17|Found illegal pad-to-port connection for port CLK40_IN  
@W: MF514 :"d:\amigapci\u409\u409_top.v":38:10:38:17|Found illegal pad-to-port connection for port CLK40_IN  

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start        Requested     Requested     Clock        Clock                Clock
Clock        Frequency     Period        Type         Group                Load 
--------------------------------------------------------------------------------
CLK6         6.0 MHz       166.667       declared     default_clkgroup     36   
CLK28_IN     28.6 MHz      34.916        declared     default_clkgroup     8    
CLK40_IN     40.0 MHz      25.000        declared     default_clkgroup     5    
================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Nov 26 17:45:20 2024

###########################################################]
Map & Optimize Report

# Tue Nov 26 17:45:20 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            CLK6
            CLK28_IN


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     9.43ns		 104 /        49
@N: FX1016 :"d:\amigapci\u409\u409_top.v":38:20:38:23|SB_GB_IO inserted on the port CLK6.
@N: FX1016 :"d:\amigapci\u409\u409_top.v":38:26:38:33|SB_GB_IO inserted on the port CLK28_IN.
@N: FX1016 :"d:\amigapci\u409\u409_top.v":38:10:38:17|SB_GB_IO inserted on the port CLK40_IN.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

3 non-gated/non-generated clock tree(s) driving 49 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================= Non-Gated/Non-Generated Clocks =================================
Clock Tree ID     Driving Element         Drive Element Type     Fanout     Sample Instance       
--------------------------------------------------------------------------------------------------
@K:CKID0001       CLK6_ibuf_gb_io         SB_GB_IO               36         U409_TICK.COUNTER50[5]
@K:CKID0002       CLK28_IN_ibuf_gb_io     SB_GB_IO               8          U409_CIA.CLKCIA       
@K:CKID0003       CLK40_IN_ibuf_gb_io     SB_GB_IO               5          TSIn                  
==================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\synwork\U409_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 135MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock CLK6 with period 166.67ns 
@N: MT615 |Found clock CLK28_IN with period 34.92ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Tue Nov 26 17:45:21 2024
#


Top view:               U409_TOP
Requested Frequency:    6.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U409\U409_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 6.662

                   Requested     Estimated     Requested     Estimated                 Clock        Clock           
Starting Clock     Frequency     Frequency     Period        Period        Slack       Type         Group           
--------------------------------------------------------------------------------------------------------------------
CLK6               6.0 MHz       131.0 MHz     166.667       7.636         159.030     declared     default_clkgroup
CLK28_IN           28.6 MHz      128.7 MHz     34.916        7.769         27.147      declared     default_clkgroup
CLK40_IN           40.0 MHz      85.7 MHz      25.000        11.675        6.662       declared     default_clkgroup
====================================================================================================================





Clock Relationships
*******************

Clocks              |    rise  to  rise     |    fall  to  fall    |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------
Starting  Ending    |  constraint  slack    |  constraint  slack   |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------
CLK40_IN  CLK40_IN  |  No paths    -        |  25.000      19.113  |  12.500      6.663  |  No paths    -    
CLK6      CLK6      |  166.667     159.030  |  No paths    -       |  No paths    -      |  No paths    -    
CLK28_IN  CLK28_IN  |  34.916      27.147   |  No paths    -       |  No paths    -      |  No paths    -    
=============================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: CLK6
====================================



Starting Points with Worst Slack
********************************

                           Starting                                          Arrival            
Instance                   Reference     Type       Pin     Net              Time        Slack  
                           Clock                                                                
------------------------------------------------------------------------------------------------
U409_TICK.COUNTER50[0]     CLK6          SB_DFF     Q       COUNTER50[0]     0.540       159.030
U409_TICK.COUNTER60[0]     CLK6          SB_DFF     Q       COUNTER60[0]     0.540       159.030
U409_TICK.COUNTER50[1]     CLK6          SB_DFF     Q       COUNTER50[1]     0.540       159.079
U409_TICK.COUNTER60[1]     CLK6          SB_DFF     Q       COUNTER60[1]     0.540       159.079
U409_TICK.COUNTER50[3]     CLK6          SB_DFF     Q       COUNTER50[3]     0.540       159.080
U409_TICK.COUNTER60[4]     CLK6          SB_DFF     Q       COUNTER60[4]     0.540       159.080
U409_TICK.COUNTER50[5]     CLK6          SB_DFF     Q       COUNTER50[5]     0.540       159.101
U409_TICK.COUNTER60[5]     CLK6          SB_DFF     Q       COUNTER60[5]     0.540       159.101
U409_TICK.COUNTER50[2]     CLK6          SB_DFF     Q       COUNTER50[2]     0.540       159.143
U409_TICK.COUNTER60[2]     CLK6          SB_DFF     Q       COUNTER60[2]     0.540       159.143
================================================================================================


Ending Points with Worst Slack
******************************

                            Starting                                             Required            
Instance                    Reference     Type       Pin     Net                 Time         Slack  
                            Clock                                                                    
-----------------------------------------------------------------------------------------------------
U409_TICK.TICK50            CLK6          SB_DFF     D       TICK50              166.562      159.030
U409_TICK.TICK60            CLK6          SB_DFF     D       TICK60              166.562      159.030
U409_TICK.COUNTER50[0]      CLK6          SB_DFF     D       COUNTER50_3[0]      166.562      159.059
U409_TICK.COUNTER50[5]      CLK6          SB_DFF     D       COUNTER50_3[5]      166.562      159.059
U409_TICK.COUNTER50[6]      CLK6          SB_DFF     D       COUNTER50_3[6]      166.562      159.059
U409_TICK.COUNTER50[9]      CLK6          SB_DFF     D       COUNTER50_3[9]      166.562      159.059
U409_TICK.COUNTER50[11]     CLK6          SB_DFF     D       COUNTER50_3[11]     166.562      159.059
U409_TICK.COUNTER50[13]     CLK6          SB_DFF     D       COUNTER50_3[13]     166.562      159.059
U409_TICK.COUNTER50[14]     CLK6          SB_DFF     D       COUNTER50_3[14]     166.562      159.059
U409_TICK.COUNTER50[15]     CLK6          SB_DFF     D       COUNTER50_3[15]     166.562      159.059
=====================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      166.667
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         166.562

    - Propagation time:                      7.531
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 159.030

    Number of logic level(s):                3
    Starting point:                          U409_TICK.COUNTER50[0] / Q
    Ending point:                            U409_TICK.TICK50 / D
    The start point is clocked by            CLK6 [rising] on pin C
    The end   point is clocked by            CLK6 [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U409_TICK.COUNTER50[0]               SB_DFF      Q        Out     0.540     0.540       -         
COUNTER50[0]                         Net         -        -       1.599     -           4         
U409_TICK.COUNTER50_RNID6CP[3]       SB_LUT4     I0       In      -         2.139       -         
U409_TICK.COUNTER50_RNID6CP[3]       SB_LUT4     O        Out     0.449     2.588       -         
TICK503_8                            Net         -        -       1.371     -           1         
U409_TICK.COUNTER50_RNITU182[10]     SB_LUT4     I2       In      -         3.959       -         
U409_TICK.COUNTER50_RNITU182[10]     SB_LUT4     O        Out     0.379     4.338       -         
TICK503_14                           Net         -        -       1.371     -           9         
U409_TICK.TICK50_RNO                 SB_LUT4     I3       In      -         5.708       -         
U409_TICK.TICK50_RNO                 SB_LUT4     O        Out     0.316     6.024       -         
TICK50                               Net         -        -       1.507     -           1         
U409_TICK.TICK50                     SB_DFF      D        In      -         7.531       -         
==================================================================================================
Total path delay (propagation time + setup) of 7.636 is 1.788(23.4%) logic and 5.848(76.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: CLK28_IN
====================================



Starting Points with Worst Slack
********************************

                              Starting                                              Arrival           
Instance                      Reference     Type       Pin     Net                  Time        Slack 
                              Clock                                                                   
------------------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[2]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[2]     0.540       27.147
U409_CIA.CIA_CLK_COUNT[4]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[4]     0.540       27.196
U409_CIA.CIA_CLK_COUNT[1]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[1]     0.540       27.217
U409_CIA.CIA_CLK_COUNT[5]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[5]     0.540       27.217
U409_CIA.CIA_CLK_COUNT[0]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[0]     0.540       28.862
U409_CIA.CIA_CLK_COUNT[3]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[3]     0.540       29.011
U409_CIA.CIA_ENABLE           CLK28_IN      SB_DFF     Q       CIA_ENABLEm          0.540       30.716
U409_CIA.CLKCIA               CLK28_IN      SB_DFF     Q       CLKCIA_c             0.540       30.716
======================================================================================================


Ending Points with Worst Slack
******************************

                              Starting                                                  Required           
Instance                      Reference     Type       Pin     Net                      Time         Slack 
                              Clock                                                                        
-----------------------------------------------------------------------------------------------------------
U409_CIA.CLKCIA               CLK28_IN      SB_DFF     D       CLKCIA_0                 34.811       27.147
U409_CIA.CIA_ENABLE           CLK28_IN      SB_DFF     D       CIA_ENABLE_0             34.811       27.210
U409_CIA.CIA_CLK_COUNT[5]     CLK28_IN      SB_DFF     D       CIA_CLK_COUNT_3[5]       34.811       28.730
U409_CIA.CIA_CLK_COUNT[3]     CLK28_IN      SB_DFF     D       CIA_CLK_COUNT_3[3]       34.811       29.058
U409_CIA.CIA_CLK_COUNT[4]     CLK28_IN      SB_DFF     D       CIA_CLK_COUNT_RNO[4]     34.811       30.691
U409_CIA.CIA_CLK_COUNT[0]     CLK28_IN      SB_DFF     D       CIA_CLK_COUNT_i[0]       34.811       30.716
U409_CIA.CIA_CLK_COUNT[1]     CLK28_IN      SB_DFF     D       CIA_CLK_COUNT_RNO[1]     34.811       30.765
U409_CIA.CIA_CLK_COUNT[2]     CLK28_IN      SB_DFF     D       CIA_CLK_COUNT_RNO[2]     34.811       30.765
===========================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      34.916
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         34.811

    - Propagation time:                      7.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 27.147

    Number of logic level(s):                3
    Starting point:                          U409_CIA.CIA_CLK_COUNT[2] / Q
    Ending point:                            U409_CIA.CLKCIA / D
    The start point is clocked by            CLK28_IN [rising] on pin C
    The end   point is clocked by            CLK28_IN [rising] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                   Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[2]              SB_DFF      Q        Out     0.540     0.540       -         
CIA_CLK_COUNT[2]                       Net         -        -       1.599     -           5         
U409_CIA.CIA_CLK_COUNT_RNIH7921[5]     SB_LUT4     I0       In      -         2.139       -         
U409_CIA.CIA_CLK_COUNT_RNIH7921[5]     SB_LUT4     O        Out     0.449     2.588       -         
N_3_0                                  Net         -        -       1.371     -           2         
U409_CIA.CLKCIA_RNO_0                  SB_LUT4     I0       In      -         3.959       -         
U409_CIA.CLKCIA_RNO_0                  SB_LUT4     O        Out     0.449     4.408       -         
CLKCIA8                                Net         -        -       1.371     -           1         
U409_CIA.CLKCIA_RNO                    SB_LUT4     I2       In      -         5.779       -         
U409_CIA.CLKCIA_RNO                    SB_LUT4     O        Out     0.379     6.157       -         
CLKCIA_0                               Net         -        -       1.507     -           1         
U409_CIA.CLKCIA                        SB_DFF      D        In      -         7.664       -         
====================================================================================================
Total path delay (propagation time + setup) of 7.770 is 1.922(24.7%) logic and 5.848(75.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: CLK40_IN
====================================



Starting Points with Worst Slack
********************************

                                           Starting                                                     Arrival           
Instance                                   Reference     Type          Pin     Net                      Time        Slack 
                                           Clock                                                                          
--------------------------------------------------------------------------------------------------------------------------
TSIn                                       CLK40_IN      SB_DFF        Q       TSIn                     0.540       6.662 
U409_TRANSFER_ACK.ROM_DELAY_COUNTER[1]     CLK40_IN      SB_DFFN       Q       ROM_DELAY_COUNTER[1]     0.540       19.113
U409_TRANSFER_ACK.ROM_DELAY_COUNTER[0]     CLK40_IN      SB_DFFN       Q       ROM_DELAY_COUNTER[0]     0.540       19.163
U409_TRANSFER_ACK.ROM_TACK_OUTn            CLK40_IN      SB_DFFNSS     Q       ROM_TACK_OUTn            0.540       20.800
U409_TRANSFER_ACK.ROM_TACK_EN_i            CLK40_IN      SB_DFFNSS     Q       ROM_TACK_EN_i            0.540       20.870
==========================================================================================================================


Ending Points with Worst Slack
******************************

                                           Starting                                                    Required           
Instance                                   Reference     Type          Pin     Net                     Time         Slack 
                                           Clock                                                                          
--------------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.ROM_DELAY_COUNTER[0]     CLK40_IN      SB_DFFN       D       ROM_DELAY_COUNTER       12.395       6.662 
U409_TRANSFER_ACK.ROM_TACK_OUTn            CLK40_IN      SB_DFFNSS     D       ROM_TACK_OUTn_0         12.395       6.662 
U409_TRANSFER_ACK.ROM_TACK_EN_i            CLK40_IN      SB_DFFNSS     D       ROM_TACK_EN_i_en_0      12.395       6.684 
U409_TRANSFER_ACK.ROM_DELAY_COUNTER[1]     CLK40_IN      SB_DFFN       D       ROM_DELAY_COUNTER_0     24.895       20.849
==========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      5.732
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     6.662

    Number of logic level(s):                2
    Starting point:                          TSIn / Q
    Ending point:                            U409_TRANSFER_ACK.ROM_DELAY_COUNTER[0] / D
    The start point is clocked by            CLK40_IN [rising] on pin C
    The end   point is clocked by            CLK40_IN [falling] on pin C

Instance / Net                                                  Pin      Pin               Arrival     No. of    
Name                                                Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------
TSIn                                                SB_DFF      Q        Out     0.540     0.540       -         
TSIn                                                Net         -        -       1.599     -           2         
U409_TRANSFER_ACK.ROM_DELAY_COUNTER_RNIJ52S5[0]     SB_LUT4     I1       In      -         2.139       -         
U409_TRANSFER_ACK.ROM_DELAY_COUNTER_RNIJ52S5[0]     SB_LUT4     O        Out     0.400     2.539       -         
ROM_TACK_OUTn_0_sqmuxa                              Net         -        -       1.371     -           2         
U409_TRANSFER_ACK.ROM_DELAY_COUNTER_RNO[0]          SB_LUT4     I3       In      -         3.910       -         
U409_TRANSFER_ACK.ROM_DELAY_COUNTER_RNO[0]          SB_LUT4     O        Out     0.316     4.225       -         
ROM_DELAY_COUNTER                                   Net         -        -       1.507     -           1         
U409_TRANSFER_ACK.ROM_DELAY_COUNTER[0]              SB_DFFN     D        In      -         5.732       -         
=================================================================================================================
Total path delay (propagation time + setup) of 5.838 is 1.361(23.3%) logic and 4.477(76.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

---------------------------------------
Resource Usage Report for U409_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             4 uses
SB_CARRY        34 uses
SB_DFF          45 uses
SB_DFFN         2 uses
SB_DFFNSS       2 uses
VCC             4 uses
SB_LUT4         103 uses

I/O ports: 52
I/O primitives: 35
SB_GB_IO       3 uses
SB_IO          32 uses

I/O Register bits:                  0
Register bits not including I/Os:   49 (1%)
Total load per clock:
   CLK40_IN: 1
   CLK6: 1
   CLK28_IN: 1

@S |Mapping Summary:
Total  LUTs: 103 (2%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 103 = 103 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Nov 26 17:45:21 2024

###########################################################]


Synthesis exit by 0.
Current Implementation U409_icecube_Implmnt its sbt path: D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.edf " "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist" "-pTQ144" "-yD:/AmigaPCI/U409/U409.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.edf...
Parsing constraint file: D:/AmigaPCI/U409/U409.pcf ...
start to read sdc/scf file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.scf
sdc_reader OK D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.scf
Stored edif netlist at D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP...

write Timing Constraint to D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: U409_TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --outdir "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP --outdir D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP
SDC file             - D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	103
    Number of DFFs      	:	49
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	34
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	32
    Number of GBIOs     	:	3
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	1
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[8], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[1], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[11], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[3], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[5], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[15], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[6], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[14], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[7], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for LBENn, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for TT0, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for TT1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[9], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[2], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[10], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[4], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for RnW, as it is not connected to any PAD
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	104
    Number of DFFs      	:	49
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	34

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	32
        LUT, DFF and CARRY	:	17
    Combinational LogicCells
        Only LUT         	:	41
        CARRY Only       	:	3
        LUT with CARRY   	:	14
    LogicCells                  :	107/3520
    PLBs                        :	16/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	35/107
    PLLs                        :	0/2


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 10.5 (sec)

Final Design Statistics
    Number of LUTs      	:	104
    Number of DFFs      	:	49
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	34
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	32
    Number of GBIOs     	:	3
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	107/3520
    PLBs                        :	29/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	35/107
    PLLs                        :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 3
Clock: CLK28_IN | Frequency: 237.24 MHz | Target: 28.64 MHz
Clock: CLK40_IN | Frequency: 162.83 MHz | Target: 40.00 MHz
Clock: CLK6 | Frequency: 188.09 MHz | Target: 6.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 11.3 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --package TQ144 --outdir "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 531
used logic cells: 107
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U409_icecube_syn.prj" -log "U409_icecube_Implmnt/U409_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U409_icecube_Implmnt/U409_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Tue Nov 26 17:47:55 2024

#Implementation: U409_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v" (library work)
@I::"D:\AmigaPCI\U409\U409_CIA.v" (library work)
@I::"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TICK.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TOP.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v" (library work)
Verilog syntax check successful!
File D:\AmigaPCI\U409\U409_TOP.v changed - recompiling
Selecting top level module U409_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":698:7:698:19|Synthesizing module SB_PLL40_CORE in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":40:7:40:23|Synthesizing module U409_TRANSFER_ACK in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v":35:7:35:23|Synthesizing module U409_DATA_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":39:7:39:25|Synthesizing module U409_ADDRESS_DECODE in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TICK.v":35:7:35:15|Synthesizing module U409_TICK in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_CIA.v":35:7:35:14|Synthesizing module U409_CIA in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Synthesizing module U409_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":79:2:79:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":79:2:79:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":79:2:79:4|Input BYPASS on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":79:2:79:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":79:2:79:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":79:2:79:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CL159 :"D:\AmigaPCI\U409\U409_TOP.v":38:54:38:56|Input RnW is unused.
@W: CL246 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":43:17:43:17|Input port bits 15 to 14 of A[31:1] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":43:17:43:17|Input port bits 11 to 1 of A[31:1] are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":42:10:42:14|Input CLK80 is unused.
@N: CL159 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":42:44:42:53|Input CIA_ENABLE is unused.
@N: CL159 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":42:56:42:61|Input CLKCIA is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 26 17:47:56 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 26 17:47:56 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 26 17:47:56 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\synwork\U409_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 26 17:47:57 2024

###########################################################]
Pre-mapping Report

# Tue Nov 26 17:47:57 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U409\U409_TOP.sdc
@L: D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U409_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start        Requested     Requested     Clock        Clock                Clock
Clock        Frequency     Period        Type         Group                Load 
--------------------------------------------------------------------------------
CLK6         6.0 MHz       166.667       declared     default_clkgroup     36   
CLK28_IN     28.6 MHz      34.916        declared     default_clkgroup     8    
CLK40_IN     40.0 MHz      25.000        declared     default_clkgroup     5    
================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Nov 26 17:47:57 2024

###########################################################]
Map & Optimize Report

# Tue Nov 26 17:47:57 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            CLK6
            CLK28_IN


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     9.43ns		 104 /        49
@N: FX1016 :"d:\amigapci\u409\u409_top.v":38:20:38:23|SB_GB_IO inserted on the port CLK6.
@N: FX1016 :"d:\amigapci\u409\u409_top.v":38:26:38:33|SB_GB_IO inserted on the port CLK28_IN.
@N: FX1016 :"d:\amigapci\u409\u409_top.v":38:10:38:17|SB_GB_IO inserted on the port CLK40_IN.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

3 non-gated/non-generated clock tree(s) driving 49 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================= Non-Gated/Non-Generated Clocks =================================
Clock Tree ID     Driving Element         Drive Element Type     Fanout     Sample Instance       
--------------------------------------------------------------------------------------------------
@K:CKID0001       CLK6_ibuf_gb_io         SB_GB_IO               36         U409_TICK.COUNTER50[5]
@K:CKID0002       CLK28_IN_ibuf_gb_io     SB_GB_IO               8          U409_CIA.CLKCIA       
@K:CKID0003       CLK40_IN_ibuf_gb_io     SB_GB_IO               5          TSIn                  
==================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\synwork\U409_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 135MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock CLK6 with period 166.67ns 
@N: MT615 |Found clock CLK28_IN with period 34.92ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Tue Nov 26 17:47:58 2024
#


Top view:               U409_TOP
Requested Frequency:    6.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U409\U409_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 6.662

                   Requested     Estimated     Requested     Estimated                 Clock        Clock           
Starting Clock     Frequency     Frequency     Period        Period        Slack       Type         Group           
--------------------------------------------------------------------------------------------------------------------
CLK6               6.0 MHz       131.0 MHz     166.667       7.636         159.030     declared     default_clkgroup
CLK28_IN           28.6 MHz      128.7 MHz     34.916        7.769         27.147      declared     default_clkgroup
CLK40_IN           40.0 MHz      85.7 MHz      25.000        11.675        6.662       declared     default_clkgroup
====================================================================================================================





Clock Relationships
*******************

Clocks              |    rise  to  rise     |    fall  to  fall    |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------
Starting  Ending    |  constraint  slack    |  constraint  slack   |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------
CLK40_IN  CLK40_IN  |  No paths    -        |  25.000      19.113  |  12.500      6.663  |  No paths    -    
CLK6      CLK6      |  166.667     159.030  |  No paths    -       |  No paths    -      |  No paths    -    
CLK28_IN  CLK28_IN  |  34.916      27.147   |  No paths    -       |  No paths    -      |  No paths    -    
=============================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: CLK6
====================================



Starting Points with Worst Slack
********************************

                           Starting                                          Arrival            
Instance                   Reference     Type       Pin     Net              Time        Slack  
                           Clock                                                                
------------------------------------------------------------------------------------------------
U409_TICK.COUNTER50[0]     CLK6          SB_DFF     Q       COUNTER50[0]     0.540       159.030
U409_TICK.COUNTER60[0]     CLK6          SB_DFF     Q       COUNTER60[0]     0.540       159.030
U409_TICK.COUNTER50[1]     CLK6          SB_DFF     Q       COUNTER50[1]     0.540       159.079
U409_TICK.COUNTER60[1]     CLK6          SB_DFF     Q       COUNTER60[1]     0.540       159.079
U409_TICK.COUNTER50[3]     CLK6          SB_DFF     Q       COUNTER50[3]     0.540       159.080
U409_TICK.COUNTER60[4]     CLK6          SB_DFF     Q       COUNTER60[4]     0.540       159.080
U409_TICK.COUNTER50[5]     CLK6          SB_DFF     Q       COUNTER50[5]     0.540       159.101
U409_TICK.COUNTER60[5]     CLK6          SB_DFF     Q       COUNTER60[5]     0.540       159.101
U409_TICK.COUNTER50[2]     CLK6          SB_DFF     Q       COUNTER50[2]     0.540       159.143
U409_TICK.COUNTER60[2]     CLK6          SB_DFF     Q       COUNTER60[2]     0.540       159.143
================================================================================================


Ending Points with Worst Slack
******************************

                            Starting                                             Required            
Instance                    Reference     Type       Pin     Net                 Time         Slack  
                            Clock                                                                    
-----------------------------------------------------------------------------------------------------
U409_TICK.TICK50            CLK6          SB_DFF     D       TICK50              166.562      159.030
U409_TICK.TICK60            CLK6          SB_DFF     D       TICK60              166.562      159.030
U409_TICK.COUNTER50[0]      CLK6          SB_DFF     D       COUNTER50_3[0]      166.562      159.059
U409_TICK.COUNTER50[5]      CLK6          SB_DFF     D       COUNTER50_3[5]      166.562      159.059
U409_TICK.COUNTER50[6]      CLK6          SB_DFF     D       COUNTER50_3[6]      166.562      159.059
U409_TICK.COUNTER50[9]      CLK6          SB_DFF     D       COUNTER50_3[9]      166.562      159.059
U409_TICK.COUNTER50[11]     CLK6          SB_DFF     D       COUNTER50_3[11]     166.562      159.059
U409_TICK.COUNTER50[13]     CLK6          SB_DFF     D       COUNTER50_3[13]     166.562      159.059
U409_TICK.COUNTER50[14]     CLK6          SB_DFF     D       COUNTER50_3[14]     166.562      159.059
U409_TICK.COUNTER50[15]     CLK6          SB_DFF     D       COUNTER50_3[15]     166.562      159.059
=====================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      166.667
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         166.562

    - Propagation time:                      7.531
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 159.030

    Number of logic level(s):                3
    Starting point:                          U409_TICK.COUNTER50[0] / Q
    Ending point:                            U409_TICK.TICK50 / D
    The start point is clocked by            CLK6 [rising] on pin C
    The end   point is clocked by            CLK6 [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U409_TICK.COUNTER50[0]               SB_DFF      Q        Out     0.540     0.540       -         
COUNTER50[0]                         Net         -        -       1.599     -           4         
U409_TICK.COUNTER50_RNID6CP[3]       SB_LUT4     I0       In      -         2.139       -         
U409_TICK.COUNTER50_RNID6CP[3]       SB_LUT4     O        Out     0.449     2.588       -         
TICK503_8                            Net         -        -       1.371     -           1         
U409_TICK.COUNTER50_RNITU182[10]     SB_LUT4     I2       In      -         3.959       -         
U409_TICK.COUNTER50_RNITU182[10]     SB_LUT4     O        Out     0.379     4.338       -         
TICK503_14                           Net         -        -       1.371     -           9         
U409_TICK.TICK50_RNO                 SB_LUT4     I3       In      -         5.708       -         
U409_TICK.TICK50_RNO                 SB_LUT4     O        Out     0.316     6.024       -         
TICK50                               Net         -        -       1.507     -           1         
U409_TICK.TICK50                     SB_DFF      D        In      -         7.531       -         
==================================================================================================
Total path delay (propagation time + setup) of 7.636 is 1.788(23.4%) logic and 5.848(76.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: CLK28_IN
====================================



Starting Points with Worst Slack
********************************

                              Starting                                              Arrival           
Instance                      Reference     Type       Pin     Net                  Time        Slack 
                              Clock                                                                   
------------------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[2]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[2]     0.540       27.147
U409_CIA.CIA_CLK_COUNT[4]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[4]     0.540       27.196
U409_CIA.CIA_CLK_COUNT[1]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[1]     0.540       27.217
U409_CIA.CIA_CLK_COUNT[5]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[5]     0.540       27.217
U409_CIA.CIA_CLK_COUNT[0]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[0]     0.540       28.862
U409_CIA.CIA_CLK_COUNT[3]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[3]     0.540       29.011
U409_CIA.CIA_ENABLE           CLK28_IN      SB_DFF     Q       CIA_ENABLEm          0.540       30.716
U409_CIA.CLKCIA               CLK28_IN      SB_DFF     Q       CLKCIA_c             0.540       30.716
======================================================================================================


Ending Points with Worst Slack
******************************

                              Starting                                                  Required           
Instance                      Reference     Type       Pin     Net                      Time         Slack 
                              Clock                                                                        
-----------------------------------------------------------------------------------------------------------
U409_CIA.CLKCIA               CLK28_IN      SB_DFF     D       CLKCIA_0                 34.811       27.147
U409_CIA.CIA_ENABLE           CLK28_IN      SB_DFF     D       CIA_ENABLE_0             34.811       27.210
U409_CIA.CIA_CLK_COUNT[5]     CLK28_IN      SB_DFF     D       CIA_CLK_COUNT_3[5]       34.811       28.730
U409_CIA.CIA_CLK_COUNT[3]     CLK28_IN      SB_DFF     D       CIA_CLK_COUNT_3[3]       34.811       29.058
U409_CIA.CIA_CLK_COUNT[4]     CLK28_IN      SB_DFF     D       CIA_CLK_COUNT_RNO[4]     34.811       30.691
U409_CIA.CIA_CLK_COUNT[0]     CLK28_IN      SB_DFF     D       CIA_CLK_COUNT_i[0]       34.811       30.716
U409_CIA.CIA_CLK_COUNT[1]     CLK28_IN      SB_DFF     D       CIA_CLK_COUNT_RNO[1]     34.811       30.765
U409_CIA.CIA_CLK_COUNT[2]     CLK28_IN      SB_DFF     D       CIA_CLK_COUNT_RNO[2]     34.811       30.765
===========================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      34.916
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         34.811

    - Propagation time:                      7.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 27.147

    Number of logic level(s):                3
    Starting point:                          U409_CIA.CIA_CLK_COUNT[2] / Q
    Ending point:                            U409_CIA.CLKCIA / D
    The start point is clocked by            CLK28_IN [rising] on pin C
    The end   point is clocked by            CLK28_IN [rising] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                   Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[2]              SB_DFF      Q        Out     0.540     0.540       -         
CIA_CLK_COUNT[2]                       Net         -        -       1.599     -           5         
U409_CIA.CIA_CLK_COUNT_RNIH7921[5]     SB_LUT4     I0       In      -         2.139       -         
U409_CIA.CIA_CLK_COUNT_RNIH7921[5]     SB_LUT4     O        Out     0.449     2.588       -         
N_3_0                                  Net         -        -       1.371     -           2         
U409_CIA.CLKCIA_RNO_0                  SB_LUT4     I0       In      -         3.959       -         
U409_CIA.CLKCIA_RNO_0                  SB_LUT4     O        Out     0.449     4.408       -         
CLKCIA8                                Net         -        -       1.371     -           1         
U409_CIA.CLKCIA_RNO                    SB_LUT4     I2       In      -         5.779       -         
U409_CIA.CLKCIA_RNO                    SB_LUT4     O        Out     0.379     6.157       -         
CLKCIA_0                               Net         -        -       1.507     -           1         
U409_CIA.CLKCIA                        SB_DFF      D        In      -         7.664       -         
====================================================================================================
Total path delay (propagation time + setup) of 7.770 is 1.922(24.7%) logic and 5.848(75.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: CLK40_IN
====================================



Starting Points with Worst Slack
********************************

                                           Starting                                                     Arrival           
Instance                                   Reference     Type          Pin     Net                      Time        Slack 
                                           Clock                                                                          
--------------------------------------------------------------------------------------------------------------------------
TSIn                                       CLK40_IN      SB_DFF        Q       TSIn                     0.540       6.662 
U409_TRANSFER_ACK.ROM_DELAY_COUNTER[1]     CLK40_IN      SB_DFFN       Q       ROM_DELAY_COUNTER[1]     0.540       19.113
U409_TRANSFER_ACK.ROM_DELAY_COUNTER[0]     CLK40_IN      SB_DFFN       Q       ROM_DELAY_COUNTER[0]     0.540       19.163
U409_TRANSFER_ACK.ROM_TACK_OUTn            CLK40_IN      SB_DFFNSS     Q       ROM_TACK_OUTn            0.540       20.800
U409_TRANSFER_ACK.ROM_TACK_EN_i            CLK40_IN      SB_DFFNSS     Q       ROM_TACK_EN_i            0.540       20.870
==========================================================================================================================


Ending Points with Worst Slack
******************************

                                           Starting                                                    Required           
Instance                                   Reference     Type          Pin     Net                     Time         Slack 
                                           Clock                                                                          
--------------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.ROM_DELAY_COUNTER[0]     CLK40_IN      SB_DFFN       D       ROM_DELAY_COUNTER       12.395       6.662 
U409_TRANSFER_ACK.ROM_TACK_OUTn            CLK40_IN      SB_DFFNSS     D       ROM_TACK_OUTn_0         12.395       6.662 
U409_TRANSFER_ACK.ROM_TACK_EN_i            CLK40_IN      SB_DFFNSS     D       ROM_TACK_EN_i_en_0      12.395       6.684 
U409_TRANSFER_ACK.ROM_DELAY_COUNTER[1]     CLK40_IN      SB_DFFN       D       ROM_DELAY_COUNTER_0     24.895       20.849
==========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      5.732
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     6.662

    Number of logic level(s):                2
    Starting point:                          TSIn / Q
    Ending point:                            U409_TRANSFER_ACK.ROM_DELAY_COUNTER[0] / D
    The start point is clocked by            CLK40_IN [rising] on pin C
    The end   point is clocked by            CLK40_IN [falling] on pin C

Instance / Net                                                  Pin      Pin               Arrival     No. of    
Name                                                Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------
TSIn                                                SB_DFF      Q        Out     0.540     0.540       -         
TSIn                                                Net         -        -       1.599     -           2         
U409_TRANSFER_ACK.ROM_DELAY_COUNTER_RNIJ52S5[0]     SB_LUT4     I1       In      -         2.139       -         
U409_TRANSFER_ACK.ROM_DELAY_COUNTER_RNIJ52S5[0]     SB_LUT4     O        Out     0.400     2.539       -         
ROM_TACK_OUTn_0_sqmuxa                              Net         -        -       1.371     -           2         
U409_TRANSFER_ACK.ROM_DELAY_COUNTER_RNO[0]          SB_LUT4     I3       In      -         3.910       -         
U409_TRANSFER_ACK.ROM_DELAY_COUNTER_RNO[0]          SB_LUT4     O        Out     0.316     4.225       -         
ROM_DELAY_COUNTER                                   Net         -        -       1.507     -           1         
U409_TRANSFER_ACK.ROM_DELAY_COUNTER[0]              SB_DFFN     D        In      -         5.732       -         
=================================================================================================================
Total path delay (propagation time + setup) of 5.838 is 1.361(23.3%) logic and 4.477(76.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

---------------------------------------
Resource Usage Report for U409_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             4 uses
SB_CARRY        34 uses
SB_DFF          45 uses
SB_DFFN         2 uses
SB_DFFNSS       2 uses
VCC             4 uses
SB_LUT4         103 uses

I/O ports: 52
I/O primitives: 35
SB_GB_IO       3 uses
SB_IO          32 uses

I/O Register bits:                  0
Register bits not including I/Os:   49 (1%)
Total load per clock:
   CLK40_IN: 1
   CLK6: 1
   CLK28_IN: 1

@S |Mapping Summary:
Total  LUTs: 103 (2%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 103 = 103 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Nov 26 17:47:58 2024

###########################################################]


Synthesis exit by 0.
Current Implementation U409_icecube_Implmnt its sbt path: D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.edf " "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist" "-pTQ144" "-yD:/AmigaPCI/U409/U409.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.edf...
Parsing constraint file: D:/AmigaPCI/U409/U409.pcf ...
start to read sdc/scf file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.scf
sdc_reader OK D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.scf
Stored edif netlist at D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP...

write Timing Constraint to D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: U409_TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --outdir "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP --outdir D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP
SDC file             - D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	103
    Number of DFFs      	:	49
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	34
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	32
    Number of GBIOs     	:	3
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	1
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[8], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[1], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[11], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[3], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[5], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[15], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[6], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[14], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[7], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for LBENn, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for TT0, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for TT1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[9], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[2], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[10], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[4], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for RnW, as it is not connected to any PAD

Design Statistics after Packing
    Number of LUTs      	:	104
    Number of DFFs      	:	49
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	34

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	32
        LUT, DFF and CARRY	:	17
    Combinational LogicCells
        Only LUT         	:	41
        CARRY Only       	:	3
        LUT with CARRY   	:	14
    LogicCells                  :	107/3520
    PLBs                        :	16/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	35/107
    PLLs                        :	0/2


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 10.5 (sec)

Final Design Statistics
    Number of LUTs      	:	104
    Number of DFFs      	:	49
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	34
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	32
    Number of GBIOs     	:	3
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	107/3520
    PLBs                        :	29/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	35/107
    PLLs                        :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 3
Clock: CLK28_IN | Frequency: 237.24 MHz | Target: 28.64 MHz
Clock: CLK40_IN | Frequency: 162.83 MHz | Target: 40.00 MHz
Clock: CLK6 | Frequency: 188.09 MHz | Target: 6.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 11.3 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --package TQ144 --outdir "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 531
used logic cells: 107
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U409_icecube_syn.prj" -log "U409_icecube_Implmnt/U409_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U409_icecube_Implmnt/U409_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Tue Nov 26 17:56:32 2024

#Implementation: U409_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v" (library work)
@I::"D:\AmigaPCI\U409\U409_CIA.v" (library work)
@I::"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TICK.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TOP.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v" (library work)
@E: CG342 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":104:8:104:20|Expecting target variable, found ROM_TACK_OUTn -- possible misspelling
@E: CS187 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":257:0:257:8|Expecting endmodule
2 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Nov 26 17:56:33 2024

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Nov 26 17:56:33 2024

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U409_icecube_syn.prj" -log "U409_icecube_Implmnt/U409_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U409_icecube_Implmnt/U409_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Tue Nov 26 17:57:05 2024

#Implementation: U409_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v" (library work)
@I::"D:\AmigaPCI\U409\U409_CIA.v" (library work)
@I::"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TICK.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TOP.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v" (library work)
@E: CG342 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":130:8:130:18|Expecting target variable, found ROM_TACK_EN -- possible misspelling
@E: CS187 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":257:0:257:8|Expecting endmodule
2 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Nov 26 17:57:05 2024

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Nov 26 17:57:05 2024

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U409_icecube_syn.prj" -log "U409_icecube_Implmnt/U409_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U409_icecube_Implmnt/U409_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Tue Nov 26 17:57:29 2024

#Implementation: U409_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v" (library work)
@I::"D:\AmigaPCI\U409\U409_CIA.v" (library work)
@I::"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TICK.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TOP.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v" (library work)
@E: CG501 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":129:0:129:5|Expecting delimiter: , or ; or )
@E: CS187 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":258:0:258:8|Expecting endmodule
2 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Nov 26 17:57:29 2024

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Nov 26 17:57:29 2024

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U409_icecube_syn.prj" -log "U409_icecube_Implmnt/U409_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U409_icecube_Implmnt/U409_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Tue Nov 26 17:57:50 2024

#Implementation: U409_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v" (library work)
@I::"D:\AmigaPCI\U409\U409_CIA.v" (library work)
@I::"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TICK.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TOP.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v" (library work)
Verilog syntax check successful!
Selecting top level module U409_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":698:7:698:19|Synthesizing module SB_PLL40_CORE in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":40:7:40:23|Synthesizing module U409_TRANSFER_ACK in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v":35:7:35:23|Synthesizing module U409_DATA_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":39:7:39:25|Synthesizing module U409_ADDRESS_DECODE in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TICK.v":35:7:35:15|Synthesizing module U409_TICK in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_CIA.v":35:7:35:14|Synthesizing module U409_CIA in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Synthesizing module U409_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":79:2:79:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":79:2:79:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":79:2:79:4|Input BYPASS on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":79:2:79:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":79:2:79:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":79:2:79:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CL159 :"D:\AmigaPCI\U409\U409_TOP.v":38:54:38:56|Input RnW is unused.
@W: CL246 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":43:17:43:17|Input port bits 15 to 14 of A[31:1] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":43:17:43:17|Input port bits 11 to 1 of A[31:1] are unused. Assign logic for all port bits or change the input port size.
@N: CL189 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":101:0:101:5|Register bit TACK_EN is always 0.
@N: CL159 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":42:37:42:41|Input ROMEN is unused.
@N: CL159 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":42:44:42:53|Input CIA_ENABLE is unused.
@N: CL159 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":42:56:42:61|Input CLKCIA is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 26 17:57:51 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 26 17:57:51 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 26 17:57:51 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\synwork\U409_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 26 17:57:52 2024

###########################################################]
Pre-mapping Report

# Tue Nov 26 17:57:52 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U409\U409_TOP.sdc
@L: D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: BN115 :"d:\amigapci\u409\u409_top.v":110:18:110:34|Removing instance U409_TRANSFER_ACK (in view: work.U409_TOP(verilog)) of type view:work.U409_TRANSFER_ACK(verilog) because it does not drive other instances.
@N: BN362 :"d:\amigapci\u409\u409_top.v":91:0:91:5|Removing sequential instance TSIn (in view: work.U409_TOP(verilog)) of type view:PrimLib.sdffs(prim) because it does not drive other instances.

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U409_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start        Requested     Requested     Clock        Clock                Clock
Clock        Frequency     Period        Type         Group                Load 
--------------------------------------------------------------------------------
CLK6         6.0 MHz       166.667       declared     default_clkgroup     36   
CLK28_IN     28.6 MHz      34.916        declared     default_clkgroup     8    
CLK40_IN     40.0 MHz      25.000        declared     default_clkgroup     0    
================================================================================

Finished Pre Mapping Phase.
@N: MO111 :|Tristate driver TACKn_t (in view: work.U409_TOP(verilog)) on net TACKn (in view: work.U409_TOP(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Nov 26 17:57:52 2024

###########################################################]
Map & Optimize Report

# Tue Nov 26 17:57:52 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :|Tristate driver TACKn_t (in view: work.U409_TOP(verilog)) on net TACKn (in view: work.U409_TOP(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            CLK6
            CLK28_IN


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    30.45ns		  94 /        44
@N: FX1016 :"d:\amigapci\u409\u409_top.v":38:20:38:23|SB_GB_IO inserted on the port CLK6.
@N: FX1016 :"d:\amigapci\u409\u409_top.v":38:26:38:33|SB_GB_IO inserted on the port CLK28_IN.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

2 non-gated/non-generated clock tree(s) driving 44 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================= Non-Gated/Non-Generated Clocks =================================
Clock Tree ID     Driving Element         Drive Element Type     Fanout     Sample Instance       
--------------------------------------------------------------------------------------------------
@K:CKID0001       CLK6_ibuf_gb_io         SB_GB_IO               36         U409_TICK.COUNTER50[5]
@K:CKID0002       CLK28_IN_ibuf_gb_io     SB_GB_IO               8          U409_CIA.CLKCIA       
==================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\synwork\U409_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock CLK6 with period 166.67ns 
@N: MT615 |Found clock CLK28_IN with period 34.92ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Tue Nov 26 17:57:53 2024
#


Top view:               U409_TOP
Requested Frequency:    6.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U409\U409_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 27.147

                   Requested     Estimated     Requested     Estimated                 Clock        Clock           
Starting Clock     Frequency     Frequency     Period        Period        Slack       Type         Group           
--------------------------------------------------------------------------------------------------------------------
CLK6               6.0 MHz       131.0 MHz     166.667       7.636         159.030     declared     default_clkgroup
CLK28_IN           28.6 MHz      128.7 MHz     34.916        7.769         27.147      declared     default_clkgroup
CLK40_IN           40.0 MHz      NA            25.000        NA            NA          declared     default_clkgroup
====================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks              |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
------------------------------------------------------------------------------------------------------------
Starting  Ending    |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
------------------------------------------------------------------------------------------------------------
CLK6      CLK6      |  166.667     159.030  |  No paths    -      |  No paths    -      |  No paths    -    
CLK28_IN  CLK28_IN  |  34.916      27.147   |  No paths    -      |  No paths    -      |  No paths    -    
============================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: CLK6
====================================



Starting Points with Worst Slack
********************************

                           Starting                                          Arrival            
Instance                   Reference     Type       Pin     Net              Time        Slack  
                           Clock                                                                
------------------------------------------------------------------------------------------------
U409_TICK.COUNTER50[0]     CLK6          SB_DFF     Q       COUNTER50[0]     0.540       159.030
U409_TICK.COUNTER60[0]     CLK6          SB_DFF     Q       COUNTER60[0]     0.540       159.030
U409_TICK.COUNTER50[1]     CLK6          SB_DFF     Q       COUNTER50[1]     0.540       159.079
U409_TICK.COUNTER60[1]     CLK6          SB_DFF     Q       COUNTER60[1]     0.540       159.079
U409_TICK.COUNTER50[3]     CLK6          SB_DFF     Q       COUNTER50[3]     0.540       159.080
U409_TICK.COUNTER60[4]     CLK6          SB_DFF     Q       COUNTER60[4]     0.540       159.080
U409_TICK.COUNTER50[5]     CLK6          SB_DFF     Q       COUNTER50[5]     0.540       159.101
U409_TICK.COUNTER60[5]     CLK6          SB_DFF     Q       COUNTER60[5]     0.540       159.101
U409_TICK.COUNTER50[2]     CLK6          SB_DFF     Q       COUNTER50[2]     0.540       159.143
U409_TICK.COUNTER60[2]     CLK6          SB_DFF     Q       COUNTER60[2]     0.540       159.143
================================================================================================


Ending Points with Worst Slack
******************************

                            Starting                                             Required            
Instance                    Reference     Type       Pin     Net                 Time         Slack  
                            Clock                                                                    
-----------------------------------------------------------------------------------------------------
U409_TICK.TICK50            CLK6          SB_DFF     D       TICK50              166.562      159.030
U409_TICK.TICK60            CLK6          SB_DFF     D       TICK60              166.562      159.030
U409_TICK.COUNTER50[0]      CLK6          SB_DFF     D       COUNTER50_3[0]      166.562      159.059
U409_TICK.COUNTER50[5]      CLK6          SB_DFF     D       COUNTER50_3[5]      166.562      159.059
U409_TICK.COUNTER50[6]      CLK6          SB_DFF     D       COUNTER50_3[6]      166.562      159.059
U409_TICK.COUNTER50[9]      CLK6          SB_DFF     D       COUNTER50_3[9]      166.562      159.059
U409_TICK.COUNTER50[11]     CLK6          SB_DFF     D       COUNTER50_3[11]     166.562      159.059
U409_TICK.COUNTER50[13]     CLK6          SB_DFF     D       COUNTER50_3[13]     166.562      159.059
U409_TICK.COUNTER50[14]     CLK6          SB_DFF     D       COUNTER50_3[14]     166.562      159.059
U409_TICK.COUNTER50[15]     CLK6          SB_DFF     D       COUNTER50_3[15]     166.562      159.059
=====================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      166.667
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         166.562

    - Propagation time:                      7.531
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 159.030

    Number of logic level(s):                3
    Starting point:                          U409_TICK.COUNTER50[0] / Q
    Ending point:                            U409_TICK.TICK50 / D
    The start point is clocked by            CLK6 [rising] on pin C
    The end   point is clocked by            CLK6 [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U409_TICK.COUNTER50[0]               SB_DFF      Q        Out     0.540     0.540       -         
COUNTER50[0]                         Net         -        -       1.599     -           4         
U409_TICK.COUNTER50_RNID6CP[3]       SB_LUT4     I0       In      -         2.139       -         
U409_TICK.COUNTER50_RNID6CP[3]       SB_LUT4     O        Out     0.449     2.588       -         
TICK503_8                            Net         -        -       1.371     -           1         
U409_TICK.COUNTER50_RNITU182[10]     SB_LUT4     I2       In      -         3.959       -         
U409_TICK.COUNTER50_RNITU182[10]     SB_LUT4     O        Out     0.379     4.338       -         
TICK503_14                           Net         -        -       1.371     -           9         
U409_TICK.TICK50_RNO                 SB_LUT4     I3       In      -         5.708       -         
U409_TICK.TICK50_RNO                 SB_LUT4     O        Out     0.316     6.024       -         
TICK50                               Net         -        -       1.507     -           1         
U409_TICK.TICK50                     SB_DFF      D        In      -         7.531       -         
==================================================================================================
Total path delay (propagation time + setup) of 7.636 is 1.788(23.4%) logic and 5.848(76.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: CLK28_IN
====================================



Starting Points with Worst Slack
********************************

                              Starting                                              Arrival           
Instance                      Reference     Type       Pin     Net                  Time        Slack 
                              Clock                                                                   
------------------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[2]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[2]     0.540       27.147
U409_CIA.CIA_CLK_COUNT[4]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[4]     0.540       27.196
U409_CIA.CIA_CLK_COUNT[1]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[1]     0.540       27.217
U409_CIA.CIA_CLK_COUNT[5]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[5]     0.540       27.217
U409_CIA.CIA_CLK_COUNT[0]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[0]     0.540       28.862
U409_CIA.CIA_CLK_COUNT[3]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[3]     0.540       29.011
U409_CIA.CIA_ENABLE           CLK28_IN      SB_DFF     Q       CIA_ENABLEm          0.540       30.716
U409_CIA.CLKCIA               CLK28_IN      SB_DFF     Q       CLKCIA_c             0.540       30.716
======================================================================================================


Ending Points with Worst Slack
******************************

                              Starting                                                  Required           
Instance                      Reference     Type       Pin     Net                      Time         Slack 
                              Clock                                                                        
-----------------------------------------------------------------------------------------------------------
U409_CIA.CLKCIA               CLK28_IN      SB_DFF     D       CLKCIA_0                 34.811       27.147
U409_CIA.CIA_ENABLE           CLK28_IN      SB_DFF     D       CIA_ENABLE_0             34.811       27.210
U409_CIA.CIA_CLK_COUNT[5]     CLK28_IN      SB_DFF     D       CIA_CLK_COUNT_3[5]       34.811       28.730
U409_CIA.CIA_CLK_COUNT[3]     CLK28_IN      SB_DFF     D       CIA_CLK_COUNT_3[3]       34.811       29.058
U409_CIA.CIA_CLK_COUNT[4]     CLK28_IN      SB_DFF     D       CIA_CLK_COUNT_RNO[4]     34.811       30.691
U409_CIA.CIA_CLK_COUNT[0]     CLK28_IN      SB_DFF     D       CIA_CLK_COUNT_i[0]       34.811       30.716
U409_CIA.CIA_CLK_COUNT[1]     CLK28_IN      SB_DFF     D       CIA_CLK_COUNT_RNO[1]     34.811       30.765
U409_CIA.CIA_CLK_COUNT[2]     CLK28_IN      SB_DFF     D       CIA_CLK_COUNT_RNO[2]     34.811       30.765
===========================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      34.916
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         34.811

    - Propagation time:                      7.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     27.147

    Number of logic level(s):                3
    Starting point:                          U409_CIA.CIA_CLK_COUNT[2] / Q
    Ending point:                            U409_CIA.CLKCIA / D
    The start point is clocked by            CLK28_IN [rising] on pin C
    The end   point is clocked by            CLK28_IN [rising] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                   Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[2]              SB_DFF      Q        Out     0.540     0.540       -         
CIA_CLK_COUNT[2]                       Net         -        -       1.599     -           5         
U409_CIA.CIA_CLK_COUNT_RNIH7921[5]     SB_LUT4     I0       In      -         2.139       -         
U409_CIA.CIA_CLK_COUNT_RNIH7921[5]     SB_LUT4     O        Out     0.449     2.588       -         
N_3_0                                  Net         -        -       1.371     -           2         
U409_CIA.CLKCIA_RNO_0                  SB_LUT4     I0       In      -         3.959       -         
U409_CIA.CLKCIA_RNO_0                  SB_LUT4     O        Out     0.449     4.408       -         
CLKCIA8                                Net         -        -       1.371     -           1         
U409_CIA.CLKCIA_RNO                    SB_LUT4     I2       In      -         5.779       -         
U409_CIA.CLKCIA_RNO                    SB_LUT4     O        Out     0.379     6.157       -         
CLKCIA_0                               Net         -        -       1.507     -           1         
U409_CIA.CLKCIA                        SB_DFF      D        In      -         7.664       -         
====================================================================================================
Total path delay (propagation time + setup) of 7.770 is 1.922(24.7%) logic and 5.848(75.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

---------------------------------------
Resource Usage Report for U409_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             3 uses
SB_CARRY        34 uses
SB_DFF          44 uses
VCC             3 uses
SB_LUT4         93 uses

I/O ports: 52
I/O primitives: 33
SB_GB_IO       2 uses
SB_IO          31 uses

I/O Register bits:                  0
Register bits not including I/Os:   44 (1%)
Total load per clock:
   CLK6: 1
   CLK28_IN: 1

@S |Mapping Summary:
Total  LUTs: 93 (2%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 93 = 93 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Nov 26 17:57:53 2024

###########################################################]


Synthesis exit by 0.
Current Implementation U409_icecube_Implmnt its sbt path: D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.edf " "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist" "-pTQ144" "-yD:/AmigaPCI/U409/U409.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.edf...
Parsing constraint file: D:/AmigaPCI/U409/U409.pcf ...
start to read sdc/scf file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.scf
sdc_reader OK D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.scf
Stored edif netlist at D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP...
Warning: The terminal TACKn_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: U409_TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --outdir "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP --outdir D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP
SDC file             - D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	93
    Number of DFFs      	:	44
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	34
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	31
    Number of GBIOs     	:	2
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	1
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[8], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[1], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[11], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[3], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for TSn, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[5], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[15], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[6], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for CLK40_IN, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[14], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[7], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for LBENn, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for TT0, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for TT1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[9], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[2], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[10], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[4], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for RnW, as it is not connected to any PAD

Design Statistics after Packing
    Number of LUTs      	:	94
    Number of DFFs      	:	44
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	34

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	27
        LUT, DFF and CARRY	:	17
    Combinational LogicCells
        Only LUT         	:	36
        CARRY Only       	:	3
        LUT with CARRY   	:	14
    LogicCells                  :	97/3520
    PLBs                        :	13/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	33/107
    PLLs                        :	0/2


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 11.3 (sec)

Final Design Statistics
    Number of LUTs      	:	94
    Number of DFFs      	:	44
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	34
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	31
    Number of GBIOs     	:	2
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	97/3520
    PLBs                        :	24/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	33/107
    PLLs                        :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 3
Clock: CLK28_IN | Frequency: 281.73 MHz | Target: 28.64 MHz
Clock: CLK40_IN | Frequency: N/A | Target: 40.00 MHz
Clock: CLK6 | Frequency: 187.96 MHz | Target: 6.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 12.1 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --package TQ144 --outdir "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 457
used logic cells: 97
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U409_icecube_syn.prj" -log "U409_icecube_Implmnt/U409_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U409_icecube_Implmnt/U409_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Tue Nov 26 17:59:15 2024

#Implementation: U409_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v" (library work)
@I::"D:\AmigaPCI\U409\U409_CIA.v" (library work)
@I::"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TICK.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TOP.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module U409_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":698:7:698:19|Synthesizing module SB_PLL40_CORE in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":40:7:40:23|Synthesizing module U409_TRANSFER_ACK in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v":35:7:35:23|Synthesizing module U409_DATA_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":39:7:39:25|Synthesizing module U409_ADDRESS_DECODE in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TICK.v":35:7:35:15|Synthesizing module U409_TICK in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_CIA.v":35:7:35:14|Synthesizing module U409_CIA in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Synthesizing module U409_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":79:2:79:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":79:2:79:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":79:2:79:4|Input BYPASS on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":79:2:79:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":79:2:79:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":79:2:79:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CL159 :"D:\AmigaPCI\U409\U409_TOP.v":38:54:38:56|Input RnW is unused.
@W: CL246 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":43:17:43:17|Input port bits 15 to 14 of A[31:1] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":43:17:43:17|Input port bits 11 to 1 of A[31:1] are unused. Assign logic for all port bits or change the input port size.
@N: CL189 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":101:0:101:5|Register bit TACK_EN is always 0.
@N: CL159 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":42:37:42:41|Input ROMEN is unused.
@N: CL159 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":42:44:42:53|Input CIA_ENABLE is unused.
@N: CL159 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":42:56:42:61|Input CLKCIA is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 26 17:59:16 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 26 17:59:16 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 26 17:59:16 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\synwork\U409_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 26 17:59:17 2024

###########################################################]
Pre-mapping Report

# Tue Nov 26 17:59:17 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U409\U409_TOP.sdc
@L: D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: BN115 :"d:\amigapci\u409\u409_top.v":110:18:110:34|Removing instance U409_TRANSFER_ACK (in view: work.U409_TOP(verilog)) of type view:work.U409_TRANSFER_ACK(verilog) because it does not drive other instances.
@N: BN362 :"d:\amigapci\u409\u409_top.v":91:0:91:5|Removing sequential instance TSIn (in view: work.U409_TOP(verilog)) of type view:PrimLib.sdffs(prim) because it does not drive other instances.

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U409_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start        Requested     Requested     Clock        Clock                Clock
Clock        Frequency     Period        Type         Group                Load 
--------------------------------------------------------------------------------
CLK6         6.0 MHz       166.667       declared     default_clkgroup     36   
CLK28_IN     28.6 MHz      34.916        declared     default_clkgroup     8    
CLK40_IN     40.0 MHz      25.000        declared     default_clkgroup     0    
================================================================================

Finished Pre Mapping Phase.
@N: MO111 :|Tristate driver TACKn_t (in view: work.U409_TOP(verilog)) on net TACKn (in view: work.U409_TOP(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Nov 26 17:59:17 2024

###########################################################]
Map & Optimize Report

# Tue Nov 26 17:59:17 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :|Tristate driver TACKn_t (in view: work.U409_TOP(verilog)) on net TACKn (in view: work.U409_TOP(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            CLK6
            CLK28_IN


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    30.45ns		  94 /        44
@N: FX1016 :"d:\amigapci\u409\u409_top.v":38:20:38:23|SB_GB_IO inserted on the port CLK6.
@N: FX1016 :"d:\amigapci\u409\u409_top.v":38:26:38:33|SB_GB_IO inserted on the port CLK28_IN.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

2 non-gated/non-generated clock tree(s) driving 44 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================= Non-Gated/Non-Generated Clocks =================================
Clock Tree ID     Driving Element         Drive Element Type     Fanout     Sample Instance       
--------------------------------------------------------------------------------------------------
@K:CKID0001       CLK6_ibuf_gb_io         SB_GB_IO               36         U409_TICK.COUNTER50[5]
@K:CKID0002       CLK28_IN_ibuf_gb_io     SB_GB_IO               8          U409_CIA.CLKCIA       
==================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\synwork\U409_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock CLK6 with period 166.67ns 
@N: MT615 |Found clock CLK28_IN with period 34.92ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Tue Nov 26 17:59:18 2024
#


Top view:               U409_TOP
Requested Frequency:    6.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U409\U409_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 27.147

                   Requested     Estimated     Requested     Estimated                 Clock        Clock           
Starting Clock     Frequency     Frequency     Period        Period        Slack       Type         Group           
--------------------------------------------------------------------------------------------------------------------
CLK6               6.0 MHz       131.0 MHz     166.667       7.636         159.030     declared     default_clkgroup
CLK28_IN           28.6 MHz      128.7 MHz     34.916        7.769         27.147      declared     default_clkgroup
CLK40_IN           40.0 MHz      NA            25.000        NA            NA          declared     default_clkgroup
====================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks              |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
------------------------------------------------------------------------------------------------------------
Starting  Ending    |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
------------------------------------------------------------------------------------------------------------
CLK6      CLK6      |  166.667     159.030  |  No paths    -      |  No paths    -      |  No paths    -    
CLK28_IN  CLK28_IN  |  34.916      27.147   |  No paths    -      |  No paths    -      |  No paths    -    
============================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: CLK6
====================================



Starting Points with Worst Slack
********************************

                           Starting                                          Arrival            
Instance                   Reference     Type       Pin     Net              Time        Slack  
                           Clock                                                                
------------------------------------------------------------------------------------------------
U409_TICK.COUNTER50[0]     CLK6          SB_DFF     Q       COUNTER50[0]     0.540       159.030
U409_TICK.COUNTER60[0]     CLK6          SB_DFF     Q       COUNTER60[0]     0.540       159.030
U409_TICK.COUNTER50[1]     CLK6          SB_DFF     Q       COUNTER50[1]     0.540       159.079
U409_TICK.COUNTER60[1]     CLK6          SB_DFF     Q       COUNTER60[1]     0.540       159.079
U409_TICK.COUNTER50[3]     CLK6          SB_DFF     Q       COUNTER50[3]     0.540       159.080
U409_TICK.COUNTER60[4]     CLK6          SB_DFF     Q       COUNTER60[4]     0.540       159.080
U409_TICK.COUNTER50[5]     CLK6          SB_DFF     Q       COUNTER50[5]     0.540       159.101
U409_TICK.COUNTER60[5]     CLK6          SB_DFF     Q       COUNTER60[5]     0.540       159.101
U409_TICK.COUNTER50[2]     CLK6          SB_DFF     Q       COUNTER50[2]     0.540       159.143
U409_TICK.COUNTER60[2]     CLK6          SB_DFF     Q       COUNTER60[2]     0.540       159.143
================================================================================================


Ending Points with Worst Slack
******************************

                            Starting                                             Required            
Instance                    Reference     Type       Pin     Net                 Time         Slack  
                            Clock                                                                    
-----------------------------------------------------------------------------------------------------
U409_TICK.TICK50            CLK6          SB_DFF     D       TICK50              166.562      159.030
U409_TICK.TICK60            CLK6          SB_DFF     D       TICK60              166.562      159.030
U409_TICK.COUNTER50[0]      CLK6          SB_DFF     D       COUNTER50_3[0]      166.562      159.059
U409_TICK.COUNTER50[5]      CLK6          SB_DFF     D       COUNTER50_3[5]      166.562      159.059
U409_TICK.COUNTER50[6]      CLK6          SB_DFF     D       COUNTER50_3[6]      166.562      159.059
U409_TICK.COUNTER50[9]      CLK6          SB_DFF     D       COUNTER50_3[9]      166.562      159.059
U409_TICK.COUNTER50[11]     CLK6          SB_DFF     D       COUNTER50_3[11]     166.562      159.059
U409_TICK.COUNTER50[13]     CLK6          SB_DFF     D       COUNTER50_3[13]     166.562      159.059
U409_TICK.COUNTER50[14]     CLK6          SB_DFF     D       COUNTER50_3[14]     166.562      159.059
U409_TICK.COUNTER50[15]     CLK6          SB_DFF     D       COUNTER50_3[15]     166.562      159.059
=====================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      166.667
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         166.562

    - Propagation time:                      7.531
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 159.030

    Number of logic level(s):                3
    Starting point:                          U409_TICK.COUNTER50[0] / Q
    Ending point:                            U409_TICK.TICK50 / D
    The start point is clocked by            CLK6 [rising] on pin C
    The end   point is clocked by            CLK6 [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U409_TICK.COUNTER50[0]               SB_DFF      Q        Out     0.540     0.540       -         
COUNTER50[0]                         Net         -        -       1.599     -           4         
U409_TICK.COUNTER50_RNID6CP[3]       SB_LUT4     I0       In      -         2.139       -         
U409_TICK.COUNTER50_RNID6CP[3]       SB_LUT4     O        Out     0.449     2.588       -         
TICK503_8                            Net         -        -       1.371     -           1         
U409_TICK.COUNTER50_RNITU182[10]     SB_LUT4     I2       In      -         3.959       -         
U409_TICK.COUNTER50_RNITU182[10]     SB_LUT4     O        Out     0.379     4.338       -         
TICK503_14                           Net         -        -       1.371     -           9         
U409_TICK.TICK50_RNO                 SB_LUT4     I3       In      -         5.708       -         
U409_TICK.TICK50_RNO                 SB_LUT4     O        Out     0.316     6.024       -         
TICK50                               Net         -        -       1.507     -           1         
U409_TICK.TICK50                     SB_DFF      D        In      -         7.531       -         
==================================================================================================
Total path delay (propagation time + setup) of 7.636 is 1.788(23.4%) logic and 5.848(76.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: CLK28_IN
====================================



Starting Points with Worst Slack
********************************

                              Starting                                              Arrival           
Instance                      Reference     Type       Pin     Net                  Time        Slack 
                              Clock                                                                   
------------------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[2]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[2]     0.540       27.147
U409_CIA.CIA_CLK_COUNT[4]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[4]     0.540       27.196
U409_CIA.CIA_CLK_COUNT[1]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[1]     0.540       27.217
U409_CIA.CIA_CLK_COUNT[5]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[5]     0.540       27.217
U409_CIA.CIA_CLK_COUNT[0]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[0]     0.540       28.862
U409_CIA.CIA_CLK_COUNT[3]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[3]     0.540       29.011
U409_CIA.CIA_ENABLE           CLK28_IN      SB_DFF     Q       CIA_ENABLEm          0.540       30.716
U409_CIA.CLKCIA               CLK28_IN      SB_DFF     Q       CLKCIA_c             0.540       30.716
======================================================================================================


Ending Points with Worst Slack
******************************

                              Starting                                                  Required           
Instance                      Reference     Type       Pin     Net                      Time         Slack 
                              Clock                                                                        
-----------------------------------------------------------------------------------------------------------
U409_CIA.CLKCIA               CLK28_IN      SB_DFF     D       CLKCIA_0                 34.811       27.147
U409_CIA.CIA_ENABLE           CLK28_IN      SB_DFF     D       CIA_ENABLE_0             34.811       27.210
U409_CIA.CIA_CLK_COUNT[5]     CLK28_IN      SB_DFF     D       CIA_CLK_COUNT_3[5]       34.811       28.730
U409_CIA.CIA_CLK_COUNT[3]     CLK28_IN      SB_DFF     D       CIA_CLK_COUNT_3[3]       34.811       29.058
U409_CIA.CIA_CLK_COUNT[4]     CLK28_IN      SB_DFF     D       CIA_CLK_COUNT_RNO[4]     34.811       30.691
U409_CIA.CIA_CLK_COUNT[0]     CLK28_IN      SB_DFF     D       CIA_CLK_COUNT_i[0]       34.811       30.716
U409_CIA.CIA_CLK_COUNT[1]     CLK28_IN      SB_DFF     D       CIA_CLK_COUNT_RNO[1]     34.811       30.765
U409_CIA.CIA_CLK_COUNT[2]     CLK28_IN      SB_DFF     D       CIA_CLK_COUNT_RNO[2]     34.811       30.765
===========================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      34.916
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         34.811

    - Propagation time:                      7.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     27.147

    Number of logic level(s):                3
    Starting point:                          U409_CIA.CIA_CLK_COUNT[2] / Q
    Ending point:                            U409_CIA.CLKCIA / D
    The start point is clocked by            CLK28_IN [rising] on pin C
    The end   point is clocked by            CLK28_IN [rising] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                   Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[2]              SB_DFF      Q        Out     0.540     0.540       -         
CIA_CLK_COUNT[2]                       Net         -        -       1.599     -           5         
U409_CIA.CIA_CLK_COUNT_RNIH7921[5]     SB_LUT4     I0       In      -         2.139       -         
U409_CIA.CIA_CLK_COUNT_RNIH7921[5]     SB_LUT4     O        Out     0.449     2.588       -         
N_3_0                                  Net         -        -       1.371     -           2         
U409_CIA.CLKCIA_RNO_0                  SB_LUT4     I0       In      -         3.959       -         
U409_CIA.CLKCIA_RNO_0                  SB_LUT4     O        Out     0.449     4.408       -         
CLKCIA8                                Net         -        -       1.371     -           1         
U409_CIA.CLKCIA_RNO                    SB_LUT4     I2       In      -         5.779       -         
U409_CIA.CLKCIA_RNO                    SB_LUT4     O        Out     0.379     6.157       -         
CLKCIA_0                               Net         -        -       1.507     -           1         
U409_CIA.CLKCIA                        SB_DFF      D        In      -         7.664       -         
====================================================================================================
Total path delay (propagation time + setup) of 7.770 is 1.922(24.7%) logic and 5.848(75.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

---------------------------------------
Resource Usage Report for U409_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             3 uses
SB_CARRY        34 uses
SB_DFF          44 uses
VCC             3 uses
SB_LUT4         93 uses

I/O ports: 52
I/O primitives: 33
SB_GB_IO       2 uses
SB_IO          31 uses

I/O Register bits:                  0
Register bits not including I/Os:   44 (1%)
Total load per clock:
   CLK6: 1
   CLK28_IN: 1

@S |Mapping Summary:
Total  LUTs: 93 (2%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 93 = 93 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Nov 26 17:59:18 2024

###########################################################]


Synthesis exit by 0.
Current Implementation U409_icecube_Implmnt its sbt path: D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U409_icecube_syn.prj" -log "U409_icecube_Implmnt/U409_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U409_icecube_Implmnt/U409_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Tue Nov 26 18:00:05 2024

#Implementation: U409_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v" (library work)
@I::"D:\AmigaPCI\U409\U409_CIA.v" (library work)
@I::"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TICK.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TOP.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v" (library work)
Verilog syntax check successful!
File D:\AmigaPCI\U409\U409_TOP.v changed - recompiling
Selecting top level module U409_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":698:7:698:19|Synthesizing module SB_PLL40_CORE in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":40:7:40:23|Synthesizing module U409_TRANSFER_ACK in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v":35:7:35:23|Synthesizing module U409_DATA_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":39:7:39:25|Synthesizing module U409_ADDRESS_DECODE in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TICK.v":35:7:35:15|Synthesizing module U409_TICK in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_CIA.v":35:7:35:14|Synthesizing module U409_CIA in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Synthesizing module U409_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":79:2:79:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":79:2:79:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":79:2:79:4|Input BYPASS on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":79:2:79:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":79:2:79:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":79:2:79:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CL159 :"D:\AmigaPCI\U409\U409_TOP.v":38:54:38:56|Input RnW is unused.
@W: CL246 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":43:17:43:17|Input port bits 15 to 14 of A[31:1] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":43:17:43:17|Input port bits 11 to 1 of A[31:1] are unused. Assign logic for all port bits or change the input port size.
@N: CL189 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":101:0:101:5|Register bit TACK_EN is always 0.
@N: CL159 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":42:37:42:41|Input ROMEN is unused.
@N: CL159 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":42:44:42:53|Input CIA_ENABLE is unused.
@N: CL159 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":42:56:42:61|Input CLKCIA is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 26 18:00:05 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 26 18:00:06 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 26 18:00:06 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\synwork\U409_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 26 18:00:07 2024

###########################################################]
Pre-mapping Report

# Tue Nov 26 18:00:07 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U409\U409_TOP.sdc
@L: D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: BN115 :"d:\amigapci\u409\u409_top.v":110:18:110:34|Removing instance U409_TRANSFER_ACK (in view: work.U409_TOP(verilog)) of type view:work.U409_TRANSFER_ACK(verilog) because it does not drive other instances.
@N: BN362 :"d:\amigapci\u409\u409_top.v":91:0:91:5|Removing sequential instance TSIn (in view: work.U409_TOP(verilog)) of type view:PrimLib.sdffs(prim) because it does not drive other instances.

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U409_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start        Requested     Requested     Clock        Clock                Clock
Clock        Frequency     Period        Type         Group                Load 
--------------------------------------------------------------------------------
CLK6         6.0 MHz       166.667       declared     default_clkgroup     36   
CLK28_IN     28.6 MHz      34.916        declared     default_clkgroup     8    
CLK40_IN     40.0 MHz      25.000        declared     default_clkgroup     0    
================================================================================

Finished Pre Mapping Phase.
@N: MO111 :|Tristate driver TACKn_t (in view: work.U409_TOP(verilog)) on net TACKn (in view: work.U409_TOP(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Nov 26 18:00:07 2024

###########################################################]
Map & Optimize Report

# Tue Nov 26 18:00:07 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :|Tristate driver TACKn_t (in view: work.U409_TOP(verilog)) on net TACKn (in view: work.U409_TOP(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            CLK6
            CLK28_IN


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    30.45ns		  94 /        44
@N: FX1016 :"d:\amigapci\u409\u409_top.v":38:20:38:23|SB_GB_IO inserted on the port CLK6.
@N: FX1016 :"d:\amigapci\u409\u409_top.v":38:26:38:33|SB_GB_IO inserted on the port CLK28_IN.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

2 non-gated/non-generated clock tree(s) driving 44 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================= Non-Gated/Non-Generated Clocks =================================
Clock Tree ID     Driving Element         Drive Element Type     Fanout     Sample Instance       
--------------------------------------------------------------------------------------------------
@K:CKID0001       CLK6_ibuf_gb_io         SB_GB_IO               36         U409_TICK.COUNTER50[5]
@K:CKID0002       CLK28_IN_ibuf_gb_io     SB_GB_IO               8          U409_CIA.CLKCIA       
==================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\synwork\U409_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock CLK6 with period 166.67ns 
@N: MT615 |Found clock CLK28_IN with period 34.92ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Tue Nov 26 18:00:08 2024
#


Top view:               U409_TOP
Requested Frequency:    6.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U409\U409_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 27.147

                   Requested     Estimated     Requested     Estimated                 Clock        Clock           
Starting Clock     Frequency     Frequency     Period        Period        Slack       Type         Group           
--------------------------------------------------------------------------------------------------------------------
CLK6               6.0 MHz       131.0 MHz     166.667       7.636         159.030     declared     default_clkgroup
CLK28_IN           28.6 MHz      128.7 MHz     34.916        7.769         27.147      declared     default_clkgroup
CLK40_IN           40.0 MHz      NA            25.000        NA            NA          declared     default_clkgroup
====================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks              |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
------------------------------------------------------------------------------------------------------------
Starting  Ending    |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
------------------------------------------------------------------------------------------------------------
CLK6      CLK6      |  166.667     159.030  |  No paths    -      |  No paths    -      |  No paths    -    
CLK28_IN  CLK28_IN  |  34.916      27.147   |  No paths    -      |  No paths    -      |  No paths    -    
============================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: CLK6
====================================



Starting Points with Worst Slack
********************************

                           Starting                                          Arrival            
Instance                   Reference     Type       Pin     Net              Time        Slack  
                           Clock                                                                
------------------------------------------------------------------------------------------------
U409_TICK.COUNTER50[0]     CLK6          SB_DFF     Q       COUNTER50[0]     0.540       159.030
U409_TICK.COUNTER60[0]     CLK6          SB_DFF     Q       COUNTER60[0]     0.540       159.030
U409_TICK.COUNTER50[1]     CLK6          SB_DFF     Q       COUNTER50[1]     0.540       159.079
U409_TICK.COUNTER60[1]     CLK6          SB_DFF     Q       COUNTER60[1]     0.540       159.079
U409_TICK.COUNTER50[3]     CLK6          SB_DFF     Q       COUNTER50[3]     0.540       159.080
U409_TICK.COUNTER60[4]     CLK6          SB_DFF     Q       COUNTER60[4]     0.540       159.080
U409_TICK.COUNTER50[5]     CLK6          SB_DFF     Q       COUNTER50[5]     0.540       159.101
U409_TICK.COUNTER60[5]     CLK6          SB_DFF     Q       COUNTER60[5]     0.540       159.101
U409_TICK.COUNTER50[2]     CLK6          SB_DFF     Q       COUNTER50[2]     0.540       159.143
U409_TICK.COUNTER60[2]     CLK6          SB_DFF     Q       COUNTER60[2]     0.540       159.143
================================================================================================


Ending Points with Worst Slack
******************************

                            Starting                                             Required            
Instance                    Reference     Type       Pin     Net                 Time         Slack  
                            Clock                                                                    
-----------------------------------------------------------------------------------------------------
U409_TICK.TICK50            CLK6          SB_DFF     D       TICK50              166.562      159.030
U409_TICK.TICK60            CLK6          SB_DFF     D       TICK60              166.562      159.030
U409_TICK.COUNTER50[0]      CLK6          SB_DFF     D       COUNTER50_3[0]      166.562      159.059
U409_TICK.COUNTER50[5]      CLK6          SB_DFF     D       COUNTER50_3[5]      166.562      159.059
U409_TICK.COUNTER50[6]      CLK6          SB_DFF     D       COUNTER50_3[6]      166.562      159.059
U409_TICK.COUNTER50[9]      CLK6          SB_DFF     D       COUNTER50_3[9]      166.562      159.059
U409_TICK.COUNTER50[11]     CLK6          SB_DFF     D       COUNTER50_3[11]     166.562      159.059
U409_TICK.COUNTER50[13]     CLK6          SB_DFF     D       COUNTER50_3[13]     166.562      159.059
U409_TICK.COUNTER50[14]     CLK6          SB_DFF     D       COUNTER50_3[14]     166.562      159.059
U409_TICK.COUNTER50[15]     CLK6          SB_DFF     D       COUNTER50_3[15]     166.562      159.059
=====================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      166.667
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         166.562

    - Propagation time:                      7.531
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 159.030

    Number of logic level(s):                3
    Starting point:                          U409_TICK.COUNTER50[0] / Q
    Ending point:                            U409_TICK.TICK50 / D
    The start point is clocked by            CLK6 [rising] on pin C
    The end   point is clocked by            CLK6 [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U409_TICK.COUNTER50[0]               SB_DFF      Q        Out     0.540     0.540       -         
COUNTER50[0]                         Net         -        -       1.599     -           4         
U409_TICK.COUNTER50_RNID6CP[3]       SB_LUT4     I0       In      -         2.139       -         
U409_TICK.COUNTER50_RNID6CP[3]       SB_LUT4     O        Out     0.449     2.588       -         
TICK503_8                            Net         -        -       1.371     -           1         
U409_TICK.COUNTER50_RNITU182[10]     SB_LUT4     I2       In      -         3.959       -         
U409_TICK.COUNTER50_RNITU182[10]     SB_LUT4     O        Out     0.379     4.338       -         
TICK503_14                           Net         -        -       1.371     -           9         
U409_TICK.TICK50_RNO                 SB_LUT4     I3       In      -         5.708       -         
U409_TICK.TICK50_RNO                 SB_LUT4     O        Out     0.316     6.024       -         
TICK50                               Net         -        -       1.507     -           1         
U409_TICK.TICK50                     SB_DFF      D        In      -         7.531       -         
==================================================================================================
Total path delay (propagation time + setup) of 7.636 is 1.788(23.4%) logic and 5.848(76.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: CLK28_IN
====================================



Starting Points with Worst Slack
********************************

                              Starting                                              Arrival           
Instance                      Reference     Type       Pin     Net                  Time        Slack 
                              Clock                                                                   
------------------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[2]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[2]     0.540       27.147
U409_CIA.CIA_CLK_COUNT[4]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[4]     0.540       27.196
U409_CIA.CIA_CLK_COUNT[1]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[1]     0.540       27.217
U409_CIA.CIA_CLK_COUNT[5]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[5]     0.540       27.217
U409_CIA.CIA_CLK_COUNT[0]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[0]     0.540       28.862
U409_CIA.CIA_CLK_COUNT[3]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[3]     0.540       29.011
U409_CIA.CIA_ENABLE           CLK28_IN      SB_DFF     Q       CIA_ENABLEm          0.540       30.716
U409_CIA.CLKCIA               CLK28_IN      SB_DFF     Q       CLKCIA_c             0.540       30.716
======================================================================================================


Ending Points with Worst Slack
******************************

                              Starting                                                  Required           
Instance                      Reference     Type       Pin     Net                      Time         Slack 
                              Clock                                                                        
-----------------------------------------------------------------------------------------------------------
U409_CIA.CLKCIA               CLK28_IN      SB_DFF     D       CLKCIA_0                 34.811       27.147
U409_CIA.CIA_ENABLE           CLK28_IN      SB_DFF     D       CIA_ENABLE_0             34.811       27.210
U409_CIA.CIA_CLK_COUNT[5]     CLK28_IN      SB_DFF     D       CIA_CLK_COUNT_3[5]       34.811       28.730
U409_CIA.CIA_CLK_COUNT[3]     CLK28_IN      SB_DFF     D       CIA_CLK_COUNT_3[3]       34.811       29.058
U409_CIA.CIA_CLK_COUNT[4]     CLK28_IN      SB_DFF     D       CIA_CLK_COUNT_RNO[4]     34.811       30.691
U409_CIA.CIA_CLK_COUNT[0]     CLK28_IN      SB_DFF     D       CIA_CLK_COUNT_i[0]       34.811       30.716
U409_CIA.CIA_CLK_COUNT[1]     CLK28_IN      SB_DFF     D       CIA_CLK_COUNT_RNO[1]     34.811       30.765
U409_CIA.CIA_CLK_COUNT[2]     CLK28_IN      SB_DFF     D       CIA_CLK_COUNT_RNO[2]     34.811       30.765
===========================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      34.916
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         34.811

    - Propagation time:                      7.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     27.147

    Number of logic level(s):                3
    Starting point:                          U409_CIA.CIA_CLK_COUNT[2] / Q
    Ending point:                            U409_CIA.CLKCIA / D
    The start point is clocked by            CLK28_IN [rising] on pin C
    The end   point is clocked by            CLK28_IN [rising] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                   Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[2]              SB_DFF      Q        Out     0.540     0.540       -         
CIA_CLK_COUNT[2]                       Net         -        -       1.599     -           5         
U409_CIA.CIA_CLK_COUNT_RNIH7921[5]     SB_LUT4     I0       In      -         2.139       -         
U409_CIA.CIA_CLK_COUNT_RNIH7921[5]     SB_LUT4     O        Out     0.449     2.588       -         
N_3_0                                  Net         -        -       1.371     -           2         
U409_CIA.CLKCIA_RNO_0                  SB_LUT4     I0       In      -         3.959       -         
U409_CIA.CLKCIA_RNO_0                  SB_LUT4     O        Out     0.449     4.408       -         
CLKCIA8                                Net         -        -       1.371     -           1         
U409_CIA.CLKCIA_RNO                    SB_LUT4     I2       In      -         5.779       -         
U409_CIA.CLKCIA_RNO                    SB_LUT4     O        Out     0.379     6.157       -         
CLKCIA_0                               Net         -        -       1.507     -           1         
U409_CIA.CLKCIA                        SB_DFF      D        In      -         7.664       -         
====================================================================================================
Total path delay (propagation time + setup) of 7.770 is 1.922(24.7%) logic and 5.848(75.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

---------------------------------------
Resource Usage Report for U409_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             3 uses
SB_CARRY        34 uses
SB_DFF          44 uses
VCC             3 uses
SB_LUT4         93 uses

I/O ports: 52
I/O primitives: 33
SB_GB_IO       2 uses
SB_IO          31 uses

I/O Register bits:                  0
Register bits not including I/Os:   44 (1%)
Total load per clock:
   CLK6: 1
   CLK28_IN: 1

@S |Mapping Summary:
Total  LUTs: 93 (2%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 93 = 93 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Nov 26 18:00:08 2024

###########################################################]


Synthesis exit by 0.
Current Implementation U409_icecube_Implmnt its sbt path: D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.edf " "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist" "-pTQ144" "-yD:/AmigaPCI/U409/U409.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.edf...
Parsing constraint file: D:/AmigaPCI/U409/U409.pcf ...
start to read sdc/scf file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.scf
sdc_reader OK D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.scf
Stored edif netlist at D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP...
Warning: The terminal TACKn_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: U409_TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --outdir "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP --outdir D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP
SDC file             - D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	93
    Number of DFFs      	:	44
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	34
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	31
    Number of GBIOs     	:	2
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	1
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[8], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[1], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[11], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[3], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for TSn, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[5], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[15], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[6], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for CLK40_IN, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[14], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[7], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for LBENn, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for TT0, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for TT1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[9], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[2], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[10], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[4], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for RnW, as it is not connected to any PAD
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	94
    Number of DFFs      	:	44
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	34

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	27
        LUT, DFF and CARRY	:	17
    Combinational LogicCells
        Only LUT         	:	36
        CARRY Only       	:	3
        LUT with CARRY   	:	14
    LogicCells                  :	97/3520
    PLBs                        :	13/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	33/107
    PLLs                        :	0/2


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 11.9 (sec)

Final Design Statistics
    Number of LUTs      	:	94
    Number of DFFs      	:	44
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	34
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	31
    Number of GBIOs     	:	2
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	97/3520
    PLBs                        :	24/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	33/107
    PLLs                        :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 3
Clock: CLK28_IN | Frequency: 281.73 MHz | Target: 28.64 MHz
Clock: CLK40_IN | Frequency: N/A | Target: 40.00 MHz
Clock: CLK6 | Frequency: 187.96 MHz | Target: 6.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 12.6 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --package TQ144 --outdir "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 457
used logic cells: 97
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U409_icecube_syn.prj" -log "U409_icecube_Implmnt/U409_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U409_icecube_Implmnt/U409_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Tue Nov 26 18:04:56 2024

#Implementation: U409_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v" (library work)
@I::"D:\AmigaPCI\U409\U409_CIA.v" (library work)
@I::"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TICK.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TOP.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v" (library work)
Verilog syntax check successful!
File D:\AmigaPCI\U409\U409_TOP.v changed - recompiling
Selecting top level module U409_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":698:7:698:19|Synthesizing module SB_PLL40_CORE in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":40:7:40:23|Synthesizing module U409_TRANSFER_ACK in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v":35:7:35:23|Synthesizing module U409_DATA_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":39:7:39:25|Synthesizing module U409_ADDRESS_DECODE in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TICK.v":35:7:35:15|Synthesizing module U409_TICK in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_CIA.v":35:7:35:14|Synthesizing module U409_CIA in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Synthesizing module U409_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":83:2:83:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":83:2:83:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":83:2:83:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":83:2:83:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":83:2:83:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CL159 :"D:\AmigaPCI\U409\U409_TOP.v":38:54:38:56|Input RnW is unused.
@W: CL246 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":43:17:43:17|Input port bits 15 to 14 of A[31:1] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":43:17:43:17|Input port bits 11 to 1 of A[31:1] are unused. Assign logic for all port bits or change the input port size.
@N: CL189 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":101:0:101:5|Register bit TACK_EN is always 0.
@N: CL159 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":42:37:42:41|Input ROMEN is unused.
@N: CL159 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":42:44:42:53|Input CIA_ENABLE is unused.
@N: CL159 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":42:56:42:61|Input CLKCIA is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 26 18:04:57 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 26 18:04:57 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 26 18:04:57 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\synwork\U409_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 26 18:04:58 2024

###########################################################]
Pre-mapping Report

# Tue Nov 26 18:04:58 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U409\U409_TOP.sdc
@L: D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: BN115 :"d:\amigapci\u409\u409_top.v":115:18:115:34|Removing instance U409_TRANSFER_ACK (in view: work.U409_TOP(verilog)) of type view:work.U409_TRANSFER_ACK(verilog) because it does not drive other instances.
@N: BN362 :"d:\amigapci\u409\u409_top.v":96:0:96:5|Removing sequential instance TSIn (in view: work.U409_TOP(verilog)) of type view:PrimLib.sdffs(prim) because it does not drive other instances.

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U409_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start        Requested     Requested     Clock        Clock                Clock
Clock        Frequency     Period        Type         Group                Load 
--------------------------------------------------------------------------------
CLK6         6.0 MHz       166.667       declared     default_clkgroup     36   
CLK28_IN     28.6 MHz      34.916        declared     default_clkgroup     8    
CLK40_IN     40.0 MHz      25.000        declared     default_clkgroup     0    
================================================================================

Finished Pre Mapping Phase.
@N: MO111 :|Tristate driver TACKn_t (in view: work.U409_TOP(verilog)) on net TACKn (in view: work.U409_TOP(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Nov 26 18:04:58 2024

###########################################################]
Map & Optimize Report

# Tue Nov 26 18:04:58 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :|Tristate driver TACKn_t (in view: work.U409_TOP(verilog)) on net TACKn (in view: work.U409_TOP(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            CLK6
            CLK28_IN


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    30.45ns		  94 /        44
@N: FX1016 :"d:\amigapci\u409\u409_top.v":38:20:38:23|SB_GB_IO inserted on the port CLK6.
@N: FX1016 :"d:\amigapci\u409\u409_top.v":38:26:38:33|SB_GB_IO inserted on the port CLK28_IN.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

2 non-gated/non-generated clock tree(s) driving 44 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================= Non-Gated/Non-Generated Clocks =================================
Clock Tree ID     Driving Element         Drive Element Type     Fanout     Sample Instance       
--------------------------------------------------------------------------------------------------
@K:CKID0001       CLK6_ibuf_gb_io         SB_GB_IO               36         U409_TICK.COUNTER50[5]
@K:CKID0002       CLK28_IN_ibuf_gb_io     SB_GB_IO               8          U409_CIA.CLKCIA       
==================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\synwork\U409_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock CLK6 with period 166.67ns 
@N: MT615 |Found clock CLK28_IN with period 34.92ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Tue Nov 26 18:04:59 2024
#


Top view:               U409_TOP
Requested Frequency:    6.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U409\U409_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 27.147

                   Requested     Estimated     Requested     Estimated                 Clock        Clock           
Starting Clock     Frequency     Frequency     Period        Period        Slack       Type         Group           
--------------------------------------------------------------------------------------------------------------------
CLK6               6.0 MHz       131.0 MHz     166.667       7.636         159.030     declared     default_clkgroup
CLK28_IN           28.6 MHz      128.7 MHz     34.916        7.769         27.147      declared     default_clkgroup
CLK40_IN           40.0 MHz      NA            25.000        NA            NA          declared     default_clkgroup
====================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks              |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
------------------------------------------------------------------------------------------------------------
Starting  Ending    |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
------------------------------------------------------------------------------------------------------------
CLK6      CLK6      |  166.667     159.030  |  No paths    -      |  No paths    -      |  No paths    -    
CLK28_IN  CLK28_IN  |  34.916      27.147   |  No paths    -      |  No paths    -      |  No paths    -    
============================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: CLK6
====================================



Starting Points with Worst Slack
********************************

                           Starting                                          Arrival            
Instance                   Reference     Type       Pin     Net              Time        Slack  
                           Clock                                                                
------------------------------------------------------------------------------------------------
U409_TICK.COUNTER50[0]     CLK6          SB_DFF     Q       COUNTER50[0]     0.540       159.030
U409_TICK.COUNTER60[0]     CLK6          SB_DFF     Q       COUNTER60[0]     0.540       159.030
U409_TICK.COUNTER50[1]     CLK6          SB_DFF     Q       COUNTER50[1]     0.540       159.079
U409_TICK.COUNTER60[1]     CLK6          SB_DFF     Q       COUNTER60[1]     0.540       159.079
U409_TICK.COUNTER50[3]     CLK6          SB_DFF     Q       COUNTER50[3]     0.540       159.080
U409_TICK.COUNTER60[4]     CLK6          SB_DFF     Q       COUNTER60[4]     0.540       159.080
U409_TICK.COUNTER50[5]     CLK6          SB_DFF     Q       COUNTER50[5]     0.540       159.101
U409_TICK.COUNTER60[5]     CLK6          SB_DFF     Q       COUNTER60[5]     0.540       159.101
U409_TICK.COUNTER50[2]     CLK6          SB_DFF     Q       COUNTER50[2]     0.540       159.143
U409_TICK.COUNTER60[2]     CLK6          SB_DFF     Q       COUNTER60[2]     0.540       159.143
================================================================================================


Ending Points with Worst Slack
******************************

                            Starting                                             Required            
Instance                    Reference     Type       Pin     Net                 Time         Slack  
                            Clock                                                                    
-----------------------------------------------------------------------------------------------------
U409_TICK.TICK50            CLK6          SB_DFF     D       TICK50              166.562      159.030
U409_TICK.TICK60            CLK6          SB_DFF     D       TICK60              166.562      159.030
U409_TICK.COUNTER50[0]      CLK6          SB_DFF     D       COUNTER50_3[0]      166.562      159.059
U409_TICK.COUNTER50[5]      CLK6          SB_DFF     D       COUNTER50_3[5]      166.562      159.059
U409_TICK.COUNTER50[6]      CLK6          SB_DFF     D       COUNTER50_3[6]      166.562      159.059
U409_TICK.COUNTER50[9]      CLK6          SB_DFF     D       COUNTER50_3[9]      166.562      159.059
U409_TICK.COUNTER50[11]     CLK6          SB_DFF     D       COUNTER50_3[11]     166.562      159.059
U409_TICK.COUNTER50[13]     CLK6          SB_DFF     D       COUNTER50_3[13]     166.562      159.059
U409_TICK.COUNTER50[14]     CLK6          SB_DFF     D       COUNTER50_3[14]     166.562      159.059
U409_TICK.COUNTER50[15]     CLK6          SB_DFF     D       COUNTER50_3[15]     166.562      159.059
=====================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      166.667
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         166.562

    - Propagation time:                      7.531
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 159.030

    Number of logic level(s):                3
    Starting point:                          U409_TICK.COUNTER50[0] / Q
    Ending point:                            U409_TICK.TICK50 / D
    The start point is clocked by            CLK6 [rising] on pin C
    The end   point is clocked by            CLK6 [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U409_TICK.COUNTER50[0]               SB_DFF      Q        Out     0.540     0.540       -         
COUNTER50[0]                         Net         -        -       1.599     -           4         
U409_TICK.COUNTER50_RNID6CP[3]       SB_LUT4     I0       In      -         2.139       -         
U409_TICK.COUNTER50_RNID6CP[3]       SB_LUT4     O        Out     0.449     2.588       -         
TICK503_8                            Net         -        -       1.371     -           1         
U409_TICK.COUNTER50_RNITU182[10]     SB_LUT4     I2       In      -         3.959       -         
U409_TICK.COUNTER50_RNITU182[10]     SB_LUT4     O        Out     0.379     4.338       -         
TICK503_14                           Net         -        -       1.371     -           9         
U409_TICK.TICK50_RNO                 SB_LUT4     I3       In      -         5.708       -         
U409_TICK.TICK50_RNO                 SB_LUT4     O        Out     0.316     6.024       -         
TICK50                               Net         -        -       1.507     -           1         
U409_TICK.TICK50                     SB_DFF      D        In      -         7.531       -         
==================================================================================================
Total path delay (propagation time + setup) of 7.636 is 1.788(23.4%) logic and 5.848(76.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: CLK28_IN
====================================



Starting Points with Worst Slack
********************************

                              Starting                                              Arrival           
Instance                      Reference     Type       Pin     Net                  Time        Slack 
                              Clock                                                                   
------------------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[2]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[2]     0.540       27.147
U409_CIA.CIA_CLK_COUNT[4]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[4]     0.540       27.196
U409_CIA.CIA_CLK_COUNT[1]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[1]     0.540       27.217
U409_CIA.CIA_CLK_COUNT[5]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[5]     0.540       27.217
U409_CIA.CIA_CLK_COUNT[0]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[0]     0.540       28.862
U409_CIA.CIA_CLK_COUNT[3]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[3]     0.540       29.011
U409_CIA.CIA_ENABLE           CLK28_IN      SB_DFF     Q       CIA_ENABLEm          0.540       30.716
U409_CIA.CLKCIA               CLK28_IN      SB_DFF     Q       CLKCIA_c             0.540       30.716
======================================================================================================


Ending Points with Worst Slack
******************************

                              Starting                                                  Required           
Instance                      Reference     Type       Pin     Net                      Time         Slack 
                              Clock                                                                        
-----------------------------------------------------------------------------------------------------------
U409_CIA.CLKCIA               CLK28_IN      SB_DFF     D       CLKCIA_0                 34.811       27.147
U409_CIA.CIA_ENABLE           CLK28_IN      SB_DFF     D       CIA_ENABLE_0             34.811       27.210
U409_CIA.CIA_CLK_COUNT[5]     CLK28_IN      SB_DFF     D       CIA_CLK_COUNT_3[5]       34.811       28.730
U409_CIA.CIA_CLK_COUNT[3]     CLK28_IN      SB_DFF     D       CIA_CLK_COUNT_3[3]       34.811       29.058
U409_CIA.CIA_CLK_COUNT[4]     CLK28_IN      SB_DFF     D       CIA_CLK_COUNT_RNO[4]     34.811       30.691
U409_CIA.CIA_CLK_COUNT[0]     CLK28_IN      SB_DFF     D       CIA_CLK_COUNT_i[0]       34.811       30.716
U409_CIA.CIA_CLK_COUNT[1]     CLK28_IN      SB_DFF     D       CIA_CLK_COUNT_RNO[1]     34.811       30.765
U409_CIA.CIA_CLK_COUNT[2]     CLK28_IN      SB_DFF     D       CIA_CLK_COUNT_RNO[2]     34.811       30.765
===========================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      34.916
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         34.811

    - Propagation time:                      7.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     27.147

    Number of logic level(s):                3
    Starting point:                          U409_CIA.CIA_CLK_COUNT[2] / Q
    Ending point:                            U409_CIA.CLKCIA / D
    The start point is clocked by            CLK28_IN [rising] on pin C
    The end   point is clocked by            CLK28_IN [rising] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                   Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[2]              SB_DFF      Q        Out     0.540     0.540       -         
CIA_CLK_COUNT[2]                       Net         -        -       1.599     -           5         
U409_CIA.CIA_CLK_COUNT_RNIH7921[5]     SB_LUT4     I0       In      -         2.139       -         
U409_CIA.CIA_CLK_COUNT_RNIH7921[5]     SB_LUT4     O        Out     0.449     2.588       -         
N_3_0                                  Net         -        -       1.371     -           2         
U409_CIA.CLKCIA_RNO_0                  SB_LUT4     I0       In      -         3.959       -         
U409_CIA.CLKCIA_RNO_0                  SB_LUT4     O        Out     0.449     4.408       -         
CLKCIA8                                Net         -        -       1.371     -           1         
U409_CIA.CLKCIA_RNO                    SB_LUT4     I2       In      -         5.779       -         
U409_CIA.CLKCIA_RNO                    SB_LUT4     O        Out     0.379     6.157       -         
CLKCIA_0                               Net         -        -       1.507     -           1         
U409_CIA.CLKCIA                        SB_DFF      D        In      -         7.664       -         
====================================================================================================
Total path delay (propagation time + setup) of 7.770 is 1.922(24.7%) logic and 5.848(75.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

---------------------------------------
Resource Usage Report for U409_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             3 uses
SB_CARRY        34 uses
SB_DFF          44 uses
VCC             3 uses
SB_LUT4         93 uses

I/O ports: 52
I/O primitives: 33
SB_GB_IO       2 uses
SB_IO          31 uses

I/O Register bits:                  0
Register bits not including I/Os:   44 (1%)
Total load per clock:
   CLK6: 1
   CLK28_IN: 1

@S |Mapping Summary:
Total  LUTs: 93 (2%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 93 = 93 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Nov 26 18:04:59 2024

###########################################################]


Synthesis exit by 0.
Current Implementation U409_icecube_Implmnt its sbt path: D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U409_icecube_syn.prj" -log "U409_icecube_Implmnt/U409_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U409_icecube_Implmnt/U409_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Tue Nov 26 18:06:23 2024

#Implementation: U409_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v" (library work)
@I::"D:\AmigaPCI\U409\U409_CIA.v" (library work)
@I::"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TICK.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TOP.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v" (library work)
Verilog syntax check successful!
File D:\AmigaPCI\U409\U409_TRANSFER_ACK.v changed - recompiling
Selecting top level module U409_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":698:7:698:19|Synthesizing module SB_PLL40_CORE in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":40:7:40:23|Synthesizing module U409_TRANSFER_ACK in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v":35:7:35:23|Synthesizing module U409_DATA_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":39:7:39:25|Synthesizing module U409_ADDRESS_DECODE in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TICK.v":35:7:35:15|Synthesizing module U409_TICK in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_CIA.v":35:7:35:14|Synthesizing module U409_CIA in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Synthesizing module U409_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":83:2:83:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":83:2:83:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":83:2:83:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":83:2:83:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":83:2:83:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CL159 :"D:\AmigaPCI\U409\U409_TOP.v":38:54:38:56|Input RnW is unused.
@W: CL246 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":43:17:43:17|Input port bits 15 to 14 of A[31:1] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":43:17:43:17|Input port bits 11 to 1 of A[31:1] are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":42:37:42:41|Input ROMEN is unused.
@N: CL159 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":42:44:42:53|Input CIA_ENABLE is unused.
@N: CL159 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":42:56:42:61|Input CLKCIA is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 26 18:06:23 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 26 18:06:24 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 26 18:06:24 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\synwork\U409_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 26 18:06:25 2024

###########################################################]
Pre-mapping Report

# Tue Nov 26 18:06:25 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U409\U409_TOP.sdc
@L: D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U409_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                            Requested     Requested     Clock                       Clock                Clock
Clock                            Frequency     Period        Type                        Group                Load 
-------------------------------------------------------------------------------------------------------------------
CLK6                             6.0 MHz       166.667       declared                    default_clkgroup     36   
CLK28_IN                         28.6 MHz      34.916        declared                    default_clkgroup     8    
CLK40_IN                         40.0 MHz      25.000        declared                    default_clkgroup     5    
U409_TOP|CLK80_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     1    
===================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Nov 26 18:06:25 2024

###########################################################]
Map & Optimize Report

# Tue Nov 26 18:06:25 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            CLK6
            CLK28_IN


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     1.10ns		 105 /        49
@N: FX1016 :"d:\amigapci\u409\u409_top.v":38:20:38:23|SB_GB_IO inserted on the port CLK6.
@N: FX1016 :"d:\amigapci\u409\u409_top.v":38:26:38:33|SB_GB_IO inserted on the port CLK28_IN.
@N: FX1016 :"d:\amigapci\u409\u409_top.v":38:10:38:17|SB_GB_IO inserted on the port CLK40_IN.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

3 non-gated/non-generated clock tree(s) driving 48 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 1 clock pin(s) of sequential element(s)
0 instances converted, 1 sequential instance remains driven by gated/generated clocks

================================= Non-Gated/Non-Generated Clocks =================================
Clock Tree ID     Driving Element         Drive Element Type     Fanout     Sample Instance       
--------------------------------------------------------------------------------------------------
@K:CKID0002       CLK6_ibuf_gb_io         SB_GB_IO               36         U409_TICK.COUNTER50[5]
@K:CKID0003       CLK28_IN_ibuf_gb_io     SB_GB_IO               8          U409_CIA.CLKCIA       
@K:CKID0004       CLK40_IN_ibuf_gb_io     SB_GB_IO               4          TSIn                  
==================================================================================================
======================================================================================================== Gated/Generated Clocks ========================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                   Explanation                                                                                                                   
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       pll                 SB_PLL40_CORE          1          U409_TRANSFER_ACK.ROM_TACK_EN     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
========================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\synwork\U409_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock CLK6 with period 166.67ns 
@N: MT615 |Found clock CLK28_IN with period 34.92ns 
@N: MT615 |Found clock U409_TOP|CLK80_derived_clock with period 12.50ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Tue Nov 26 18:06:26 2024
#


Top view:               U409_TOP
Requested Frequency:    6.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U409\U409_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 0.019

                                 Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type                        Group           
-------------------------------------------------------------------------------------------------------------------------------------------------
CLK6                             6.0 MHz       131.0 MHz     166.667       7.636         159.030     declared                    default_clkgroup
CLK28_IN                         28.6 MHz      128.7 MHz     34.916        7.769         27.147      declared                    default_clkgroup
CLK40_IN                         40.0 MHz      40.2 MHz      25.000        24.886        4.200       declared                    default_clkgroup
U409_TOP|CLK80_derived_clock     80.0 MHz      80.4 MHz      12.500        12.443        0.019       derived (from CLK40_IN)     default_clkgroup
=================================================================================================================================================





Clock Relationships
*******************

Clocks                                                      |    rise  to  rise     |    fall  to  fall    |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack    |  constraint  slack   |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------------------------------
CLK40_IN                      CLK40_IN                      |  No paths    -        |  25.000      20.849  |  No paths    -      |  No paths    -    
CLK40_IN                      U409_TOP|CLK80_derived_clock  |  No paths    -        |  No paths    -       |  8.330       4.200  |  No paths    -    
CLK6                          CLK6                          |  166.667     159.030  |  No paths    -       |  No paths    -      |  No paths    -    
CLK28_IN                      CLK28_IN                      |  34.916      27.147   |  No paths    -       |  No paths    -      |  No paths    -    
U409_TOP|CLK80_derived_clock  CLK40_IN                      |  No paths    -        |  4.170       0.019   |  No paths    -      |  No paths    -    
=====================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: CLK6
====================================



Starting Points with Worst Slack
********************************

                           Starting                                          Arrival            
Instance                   Reference     Type       Pin     Net              Time        Slack  
                           Clock                                                                
------------------------------------------------------------------------------------------------
U409_TICK.COUNTER50[0]     CLK6          SB_DFF     Q       COUNTER50[0]     0.540       159.030
U409_TICK.COUNTER60[0]     CLK6          SB_DFF     Q       COUNTER60[0]     0.540       159.030
U409_TICK.COUNTER50[1]     CLK6          SB_DFF     Q       COUNTER50[1]     0.540       159.079
U409_TICK.COUNTER60[1]     CLK6          SB_DFF     Q       COUNTER60[1]     0.540       159.079
U409_TICK.COUNTER50[3]     CLK6          SB_DFF     Q       COUNTER50[3]     0.540       159.080
U409_TICK.COUNTER60[4]     CLK6          SB_DFF     Q       COUNTER60[4]     0.540       159.080
U409_TICK.COUNTER50[5]     CLK6          SB_DFF     Q       COUNTER50[5]     0.540       159.101
U409_TICK.COUNTER60[5]     CLK6          SB_DFF     Q       COUNTER60[5]     0.540       159.101
U409_TICK.COUNTER50[2]     CLK6          SB_DFF     Q       COUNTER50[2]     0.540       159.143
U409_TICK.COUNTER60[2]     CLK6          SB_DFF     Q       COUNTER60[2]     0.540       159.143
================================================================================================


Ending Points with Worst Slack
******************************

                            Starting                                             Required            
Instance                    Reference     Type       Pin     Net                 Time         Slack  
                            Clock                                                                    
-----------------------------------------------------------------------------------------------------
U409_TICK.TICK50            CLK6          SB_DFF     D       TICK50              166.562      159.030
U409_TICK.TICK60            CLK6          SB_DFF     D       TICK60              166.562      159.030
U409_TICK.COUNTER50[0]      CLK6          SB_DFF     D       COUNTER50_3[0]      166.562      159.059
U409_TICK.COUNTER50[5]      CLK6          SB_DFF     D       COUNTER50_3[5]      166.562      159.059
U409_TICK.COUNTER50[6]      CLK6          SB_DFF     D       COUNTER50_3[6]      166.562      159.059
U409_TICK.COUNTER50[9]      CLK6          SB_DFF     D       COUNTER50_3[9]      166.562      159.059
U409_TICK.COUNTER50[11]     CLK6          SB_DFF     D       COUNTER50_3[11]     166.562      159.059
U409_TICK.COUNTER50[13]     CLK6          SB_DFF     D       COUNTER50_3[13]     166.562      159.059
U409_TICK.COUNTER50[14]     CLK6          SB_DFF     D       COUNTER50_3[14]     166.562      159.059
U409_TICK.COUNTER50[15]     CLK6          SB_DFF     D       COUNTER50_3[15]     166.562      159.059
=====================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      166.667
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         166.562

    - Propagation time:                      7.531
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 159.030

    Number of logic level(s):                3
    Starting point:                          U409_TICK.COUNTER50[0] / Q
    Ending point:                            U409_TICK.TICK50 / D
    The start point is clocked by            CLK6 [rising] on pin C
    The end   point is clocked by            CLK6 [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U409_TICK.COUNTER50[0]               SB_DFF      Q        Out     0.540     0.540       -         
COUNTER50[0]                         Net         -        -       1.599     -           4         
U409_TICK.COUNTER50_RNID6CP[3]       SB_LUT4     I0       In      -         2.139       -         
U409_TICK.COUNTER50_RNID6CP[3]       SB_LUT4     O        Out     0.449     2.588       -         
TICK503_8                            Net         -        -       1.371     -           1         
U409_TICK.COUNTER50_RNITU182[10]     SB_LUT4     I2       In      -         3.959       -         
U409_TICK.COUNTER50_RNITU182[10]     SB_LUT4     O        Out     0.379     4.338       -         
TICK503_14                           Net         -        -       1.371     -           9         
U409_TICK.TICK50_RNO                 SB_LUT4     I3       In      -         5.708       -         
U409_TICK.TICK50_RNO                 SB_LUT4     O        Out     0.316     6.024       -         
TICK50                               Net         -        -       1.507     -           1         
U409_TICK.TICK50                     SB_DFF      D        In      -         7.531       -         
==================================================================================================
Total path delay (propagation time + setup) of 7.636 is 1.788(23.4%) logic and 5.848(76.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: CLK28_IN
====================================



Starting Points with Worst Slack
********************************

                              Starting                                              Arrival           
Instance                      Reference     Type       Pin     Net                  Time        Slack 
                              Clock                                                                   
------------------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[2]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[2]     0.540       27.147
U409_CIA.CIA_CLK_COUNT[4]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[4]     0.540       27.196
U409_CIA.CIA_CLK_COUNT[1]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[1]     0.540       27.217
U409_CIA.CIA_CLK_COUNT[5]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[5]     0.540       27.217
U409_CIA.CIA_CLK_COUNT[0]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[0]     0.540       28.862
U409_CIA.CIA_CLK_COUNT[3]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[3]     0.540       29.011
U409_CIA.CIA_ENABLE           CLK28_IN      SB_DFF     Q       CIA_ENABLEm          0.540       30.716
U409_CIA.CLKCIA               CLK28_IN      SB_DFF     Q       CLKCIA_c             0.540       30.716
======================================================================================================


Ending Points with Worst Slack
******************************

                              Starting                                                  Required           
Instance                      Reference     Type       Pin     Net                      Time         Slack 
                              Clock                                                                        
-----------------------------------------------------------------------------------------------------------
U409_CIA.CLKCIA               CLK28_IN      SB_DFF     D       CLKCIA_0                 34.811       27.147
U409_CIA.CIA_ENABLE           CLK28_IN      SB_DFF     D       CIA_ENABLE_0             34.811       27.210
U409_CIA.CIA_CLK_COUNT[5]     CLK28_IN      SB_DFF     D       CIA_CLK_COUNT_3[5]       34.811       28.730
U409_CIA.CIA_CLK_COUNT[3]     CLK28_IN      SB_DFF     D       CIA_CLK_COUNT_3[3]       34.811       29.058
U409_CIA.CIA_CLK_COUNT[4]     CLK28_IN      SB_DFF     D       CIA_CLK_COUNT_RNO[4]     34.811       30.691
U409_CIA.CIA_CLK_COUNT[0]     CLK28_IN      SB_DFF     D       CIA_CLK_COUNT_i[0]       34.811       30.716
U409_CIA.CIA_CLK_COUNT[1]     CLK28_IN      SB_DFF     D       CIA_CLK_COUNT_RNO[1]     34.811       30.765
U409_CIA.CIA_CLK_COUNT[2]     CLK28_IN      SB_DFF     D       CIA_CLK_COUNT_RNO[2]     34.811       30.765
===========================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      34.916
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         34.811

    - Propagation time:                      7.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 27.147

    Number of logic level(s):                3
    Starting point:                          U409_CIA.CIA_CLK_COUNT[2] / Q
    Ending point:                            U409_CIA.CLKCIA / D
    The start point is clocked by            CLK28_IN [rising] on pin C
    The end   point is clocked by            CLK28_IN [rising] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                   Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[2]              SB_DFF      Q        Out     0.540     0.540       -         
CIA_CLK_COUNT[2]                       Net         -        -       1.599     -           5         
U409_CIA.CIA_CLK_COUNT_RNIH7921[5]     SB_LUT4     I0       In      -         2.139       -         
U409_CIA.CIA_CLK_COUNT_RNIH7921[5]     SB_LUT4     O        Out     0.449     2.588       -         
N_3_0                                  Net         -        -       1.371     -           2         
U409_CIA.CLKCIA_RNO_0                  SB_LUT4     I0       In      -         3.959       -         
U409_CIA.CLKCIA_RNO_0                  SB_LUT4     O        Out     0.449     4.408       -         
CLKCIA8                                Net         -        -       1.371     -           1         
U409_CIA.CLKCIA_RNO                    SB_LUT4     I2       In      -         5.779       -         
U409_CIA.CLKCIA_RNO                    SB_LUT4     O        Out     0.379     6.157       -         
CLKCIA_0                               Net         -        -       1.507     -           1         
U409_CIA.CLKCIA                        SB_DFF      D        In      -         7.664       -         
====================================================================================================
Total path delay (propagation time + setup) of 7.770 is 1.922(24.7%) logic and 5.848(75.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: CLK40_IN
====================================



Starting Points with Worst Slack
********************************

                                    Starting                                            Arrival           
Instance                            Reference     Type        Pin     Net               Time        Slack 
                                    Clock                                                                 
----------------------------------------------------------------------------------------------------------
TSIn                                CLK40_IN      SB_DFF      Q       TSIn              0.540       4.200 
U409_TRANSFER_ACK.ROM_TACK_OUTn     CLK40_IN      SB_DFFN     Q       ROM_TACK_OUTn     0.540       20.849
U409_TRANSFER_ACK.TACK_COUNTER      CLK40_IN      SB_DFFN     Q       TACK_COUNTER      0.540       20.870
==========================================================================================================


Ending Points with Worst Slack
******************************

                                     Starting                                                        Required           
Instance                             Reference     Type           Pin     Net                        Time         Slack 
                                     Clock                                                                              
------------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.ROM_TACK_OUTn      CLK40_IN      SB_DFFN        D       ROM_TACK_OUTn_0            24.895       20.849
U409_TRANSFER_ACK.TACK_COUNTER       CLK40_IN      SB_DFFN        D       TACK_EN_0_sqmuxa_1         24.895       20.870
U409_TRANSFER_ACK.TACK_EN_i_ness     CLK40_IN      SB_DFFNESS     D       TACK_EN_0_sqmuxa_1_0_i     24.895       20.870
U409_TRANSFER_ACK.TACK_EN_i_ness     CLK40_IN      SB_DFFNESS     E       TACK_COUNTER_0_0           25.000       20.905
========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      8.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.225

    - Propagation time:                      4.025
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.200

    Number of logic level(s):                1
    Starting point:                          TSIn / Q
    Ending point:                            U409_TRANSFER_ACK.ROM_TACK_EN / D
    The start point is clocked by            CLK40_IN [rising] on pin C
    The end   point is clocked by            U409_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                  Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
TSIn                                  SB_DFF      Q        Out     0.540     0.540       -         
TSIn                                  Net         -        -       1.599     -           1         
U409_TRANSFER_ACK.ROM_TACK_EN_RNO     SB_LUT4     I2       In      -         2.139       -         
U409_TRANSFER_ACK.ROM_TACK_EN_RNO     SB_LUT4     O        Out     0.379     2.518       -         
ROM_TACK_EN_0                         Net         -        -       1.507     -           1         
U409_TRANSFER_ACK.ROM_TACK_EN         SB_DFFN     D        In      -         4.025       -         
===================================================================================================
Total path delay (propagation time + setup) of 4.130 is 1.024(24.8%) logic and 3.106(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: U409_TOP|CLK80_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                  Starting                                                             Arrival          
Instance                          Reference                        Type        Pin     Net             Time        Slack
                                  Clock                                                                                 
------------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.ROM_TACK_EN     U409_TOP|CLK80_derived_clock     SB_DFFN     Q       ROM_TACK_EN     0.540       0.019
========================================================================================================================


Ending Points with Worst Slack
******************************

                                     Starting                                                                           Required          
Instance                             Reference                        Type           Pin     Net                        Time         Slack
                                     Clock                                                                                                
------------------------------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.TACK_COUNTER       U409_TOP|CLK80_derived_clock     SB_DFFN        D       TACK_EN_0_sqmuxa_1         4.065        0.019
U409_TRANSFER_ACK.TACK_EN_i_ness     U409_TOP|CLK80_derived_clock     SB_DFFNESS     D       TACK_EN_0_sqmuxa_1_0_i     4.065        0.019
U409_TRANSFER_ACK.ROM_TACK_OUTn      U409_TOP|CLK80_derived_clock     SB_DFFN        D       ROM_TACK_OUTn_0            4.065        0.040
==========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      4.170
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.065

    - Propagation time:                      4.046
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     0.019

    Number of logic level(s):                1
    Starting point:                          U409_TRANSFER_ACK.ROM_TACK_EN / Q
    Ending point:                            U409_TRANSFER_ACK.TACK_COUNTER / D
    The start point is clocked by            U409_TOP|CLK80_derived_clock [falling] on pin C
    The end   point is clocked by            CLK40_IN [falling] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                   Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.ROM_TACK_EN          SB_DFFN     Q        Out     0.540     0.540       -         
ROM_TACK_EN                            Net         -        -       1.599     -           3         
U409_TRANSFER_ACK.TACK_COUNTER_RNO     SB_LUT4     I1       In      -         2.139       -         
U409_TRANSFER_ACK.TACK_COUNTER_RNO     SB_LUT4     O        Out     0.400     2.539       -         
TACK_EN_0_sqmuxa_1                     Net         -        -       1.507     -           1         
U409_TRANSFER_ACK.TACK_COUNTER         SB_DFFN     D        In      -         4.046       -         
====================================================================================================
Total path delay (propagation time + setup) of 4.151 is 1.045(25.2%) logic and 3.106(74.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

---------------------------------------
Resource Usage Report for U409_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             4 uses
SB_CARRY        34 uses
SB_DFF          45 uses
SB_DFFN         3 uses
SB_DFFNESS      1 use
SB_PLL40_CORE   1 use
VCC             4 uses
SB_LUT4         101 uses

I/O ports: 52
I/O primitives: 35
SB_GB_IO       3 uses
SB_IO          32 uses

I/O Register bits:                  0
Register bits not including I/Os:   49 (1%)
Total load per clock:
   CLK40_IN: 1
   CLK6: 1
   CLK28_IN: 1
   U409_TOP|CLK80_derived_clock: 1

@S |Mapping Summary:
Total  LUTs: 101 (2%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 101 = 101 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Nov 26 18:06:26 2024

###########################################################]


Synthesis exit by 0.
Current Implementation U409_icecube_Implmnt its sbt path: D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U409_icecube_syn.prj" -log "U409_icecube_Implmnt/U409_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U409_icecube_Implmnt/U409_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Tue Nov 26 18:07:59 2024

#Implementation: U409_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v" (library work)
@I::"D:\AmigaPCI\U409\U409_CIA.v" (library work)
@I::"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TICK.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TOP.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v" (library work)
Verilog syntax check successful!
File D:\AmigaPCI\U409\U409_TOP.v changed - recompiling
Selecting top level module U409_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":752:7:752:18|Synthesizing module SB_PLL40_PAD in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":40:7:40:23|Synthesizing module U409_TRANSFER_ACK in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v":35:7:35:23|Synthesizing module U409_DATA_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":39:7:39:25|Synthesizing module U409_ADDRESS_DECODE in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TICK.v":35:7:35:15|Synthesizing module U409_TICK in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_CIA.v":35:7:35:14|Synthesizing module U409_CIA in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Synthesizing module U409_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":83:2:83:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":83:2:83:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":83:2:83:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":83:2:83:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":83:2:83:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG1273 :"D:\AmigaPCI\U409\U409_TOP.v":86:21:86:28|An input port (port CLK40_IN) is the target of an assignment - please check if this is intentional
@N: CL159 :"D:\AmigaPCI\U409\U409_TOP.v":38:54:38:56|Input RnW is unused.
@W: CL246 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":43:17:43:17|Input port bits 15 to 14 of A[31:1] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":43:17:43:17|Input port bits 11 to 1 of A[31:1] are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":42:37:42:41|Input ROMEN is unused.
@N: CL159 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":42:44:42:53|Input CIA_ENABLE is unused.
@N: CL159 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":42:56:42:61|Input CLKCIA is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 26 18:07:59 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 26 18:08:00 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 26 18:08:00 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\synwork\U409_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 26 18:08:01 2024

###########################################################]
Pre-mapping Report

# Tue Nov 26 18:08:01 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U409\U409_TOP.sdc
@L: D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U409_TOP
@W: MF515 :"d:\amigapci\u409\u409_top.v":83:2:83:4|Found illegal pad connections on pad pll 
@W: MF514 :"d:\amigapci\u409\u409_top.v":38:10:38:17|Found illegal pad-to-port connection for port CLK40_IN  
@W: MF514 :"d:\amigapci\u409\u409_top.v":38:10:38:17|Found illegal pad-to-port connection for port CLK40_IN  
@W: MF514 :"d:\amigapci\u409\u409_top.v":38:10:38:17|Found illegal pad-to-port connection for port CLK40_IN  

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                            Requested     Requested     Clock                       Clock                Clock
Clock                            Frequency     Period        Type                        Group                Load 
-------------------------------------------------------------------------------------------------------------------
CLK6                             6.0 MHz       166.667       declared                    default_clkgroup     36   
CLK28_IN                         28.6 MHz      34.916        declared                    default_clkgroup     8    
CLK40_IN                         40.0 MHz      25.000        declared                    default_clkgroup     5    
U409_TOP|CLK80_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     1    
===================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Nov 26 18:08:01 2024

###########################################################]
Map & Optimize Report

# Tue Nov 26 18:08:01 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            CLK6
            CLK28_IN


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     0.93ns		 105 /        49
@E: FX732 :"d:\amigapci\u409\u409_top.v":83:2:83:4|PLL input clock connected to PACKAGEPIN; must be driven only by input buffer.
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Nov 26 18:08:02 2024

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 4 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U409_icecube_syn.prj" -log "U409_icecube_Implmnt/U409_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U409_icecube_Implmnt/U409_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Tue Nov 26 18:08:25 2024

#Implementation: U409_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v" (library work)
@I::"D:\AmigaPCI\U409\U409_CIA.v" (library work)
@I::"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TICK.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TOP.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module U409_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":752:7:752:18|Synthesizing module SB_PLL40_PAD in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":40:7:40:23|Synthesizing module U409_TRANSFER_ACK in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v":35:7:35:23|Synthesizing module U409_DATA_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":39:7:39:25|Synthesizing module U409_ADDRESS_DECODE in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TICK.v":35:7:35:15|Synthesizing module U409_TICK in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_CIA.v":35:7:35:14|Synthesizing module U409_CIA in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Synthesizing module U409_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":83:2:83:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":83:2:83:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":83:2:83:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":83:2:83:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":83:2:83:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG1273 :"D:\AmigaPCI\U409\U409_TOP.v":86:21:86:28|An input port (port CLK40_IN) is the target of an assignment - please check if this is intentional
@N: CL159 :"D:\AmigaPCI\U409\U409_TOP.v":38:54:38:56|Input RnW is unused.
@W: CL246 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":43:17:43:17|Input port bits 15 to 14 of A[31:1] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":43:17:43:17|Input port bits 11 to 1 of A[31:1] are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":42:37:42:41|Input ROMEN is unused.
@N: CL159 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":42:44:42:53|Input CIA_ENABLE is unused.
@N: CL159 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":42:56:42:61|Input CLKCIA is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 26 18:08:26 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 26 18:08:26 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 26 18:08:26 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\synwork\U409_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 26 18:08:27 2024

###########################################################]
Pre-mapping Report

# Tue Nov 26 18:08:27 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U409\U409_TOP.sdc
@L: D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U409_TOP
@W: MF515 :"d:\amigapci\u409\u409_top.v":83:2:83:4|Found illegal pad connections on pad pll 
@W: MF514 :"d:\amigapci\u409\u409_top.v":38:10:38:17|Found illegal pad-to-port connection for port CLK40_IN  
@W: MF514 :"d:\amigapci\u409\u409_top.v":38:10:38:17|Found illegal pad-to-port connection for port CLK40_IN  
@W: MF514 :"d:\amigapci\u409\u409_top.v":38:10:38:17|Found illegal pad-to-port connection for port CLK40_IN  

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                            Requested     Requested     Clock                       Clock                Clock
Clock                            Frequency     Period        Type                        Group                Load 
-------------------------------------------------------------------------------------------------------------------
CLK6                             6.0 MHz       166.667       declared                    default_clkgroup     36   
CLK28_IN                         28.6 MHz      34.916        declared                    default_clkgroup     8    
CLK40_IN                         40.0 MHz      25.000        declared                    default_clkgroup     5    
U409_TOP|CLK80_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     1    
===================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Nov 26 18:08:27 2024

###########################################################]
Map & Optimize Report

# Tue Nov 26 18:08:27 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            CLK6
            CLK28_IN


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     0.93ns		 105 /        49
@E: FX732 :"d:\amigapci\u409\u409_top.v":83:2:83:4|PLL input clock connected to PACKAGEPIN; must be driven only by input buffer.
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Nov 26 18:08:28 2024

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 3 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U409_icecube_syn.prj" -log "U409_icecube_Implmnt/U409_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U409_icecube_Implmnt/U409_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Tue Nov 26 18:10:08 2024

#Implementation: U409_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v" (library work)
@I::"D:\AmigaPCI\U409\U409_CIA.v" (library work)
@I::"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TICK.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TOP.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v" (library work)
Verilog syntax check successful!
File D:\AmigaPCI\U409\U409_TOP.v changed - recompiling
Selecting top level module U409_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":698:7:698:19|Synthesizing module SB_PLL40_CORE in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":40:7:40:23|Synthesizing module U409_TRANSFER_ACK in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v":35:7:35:23|Synthesizing module U409_DATA_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":39:7:39:25|Synthesizing module U409_ADDRESS_DECODE in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TICK.v":35:7:35:15|Synthesizing module U409_TICK in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_CIA.v":35:7:35:14|Synthesizing module U409_CIA in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Synthesizing module U409_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":83:2:83:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":83:2:83:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":83:2:83:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":83:2:83:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":83:2:83:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CL159 :"D:\AmigaPCI\U409\U409_TOP.v":38:54:38:56|Input RnW is unused.
@W: CL246 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":43:17:43:17|Input port bits 15 to 14 of A[31:1] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":43:17:43:17|Input port bits 11 to 1 of A[31:1] are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":42:37:42:41|Input ROMEN is unused.
@N: CL159 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":42:44:42:53|Input CIA_ENABLE is unused.
@N: CL159 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":42:56:42:61|Input CLKCIA is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 26 18:10:08 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 26 18:10:08 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 26 18:10:08 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\synwork\U409_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 26 18:10:09 2024

###########################################################]
Pre-mapping Report

# Tue Nov 26 18:10:10 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U409\U409_TOP.sdc
@L: D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U409_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                            Requested     Requested     Clock                       Clock                Clock
Clock                            Frequency     Period        Type                        Group                Load 
-------------------------------------------------------------------------------------------------------------------
CLK6                             6.0 MHz       166.667       declared                    default_clkgroup     36   
CLK28_IN                         28.6 MHz      34.916        declared                    default_clkgroup     8    
CLK40_IN                         40.0 MHz      25.000        declared                    default_clkgroup     5    
U409_TOP|CLK80_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     1    
===================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Nov 26 18:10:10 2024

###########################################################]
Map & Optimize Report

# Tue Nov 26 18:10:10 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            CLK6
            CLK28_IN


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     1.10ns		 105 /        49
@N: FX1016 :"d:\amigapci\u409\u409_top.v":38:20:38:23|SB_GB_IO inserted on the port CLK6.
@N: FX1016 :"d:\amigapci\u409\u409_top.v":38:26:38:33|SB_GB_IO inserted on the port CLK28_IN.
@N: FX1016 :"d:\amigapci\u409\u409_top.v":38:10:38:17|SB_GB_IO inserted on the port CLK40_IN.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

3 non-gated/non-generated clock tree(s) driving 48 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 1 clock pin(s) of sequential element(s)
0 instances converted, 1 sequential instance remains driven by gated/generated clocks

================================= Non-Gated/Non-Generated Clocks =================================
Clock Tree ID     Driving Element         Drive Element Type     Fanout     Sample Instance       
--------------------------------------------------------------------------------------------------
@K:CKID0002       CLK6_ibuf_gb_io         SB_GB_IO               36         U409_TICK.COUNTER50[5]
@K:CKID0003       CLK28_IN_ibuf_gb_io     SB_GB_IO               8          U409_CIA.CLKCIA       
@K:CKID0004       CLK40_IN_ibuf_gb_io     SB_GB_IO               4          TSIn                  
==================================================================================================
======================================================================================================== Gated/Generated Clocks ========================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                   Explanation                                                                                                                   
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       pll                 SB_PLL40_CORE          1          U409_TRANSFER_ACK.ROM_TACK_EN     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
========================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\synwork\U409_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock CLK6 with period 166.67ns 
@N: MT615 |Found clock CLK28_IN with period 34.92ns 
@N: MT615 |Found clock U409_TOP|CLK80_derived_clock with period 12.50ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Tue Nov 26 18:10:11 2024
#


Top view:               U409_TOP
Requested Frequency:    6.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U409\U409_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 0.019

                                 Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type                        Group           
-------------------------------------------------------------------------------------------------------------------------------------------------
CLK6                             6.0 MHz       131.0 MHz     166.667       7.636         159.030     declared                    default_clkgroup
CLK28_IN                         28.6 MHz      128.7 MHz     34.916        7.769         27.147      declared                    default_clkgroup
CLK40_IN                         40.0 MHz      40.2 MHz      25.000        24.886        4.200       declared                    default_clkgroup
U409_TOP|CLK80_derived_clock     80.0 MHz      80.4 MHz      12.500        12.443        0.019       derived (from CLK40_IN)     default_clkgroup
=================================================================================================================================================





Clock Relationships
*******************

Clocks                                                      |    rise  to  rise     |    fall  to  fall    |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack    |  constraint  slack   |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------------------------------
CLK40_IN                      CLK40_IN                      |  No paths    -        |  25.000      20.849  |  No paths    -      |  No paths    -    
CLK40_IN                      U409_TOP|CLK80_derived_clock  |  No paths    -        |  No paths    -       |  8.330       4.200  |  No paths    -    
CLK6                          CLK6                          |  166.667     159.030  |  No paths    -       |  No paths    -      |  No paths    -    
CLK28_IN                      CLK28_IN                      |  34.916      27.147   |  No paths    -       |  No paths    -      |  No paths    -    
U409_TOP|CLK80_derived_clock  CLK40_IN                      |  No paths    -        |  4.170       0.019   |  No paths    -      |  No paths    -    
=====================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: CLK6
====================================



Starting Points with Worst Slack
********************************

                           Starting                                          Arrival            
Instance                   Reference     Type       Pin     Net              Time        Slack  
                           Clock                                                                
------------------------------------------------------------------------------------------------
U409_TICK.COUNTER50[0]     CLK6          SB_DFF     Q       COUNTER50[0]     0.540       159.030
U409_TICK.COUNTER60[0]     CLK6          SB_DFF     Q       COUNTER60[0]     0.540       159.030
U409_TICK.COUNTER50[1]     CLK6          SB_DFF     Q       COUNTER50[1]     0.540       159.079
U409_TICK.COUNTER60[1]     CLK6          SB_DFF     Q       COUNTER60[1]     0.540       159.079
U409_TICK.COUNTER50[3]     CLK6          SB_DFF     Q       COUNTER50[3]     0.540       159.080
U409_TICK.COUNTER60[4]     CLK6          SB_DFF     Q       COUNTER60[4]     0.540       159.080
U409_TICK.COUNTER50[5]     CLK6          SB_DFF     Q       COUNTER50[5]     0.540       159.101
U409_TICK.COUNTER60[5]     CLK6          SB_DFF     Q       COUNTER60[5]     0.540       159.101
U409_TICK.COUNTER50[2]     CLK6          SB_DFF     Q       COUNTER50[2]     0.540       159.143
U409_TICK.COUNTER60[2]     CLK6          SB_DFF     Q       COUNTER60[2]     0.540       159.143
================================================================================================


Ending Points with Worst Slack
******************************

                            Starting                                             Required            
Instance                    Reference     Type       Pin     Net                 Time         Slack  
                            Clock                                                                    
-----------------------------------------------------------------------------------------------------
U409_TICK.TICK50            CLK6          SB_DFF     D       TICK50              166.562      159.030
U409_TICK.TICK60            CLK6          SB_DFF     D       TICK60              166.562      159.030
U409_TICK.COUNTER50[0]      CLK6          SB_DFF     D       COUNTER50_3[0]      166.562      159.059
U409_TICK.COUNTER50[5]      CLK6          SB_DFF     D       COUNTER50_3[5]      166.562      159.059
U409_TICK.COUNTER50[6]      CLK6          SB_DFF     D       COUNTER50_3[6]      166.562      159.059
U409_TICK.COUNTER50[9]      CLK6          SB_DFF     D       COUNTER50_3[9]      166.562      159.059
U409_TICK.COUNTER50[11]     CLK6          SB_DFF     D       COUNTER50_3[11]     166.562      159.059
U409_TICK.COUNTER50[13]     CLK6          SB_DFF     D       COUNTER50_3[13]     166.562      159.059
U409_TICK.COUNTER50[14]     CLK6          SB_DFF     D       COUNTER50_3[14]     166.562      159.059
U409_TICK.COUNTER50[15]     CLK6          SB_DFF     D       COUNTER50_3[15]     166.562      159.059
=====================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      166.667
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         166.562

    - Propagation time:                      7.531
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 159.030

    Number of logic level(s):                3
    Starting point:                          U409_TICK.COUNTER50[0] / Q
    Ending point:                            U409_TICK.TICK50 / D
    The start point is clocked by            CLK6 [rising] on pin C
    The end   point is clocked by            CLK6 [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U409_TICK.COUNTER50[0]               SB_DFF      Q        Out     0.540     0.540       -         
COUNTER50[0]                         Net         -        -       1.599     -           4         
U409_TICK.COUNTER50_RNID6CP[3]       SB_LUT4     I0       In      -         2.139       -         
U409_TICK.COUNTER50_RNID6CP[3]       SB_LUT4     O        Out     0.449     2.588       -         
TICK503_8                            Net         -        -       1.371     -           1         
U409_TICK.COUNTER50_RNITU182[10]     SB_LUT4     I2       In      -         3.959       -         
U409_TICK.COUNTER50_RNITU182[10]     SB_LUT4     O        Out     0.379     4.338       -         
TICK503_14                           Net         -        -       1.371     -           9         
U409_TICK.TICK50_RNO                 SB_LUT4     I3       In      -         5.708       -         
U409_TICK.TICK50_RNO                 SB_LUT4     O        Out     0.316     6.024       -         
TICK50                               Net         -        -       1.507     -           1         
U409_TICK.TICK50                     SB_DFF      D        In      -         7.531       -         
==================================================================================================
Total path delay (propagation time + setup) of 7.636 is 1.788(23.4%) logic and 5.848(76.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: CLK28_IN
====================================



Starting Points with Worst Slack
********************************

                              Starting                                              Arrival           
Instance                      Reference     Type       Pin     Net                  Time        Slack 
                              Clock                                                                   
------------------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[2]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[2]     0.540       27.147
U409_CIA.CIA_CLK_COUNT[4]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[4]     0.540       27.196
U409_CIA.CIA_CLK_COUNT[1]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[1]     0.540       27.217
U409_CIA.CIA_CLK_COUNT[5]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[5]     0.540       27.217
U409_CIA.CIA_CLK_COUNT[0]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[0]     0.540       28.862
U409_CIA.CIA_CLK_COUNT[3]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[3]     0.540       29.011
U409_CIA.CIA_ENABLE           CLK28_IN      SB_DFF     Q       CIA_ENABLEm          0.540       30.716
U409_CIA.CLKCIA               CLK28_IN      SB_DFF     Q       CLKCIA_c             0.540       30.716
======================================================================================================


Ending Points with Worst Slack
******************************

                              Starting                                                  Required           
Instance                      Reference     Type       Pin     Net                      Time         Slack 
                              Clock                                                                        
-----------------------------------------------------------------------------------------------------------
U409_CIA.CLKCIA               CLK28_IN      SB_DFF     D       CLKCIA_0                 34.811       27.147
U409_CIA.CIA_ENABLE           CLK28_IN      SB_DFF     D       CIA_ENABLE_0             34.811       27.210
U409_CIA.CIA_CLK_COUNT[5]     CLK28_IN      SB_DFF     D       CIA_CLK_COUNT_3[5]       34.811       28.730
U409_CIA.CIA_CLK_COUNT[3]     CLK28_IN      SB_DFF     D       CIA_CLK_COUNT_3[3]       34.811       29.058
U409_CIA.CIA_CLK_COUNT[4]     CLK28_IN      SB_DFF     D       CIA_CLK_COUNT_RNO[4]     34.811       30.691
U409_CIA.CIA_CLK_COUNT[0]     CLK28_IN      SB_DFF     D       CIA_CLK_COUNT_i[0]       34.811       30.716
U409_CIA.CIA_CLK_COUNT[1]     CLK28_IN      SB_DFF     D       CIA_CLK_COUNT_RNO[1]     34.811       30.765
U409_CIA.CIA_CLK_COUNT[2]     CLK28_IN      SB_DFF     D       CIA_CLK_COUNT_RNO[2]     34.811       30.765
===========================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      34.916
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         34.811

    - Propagation time:                      7.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 27.147

    Number of logic level(s):                3
    Starting point:                          U409_CIA.CIA_CLK_COUNT[2] / Q
    Ending point:                            U409_CIA.CLKCIA / D
    The start point is clocked by            CLK28_IN [rising] on pin C
    The end   point is clocked by            CLK28_IN [rising] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                   Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[2]              SB_DFF      Q        Out     0.540     0.540       -         
CIA_CLK_COUNT[2]                       Net         -        -       1.599     -           5         
U409_CIA.CIA_CLK_COUNT_RNIH7921[5]     SB_LUT4     I0       In      -         2.139       -         
U409_CIA.CIA_CLK_COUNT_RNIH7921[5]     SB_LUT4     O        Out     0.449     2.588       -         
N_3_0                                  Net         -        -       1.371     -           2         
U409_CIA.CLKCIA_RNO_0                  SB_LUT4     I0       In      -         3.959       -         
U409_CIA.CLKCIA_RNO_0                  SB_LUT4     O        Out     0.449     4.408       -         
CLKCIA8                                Net         -        -       1.371     -           1         
U409_CIA.CLKCIA_RNO                    SB_LUT4     I2       In      -         5.779       -         
U409_CIA.CLKCIA_RNO                    SB_LUT4     O        Out     0.379     6.157       -         
CLKCIA_0                               Net         -        -       1.507     -           1         
U409_CIA.CLKCIA                        SB_DFF      D        In      -         7.664       -         
====================================================================================================
Total path delay (propagation time + setup) of 7.770 is 1.922(24.7%) logic and 5.848(75.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: CLK40_IN
====================================



Starting Points with Worst Slack
********************************

                                    Starting                                            Arrival           
Instance                            Reference     Type        Pin     Net               Time        Slack 
                                    Clock                                                                 
----------------------------------------------------------------------------------------------------------
TSIn                                CLK40_IN      SB_DFF      Q       TSIn              0.540       4.200 
U409_TRANSFER_ACK.ROM_TACK_OUTn     CLK40_IN      SB_DFFN     Q       ROM_TACK_OUTn     0.540       20.849
U409_TRANSFER_ACK.TACK_COUNTER      CLK40_IN      SB_DFFN     Q       TACK_COUNTER      0.540       20.870
==========================================================================================================


Ending Points with Worst Slack
******************************

                                     Starting                                                        Required           
Instance                             Reference     Type           Pin     Net                        Time         Slack 
                                     Clock                                                                              
------------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.ROM_TACK_OUTn      CLK40_IN      SB_DFFN        D       ROM_TACK_OUTn_0            24.895       20.849
U409_TRANSFER_ACK.TACK_COUNTER       CLK40_IN      SB_DFFN        D       TACK_EN_0_sqmuxa_1         24.895       20.870
U409_TRANSFER_ACK.TACK_EN_i_ness     CLK40_IN      SB_DFFNESS     D       TACK_EN_0_sqmuxa_1_0_i     24.895       20.870
U409_TRANSFER_ACK.TACK_EN_i_ness     CLK40_IN      SB_DFFNESS     E       TACK_COUNTER_0_0           25.000       20.905
========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      8.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.225

    - Propagation time:                      4.025
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.200

    Number of logic level(s):                1
    Starting point:                          TSIn / Q
    Ending point:                            U409_TRANSFER_ACK.ROM_TACK_EN / D
    The start point is clocked by            CLK40_IN [rising] on pin C
    The end   point is clocked by            U409_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                  Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
TSIn                                  SB_DFF      Q        Out     0.540     0.540       -         
TSIn                                  Net         -        -       1.599     -           1         
U409_TRANSFER_ACK.ROM_TACK_EN_RNO     SB_LUT4     I2       In      -         2.139       -         
U409_TRANSFER_ACK.ROM_TACK_EN_RNO     SB_LUT4     O        Out     0.379     2.518       -         
ROM_TACK_EN_0                         Net         -        -       1.507     -           1         
U409_TRANSFER_ACK.ROM_TACK_EN         SB_DFFN     D        In      -         4.025       -         
===================================================================================================
Total path delay (propagation time + setup) of 4.130 is 1.024(24.8%) logic and 3.106(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: U409_TOP|CLK80_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                  Starting                                                             Arrival          
Instance                          Reference                        Type        Pin     Net             Time        Slack
                                  Clock                                                                                 
------------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.ROM_TACK_EN     U409_TOP|CLK80_derived_clock     SB_DFFN     Q       ROM_TACK_EN     0.540       0.019
========================================================================================================================


Ending Points with Worst Slack
******************************

                                     Starting                                                                           Required          
Instance                             Reference                        Type           Pin     Net                        Time         Slack
                                     Clock                                                                                                
------------------------------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.TACK_COUNTER       U409_TOP|CLK80_derived_clock     SB_DFFN        D       TACK_EN_0_sqmuxa_1         4.065        0.019
U409_TRANSFER_ACK.TACK_EN_i_ness     U409_TOP|CLK80_derived_clock     SB_DFFNESS     D       TACK_EN_0_sqmuxa_1_0_i     4.065        0.019
U409_TRANSFER_ACK.ROM_TACK_OUTn      U409_TOP|CLK80_derived_clock     SB_DFFN        D       ROM_TACK_OUTn_0            4.065        0.040
==========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      4.170
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.065

    - Propagation time:                      4.046
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     0.019

    Number of logic level(s):                1
    Starting point:                          U409_TRANSFER_ACK.ROM_TACK_EN / Q
    Ending point:                            U409_TRANSFER_ACK.TACK_COUNTER / D
    The start point is clocked by            U409_TOP|CLK80_derived_clock [falling] on pin C
    The end   point is clocked by            CLK40_IN [falling] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                   Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.ROM_TACK_EN          SB_DFFN     Q        Out     0.540     0.540       -         
ROM_TACK_EN                            Net         -        -       1.599     -           3         
U409_TRANSFER_ACK.TACK_COUNTER_RNO     SB_LUT4     I1       In      -         2.139       -         
U409_TRANSFER_ACK.TACK_COUNTER_RNO     SB_LUT4     O        Out     0.400     2.539       -         
TACK_EN_0_sqmuxa_1                     Net         -        -       1.507     -           1         
U409_TRANSFER_ACK.TACK_COUNTER         SB_DFFN     D        In      -         4.046       -         
====================================================================================================
Total path delay (propagation time + setup) of 4.151 is 1.045(25.2%) logic and 3.106(74.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

---------------------------------------
Resource Usage Report for U409_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             4 uses
SB_CARRY        34 uses
SB_DFF          45 uses
SB_DFFN         3 uses
SB_DFFNESS      1 use
SB_PLL40_CORE   1 use
VCC             4 uses
SB_LUT4         101 uses

I/O ports: 52
I/O primitives: 35
SB_GB_IO       3 uses
SB_IO          32 uses

I/O Register bits:                  0
Register bits not including I/Os:   49 (1%)
Total load per clock:
   CLK40_IN: 1
   CLK6: 1
   CLK28_IN: 1
   U409_TOP|CLK80_derived_clock: 1

@S |Mapping Summary:
Total  LUTs: 101 (2%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 101 = 101 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Nov 26 18:10:11 2024

###########################################################]


Synthesis exit by 0.
Current Implementation U409_icecube_Implmnt its sbt path: D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.edf " "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist" "-pTQ144" "-yD:/AmigaPCI/U409/U409.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.edf...
Parsing constraint file: D:/AmigaPCI/U409/U409.pcf ...
start to read sdc/scf file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.scf
sdc_reader OK D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.scf
Stored edif netlist at D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP...

write Timing Constraint to D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: U409_TOP

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --outdir "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP --outdir D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP
SDC file             - D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	101
    Number of DFFs      	:	49
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	34
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	32
    Number of GBIOs     	:	3
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	1
    Number of feedthru LUTs inserted to legalize global signals    	:	1
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	2
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2715: Warning for set_io Constraint: Ignoring pin assignment for A[8], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[1], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[11], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[3], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[5], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[15], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[6], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[14], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[7], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for LBENn, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for TT0, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for TT1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[9], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[2], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[10], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[4], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for RnW, as it is not connected to any PAD

Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBAL
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_CLK40_IN_c_g_THRU_LUT4_0_LC_102", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	104
    Number of DFFs      	:	49
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	34

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	32
        LUT, DFF and CARRY	:	17
    Combinational LogicCells
        Only LUT         	:	41
        CARRY Only       	:	3
        LUT with CARRY   	:	14
    LogicCells                  :	107/3520
    PLBs                        :	17/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	35/107
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 13.7 (sec)

Final Design Statistics
    Number of LUTs      	:	104
    Number of DFFs      	:	49
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	34
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	32
    Number of GBIOs     	:	3
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	107/3520
    PLBs                        :	31/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	35/107
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 5
Clock: CLK28_IN | Frequency: 282.07 MHz | Target: 28.64 MHz
Clock: CLK40_IN | Frequency: 376.65 MHz | Target: 40.00 MHz
Clock: CLK6 | Frequency: 188.09 MHz | Target: 6.00 MHz
Clock: pll/PLLOUTCORE | Frequency: N/A | Target: 80.00 MHz
Clock: pll/PLLOUTGLOBAL | Frequency: N/A | Target: 80.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 14.7 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --package TQ144 --outdir "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 509
used logic cells: 107
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --package TQ144 --outdir "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 509
used logic cells: 107
Translating sdc file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc...
Translated sdc file is D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc
oaInterface::GetInstName pInst NULL
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc" --outdir "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\router" --sdf_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc --outdir D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\router --sdf_file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design U409_TOP
Read design time: 1
I1202: Reading Architecture of device iCE40HX4K
Info-1404: Inferred PLL generated clock at pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBAL
Read device time: 7
I1209: Started routing
I1223: Total Nets : 173 
I1212: Iteration  1 :    35 unrouted : 0 seconds
I1212: Iteration  2 :     5 unrouted : 1 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design U409_TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 10 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.v" --vhdl "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/sbt/outputs/simulation_netlist\U409_TOP_sbt.vhd" --lib "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc" --out-sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\netlister\U409_TOP_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.v
Writing D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/sbt/outputs/simulation_netlist\U409_TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\netlister\U409_TOP_sbt.sdc" --sdf-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.sdf" --report-file "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\timer\U409_TOP_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\netlister\U409_TOP_sbt.sdc --sdf-file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.sdf --report-file D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\timer\U409_TOP_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBAL
Info-1404: Inferred PLL generated clock at pll/PLLOUTCORE
Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --design "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --device_name iCE40HX4K --package TQ144 --outdir "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U409_icecube_syn.prj" -log "U409_icecube_Implmnt/U409_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U409_icecube_Implmnt/U409_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Tue Nov 26 18:15:39 2024

#Implementation: U409_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v" (library work)
@I::"D:\AmigaPCI\U409\U409_CIA.v" (library work)
@I::"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TICK.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TOP.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v" (library work)
Verilog syntax check successful!
File D:\AmigaPCI\U409\U409_TRANSFER_ACK.v changed - recompiling
Selecting top level module U409_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":698:7:698:19|Synthesizing module SB_PLL40_CORE in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":40:7:40:23|Synthesizing module U409_TRANSFER_ACK in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v":35:7:35:23|Synthesizing module U409_DATA_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":39:7:39:25|Synthesizing module U409_ADDRESS_DECODE in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TICK.v":35:7:35:15|Synthesizing module U409_TICK in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_CIA.v":35:7:35:14|Synthesizing module U409_CIA in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Synthesizing module U409_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":83:2:83:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":83:2:83:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":83:2:83:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":83:2:83:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":83:2:83:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CL159 :"D:\AmigaPCI\U409\U409_TOP.v":38:54:38:56|Input RnW is unused.
@W: CL246 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":43:17:43:17|Input port bits 15 to 14 of A[31:1] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":43:17:43:17|Input port bits 11 to 1 of A[31:1] are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":42:37:42:41|Input ROMEN is unused.
@N: CL159 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":42:44:42:53|Input CIA_ENABLE is unused.
@N: CL159 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":42:56:42:61|Input CLKCIA is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 26 18:15:39 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 26 18:15:39 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 26 18:15:39 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\synwork\U409_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 26 18:15:41 2024

###########################################################]
Pre-mapping Report

# Tue Nov 26 18:15:41 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U409\U409_TOP.sdc
@L: D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U409_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                            Requested     Requested     Clock                       Clock                Clock
Clock                            Frequency     Period        Type                        Group                Load 
-------------------------------------------------------------------------------------------------------------------
CLK6                             6.0 MHz       166.667       declared                    default_clkgroup     36   
CLK28_IN                         28.6 MHz      34.916        declared                    default_clkgroup     8    
CLK40_IN                         40.0 MHz      25.000        declared                    default_clkgroup     5    
U409_TOP|CLK80_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     1    
===================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Nov 26 18:15:41 2024

###########################################################]
Map & Optimize Report

# Tue Nov 26 18:15:41 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            CLK6
            CLK28_IN


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     0.51ns		 104 /        49
@N: FX1016 :"d:\amigapci\u409\u409_top.v":38:20:38:23|SB_GB_IO inserted on the port CLK6.
@N: FX1016 :"d:\amigapci\u409\u409_top.v":38:26:38:33|SB_GB_IO inserted on the port CLK28_IN.
@N: FX1016 :"d:\amigapci\u409\u409_top.v":38:10:38:17|SB_GB_IO inserted on the port CLK40_IN.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

3 non-gated/non-generated clock tree(s) driving 48 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 1 clock pin(s) of sequential element(s)
0 instances converted, 1 sequential instance remains driven by gated/generated clocks

================================= Non-Gated/Non-Generated Clocks =================================
Clock Tree ID     Driving Element         Drive Element Type     Fanout     Sample Instance       
--------------------------------------------------------------------------------------------------
@K:CKID0002       CLK6_ibuf_gb_io         SB_GB_IO               36         U409_TICK.COUNTER50[5]
@K:CKID0003       CLK28_IN_ibuf_gb_io     SB_GB_IO               8          U409_CIA.CLKCIA       
@K:CKID0004       CLK40_IN_ibuf_gb_io     SB_GB_IO               4          TSIn                  
==================================================================================================
======================================================================================================== Gated/Generated Clocks ========================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                   Explanation                                                                                                                   
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       pll                 SB_PLL40_CORE          1          U409_TRANSFER_ACK.ROM_TACK_EN     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
========================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\synwork\U409_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock CLK6 with period 166.67ns 
@N: MT615 |Found clock CLK28_IN with period 34.92ns 
@N: MT615 |Found clock U409_TOP|CLK80_derived_clock with period 12.50ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Tue Nov 26 18:15:42 2024
#


Top view:               U409_TOP
Requested Frequency:    6.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U409\U409_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.971

                                 Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type                        Group           
-------------------------------------------------------------------------------------------------------------------------------------------------
CLK6                             6.0 MHz       131.0 MHz     166.667       7.636         159.030     declared                    default_clkgroup
CLK28_IN                         28.6 MHz      128.7 MHz     34.916        7.769         27.147      declared                    default_clkgroup
CLK40_IN                         40.0 MHz      21.0 MHz      25.000        47.602        -1.971      declared                    default_clkgroup
U409_TOP|CLK80_derived_clock     80.0 MHz      42.0 MHz      12.500        23.801        6.169       derived (from CLK40_IN)     default_clkgroup
=================================================================================================================================================


@W: MT116 |Paths from clock (CLK40_IN:r) to clock (U409_TOP|CLK80_derived_clock:r) are overconstrained because the required time of 2.18 ns is too small.  



Clock Relationships
*******************

Clocks                                                      |    rise  to  rise     |    fall  to  fall    |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack    |  constraint  slack   |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------------------------------
CLK40_IN                      CLK40_IN                      |  No paths    -        |  25.000      20.800  |  No paths    -      |  No paths    -    
CLK40_IN                      U409_TOP|CLK80_derived_clock  |  2.180       -1.971   |  No paths    -       |  No paths    -      |  No paths    -    
CLK6                          CLK6                          |  166.667     159.030  |  No paths    -       |  No paths    -      |  No paths    -    
CLK28_IN                      CLK28_IN                      |  34.916      27.147   |  No paths    -       |  No paths    -      |  No paths    -    
U409_TOP|CLK80_derived_clock  CLK40_IN                      |  No paths    -        |  No paths    -       |  10.320      6.169  |  No paths    -    
=====================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: CLK6
====================================



Starting Points with Worst Slack
********************************

                           Starting                                          Arrival            
Instance                   Reference     Type       Pin     Net              Time        Slack  
                           Clock                                                                
------------------------------------------------------------------------------------------------
U409_TICK.COUNTER50[0]     CLK6          SB_DFF     Q       COUNTER50[0]     0.540       159.030
U409_TICK.COUNTER60[0]     CLK6          SB_DFF     Q       COUNTER60[0]     0.540       159.030
U409_TICK.COUNTER50[1]     CLK6          SB_DFF     Q       COUNTER50[1]     0.540       159.079
U409_TICK.COUNTER60[1]     CLK6          SB_DFF     Q       COUNTER60[1]     0.540       159.079
U409_TICK.COUNTER50[3]     CLK6          SB_DFF     Q       COUNTER50[3]     0.540       159.080
U409_TICK.COUNTER60[4]     CLK6          SB_DFF     Q       COUNTER60[4]     0.540       159.080
U409_TICK.COUNTER50[5]     CLK6          SB_DFF     Q       COUNTER50[5]     0.540       159.101
U409_TICK.COUNTER60[5]     CLK6          SB_DFF     Q       COUNTER60[5]     0.540       159.101
U409_TICK.COUNTER50[2]     CLK6          SB_DFF     Q       COUNTER50[2]     0.540       159.143
U409_TICK.COUNTER60[2]     CLK6          SB_DFF     Q       COUNTER60[2]     0.540       159.143
================================================================================================


Ending Points with Worst Slack
******************************

                            Starting                                             Required            
Instance                    Reference     Type       Pin     Net                 Time         Slack  
                            Clock                                                                    
-----------------------------------------------------------------------------------------------------
U409_TICK.TICK50            CLK6          SB_DFF     D       TICK50              166.562      159.030
U409_TICK.TICK60            CLK6          SB_DFF     D       TICK60              166.562      159.030
U409_TICK.COUNTER50[0]      CLK6          SB_DFF     D       COUNTER50_3[0]      166.562      159.059
U409_TICK.COUNTER50[5]      CLK6          SB_DFF     D       COUNTER50_3[5]      166.562      159.059
U409_TICK.COUNTER50[6]      CLK6          SB_DFF     D       COUNTER50_3[6]      166.562      159.059
U409_TICK.COUNTER50[9]      CLK6          SB_DFF     D       COUNTER50_3[9]      166.562      159.059
U409_TICK.COUNTER50[11]     CLK6          SB_DFF     D       COUNTER50_3[11]     166.562      159.059
U409_TICK.COUNTER50[13]     CLK6          SB_DFF     D       COUNTER50_3[13]     166.562      159.059
U409_TICK.COUNTER50[14]     CLK6          SB_DFF     D       COUNTER50_3[14]     166.562      159.059
U409_TICK.COUNTER50[15]     CLK6          SB_DFF     D       COUNTER50_3[15]     166.562      159.059
=====================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      166.667
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         166.562

    - Propagation time:                      7.531
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 159.030

    Number of logic level(s):                3
    Starting point:                          U409_TICK.COUNTER50[0] / Q
    Ending point:                            U409_TICK.TICK50 / D
    The start point is clocked by            CLK6 [rising] on pin C
    The end   point is clocked by            CLK6 [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U409_TICK.COUNTER50[0]               SB_DFF      Q        Out     0.540     0.540       -         
COUNTER50[0]                         Net         -        -       1.599     -           4         
U409_TICK.COUNTER50_RNID6CP[3]       SB_LUT4     I0       In      -         2.139       -         
U409_TICK.COUNTER50_RNID6CP[3]       SB_LUT4     O        Out     0.449     2.588       -         
TICK503_8                            Net         -        -       1.371     -           1         
U409_TICK.COUNTER50_RNITU182[10]     SB_LUT4     I2       In      -         3.959       -         
U409_TICK.COUNTER50_RNITU182[10]     SB_LUT4     O        Out     0.379     4.338       -         
TICK503_14                           Net         -        -       1.371     -           9         
U409_TICK.TICK50_RNO                 SB_LUT4     I3       In      -         5.708       -         
U409_TICK.TICK50_RNO                 SB_LUT4     O        Out     0.316     6.024       -         
TICK50                               Net         -        -       1.507     -           1         
U409_TICK.TICK50                     SB_DFF      D        In      -         7.531       -         
==================================================================================================
Total path delay (propagation time + setup) of 7.636 is 1.788(23.4%) logic and 5.848(76.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: CLK28_IN
====================================



Starting Points with Worst Slack
********************************

                              Starting                                              Arrival           
Instance                      Reference     Type       Pin     Net                  Time        Slack 
                              Clock                                                                   
------------------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[2]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[2]     0.540       27.147
U409_CIA.CIA_CLK_COUNT[4]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[4]     0.540       27.196
U409_CIA.CIA_CLK_COUNT[1]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[1]     0.540       27.217
U409_CIA.CIA_CLK_COUNT[5]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[5]     0.540       27.217
U409_CIA.CIA_CLK_COUNT[0]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[0]     0.540       28.862
U409_CIA.CIA_CLK_COUNT[3]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[3]     0.540       29.011
U409_CIA.CIA_ENABLE           CLK28_IN      SB_DFF     Q       CIA_ENABLEm          0.540       30.716
U409_CIA.CLKCIA               CLK28_IN      SB_DFF     Q       CLKCIA_c             0.540       30.716
======================================================================================================


Ending Points with Worst Slack
******************************

                              Starting                                                  Required           
Instance                      Reference     Type       Pin     Net                      Time         Slack 
                              Clock                                                                        
-----------------------------------------------------------------------------------------------------------
U409_CIA.CLKCIA               CLK28_IN      SB_DFF     D       CLKCIA_0                 34.811       27.147
U409_CIA.CIA_ENABLE           CLK28_IN      SB_DFF     D       CIA_ENABLE_0             34.811       27.210
U409_CIA.CIA_CLK_COUNT[5]     CLK28_IN      SB_DFF     D       CIA_CLK_COUNT_3[5]       34.811       28.730
U409_CIA.CIA_CLK_COUNT[3]     CLK28_IN      SB_DFF     D       CIA_CLK_COUNT_3[3]       34.811       29.058
U409_CIA.CIA_CLK_COUNT[4]     CLK28_IN      SB_DFF     D       CIA_CLK_COUNT_RNO[4]     34.811       30.691
U409_CIA.CIA_CLK_COUNT[0]     CLK28_IN      SB_DFF     D       CIA_CLK_COUNT_i[0]       34.811       30.716
U409_CIA.CIA_CLK_COUNT[1]     CLK28_IN      SB_DFF     D       CIA_CLK_COUNT_RNO[1]     34.811       30.765
U409_CIA.CIA_CLK_COUNT[2]     CLK28_IN      SB_DFF     D       CIA_CLK_COUNT_RNO[2]     34.811       30.765
===========================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      34.916
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         34.811

    - Propagation time:                      7.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 27.147

    Number of logic level(s):                3
    Starting point:                          U409_CIA.CIA_CLK_COUNT[2] / Q
    Ending point:                            U409_CIA.CLKCIA / D
    The start point is clocked by            CLK28_IN [rising] on pin C
    The end   point is clocked by            CLK28_IN [rising] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                   Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[2]              SB_DFF      Q        Out     0.540     0.540       -         
CIA_CLK_COUNT[2]                       Net         -        -       1.599     -           5         
U409_CIA.CIA_CLK_COUNT_RNIH7921[5]     SB_LUT4     I0       In      -         2.139       -         
U409_CIA.CIA_CLK_COUNT_RNIH7921[5]     SB_LUT4     O        Out     0.449     2.588       -         
N_3_0                                  Net         -        -       1.371     -           2         
U409_CIA.CLKCIA_RNO_0                  SB_LUT4     I0       In      -         3.959       -         
U409_CIA.CLKCIA_RNO_0                  SB_LUT4     O        Out     0.449     4.408       -         
CLKCIA8                                Net         -        -       1.371     -           1         
U409_CIA.CLKCIA_RNO                    SB_LUT4     I2       In      -         5.779       -         
U409_CIA.CLKCIA_RNO                    SB_LUT4     O        Out     0.379     6.157       -         
CLKCIA_0                               Net         -        -       1.507     -           1         
U409_CIA.CLKCIA                        SB_DFF      D        In      -         7.664       -         
====================================================================================================
Total path delay (propagation time + setup) of 7.770 is 1.922(24.7%) logic and 5.848(75.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: CLK40_IN
====================================



Starting Points with Worst Slack
********************************

                                    Starting                                            Arrival           
Instance                            Reference     Type        Pin     Net               Time        Slack 
                                    Clock                                                                 
----------------------------------------------------------------------------------------------------------
TSIn                                CLK40_IN      SB_DFF      Q       TSIn              0.540       -1.971
U409_TRANSFER_ACK.TACK_COUNTER      CLK40_IN      SB_DFFN     Q       TACK_COUNTER      0.540       20.800
U409_TRANSFER_ACK.ROM_TACK_OUTn     CLK40_IN      SB_DFFN     Q       ROM_TACK_OUTn     0.540       20.849
==========================================================================================================


Ending Points with Worst Slack
******************************

                                     Starting                                                        Required           
Instance                             Reference     Type           Pin     Net                        Time         Slack 
                                     Clock                                                                              
------------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.TACK_EN_i_ness     CLK40_IN      SB_DFFNESS     D       TACK_EN_0_sqmuxa_1_0_i     24.895       20.800
U409_TRANSFER_ACK.ROM_TACK_OUTn      CLK40_IN      SB_DFFN        D       ROM_TACK_OUTn_0            24.895       20.849
U409_TRANSFER_ACK.TACK_COUNTER       CLK40_IN      SB_DFFN        D       TACK_EN_0_sqmuxa_1         24.895       20.870
U409_TRANSFER_ACK.TACK_EN_i_ness     CLK40_IN      SB_DFFNESS     E       TACK_COUNTER_0_0           25.000       20.905
========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      2.180
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.075

    - Propagation time:                      4.046
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.971

    Number of logic level(s):                1
    Starting point:                          TSIn / Q
    Ending point:                            U409_TRANSFER_ACK.ROM_TACK_EN / D
    The start point is clocked by            CLK40_IN [rising] on pin C
    The end   point is clocked by            U409_TOP|CLK80_derived_clock [rising] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                  Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
TSIn                                  SB_DFF       Q        Out     0.540     0.540       -         
TSIn                                  Net          -        -       1.599     -           1         
U409_TRANSFER_ACK.ROM_TACK_EN_RNO     SB_LUT4      I1       In      -         2.139       -         
U409_TRANSFER_ACK.ROM_TACK_EN_RNO     SB_LUT4      O        Out     0.400     2.539       -         
ROM_TACK_EN8                          Net          -        -       1.507     -           1         
U409_TRANSFER_ACK.ROM_TACK_EN         SB_DFFSR     D        In      -         4.046       -         
====================================================================================================
Total path delay (propagation time + setup) of 4.151 is 1.045(25.2%) logic and 3.106(74.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      25.000
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         24.895

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 20.800

    Number of logic level(s):                1
    Starting point:                          U409_TRANSFER_ACK.TACK_COUNTER / Q
    Ending point:                            U409_TRANSFER_ACK.TACK_EN_i_ness / D
    The start point is clocked by            CLK40_IN [falling] on pin C
    The end   point is clocked by            CLK40_IN [falling] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                     Type           Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.TACK_COUNTER           SB_DFFN        Q        Out     0.540     0.540       -         
TACK_COUNTER                             Net            -        -       1.599     -           4         
U409_TRANSFER_ACK.TACK_EN_i_ness_RNO     SB_LUT4        I0       In      -         2.139       -         
U409_TRANSFER_ACK.TACK_EN_i_ness_RNO     SB_LUT4        O        Out     0.449     2.588       -         
TACK_EN_0_sqmuxa_1_0_i                   Net            -        -       1.507     -           1         
U409_TRANSFER_ACK.TACK_EN_i_ness         SB_DFFNESS     D        In      -         4.095       -         
=========================================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      25.000
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         24.895

    - Propagation time:                      4.046
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 20.849

    Number of logic level(s):                1
    Starting point:                          U409_TRANSFER_ACK.ROM_TACK_OUTn / Q
    Ending point:                            U409_TRANSFER_ACK.ROM_TACK_OUTn / D
    The start point is clocked by            CLK40_IN [falling] on pin C
    The end   point is clocked by            CLK40_IN [falling] on pin C

Instance / Net                                      Pin      Pin               Arrival     No. of    
Name                                    Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.ROM_TACK_OUTn         SB_DFFN     Q        Out     0.540     0.540       -         
ROM_TACK_OUTn                           Net         -        -       1.599     -           2         
U409_TRANSFER_ACK.ROM_TACK_OUTn_RNO     SB_LUT4     I1       In      -         2.139       -         
U409_TRANSFER_ACK.ROM_TACK_OUTn_RNO     SB_LUT4     O        Out     0.400     2.539       -         
ROM_TACK_OUTn_0                         Net         -        -       1.507     -           1         
U409_TRANSFER_ACK.ROM_TACK_OUTn         SB_DFFN     D        In      -         4.046       -         
=====================================================================================================
Total path delay (propagation time + setup) of 4.151 is 1.045(25.2%) logic and 3.106(74.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      25.000
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         24.895

    - Propagation time:                      3.997
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 20.898

    Number of logic level(s):                1
    Starting point:                          U409_TRANSFER_ACK.TACK_COUNTER / Q
    Ending point:                            U409_TRANSFER_ACK.TACK_COUNTER / D
    The start point is clocked by            CLK40_IN [falling] on pin C
    The end   point is clocked by            CLK40_IN [falling] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                   Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.TACK_COUNTER         SB_DFFN     Q        Out     0.540     0.540       -         
TACK_COUNTER                           Net         -        -       1.599     -           4         
U409_TRANSFER_ACK.TACK_COUNTER_RNO     SB_LUT4     I2       In      -         2.139       -         
U409_TRANSFER_ACK.TACK_COUNTER_RNO     SB_LUT4     O        Out     0.351     2.490       -         
TACK_EN_0_sqmuxa_1                     Net         -        -       1.507     -           1         
U409_TRANSFER_ACK.TACK_COUNTER         SB_DFFN     D        In      -         3.997       -         
====================================================================================================
Total path delay (propagation time + setup) of 4.102 is 0.996(24.3%) logic and 3.106(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      25.000
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         24.895

    - Propagation time:                      3.962
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 20.933

    Number of logic level(s):                1
    Starting point:                          U409_TRANSFER_ACK.TACK_COUNTER / Q
    Ending point:                            U409_TRANSFER_ACK.ROM_TACK_OUTn / D
    The start point is clocked by            CLK40_IN [falling] on pin C
    The end   point is clocked by            CLK40_IN [falling] on pin C

Instance / Net                                      Pin      Pin               Arrival     No. of    
Name                                    Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.TACK_COUNTER          SB_DFFN     Q        Out     0.540     0.540       -         
TACK_COUNTER                            Net         -        -       1.599     -           4         
U409_TRANSFER_ACK.ROM_TACK_OUTn_RNO     SB_LUT4     I3       In      -         2.139       -         
U409_TRANSFER_ACK.ROM_TACK_OUTn_RNO     SB_LUT4     O        Out     0.316     2.455       -         
ROM_TACK_OUTn_0                         Net         -        -       1.507     -           1         
U409_TRANSFER_ACK.ROM_TACK_OUTn         SB_DFFN     D        In      -         3.962       -         
=====================================================================================================
Total path delay (propagation time + setup) of 4.067 is 0.961(23.6%) logic and 3.106(76.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: U409_TOP|CLK80_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                  Starting                                                              Arrival          
Instance                          Reference                        Type         Pin     Net             Time        Slack
                                  Clock                                                                                  
-------------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.ROM_TACK_EN     U409_TOP|CLK80_derived_clock     SB_DFFSR     Q       ROM_TACK_EN     0.540       6.169
=========================================================================================================================


Ending Points with Worst Slack
******************************

                                     Starting                                                                           Required          
Instance                             Reference                        Type           Pin     Net                        Time         Slack
                                     Clock                                                                                                
------------------------------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.TACK_COUNTER       U409_TOP|CLK80_derived_clock     SB_DFFN        D       TACK_EN_0_sqmuxa_1         10.215       6.169
U409_TRANSFER_ACK.TACK_EN_i_ness     U409_TOP|CLK80_derived_clock     SB_DFFNESS     D       TACK_EN_0_sqmuxa_1_0_i     10.215       6.169
U409_TRANSFER_ACK.ROM_TACK_OUTn      U409_TOP|CLK80_derived_clock     SB_DFFN        D       ROM_TACK_OUTn_0            10.215       6.190
==========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.320
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.215

    - Propagation time:                      4.046
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 6.169

    Number of logic level(s):                1
    Starting point:                          U409_TRANSFER_ACK.ROM_TACK_EN / Q
    Ending point:                            U409_TRANSFER_ACK.TACK_COUNTER / D
    The start point is clocked by            U409_TOP|CLK80_derived_clock [rising] on pin C
    The end   point is clocked by            CLK40_IN [falling] on pin C

Instance / Net                                      Pin      Pin               Arrival     No. of    
Name                                   Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.ROM_TACK_EN          SB_DFFSR     Q        Out     0.540     0.540       -         
ROM_TACK_EN                            Net          -        -       1.599     -           3         
U409_TRANSFER_ACK.TACK_COUNTER_RNO     SB_LUT4      I1       In      -         2.139       -         
U409_TRANSFER_ACK.TACK_COUNTER_RNO     SB_LUT4      O        Out     0.400     2.539       -         
TACK_EN_0_sqmuxa_1                     Net          -        -       1.507     -           1         
U409_TRANSFER_ACK.TACK_COUNTER         SB_DFFN      D        In      -         4.046       -         
=====================================================================================================
Total path delay (propagation time + setup) of 4.151 is 1.045(25.2%) logic and 3.106(74.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

---------------------------------------
Resource Usage Report for U409_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             4 uses
SB_CARRY        34 uses
SB_DFF          45 uses
SB_DFFN         2 uses
SB_DFFNESS      1 use
SB_DFFSR        1 use
SB_PLL40_CORE   1 use
VCC             4 uses
SB_LUT4         101 uses

I/O ports: 52
I/O primitives: 35
SB_GB_IO       3 uses
SB_IO          32 uses

I/O Register bits:                  0
Register bits not including I/Os:   49 (1%)
Total load per clock:
   CLK40_IN: 1
   CLK6: 1
   CLK28_IN: 1
   U409_TOP|CLK80_derived_clock: 1

@S |Mapping Summary:
Total  LUTs: 101 (2%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 101 = 101 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Nov 26 18:15:42 2024

###########################################################]


Synthesis exit by 0.
Current Implementation U409_icecube_Implmnt its sbt path: D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.edf " "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist" "-pTQ144" "-yD:/AmigaPCI/U409/U409.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.edf...
Parsing constraint file: D:/AmigaPCI/U409/U409.pcf ...
start to read sdc/scf file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.scf
sdc_reader OK D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.scf
Stored edif netlist at D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP...

write Timing Constraint to D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: U409_TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --outdir "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP --outdir D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP
SDC file             - D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	101
    Number of DFFs      	:	49
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	34
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	32
    Number of GBIOs     	:	3
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	1
    Number of feedthru LUTs inserted to legalize global signals    	:	1
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	2
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[8], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[1], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[11], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[3], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[5], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[15], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[6], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[14], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[7], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for LBENn, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for TT0, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for TT1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[9], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[2], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[10], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[4], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for RnW, as it is not connected to any PAD
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBAL
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_CLK40_IN_c_g_THRU_LUT4_0_LC_102", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	104
    Number of DFFs      	:	49
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	34

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	32
        LUT, DFF and CARRY	:	17
    Combinational LogicCells
        Only LUT         	:	41
        CARRY Only       	:	3
        LUT with CARRY   	:	14
    LogicCells                  :	107/3520
    PLBs                        :	17/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	35/107
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 8.9 (sec)

Final Design Statistics
    Number of LUTs      	:	104
    Number of DFFs      	:	49
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	34
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	32
    Number of GBIOs     	:	3
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	107/3520
    PLBs                        :	32/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	35/107
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 5
Clock: CLK28_IN | Frequency: 258.54 MHz | Target: 28.64 MHz
Clock: CLK40_IN | Frequency: 376.72 MHz | Target: 40.00 MHz
Clock: CLK6 | Frequency: 187.92 MHz | Target: 6.00 MHz
Clock: pll/PLLOUTCORE | Frequency: N/A | Target: 80.00 MHz
Clock: pll/PLLOUTGLOBAL | Frequency: N/A | Target: 80.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 9.8 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --package TQ144 --outdir "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 510
used logic cells: 107
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --package TQ144 --outdir "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 510
used logic cells: 107
Translating sdc file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc...
Translated sdc file is D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc
oaInterface::GetInstName pInst NULL
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc" --outdir "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\router" --sdf_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc --outdir D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\router --sdf_file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design U409_TOP
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Info-1404: Inferred PLL generated clock at pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBAL
Read device time: 7
I1209: Started routing
I1223: Total Nets : 172 
I1212: Iteration  1 :    28 unrouted : 1 seconds
I1212: Iteration  2 :     9 unrouted : 0 seconds
I1212: Iteration  3 :     2 unrouted : 0 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design U409_TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 9 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.v" --vhdl "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/sbt/outputs/simulation_netlist\U409_TOP_sbt.vhd" --lib "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc" --out-sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\netlister\U409_TOP_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.v
Writing D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/sbt/outputs/simulation_netlist\U409_TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\netlister\U409_TOP_sbt.sdc" --sdf-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.sdf" --report-file "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\timer\U409_TOP_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\netlister\U409_TOP_sbt.sdc --sdf-file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.sdf --report-file D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\timer\U409_TOP_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBAL
Info-1404: Inferred PLL generated clock at pll/PLLOUTCORE
Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --design "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --device_name iCE40HX4K --package TQ144 --outdir "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U409_icecube_syn.prj" -log "U409_icecube_Implmnt/U409_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U409_icecube_Implmnt/U409_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Tue Nov 26 18:20:19 2024

#Implementation: U409_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v" (library work)
@I::"D:\AmigaPCI\U409\U409_CIA.v" (library work)
@I::"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TICK.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TOP.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v" (library work)
Verilog syntax check successful!
File D:\AmigaPCI\U409\U409_TRANSFER_ACK.v changed - recompiling
Selecting top level module U409_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":698:7:698:19|Synthesizing module SB_PLL40_CORE in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":40:7:40:23|Synthesizing module U409_TRANSFER_ACK in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v":35:7:35:23|Synthesizing module U409_DATA_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":39:7:39:25|Synthesizing module U409_ADDRESS_DECODE in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TICK.v":35:7:35:15|Synthesizing module U409_TICK in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_CIA.v":35:7:35:14|Synthesizing module U409_CIA in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Synthesizing module U409_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":83:2:83:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":83:2:83:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":83:2:83:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":83:2:83:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":83:2:83:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CL159 :"D:\AmigaPCI\U409\U409_TOP.v":38:54:38:56|Input RnW is unused.
@W: CL246 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":43:17:43:17|Input port bits 15 to 14 of A[31:1] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":43:17:43:17|Input port bits 11 to 1 of A[31:1] are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":42:37:42:41|Input ROMEN is unused.
@N: CL159 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":42:44:42:53|Input CIA_ENABLE is unused.
@N: CL159 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":42:56:42:61|Input CLKCIA is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 26 18:20:19 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 26 18:20:19 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 26 18:20:19 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\synwork\U409_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 26 18:20:20 2024

###########################################################]
Pre-mapping Report

# Tue Nov 26 18:20:20 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U409\U409_TOP.sdc
@L: D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U409_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                            Requested     Requested     Clock                       Clock                Clock
Clock                            Frequency     Period        Type                        Group                Load 
-------------------------------------------------------------------------------------------------------------------
CLK6                             6.0 MHz       166.667       declared                    default_clkgroup     36   
CLK28_IN                         28.6 MHz      34.916        declared                    default_clkgroup     8    
CLK40_IN                         40.0 MHz      25.000        declared                    default_clkgroup     5    
U409_TOP|CLK80_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     1    
===================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Nov 26 18:20:21 2024

###########################################################]
Map & Optimize Report

# Tue Nov 26 18:20:21 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            CLK6
            CLK28_IN


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     1.10ns		 104 /        49
@N: FX1016 :"d:\amigapci\u409\u409_top.v":38:20:38:23|SB_GB_IO inserted on the port CLK6.
@N: FX1016 :"d:\amigapci\u409\u409_top.v":38:26:38:33|SB_GB_IO inserted on the port CLK28_IN.
@N: FX1016 :"d:\amigapci\u409\u409_top.v":38:10:38:17|SB_GB_IO inserted on the port CLK40_IN.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

3 non-gated/non-generated clock tree(s) driving 48 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 1 clock pin(s) of sequential element(s)
0 instances converted, 1 sequential instance remains driven by gated/generated clocks

================================= Non-Gated/Non-Generated Clocks =================================
Clock Tree ID     Driving Element         Drive Element Type     Fanout     Sample Instance       
--------------------------------------------------------------------------------------------------
@K:CKID0002       CLK6_ibuf_gb_io         SB_GB_IO               36         U409_TICK.COUNTER50[5]
@K:CKID0003       CLK28_IN_ibuf_gb_io     SB_GB_IO               8          U409_CIA.CLKCIA       
@K:CKID0004       CLK40_IN_ibuf_gb_io     SB_GB_IO               4          TSIn                  
==================================================================================================
======================================================================================================== Gated/Generated Clocks ========================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                   Explanation                                                                                                                   
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       pll                 SB_PLL40_CORE          1          U409_TRANSFER_ACK.ROM_TACK_EN     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
========================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\synwork\U409_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock CLK6 with period 166.67ns 
@N: MT615 |Found clock CLK28_IN with period 34.92ns 
@N: MT615 |Found clock U409_TOP|CLK80_derived_clock with period 12.50ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Tue Nov 26 18:20:22 2024
#


Top view:               U409_TOP
Requested Frequency:    6.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U409\U409_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 0.019

                                 Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type                        Group           
-------------------------------------------------------------------------------------------------------------------------------------------------
CLK6                             6.0 MHz       131.0 MHz     166.667       7.636         159.030     declared                    default_clkgroup
CLK28_IN                         28.6 MHz      128.7 MHz     34.916        7.769         27.147      declared                    default_clkgroup
CLK40_IN                         40.0 MHz      40.2 MHz      25.000        24.886        4.200       declared                    default_clkgroup
U409_TOP|CLK80_derived_clock     80.0 MHz      80.4 MHz      12.500        12.443        0.019       derived (from CLK40_IN)     default_clkgroup
=================================================================================================================================================





Clock Relationships
*******************

Clocks                                                      |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------------------------------------------------
CLK40_IN                      CLK40_IN                      |  25.000      20.849   |  No paths    -      |  No paths    -      |  No paths    -    
CLK40_IN                      U409_TOP|CLK80_derived_clock  |  No paths    -        |  No paths    -      |  8.330       4.200  |  No paths    -    
CLK6                          CLK6                          |  166.667     159.030  |  No paths    -      |  No paths    -      |  No paths    -    
CLK28_IN                      CLK28_IN                      |  34.916      27.147   |  No paths    -      |  No paths    -      |  No paths    -    
U409_TOP|CLK80_derived_clock  CLK40_IN                      |  No paths    -        |  No paths    -      |  No paths    -      |  4.170       0.019
====================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: CLK6
====================================



Starting Points with Worst Slack
********************************

                           Starting                                          Arrival            
Instance                   Reference     Type       Pin     Net              Time        Slack  
                           Clock                                                                
------------------------------------------------------------------------------------------------
U409_TICK.COUNTER50[0]     CLK6          SB_DFF     Q       COUNTER50[0]     0.540       159.030
U409_TICK.COUNTER60[0]     CLK6          SB_DFF     Q       COUNTER60[0]     0.540       159.030
U409_TICK.COUNTER50[1]     CLK6          SB_DFF     Q       COUNTER50[1]     0.540       159.079
U409_TICK.COUNTER60[1]     CLK6          SB_DFF     Q       COUNTER60[1]     0.540       159.079
U409_TICK.COUNTER50[3]     CLK6          SB_DFF     Q       COUNTER50[3]     0.540       159.080
U409_TICK.COUNTER60[4]     CLK6          SB_DFF     Q       COUNTER60[4]     0.540       159.080
U409_TICK.COUNTER50[5]     CLK6          SB_DFF     Q       COUNTER50[5]     0.540       159.101
U409_TICK.COUNTER60[5]     CLK6          SB_DFF     Q       COUNTER60[5]     0.540       159.101
U409_TICK.COUNTER50[2]     CLK6          SB_DFF     Q       COUNTER50[2]     0.540       159.143
U409_TICK.COUNTER60[2]     CLK6          SB_DFF     Q       COUNTER60[2]     0.540       159.143
================================================================================================


Ending Points with Worst Slack
******************************

                            Starting                                             Required            
Instance                    Reference     Type       Pin     Net                 Time         Slack  
                            Clock                                                                    
-----------------------------------------------------------------------------------------------------
U409_TICK.TICK50            CLK6          SB_DFF     D       TICK50              166.562      159.030
U409_TICK.TICK60            CLK6          SB_DFF     D       TICK60              166.562      159.030
U409_TICK.COUNTER50[0]      CLK6          SB_DFF     D       COUNTER50_3[0]      166.562      159.059
U409_TICK.COUNTER50[5]      CLK6          SB_DFF     D       COUNTER50_3[5]      166.562      159.059
U409_TICK.COUNTER50[6]      CLK6          SB_DFF     D       COUNTER50_3[6]      166.562      159.059
U409_TICK.COUNTER50[9]      CLK6          SB_DFF     D       COUNTER50_3[9]      166.562      159.059
U409_TICK.COUNTER50[11]     CLK6          SB_DFF     D       COUNTER50_3[11]     166.562      159.059
U409_TICK.COUNTER50[13]     CLK6          SB_DFF     D       COUNTER50_3[13]     166.562      159.059
U409_TICK.COUNTER50[14]     CLK6          SB_DFF     D       COUNTER50_3[14]     166.562      159.059
U409_TICK.COUNTER50[15]     CLK6          SB_DFF     D       COUNTER50_3[15]     166.562      159.059
=====================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      166.667
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         166.562

    - Propagation time:                      7.531
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 159.030

    Number of logic level(s):                3
    Starting point:                          U409_TICK.COUNTER50[0] / Q
    Ending point:                            U409_TICK.TICK50 / D
    The start point is clocked by            CLK6 [rising] on pin C
    The end   point is clocked by            CLK6 [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U409_TICK.COUNTER50[0]               SB_DFF      Q        Out     0.540     0.540       -         
COUNTER50[0]                         Net         -        -       1.599     -           4         
U409_TICK.COUNTER50_RNID6CP[3]       SB_LUT4     I0       In      -         2.139       -         
U409_TICK.COUNTER50_RNID6CP[3]       SB_LUT4     O        Out     0.449     2.588       -         
TICK503_8                            Net         -        -       1.371     -           1         
U409_TICK.COUNTER50_RNITU182[10]     SB_LUT4     I2       In      -         3.959       -         
U409_TICK.COUNTER50_RNITU182[10]     SB_LUT4     O        Out     0.379     4.338       -         
TICK503_14                           Net         -        -       1.371     -           9         
U409_TICK.TICK50_RNO                 SB_LUT4     I3       In      -         5.708       -         
U409_TICK.TICK50_RNO                 SB_LUT4     O        Out     0.316     6.024       -         
TICK50                               Net         -        -       1.507     -           1         
U409_TICK.TICK50                     SB_DFF      D        In      -         7.531       -         
==================================================================================================
Total path delay (propagation time + setup) of 7.636 is 1.788(23.4%) logic and 5.848(76.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: CLK28_IN
====================================



Starting Points with Worst Slack
********************************

                              Starting                                              Arrival           
Instance                      Reference     Type       Pin     Net                  Time        Slack 
                              Clock                                                                   
------------------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[2]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[2]     0.540       27.147
U409_CIA.CIA_CLK_COUNT[4]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[4]     0.540       27.196
U409_CIA.CIA_CLK_COUNT[1]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[1]     0.540       27.217
U409_CIA.CIA_CLK_COUNT[5]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[5]     0.540       27.217
U409_CIA.CIA_CLK_COUNT[0]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[0]     0.540       28.862
U409_CIA.CIA_CLK_COUNT[3]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[3]     0.540       29.011
U409_CIA.CIA_ENABLE           CLK28_IN      SB_DFF     Q       CIA_ENABLEm          0.540       30.716
U409_CIA.CLKCIA               CLK28_IN      SB_DFF     Q       CLKCIA_c             0.540       30.716
======================================================================================================


Ending Points with Worst Slack
******************************

                              Starting                                                  Required           
Instance                      Reference     Type       Pin     Net                      Time         Slack 
                              Clock                                                                        
-----------------------------------------------------------------------------------------------------------
U409_CIA.CLKCIA               CLK28_IN      SB_DFF     D       CLKCIA_0                 34.811       27.147
U409_CIA.CIA_ENABLE           CLK28_IN      SB_DFF     D       CIA_ENABLE_0             34.811       27.210
U409_CIA.CIA_CLK_COUNT[5]     CLK28_IN      SB_DFF     D       CIA_CLK_COUNT_3[5]       34.811       28.730
U409_CIA.CIA_CLK_COUNT[3]     CLK28_IN      SB_DFF     D       CIA_CLK_COUNT_3[3]       34.811       29.058
U409_CIA.CIA_CLK_COUNT[4]     CLK28_IN      SB_DFF     D       CIA_CLK_COUNT_RNO[4]     34.811       30.691
U409_CIA.CIA_CLK_COUNT[0]     CLK28_IN      SB_DFF     D       CIA_CLK_COUNT_i[0]       34.811       30.716
U409_CIA.CIA_CLK_COUNT[1]     CLK28_IN      SB_DFF     D       CIA_CLK_COUNT_RNO[1]     34.811       30.765
U409_CIA.CIA_CLK_COUNT[2]     CLK28_IN      SB_DFF     D       CIA_CLK_COUNT_RNO[2]     34.811       30.765
===========================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      34.916
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         34.811

    - Propagation time:                      7.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 27.147

    Number of logic level(s):                3
    Starting point:                          U409_CIA.CIA_CLK_COUNT[2] / Q
    Ending point:                            U409_CIA.CLKCIA / D
    The start point is clocked by            CLK28_IN [rising] on pin C
    The end   point is clocked by            CLK28_IN [rising] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                   Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[2]              SB_DFF      Q        Out     0.540     0.540       -         
CIA_CLK_COUNT[2]                       Net         -        -       1.599     -           5         
U409_CIA.CIA_CLK_COUNT_RNIH7921[5]     SB_LUT4     I0       In      -         2.139       -         
U409_CIA.CIA_CLK_COUNT_RNIH7921[5]     SB_LUT4     O        Out     0.449     2.588       -         
N_3_0                                  Net         -        -       1.371     -           2         
U409_CIA.CLKCIA_RNO_0                  SB_LUT4     I0       In      -         3.959       -         
U409_CIA.CLKCIA_RNO_0                  SB_LUT4     O        Out     0.449     4.408       -         
CLKCIA8                                Net         -        -       1.371     -           1         
U409_CIA.CLKCIA_RNO                    SB_LUT4     I2       In      -         5.779       -         
U409_CIA.CLKCIA_RNO                    SB_LUT4     O        Out     0.379     6.157       -         
CLKCIA_0                               Net         -        -       1.507     -           1         
U409_CIA.CLKCIA                        SB_DFF      D        In      -         7.664       -         
====================================================================================================
Total path delay (propagation time + setup) of 7.770 is 1.922(24.7%) logic and 5.848(75.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: CLK40_IN
====================================



Starting Points with Worst Slack
********************************

                                    Starting                                           Arrival           
Instance                            Reference     Type       Pin     Net               Time        Slack 
                                    Clock                                                                
---------------------------------------------------------------------------------------------------------
TSIn                                CLK40_IN      SB_DFF     Q       TSIn              0.540       4.200 
U409_TRANSFER_ACK.ROM_TACK_OUTn     CLK40_IN      SB_DFF     Q       ROM_TACK_OUTn     0.540       20.849
U409_TRANSFER_ACK.TACK_COUNTER      CLK40_IN      SB_DFF     Q       TACK_COUNTER      0.540       20.870
=========================================================================================================


Ending Points with Worst Slack
******************************

                                    Starting                                                       Required           
Instance                            Reference     Type          Pin     Net                        Time         Slack 
                                    Clock                                                                             
----------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.ROM_TACK_OUTn     CLK40_IN      SB_DFF        D       ROM_TACK_OUTn_0            24.895       20.849
U409_TRANSFER_ACK.TACK_COUNTER      CLK40_IN      SB_DFF        D       TACK_EN_0_sqmuxa_1         24.895       20.870
U409_TRANSFER_ACK.TACK_EN_i_ess     CLK40_IN      SB_DFFESS     D       TACK_EN_0_sqmuxa_1_0_i     24.895       20.870
U409_TRANSFER_ACK.TACK_EN_i_ess     CLK40_IN      SB_DFFESS     E       TACK_COUNTER_0_0           25.000       20.905
======================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      8.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.225

    - Propagation time:                      4.025
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.200

    Number of logic level(s):                1
    Starting point:                          TSIn / Q
    Ending point:                            U409_TRANSFER_ACK.ROM_TACK_EN / D
    The start point is clocked by            CLK40_IN [rising] on pin C
    The end   point is clocked by            U409_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                  Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
TSIn                                  SB_DFF      Q        Out     0.540     0.540       -         
TSIn                                  Net         -        -       1.599     -           1         
U409_TRANSFER_ACK.ROM_TACK_EN_RNO     SB_LUT4     I2       In      -         2.139       -         
U409_TRANSFER_ACK.ROM_TACK_EN_RNO     SB_LUT4     O        Out     0.379     2.518       -         
ROM_TACK_EN_0                         Net         -        -       1.507     -           1         
U409_TRANSFER_ACK.ROM_TACK_EN         SB_DFFN     D        In      -         4.025       -         
===================================================================================================
Total path delay (propagation time + setup) of 4.130 is 1.024(24.8%) logic and 3.106(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: U409_TOP|CLK80_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                  Starting                                                             Arrival          
Instance                          Reference                        Type        Pin     Net             Time        Slack
                                  Clock                                                                                 
------------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.ROM_TACK_EN     U409_TOP|CLK80_derived_clock     SB_DFFN     Q       ROM_TACK_EN     0.540       0.019
========================================================================================================================


Ending Points with Worst Slack
******************************

                                    Starting                                                                          Required          
Instance                            Reference                        Type          Pin     Net                        Time         Slack
                                    Clock                                                                                               
----------------------------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.TACK_COUNTER      U409_TOP|CLK80_derived_clock     SB_DFF        D       TACK_EN_0_sqmuxa_1         4.065        0.019
U409_TRANSFER_ACK.TACK_EN_i_ess     U409_TOP|CLK80_derived_clock     SB_DFFESS     D       TACK_EN_0_sqmuxa_1_0_i     4.065        0.019
U409_TRANSFER_ACK.ROM_TACK_OUTn     U409_TOP|CLK80_derived_clock     SB_DFF        D       ROM_TACK_OUTn_0            4.065        0.040
========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      4.170
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.065

    - Propagation time:                      4.046
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     0.019

    Number of logic level(s):                1
    Starting point:                          U409_TRANSFER_ACK.ROM_TACK_EN / Q
    Ending point:                            U409_TRANSFER_ACK.TACK_COUNTER / D
    The start point is clocked by            U409_TOP|CLK80_derived_clock [falling] on pin C
    The end   point is clocked by            CLK40_IN [rising] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                   Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.ROM_TACK_EN          SB_DFFN     Q        Out     0.540     0.540       -         
ROM_TACK_EN                            Net         -        -       1.599     -           3         
U409_TRANSFER_ACK.TACK_COUNTER_RNO     SB_LUT4     I1       In      -         2.139       -         
U409_TRANSFER_ACK.TACK_COUNTER_RNO     SB_LUT4     O        Out     0.400     2.539       -         
TACK_EN_0_sqmuxa_1                     Net         -        -       1.507     -           1         
U409_TRANSFER_ACK.TACK_COUNTER         SB_DFF      D        In      -         4.046       -         
====================================================================================================
Total path delay (propagation time + setup) of 4.151 is 1.045(25.2%) logic and 3.106(74.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

---------------------------------------
Resource Usage Report for U409_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             4 uses
SB_CARRY        34 uses
SB_DFF          47 uses
SB_DFFESS       1 use
SB_DFFN         1 use
SB_PLL40_CORE   1 use
VCC             4 uses
SB_LUT4         101 uses

I/O ports: 52
I/O primitives: 35
SB_GB_IO       3 uses
SB_IO          32 uses

I/O Register bits:                  0
Register bits not including I/Os:   49 (1%)
Total load per clock:
   CLK40_IN: 1
   CLK6: 1
   CLK28_IN: 1
   U409_TOP|CLK80_derived_clock: 1

@S |Mapping Summary:
Total  LUTs: 101 (2%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 101 = 101 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Nov 26 18:20:22 2024

###########################################################]


Synthesis exit by 0.
Current Implementation U409_icecube_Implmnt its sbt path: D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.edf " "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist" "-pTQ144" "-yD:/AmigaPCI/U409/U409.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.edf...
Parsing constraint file: D:/AmigaPCI/U409/U409.pcf ...
start to read sdc/scf file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.scf
sdc_reader OK D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.scf
Stored edif netlist at D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP...

write Timing Constraint to D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: U409_TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --outdir "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP --outdir D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP
SDC file             - D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	101
    Number of DFFs      	:	49
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	34
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	32
    Number of GBIOs     	:	3
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	1
    Number of feedthru LUTs inserted to legalize global signals    	:	1
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	2
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[8], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[1], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[11], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[3], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[5], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[15], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[6], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[14], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[7], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for LBENn, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for TT0, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for TT1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[9], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[2], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[10], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[4], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for RnW, as it is not connected to any PAD
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	104
    Number of DFFs      	:	49
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	34

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	32
        LUT, DFF and CARRY	:	17
    Combinational LogicCells
        Only LUT         	:	41
        CARRY Only       	:	3
        LUT with CARRY   	:	14
    LogicCells                  :	107/3520
    PLBs                        :	16/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	35/107
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_CLK40_IN_c_g_THRU_LUT4_0_LC_102", in the clock network. Converting the timing arc to positive-unate
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 9.6 (sec)

Final Design Statistics
    Number of LUTs      	:	104
    Number of DFFs      	:	49
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	34
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	32
    Number of GBIOs     	:	3
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	107/3520
    PLBs                        :	26/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	35/107
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 5
Clock: CLK28_IN | Frequency: 258.26 MHz | Target: 28.64 MHz
Clock: CLK40_IN | Frequency: 376.65 MHz | Target: 40.00 MHz
Clock: CLK6 | Frequency: 188.09 MHz | Target: 6.00 MHz
Clock: pll/PLLOUTCORE | Frequency: N/A | Target: 80.00 MHz
Clock: pll/PLLOUTGLOBAL | Frequency: N/A | Target: 80.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 10.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --package TQ144 --outdir "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 480
used logic cells: 107
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --package TQ144 --outdir "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 480
used logic cells: 107
Translating sdc file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc...
Translated sdc file is D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc
oaInterface::GetInstName pInst NULL
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc" --outdir "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\router" --sdf_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc --outdir D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\router --sdf_file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design U409_TOP
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Info-1404: Inferred PLL generated clock at pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBAL
Read device time: 8
I1209: Started routing
I1223: Total Nets : 173 
I1212: Iteration  1 :    47 unrouted : 1 seconds
I1212: Iteration  2 :     4 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design U409_TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 9 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.v" --vhdl "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/sbt/outputs/simulation_netlist\U409_TOP_sbt.vhd" --lib "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc" --out-sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\netlister\U409_TOP_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.v
Writing D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/sbt/outputs/simulation_netlist\U409_TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\netlister\U409_TOP_sbt.sdc" --sdf-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.sdf" --report-file "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\timer\U409_TOP_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\netlister\U409_TOP_sbt.sdc --sdf-file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.sdf --report-file D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\timer\U409_TOP_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBAL
Info-1404: Inferred PLL generated clock at pll/PLLOUTCORE
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --design "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --device_name iCE40HX4K --package TQ144 --outdir "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U409_icecube_syn.prj" -log "U409_icecube_Implmnt/U409_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U409_icecube_Implmnt/U409_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Tue Nov 26 18:59:32 2024

#Implementation: U409_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v" (library work)
@I::"D:\AmigaPCI\U409\U409_CIA.v" (library work)
@I::"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TICK.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TOP.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v" (library work)
@E: CG342 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":68:8:68:14|Expecting target variable, found TACK_EN -- possible misspelling
@E: CS187 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":261:0:261:8|Expecting endmodule
2 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Nov 26 18:59:32 2024

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Nov 26 18:59:32 2024

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U409_icecube_syn.prj" -log "U409_icecube_Implmnt/U409_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U409_icecube_Implmnt/U409_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Tue Nov 26 19:01:52 2024

#Implementation: U409_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v" (library work)
@I::"D:\AmigaPCI\U409\U409_CIA.v" (library work)
@I::"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TICK.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TOP.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v" (library work)
@E: CG426 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":69:8:69:14|Assignment target TACK_EN must be of type reg or genvar
@E: CG426 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":70:8:70:16|Assignment target TACK_OUTn must be of type reg or genvar
@E: CG426 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":72:8:72:14|Assignment target TACK_EN must be of type reg or genvar
@E: CG426 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":73:8:73:16|Assignment target TACK_OUTn must be of type reg or genvar
4 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Nov 26 19:01:52 2024

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Nov 26 19:01:52 2024

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U409_icecube_syn.prj" -log "U409_icecube_Implmnt/U409_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U409_icecube_Implmnt/U409_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Tue Nov 26 19:02:12 2024

#Implementation: U409_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v" (library work)
@I::"D:\AmigaPCI\U409\U409_CIA.v" (library work)
@I::"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TICK.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TOP.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v" (library work)
Verilog syntax check successful!
Selecting top level module U409_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":698:7:698:19|Synthesizing module SB_PLL40_CORE in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":40:7:40:23|Synthesizing module U409_TRANSFER_ACK in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v":35:7:35:23|Synthesizing module U409_DATA_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":39:7:39:25|Synthesizing module U409_ADDRESS_DECODE in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TICK.v":35:7:35:15|Synthesizing module U409_TICK in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_CIA.v":35:7:35:14|Synthesizing module U409_CIA in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Synthesizing module U409_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":83:2:83:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":83:2:83:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":83:2:83:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":83:2:83:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":83:2:83:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CL159 :"D:\AmigaPCI\U409\U409_TOP.v":38:54:38:56|Input RnW is unused.
@W: CL246 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":43:17:43:17|Input port bits 15 to 14 of A[31:1] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":43:17:43:17|Input port bits 11 to 1 of A[31:1] are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":42:44:42:53|Input CIA_ENABLE is unused.
@N: CL159 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":42:56:42:61|Input CLKCIA is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 26 19:02:12 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 26 19:02:13 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 26 19:02:13 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\synwork\U409_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 26 19:02:14 2024

###########################################################]
Pre-mapping Report

# Tue Nov 26 19:02:14 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U409\U409_TOP.sdc
@L: D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U409_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                            Requested     Requested     Clock                       Clock                Clock
Clock                            Frequency     Period        Type                        Group                Load 
-------------------------------------------------------------------------------------------------------------------
CLK6                             6.0 MHz       166.667       declared                    default_clkgroup     36   
CLK28_IN                         28.6 MHz      34.916        declared                    default_clkgroup     8    
CLK40_IN                         40.0 MHz      25.000        declared                    default_clkgroup     3    
U409_TOP|CLK80_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     1    
===================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Nov 26 19:02:14 2024

###########################################################]
Map & Optimize Report

# Tue Nov 26 19:02:14 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            CLK6
            CLK28_IN


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     2.50ns		 101 /        47
@N: FX1016 :"d:\amigapci\u409\u409_top.v":38:20:38:23|SB_GB_IO inserted on the port CLK6.
@N: FX1016 :"d:\amigapci\u409\u409_top.v":38:26:38:33|SB_GB_IO inserted on the port CLK28_IN.
@N: FX1016 :"d:\amigapci\u409\u409_top.v":38:10:38:17|SB_GB_IO inserted on the port CLK40_IN.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

3 non-gated/non-generated clock tree(s) driving 46 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 1 clock pin(s) of sequential element(s)
0 instances converted, 1 sequential instance remains driven by gated/generated clocks

=================================== Non-Gated/Non-Generated Clocks ====================================
Clock Tree ID     Driving Element         Drive Element Type     Fanout     Sample Instance            
-------------------------------------------------------------------------------------------------------
@K:CKID0002       CLK6_ibuf_gb_io         SB_GB_IO               36         U409_TICK.COUNTER50[5]     
@K:CKID0003       CLK28_IN_ibuf_gb_io     SB_GB_IO               8          U409_CIA.CLKCIA            
@K:CKID0004       CLK40_IN_ibuf_gb_io     SB_GB_IO               2          U409_TRANSFER_ACK.TACK_EN_i
=======================================================================================================
======================================================================================================== Gated/Generated Clocks ========================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                   Explanation                                                                                                                   
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       pll                 SB_PLL40_CORE          1          U409_TRANSFER_ACK.ROM_TACK_EN     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
========================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 134MB)

Writing Analyst data base D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\synwork\U409_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock CLK6 with period 166.67ns 
@N: MT615 |Found clock CLK28_IN with period 34.92ns 
@N: MT615 |Found clock U409_TOP|CLK80_derived_clock with period 12.50ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Tue Nov 26 19:02:15 2024
#


Top view:               U409_TOP
Requested Frequency:    6.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U409\U409_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 0.019

                                 Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type                        Group           
-------------------------------------------------------------------------------------------------------------------------------------------------
CLK6                             6.0 MHz       131.0 MHz     166.667       7.636         159.030     declared                    default_clkgroup
CLK28_IN                         28.6 MHz      128.7 MHz     34.916        7.769         27.147      declared                    default_clkgroup
CLK40_IN                         40.0 MHz      40.2 MHz      25.000        24.886        DCM/PLL     declared                    default_clkgroup
U409_TOP|CLK80_derived_clock     80.0 MHz      80.4 MHz      12.500        12.443        0.019       derived (from CLK40_IN)     default_clkgroup
=================================================================================================================================================





Clock Relationships
*******************

Clocks                                  |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending    |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------------------------------
CLK6                          CLK6      |  166.667     159.030  |  No paths    -      |  No paths    -      |  No paths    -    
CLK28_IN                      CLK28_IN  |  34.916      27.147   |  No paths    -      |  No paths    -      |  No paths    -    
U409_TOP|CLK80_derived_clock  CLK40_IN  |  No paths    -        |  4.170       0.019  |  No paths    -      |  No paths    -    
================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: CLK6
====================================



Starting Points with Worst Slack
********************************

                           Starting                                          Arrival            
Instance                   Reference     Type       Pin     Net              Time        Slack  
                           Clock                                                                
------------------------------------------------------------------------------------------------
U409_TICK.COUNTER50[0]     CLK6          SB_DFF     Q       COUNTER50[0]     0.540       159.030
U409_TICK.COUNTER60[0]     CLK6          SB_DFF     Q       COUNTER60[0]     0.540       159.030
U409_TICK.COUNTER50[1]     CLK6          SB_DFF     Q       COUNTER50[1]     0.540       159.079
U409_TICK.COUNTER60[1]     CLK6          SB_DFF     Q       COUNTER60[1]     0.540       159.079
U409_TICK.COUNTER50[3]     CLK6          SB_DFF     Q       COUNTER50[3]     0.540       159.080
U409_TICK.COUNTER60[4]     CLK6          SB_DFF     Q       COUNTER60[4]     0.540       159.080
U409_TICK.COUNTER50[5]     CLK6          SB_DFF     Q       COUNTER50[5]     0.540       159.101
U409_TICK.COUNTER60[5]     CLK6          SB_DFF     Q       COUNTER60[5]     0.540       159.101
U409_TICK.COUNTER50[2]     CLK6          SB_DFF     Q       COUNTER50[2]     0.540       159.143
U409_TICK.COUNTER60[2]     CLK6          SB_DFF     Q       COUNTER60[2]     0.540       159.143
================================================================================================


Ending Points with Worst Slack
******************************

                            Starting                                             Required            
Instance                    Reference     Type       Pin     Net                 Time         Slack  
                            Clock                                                                    
-----------------------------------------------------------------------------------------------------
U409_TICK.TICK50            CLK6          SB_DFF     D       TICK50              166.562      159.030
U409_TICK.TICK60            CLK6          SB_DFF     D       TICK60              166.562      159.030
U409_TICK.COUNTER50[0]      CLK6          SB_DFF     D       COUNTER50_3[0]      166.562      159.059
U409_TICK.COUNTER50[5]      CLK6          SB_DFF     D       COUNTER50_3[5]      166.562      159.059
U409_TICK.COUNTER50[6]      CLK6          SB_DFF     D       COUNTER50_3[6]      166.562      159.059
U409_TICK.COUNTER50[9]      CLK6          SB_DFF     D       COUNTER50_3[9]      166.562      159.059
U409_TICK.COUNTER50[11]     CLK6          SB_DFF     D       COUNTER50_3[11]     166.562      159.059
U409_TICK.COUNTER50[13]     CLK6          SB_DFF     D       COUNTER50_3[13]     166.562      159.059
U409_TICK.COUNTER50[14]     CLK6          SB_DFF     D       COUNTER50_3[14]     166.562      159.059
U409_TICK.COUNTER50[15]     CLK6          SB_DFF     D       COUNTER50_3[15]     166.562      159.059
=====================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      166.667
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         166.562

    - Propagation time:                      7.531
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 159.030

    Number of logic level(s):                3
    Starting point:                          U409_TICK.COUNTER50[0] / Q
    Ending point:                            U409_TICK.TICK50 / D
    The start point is clocked by            CLK6 [rising] on pin C
    The end   point is clocked by            CLK6 [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U409_TICK.COUNTER50[0]               SB_DFF      Q        Out     0.540     0.540       -         
COUNTER50[0]                         Net         -        -       1.599     -           4         
U409_TICK.COUNTER50_RNID6CP[3]       SB_LUT4     I0       In      -         2.139       -         
U409_TICK.COUNTER50_RNID6CP[3]       SB_LUT4     O        Out     0.449     2.588       -         
TICK503_8                            Net         -        -       1.371     -           1         
U409_TICK.COUNTER50_RNITU182[10]     SB_LUT4     I2       In      -         3.959       -         
U409_TICK.COUNTER50_RNITU182[10]     SB_LUT4     O        Out     0.379     4.338       -         
TICK503_14                           Net         -        -       1.371     -           9         
U409_TICK.TICK50_RNO                 SB_LUT4     I3       In      -         5.708       -         
U409_TICK.TICK50_RNO                 SB_LUT4     O        Out     0.316     6.024       -         
TICK50                               Net         -        -       1.507     -           1         
U409_TICK.TICK50                     SB_DFF      D        In      -         7.531       -         
==================================================================================================
Total path delay (propagation time + setup) of 7.636 is 1.788(23.4%) logic and 5.848(76.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: CLK28_IN
====================================



Starting Points with Worst Slack
********************************

                              Starting                                              Arrival           
Instance                      Reference     Type       Pin     Net                  Time        Slack 
                              Clock                                                                   
------------------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[2]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[2]     0.540       27.147
U409_CIA.CIA_CLK_COUNT[4]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[4]     0.540       27.196
U409_CIA.CIA_CLK_COUNT[1]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[1]     0.540       27.217
U409_CIA.CIA_CLK_COUNT[5]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[5]     0.540       27.217
U409_CIA.CIA_CLK_COUNT[0]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[0]     0.540       28.862
U409_CIA.CIA_CLK_COUNT[3]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[3]     0.540       29.011
U409_CIA.CIA_ENABLE           CLK28_IN      SB_DFF     Q       CIA_ENABLEm          0.540       30.716
U409_CIA.CLKCIA               CLK28_IN      SB_DFF     Q       CLKCIA_c             0.540       30.716
======================================================================================================


Ending Points with Worst Slack
******************************

                              Starting                                                  Required           
Instance                      Reference     Type       Pin     Net                      Time         Slack 
                              Clock                                                                        
-----------------------------------------------------------------------------------------------------------
U409_CIA.CLKCIA               CLK28_IN      SB_DFF     D       CLKCIA_0                 34.811       27.147
U409_CIA.CIA_ENABLE           CLK28_IN      SB_DFF     D       CIA_ENABLE_0             34.811       27.210
U409_CIA.CIA_CLK_COUNT[5]     CLK28_IN      SB_DFF     D       CIA_CLK_COUNT_3[5]       34.811       28.730
U409_CIA.CIA_CLK_COUNT[3]     CLK28_IN      SB_DFF     D       CIA_CLK_COUNT_3[3]       34.811       29.058
U409_CIA.CIA_CLK_COUNT[4]     CLK28_IN      SB_DFF     D       CIA_CLK_COUNT_RNO[4]     34.811       30.691
U409_CIA.CIA_CLK_COUNT[0]     CLK28_IN      SB_DFF     D       CIA_CLK_COUNT_i[0]       34.811       30.716
U409_CIA.CIA_CLK_COUNT[1]     CLK28_IN      SB_DFF     D       CIA_CLK_COUNT_RNO[1]     34.811       30.765
U409_CIA.CIA_CLK_COUNT[2]     CLK28_IN      SB_DFF     D       CIA_CLK_COUNT_RNO[2]     34.811       30.765
===========================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      34.916
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         34.811

    - Propagation time:                      7.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 27.147

    Number of logic level(s):                3
    Starting point:                          U409_CIA.CIA_CLK_COUNT[2] / Q
    Ending point:                            U409_CIA.CLKCIA / D
    The start point is clocked by            CLK28_IN [rising] on pin C
    The end   point is clocked by            CLK28_IN [rising] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                   Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[2]              SB_DFF      Q        Out     0.540     0.540       -         
CIA_CLK_COUNT[2]                       Net         -        -       1.599     -           5         
U409_CIA.CIA_CLK_COUNT_RNIH7921[5]     SB_LUT4     I0       In      -         2.139       -         
U409_CIA.CIA_CLK_COUNT_RNIH7921[5]     SB_LUT4     O        Out     0.449     2.588       -         
N_3_0                                  Net         -        -       1.371     -           2         
U409_CIA.CLKCIA_RNO_0                  SB_LUT4     I0       In      -         3.959       -         
U409_CIA.CLKCIA_RNO_0                  SB_LUT4     O        Out     0.449     4.408       -         
CLKCIA8                                Net         -        -       1.371     -           1         
U409_CIA.CLKCIA_RNO                    SB_LUT4     I2       In      -         5.779       -         
U409_CIA.CLKCIA_RNO                    SB_LUT4     O        Out     0.379     6.157       -         
CLKCIA_0                               Net         -        -       1.507     -           1         
U409_CIA.CLKCIA                        SB_DFF      D        In      -         7.664       -         
====================================================================================================
Total path delay (propagation time + setup) of 7.770 is 1.922(24.7%) logic and 5.848(75.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: U409_TOP|CLK80_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                  Starting                                                             Arrival          
Instance                          Reference                        Type        Pin     Net             Time        Slack
                                  Clock                                                                                 
------------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.ROM_TACK_EN     U409_TOP|CLK80_derived_clock     SB_DFFN     Q       ROM_TACK_EN     0.540       0.019
========================================================================================================================


Ending Points with Worst Slack
******************************

                                Starting                                                                Required          
Instance                        Reference                        Type        Pin     Net                Time         Slack
                                Clock                                                                                     
--------------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.TACK_EN_i     U409_TOP|CLK80_derived_clock     SB_DFFN     D       RESETn_c_i_set     4.065        0.019
U409_TRANSFER_ACK.TACK_OUTn     U409_TOP|CLK80_derived_clock     SB_DFFN     D       TACK_EN_3_i        4.065        0.019
==========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      4.170
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.065

    - Propagation time:                      4.046
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     0.019

    Number of logic level(s):                1
    Starting point:                          U409_TRANSFER_ACK.ROM_TACK_EN / Q
    Ending point:                            U409_TRANSFER_ACK.TACK_EN_i / D
    The start point is clocked by            U409_TOP|CLK80_derived_clock [falling] on pin C
    The end   point is clocked by            CLK40_IN [falling] on pin C

Instance / Net                                  Pin      Pin               Arrival     No. of    
Name                                Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.ROM_TACK_EN       SB_DFFN     Q        Out     0.540     0.540       -         
ROM_TACK_EN                         Net         -        -       1.599     -           2         
U409_TRANSFER_ACK.TACK_EN_i_RNO     SB_LUT4     I1       In      -         2.139       -         
U409_TRANSFER_ACK.TACK_EN_i_RNO     SB_LUT4     O        Out     0.400     2.539       -         
RESETn_c_i_set                      Net         -        -       1.507     -           1         
U409_TRANSFER_ACK.TACK_EN_i         SB_DFFN     D        In      -         4.046       -         
=================================================================================================
Total path delay (propagation time + setup) of 4.151 is 1.045(25.2%) logic and 3.106(74.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

---------------------------------------
Resource Usage Report for U409_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             4 uses
SB_CARRY        34 uses
SB_DFF          44 uses
SB_DFFN         3 uses
SB_PLL40_CORE   1 use
VCC             4 uses
SB_LUT4         98 uses

I/O ports: 52
I/O primitives: 35
SB_GB_IO       3 uses
SB_IO          32 uses

I/O Register bits:                  0
Register bits not including I/Os:   47 (1%)
Total load per clock:
   CLK40_IN: 1
   CLK6: 1
   CLK28_IN: 1
   U409_TOP|CLK80_derived_clock: 1

@S |Mapping Summary:
Total  LUTs: 98 (2%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 98 = 98 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Nov 26 19:02:15 2024

###########################################################]


Synthesis exit by 0.
Current Implementation U409_icecube_Implmnt its sbt path: D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U409_icecube_syn.prj" -log "U409_icecube_Implmnt/U409_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U409_icecube_Implmnt/U409_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Tue Nov 26 19:03:50 2024

#Implementation: U409_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v" (library work)
@I::"D:\AmigaPCI\U409\U409_CIA.v" (library work)
@I::"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TICK.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TOP.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module U409_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":698:7:698:19|Synthesizing module SB_PLL40_CORE in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":40:7:40:23|Synthesizing module U409_TRANSFER_ACK in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v":35:7:35:23|Synthesizing module U409_DATA_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":39:7:39:25|Synthesizing module U409_ADDRESS_DECODE in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TICK.v":35:7:35:15|Synthesizing module U409_TICK in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_CIA.v":35:7:35:14|Synthesizing module U409_CIA in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Synthesizing module U409_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":83:2:83:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":83:2:83:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":83:2:83:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":83:2:83:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":83:2:83:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CL159 :"D:\AmigaPCI\U409\U409_TOP.v":38:54:38:56|Input RnW is unused.
@W: CL246 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":43:17:43:17|Input port bits 15 to 14 of A[31:1] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":43:17:43:17|Input port bits 11 to 1 of A[31:1] are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":42:44:42:53|Input CIA_ENABLE is unused.
@N: CL159 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":42:56:42:61|Input CLKCIA is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 26 19:03:50 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 26 19:03:50 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 26 19:03:50 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\synwork\U409_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 26 19:03:51 2024

###########################################################]
Pre-mapping Report

# Tue Nov 26 19:03:51 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U409\U409_TOP.sdc
@L: D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U409_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                            Requested     Requested     Clock                       Clock                Clock
Clock                            Frequency     Period        Type                        Group                Load 
-------------------------------------------------------------------------------------------------------------------
CLK6                             6.0 MHz       166.667       declared                    default_clkgroup     36   
CLK28_IN                         28.6 MHz      34.916        declared                    default_clkgroup     8    
CLK40_IN                         40.0 MHz      25.000        declared                    default_clkgroup     3    
U409_TOP|CLK80_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     1    
===================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Nov 26 19:03:51 2024

###########################################################]
Map & Optimize Report

# Tue Nov 26 19:03:52 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            CLK6
            CLK28_IN


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     2.50ns		 101 /        47
@N: FX1016 :"d:\amigapci\u409\u409_top.v":38:20:38:23|SB_GB_IO inserted on the port CLK6.
@N: FX1016 :"d:\amigapci\u409\u409_top.v":38:26:38:33|SB_GB_IO inserted on the port CLK28_IN.
@N: FX1016 :"d:\amigapci\u409\u409_top.v":38:10:38:17|SB_GB_IO inserted on the port CLK40_IN.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

3 non-gated/non-generated clock tree(s) driving 46 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 1 clock pin(s) of sequential element(s)
0 instances converted, 1 sequential instance remains driven by gated/generated clocks

=================================== Non-Gated/Non-Generated Clocks ====================================
Clock Tree ID     Driving Element         Drive Element Type     Fanout     Sample Instance            
-------------------------------------------------------------------------------------------------------
@K:CKID0002       CLK6_ibuf_gb_io         SB_GB_IO               36         U409_TICK.COUNTER50[5]     
@K:CKID0003       CLK28_IN_ibuf_gb_io     SB_GB_IO               8          U409_CIA.CLKCIA            
@K:CKID0004       CLK40_IN_ibuf_gb_io     SB_GB_IO               2          U409_TRANSFER_ACK.TACK_EN_i
=======================================================================================================
======================================================================================================== Gated/Generated Clocks ========================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                   Explanation                                                                                                                   
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       pll                 SB_PLL40_CORE          1          U409_TRANSFER_ACK.ROM_TACK_EN     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
========================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 134MB)

Writing Analyst data base D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\synwork\U409_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock CLK6 with period 166.67ns 
@N: MT615 |Found clock CLK28_IN with period 34.92ns 
@N: MT615 |Found clock U409_TOP|CLK80_derived_clock with period 12.50ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Tue Nov 26 19:03:52 2024
#


Top view:               U409_TOP
Requested Frequency:    6.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U409\U409_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 0.019

                                 Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type                        Group           
-------------------------------------------------------------------------------------------------------------------------------------------------
CLK6                             6.0 MHz       131.0 MHz     166.667       7.636         159.030     declared                    default_clkgroup
CLK28_IN                         28.6 MHz      128.7 MHz     34.916        7.769         27.147      declared                    default_clkgroup
CLK40_IN                         40.0 MHz      40.2 MHz      25.000        24.886        DCM/PLL     declared                    default_clkgroup
U409_TOP|CLK80_derived_clock     80.0 MHz      80.4 MHz      12.500        12.443        0.019       derived (from CLK40_IN)     default_clkgroup
=================================================================================================================================================





Clock Relationships
*******************

Clocks                                  |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending    |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------------------------------
CLK6                          CLK6      |  166.667     159.030  |  No paths    -      |  No paths    -      |  No paths    -    
CLK28_IN                      CLK28_IN  |  34.916      27.147   |  No paths    -      |  No paths    -      |  No paths    -    
U409_TOP|CLK80_derived_clock  CLK40_IN  |  No paths    -        |  4.170       0.019  |  No paths    -      |  No paths    -    
================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: CLK6
====================================



Starting Points with Worst Slack
********************************

                           Starting                                          Arrival            
Instance                   Reference     Type       Pin     Net              Time        Slack  
                           Clock                                                                
------------------------------------------------------------------------------------------------
U409_TICK.COUNTER50[0]     CLK6          SB_DFF     Q       COUNTER50[0]     0.540       159.030
U409_TICK.COUNTER60[0]     CLK6          SB_DFF     Q       COUNTER60[0]     0.540       159.030
U409_TICK.COUNTER50[1]     CLK6          SB_DFF     Q       COUNTER50[1]     0.540       159.079
U409_TICK.COUNTER60[1]     CLK6          SB_DFF     Q       COUNTER60[1]     0.540       159.079
U409_TICK.COUNTER50[3]     CLK6          SB_DFF     Q       COUNTER50[3]     0.540       159.080
U409_TICK.COUNTER60[4]     CLK6          SB_DFF     Q       COUNTER60[4]     0.540       159.080
U409_TICK.COUNTER50[5]     CLK6          SB_DFF     Q       COUNTER50[5]     0.540       159.101
U409_TICK.COUNTER60[5]     CLK6          SB_DFF     Q       COUNTER60[5]     0.540       159.101
U409_TICK.COUNTER50[2]     CLK6          SB_DFF     Q       COUNTER50[2]     0.540       159.143
U409_TICK.COUNTER60[2]     CLK6          SB_DFF     Q       COUNTER60[2]     0.540       159.143
================================================================================================


Ending Points with Worst Slack
******************************

                            Starting                                             Required            
Instance                    Reference     Type       Pin     Net                 Time         Slack  
                            Clock                                                                    
-----------------------------------------------------------------------------------------------------
U409_TICK.TICK50            CLK6          SB_DFF     D       TICK50              166.562      159.030
U409_TICK.TICK60            CLK6          SB_DFF     D       TICK60              166.562      159.030
U409_TICK.COUNTER50[0]      CLK6          SB_DFF     D       COUNTER50_3[0]      166.562      159.059
U409_TICK.COUNTER50[5]      CLK6          SB_DFF     D       COUNTER50_3[5]      166.562      159.059
U409_TICK.COUNTER50[6]      CLK6          SB_DFF     D       COUNTER50_3[6]      166.562      159.059
U409_TICK.COUNTER50[9]      CLK6          SB_DFF     D       COUNTER50_3[9]      166.562      159.059
U409_TICK.COUNTER50[11]     CLK6          SB_DFF     D       COUNTER50_3[11]     166.562      159.059
U409_TICK.COUNTER50[13]     CLK6          SB_DFF     D       COUNTER50_3[13]     166.562      159.059
U409_TICK.COUNTER50[14]     CLK6          SB_DFF     D       COUNTER50_3[14]     166.562      159.059
U409_TICK.COUNTER50[15]     CLK6          SB_DFF     D       COUNTER50_3[15]     166.562      159.059
=====================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      166.667
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         166.562

    - Propagation time:                      7.531
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 159.030

    Number of logic level(s):                3
    Starting point:                          U409_TICK.COUNTER50[0] / Q
    Ending point:                            U409_TICK.TICK50 / D
    The start point is clocked by            CLK6 [rising] on pin C
    The end   point is clocked by            CLK6 [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U409_TICK.COUNTER50[0]               SB_DFF      Q        Out     0.540     0.540       -         
COUNTER50[0]                         Net         -        -       1.599     -           4         
U409_TICK.COUNTER50_RNID6CP[3]       SB_LUT4     I0       In      -         2.139       -         
U409_TICK.COUNTER50_RNID6CP[3]       SB_LUT4     O        Out     0.449     2.588       -         
TICK503_8                            Net         -        -       1.371     -           1         
U409_TICK.COUNTER50_RNITU182[10]     SB_LUT4     I2       In      -         3.959       -         
U409_TICK.COUNTER50_RNITU182[10]     SB_LUT4     O        Out     0.379     4.338       -         
TICK503_14                           Net         -        -       1.371     -           9         
U409_TICK.TICK50_RNO                 SB_LUT4     I3       In      -         5.708       -         
U409_TICK.TICK50_RNO                 SB_LUT4     O        Out     0.316     6.024       -         
TICK50                               Net         -        -       1.507     -           1         
U409_TICK.TICK50                     SB_DFF      D        In      -         7.531       -         
==================================================================================================
Total path delay (propagation time + setup) of 7.636 is 1.788(23.4%) logic and 5.848(76.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: CLK28_IN
====================================



Starting Points with Worst Slack
********************************

                              Starting                                              Arrival           
Instance                      Reference     Type       Pin     Net                  Time        Slack 
                              Clock                                                                   
------------------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[2]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[2]     0.540       27.147
U409_CIA.CIA_CLK_COUNT[4]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[4]     0.540       27.196
U409_CIA.CIA_CLK_COUNT[1]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[1]     0.540       27.217
U409_CIA.CIA_CLK_COUNT[5]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[5]     0.540       27.217
U409_CIA.CIA_CLK_COUNT[0]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[0]     0.540       28.862
U409_CIA.CIA_CLK_COUNT[3]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[3]     0.540       29.011
U409_CIA.CIA_ENABLE           CLK28_IN      SB_DFF     Q       CIA_ENABLEm          0.540       30.716
U409_CIA.CLKCIA               CLK28_IN      SB_DFF     Q       CLKCIA_c             0.540       30.716
======================================================================================================


Ending Points with Worst Slack
******************************

                              Starting                                                  Required           
Instance                      Reference     Type       Pin     Net                      Time         Slack 
                              Clock                                                                        
-----------------------------------------------------------------------------------------------------------
U409_CIA.CLKCIA               CLK28_IN      SB_DFF     D       CLKCIA_0                 34.811       27.147
U409_CIA.CIA_ENABLE           CLK28_IN      SB_DFF     D       CIA_ENABLE_0             34.811       27.210
U409_CIA.CIA_CLK_COUNT[5]     CLK28_IN      SB_DFF     D       CIA_CLK_COUNT_3[5]       34.811       28.730
U409_CIA.CIA_CLK_COUNT[3]     CLK28_IN      SB_DFF     D       CIA_CLK_COUNT_3[3]       34.811       29.058
U409_CIA.CIA_CLK_COUNT[4]     CLK28_IN      SB_DFF     D       CIA_CLK_COUNT_RNO[4]     34.811       30.691
U409_CIA.CIA_CLK_COUNT[0]     CLK28_IN      SB_DFF     D       CIA_CLK_COUNT_i[0]       34.811       30.716
U409_CIA.CIA_CLK_COUNT[1]     CLK28_IN      SB_DFF     D       CIA_CLK_COUNT_RNO[1]     34.811       30.765
U409_CIA.CIA_CLK_COUNT[2]     CLK28_IN      SB_DFF     D       CIA_CLK_COUNT_RNO[2]     34.811       30.765
===========================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      34.916
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         34.811

    - Propagation time:                      7.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 27.147

    Number of logic level(s):                3
    Starting point:                          U409_CIA.CIA_CLK_COUNT[2] / Q
    Ending point:                            U409_CIA.CLKCIA / D
    The start point is clocked by            CLK28_IN [rising] on pin C
    The end   point is clocked by            CLK28_IN [rising] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                   Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[2]              SB_DFF      Q        Out     0.540     0.540       -         
CIA_CLK_COUNT[2]                       Net         -        -       1.599     -           5         
U409_CIA.CIA_CLK_COUNT_RNIH7921[5]     SB_LUT4     I0       In      -         2.139       -         
U409_CIA.CIA_CLK_COUNT_RNIH7921[5]     SB_LUT4     O        Out     0.449     2.588       -         
N_3_0                                  Net         -        -       1.371     -           2         
U409_CIA.CLKCIA_RNO_0                  SB_LUT4     I0       In      -         3.959       -         
U409_CIA.CLKCIA_RNO_0                  SB_LUT4     O        Out     0.449     4.408       -         
CLKCIA8                                Net         -        -       1.371     -           1         
U409_CIA.CLKCIA_RNO                    SB_LUT4     I2       In      -         5.779       -         
U409_CIA.CLKCIA_RNO                    SB_LUT4     O        Out     0.379     6.157       -         
CLKCIA_0                               Net         -        -       1.507     -           1         
U409_CIA.CLKCIA                        SB_DFF      D        In      -         7.664       -         
====================================================================================================
Total path delay (propagation time + setup) of 7.770 is 1.922(24.7%) logic and 5.848(75.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: U409_TOP|CLK80_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                  Starting                                                             Arrival          
Instance                          Reference                        Type        Pin     Net             Time        Slack
                                  Clock                                                                                 
------------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.ROM_TACK_EN     U409_TOP|CLK80_derived_clock     SB_DFFN     Q       ROM_TACK_EN     0.540       0.019
========================================================================================================================


Ending Points with Worst Slack
******************************

                                Starting                                                                Required          
Instance                        Reference                        Type        Pin     Net                Time         Slack
                                Clock                                                                                     
--------------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.TACK_EN_i     U409_TOP|CLK80_derived_clock     SB_DFFN     D       RESETn_c_i_set     4.065        0.019
U409_TRANSFER_ACK.TACK_OUTn     U409_TOP|CLK80_derived_clock     SB_DFFN     D       TACK_EN_3_i        4.065        0.019
==========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      4.170
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.065

    - Propagation time:                      4.046
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     0.019

    Number of logic level(s):                1
    Starting point:                          U409_TRANSFER_ACK.ROM_TACK_EN / Q
    Ending point:                            U409_TRANSFER_ACK.TACK_EN_i / D
    The start point is clocked by            U409_TOP|CLK80_derived_clock [falling] on pin C
    The end   point is clocked by            CLK40_IN [falling] on pin C

Instance / Net                                  Pin      Pin               Arrival     No. of    
Name                                Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.ROM_TACK_EN       SB_DFFN     Q        Out     0.540     0.540       -         
ROM_TACK_EN                         Net         -        -       1.599     -           2         
U409_TRANSFER_ACK.TACK_EN_i_RNO     SB_LUT4     I1       In      -         2.139       -         
U409_TRANSFER_ACK.TACK_EN_i_RNO     SB_LUT4     O        Out     0.400     2.539       -         
RESETn_c_i_set                      Net         -        -       1.507     -           1         
U409_TRANSFER_ACK.TACK_EN_i         SB_DFFN     D        In      -         4.046       -         
=================================================================================================
Total path delay (propagation time + setup) of 4.151 is 1.045(25.2%) logic and 3.106(74.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

---------------------------------------
Resource Usage Report for U409_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             4 uses
SB_CARRY        34 uses
SB_DFF          44 uses
SB_DFFN         3 uses
SB_PLL40_CORE   1 use
VCC             4 uses
SB_LUT4         98 uses

I/O ports: 52
I/O primitives: 35
SB_GB_IO       3 uses
SB_IO          32 uses

I/O Register bits:                  0
Register bits not including I/Os:   47 (1%)
Total load per clock:
   CLK40_IN: 1
   CLK6: 1
   CLK28_IN: 1
   U409_TOP|CLK80_derived_clock: 1

@S |Mapping Summary:
Total  LUTs: 98 (2%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 98 = 98 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Nov 26 19:03:53 2024

###########################################################]


Synthesis exit by 0.
Current Implementation U409_icecube_Implmnt its sbt path: D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.edf " "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist" "-pTQ144" "-yD:/AmigaPCI/U409/U409.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.edf...
Parsing constraint file: D:/AmigaPCI/U409/U409.pcf ...
start to read sdc/scf file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.scf
sdc_reader OK D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.scf
Stored edif netlist at D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP...

write Timing Constraint to D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: U409_TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --outdir "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP --outdir D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP
SDC file             - D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	98
    Number of DFFs      	:	47
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	34
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	32
    Number of GBIOs     	:	3
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	1
    Number of feedthru LUTs inserted to legalize global signals    	:	1
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	2
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[8], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[1], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[11], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[3], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[5], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[15], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[6], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[14], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[7], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for LBENn, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for TT0, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for TT1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[9], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[2], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[10], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[4], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for RnW, as it is not connected to any PAD
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	101
    Number of DFFs      	:	47
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	34

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	30
        LUT, DFF and CARRY	:	17
    Combinational LogicCells
        Only LUT         	:	40
        CARRY Only       	:	3
        LUT with CARRY   	:	14
    LogicCells                  :	104/3520
    PLBs                        :	14/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	35/107
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_CLK40_IN_c_g_THRU_LUT4_0_LC_99", in the clock network. Converting the timing arc to positive-unate
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 11.7 (sec)

Final Design Statistics
    Number of LUTs      	:	101
    Number of DFFs      	:	47
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	34
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	32
    Number of GBIOs     	:	3
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	104/3520
    PLBs                        :	27/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	35/107
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 5
Clock: CLK28_IN | Frequency: 282.07 MHz | Target: 28.64 MHz
Clock: CLK40_IN | Frequency: N/A | Target: 40.00 MHz
Clock: CLK6 | Frequency: 188.09 MHz | Target: 6.00 MHz
Clock: pll/PLLOUTCORE | Frequency: N/A | Target: 80.00 MHz
Clock: pll/PLLOUTGLOBAL | Frequency: N/A | Target: 80.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 12.5 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --package TQ144 --outdir "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 483
used logic cells: 104
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --package TQ144 --outdir "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 483
used logic cells: 104
Translating sdc file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc...
Translated sdc file is D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc
oaInterface::GetInstName pInst NULL
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc" --outdir "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\router" --sdf_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc --outdir D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\router --sdf_file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design U409_TOP
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Info-1404: Inferred PLL generated clock at pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBAL
Read device time: 7
I1209: Started routing
I1223: Total Nets : 168 
I1212: Iteration  1 :    42 unrouted : 1 seconds
I1212: Iteration  2 :     9 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design U409_TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 9 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.v" --vhdl "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/sbt/outputs/simulation_netlist\U409_TOP_sbt.vhd" --lib "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc" --out-sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\netlister\U409_TOP_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.v
Writing D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/sbt/outputs/simulation_netlist\U409_TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\netlister\U409_TOP_sbt.sdc" --sdf-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.sdf" --report-file "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\timer\U409_TOP_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\netlister\U409_TOP_sbt.sdc --sdf-file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.sdf --report-file D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\timer\U409_TOP_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBAL
Info-1404: Inferred PLL generated clock at pll/PLLOUTCORE
Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --design "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --device_name iCE40HX4K --package TQ144 --outdir "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U409_icecube_syn.prj" -log "U409_icecube_Implmnt/U409_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U409_icecube_Implmnt/U409_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Tue Nov 26 19:12:16 2024

#Implementation: U409_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v" (library work)
@I::"D:\AmigaPCI\U409\U409_CIA.v" (library work)
@I::"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TICK.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TOP.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v" (library work)
@E: CS187 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":73:12:73:20|Expecting ;
@E: CS187 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":282:0:282:8|Expecting endmodule
2 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Nov 26 19:12:16 2024

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Nov 26 19:12:16 2024

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U409_icecube_syn.prj" -log "U409_icecube_Implmnt/U409_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U409_icecube_Implmnt/U409_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Tue Nov 26 19:12:33 2024

#Implementation: U409_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v" (library work)
@I::"D:\AmigaPCI\U409\U409_CIA.v" (library work)
@I::"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TICK.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TOP.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v" (library work)
Verilog syntax check successful!
Selecting top level module U409_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":698:7:698:19|Synthesizing module SB_PLL40_CORE in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":40:7:40:23|Synthesizing module U409_TRANSFER_ACK in library work.

@W: CG133 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":52:4:52:10|Object TACK_EN is declared but not assigned. Either assign a value or remove the declaration.
@W: CL169 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":58:0:58:5|Pruning unused register ROM_TACK_EN. Make sure that there are no unused intermediate registers.
@N: CG364 :"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v":35:7:35:23|Synthesizing module U409_DATA_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":39:7:39:25|Synthesizing module U409_ADDRESS_DECODE in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TICK.v":35:7:35:15|Synthesizing module U409_TICK in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_CIA.v":35:7:35:14|Synthesizing module U409_CIA in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Synthesizing module U409_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":83:2:83:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":83:2:83:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":83:2:83:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":83:2:83:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":83:2:83:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CL159 :"D:\AmigaPCI\U409\U409_TOP.v":38:54:38:56|Input RnW is unused.
@W: CL246 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":43:17:43:17|Input port bits 15 to 14 of A[31:1] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":43:17:43:17|Input port bits 11 to 1 of A[31:1] are unused. Assign logic for all port bits or change the input port size.
@N: CL201 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":58:0:58:5|Trying to extract state machine for register ROM_TACK_COUNTER.
Extracted state machine for register ROM_TACK_COUNTER
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
@A: CL153 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":52:4:52:10|*Unassigned bits of TACK_EN are referenced and tied to 0 -- simulation mismatch possible.
@N: CL159 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":42:44:42:53|Input CIA_ENABLE is unused.
@N: CL159 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":42:56:42:61|Input CLKCIA is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 26 19:12:33 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 26 19:12:33 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 26 19:12:33 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\synwork\U409_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 26 19:12:34 2024

###########################################################]
Pre-mapping Report

# Tue Nov 26 19:12:34 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U409\U409_TOP.sdc
@L: D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MO111 :"d:\amigapci\u409\u409_transfer_ack.v":54:15:54:41|Tristate driver TACKn_2 (in view: work.U409_TOP(verilog)) on net TACKn (in view: work.U409_TOP(verilog)) has its enable tied to GND.

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U409_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                            Requested     Requested     Clock                       Clock                Clock
Clock                            Frequency     Period        Type                        Group                Load 
-------------------------------------------------------------------------------------------------------------------
CLK6                             6.0 MHz       166.667       declared                    default_clkgroup     36   
CLK28_IN                         28.6 MHz      34.916        declared                    default_clkgroup     8    
CLK40_IN                         40.0 MHz      25.000        declared                    default_clkgroup     4    
U409_TOP|CLK80_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     5    
===================================================================================================================

Finished Pre Mapping Phase.
@N: MO111 :"d:\amigapci\u409\u409_transfer_ack.v":54:15:54:41|Tristate driver TACKn_2 (in view: work.U409_TOP(verilog)) on net TACKn (in view: work.U409_TOP(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine ROM_TACK_COUNTER[3:0] (in view: work.U409_TRANSFER_ACK(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"d:\amigapci\u409\u409_transfer_ack.v":58:0:58:5|There are no possible illegal states for state machine ROM_TACK_COUNTER[3:0] (in view: work.U409_TRANSFER_ACK(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Nov 26 19:12:35 2024

###########################################################]
Map & Optimize Report

# Tue Nov 26 19:12:35 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"d:\amigapci\u409\u409_transfer_ack.v":54:15:54:41|Tristate driver TACKn_2 (in view: work.U409_TOP(verilog)) on net TACKn (in view: work.U409_TOP(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            CLK6
            CLK28_IN


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine ROM_TACK_COUNTER[3:0] (in view: work.U409_TRANSFER_ACK(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"d:\amigapci\u409\u409_transfer_ack.v":58:0:58:5|There are no possible illegal states for state machine ROM_TACK_COUNTER[3:0] (in view: work.U409_TRANSFER_ACK(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"d:\amigapci\u409\u409_transfer_ack.v":58:0:58:5|Removing sequential instance U409_TRANSFER_ACK.ROM_TACK_COUNTER[1] (in view: work.U409_TOP(verilog)) because it does not drive other instances.
@N: BN362 :"d:\amigapci\u409\u409_transfer_ack.v":58:0:58:5|Removing sequential instance U409_TRANSFER_ACK.ROM_TACK_COUNTER[0] (in view: work.U409_TOP(verilog)) because it does not drive other instances.
@N: BN362 :"d:\amigapci\u409\u409_transfer_ack.v":58:0:58:5|Removing sequential instance U409_TRANSFER_ACK.TACK_OUTn (in view: work.U409_TOP(verilog)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    30.45ns		  94 /        44
@N: FX1016 :"d:\amigapci\u409\u409_top.v":38:20:38:23|SB_GB_IO inserted on the port CLK6.
@N: FX1016 :"d:\amigapci\u409\u409_top.v":38:26:38:33|SB_GB_IO inserted on the port CLK28_IN.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@N: MT611 :|Automatically generated clock U409_TOP|CLK80_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

2 non-gated/non-generated clock tree(s) driving 44 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================= Non-Gated/Non-Generated Clocks =================================
Clock Tree ID     Driving Element         Drive Element Type     Fanout     Sample Instance       
--------------------------------------------------------------------------------------------------
@K:CKID0001       CLK6_ibuf_gb_io         SB_GB_IO               36         U409_TICK.COUNTER50[5]
@K:CKID0002       CLK28_IN_ibuf_gb_io     SB_GB_IO               8          U409_CIA.CLKCIA       
==================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\synwork\U409_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock CLK6 with period 166.67ns 
@N: MT615 |Found clock CLK28_IN with period 34.92ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Tue Nov 26 19:12:36 2024
#


Top view:               U409_TOP
Requested Frequency:    6.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U409\U409_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 27.147

                   Requested     Estimated     Requested     Estimated                 Clock        Clock           
Starting Clock     Frequency     Frequency     Period        Period        Slack       Type         Group           
--------------------------------------------------------------------------------------------------------------------
CLK6               6.0 MHz       131.0 MHz     166.667       7.636         159.030     declared     default_clkgroup
CLK28_IN           28.6 MHz      128.7 MHz     34.916        7.769         27.147      declared     default_clkgroup
CLK40_IN           40.0 MHz      NA            25.000        NA            NA          declared     default_clkgroup
====================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks              |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
------------------------------------------------------------------------------------------------------------
Starting  Ending    |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
------------------------------------------------------------------------------------------------------------
CLK6      CLK6      |  166.667     159.030  |  No paths    -      |  No paths    -      |  No paths    -    
CLK28_IN  CLK28_IN  |  34.916      27.147   |  No paths    -      |  No paths    -      |  No paths    -    
============================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: CLK6
====================================



Starting Points with Worst Slack
********************************

                           Starting                                          Arrival            
Instance                   Reference     Type       Pin     Net              Time        Slack  
                           Clock                                                                
------------------------------------------------------------------------------------------------
U409_TICK.COUNTER50[0]     CLK6          SB_DFF     Q       COUNTER50[0]     0.540       159.030
U409_TICK.COUNTER60[0]     CLK6          SB_DFF     Q       COUNTER60[0]     0.540       159.030
U409_TICK.COUNTER50[1]     CLK6          SB_DFF     Q       COUNTER50[1]     0.540       159.079
U409_TICK.COUNTER60[1]     CLK6          SB_DFF     Q       COUNTER60[1]     0.540       159.079
U409_TICK.COUNTER50[3]     CLK6          SB_DFF     Q       COUNTER50[3]     0.540       159.080
U409_TICK.COUNTER60[4]     CLK6          SB_DFF     Q       COUNTER60[4]     0.540       159.080
U409_TICK.COUNTER50[5]     CLK6          SB_DFF     Q       COUNTER50[5]     0.540       159.101
U409_TICK.COUNTER60[5]     CLK6          SB_DFF     Q       COUNTER60[5]     0.540       159.101
U409_TICK.COUNTER50[2]     CLK6          SB_DFF     Q       COUNTER50[2]     0.540       159.143
U409_TICK.COUNTER60[2]     CLK6          SB_DFF     Q       COUNTER60[2]     0.540       159.143
================================================================================================


Ending Points with Worst Slack
******************************

                            Starting                                             Required            
Instance                    Reference     Type       Pin     Net                 Time         Slack  
                            Clock                                                                    
-----------------------------------------------------------------------------------------------------
U409_TICK.TICK50            CLK6          SB_DFF     D       TICK50              166.562      159.030
U409_TICK.TICK60            CLK6          SB_DFF     D       TICK60              166.562      159.030
U409_TICK.COUNTER50[0]      CLK6          SB_DFF     D       COUNTER50_3[0]      166.562      159.059
U409_TICK.COUNTER50[5]      CLK6          SB_DFF     D       COUNTER50_3[5]      166.562      159.059
U409_TICK.COUNTER50[6]      CLK6          SB_DFF     D       COUNTER50_3[6]      166.562      159.059
U409_TICK.COUNTER50[9]      CLK6          SB_DFF     D       COUNTER50_3[9]      166.562      159.059
U409_TICK.COUNTER50[11]     CLK6          SB_DFF     D       COUNTER50_3[11]     166.562      159.059
U409_TICK.COUNTER50[13]     CLK6          SB_DFF     D       COUNTER50_3[13]     166.562      159.059
U409_TICK.COUNTER50[14]     CLK6          SB_DFF     D       COUNTER50_3[14]     166.562      159.059
U409_TICK.COUNTER50[15]     CLK6          SB_DFF     D       COUNTER50_3[15]     166.562      159.059
=====================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      166.667
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         166.562

    - Propagation time:                      7.531
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 159.030

    Number of logic level(s):                3
    Starting point:                          U409_TICK.COUNTER50[0] / Q
    Ending point:                            U409_TICK.TICK50 / D
    The start point is clocked by            CLK6 [rising] on pin C
    The end   point is clocked by            CLK6 [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U409_TICK.COUNTER50[0]               SB_DFF      Q        Out     0.540     0.540       -         
COUNTER50[0]                         Net         -        -       1.599     -           4         
U409_TICK.COUNTER50_RNID6CP[3]       SB_LUT4     I0       In      -         2.139       -         
U409_TICK.COUNTER50_RNID6CP[3]       SB_LUT4     O        Out     0.449     2.588       -         
TICK503_8                            Net         -        -       1.371     -           1         
U409_TICK.COUNTER50_RNITU182[10]     SB_LUT4     I2       In      -         3.959       -         
U409_TICK.COUNTER50_RNITU182[10]     SB_LUT4     O        Out     0.379     4.338       -         
TICK503_14                           Net         -        -       1.371     -           9         
U409_TICK.TICK50_RNO                 SB_LUT4     I3       In      -         5.708       -         
U409_TICK.TICK50_RNO                 SB_LUT4     O        Out     0.316     6.024       -         
TICK50                               Net         -        -       1.507     -           1         
U409_TICK.TICK50                     SB_DFF      D        In      -         7.531       -         
==================================================================================================
Total path delay (propagation time + setup) of 7.636 is 1.788(23.4%) logic and 5.848(76.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: CLK28_IN
====================================



Starting Points with Worst Slack
********************************

                              Starting                                              Arrival           
Instance                      Reference     Type       Pin     Net                  Time        Slack 
                              Clock                                                                   
------------------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[2]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[2]     0.540       27.147
U409_CIA.CIA_CLK_COUNT[4]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[4]     0.540       27.196
U409_CIA.CIA_CLK_COUNT[1]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[1]     0.540       27.217
U409_CIA.CIA_CLK_COUNT[5]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[5]     0.540       27.217
U409_CIA.CIA_CLK_COUNT[0]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[0]     0.540       28.862
U409_CIA.CIA_CLK_COUNT[3]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[3]     0.540       29.011
U409_CIA.CIA_ENABLE           CLK28_IN      SB_DFF     Q       CIA_ENABLEm          0.540       30.716
U409_CIA.CLKCIA               CLK28_IN      SB_DFF     Q       CLKCIA_c             0.540       30.716
======================================================================================================


Ending Points with Worst Slack
******************************

                              Starting                                                  Required           
Instance                      Reference     Type       Pin     Net                      Time         Slack 
                              Clock                                                                        
-----------------------------------------------------------------------------------------------------------
U409_CIA.CLKCIA               CLK28_IN      SB_DFF     D       CLKCIA_0                 34.811       27.147
U409_CIA.CIA_ENABLE           CLK28_IN      SB_DFF     D       CIA_ENABLE_0             34.811       27.210
U409_CIA.CIA_CLK_COUNT[5]     CLK28_IN      SB_DFF     D       CIA_CLK_COUNT_3[5]       34.811       28.730
U409_CIA.CIA_CLK_COUNT[3]     CLK28_IN      SB_DFF     D       CIA_CLK_COUNT_3[3]       34.811       29.058
U409_CIA.CIA_CLK_COUNT[4]     CLK28_IN      SB_DFF     D       CIA_CLK_COUNT_RNO[4]     34.811       30.691
U409_CIA.CIA_CLK_COUNT[0]     CLK28_IN      SB_DFF     D       CIA_CLK_COUNT_i[0]       34.811       30.716
U409_CIA.CIA_CLK_COUNT[1]     CLK28_IN      SB_DFF     D       CIA_CLK_COUNT_RNO[1]     34.811       30.765
U409_CIA.CIA_CLK_COUNT[2]     CLK28_IN      SB_DFF     D       CIA_CLK_COUNT_RNO[2]     34.811       30.765
===========================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      34.916
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         34.811

    - Propagation time:                      7.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     27.147

    Number of logic level(s):                3
    Starting point:                          U409_CIA.CIA_CLK_COUNT[2] / Q
    Ending point:                            U409_CIA.CLKCIA / D
    The start point is clocked by            CLK28_IN [rising] on pin C
    The end   point is clocked by            CLK28_IN [rising] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                   Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[2]              SB_DFF      Q        Out     0.540     0.540       -         
CIA_CLK_COUNT[2]                       Net         -        -       1.599     -           5         
U409_CIA.CIA_CLK_COUNT_RNIH7921[5]     SB_LUT4     I0       In      -         2.139       -         
U409_CIA.CIA_CLK_COUNT_RNIH7921[5]     SB_LUT4     O        Out     0.449     2.588       -         
N_3_0                                  Net         -        -       1.371     -           2         
U409_CIA.CLKCIA_RNO_0                  SB_LUT4     I0       In      -         3.959       -         
U409_CIA.CLKCIA_RNO_0                  SB_LUT4     O        Out     0.449     4.408       -         
CLKCIA8                                Net         -        -       1.371     -           1         
U409_CIA.CLKCIA_RNO                    SB_LUT4     I2       In      -         5.779       -         
U409_CIA.CLKCIA_RNO                    SB_LUT4     O        Out     0.379     6.157       -         
CLKCIA_0                               Net         -        -       1.507     -           1         
U409_CIA.CLKCIA                        SB_DFF      D        In      -         7.664       -         
====================================================================================================
Total path delay (propagation time + setup) of 7.770 is 1.922(24.7%) logic and 5.848(75.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

---------------------------------------
Resource Usage Report for U409_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             3 uses
SB_CARRY        34 uses
SB_DFF          44 uses
VCC             3 uses
SB_LUT4         93 uses

I/O ports: 52
I/O primitives: 33
SB_GB_IO       2 uses
SB_IO          31 uses

I/O Register bits:                  0
Register bits not including I/Os:   44 (1%)
Total load per clock:
   CLK6: 1
   CLK28_IN: 1

@S |Mapping Summary:
Total  LUTs: 93 (2%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 93 = 93 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Nov 26 19:12:36 2024

###########################################################]


Synthesis exit by 0.
Current Implementation U409_icecube_Implmnt its sbt path: D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U409_icecube_syn.prj" -log "U409_icecube_Implmnt/U409_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U409_icecube_Implmnt/U409_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Tue Nov 26 19:13:58 2024

#Implementation: U409_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v" (library work)
@I::"D:\AmigaPCI\U409\U409_CIA.v" (library work)
@I::"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TICK.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TOP.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module U409_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":698:7:698:19|Synthesizing module SB_PLL40_CORE in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":40:7:40:23|Synthesizing module U409_TRANSFER_ACK in library work.

@W: CG133 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":52:4:52:10|Object TACK_EN is declared but not assigned. Either assign a value or remove the declaration.
@W: CL169 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":58:0:58:5|Pruning unused register ROM_TACK_EN. Make sure that there are no unused intermediate registers.
@N: CG364 :"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v":35:7:35:23|Synthesizing module U409_DATA_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":39:7:39:25|Synthesizing module U409_ADDRESS_DECODE in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TICK.v":35:7:35:15|Synthesizing module U409_TICK in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_CIA.v":35:7:35:14|Synthesizing module U409_CIA in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Synthesizing module U409_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":83:2:83:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":83:2:83:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":83:2:83:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":83:2:83:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":83:2:83:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CL159 :"D:\AmigaPCI\U409\U409_TOP.v":38:54:38:56|Input RnW is unused.
@W: CL246 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":43:17:43:17|Input port bits 15 to 14 of A[31:1] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":43:17:43:17|Input port bits 11 to 1 of A[31:1] are unused. Assign logic for all port bits or change the input port size.
@N: CL201 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":58:0:58:5|Trying to extract state machine for register ROM_TACK_COUNTER.
Extracted state machine for register ROM_TACK_COUNTER
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
@A: CL153 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":52:4:52:10|*Unassigned bits of TACK_EN are referenced and tied to 0 -- simulation mismatch possible.
@N: CL159 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":42:44:42:53|Input CIA_ENABLE is unused.
@N: CL159 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":42:56:42:61|Input CLKCIA is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 26 19:13:58 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 26 19:13:58 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 26 19:13:58 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\synwork\U409_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 26 19:13:59 2024

###########################################################]
Pre-mapping Report

# Tue Nov 26 19:14:00 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U409\U409_TOP.sdc
@L: D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MO111 :"d:\amigapci\u409\u409_transfer_ack.v":54:15:54:41|Tristate driver TACKn_2 (in view: work.U409_TOP(verilog)) on net TACKn (in view: work.U409_TOP(verilog)) has its enable tied to GND.

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U409_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                            Requested     Requested     Clock                       Clock                Clock
Clock                            Frequency     Period        Type                        Group                Load 
-------------------------------------------------------------------------------------------------------------------
CLK6                             6.0 MHz       166.667       declared                    default_clkgroup     36   
CLK28_IN                         28.6 MHz      34.916        declared                    default_clkgroup     8    
CLK40_IN                         40.0 MHz      25.000        declared                    default_clkgroup     4    
U409_TOP|CLK80_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     5    
===================================================================================================================

Finished Pre Mapping Phase.
@N: MO111 :"d:\amigapci\u409\u409_transfer_ack.v":54:15:54:41|Tristate driver TACKn_2 (in view: work.U409_TOP(verilog)) on net TACKn (in view: work.U409_TOP(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine ROM_TACK_COUNTER[3:0] (in view: work.U409_TRANSFER_ACK(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"d:\amigapci\u409\u409_transfer_ack.v":58:0:58:5|There are no possible illegal states for state machine ROM_TACK_COUNTER[3:0] (in view: work.U409_TRANSFER_ACK(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Nov 26 19:14:00 2024

###########################################################]
Map & Optimize Report

# Tue Nov 26 19:14:00 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"d:\amigapci\u409\u409_transfer_ack.v":54:15:54:41|Tristate driver TACKn_2 (in view: work.U409_TOP(verilog)) on net TACKn (in view: work.U409_TOP(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            CLK6
            CLK28_IN


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine ROM_TACK_COUNTER[3:0] (in view: work.U409_TRANSFER_ACK(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"d:\amigapci\u409\u409_transfer_ack.v":58:0:58:5|There are no possible illegal states for state machine ROM_TACK_COUNTER[3:0] (in view: work.U409_TRANSFER_ACK(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"d:\amigapci\u409\u409_transfer_ack.v":58:0:58:5|Removing sequential instance U409_TRANSFER_ACK.ROM_TACK_COUNTER[1] (in view: work.U409_TOP(verilog)) because it does not drive other instances.
@N: BN362 :"d:\amigapci\u409\u409_transfer_ack.v":58:0:58:5|Removing sequential instance U409_TRANSFER_ACK.ROM_TACK_COUNTER[0] (in view: work.U409_TOP(verilog)) because it does not drive other instances.
@N: BN362 :"d:\amigapci\u409\u409_transfer_ack.v":58:0:58:5|Removing sequential instance U409_TRANSFER_ACK.TACK_OUTn (in view: work.U409_TOP(verilog)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    30.45ns		  94 /        44
@N: FX1016 :"d:\amigapci\u409\u409_top.v":38:20:38:23|SB_GB_IO inserted on the port CLK6.
@N: FX1016 :"d:\amigapci\u409\u409_top.v":38:26:38:33|SB_GB_IO inserted on the port CLK28_IN.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@N: MT611 :|Automatically generated clock U409_TOP|CLK80_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

2 non-gated/non-generated clock tree(s) driving 44 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================= Non-Gated/Non-Generated Clocks =================================
Clock Tree ID     Driving Element         Drive Element Type     Fanout     Sample Instance       
--------------------------------------------------------------------------------------------------
@K:CKID0001       CLK6_ibuf_gb_io         SB_GB_IO               36         U409_TICK.COUNTER50[5]
@K:CKID0002       CLK28_IN_ibuf_gb_io     SB_GB_IO               8          U409_CIA.CLKCIA       
==================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\synwork\U409_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock CLK6 with period 166.67ns 
@N: MT615 |Found clock CLK28_IN with period 34.92ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Tue Nov 26 19:14:01 2024
#


Top view:               U409_TOP
Requested Frequency:    6.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U409\U409_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 27.147

                   Requested     Estimated     Requested     Estimated                 Clock        Clock           
Starting Clock     Frequency     Frequency     Period        Period        Slack       Type         Group           
--------------------------------------------------------------------------------------------------------------------
CLK6               6.0 MHz       131.0 MHz     166.667       7.636         159.030     declared     default_clkgroup
CLK28_IN           28.6 MHz      128.7 MHz     34.916        7.769         27.147      declared     default_clkgroup
CLK40_IN           40.0 MHz      NA            25.000        NA            NA          declared     default_clkgroup
====================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks              |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
------------------------------------------------------------------------------------------------------------
Starting  Ending    |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
------------------------------------------------------------------------------------------------------------
CLK6      CLK6      |  166.667     159.030  |  No paths    -      |  No paths    -      |  No paths    -    
CLK28_IN  CLK28_IN  |  34.916      27.147   |  No paths    -      |  No paths    -      |  No paths    -    
============================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: CLK6
====================================



Starting Points with Worst Slack
********************************

                           Starting                                          Arrival            
Instance                   Reference     Type       Pin     Net              Time        Slack  
                           Clock                                                                
------------------------------------------------------------------------------------------------
U409_TICK.COUNTER50[0]     CLK6          SB_DFF     Q       COUNTER50[0]     0.540       159.030
U409_TICK.COUNTER60[0]     CLK6          SB_DFF     Q       COUNTER60[0]     0.540       159.030
U409_TICK.COUNTER50[1]     CLK6          SB_DFF     Q       COUNTER50[1]     0.540       159.079
U409_TICK.COUNTER60[1]     CLK6          SB_DFF     Q       COUNTER60[1]     0.540       159.079
U409_TICK.COUNTER50[3]     CLK6          SB_DFF     Q       COUNTER50[3]     0.540       159.080
U409_TICK.COUNTER60[4]     CLK6          SB_DFF     Q       COUNTER60[4]     0.540       159.080
U409_TICK.COUNTER50[5]     CLK6          SB_DFF     Q       COUNTER50[5]     0.540       159.101
U409_TICK.COUNTER60[5]     CLK6          SB_DFF     Q       COUNTER60[5]     0.540       159.101
U409_TICK.COUNTER50[2]     CLK6          SB_DFF     Q       COUNTER50[2]     0.540       159.143
U409_TICK.COUNTER60[2]     CLK6          SB_DFF     Q       COUNTER60[2]     0.540       159.143
================================================================================================


Ending Points with Worst Slack
******************************

                            Starting                                             Required            
Instance                    Reference     Type       Pin     Net                 Time         Slack  
                            Clock                                                                    
-----------------------------------------------------------------------------------------------------
U409_TICK.TICK50            CLK6          SB_DFF     D       TICK50              166.562      159.030
U409_TICK.TICK60            CLK6          SB_DFF     D       TICK60              166.562      159.030
U409_TICK.COUNTER50[0]      CLK6          SB_DFF     D       COUNTER50_3[0]      166.562      159.059
U409_TICK.COUNTER50[5]      CLK6          SB_DFF     D       COUNTER50_3[5]      166.562      159.059
U409_TICK.COUNTER50[6]      CLK6          SB_DFF     D       COUNTER50_3[6]      166.562      159.059
U409_TICK.COUNTER50[9]      CLK6          SB_DFF     D       COUNTER50_3[9]      166.562      159.059
U409_TICK.COUNTER50[11]     CLK6          SB_DFF     D       COUNTER50_3[11]     166.562      159.059
U409_TICK.COUNTER50[13]     CLK6          SB_DFF     D       COUNTER50_3[13]     166.562      159.059
U409_TICK.COUNTER50[14]     CLK6          SB_DFF     D       COUNTER50_3[14]     166.562      159.059
U409_TICK.COUNTER50[15]     CLK6          SB_DFF     D       COUNTER50_3[15]     166.562      159.059
=====================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      166.667
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         166.562

    - Propagation time:                      7.531
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 159.030

    Number of logic level(s):                3
    Starting point:                          U409_TICK.COUNTER50[0] / Q
    Ending point:                            U409_TICK.TICK50 / D
    The start point is clocked by            CLK6 [rising] on pin C
    The end   point is clocked by            CLK6 [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U409_TICK.COUNTER50[0]               SB_DFF      Q        Out     0.540     0.540       -         
COUNTER50[0]                         Net         -        -       1.599     -           4         
U409_TICK.COUNTER50_RNID6CP[3]       SB_LUT4     I0       In      -         2.139       -         
U409_TICK.COUNTER50_RNID6CP[3]       SB_LUT4     O        Out     0.449     2.588       -         
TICK503_8                            Net         -        -       1.371     -           1         
U409_TICK.COUNTER50_RNITU182[10]     SB_LUT4     I2       In      -         3.959       -         
U409_TICK.COUNTER50_RNITU182[10]     SB_LUT4     O        Out     0.379     4.338       -         
TICK503_14                           Net         -        -       1.371     -           9         
U409_TICK.TICK50_RNO                 SB_LUT4     I3       In      -         5.708       -         
U409_TICK.TICK50_RNO                 SB_LUT4     O        Out     0.316     6.024       -         
TICK50                               Net         -        -       1.507     -           1         
U409_TICK.TICK50                     SB_DFF      D        In      -         7.531       -         
==================================================================================================
Total path delay (propagation time + setup) of 7.636 is 1.788(23.4%) logic and 5.848(76.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: CLK28_IN
====================================



Starting Points with Worst Slack
********************************

                              Starting                                              Arrival           
Instance                      Reference     Type       Pin     Net                  Time        Slack 
                              Clock                                                                   
------------------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[2]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[2]     0.540       27.147
U409_CIA.CIA_CLK_COUNT[4]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[4]     0.540       27.196
U409_CIA.CIA_CLK_COUNT[1]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[1]     0.540       27.217
U409_CIA.CIA_CLK_COUNT[5]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[5]     0.540       27.217
U409_CIA.CIA_CLK_COUNT[0]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[0]     0.540       28.862
U409_CIA.CIA_CLK_COUNT[3]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[3]     0.540       29.011
U409_CIA.CIA_ENABLE           CLK28_IN      SB_DFF     Q       CIA_ENABLEm          0.540       30.716
U409_CIA.CLKCIA               CLK28_IN      SB_DFF     Q       CLKCIA_c             0.540       30.716
======================================================================================================


Ending Points with Worst Slack
******************************

                              Starting                                                  Required           
Instance                      Reference     Type       Pin     Net                      Time         Slack 
                              Clock                                                                        
-----------------------------------------------------------------------------------------------------------
U409_CIA.CLKCIA               CLK28_IN      SB_DFF     D       CLKCIA_0                 34.811       27.147
U409_CIA.CIA_ENABLE           CLK28_IN      SB_DFF     D       CIA_ENABLE_0             34.811       27.210
U409_CIA.CIA_CLK_COUNT[5]     CLK28_IN      SB_DFF     D       CIA_CLK_COUNT_3[5]       34.811       28.730
U409_CIA.CIA_CLK_COUNT[3]     CLK28_IN      SB_DFF     D       CIA_CLK_COUNT_3[3]       34.811       29.058
U409_CIA.CIA_CLK_COUNT[4]     CLK28_IN      SB_DFF     D       CIA_CLK_COUNT_RNO[4]     34.811       30.691
U409_CIA.CIA_CLK_COUNT[0]     CLK28_IN      SB_DFF     D       CIA_CLK_COUNT_i[0]       34.811       30.716
U409_CIA.CIA_CLK_COUNT[1]     CLK28_IN      SB_DFF     D       CIA_CLK_COUNT_RNO[1]     34.811       30.765
U409_CIA.CIA_CLK_COUNT[2]     CLK28_IN      SB_DFF     D       CIA_CLK_COUNT_RNO[2]     34.811       30.765
===========================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      34.916
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         34.811

    - Propagation time:                      7.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     27.147

    Number of logic level(s):                3
    Starting point:                          U409_CIA.CIA_CLK_COUNT[2] / Q
    Ending point:                            U409_CIA.CLKCIA / D
    The start point is clocked by            CLK28_IN [rising] on pin C
    The end   point is clocked by            CLK28_IN [rising] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                   Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[2]              SB_DFF      Q        Out     0.540     0.540       -         
CIA_CLK_COUNT[2]                       Net         -        -       1.599     -           5         
U409_CIA.CIA_CLK_COUNT_RNIH7921[5]     SB_LUT4     I0       In      -         2.139       -         
U409_CIA.CIA_CLK_COUNT_RNIH7921[5]     SB_LUT4     O        Out     0.449     2.588       -         
N_3_0                                  Net         -        -       1.371     -           2         
U409_CIA.CLKCIA_RNO_0                  SB_LUT4     I0       In      -         3.959       -         
U409_CIA.CLKCIA_RNO_0                  SB_LUT4     O        Out     0.449     4.408       -         
CLKCIA8                                Net         -        -       1.371     -           1         
U409_CIA.CLKCIA_RNO                    SB_LUT4     I2       In      -         5.779       -         
U409_CIA.CLKCIA_RNO                    SB_LUT4     O        Out     0.379     6.157       -         
CLKCIA_0                               Net         -        -       1.507     -           1         
U409_CIA.CLKCIA                        SB_DFF      D        In      -         7.664       -         
====================================================================================================
Total path delay (propagation time + setup) of 7.770 is 1.922(24.7%) logic and 5.848(75.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

---------------------------------------
Resource Usage Report for U409_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             3 uses
SB_CARRY        34 uses
SB_DFF          44 uses
VCC             3 uses
SB_LUT4         93 uses

I/O ports: 52
I/O primitives: 33
SB_GB_IO       2 uses
SB_IO          31 uses

I/O Register bits:                  0
Register bits not including I/Os:   44 (1%)
Total load per clock:
   CLK6: 1
   CLK28_IN: 1

@S |Mapping Summary:
Total  LUTs: 93 (2%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 93 = 93 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Nov 26 19:14:01 2024

###########################################################]


Synthesis exit by 0.
Current Implementation U409_icecube_Implmnt its sbt path: D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.edf " "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist" "-pTQ144" "-yD:/AmigaPCI/U409/U409.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.edf...
Parsing constraint file: D:/AmigaPCI/U409/U409.pcf ...
start to read sdc/scf file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.scf
sdc_reader OK D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.scf
Stored edif netlist at D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP...
Warning: The terminal TACKn_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: U409_TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --outdir "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP --outdir D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP
SDC file             - D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	93
    Number of DFFs      	:	44
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	34
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	31
    Number of GBIOs     	:	2
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	1
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[8], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[1], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[11], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[3], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for TSn, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[5], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[15], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[6], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for CLK40_IN, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[14], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[7], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for LBENn, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for TT0, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for TT1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[9], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[2], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[10], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[4], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for RnW, as it is not connected to any PAD
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	94
    Number of DFFs      	:	44
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	34

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	27
        LUT, DFF and CARRY	:	17
    Combinational LogicCells
        Only LUT         	:	36
        CARRY Only       	:	3
        LUT with CARRY   	:	14
    LogicCells                  :	97/3520
    PLBs                        :	13/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	33/107
    PLLs                        :	0/2


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 11.6 (sec)

Final Design Statistics
    Number of LUTs      	:	94
    Number of DFFs      	:	44
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	34
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	31
    Number of GBIOs     	:	2
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	97/3520
    PLBs                        :	24/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	33/107
    PLLs                        :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 3
Clock: CLK28_IN | Frequency: 281.73 MHz | Target: 28.64 MHz
Clock: CLK40_IN | Frequency: N/A | Target: 40.00 MHz
Clock: CLK6 | Frequency: 187.96 MHz | Target: 6.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 12.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --package TQ144 --outdir "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 457
used logic cells: 97
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --package TQ144 --outdir "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 457
used logic cells: 97
Translating sdc file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc...
Translated sdc file is D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc" --outdir "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\router" --sdf_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc --outdir D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\router --sdf_file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design U409_TOP
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Read device time: 8
I1209: Started routing
I1223: Total Nets : 160 
I1212: Iteration  1 :    31 unrouted : 0 seconds
I1212: Iteration  2 :     4 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design U409_TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 9 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.v" --vhdl "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/sbt/outputs/simulation_netlist\U409_TOP_sbt.vhd" --lib "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc" --out-sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\netlister\U409_TOP_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.v
Writing D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/sbt/outputs/simulation_netlist\U409_TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\netlister\U409_TOP_sbt.sdc" --sdf-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.sdf" --report-file "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\timer\U409_TOP_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\netlister\U409_TOP_sbt.sdc --sdf-file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.sdf --report-file D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\timer\U409_TOP_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --design "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --device_name iCE40HX4K --package TQ144 --outdir "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U409_icecube_syn.prj" -log "U409_icecube_Implmnt/U409_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U409_icecube_Implmnt/U409_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Tue Nov 26 19:16:02 2024

#Implementation: U409_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v" (library work)
@I::"D:\AmigaPCI\U409\U409_CIA.v" (library work)
@I::"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TICK.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TOP.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v" (library work)
Verilog syntax check successful!
File D:\AmigaPCI\U409\U409_TRANSFER_ACK.v changed - recompiling
Selecting top level module U409_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":698:7:698:19|Synthesizing module SB_PLL40_CORE in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":40:7:40:23|Synthesizing module U409_TRANSFER_ACK in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v":35:7:35:23|Synthesizing module U409_DATA_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":39:7:39:25|Synthesizing module U409_ADDRESS_DECODE in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TICK.v":35:7:35:15|Synthesizing module U409_TICK in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_CIA.v":35:7:35:14|Synthesizing module U409_CIA in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Synthesizing module U409_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":83:2:83:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":83:2:83:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":83:2:83:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":83:2:83:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":83:2:83:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CL159 :"D:\AmigaPCI\U409\U409_TOP.v":38:54:38:56|Input RnW is unused.
@W: CL246 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":43:17:43:17|Input port bits 15 to 14 of A[31:1] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":43:17:43:17|Input port bits 11 to 1 of A[31:1] are unused. Assign logic for all port bits or change the input port size.
@N: CL201 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":57:0:57:5|Trying to extract state machine for register ROM_TACK_COUNTER.
Extracted state machine for register ROM_TACK_COUNTER
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
@N: CL159 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":42:44:42:53|Input CIA_ENABLE is unused.
@N: CL159 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":42:56:42:61|Input CLKCIA is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 26 19:16:03 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 26 19:16:03 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 26 19:16:03 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\synwork\U409_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 26 19:16:04 2024

###########################################################]
Pre-mapping Report

# Tue Nov 26 19:16:04 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U409\U409_TOP.sdc
@L: D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U409_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                            Requested     Requested     Clock                       Clock                Clock
Clock                            Frequency     Period        Type                        Group                Load 
-------------------------------------------------------------------------------------------------------------------
CLK6                             6.0 MHz       166.667       declared                    default_clkgroup     36   
CLK28_IN                         28.6 MHz      34.916        declared                    default_clkgroup     8    
CLK40_IN                         40.0 MHz      25.000        declared                    default_clkgroup     5    
U409_TOP|CLK80_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     6    
===================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine ROM_TACK_COUNTER[3:0] (in view: work.U409_TRANSFER_ACK(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"d:\amigapci\u409\u409_transfer_ack.v":57:0:57:5|There are no possible illegal states for state machine ROM_TACK_COUNTER[3:0] (in view: work.U409_TRANSFER_ACK(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Nov 26 19:16:04 2024

###########################################################]
Map & Optimize Report

# Tue Nov 26 19:16:05 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            CLK6
            CLK28_IN


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine ROM_TACK_COUNTER[3:0] (in view: work.U409_TRANSFER_ACK(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"d:\amigapci\u409\u409_transfer_ack.v":57:0:57:5|There are no possible illegal states for state machine ROM_TACK_COUNTER[3:0] (in view: work.U409_TRANSFER_ACK(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    10.18ns		 101 /        48
@N: FX1016 :"d:\amigapci\u409\u409_top.v":38:20:38:23|SB_GB_IO inserted on the port CLK6.
@N: FX1016 :"d:\amigapci\u409\u409_top.v":38:26:38:33|SB_GB_IO inserted on the port CLK28_IN.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

2 non-gated/non-generated clock tree(s) driving 44 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 4 clock pin(s) of sequential element(s)
0 instances converted, 4 sequential instances remain driven by gated/generated clocks

================================= Non-Gated/Non-Generated Clocks =================================
Clock Tree ID     Driving Element         Drive Element Type     Fanout     Sample Instance       
--------------------------------------------------------------------------------------------------
@K:CKID0002       CLK6_ibuf_gb_io         SB_GB_IO               36         U409_TICK.COUNTER50[5]
@K:CKID0003       CLK28_IN_ibuf_gb_io     SB_GB_IO               8          U409_CIA.CLKCIA       
==================================================================================================
======================================================================================================= Gated/Generated Clocks =======================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                 Explanation                                                                                                                   
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       pll                 SB_PLL40_CORE          4          U409_TRANSFER_ACK.TACK_EN_i     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
======================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\synwork\U409_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 135MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock CLK6 with period 166.67ns 
@N: MT615 |Found clock CLK28_IN with period 34.92ns 
@N: MT615 |Found clock U409_TOP|CLK80_derived_clock with period 12.50ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Tue Nov 26 19:16:05 2024
#


Top view:               U409_TOP
Requested Frequency:    6.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U409\U409_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 8.349

                                 Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type                        Group           
-------------------------------------------------------------------------------------------------------------------------------------------------
CLK6                             6.0 MHz       131.0 MHz     166.667       7.636         159.030     declared                    default_clkgroup
CLK28_IN                         28.6 MHz      128.7 MHz     34.916        7.769         27.147      declared                    default_clkgroup
CLK40_IN                         40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U409_TOP|CLK80_derived_clock     80.0 MHz      240.9 MHz     12.500        4.151         8.349       derived (from CLK40_IN)     default_clkgroup
=================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                      |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------------------------------------------------
CLK6                          CLK6                          |  166.667     159.030  |  No paths    -      |  No paths    -      |  No paths    -    
CLK28_IN                      CLK28_IN                      |  34.916      27.147   |  No paths    -      |  No paths    -      |  No paths    -    
U409_TOP|CLK80_derived_clock  U409_TOP|CLK80_derived_clock  |  12.500      8.349    |  No paths    -      |  No paths    -      |  No paths    -    
====================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: CLK6
====================================



Starting Points with Worst Slack
********************************

                           Starting                                          Arrival            
Instance                   Reference     Type       Pin     Net              Time        Slack  
                           Clock                                                                
------------------------------------------------------------------------------------------------
U409_TICK.COUNTER50[0]     CLK6          SB_DFF     Q       COUNTER50[0]     0.540       159.030
U409_TICK.COUNTER60[0]     CLK6          SB_DFF     Q       COUNTER60[0]     0.540       159.030
U409_TICK.COUNTER50[1]     CLK6          SB_DFF     Q       COUNTER50[1]     0.540       159.079
U409_TICK.COUNTER60[1]     CLK6          SB_DFF     Q       COUNTER60[1]     0.540       159.079
U409_TICK.COUNTER50[3]     CLK6          SB_DFF     Q       COUNTER50[3]     0.540       159.080
U409_TICK.COUNTER60[4]     CLK6          SB_DFF     Q       COUNTER60[4]     0.540       159.080
U409_TICK.COUNTER50[5]     CLK6          SB_DFF     Q       COUNTER50[5]     0.540       159.101
U409_TICK.COUNTER60[5]     CLK6          SB_DFF     Q       COUNTER60[5]     0.540       159.101
U409_TICK.COUNTER50[2]     CLK6          SB_DFF     Q       COUNTER50[2]     0.540       159.143
U409_TICK.COUNTER60[2]     CLK6          SB_DFF     Q       COUNTER60[2]     0.540       159.143
================================================================================================


Ending Points with Worst Slack
******************************

                            Starting                                             Required            
Instance                    Reference     Type       Pin     Net                 Time         Slack  
                            Clock                                                                    
-----------------------------------------------------------------------------------------------------
U409_TICK.TICK50            CLK6          SB_DFF     D       TICK50              166.562      159.030
U409_TICK.TICK60            CLK6          SB_DFF     D       TICK60              166.562      159.030
U409_TICK.COUNTER50[0]      CLK6          SB_DFF     D       COUNTER50_3[0]      166.562      159.059
U409_TICK.COUNTER50[5]      CLK6          SB_DFF     D       COUNTER50_3[5]      166.562      159.059
U409_TICK.COUNTER50[6]      CLK6          SB_DFF     D       COUNTER50_3[6]      166.562      159.059
U409_TICK.COUNTER50[9]      CLK6          SB_DFF     D       COUNTER50_3[9]      166.562      159.059
U409_TICK.COUNTER50[11]     CLK6          SB_DFF     D       COUNTER50_3[11]     166.562      159.059
U409_TICK.COUNTER50[13]     CLK6          SB_DFF     D       COUNTER50_3[13]     166.562      159.059
U409_TICK.COUNTER50[14]     CLK6          SB_DFF     D       COUNTER50_3[14]     166.562      159.059
U409_TICK.COUNTER50[15]     CLK6          SB_DFF     D       COUNTER50_3[15]     166.562      159.059
=====================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      166.667
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         166.562

    - Propagation time:                      7.531
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 159.030

    Number of logic level(s):                3
    Starting point:                          U409_TICK.COUNTER50[0] / Q
    Ending point:                            U409_TICK.TICK50 / D
    The start point is clocked by            CLK6 [rising] on pin C
    The end   point is clocked by            CLK6 [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U409_TICK.COUNTER50[0]               SB_DFF      Q        Out     0.540     0.540       -         
COUNTER50[0]                         Net         -        -       1.599     -           4         
U409_TICK.COUNTER50_RNID6CP[3]       SB_LUT4     I0       In      -         2.139       -         
U409_TICK.COUNTER50_RNID6CP[3]       SB_LUT4     O        Out     0.449     2.588       -         
TICK503_8                            Net         -        -       1.371     -           1         
U409_TICK.COUNTER50_RNITU182[10]     SB_LUT4     I2       In      -         3.959       -         
U409_TICK.COUNTER50_RNITU182[10]     SB_LUT4     O        Out     0.379     4.338       -         
TICK503_14                           Net         -        -       1.371     -           9         
U409_TICK.TICK50_RNO                 SB_LUT4     I3       In      -         5.708       -         
U409_TICK.TICK50_RNO                 SB_LUT4     O        Out     0.316     6.024       -         
TICK50                               Net         -        -       1.507     -           1         
U409_TICK.TICK50                     SB_DFF      D        In      -         7.531       -         
==================================================================================================
Total path delay (propagation time + setup) of 7.636 is 1.788(23.4%) logic and 5.848(76.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: CLK28_IN
====================================



Starting Points with Worst Slack
********************************

                              Starting                                              Arrival           
Instance                      Reference     Type       Pin     Net                  Time        Slack 
                              Clock                                                                   
------------------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[2]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[2]     0.540       27.147
U409_CIA.CIA_CLK_COUNT[4]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[4]     0.540       27.196
U409_CIA.CIA_CLK_COUNT[1]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[1]     0.540       27.217
U409_CIA.CIA_CLK_COUNT[5]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[5]     0.540       27.217
U409_CIA.CIA_CLK_COUNT[0]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[0]     0.540       28.862
U409_CIA.CIA_CLK_COUNT[3]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[3]     0.540       29.011
U409_CIA.CIA_ENABLE           CLK28_IN      SB_DFF     Q       CIA_ENABLEm          0.540       30.716
U409_CIA.CLKCIA               CLK28_IN      SB_DFF     Q       CLKCIA_c             0.540       30.716
======================================================================================================


Ending Points with Worst Slack
******************************

                              Starting                                                  Required           
Instance                      Reference     Type       Pin     Net                      Time         Slack 
                              Clock                                                                        
-----------------------------------------------------------------------------------------------------------
U409_CIA.CLKCIA               CLK28_IN      SB_DFF     D       CLKCIA_0                 34.811       27.147
U409_CIA.CIA_ENABLE           CLK28_IN      SB_DFF     D       CIA_ENABLE_0             34.811       27.210
U409_CIA.CIA_CLK_COUNT[5]     CLK28_IN      SB_DFF     D       CIA_CLK_COUNT_3[5]       34.811       28.730
U409_CIA.CIA_CLK_COUNT[3]     CLK28_IN      SB_DFF     D       CIA_CLK_COUNT_3[3]       34.811       29.058
U409_CIA.CIA_CLK_COUNT[4]     CLK28_IN      SB_DFF     D       CIA_CLK_COUNT_RNO[4]     34.811       30.691
U409_CIA.CIA_CLK_COUNT[0]     CLK28_IN      SB_DFF     D       CIA_CLK_COUNT_i[0]       34.811       30.716
U409_CIA.CIA_CLK_COUNT[1]     CLK28_IN      SB_DFF     D       CIA_CLK_COUNT_RNO[1]     34.811       30.765
U409_CIA.CIA_CLK_COUNT[2]     CLK28_IN      SB_DFF     D       CIA_CLK_COUNT_RNO[2]     34.811       30.765
===========================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      34.916
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         34.811

    - Propagation time:                      7.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 27.147

    Number of logic level(s):                3
    Starting point:                          U409_CIA.CIA_CLK_COUNT[2] / Q
    Ending point:                            U409_CIA.CLKCIA / D
    The start point is clocked by            CLK28_IN [rising] on pin C
    The end   point is clocked by            CLK28_IN [rising] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                   Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[2]              SB_DFF      Q        Out     0.540     0.540       -         
CIA_CLK_COUNT[2]                       Net         -        -       1.599     -           5         
U409_CIA.CIA_CLK_COUNT_RNIH7921[5]     SB_LUT4     I0       In      -         2.139       -         
U409_CIA.CIA_CLK_COUNT_RNIH7921[5]     SB_LUT4     O        Out     0.449     2.588       -         
N_3_0                                  Net         -        -       1.371     -           2         
U409_CIA.CLKCIA_RNO_0                  SB_LUT4     I0       In      -         3.959       -         
U409_CIA.CLKCIA_RNO_0                  SB_LUT4     O        Out     0.449     4.408       -         
CLKCIA8                                Net         -        -       1.371     -           1         
U409_CIA.CLKCIA_RNO                    SB_LUT4     I2       In      -         5.779       -         
U409_CIA.CLKCIA_RNO                    SB_LUT4     O        Out     0.379     6.157       -         
CLKCIA_0                               Net         -        -       1.507     -           1         
U409_CIA.CLKCIA                        SB_DFF      D        In      -         7.664       -         
====================================================================================================
Total path delay (propagation time + setup) of 7.770 is 1.922(24.7%) logic and 5.848(75.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: U409_TOP|CLK80_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                          Starting                                                                    Arrival          
Instance                                  Reference                        Type       Pin     Net                     Time        Slack
                                          Clock                                                                                        
---------------------------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.ROM_TACK_COUNTER[0]     U409_TOP|CLK80_derived_clock     SB_DFF     Q       ROM_TACK_COUNTER[0]     0.540       8.349
U409_TRANSFER_ACK.TACK_OUTn               U409_TOP|CLK80_derived_clock     SB_DFF     Q       TACK_OUTn               0.540       8.349
U409_TRANSFER_ACK.ROM_TACK_COUNTER[1]     U409_TOP|CLK80_derived_clock     SB_DFF     Q       ROM_TACK_COUNTER[1]     0.540       8.370
=======================================================================================================================================


Ending Points with Worst Slack
******************************

                                          Starting                                                                         Required          
Instance                                  Reference                        Type        Pin     Net                         Time         Slack
                                          Clock                                                                                              
---------------------------------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.ROM_TACK_COUNTER[1]     U409_TOP|CLK80_derived_clock     SB_DFF      D       ROM_TACK_COUNTER_nss[1]     12.395       8.349
U409_TRANSFER_ACK.TACK_EN_i               U409_TOP|CLK80_derived_clock     SB_DFFE     D       RESETn_c_i_set              12.395       8.349
U409_TRANSFER_ACK.TACK_OUTn               U409_TOP|CLK80_derived_clock     SB_DFF      D       TACK_OUTn_0                 12.395       8.349
=============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      4.046
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     8.349

    Number of logic level(s):                1
    Starting point:                          U409_TRANSFER_ACK.ROM_TACK_COUNTER[0] / Q
    Ending point:                            U409_TRANSFER_ACK.ROM_TACK_COUNTER[1] / D
    The start point is clocked by            U409_TOP|CLK80_derived_clock [rising] on pin C
    The end   point is clocked by            U409_TOP|CLK80_derived_clock [rising] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                          Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.ROM_TACK_COUNTER[0]         SB_DFF      Q        Out     0.540     0.540       -         
ROM_TACK_COUNTER[0]                           Net         -        -       1.599     -           5         
U409_TRANSFER_ACK.ROM_TACK_COUNTER_RNO[1]     SB_LUT4     I1       In      -         2.139       -         
U409_TRANSFER_ACK.ROM_TACK_COUNTER_RNO[1]     SB_LUT4     O        Out     0.400     2.539       -         
ROM_TACK_COUNTER_nss[1]                       Net         -        -       1.507     -           1         
U409_TRANSFER_ACK.ROM_TACK_COUNTER[1]         SB_DFF      D        In      -         4.046       -         
===========================================================================================================
Total path delay (propagation time + setup) of 4.151 is 1.045(25.2%) logic and 3.106(74.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

---------------------------------------
Resource Usage Report for U409_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             4 uses
SB_CARRY        34 uses
SB_DFF          47 uses
SB_DFFE         1 use
SB_PLL40_CORE   1 use
VCC             4 uses
SB_LUT4         101 uses

I/O ports: 52
I/O primitives: 35
SB_GB_IO       2 uses
SB_IO          33 uses

I/O Register bits:                  0
Register bits not including I/Os:   48 (1%)
Total load per clock:
   CLK40_IN: 1
   CLK6: 1
   CLK28_IN: 1
   U409_TOP|CLK80_derived_clock: 4

@S |Mapping Summary:
Total  LUTs: 101 (2%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 101 = 101 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Nov 26 19:16:06 2024

###########################################################]


Synthesis exit by 0.
Current Implementation U409_icecube_Implmnt its sbt path: D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.edf " "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist" "-pTQ144" "-yD:/AmigaPCI/U409/U409.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.edf...
Parsing constraint file: D:/AmigaPCI/U409/U409.pcf ...
start to read sdc/scf file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.scf
sdc_reader OK D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.scf
Stored edif netlist at D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP...

write Timing Constraint to D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: U409_TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --outdir "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP --outdir D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP
SDC file             - D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	101
    Number of DFFs      	:	48
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	34
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	33
    Number of GBIOs     	:	2
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	1
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2715: Warning for set_io Constraint: Ignoring pin assignment for A[8], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[1], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[11], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[3], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[5], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[15], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[6], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[14], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[7], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for LBENn, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for TT0, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for TT1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[9], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[2], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[10], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[4], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for RnW, as it is not connected to any PAD

Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	103
    Number of DFFs      	:	48
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	34

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	31
        LUT, DFF and CARRY	:	17
    Combinational LogicCells
        Only LUT         	:	41
        CARRY Only       	:	3
        LUT with CARRY   	:	14
    LogicCells                  :	106/3520
    PLBs                        :	15/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	35/107
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 13.2 (sec)

Final Design Statistics
    Number of LUTs      	:	103
    Number of DFFs      	:	48
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	34
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	33
    Number of GBIOs     	:	2
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	106/3520
    PLBs                        :	30/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	35/107
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 5
Clock: CLK28_IN | Frequency: 281.73 MHz | Target: 28.64 MHz
Clock: CLK40_IN | Frequency: N/A | Target: 40.00 MHz
Clock: CLK6 | Frequency: 188.09 MHz | Target: 6.00 MHz
Clock: pll/PLLOUTCORE | Frequency: N/A | Target: 80.00 MHz
Clock: pll/PLLOUTGLOBAL | Frequency: 386.94 MHz | Target: 80.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 14.2 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --package TQ144 --outdir "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 524
used logic cells: 106
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --package TQ144 --outdir "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 524
used logic cells: 106
Translating sdc file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc...
Translated sdc file is D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc
oaInterface::GetInstName pInst NULL
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc" --outdir "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\router" --sdf_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc --outdir D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\router --sdf_file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design U409_TOP
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Info-1404: Inferred PLL generated clock at pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBAL
Read device time: 7
I1209: Started routing
I1223: Total Nets : 171 
I1212: Iteration  1 :    23 unrouted : 0 seconds
I1212: Iteration  2 :     3 unrouted : 1 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design U409_TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 9 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.v" --vhdl "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/sbt/outputs/simulation_netlist\U409_TOP_sbt.vhd" --lib "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc" --out-sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\netlister\U409_TOP_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.v
Writing D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/sbt/outputs/simulation_netlist\U409_TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\netlister\U409_TOP_sbt.sdc" --sdf-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.sdf" --report-file "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\timer\U409_TOP_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\netlister\U409_TOP_sbt.sdc --sdf-file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.sdf --report-file D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\timer\U409_TOP_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBAL
Info-1404: Inferred PLL generated clock at pll/PLLOUTCORE
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK40_IN_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --design "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --device_name iCE40HX4K --package TQ144 --outdir "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U409_icecube_syn.prj" -log "U409_icecube_Implmnt/U409_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U409_icecube_Implmnt/U409_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Tue Nov 26 19:20:45 2024

#Implementation: U409_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v" (library work)
@I::"D:\AmigaPCI\U409\U409_CIA.v" (library work)
@I::"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TICK.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TOP.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v" (library work)
@W: CG289 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":79:32:79:37|Specified digits overflow the number's size
Verilog syntax check successful!
File D:\AmigaPCI\U409\U409_TRANSFER_ACK.v changed - recompiling
Selecting top level module U409_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":698:7:698:19|Synthesizing module SB_PLL40_CORE in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":40:7:40:23|Synthesizing module U409_TRANSFER_ACK in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v":35:7:35:23|Synthesizing module U409_DATA_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":39:7:39:25|Synthesizing module U409_ADDRESS_DECODE in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TICK.v":35:7:35:15|Synthesizing module U409_TICK in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_CIA.v":35:7:35:14|Synthesizing module U409_CIA in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Synthesizing module U409_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":83:2:83:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":83:2:83:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":83:2:83:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":83:2:83:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":83:2:83:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CL159 :"D:\AmigaPCI\U409\U409_TOP.v":38:54:38:56|Input RnW is unused.
@W: CL246 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":43:17:43:17|Input port bits 15 to 14 of A[31:1] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":43:17:43:17|Input port bits 11 to 1 of A[31:1] are unused. Assign logic for all port bits or change the input port size.
@N: CL201 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":57:0:57:5|Trying to extract state machine for register ROM_TACK_COUNTER.
Extracted state machine for register ROM_TACK_COUNTER
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL189 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":57:0:57:5|Register bit TACK_OUTn is always 0.
@N: CL159 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":42:44:42:53|Input CIA_ENABLE is unused.
@N: CL159 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":42:56:42:61|Input CLKCIA is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 26 19:20:45 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 26 19:20:45 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 26 19:20:45 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\synwork\U409_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 26 19:20:46 2024

###########################################################]
Pre-mapping Report

# Tue Nov 26 19:20:46 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U409\U409_TOP.sdc
@L: D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U409_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                            Requested     Requested     Clock                       Clock                Clock
Clock                            Frequency     Period        Type                        Group                Load 
-------------------------------------------------------------------------------------------------------------------
CLK6                             6.0 MHz       166.667       declared                    default_clkgroup     36   
CLK28_IN                         28.6 MHz      34.916        declared                    default_clkgroup     8    
CLK40_IN                         40.0 MHz      25.000        declared                    default_clkgroup     5    
U409_TOP|CLK80_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     5    
===================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine ROM_TACK_COUNTER[3:0] (in view: work.U409_TRANSFER_ACK(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u409\u409_transfer_ack.v":57:0:57:5|There are no possible illegal states for state machine ROM_TACK_COUNTER[3:0] (in view: work.U409_TRANSFER_ACK(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Nov 26 19:20:47 2024

###########################################################]
Map & Optimize Report

# Tue Nov 26 19:20:47 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            CLK6
            CLK28_IN


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine ROM_TACK_COUNTER[3:0] (in view: work.U409_TRANSFER_ACK(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u409\u409_transfer_ack.v":57:0:57:5|There are no possible illegal states for state machine ROM_TACK_COUNTER[3:0] (in view: work.U409_TRANSFER_ACK(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    10.18ns		 101 /        47
@N: FX1016 :"d:\amigapci\u409\u409_top.v":38:20:38:23|SB_GB_IO inserted on the port CLK6.
@N: FX1016 :"d:\amigapci\u409\u409_top.v":38:26:38:33|SB_GB_IO inserted on the port CLK28_IN.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

2 non-gated/non-generated clock tree(s) driving 44 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 3 clock pin(s) of sequential element(s)
0 instances converted, 3 sequential instances remain driven by gated/generated clocks

================================= Non-Gated/Non-Generated Clocks =================================
Clock Tree ID     Driving Element         Drive Element Type     Fanout     Sample Instance       
--------------------------------------------------------------------------------------------------
@K:CKID0002       CLK6_ibuf_gb_io         SB_GB_IO               36         U409_TICK.COUNTER50[5]
@K:CKID0003       CLK28_IN_ibuf_gb_io     SB_GB_IO               8          U409_CIA.CLKCIA       
==================================================================================================
======================================================================================================= Gated/Generated Clocks =======================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                 Explanation                                                                                                                   
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       pll                 SB_PLL40_CORE          3          U409_TRANSFER_ACK.TACK_EN_i     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
======================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\synwork\U409_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 135MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock CLK6 with period 166.67ns 
@N: MT615 |Found clock CLK28_IN with period 34.92ns 
@N: MT615 |Found clock U409_TOP|CLK80_derived_clock with period 12.50ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Tue Nov 26 19:20:48 2024
#


Top view:               U409_TOP
Requested Frequency:    6.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U409\U409_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 8.349

                                 Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type                        Group           
-------------------------------------------------------------------------------------------------------------------------------------------------
CLK6                             6.0 MHz       131.0 MHz     166.667       7.636         159.030     declared                    default_clkgroup
CLK28_IN                         28.6 MHz      128.7 MHz     34.916        7.769         27.147      declared                    default_clkgroup
CLK40_IN                         40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U409_TOP|CLK80_derived_clock     80.0 MHz      240.9 MHz     12.500        4.151         8.349       derived (from CLK40_IN)     default_clkgroup
=================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                      |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------------------------------------------------
CLK6                          CLK6                          |  166.667     159.030  |  No paths    -      |  No paths    -      |  No paths    -    
CLK28_IN                      CLK28_IN                      |  34.916      27.147   |  No paths    -      |  No paths    -      |  No paths    -    
U409_TOP|CLK80_derived_clock  U409_TOP|CLK80_derived_clock  |  12.500      8.349    |  No paths    -      |  No paths    -      |  No paths    -    
====================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: CLK6
====================================



Starting Points with Worst Slack
********************************

                           Starting                                          Arrival            
Instance                   Reference     Type       Pin     Net              Time        Slack  
                           Clock                                                                
------------------------------------------------------------------------------------------------
U409_TICK.COUNTER50[0]     CLK6          SB_DFF     Q       COUNTER50[0]     0.540       159.030
U409_TICK.COUNTER60[0]     CLK6          SB_DFF     Q       COUNTER60[0]     0.540       159.030
U409_TICK.COUNTER50[1]     CLK6          SB_DFF     Q       COUNTER50[1]     0.540       159.079
U409_TICK.COUNTER60[1]     CLK6          SB_DFF     Q       COUNTER60[1]     0.540       159.079
U409_TICK.COUNTER50[3]     CLK6          SB_DFF     Q       COUNTER50[3]     0.540       159.080
U409_TICK.COUNTER60[4]     CLK6          SB_DFF     Q       COUNTER60[4]     0.540       159.080
U409_TICK.COUNTER50[5]     CLK6          SB_DFF     Q       COUNTER50[5]     0.540       159.101
U409_TICK.COUNTER60[5]     CLK6          SB_DFF     Q       COUNTER60[5]     0.540       159.101
U409_TICK.COUNTER50[2]     CLK6          SB_DFF     Q       COUNTER50[2]     0.540       159.143
U409_TICK.COUNTER60[2]     CLK6          SB_DFF     Q       COUNTER60[2]     0.540       159.143
================================================================================================


Ending Points with Worst Slack
******************************

                            Starting                                             Required            
Instance                    Reference     Type       Pin     Net                 Time         Slack  
                            Clock                                                                    
-----------------------------------------------------------------------------------------------------
U409_TICK.TICK50            CLK6          SB_DFF     D       TICK50              166.562      159.030
U409_TICK.TICK60            CLK6          SB_DFF     D       TICK60              166.562      159.030
U409_TICK.COUNTER50[0]      CLK6          SB_DFF     D       COUNTER50_3[0]      166.562      159.059
U409_TICK.COUNTER50[5]      CLK6          SB_DFF     D       COUNTER50_3[5]      166.562      159.059
U409_TICK.COUNTER50[6]      CLK6          SB_DFF     D       COUNTER50_3[6]      166.562      159.059
U409_TICK.COUNTER50[9]      CLK6          SB_DFF     D       COUNTER50_3[9]      166.562      159.059
U409_TICK.COUNTER50[11]     CLK6          SB_DFF     D       COUNTER50_3[11]     166.562      159.059
U409_TICK.COUNTER50[13]     CLK6          SB_DFF     D       COUNTER50_3[13]     166.562      159.059
U409_TICK.COUNTER50[14]     CLK6          SB_DFF     D       COUNTER50_3[14]     166.562      159.059
U409_TICK.COUNTER50[15]     CLK6          SB_DFF     D       COUNTER50_3[15]     166.562      159.059
=====================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      166.667
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         166.562

    - Propagation time:                      7.531
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 159.030

    Number of logic level(s):                3
    Starting point:                          U409_TICK.COUNTER50[0] / Q
    Ending point:                            U409_TICK.TICK50 / D
    The start point is clocked by            CLK6 [rising] on pin C
    The end   point is clocked by            CLK6 [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U409_TICK.COUNTER50[0]               SB_DFF      Q        Out     0.540     0.540       -         
COUNTER50[0]                         Net         -        -       1.599     -           4         
U409_TICK.COUNTER50_RNID6CP[3]       SB_LUT4     I0       In      -         2.139       -         
U409_TICK.COUNTER50_RNID6CP[3]       SB_LUT4     O        Out     0.449     2.588       -         
TICK503_8                            Net         -        -       1.371     -           1         
U409_TICK.COUNTER50_RNITU182[10]     SB_LUT4     I2       In      -         3.959       -         
U409_TICK.COUNTER50_RNITU182[10]     SB_LUT4     O        Out     0.379     4.338       -         
TICK503_14                           Net         -        -       1.371     -           9         
U409_TICK.TICK50_RNO                 SB_LUT4     I3       In      -         5.708       -         
U409_TICK.TICK50_RNO                 SB_LUT4     O        Out     0.316     6.024       -         
TICK50                               Net         -        -       1.507     -           1         
U409_TICK.TICK50                     SB_DFF      D        In      -         7.531       -         
==================================================================================================
Total path delay (propagation time + setup) of 7.636 is 1.788(23.4%) logic and 5.848(76.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: CLK28_IN
====================================



Starting Points with Worst Slack
********************************

                              Starting                                              Arrival           
Instance                      Reference     Type       Pin     Net                  Time        Slack 
                              Clock                                                                   
------------------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[2]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[2]     0.540       27.147
U409_CIA.CIA_CLK_COUNT[4]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[4]     0.540       27.196
U409_CIA.CIA_CLK_COUNT[1]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[1]     0.540       27.217
U409_CIA.CIA_CLK_COUNT[5]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[5]     0.540       27.217
U409_CIA.CIA_CLK_COUNT[0]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[0]     0.540       28.862
U409_CIA.CIA_CLK_COUNT[3]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[3]     0.540       29.011
U409_CIA.CIA_ENABLE           CLK28_IN      SB_DFF     Q       CIA_ENABLEm          0.540       30.716
U409_CIA.CLKCIA               CLK28_IN      SB_DFF     Q       CLKCIA_c             0.540       30.716
======================================================================================================


Ending Points with Worst Slack
******************************

                              Starting                                                  Required           
Instance                      Reference     Type       Pin     Net                      Time         Slack 
                              Clock                                                                        
-----------------------------------------------------------------------------------------------------------
U409_CIA.CLKCIA               CLK28_IN      SB_DFF     D       CLKCIA_0                 34.811       27.147
U409_CIA.CIA_ENABLE           CLK28_IN      SB_DFF     D       CIA_ENABLE_0             34.811       27.210
U409_CIA.CIA_CLK_COUNT[5]     CLK28_IN      SB_DFF     D       CIA_CLK_COUNT_3[5]       34.811       28.730
U409_CIA.CIA_CLK_COUNT[3]     CLK28_IN      SB_DFF     D       CIA_CLK_COUNT_3[3]       34.811       29.058
U409_CIA.CIA_CLK_COUNT[4]     CLK28_IN      SB_DFF     D       CIA_CLK_COUNT_RNO[4]     34.811       30.691
U409_CIA.CIA_CLK_COUNT[0]     CLK28_IN      SB_DFF     D       CIA_CLK_COUNT_i[0]       34.811       30.716
U409_CIA.CIA_CLK_COUNT[1]     CLK28_IN      SB_DFF     D       CIA_CLK_COUNT_RNO[1]     34.811       30.765
U409_CIA.CIA_CLK_COUNT[2]     CLK28_IN      SB_DFF     D       CIA_CLK_COUNT_RNO[2]     34.811       30.765
===========================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      34.916
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         34.811

    - Propagation time:                      7.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 27.147

    Number of logic level(s):                3
    Starting point:                          U409_CIA.CIA_CLK_COUNT[2] / Q
    Ending point:                            U409_CIA.CLKCIA / D
    The start point is clocked by            CLK28_IN [rising] on pin C
    The end   point is clocked by            CLK28_IN [rising] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                   Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[2]              SB_DFF      Q        Out     0.540     0.540       -         
CIA_CLK_COUNT[2]                       Net         -        -       1.599     -           5         
U409_CIA.CIA_CLK_COUNT_RNIH7921[5]     SB_LUT4     I0       In      -         2.139       -         
U409_CIA.CIA_CLK_COUNT_RNIH7921[5]     SB_LUT4     O        Out     0.449     2.588       -         
N_3_0                                  Net         -        -       1.371     -           2         
U409_CIA.CLKCIA_RNO_0                  SB_LUT4     I0       In      -         3.959       -         
U409_CIA.CLKCIA_RNO_0                  SB_LUT4     O        Out     0.449     4.408       -         
CLKCIA8                                Net         -        -       1.371     -           1         
U409_CIA.CLKCIA_RNO                    SB_LUT4     I2       In      -         5.779       -         
U409_CIA.CLKCIA_RNO                    SB_LUT4     O        Out     0.379     6.157       -         
CLKCIA_0                               Net         -        -       1.507     -           1         
U409_CIA.CLKCIA                        SB_DFF      D        In      -         7.664       -         
====================================================================================================
Total path delay (propagation time + setup) of 7.770 is 1.922(24.7%) logic and 5.848(75.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: U409_TOP|CLK80_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                          Starting                                                                      Arrival          
Instance                                  Reference                        Type         Pin     Net                     Time        Slack
                                          Clock                                                                                          
-----------------------------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.ROM_TACK_COUNTER[0]     U409_TOP|CLK80_derived_clock     SB_DFF       Q       ROM_TACK_COUNTER[0]     0.540       8.349
U409_TRANSFER_ACK.ROM_TACK_COUNTER[1]     U409_TOP|CLK80_derived_clock     SB_DFF       Q       ROM_TACK_COUNTER[1]     0.540       8.370
U409_TRANSFER_ACK.TACK_EN_i               U409_TOP|CLK80_derived_clock     SB_DFFSS     Q       TACK_EN_i               0.540       8.433
=========================================================================================================================================


Ending Points with Worst Slack
******************************

                                          Starting                                                                        Required          
Instance                                  Reference                        Type       Pin     Net                         Time         Slack
                                          Clock                                                                                             
--------------------------------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.ROM_TACK_COUNTER[1]     U409_TOP|CLK80_derived_clock     SB_DFF     D       ROM_TACK_COUNTER_nss[1]     12.395       8.349
============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      4.046
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     8.349

    Number of logic level(s):                1
    Starting point:                          U409_TRANSFER_ACK.ROM_TACK_COUNTER[0] / Q
    Ending point:                            U409_TRANSFER_ACK.ROM_TACK_COUNTER[1] / D
    The start point is clocked by            U409_TOP|CLK80_derived_clock [rising] on pin C
    The end   point is clocked by            U409_TOP|CLK80_derived_clock [rising] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                          Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.ROM_TACK_COUNTER[0]         SB_DFF      Q        Out     0.540     0.540       -         
ROM_TACK_COUNTER[0]                           Net         -        -       1.599     -           3         
U409_TRANSFER_ACK.ROM_TACK_COUNTER_RNO[1]     SB_LUT4     I1       In      -         2.139       -         
U409_TRANSFER_ACK.ROM_TACK_COUNTER_RNO[1]     SB_LUT4     O        Out     0.400     2.539       -         
ROM_TACK_COUNTER_nss[1]                       Net         -        -       1.507     -           1         
U409_TRANSFER_ACK.ROM_TACK_COUNTER[1]         SB_DFF      D        In      -         4.046       -         
===========================================================================================================
Total path delay (propagation time + setup) of 4.151 is 1.045(25.2%) logic and 3.106(74.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

---------------------------------------
Resource Usage Report for U409_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             4 uses
SB_CARRY        34 uses
SB_DFF          46 uses
SB_DFFSS        1 use
SB_PLL40_CORE   1 use
VCC             4 uses
SB_LUT4         100 uses

I/O ports: 52
I/O primitives: 35
SB_GB_IO       2 uses
SB_IO          33 uses

I/O Register bits:                  0
Register bits not including I/Os:   47 (1%)
Total load per clock:
   CLK40_IN: 1
   CLK6: 1
   CLK28_IN: 1
   U409_TOP|CLK80_derived_clock: 3

@S |Mapping Summary:
Total  LUTs: 100 (2%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 100 = 100 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Nov 26 19:20:48 2024

###########################################################]


Synthesis exit by 0.
Current Implementation U409_icecube_Implmnt its sbt path: D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.edf " "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist" "-pTQ144" "-yD:/AmigaPCI/U409/U409.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.edf...
Parsing constraint file: D:/AmigaPCI/U409/U409.pcf ...
start to read sdc/scf file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.scf
sdc_reader OK D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.scf
Stored edif netlist at D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP...

write Timing Constraint to D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: U409_TOP

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --outdir "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP --outdir D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP
SDC file             - D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	100
    Number of DFFs      	:	47
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	34
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	33
    Number of GBIOs     	:	2
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	1
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[8], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[1], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[11], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[3], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[5], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[15], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[6], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[14], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[7], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for LBENn, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for TT0, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for TT1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[9], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[2], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[10], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[4], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for RnW, as it is not connected to any PAD
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	102
    Number of DFFs      	:	47
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	34

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	30
        LUT, DFF and CARRY	:	17
    Combinational LogicCells
        Only LUT         	:	41
        CARRY Only       	:	3
        LUT with CARRY   	:	14
    LogicCells                  :	105/3520
    PLBs                        :	14/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	35/107
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 13.0 (sec)

Final Design Statistics
    Number of LUTs      	:	102
    Number of DFFs      	:	47
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	34
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	33
    Number of GBIOs     	:	2
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	105/3520
    PLBs                        :	26/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	35/107
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 5
Clock: CLK28_IN | Frequency: 232.07 MHz | Target: 28.64 MHz
Clock: CLK40_IN | Frequency: N/A | Target: 40.00 MHz
Clock: CLK6 | Frequency: 188.09 MHz | Target: 6.00 MHz
Clock: pll/PLLOUTCORE | Frequency: N/A | Target: 80.00 MHz
Clock: pll/PLLOUTGLOBAL | Frequency: 563.16 MHz | Target: 80.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 13.8 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --package TQ144 --outdir "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 506
used logic cells: 105
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --package TQ144 --outdir "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 506
used logic cells: 105
Translating sdc file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc...
Translated sdc file is D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc
oaInterface::GetInstName pInst NULL
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc" --outdir "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\router" --sdf_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc --outdir D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\router --sdf_file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design U409_TOP
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Info-1404: Inferred PLL generated clock at pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBAL
Read device time: 8
I1209: Started routing
I1223: Total Nets : 172 
I1212: Iteration  1 :    33 unrouted : 1 seconds
I1212: Iteration  2 :     7 unrouted : 0 seconds
I1212: Iteration  3 :     2 unrouted : 0 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design U409_TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 9 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.v" --vhdl "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/sbt/outputs/simulation_netlist\U409_TOP_sbt.vhd" --lib "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc" --out-sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\netlister\U409_TOP_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.v
Writing D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/sbt/outputs/simulation_netlist\U409_TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\netlister\U409_TOP_sbt.sdc" --sdf-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.sdf" --report-file "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\timer\U409_TOP_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\netlister\U409_TOP_sbt.sdc --sdf-file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.sdf --report-file D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\timer\U409_TOP_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBAL
Info-1404: Inferred PLL generated clock at pll/PLLOUTCORE
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK40_IN_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --design "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --device_name iCE40HX4K --package TQ144 --outdir "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U409_icecube_syn.prj" -log "U409_icecube_Implmnt/U409_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U409_icecube_Implmnt/U409_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Tue Nov 26 19:22:45 2024

#Implementation: U409_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v" (library work)
@I::"D:\AmigaPCI\U409\U409_CIA.v" (library work)
@I::"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TICK.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TOP.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v" (library work)
Verilog syntax check successful!
File D:\AmigaPCI\U409\U409_TRANSFER_ACK.v changed - recompiling
Selecting top level module U409_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":698:7:698:19|Synthesizing module SB_PLL40_CORE in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":40:7:40:23|Synthesizing module U409_TRANSFER_ACK in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v":35:7:35:23|Synthesizing module U409_DATA_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":39:7:39:25|Synthesizing module U409_ADDRESS_DECODE in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TICK.v":35:7:35:15|Synthesizing module U409_TICK in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_CIA.v":35:7:35:14|Synthesizing module U409_CIA in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Synthesizing module U409_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":83:2:83:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":83:2:83:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":83:2:83:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":83:2:83:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":83:2:83:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CL159 :"D:\AmigaPCI\U409\U409_TOP.v":38:54:38:56|Input RnW is unused.
@W: CL246 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":43:17:43:17|Input port bits 15 to 14 of A[31:1] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":43:17:43:17|Input port bits 11 to 1 of A[31:1] are unused. Assign logic for all port bits or change the input port size.
@N: CL201 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":57:0:57:5|Trying to extract state machine for register ROM_TACK_COUNTER.
Extracted state machine for register ROM_TACK_COUNTER
State machine has 5 reachable states with original encodings of:
   000
   001
   010
   011
   100
@N: CL159 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":42:44:42:53|Input CIA_ENABLE is unused.
@N: CL159 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":42:56:42:61|Input CLKCIA is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 26 19:22:45 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 26 19:22:45 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 26 19:22:45 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\synwork\U409_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 26 19:22:47 2024

###########################################################]
Pre-mapping Report

# Tue Nov 26 19:22:47 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U409\U409_TOP.sdc
@L: D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U409_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                            Requested     Requested     Clock                       Clock                Clock
Clock                            Frequency     Period        Type                        Group                Load 
-------------------------------------------------------------------------------------------------------------------
CLK6                             6.0 MHz       166.667       declared                    default_clkgroup     36   
CLK28_IN                         28.6 MHz      34.916        declared                    default_clkgroup     8    
CLK40_IN                         40.0 MHz      25.000        declared                    default_clkgroup     6    
U409_TOP|CLK80_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     7    
===================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine ROM_TACK_COUNTER[4:0] (in view: work.U409_TRANSFER_ACK(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Nov 26 19:22:47 2024

###########################################################]
Map & Optimize Report

# Tue Nov 26 19:22:47 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            CLK6
            CLK28_IN


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine ROM_TACK_COUNTER[4:0] (in view: work.U409_TRANSFER_ACK(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     9.43ns		 102 /        51
@N: FX1016 :"d:\amigapci\u409\u409_top.v":38:20:38:23|SB_GB_IO inserted on the port CLK6.
@N: FX1016 :"d:\amigapci\u409\u409_top.v":38:26:38:33|SB_GB_IO inserted on the port CLK28_IN.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

2 non-gated/non-generated clock tree(s) driving 44 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 7 clock pin(s) of sequential element(s)
0 instances converted, 7 sequential instances remain driven by gated/generated clocks

================================= Non-Gated/Non-Generated Clocks =================================
Clock Tree ID     Driving Element         Drive Element Type     Fanout     Sample Instance       
--------------------------------------------------------------------------------------------------
@K:CKID0002       CLK6_ibuf_gb_io         SB_GB_IO               36         U409_TICK.COUNTER50[5]
@K:CKID0003       CLK28_IN_ibuf_gb_io     SB_GB_IO               8          U409_CIA.CLKCIA       
==================================================================================================
======================================================================================================= Gated/Generated Clocks =======================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                 Explanation                                                                                                                   
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       pll                 SB_PLL40_CORE          7          U409_TRANSFER_ACK.TACK_EN_i     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
======================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\synwork\U409_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock CLK6 with period 166.67ns 
@N: MT615 |Found clock CLK28_IN with period 34.92ns 
@N: MT615 |Found clock U409_TOP|CLK80_derived_clock with period 12.50ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Tue Nov 26 19:22:48 2024
#


Top view:               U409_TOP
Requested Frequency:    6.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U409\U409_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 6.550

                                 Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type                        Group           
-------------------------------------------------------------------------------------------------------------------------------------------------
CLK6                             6.0 MHz       131.0 MHz     166.667       7.636         159.030     declared                    default_clkgroup
CLK28_IN                         28.6 MHz      128.7 MHz     34.916        7.769         27.147      declared                    default_clkgroup
CLK40_IN                         40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U409_TOP|CLK80_derived_clock     80.0 MHz      168.1 MHz     12.500        5.950         6.550       derived (from CLK40_IN)     default_clkgroup
=================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                      |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------------------------------------------------
CLK6                          CLK6                          |  166.667     159.030  |  No paths    -      |  No paths    -      |  No paths    -    
CLK28_IN                      CLK28_IN                      |  34.916      27.147   |  No paths    -      |  No paths    -      |  No paths    -    
U409_TOP|CLK80_derived_clock  U409_TOP|CLK80_derived_clock  |  12.500      6.550    |  No paths    -      |  No paths    -      |  No paths    -    
====================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: CLK6
====================================



Starting Points with Worst Slack
********************************

                           Starting                                          Arrival            
Instance                   Reference     Type       Pin     Net              Time        Slack  
                           Clock                                                                
------------------------------------------------------------------------------------------------
U409_TICK.COUNTER50[0]     CLK6          SB_DFF     Q       COUNTER50[0]     0.540       159.030
U409_TICK.COUNTER60[0]     CLK6          SB_DFF     Q       COUNTER60[0]     0.540       159.030
U409_TICK.COUNTER50[1]     CLK6          SB_DFF     Q       COUNTER50[1]     0.540       159.079
U409_TICK.COUNTER60[1]     CLK6          SB_DFF     Q       COUNTER60[1]     0.540       159.079
U409_TICK.COUNTER50[3]     CLK6          SB_DFF     Q       COUNTER50[3]     0.540       159.080
U409_TICK.COUNTER60[4]     CLK6          SB_DFF     Q       COUNTER60[4]     0.540       159.080
U409_TICK.COUNTER50[5]     CLK6          SB_DFF     Q       COUNTER50[5]     0.540       159.101
U409_TICK.COUNTER60[5]     CLK6          SB_DFF     Q       COUNTER60[5]     0.540       159.101
U409_TICK.COUNTER50[2]     CLK6          SB_DFF     Q       COUNTER50[2]     0.540       159.143
U409_TICK.COUNTER60[2]     CLK6          SB_DFF     Q       COUNTER60[2]     0.540       159.143
================================================================================================


Ending Points with Worst Slack
******************************

                            Starting                                             Required            
Instance                    Reference     Type       Pin     Net                 Time         Slack  
                            Clock                                                                    
-----------------------------------------------------------------------------------------------------
U409_TICK.TICK50            CLK6          SB_DFF     D       TICK50              166.562      159.030
U409_TICK.TICK60            CLK6          SB_DFF     D       TICK60              166.562      159.030
U409_TICK.COUNTER50[0]      CLK6          SB_DFF     D       COUNTER50_3[0]      166.562      159.059
U409_TICK.COUNTER50[5]      CLK6          SB_DFF     D       COUNTER50_3[5]      166.562      159.059
U409_TICK.COUNTER50[6]      CLK6          SB_DFF     D       COUNTER50_3[6]      166.562      159.059
U409_TICK.COUNTER50[9]      CLK6          SB_DFF     D       COUNTER50_3[9]      166.562      159.059
U409_TICK.COUNTER50[11]     CLK6          SB_DFF     D       COUNTER50_3[11]     166.562      159.059
U409_TICK.COUNTER50[13]     CLK6          SB_DFF     D       COUNTER50_3[13]     166.562      159.059
U409_TICK.COUNTER50[14]     CLK6          SB_DFF     D       COUNTER50_3[14]     166.562      159.059
U409_TICK.COUNTER50[15]     CLK6          SB_DFF     D       COUNTER50_3[15]     166.562      159.059
=====================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      166.667
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         166.562

    - Propagation time:                      7.531
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 159.030

    Number of logic level(s):                3
    Starting point:                          U409_TICK.COUNTER50[0] / Q
    Ending point:                            U409_TICK.TICK50 / D
    The start point is clocked by            CLK6 [rising] on pin C
    The end   point is clocked by            CLK6 [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U409_TICK.COUNTER50[0]               SB_DFF      Q        Out     0.540     0.540       -         
COUNTER50[0]                         Net         -        -       1.599     -           4         
U409_TICK.COUNTER50_RNID6CP[3]       SB_LUT4     I0       In      -         2.139       -         
U409_TICK.COUNTER50_RNID6CP[3]       SB_LUT4     O        Out     0.449     2.588       -         
TICK503_8                            Net         -        -       1.371     -           1         
U409_TICK.COUNTER50_RNITU182[10]     SB_LUT4     I2       In      -         3.959       -         
U409_TICK.COUNTER50_RNITU182[10]     SB_LUT4     O        Out     0.379     4.338       -         
TICK503_14                           Net         -        -       1.371     -           9         
U409_TICK.TICK50_RNO                 SB_LUT4     I3       In      -         5.708       -         
U409_TICK.TICK50_RNO                 SB_LUT4     O        Out     0.316     6.024       -         
TICK50                               Net         -        -       1.507     -           1         
U409_TICK.TICK50                     SB_DFF      D        In      -         7.531       -         
==================================================================================================
Total path delay (propagation time + setup) of 7.636 is 1.788(23.4%) logic and 5.848(76.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: CLK28_IN
====================================



Starting Points with Worst Slack
********************************

                              Starting                                              Arrival           
Instance                      Reference     Type       Pin     Net                  Time        Slack 
                              Clock                                                                   
------------------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[2]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[2]     0.540       27.147
U409_CIA.CIA_CLK_COUNT[4]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[4]     0.540       27.196
U409_CIA.CIA_CLK_COUNT[1]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[1]     0.540       27.217
U409_CIA.CIA_CLK_COUNT[5]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[5]     0.540       27.217
U409_CIA.CIA_CLK_COUNT[0]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[0]     0.540       28.862
U409_CIA.CIA_CLK_COUNT[3]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[3]     0.540       29.011
U409_CIA.CIA_ENABLE           CLK28_IN      SB_DFF     Q       CIA_ENABLEm          0.540       30.716
U409_CIA.CLKCIA               CLK28_IN      SB_DFF     Q       CLKCIA_c             0.540       30.716
======================================================================================================


Ending Points with Worst Slack
******************************

                              Starting                                                  Required           
Instance                      Reference     Type       Pin     Net                      Time         Slack 
                              Clock                                                                        
-----------------------------------------------------------------------------------------------------------
U409_CIA.CLKCIA               CLK28_IN      SB_DFF     D       CLKCIA_0                 34.811       27.147
U409_CIA.CIA_ENABLE           CLK28_IN      SB_DFF     D       CIA_ENABLE_0             34.811       27.210
U409_CIA.CIA_CLK_COUNT[5]     CLK28_IN      SB_DFF     D       CIA_CLK_COUNT_3[5]       34.811       28.730
U409_CIA.CIA_CLK_COUNT[3]     CLK28_IN      SB_DFF     D       CIA_CLK_COUNT_3[3]       34.811       29.058
U409_CIA.CIA_CLK_COUNT[4]     CLK28_IN      SB_DFF     D       CIA_CLK_COUNT_RNO[4]     34.811       30.691
U409_CIA.CIA_CLK_COUNT[0]     CLK28_IN      SB_DFF     D       CIA_CLK_COUNT_i[0]       34.811       30.716
U409_CIA.CIA_CLK_COUNT[1]     CLK28_IN      SB_DFF     D       CIA_CLK_COUNT_RNO[1]     34.811       30.765
U409_CIA.CIA_CLK_COUNT[2]     CLK28_IN      SB_DFF     D       CIA_CLK_COUNT_RNO[2]     34.811       30.765
===========================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      34.916
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         34.811

    - Propagation time:                      7.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 27.147

    Number of logic level(s):                3
    Starting point:                          U409_CIA.CIA_CLK_COUNT[2] / Q
    Ending point:                            U409_CIA.CLKCIA / D
    The start point is clocked by            CLK28_IN [rising] on pin C
    The end   point is clocked by            CLK28_IN [rising] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                   Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[2]              SB_DFF      Q        Out     0.540     0.540       -         
CIA_CLK_COUNT[2]                       Net         -        -       1.599     -           5         
U409_CIA.CIA_CLK_COUNT_RNIH7921[5]     SB_LUT4     I0       In      -         2.139       -         
U409_CIA.CIA_CLK_COUNT_RNIH7921[5]     SB_LUT4     O        Out     0.449     2.588       -         
N_3_0                                  Net         -        -       1.371     -           2         
U409_CIA.CLKCIA_RNO_0                  SB_LUT4     I0       In      -         3.959       -         
U409_CIA.CLKCIA_RNO_0                  SB_LUT4     O        Out     0.449     4.408       -         
CLKCIA8                                Net         -        -       1.371     -           1         
U409_CIA.CLKCIA_RNO                    SB_LUT4     I2       In      -         5.779       -         
U409_CIA.CLKCIA_RNO                    SB_LUT4     O        Out     0.379     6.157       -         
CLKCIA_0                               Net         -        -       1.507     -           1         
U409_CIA.CLKCIA                        SB_DFF      D        In      -         7.664       -         
====================================================================================================
Total path delay (propagation time + setup) of 7.770 is 1.922(24.7%) logic and 5.848(75.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: U409_TOP|CLK80_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                          Starting                                                                    Arrival          
Instance                                  Reference                        Type       Pin     Net                     Time        Slack
                                          Clock                                                                                        
---------------------------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.ROM_TACK_COUNTER[1]     U409_TOP|CLK80_derived_clock     SB_DFF     Q       ROM_TACK_COUNTER[1]     0.540       6.550
U409_TRANSFER_ACK.ROM_TACK_COUNTER[3]     U409_TOP|CLK80_derived_clock     SB_DFF     Q       ROM_TACK_COUNTER[3]     0.540       6.613
U409_TRANSFER_ACK.ROM_TACK_COUNTER[0]     U409_TOP|CLK80_derived_clock     SB_DFF     Q       ROM_TACK_COUNTER[0]     0.540       8.349
U409_TRANSFER_ACK.ROM_TACK_COUNTER[2]     U409_TOP|CLK80_derived_clock     SB_DFF     Q       ROM_TACK_COUNTER[2]     0.540       8.349
U409_TRANSFER_ACK.TACK_OUTn               U409_TOP|CLK80_derived_clock     SB_DFF     Q       TACK_OUTn               0.540       8.349
U409_TRANSFER_ACK.ROM_TACK_COUNTER[4]     U409_TOP|CLK80_derived_clock     SB_DFF     Q       ROM_TACK_COUNTER[4]     0.540       8.433
=======================================================================================================================================


Ending Points with Worst Slack
******************************

                                          Starting                                                                Required          
Instance                                  Reference                        Type        Pin     Net                Time         Slack
                                          Clock                                                                                     
------------------------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.ROM_TACK_COUNTER[2]     U409_TOP|CLK80_derived_clock     SB_DFF      D       N_42_0             12.395       8.349
U409_TRANSFER_ACK.ROM_TACK_COUNTER[3]     U409_TOP|CLK80_derived_clock     SB_DFF      D       N_40_0             12.395       8.349
U409_TRANSFER_ACK.ROM_TACK_COUNTER[4]     U409_TOP|CLK80_derived_clock     SB_DFF      D       N_38_0             12.395       8.349
U409_TRANSFER_ACK.TACK_EN_i               U409_TOP|CLK80_derived_clock     SB_DFFE     D       RESETn_c_i_set     12.395       8.349
U409_TRANSFER_ACK.TACK_OUTn               U409_TOP|CLK80_derived_clock     SB_DFF      D       TACK_OUTn_0        12.395       8.349
====================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      5.845
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     6.550

    Number of logic level(s):                2
    Starting point:                          U409_TRANSFER_ACK.ROM_TACK_COUNTER[1] / Q
    Ending point:                            U409_TRANSFER_ACK.ROM_TACK_COUNTER[0] / D
    The start point is clocked by            U409_TOP|CLK80_derived_clock [rising] on pin C
    The end   point is clocked by            U409_TOP|CLK80_derived_clock [rising] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                      Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.ROM_TACK_COUNTER[1]     SB_DFF      Q        Out     0.540     0.540       -         
ROM_TACK_COUNTER[1]                       Net         -        -       1.599     -           2         
U409_ADDRESS_DECODE.m23                   SB_LUT4     I2       In      -         2.139       -         
U409_ADDRESS_DECODE.m23                   SB_LUT4     O        Out     0.379     2.518       -         
N_47_mux                                  Net         -        -       1.371     -           1         
U409_ADDRESS_DECODE.m25                   SB_LUT4     I0       In      -         3.889       -         
U409_ADDRESS_DECODE.m25                   SB_LUT4     O        Out     0.449     4.338       -         
N_26                                      Net         -        -       1.507     -           1         
U409_TRANSFER_ACK.ROM_TACK_COUNTER[0]     SB_DFF      D        In      -         5.845       -         
=======================================================================================================
Total path delay (propagation time + setup) of 5.950 is 1.473(24.8%) logic and 4.477(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

---------------------------------------
Resource Usage Report for U409_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             4 uses
SB_CARRY        34 uses
SB_DFF          50 uses
SB_DFFE         1 use
SB_PLL40_CORE   1 use
VCC             4 uses
SB_LUT4         101 uses

I/O ports: 52
I/O primitives: 35
SB_GB_IO       2 uses
SB_IO          33 uses

I/O Register bits:                  0
Register bits not including I/Os:   51 (1%)
Total load per clock:
   CLK40_IN: 1
   CLK6: 1
   CLK28_IN: 1
   U409_TOP|CLK80_derived_clock: 7

@S |Mapping Summary:
Total  LUTs: 101 (2%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 101 = 101 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Nov 26 19:22:48 2024

###########################################################]


Synthesis exit by 0.
Current Implementation U409_icecube_Implmnt its sbt path: D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.edf " "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist" "-pTQ144" "-yD:/AmigaPCI/U409/U409.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.edf...
Parsing constraint file: D:/AmigaPCI/U409/U409.pcf ...
start to read sdc/scf file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.scf
sdc_reader OK D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.scf
Stored edif netlist at D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP...

write Timing Constraint to D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: U409_TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --outdir "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP --outdir D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP
SDC file             - D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	101
    Number of DFFs      	:	51
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	34
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	33
    Number of GBIOs     	:	2
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	1
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[8], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[1], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[11], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[3], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[5], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[15], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[6], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[14], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[7], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for LBENn, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for TT0, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for TT1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[9], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[2], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[10], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[4], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for RnW, as it is not connected to any PAD
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	103
    Number of DFFs      	:	51
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	34

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	34
        LUT, DFF and CARRY	:	17
    Combinational LogicCells
        Only LUT         	:	38
        CARRY Only       	:	3
        LUT with CARRY   	:	14
    LogicCells                  :	106/3520
    PLBs                        :	15/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	35/107
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 12.5 (sec)

Final Design Statistics
    Number of LUTs      	:	103
    Number of DFFs      	:	51
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	34
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	33
    Number of GBIOs     	:	2
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	106/3520
    PLBs                        :	28/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	35/107
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 5
Clock: CLK28_IN | Frequency: 282.07 MHz | Target: 28.64 MHz
Clock: CLK40_IN | Frequency: N/A | Target: 40.00 MHz
Clock: CLK6 | Frequency: 188.09 MHz | Target: 6.00 MHz
Clock: pll/PLLOUTCORE | Frequency: N/A | Target: 80.00 MHz
Clock: pll/PLLOUTGLOBAL | Frequency: 386.94 MHz | Target: 80.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 13.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --package TQ144 --outdir "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 508
used logic cells: 106
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --package TQ144 --outdir "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 508
used logic cells: 106
Translating sdc file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc...
Translated sdc file is D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc
oaInterface::GetInstName pInst NULL
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc" --outdir "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\router" --sdf_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc --outdir D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\router --sdf_file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design U409_TOP
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Info-1404: Inferred PLL generated clock at pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBAL
Read device time: 8
I1209: Started routing
I1223: Total Nets : 171 
I1212: Iteration  1 :    23 unrouted : 1 seconds
I1212: Iteration  2 :     2 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design U409_TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 9 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.v" --vhdl "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/sbt/outputs/simulation_netlist\U409_TOP_sbt.vhd" --lib "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc" --out-sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\netlister\U409_TOP_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.v
Writing D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/sbt/outputs/simulation_netlist\U409_TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 2 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\netlister\U409_TOP_sbt.sdc" --sdf-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.sdf" --report-file "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\timer\U409_TOP_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\netlister\U409_TOP_sbt.sdc --sdf-file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.sdf --report-file D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\timer\U409_TOP_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBAL
Info-1404: Inferred PLL generated clock at pll/PLLOUTCORE
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK40_IN_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --design "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --device_name iCE40HX4K --package TQ144 --outdir "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U409_icecube_syn.prj" -log "U409_icecube_Implmnt/U409_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U409_icecube_Implmnt/U409_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Tue Nov 26 19:26:47 2024

#Implementation: U409_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v" (library work)
@I::"D:\AmigaPCI\U409\U409_CIA.v" (library work)
@I::"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TICK.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TOP.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v" (library work)
Verilog syntax check successful!
File D:\AmigaPCI\U409\U409_TRANSFER_ACK.v changed - recompiling
Selecting top level module U409_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":698:7:698:19|Synthesizing module SB_PLL40_CORE in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":40:7:40:23|Synthesizing module U409_TRANSFER_ACK in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v":35:7:35:23|Synthesizing module U409_DATA_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":39:7:39:25|Synthesizing module U409_ADDRESS_DECODE in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TICK.v":35:7:35:15|Synthesizing module U409_TICK in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_CIA.v":35:7:35:14|Synthesizing module U409_CIA in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Synthesizing module U409_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":83:2:83:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":83:2:83:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":83:2:83:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":83:2:83:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":83:2:83:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CL159 :"D:\AmigaPCI\U409\U409_TOP.v":38:54:38:56|Input RnW is unused.
@W: CL246 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":43:17:43:17|Input port bits 15 to 14 of A[31:1] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":43:17:43:17|Input port bits 11 to 1 of A[31:1] are unused. Assign logic for all port bits or change the input port size.
@N: CL201 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":57:0:57:5|Trying to extract state machine for register ROM_TACK_COUNTER.
Extracted state machine for register ROM_TACK_COUNTER
State machine has 5 reachable states with original encodings of:
   000
   001
   010
   011
   100
@N: CL159 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":42:37:42:41|Input ROMEN is unused.
@N: CL159 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":42:44:42:53|Input CIA_ENABLE is unused.
@N: CL159 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":42:56:42:61|Input CLKCIA is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 26 19:26:47 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 26 19:26:47 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 26 19:26:47 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\synwork\U409_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 26 19:26:48 2024

###########################################################]
Pre-mapping Report

# Tue Nov 26 19:26:49 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U409\U409_TOP.sdc
@L: D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U409_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                            Requested     Requested     Clock                       Clock                Clock
Clock                            Frequency     Period        Type                        Group                Load 
-------------------------------------------------------------------------------------------------------------------
CLK6                             6.0 MHz       166.667       declared                    default_clkgroup     36   
CLK28_IN                         28.6 MHz      34.916        declared                    default_clkgroup     8    
CLK40_IN                         40.0 MHz      25.000        declared                    default_clkgroup     6    
U409_TOP|CLK80_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     7    
===================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine ROM_TACK_COUNTER[4:0] (in view: work.U409_TRANSFER_ACK(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Nov 26 19:26:49 2024

###########################################################]
Map & Optimize Report

# Tue Nov 26 19:26:49 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            CLK6
            CLK28_IN


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine ROM_TACK_COUNTER[4:0] (in view: work.U409_TRANSFER_ACK(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     9.43ns		 104 /        51
@N: FX1016 :"d:\amigapci\u409\u409_top.v":38:20:38:23|SB_GB_IO inserted on the port CLK6.
@N: FX1016 :"d:\amigapci\u409\u409_top.v":38:26:38:33|SB_GB_IO inserted on the port CLK28_IN.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

2 non-gated/non-generated clock tree(s) driving 44 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 7 clock pin(s) of sequential element(s)
0 instances converted, 7 sequential instances remain driven by gated/generated clocks

================================= Non-Gated/Non-Generated Clocks =================================
Clock Tree ID     Driving Element         Drive Element Type     Fanout     Sample Instance       
--------------------------------------------------------------------------------------------------
@K:CKID0002       CLK6_ibuf_gb_io         SB_GB_IO               36         U409_TICK.COUNTER50[5]
@K:CKID0003       CLK28_IN_ibuf_gb_io     SB_GB_IO               8          U409_CIA.CLKCIA       
==================================================================================================
======================================================================================================= Gated/Generated Clocks =======================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                 Explanation                                                                                                                   
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       pll                 SB_PLL40_CORE          7          U409_TRANSFER_ACK.TACK_EN_i     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
======================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\synwork\U409_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock CLK6 with period 166.67ns 
@N: MT615 |Found clock CLK28_IN with period 34.92ns 
@N: MT615 |Found clock U409_TOP|CLK80_derived_clock with period 12.50ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Tue Nov 26 19:26:50 2024
#


Top view:               U409_TOP
Requested Frequency:    6.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U409\U409_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 6.578

                                 Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type                        Group           
-------------------------------------------------------------------------------------------------------------------------------------------------
CLK6                             6.0 MHz       131.0 MHz     166.667       7.636         159.030     declared                    default_clkgroup
CLK28_IN                         28.6 MHz      128.7 MHz     34.916        7.769         27.147      declared                    default_clkgroup
CLK40_IN                         40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U409_TOP|CLK80_derived_clock     80.0 MHz      168.9 MHz     12.500        5.922         6.578       derived (from CLK40_IN)     default_clkgroup
=================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                      |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------------------------------------------------
CLK6                          CLK6                          |  166.667     159.030  |  No paths    -      |  No paths    -      |  No paths    -    
CLK28_IN                      CLK28_IN                      |  34.916      27.147   |  No paths    -      |  No paths    -      |  No paths    -    
U409_TOP|CLK80_derived_clock  U409_TOP|CLK80_derived_clock  |  12.500      6.578    |  No paths    -      |  No paths    -      |  No paths    -    
====================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: CLK6
====================================



Starting Points with Worst Slack
********************************

                           Starting                                          Arrival            
Instance                   Reference     Type       Pin     Net              Time        Slack  
                           Clock                                                                
------------------------------------------------------------------------------------------------
U409_TICK.COUNTER50[0]     CLK6          SB_DFF     Q       COUNTER50[0]     0.540       159.030
U409_TICK.COUNTER60[0]     CLK6          SB_DFF     Q       COUNTER60[0]     0.540       159.030
U409_TICK.COUNTER50[1]     CLK6          SB_DFF     Q       COUNTER50[1]     0.540       159.079
U409_TICK.COUNTER60[1]     CLK6          SB_DFF     Q       COUNTER60[1]     0.540       159.079
U409_TICK.COUNTER50[3]     CLK6          SB_DFF     Q       COUNTER50[3]     0.540       159.080
U409_TICK.COUNTER60[4]     CLK6          SB_DFF     Q       COUNTER60[4]     0.540       159.080
U409_TICK.COUNTER50[5]     CLK6          SB_DFF     Q       COUNTER50[5]     0.540       159.101
U409_TICK.COUNTER60[5]     CLK6          SB_DFF     Q       COUNTER60[5]     0.540       159.101
U409_TICK.COUNTER50[2]     CLK6          SB_DFF     Q       COUNTER50[2]     0.540       159.143
U409_TICK.COUNTER60[2]     CLK6          SB_DFF     Q       COUNTER60[2]     0.540       159.143
================================================================================================


Ending Points with Worst Slack
******************************

                            Starting                                             Required            
Instance                    Reference     Type       Pin     Net                 Time         Slack  
                            Clock                                                                    
-----------------------------------------------------------------------------------------------------
U409_TICK.TICK50            CLK6          SB_DFF     D       TICK50              166.562      159.030
U409_TICK.TICK60            CLK6          SB_DFF     D       TICK60              166.562      159.030
U409_TICK.COUNTER50[0]      CLK6          SB_DFF     D       COUNTER50_3[0]      166.562      159.059
U409_TICK.COUNTER50[5]      CLK6          SB_DFF     D       COUNTER50_3[5]      166.562      159.059
U409_TICK.COUNTER50[6]      CLK6          SB_DFF     D       COUNTER50_3[6]      166.562      159.059
U409_TICK.COUNTER50[9]      CLK6          SB_DFF     D       COUNTER50_3[9]      166.562      159.059
U409_TICK.COUNTER50[11]     CLK6          SB_DFF     D       COUNTER50_3[11]     166.562      159.059
U409_TICK.COUNTER50[13]     CLK6          SB_DFF     D       COUNTER50_3[13]     166.562      159.059
U409_TICK.COUNTER50[14]     CLK6          SB_DFF     D       COUNTER50_3[14]     166.562      159.059
U409_TICK.COUNTER50[15]     CLK6          SB_DFF     D       COUNTER50_3[15]     166.562      159.059
=====================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      166.667
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         166.562

    - Propagation time:                      7.531
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 159.030

    Number of logic level(s):                3
    Starting point:                          U409_TICK.COUNTER50[0] / Q
    Ending point:                            U409_TICK.TICK50 / D
    The start point is clocked by            CLK6 [rising] on pin C
    The end   point is clocked by            CLK6 [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U409_TICK.COUNTER50[0]               SB_DFF      Q        Out     0.540     0.540       -         
COUNTER50[0]                         Net         -        -       1.599     -           4         
U409_TICK.COUNTER50_RNID6CP[3]       SB_LUT4     I0       In      -         2.139       -         
U409_TICK.COUNTER50_RNID6CP[3]       SB_LUT4     O        Out     0.449     2.588       -         
TICK503_8                            Net         -        -       1.371     -           1         
U409_TICK.COUNTER50_RNITU182[10]     SB_LUT4     I2       In      -         3.959       -         
U409_TICK.COUNTER50_RNITU182[10]     SB_LUT4     O        Out     0.379     4.338       -         
TICK503_14                           Net         -        -       1.371     -           9         
U409_TICK.TICK50_RNO                 SB_LUT4     I3       In      -         5.708       -         
U409_TICK.TICK50_RNO                 SB_LUT4     O        Out     0.316     6.024       -         
TICK50                               Net         -        -       1.507     -           1         
U409_TICK.TICK50                     SB_DFF      D        In      -         7.531       -         
==================================================================================================
Total path delay (propagation time + setup) of 7.636 is 1.788(23.4%) logic and 5.848(76.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: CLK28_IN
====================================



Starting Points with Worst Slack
********************************

                              Starting                                              Arrival           
Instance                      Reference     Type       Pin     Net                  Time        Slack 
                              Clock                                                                   
------------------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[2]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[2]     0.540       27.147
U409_CIA.CIA_CLK_COUNT[4]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[4]     0.540       27.196
U409_CIA.CIA_CLK_COUNT[1]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[1]     0.540       27.217
U409_CIA.CIA_CLK_COUNT[5]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[5]     0.540       27.217
U409_CIA.CIA_CLK_COUNT[0]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[0]     0.540       28.862
U409_CIA.CIA_CLK_COUNT[3]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[3]     0.540       29.011
U409_CIA.CIA_ENABLE           CLK28_IN      SB_DFF     Q       CIA_ENABLEm          0.540       30.716
U409_CIA.CLKCIA               CLK28_IN      SB_DFF     Q       CLKCIA_c             0.540       30.716
======================================================================================================


Ending Points with Worst Slack
******************************

                              Starting                                                  Required           
Instance                      Reference     Type       Pin     Net                      Time         Slack 
                              Clock                                                                        
-----------------------------------------------------------------------------------------------------------
U409_CIA.CLKCIA               CLK28_IN      SB_DFF     D       CLKCIA_0                 34.811       27.147
U409_CIA.CIA_ENABLE           CLK28_IN      SB_DFF     D       CIA_ENABLE_0             34.811       27.210
U409_CIA.CIA_CLK_COUNT[5]     CLK28_IN      SB_DFF     D       CIA_CLK_COUNT_3[5]       34.811       28.730
U409_CIA.CIA_CLK_COUNT[3]     CLK28_IN      SB_DFF     D       CIA_CLK_COUNT_3[3]       34.811       29.058
U409_CIA.CIA_CLK_COUNT[4]     CLK28_IN      SB_DFF     D       CIA_CLK_COUNT_RNO[4]     34.811       30.691
U409_CIA.CIA_CLK_COUNT[0]     CLK28_IN      SB_DFF     D       CIA_CLK_COUNT_i[0]       34.811       30.716
U409_CIA.CIA_CLK_COUNT[1]     CLK28_IN      SB_DFF     D       CIA_CLK_COUNT_RNO[1]     34.811       30.765
U409_CIA.CIA_CLK_COUNT[2]     CLK28_IN      SB_DFF     D       CIA_CLK_COUNT_RNO[2]     34.811       30.765
===========================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      34.916
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         34.811

    - Propagation time:                      7.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 27.147

    Number of logic level(s):                3
    Starting point:                          U409_CIA.CIA_CLK_COUNT[2] / Q
    Ending point:                            U409_CIA.CLKCIA / D
    The start point is clocked by            CLK28_IN [rising] on pin C
    The end   point is clocked by            CLK28_IN [rising] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                   Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[2]              SB_DFF      Q        Out     0.540     0.540       -         
CIA_CLK_COUNT[2]                       Net         -        -       1.599     -           5         
U409_CIA.CIA_CLK_COUNT_RNIH7921[5]     SB_LUT4     I0       In      -         2.139       -         
U409_CIA.CIA_CLK_COUNT_RNIH7921[5]     SB_LUT4     O        Out     0.449     2.588       -         
N_3_0                                  Net         -        -       1.371     -           2         
U409_CIA.CLKCIA_RNO_0                  SB_LUT4     I0       In      -         3.959       -         
U409_CIA.CLKCIA_RNO_0                  SB_LUT4     O        Out     0.449     4.408       -         
CLKCIA8                                Net         -        -       1.371     -           1         
U409_CIA.CLKCIA_RNO                    SB_LUT4     I2       In      -         5.779       -         
U409_CIA.CLKCIA_RNO                    SB_LUT4     O        Out     0.379     6.157       -         
CLKCIA_0                               Net         -        -       1.507     -           1         
U409_CIA.CLKCIA                        SB_DFF      D        In      -         7.664       -         
====================================================================================================
Total path delay (propagation time + setup) of 7.770 is 1.922(24.7%) logic and 5.848(75.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: U409_TOP|CLK80_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                          Starting                                                                    Arrival          
Instance                                  Reference                        Type       Pin     Net                     Time        Slack
                                          Clock                                                                                        
---------------------------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.ROM_TACK_COUNTER[1]     U409_TOP|CLK80_derived_clock     SB_DFF     Q       ROM_TACK_COUNTER[1]     0.540       6.578
U409_TRANSFER_ACK.ROM_TACK_COUNTER[2]     U409_TOP|CLK80_derived_clock     SB_DFF     Q       ROM_TACK_COUNTER[2]     0.540       6.599
U409_TRANSFER_ACK.ROM_TACK_COUNTER[3]     U409_TOP|CLK80_derived_clock     SB_DFF     Q       ROM_TACK_COUNTER[3]     0.540       6.662
U409_TRANSFER_ACK.ROM_TACK_COUNTER[0]     U409_TOP|CLK80_derived_clock     SB_DFF     Q       ROM_TACK_COUNTER[0]     0.540       8.300
U409_TRANSFER_ACK.TACK_OUTn               U409_TOP|CLK80_derived_clock     SB_DFF     Q       TACK_OUTn               0.540       8.349
U409_TRANSFER_ACK.ROM_TACK_COUNTER[4]     U409_TOP|CLK80_derived_clock     SB_DFF     Q       ROM_TACK_COUNTER[4]     0.540       8.433
=======================================================================================================================================


Ending Points with Worst Slack
******************************

                                          Starting                                                                Required          
Instance                                  Reference                        Type        Pin     Net                Time         Slack
                                          Clock                                                                                     
------------------------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.ROM_TACK_COUNTER[2]     U409_TOP|CLK80_derived_clock     SB_DFF      D       N_44_0             12.395       8.349
U409_TRANSFER_ACK.ROM_TACK_COUNTER[3]     U409_TOP|CLK80_derived_clock     SB_DFF      D       N_42_0             12.395       8.349
U409_TRANSFER_ACK.ROM_TACK_COUNTER[4]     U409_TOP|CLK80_derived_clock     SB_DFF      D       N_40_0             12.395       8.349
U409_TRANSFER_ACK.TACK_EN_i               U409_TOP|CLK80_derived_clock     SB_DFFE     D       RESETn_c_i_set     12.395       8.349
U409_TRANSFER_ACK.TACK_OUTn               U409_TOP|CLK80_derived_clock     SB_DFF      D       TACK_OUTn_0        12.395       8.349
====================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      5.816
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     6.578

    Number of logic level(s):                2
    Starting point:                          U409_TRANSFER_ACK.ROM_TACK_COUNTER[1] / Q
    Ending point:                            U409_TRANSFER_ACK.ROM_TACK_COUNTER[0] / D
    The start point is clocked by            U409_TOP|CLK80_derived_clock [rising] on pin C
    The end   point is clocked by            U409_TOP|CLK80_derived_clock [rising] on pin C

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                            Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.ROM_TACK_COUNTER[1]           SB_DFF      Q        Out     0.540     0.540       -         
ROM_TACK_COUNTER[1]                             Net         -        -       1.599     -           2         
U409_TRANSFER_ACK.ROM_TACK_COUNTER_RNO_0[0]     SB_LUT4     I1       In      -         2.139       -         
U409_TRANSFER_ACK.ROM_TACK_COUNTER_RNO_0[0]     SB_LUT4     O        Out     0.400     2.539       -         
N_50                                            Net         -        -       1.371     -           1         
U409_TRANSFER_ACK.ROM_TACK_COUNTER_RNO[0]       SB_LUT4     I1       In      -         3.910       -         
U409_TRANSFER_ACK.ROM_TACK_COUNTER_RNO[0]       SB_LUT4     O        Out     0.400     4.309       -         
ROM_TACK_COUNTER_nss_0_i[0]                     Net         -        -       1.507     -           1         
U409_TRANSFER_ACK.ROM_TACK_COUNTER[0]           SB_DFF      D        In      -         5.816       -         
=============================================================================================================
Total path delay (propagation time + setup) of 5.922 is 1.445(24.4%) logic and 4.477(75.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

---------------------------------------
Resource Usage Report for U409_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             4 uses
SB_CARRY        34 uses
SB_DFF          50 uses
SB_DFFE         1 use
SB_PLL40_CORE   1 use
VCC             4 uses
SB_LUT4         104 uses

I/O ports: 52
I/O primitives: 35
SB_GB_IO       2 uses
SB_IO          33 uses

I/O Register bits:                  0
Register bits not including I/Os:   51 (1%)
Total load per clock:
   CLK40_IN: 1
   CLK6: 1
   CLK28_IN: 1
   U409_TOP|CLK80_derived_clock: 7

@S |Mapping Summary:
Total  LUTs: 104 (2%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 104 = 104 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Nov 26 19:26:50 2024

###########################################################]


Synthesis exit by 0.
Current Implementation U409_icecube_Implmnt its sbt path: D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.edf " "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist" "-pTQ144" "-yD:/AmigaPCI/U409/U409.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.edf...
Parsing constraint file: D:/AmigaPCI/U409/U409.pcf ...
start to read sdc/scf file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.scf
sdc_reader OK D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.scf
Stored edif netlist at D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP...

write Timing Constraint to D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: U409_TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --outdir "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP --outdir D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP
SDC file             - D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	104
    Number of DFFs      	:	51
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	34
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	33
    Number of GBIOs     	:	2
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	1
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[8], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[1], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[11], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[3], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[5], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[15], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[6], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[14], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[7], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for LBENn, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for TT0, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for TT1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[9], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[2], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[10], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[4], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for RnW, as it is not connected to any PAD
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	106
    Number of DFFs      	:	51
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	34

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	34
        LUT, DFF and CARRY	:	17
    Combinational LogicCells
        Only LUT         	:	41
        CARRY Only       	:	3
        LUT with CARRY   	:	14
    LogicCells                  :	109/3520
    PLBs                        :	15/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	35/107
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 11.8 (sec)

Final Design Statistics
    Number of LUTs      	:	106
    Number of DFFs      	:	51
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	34
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	33
    Number of GBIOs     	:	2
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	109/3520
    PLBs                        :	31/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	35/107
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 5
Clock: CLK28_IN | Frequency: 258.26 MHz | Target: 28.64 MHz
Clock: CLK40_IN | Frequency: N/A | Target: 40.00 MHz
Clock: CLK6 | Frequency: 188.09 MHz | Target: 6.00 MHz
Clock: pll/PLLOUTCORE | Frequency: N/A | Target: 80.00 MHz
Clock: pll/PLLOUTGLOBAL | Frequency: 386.94 MHz | Target: 80.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 12.6 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --package TQ144 --outdir "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 547
used logic cells: 109
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --package TQ144 --outdir "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 547
used logic cells: 109
Translating sdc file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc...
Translated sdc file is D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc
oaInterface::GetInstName pInst NULL
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc" --outdir "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\router" --sdf_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc --outdir D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\router --sdf_file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design U409_TOP
Read design time: 1
I1202: Reading Architecture of device iCE40HX4K
Info-1404: Inferred PLL generated clock at pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBAL
Read device time: 7
I1209: Started routing
I1223: Total Nets : 176 
I1212: Iteration  1 :    28 unrouted : 1 seconds
I1212: Iteration  2 :     4 unrouted : 0 seconds
I1212: Iteration  3 :     2 unrouted : 0 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design U409_TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 9 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.v" --vhdl "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/sbt/outputs/simulation_netlist\U409_TOP_sbt.vhd" --lib "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc" --out-sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\netlister\U409_TOP_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.v
Writing D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/sbt/outputs/simulation_netlist\U409_TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\netlister\U409_TOP_sbt.sdc" --sdf-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.sdf" --report-file "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\timer\U409_TOP_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\netlister\U409_TOP_sbt.sdc --sdf-file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.sdf --report-file D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\timer\U409_TOP_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBAL
Info-1404: Inferred PLL generated clock at pll/PLLOUTCORE
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK40_IN_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --design "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --device_name iCE40HX4K --package TQ144 --outdir "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U409_icecube_syn.prj" -log "U409_icecube_Implmnt/U409_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U409_icecube_Implmnt/U409_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Tue Nov 26 19:28:11 2024

#Implementation: U409_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v" (library work)
@I::"D:\AmigaPCI\U409\U409_CIA.v" (library work)
@I::"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TICK.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TOP.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v" (library work)
Verilog syntax check successful!
File D:\AmigaPCI\U409\U409_TRANSFER_ACK.v changed - recompiling
Selecting top level module U409_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":698:7:698:19|Synthesizing module SB_PLL40_CORE in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":40:7:40:23|Synthesizing module U409_TRANSFER_ACK in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v":35:7:35:23|Synthesizing module U409_DATA_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":39:7:39:25|Synthesizing module U409_ADDRESS_DECODE in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TICK.v":35:7:35:15|Synthesizing module U409_TICK in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_CIA.v":35:7:35:14|Synthesizing module U409_CIA in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Synthesizing module U409_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":83:2:83:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":83:2:83:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":83:2:83:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":83:2:83:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":83:2:83:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CL159 :"D:\AmigaPCI\U409\U409_TOP.v":38:54:38:56|Input RnW is unused.
@W: CL246 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":43:17:43:17|Input port bits 15 to 14 of A[31:1] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":43:17:43:17|Input port bits 11 to 1 of A[31:1] are unused. Assign logic for all port bits or change the input port size.
@N: CL201 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":57:0:57:5|Trying to extract state machine for register ROM_TACK_COUNTER.
Extracted state machine for register ROM_TACK_COUNTER
State machine has 5 reachable states with original encodings of:
   000
   001
   010
   011
   100
@N: CL159 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":42:37:42:41|Input ROMEN is unused.
@N: CL159 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":42:44:42:53|Input CIA_ENABLE is unused.
@N: CL159 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":42:56:42:61|Input CLKCIA is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 26 19:28:11 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 26 19:28:11 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 26 19:28:11 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\synwork\U409_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 26 19:28:12 2024

###########################################################]
Pre-mapping Report

# Tue Nov 26 19:28:13 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U409\U409_TOP.sdc
@L: D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U409_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                            Requested     Requested     Clock                       Clock                Clock
Clock                            Frequency     Period        Type                        Group                Load 
-------------------------------------------------------------------------------------------------------------------
CLK6                             6.0 MHz       166.667       declared                    default_clkgroup     36   
CLK28_IN                         28.6 MHz      34.916        declared                    default_clkgroup     8    
CLK40_IN                         40.0 MHz      25.000        declared                    default_clkgroup     6    
U409_TOP|CLK80_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     7    
===================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine ROM_TACK_COUNTER[4:0] (in view: work.U409_TRANSFER_ACK(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Nov 26 19:28:13 2024

###########################################################]
Map & Optimize Report

# Tue Nov 26 19:28:13 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            CLK6
            CLK28_IN


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine ROM_TACK_COUNTER[4:0] (in view: work.U409_TRANSFER_ACK(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     9.43ns		 105 /        51
@N: FX1016 :"d:\amigapci\u409\u409_top.v":38:20:38:23|SB_GB_IO inserted on the port CLK6.
@N: FX1016 :"d:\amigapci\u409\u409_top.v":38:26:38:33|SB_GB_IO inserted on the port CLK28_IN.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

2 non-gated/non-generated clock tree(s) driving 44 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 7 clock pin(s) of sequential element(s)
0 instances converted, 7 sequential instances remain driven by gated/generated clocks

================================= Non-Gated/Non-Generated Clocks =================================
Clock Tree ID     Driving Element         Drive Element Type     Fanout     Sample Instance       
--------------------------------------------------------------------------------------------------
@K:CKID0002       CLK6_ibuf_gb_io         SB_GB_IO               36         U409_TICK.COUNTER50[5]
@K:CKID0003       CLK28_IN_ibuf_gb_io     SB_GB_IO               8          U409_CIA.CLKCIA       
==================================================================================================
======================================================================================================= Gated/Generated Clocks =======================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                 Explanation                                                                                                                   
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       pll                 SB_PLL40_CORE          7          U409_TRANSFER_ACK.TACK_EN_i     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
======================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\synwork\U409_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock CLK6 with period 166.67ns 
@N: MT615 |Found clock CLK28_IN with period 34.92ns 
@N: MT615 |Found clock U409_TOP|CLK80_derived_clock with period 12.50ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Tue Nov 26 19:28:14 2024
#


Top view:               U409_TOP
Requested Frequency:    6.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U409\U409_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 6.578

                                 Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type                        Group           
-------------------------------------------------------------------------------------------------------------------------------------------------
CLK6                             6.0 MHz       131.0 MHz     166.667       7.636         159.030     declared                    default_clkgroup
CLK28_IN                         28.6 MHz      128.7 MHz     34.916        7.769         27.147      declared                    default_clkgroup
CLK40_IN                         40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U409_TOP|CLK80_derived_clock     80.0 MHz      168.9 MHz     12.500        5.922         6.578       derived (from CLK40_IN)     default_clkgroup
=================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                      |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------------------------------------------------
CLK6                          CLK6                          |  166.667     159.030  |  No paths    -      |  No paths    -      |  No paths    -    
CLK28_IN                      CLK28_IN                      |  34.916      27.147   |  No paths    -      |  No paths    -      |  No paths    -    
U409_TOP|CLK80_derived_clock  U409_TOP|CLK80_derived_clock  |  No paths    -        |  12.500      6.578  |  No paths    -      |  No paths    -    
====================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: CLK6
====================================



Starting Points with Worst Slack
********************************

                           Starting                                          Arrival            
Instance                   Reference     Type       Pin     Net              Time        Slack  
                           Clock                                                                
------------------------------------------------------------------------------------------------
U409_TICK.COUNTER50[0]     CLK6          SB_DFF     Q       COUNTER50[0]     0.540       159.030
U409_TICK.COUNTER60[0]     CLK6          SB_DFF     Q       COUNTER60[0]     0.540       159.030
U409_TICK.COUNTER50[1]     CLK6          SB_DFF     Q       COUNTER50[1]     0.540       159.079
U409_TICK.COUNTER60[1]     CLK6          SB_DFF     Q       COUNTER60[1]     0.540       159.079
U409_TICK.COUNTER50[3]     CLK6          SB_DFF     Q       COUNTER50[3]     0.540       159.080
U409_TICK.COUNTER60[4]     CLK6          SB_DFF     Q       COUNTER60[4]     0.540       159.080
U409_TICK.COUNTER50[5]     CLK6          SB_DFF     Q       COUNTER50[5]     0.540       159.101
U409_TICK.COUNTER60[5]     CLK6          SB_DFF     Q       COUNTER60[5]     0.540       159.101
U409_TICK.COUNTER50[2]     CLK6          SB_DFF     Q       COUNTER50[2]     0.540       159.143
U409_TICK.COUNTER60[2]     CLK6          SB_DFF     Q       COUNTER60[2]     0.540       159.143
================================================================================================


Ending Points with Worst Slack
******************************

                            Starting                                             Required            
Instance                    Reference     Type       Pin     Net                 Time         Slack  
                            Clock                                                                    
-----------------------------------------------------------------------------------------------------
U409_TICK.TICK50            CLK6          SB_DFF     D       TICK50              166.562      159.030
U409_TICK.TICK60            CLK6          SB_DFF     D       TICK60              166.562      159.030
U409_TICK.COUNTER50[0]      CLK6          SB_DFF     D       COUNTER50_3[0]      166.562      159.059
U409_TICK.COUNTER50[5]      CLK6          SB_DFF     D       COUNTER50_3[5]      166.562      159.059
U409_TICK.COUNTER50[6]      CLK6          SB_DFF     D       COUNTER50_3[6]      166.562      159.059
U409_TICK.COUNTER50[9]      CLK6          SB_DFF     D       COUNTER50_3[9]      166.562      159.059
U409_TICK.COUNTER50[11]     CLK6          SB_DFF     D       COUNTER50_3[11]     166.562      159.059
U409_TICK.COUNTER50[13]     CLK6          SB_DFF     D       COUNTER50_3[13]     166.562      159.059
U409_TICK.COUNTER50[14]     CLK6          SB_DFF     D       COUNTER50_3[14]     166.562      159.059
U409_TICK.COUNTER50[15]     CLK6          SB_DFF     D       COUNTER50_3[15]     166.562      159.059
=====================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      166.667
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         166.562

    - Propagation time:                      7.531
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 159.030

    Number of logic level(s):                3
    Starting point:                          U409_TICK.COUNTER50[0] / Q
    Ending point:                            U409_TICK.TICK50 / D
    The start point is clocked by            CLK6 [rising] on pin C
    The end   point is clocked by            CLK6 [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U409_TICK.COUNTER50[0]               SB_DFF      Q        Out     0.540     0.540       -         
COUNTER50[0]                         Net         -        -       1.599     -           4         
U409_TICK.COUNTER50_RNID6CP[3]       SB_LUT4     I0       In      -         2.139       -         
U409_TICK.COUNTER50_RNID6CP[3]       SB_LUT4     O        Out     0.449     2.588       -         
TICK503_8                            Net         -        -       1.371     -           1         
U409_TICK.COUNTER50_RNITU182[10]     SB_LUT4     I2       In      -         3.959       -         
U409_TICK.COUNTER50_RNITU182[10]     SB_LUT4     O        Out     0.379     4.338       -         
TICK503_14                           Net         -        -       1.371     -           9         
U409_TICK.TICK50_RNO                 SB_LUT4     I3       In      -         5.708       -         
U409_TICK.TICK50_RNO                 SB_LUT4     O        Out     0.316     6.024       -         
TICK50                               Net         -        -       1.507     -           1         
U409_TICK.TICK50                     SB_DFF      D        In      -         7.531       -         
==================================================================================================
Total path delay (propagation time + setup) of 7.636 is 1.788(23.4%) logic and 5.848(76.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: CLK28_IN
====================================



Starting Points with Worst Slack
********************************

                              Starting                                              Arrival           
Instance                      Reference     Type       Pin     Net                  Time        Slack 
                              Clock                                                                   
------------------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[2]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[2]     0.540       27.147
U409_CIA.CIA_CLK_COUNT[4]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[4]     0.540       27.196
U409_CIA.CIA_CLK_COUNT[1]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[1]     0.540       27.217
U409_CIA.CIA_CLK_COUNT[5]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[5]     0.540       27.217
U409_CIA.CIA_CLK_COUNT[0]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[0]     0.540       28.862
U409_CIA.CIA_CLK_COUNT[3]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[3]     0.540       29.011
U409_CIA.CIA_ENABLE           CLK28_IN      SB_DFF     Q       CIA_ENABLEm          0.540       30.716
U409_CIA.CLKCIA               CLK28_IN      SB_DFF     Q       CLKCIA_c             0.540       30.716
======================================================================================================


Ending Points with Worst Slack
******************************

                              Starting                                                  Required           
Instance                      Reference     Type       Pin     Net                      Time         Slack 
                              Clock                                                                        
-----------------------------------------------------------------------------------------------------------
U409_CIA.CLKCIA               CLK28_IN      SB_DFF     D       CLKCIA_0                 34.811       27.147
U409_CIA.CIA_ENABLE           CLK28_IN      SB_DFF     D       CIA_ENABLE_0             34.811       27.210
U409_CIA.CIA_CLK_COUNT[5]     CLK28_IN      SB_DFF     D       CIA_CLK_COUNT_3[5]       34.811       28.730
U409_CIA.CIA_CLK_COUNT[3]     CLK28_IN      SB_DFF     D       CIA_CLK_COUNT_3[3]       34.811       29.058
U409_CIA.CIA_CLK_COUNT[4]     CLK28_IN      SB_DFF     D       CIA_CLK_COUNT_RNO[4]     34.811       30.691
U409_CIA.CIA_CLK_COUNT[0]     CLK28_IN      SB_DFF     D       CIA_CLK_COUNT_i[0]       34.811       30.716
U409_CIA.CIA_CLK_COUNT[1]     CLK28_IN      SB_DFF     D       CIA_CLK_COUNT_RNO[1]     34.811       30.765
U409_CIA.CIA_CLK_COUNT[2]     CLK28_IN      SB_DFF     D       CIA_CLK_COUNT_RNO[2]     34.811       30.765
===========================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      34.916
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         34.811

    - Propagation time:                      7.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 27.147

    Number of logic level(s):                3
    Starting point:                          U409_CIA.CIA_CLK_COUNT[2] / Q
    Ending point:                            U409_CIA.CLKCIA / D
    The start point is clocked by            CLK28_IN [rising] on pin C
    The end   point is clocked by            CLK28_IN [rising] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                   Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[2]              SB_DFF      Q        Out     0.540     0.540       -         
CIA_CLK_COUNT[2]                       Net         -        -       1.599     -           5         
U409_CIA.CIA_CLK_COUNT_RNIH7921[5]     SB_LUT4     I0       In      -         2.139       -         
U409_CIA.CIA_CLK_COUNT_RNIH7921[5]     SB_LUT4     O        Out     0.449     2.588       -         
N_3_0                                  Net         -        -       1.371     -           2         
U409_CIA.CLKCIA_RNO_0                  SB_LUT4     I0       In      -         3.959       -         
U409_CIA.CLKCIA_RNO_0                  SB_LUT4     O        Out     0.449     4.408       -         
CLKCIA8                                Net         -        -       1.371     -           1         
U409_CIA.CLKCIA_RNO                    SB_LUT4     I2       In      -         5.779       -         
U409_CIA.CLKCIA_RNO                    SB_LUT4     O        Out     0.379     6.157       -         
CLKCIA_0                               Net         -        -       1.507     -           1         
U409_CIA.CLKCIA                        SB_DFF      D        In      -         7.664       -         
====================================================================================================
Total path delay (propagation time + setup) of 7.770 is 1.922(24.7%) logic and 5.848(75.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: U409_TOP|CLK80_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                          Starting                                                                     Arrival          
Instance                                  Reference                        Type        Pin     Net                     Time        Slack
                                          Clock                                                                                         
----------------------------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.ROM_TACK_COUNTER[1]     U409_TOP|CLK80_derived_clock     SB_DFFN     Q       ROM_TACK_COUNTER[1]     0.540       6.578
U409_TRANSFER_ACK.ROM_TACK_COUNTER[2]     U409_TOP|CLK80_derived_clock     SB_DFFN     Q       ROM_TACK_COUNTER[2]     0.540       6.599
U409_TRANSFER_ACK.ROM_TACK_COUNTER[3]     U409_TOP|CLK80_derived_clock     SB_DFFN     Q       ROM_TACK_COUNTER[3]     0.540       6.662
U409_TRANSFER_ACK.ROM_TACK_COUNTER[0]     U409_TOP|CLK80_derived_clock     SB_DFFN     Q       ROM_TACK_COUNTER[0]     0.540       8.300
U409_TRANSFER_ACK.TACK_OUTn               U409_TOP|CLK80_derived_clock     SB_DFFN     Q       TACK_OUTn               0.540       8.349
U409_TRANSFER_ACK.ROM_TACK_COUNTER[4]     U409_TOP|CLK80_derived_clock     SB_DFFN     Q       ROM_TACK_COUNTER[4]     0.540       8.433
========================================================================================================================================


Ending Points with Worst Slack
******************************

                                          Starting                                                                 Required          
Instance                                  Reference                        Type         Pin     Net                Time         Slack
                                          Clock                                                                                      
-------------------------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.ROM_TACK_COUNTER[2]     U409_TOP|CLK80_derived_clock     SB_DFFN      D       N_44_0             12.395       8.349
U409_TRANSFER_ACK.ROM_TACK_COUNTER[3]     U409_TOP|CLK80_derived_clock     SB_DFFN      D       N_42_0             12.395       8.349
U409_TRANSFER_ACK.ROM_TACK_COUNTER[4]     U409_TOP|CLK80_derived_clock     SB_DFFN      D       N_40_0             12.395       8.349
U409_TRANSFER_ACK.TACK_EN_i               U409_TOP|CLK80_derived_clock     SB_DFFNE     D       RESETn_c_i_set     12.395       8.349
U409_TRANSFER_ACK.TACK_OUTn               U409_TOP|CLK80_derived_clock     SB_DFFN      D       TACK_OUTn_0        12.395       8.349
=====================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      5.816
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     6.578

    Number of logic level(s):                2
    Starting point:                          U409_TRANSFER_ACK.ROM_TACK_COUNTER[1] / Q
    Ending point:                            U409_TRANSFER_ACK.ROM_TACK_COUNTER[0] / D
    The start point is clocked by            U409_TOP|CLK80_derived_clock [falling] on pin C
    The end   point is clocked by            U409_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                            Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.ROM_TACK_COUNTER[1]           SB_DFFN     Q        Out     0.540     0.540       -         
ROM_TACK_COUNTER[1]                             Net         -        -       1.599     -           2         
U409_TRANSFER_ACK.ROM_TACK_COUNTER_RNO_0[0]     SB_LUT4     I1       In      -         2.139       -         
U409_TRANSFER_ACK.ROM_TACK_COUNTER_RNO_0[0]     SB_LUT4     O        Out     0.400     2.539       -         
N_50                                            Net         -        -       1.371     -           1         
U409_TRANSFER_ACK.ROM_TACK_COUNTER_RNO[0]       SB_LUT4     I1       In      -         3.910       -         
U409_TRANSFER_ACK.ROM_TACK_COUNTER_RNO[0]       SB_LUT4     O        Out     0.400     4.309       -         
ROM_TACK_COUNTER_nss_0_i[0]                     Net         -        -       1.507     -           1         
U409_TRANSFER_ACK.ROM_TACK_COUNTER[0]           SB_DFFN     D        In      -         5.816       -         
=============================================================================================================
Total path delay (propagation time + setup) of 5.922 is 1.445(24.4%) logic and 4.477(75.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

---------------------------------------
Resource Usage Report for U409_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             4 uses
SB_CARRY        34 uses
SB_DFF          44 uses
SB_DFFN         6 uses
SB_DFFNE        1 use
SB_PLL40_CORE   1 use
VCC             4 uses
SB_LUT4         104 uses

I/O ports: 52
I/O primitives: 35
SB_GB_IO       2 uses
SB_IO          33 uses

I/O Register bits:                  0
Register bits not including I/Os:   51 (1%)
Total load per clock:
   CLK40_IN: 1
   CLK6: 1
   CLK28_IN: 1
   U409_TOP|CLK80_derived_clock: 7

@S |Mapping Summary:
Total  LUTs: 104 (2%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 104 = 104 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Nov 26 19:28:14 2024

###########################################################]


Synthesis exit by 0.
Current Implementation U409_icecube_Implmnt its sbt path: D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.edf " "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist" "-pTQ144" "-yD:/AmigaPCI/U409/U409.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.edf...
Parsing constraint file: D:/AmigaPCI/U409/U409.pcf ...
start to read sdc/scf file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.scf
sdc_reader OK D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.scf
Stored edif netlist at D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP...

write Timing Constraint to D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: U409_TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --outdir "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP --outdir D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP
SDC file             - D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	104
    Number of DFFs      	:	51
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	34
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	33
    Number of GBIOs     	:	2
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	1
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[8], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[1], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[11], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[3], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[5], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[15], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[6], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[14], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[7], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for LBENn, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for TT0, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for TT1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[9], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[2], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[10], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[4], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for RnW, as it is not connected to any PAD
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	106
    Number of DFFs      	:	51
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	34

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	34
        LUT, DFF and CARRY	:	17
    Combinational LogicCells
        Only LUT         	:	41
        CARRY Only       	:	3
        LUT with CARRY   	:	14
    LogicCells                  :	109/3520
    PLBs                        :	15/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	35/107
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 11.8 (sec)

Final Design Statistics
    Number of LUTs      	:	106
    Number of DFFs      	:	51
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	34
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	33
    Number of GBIOs     	:	2
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	109/3520
    PLBs                        :	29/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	35/107
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 5
Clock: CLK28_IN | Frequency: 281.69 MHz | Target: 28.64 MHz
Clock: CLK40_IN | Frequency: N/A | Target: 40.00 MHz
Clock: CLK6 | Frequency: 188.09 MHz | Target: 6.00 MHz
Clock: pll/PLLOUTCORE | Frequency: N/A | Target: 80.00 MHz
Clock: pll/PLLOUTGLOBAL | Frequency: 386.66 MHz | Target: 80.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 12.6 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --package TQ144 --outdir "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 547
used logic cells: 109
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --package TQ144 --outdir "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 547
used logic cells: 109
Translating sdc file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc...
Translated sdc file is D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc
oaInterface::GetInstName pInst NULL
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc" --outdir "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\router" --sdf_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc --outdir D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\router --sdf_file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design U409_TOP
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Info-1404: Inferred PLL generated clock at pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBAL
Read device time: 7
I1209: Started routing
I1223: Total Nets : 174 
I1212: Iteration  1 :    29 unrouted : 1 seconds
I1212: Iteration  2 :     4 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design U409_TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 8 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.v" --vhdl "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/sbt/outputs/simulation_netlist\U409_TOP_sbt.vhd" --lib "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc" --out-sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\netlister\U409_TOP_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.v
Writing D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/sbt/outputs/simulation_netlist\U409_TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\netlister\U409_TOP_sbt.sdc" --sdf-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.sdf" --report-file "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\timer\U409_TOP_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\netlister\U409_TOP_sbt.sdc --sdf-file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.sdf --report-file D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\timer\U409_TOP_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBAL
Info-1404: Inferred PLL generated clock at pll/PLLOUTCORE
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK40_IN_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --design "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --device_name iCE40HX4K --package TQ144 --outdir "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U409_icecube_syn.prj" -log "U409_icecube_Implmnt/U409_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U409_icecube_Implmnt/U409_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Tue Nov 26 19:31:59 2024

#Implementation: U409_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v" (library work)
@I::"D:\AmigaPCI\U409\U409_CIA.v" (library work)
@I::"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TICK.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TOP.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v" (library work)
Verilog syntax check successful!
File D:\AmigaPCI\U409\U409_TOP.v changed - recompiling
File D:\AmigaPCI\U409\U409_TRANSFER_ACK.v changed - recompiling
Selecting top level module U409_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":698:7:698:19|Synthesizing module SB_PLL40_CORE in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":40:7:40:23|Synthesizing module U409_TRANSFER_ACK in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v":35:7:35:23|Synthesizing module U409_DATA_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":39:7:39:25|Synthesizing module U409_ADDRESS_DECODE in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TICK.v":35:7:35:15|Synthesizing module U409_TICK in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_CIA.v":35:7:35:14|Synthesizing module U409_CIA in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Synthesizing module U409_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":67:2:67:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":67:2:67:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":67:2:67:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":67:2:67:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":67:2:67:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CL159 :"D:\AmigaPCI\U409\U409_TOP.v":38:54:38:56|Input RnW is unused.
@W: CL246 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":43:17:43:17|Input port bits 15 to 14 of A[31:1] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":43:17:43:17|Input port bits 11 to 1 of A[31:1] are unused. Assign logic for all port bits or change the input port size.
@N: CL201 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":57:0:57:5|Trying to extract state machine for register ROM_TACK_COUNTER.
Extracted state machine for register ROM_TACK_COUNTER
State machine has 5 reachable states with original encodings of:
   000
   001
   010
   011
   100
@N: CL159 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":42:37:42:41|Input ROMEN is unused.
@N: CL159 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":42:44:42:53|Input CIA_ENABLE is unused.
@N: CL159 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":42:56:42:61|Input CLKCIA is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 26 19:31:59 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 26 19:31:59 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 26 19:31:59 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\synwork\U409_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 26 19:32:00 2024

###########################################################]
Pre-mapping Report

# Tue Nov 26 19:32:00 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U409\U409_TOP.sdc
@L: D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U409_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                                Requested     Requested     Clock                       Clock                Clock
Clock                                Frequency     Period        Type                        Group                Load 
-----------------------------------------------------------------------------------------------------------------------
CLK6                                 6.0 MHz       166.667       declared                    default_clkgroup     36   
CLK28_IN                             28.6 MHz      34.916        declared                    default_clkgroup     8    
CLK40_IN                             40.0 MHz      25.000        declared                    default_clkgroup     6    
U409_TOP|CLK80_OUT_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     7    
=======================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine ROM_TACK_COUNTER[4:0] (in view: work.U409_TRANSFER_ACK(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Nov 26 19:32:01 2024

###########################################################]
Map & Optimize Report

# Tue Nov 26 19:32:01 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            CLK6
            CLK28_IN


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine ROM_TACK_COUNTER[4:0] (in view: work.U409_TRANSFER_ACK(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     9.43ns		 105 /        51
@N: FX1016 :"d:\amigapci\u409\u409_top.v":38:20:38:23|SB_GB_IO inserted on the port CLK6.
@N: FX1016 :"d:\amigapci\u409\u409_top.v":38:26:38:33|SB_GB_IO inserted on the port CLK28_IN.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

2 non-gated/non-generated clock tree(s) driving 44 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 7 clock pin(s) of sequential element(s)
0 instances converted, 7 sequential instances remain driven by gated/generated clocks

================================= Non-Gated/Non-Generated Clocks =================================
Clock Tree ID     Driving Element         Drive Element Type     Fanout     Sample Instance       
--------------------------------------------------------------------------------------------------
@K:CKID0002       CLK6_ibuf_gb_io         SB_GB_IO               36         U409_TICK.COUNTER50[5]
@K:CKID0003       CLK28_IN_ibuf_gb_io     SB_GB_IO               8          U409_CIA.CLKCIA       
==================================================================================================
======================================================================================================= Gated/Generated Clocks =======================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                 Explanation                                                                                                                   
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       pll                 SB_PLL40_CORE          7          U409_TRANSFER_ACK.TACK_EN_i     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
======================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\synwork\U409_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock CLK6 with period 166.67ns 
@N: MT615 |Found clock CLK28_IN with period 34.92ns 
@N: MT615 |Found clock U409_TOP|CLK80_OUT_derived_clock with period 12.50ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Tue Nov 26 19:32:02 2024
#


Top view:               U409_TOP
Requested Frequency:    6.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U409\U409_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 6.578

                                     Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                       Frequency     Frequency     Period        Period        Slack       Type                        Group           
-----------------------------------------------------------------------------------------------------------------------------------------------------
CLK6                                 6.0 MHz       131.0 MHz     166.667       7.636         159.030     declared                    default_clkgroup
CLK28_IN                             28.6 MHz      128.7 MHz     34.916        7.769         27.147      declared                    default_clkgroup
CLK40_IN                             40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U409_TOP|CLK80_OUT_derived_clock     80.0 MHz      168.9 MHz     12.500        5.922         6.578       derived (from CLK40_IN)     default_clkgroup
=====================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                              |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                          Ending                            |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
------------------------------------------------------------------------------------------------------------------------------------------------------------
CLK6                              CLK6                              |  166.667     159.030  |  No paths    -      |  No paths    -      |  No paths    -    
CLK28_IN                          CLK28_IN                          |  34.916      27.147   |  No paths    -      |  No paths    -      |  No paths    -    
U409_TOP|CLK80_OUT_derived_clock  U409_TOP|CLK80_OUT_derived_clock  |  No paths    -        |  12.500      6.578  |  No paths    -      |  No paths    -    
============================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: CLK6
====================================



Starting Points with Worst Slack
********************************

                           Starting                                          Arrival            
Instance                   Reference     Type       Pin     Net              Time        Slack  
                           Clock                                                                
------------------------------------------------------------------------------------------------
U409_TICK.COUNTER50[0]     CLK6          SB_DFF     Q       COUNTER50[0]     0.540       159.030
U409_TICK.COUNTER60[0]     CLK6          SB_DFF     Q       COUNTER60[0]     0.540       159.030
U409_TICK.COUNTER50[1]     CLK6          SB_DFF     Q       COUNTER50[1]     0.540       159.079
U409_TICK.COUNTER60[1]     CLK6          SB_DFF     Q       COUNTER60[1]     0.540       159.079
U409_TICK.COUNTER50[3]     CLK6          SB_DFF     Q       COUNTER50[3]     0.540       159.080
U409_TICK.COUNTER60[4]     CLK6          SB_DFF     Q       COUNTER60[4]     0.540       159.080
U409_TICK.COUNTER50[5]     CLK6          SB_DFF     Q       COUNTER50[5]     0.540       159.101
U409_TICK.COUNTER60[5]     CLK6          SB_DFF     Q       COUNTER60[5]     0.540       159.101
U409_TICK.COUNTER50[2]     CLK6          SB_DFF     Q       COUNTER50[2]     0.540       159.143
U409_TICK.COUNTER60[2]     CLK6          SB_DFF     Q       COUNTER60[2]     0.540       159.143
================================================================================================


Ending Points with Worst Slack
******************************

                            Starting                                             Required            
Instance                    Reference     Type       Pin     Net                 Time         Slack  
                            Clock                                                                    
-----------------------------------------------------------------------------------------------------
U409_TICK.TICK50            CLK6          SB_DFF     D       TICK50              166.562      159.030
U409_TICK.TICK60            CLK6          SB_DFF     D       TICK60              166.562      159.030
U409_TICK.COUNTER50[0]      CLK6          SB_DFF     D       COUNTER50_3[0]      166.562      159.059
U409_TICK.COUNTER50[5]      CLK6          SB_DFF     D       COUNTER50_3[5]      166.562      159.059
U409_TICK.COUNTER50[6]      CLK6          SB_DFF     D       COUNTER50_3[6]      166.562      159.059
U409_TICK.COUNTER50[9]      CLK6          SB_DFF     D       COUNTER50_3[9]      166.562      159.059
U409_TICK.COUNTER50[11]     CLK6          SB_DFF     D       COUNTER50_3[11]     166.562      159.059
U409_TICK.COUNTER50[13]     CLK6          SB_DFF     D       COUNTER50_3[13]     166.562      159.059
U409_TICK.COUNTER50[14]     CLK6          SB_DFF     D       COUNTER50_3[14]     166.562      159.059
U409_TICK.COUNTER50[15]     CLK6          SB_DFF     D       COUNTER50_3[15]     166.562      159.059
=====================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      166.667
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         166.562

    - Propagation time:                      7.531
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 159.030

    Number of logic level(s):                3
    Starting point:                          U409_TICK.COUNTER50[0] / Q
    Ending point:                            U409_TICK.TICK50 / D
    The start point is clocked by            CLK6 [rising] on pin C
    The end   point is clocked by            CLK6 [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U409_TICK.COUNTER50[0]               SB_DFF      Q        Out     0.540     0.540       -         
COUNTER50[0]                         Net         -        -       1.599     -           4         
U409_TICK.COUNTER50_RNID6CP[3]       SB_LUT4     I0       In      -         2.139       -         
U409_TICK.COUNTER50_RNID6CP[3]       SB_LUT4     O        Out     0.449     2.588       -         
TICK503_8                            Net         -        -       1.371     -           1         
U409_TICK.COUNTER50_RNITU182[10]     SB_LUT4     I2       In      -         3.959       -         
U409_TICK.COUNTER50_RNITU182[10]     SB_LUT4     O        Out     0.379     4.338       -         
TICK503_14                           Net         -        -       1.371     -           9         
U409_TICK.TICK50_RNO                 SB_LUT4     I3       In      -         5.708       -         
U409_TICK.TICK50_RNO                 SB_LUT4     O        Out     0.316     6.024       -         
TICK50                               Net         -        -       1.507     -           1         
U409_TICK.TICK50                     SB_DFF      D        In      -         7.531       -         
==================================================================================================
Total path delay (propagation time + setup) of 7.636 is 1.788(23.4%) logic and 5.848(76.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: CLK28_IN
====================================



Starting Points with Worst Slack
********************************

                              Starting                                              Arrival           
Instance                      Reference     Type       Pin     Net                  Time        Slack 
                              Clock                                                                   
------------------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[2]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[2]     0.540       27.147
U409_CIA.CIA_CLK_COUNT[4]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[4]     0.540       27.196
U409_CIA.CIA_CLK_COUNT[1]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[1]     0.540       27.217
U409_CIA.CIA_CLK_COUNT[5]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[5]     0.540       27.217
U409_CIA.CIA_CLK_COUNT[0]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[0]     0.540       28.862
U409_CIA.CIA_CLK_COUNT[3]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[3]     0.540       29.011
U409_CIA.CIA_ENABLE           CLK28_IN      SB_DFF     Q       CIA_ENABLEm          0.540       30.716
U409_CIA.CLKCIA               CLK28_IN      SB_DFF     Q       CLKCIA_c             0.540       30.716
======================================================================================================


Ending Points with Worst Slack
******************************

                              Starting                                                  Required           
Instance                      Reference     Type       Pin     Net                      Time         Slack 
                              Clock                                                                        
-----------------------------------------------------------------------------------------------------------
U409_CIA.CLKCIA               CLK28_IN      SB_DFF     D       CLKCIA_0                 34.811       27.147
U409_CIA.CIA_ENABLE           CLK28_IN      SB_DFF     D       CIA_ENABLE_0             34.811       27.210
U409_CIA.CIA_CLK_COUNT[5]     CLK28_IN      SB_DFF     D       CIA_CLK_COUNT_3[5]       34.811       28.730
U409_CIA.CIA_CLK_COUNT[3]     CLK28_IN      SB_DFF     D       CIA_CLK_COUNT_3[3]       34.811       29.058
U409_CIA.CIA_CLK_COUNT[4]     CLK28_IN      SB_DFF     D       CIA_CLK_COUNT_RNO[4]     34.811       30.691
U409_CIA.CIA_CLK_COUNT[0]     CLK28_IN      SB_DFF     D       CIA_CLK_COUNT_i[0]       34.811       30.716
U409_CIA.CIA_CLK_COUNT[1]     CLK28_IN      SB_DFF     D       CIA_CLK_COUNT_RNO[1]     34.811       30.765
U409_CIA.CIA_CLK_COUNT[2]     CLK28_IN      SB_DFF     D       CIA_CLK_COUNT_RNO[2]     34.811       30.765
===========================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      34.916
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         34.811

    - Propagation time:                      7.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 27.147

    Number of logic level(s):                3
    Starting point:                          U409_CIA.CIA_CLK_COUNT[2] / Q
    Ending point:                            U409_CIA.CLKCIA / D
    The start point is clocked by            CLK28_IN [rising] on pin C
    The end   point is clocked by            CLK28_IN [rising] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                   Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[2]              SB_DFF      Q        Out     0.540     0.540       -         
CIA_CLK_COUNT[2]                       Net         -        -       1.599     -           5         
U409_CIA.CIA_CLK_COUNT_RNIH7921[5]     SB_LUT4     I0       In      -         2.139       -         
U409_CIA.CIA_CLK_COUNT_RNIH7921[5]     SB_LUT4     O        Out     0.449     2.588       -         
N_3_0                                  Net         -        -       1.371     -           2         
U409_CIA.CLKCIA_RNO_0                  SB_LUT4     I0       In      -         3.959       -         
U409_CIA.CLKCIA_RNO_0                  SB_LUT4     O        Out     0.449     4.408       -         
CLKCIA8                                Net         -        -       1.371     -           1         
U409_CIA.CLKCIA_RNO                    SB_LUT4     I2       In      -         5.779       -         
U409_CIA.CLKCIA_RNO                    SB_LUT4     O        Out     0.379     6.157       -         
CLKCIA_0                               Net         -        -       1.507     -           1         
U409_CIA.CLKCIA                        SB_DFF      D        In      -         7.664       -         
====================================================================================================
Total path delay (propagation time + setup) of 7.770 is 1.922(24.7%) logic and 5.848(75.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: U409_TOP|CLK80_OUT_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                          Starting                                                                         Arrival          
Instance                                  Reference                            Type        Pin     Net                     Time        Slack
                                          Clock                                                                                             
--------------------------------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.ROM_TACK_COUNTER[1]     U409_TOP|CLK80_OUT_derived_clock     SB_DFFN     Q       ROM_TACK_COUNTER[1]     0.540       6.578
U409_TRANSFER_ACK.ROM_TACK_COUNTER[2]     U409_TOP|CLK80_OUT_derived_clock     SB_DFFN     Q       ROM_TACK_COUNTER[2]     0.540       6.599
U409_TRANSFER_ACK.ROM_TACK_COUNTER[3]     U409_TOP|CLK80_OUT_derived_clock     SB_DFFN     Q       ROM_TACK_COUNTER[3]     0.540       6.662
U409_TRANSFER_ACK.ROM_TACK_COUNTER[0]     U409_TOP|CLK80_OUT_derived_clock     SB_DFFN     Q       ROM_TACK_COUNTER[0]     0.540       8.300
U409_TRANSFER_ACK.TACK_OUTn               U409_TOP|CLK80_OUT_derived_clock     SB_DFFN     Q       TACK_OUTn               0.540       8.349
U409_TRANSFER_ACK.ROM_TACK_COUNTER[4]     U409_TOP|CLK80_OUT_derived_clock     SB_DFFN     Q       ROM_TACK_COUNTER[4]     0.540       8.433
============================================================================================================================================


Ending Points with Worst Slack
******************************

                                          Starting                                                                     Required          
Instance                                  Reference                            Type         Pin     Net                Time         Slack
                                          Clock                                                                                          
-----------------------------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.ROM_TACK_COUNTER[2]     U409_TOP|CLK80_OUT_derived_clock     SB_DFFN      D       N_44_0             12.395       8.349
U409_TRANSFER_ACK.ROM_TACK_COUNTER[3]     U409_TOP|CLK80_OUT_derived_clock     SB_DFFN      D       N_42_0             12.395       8.349
U409_TRANSFER_ACK.ROM_TACK_COUNTER[4]     U409_TOP|CLK80_OUT_derived_clock     SB_DFFN      D       N_40_0             12.395       8.349
U409_TRANSFER_ACK.TACK_EN_i               U409_TOP|CLK80_OUT_derived_clock     SB_DFFNE     D       RESETn_c_i_set     12.395       8.349
U409_TRANSFER_ACK.TACK_OUTn               U409_TOP|CLK80_OUT_derived_clock     SB_DFFN      D       TACK_OUTn_0        12.395       8.349
=========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      5.816
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     6.578

    Number of logic level(s):                2
    Starting point:                          U409_TRANSFER_ACK.ROM_TACK_COUNTER[1] / Q
    Ending point:                            U409_TRANSFER_ACK.ROM_TACK_COUNTER[0] / D
    The start point is clocked by            U409_TOP|CLK80_OUT_derived_clock [falling] on pin C
    The end   point is clocked by            U409_TOP|CLK80_OUT_derived_clock [falling] on pin C

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                            Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.ROM_TACK_COUNTER[1]           SB_DFFN     Q        Out     0.540     0.540       -         
ROM_TACK_COUNTER[1]                             Net         -        -       1.599     -           2         
U409_TRANSFER_ACK.ROM_TACK_COUNTER_RNO_0[0]     SB_LUT4     I1       In      -         2.139       -         
U409_TRANSFER_ACK.ROM_TACK_COUNTER_RNO_0[0]     SB_LUT4     O        Out     0.400     2.539       -         
N_50                                            Net         -        -       1.371     -           1         
U409_TRANSFER_ACK.ROM_TACK_COUNTER_RNO[0]       SB_LUT4     I1       In      -         3.910       -         
U409_TRANSFER_ACK.ROM_TACK_COUNTER_RNO[0]       SB_LUT4     O        Out     0.400     4.309       -         
ROM_TACK_COUNTER_nss_0_i[0]                     Net         -        -       1.507     -           1         
U409_TRANSFER_ACK.ROM_TACK_COUNTER[0]           SB_DFFN     D        In      -         5.816       -         
=============================================================================================================
Total path delay (propagation time + setup) of 5.922 is 1.445(24.4%) logic and 4.477(75.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

---------------------------------------
Resource Usage Report for U409_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             4 uses
SB_CARRY        34 uses
SB_DFF          44 uses
SB_DFFN         6 uses
SB_DFFNE        1 use
SB_PLL40_CORE   1 use
VCC             4 uses
SB_LUT4         104 uses

I/O ports: 52
I/O primitives: 35
SB_GB_IO       2 uses
SB_IO          33 uses

I/O Register bits:                  0
Register bits not including I/Os:   51 (1%)
Total load per clock:
   CLK40_IN: 1
   CLK6: 1
   CLK28_IN: 1
   U409_TOP|CLK80_OUT_derived_clock: 7

@S |Mapping Summary:
Total  LUTs: 104 (2%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 104 = 104 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Nov 26 19:32:02 2024

###########################################################]


Synthesis exit by 0.
Current Implementation U409_icecube_Implmnt its sbt path: D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.edf " "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist" "-pTQ144" "-yD:/AmigaPCI/U409/U409.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.edf...
Parsing constraint file: D:/AmigaPCI/U409/U409.pcf ...
start to read sdc/scf file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.scf
sdc_reader OK D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.scf
Stored edif netlist at D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP...

write Timing Constraint to D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: U409_TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --outdir "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP --outdir D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP
SDC file             - D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	104
    Number of DFFs      	:	51
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	34
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	33
    Number of GBIOs     	:	2
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	1
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[8], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[1], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[11], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[3], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[5], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[15], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[6], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[14], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[7], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for LBENn, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for TT0, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for TT1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[9], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[2], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[10], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[4], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for RnW, as it is not connected to any PAD
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	106
    Number of DFFs      	:	51
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	34

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	34
        LUT, DFF and CARRY	:	17
    Combinational LogicCells
        Only LUT         	:	41
        CARRY Only       	:	3
        LUT with CARRY   	:	14
    LogicCells                  :	109/3520
    PLBs                        :	15/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	35/107
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 11.9 (sec)

Final Design Statistics
    Number of LUTs      	:	106
    Number of DFFs      	:	51
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	34
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	33
    Number of GBIOs     	:	2
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	109/3520
    PLBs                        :	29/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	35/107
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 5
Clock: CLK28_IN | Frequency: 281.69 MHz | Target: 28.64 MHz
Clock: CLK40_IN | Frequency: N/A | Target: 40.00 MHz
Clock: CLK6 | Frequency: 188.09 MHz | Target: 6.00 MHz
Clock: pll/PLLOUTCORE | Frequency: N/A | Target: 80.00 MHz
Clock: pll/PLLOUTGLOBAL | Frequency: 386.66 MHz | Target: 80.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 12.7 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --package TQ144 --outdir "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 547
used logic cells: 109
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --package TQ144 --outdir "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 547
used logic cells: 109
Translating sdc file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc...
Translated sdc file is D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc
oaInterface::GetInstName pInst NULL
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc" --outdir "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\router" --sdf_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc --outdir D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\router --sdf_file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design U409_TOP
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Info-1404: Inferred PLL generated clock at pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBAL
Read device time: 7
I1209: Started routing
I1223: Total Nets : 174 
I1212: Iteration  1 :    29 unrouted : 1 seconds
I1212: Iteration  2 :     4 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design U409_TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 9 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.v" --vhdl "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/sbt/outputs/simulation_netlist\U409_TOP_sbt.vhd" --lib "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc" --out-sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\netlister\U409_TOP_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.v
Writing D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/sbt/outputs/simulation_netlist\U409_TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\netlister\U409_TOP_sbt.sdc" --sdf-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.sdf" --report-file "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\timer\U409_TOP_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\netlister\U409_TOP_sbt.sdc --sdf-file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.sdf --report-file D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\timer\U409_TOP_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBAL
Info-1404: Inferred PLL generated clock at pll/PLLOUTCORE
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK40_IN_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --design "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --device_name iCE40HX4K --package TQ144 --outdir "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U409_icecube_syn.prj" -log "U409_icecube_Implmnt/U409_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U409_icecube_Implmnt/U409_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Tue Nov 26 19:34:53 2024

#Implementation: U409_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v" (library work)
@I::"D:\AmigaPCI\U409\U409_CIA.v" (library work)
@I::"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TICK.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TOP.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v" (library work)
Verilog syntax check successful!
File D:\AmigaPCI\U409\U409_TRANSFER_ACK.v changed - recompiling
Selecting top level module U409_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":698:7:698:19|Synthesizing module SB_PLL40_CORE in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":40:7:40:23|Synthesizing module U409_TRANSFER_ACK in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v":35:7:35:23|Synthesizing module U409_DATA_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":39:7:39:25|Synthesizing module U409_ADDRESS_DECODE in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TICK.v":35:7:35:15|Synthesizing module U409_TICK in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_CIA.v":35:7:35:14|Synthesizing module U409_CIA in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Synthesizing module U409_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":67:2:67:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":67:2:67:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":67:2:67:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":67:2:67:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":67:2:67:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CL159 :"D:\AmigaPCI\U409\U409_TOP.v":38:54:38:56|Input RnW is unused.
@W: CL246 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":43:17:43:17|Input port bits 15 to 14 of A[31:1] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":43:17:43:17|Input port bits 11 to 1 of A[31:1] are unused. Assign logic for all port bits or change the input port size.
@N: CL201 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":57:0:57:5|Trying to extract state machine for register ROM_TACK_COUNTER.
Extracted state machine for register ROM_TACK_COUNTER
State machine has 5 reachable states with original encodings of:
   000
   001
   010
   011
   100
@N: CL159 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":42:44:42:53|Input CIA_ENABLE is unused.
@N: CL159 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":42:56:42:61|Input CLKCIA is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 26 19:34:53 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 26 19:34:53 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 26 19:34:53 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\synwork\U409_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 26 19:34:55 2024

###########################################################]
Pre-mapping Report

# Tue Nov 26 19:34:55 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U409\U409_TOP.sdc
@L: D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U409_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                                Requested     Requested     Clock                       Clock                Clock
Clock                                Frequency     Period        Type                        Group                Load 
-----------------------------------------------------------------------------------------------------------------------
CLK6                                 6.0 MHz       166.667       declared                    default_clkgroup     36   
CLK28_IN                             28.6 MHz      34.916        declared                    default_clkgroup     8    
CLK40_IN                             40.0 MHz      25.000        declared                    default_clkgroup     6    
U409_TOP|CLK80_OUT_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     7    
=======================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine ROM_TACK_COUNTER[4:0] (in view: work.U409_TRANSFER_ACK(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Nov 26 19:34:55 2024

###########################################################]
Map & Optimize Report

# Tue Nov 26 19:34:55 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            CLK6
            CLK28_IN


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine ROM_TACK_COUNTER[4:0] (in view: work.U409_TRANSFER_ACK(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     9.43ns		 103 /        51
@N: FX1016 :"d:\amigapci\u409\u409_top.v":38:20:38:23|SB_GB_IO inserted on the port CLK6.
@N: FX1016 :"d:\amigapci\u409\u409_top.v":38:26:38:33|SB_GB_IO inserted on the port CLK28_IN.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

2 non-gated/non-generated clock tree(s) driving 44 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 7 clock pin(s) of sequential element(s)
0 instances converted, 7 sequential instances remain driven by gated/generated clocks

================================= Non-Gated/Non-Generated Clocks =================================
Clock Tree ID     Driving Element         Drive Element Type     Fanout     Sample Instance       
--------------------------------------------------------------------------------------------------
@K:CKID0002       CLK6_ibuf_gb_io         SB_GB_IO               36         U409_TICK.COUNTER50[5]
@K:CKID0003       CLK28_IN_ibuf_gb_io     SB_GB_IO               8          U409_CIA.CLKCIA       
==================================================================================================
======================================================================================================= Gated/Generated Clocks =======================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                 Explanation                                                                                                                   
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       pll                 SB_PLL40_CORE          7          U409_TRANSFER_ACK.TACK_EN_i     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
======================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\synwork\U409_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock CLK6 with period 166.67ns 
@N: MT615 |Found clock CLK28_IN with period 34.92ns 
@N: MT615 |Found clock U409_TOP|CLK80_OUT_derived_clock with period 12.50ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Tue Nov 26 19:34:56 2024
#


Top view:               U409_TOP
Requested Frequency:    6.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U409\U409_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 6.550

                                     Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                       Frequency     Frequency     Period        Period        Slack       Type                        Group           
-----------------------------------------------------------------------------------------------------------------------------------------------------
CLK6                                 6.0 MHz       131.0 MHz     166.667       7.636         159.030     declared                    default_clkgroup
CLK28_IN                             28.6 MHz      128.7 MHz     34.916        7.769         27.147      declared                    default_clkgroup
CLK40_IN                             40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U409_TOP|CLK80_OUT_derived_clock     80.0 MHz      168.1 MHz     12.500        5.950         6.550       derived (from CLK40_IN)     default_clkgroup
=====================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                              |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                          Ending                            |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
------------------------------------------------------------------------------------------------------------------------------------------------------------
CLK6                              CLK6                              |  166.667     159.030  |  No paths    -      |  No paths    -      |  No paths    -    
CLK28_IN                          CLK28_IN                          |  34.916      27.147   |  No paths    -      |  No paths    -      |  No paths    -    
U409_TOP|CLK80_OUT_derived_clock  U409_TOP|CLK80_OUT_derived_clock  |  No paths    -        |  12.500      6.550  |  No paths    -      |  No paths    -    
============================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: CLK6
====================================



Starting Points with Worst Slack
********************************

                           Starting                                          Arrival            
Instance                   Reference     Type       Pin     Net              Time        Slack  
                           Clock                                                                
------------------------------------------------------------------------------------------------
U409_TICK.COUNTER50[0]     CLK6          SB_DFF     Q       COUNTER50[0]     0.540       159.030
U409_TICK.COUNTER60[0]     CLK6          SB_DFF     Q       COUNTER60[0]     0.540       159.030
U409_TICK.COUNTER50[1]     CLK6          SB_DFF     Q       COUNTER50[1]     0.540       159.079
U409_TICK.COUNTER60[1]     CLK6          SB_DFF     Q       COUNTER60[1]     0.540       159.079
U409_TICK.COUNTER50[3]     CLK6          SB_DFF     Q       COUNTER50[3]     0.540       159.080
U409_TICK.COUNTER60[4]     CLK6          SB_DFF     Q       COUNTER60[4]     0.540       159.080
U409_TICK.COUNTER50[5]     CLK6          SB_DFF     Q       COUNTER50[5]     0.540       159.101
U409_TICK.COUNTER60[5]     CLK6          SB_DFF     Q       COUNTER60[5]     0.540       159.101
U409_TICK.COUNTER50[2]     CLK6          SB_DFF     Q       COUNTER50[2]     0.540       159.143
U409_TICK.COUNTER60[2]     CLK6          SB_DFF     Q       COUNTER60[2]     0.540       159.143
================================================================================================


Ending Points with Worst Slack
******************************

                            Starting                                             Required            
Instance                    Reference     Type       Pin     Net                 Time         Slack  
                            Clock                                                                    
-----------------------------------------------------------------------------------------------------
U409_TICK.TICK50            CLK6          SB_DFF     D       TICK50              166.562      159.030
U409_TICK.TICK60            CLK6          SB_DFF     D       TICK60              166.562      159.030
U409_TICK.COUNTER50[0]      CLK6          SB_DFF     D       COUNTER50_3[0]      166.562      159.059
U409_TICK.COUNTER50[5]      CLK6          SB_DFF     D       COUNTER50_3[5]      166.562      159.059
U409_TICK.COUNTER50[6]      CLK6          SB_DFF     D       COUNTER50_3[6]      166.562      159.059
U409_TICK.COUNTER50[9]      CLK6          SB_DFF     D       COUNTER50_3[9]      166.562      159.059
U409_TICK.COUNTER50[11]     CLK6          SB_DFF     D       COUNTER50_3[11]     166.562      159.059
U409_TICK.COUNTER50[13]     CLK6          SB_DFF     D       COUNTER50_3[13]     166.562      159.059
U409_TICK.COUNTER50[14]     CLK6          SB_DFF     D       COUNTER50_3[14]     166.562      159.059
U409_TICK.COUNTER50[15]     CLK6          SB_DFF     D       COUNTER50_3[15]     166.562      159.059
=====================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      166.667
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         166.562

    - Propagation time:                      7.531
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 159.030

    Number of logic level(s):                3
    Starting point:                          U409_TICK.COUNTER50[0] / Q
    Ending point:                            U409_TICK.TICK50 / D
    The start point is clocked by            CLK6 [rising] on pin C
    The end   point is clocked by            CLK6 [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U409_TICK.COUNTER50[0]               SB_DFF      Q        Out     0.540     0.540       -         
COUNTER50[0]                         Net         -        -       1.599     -           4         
U409_TICK.COUNTER50_RNID6CP[3]       SB_LUT4     I0       In      -         2.139       -         
U409_TICK.COUNTER50_RNID6CP[3]       SB_LUT4     O        Out     0.449     2.588       -         
TICK503_8                            Net         -        -       1.371     -           1         
U409_TICK.COUNTER50_RNITU182[10]     SB_LUT4     I2       In      -         3.959       -         
U409_TICK.COUNTER50_RNITU182[10]     SB_LUT4     O        Out     0.379     4.338       -         
TICK503_14                           Net         -        -       1.371     -           9         
U409_TICK.TICK50_RNO                 SB_LUT4     I3       In      -         5.708       -         
U409_TICK.TICK50_RNO                 SB_LUT4     O        Out     0.316     6.024       -         
TICK50                               Net         -        -       1.507     -           1         
U409_TICK.TICK50                     SB_DFF      D        In      -         7.531       -         
==================================================================================================
Total path delay (propagation time + setup) of 7.636 is 1.788(23.4%) logic and 5.848(76.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: CLK28_IN
====================================



Starting Points with Worst Slack
********************************

                              Starting                                              Arrival           
Instance                      Reference     Type       Pin     Net                  Time        Slack 
                              Clock                                                                   
------------------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[2]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[2]     0.540       27.147
U409_CIA.CIA_CLK_COUNT[4]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[4]     0.540       27.196
U409_CIA.CIA_CLK_COUNT[1]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[1]     0.540       27.217
U409_CIA.CIA_CLK_COUNT[5]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[5]     0.540       27.217
U409_CIA.CIA_CLK_COUNT[0]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[0]     0.540       28.862
U409_CIA.CIA_CLK_COUNT[3]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[3]     0.540       29.011
U409_CIA.CIA_ENABLE           CLK28_IN      SB_DFF     Q       CIA_ENABLEm          0.540       30.716
U409_CIA.CLKCIA               CLK28_IN      SB_DFF     Q       CLKCIA_c             0.540       30.716
======================================================================================================


Ending Points with Worst Slack
******************************

                              Starting                                                  Required           
Instance                      Reference     Type       Pin     Net                      Time         Slack 
                              Clock                                                                        
-----------------------------------------------------------------------------------------------------------
U409_CIA.CLKCIA               CLK28_IN      SB_DFF     D       CLKCIA_0                 34.811       27.147
U409_CIA.CIA_ENABLE           CLK28_IN      SB_DFF     D       CIA_ENABLE_0             34.811       27.210
U409_CIA.CIA_CLK_COUNT[5]     CLK28_IN      SB_DFF     D       CIA_CLK_COUNT_3[5]       34.811       28.730
U409_CIA.CIA_CLK_COUNT[3]     CLK28_IN      SB_DFF     D       CIA_CLK_COUNT_3[3]       34.811       29.058
U409_CIA.CIA_CLK_COUNT[4]     CLK28_IN      SB_DFF     D       CIA_CLK_COUNT_RNO[4]     34.811       30.691
U409_CIA.CIA_CLK_COUNT[0]     CLK28_IN      SB_DFF     D       CIA_CLK_COUNT_i[0]       34.811       30.716
U409_CIA.CIA_CLK_COUNT[1]     CLK28_IN      SB_DFF     D       CIA_CLK_COUNT_RNO[1]     34.811       30.765
U409_CIA.CIA_CLK_COUNT[2]     CLK28_IN      SB_DFF     D       CIA_CLK_COUNT_RNO[2]     34.811       30.765
===========================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      34.916
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         34.811

    - Propagation time:                      7.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 27.147

    Number of logic level(s):                3
    Starting point:                          U409_CIA.CIA_CLK_COUNT[2] / Q
    Ending point:                            U409_CIA.CLKCIA / D
    The start point is clocked by            CLK28_IN [rising] on pin C
    The end   point is clocked by            CLK28_IN [rising] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                   Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[2]              SB_DFF      Q        Out     0.540     0.540       -         
CIA_CLK_COUNT[2]                       Net         -        -       1.599     -           5         
U409_CIA.CIA_CLK_COUNT_RNIH7921[5]     SB_LUT4     I0       In      -         2.139       -         
U409_CIA.CIA_CLK_COUNT_RNIH7921[5]     SB_LUT4     O        Out     0.449     2.588       -         
N_3_0                                  Net         -        -       1.371     -           2         
U409_CIA.CLKCIA_RNO_0                  SB_LUT4     I0       In      -         3.959       -         
U409_CIA.CLKCIA_RNO_0                  SB_LUT4     O        Out     0.449     4.408       -         
CLKCIA8                                Net         -        -       1.371     -           1         
U409_CIA.CLKCIA_RNO                    SB_LUT4     I2       In      -         5.779       -         
U409_CIA.CLKCIA_RNO                    SB_LUT4     O        Out     0.379     6.157       -         
CLKCIA_0                               Net         -        -       1.507     -           1         
U409_CIA.CLKCIA                        SB_DFF      D        In      -         7.664       -         
====================================================================================================
Total path delay (propagation time + setup) of 7.770 is 1.922(24.7%) logic and 5.848(75.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: U409_TOP|CLK80_OUT_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                          Starting                                                                         Arrival          
Instance                                  Reference                            Type        Pin     Net                     Time        Slack
                                          Clock                                                                                             
--------------------------------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.ROM_TACK_COUNTER[1]     U409_TOP|CLK80_OUT_derived_clock     SB_DFFN     Q       ROM_TACK_COUNTER[1]     0.540       6.550
U409_TRANSFER_ACK.ROM_TACK_COUNTER[3]     U409_TOP|CLK80_OUT_derived_clock     SB_DFFN     Q       ROM_TACK_COUNTER[3]     0.540       6.613
U409_TRANSFER_ACK.ROM_TACK_COUNTER[0]     U409_TOP|CLK80_OUT_derived_clock     SB_DFFN     Q       ROM_TACK_COUNTER[0]     0.540       8.349
U409_TRANSFER_ACK.ROM_TACK_COUNTER[2]     U409_TOP|CLK80_OUT_derived_clock     SB_DFFN     Q       ROM_TACK_COUNTER[2]     0.540       8.349
U409_TRANSFER_ACK.TACK_OUTn               U409_TOP|CLK80_OUT_derived_clock     SB_DFFN     Q       TACK_OUTn               0.540       8.349
U409_TRANSFER_ACK.ROM_TACK_COUNTER[4]     U409_TOP|CLK80_OUT_derived_clock     SB_DFFN     Q       ROM_TACK_COUNTER[4]     0.540       8.433
============================================================================================================================================


Ending Points with Worst Slack
******************************

                                          Starting                                                                     Required          
Instance                                  Reference                            Type         Pin     Net                Time         Slack
                                          Clock                                                                                          
-----------------------------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.ROM_TACK_COUNTER[2]     U409_TOP|CLK80_OUT_derived_clock     SB_DFFN      D       N_42_0             12.395       8.349
U409_TRANSFER_ACK.ROM_TACK_COUNTER[3]     U409_TOP|CLK80_OUT_derived_clock     SB_DFFN      D       N_40_0             12.395       8.349
U409_TRANSFER_ACK.ROM_TACK_COUNTER[4]     U409_TOP|CLK80_OUT_derived_clock     SB_DFFN      D       N_38_0             12.395       8.349
U409_TRANSFER_ACK.TACK_EN_i               U409_TOP|CLK80_OUT_derived_clock     SB_DFFNE     D       RESETn_c_i_set     12.395       8.349
U409_TRANSFER_ACK.TACK_OUTn               U409_TOP|CLK80_OUT_derived_clock     SB_DFFN      D       TACK_OUTn_0        12.395       8.349
=========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      5.845
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     6.550

    Number of logic level(s):                2
    Starting point:                          U409_TRANSFER_ACK.ROM_TACK_COUNTER[1] / Q
    Ending point:                            U409_TRANSFER_ACK.ROM_TACK_COUNTER[0] / D
    The start point is clocked by            U409_TOP|CLK80_OUT_derived_clock [falling] on pin C
    The end   point is clocked by            U409_TOP|CLK80_OUT_derived_clock [falling] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                      Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.ROM_TACK_COUNTER[1]     SB_DFFN     Q        Out     0.540     0.540       -         
ROM_TACK_COUNTER[1]                       Net         -        -       1.599     -           2         
U409_ADDRESS_DECODE.m23                   SB_LUT4     I2       In      -         2.139       -         
U409_ADDRESS_DECODE.m23                   SB_LUT4     O        Out     0.379     2.518       -         
N_47_mux                                  Net         -        -       1.371     -           1         
U409_ADDRESS_DECODE.m25                   SB_LUT4     I0       In      -         3.889       -         
U409_ADDRESS_DECODE.m25                   SB_LUT4     O        Out     0.449     4.338       -         
N_26                                      Net         -        -       1.507     -           1         
U409_TRANSFER_ACK.ROM_TACK_COUNTER[0]     SB_DFFN     D        In      -         5.845       -         
=======================================================================================================
Total path delay (propagation time + setup) of 5.950 is 1.473(24.8%) logic and 4.477(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

---------------------------------------
Resource Usage Report for U409_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             4 uses
SB_CARRY        34 uses
SB_DFF          44 uses
SB_DFFN         6 uses
SB_DFFNE        1 use
SB_PLL40_CORE   1 use
VCC             4 uses
SB_LUT4         101 uses

I/O ports: 52
I/O primitives: 35
SB_GB_IO       2 uses
SB_IO          33 uses

I/O Register bits:                  0
Register bits not including I/Os:   51 (1%)
Total load per clock:
   CLK40_IN: 1
   CLK6: 1
   CLK28_IN: 1
   U409_TOP|CLK80_OUT_derived_clock: 7

@S |Mapping Summary:
Total  LUTs: 101 (2%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 101 = 101 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Nov 26 19:34:56 2024

###########################################################]


Synthesis exit by 0.
Current Implementation U409_icecube_Implmnt its sbt path: D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.edf " "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist" "-pTQ144" "-yD:/AmigaPCI/U409/U409.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.edf...
Parsing constraint file: D:/AmigaPCI/U409/U409.pcf ...
start to read sdc/scf file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.scf
sdc_reader OK D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.scf
Stored edif netlist at D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP...

write Timing Constraint to D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: U409_TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --outdir "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP --outdir D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP
SDC file             - D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	101
    Number of DFFs      	:	51
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	34
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	33
    Number of GBIOs     	:	2
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	1
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[8], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[1], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[11], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[3], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[5], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[15], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[6], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[14], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[7], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for LBENn, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for TT0, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for TT1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[9], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[2], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[10], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[4], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for RnW, as it is not connected to any PAD
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	103
    Number of DFFs      	:	51
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	34

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	34
        LUT, DFF and CARRY	:	17
    Combinational LogicCells
        Only LUT         	:	38
        CARRY Only       	:	3
        LUT with CARRY   	:	14
    LogicCells                  :	106/3520
    PLBs                        :	15/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	35/107
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 11.5 (sec)

Final Design Statistics
    Number of LUTs      	:	103
    Number of DFFs      	:	51
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	34
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	33
    Number of GBIOs     	:	2
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	106/3520
    PLBs                        :	30/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	35/107
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 5
Clock: CLK28_IN | Frequency: 258.54 MHz | Target: 28.64 MHz
Clock: CLK40_IN | Frequency: N/A | Target: 40.00 MHz
Clock: CLK6 | Frequency: 188.02 MHz | Target: 6.00 MHz
Clock: pll/PLLOUTCORE | Frequency: N/A | Target: 80.00 MHz
Clock: pll/PLLOUTGLOBAL | Frequency: 386.94 MHz | Target: 80.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 12.3 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --package TQ144 --outdir "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 514
used logic cells: 106
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --package TQ144 --outdir "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 514
used logic cells: 106
Translating sdc file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc...
Translated sdc file is D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc
oaInterface::GetInstName pInst NULL
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc" --outdir "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\router" --sdf_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc --outdir D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\router --sdf_file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design U409_TOP
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Info-1404: Inferred PLL generated clock at pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBAL
Read device time: 8
I1209: Started routing
I1223: Total Nets : 169 
I1212: Iteration  1 :    39 unrouted : 1 seconds
I1212: Iteration  2 :     7 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design U409_TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 9 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.v" --vhdl "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/sbt/outputs/simulation_netlist\U409_TOP_sbt.vhd" --lib "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc" --out-sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\netlister\U409_TOP_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.v
Writing D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/sbt/outputs/simulation_netlist\U409_TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\netlister\U409_TOP_sbt.sdc" --sdf-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.sdf" --report-file "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\timer\U409_TOP_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\netlister\U409_TOP_sbt.sdc --sdf-file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.sdf --report-file D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\timer\U409_TOP_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBAL
Info-1404: Inferred PLL generated clock at pll/PLLOUTCORE
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK40_IN_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --design "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --device_name iCE40HX4K --package TQ144 --outdir "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U409_icecube_syn.prj" -log "U409_icecube_Implmnt/U409_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U409_icecube_Implmnt/U409_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Tue Nov 26 19:40:19 2024

#Implementation: U409_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v" (library work)
@I::"D:\AmigaPCI\U409\U409_CIA.v" (library work)
@I::"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TICK.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TOP.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v" (library work)
@E: CG342 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":95:8:95:18|Expecting target variable, found ROM_TACK_EN -- possible misspelling
@E: CS187 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":310:0:310:8|Expecting endmodule
2 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Nov 26 19:40:19 2024

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Nov 26 19:40:19 2024

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U409_icecube_syn.prj" -log "U409_icecube_Implmnt/U409_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U409_icecube_Implmnt/U409_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Tue Nov 26 19:40:59 2024

#Implementation: U409_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v" (library work)
@I::"D:\AmigaPCI\U409\U409_CIA.v" (library work)
@I::"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TICK.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TOP.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v" (library work)
Verilog syntax check successful!
Selecting top level module U409_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":698:7:698:19|Synthesizing module SB_PLL40_CORE in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":40:7:40:23|Synthesizing module U409_TRANSFER_ACK in library work.

@W: CL169 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":57:0:57:5|Pruning unused register TACK_COUNTER[2:0]. Make sure that there are no unused intermediate registers.
@N: CG364 :"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v":35:7:35:23|Synthesizing module U409_DATA_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":39:7:39:25|Synthesizing module U409_ADDRESS_DECODE in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TICK.v":35:7:35:15|Synthesizing module U409_TICK in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_CIA.v":35:7:35:14|Synthesizing module U409_CIA in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Synthesizing module U409_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":67:2:67:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":67:2:67:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":67:2:67:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":67:2:67:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":67:2:67:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CL159 :"D:\AmigaPCI\U409\U409_TOP.v":38:54:38:56|Input RnW is unused.
@W: CL246 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":43:17:43:17|Input port bits 15 to 14 of A[31:1] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":43:17:43:17|Input port bits 11 to 1 of A[31:1] are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":42:44:42:53|Input CIA_ENABLE is unused.
@N: CL159 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":42:56:42:61|Input CLKCIA is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 26 19:40:59 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 26 19:40:59 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 26 19:40:59 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\synwork\U409_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 26 19:41:00 2024

###########################################################]
Pre-mapping Report

# Tue Nov 26 19:41:01 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U409\U409_TOP.sdc
@L: D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U409_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                                Requested     Requested     Clock                       Clock                Clock
Clock                                Frequency     Period        Type                        Group                Load 
-----------------------------------------------------------------------------------------------------------------------
CLK6                                 6.0 MHz       166.667       declared                    default_clkgroup     36   
CLK28_IN                             28.6 MHz      34.916        declared                    default_clkgroup     8    
CLK40_IN                             40.0 MHz      25.000        declared                    default_clkgroup     1    
U409_TOP|CLK80_OUT_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     6    
=======================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Nov 26 19:41:01 2024

###########################################################]
Map & Optimize Report

# Tue Nov 26 19:41:01 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            CLK6
            CLK28_IN


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     8.03ns		 109 /        50
@N: FX1016 :"d:\amigapci\u409\u409_top.v":38:20:38:23|SB_GB_IO inserted on the port CLK6.
@N: FX1016 :"d:\amigapci\u409\u409_top.v":38:26:38:33|SB_GB_IO inserted on the port CLK28_IN.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

2 non-gated/non-generated clock tree(s) driving 44 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 6 clock pin(s) of sequential element(s)
0 instances converted, 6 sequential instances remain driven by gated/generated clocks

================================= Non-Gated/Non-Generated Clocks =================================
Clock Tree ID     Driving Element         Drive Element Type     Fanout     Sample Instance       
--------------------------------------------------------------------------------------------------
@K:CKID0002       CLK6_ibuf_gb_io         SB_GB_IO               36         U409_TICK.COUNTER50[5]
@K:CKID0003       CLK28_IN_ibuf_gb_io     SB_GB_IO               8          U409_CIA.CLKCIA       
==================================================================================================
============================================================================================================ Gated/Generated Clocks ============================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                           Explanation                                                                                                                   
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       pll                 SB_PLL40_CORE          6          U409_TRANSFER_ACK.ROM_TACK_COUNTER[0]     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 134MB)

Writing Analyst data base D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\synwork\U409_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock CLK6 with period 166.67ns 
@N: MT615 |Found clock CLK28_IN with period 34.92ns 
@N: MT615 |Found clock U409_TOP|CLK80_OUT_derived_clock with period 12.50ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Tue Nov 26 19:41:02 2024
#


Top view:               U409_TOP
Requested Frequency:    6.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U409\U409_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 6.529

                                     Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                       Frequency     Frequency     Period        Period        Slack       Type                        Group           
-----------------------------------------------------------------------------------------------------------------------------------------------------
CLK6                                 6.0 MHz       131.0 MHz     166.667       7.636         159.030     declared                    default_clkgroup
CLK28_IN                             28.6 MHz      128.7 MHz     34.916        7.769         27.147      declared                    default_clkgroup
CLK40_IN                             40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U409_TOP|CLK80_OUT_derived_clock     80.0 MHz      167.5 MHz     12.500        5.971         6.529       derived (from CLK40_IN)     default_clkgroup
=====================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                              |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                          Ending                            |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
------------------------------------------------------------------------------------------------------------------------------------------------------------
CLK6                              CLK6                              |  166.667     159.030  |  No paths    -      |  No paths    -      |  No paths    -    
CLK28_IN                          CLK28_IN                          |  34.916      27.147   |  No paths    -      |  No paths    -      |  No paths    -    
U409_TOP|CLK80_OUT_derived_clock  U409_TOP|CLK80_OUT_derived_clock  |  No paths    -        |  12.500      6.529  |  No paths    -      |  No paths    -    
============================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: CLK6
====================================



Starting Points with Worst Slack
********************************

                           Starting                                          Arrival            
Instance                   Reference     Type       Pin     Net              Time        Slack  
                           Clock                                                                
------------------------------------------------------------------------------------------------
U409_TICK.COUNTER50[0]     CLK6          SB_DFF     Q       COUNTER50[0]     0.540       159.030
U409_TICK.COUNTER60[0]     CLK6          SB_DFF     Q       COUNTER60[0]     0.540       159.030
U409_TICK.COUNTER50[1]     CLK6          SB_DFF     Q       COUNTER50[1]     0.540       159.079
U409_TICK.COUNTER60[1]     CLK6          SB_DFF     Q       COUNTER60[1]     0.540       159.079
U409_TICK.COUNTER50[3]     CLK6          SB_DFF     Q       COUNTER50[3]     0.540       159.080
U409_TICK.COUNTER60[4]     CLK6          SB_DFF     Q       COUNTER60[4]     0.540       159.080
U409_TICK.COUNTER50[5]     CLK6          SB_DFF     Q       COUNTER50[5]     0.540       159.101
U409_TICK.COUNTER60[5]     CLK6          SB_DFF     Q       COUNTER60[5]     0.540       159.101
U409_TICK.COUNTER50[2]     CLK6          SB_DFF     Q       COUNTER50[2]     0.540       159.143
U409_TICK.COUNTER60[2]     CLK6          SB_DFF     Q       COUNTER60[2]     0.540       159.143
================================================================================================


Ending Points with Worst Slack
******************************

                            Starting                                             Required            
Instance                    Reference     Type       Pin     Net                 Time         Slack  
                            Clock                                                                    
-----------------------------------------------------------------------------------------------------
U409_TICK.TICK50            CLK6          SB_DFF     D       TICK50              166.562      159.030
U409_TICK.TICK60            CLK6          SB_DFF     D       TICK60              166.562      159.030
U409_TICK.COUNTER50[0]      CLK6          SB_DFF     D       COUNTER50_3[0]      166.562      159.059
U409_TICK.COUNTER50[5]      CLK6          SB_DFF     D       COUNTER50_3[5]      166.562      159.059
U409_TICK.COUNTER50[6]      CLK6          SB_DFF     D       COUNTER50_3[6]      166.562      159.059
U409_TICK.COUNTER50[9]      CLK6          SB_DFF     D       COUNTER50_3[9]      166.562      159.059
U409_TICK.COUNTER50[11]     CLK6          SB_DFF     D       COUNTER50_3[11]     166.562      159.059
U409_TICK.COUNTER50[13]     CLK6          SB_DFF     D       COUNTER50_3[13]     166.562      159.059
U409_TICK.COUNTER50[14]     CLK6          SB_DFF     D       COUNTER50_3[14]     166.562      159.059
U409_TICK.COUNTER50[15]     CLK6          SB_DFF     D       COUNTER50_3[15]     166.562      159.059
=====================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      166.667
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         166.562

    - Propagation time:                      7.531
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 159.030

    Number of logic level(s):                3
    Starting point:                          U409_TICK.COUNTER50[0] / Q
    Ending point:                            U409_TICK.TICK50 / D
    The start point is clocked by            CLK6 [rising] on pin C
    The end   point is clocked by            CLK6 [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U409_TICK.COUNTER50[0]               SB_DFF      Q        Out     0.540     0.540       -         
COUNTER50[0]                         Net         -        -       1.599     -           4         
U409_TICK.COUNTER50_RNID6CP[3]       SB_LUT4     I0       In      -         2.139       -         
U409_TICK.COUNTER50_RNID6CP[3]       SB_LUT4     O        Out     0.449     2.588       -         
TICK503_8                            Net         -        -       1.371     -           1         
U409_TICK.COUNTER50_RNITU182[10]     SB_LUT4     I2       In      -         3.959       -         
U409_TICK.COUNTER50_RNITU182[10]     SB_LUT4     O        Out     0.379     4.338       -         
TICK503_14                           Net         -        -       1.371     -           9         
U409_TICK.TICK50_RNO                 SB_LUT4     I3       In      -         5.708       -         
U409_TICK.TICK50_RNO                 SB_LUT4     O        Out     0.316     6.024       -         
TICK50                               Net         -        -       1.507     -           1         
U409_TICK.TICK50                     SB_DFF      D        In      -         7.531       -         
==================================================================================================
Total path delay (propagation time + setup) of 7.636 is 1.788(23.4%) logic and 5.848(76.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: CLK28_IN
====================================



Starting Points with Worst Slack
********************************

                              Starting                                              Arrival           
Instance                      Reference     Type       Pin     Net                  Time        Slack 
                              Clock                                                                   
------------------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[2]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[2]     0.540       27.147
U409_CIA.CIA_CLK_COUNT[4]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[4]     0.540       27.196
U409_CIA.CIA_CLK_COUNT[1]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[1]     0.540       27.217
U409_CIA.CIA_CLK_COUNT[5]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[5]     0.540       27.217
U409_CIA.CIA_CLK_COUNT[0]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[0]     0.540       28.862
U409_CIA.CIA_CLK_COUNT[3]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[3]     0.540       29.011
U409_CIA.CIA_ENABLE           CLK28_IN      SB_DFF     Q       CIA_ENABLEm          0.540       30.716
U409_CIA.CLKCIA               CLK28_IN      SB_DFF     Q       CLKCIA_c             0.540       30.716
======================================================================================================


Ending Points with Worst Slack
******************************

                              Starting                                                  Required           
Instance                      Reference     Type       Pin     Net                      Time         Slack 
                              Clock                                                                        
-----------------------------------------------------------------------------------------------------------
U409_CIA.CLKCIA               CLK28_IN      SB_DFF     D       CLKCIA_0                 34.811       27.147
U409_CIA.CIA_ENABLE           CLK28_IN      SB_DFF     D       CIA_ENABLE_0             34.811       27.210
U409_CIA.CIA_CLK_COUNT[5]     CLK28_IN      SB_DFF     D       CIA_CLK_COUNT_3[5]       34.811       28.730
U409_CIA.CIA_CLK_COUNT[3]     CLK28_IN      SB_DFF     D       CIA_CLK_COUNT_3[3]       34.811       29.058
U409_CIA.CIA_CLK_COUNT[4]     CLK28_IN      SB_DFF     D       CIA_CLK_COUNT_RNO[4]     34.811       30.691
U409_CIA.CIA_CLK_COUNT[0]     CLK28_IN      SB_DFF     D       CIA_CLK_COUNT_i[0]       34.811       30.716
U409_CIA.CIA_CLK_COUNT[1]     CLK28_IN      SB_DFF     D       CIA_CLK_COUNT_RNO[1]     34.811       30.765
U409_CIA.CIA_CLK_COUNT[2]     CLK28_IN      SB_DFF     D       CIA_CLK_COUNT_RNO[2]     34.811       30.765
===========================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      34.916
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         34.811

    - Propagation time:                      7.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 27.147

    Number of logic level(s):                3
    Starting point:                          U409_CIA.CIA_CLK_COUNT[2] / Q
    Ending point:                            U409_CIA.CLKCIA / D
    The start point is clocked by            CLK28_IN [rising] on pin C
    The end   point is clocked by            CLK28_IN [rising] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                   Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[2]              SB_DFF      Q        Out     0.540     0.540       -         
CIA_CLK_COUNT[2]                       Net         -        -       1.599     -           5         
U409_CIA.CIA_CLK_COUNT_RNIH7921[5]     SB_LUT4     I0       In      -         2.139       -         
U409_CIA.CIA_CLK_COUNT_RNIH7921[5]     SB_LUT4     O        Out     0.449     2.588       -         
N_3_0                                  Net         -        -       1.371     -           2         
U409_CIA.CLKCIA_RNO_0                  SB_LUT4     I0       In      -         3.959       -         
U409_CIA.CLKCIA_RNO_0                  SB_LUT4     O        Out     0.449     4.408       -         
CLKCIA8                                Net         -        -       1.371     -           1         
U409_CIA.CLKCIA_RNO                    SB_LUT4     I2       In      -         5.779       -         
U409_CIA.CLKCIA_RNO                    SB_LUT4     O        Out     0.379     6.157       -         
CLKCIA_0                               Net         -        -       1.507     -           1         
U409_CIA.CLKCIA                        SB_DFF      D        In      -         7.664       -         
====================================================================================================
Total path delay (propagation time + setup) of 7.770 is 1.922(24.7%) logic and 5.848(75.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: U409_TOP|CLK80_OUT_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                          Starting                                                                          Arrival          
Instance                                  Reference                            Type         Pin     Net                     Time        Slack
                                          Clock                                                                                              
---------------------------------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.ROM_TACK_COUNTER[0]     U409_TOP|CLK80_OUT_derived_clock     SB_DFFN      Q       ROM_TACK_COUNTER[0]     0.540       6.529
U409_TRANSFER_ACK.ROM_TACK_COUNTER[1]     U409_TOP|CLK80_OUT_derived_clock     SB_DFFN      Q       ROM_TACK_COUNTER[1]     0.540       6.578
U409_TRANSFER_ACK.ROM_TACK_COUNTER[2]     U409_TOP|CLK80_OUT_derived_clock     SB_DFFN      Q       ROM_TACK_COUNTER[2]     0.540       6.613
U409_TRANSFER_ACK.ROM_TACK_EN             U409_TOP|CLK80_OUT_derived_clock     SB_DFFN      Q       ROM_TACK_EN             0.540       6.880
U409_TRANSFER_ACK.TACK_OUTn_ne            U409_TOP|CLK80_OUT_derived_clock     SB_DFFNE     Q       TACK_OUTn               0.540       8.300
=============================================================================================================================================


Ending Points with Worst Slack
******************************

                                   Starting                                                                     Required          
Instance                           Reference                            Type         Pin     Net                Time         Slack
                                   Clock                                                                                          
----------------------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.ROM_TACK_EN      U409_TOP|CLK80_OUT_derived_clock     SB_DFFN      D       ROM_TACK_EN_1      12.395       6.613
U409_TRANSFER_ACK.TACK_EN_i        U409_TOP|CLK80_OUT_derived_clock     SB_DFFNE     E       RESETn_c_i_en      12.500       6.747
U409_TRANSFER_ACK.TACK_OUTn_ne     U409_TOP|CLK80_OUT_derived_clock     SB_DFFNE     D       TACK_OUTn_2        12.395       8.300
U409_TRANSFER_ACK.TACK_EN_i        U409_TOP|CLK80_OUT_derived_clock     SB_DFFNE     D       RESETn_c_i_set     12.395       8.349
==================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      5.865
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     6.529

    Number of logic level(s):                2
    Starting point:                          U409_TRANSFER_ACK.ROM_TACK_COUNTER[0] / Q
    Ending point:                            U409_TRANSFER_ACK.ROM_TACK_COUNTER[2] / D
    The start point is clocked by            U409_TOP|CLK80_OUT_derived_clock [falling] on pin C
    The end   point is clocked by            U409_TOP|CLK80_OUT_derived_clock [falling] on pin C

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                            Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.ROM_TACK_COUNTER[0]           SB_DFFN     Q        Out     0.540     0.540       -         
ROM_TACK_COUNTER[0]                             Net         -        -       1.599     -           10        
U409_TRANSFER_ACK.ROM_TACK_COUNTER_RNO_0[2]     SB_LUT4     I0       In      -         2.139       -         
U409_TRANSFER_ACK.ROM_TACK_COUNTER_RNO_0[2]     SB_LUT4     O        Out     0.449     2.588       -         
CO1                                             Net         -        -       1.371     -           1         
U409_TRANSFER_ACK.ROM_TACK_COUNTER_RNO[2]       SB_LUT4     I1       In      -         3.959       -         
U409_TRANSFER_ACK.ROM_TACK_COUNTER_RNO[2]       SB_LUT4     O        Out     0.400     4.359       -         
ROM_TACK_COUNTER_1                              Net         -        -       1.507     -           1         
U409_TRANSFER_ACK.ROM_TACK_COUNTER[2]           SB_DFFN     D        In      -         5.865       -         
=============================================================================================================
Total path delay (propagation time + setup) of 5.971 is 1.494(25.0%) logic and 4.477(75.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

---------------------------------------
Resource Usage Report for U409_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             4 uses
SB_CARRY        34 uses
SB_DFF          44 uses
SB_DFFN         4 uses
SB_DFFNE        2 uses
SB_PLL40_CORE   1 use
VCC             4 uses
SB_LUT4         107 uses

I/O ports: 52
I/O primitives: 35
SB_GB_IO       2 uses
SB_IO          33 uses

I/O Register bits:                  0
Register bits not including I/Os:   50 (1%)
Total load per clock:
   CLK40_IN: 1
   CLK6: 1
   CLK28_IN: 1
   U409_TOP|CLK80_OUT_derived_clock: 6

@S |Mapping Summary:
Total  LUTs: 107 (3%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 107 = 107 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Nov 26 19:41:02 2024

###########################################################]


Synthesis exit by 0.
Current Implementation U409_icecube_Implmnt its sbt path: D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U409_icecube_syn.prj" -log "U409_icecube_Implmnt/U409_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U409_icecube_Implmnt/U409_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Tue Nov 26 19:41:57 2024

#Implementation: U409_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v" (library work)
@I::"D:\AmigaPCI\U409\U409_CIA.v" (library work)
@I::"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TICK.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TOP.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v" (library work)
Verilog syntax check successful!
File D:\AmigaPCI\U409\U409_TRANSFER_ACK.v changed - recompiling
Selecting top level module U409_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":698:7:698:19|Synthesizing module SB_PLL40_CORE in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":40:7:40:23|Synthesizing module U409_TRANSFER_ACK in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v":35:7:35:23|Synthesizing module U409_DATA_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":39:7:39:25|Synthesizing module U409_ADDRESS_DECODE in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TICK.v":35:7:35:15|Synthesizing module U409_TICK in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_CIA.v":35:7:35:14|Synthesizing module U409_CIA in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Synthesizing module U409_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":67:2:67:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":67:2:67:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":67:2:67:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":67:2:67:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":67:2:67:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CL159 :"D:\AmigaPCI\U409\U409_TOP.v":38:54:38:56|Input RnW is unused.
@W: CL246 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":43:17:43:17|Input port bits 15 to 14 of A[31:1] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":43:17:43:17|Input port bits 11 to 1 of A[31:1] are unused. Assign logic for all port bits or change the input port size.
@N: CL201 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":57:0:57:5|Trying to extract state machine for register TACK_COUNTER.
Extracted state machine for register TACK_COUNTER
State machine has 5 reachable states with original encodings of:
   000
   001
   010
   011
   100
@N: CL159 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":42:44:42:53|Input CIA_ENABLE is unused.
@N: CL159 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":42:56:42:61|Input CLKCIA is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 26 19:41:57 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 26 19:41:57 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 26 19:41:57 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\synwork\U409_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 26 19:41:58 2024

###########################################################]
Pre-mapping Report

# Tue Nov 26 19:41:58 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U409\U409_TOP.sdc
@L: D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U409_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                                Requested     Requested     Clock                       Clock                Clock
Clock                                Frequency     Period        Type                        Group                Load 
-----------------------------------------------------------------------------------------------------------------------
CLK6                                 6.0 MHz       166.667       declared                    default_clkgroup     36   
CLK28_IN                             28.6 MHz      34.916        declared                    default_clkgroup     8    
CLK40_IN                             40.0 MHz      25.000        declared                    default_clkgroup     1    
U409_TOP|CLK80_OUT_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     11   
=======================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine TACK_COUNTER[4:0] (in view: work.U409_TRANSFER_ACK(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Nov 26 19:41:59 2024

###########################################################]
Map & Optimize Report

# Tue Nov 26 19:41:59 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            CLK6
            CLK28_IN


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine TACK_COUNTER[4:0] (in view: work.U409_TRANSFER_ACK(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     8.03ns		 113 /        55
@N: FX1016 :"d:\amigapci\u409\u409_top.v":38:20:38:23|SB_GB_IO inserted on the port CLK6.
@N: FX1016 :"d:\amigapci\u409\u409_top.v":38:26:38:33|SB_GB_IO inserted on the port CLK28_IN.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

2 non-gated/non-generated clock tree(s) driving 44 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 11 clock pin(s) of sequential element(s)
0 instances converted, 11 sequential instances remain driven by gated/generated clocks

================================= Non-Gated/Non-Generated Clocks =================================
Clock Tree ID     Driving Element         Drive Element Type     Fanout     Sample Instance       
--------------------------------------------------------------------------------------------------
@K:CKID0002       CLK6_ibuf_gb_io         SB_GB_IO               36         U409_TICK.COUNTER50[5]
@K:CKID0003       CLK28_IN_ibuf_gb_io     SB_GB_IO               8          U409_CIA.CLKCIA       
==================================================================================================
============================================================================================================ Gated/Generated Clocks ============================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                           Explanation                                                                                                                   
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       pll                 SB_PLL40_CORE          11         U409_TRANSFER_ACK.ROM_TACK_COUNTER[0]     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\synwork\U409_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock CLK6 with period 166.67ns 
@N: MT615 |Found clock CLK28_IN with period 34.92ns 
@N: MT615 |Found clock U409_TOP|CLK80_OUT_derived_clock with period 12.50ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Tue Nov 26 19:42:00 2024
#


Top view:               U409_TOP
Requested Frequency:    6.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U409\U409_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 6.480

                                     Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                       Frequency     Frequency     Period        Period        Slack       Type                        Group           
-----------------------------------------------------------------------------------------------------------------------------------------------------
CLK6                                 6.0 MHz       131.0 MHz     166.667       7.636         159.030     declared                    default_clkgroup
CLK28_IN                             28.6 MHz      128.7 MHz     34.916        7.769         27.147      declared                    default_clkgroup
CLK40_IN                             40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U409_TOP|CLK80_OUT_derived_clock     80.0 MHz      166.1 MHz     12.500        6.020         6.480       derived (from CLK40_IN)     default_clkgroup
=====================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                              |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                          Ending                            |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
------------------------------------------------------------------------------------------------------------------------------------------------------------
CLK6                              CLK6                              |  166.667     159.030  |  No paths    -      |  No paths    -      |  No paths    -    
CLK28_IN                          CLK28_IN                          |  34.916      27.147   |  No paths    -      |  No paths    -      |  No paths    -    
U409_TOP|CLK80_OUT_derived_clock  U409_TOP|CLK80_OUT_derived_clock  |  No paths    -        |  12.500      6.480  |  No paths    -      |  No paths    -    
============================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: CLK6
====================================



Starting Points with Worst Slack
********************************

                           Starting                                          Arrival            
Instance                   Reference     Type       Pin     Net              Time        Slack  
                           Clock                                                                
------------------------------------------------------------------------------------------------
U409_TICK.COUNTER50[0]     CLK6          SB_DFF     Q       COUNTER50[0]     0.540       159.030
U409_TICK.COUNTER60[0]     CLK6          SB_DFF     Q       COUNTER60[0]     0.540       159.030
U409_TICK.COUNTER50[1]     CLK6          SB_DFF     Q       COUNTER50[1]     0.540       159.079
U409_TICK.COUNTER60[1]     CLK6          SB_DFF     Q       COUNTER60[1]     0.540       159.079
U409_TICK.COUNTER50[3]     CLK6          SB_DFF     Q       COUNTER50[3]     0.540       159.080
U409_TICK.COUNTER60[4]     CLK6          SB_DFF     Q       COUNTER60[4]     0.540       159.080
U409_TICK.COUNTER50[5]     CLK6          SB_DFF     Q       COUNTER50[5]     0.540       159.101
U409_TICK.COUNTER60[5]     CLK6          SB_DFF     Q       COUNTER60[5]     0.540       159.101
U409_TICK.COUNTER50[2]     CLK6          SB_DFF     Q       COUNTER50[2]     0.540       159.143
U409_TICK.COUNTER60[2]     CLK6          SB_DFF     Q       COUNTER60[2]     0.540       159.143
================================================================================================


Ending Points with Worst Slack
******************************

                            Starting                                             Required            
Instance                    Reference     Type       Pin     Net                 Time         Slack  
                            Clock                                                                    
-----------------------------------------------------------------------------------------------------
U409_TICK.TICK50            CLK6          SB_DFF     D       TICK50              166.562      159.030
U409_TICK.TICK60            CLK6          SB_DFF     D       TICK60              166.562      159.030
U409_TICK.COUNTER50[0]      CLK6          SB_DFF     D       COUNTER50_3[0]      166.562      159.059
U409_TICK.COUNTER50[5]      CLK6          SB_DFF     D       COUNTER50_3[5]      166.562      159.059
U409_TICK.COUNTER50[6]      CLK6          SB_DFF     D       COUNTER50_3[6]      166.562      159.059
U409_TICK.COUNTER50[9]      CLK6          SB_DFF     D       COUNTER50_3[9]      166.562      159.059
U409_TICK.COUNTER50[11]     CLK6          SB_DFF     D       COUNTER50_3[11]     166.562      159.059
U409_TICK.COUNTER50[13]     CLK6          SB_DFF     D       COUNTER50_3[13]     166.562      159.059
U409_TICK.COUNTER50[14]     CLK6          SB_DFF     D       COUNTER50_3[14]     166.562      159.059
U409_TICK.COUNTER50[15]     CLK6          SB_DFF     D       COUNTER50_3[15]     166.562      159.059
=====================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      166.667
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         166.562

    - Propagation time:                      7.531
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 159.030

    Number of logic level(s):                3
    Starting point:                          U409_TICK.COUNTER50[0] / Q
    Ending point:                            U409_TICK.TICK50 / D
    The start point is clocked by            CLK6 [rising] on pin C
    The end   point is clocked by            CLK6 [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U409_TICK.COUNTER50[0]               SB_DFF      Q        Out     0.540     0.540       -         
COUNTER50[0]                         Net         -        -       1.599     -           4         
U409_TICK.COUNTER50_RNID6CP[3]       SB_LUT4     I0       In      -         2.139       -         
U409_TICK.COUNTER50_RNID6CP[3]       SB_LUT4     O        Out     0.449     2.588       -         
TICK503_8                            Net         -        -       1.371     -           1         
U409_TICK.COUNTER50_RNITU182[10]     SB_LUT4     I2       In      -         3.959       -         
U409_TICK.COUNTER50_RNITU182[10]     SB_LUT4     O        Out     0.379     4.338       -         
TICK503_14                           Net         -        -       1.371     -           9         
U409_TICK.TICK50_RNO                 SB_LUT4     I3       In      -         5.708       -         
U409_TICK.TICK50_RNO                 SB_LUT4     O        Out     0.316     6.024       -         
TICK50                               Net         -        -       1.507     -           1         
U409_TICK.TICK50                     SB_DFF      D        In      -         7.531       -         
==================================================================================================
Total path delay (propagation time + setup) of 7.636 is 1.788(23.4%) logic and 5.848(76.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: CLK28_IN
====================================



Starting Points with Worst Slack
********************************

                              Starting                                              Arrival           
Instance                      Reference     Type       Pin     Net                  Time        Slack 
                              Clock                                                                   
------------------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[2]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[2]     0.540       27.147
U409_CIA.CIA_CLK_COUNT[4]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[4]     0.540       27.196
U409_CIA.CIA_CLK_COUNT[1]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[1]     0.540       27.217
U409_CIA.CIA_CLK_COUNT[5]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[5]     0.540       27.217
U409_CIA.CIA_CLK_COUNT[0]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[0]     0.540       28.862
U409_CIA.CIA_CLK_COUNT[3]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[3]     0.540       29.011
U409_CIA.CIA_ENABLE           CLK28_IN      SB_DFF     Q       CIA_ENABLEm          0.540       30.716
U409_CIA.CLKCIA               CLK28_IN      SB_DFF     Q       CLKCIA_c             0.540       30.716
======================================================================================================


Ending Points with Worst Slack
******************************

                              Starting                                                  Required           
Instance                      Reference     Type       Pin     Net                      Time         Slack 
                              Clock                                                                        
-----------------------------------------------------------------------------------------------------------
U409_CIA.CLKCIA               CLK28_IN      SB_DFF     D       CLKCIA_0                 34.811       27.147
U409_CIA.CIA_ENABLE           CLK28_IN      SB_DFF     D       CIA_ENABLE_0             34.811       27.210
U409_CIA.CIA_CLK_COUNT[5]     CLK28_IN      SB_DFF     D       CIA_CLK_COUNT_3[5]       34.811       28.730
U409_CIA.CIA_CLK_COUNT[3]     CLK28_IN      SB_DFF     D       CIA_CLK_COUNT_3[3]       34.811       29.058
U409_CIA.CIA_CLK_COUNT[4]     CLK28_IN      SB_DFF     D       CIA_CLK_COUNT_RNO[4]     34.811       30.691
U409_CIA.CIA_CLK_COUNT[0]     CLK28_IN      SB_DFF     D       CIA_CLK_COUNT_i[0]       34.811       30.716
U409_CIA.CIA_CLK_COUNT[1]     CLK28_IN      SB_DFF     D       CIA_CLK_COUNT_RNO[1]     34.811       30.765
U409_CIA.CIA_CLK_COUNT[2]     CLK28_IN      SB_DFF     D       CIA_CLK_COUNT_RNO[2]     34.811       30.765
===========================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      34.916
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         34.811

    - Propagation time:                      7.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 27.147

    Number of logic level(s):                3
    Starting point:                          U409_CIA.CIA_CLK_COUNT[2] / Q
    Ending point:                            U409_CIA.CLKCIA / D
    The start point is clocked by            CLK28_IN [rising] on pin C
    The end   point is clocked by            CLK28_IN [rising] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                   Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[2]              SB_DFF      Q        Out     0.540     0.540       -         
CIA_CLK_COUNT[2]                       Net         -        -       1.599     -           5         
U409_CIA.CIA_CLK_COUNT_RNIH7921[5]     SB_LUT4     I0       In      -         2.139       -         
U409_CIA.CIA_CLK_COUNT_RNIH7921[5]     SB_LUT4     O        Out     0.449     2.588       -         
N_3_0                                  Net         -        -       1.371     -           2         
U409_CIA.CLKCIA_RNO_0                  SB_LUT4     I0       In      -         3.959       -         
U409_CIA.CLKCIA_RNO_0                  SB_LUT4     O        Out     0.449     4.408       -         
CLKCIA8                                Net         -        -       1.371     -           1         
U409_CIA.CLKCIA_RNO                    SB_LUT4     I2       In      -         5.779       -         
U409_CIA.CLKCIA_RNO                    SB_LUT4     O        Out     0.379     6.157       -         
CLKCIA_0                               Net         -        -       1.507     -           1         
U409_CIA.CLKCIA                        SB_DFF      D        In      -         7.664       -         
====================================================================================================
Total path delay (propagation time + setup) of 7.770 is 1.922(24.7%) logic and 5.848(75.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: U409_TOP|CLK80_OUT_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                          Starting                                                                         Arrival          
Instance                                  Reference                            Type        Pin     Net                     Time        Slack
                                          Clock                                                                                             
--------------------------------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.ROM_TACK_EN             U409_TOP|CLK80_OUT_derived_clock     SB_DFFN     Q       ROM_TACK_EN             0.540       6.480
U409_TRANSFER_ACK.ROM_TACK_COUNTER[0]     U409_TOP|CLK80_OUT_derived_clock     SB_DFFN     Q       ROM_TACK_COUNTER[0]     0.540       6.529
U409_TRANSFER_ACK.TACK_COUNTER[1]         U409_TOP|CLK80_OUT_derived_clock     SB_DFFN     Q       TACK_COUNTER[1]         0.540       6.529
U409_TRANSFER_ACK.TACK_COUNTER[2]         U409_TOP|CLK80_OUT_derived_clock     SB_DFFN     Q       TACK_COUNTER[2]         0.540       6.550
U409_TRANSFER_ACK.ROM_TACK_COUNTER[1]     U409_TOP|CLK80_OUT_derived_clock     SB_DFFN     Q       ROM_TACK_COUNTER[1]     0.540       6.578
U409_TRANSFER_ACK.ROM_TACK_COUNTER[2]     U409_TOP|CLK80_OUT_derived_clock     SB_DFFN     Q       ROM_TACK_COUNTER[2]     0.540       6.613
U409_TRANSFER_ACK.TACK_COUNTER[3]         U409_TOP|CLK80_OUT_derived_clock     SB_DFFN     Q       TACK_COUNTER[3]         0.540       6.613
U409_TRANSFER_ACK.TACK_OUTn               U409_TOP|CLK80_OUT_derived_clock     SB_DFFN     Q       TACK_OUTn               0.540       8.349
U409_TRANSFER_ACK.TACK_COUNTER[0]         U409_TOP|CLK80_OUT_derived_clock     SB_DFFN     Q       TACK_COUNTER[0]         0.540       8.370
U409_TRANSFER_ACK.TACK_COUNTER[4]         U409_TOP|CLK80_OUT_derived_clock     SB_DFFN     Q       TACK_COUNTER[4]         0.540       8.433
============================================================================================================================================


Ending Points with Worst Slack
******************************

                                      Starting                                                                    Required          
Instance                              Reference                            Type         Pin     Net               Time         Slack
                                      Clock                                                                                         
------------------------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.TACK_COUNTER[0]     U409_TOP|CLK80_OUT_derived_clock     SB_DFFN      D       N_12              12.395       6.480
U409_TRANSFER_ACK.ROM_TACK_EN         U409_TOP|CLK80_OUT_derived_clock     SB_DFFN      D       ROM_TACK_EN_1     12.395       6.613
U409_TRANSFER_ACK.TACK_COUNTER[3]     U409_TOP|CLK80_OUT_derived_clock     SB_DFFN      D       N_19_i            12.395       8.300
U409_TRANSFER_ACK.TACK_COUNTER[1]     U409_TOP|CLK80_OUT_derived_clock     SB_DFFN      D       N_10_i            12.395       8.349
U409_TRANSFER_ACK.TACK_COUNTER[2]     U409_TOP|CLK80_OUT_derived_clock     SB_DFFN      D       N_17_i            12.395       8.349
U409_TRANSFER_ACK.TACK_COUNTER[4]     U409_TOP|CLK80_OUT_derived_clock     SB_DFFN      D       N_21_i            12.395       8.349
U409_TRANSFER_ACK.TACK_EN_i           U409_TOP|CLK80_OUT_derived_clock     SB_DFFNE     D       N_19              12.395       8.349
U409_TRANSFER_ACK.TACK_OUTn           U409_TOP|CLK80_OUT_derived_clock     SB_DFFN      D       TACK_OUTn_0       12.395       8.349
U409_TRANSFER_ACK.TACK_EN_i           U409_TOP|CLK80_OUT_derived_clock     SB_DFFNE     E       RESETn_c_i_en     12.500       8.454
====================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      5.915
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     6.480

    Number of logic level(s):                2
    Starting point:                          U409_TRANSFER_ACK.ROM_TACK_EN / Q
    Ending point:                            U409_TRANSFER_ACK.TACK_COUNTER[0] / D
    The start point is clocked by            U409_TOP|CLK80_OUT_derived_clock [falling] on pin C
    The end   point is clocked by            U409_TOP|CLK80_OUT_derived_clock [falling] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.ROM_TACK_EN               SB_DFFN     Q        Out     0.540     0.540       -         
ROM_TACK_EN                                 Net         -        -       1.599     -           4         
U409_TRANSFER_ACK.TACK_COUNTER_RNO_0[0]     SB_LUT4     I0       In      -         2.139       -         
U409_TRANSFER_ACK.TACK_COUNTER_RNO_0[0]     SB_LUT4     O        Out     0.449     2.588       -         
N_40                                        Net         -        -       1.371     -           1         
U409_TRANSFER_ACK.TACK_COUNTER_RNO[0]       SB_LUT4     I0       In      -         3.959       -         
U409_TRANSFER_ACK.TACK_COUNTER_RNO[0]       SB_LUT4     O        Out     0.449     4.408       -         
N_12                                        Net         -        -       1.507     -           1         
U409_TRANSFER_ACK.TACK_COUNTER[0]           SB_DFFN     D        In      -         5.915       -         
=========================================================================================================
Total path delay (propagation time + setup) of 6.020 is 1.543(25.6%) logic and 4.477(74.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

---------------------------------------
Resource Usage Report for U409_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             4 uses
SB_CARRY        34 uses
SB_DFF          44 uses
SB_DFFN         10 uses
SB_DFFNE        1 use
SB_PLL40_CORE   1 use
VCC             4 uses
SB_LUT4         112 uses

I/O ports: 52
I/O primitives: 35
SB_GB_IO       2 uses
SB_IO          33 uses

I/O Register bits:                  0
Register bits not including I/Os:   55 (1%)
Total load per clock:
   CLK40_IN: 1
   CLK6: 1
   CLK28_IN: 1
   U409_TOP|CLK80_OUT_derived_clock: 11

@S |Mapping Summary:
Total  LUTs: 112 (3%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 112 = 112 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Nov 26 19:42:00 2024

###########################################################]


Synthesis exit by 0.
Current Implementation U409_icecube_Implmnt its sbt path: D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U409_icecube_syn.prj" -log "U409_icecube_Implmnt/U409_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U409_icecube_Implmnt/U409_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Tue Nov 26 19:42:24 2024

#Implementation: U409_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v" (library work)
@I::"D:\AmigaPCI\U409\U409_CIA.v" (library work)
@I::"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TICK.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TOP.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module U409_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":698:7:698:19|Synthesizing module SB_PLL40_CORE in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":40:7:40:23|Synthesizing module U409_TRANSFER_ACK in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v":35:7:35:23|Synthesizing module U409_DATA_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":39:7:39:25|Synthesizing module U409_ADDRESS_DECODE in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TICK.v":35:7:35:15|Synthesizing module U409_TICK in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_CIA.v":35:7:35:14|Synthesizing module U409_CIA in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Synthesizing module U409_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":67:2:67:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":67:2:67:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":67:2:67:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":67:2:67:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":67:2:67:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CL159 :"D:\AmigaPCI\U409\U409_TOP.v":38:54:38:56|Input RnW is unused.
@W: CL246 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":43:17:43:17|Input port bits 15 to 14 of A[31:1] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":43:17:43:17|Input port bits 11 to 1 of A[31:1] are unused. Assign logic for all port bits or change the input port size.
@N: CL201 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":57:0:57:5|Trying to extract state machine for register TACK_COUNTER.
Extracted state machine for register TACK_COUNTER
State machine has 5 reachable states with original encodings of:
   000
   001
   010
   011
   100
@N: CL159 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":42:44:42:53|Input CIA_ENABLE is unused.
@N: CL159 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":42:56:42:61|Input CLKCIA is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 26 19:42:24 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 26 19:42:24 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 26 19:42:24 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\synwork\U409_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 26 19:42:26 2024

###########################################################]
Pre-mapping Report

# Tue Nov 26 19:42:26 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U409\U409_TOP.sdc
@L: D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U409_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                                Requested     Requested     Clock                       Clock                Clock
Clock                                Frequency     Period        Type                        Group                Load 
-----------------------------------------------------------------------------------------------------------------------
CLK6                                 6.0 MHz       166.667       declared                    default_clkgroup     36   
CLK28_IN                             28.6 MHz      34.916        declared                    default_clkgroup     8    
CLK40_IN                             40.0 MHz      25.000        declared                    default_clkgroup     1    
U409_TOP|CLK80_OUT_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     11   
=======================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine TACK_COUNTER[4:0] (in view: work.U409_TRANSFER_ACK(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Nov 26 19:42:26 2024

###########################################################]
Map & Optimize Report

# Tue Nov 26 19:42:26 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            CLK6
            CLK28_IN


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine TACK_COUNTER[4:0] (in view: work.U409_TRANSFER_ACK(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     8.03ns		 113 /        55
@N: FX1016 :"d:\amigapci\u409\u409_top.v":38:20:38:23|SB_GB_IO inserted on the port CLK6.
@N: FX1016 :"d:\amigapci\u409\u409_top.v":38:26:38:33|SB_GB_IO inserted on the port CLK28_IN.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

2 non-gated/non-generated clock tree(s) driving 44 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 11 clock pin(s) of sequential element(s)
0 instances converted, 11 sequential instances remain driven by gated/generated clocks

================================= Non-Gated/Non-Generated Clocks =================================
Clock Tree ID     Driving Element         Drive Element Type     Fanout     Sample Instance       
--------------------------------------------------------------------------------------------------
@K:CKID0002       CLK6_ibuf_gb_io         SB_GB_IO               36         U409_TICK.COUNTER50[5]
@K:CKID0003       CLK28_IN_ibuf_gb_io     SB_GB_IO               8          U409_CIA.CLKCIA       
==================================================================================================
============================================================================================================ Gated/Generated Clocks ============================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                           Explanation                                                                                                                   
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       pll                 SB_PLL40_CORE          11         U409_TRANSFER_ACK.ROM_TACK_COUNTER[0]     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\synwork\U409_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock CLK6 with period 166.67ns 
@N: MT615 |Found clock CLK28_IN with period 34.92ns 
@N: MT615 |Found clock U409_TOP|CLK80_OUT_derived_clock with period 12.50ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Tue Nov 26 19:42:27 2024
#


Top view:               U409_TOP
Requested Frequency:    6.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U409\U409_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 6.480

                                     Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                       Frequency     Frequency     Period        Period        Slack       Type                        Group           
-----------------------------------------------------------------------------------------------------------------------------------------------------
CLK6                                 6.0 MHz       131.0 MHz     166.667       7.636         159.030     declared                    default_clkgroup
CLK28_IN                             28.6 MHz      128.7 MHz     34.916        7.769         27.147      declared                    default_clkgroup
CLK40_IN                             40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U409_TOP|CLK80_OUT_derived_clock     80.0 MHz      166.1 MHz     12.500        6.020         6.480       derived (from CLK40_IN)     default_clkgroup
=====================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                              |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                          Ending                            |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
------------------------------------------------------------------------------------------------------------------------------------------------------------
CLK6                              CLK6                              |  166.667     159.030  |  No paths    -      |  No paths    -      |  No paths    -    
CLK28_IN                          CLK28_IN                          |  34.916      27.147   |  No paths    -      |  No paths    -      |  No paths    -    
U409_TOP|CLK80_OUT_derived_clock  U409_TOP|CLK80_OUT_derived_clock  |  No paths    -        |  12.500      6.480  |  No paths    -      |  No paths    -    
============================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: CLK6
====================================



Starting Points with Worst Slack
********************************

                           Starting                                          Arrival            
Instance                   Reference     Type       Pin     Net              Time        Slack  
                           Clock                                                                
------------------------------------------------------------------------------------------------
U409_TICK.COUNTER50[0]     CLK6          SB_DFF     Q       COUNTER50[0]     0.540       159.030
U409_TICK.COUNTER60[0]     CLK6          SB_DFF     Q       COUNTER60[0]     0.540       159.030
U409_TICK.COUNTER50[1]     CLK6          SB_DFF     Q       COUNTER50[1]     0.540       159.079
U409_TICK.COUNTER60[1]     CLK6          SB_DFF     Q       COUNTER60[1]     0.540       159.079
U409_TICK.COUNTER50[3]     CLK6          SB_DFF     Q       COUNTER50[3]     0.540       159.080
U409_TICK.COUNTER60[4]     CLK6          SB_DFF     Q       COUNTER60[4]     0.540       159.080
U409_TICK.COUNTER50[5]     CLK6          SB_DFF     Q       COUNTER50[5]     0.540       159.101
U409_TICK.COUNTER60[5]     CLK6          SB_DFF     Q       COUNTER60[5]     0.540       159.101
U409_TICK.COUNTER50[2]     CLK6          SB_DFF     Q       COUNTER50[2]     0.540       159.143
U409_TICK.COUNTER60[2]     CLK6          SB_DFF     Q       COUNTER60[2]     0.540       159.143
================================================================================================


Ending Points with Worst Slack
******************************

                            Starting                                             Required            
Instance                    Reference     Type       Pin     Net                 Time         Slack  
                            Clock                                                                    
-----------------------------------------------------------------------------------------------------
U409_TICK.TICK50            CLK6          SB_DFF     D       TICK50              166.562      159.030
U409_TICK.TICK60            CLK6          SB_DFF     D       TICK60              166.562      159.030
U409_TICK.COUNTER50[0]      CLK6          SB_DFF     D       COUNTER50_3[0]      166.562      159.059
U409_TICK.COUNTER50[5]      CLK6          SB_DFF     D       COUNTER50_3[5]      166.562      159.059
U409_TICK.COUNTER50[6]      CLK6          SB_DFF     D       COUNTER50_3[6]      166.562      159.059
U409_TICK.COUNTER50[9]      CLK6          SB_DFF     D       COUNTER50_3[9]      166.562      159.059
U409_TICK.COUNTER50[11]     CLK6          SB_DFF     D       COUNTER50_3[11]     166.562      159.059
U409_TICK.COUNTER50[13]     CLK6          SB_DFF     D       COUNTER50_3[13]     166.562      159.059
U409_TICK.COUNTER50[14]     CLK6          SB_DFF     D       COUNTER50_3[14]     166.562      159.059
U409_TICK.COUNTER50[15]     CLK6          SB_DFF     D       COUNTER50_3[15]     166.562      159.059
=====================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      166.667
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         166.562

    - Propagation time:                      7.531
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 159.030

    Number of logic level(s):                3
    Starting point:                          U409_TICK.COUNTER50[0] / Q
    Ending point:                            U409_TICK.TICK50 / D
    The start point is clocked by            CLK6 [rising] on pin C
    The end   point is clocked by            CLK6 [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U409_TICK.COUNTER50[0]               SB_DFF      Q        Out     0.540     0.540       -         
COUNTER50[0]                         Net         -        -       1.599     -           4         
U409_TICK.COUNTER50_RNID6CP[3]       SB_LUT4     I0       In      -         2.139       -         
U409_TICK.COUNTER50_RNID6CP[3]       SB_LUT4     O        Out     0.449     2.588       -         
TICK503_8                            Net         -        -       1.371     -           1         
U409_TICK.COUNTER50_RNITU182[10]     SB_LUT4     I2       In      -         3.959       -         
U409_TICK.COUNTER50_RNITU182[10]     SB_LUT4     O        Out     0.379     4.338       -         
TICK503_14                           Net         -        -       1.371     -           9         
U409_TICK.TICK50_RNO                 SB_LUT4     I3       In      -         5.708       -         
U409_TICK.TICK50_RNO                 SB_LUT4     O        Out     0.316     6.024       -         
TICK50                               Net         -        -       1.507     -           1         
U409_TICK.TICK50                     SB_DFF      D        In      -         7.531       -         
==================================================================================================
Total path delay (propagation time + setup) of 7.636 is 1.788(23.4%) logic and 5.848(76.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: CLK28_IN
====================================



Starting Points with Worst Slack
********************************

                              Starting                                              Arrival           
Instance                      Reference     Type       Pin     Net                  Time        Slack 
                              Clock                                                                   
------------------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[2]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[2]     0.540       27.147
U409_CIA.CIA_CLK_COUNT[4]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[4]     0.540       27.196
U409_CIA.CIA_CLK_COUNT[1]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[1]     0.540       27.217
U409_CIA.CIA_CLK_COUNT[5]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[5]     0.540       27.217
U409_CIA.CIA_CLK_COUNT[0]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[0]     0.540       28.862
U409_CIA.CIA_CLK_COUNT[3]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[3]     0.540       29.011
U409_CIA.CIA_ENABLE           CLK28_IN      SB_DFF     Q       CIA_ENABLEm          0.540       30.716
U409_CIA.CLKCIA               CLK28_IN      SB_DFF     Q       CLKCIA_c             0.540       30.716
======================================================================================================


Ending Points with Worst Slack
******************************

                              Starting                                                  Required           
Instance                      Reference     Type       Pin     Net                      Time         Slack 
                              Clock                                                                        
-----------------------------------------------------------------------------------------------------------
U409_CIA.CLKCIA               CLK28_IN      SB_DFF     D       CLKCIA_0                 34.811       27.147
U409_CIA.CIA_ENABLE           CLK28_IN      SB_DFF     D       CIA_ENABLE_0             34.811       27.210
U409_CIA.CIA_CLK_COUNT[5]     CLK28_IN      SB_DFF     D       CIA_CLK_COUNT_3[5]       34.811       28.730
U409_CIA.CIA_CLK_COUNT[3]     CLK28_IN      SB_DFF     D       CIA_CLK_COUNT_3[3]       34.811       29.058
U409_CIA.CIA_CLK_COUNT[4]     CLK28_IN      SB_DFF     D       CIA_CLK_COUNT_RNO[4]     34.811       30.691
U409_CIA.CIA_CLK_COUNT[0]     CLK28_IN      SB_DFF     D       CIA_CLK_COUNT_i[0]       34.811       30.716
U409_CIA.CIA_CLK_COUNT[1]     CLK28_IN      SB_DFF     D       CIA_CLK_COUNT_RNO[1]     34.811       30.765
U409_CIA.CIA_CLK_COUNT[2]     CLK28_IN      SB_DFF     D       CIA_CLK_COUNT_RNO[2]     34.811       30.765
===========================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      34.916
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         34.811

    - Propagation time:                      7.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 27.147

    Number of logic level(s):                3
    Starting point:                          U409_CIA.CIA_CLK_COUNT[2] / Q
    Ending point:                            U409_CIA.CLKCIA / D
    The start point is clocked by            CLK28_IN [rising] on pin C
    The end   point is clocked by            CLK28_IN [rising] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                   Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[2]              SB_DFF      Q        Out     0.540     0.540       -         
CIA_CLK_COUNT[2]                       Net         -        -       1.599     -           5         
U409_CIA.CIA_CLK_COUNT_RNIH7921[5]     SB_LUT4     I0       In      -         2.139       -         
U409_CIA.CIA_CLK_COUNT_RNIH7921[5]     SB_LUT4     O        Out     0.449     2.588       -         
N_3_0                                  Net         -        -       1.371     -           2         
U409_CIA.CLKCIA_RNO_0                  SB_LUT4     I0       In      -         3.959       -         
U409_CIA.CLKCIA_RNO_0                  SB_LUT4     O        Out     0.449     4.408       -         
CLKCIA8                                Net         -        -       1.371     -           1         
U409_CIA.CLKCIA_RNO                    SB_LUT4     I2       In      -         5.779       -         
U409_CIA.CLKCIA_RNO                    SB_LUT4     O        Out     0.379     6.157       -         
CLKCIA_0                               Net         -        -       1.507     -           1         
U409_CIA.CLKCIA                        SB_DFF      D        In      -         7.664       -         
====================================================================================================
Total path delay (propagation time + setup) of 7.770 is 1.922(24.7%) logic and 5.848(75.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: U409_TOP|CLK80_OUT_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                          Starting                                                                         Arrival          
Instance                                  Reference                            Type        Pin     Net                     Time        Slack
                                          Clock                                                                                             
--------------------------------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.ROM_TACK_EN             U409_TOP|CLK80_OUT_derived_clock     SB_DFFN     Q       ROM_TACK_EN             0.540       6.480
U409_TRANSFER_ACK.ROM_TACK_COUNTER[0]     U409_TOP|CLK80_OUT_derived_clock     SB_DFFN     Q       ROM_TACK_COUNTER[0]     0.540       6.529
U409_TRANSFER_ACK.TACK_COUNTER[1]         U409_TOP|CLK80_OUT_derived_clock     SB_DFFN     Q       TACK_COUNTER[1]         0.540       6.529
U409_TRANSFER_ACK.TACK_COUNTER[2]         U409_TOP|CLK80_OUT_derived_clock     SB_DFFN     Q       TACK_COUNTER[2]         0.540       6.550
U409_TRANSFER_ACK.ROM_TACK_COUNTER[1]     U409_TOP|CLK80_OUT_derived_clock     SB_DFFN     Q       ROM_TACK_COUNTER[1]     0.540       6.578
U409_TRANSFER_ACK.ROM_TACK_COUNTER[2]     U409_TOP|CLK80_OUT_derived_clock     SB_DFFN     Q       ROM_TACK_COUNTER[2]     0.540       6.613
U409_TRANSFER_ACK.TACK_COUNTER[3]         U409_TOP|CLK80_OUT_derived_clock     SB_DFFN     Q       TACK_COUNTER[3]         0.540       6.613
U409_TRANSFER_ACK.TACK_OUTn               U409_TOP|CLK80_OUT_derived_clock     SB_DFFN     Q       TACK_OUTn               0.540       8.349
U409_TRANSFER_ACK.TACK_COUNTER[0]         U409_TOP|CLK80_OUT_derived_clock     SB_DFFN     Q       TACK_COUNTER[0]         0.540       8.370
U409_TRANSFER_ACK.TACK_COUNTER[4]         U409_TOP|CLK80_OUT_derived_clock     SB_DFFN     Q       TACK_COUNTER[4]         0.540       8.433
============================================================================================================================================


Ending Points with Worst Slack
******************************

                                      Starting                                                                    Required          
Instance                              Reference                            Type         Pin     Net               Time         Slack
                                      Clock                                                                                         
------------------------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.TACK_COUNTER[0]     U409_TOP|CLK80_OUT_derived_clock     SB_DFFN      D       N_12              12.395       6.480
U409_TRANSFER_ACK.ROM_TACK_EN         U409_TOP|CLK80_OUT_derived_clock     SB_DFFN      D       ROM_TACK_EN_1     12.395       6.613
U409_TRANSFER_ACK.TACK_COUNTER[3]     U409_TOP|CLK80_OUT_derived_clock     SB_DFFN      D       N_19_i            12.395       8.300
U409_TRANSFER_ACK.TACK_COUNTER[1]     U409_TOP|CLK80_OUT_derived_clock     SB_DFFN      D       N_10_i            12.395       8.349
U409_TRANSFER_ACK.TACK_COUNTER[2]     U409_TOP|CLK80_OUT_derived_clock     SB_DFFN      D       N_17_i            12.395       8.349
U409_TRANSFER_ACK.TACK_COUNTER[4]     U409_TOP|CLK80_OUT_derived_clock     SB_DFFN      D       N_21_i            12.395       8.349
U409_TRANSFER_ACK.TACK_EN_i           U409_TOP|CLK80_OUT_derived_clock     SB_DFFNE     D       N_19              12.395       8.349
U409_TRANSFER_ACK.TACK_OUTn           U409_TOP|CLK80_OUT_derived_clock     SB_DFFN      D       TACK_OUTn_0       12.395       8.349
U409_TRANSFER_ACK.TACK_EN_i           U409_TOP|CLK80_OUT_derived_clock     SB_DFFNE     E       RESETn_c_i_en     12.500       8.454
====================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      5.915
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     6.480

    Number of logic level(s):                2
    Starting point:                          U409_TRANSFER_ACK.ROM_TACK_EN / Q
    Ending point:                            U409_TRANSFER_ACK.TACK_COUNTER[0] / D
    The start point is clocked by            U409_TOP|CLK80_OUT_derived_clock [falling] on pin C
    The end   point is clocked by            U409_TOP|CLK80_OUT_derived_clock [falling] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.ROM_TACK_EN               SB_DFFN     Q        Out     0.540     0.540       -         
ROM_TACK_EN                                 Net         -        -       1.599     -           4         
U409_TRANSFER_ACK.TACK_COUNTER_RNO_0[0]     SB_LUT4     I0       In      -         2.139       -         
U409_TRANSFER_ACK.TACK_COUNTER_RNO_0[0]     SB_LUT4     O        Out     0.449     2.588       -         
N_40                                        Net         -        -       1.371     -           1         
U409_TRANSFER_ACK.TACK_COUNTER_RNO[0]       SB_LUT4     I0       In      -         3.959       -         
U409_TRANSFER_ACK.TACK_COUNTER_RNO[0]       SB_LUT4     O        Out     0.449     4.408       -         
N_12                                        Net         -        -       1.507     -           1         
U409_TRANSFER_ACK.TACK_COUNTER[0]           SB_DFFN     D        In      -         5.915       -         
=========================================================================================================
Total path delay (propagation time + setup) of 6.020 is 1.543(25.6%) logic and 4.477(74.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

---------------------------------------
Resource Usage Report for U409_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             4 uses
SB_CARRY        34 uses
SB_DFF          44 uses
SB_DFFN         10 uses
SB_DFFNE        1 use
SB_PLL40_CORE   1 use
VCC             4 uses
SB_LUT4         112 uses

I/O ports: 52
I/O primitives: 35
SB_GB_IO       2 uses
SB_IO          33 uses

I/O Register bits:                  0
Register bits not including I/Os:   55 (1%)
Total load per clock:
   CLK40_IN: 1
   CLK6: 1
   CLK28_IN: 1
   U409_TOP|CLK80_OUT_derived_clock: 11

@S |Mapping Summary:
Total  LUTs: 112 (3%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 112 = 112 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Nov 26 19:42:27 2024

###########################################################]


Synthesis exit by 0.
Current Implementation U409_icecube_Implmnt its sbt path: D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.edf " "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist" "-pTQ144" "-yD:/AmigaPCI/U409/U409.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.edf...
Parsing constraint file: D:/AmigaPCI/U409/U409.pcf ...
start to read sdc/scf file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.scf
sdc_reader OK D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.scf
Stored edif netlist at D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP...

write Timing Constraint to D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: U409_TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --outdir "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP --outdir D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP
SDC file             - D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	112
    Number of DFFs      	:	55
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	34
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	33
    Number of GBIOs     	:	2
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	1
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[8], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[1], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[11], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[3], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[5], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[15], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[6], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[14], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[7], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for LBENn, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for TT0, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for TT1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[9], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[2], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[10], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[4], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for RnW, as it is not connected to any PAD
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	114
    Number of DFFs      	:	55
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	34

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	38
        LUT, DFF and CARRY	:	17
    Combinational LogicCells
        Only LUT         	:	45
        CARRY Only       	:	3
        LUT with CARRY   	:	14
    LogicCells                  :	117/3520
    PLBs                        :	16/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	35/107
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 13.3 (sec)

Final Design Statistics
    Number of LUTs      	:	114
    Number of DFFs      	:	55
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	34
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	33
    Number of GBIOs     	:	2
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	117/3520
    PLBs                        :	32/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	35/107
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 5
Clock: CLK28_IN | Frequency: 282.07 MHz | Target: 28.64 MHz
Clock: CLK40_IN | Frequency: N/A | Target: 40.00 MHz
Clock: CLK6 | Frequency: 187.96 MHz | Target: 6.00 MHz
Clock: pll/PLLOUTCORE | Frequency: N/A | Target: 80.00 MHz
Clock: pll/PLLOUTGLOBAL | Frequency: 347.06 MHz | Target: 80.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 14.2 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --package TQ144 --outdir "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 535
used logic cells: 117
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --package TQ144 --outdir "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 535
used logic cells: 117
Translating sdc file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc...
Translated sdc file is D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc
oaInterface::GetInstName pInst NULL
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc" --outdir "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\router" --sdf_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc --outdir D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\router --sdf_file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design U409_TOP
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Info-1404: Inferred PLL generated clock at pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBAL
Read device time: 7
I1209: Started routing
I1223: Total Nets : 183 
I1212: Iteration  1 :    36 unrouted : 1 seconds
I1212: Iteration  2 :     4 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design U409_TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 9 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.v" --vhdl "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/sbt/outputs/simulation_netlist\U409_TOP_sbt.vhd" --lib "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc" --out-sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\netlister\U409_TOP_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.v
Writing D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/sbt/outputs/simulation_netlist\U409_TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\netlister\U409_TOP_sbt.sdc" --sdf-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.sdf" --report-file "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\timer\U409_TOP_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\netlister\U409_TOP_sbt.sdc --sdf-file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.sdf --report-file D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\timer\U409_TOP_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBAL
Info-1404: Inferred PLL generated clock at pll/PLLOUTCORE
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK40_IN_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --design "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --device_name iCE40HX4K --package TQ144 --outdir "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U409_icecube_syn.prj" -log "U409_icecube_Implmnt/U409_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U409_icecube_Implmnt/U409_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Tue Nov 26 19:45:01 2024

#Implementation: U409_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v" (library work)
@I::"D:\AmigaPCI\U409\U409_CIA.v" (library work)
@I::"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TICK.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TOP.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v" (library work)
Verilog syntax check successful!
File D:\AmigaPCI\U409\U409_TRANSFER_ACK.v changed - recompiling
Selecting top level module U409_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":698:7:698:19|Synthesizing module SB_PLL40_CORE in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":40:7:40:23|Synthesizing module U409_TRANSFER_ACK in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v":35:7:35:23|Synthesizing module U409_DATA_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":39:7:39:25|Synthesizing module U409_ADDRESS_DECODE in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TICK.v":35:7:35:15|Synthesizing module U409_TICK in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_CIA.v":35:7:35:14|Synthesizing module U409_CIA in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Synthesizing module U409_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":67:2:67:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":67:2:67:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":67:2:67:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":67:2:67:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":67:2:67:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CL159 :"D:\AmigaPCI\U409\U409_TOP.v":38:54:38:56|Input RnW is unused.
@W: CL246 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":43:17:43:17|Input port bits 15 to 14 of A[31:1] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":43:17:43:17|Input port bits 11 to 1 of A[31:1] are unused. Assign logic for all port bits or change the input port size.
@N: CL201 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":57:0:57:5|Trying to extract state machine for register TACK_COUNTER.
Extracted state machine for register TACK_COUNTER
State machine has 3 reachable states with original encodings of:
   000
   001
   010
@N: CL159 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":42:44:42:53|Input CIA_ENABLE is unused.
@N: CL159 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":42:56:42:61|Input CLKCIA is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 26 19:45:01 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 26 19:45:01 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 26 19:45:01 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\synwork\U409_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 26 19:45:02 2024

###########################################################]
Pre-mapping Report

# Tue Nov 26 19:45:02 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U409\U409_TOP.sdc
@L: D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U409_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                                Requested     Requested     Clock                       Clock                Clock
Clock                                Frequency     Period        Type                        Group                Load 
-----------------------------------------------------------------------------------------------------------------------
CLK6                                 6.0 MHz       166.667       declared                    default_clkgroup     36   
CLK28_IN                             28.6 MHz      34.916        declared                    default_clkgroup     8    
CLK40_IN                             40.0 MHz      25.000        declared                    default_clkgroup     1    
U409_TOP|CLK80_OUT_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     9    
=======================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine TACK_COUNTER[2:0] (in view: work.U409_TRANSFER_ACK(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Nov 26 19:45:02 2024

###########################################################]
Map & Optimize Report

# Tue Nov 26 19:45:03 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            CLK6
            CLK28_IN


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine TACK_COUNTER[2:0] (in view: work.U409_TRANSFER_ACK(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     8.03ns		 110 /        52
@N: FX1016 :"d:\amigapci\u409\u409_top.v":38:20:38:23|SB_GB_IO inserted on the port CLK6.
@N: FX1016 :"d:\amigapci\u409\u409_top.v":38:26:38:33|SB_GB_IO inserted on the port CLK28_IN.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

2 non-gated/non-generated clock tree(s) driving 44 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 8 clock pin(s) of sequential element(s)
0 instances converted, 8 sequential instances remain driven by gated/generated clocks

================================= Non-Gated/Non-Generated Clocks =================================
Clock Tree ID     Driving Element         Drive Element Type     Fanout     Sample Instance       
--------------------------------------------------------------------------------------------------
@K:CKID0002       CLK6_ibuf_gb_io         SB_GB_IO               36         U409_TICK.COUNTER50[5]
@K:CKID0003       CLK28_IN_ibuf_gb_io     SB_GB_IO               8          U409_CIA.CLKCIA       
==================================================================================================
============================================================================================================ Gated/Generated Clocks ============================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                           Explanation                                                                                                                   
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       pll                 SB_PLL40_CORE          8          U409_TRANSFER_ACK.ROM_TACK_COUNTER[0]     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\synwork\U409_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock CLK6 with period 166.67ns 
@N: MT615 |Found clock CLK28_IN with period 34.92ns 
@N: MT615 |Found clock U409_TOP|CLK80_OUT_derived_clock with period 12.50ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Tue Nov 26 19:45:03 2024
#


Top view:               U409_TOP
Requested Frequency:    6.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U409\U409_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 6.480

                                     Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                       Frequency     Frequency     Period        Period        Slack       Type                        Group           
-----------------------------------------------------------------------------------------------------------------------------------------------------
CLK6                                 6.0 MHz       131.0 MHz     166.667       7.636         159.030     declared                    default_clkgroup
CLK28_IN                             28.6 MHz      128.7 MHz     34.916        7.769         27.147      declared                    default_clkgroup
CLK40_IN                             40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U409_TOP|CLK80_OUT_derived_clock     80.0 MHz      166.1 MHz     12.500        6.020         6.480       derived (from CLK40_IN)     default_clkgroup
=====================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                              |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                          Ending                            |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
------------------------------------------------------------------------------------------------------------------------------------------------------------
CLK6                              CLK6                              |  166.667     159.030  |  No paths    -      |  No paths    -      |  No paths    -    
CLK28_IN                          CLK28_IN                          |  34.916      27.147   |  No paths    -      |  No paths    -      |  No paths    -    
U409_TOP|CLK80_OUT_derived_clock  U409_TOP|CLK80_OUT_derived_clock  |  No paths    -        |  12.500      6.480  |  No paths    -      |  No paths    -    
============================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: CLK6
====================================



Starting Points with Worst Slack
********************************

                           Starting                                          Arrival            
Instance                   Reference     Type       Pin     Net              Time        Slack  
                           Clock                                                                
------------------------------------------------------------------------------------------------
U409_TICK.COUNTER50[0]     CLK6          SB_DFF     Q       COUNTER50[0]     0.540       159.030
U409_TICK.COUNTER60[0]     CLK6          SB_DFF     Q       COUNTER60[0]     0.540       159.030
U409_TICK.COUNTER50[1]     CLK6          SB_DFF     Q       COUNTER50[1]     0.540       159.079
U409_TICK.COUNTER60[1]     CLK6          SB_DFF     Q       COUNTER60[1]     0.540       159.079
U409_TICK.COUNTER50[3]     CLK6          SB_DFF     Q       COUNTER50[3]     0.540       159.080
U409_TICK.COUNTER60[4]     CLK6          SB_DFF     Q       COUNTER60[4]     0.540       159.080
U409_TICK.COUNTER50[5]     CLK6          SB_DFF     Q       COUNTER50[5]     0.540       159.101
U409_TICK.COUNTER60[5]     CLK6          SB_DFF     Q       COUNTER60[5]     0.540       159.101
U409_TICK.COUNTER50[2]     CLK6          SB_DFF     Q       COUNTER50[2]     0.540       159.143
U409_TICK.COUNTER60[2]     CLK6          SB_DFF     Q       COUNTER60[2]     0.540       159.143
================================================================================================


Ending Points with Worst Slack
******************************

                            Starting                                             Required            
Instance                    Reference     Type       Pin     Net                 Time         Slack  
                            Clock                                                                    
-----------------------------------------------------------------------------------------------------
U409_TICK.TICK50            CLK6          SB_DFF     D       TICK50              166.562      159.030
U409_TICK.TICK60            CLK6          SB_DFF     D       TICK60              166.562      159.030
U409_TICK.COUNTER50[0]      CLK6          SB_DFF     D       COUNTER50_3[0]      166.562      159.059
U409_TICK.COUNTER50[5]      CLK6          SB_DFF     D       COUNTER50_3[5]      166.562      159.059
U409_TICK.COUNTER50[6]      CLK6          SB_DFF     D       COUNTER50_3[6]      166.562      159.059
U409_TICK.COUNTER50[9]      CLK6          SB_DFF     D       COUNTER50_3[9]      166.562      159.059
U409_TICK.COUNTER50[11]     CLK6          SB_DFF     D       COUNTER50_3[11]     166.562      159.059
U409_TICK.COUNTER50[13]     CLK6          SB_DFF     D       COUNTER50_3[13]     166.562      159.059
U409_TICK.COUNTER50[14]     CLK6          SB_DFF     D       COUNTER50_3[14]     166.562      159.059
U409_TICK.COUNTER50[15]     CLK6          SB_DFF     D       COUNTER50_3[15]     166.562      159.059
=====================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      166.667
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         166.562

    - Propagation time:                      7.531
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 159.030

    Number of logic level(s):                3
    Starting point:                          U409_TICK.COUNTER50[0] / Q
    Ending point:                            U409_TICK.TICK50 / D
    The start point is clocked by            CLK6 [rising] on pin C
    The end   point is clocked by            CLK6 [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U409_TICK.COUNTER50[0]               SB_DFF      Q        Out     0.540     0.540       -         
COUNTER50[0]                         Net         -        -       1.599     -           4         
U409_TICK.COUNTER50_RNID6CP[3]       SB_LUT4     I0       In      -         2.139       -         
U409_TICK.COUNTER50_RNID6CP[3]       SB_LUT4     O        Out     0.449     2.588       -         
TICK503_8                            Net         -        -       1.371     -           1         
U409_TICK.COUNTER50_RNITU182[10]     SB_LUT4     I2       In      -         3.959       -         
U409_TICK.COUNTER50_RNITU182[10]     SB_LUT4     O        Out     0.379     4.338       -         
TICK503_14                           Net         -        -       1.371     -           9         
U409_TICK.TICK50_RNO                 SB_LUT4     I3       In      -         5.708       -         
U409_TICK.TICK50_RNO                 SB_LUT4     O        Out     0.316     6.024       -         
TICK50                               Net         -        -       1.507     -           1         
U409_TICK.TICK50                     SB_DFF      D        In      -         7.531       -         
==================================================================================================
Total path delay (propagation time + setup) of 7.636 is 1.788(23.4%) logic and 5.848(76.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: CLK28_IN
====================================



Starting Points with Worst Slack
********************************

                              Starting                                              Arrival           
Instance                      Reference     Type       Pin     Net                  Time        Slack 
                              Clock                                                                   
------------------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[2]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[2]     0.540       27.147
U409_CIA.CIA_CLK_COUNT[4]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[4]     0.540       27.196
U409_CIA.CIA_CLK_COUNT[1]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[1]     0.540       27.217
U409_CIA.CIA_CLK_COUNT[5]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[5]     0.540       27.217
U409_CIA.CIA_CLK_COUNT[0]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[0]     0.540       28.862
U409_CIA.CIA_CLK_COUNT[3]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[3]     0.540       29.011
U409_CIA.CIA_ENABLE           CLK28_IN      SB_DFF     Q       CIA_ENABLEm          0.540       30.716
U409_CIA.CLKCIA               CLK28_IN      SB_DFF     Q       CLKCIA_c             0.540       30.716
======================================================================================================


Ending Points with Worst Slack
******************************

                              Starting                                                  Required           
Instance                      Reference     Type       Pin     Net                      Time         Slack 
                              Clock                                                                        
-----------------------------------------------------------------------------------------------------------
U409_CIA.CLKCIA               CLK28_IN      SB_DFF     D       CLKCIA_0                 34.811       27.147
U409_CIA.CIA_ENABLE           CLK28_IN      SB_DFF     D       CIA_ENABLE_0             34.811       27.210
U409_CIA.CIA_CLK_COUNT[5]     CLK28_IN      SB_DFF     D       CIA_CLK_COUNT_3[5]       34.811       28.730
U409_CIA.CIA_CLK_COUNT[3]     CLK28_IN      SB_DFF     D       CIA_CLK_COUNT_3[3]       34.811       29.058
U409_CIA.CIA_CLK_COUNT[4]     CLK28_IN      SB_DFF     D       CIA_CLK_COUNT_RNO[4]     34.811       30.691
U409_CIA.CIA_CLK_COUNT[0]     CLK28_IN      SB_DFF     D       CIA_CLK_COUNT_i[0]       34.811       30.716
U409_CIA.CIA_CLK_COUNT[1]     CLK28_IN      SB_DFF     D       CIA_CLK_COUNT_RNO[1]     34.811       30.765
U409_CIA.CIA_CLK_COUNT[2]     CLK28_IN      SB_DFF     D       CIA_CLK_COUNT_RNO[2]     34.811       30.765
===========================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      34.916
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         34.811

    - Propagation time:                      7.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 27.147

    Number of logic level(s):                3
    Starting point:                          U409_CIA.CIA_CLK_COUNT[2] / Q
    Ending point:                            U409_CIA.CLKCIA / D
    The start point is clocked by            CLK28_IN [rising] on pin C
    The end   point is clocked by            CLK28_IN [rising] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                   Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[2]              SB_DFF      Q        Out     0.540     0.540       -         
CIA_CLK_COUNT[2]                       Net         -        -       1.599     -           5         
U409_CIA.CIA_CLK_COUNT_RNIH7921[5]     SB_LUT4     I0       In      -         2.139       -         
U409_CIA.CIA_CLK_COUNT_RNIH7921[5]     SB_LUT4     O        Out     0.449     2.588       -         
N_3_0                                  Net         -        -       1.371     -           2         
U409_CIA.CLKCIA_RNO_0                  SB_LUT4     I0       In      -         3.959       -         
U409_CIA.CLKCIA_RNO_0                  SB_LUT4     O        Out     0.449     4.408       -         
CLKCIA8                                Net         -        -       1.371     -           1         
U409_CIA.CLKCIA_RNO                    SB_LUT4     I2       In      -         5.779       -         
U409_CIA.CLKCIA_RNO                    SB_LUT4     O        Out     0.379     6.157       -         
CLKCIA_0                               Net         -        -       1.507     -           1         
U409_CIA.CLKCIA                        SB_DFF      D        In      -         7.664       -         
====================================================================================================
Total path delay (propagation time + setup) of 7.770 is 1.922(24.7%) logic and 5.848(75.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: U409_TOP|CLK80_OUT_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                          Starting                                                                         Arrival          
Instance                                  Reference                            Type        Pin     Net                     Time        Slack
                                          Clock                                                                                             
--------------------------------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.ROM_TACK_EN             U409_TOP|CLK80_OUT_derived_clock     SB_DFFN     Q       ROM_TACK_EN             0.540       6.480
U409_TRANSFER_ACK.ROM_TACK_COUNTER[0]     U409_TOP|CLK80_OUT_derived_clock     SB_DFFN     Q       ROM_TACK_COUNTER[0]     0.540       6.529
U409_TRANSFER_ACK.TACK_COUNTER[0]         U409_TOP|CLK80_OUT_derived_clock     SB_DFFN     Q       TACK_COUNTER[0]         0.540       6.529
U409_TRANSFER_ACK.ROM_TACK_COUNTER[1]     U409_TOP|CLK80_OUT_derived_clock     SB_DFFN     Q       ROM_TACK_COUNTER[1]     0.540       6.578
U409_TRANSFER_ACK.ROM_TACK_COUNTER[2]     U409_TOP|CLK80_OUT_derived_clock     SB_DFFN     Q       ROM_TACK_COUNTER[2]     0.540       6.613
U409_TRANSFER_ACK.TACK_COUNTER[1]         U409_TOP|CLK80_OUT_derived_clock     SB_DFFN     Q       TACK_COUNTER[1]         0.540       8.300
U409_TRANSFER_ACK.TACK_OUTn               U409_TOP|CLK80_OUT_derived_clock     SB_DFFN     Q       TACK_OUTn               0.540       8.370
============================================================================================================================================


Ending Points with Worst Slack
******************************

                                      Starting                                                                          Required          
Instance                              Reference                            Type         Pin     Net                     Time         Slack
                                      Clock                                                                                               
------------------------------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.TACK_OUTn           U409_TOP|CLK80_OUT_derived_clock     SB_DFFN      D       TACK_OUTn_0             12.395       6.480
U409_TRANSFER_ACK.ROM_TACK_EN         U409_TOP|CLK80_OUT_derived_clock     SB_DFFN      D       ROM_TACK_EN_1           12.395       6.613
U409_TRANSFER_ACK.TACK_COUNTER[0]     U409_TOP|CLK80_OUT_derived_clock     SB_DFFN      D       N_8_i_0                 12.395       8.300
U409_TRANSFER_ACK.TACK_EN_i           U409_TOP|CLK80_OUT_derived_clock     SB_DFFNE     D       N_8_i_0_i               12.395       8.300
U409_TRANSFER_ACK.TACK_COUNTER[1]     U409_TOP|CLK80_OUT_derived_clock     SB_DFFN      D       TACK_COUNTER_nss[1]     12.395       8.349
U409_TRANSFER_ACK.TACK_EN_i           U409_TOP|CLK80_OUT_derived_clock     SB_DFFNE     E       N_8_i_0_en              12.500       8.454
==========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      5.915
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     6.480

    Number of logic level(s):                2
    Starting point:                          U409_TRANSFER_ACK.ROM_TACK_EN / Q
    Ending point:                            U409_TRANSFER_ACK.TACK_OUTn / D
    The start point is clocked by            U409_TOP|CLK80_OUT_derived_clock [falling] on pin C
    The end   point is clocked by            U409_TOP|CLK80_OUT_derived_clock [falling] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                  Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.ROM_TACK_EN         SB_DFFN     Q        Out     0.540     0.540       -         
ROM_TACK_EN                           Net         -        -       1.599     -           4         
U409_TRANSFER_ACK.TACK_OUTn_RNO_0     SB_LUT4     I0       In      -         2.139       -         
U409_TRANSFER_ACK.TACK_OUTn_RNO_0     SB_LUT4     O        Out     0.449     2.588       -         
N_9                                   Net         -        -       1.371     -           1         
U409_TRANSFER_ACK.TACK_OUTn_RNO       SB_LUT4     I0       In      -         3.959       -         
U409_TRANSFER_ACK.TACK_OUTn_RNO       SB_LUT4     O        Out     0.449     4.408       -         
TACK_OUTn_0                           Net         -        -       1.507     -           1         
U409_TRANSFER_ACK.TACK_OUTn           SB_DFFN     D        In      -         5.915       -         
===================================================================================================
Total path delay (propagation time + setup) of 6.020 is 1.543(25.6%) logic and 4.477(74.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

---------------------------------------
Resource Usage Report for U409_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             4 uses
SB_CARRY        34 uses
SB_DFF          44 uses
SB_DFFN         7 uses
SB_DFFNE        1 use
SB_PLL40_CORE   1 use
VCC             4 uses
SB_LUT4         109 uses

I/O ports: 52
I/O primitives: 35
SB_GB_IO       2 uses
SB_IO          33 uses

I/O Register bits:                  0
Register bits not including I/Os:   52 (1%)
Total load per clock:
   CLK40_IN: 1
   CLK6: 1
   CLK28_IN: 1
   U409_TOP|CLK80_OUT_derived_clock: 8

@S |Mapping Summary:
Total  LUTs: 109 (3%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 109 = 109 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Nov 26 19:45:04 2024

###########################################################]


Synthesis exit by 0.
Current Implementation U409_icecube_Implmnt its sbt path: D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.edf " "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist" "-pTQ144" "-yD:/AmigaPCI/U409/U409.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.edf...
Parsing constraint file: D:/AmigaPCI/U409/U409.pcf ...
start to read sdc/scf file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.scf
sdc_reader OK D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.scf
Stored edif netlist at D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP...

write Timing Constraint to D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: U409_TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --outdir "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP --outdir D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP
SDC file             - D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	109
    Number of DFFs      	:	52
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	34
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	33
    Number of GBIOs     	:	2
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	1
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[8], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[1], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[11], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[3], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[5], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[15], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[6], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[14], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[7], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for LBENn, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for TT0, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for TT1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[9], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[2], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[10], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[4], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for RnW, as it is not connected to any PAD
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	111
    Number of DFFs      	:	52
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	34

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	35
        LUT, DFF and CARRY	:	17
    Combinational LogicCells
        Only LUT         	:	45
        CARRY Only       	:	3
        LUT with CARRY   	:	14
    LogicCells                  :	114/3520
    PLBs                        :	15/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	35/107
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 11.4 (sec)

Final Design Statistics
    Number of LUTs      	:	111
    Number of DFFs      	:	52
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	34
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	33
    Number of GBIOs     	:	2
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	114/3520
    PLBs                        :	33/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	35/107
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 5
Clock: CLK28_IN | Frequency: 282.07 MHz | Target: 28.64 MHz
Clock: CLK40_IN | Frequency: N/A | Target: 40.00 MHz
Clock: CLK6 | Frequency: 187.96 MHz | Target: 6.00 MHz
Clock: pll/PLLOUTCORE | Frequency: N/A | Target: 80.00 MHz
Clock: pll/PLLOUTGLOBAL | Frequency: 341.53 MHz | Target: 80.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 12.2 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --package TQ144 --outdir "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 566
used logic cells: 114
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --package TQ144 --outdir "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 566
used logic cells: 114
Translating sdc file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc...
Translated sdc file is D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc
oaInterface::GetInstName pInst NULL
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc" --outdir "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\router" --sdf_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc --outdir D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\router --sdf_file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design U409_TOP
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Info-1404: Inferred PLL generated clock at pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBAL
Read device time: 7
I1209: Started routing
I1223: Total Nets : 177 
I1212: Iteration  1 :    42 unrouted : 0 seconds
I1212: Iteration  2 :     6 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design U409_TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 9 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.v" --vhdl "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/sbt/outputs/simulation_netlist\U409_TOP_sbt.vhd" --lib "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc" --out-sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\netlister\U409_TOP_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.v
Writing D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/sbt/outputs/simulation_netlist\U409_TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\netlister\U409_TOP_sbt.sdc" --sdf-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.sdf" --report-file "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\timer\U409_TOP_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\netlister\U409_TOP_sbt.sdc --sdf-file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.sdf --report-file D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\timer\U409_TOP_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBAL
Info-1404: Inferred PLL generated clock at pll/PLLOUTCORE
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK40_IN_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --design "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --device_name iCE40HX4K --package TQ144 --outdir "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U409_icecube_syn.prj" -log "U409_icecube_Implmnt/U409_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U409_icecube_Implmnt/U409_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Tue Nov 26 19:47:03 2024

#Implementation: U409_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v" (library work)
@I::"D:\AmigaPCI\U409\U409_CIA.v" (library work)
@I::"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TICK.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TOP.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v" (library work)
Verilog syntax check successful!
File D:\AmigaPCI\U409\U409_TRANSFER_ACK.v changed - recompiling
Selecting top level module U409_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":698:7:698:19|Synthesizing module SB_PLL40_CORE in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":40:7:40:23|Synthesizing module U409_TRANSFER_ACK in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v":35:7:35:23|Synthesizing module U409_DATA_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":39:7:39:25|Synthesizing module U409_ADDRESS_DECODE in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TICK.v":35:7:35:15|Synthesizing module U409_TICK in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_CIA.v":35:7:35:14|Synthesizing module U409_CIA in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Synthesizing module U409_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":67:2:67:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":67:2:67:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":67:2:67:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":67:2:67:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":67:2:67:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CL159 :"D:\AmigaPCI\U409\U409_TOP.v":38:54:38:56|Input RnW is unused.
@W: CL246 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":43:17:43:17|Input port bits 15 to 14 of A[31:1] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":43:17:43:17|Input port bits 11 to 1 of A[31:1] are unused. Assign logic for all port bits or change the input port size.
@N: CL201 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":57:0:57:5|Trying to extract state machine for register TACK_COUNTER.
Extracted state machine for register TACK_COUNTER
State machine has 3 reachable states with original encodings of:
   000
   001
   010
@N: CL159 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":42:44:42:53|Input CIA_ENABLE is unused.
@N: CL159 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":42:56:42:61|Input CLKCIA is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 26 19:47:03 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 26 19:47:03 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 26 19:47:03 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\synwork\U409_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 26 19:47:04 2024

###########################################################]
Pre-mapping Report

# Tue Nov 26 19:47:04 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U409\U409_TOP.sdc
@L: D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U409_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                                Requested     Requested     Clock                       Clock                Clock
Clock                                Frequency     Period        Type                        Group                Load 
-----------------------------------------------------------------------------------------------------------------------
CLK6                                 6.0 MHz       166.667       declared                    default_clkgroup     36   
CLK28_IN                             28.6 MHz      34.916        declared                    default_clkgroup     8    
CLK40_IN                             40.0 MHz      25.000        declared                    default_clkgroup     1    
U409_TOP|CLK80_OUT_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     9    
=======================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine TACK_COUNTER[2:0] (in view: work.U409_TRANSFER_ACK(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Nov 26 19:47:05 2024

###########################################################]
Map & Optimize Report

# Tue Nov 26 19:47:05 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            CLK6
            CLK28_IN


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine TACK_COUNTER[2:0] (in view: work.U409_TRANSFER_ACK(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     8.03ns		 107 /        52
@N: FX1016 :"d:\amigapci\u409\u409_top.v":38:20:38:23|SB_GB_IO inserted on the port CLK6.
@N: FX1016 :"d:\amigapci\u409\u409_top.v":38:26:38:33|SB_GB_IO inserted on the port CLK28_IN.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

2 non-gated/non-generated clock tree(s) driving 44 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 8 clock pin(s) of sequential element(s)
0 instances converted, 8 sequential instances remain driven by gated/generated clocks

================================= Non-Gated/Non-Generated Clocks =================================
Clock Tree ID     Driving Element         Drive Element Type     Fanout     Sample Instance       
--------------------------------------------------------------------------------------------------
@K:CKID0002       CLK6_ibuf_gb_io         SB_GB_IO               36         U409_TICK.COUNTER50[5]
@K:CKID0003       CLK28_IN_ibuf_gb_io     SB_GB_IO               8          U409_CIA.CLKCIA       
==================================================================================================
============================================================================================================ Gated/Generated Clocks ============================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                           Explanation                                                                                                                   
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       pll                 SB_PLL40_CORE          8          U409_TRANSFER_ACK.ROM_TACK_COUNTER[0]     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\synwork\U409_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock CLK6 with period 166.67ns 
@N: MT615 |Found clock CLK28_IN with period 34.92ns 
@N: MT615 |Found clock U409_TOP|CLK80_OUT_derived_clock with period 12.50ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Tue Nov 26 19:47:06 2024
#


Top view:               U409_TOP
Requested Frequency:    6.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U409\U409_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 4.794

                                     Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                       Frequency     Frequency     Period        Period        Slack       Type                        Group           
-----------------------------------------------------------------------------------------------------------------------------------------------------
CLK6                                 6.0 MHz       131.0 MHz     166.667       7.636         159.030     declared                    default_clkgroup
CLK28_IN                             28.6 MHz      128.7 MHz     34.916        7.769         27.147      declared                    default_clkgroup
CLK40_IN                             40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U409_TOP|CLK80_OUT_derived_clock     80.0 MHz      129.8 MHz     12.500        7.706         4.794       derived (from CLK40_IN)     default_clkgroup
=====================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                              |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                          Ending                            |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
------------------------------------------------------------------------------------------------------------------------------------------------------------
CLK6                              CLK6                              |  166.667     159.030  |  No paths    -      |  No paths    -      |  No paths    -    
CLK28_IN                          CLK28_IN                          |  34.916      27.147   |  No paths    -      |  No paths    -      |  No paths    -    
U409_TOP|CLK80_OUT_derived_clock  U409_TOP|CLK80_OUT_derived_clock  |  No paths    -        |  12.500      4.794  |  No paths    -      |  No paths    -    
============================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: CLK6
====================================



Starting Points with Worst Slack
********************************

                           Starting                                          Arrival            
Instance                   Reference     Type       Pin     Net              Time        Slack  
                           Clock                                                                
------------------------------------------------------------------------------------------------
U409_TICK.COUNTER50[0]     CLK6          SB_DFF     Q       COUNTER50[0]     0.540       159.030
U409_TICK.COUNTER60[0]     CLK6          SB_DFF     Q       COUNTER60[0]     0.540       159.030
U409_TICK.COUNTER50[1]     CLK6          SB_DFF     Q       COUNTER50[1]     0.540       159.079
U409_TICK.COUNTER60[1]     CLK6          SB_DFF     Q       COUNTER60[1]     0.540       159.079
U409_TICK.COUNTER50[3]     CLK6          SB_DFF     Q       COUNTER50[3]     0.540       159.080
U409_TICK.COUNTER60[4]     CLK6          SB_DFF     Q       COUNTER60[4]     0.540       159.080
U409_TICK.COUNTER50[5]     CLK6          SB_DFF     Q       COUNTER50[5]     0.540       159.101
U409_TICK.COUNTER60[5]     CLK6          SB_DFF     Q       COUNTER60[5]     0.540       159.101
U409_TICK.COUNTER50[2]     CLK6          SB_DFF     Q       COUNTER50[2]     0.540       159.143
U409_TICK.COUNTER60[2]     CLK6          SB_DFF     Q       COUNTER60[2]     0.540       159.143
================================================================================================


Ending Points with Worst Slack
******************************

                            Starting                                             Required            
Instance                    Reference     Type       Pin     Net                 Time         Slack  
                            Clock                                                                    
-----------------------------------------------------------------------------------------------------
U409_TICK.TICK50            CLK6          SB_DFF     D       TICK50              166.562      159.030
U409_TICK.TICK60            CLK6          SB_DFF     D       TICK60              166.562      159.030
U409_TICK.COUNTER50[0]      CLK6          SB_DFF     D       COUNTER50_3[0]      166.562      159.059
U409_TICK.COUNTER50[5]      CLK6          SB_DFF     D       COUNTER50_3[5]      166.562      159.059
U409_TICK.COUNTER50[6]      CLK6          SB_DFF     D       COUNTER50_3[6]      166.562      159.059
U409_TICK.COUNTER50[9]      CLK6          SB_DFF     D       COUNTER50_3[9]      166.562      159.059
U409_TICK.COUNTER50[11]     CLK6          SB_DFF     D       COUNTER50_3[11]     166.562      159.059
U409_TICK.COUNTER50[13]     CLK6          SB_DFF     D       COUNTER50_3[13]     166.562      159.059
U409_TICK.COUNTER50[14]     CLK6          SB_DFF     D       COUNTER50_3[14]     166.562      159.059
U409_TICK.COUNTER50[15]     CLK6          SB_DFF     D       COUNTER50_3[15]     166.562      159.059
=====================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      166.667
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         166.562

    - Propagation time:                      7.531
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 159.030

    Number of logic level(s):                3
    Starting point:                          U409_TICK.COUNTER50[0] / Q
    Ending point:                            U409_TICK.TICK50 / D
    The start point is clocked by            CLK6 [rising] on pin C
    The end   point is clocked by            CLK6 [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U409_TICK.COUNTER50[0]               SB_DFF      Q        Out     0.540     0.540       -         
COUNTER50[0]                         Net         -        -       1.599     -           4         
U409_TICK.COUNTER50_RNID6CP[3]       SB_LUT4     I0       In      -         2.139       -         
U409_TICK.COUNTER50_RNID6CP[3]       SB_LUT4     O        Out     0.449     2.588       -         
TICK503_8                            Net         -        -       1.371     -           1         
U409_TICK.COUNTER50_RNITU182[10]     SB_LUT4     I2       In      -         3.959       -         
U409_TICK.COUNTER50_RNITU182[10]     SB_LUT4     O        Out     0.379     4.338       -         
TICK503_14                           Net         -        -       1.371     -           9         
U409_TICK.TICK50_RNO                 SB_LUT4     I3       In      -         5.708       -         
U409_TICK.TICK50_RNO                 SB_LUT4     O        Out     0.316     6.024       -         
TICK50                               Net         -        -       1.507     -           1         
U409_TICK.TICK50                     SB_DFF      D        In      -         7.531       -         
==================================================================================================
Total path delay (propagation time + setup) of 7.636 is 1.788(23.4%) logic and 5.848(76.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: CLK28_IN
====================================



Starting Points with Worst Slack
********************************

                              Starting                                              Arrival           
Instance                      Reference     Type       Pin     Net                  Time        Slack 
                              Clock                                                                   
------------------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[2]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[2]     0.540       27.147
U409_CIA.CIA_CLK_COUNT[4]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[4]     0.540       27.196
U409_CIA.CIA_CLK_COUNT[1]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[1]     0.540       27.217
U409_CIA.CIA_CLK_COUNT[5]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[5]     0.540       27.217
U409_CIA.CIA_CLK_COUNT[0]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[0]     0.540       28.862
U409_CIA.CIA_CLK_COUNT[3]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[3]     0.540       29.011
U409_CIA.CIA_ENABLE           CLK28_IN      SB_DFF     Q       CIA_ENABLEm          0.540       30.716
U409_CIA.CLKCIA               CLK28_IN      SB_DFF     Q       CLKCIA_c             0.540       30.716
======================================================================================================


Ending Points with Worst Slack
******************************

                              Starting                                                  Required           
Instance                      Reference     Type       Pin     Net                      Time         Slack 
                              Clock                                                                        
-----------------------------------------------------------------------------------------------------------
U409_CIA.CLKCIA               CLK28_IN      SB_DFF     D       CLKCIA_0                 34.811       27.147
U409_CIA.CIA_ENABLE           CLK28_IN      SB_DFF     D       CIA_ENABLE_0             34.811       27.210
U409_CIA.CIA_CLK_COUNT[5]     CLK28_IN      SB_DFF     D       CIA_CLK_COUNT_3[5]       34.811       28.730
U409_CIA.CIA_CLK_COUNT[3]     CLK28_IN      SB_DFF     D       CIA_CLK_COUNT_3[3]       34.811       29.058
U409_CIA.CIA_CLK_COUNT[4]     CLK28_IN      SB_DFF     D       CIA_CLK_COUNT_RNO[4]     34.811       30.691
U409_CIA.CIA_CLK_COUNT[0]     CLK28_IN      SB_DFF     D       CIA_CLK_COUNT_i[0]       34.811       30.716
U409_CIA.CIA_CLK_COUNT[1]     CLK28_IN      SB_DFF     D       CIA_CLK_COUNT_RNO[1]     34.811       30.765
U409_CIA.CIA_CLK_COUNT[2]     CLK28_IN      SB_DFF     D       CIA_CLK_COUNT_RNO[2]     34.811       30.765
===========================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      34.916
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         34.811

    - Propagation time:                      7.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 27.147

    Number of logic level(s):                3
    Starting point:                          U409_CIA.CIA_CLK_COUNT[2] / Q
    Ending point:                            U409_CIA.CLKCIA / D
    The start point is clocked by            CLK28_IN [rising] on pin C
    The end   point is clocked by            CLK28_IN [rising] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                   Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[2]              SB_DFF      Q        Out     0.540     0.540       -         
CIA_CLK_COUNT[2]                       Net         -        -       1.599     -           5         
U409_CIA.CIA_CLK_COUNT_RNIH7921[5]     SB_LUT4     I0       In      -         2.139       -         
U409_CIA.CIA_CLK_COUNT_RNIH7921[5]     SB_LUT4     O        Out     0.449     2.588       -         
N_3_0                                  Net         -        -       1.371     -           2         
U409_CIA.CLKCIA_RNO_0                  SB_LUT4     I0       In      -         3.959       -         
U409_CIA.CLKCIA_RNO_0                  SB_LUT4     O        Out     0.449     4.408       -         
CLKCIA8                                Net         -        -       1.371     -           1         
U409_CIA.CLKCIA_RNO                    SB_LUT4     I2       In      -         5.779       -         
U409_CIA.CLKCIA_RNO                    SB_LUT4     O        Out     0.379     6.157       -         
CLKCIA_0                               Net         -        -       1.507     -           1         
U409_CIA.CLKCIA                        SB_DFF      D        In      -         7.664       -         
====================================================================================================
Total path delay (propagation time + setup) of 7.770 is 1.922(24.7%) logic and 5.848(75.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: U409_TOP|CLK80_OUT_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                          Starting                                                                         Arrival          
Instance                                  Reference                            Type        Pin     Net                     Time        Slack
                                          Clock                                                                                             
--------------------------------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.ROM_TACK_COUNTER[2]     U409_TOP|CLK80_OUT_derived_clock     SB_DFFN     Q       ROM_TACK_COUNTER[2]     0.540       4.794
U409_TRANSFER_ACK.ROM_TACK_EN             U409_TOP|CLK80_OUT_derived_clock     SB_DFFN     Q       ROM_TACK_EN             0.540       6.480
U409_TRANSFER_ACK.ROM_TACK_COUNTER[0]     U409_TOP|CLK80_OUT_derived_clock     SB_DFFN     Q       ROM_TACK_COUNTER[0]     0.540       6.529
U409_TRANSFER_ACK.TACK_COUNTER[0]         U409_TOP|CLK80_OUT_derived_clock     SB_DFFN     Q       TACK_COUNTER[0]         0.540       6.529
U409_TRANSFER_ACK.ROM_TACK_COUNTER[1]     U409_TOP|CLK80_OUT_derived_clock     SB_DFFN     Q       ROM_TACK_COUNTER[1]     0.540       6.550
U409_TRANSFER_ACK.TACK_COUNTER[1]         U409_TOP|CLK80_OUT_derived_clock     SB_DFFN     Q       TACK_COUNTER[1]         0.540       8.300
U409_TRANSFER_ACK.TACK_OUTn               U409_TOP|CLK80_OUT_derived_clock     SB_DFFN     Q       TACK_OUTn               0.540       8.370
============================================================================================================================================


Ending Points with Worst Slack
******************************

                                          Starting                                                                          Required          
Instance                                  Reference                            Type         Pin     Net                     Time         Slack
                                          Clock                                                                                               
----------------------------------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.ROM_TACK_EN             U409_TOP|CLK80_OUT_derived_clock     SB_DFFN      D       ROM_TACK_EN_1           12.395       4.794
U409_TRANSFER_ACK.TACK_OUTn               U409_TOP|CLK80_OUT_derived_clock     SB_DFFN      D       TACK_OUTn_0             12.395       6.480
U409_TRANSFER_ACK.TACK_COUNTER[0]         U409_TOP|CLK80_OUT_derived_clock     SB_DFFN      D       N_8_i_0                 12.395       8.300
U409_TRANSFER_ACK.TACK_EN_i               U409_TOP|CLK80_OUT_derived_clock     SB_DFFNE     D       N_8_i_0_i               12.395       8.300
U409_TRANSFER_ACK.ROM_TACK_COUNTER[1]     U409_TOP|CLK80_OUT_derived_clock     SB_DFFN      D       ROM_TACK_COUNTER_0      12.395       8.349
U409_TRANSFER_ACK.ROM_TACK_COUNTER[2]     U409_TOP|CLK80_OUT_derived_clock     SB_DFFN      D       ROM_TACK_COUNTER_1      12.395       8.349
U409_TRANSFER_ACK.TACK_COUNTER[1]         U409_TOP|CLK80_OUT_derived_clock     SB_DFFN      D       TACK_COUNTER_nss[1]     12.395       8.349
U409_TRANSFER_ACK.TACK_EN_i               U409_TOP|CLK80_OUT_derived_clock     SB_DFFNE     E       N_8_i_0_en              12.500       8.454
==============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      7.601
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     4.794

    Number of logic level(s):                3
    Starting point:                          U409_TRANSFER_ACK.ROM_TACK_COUNTER[2] / Q
    Ending point:                            U409_TRANSFER_ACK.ROM_TACK_EN / D
    The start point is clocked by            U409_TOP|CLK80_OUT_derived_clock [falling] on pin C
    The end   point is clocked by            U409_TOP|CLK80_OUT_derived_clock [falling] on pin C

Instance / Net                                                 Pin      Pin               Arrival     No. of    
Name                                               Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.ROM_TACK_COUNTER[2]              SB_DFFN     Q        Out     0.540     0.540       -         
ROM_TACK_COUNTER[2]                                Net         -        -       1.599     -           5         
U409_TRANSFER_ACK.ROM_TACK_COUNTER_RNI8GRM5[2]     SB_LUT4     I3       In      -         2.139       -         
U409_TRANSFER_ACK.ROM_TACK_COUNTER_RNI8GRM5[2]     SB_LUT4     O        Out     0.316     2.455       -         
N_13                                               Net         -        -       1.371     -           2         
U409_TRANSFER_ACK.ROM_TACK_EN_RNO_0                SB_LUT4     I0       In      -         3.826       -         
U409_TRANSFER_ACK.ROM_TACK_EN_RNO_0                SB_LUT4     O        Out     0.449     4.274       -         
N_11                                               Net         -        -       1.371     -           1         
U409_TRANSFER_ACK.ROM_TACK_EN_RNO                  SB_LUT4     I0       In      -         5.645       -         
U409_TRANSFER_ACK.ROM_TACK_EN_RNO                  SB_LUT4     O        Out     0.449     6.094       -         
ROM_TACK_EN_1                                      Net         -        -       1.507     -           1         
U409_TRANSFER_ACK.ROM_TACK_EN                      SB_DFFN     D        In      -         7.601       -         
================================================================================================================
Total path delay (propagation time + setup) of 7.706 is 1.858(24.1%) logic and 5.848(75.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

---------------------------------------
Resource Usage Report for U409_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             4 uses
SB_CARRY        34 uses
SB_DFF          44 uses
SB_DFFN         7 uses
SB_DFFNE        1 use
SB_PLL40_CORE   1 use
VCC             4 uses
SB_LUT4         106 uses

I/O ports: 52
I/O primitives: 35
SB_GB_IO       2 uses
SB_IO          33 uses

I/O Register bits:                  0
Register bits not including I/Os:   52 (1%)
Total load per clock:
   CLK40_IN: 1
   CLK6: 1
   CLK28_IN: 1
   U409_TOP|CLK80_OUT_derived_clock: 8

@S |Mapping Summary:
Total  LUTs: 106 (3%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 106 = 106 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Nov 26 19:47:06 2024

###########################################################]


Synthesis exit by 0.
Current Implementation U409_icecube_Implmnt its sbt path: D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.edf " "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist" "-pTQ144" "-yD:/AmigaPCI/U409/U409.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.edf...
Parsing constraint file: D:/AmigaPCI/U409/U409.pcf ...
start to read sdc/scf file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.scf
sdc_reader OK D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.scf
Stored edif netlist at D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP...

write Timing Constraint to D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: U409_TOP

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --outdir "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP --outdir D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP
SDC file             - D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	106
    Number of DFFs      	:	52
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	34
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	33
    Number of GBIOs     	:	2
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	1
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[8], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[1], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[11], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[3], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[5], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[15], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[6], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[14], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[7], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for LBENn, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for TT0, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for TT1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[9], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[2], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[10], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[4], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for RnW, as it is not connected to any PAD
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	108
    Number of DFFs      	:	52
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	34

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	35
        LUT, DFF and CARRY	:	17
    Combinational LogicCells
        Only LUT         	:	42
        CARRY Only       	:	3
        LUT with CARRY   	:	14
    LogicCells                  :	111/3520
    PLBs                        :	16/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	35/107
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 12.4 (sec)

Final Design Statistics
    Number of LUTs      	:	108
    Number of DFFs      	:	52
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	34
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	33
    Number of GBIOs     	:	2
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	111/3520
    PLBs                        :	30/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	35/107
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 5
Clock: CLK28_IN | Frequency: 281.88 MHz | Target: 28.64 MHz
Clock: CLK40_IN | Frequency: N/A | Target: 40.00 MHz
Clock: CLK6 | Frequency: 188.07 MHz | Target: 6.00 MHz
Clock: pll/PLLOUTCORE | Frequency: N/A | Target: 80.00 MHz
Clock: pll/PLLOUTGLOBAL | Frequency: 294.09 MHz | Target: 80.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 13.2 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --package TQ144 --outdir "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 549
used logic cells: 111
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --package TQ144 --outdir "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 549
used logic cells: 111
Translating sdc file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc...
Translated sdc file is D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc
oaInterface::GetInstName pInst NULL
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc" --outdir "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\router" --sdf_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc --outdir D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\router --sdf_file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design U409_TOP
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Info-1404: Inferred PLL generated clock at pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBAL
Read device time: 8
I1209: Started routing
I1223: Total Nets : 174 
I1212: Iteration  1 :    40 unrouted : 0 seconds
I1212: Iteration  2 :     7 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design U409_TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 10 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.v" --vhdl "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/sbt/outputs/simulation_netlist\U409_TOP_sbt.vhd" --lib "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc" --out-sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\netlister\U409_TOP_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.v
Writing D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/sbt/outputs/simulation_netlist\U409_TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\netlister\U409_TOP_sbt.sdc" --sdf-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.sdf" --report-file "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\timer\U409_TOP_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\netlister\U409_TOP_sbt.sdc --sdf-file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.sdf --report-file D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\timer\U409_TOP_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBAL
Info-1404: Inferred PLL generated clock at pll/PLLOUTCORE
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK40_IN_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --design "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --device_name iCE40HX4K --package TQ144 --outdir "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
7:49:48 PM
