$date
	Sun Oct 26 12:19:02 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 1 ! halt_f $end
$var wire 32 " instruction_memory_v [31:0] $end
$var wire 2 # err_bits [1:0] $end
$var wire 32 $ data_memory_in_v [31:0] $end
$var reg 1 % clk $end
$var reg 1 & clk_en $end
$var reg 1 ' rst $end
$scope module topMod $end
$var wire 1 % clk $end
$var wire 1 & clk_en $end
$var wire 1 ! halt_f $end
$var wire 1 ' rst $end
$var wire 1 ( writeBit $end
$var wire 1 ) readBit $end
$var wire 32 * programCounter [31:0] $end
$var wire 32 + instruction_memory_v [31:0] $end
$var wire 32 , instruction [31:0] $end
$var wire 1 - halt $end
$var wire 2 . err_bits [1:0] $end
$var wire 32 / data_memory_in_v [31:0] $end
$var wire 32 0 dataOutMem [31:0] $end
$var wire 32 1 dataIn [31:0] $end
$var wire 32 2 addressFetch [31:0] $end
$scope module memMod $end
$var wire 1 3 instruction_memory_en $end
$var wire 1 % mem_Clk $end
$var wire 32 4 instruction_memory_a [31:0] $end
$var wire 1 - halt_f $end
$var wire 1 ( data_memory_write $end
$var wire 1 ) data_memory_read $end
$var wire 32 5 data_memory_out_v [31:0] $end
$var wire 32 6 data_memory_a [31:0] $end
$var reg 8 7 a [7:0] $end
$var reg 8 8 b [7:0] $end
$var reg 8 9 c [7:0] $end
$var reg 8 : d [7:0] $end
$var reg 32 ; data_memory_in_v [31:0] $end
$var reg 32 < instruction_memory_v [31:0] $end
$var integer 32 = fd [31:0] $end
$var integer 32 > i [31:0] $end
$upscope $end
$scope module scc $end
$var wire 1 % clk $end
$var wire 1 & clk_en $end
$var wire 32 ? dataIn [31:0] $end
$var wire 32 @ instruction [31:0] $end
$var wire 32 A memoryDataIn [31:0] $end
$var wire 1 ' rst $end
$var wire 1 ( writeFlag $end
$var wire 32 B ucode_inst [31:0] $end
$var wire 1 C specialEncoding $end
$var wire 1 D setFlags $end
$var wire 4 E secondLevelDecode [3:0] $end
$var wire 1 F regWrite $end
$var wire 1 G regRead $end
$var wire 32 H readDataSec [31:0] $end
$var wire 32 I readDataFirst [31:0] $end
$var wire 32 J readDataDest [31:0] $end
$var wire 32 K programCounter [31:0] $end
$var wire 4 L out_sourceSecReg [3:0] $end
$var wire 4 M out_sourceFirstReg [3:0] $end
$var wire 16 N out_imm [15:0] $end
$var wire 4 O out_destRegister [3:0] $end
$var wire 1 P mux_ctrl $end
$var wire 2 Q mul_type [1:0] $end
$var wire 1 R mul_trigger $end
$var wire 1 ) memoryRead $end
$var wire 1 S loadStore $end
$var wire 32 T instructionForID [31:0] $end
$var wire 1 - halt $end
$var wire 2 U firstLevelDecode [1:0] $end
$var wire 32 V filtered_instruction [31:0] $end
$var wire 1 W exe_writeToReg $end
$var wire 32 X exe_writeData [31:0] $end
$var wire 4 Y exe_readRegSec [3:0] $end
$var wire 4 Z exe_readRegFirst [3:0] $end
$var wire 4 [ exe_readRegDest [3:0] $end
$var wire 1 \ exeOverride $end
$var wire 16 ] exeData [15:0] $end
$var wire 1 ^ dataRegisterImm $end
$var wire 1 _ dataRegister $end
$var wire 32 ` dataOut [31:0] $end
$var wire 4 a branchInstruction [3:0] $end
$var wire 1 b branch $end
$var wire 3 c aluFunction [2:0] $end
$var wire 32 d addressIn [31:0] $end
$var reg 32 e data_memory_v [31:0] $end
$var reg 2 f err_bits [1:0] $end
$var reg 32 g instruction_memory_v [31:0] $end
$scope module EXE $end
$var wire 1 % clk $end
$var wire 16 h exeData [15:0] $end
$var wire 32 i memoryDataIn [31:0] $end
$var wire 1 ' rst $end
$var wire 1 C specialEncoding $end
$var wire 4 j sourceSecReg [3:0] $end
$var wire 4 k sourceFirstReg [3:0] $end
$var wire 1 D setFlags $end
$var wire 4 l secondLevelDecode [3:0] $end
$var wire 32 m readDataSec [31:0] $end
$var wire 32 n readDataFirst [31:0] $end
$var wire 32 o readDataDest [31:0] $end
$var wire 16 p imm [15:0] $end
$var wire 2 q firstLevelDecode [1:0] $end
$var wire 4 r destReg [3:0] $end
$var wire 4 s branchInstruction [3:0] $end
$var wire 3 t aluFunctions [2:0] $end
$var reg 33 u aluRegister [32:0] $end
$var reg 1 \ exeOverride $end
$var reg 4 v flags [3:0] $end
$var reg 4 w flags_next [3:0] $end
$var reg 32 x immExt [31:0] $end
$var reg 32 y memoryAddressOut [31:0] $end
$var reg 32 z memoryDataOut [31:0] $end
$var reg 1 ) memoryRead $end
$var reg 1 ( memoryWrite $end
$var reg 4 { readRegDest [3:0] $end
$var reg 4 | readRegFirst [3:0] $end
$var reg 4 } readRegSec [3:0] $end
$var reg 33 ~ tempDiff [32:0] $end
$var reg 32 !" writeData [31:0] $end
$var reg 1 W writeToReg $end
$upscope $end
$scope module ID $end
$var wire 1 % clk $end
$var wire 1 ' rst $end
$var wire 1 "" specialBit $end
$var wire 4 #" sourceSecReg [3:0] $end
$var wire 4 $" sourceFirstReg [3:0] $end
$var wire 4 %" secondLevelDecode [3:0] $end
$var wire 7 &" opcode [6:0] $end
$var wire 32 '" instruction [31:0] $end
$var wire 16 (" imm [15:0] $end
$var wire 2 )" firstLevelDecode [1:0] $end
$var wire 4 *" destReg [3:0] $end
$var wire 4 +" branchCondition [3:0] $end
$var wire 3 ," aluOperationCommands [2:0] $end
$var reg 3 -" aluFunction [2:0] $end
$var reg 1 b branch $end
$var reg 4 ." branchInstruction [3:0] $end
$var reg 1 _ dataRegister $end
$var reg 1 ^ dataRegisterImm $end
$var reg 2 /" firstLevelDecode_out [1:0] $end
$var reg 1 - halt $end
$var reg 1 S loadStore $end
$var reg 1 R mul_trigger $end
$var reg 2 0" mul_type [1:0] $end
$var reg 4 1" out_destRegister [3:0] $end
$var reg 16 2" out_imm [15:0] $end
$var reg 4 3" out_sourceFirstReg [3:0] $end
$var reg 4 4" out_sourceSecReg [3:0] $end
$var reg 1 G regRead $end
$var reg 1 F regWrite $end
$var reg 4 5" secondLevelDecode_out [3:0] $end
$var reg 1 D setFlags $end
$var reg 1 C specialEncoding $end
$upscope $end
$scope module IF $end
$var wire 1 % clk $end
$var wire 16 6" exeData [15:0] $end
$var wire 1 \ exeOverride $end
$var wire 32 7" fetchedInstruction [31:0] $end
$var wire 16 8" imm16_exe [15:0] $end
$var wire 1 ' rst $end
$var wire 16 9" imm16 [15:0] $end
$var wire 32 :" branchOffsetAddress_exe [31:0] $end
$var wire 32 ;" branchOffsetAddress [31:0] $end
$var parameter 32 <" sFilter $end
$var parameter 32 =" sIdle $end
$var reg 32 >" PC [31:0] $end
$var reg 32 ?" PC_next [31:0] $end
$var reg 32 @" filteredInstruction [31:0] $end
$var reg 32 A" programCounter [31:0] $end
$var reg 2 B" state [1:0] $end
$var reg 2 C" stateNext [1:0] $end
$upscope $end
$scope module REGFILE $end
$var wire 1 % clk $end
$var wire 32 D" dbg_R0 [31:0] $end
$var wire 32 E" dbg_R1 [31:0] $end
$var wire 32 F" dbg_R10 [31:0] $end
$var wire 32 G" dbg_R11 [31:0] $end
$var wire 32 H" dbg_R12 [31:0] $end
$var wire 32 I" dbg_R13 [31:0] $end
$var wire 32 J" dbg_R14 [31:0] $end
$var wire 32 K" dbg_R15 [31:0] $end
$var wire 32 L" dbg_R2 [31:0] $end
$var wire 32 M" dbg_R3 [31:0] $end
$var wire 32 N" dbg_R4 [31:0] $end
$var wire 32 O" dbg_R5 [31:0] $end
$var wire 32 P" dbg_R6 [31:0] $end
$var wire 32 Q" dbg_R7 [31:0] $end
$var wire 32 R" dbg_R8 [31:0] $end
$var wire 32 S" dbg_R9 [31:0] $end
$var wire 32 T" out_rd [31:0] $end
$var wire 32 U" out_rs1 [31:0] $end
$var wire 32 V" out_rs2 [31:0] $end
$var wire 4 W" rd [3:0] $end
$var wire 4 X" rs1 [3:0] $end
$var wire 4 Y" rs2 [3:0] $end
$var wire 1 ' rst $end
$var wire 1 W write $end
$var wire 32 Z" writeData [31:0] $end
$var integer 32 [" i [31:0] $end
$upscope $end
$scope module Ucode $end
$var wire 1 % clk $end
$var wire 4 \" dest_reg [3:0] $end
$var wire 16 ]" immediate [15:0] $end
$var wire 2 ^" mul_type [1:0] $end
$var wire 32 _" readDataSecond [31:0] $end
$var wire 1 ' rst $end
$var wire 4 `" source_reg [3:0] $end
$var wire 1 R start_mul $end
$var parameter 7 a" ADD_OPCODE $end
$var parameter 7 b" MOV_OPCODE $end
$var parameter 2 c" MULI $end
$var parameter 2 d" MULR $end
$var parameter 2 e" MULSI $end
$var parameter 2 f" MULSR $end
$var parameter 7 g" SUB_OPCODE $end
$var parameter 3 h" sClear $end
$var parameter 3 i" sHalt $end
$var parameter 3 j" sIdle $end
$var parameter 3 k" sKeep_adding $end
$var parameter 3 l" sMov $end
$var reg 16 m" count_next [15:0] $end
$var reg 16 n" count_reg [15:0] $end
$var reg 1 P mux_ctrl $end
$var reg 32 o" output_instruction [31:0] $end
$var reg 32 p" register_decrementer_count [31:0] $end
$var reg 32 q" register_decrementer_count_next [31:0] $end
$var reg 3 r" state_next [2:0] $end
$var reg 3 s" state_reg [2:0] $end
$var reg 2 t" true_mul_type [1:0] $end
$var reg 4 u" true_source_reg [3:0] $end
$upscope $end
$scope module mux $end
$var wire 1 P control $end
$var wire 32 v" filtered_instruction [31:0] $end
$var wire 32 w" ucode_instruction [31:0] $end
$var reg 32 x" finalized_instruction [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b10 l"
b11 k"
b0 j"
b100 i"
b1 h"
b110010 g"
b11 f"
b10 e"
b1 d"
b0 c"
b0 b"
b110001 a"
b0 ="
b1 <"
$end
#0
$dumpvars
bx x"
b11001000000000000000000000000000 w"
bx v"
bx u"
bx t"
b0 s"
b0 r"
bx q"
bx p"
b11001000000000000000000000000000 o"
b0 n"
b0 m"
bx `"
b0 _"
bx ^"
bx ]"
bx \"
b10000 ["
b0 Z"
b0 Y"
b0 X"
b0 W"
b0 V"
b0 U"
b0 T"
b0 S"
b0 R"
b0 Q"
b0 P"
b0 O"
b0 N"
b0 M"
b0 L"
b0 K"
b0 J"
b0 I"
b0 H"
b0 G"
b0 F"
b0 E"
b0 D"
b0 C"
b0 B"
b0 A"
bx @"
b100 ?"
b0 >"
b100 ;"
bx :"
b100 9"
bx 8"
b11000000000000000000100 7"
bx 6"
bx 5"
bx 4"
bx 3"
bx 2"
bx 1"
bx 0"
bx /"
bx ."
bx -"
bx ,"
bx +"
bx *"
bx )"
bx ("
bx '"
bx &"
bx %"
bx $"
bx #"
x""
b0 !"
b0 ~
b0 }
b0 |
b0 {
b0 z
b0 y
b0 x
b0 w
b0 v
bx u
bx t
bx s
bx r
bx q
bx p
b0 o
b0 n
b0 m
bx l
bx k
bx j
bx i
bx h
bx g
bx f
bx e
b0 d
bx c
xb
bx a
b0 `
x_
x^
bx ]
0\
b0 [
b0 Z
b0 Y
b0 X
0W
bx V
bx U
bx T
xS
xR
bx Q
0P
bx O
bx N
bx M
bx L
b0 K
b0 J
b0 I
b0 H
xG
xF
bx E
xD
xC
b11001000000000000000000000000000 B
bx A
b11000000000000000000100 @
bx ?
bx >
bx =
b11000000000000000000100 <
bx ;
bx :
bx 9
bx 8
bx 7
b0 6
b0 5
b0 4
13
b0 2
bx 1
b0 0
bx /
bx .
x-
b11000000000000000000100 ,
bx +
b0 *
0)
0(
1'
1&
1%
bx $
bx #
bx "
z!
$end
#5
0%
#10
b10000 ["
1%
#15
0%
#20
b10000 ["
1%
#25
0%
#30
b0 ?"
b1 C"
0'
b10000 ["
1%
#35
0%
#40
1W
b100 X
b100 !"
b100 Z"
b11 [
b11 {
b11 W"
b0 E
b0 l
b0 5"
b0 U
b0 q
b0 /"
b0 &"
b100 ("
b0 #"
b0 $"
b11 *"
b11 +"
b0 ,"
b0 %"
0""
b0 )"
0-
0R
b100 :"
b100 8"
b100 ]
b100 h
b100 6"
b100 N
b100 p
b100 2"
b100 ]"
b0 L
b0 j
b0 4"
b0 M
b0 k
b0 3"
b0 `"
b11 O
b11 r
b11 1"
b11 \"
1G
1F
b0 a
b0 s
b0 ."
b0 c
b0 t
b0 -"
xD
0C
1^
0_
0S
0b
b11000000000000000000100 T
b11000000000000000000100 '"
b11000000000000000000100 x"
b11000000000000000000100 V
b11000000000000000000100 @"
b11000000000000000000100 v"
b100 ?"
b1 B"
1%
#45
0%
#50
b101 ("
b1 *"
b1 +"
b101 :"
b101 8"
b101 ]
b101 h
b101 6"
b101 N
b101 p
b101 2"
b101 ]"
b1 O
b1 r
b1 1"
b1 \"
1G
1F
xD
1^
b1000000000000000000101 T
b1000000000000000000101 '"
b1000000000000000000101 x"
b101 ;"
b101 9"
b1000000000000000000101 V
b1000000000000000000101 @"
b1000000000000000000101 v"
b1000000000000000000101 ,
b1000000000000000000101 <
b1000000000000000000101 @
b1000000000000000000101 7"
b101 X
b101 !"
b101 Z"
1W
b1 [
b1 {
b1 W"
b1000 ?"
b0 J
b0 o
b0 T"
b100 M"
b100 *
b100 4
b100 K
b100 A"
b100 >"
1%
#55
0%
#60
b100 H
b100 m
b100 V"
b100 _"
b11 Y
b11 }
b11 Y"
b1 u"
b1 t"
b100 q"
b110000000000000 m"
b10 r"
b1 Q
b1 0"
b1 ^"
1R
b11 L
b11 j
b11 4"
b1 M
b1 k
b1 3"
b1 `"
1_
b1 U
b1 q
b1 /"
b110000 &"
b110000000000000 ("
b11 #"
b1 $"
b10 *"
b10 +"
1""
b1 )"
b110000000000000 :"
b110000000000000 8"
b110000000000000 ]
b110000000000000 h
b110000000000000 6"
b110000000000000 N
b110000000000000 p
b110000000000000 2"
b110000000000000 ]"
b10 O
b10 r
b10 1"
b10 \"
0G
0F
xD
0^
b1100000010000100110000000000000 T
b1100000010000100110000000000000 '"
b1100000010000100110000000000000 x"
b110000000000000 ;"
b110000000000000 9"
b1100000010000100110000000000000 V
b1100000010000100110000000000000 @"
b1100000010000100110000000000000 v"
b1100000010000100110000000000000 ,
b1100000010000100110000000000000 <
b1100000010000100110000000000000 @
b1100000010000100110000000000000 7"
b1100 ?"
b0 X
b0 !"
b0 Z"
0W
b0 [
b0 {
b0 W"
b1000 *
b1000 4
b1000 K
b1000 A"
b1000 >"
b0 J
b0 o
b0 T"
b101 E"
1%
#65
0%
#70
b0 ;"
b0 9"
b11010000000000000000000000000000 V
b11010000000000000000000000000000 @"
b11010000000000000000000000000000 v"
b11010000000000000000000000000000 ,
b11010000000000000000000000000000 <
b11010000000000000000000000000000 @
b11010000000000000000000000000000 7"
1W
b10 [
b10 {
b10 W"
1F
1G
1^
b0 U
b0 q
b0 /"
b0 H
b0 m
b0 V"
b0 _"
b0 Y
b0 }
b0 Y"
b0 &"
b0 ("
b0 #"
b0 $"
0""
b0 )"
0R
b0 :"
b0 8"
b0 ]
b0 h
b0 6"
b0 N
b0 p
b0 2"
b0 ]"
b0 L
b0 j
b0 4"
b0 M
b0 k
b0 3"
b0 `"
b10 O
b10 r
b10 1"
b10 \"
xD
0_
b10000000000000000000000 T
b10000000000000000000000 '"
b10000000000000000000000 x"
b11 r"
1P
b10000000000000000000000 B
b10000000000000000000000 o"
b10000000000000000000000 w"
b10000 ?"
b100 p"
b110000000000000 n"
b10 s"
b1100 *
b1100 4
b1100 K
b1100 A"
b1100 >"
1%
#75
0%
#80
bx ;"
bx 9"
bx V
bx @"
bx v"
bx ,
bx <
bx @
bx 7"
b101 X
b101 !"
b101 Z"
b101 u
b101 H
b101 m
b101 V"
b101 _"
b1 Y
b1 }
b1 Y"
b10 Z
b10 |
b10 X"
b1 L
b1 j
b1 4"
b10 M
b10 k
b10 3"
b10 `"
1_
b10000000000000 :"
b10000000000000 8"
b10000000000000 ]
b10000000000000 h
b10000000000000 6"
b10000000000000 N
b10000000000000 p
b10000000000000 2"
b10000000000000 ]"
b1 c
b1 t
b1 -"
b1 E
b1 l
b1 5"
b1 U
b1 q
b1 /"
1W
b10 [
b10 {
b10 W"
b110001 &"
b10000000000000 ("
b1 #"
b10 $"
b1 ,"
b1 %"
1""
b1 )"
b10 O
b10 r
b10 1"
b10 \"
0G
0F
xD
0^
b1100010010001000010000000000000 T
b1100010010001000010000000000000 '"
b1100010010001000010000000000000 x"
b11 q"
1P
b1100010010001000010000000000000 B
b1100010010001000010000000000000 o"
b1100010010001000010000000000000 w"
b10100 ?"
b11 s"
b10000 *
b10000 4
b10000 K
b10000 A"
b10000 >"
1%
#85
0%
#90
b10 q"
1P
b1100010010001000010000000000000 B
b1100010010001000010000000000000 o"
b1100010010001000010000000000000 w"
b1010 u
b1010 X
b1010 !"
b1010 Z"
1W
b101 H
b101 m
b101 V"
b101 _"
b1 Y
b1 }
b1 Y"
b10 Z
b10 |
b10 X"
b10 [
b10 {
b10 W"
b11000 ?"
b11 p"
b101 J
b101 o
b101 T"
b101 I
b101 n
b101 U"
b101 L"
b10100 *
b10100 4
b10100 K
b10100 A"
b10100 >"
1%
#95
0%
#100
b1 q"
1P
b1100010010001000010000000000000 B
b1100010010001000010000000000000 o"
b1100010010001000010000000000000 w"
b11100 ?"
b1111 u
b1111 X
b1111 !"
b1111 Z"
1W
b101 H
b101 m
b101 V"
b101 _"
b1 Y
b1 }
b1 Y"
b10 Z
b10 |
b10 X"
b10 [
b10 {
b10 W"
b10 p"
b11000 *
b11000 4
b11000 K
b11000 A"
b11000 >"
b1010 J
b1010 o
b1010 T"
b1010 I
b1010 n
b1010 U"
b1010 L"
1%
#105
0%
#110
b100 r"
b0 q"
1P
b1100010010001000010000000000000 B
b1100010010001000010000000000000 o"
b1100010010001000010000000000000 w"
b10100 u
b10100 X
b10100 !"
b10100 Z"
1W
b101 H
b101 m
b101 V"
b101 _"
b1 Y
b1 }
b1 Y"
b10 Z
b10 |
b10 X"
b10 [
b10 {
b10 W"
b100000 ?"
b1 p"
b1111 J
b1111 o
b1111 T"
b1111 I
b1111 n
b1111 U"
b1111 L"
b11100 *
b11100 4
b11100 K
b11100 A"
b11100 >"
1%
#115
0%
#120
bx E
bx l
bx 5"
bx U
bx q
bx /"
b0 :
b0 9
b0 8
b0 7
b10000000000000000 >
b10000000000000000000000000000011 =
bx &"
bx ("
bx #"
bx $"
bx *"
bx +"
bx ,"
bx %"
x""
bx )"
x-
bx :"
bx 8"
bx ]
bx h
bx 6"
bx N
bx p
bx 2"
bx ]"
b0 L
b0 j
b0 4"
b0 M
b0 k
b0 3"
b0 `"
b0 O
b0 r
b0 1"
b0 \"
bx c
bx t
bx -"
xD
0_
bx T
bx '"
bx x"
b0 r"
0P
b11001000000000000000000000000000 B
b11001000000000000000000000000000 o"
b11001000000000000000000000000000 w"
b100100 ?"
b11001 u
b0 X
b0 !"
b0 Z"
0W
b0 H
b0 m
b0 V"
b0 _"
b0 Y
b0 }
b0 Y"
b0 Z
b0 |
b0 X"
b0 [
b0 {
b0 W"
b0 p"
b100 s"
b100000 *
b100000 4
b100000 K
b100000 A"
b100000 >"
b0 J
b0 o
b0 T"
b0 I
b0 n
b0 U"
b10100 L"
1%
#125
0%
#130
b101000 ?"
b0 s"
b100100 *
b100100 4
b100100 K
b100100 A"
b100100 >"
1%
#135
0%
#140
b101100 ?"
b101000 *
b101000 4
b101000 K
b101000 A"
b101000 >"
1%
#145
0%
#150
b110000 ?"
b101100 *
b101100 4
b101100 K
b101100 A"
b101100 >"
1%
#155
0%
#160
b110100 ?"
b110000 *
b110000 4
b110000 K
b110000 A"
b110000 >"
1%
#165
0%
#170
b111000 ?"
b110100 *
b110100 4
b110100 K
b110100 A"
b110100 >"
1%
#175
0%
#180
b111100 ?"
b111000 *
b111000 4
b111000 K
b111000 A"
b111000 >"
1%
#185
0%
#190
b1000000 ?"
b111100 *
b111100 4
b111100 K
b111100 A"
b111100 >"
1%
#195
0%
#200
b1000100 ?"
b1000000 *
b1000000 4
b1000000 K
b1000000 A"
b1000000 >"
1%
#205
0%
#210
b1001000 ?"
b1000100 *
b1000100 4
b1000100 K
b1000100 A"
b1000100 >"
1%
#215
0%
#220
b1001100 ?"
b1001000 *
b1001000 4
b1001000 K
b1001000 A"
b1001000 >"
1%
#225
0%
#230
b1010000 ?"
b1001100 *
b1001100 4
b1001100 K
b1001100 A"
b1001100 >"
1%
#235
0%
#240
b1010100 ?"
b1010000 *
b1010000 4
b1010000 K
b1010000 A"
b1010000 >"
1%
#245
0%
#250
b1011000 ?"
b1010100 *
b1010100 4
b1010100 K
b1010100 A"
b1010100 >"
1%
#255
0%
#260
b1011100 ?"
b1011000 *
b1011000 4
b1011000 K
b1011000 A"
b1011000 >"
1%
#265
0%
#270
b1100000 ?"
b1011100 *
b1011100 4
b1011100 K
b1011100 A"
b1011100 >"
1%
#275
0%
#280
b1100100 ?"
b1100000 *
b1100000 4
b1100000 K
b1100000 A"
b1100000 >"
1%
#285
0%
#290
b1101000 ?"
b1100100 *
b1100100 4
b1100100 K
b1100100 A"
b1100100 >"
1%
#295
0%
#300
b1101100 ?"
b1101000 *
b1101000 4
b1101000 K
b1101000 A"
b1101000 >"
1%
#305
0%
#310
b1110000 ?"
b1101100 *
b1101100 4
b1101100 K
b1101100 A"
b1101100 >"
1%
#315
0%
#320
b1110100 ?"
b1110000 *
b1110000 4
b1110000 K
b1110000 A"
b1110000 >"
1%
#325
0%
#330
b1111000 ?"
b1110100 *
b1110100 4
b1110100 K
b1110100 A"
b1110100 >"
1%
