{
  "tile_type": "GTX_COMMON",
  "sites": [
    {
      "y_coord": 0,
      "name": "X0Y0",
      "prefix": "GTXE2_COMMON",
      "type": "GTXE2_COMMON",
      "site_pins": {
        "PMARSVD1": "GTXE2_COMMON_PMARSVD1",
        "PMARSVD7": "GTXE2_COMMON_PMARSVD7",
        "DRPDO8": "GTXE2_COMMON_DRPDO8",
        "QPLLRSVD16": "GTXE2_COMMON_QPLLRSVD16",
        "QPLLRSVD22": "GTXE2_COMMON_QPLLRSVD22",
        "DRPDO2": "GTXE2_COMMON_DRPDO2",
        "DRPDI1": "GTXE2_COMMON_DRPDI1",
        "QDPMASCANRSTEN": "GTXE2_COMMON_QDPMASCANRSTEN",
        "QPLLRSVD12": "GTXE2_COMMON_QPLLRSVD12",
        "QPLLLOCKDETCLK": "GTXE2_COMMON_QPLLLOCKDETCLK",
        "QPLLREFCLKSEL1": "GTXE2_COMMON_QPLLREFCLKSEL1",
        "DRPADDR1": "GTXE2_COMMON_DRPADDR1",
        "BGRCALOVRD1": "GTXE2_COMMON_BGRCALOVRD1",
        "DRPEN": "GTXE2_COMMON_DRPEN",
        "DRPDI4": "GTXE2_COMMON_DRPDI4",
        "GTREFCLK1": "GTXE2_COMMON_GTREFCLK1",
        "RCALENB": "GTXE2_COMMON_RCALENB",
        "QPLLRSVD110": "GTXE2_COMMON_QPLLRSVD110",
        "QPLLRSVD10": "GTXE2_COMMON_QPLLRSVD10",
        "DRPDO6": "GTXE2_COMMON_DRPDO6",
        "DRPADDR7": "GTXE2_COMMON_DRPADDR7",
        "PMARSVD6": "GTXE2_COMMON_PMARSVD6",
        "REFCLKOUTMONITOR": "GTXE2_COMMON_REFCLKOUTMONITOR",
        "QPLLRSVD17": "GTXE2_COMMON_QPLLRSVD17",
        "QPLLCLKSPARE0": "GTXE2_COMMON_QPLLCLKSPARE0",
        "DRPDO9": "GTXE2_COMMON_DRPDO9",
        "QPLLDMONITOR0": "GTXE2_COMMON_QPLLDMONITOR0",
        "DRPDI2": "GTXE2_COMMON_DRPDI2",
        "DRPDO0": "GTXE2_COMMON_DRPDO0",
        "DRPWE": "GTXE2_COMMON_DRPWE",
        "BGBYPASSB": "GTXE2_COMMON_BGBYPASSB",
        "DRPDO7": "GTXE2_COMMON_DRPDO7",
        "DRPDI14": "GTXE2_COMMON_DRPDI14",
        "QPLLRSVD11": "GTXE2_COMMON_QPLLRSVD11",
        "QPLLRSVD13": "GTXE2_COMMON_QPLLRSVD13",
        "QPLLDMONITOR5": "GTXE2_COMMON_QPLLDMONITOR5",
        "DRPDI15": "GTXE2_COMMON_DRPDI15",
        "PMASCANIN4": "GTXE2_COMMON_PMASCANIN4",
        "QPLLRSVD23": "GTXE2_COMMON_QPLLRSVD23",
        "QPLLRSVD115": "GTXE2_COMMON_QPLLRSVD115",
        "QPLLREFCLKLOST": "GTXE2_COMMON_QPLLREFCLKLOST",
        "QPLLRSVD15": "GTXE2_COMMON_QPLLRSVD15",
        "QPLLRSVD14": "GTXE2_COMMON_QPLLRSVD14",
        "PMASCANIN1": "GTXE2_COMMON_PMASCANIN1",
        "QPLLRSVD113": "GTXE2_COMMON_QPLLRSVD113",
        "PMASCANOUT3": "GTXE2_COMMON_PMASCANOUT3",
        "GTSOUTHREFCLK0": "GTXE2_COMMON_GTSOUTHREFCLK0",
        "QPLLRSVD18": "GTXE2_COMMON_QPLLRSVD18",
        "DRPDI12": "GTXE2_COMMON_DRPDI12",
        "QPLLPD": "GTXE2_COMMON_QPLLPD",
        "QPLLDMONITOR1": "GTXE2_COMMON_QPLLDMONITOR1",
        "PMASCANOUT4": "GTXE2_COMMON_PMASCANOUT4",
        "BGMONITORENB": "GTXE2_COMMON_BGMONITORENB",
        "DRPDO1": "GTXE2_COMMON_DRPDO1",
        "DRPDI9": "GTXE2_COMMON_DRPDI9",
        "QPLLFBCLKLOST": "GTXE2_COMMON_QPLLFBCLKLOST",
        "DRPDO5": "GTXE2_COMMON_DRPDO5",
        "PMASCANIN0": "GTXE2_COMMON_PMASCANIN0",
        "DRPDI5": "GTXE2_COMMON_DRPDI5",
        "QPLLRSVD114": "GTXE2_COMMON_QPLLRSVD114",
        "PMARSVD3": "GTXE2_COMMON_PMARSVD3",
        "DRPDO12": "GTXE2_COMMON_DRPDO12",
        "GTNORTHREFCLK0": "GTXE2_COMMON_GTNORTHREFCLK0",
        "PMASCANCLK0": "GTXE2_COMMON_PMASCANCLK0",
        "DRPDO15": "GTXE2_COMMON_DRPDO15",
        "QPLLDMONITOR7": "GTXE2_COMMON_QPLLDMONITOR7",
        "DRPDO13": "GTXE2_COMMON_DRPDO13",
        "BGRCALOVRD4": "GTXE2_COMMON_BGRCALOVRD4",
        "QPLLDMONITOR4": "GTXE2_COMMON_QPLLDMONITOR4",
        "DRPDO11": "GTXE2_COMMON_DRPDO11",
        "QPLLRSVD19": "GTXE2_COMMON_QPLLRSVD19",
        "DRPADDR6": "GTXE2_COMMON_DRPADDR6",
        "PMASCANIN2": "GTXE2_COMMON_PMASCANIN2",
        "DRPDI6": "GTXE2_COMMON_DRPDI6",
        "QPLLRESET": "GTXE2_COMMON_QPLLRESET",
        "DRPDO14": "GTXE2_COMMON_DRPDO14",
        "DRPCLK": "GTXE2_COMMON_DRPCLK",
        "DRPDI7": "GTXE2_COMMON_DRPDI7",
        "DRPDO3": "GTXE2_COMMON_DRPDO3",
        "DRPADDR4": "GTXE2_COMMON_DRPADDR4",
        "DRPADDR2": "GTXE2_COMMON_DRPADDR2",
        "QPLLLOCKEN": "GTXE2_COMMON_QPLLLOCKEN",
        "QPLLDMONITOR3": "GTXE2_COMMON_QPLLDMONITOR3",
        "QPLLRSVD21": "GTXE2_COMMON_QPLLRSVD21",
        "QPLLCLKSPARE1": "GTXE2_COMMON_QPLLCLKSPARE1",
        "PMASCANIN3": "GTXE2_COMMON_PMASCANIN3",
        "DRPADDR5": "GTXE2_COMMON_DRPADDR5",
        "QPLLOUTRESET": "GTXE2_COMMON_QPLLOUTRESET",
        "QPLLDMONITOR6": "GTXE2_COMMON_QPLLDMONITOR6",
        "PMARSVD0": "GTXE2_COMMON_PMARSVD0",
        "BGRCALOVRD3": "GTXE2_COMMON_BGRCALOVRD3",
        "QPLLRSVD24": "GTXE2_COMMON_QPLLRSVD24",
        "GTNORTHREFCLK1": "GTXE2_COMMON_GTNORTHREFCLK1",
        "QPLLLOCK": "GTXE2_COMMON_QPLLLOCK",
        "DRPDO10": "GTXE2_COMMON_DRPDO10",
        "PMARSVD4": "GTXE2_COMMON_PMARSVD4",
        "DRPDI3": "GTXE2_COMMON_DRPDI3",
        "DRPDI11": "GTXE2_COMMON_DRPDI11",
        "DRPADDR3": "GTXE2_COMMON_DRPADDR3",
        "PMASCANOUT0": "GTXE2_COMMON_PMASCANOUT0",
        "DRPDI13": "GTXE2_COMMON_DRPDI13",
        "QPLLOUTCLK": "GTXE2_COMMON_GTQPLLOUTCLK",
        "DRPADDR0": "GTXE2_COMMON_DRPADDR0",
        "QPLLRSVD111": "GTXE2_COMMON_QPLLRSVD111",
        "BGRCALOVRD2": "GTXE2_COMMON_BGRCALOVRD2",
        "QPLLRSVD20": "GTXE2_COMMON_QPLLRSVD20",
        "QDPMASCANMODEB": "GTXE2_COMMON_QDPMASCANMODEB",
        "PMARSVD2": "GTXE2_COMMON_PMARSVD2",
        "BGRCALOVRD0": "GTXE2_COMMON_BGRCALOVRD0",
        "BGPDB": "GTXE2_COMMON_BGPDB",
        "PMARSVD5": "GTXE2_COMMON_PMARSVD5",
        "QPLLREFCLKSEL2": "GTXE2_COMMON_QPLLREFCLKSEL2",
        "PMASCANOUT1": "GTXE2_COMMON_PMASCANOUT1",
        "GTSOUTHREFCLK1": "GTXE2_COMMON_GTSOUTHREFCLK1",
        "DRPDI10": "GTXE2_COMMON_DRPDI10",
        "DRPRDY": "GTXE2_COMMON_DRPRDY",
        "DRPDO4": "GTXE2_COMMON_DRPDO4",
        "GTGREFCLK": "GTXE2_COMMON_GTGREFCLK",
        "QPLLREFCLKSEL0": "GTXE2_COMMON_QPLLREFCLKSEL0",
        "PMASCANOUT2": "GTXE2_COMMON_PMASCANOUT2",
        "DRPDI0": "GTXE2_COMMON_DRPDI0",
        "QPLLOUTREFCLK": "GTXE2_COMMON_GTQPLLOUTREFCLK",
        "QPLLRSVD112": "GTXE2_COMMON_QPLLRSVD112",
        "DRPDI8": "GTXE2_COMMON_DRPDI8",
        "QPLLDMONITOR2": "GTXE2_COMMON_QPLLDMONITOR2",
        "PMASCANENB": "GTXE2_COMMON_PMASCANENB",
        "PMASCANCLK1": "GTXE2_COMMON_PMASCANCLK1",
        "GTREFCLK0": "GTXE2_COMMON_GTREFCLK0"
      },
      "x_coord": 0
    },
    {
      "y_coord": 38,
      "name": "X0Y38",
      "prefix": "IPAD",
      "type": "IPAD",
      "site_pins": {
        "O": "IBUFDS_GTE2_0_IB"
      },
      "x_coord": 0
    },
    {
      "y_coord": 37,
      "name": "X0Y37",
      "prefix": "IPAD",
      "type": "IPAD",
      "site_pins": {
        "O": "IBUFDS_GTE2_0_I"
      },
      "x_coord": 0
    },
    {
      "y_coord": 40,
      "name": "X0Y40",
      "prefix": "IPAD",
      "type": "IPAD",
      "site_pins": {
        "O": "IBUFDS_GTE2_1_IB"
      },
      "x_coord": 0
    },
    {
      "y_coord": 39,
      "name": "X0Y39",
      "prefix": "IPAD",
      "type": "IPAD",
      "site_pins": {
        "O": "IBUFDS_GTE2_1_I"
      },
      "x_coord": 0
    },
    {
      "y_coord": 1,
      "name": "X0Y1",
      "prefix": "IBUFDS_GTE2",
      "type": "IBUFDS_GTE2",
      "site_pins": {
        "CEB": "IBUFDS_GTE2_0_CEB",
        "CLKTESTSIG": "IBUFDS_GTE2_0_CLKTESTSIG",
        "IB": "IBUFDS_GTE2_0_IB_SEG",
        "O": "IBUFDS_GTE2_0_O",
        "I": "IBUFDS_GTE2_0_I_SEG",
        "ODIV2": "IBUFDS_GTE2_0_ODIV2"
      },
      "x_coord": 0
    },
    {
      "y_coord": 2,
      "name": "X0Y2",
      "prefix": "IBUFDS_GTE2",
      "type": "IBUFDS_GTE2",
      "site_pins": {
        "CEB": "IBUFDS_GTE2_1_CEB",
        "CLKTESTSIG": "IBUFDS_GTE2_1_CLKTESTSIG",
        "IB": "IBUFDS_GTE2_1_IB_SEG",
        "O": "IBUFDS_GTE2_1_O",
        "I": "IBUFDS_GTE2_1_I_SEG",
        "ODIV2": "IBUFDS_GTE2_1_ODIV2"
      },
      "x_coord": 0
    }
  ],
  "wires": [
    "GTXE2_COMMON_DRPDO11",
    "GTXE2_IMUX42_1",
    "GTXE2_IMUX29_3",
    "GTXE2_LOGIC_OUTS_B21_5",
    "GTXE2_LOGIC_OUTS_B7_0",
    "GTXE2_CLK0_4",
    "GTXE2_LOGIC_OUTS_B18_4",
    "GTXE2_LOGIC_OUTS_B23_4",
    "GTXE2_IMUX42_5",
    "GTXE2_IMUX23_5",
    "GTXE2_LOGIC_OUTS_B19_1",
    "GTXE2_LOGIC_OUTS_B7_5",
    "GTXE2_COMMON_QPLLRSVD16",
    "GTXE2_COMMON_QDPMASCANMODEB",
    "GTXE2_FAN5_4",
    "GTXE2_COMMON_DRPDI11",
    "GTXE2_IMUX47_5",
    "GTXE2_LOGIC_OUTS_B9_4",
    "GTXE2_IMUX7_3",
    "GTXE2_IMUX27_3",
    "GTXE2_IMUX46_0",
    "GTXE2_LOGIC_OUTS_B19_4",
    "GTXE2_IMUX27_0",
    "GTXE2_BYP2_3",
    "GTXE2_BYP2_5",
    "GTXE2_LOGIC_OUTS_B22_0",
    "GTXE2_IMUX4_4",
    "GTXE2_COMMON_RCALENB",
    "GTXE2_COMMON_QPLLRSVD113",
    "GTXE2_COMMON_BGPDB",
    "GTXE2_IMUX6_0",
    "GTXE2_LOGIC_OUTS_B14_0",
    "GTXE2_CTRL1_3",
    "GTXE2_IMUX25_4",
    "GTXE2_COMMON_RXOUTCLK_2",
    "GTXE2_IMUX3_2",
    "GTXE2_IMUX18_5",
    "GTXE2_IMUX32_5",
    "GTXE2_IMUX30_4",
    "GTXE2_LOGIC_OUTS_B17_5",
    "GTXE2_IMUX26_0",
    "GTXE2_IMUX25_2",
    "GTXE2_CLK0_3",
    "GTXE2_IMUX9_3",
    "GTXE2_IMUX32_1",
    "GTXE2_IMUX9_2",
    "GTXE2_IMUX31_0",
    "GTXE2_LOGIC_OUTS_B19_2",
    "GTXE2_IMUX28_1",
    "GTXE2_COMMON_QPLLRSVD112",
    "GTXE2_LOGIC_OUTS_B4_1",
    "GTXE2_COMMON_QPLLRSVD22",
    "GTXE2_COMMON_QPLLLOCKDETCLK",
    "GTXE2_BYP0_5",
    "GTXE2_FAN5_0",
    "GTXE2_CTRL0_4",
    "GTXE2_COMMON_SOUTHREFCLK1",
    "GTXE2_IMUX7_2",
    "GTXE2_COMMON_DRPDI5",
    "GTXE2_COMMON_REFCLK0",
    "GTXE2_IMUX40_4",
    "GTXE2_LOGIC_OUTS_B10_5",
    "GTXE2_LOGIC_OUTS_B2_1",
    "GTXE2_LOGIC_OUTS_B23_1",
    "GTXE2_IMUX16_5",
    "GTXE2_LOGIC_OUTS_B1_5",
    "GTXE2_COMMON_REFCLK1",
    "GTXE2_IMUX43_0",
    "GTXE2_BYP2_4",
    "GTXE2_COMMON_PMARSVD5",
    "GTXE2_COMMON_QPLLDMONITOR3",
    "GTXE2_BYP4_5",
    "GTXE2_CLK1_0",
    "GTXE2_LOGIC_OUTS_B1_4",
    "GTXE2_COMMON_PMASCANIN4",
    "GTXE2_IMUX14_0",
    "GTXE2_BYP7_0",
    "GTXE2_COMMON_QPLLLOCK",
    "GTXE2_COMMON_DRPWE",
    "GTXE2_LOGIC_OUTS_B12_4",
    "GTXE2_IMUX17_0",
    "GTXE2_COMMON_PMASCANENB",
    "GTXE2_IMUX11_1",
    "GTXE2_LOGIC_OUTS_B1_3",
    "GTXE2_COMMON_PMARSVD6",
    "GTXE2_IMUX34_3",
    "IBUFDS_GTE2_0_I_SEG",
    "GTXE2_IMUX14_4",
    "GTXE2_IMUX10_4",
    "GTXE2_FAN4_4",
    "GTXE2_FAN5_3",
    "GTXE2_COMMON_DRPDI3",
    "GTXE2_IMUX37_0",
    "GTXE2_BYP1_4",
    "GTXE2_IMUX1_3",
    "IBUFDS_GTE2_1_ODIV2",
    "GTXE2_IMUX1_5",
    "GTXE2_IMUX28_0",
    "GTXE2_COMMON_DRPDI15",
    "GTXE2_IMUX19_2",
    "GTXE2_COMMON_DRPDI2",
    "GTXE2_BYP1_5",
    "IBUFDS_GTE2_0_I",
    "GTXE2_BYP1_2",
    "GTXE2_COMMON_DRPADDR5",
    "GTXE2_IMUX6_2",
    "GTXE2_LOGIC_OUTS_B23_5",
    "GTXE2_COMMON_DRPDI10",
    "GTXE2_COMMON_QPLLCLKSPARE1",
    "GTXE2_IMUX16_3",
    "GTXE2_IMUX35_4",
    "GTXE2_LOGIC_OUTS_B16_1",
    "GTXE2_COMMON_MGT_CLK7",
    "GTXE2_LOGIC_OUTS_B14_3",
    "GTXE2_LOGIC_OUTS_B17_1",
    "GTXE2_IMUX37_2",
    "GTXE2_IMUX6_5",
    "GTXE2_FAN7_0",
    "GTXE2_BYP5_2",
    "GTXE2_IMUX45_0",
    "GTXE2_COMMON_DRPDI9",
    "GTXE2_COMMON_DRPADDR7",
    "GTXE2_IMUX46_1",
    "GTXE2_IMUX30_2",
    "GTXE2_BYP5_5",
    "GTXE2_IMUX22_4",
    "GTXE2_IMUX46_4",
    "GTXE2_BYP2_0",
    "GTXE2_IMUX35_1",
    "GTXE2_COMMON_DRPDO15",
    "GTXE2_IMUX15_0",
    "GTXE2_BYP5_3",
    "GTXE2_IMUX45_4",
    "GTXE2_COMMON_GTQPLLOUTCLK",
    "GTXE2_LOGIC_OUTS_B3_0",
    "GTXE2_COMMON_QPLLDMONITOR2",
    "GTXE2_BYP1_1",
    "GTXE2_LOGIC_OUTS_B1_1",
    "GTXE2_IMUX42_3",
    "GTXE2_BYP1_3",
    "GTXE2_LOGIC_OUTS_B3_1",
    "GTXE2_CTRL1_0",
    "GTXE2_IMUX24_4",
    "GTXE2_IMUX47_2",
    "GTXE2_FAN1_5",
    "GTXE2_IMUX0_3",
    "GTXE2_IMUX44_0",
    "GTXE2_CTRL0_5",
    "GTXE2_LOGIC_OUTS_B5_3",
    "GTXE2_BYP2_1",
    "GTXE2_LOGIC_OUTS_B21_3",
    "GTXE2_IMUX39_5",
    "GTXE2_IMUX22_1",
    "GTXE2_IMUX35_2",
    "GTXE2_IMUX10_5",
    "GTXE2_IMUX44_2",
    "GTXE2_LOGIC_OUTS_B11_4",
    "GTXE2_IMUX23_0",
    "GTXE2_IMUX21_1",
    "GTXE2_COMMON_DRPDO12",
    "GTXE2_IMUX32_3",
    "GTXE2_COMMON_DRPADDR2",
    "GTXE2_FAN7_3",
    "GTXE2_COMMON_QPLLREFCLKSEL1",
    "GTXE2_IMUX42_2",
    "GTXE2_COMMON_PMASCANOUT2",
    "GTXE2_COMMON_GTSOUTHREFCLK1",
    "GTXE2_IMUX1_4",
    "GTXE2_FAN3_2",
    "GTXE2_IMUX31_3",
    "GTXE2_LOGIC_OUTS_B8_5",
    "GTXE2_COMMON_DRPDO13",
    "GTXE2_CLK0_5",
    "GTXE2_COMMON_TXOUTCLK_3",
    "GTXE2_BYP7_2",
    "GTXE2_COMMON_QPLLRSVD111",
    "GTXE2_BYP1_0",
    "GTXE2_IMUX47_1",
    "GTXE2_COMMON_PMASCANIN2",
    "GTXE2_LOGIC_OUTS_B15_3",
    "GTXE2_FAN0_1",
    "GTXE2_IMUX17_1",
    "GTXE2_IMUX22_2",
    "GTXE2_LOGIC_OUTS_B4_5",
    "GTXE2_IMUX21_0",
    "GTXE2_COMMON_DRPCLK",
    "GTXE2_LOGIC_OUTS_B20_0",
    "GTXE2_COMMON_QPLLRSVD23",
    "GTXE2_FAN0_0",
    "GTXE2_LOGIC_OUTS_B13_4",
    "GTXE2_LOGIC_OUTS_B7_3",
    "GTXE2_BYP6_5",
    "GTXE2_IMUX41_5",
    "GTXE2_IMUX46_3",
    "GTXE2_IMUX9_1",
    "GTXE2_IMUX12_1",
    "GTXE2_COMMON_PMARSVD2",
    "GTXE2_COMMON_GTNORTHREFCLK1",
    "GTXE2_IMUX34_4",
    "GTXE2_FAN7_1",
    "GTXE2_COMMON_QPLLDMONITOR0",
    "GTXE2_LOGIC_OUTS_B6_1",
    "GTXE2_IMUX12_4",
    "GTXE2_FAN2_2",
    "GTXE2_LOGIC_OUTS_B9_0",
    "GTXE2_IMUX0_5",
    "GTXE2_LOGIC_OUTS_B16_4",
    "GTXE2_COMMON_BGRCALOVRD2",
    "GTXE2_FAN6_4",
    "GTXE2_LOGIC_OUTS_B0_3",
    "GTXE2_IMUX29_5",
    "GTXE2_IMUX31_1",
    "GTXE2_IMUX20_5",
    "GTXE2_IMUX7_0",
    "GTXE2_BYP0_2",
    "GTXE2_IMUX22_3",
    "GTXE2_COMMON_GTSOUTHREFCLK0",
    "GTXE2_FAN4_1",
    "GTXE2_IMUX36_2",
    "GTXE2_COMMON_MGT_CLK8",
    "GTXE2_FAN6_3",
    "GTXE2_COMMON_QPLLDMONITOR4",
    "GTXE2_LOGIC_OUTS_B3_2",
    "GTXE2_IMUX32_0",
    "GTXE2_IMUX2_5",
    "GTXE2_IMUX33_4",
    "GTXE2_COMMON_DRPDI4",
    "GTXE2_IMUX40_3",
    "GTXE2_COMMON_DRPDO2",
    "GTXE2_IMUX5_2",
    "GTXE2_CLK0_2",
    "GTXE2_IMUX27_4",
    "GTXE2_LOGIC_OUTS_B0_0",
    "GTXE2_IMUX36_3",
    "GTXE2_LOGIC_OUTS_B3_4",
    "GTXE2_COMMON_QPLLDMONITOR5",
    "GTXE2_LOGIC_OUTS_B16_0",
    "GTXE2_IMUX11_0",
    "GTXE2_COMMON_TXOUTCLK_1",
    "GTXE2_IMUX24_1",
    "GTXE2_FAN3_0",
    "GTXE2_LOGIC_OUTS_B22_4",
    "GTXE2_IMUX13_1",
    "GTXE2_IMUX28_2",
    "GTXE2_COMMON_QPLLDMONITOR6",
    "GTXE2_LOGIC_OUTS_B20_2",
    "GTXE2_IMUX44_5",
    "GTXE2_IMUX36_1",
    "GTXE2_COMMON_DRPDO6",
    "GTXE2_IMUX26_3",
    "GTXE2_LOGIC_OUTS_B14_4",
    "GTXE2_COMMON_MGT_CLK6",
    "GTXE2_FAN3_3",
    "GTXE2_IMUX3_3",
    "GTXE2_LOGIC_OUTS_B4_0",
    "GTXE2_IMUX10_0",
    "GTXE2_IMUX3_1",
    "GTXE2_BYP7_5",
    "GTXE2_IMUX33_5",
    "GTXE2_IMUX47_3",
    "GTXE2_COMMON_QPLLRSVD114",
    "GTXE2_IMUX20_2",
    "GTXE2_LOGIC_OUTS_B12_5",
    "IBUFDS_GTE2_0_O",
    "GTXE2_COMMON_PMASCANOUT4",
    "GTXE2_LOGIC_OUTS_B3_3",
    "GTXE2_IMUX14_1",
    "GTXE2_COMMON_QPLLRSVD13",
    "GTXE2_IMUX12_5",
    "GTXE2_LOGIC_OUTS_B13_1",
    "GTXE2_COMMON_QPLLRSVD115",
    "IBUFDS_GTE2_0_CEB",
    "GTXE2_COMMON_QPLLOUTREFCLK",
    "GTXE2_LOGIC_OUTS_B8_4",
    "GTXE2_LOGIC_OUTS_B17_0",
    "GTXE2_CTRL1_1",
    "GTXE2_LOGIC_OUTS_B7_1",
    "GTXE2_LOGIC_OUTS_B5_4",
    "GTXE2_COMMON_QPLLLOCKEN",
    "GTXE2_COMMON_NORTHREFCLK1",
    "GTXE2_BYP3_1",
    "GTXE2_IMUX27_2",
    "GTXE2_LOGIC_OUTS_B5_2",
    "GTXE2_IMUX15_5",
    "GTXE2_IMUX36_5",
    "GTXE2_COMMON_PMASCANOUT3",
    "GTXE2_IMUX41_2",
    "GTXE2_COMMON_DRPDI7",
    "GTXE2_BYP6_3",
    "GTXE2_LOGIC_OUTS_B10_1",
    "GTXE2_BYP3_4",
    "GTXE2_IMUX23_4",
    "GTXE2_CLK1_5",
    "GTXE2_IMUX43_3",
    "GTXE2_IMUX21_3",
    "GTXE2_IMUX24_2",
    "GTXE2_IMUX11_4",
    "GTXE2_LOGIC_OUTS_B5_5",
    "GTXE2_LOGIC_OUTS_B15_1",
    "GTXE2_IMUX34_0",
    "GTXE2_CLK0_1",
    "GTXE2_COMMON_GTREFCLK1",
    "GTXE2_COMMON_QPLLDMONITOR1",
    "GTXE2_LOGIC_OUTS_B10_4",
    "GTXE2_IMUX40_2",
    "GTXE2_LOGIC_OUTS_B20_1",
    "GTXE2_LOGIC_OUTS_B7_2",
    "GTXE2_IMUX1_0",
    "GTXE2_LOGIC_OUTS_B0_5",
    "GTXE2_LOGIC_OUTS_B0_1",
    "GTXE2_LOGIC_OUTS_B22_3",
    "GTXE2_IMUX3_0",
    "GTXE2_COMMON_DRPDI13",
    "GTXE2_IMUX45_2",
    "GTXE2_LOGIC_OUTS_B13_2",
    "GTXE2_COMMON_DRPDI14",
    "GTXE2_COMMON_DRPDI12",
    "GTXE2_FAN5_5",
    "GTXE2_COMMON_QPLLRSVD17",
    "GTXE2_FAN4_3",
    "GTXE2_LOGIC_OUTS_B1_0",
    "GTXE2_LOGIC_OUTS_B9_5",
    "GTXE2_CTRL0_0",
    "GTXE2_BYP0_0",
    "GTXE2_IMUX30_0",
    "GTXE2_LOGIC_OUTS_B12_2",
    "GTXE2_IMUX27_1",
    "GTXE2_COMMON_DRPDO0",
    "GTXE2_IMUX28_4",
    "GTXE2_IMUX18_0",
    "GTXE2_IMUX28_3",
    "GTXE2_LOGIC_OUTS_B16_3",
    "GTXE2_LOGIC_OUTS_B19_5",
    "GTXE2_LOGIC_OUTS_B15_4",
    "GTXE2_COMMON_RXOUTCLK_3",
    "GTXE2_IMUX19_4",
    "GTXE2_FAN6_5",
    "GTXE2_IMUX32_2",
    "GTXE2_COMMON_GTQPLLOUTREFCLK",
    "GTXE2_CLK0_0",
    "GTXE2_LOGIC_OUTS_B9_3",
    "GTXE2_LOGIC_OUTS_B12_1",
    "GTXE2_IMUX30_3",
    "GTXE2_LOGIC_OUTS_B20_3",
    "GTXE2_LOGIC_OUTS_B20_4",
    "GTXE2_COMMON_PMASCANOUT1",
    "GTXE2_BYP3_2",
    "GTXE2_IMUX25_1",
    "GTXE2_COMMON_QPLLRSVD110",
    "GTXE2_BYP7_4",
    "GTXE2_IMUX1_1",
    "GTXE2_LOGIC_OUTS_B21_2",
    "GTXE2_IMUX19_5",
    "GTXE2_IMUX35_3",
    "GTXE2_IMUX27_5",
    "GTXE2_FAN2_5",
    "IBUFDS_GTE2_0_IB",
    "GTXE2_LOGIC_OUTS_B23_2",
    "GTXE2_COMMON_BGRCALOVRD1",
    "GTXE2_COMMON_QPLLOUTCLK",
    "GTXE2_IMUX2_2",
    "GTXE2_COMMON_REFCLKOUTMONITOR",
    "GTXE2_IMUX5_5",
    "GTXE2_IMUX22_5",
    "GTXE2_LOGIC_OUTS_B19_3",
    "GTXE2_FAN1_3",
    "GTXE2_COMMON_QPLLPD",
    "GTXE2_COMMON_QPLLCLKSPARE0",
    "GTXE2_LOGIC_OUTS_B16_5",
    "GTXE2_FAN1_2",
    "GTXE2_IMUX45_1",
    "GTXE2_LOGIC_OUTS_B11_2",
    "GTXE2_IMUX34_5",
    "GTXE2_IMUX38_3",
    "GTXE2_LOGIC_OUTS_B12_3",
    "GTXE2_COMMON_BGBYPASSB",
    "GTXE2_IMUX40_0",
    "GTXE2_IMUX9_5",
    "GTXE2_FAN7_5",
    "GTXE2_COMMON_QPLLRSVD12",
    "GTXE2_IMUX4_5",
    "GTXE2_IMUX38_5",
    "GTXE2_BYP5_4",
    "GTXE2_FAN4_0",
    "GTXE2_IMUX26_2",
    "GTXE2_LOGIC_OUTS_B4_4",
    "GTXE2_LOGIC_OUTS_B2_5",
    "GTXE2_IMUX33_3",
    "GTXE2_BYP0_3",
    "GTXE2_FAN3_5",
    "GTXE2_COMMON_PMARSVD7",
    "GTXE2_IMUX39_3",
    "GTXE2_COMMON_DRPDO10",
    "GTXE2_IMUX5_4",
    "GTXE2_IMUX39_1",
    "GTXE2_IMUX23_1",
    "GTXE2_IMUX36_0",
    "GTXE2_COMMON_MGT_CLK5",
    "GTXE2_IMUX4_2",
    "GTXE2_IMUX18_1",
    "GTXE2_IMUX33_2",
    "IBUFDS_GTE2_0_MGTCLKOUT",
    "GTXE2_LOGIC_OUTS_B11_5",
    "GTXE2_IMUX17_4",
    "GTXE2_LOGIC_OUTS_B12_0",
    "GTXE2_COMMON_MGT_CLK1",
    "GTXE2_LOGIC_OUTS_B4_2",
    "GTXE2_COMMON_BGRCALOVRD4",
    "GTXE2_IMUX13_2",
    "GTXE2_LOGIC_OUTS_B9_1",
    "GTXE2_COMMON_RXOUTCLK_1",
    "GTXE2_LOGIC_OUTS_B18_1",
    "GTXE2_IMUX3_5",
    "GTXE2_IMUX5_1",
    "GTXE2_IMUX35_5",
    "GTXE2_COMMON_QPLLOUTRESET",
    "IBUFDS_GTE2_1_I",
    "GTXE2_CTRL1_2",
    "GTXE2_IMUX6_3",
    "GTXE2_LOGIC_OUTS_B6_2",
    "GTXE2_LOGIC_OUTS_B2_4",
    "GTXE2_IMUX2_1",
    "GTXE2_LOGIC_OUTS_B16_2",
    "GTXE2_FAN5_2",
    "GTXE2_IMUX31_4",
    "GTXE2_LOGIC_OUTS_B11_3",
    "GTXE2_BYP4_4",
    "GTXE2_FAN2_1",
    "GTXE2_IMUX12_2",
    "GTXE2_COMMON_QPLLRESET",
    "GTXE2_COMMON_MGT_CLK9",
    "GTXE2_IMUX29_2",
    "GTXE2_COMMON_DRPADDR6",
    "GTXE2_LOGIC_OUTS_B20_5",
    "GTXE2_IMUX46_2",
    "GTXE2_IMUX8_2",
    "GTXE2_IMUX33_1",
    "GTXE2_FAN6_0",
    "GTXE2_IMUX17_3",
    "GTXE2_COMMON_DRPADDR1",
    "GTXE2_IMUX29_0",
    "GTXE2_IMUX47_0",
    "GTXE2_LOGIC_OUTS_B3_5",
    "GTXE2_FAN0_3",
    "GTXE2_COMMON_TXOUTCLK_0",
    "GTXE2_LOGIC_OUTS_B8_3",
    "GTXE2_IMUX36_4",
    "GTXE2_COMMON_GTREFCLK0",
    "GTXE2_LOGIC_OUTS_B11_0",
    "GTXE2_IMUX34_2",
    "GTXE2_COMMON_DRPDO9",
    "GTXE2_IMUX8_3",
    "GTXE2_LOGIC_OUTS_B14_1",
    "GTXE2_IMUX23_3",
    "GTXE2_IMUX34_1",
    "GTXE2_IMUX16_1",
    "GTXE2_IMUX4_3",
    "GTXE2_IMUX25_0",
    "GTXE2_COMMON_MGT_CLK2",
    "GTXE2_COMMON_PMASCANOUT0",
    "GTXE2_COMMON_DRPDO14",
    "GTXE2_IMUX20_1",
    "GTXE2_FAN2_4",
    "GTXE2_LOGIC_OUTS_B1_2",
    "GTXE2_IMUX39_0",
    "GTXE2_IMUX1_2",
    "GTXE2_BYP4_3",
    "GTXE2_COMMON_PMASCANIN1",
    "GTXE2_IMUX37_5",
    "GTXE2_LOGIC_OUTS_B8_1",
    "GTXE2_IMUX40_5",
    "GTXE2_IMUX20_3",
    "GTXE2_COMMON_DRPRDY",
    "GTXE2_FAN7_2",
    "GTXE2_IMUX38_1",
    "GTXE2_COMMON_DRPDI1",
    "GTXE2_FAN2_0",
    "GTXE2_COMMON_DRPADDR4",
    "GTXE2_COMMON_DRPEN",
    "GTXE2_FAN0_5",
    "GTXE2_IMUX32_4",
    "GTXE2_IMUX30_1",
    "IBUFDS_GTE2_1_I_SEG",
    "GTXE2_FAN2_3",
    "GTXE2_IMUX30_5",
    "GTXE2_LOGIC_OUTS_B6_4",
    "GTXE2_IMUX43_5",
    "GTXE2_BYP4_0",
    "GTXE2_LOGIC_OUTS_B18_5",
    "GTXE2_BYP3_0",
    "IBUFDS_GTE2_1_CLKTESTSIG_SEG",
    "GTXE2_BYP6_2",
    "GTXE2_IMUX44_1",
    "GTXE2_LOGIC_OUTS_B10_0",
    "GTXE2_LOGIC_OUTS_B17_4",
    "GTXE2_IMUX39_4",
    "GTXE2_IMUX10_1",
    "GTXE2_IMUX14_5",
    "IBUFDS_GTE2_1_MGTCLKOUT",
    "GTXE2_IMUX21_5",
    "GTXE2_IMUX4_1",
    "GTXE2_IMUX39_2",
    "GTXE2_COMMON_QPLLFBCLKLOST",
    "GTXE2_IMUX43_4",
    "GTXE2_LOGIC_OUTS_B21_1",
    "GTXE2_IMUX4_0",
    "GTXE2_FAN1_4",
    "GTXE2_IMUX0_4",
    "GTXE2_LOGIC_OUTS_B8_0",
    "GTXE2_IMUX11_5",
    "GTXE2_BYP5_0",
    "GTXE2_IMUX46_5",
    "GTXE2_IMUX13_4",
    "GTXE2_LOGIC_OUTS_B8_2",
    "GTXE2_COMMON_PMARSVD1",
    "GTXE2_IMUX44_3",
    "GTXE2_IMUX20_4",
    "GTXE2_CTRL1_5",
    "GTXE2_IMUX20_0",
    "GTXE2_LOGIC_OUTS_B5_1",
    "GTXE2_FAN7_4",
    "GTXE2_COMMON_DRPDO5",
    "GTXE2_FAN1_1",
    "GTXE2_IMUX12_0",
    "GTXE2_FAN0_2",
    "GTXE2_COMMON_PMARSVD0",
    "GTXE2_LOGIC_OUTS_B21_4",
    "GTXE2_IMUX13_3",
    "GTXE2_IMUX44_4",
    "GTXE2_IMUX8_4",
    "GTXE2_FAN3_1",
    "GTXE2_BYP4_1",
    "GTXE2_LOGIC_OUTS_B18_2",
    "GTXE2_COMMON_PMASCANIN3",
    "GTXE2_IMUX10_2",
    "GTXE2_IMUX41_0",
    "GTXE2_LOGIC_OUTS_B7_4",
    "GTXE2_IMUX2_4",
    "GTXE2_IMUX15_3",
    "GTXE2_IMUX9_4",
    "GTXE2_IMUX3_4",
    "GTXE2_BYP7_3",
    "GTXE2_LOGIC_OUTS_B2_0",
    "GTXE2_CLK1_1",
    "GTXE2_BYP4_2",
    "GTXE2_LOGIC_OUTS_B15_0",
    "GTXE2_FAN6_2",
    "GTXE2_COMMON_QPLLRSVD18",
    "GTXE2_COMMON_PMARSVD3",
    "GTXE2_LOGIC_OUTS_B6_0",
    "GTXE2_COMMON_QPLLRSVD20",
    "GTXE2_IMUX17_5",
    "GTXE2_LOGIC_OUTS_B10_2",
    "GTXE2_BYP3_3",
    "GTXE2_IMUX2_0",
    "GTXE2_IMUX38_4",
    "GTXE2_IMUX2_3",
    "GTXE2_COMMON_QPLLRSVD14",
    "GTXE2_IMUX28_5",
    "IBUFDS_GTE2_1_IB",
    "GTXE2_IMUX7_1",
    "GTXE2_LOGIC_OUTS_B13_5",
    "GTXE2_IMUX40_1",
    "GTXE2_IMUX9_0",
    "GTXE2_COMMON_QPLLRSVD19",
    "IBUFDS_GTE2_0_IB_SEG",
    "GTXE2_IMUX42_0",
    "GTXE2_IMUX29_4",
    "GTXE2_COMMON_NORTHREFCLK0",
    "GTXE2_COMMON_DRPDO7",
    "GTXE2_IMUX6_1",
    "GTXE2_IMUX43_2",
    "GTXE2_LOGIC_OUTS_B14_5",
    "GTXE2_COMMON_DRPDO8",
    "GTXE2_IMUX18_4",
    "IBUFDS_GTE2_1_CEB",
    "GTXE2_IMUX0_2",
    "GTXE2_CTRL0_2",
    "GTXE2_LOGIC_OUTS_B10_3",
    "GTXE2_LOGIC_OUTS_B0_4",
    "GTXE2_COMMON_DRPADDR0",
    "GTXE2_COMMON_DRPDI8",
    "GTXE2_BYP0_4",
    "GTXE2_LOGIC_OUTS_B19_0",
    "GTXE2_IMUX26_1",
    "GTXE2_IMUX41_4",
    "GTXE2_COMMON_DRPDO1",
    "GTXE2_IMUX25_3",
    "GTXE2_COMMON_BGRCALOVRD3",
    "GTXE2_IMUX33_0",
    "GTXE2_IMUX42_4",
    "GTXE2_IMUX31_5",
    "GTXE2_COMMON_PMASCANCLK1",
    "GTXE2_LOGIC_OUTS_B15_2",
    "GTXE2_FAN6_1",
    "GTXE2_COMMON_MGT_CLK0",
    "GTXE2_IMUX0_0",
    "GTXE2_COMMON_QPLLREFCLKLOST",
    "GTXE2_IMUX43_1",
    "GTXE2_IMUX8_1",
    "GTXE2_IMUX45_3",
    "GTXE2_IMUX45_5",
    "GTXE2_COMMON_DRPDI0",
    "GTXE2_CTRL0_3",
    "GTXE2_LOGIC_OUTS_B2_2",
    "GTXE2_IMUX21_4",
    "IBUFDS_GTE2_1_CLKTESTSIG",
    "GTXE2_COMMON_DRPDI6",
    "GTXE2_FAN4_5",
    "GTXE2_FAN5_1",
    "GTXE2_COMMON_DRPADDR3",
    "GTXE2_LOGIC_OUTS_B18_3",
    "GTXE2_COMMON_QDPMASCANRSTEN",
    "GTXE2_LOGIC_OUTS_B11_1",
    "GTXE2_COMMON_QPLLRSVD21",
    "GTXE2_IMUX15_4",
    "GTXE2_IMUX6_4",
    "GTXE2_IMUX38_2",
    "GTXE2_FAN1_0",
    "GTXE2_LOGIC_OUTS_B17_3",
    "GTXE2_LOGIC_OUTS_B15_5",
    "GTXE2_IMUX11_3",
    "GTXE2_IMUX35_0",
    "GTXE2_IMUX16_0",
    "GTXE2_LOGIC_OUTS_B22_5",
    "GTXE2_BYP2_2",
    "GTXE2_LOGIC_OUTS_B17_2",
    "GTXE2_IMUX29_1",
    "GTXE2_IMUX14_2",
    "GTXE2_COMMON_QPLLREFCLKSEL0",
    "GTXE2_IMUX38_0",
    "GTXE2_COMMON_QPLLRSVD24",
    "GTXE2_IMUX24_3",
    "GTXE2_FAN0_4",
    "GTXE2_COMMON_GTNORTHREFCLK0",
    "GTXE2_COMMON_BGMONITORENB",
    "GTXE2_BYP6_4",
    "GTXE2_IMUX18_3",
    "GTXE2_LOGIC_OUTS_B5_0",
    "GTXE2_IMUX10_3",
    "GTXE2_IMUX8_0",
    "GTXE2_COMMON_DRPDO4",
    "GTXE2_IMUX37_1",
    "GTXE2_COMMON_DRPDO3",
    "GTXE2_COMMON_PMASCANCLK0",
    "GTXE2_IMUX19_3",
    "GTXE2_IMUX13_5",
    "GTXE2_IMUX15_2",
    "GTXE2_IMUX5_0",
    "GTXE2_LOGIC_OUTS_B6_3",
    "GTXE2_FAN3_4",
    "IBUFDS_GTE2_1_O",
    "GTXE2_IMUX41_3",
    "GTXE2_IMUX19_1",
    "GTXE2_LOGIC_OUTS_B2_3",
    "GTXE2_IMUX7_5",
    "GTXE2_BYP6_0",
    "GTXE2_IMUX41_1",
    "GTXE2_IMUX16_4",
    "GTXE2_CLK1_2",
    "GTXE2_COMMON_MGT_CLK3",
    "IBUFDS_GTE2_0_CLKTESTSIG_SEG",
    "GTXE2_COMMON_GTGREFCLK",
    "GTXE2_LOGIC_OUTS_B22_1",
    "GTXE2_IMUX7_4",
    "GTXE2_COMMON_PMASCANIN0",
    "GTXE2_COMMON_QPLLREFCLKSEL2",
    "GTXE2_CTRL0_1",
    "IBUFDS_GTE2_0_ODIV2",
    "GTXE2_IMUX26_4",
    "GTXE2_IMUX37_3",
    "GTXE2_COMMON_TXOUTCLK_2",
    "GTXE2_IMUX12_3",
    "GTXE2_BYP3_5",
    "GTXE2_LOGIC_OUTS_B6_5",
    "GTXE2_LOGIC_OUTS_B21_0",
    "GTXE2_IMUX23_2",
    "GTXE2_IMUX19_0",
    "GTXE2_COMMON_SOUTHREFCLK0",
    "GTXE2_LOGIC_OUTS_B4_3",
    "GTXE2_CLK1_3",
    "GTXE2_LOGIC_OUTS_B14_2",
    "GTXE2_IMUX37_4",
    "GTXE2_BYP6_1",
    "GTXE2_COMMON_QPLLRSVD11",
    "GTXE2_BYP5_1",
    "GTXE2_IMUX16_2",
    "GTXE2_CTRL1_4",
    "GTXE2_LOGIC_OUTS_B13_0",
    "GTXE2_IMUX26_5",
    "GTXE2_IMUX13_0",
    "GTXE2_LOGIC_OUTS_B22_2",
    "GTXE2_IMUX31_2",
    "GTXE2_COMMON_MGT_CLK4",
    "GTXE2_FAN4_2",
    "GTXE2_LOGIC_OUTS_B18_0",
    "GTXE2_COMMON_RXOUTCLK_0",
    "GTXE2_COMMON_QPLLDMONITOR7",
    "GTXE2_IMUX25_5",
    "GTXE2_LOGIC_OUTS_B13_3",
    "GTXE2_IMUX22_0",
    "GTXE2_IMUX21_2",
    "GTXE2_IMUX5_3",
    "IBUFDS_GTE2_0_CLKTESTSIG",
    "GTXE2_LOGIC_OUTS_B23_3",
    "GTXE2_LOGIC_OUTS_B23_0",
    "GTXE2_IMUX14_3",
    "GTXE2_COMMON_BGRCALOVRD0",
    "GTXE2_LOGIC_OUTS_B9_2",
    "GTXE2_LOGIC_OUTS_B0_2",
    "GTXE2_IMUX18_2",
    "GTXE2_BYP7_1",
    "GTXE2_IMUX24_0",
    "GTXE2_IMUX11_2",
    "GTXE2_COMMON_PMARSVD4",
    "IBUFDS_GTE2_1_IB_SEG",
    "GTXE2_COMMON_QPLLRSVD15",
    "GTXE2_IMUX47_4",
    "GTXE2_IMUX17_2",
    "GTXE2_IMUX24_5",
    "GTXE2_IMUX8_5",
    "GTXE2_BYP0_1",
    "GTXE2_IMUX0_1",
    "GTXE2_IMUX15_1",
    "GTXE2_COMMON_QPLLRSVD10",
    "GTXE2_CLK1_4"
  ],
  "pips": {
    "GTX_COMMON.GTXE2_IMUX18_5->GTXE2_COMMON_QPLLRSVD115": {
      "src_wire": "GTXE2_IMUX18_5",
      "is_pseudo": "0",
      "dst_wire": "GTXE2_COMMON_QPLLRSVD115",
      "is_directional": "1",
      "can_invert": "0"
    },
    "GTX_COMMON.GTXE2_COMMON_NORTHREFCLK1->>GTXE2_COMMON_GTNORTHREFCLK1": {
      "src_wire": "GTXE2_COMMON_NORTHREFCLK1",
      "is_pseudo": "0",
      "dst_wire": "GTXE2_COMMON_GTNORTHREFCLK1",
      "is_directional": "1",
      "can_invert": "0"
    },
    "GTX_COMMON.GTXE2_CTRL1_2->GTXE2_COMMON_QPLLOUTRESET": {
      "src_wire": "GTXE2_CTRL1_2",
      "is_pseudo": "0",
      "dst_wire": "GTXE2_COMMON_QPLLOUTRESET",
      "is_directional": "1",
      "can_invert": "0"
    },
    "GTX_COMMON.GTXE2_COMMON_QPLLREFCLKLOST->GTXE2_LOGIC_OUTS_B10_2": {
      "src_wire": "GTXE2_COMMON_QPLLREFCLKLOST",
      "is_pseudo": "0",
      "dst_wire": "GTXE2_LOGIC_OUTS_B10_2",
      "is_directional": "1",
      "can_invert": "0"
    },
    "GTX_COMMON.GTXE2_IMUX30_5->GTXE2_COMMON_BGBYPASSB": {
      "src_wire": "GTXE2_IMUX30_5",
      "is_pseudo": "0",
      "dst_wire": "GTXE2_COMMON_BGBYPASSB",
      "is_directional": "1",
      "can_invert": "0"
    },
    "GTX_COMMON.GTXE2_IMUX19_3->GTXE2_COMMON_QPLLRSVD16": {
      "src_wire": "GTXE2_IMUX19_3",
      "is_pseudo": "0",
      "dst_wire": "GTXE2_COMMON_QPLLRSVD16",
      "is_directional": "1",
      "can_invert": "0"
    },
    "GTX_COMMON.GTXE2_COMMON_DRPDO9->GTXE2_LOGIC_OUTS_B11_1": {
      "src_wire": "GTXE2_COMMON_DRPDO9",
      "is_pseudo": "0",
      "dst_wire": "GTXE2_LOGIC_OUTS_B11_1",
      "is_directional": "1",
      "can_invert": "0"
    },
    "GTX_COMMON.GTXE2_IMUX18_2->GTXE2_COMMON_QPLLRSVD13": {
      "src_wire": "GTXE2_IMUX18_2",
      "is_pseudo": "0",
      "dst_wire": "GTXE2_COMMON_QPLLRSVD13",
      "is_directional": "1",
      "can_invert": "0"
    },
    "GTX_COMMON.GTXE2_IMUX22_0->GTXE2_COMMON_DRPDI1": {
      "src_wire": "GTXE2_IMUX22_0",
      "is_pseudo": "0",
      "dst_wire": "GTXE2_COMMON_DRPDI1",
      "is_directional": "1",
      "can_invert": "0"
    },
    "GTX_COMMON.GTXE2_COMMON_QPLLDMONITOR0->GTXE2_LOGIC_OUTS_B19_3": {
      "src_wire": "GTXE2_COMMON_QPLLDMONITOR0",
      "is_pseudo": "0",
      "dst_wire": "GTXE2_LOGIC_OUTS_B19_3",
      "is_directional": "1",
      "can_invert": "0"
    },
    "GTX_COMMON.GTXE2_IMUX29_2->GTXE2_COMMON_DRPADDR3": {
      "src_wire": "GTXE2_IMUX29_2",
      "is_pseudo": "0",
      "dst_wire": "GTXE2_COMMON_DRPADDR3",
      "is_directional": "1",
      "can_invert": "0"
    },
    "GTX_COMMON.GTXE2_COMMON_QPLLDMONITOR3->GTXE2_LOGIC_OUTS_B21_3": {
      "src_wire": "GTXE2_COMMON_QPLLDMONITOR3",
      "is_pseudo": "0",
      "dst_wire": "GTXE2_LOGIC_OUTS_B21_3",
      "is_directional": "1",
      "can_invert": "0"
    },
    "GTX_COMMON.GTXE2_COMMON_DRPRDY->GTXE2_LOGIC_OUTS_B21_0": {
      "src_wire": "GTXE2_COMMON_DRPRDY",
      "is_pseudo": "0",
      "dst_wire": "GTXE2_LOGIC_OUTS_B21_0",
      "is_directional": "1",
      "can_invert": "0"
    },
    "GTX_COMMON.GTXE2_IMUX22_1->GTXE2_COMMON_DRPDI9": {
      "src_wire": "GTXE2_IMUX22_1",
      "is_pseudo": "0",
      "dst_wire": "GTXE2_COMMON_DRPDI9",
      "is_directional": "1",
      "can_invert": "0"
    },
    "GTX_COMMON.GTXE2_IMUX28_4->GTXE2_COMMON_RCALENB": {
      "src_wire": "GTXE2_IMUX28_4",
      "is_pseudo": "0",
      "dst_wire": "GTXE2_COMMON_RCALENB",
      "is_directional": "1",
      "can_invert": "0"
    },
    "GTX_COMMON.GTXE2_COMMON_DRPDO13->GTXE2_LOGIC_OUTS_B14_1": {
      "src_wire": "GTXE2_COMMON_DRPDO13",
      "is_pseudo": "0",
      "dst_wire": "GTXE2_LOGIC_OUTS_B14_1",
      "is_directional": "1",
      "can_invert": "0"
    },
    "GTX_COMMON.GTXE2_IMUX21_5->GTXE2_COMMON_PMARSVD3": {
      "src_wire": "GTXE2_IMUX21_5",
      "is_pseudo": "0",
      "dst_wire": "GTXE2_COMMON_PMARSVD3",
      "is_directional": "1",
      "can_invert": "0"
    },
    "GTX_COMMON.GTXE2_IMUX27_3->GTXE2_COMMON_QPLLREFCLKSEL2": {
      "src_wire": "GTXE2_IMUX27_3",
      "is_pseudo": "0",
      "dst_wire": "GTXE2_COMMON_QPLLREFCLKSEL2",
      "is_directional": "1",
      "can_invert": "0"
    },
    "GTX_COMMON.IBUFDS_GTE2_1_O->IBUFDS_GTE2_1_MGTCLKOUT": {
      "src_wire": "IBUFDS_GTE2_1_O",
      "is_pseudo": "0",
      "dst_wire": "IBUFDS_GTE2_1_MGTCLKOUT",
      "is_directional": "1",
      "can_invert": "0"
    },
    "GTX_COMMON.GTXE2_IMUX16_1->GTXE2_COMMON_DRPDI15": {
      "src_wire": "GTXE2_IMUX16_1",
      "is_pseudo": "0",
      "dst_wire": "GTXE2_COMMON_DRPDI15",
      "is_directional": "1",
      "can_invert": "0"
    },
    "GTX_COMMON.GTXE2_COMMON_DRPDO8->GTXE2_LOGIC_OUTS_B15_1": {
      "src_wire": "GTXE2_COMMON_DRPDO8",
      "is_pseudo": "0",
      "dst_wire": "GTXE2_LOGIC_OUTS_B15_1",
      "is_directional": "1",
      "can_invert": "0"
    },
    "GTX_COMMON.GTXE2_IMUX22_5->GTXE2_COMMON_QPLLRSVD113": {
      "src_wire": "GTXE2_IMUX22_5",
      "is_pseudo": "0",
      "dst_wire": "GTXE2_COMMON_QPLLRSVD113",
      "is_directional": "1",
      "can_invert": "0"
    },
    "GTX_COMMON.GTXE2_COMMON_DRPDO14->GTXE2_LOGIC_OUTS_B8_1": {
      "src_wire": "GTXE2_COMMON_DRPDO14",
      "is_pseudo": "0",
      "dst_wire": "GTXE2_LOGIC_OUTS_B8_1",
      "is_directional": "1",
      "can_invert": "0"
    },
    "GTX_COMMON.IBUFDS_GTE2_0_O->GTXE2_COMMON_REFCLK0": {
      "src_wire": "IBUFDS_GTE2_0_O",
      "is_pseudo": "0",
      "dst_wire": "GTXE2_COMMON_REFCLK0",
      "is_directional": "1",
      "can_invert": "0"
    },
    "GTX_COMMON.GTXE2_COMMON_DRPDO4->GTXE2_LOGIC_OUTS_B10_0": {
      "src_wire": "GTXE2_COMMON_DRPDO4",
      "is_pseudo": "0",
      "dst_wire": "GTXE2_LOGIC_OUTS_B10_0",
      "is_directional": "1",
      "can_invert": "0"
    },
    "GTX_COMMON.GTXE2_COMMON_TXOUTCLK_3->>GTXE2_COMMON_MGT_CLK9": {
      "src_wire": "GTXE2_COMMON_TXOUTCLK_3",
      "is_pseudo": "0",
      "dst_wire": "GTXE2_COMMON_MGT_CLK9",
      "is_directional": "1",
      "can_invert": "0"
    },
    "GTX_COMMON.GTXE2_IMUX26_4->GTXE2_COMMON_BGRCALOVRD3": {
      "src_wire": "GTXE2_IMUX26_4",
      "is_pseudo": "0",
      "dst_wire": "GTXE2_COMMON_BGRCALOVRD3",
      "is_directional": "1",
      "can_invert": "0"
    },
    "GTX_COMMON.GTXE2_IMUX22_4->GTXE2_COMMON_QPLLRSVD19": {
      "src_wire": "GTXE2_IMUX22_4",
      "is_pseudo": "0",
      "dst_wire": "GTXE2_COMMON_QPLLRSVD19",
      "is_directional": "1",
      "can_invert": "0"
    },
    "GTX_COMMON.GTXE2_IMUX16_0->GTXE2_COMMON_DRPDI7": {
      "src_wire": "GTXE2_IMUX16_0",
      "is_pseudo": "0",
      "dst_wire": "GTXE2_COMMON_DRPDI7",
      "is_directional": "1",
      "can_invert": "0"
    },
    "GTX_COMMON.GTXE2_IMUX20_2->GTXE2_COMMON_PMARSVD4": {
      "src_wire": "GTXE2_IMUX20_2",
      "is_pseudo": "0",
      "dst_wire": "GTXE2_COMMON_PMARSVD4",
      "is_directional": "1",
      "can_invert": "0"
    },
    "GTX_COMMON.GTXE2_IMUX20_1->GTXE2_COMMON_DRPDI13": {
      "src_wire": "GTXE2_IMUX20_1",
      "is_pseudo": "0",
      "dst_wire": "GTXE2_COMMON_DRPDI13",
      "is_directional": "1",
      "can_invert": "0"
    },
    "GTX_COMMON.IBUFDS_GTE2_1_ODIV2->IBUFDS_GTE2_1_MGTCLKOUT": {
      "src_wire": "IBUFDS_GTE2_1_ODIV2",
      "is_pseudo": "0",
      "dst_wire": "IBUFDS_GTE2_1_MGTCLKOUT",
      "is_directional": "1",
      "can_invert": "0"
    },
    "GTX_COMMON.GTXE2_IMUX29_0->GTXE2_COMMON_DRPWE": {
      "src_wire": "GTXE2_IMUX29_0",
      "is_pseudo": "0",
      "dst_wire": "GTXE2_COMMON_DRPWE",
      "is_directional": "1",
      "can_invert": "0"
    },
    "GTX_COMMON.GTXE2_COMMON_DRPDO0->GTXE2_LOGIC_OUTS_B15_0": {
      "src_wire": "GTXE2_COMMON_DRPDO0",
      "is_pseudo": "0",
      "dst_wire": "GTXE2_LOGIC_OUTS_B15_0",
      "is_directional": "1",
      "can_invert": "0"
    },
    "GTX_COMMON.GTXE2_IMUX27_5->GTXE2_COMMON_BGMONITORENB": {
      "src_wire": "GTXE2_IMUX27_5",
      "is_pseudo": "0",
      "dst_wire": "GTXE2_COMMON_BGMONITORENB",
      "is_directional": "1",
      "can_invert": "0"
    },
    "GTX_COMMON.GTXE2_IMUX18_1->GTXE2_COMMON_DRPDI11": {
      "src_wire": "GTXE2_IMUX18_1",
      "is_pseudo": "0",
      "dst_wire": "GTXE2_COMMON_DRPDI11",
      "is_directional": "1",
      "can_invert": "0"
    },
    "GTX_COMMON.GTXE2_COMMON_QPLLLOCK->GTXE2_LOGIC_OUTS_B14_2": {
      "src_wire": "GTXE2_COMMON_QPLLLOCK",
      "is_pseudo": "0",
      "dst_wire": "GTXE2_LOGIC_OUTS_B14_2",
      "is_directional": "1",
      "can_invert": "0"
    },
    "GTX_COMMON.GTXE2_IMUX23_0->GTXE2_COMMON_DRPDI0": {
      "src_wire": "GTXE2_IMUX23_0",
      "is_pseudo": "0",
      "dst_wire": "GTXE2_COMMON_DRPDI0",
      "is_directional": "1",
      "can_invert": "0"
    },
    "GTX_COMMON.GTXE2_COMMON_QPLLDMONITOR5->GTXE2_LOGIC_OUTS_B18_4": {
      "src_wire": "GTXE2_COMMON_QPLLDMONITOR5",
      "is_pseudo": "0",
      "dst_wire": "GTXE2_LOGIC_OUTS_B18_4",
      "is_directional": "1",
      "can_invert": "0"
    },
    "GTX_COMMON.GTXE2_IMUX26_2->GTXE2_COMMON_DRPADDR4": {
      "src_wire": "GTXE2_IMUX26_2",
      "is_pseudo": "0",
      "dst_wire": "GTXE2_COMMON_DRPADDR4",
      "is_directional": "1",
      "can_invert": "0"
    },
    "GTX_COMMON.GTXE2_COMMON_DRPDO5->GTXE2_LOGIC_OUTS_B14_0": {
      "src_wire": "GTXE2_COMMON_DRPDO5",
      "is_pseudo": "0",
      "dst_wire": "GTXE2_LOGIC_OUTS_B14_0",
      "is_directional": "1",
      "can_invert": "0"
    },
    "GTX_COMMON.GTXE2_IMUX17_0->GTXE2_COMMON_DRPDI6": {
      "src_wire": "GTXE2_IMUX17_0",
      "is_pseudo": "0",
      "dst_wire": "GTXE2_COMMON_DRPDI6",
      "is_directional": "1",
      "can_invert": "0"
    },
    "GTX_COMMON.GTXE2_IMUX26_3->IBUFDS_GTE2_0_CEB": {
      "src_wire": "GTXE2_IMUX26_3",
      "is_pseudo": "0",
      "dst_wire": "IBUFDS_GTE2_0_CEB",
      "is_directional": "1",
      "can_invert": "0"
    },
    "GTX_COMMON.GTXE2_COMMON_NORTHREFCLK0->>GTXE2_COMMON_GTNORTHREFCLK0": {
      "src_wire": "GTXE2_COMMON_NORTHREFCLK0",
      "is_pseudo": "0",
      "dst_wire": "GTXE2_COMMON_GTNORTHREFCLK0",
      "is_directional": "1",
      "can_invert": "0"
    },
    "GTX_COMMON.GTXE2_IMUX20_0->GTXE2_COMMON_DRPDI5": {
      "src_wire": "GTXE2_IMUX20_0",
      "is_pseudo": "0",
      "dst_wire": "GTXE2_COMMON_DRPDI5",
      "is_directional": "1",
      "can_invert": "0"
    },
    "GTX_COMMON.GTXE2_COMMON_QPLLFBCLKLOST->GTXE2_LOGIC_OUTS_B19_2": {
      "src_wire": "GTXE2_COMMON_QPLLFBCLKLOST",
      "is_pseudo": "0",
      "dst_wire": "GTXE2_LOGIC_OUTS_B19_2",
      "is_directional": "1",
      "can_invert": "0"
    },
    "GTX_COMMON.GTXE2_IMUX20_4->GTXE2_COMMON_PMARSVD6": {
      "src_wire": "GTXE2_IMUX20_4",
      "is_pseudo": "0",
      "dst_wire": "GTXE2_COMMON_PMARSVD6",
      "is_directional": "1",
      "can_invert": "0"
    },
    "GTX_COMMON.GTXE2_COMMON_DRPDO12->GTXE2_LOGIC_OUTS_B10_1": {
      "src_wire": "GTXE2_COMMON_DRPDO12",
      "is_pseudo": "0",
      "dst_wire": "GTXE2_LOGIC_OUTS_B10_1",
      "is_directional": "1",
      "can_invert": "0"
    },
    "GTX_COMMON.GTXE2_COMMON_QPLLDMONITOR4->GTXE2_LOGIC_OUTS_B22_4": {
      "src_wire": "GTXE2_COMMON_QPLLDMONITOR4",
      "is_pseudo": "0",
      "dst_wire": "GTXE2_LOGIC_OUTS_B22_4",
      "is_directional": "1",
      "can_invert": "0"
    },
    "GTX_COMMON.IBUFDS_GTE2_0_I->IBUFDS_GTE2_0_I_SEG": {
      "src_wire": "IBUFDS_GTE2_0_I",
      "is_pseudo": "0",
      "dst_wire": "IBUFDS_GTE2_0_I_SEG",
      "is_directional": "1",
      "can_invert": "0"
    },
    "GTX_COMMON.GTXE2_COMMON_DRPDO10->GTXE2_LOGIC_OUTS_B13_1": {
      "src_wire": "GTXE2_COMMON_DRPDO10",
      "is_pseudo": "0",
      "dst_wire": "GTXE2_LOGIC_OUTS_B13_1",
      "is_directional": "1",
      "can_invert": "0"
    },
    "GTX_COMMON.GTXE2_IMUX18_0->GTXE2_COMMON_DRPDI3": {
      "src_wire": "GTXE2_IMUX18_0",
      "is_pseudo": "0",
      "dst_wire": "GTXE2_COMMON_DRPDI3",
      "is_directional": "1",
      "can_invert": "0"
    },
    "GTX_COMMON.GTXE2_IMUX26_5->GTXE2_COMMON_BGPDB": {
      "src_wire": "GTXE2_IMUX26_5",
      "is_pseudo": "0",
      "dst_wire": "GTXE2_COMMON_BGPDB",
      "is_directional": "1",
      "can_invert": "0"
    },
    "GTX_COMMON.GTXE2_IMUX22_3->GTXE2_COMMON_QPLLRSVD15": {
      "src_wire": "GTXE2_IMUX22_3",
      "is_pseudo": "0",
      "dst_wire": "GTXE2_COMMON_QPLLRSVD15",
      "is_directional": "1",
      "can_invert": "0"
    },
    "GTX_COMMON.GTXE2_CLK0_2->GTXE2_COMMON_GTGREFCLK": {
      "src_wire": "GTXE2_CLK0_2",
      "is_pseudo": "0",
      "dst_wire": "GTXE2_COMMON_GTGREFCLK",
      "is_directional": "1",
      "can_invert": "0"
    },
    "GTX_COMMON.GTXE2_COMMON_GTQPLLOUTCLK->GTXE2_COMMON_QPLLOUTCLK": {
      "src_wire": "GTXE2_COMMON_GTQPLLOUTCLK",
      "is_pseudo": "0",
      "dst_wire": "GTXE2_COMMON_QPLLOUTCLK",
      "is_directional": "1",
      "can_invert": "0"
    },
    "GTX_COMMON.GTXE2_IMUX19_1->GTXE2_COMMON_DRPDI10": {
      "src_wire": "GTXE2_IMUX19_1",
      "is_pseudo": "0",
      "dst_wire": "GTXE2_COMMON_DRPDI10",
      "is_directional": "1",
      "can_invert": "0"
    },
    "GTX_COMMON.GTXE2_IMUX30_4->GTXE2_COMMON_BGRCALOVRD1": {
      "src_wire": "GTXE2_IMUX30_4",
      "is_pseudo": "0",
      "dst_wire": "GTXE2_COMMON_BGRCALOVRD1",
      "is_directional": "1",
      "can_invert": "0"
    },
    "GTX_COMMON.GTXE2_COMMON_RXOUTCLK_2->>GTXE2_COMMON_MGT_CLK6": {
      "src_wire": "GTXE2_COMMON_RXOUTCLK_2",
      "is_pseudo": "0",
      "dst_wire": "GTXE2_COMMON_MGT_CLK6",
      "is_directional": "1",
      "can_invert": "0"
    },
    "GTX_COMMON.GTXE2_COMMON_DRPDO3->GTXE2_LOGIC_OUTS_B9_0": {
      "src_wire": "GTXE2_COMMON_DRPDO3",
      "is_pseudo": "0",
      "dst_wire": "GTXE2_LOGIC_OUTS_B9_0",
      "is_directional": "1",
      "can_invert": "0"
    },
    "GTX_COMMON.GTXE2_IMUX29_1->GTXE2_COMMON_DRPEN": {
      "src_wire": "GTXE2_IMUX29_1",
      "is_pseudo": "0",
      "dst_wire": "GTXE2_COMMON_DRPEN",
      "is_directional": "1",
      "can_invert": "0"
    },
    "GTX_COMMON.GTXE2_COMMON_REFCLKOUTMONITOR->GTXE2_LOGIC_OUTS_B2_3": {
      "src_wire": "GTXE2_COMMON_REFCLKOUTMONITOR",
      "is_pseudo": "0",
      "dst_wire": "GTXE2_LOGIC_OUTS_B2_3",
      "is_directional": "1",
      "can_invert": "0"
    },
    "GTX_COMMON.GTXE2_IMUX19_2->GTXE2_COMMON_QPLLRSVD12": {
      "src_wire": "GTXE2_IMUX19_2",
      "is_pseudo": "0",
      "dst_wire": "GTXE2_COMMON_QPLLRSVD12",
      "is_directional": "1",
      "can_invert": "0"
    },
    "GTX_COMMON.GTXE2_IMUX19_4->GTXE2_COMMON_QPLLRSVD110": {
      "src_wire": "GTXE2_IMUX19_4",
      "is_pseudo": "0",
      "dst_wire": "GTXE2_COMMON_QPLLRSVD110",
      "is_directional": "1",
      "can_invert": "0"
    },
    "GTX_COMMON.GTXE2_CLK1_3->GTXE2_COMMON_QPLLLOCKDETCLK": {
      "src_wire": "GTXE2_CLK1_3",
      "is_pseudo": "0",
      "dst_wire": "GTXE2_COMMON_QPLLLOCKDETCLK",
      "is_directional": "1",
      "can_invert": "0"
    },
    "GTX_COMMON.GTXE2_IMUX21_4->GTXE2_COMMON_PMARSVD2": {
      "src_wire": "GTXE2_IMUX21_4",
      "is_pseudo": "0",
      "dst_wire": "GTXE2_COMMON_PMARSVD2",
      "is_directional": "1",
      "can_invert": "0"
    },
    "GTX_COMMON.GTXE2_COMMON_RXOUTCLK_1->>GTXE2_COMMON_MGT_CLK1": {
      "src_wire": "GTXE2_COMMON_RXOUTCLK_1",
      "is_pseudo": "0",
      "dst_wire": "GTXE2_COMMON_MGT_CLK1",
      "is_directional": "1",
      "can_invert": "0"
    },
    "GTX_COMMON.GTXE2_COMMON_DRPDO11->GTXE2_LOGIC_OUTS_B9_1": {
      "src_wire": "GTXE2_COMMON_DRPDO11",
      "is_pseudo": "0",
      "dst_wire": "GTXE2_LOGIC_OUTS_B9_1",
      "is_directional": "1",
      "can_invert": "0"
    },
    "GTX_COMMON.IBUFDS_GTE2_0_IB->IBUFDS_GTE2_0_IB_SEG": {
      "src_wire": "IBUFDS_GTE2_0_IB",
      "is_pseudo": "0",
      "dst_wire": "IBUFDS_GTE2_0_IB_SEG",
      "is_directional": "1",
      "can_invert": "0"
    },
    "GTX_COMMON.IBUFDS_GTE2_0_O->IBUFDS_GTE2_0_MGTCLKOUT": {
      "src_wire": "IBUFDS_GTE2_0_O",
      "is_pseudo": "0",
      "dst_wire": "IBUFDS_GTE2_0_MGTCLKOUT",
      "is_directional": "1",
      "can_invert": "0"
    },
    "GTX_COMMON.GTXE2_COMMON_RXOUTCLK_3->>GTXE2_COMMON_MGT_CLK7": {
      "src_wire": "GTXE2_COMMON_RXOUTCLK_3",
      "is_pseudo": "0",
      "dst_wire": "GTXE2_COMMON_MGT_CLK7",
      "is_directional": "1",
      "can_invert": "0"
    },
    "GTX_COMMON.GTXE2_COMMON_DRPDO6->GTXE2_LOGIC_OUTS_B8_0": {
      "src_wire": "GTXE2_COMMON_DRPDO6",
      "is_pseudo": "0",
      "dst_wire": "GTXE2_LOGIC_OUTS_B8_0",
      "is_directional": "1",
      "can_invert": "0"
    },
    "GTX_COMMON.GTXE2_COMMON_QPLLDMONITOR2->GTXE2_LOGIC_OUTS_B17_3": {
      "src_wire": "GTXE2_COMMON_QPLLDMONITOR2",
      "is_pseudo": "0",
      "dst_wire": "GTXE2_LOGIC_OUTS_B17_3",
      "is_directional": "1",
      "can_invert": "0"
    },
    "GTX_COMMON.IBUFDS_GTE2_1_I->IBUFDS_GTE2_1_I_SEG": {
      "src_wire": "IBUFDS_GTE2_1_I",
      "is_pseudo": "0",
      "dst_wire": "IBUFDS_GTE2_1_I_SEG",
      "is_directional": "1",
      "can_invert": "0"
    },
    "GTX_COMMON.GTXE2_IMUX31_3->GTXE2_COMMON_QPLLREFCLKSEL0": {
      "src_wire": "GTXE2_IMUX31_3",
      "is_pseudo": "0",
      "dst_wire": "GTXE2_COMMON_QPLLREFCLKSEL0",
      "is_directional": "1",
      "can_invert": "0"
    },
    "GTX_COMMON.GTXE2_COMMON_SOUTHREFCLK1->>GTXE2_COMMON_GTSOUTHREFCLK1": {
      "src_wire": "GTXE2_COMMON_SOUTHREFCLK1",
      "is_pseudo": "0",
      "dst_wire": "GTXE2_COMMON_GTSOUTHREFCLK1",
      "is_directional": "1",
      "can_invert": "0"
    },
    "GTX_COMMON.GTXE2_COMMON_QPLLDMONITOR1->GTXE2_LOGIC_OUTS_B23_3": {
      "src_wire": "GTXE2_COMMON_QPLLDMONITOR1",
      "is_pseudo": "0",
      "dst_wire": "GTXE2_LOGIC_OUTS_B23_3",
      "is_directional": "1",
      "can_invert": "0"
    },
    "GTX_COMMON.GTXE2_IMUX21_1->GTXE2_COMMON_DRPDI12": {
      "src_wire": "GTXE2_IMUX21_1",
      "is_pseudo": "0",
      "dst_wire": "GTXE2_COMMON_DRPDI12",
      "is_directional": "1",
      "can_invert": "0"
    },
    "GTX_COMMON.GTXE2_IMUX18_3->GTXE2_COMMON_QPLLRSVD17": {
      "src_wire": "GTXE2_IMUX18_3",
      "is_pseudo": "0",
      "dst_wire": "GTXE2_COMMON_QPLLRSVD17",
      "is_directional": "1",
      "can_invert": "0"
    },
    "GTX_COMMON.GTXE2_COMMON_SOUTHREFCLK0->>GTXE2_COMMON_GTSOUTHREFCLK0": {
      "src_wire": "GTXE2_COMMON_SOUTHREFCLK0",
      "is_pseudo": "0",
      "dst_wire": "GTXE2_COMMON_GTSOUTHREFCLK0",
      "is_directional": "1",
      "can_invert": "0"
    },
    "GTX_COMMON.GTXE2_IMUX22_2->GTXE2_COMMON_QPLLRSVD11": {
      "src_wire": "GTXE2_IMUX22_2",
      "is_pseudo": "0",
      "dst_wire": "GTXE2_COMMON_QPLLRSVD11",
      "is_directional": "1",
      "can_invert": "0"
    },
    "GTX_COMMON.IBUFDS_GTE2_0_ODIV2->IBUFDS_GTE2_0_MGTCLKOUT": {
      "src_wire": "IBUFDS_GTE2_0_ODIV2",
      "is_pseudo": "0",
      "dst_wire": "IBUFDS_GTE2_0_MGTCLKOUT",
      "is_directional": "1",
      "can_invert": "0"
    },
    "GTX_COMMON.GTXE2_COMMON_TXOUTCLK_1->>GTXE2_COMMON_MGT_CLK3": {
      "src_wire": "GTXE2_COMMON_TXOUTCLK_1",
      "is_pseudo": "0",
      "dst_wire": "GTXE2_COMMON_MGT_CLK3",
      "is_directional": "1",
      "can_invert": "0"
    },
    "GTX_COMMON.GTXE2_IMUX23_2->GTXE2_COMMON_QPLLRSVD10": {
      "src_wire": "GTXE2_IMUX23_2",
      "is_pseudo": "0",
      "dst_wire": "GTXE2_COMMON_QPLLRSVD10",
      "is_directional": "1",
      "can_invert": "0"
    },
    "GTX_COMMON.GTXE2_IMUX28_2->GTXE2_COMMON_DRPADDR2": {
      "src_wire": "GTXE2_IMUX28_2",
      "is_pseudo": "0",
      "dst_wire": "GTXE2_COMMON_DRPADDR2",
      "is_directional": "1",
      "can_invert": "0"
    },
    "GTX_COMMON.GTXE2_COMMON_DRPDO1->GTXE2_LOGIC_OUTS_B11_0": {
      "src_wire": "GTXE2_COMMON_DRPDO1",
      "is_pseudo": "0",
      "dst_wire": "GTXE2_LOGIC_OUTS_B11_0",
      "is_directional": "1",
      "can_invert": "0"
    },
    "GTX_COMMON.GTXE2_IMUX29_3->IBUFDS_GTE2_1_CEB": {
      "src_wire": "GTXE2_IMUX29_3",
      "is_pseudo": "0",
      "dst_wire": "IBUFDS_GTE2_1_CEB",
      "is_directional": "1",
      "can_invert": "0"
    },
    "GTX_COMMON.IBUFDS_GTE2_0_MGTCLKOUT->>GTXE2_COMMON_MGT_CLK4": {
      "src_wire": "IBUFDS_GTE2_0_MGTCLKOUT",
      "is_pseudo": "0",
      "dst_wire": "GTXE2_COMMON_MGT_CLK4",
      "is_directional": "1",
      "can_invert": "0"
    },
    "GTX_COMMON.GTXE2_IMUX30_3->GTXE2_COMMON_QPLLREFCLKSEL1": {
      "src_wire": "GTXE2_IMUX30_3",
      "is_pseudo": "0",
      "dst_wire": "GTXE2_COMMON_QPLLREFCLKSEL1",
      "is_directional": "1",
      "can_invert": "0"
    },
    "GTX_COMMON.GTXE2_IMUX18_4->GTXE2_COMMON_QPLLRSVD111": {
      "src_wire": "GTXE2_IMUX18_4",
      "is_pseudo": "0",
      "dst_wire": "GTXE2_COMMON_QPLLRSVD111",
      "is_directional": "1",
      "can_invert": "0"
    },
    "GTX_COMMON.GTXE2_IMUX30_2->GTXE2_COMMON_DRPADDR6": {
      "src_wire": "GTXE2_IMUX30_2",
      "is_pseudo": "0",
      "dst_wire": "GTXE2_COMMON_DRPADDR6",
      "is_directional": "1",
      "can_invert": "0"
    },
    "GTX_COMMON.GTXE2_IMUX16_2->GTXE2_COMMON_QPLLRSVD20": {
      "src_wire": "GTXE2_IMUX16_2",
      "is_pseudo": "0",
      "dst_wire": "GTXE2_COMMON_QPLLRSVD20",
      "is_directional": "1",
      "can_invert": "0"
    },
    "GTX_COMMON.GTXE2_COMMON_DRPDO7->GTXE2_LOGIC_OUTS_B12_0": {
      "src_wire": "GTXE2_COMMON_DRPDO7",
      "is_pseudo": "0",
      "dst_wire": "GTXE2_LOGIC_OUTS_B12_0",
      "is_directional": "1",
      "can_invert": "0"
    },
    "GTX_COMMON.GTXE2_IMUX19_5->GTXE2_COMMON_QPLLRSVD114": {
      "src_wire": "GTXE2_IMUX19_5",
      "is_pseudo": "0",
      "dst_wire": "GTXE2_COMMON_QPLLRSVD114",
      "is_directional": "1",
      "can_invert": "0"
    },
    "GTX_COMMON.GTXE2_COMMON_RXOUTCLK_0->>GTXE2_COMMON_MGT_CLK0": {
      "src_wire": "GTXE2_COMMON_RXOUTCLK_0",
      "is_pseudo": "0",
      "dst_wire": "GTXE2_COMMON_MGT_CLK0",
      "is_directional": "1",
      "can_invert": "0"
    },
    "GTX_COMMON.GTXE2_COMMON_DRPDO15->GTXE2_LOGIC_OUTS_B12_1": {
      "src_wire": "GTXE2_COMMON_DRPDO15",
      "is_pseudo": "0",
      "dst_wire": "GTXE2_LOGIC_OUTS_B12_1",
      "is_directional": "1",
      "can_invert": "0"
    },
    "GTX_COMMON.GTXE2_IMUX27_4->GTXE2_COMMON_BGRCALOVRD2": {
      "src_wire": "GTXE2_IMUX27_4",
      "is_pseudo": "0",
      "dst_wire": "GTXE2_COMMON_BGRCALOVRD2",
      "is_directional": "1",
      "can_invert": "0"
    },
    "GTX_COMMON.GTXE2_IMUX20_5->GTXE2_COMMON_PMARSVD7": {
      "src_wire": "GTXE2_IMUX20_5",
      "is_pseudo": "0",
      "dst_wire": "GTXE2_COMMON_PMARSVD7",
      "is_directional": "1",
      "can_invert": "0"
    },
    "GTX_COMMON.GTXE2_COMMON_REFCLK1->>GTXE2_COMMON_GTREFCLK1": {
      "src_wire": "GTXE2_COMMON_REFCLK1",
      "is_pseudo": "0",
      "dst_wire": "GTXE2_COMMON_GTREFCLK1",
      "is_directional": "1",
      "can_invert": "0"
    },
    "GTX_COMMON.GTXE2_COMMON_DRPDO2->GTXE2_LOGIC_OUTS_B13_0": {
      "src_wire": "GTXE2_COMMON_DRPDO2",
      "is_pseudo": "0",
      "dst_wire": "GTXE2_LOGIC_OUTS_B13_0",
      "is_directional": "1",
      "can_invert": "0"
    },
    "GTX_COMMON.GTXE2_IMUX29_4->GTXE2_COMMON_BGRCALOVRD4": {
      "src_wire": "GTXE2_IMUX29_4",
      "is_pseudo": "0",
      "dst_wire": "GTXE2_COMMON_BGRCALOVRD4",
      "is_directional": "1",
      "can_invert": "0"
    },
    "GTX_COMMON.GTXE2_IMUX23_1->GTXE2_COMMON_DRPDI8": {
      "src_wire": "GTXE2_IMUX23_1",
      "is_pseudo": "0",
      "dst_wire": "GTXE2_COMMON_DRPDI8",
      "is_directional": "1",
      "can_invert": "0"
    },
    "GTX_COMMON.GTXE2_IMUX31_4->GTXE2_COMMON_BGRCALOVRD0": {
      "src_wire": "GTXE2_IMUX31_4",
      "is_pseudo": "0",
      "dst_wire": "GTXE2_COMMON_BGRCALOVRD0",
      "is_directional": "1",
      "can_invert": "0"
    },
    "GTX_COMMON.GTXE2_COMMON_QPLLDMONITOR6->GTXE2_LOGIC_OUTS_B20_4": {
      "src_wire": "GTXE2_COMMON_QPLLDMONITOR6",
      "is_pseudo": "0",
      "dst_wire": "GTXE2_LOGIC_OUTS_B20_4",
      "is_directional": "1",
      "can_invert": "0"
    },
    "GTX_COMMON.GTXE2_IMUX23_4->GTXE2_COMMON_QPLLRSVD18": {
      "src_wire": "GTXE2_IMUX23_4",
      "is_pseudo": "0",
      "dst_wire": "GTXE2_COMMON_QPLLRSVD18",
      "is_directional": "1",
      "can_invert": "0"
    },
    "GTX_COMMON.GTXE2_IMUX28_3->GTXE2_COMMON_QPLLPD": {
      "src_wire": "GTXE2_IMUX28_3",
      "is_pseudo": "0",
      "dst_wire": "GTXE2_COMMON_QPLLPD",
      "is_directional": "1",
      "can_invert": "0"
    },
    "GTX_COMMON.GTXE2_IMUX24_2->GTXE2_COMMON_DRPADDR0": {
      "src_wire": "GTXE2_IMUX24_2",
      "is_pseudo": "0",
      "dst_wire": "GTXE2_COMMON_DRPADDR0",
      "is_directional": "1",
      "can_invert": "0"
    },
    "GTX_COMMON.GTXE2_CLK1_1->GTXE2_COMMON_DRPCLK": {
      "src_wire": "GTXE2_CLK1_1",
      "is_pseudo": "0",
      "dst_wire": "GTXE2_COMMON_DRPCLK",
      "is_directional": "1",
      "can_invert": "0"
    },
    "GTX_COMMON.GTXE2_COMMON_TXOUTCLK_2->>GTXE2_COMMON_MGT_CLK8": {
      "src_wire": "GTXE2_COMMON_TXOUTCLK_2",
      "is_pseudo": "0",
      "dst_wire": "GTXE2_COMMON_MGT_CLK8",
      "is_directional": "1",
      "can_invert": "0"
    },
    "GTX_COMMON.GTXE2_IMUX21_2->GTXE2_COMMON_PMARSVD0": {
      "src_wire": "GTXE2_IMUX21_2",
      "is_pseudo": "0",
      "dst_wire": "GTXE2_COMMON_PMARSVD0",
      "is_directional": "1",
      "can_invert": "0"
    },
    "GTX_COMMON.GTXE2_IMUX31_2->GTXE2_COMMON_DRPADDR7": {
      "src_wire": "GTXE2_IMUX31_2",
      "is_pseudo": "0",
      "dst_wire": "GTXE2_COMMON_DRPADDR7",
      "is_directional": "1",
      "can_invert": "0"
    },
    "GTX_COMMON.GTXE2_IMUX16_4->GTXE2_COMMON_QPLLRSVD22": {
      "src_wire": "GTXE2_IMUX16_4",
      "is_pseudo": "0",
      "dst_wire": "GTXE2_COMMON_QPLLRSVD22",
      "is_directional": "1",
      "can_invert": "0"
    },
    "GTX_COMMON.GTXE2_IMUX23_3->GTXE2_COMMON_QPLLRSVD14": {
      "src_wire": "GTXE2_IMUX23_3",
      "is_pseudo": "0",
      "dst_wire": "GTXE2_COMMON_QPLLRSVD14",
      "is_directional": "1",
      "can_invert": "0"
    },
    "GTX_COMMON.GTXE2_IMUX21_3->GTXE2_COMMON_PMARSVD1": {
      "src_wire": "GTXE2_IMUX21_3",
      "is_pseudo": "0",
      "dst_wire": "GTXE2_COMMON_PMARSVD1",
      "is_directional": "1",
      "can_invert": "0"
    },
    "GTX_COMMON.GTXE2_IMUX17_1->GTXE2_COMMON_DRPDI14": {
      "src_wire": "GTXE2_IMUX17_1",
      "is_pseudo": "0",
      "dst_wire": "GTXE2_COMMON_DRPDI14",
      "is_directional": "1",
      "can_invert": "0"
    },
    "GTX_COMMON.GTXE2_CTRL0_3->GTXE2_COMMON_QPLLRESET": {
      "src_wire": "GTXE2_CTRL0_3",
      "is_pseudo": "0",
      "dst_wire": "GTXE2_COMMON_QPLLRESET",
      "is_directional": "1",
      "can_invert": "0"
    },
    "GTX_COMMON.GTXE2_COMMON_TXOUTCLK_0->>GTXE2_COMMON_MGT_CLK2": {
      "src_wire": "GTXE2_COMMON_TXOUTCLK_0",
      "is_pseudo": "0",
      "dst_wire": "GTXE2_COMMON_MGT_CLK2",
      "is_directional": "1",
      "can_invert": "0"
    },
    "GTX_COMMON.GTXE2_IMUX19_0->GTXE2_COMMON_DRPDI2": {
      "src_wire": "GTXE2_IMUX19_0",
      "is_pseudo": "0",
      "dst_wire": "GTXE2_COMMON_DRPDI2",
      "is_directional": "1",
      "can_invert": "0"
    },
    "GTX_COMMON.IBUFDS_GTE2_1_O->GTXE2_COMMON_REFCLK1": {
      "src_wire": "IBUFDS_GTE2_1_O",
      "is_pseudo": "0",
      "dst_wire": "GTXE2_COMMON_REFCLK1",
      "is_directional": "1",
      "can_invert": "0"
    },
    "GTX_COMMON.GTXE2_IMUX23_5->GTXE2_COMMON_QPLLRSVD112": {
      "src_wire": "GTXE2_IMUX23_5",
      "is_pseudo": "0",
      "dst_wire": "GTXE2_COMMON_QPLLRSVD112",
      "is_directional": "1",
      "can_invert": "0"
    },
    "GTX_COMMON.GTXE2_COMMON_QPLLDMONITOR7->GTXE2_LOGIC_OUTS_B16_4": {
      "src_wire": "GTXE2_COMMON_QPLLDMONITOR7",
      "is_pseudo": "0",
      "dst_wire": "GTXE2_LOGIC_OUTS_B16_4",
      "is_directional": "1",
      "can_invert": "0"
    },
    "GTX_COMMON.GTXE2_IMUX25_2->GTXE2_COMMON_DRPADDR1": {
      "src_wire": "GTXE2_IMUX25_2",
      "is_pseudo": "0",
      "dst_wire": "GTXE2_COMMON_DRPADDR1",
      "is_directional": "1",
      "can_invert": "0"
    },
    "GTX_COMMON.IBUFDS_GTE2_1_IB->IBUFDS_GTE2_1_IB_SEG": {
      "src_wire": "IBUFDS_GTE2_1_IB",
      "is_pseudo": "0",
      "dst_wire": "IBUFDS_GTE2_1_IB_SEG",
      "is_directional": "1",
      "can_invert": "0"
    },
    "GTX_COMMON.GTXE2_IMUX16_3->GTXE2_COMMON_QPLLRSVD21": {
      "src_wire": "GTXE2_IMUX16_3",
      "is_pseudo": "0",
      "dst_wire": "GTXE2_COMMON_QPLLRSVD21",
      "is_directional": "1",
      "can_invert": "0"
    },
    "GTX_COMMON.GTXE2_COMMON_REFCLK0->>GTXE2_COMMON_GTREFCLK0": {
      "src_wire": "GTXE2_COMMON_REFCLK0",
      "is_pseudo": "0",
      "dst_wire": "GTXE2_COMMON_GTREFCLK0",
      "is_directional": "1",
      "can_invert": "0"
    },
    "GTX_COMMON.GTXE2_IMUX16_5->GTXE2_COMMON_QPLLRSVD23": {
      "src_wire": "GTXE2_IMUX16_5",
      "is_pseudo": "0",
      "dst_wire": "GTXE2_COMMON_QPLLRSVD23",
      "is_directional": "1",
      "can_invert": "0"
    },
    "GTX_COMMON.GTXE2_COMMON_GTQPLLOUTREFCLK->GTXE2_COMMON_QPLLOUTREFCLK": {
      "src_wire": "GTXE2_COMMON_GTQPLLOUTREFCLK",
      "is_pseudo": "0",
      "dst_wire": "GTXE2_COMMON_QPLLOUTREFCLK",
      "is_directional": "1",
      "can_invert": "0"
    },
    "GTX_COMMON.GTXE2_IMUX27_2->GTXE2_COMMON_DRPADDR5": {
      "src_wire": "GTXE2_IMUX27_2",
      "is_pseudo": "0",
      "dst_wire": "GTXE2_COMMON_DRPADDR5",
      "is_directional": "1",
      "can_invert": "0"
    },
    "GTX_COMMON.GTXE2_IMUX20_3->GTXE2_COMMON_PMARSVD5": {
      "src_wire": "GTXE2_IMUX20_3",
      "is_pseudo": "0",
      "dst_wire": "GTXE2_COMMON_PMARSVD5",
      "is_directional": "1",
      "can_invert": "0"
    },
    "GTX_COMMON.IBUFDS_GTE2_1_MGTCLKOUT->>GTXE2_COMMON_MGT_CLK5": {
      "src_wire": "IBUFDS_GTE2_1_MGTCLKOUT",
      "is_pseudo": "0",
      "dst_wire": "GTXE2_COMMON_MGT_CLK5",
      "is_directional": "1",
      "can_invert": "0"
    },
    "GTX_COMMON.GTXE2_IMUX21_0->GTXE2_COMMON_DRPDI4": {
      "src_wire": "GTXE2_IMUX21_0",
      "is_pseudo": "0",
      "dst_wire": "GTXE2_COMMON_DRPDI4",
      "is_directional": "1",
      "can_invert": "0"
    },
    "GTX_COMMON.GTXE2_IMUX24_3->GTXE2_COMMON_QPLLLOCKEN": {
      "src_wire": "GTXE2_IMUX24_3",
      "is_pseudo": "0",
      "dst_wire": "GTXE2_COMMON_QPLLLOCKEN",
      "is_directional": "1",
      "can_invert": "0"
    },
    "GTX_COMMON.GTXE2_IMUX17_5->GTXE2_COMMON_QPLLRSVD24": {
      "src_wire": "GTXE2_IMUX17_5",
      "is_pseudo": "0",
      "dst_wire": "GTXE2_COMMON_QPLLRSVD24",
      "is_directional": "1",
      "can_invert": "0"
    }
  }
}