<!-- Creator     : groff version 1.22.3 -->
<!-- CreationDate: Sun Aug 27 15:52:20 2017 -->
<!DOCTYPE html PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN"
"http://www.w3.org/TR/html4/loose.dtd">
<html>
<head>
<meta name="generator" content="groff -Thtml, see www.gnu.org">
<meta http-equiv="Content-Type" content="text/html; charset=US-ASCII">
<meta name="Content-Style" content="text/css">
<style type="text/css">
       p       { margin-top: 0; margin-bottom: 0; vertical-align: top }
       pre     { margin-top: 0; margin-bottom: 0; vertical-align: top }
       table   { margin-top: 0; margin-bottom: 0; vertical-align: top }
       h1      { text-align: center }
</style>
<title></title>
</head>
<body>

<hr>


<p>AS(1) GNU Development Tools AS(1)</p>

<p style="margin-top: 1em">NAME <br>
AS - the portable GNU assembler.</p>

<p style="margin-top: 1em">SYNOPSIS <br>
as [-a[cdghlns][=file]] [--alternate] [-D] <br>
[--compress-debug-sections] [--nocompress-debug-sections]
<br>
[--debug-prefix-map old=new] <br>
[--defsym sym=val] [-f] [-g] [--gstabs] <br>
[--gstabs+] [--gdwarf-2] [--gdwarf-sections] <br>
[--help] [-I dir] [-J] <br>
[-K] [-L] [--listing-lhs-width=NUM] <br>
[--listing-lhs-width2=NUM] [--listing-rhs-width=NUM] <br>
[--listing-cont-lines=NUM] [--keep-locals] [-o <br>
objfile] [-R] [--reduce-memory-overheads] [--statistics]
<br>
[-v] [-version] [--version] [-W] [--warn] <br>
[--fatal-warnings] [-w] [-x] [-Z] [@FILE] <br>
[--size-check=[error|warning]] <br>
[--target-help] [target-options] <br>
[--|files ...]</p>

<p style="margin-top: 1em">Target AArch64 options: <br>
[-EB|-EL] <br>
[-mabi=ABI]</p>

<p style="margin-top: 1em">Target Alpha options: <br>
[-mcpu] <br>
[-mdebug | -no-mdebug] <br>
[-replace | -noreplace] <br>
[-relax] [-g] [-Gsize] <br>
[-F] [-32addr]</p>

<p style="margin-top: 1em">Target ARC options: <br>
[-marc[5|6|7|8]] <br>
[-EB|-EL]</p>

<p style="margin-top: 1em">Target ARM options: <br>
[-mcpu=processor[+extension...]] <br>
[-march=architecture[+extension...]] <br>
[-mfpu=floating-point-format] <br>
[-mfloat-abi=abi] <br>
[-meabi=ver] <br>
[-mthumb] <br>
[-EB|-EL] <br>
[-mapcs-32|-mapcs-26|-mapcs-float| <br>
-mapcs-reentrant] <br>
[-mthumb-interwork] [-k]</p>

<p style="margin-top: 1em">Target Blackfin options: <br>
[-mcpu=processor[-sirevision]] <br>
[-mfdpic] <br>
[-mno-fdpic] <br>
[-mnopic]</p>

<p style="margin-top: 1em">Target CRIS options: <br>
[--underscore | --no-underscore] <br>
[--pic] [-N] <br>
[--emulation=criself | --emulation=crisaout] <br>
[--march=v0_v10 | --march=v10 | --march=v32 |
--march=common_v10_v32]</p>

<p style="margin-top: 1em">Target D10V options: <br>
[-O]</p>

<p style="margin-top: 1em">Target D30V options: <br>
[-O|-n|-N]</p>

<p style="margin-top: 1em">Target EPIPHANY options: <br>
[-mepiphany|-mepiphany16]</p>

<p style="margin-top: 1em">Target H8/300 options: <br>
[-h-tick-hex]</p>

<p style="margin-top: 1em">Target i386 options: <br>
[--32|--x32|--64] [-n] <br>
[-march=CPU[+EXTENSION...]] [-mtune=CPU]</p>

<p style="margin-top: 1em">Target i960 options: <br>
[-ACA|-ACA_A|-ACB|-ACC|-AKA|-AKB| <br>
-AKC|-AMC] <br>
[-b] [-no-relax]</p>

<p style="margin-top: 1em">Target IA-64 options: <br>
[-mconstant-gp|-mauto-pic] <br>
[-milp32|-milp64|-mlp64|-mp64] <br>
[-mle|mbe] <br>
[-mtune=itanium1|-mtune=itanium2] <br>
[-munwind-check=warning|-munwind-check=error] <br>
[-mhint.b=ok|-mhint.b=warning|-mhint.b=error] <br>
[-x|-xexplicit] [-xauto] [-xdebug]</p>

<p style="margin-top: 1em">Target IP2K options: <br>
[-mip2022|-mip2022ext]</p>

<p style="margin-top: 1em">Target M32C options: <br>
[-m32c|-m16c] [-relax] [-h-tick-hex]</p>

<p style="margin-top: 1em">Target M32R options: <br>
[--m32rx|--[no-]warn-explicit-parallel-conflicts| <br>
--W[n]p]</p>

<p style="margin-top: 1em">Target M680X0 options: <br>
[-l] [-m68000|-m68010|-m68020|...]</p>

<p style="margin-top: 1em">Target M68HC11 options: <br>
[-m68hc11|-m68hc12|-m68hcs12|-mm9s12x|-mm9s12xg] <br>
[-mshort|-mlong] <br>
[-mshort-double|-mlong-double] <br>
[--force-long-branches] [--short-branches] <br>
[--strict-direct-mode] [--print-insn-syntax] <br>
[--print-opcodes] [--generate-example]</p>

<p style="margin-top: 1em">Target MCORE options: <br>
[-jsri2bsr] [-sifilter] [-relax] <br>
[-mcpu=[210|340]]</p>

<p style="margin-top: 1em">Target Meta options: <br>
[-mcpu=cpu] [-mfpu=cpu] [-mdsp=cpu] Target MICROBLAZE
options:</p>

<p style="margin-top: 1em">Target MIPS options: <br>
[-nocpp] [-EL] [-EB] [-O[optimization level]] <br>
[-g[debug level]] [-G num] [-KPIC] [-call_shared] <br>
[-non_shared] [-xgot [-mvxworks-pic] <br>
[-mabi=ABI] [-32] [-n32] [-64] [-mfp32] [-mgp32] <br>
[-mfp64] [-mgp64] [-mfpxx] <br>
[-modd-spreg] [-mno-odd-spreg] <br>
[-march=CPU] [-mtune=CPU] [-mips1] [-mips2] <br>
[-mips3] [-mips4] [-mips5] [-mips32] [-mips32r2] <br>
[-mips32r3] [-mips32r5] [-mips32r6] [-mips64] [-mips64r2]
<br>
[-mips64r3] [-mips64r5] [-mips64r6] <br>
[-construct-floats] [-no-construct-floats] <br>
[-mnan=encoding] <br>
[-trap] [-no-break] [-break] [-no-trap] <br>
[-mips16] [-no-mips16] <br>
[-mmicromips] [-mno-micromips] <br>
[-msmartmips] [-mno-smartmips] <br>
[-mips3d] [-no-mips3d] <br>
[-mdmx] [-no-mdmx] <br>
[-mdsp] [-mno-dsp] <br>
[-mdspr2] [-mno-dspr2] <br>
[-mmsa] [-mno-msa] <br>
[-mxpa] [-mno-xpa] <br>
[-mmt] [-mno-mt] <br>
[-mmcu] [-mno-mcu] <br>
[-minsn32] [-mno-insn32] <br>
[-mfix7000] [-mno-fix7000] <br>
[-mfix-rm7000] [-mno-fix-rm7000] <br>
[-mfix-vr4120] [-mno-fix-vr4120] <br>
[-mfix-vr4130] [-mno-fix-vr4130] <br>
[-mdebug] [-no-mdebug] <br>
[-mpdr] [-mno-pdr]</p>

<p style="margin-top: 1em">Target MMIX options: <br>
[--fixed-special-register-names] [--globalize-symbols] <br>
[--gnu-syntax] [--relax] [--no-predefined-symbols] <br>
[--no-expand] [--no-merge-gregs] [-x] <br>
[--linker-allocated-gregs]</p>

<p style="margin-top: 1em">Target Nios II options: <br>
[-relax-all] [-relax-section] [-no-relax] <br>
[-EB] [-EL]</p>

<p style="margin-top: 1em">Target NDS32 options: <br>
[-EL] [-EB] [-O] [-Os] [-mcpu=cpu] <br>
[-misa=isa] [-mabi=abi] [-mall-ext] <br>
[-m[no-]16-bit] [-m[no-]perf-ext] [-m[no-]perf2-ext] <br>
[-m[no-]string-ext] [-m[no-]dsp-ext] [-m[no-]mac]
[-m[no-]div] <br>
[-m[no-]audio-isa-ext] [-m[no-]fpu-sp-ext]
[-m[no-]fpu-dp-ext] <br>
[-m[no-]fpu-fma] [-mfpu-freg=FREG] [-mreduced-regs] <br>
[-mfull-regs] [-m[no-]dx-regs] [-mpic] [-mno-relax] <br>
[-mb2bb]</p>

<p style="margin-top: 1em">Target PDP11 options: <br>
[-mpic|-mno-pic] [-mall] [-mno-extensions] <br>
[-mextension|-mno-extension] <br>
[-mcpu] [-mmachine]</p>

<p style="margin-top: 1em">Target picoJava options: <br>
[-mb|-me]</p>

<p style="margin-top: 1em">Target PowerPC options: <br>
[-a32|-a64] <br>

[-mpwrx|-mpwr2|-mpwr|-m601|-mppc|-mppc32|-m603|-m604|-m403|-m405|
<br>

-m440|-m464|-m476|-m7400|-m7410|-m7450|-m7455|-m750cl|-mppc64|
<br>

-m620|-me500|-e500x2|-me500mc|-me500mc64|-me5500|-me6500|-mppc64bridge|
<br>

-mbooke|-mpower4|-mpwr4|-mpower5|-mpwr5|-mpwr5x|-mpower6|-mpwr6|
<br>
-mpower7|-mpwr7|-mpower8|-mpwr8|-mpower9|-mpwr9-ma2| <br>
-mcell|-mspe|-mtitan|-me300|-mcom] <br>
[-many] [-maltivec|-mvsx|-mhtm|-mvle] <br>
[-mregnames|-mno-regnames] <br>
[-mrelocatable|-mrelocatable-lib|-K PIC] [-memb] <br>
[-mlittle|-mlittle-endian|-le|-mbig|-mbig-endian|-be] <br>
[-msolaris|-mno-solaris] <br>
[-nops=count]</p>

<p style="margin-top: 1em">Target RL78 options: <br>
[-mg10] <br>
[-m32bit-doubles|-m64bit-doubles]</p>

<p style="margin-top: 1em">Target RX options: <br>
[-mlittle-endian|-mbig-endian] <br>
[-m32bit-doubles|-m64bit-doubles] <br>
[-muse-conventional-section-names] <br>
[-msmall-data-limit] <br>
[-mpid] <br>
[-mrelax] <br>
[-mint-register=number] <br>
[-mgcc-abi|-mrx-abi]</p>

<p style="margin-top: 1em">Target s390 options: <br>
[-m31|-m64] [-mesa|-mzarch] [-march=CPU] <br>
[-mregnames|-mno-regnames] <br>
[-mwarn-areg-zero]</p>

<p style="margin-top: 1em">Target SCORE options: <br>
[-EB][-EL][-FIXDD][-NWARN] <br>
[-SCORE5][-SCORE5U][-SCORE7][-SCORE3] <br>
[-march=score7][-march=score3] <br>
[-USE_R1][-KPIC][-O0][-G num][-V]</p>

<p style="margin-top: 1em">Target SPARC options: <br>
[-Av6|-Av7|-Av8|-Asparclet|-Asparclite <br>
-Av8plus|-Av8plusa|-Av9|-Av9a] <br>
[-xarch=v8plus|-xarch=v8plusa] [-bump] <br>
[-32|-64]</p>

<p style="margin-top: 1em">Target TIC54X options: <br>
[-mcpu=54[123589]|-mcpu=54[56]lp] [-mfar-mode|-mf] <br>
[-merrors-to-file &lt;filename&gt;|-me &lt;filename&gt;]</p>

<p style="margin-top: 1em">Target TIC6X options: <br>
[-march=arch] [-mbig-endian|-mlittle-endian] <br>
[-mdsbt|-mno-dsbt] [-mpid=no|-mpid=near|-mpid=far] <br>
[-mpic|-mno-pic]</p>

<p style="margin-top: 1em">Target TILE-Gx options: <br>
[-m32|-m64][-EB][-EL]</p>

<p style="margin-top: 1em">Target Xtensa options: <br>
[--[no-]text-section-literals] [--[no-]absolute-literals]
<br>
[--[no-]target-align] [--[no-]longcalls] <br>
[--[no-]transform] <br>
[--rename-section oldname=newname] <br>
[--[no-]trampolines]</p>

<p style="margin-top: 1em">Target Z80 options: <br>
[-z80] [-r800] <br>
[ -ignore-undocumented-instructions] [-Wnud] <br>
[ -ignore-unportable-instructions] [-Wnup] <br>
[ -warn-undocumented-instructions] [-Wud] <br>
[ -warn-unportable-instructions] [-Wup] <br>
[ -forbid-undocumented-instructions] [-Fud] <br>
[ -forbid-unportable-instructions] [-Fup]</p>

<p style="margin-top: 1em">DESCRIPTION <br>
GNU as is really a family of assemblers. If you use (or have
used) the GNU assembler on one architecture, you should find
a fairly similar environment when you use it on another <br>
architecture. Each version has much in common with the
others, including object file formats, most assembler
directives (often called pseudo-ops) and assembler
syntax.</p>

<p style="margin-top: 1em">as is primarily intended to
assemble the output of the GNU C compiler &quot;gcc&quot;
for use by the linker &quot;ld&quot;. Nevertheless,
we&rsquo;ve tried to make as assemble correctly everything
that <br>
other assemblers for the same machine would assemble. Any
exceptions are documented explicitly. This doesn&rsquo;t
mean as always uses the same syntax as another assembler for
the <br>
same architecture; for example, we know of several
incompatible versions of 680x0 assembly language syntax.</p>

<p style="margin-top: 1em">Each time you run as it
assembles exactly one source program. The source program is
made up of one or more files. (The standard input is also a
file.)</p>

<p style="margin-top: 1em">You give as a command line that
has zero or more input file names. The input files are read
(from left file name to right). A command line argument (in
any position) that has <br>
no special meaning is taken to be an input file name.</p>

<p style="margin-top: 1em">If you give as no file names it
attempts to read one input file from the as standard input,
which is normally your terminal. You may have to type ctl-D
to tell as there is no <br>
more program to assemble.</p>

<p style="margin-top: 1em">Use -- if you need to explicitly
name the standard input file in your command line.</p>

<p style="margin-top: 1em">If the source is empty, as
produces a small, empty object file.</p>

<p style="margin-top: 1em">as may write warnings and error
messages to the standard error file (usually your terminal).
This should not happen when a compiler runs as
automatically. Warnings report an <br>
assumption made so that as could keep assembling a flawed
program; errors report a grave problem that stops the
assembly.</p>

<p style="margin-top: 1em">If you are invoking as via the
GNU C compiler, you can use the -Wa option to pass arguments
through to the assembler. The assembler arguments must be
separated from each other <br>
(and the -Wa) by commas. For example:</p>

<p style="margin-top: 1em">gcc -c -g -O -Wa,-alh,-L
file.c</p>

<p style="margin-top: 1em">This passes two options to the
assembler: -alh (emit a listing to standard output with
high-level and assembly source) and -L (retain local symbols
in the symbol table).</p>

<p style="margin-top: 1em">Usually you do not need to use
this -Wa mechanism, since many compiler command-line options
are automatically passed to the assembler by the compiler.
(You can call the GNU <br>
compiler driver with the -v option to see precisely what
options it passes to each compilation pass, including the
assembler.)</p>

<p style="margin-top: 1em">OPTIONS <br>
@file <br>
Read command-line options from file. The options read are
inserted in place of the original @file option. If file does
not exist, or cannot be read, then the option will be <br>
treated literally, and not removed.</p>

<p style="margin-top: 1em">Options in file are separated by
whitespace. A whitespace character may be included in an
option by surrounding the entire option in either single or
double quotes. Any <br>
character (including a backslash) may be included by
prefixing the character to be included with a backslash. The
file may itself contain additional @file options; any such
<br>
options will be processed recursively.</p>

<p style="margin-top: 1em">-a[cdghlmns] <br>
Turn on listings, in any of a variety of ways:</p>

<p style="margin-top: 1em">-ac omit false conditionals</p>

<p style="margin-top: 1em">-ad omit debugging
directives</p>

<p style="margin-top: 1em">-ag include general information,
like as version and options passed</p>

<p style="margin-top: 1em">-ah include high-level
source</p>

<p style="margin-top: 1em">-al include assembly</p>

<p style="margin-top: 1em">-am include macro expansions</p>

<p style="margin-top: 1em">-an omit forms processing</p>

<p style="margin-top: 1em">-as include symbols</p>

<p style="margin-top: 1em">=file <br>
set the name of the listing file</p>

<p style="margin-top: 1em">You may combine these options;
for example, use -aln for assembly listing without forms
processing. The =file option, if used, must be the last one.
By itself, -a defaults <br>
to -ahls.</p>

<p style="margin-top: 1em">--alternate <br>
Begin in alternate macro mode.</p>

<p style="margin-top: 1em">--compress-debug-sections <br>
Compress DWARF debug sections using zlib. The debug sections
are renamed to begin with .zdebug, and the resulting object
file may not be compatible with older linkers and <br>
object file utilities.</p>

<p style="margin-top: 1em">--nocompress-debug-sections <br>
Do not compress DWARF debug sections. This is the
default.</p>

<p style="margin-top: 1em">-D Ignored. This option is
accepted for script compatibility with calls to other
assemblers.</p>

<p style="margin-top: 1em">--debug-prefix-map old=new <br>
When assembling files in directory old, record debugging
information describing them as in new instead.</p>

<p style="margin-top: 1em">--defsym sym=value <br>
Define the symbol sym to be value before assembling the
input file. value must be an integer constant. As in C, a
leading 0x indicates a hexadecimal value, and a leading 0
<br>
indicates an octal value. The value of the symbol can be
overridden inside a source file via the use of a
&quot;.set&quot; pseudo-op.</p>

<p style="margin-top: 1em">-f &quot;fast&quot;---skip
whitespace and comment preprocessing (assume source is
compiler output).</p>

<p style="margin-top: 1em">-g <br>
--gen-debug <br>
Generate debugging information for each assembler source
line using whichever debug format is preferred by the
target. This currently means either STABS, ECOFF or
DWARF2.</p>

<p style="margin-top: 1em">--gstabs <br>
Generate stabs debugging information for each assembler
line. This may help debugging assembler code, if the
debugger can handle it.</p>

<p style="margin-top: 1em">--gstabs+ <br>
Generate stabs debugging information for each assembler
line, with GNU extensions that probably only gdb can handle,
and that could make other debuggers crash or refuse to <br>
read your program. This may help debugging assembler code.
Currently the only GNU extension is the location of the
current working directory at assembling time.</p>

<p style="margin-top: 1em">--gdwarf-2 <br>
Generate DWARF2 debugging information for each assembler
line. This may help debugging assembler code, if the
debugger can handle it. Note---this option is only supported
<br>
by some targets, not all of them.</p>

<p style="margin-top: 1em">--gdwarf-sections <br>
Instead of creating a .debug_line section, create a series
of .debug_line.foo sections where foo is the name of the
corresponding code section. For example a code section <br>
called .text.func will have its dwarf line number
information placed into a section called
.debug_line.text.func. If the code section is just called
.text then debug line <br>
section will still be called just .debug_line without any
suffix.</p>

<p style="margin-top: 1em">--size-check=error <br>
--size-check=warning <br>
Issue an error or warning for invalid ELF .size
directive.</p>

<p style="margin-top: 1em">--help <br>
Print a summary of the command line options and exit.</p>

<p style="margin-top: 1em">--target-help <br>
Print a summary of all target specific options and exit.</p>

<p style="margin-top: 1em">-I dir <br>
Add directory dir to the search list for
&quot;.include&quot; directives.</p>

<p style="margin-top: 1em">-J Don&rsquo;t warn about signed
overflow.</p>

<p style="margin-top: 1em">-K Issue warnings when
difference tables altered for long displacements.</p>

<p style="margin-top: 1em">-L <br>
--keep-locals <br>
Keep (in the symbol table) local symbols. These symbols
start with system-specific local label prefixes, typically
.L for ELF systems or L for traditional a.out systems.</p>

<p style="margin-top: 1em">--listing-lhs-width=number <br>
Set the maximum width, in words, of the output data column
for an assembler listing to number.</p>

<p style="margin-top: 1em">--listing-lhs-width2=number <br>
Set the maximum width, in words, of the output data column
for continuation lines in an assembler listing to
number.</p>

<p style="margin-top: 1em">--listing-rhs-width=number <br>
Set the maximum width of an input source line, as displayed
in a listing, to number bytes.</p>

<p style="margin-top: 1em">--listing-cont-lines=number <br>
Set the maximum number of lines printed in a listing for a
single line of input to number + 1.</p>

<p style="margin-top: 1em">-o objfile <br>
Name the object-file output from as objfile.</p>

<p style="margin-top: 1em">-R Fold the data section into
the text section.</p>

<p style="margin-top: 1em">Set the default size of
GAS&rsquo;s hash tables to a prime number close to number.
Increasing this value can reduce the length of time it takes
the assembler to perform its tasks, <br>
at the expense of increasing the assembler&rsquo;s memory
requirements. Similarly reducing this value can reduce the
memory requirements at the expense of speed.</p>

<p style="margin-top: 1em">--reduce-memory-overheads <br>
This option reduces GAS&rsquo;s memory requirements, at the
expense of making the assembly processes slower. Currently
this switch is a synonym for --hash-size=4051, but in the
<br>
future it may have other effects as well.</p>

<p style="margin-top: 1em">--statistics <br>
Print the maximum space (in bytes) and total time (in
seconds) used by assembly.</p>

<p style="margin-top: 1em">--strip-local-absolute <br>
Remove local absolute symbols from the outgoing symbol
table.</p>

<p style="margin-top: 1em">-v <br>
-version <br>
Print the as version.</p>

<p style="margin-top: 1em">--version <br>
Print the as version and exit.</p>

<p style="margin-top: 1em">-W <br>
--no-warn <br>
Suppress warning messages.</p>

<p style="margin-top: 1em">--fatal-warnings <br>
Treat warnings as errors.</p>

<p style="margin-top: 1em">--warn <br>
Don&rsquo;t suppress warning messages or treat them as
errors.</p>

<p style="margin-top: 1em">-w Ignored.</p>

<p style="margin-top: 1em">-x Ignored.</p>

<p style="margin-top: 1em">-Z Generate an object file even
after errors.</p>

<p style="margin-top: 1em">-- | files ... <br>
Standard input, or source files to assemble.</p>

<p style="margin-top: 1em">The following options are
available when as is configured for the 64-bit mode of the
ARM Architecture (AArch64).</p>

<p style="margin-top: 1em">-EB This option specifies that
the output generated by the assembler should be marked as
being encoded for a big-endian processor.</p>

<p style="margin-top: 1em">-EL This option specifies that
the output generated by the assembler should be marked as
being encoded for a little-endian processor.</p>

<p style="margin-top: 1em">-mabi=abi <br>
Specify which ABI the source code uses. The recognized
arguments are: &quot;ilp32&quot; and &quot;lp64&quot;, which
decides the generated object file in ELF32 and ELF64 format
respectively. <br>
The default is &quot;lp64&quot;.</p>

<p style="margin-top: 1em">-mcpu=processor[+extension...]
<br>
This option specifies the target processor. The assembler
will issue an error message if an attempt is made to
assemble an instruction which will not execute on the target
<br>
processor. The following processor names are recognized:
&quot;cortex-a35&quot;, &quot;cortex-a53&quot;,
&quot;cortex-a57&quot;, &quot;cortex-a72&quot;,
&quot;cortex-a73&quot;, &quot;exynos-m1&quot;,
&quot;xgene1&quot; and &quot;xgene2&quot;. The <br>
special name &quot;all&quot; may be used to allow the
assembler to accept instructions valid for any supported
processor, including all optional extensions.</p>

<p style="margin-top: 1em">In addition to the basic
instruction set, the assembler can be told to accept, or
restrict, various extension mnemonics that extend the
processor.</p>

<p style="margin-top: 1em">If some implementations of a
particular processor can have an extension, then then those
extensions are automatically enabled. Consequently, you will
not normally have to <br>
specify any additional extensions.</p>


<p style="margin-top: 1em">-march=architecture[+extension...]
<br>
This option specifies the target architecture. The assembler
will issue an error message if an attempt is made to
assemble an instruction which will not execute on the <br>
target architecture. The only value for architecture is
&quot;armv8-a&quot;.</p>

<p style="margin-top: 1em">If both -mcpu and -march are
specified, the assembler will use the setting for -mcpu. If
neither are specified, the assembler will default to
-mcpu=all.</p>

<p style="margin-top: 1em">The architecture option can be
extended with the same instruction set extension options as
the -mcpu option. Unlike -mcpu, extensions are not always
enabled by default,</p>

<p style="margin-top: 1em">-mverbose-error <br>
This option enables verbose error messages for AArch64 gas.
This option is enabled by default.</p>

<p style="margin-top: 1em">-mno-verbose-error <br>
This option disables verbose error messages in AArch64
gas.</p>

<p style="margin-top: 1em">The following options are
available when as is configured for an Alpha processor.</p>

<p style="margin-top: 1em">-mcpu <br>
This option specifies the target processor. If an attempt is
made to assemble an instruction which will not execute on
the target processor, the assembler may either expand <br>
the instruction as a macro or issue an error message. This
option is equivalent to the &quot;.arch&quot; directive.</p>

<p style="margin-top: 1em">The following processor names
are recognized: 21064, &quot;21064a&quot;, 21066, 21068,
21164, &quot;21164a&quot;, &quot;21164pc&quot;, 21264,
&quot;21264a&quot;, &quot;21264b&quot;, &quot;ev4&quot;,
&quot;ev5&quot;, &quot;lca45&quot;, &quot;ev5&quot;,
&quot;ev56&quot;, <br>
&quot;pca56&quot;, &quot;ev6&quot;, &quot;ev67&quot;,
&quot;ev68&quot;. The special name &quot;all&quot; may be
used to allow the assembler to accept instructions valid for
any Alpha processor.</p>

<p style="margin-top: 1em">In order to support existing
practice in OSF/1 with respect to &quot;.arch&quot;, and
existing practice within MILO (the Linux ARC bootloader),
the numbered processor names (e.g. <br>
21064) enable the processor-specific PALcode instructions,
while the &quot;electro-vlasic&quot; names (e.g.
&quot;ev4&quot;) do not.</p>

<p style="margin-top: 1em">-mdebug <br>
-no-mdebug <br>
Enables or disables the generation of &quot;.mdebug&quot;
encapsulation for stabs directives and procedure
descriptors. The default is to automatically enable
&quot;.mdebug&quot; when the first <br>
stabs directive is seen.</p>

<p style="margin-top: 1em">-relax <br>
This option forces all relocations to be put into the object
file, instead of saving space and resolving some relocations
at assembly time. Note that this option does not <br>
propagate all symbol arithmetic into the object file,
because not all symbol arithmetic can be represented.
However, the option can still be useful in specific
applications.</p>

<p style="margin-top: 1em">-replace <br>
-noreplace <br>
Enables or disables the optimization of procedure calls,
both at assemblage and at link time. These options are only
available for VMS targets and &quot;-replace&quot; is the
default. <br>
See section 1.4.1 of the OpenVMS Linker Utility Manual.</p>

<p style="margin-top: 1em">-g This option is used when the
compiler generates debug information. When gcc is using
mips-tfile to generate debug information for ECOFF, local
labels must be passed through <br>
to the object file. Otherwise this option has no effect.</p>

<p style="margin-top: 1em">-Gsize <br>
A local common symbol larger than size is placed in
&quot;.bss&quot;, while smaller symbols are placed in
&quot;.sbss&quot;.</p>

<p style="margin-top: 1em">-F <br>
-32addr <br>
These options are ignored for backward compatibility.</p>

<p style="margin-top: 1em">The following options are
available when as is configured for an ARC processor.</p>

<p style="margin-top: 1em">-marc[5|6|7|8] <br>
This option selects the core processor variant.</p>

<p style="margin-top: 1em">-EB | -EL <br>
Select either big-endian (-EB) or little-endian (-EL)
output.</p>

<p style="margin-top: 1em">The following options are
available when as is configured for the ARM processor
family.</p>

<p style="margin-top: 1em">-mcpu=processor[+extension...]
<br>
Specify which ARM processor variant is the target.</p>


<p style="margin-top: 1em">-march=architecture[+extension...]
<br>
Specify which ARM architecture variant is used by the
target.</p>

<p style="margin-top: 1em">-mfpu=floating-point-format <br>
Select which Floating Point architecture is the target.</p>

<p style="margin-top: 1em">-mfloat-abi=abi <br>
Select which floating point ABI is in use.</p>

<p style="margin-top: 1em">-mthumb <br>
Enable Thumb only instruction decoding.</p>

<p style="margin-top: 1em">-mapcs-32 | -mapcs-26 |
-mapcs-float | -mapcs-reentrant <br>
Select which procedure calling convention is in use.</p>

<p style="margin-top: 1em">-EB | -EL <br>
Select either big-endian (-EB) or little-endian (-EL)
output.</p>

<p style="margin-top: 1em">-mthumb-interwork <br>
Specify that the code has been generated with interworking
between Thumb and ARM code in mind.</p>

<p style="margin-top: 1em">-mccs <br>
Turns on CodeComposer Studio assembly syntax compatibility
mode.</p>

<p style="margin-top: 1em">-k Specify that PIC code has
been generated.</p>

<p style="margin-top: 1em">The following options are
available when as is configured for the Blackfin processor
family.</p>

<p style="margin-top: 1em">-mcpu=processor[-sirevision]
<br>
This option specifies the target processor. The optional
sirevision is not used in assembler. It&rsquo;s here such
that GCC can easily pass down its &quot;-mcpu=&quot; option.
The <br>
assembler will issue an error message if an attempt is made
to assemble an instruction which will not execute on the
target processor. The following processor names are <br>
recognized: &quot;bf504&quot;, &quot;bf506&quot;,
&quot;bf512&quot;, &quot;bf514&quot;, &quot;bf516&quot;,
&quot;bf518&quot;, &quot;bf522&quot;, &quot;bf523&quot;,
&quot;bf524&quot;, &quot;bf525&quot;, &quot;bf526&quot;,
&quot;bf527&quot;, &quot;bf531&quot;, &quot;bf532&quot;,
&quot;bf533&quot;, &quot;bf534&quot;, &quot;bf535&quot; (not
<br>
implemented yet), &quot;bf536&quot;, &quot;bf537&quot;,
&quot;bf538&quot;, &quot;bf539&quot;, &quot;bf542&quot;,
&quot;bf542m&quot;, &quot;bf544&quot;, &quot;bf544m&quot;,
&quot;bf547&quot;, &quot;bf547m&quot;, &quot;bf548&quot;,
&quot;bf548m&quot;, &quot;bf549&quot;, &quot;bf549m&quot;,
&quot;bf561&quot;, and &quot;bf592&quot;.</p>

<p style="margin-top: 1em">-mfdpic <br>
Assemble for the FDPIC ABI.</p>

<p style="margin-top: 1em">-mno-fdpic <br>
-mnopic <br>
Disable -mfdpic.</p>

<p style="margin-top: 1em">See the info pages for
documentation of the CRIS-specific options.</p>

<p style="margin-top: 1em">The following options are
available when as is configured for a D10V processor.</p>

<p style="margin-top: 1em">-O Optimize output by
parallelizing instructions.</p>

<p style="margin-top: 1em">The following options are
available when as is configured for a D30V processor.</p>

<p style="margin-top: 1em">-O Optimize output by
parallelizing instructions.</p>

<p style="margin-top: 1em">-n Warn when nops are
generated.</p>

<p style="margin-top: 1em">-N Warn when a nop after a
32-bit multiply instruction is generated.</p>

<p style="margin-top: 1em">The following options are
available when as is configured for an Epiphany
processor.</p>

<p style="margin-top: 1em">-mepiphany <br>
Specifies that the both 32 and 16 bit instructions are
allowed. This is the default behavior.</p>

<p style="margin-top: 1em">-mepiphany16 <br>
Restricts the permitted instructions to just the 16 bit
set.</p>

<p style="margin-top: 1em">The following options are
available when as is configured for an H8/300 processor.
@chapter H8/300 Dependent Features</p>

<p style="margin-top: 1em">Options <br>
The Renesas H8/300 version of &quot;as&quot; has one
machine-dependent option:</p>

<p style="margin-top: 1em">-h-tick-hex <br>
Support H&rsquo;00 style hex constants in addition to 0x00
style.</p>

<p style="margin-top: 1em">The following options are
available when as is configured for an i386 processor.</p>

<p style="margin-top: 1em">--32 | --x32 | --64 <br>
Select the word size, either 32 bits or 64 bits. --32
implies Intel i386 architecture, while --x32 and --64 imply
AMD x86-64 architecture with 32-bit or 64-bit word-size <br>
respectively.</p>

<p style="margin-top: 1em">These options are only available
with the ELF object file format, and require that the
necessary BFD support has been included (on a 32-bit
platform you have to add <br>
--enable-64-bit-bfd to configure enable 64-bit usage and use
x86-64 as target platform).</p>

<p style="margin-top: 1em">-n By default, x86 GAS replaces
multiple nop instructions used for alignment within code
sections with multi-byte nop instructions such as leal
0(%esi,1),%esi. This switch <br>
disables the optimization.</p>

<p style="margin-top: 1em">--divide <br>
On SVR4-derived platforms, the character / is treated as a
comment character, which means that it cannot be used in
expressions. The --divide option turns / into a normal <br>
character. This does not disable / at the beginning of a
line starting a comment, or affect using # for starting a
comment.</p>

<p style="margin-top: 1em">-march=CPU[+EXTENSION...] <br>
This option specifies the target processor. The assembler
will issue an error message if an attempt is made to
assemble an instruction which will not execute on the target
<br>
processor. The following processor names are recognized:
&quot;i8086&quot;, &quot;i186&quot;, &quot;i286&quot;,
&quot;i386&quot;, &quot;i486&quot;, &quot;i586&quot;,
&quot;i686&quot;, &quot;pentium&quot;,
&quot;pentiumpro&quot;, &quot;pentiumii&quot;,
&quot;pentiumiii&quot;, <br>
&quot;pentium4&quot;, &quot;prescott&quot;,
&quot;nocona&quot;, &quot;core&quot;, &quot;core2&quot;,
&quot;corei7&quot;, &quot;l1om&quot;, &quot;k1om&quot;,
&quot;k6&quot;, &quot;k6_2&quot;, &quot;athlon&quot;,
&quot;opteron&quot;, &quot;k8&quot;, &quot;amdfam10&quot;,
&quot;bdver1&quot;, &quot;bdver2&quot;, &quot;bdver3&quot;,
&quot;bdver4&quot;, <br>
&quot;znver1&quot;, &quot;btver1&quot;, &quot;btver2&quot;,
&quot;generic32&quot; and &quot;generic64&quot;.</p>

<p style="margin-top: 1em">In addition to the basic
instruction set, the assembler can be told to accept various
extension mnemonics. For example,
&quot;-march=i686+sse4+vmx&quot; extends i686 with sse4 and
<br>
vmx. The following extensions are currently supported: 8087,
287, 387, &quot;no87&quot;, &quot;mmx&quot;,
&quot;nommx&quot;, &quot;sse&quot;, &quot;sse2&quot;,
&quot;sse3&quot;, &quot;ssse3&quot;, &quot;sse4.1&quot;,
&quot;sse4.2&quot;, &quot;sse4&quot;, &quot;nosse&quot;,
&quot;avx&quot;, <br>
&quot;avx2&quot;, &quot;adx&quot;, &quot;rdseed&quot;,
&quot;prfchw&quot;, &quot;smap&quot;, &quot;mpx&quot;,
&quot;sha&quot;, &quot;prefetchwt1&quot;,
&quot;clflushopt&quot;, &quot;se1&quot;, &quot;clwb&quot;,
&quot;pcommit&quot;, &quot;avx512f&quot;,
&quot;avx512cd&quot;, &quot;avx512er&quot;,
&quot;avx512pf&quot;, &quot;avx512vl&quot;, <br>
&quot;avx512bw&quot;, &quot;avx512dq&quot;,
&quot;avx512ifma&quot;, &quot;avx512vbmi&quot;,
&quot;noavx&quot;, &quot;vmx&quot;, &quot;vmfunc&quot;,
&quot;smx&quot;, &quot;xsave&quot;, &quot;xsaveopt&quot;,
&quot;xsavec&quot;, &quot;xsaves&quot;, &quot;aes&quot;,
&quot;pclmul&quot;, &quot;fsgsbase&quot;, &quot;rdrnd&quot;,
&quot;f16c&quot;, <br>
&quot;bmi2&quot;, &quot;fma&quot;, &quot;movbe&quot;,
&quot;ept&quot;, &quot;lzcnt&quot;, &quot;hle&quot;,
&quot;rtm&quot;, &quot;invpcid&quot;, &quot;clflush&quot;,
&quot;mwaitx&quot;, &quot;clzero&quot;, &quot;lwp&quot;,
&quot;fma4&quot;, &quot;xop&quot;, &quot;cx16&quot;,
&quot;syscall&quot;, &quot;rdtscp&quot;, &quot;3dnow&quot;,
&quot;3dnowa&quot;, &quot;sse4a&quot;, <br>
&quot;sse5&quot;, &quot;svme&quot;, &quot;abm&quot; and
&quot;padlock&quot;. Note that rather than extending a basic
instruction set, the extension mnemonics starting with
&quot;no&quot; revoke the respective functionality.</p>

<p style="margin-top: 1em">When the &quot;.arch&quot;
directive is used with -march, the &quot;.arch&quot;
directive will take precedent.</p>

<p style="margin-top: 1em">-mtune=CPU <br>
This option specifies a processor to optimize for. When used
in conjunction with the -march option, only instructions of
the processor specified by the -march option will be <br>
generated.</p>

<p style="margin-top: 1em">Valid CPU values are identical
to the processor list of -march=CPU.</p>

<p style="margin-top: 1em">-msse2avx <br>
This option specifies that the assembler should encode SSE
instructions with VEX prefix.</p>

<p style="margin-top: 1em">-msse-check=none <br>
-msse-check=warning <br>
-msse-check=error <br>
These options control if the assembler should check SSE
instructions. -msse-check=none will make the assembler not
to check SSE instructions, which is the default. <br>
-msse-check=warning will make the assembler issue a warning
for any SSE instruction. -msse-check=error will make the
assembler issue an error for any SSE instruction.</p>

<p style="margin-top: 1em">-mavxscalar=128 <br>
-mavxscalar=256 <br>
These options control how the assembler should encode scalar
AVX instructions. -mavxscalar=128 will encode scalar AVX
instructions with 128bit vector length, which is the <br>
default. -mavxscalar=256 will encode scalar AVX instructions
with 256bit vector length.</p>

<p style="margin-top: 1em">-mevexlig=128 <br>
-mevexlig=256 <br>
-mevexlig=512 <br>
These options control how the assembler should encode
length-ignored (LIG) EVEX instructions. -mevexlig=128 will
encode LIG EVEX instructions with 128bit vector length, <br>
which is the default. -mevexlig=256 and -mevexlig=512 will
encode LIG EVEX instructions with 256bit and 512bit vector
length, respectively.</p>

<p style="margin-top: 1em">-mevexwig=0 <br>
-mevexwig=1 <br>
These options control how the assembler should encode
w-ignored (WIG) EVEX instructions. -mevexwig=0 will encode
WIG EVEX instructions with evex.w = 0, which is the default.
<br>
-mevexwig=1 will encode WIG EVEX instructions with evex.w =
1.</p>

<p style="margin-top: 1em">-mmnemonic=att <br>
-mmnemonic=intel <br>
This option specifies instruction mnemonic for matching
instructions. The &quot;.att_mnemonic&quot; and
&quot;.intel_mnemonic&quot; directives will take
precedent.</p>

<p style="margin-top: 1em">-msyntax=att <br>
-msyntax=intel <br>
This option specifies instruction syntax when processing
instructions. The &quot;.att_syntax&quot; and
&quot;.intel_syntax&quot; directives will take
precedent.</p>

<p style="margin-top: 1em">-mnaked-reg <br>
This opetion specifies that registers don&rsquo;t require a
% prefix. The &quot;.att_syntax&quot; and
&quot;.intel_syntax&quot; directives will take
precedent.</p>

<p style="margin-top: 1em">-madd-bnd-prefix <br>
This option forces the assembler to add BND prefix to all
branches, even if such prefix was not explicitly specified
in the source code.</p>

<p style="margin-top: 1em">-mbig-obj <br>
On x86-64 PE/COFF target this option forces the use of big
object file format, which allows more than 32768
sections.</p>

<p style="margin-top: 1em">-momit-lock-prefix=no <br>
-momit-lock-prefix=yes <br>
These options control how the assembler should encode lock
prefix. This option is intended as a workaround for
processors, that fail on lock prefix. This option can only
be <br>
safely used with single-core, single-thread computers
-momit-lock-prefix=yes will omit all lock prefixes.
-momit-lock-prefix=no will encode lock prefix as usual,
which is <br>
the default.</p>

<p style="margin-top: 1em">-mevexrcig=rne <br>
-mevexrcig=rd <br>
-mevexrcig=ru <br>
-mevexrcig=rz <br>
These options control how the assembler should encode
SAE-only EVEX instructions. -mevexrcig=rne will encode RC
bits of EVEX instruction with 00, which is the default. <br>
-mevexrcig=rd, -mevexrcig=ru and -mevexrcig=rz will encode
SAE-only EVEX instructions with 01, 10 and 11 RC bits,
respectively.</p>

<p style="margin-top: 1em">The following options are
available when as is configured for the Intel 80960
processor.</p>

<p style="margin-top: 1em">-ACA | -ACA_A | -ACB | -ACC |
-AKA | -AKB | -AKC | -AMC <br>
Specify which variant of the 960 architecture is the
target.</p>

<p style="margin-top: 1em">-b Add code to collect
statistics about branches taken.</p>

<p style="margin-top: 1em">-no-relax <br>
Do not alter compare-and-branch instructions for long
displacements; error if necessary.</p>

<p style="margin-top: 1em">The following options are
available when as is configured for the Ubicom IP2K
series.</p>

<p style="margin-top: 1em">-mip2022ext <br>
Specifies that the extended IP2022 instructions are
allowed.</p>

<p style="margin-top: 1em">-mip2022 <br>
Restores the default behaviour, which restricts the
permitted instructions to just the basic IP2022 ones.</p>

<p style="margin-top: 1em">The following options are
available when as is configured for the Renesas M32C and
M16C processors.</p>

<p style="margin-top: 1em">-m32c <br>
Assemble M32C instructions.</p>

<p style="margin-top: 1em">-m16c <br>
Assemble M16C instructions (the default).</p>

<p style="margin-top: 1em">-relax <br>
Enable support for link-time relaxations.</p>

<p style="margin-top: 1em">-h-tick-hex <br>
Support H&rsquo;00 style hex constants in addition to 0x00
style.</p>

<p style="margin-top: 1em">The following options are
available when as is configured for the Renesas M32R
(formerly Mitsubishi M32R) series.</p>

<p style="margin-top: 1em">--m32rx <br>
Specify which processor in the M32R family is the target.
The default is normally the M32R, but this option changes it
to the M32RX.</p>


<p style="margin-top: 1em">--warn-explicit-parallel-conflicts
or --Wp <br>
Produce warning messages when questionable parallel
constructs are encountered.</p>


<p style="margin-top: 1em">--no-warn-explicit-parallel-conflicts
or --Wnp <br>
Do not produce warning messages when questionable parallel
constructs are encountered.</p>

<p style="margin-top: 1em">The following options are
available when as is configured for the Motorola 68000
series.</p>

<p style="margin-top: 1em">-l Shorten references to
undefined symbols, to one word instead of two.</p>

<p style="margin-top: 1em">-m68000 | -m68008 | -m68010 |
-m68020 | -m68030 <br>
| -m68040 | -m68060 | -m68302 | -m68331 | -m68332 <br>
| -m68333 | -m68340 | -mcpu32 | -m5200 <br>
Specify what processor in the 68000 family is the target.
The default is normally the 68020, but this can be changed
at configuration time.</p>

<p style="margin-top: 1em">-m68881 | -m68882 | -mno-68881 |
-mno-68882 <br>
The target machine does (or does not) have a floating-point
coprocessor. The default is to assume a coprocessor for
68020, 68030, and cpu32. Although the basic 68000 is not
<br>
compatible with the 68881, a combination of the two can be
specified, since it&rsquo;s possible to do emulation of the
coprocessor instructions with the main processor.</p>

<p style="margin-top: 1em">-m68851 | -mno-68851 <br>
The target machine does (or does not) have a
memory-management unit coprocessor. The default is to assume
an MMU for 68020 and up.</p>

<p style="margin-top: 1em">The following options are
available when as is configured for an Altera Nios II
processor.</p>

<p style="margin-top: 1em">-relax-section <br>
Replace identified out-of-range branches with PC-relative
&quot;jmp&quot; sequences when possible. The generated code
sequences are suitable for use in position-independent code,
but <br>
there is a practical limit on the extended branch range
because of the length of the sequences. This option is the
default.</p>

<p style="margin-top: 1em">-relax-all <br>
Replace branch instructions not determinable to be in range
and all call instructions with &quot;jmp&quot; and
&quot;callr&quot; sequences (respectively). This option
generates absolute <br>
relocations against the target symbols and is not
appropriate for position-independent code.</p>

<p style="margin-top: 1em">-no-relax <br>
Do not replace any branches or calls.</p>

<p style="margin-top: 1em">-EB Generate big-endian
output.</p>

<p style="margin-top: 1em">-EL Generate little-endian
output. This is the default.</p>

<p style="margin-top: 1em">The following options are
available when as is configured for a Meta processor.</p>

<p style="margin-top: 1em">&quot;-mcpu=metac11&quot; <br>
Generate code for Meta 1.1.</p>

<p style="margin-top: 1em">&quot;-mcpu=metac12&quot; <br>
Generate code for Meta 1.2.</p>

<p style="margin-top: 1em">&quot;-mcpu=metac21&quot; <br>
Generate code for Meta 2.1.</p>

<p style="margin-top: 1em">&quot;-mfpu=metac21&quot; <br>
Allow code to use FPU hardware of Meta 2.1.</p>

<p style="margin-top: 1em">See the info pages for
documentation of the MMIX-specific options.</p>

<p style="margin-top: 1em">The following options are
available when as is configured for a NDS32 processor.</p>

<p style="margin-top: 1em">&quot;-O1&quot; <br>
Optimize for performance.</p>

<p style="margin-top: 1em">&quot;-Os&quot; <br>
Optimize for space.</p>

<p style="margin-top: 1em">&quot;-EL&quot; <br>
Produce little endian data output.</p>

<p style="margin-top: 1em">&quot;-EB&quot; <br>
Produce little endian data output.</p>

<p style="margin-top: 1em">&quot;-mpic&quot; <br>
Generate PIC.</p>

<p style="margin-top: 1em">&quot;-mno-fp-as-gp-relax&quot;
<br>
Suppress fp-as-gp relaxation for this file.</p>

<p style="margin-top: 1em">&quot;-mb2bb-relax&quot; <br>
Back-to-back branch optimization.</p>

<p style="margin-top: 1em">&quot;-mno-all-relax&quot; <br>
Suppress all relaxation for this file.</p>

<p style="margin-top: 1em">&quot;-march=&lt;arch
name&gt;&quot; <br>
Assemble for architecture &lt;arch name&gt; which could be
v3, v3j, v3m, v3f, v3s, v2, v2j, v2f, v2s.</p>


<p style="margin-top: 1em">&quot;-mbaseline=&lt;baseline&gt;&quot;
<br>
Assemble for baseline &lt;baseline&gt; which could be v2,
v3, v3m.</p>

<p style="margin-top: 1em">&quot;-mfpu-freg=FREG&quot; <br>
Specify a FPU configuration.</p>

<p style="margin-top: 1em">&quot;0 8 SP / 4 DP
registers&quot; <br>
&quot;1 16 SP / 8 DP registers&quot; <br>
&quot;2 32 SP / 16 DP registers&quot; <br>
&quot;3 32 SP / 32 DP registers&quot; <br>
&quot;-mabi=abi&quot; <br>
Specify a abi version &lt;abi&gt; could be v1, v2, v2fp,
v2fpp.</p>

<p style="margin-top: 1em">&quot;-m[no-]mac&quot; <br>
Enable/Disable Multiply instructions support.</p>

<p style="margin-top: 1em">&quot;-m[no-]div&quot; <br>
Enable/Disable Divide instructions support.</p>

<p style="margin-top: 1em">&quot;-m[no-]16bit-ext&quot;
<br>
Enable/Disable 16-bit extension</p>

<p style="margin-top: 1em">&quot;-m[no-]dx-regs&quot; <br>
Enable/Disable d0/d1 registers</p>

<p style="margin-top: 1em">&quot;-m[no-]perf-ext&quot; <br>
Enable/Disable Performance extension</p>

<p style="margin-top: 1em">&quot;-m[no-]perf2-ext&quot;
<br>
Enable/Disable Performance extension 2</p>

<p style="margin-top: 1em">&quot;-m[no-]string-ext&quot;
<br>
Enable/Disable String extension</p>

<p style="margin-top: 1em">&quot;-m[no-]reduced-regs&quot;
<br>
Enable/Disable Reduced Register configuration (GPR16)
option</p>


<p style="margin-top: 1em">&quot;-m[no-]audio-isa-ext&quot;
<br>
Enable/Disable AUDIO ISA extension</p>

<p style="margin-top: 1em">&quot;-m[no-]fpu-sp-ext&quot;
<br>
Enable/Disable FPU SP extension</p>

<p style="margin-top: 1em">&quot;-m[no-]fpu-dp-ext&quot;
<br>
Enable/Disable FPU DP extension</p>

<p style="margin-top: 1em">&quot;-m[no-]fpu-fma&quot; <br>
Enable/Disable FPU fused-multiply-add instructions</p>

<p style="margin-top: 1em">&quot;-mall-ext&quot; <br>
Turn on all extensions and instructions support</p>

<p style="margin-top: 1em">The following options are
available when as is configured for a PowerPC processor.</p>

<p style="margin-top: 1em">-a32 <br>
Generate ELF32 or XCOFF32.</p>

<p style="margin-top: 1em">-a64 <br>
Generate ELF64 or XCOFF64.</p>

<p style="margin-top: 1em">-K PIC <br>
Set EF_PPC_RELOCATABLE_LIB in ELF flags.</p>

<p style="margin-top: 1em">-mpwrx | -mpwr2 <br>
Generate code for POWER/2 (RIOS2).</p>

<p style="margin-top: 1em">-mpwr <br>
Generate code for POWER (RIOS1)</p>

<p style="margin-top: 1em">-m601 <br>
Generate code for PowerPC 601.</p>

<p style="margin-top: 1em">-mppc, -mppc32, -m603, -m604
<br>
Generate code for PowerPC 603/604.</p>

<p style="margin-top: 1em">-m403, -m405 <br>
Generate code for PowerPC 403/405.</p>

<p style="margin-top: 1em">-m440 <br>
Generate code for PowerPC 440. BookE and some 405
instructions.</p>

<p style="margin-top: 1em">-m464 <br>
Generate code for PowerPC 464.</p>

<p style="margin-top: 1em">-m476 <br>
Generate code for PowerPC 476.</p>

<p style="margin-top: 1em">-m7400, -m7410, -m7450, -m7455
<br>
Generate code for PowerPC 7400/7410/7450/7455.</p>

<p style="margin-top: 1em">-m750cl <br>
Generate code for PowerPC 750CL.</p>

<p style="margin-top: 1em">-m821, -m850, -m860 <br>
Generate code for PowerPC 821/850/860.</p>

<p style="margin-top: 1em">-mppc64, -m620 <br>
Generate code for PowerPC 620/625/630.</p>

<p style="margin-top: 1em">-me500, -me500x2 <br>
Generate code for Motorola e500 core complex.</p>

<p style="margin-top: 1em">-me500mc <br>
Generate code for Freescale e500mc core complex.</p>

<p style="margin-top: 1em">-me500mc64 <br>
Generate code for Freescale e500mc64 core complex.</p>

<p style="margin-top: 1em">-me5500 <br>
Generate code for Freescale e5500 core complex.</p>

<p style="margin-top: 1em">-me6500 <br>
Generate code for Freescale e6500 core complex.</p>

<p style="margin-top: 1em">-mspe <br>
Generate code for Motorola SPE instructions.</p>

<p style="margin-top: 1em">-mtitan <br>
Generate code for AppliedMicro Titan core complex.</p>

<p style="margin-top: 1em">-mppc64bridge <br>
Generate code for PowerPC 64, including bridge insns.</p>

<p style="margin-top: 1em">-mbooke <br>
Generate code for 32-bit BookE.</p>

<p style="margin-top: 1em">-ma2 <br>
Generate code for A2 architecture.</p>

<p style="margin-top: 1em">-me300 <br>
Generate code for PowerPC e300 family.</p>

<p style="margin-top: 1em">-maltivec <br>
Generate code for processors with AltiVec instructions.</p>

<p style="margin-top: 1em">-mvle <br>
Generate code for Freescale PowerPC VLE instructions.</p>

<p style="margin-top: 1em">-mvsx <br>
Generate code for processors with Vector-Scalar (VSX)
instructions.</p>

<p style="margin-top: 1em">-mhtm <br>
Generate code for processors with Hardware Transactional
Memory instructions.</p>

<p style="margin-top: 1em">-mpower4, -mpwr4 <br>
Generate code for Power4 architecture.</p>

<p style="margin-top: 1em">-mpower5, -mpwr5, -mpwr5x <br>
Generate code for Power5 architecture.</p>

<p style="margin-top: 1em">-mpower6, -mpwr6 <br>
Generate code for Power6 architecture.</p>

<p style="margin-top: 1em">-mpower7, -mpwr7 <br>
Generate code for Power7 architecture.</p>

<p style="margin-top: 1em">-mpower8, -mpwr8 <br>
Generate code for Power8 architecture.</p>

<p style="margin-top: 1em">-mpower9, -mpwr9 <br>
Generate code for Power9 architecture.</p>

<p style="margin-top: 1em">-mcell <br>
-mcell <br>
Generate code for Cell Broadband Engine architecture.</p>

<p style="margin-top: 1em">-mcom <br>
Generate code Power/PowerPC common instructions.</p>

<p style="margin-top: 1em">-many <br>
Generate code for any architecture (PWR/PWRX/PPC).</p>

<p style="margin-top: 1em">-mregnames <br>
Allow symbolic names for registers.</p>

<p style="margin-top: 1em">-mno-regnames <br>
Do not allow symbolic names for registers.</p>

<p style="margin-top: 1em">-mrelocatable <br>
Support for GCC&rsquo;s -mrelocatable option.</p>

<p style="margin-top: 1em">-mrelocatable-lib <br>
Support for GCC&rsquo;s -mrelocatable-lib option.</p>

<p style="margin-top: 1em">-memb <br>
Set PPC_EMB bit in ELF flags.</p>

<p style="margin-top: 1em">-mlittle, -mlittle-endian, -le
<br>
Generate code for a little endian machine.</p>

<p style="margin-top: 1em">-mbig, -mbig-endian, -be <br>
Generate code for a big endian machine.</p>

<p style="margin-top: 1em">-msolaris <br>
Generate code for Solaris.</p>

<p style="margin-top: 1em">-mno-solaris <br>
Do not generate code for Solaris.</p>

<p style="margin-top: 1em">-nops=count <br>
If an alignment directive inserts more than count nops, put
a branch at the beginning to skip execution of the nops.</p>

<p style="margin-top: 1em">See the info pages for
documentation of the RX-specific options.</p>

<p style="margin-top: 1em">The following options are
available when as is configured for the s390 processor
family.</p>

<p style="margin-top: 1em">-m31 <br>
-m64 <br>
Select the word size, either 31/32 bits or 64 bits.</p>

<p style="margin-top: 1em">-mesa <br>
-mzarch <br>
Select the architecture mode, either the Enterprise System
Architecture (esa) or the z/Architecture mode (zarch).</p>

<p style="margin-top: 1em">-march=processor <br>
Specify which s390 processor variant is the target, g6, g6,
z900, z990, z9-109, z9-ec, z10, z196, zEC12, or z13.</p>

<p style="margin-top: 1em">-mregnames <br>
-mno-regnames <br>
Allow or disallow symbolic names for registers.</p>

<p style="margin-top: 1em">-mwarn-areg-zero <br>
Warn whenever the operand for a base or index register has
been specified but evaluates to zero.</p>

<p style="margin-top: 1em">The following options are
available when as is configured for a TMS320C6000
processor.</p>

<p style="margin-top: 1em">-march=arch <br>
Enable (only) instructions from architecture arch. By
default, all instructions are permitted.</p>

<p style="margin-top: 1em">The following values of arch are
accepted: &quot;c62x&quot;, &quot;c64x&quot;,
&quot;c64x+&quot;, &quot;c67x&quot;, &quot;c67x+&quot;,
&quot;c674x&quot;.</p>

<p style="margin-top: 1em">-mdsbt <br>
-mno-dsbt <br>
The -mdsbt option causes the assembler to generate the
&quot;Tag_ABI_DSBT&quot; attribute with a value of 1,
indicating that the code is using DSBT addressing. The
-mno-dsbt option, <br>
the default, causes the tag to have a value of 0, indicating
that the code does not use DSBT addressing. The linker will
emit a warning if objects of different type (DSBT <br>
and non-DSBT) are linked together.</p>

<p style="margin-top: 1em">-mpid=no <br>
-mpid=near <br>
-mpid=far <br>
The -mpid= option causes the assembler to generate the
&quot;Tag_ABI_PID&quot; attribute with a value indicating
the form of data addressing used by the code. -mpid=no, the
default, <br>
indicates position-dependent data addressing, -mpid=near
indicates position-independent addressing with GOT accesses
using near DP addressing, and -mpid=far indicates <br>
position-independent addressing with GOT accesses using far
DP addressing. The linker will emit a warning if objects
built with different settings of this option are linked <br>
together.</p>

<p style="margin-top: 1em">-mpic <br>
-mno-pic <br>
The -mpic option causes the assembler to generate the
&quot;Tag_ABI_PIC&quot; attribute with a value of 1,
indicating that the code is using position-independent code
addressing, The <br>
&quot;-mno-pic&quot; option, the default, causes the tag to
have a value of 0, indicating position-dependent code
addressing. The linker will emit a warning if objects of
different <br>
type (position-dependent and position-independent) are
linked together.</p>

<p style="margin-top: 1em">-mbig-endian <br>
-mlittle-endian <br>
Generate code for the specified endianness. The default is
little-endian.</p>

<p style="margin-top: 1em">The following options are
available when as is configured for a TILE-Gx processor.</p>

<p style="margin-top: 1em">-m32 | -m64 <br>
Select the word size, either 32 bits or 64 bits.</p>

<p style="margin-top: 1em">-EB | -EL <br>
Select the endianness, either big-endian (-EB) or
little-endian (-EL).</p>

<p style="margin-top: 1em">The following options are
available when as is configured for an Xtensa processor.</p>

<p style="margin-top: 1em">--text-section-literals |
--no-text-section-literals <br>
Control the treatment of literal pools. The default is
--no-text-section-literals, which places literals in
separate sections in the output file. This allows the
literal <br>
pool to be placed in a data RAM/ROM. With
--text-section-literals, the literals are interspersed in
the text section in order to keep them as close as possible
to their <br>
references. This may be necessary for large assembly files,
where the literals would otherwise be out of range of the
&quot;L32R&quot; instructions in the text section. These
options <br>
only affect literals referenced via PC-relative
&quot;L32R&quot; instructions; literals for absolute mode
&quot;L32R&quot; instructions are handled separately.</p>

<p style="margin-top: 1em">--absolute-literals |
--no-absolute-literals <br>
Indicate to the assembler whether &quot;L32R&quot;
instructions use absolute or PC-relative addressing. If the
processor includes the absolute addressing option, the
default is to use <br>
absolute &quot;L32R&quot; relocations. Otherwise, only the
PC-relative &quot;L32R&quot; relocations can be used.</p>

<p style="margin-top: 1em">--target-align |
--no-target-align <br>
Enable or disable automatic alignment to reduce branch
penalties at some expense in code size. This optimization is
enabled by default. Note that the assembler will <br>
always align instructions like &quot;LOOP&quot; that have
fixed alignment requirements.</p>

<p style="margin-top: 1em">--longcalls | --no-longcalls
<br>
Enable or disable transformation of call instructions to
allow calls across a greater range of addresses. This option
should be used when call targets can potentially be <br>
out of range. It may degrade both code size and performance,
but the linker can generally optimize away the unnecessary
overhead when a call ends up within range. The <br>
default is --no-longcalls.</p>

<p style="margin-top: 1em">--transform | --no-transform
<br>
Enable or disable all assembler transformations of Xtensa
instructions, including both relaxation and optimization.
The default is --transform; --no-transform should only be
<br>
used in the rare cases when the instructions must be exactly
as specified in the assembly source. Using --no-transform
causes out of range instruction operands to be errors.</p>

<p style="margin-top: 1em">--rename-section oldname=newname
<br>
Rename the oldname section to newname. This option can be
used multiple times to rename multiple sections.</p>

<p style="margin-top: 1em">--trampolines | --no-trampolines
<br>
Enable or disable transformation of jump instructions to
allow jumps across a greater range of addresses. This option
should be used when jump targets can potentially be <br>
out of range. In the absence of such jumps this option does
not affect code size or performance. The default is
--trampolines.</p>

<p style="margin-top: 1em">The following options are
available when as is configured for a Z80 family
processor.</p>

<p style="margin-top: 1em">-z80 <br>
Assemble for Z80 processor.</p>

<p style="margin-top: 1em">-r800 <br>
Assemble for R800 processor.</p>


<p style="margin-top: 1em">-ignore-undocumented-instructions
<br>
-Wnud <br>
Assemble undocumented Z80 instructions that also work on
R800 without warning.</p>

<p style="margin-top: 1em">-ignore-unportable-instructions
<br>
-Wnup <br>
Assemble all undocumented Z80 instructions without
warning.</p>

<p style="margin-top: 1em">-warn-undocumented-instructions
<br>
-Wud <br>
Issue a warning for undocumented Z80 instructions that also
work on R800.</p>

<p style="margin-top: 1em">-warn-unportable-instructions
<br>
-Wup <br>
Issue a warning for undocumented Z80 instructions that do
not work on R800.</p>


<p style="margin-top: 1em">-forbid-undocumented-instructions
<br>
-Fud <br>
Treat all undocumented instructions as errors.</p>

<p style="margin-top: 1em">-forbid-unportable-instructions
<br>
-Fup <br>
Treat undocumented Z80 instructions that do not work on R800
as errors.</p>

<p style="margin-top: 1em">SEE ALSO <br>
gcc(1), ld(1), and the Info entries for binutils and ld.</p>

<p style="margin-top: 1em">COPYRIGHT <br>
Copyright (c) 1991-2014 Free Software Foundation, Inc.</p>

<p style="margin-top: 1em">Permission is granted to copy,
distribute and/or modify this document under the terms of
the GNU Free Documentation License, Version 1.3 or any later
version published by the <br>
Free Software Foundation; with no Invariant Sections, with
no Front-Cover Texts, and with no Back-Cover Texts. A copy
of the license is included in the section entitled &quot;GNU
<br>
Free Documentation License&quot;.</p>

<p style="margin-top: 1em">binutils-2.25.1 2016-11-04
AS(1)</p>
<hr>
</body>
</html>
