{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1714703537632 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714703537633 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May  2 19:32:17 2024 " "Processing started: Thu May  2 19:32:17 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1714703537633 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714703537633 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off microprocessor -c microprocessor " "Command: quartus_map --read_settings_files=on --write_settings_files=off microprocessor -c microprocessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714703537633 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1714703538306 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1714703538306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexer.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplexer.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplexer " "Found entity 1: multiplexer" {  } { { "multiplexer.v" "" { Text "U:/CPE166/Lab 4/Part 4/multiplexer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714703544719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714703544719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexer4bits.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplexer4bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplexer4bits " "Found entity 1: multiplexer4bits" {  } { { "multiplexer4bits.v" "" { Text "U:/CPE166/Lab 4/Part 4/multiplexer4bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714703544724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714703544724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dflipflop.v 1 1 " "Found 1 design units, including 1 entities, in source file dflipflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 DFlipFlop " "Found entity 1: DFlipFlop" {  } { { "DFlipFlop.v" "" { Text "U:/CPE166/Lab 4/Part 4/DFlipFlop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714703544728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714703544728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "U:/CPE166/Lab 4/Part 4/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714703544733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714703544733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataPath " "Found entity 1: DataPath" {  } { { "DataPath.v" "" { Text "U:/CPE166/Lab 4/Part 4/DataPath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714703544738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714703544738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 fsm " "Found entity 1: fsm" {  } { { "fsm.v" "" { Text "U:/CPE166/Lab 4/Part 4/fsm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714703544753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714703544753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegdisplay.v 1 1 " "Found 1 design units, including 1 entities, in source file sevensegdisplay.v" { { "Info" "ISGN_ENTITY_NAME" "1 SevenSegDisplay " "Found entity 1: SevenSegDisplay" {  } { { "SevenSegDisplay.v" "" { Text "U:/CPE166/Lab 4/Part 4/SevenSegDisplay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714703544757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714703544757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microprocessor.v 1 1 " "Found 1 design units, including 1 entities, in source file microprocessor.v" { { "Info" "ISGN_ENTITY_NAME" "1 microprocessor " "Found entity 1: microprocessor" {  } { { "microprocessor.v" "" { Text "U:/CPE166/Lab 4/Part 4/microprocessor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714703544762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714703544762 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "oRST microprocessor.v(33) " "Verilog HDL Implicit Net warning at microprocessor.v(33): created implicit net for \"oRST\"" {  } { { "microprocessor.v" "" { Text "U:/CPE166/Lab 4/Part 4/microprocessor.v" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714703544762 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "microprocessor " "Elaborating entity \"microprocessor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1714703544855 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "oRST microprocessor.v(33) " "Verilog HDL or VHDL warning at microprocessor.v(33): object \"oRST\" assigned a value but never read" {  } { { "microprocessor.v" "" { Text "U:/CPE166/Lab 4/Part 4/microprocessor.v" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714703544860 "|microprocessor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 microprocessor.v(28) " "Verilog HDL assignment warning at microprocessor.v(28): truncated value with size 32 to match size of target (4)" {  } { { "microprocessor.v" "" { Text "U:/CPE166/Lab 4/Part 4/microprocessor.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714703544860 "|microprocessor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 microprocessor.v(29) " "Verilog HDL assignment warning at microprocessor.v(29): truncated value with size 32 to match size of target (4)" {  } { { "microprocessor.v" "" { Text "U:/CPE166/Lab 4/Part 4/microprocessor.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714703544860 "|microprocessor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 microprocessor.v(30) " "Verilog HDL assignment warning at microprocessor.v(30): truncated value with size 32 to match size of target (4)" {  } { { "microprocessor.v" "" { Text "U:/CPE166/Lab 4/Part 4/microprocessor.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714703544861 "|microprocessor"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oSW1 microprocessor.v(16) " "Output port \"oSW1\" at microprocessor.v(16) has no driver" {  } { { "microprocessor.v" "" { Text "U:/CPE166/Lab 4/Part 4/microprocessor.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1714703544861 "|microprocessor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataPath DataPath:dp1 " "Elaborating entity \"DataPath\" for hierarchy \"DataPath:dp1\"" {  } { { "microprocessor.v" "dp1" { Text "U:/CPE166/Lab 4/Part 4/microprocessor.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714703544862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm DataPath:dp1\|fsm:FSM1 " "Elaborating entity \"fsm\" for hierarchy \"DataPath:dp1\|fsm:FSM1\"" {  } { { "DataPath.v" "FSM1" { Text "U:/CPE166/Lab 4/Part 4/DataPath.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714703544868 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "SEL fsm.v(39) " "Verilog HDL Always Construct warning at fsm.v(39): inferring latch(es) for variable \"SEL\", which holds its previous value in one or more paths through the always construct" {  } { { "fsm.v" "" { Text "U:/CPE166/Lab 4/Part 4/fsm.v" 39 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1714703544869 "|microprocessor|DataPath:dp1|fsm:FSM1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "S fsm.v(39) " "Verilog HDL Always Construct warning at fsm.v(39): inferring latch(es) for variable \"S\", which holds its previous value in one or more paths through the always construct" {  } { { "fsm.v" "" { Text "U:/CPE166/Lab 4/Part 4/fsm.v" 39 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1714703544869 "|microprocessor|DataPath:dp1|fsm:FSM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[0\] fsm.v(39) " "Inferred latch for \"S\[0\]\" at fsm.v(39)" {  } { { "fsm.v" "" { Text "U:/CPE166/Lab 4/Part 4/fsm.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714703544869 "|microprocessor|DataPath:dp1|fsm:FSM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[1\] fsm.v(39) " "Inferred latch for \"S\[1\]\" at fsm.v(39)" {  } { { "fsm.v" "" { Text "U:/CPE166/Lab 4/Part 4/fsm.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714703544869 "|microprocessor|DataPath:dp1|fsm:FSM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[2\] fsm.v(39) " "Inferred latch for \"S\[2\]\" at fsm.v(39)" {  } { { "fsm.v" "" { Text "U:/CPE166/Lab 4/Part 4/fsm.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714703544869 "|microprocessor|DataPath:dp1|fsm:FSM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SEL\[0\] fsm.v(39) " "Inferred latch for \"SEL\[0\]\" at fsm.v(39)" {  } { { "fsm.v" "" { Text "U:/CPE166/Lab 4/Part 4/fsm.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714703544869 "|microprocessor|DataPath:dp1|fsm:FSM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SEL\[1\] fsm.v(39) " "Inferred latch for \"SEL\[1\]\" at fsm.v(39)" {  } { { "fsm.v" "" { Text "U:/CPE166/Lab 4/Part 4/fsm.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714703544869 "|microprocessor|DataPath:dp1|fsm:FSM1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexer DataPath:dp1\|multiplexer:mu1 " "Elaborating entity \"multiplexer\" for hierarchy \"DataPath:dp1\|multiplexer:mu1\"" {  } { { "DataPath.v" "mu1" { Text "U:/CPE166/Lab 4/Part 4/DataPath.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714703544938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DFlipFlop DataPath:dp1\|DFlipFlop:df1 " "Elaborating entity \"DFlipFlop\" for hierarchy \"DataPath:dp1\|DFlipFlop:df1\"" {  } { { "DataPath.v" "df1" { Text "U:/CPE166/Lab 4/Part 4/DataPath.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714703544943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexer4bits DataPath:dp1\|multiplexer4bits:mu4 " "Elaborating entity \"multiplexer4bits\" for hierarchy \"DataPath:dp1\|multiplexer4bits:mu4\"" {  } { { "DataPath.v" "mu4" { Text "U:/CPE166/Lab 4/Part 4/DataPath.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714703544948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU DataPath:dp1\|ALU:ALU1 " "Elaborating entity \"ALU\" for hierarchy \"DataPath:dp1\|ALU:ALU1\"" {  } { { "DataPath.v" "ALU1" { Text "U:/CPE166/Lab 4/Part 4/DataPath.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714703544952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSegDisplay SevenSegDisplay:ssd1 " "Elaborating entity \"SevenSegDisplay\" for hierarchy \"SevenSegDisplay:ssd1\"" {  } { { "microprocessor.v" "ssd1" { Text "U:/CPE166/Lab 4/Part 4/microprocessor.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714703544957 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1714703545541 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "DataPath:dp1\|fsm:FSM1\|SEL\[0\] DataPath:dp1\|fsm:FSM1\|S\[0\] " "Duplicate LATCH primitive \"DataPath:dp1\|fsm:FSM1\|SEL\[0\]\" merged with LATCH primitive \"DataPath:dp1\|fsm:FSM1\|S\[0\]\"" {  } { { "fsm.v" "" { Text "U:/CPE166/Lab 4/Part 4/fsm.v" 39 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1714703545563 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1714703545563 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "R0dis\[1\] GND " "Pin \"R0dis\[1\]\" is stuck at GND" {  } { { "microprocessor.v" "" { Text "U:/CPE166/Lab 4/Part 4/microprocessor.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714703545572 "|microprocessor|R0dis[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M0dis\[1\] GND " "Pin \"M0dis\[1\]\" is stuck at GND" {  } { { "microprocessor.v" "" { Text "U:/CPE166/Lab 4/Part 4/microprocessor.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714703545572 "|microprocessor|M0dis[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M0dis\[5\] VCC " "Pin \"M0dis\[5\]\" is stuck at VCC" {  } { { "microprocessor.v" "" { Text "U:/CPE166/Lab 4/Part 4/microprocessor.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714703545572 "|microprocessor|M0dis[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M1dis\[0\] GND " "Pin \"M1dis\[0\]\" is stuck at GND" {  } { { "microprocessor.v" "" { Text "U:/CPE166/Lab 4/Part 4/microprocessor.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714703545572 "|microprocessor|M1dis[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M1dis\[1\] GND " "Pin \"M1dis\[1\]\" is stuck at GND" {  } { { "microprocessor.v" "" { Text "U:/CPE166/Lab 4/Part 4/microprocessor.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714703545572 "|microprocessor|M1dis[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M1dis\[2\] GND " "Pin \"M1dis\[2\]\" is stuck at GND" {  } { { "microprocessor.v" "" { Text "U:/CPE166/Lab 4/Part 4/microprocessor.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714703545572 "|microprocessor|M1dis[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M1dis\[4\] VCC " "Pin \"M1dis\[4\]\" is stuck at VCC" {  } { { "microprocessor.v" "" { Text "U:/CPE166/Lab 4/Part 4/microprocessor.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714703545572 "|microprocessor|M1dis[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M2dis\[0\] GND " "Pin \"M2dis\[0\]\" is stuck at GND" {  } { { "microprocessor.v" "" { Text "U:/CPE166/Lab 4/Part 4/microprocessor.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714703545572 "|microprocessor|M2dis[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M2dis\[1\] VCC " "Pin \"M2dis\[1\]\" is stuck at VCC" {  } { { "microprocessor.v" "" { Text "U:/CPE166/Lab 4/Part 4/microprocessor.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714703545572 "|microprocessor|M2dis[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M2dis\[2\] GND " "Pin \"M2dis\[2\]\" is stuck at GND" {  } { { "microprocessor.v" "" { Text "U:/CPE166/Lab 4/Part 4/microprocessor.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714703545572 "|microprocessor|M2dis[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M2dis\[3\] GND " "Pin \"M2dis\[3\]\" is stuck at GND" {  } { { "microprocessor.v" "" { Text "U:/CPE166/Lab 4/Part 4/microprocessor.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714703545572 "|microprocessor|M2dis[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M2dis\[5\] GND " "Pin \"M2dis\[5\]\" is stuck at GND" {  } { { "microprocessor.v" "" { Text "U:/CPE166/Lab 4/Part 4/microprocessor.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714703545572 "|microprocessor|M2dis[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M2dis\[6\] GND " "Pin \"M2dis\[6\]\" is stuck at GND" {  } { { "microprocessor.v" "" { Text "U:/CPE166/Lab 4/Part 4/microprocessor.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714703545572 "|microprocessor|M2dis[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSW1 GND " "Pin \"oSW1\" is stuck at GND" {  } { { "microprocessor.v" "" { Text "U:/CPE166/Lab 4/Part 4/microprocessor.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714703545572 "|microprocessor|oSW1"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1714703545572 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1714703545620 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1714703545871 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1714703546328 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714703546328 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "96 " "Implemented 96 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1714703546643 ""} { "Info" "ICUT_CUT_TM_OPINS" "45 " "Implemented 45 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1714703546643 ""} { "Info" "ICUT_CUT_TM_LCELLS" "47 " "Implemented 47 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1714703546643 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1714703546643 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4792 " "Peak virtual memory: 4792 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1714703546740 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May  2 19:32:26 2024 " "Processing ended: Thu May  2 19:32:26 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1714703546740 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1714703546740 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1714703546740 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1714703546740 ""}
