/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Preparing:
+ set -e
+ cd output-0000-active
+ echo Checking:
Checking:
+ pwd
/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed/output-0000-active
+ hostname
fv-az1014-526
+ date
Fri Feb 16 21:54:02 UTC 2024
+ echo Environment:
Environment:
+ export CACTUS_NUM_PROCS=1
+ CACTUS_NUM_PROCS=1
+ export CACTUS_NUM_THREADS=2
+ CACTUS_NUM_THREADS=2
+ export GMON_OUT_PREFIX=gmon.out
+ GMON_OUT_PREFIX=gmon.out
+ export OMP_NUM_THREADS=2
+ OMP_NUM_THREADS=2
+ env
+ sort
+ echo Starting:
Starting:
++ date +%s
+ export CACTUS_STARTTIME=1708120442
+ CACTUS_STARTTIME=1708120442
+ '[' 1 = 1 ']'
+ '[' 0 -eq 0 ']'
+ /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim -L 3 /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
INFO (Cactus): Increased logging level from 0 to 3
--------------------------------------------------------------------------------

       10                                  
  1   0101       ************************  
  01  1010 10      The Cactus Code V4.15.0    
 1010 1101 011      www.cactuscode.org     
  1001 100101    ************************  
    00010101                               
     100011     (c) Copyright The Authors  
      0100      GNU Licensed. No Warranty  
      0101                                 
--------------------------------------------------------------------------------

Cactus version:    4.15.0
Compile date:      Feb 16 2024 (21:47:42)
Run date:          Feb 16 2024 (21:54:02+0000)
Run host:          fv-az1014-526.g5zmczjqftsu5l4z5fcxzjac5g.ex.internal.cloudapp.net (pid=130194)
Working directory: /home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Executable:        /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim
Parameter file:    /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
--------------------------------------------------------------------------------

Activating thorn Cactus...Success -> active implementation Cactus
Activation requested for 
--->hwloc MemSpeed SystemTopology CartGrid3D CoordBase IOASCII IOUtil PUGH PUGHSlab<---
Thorn hwloc requests automatic activation of zlib
Thorn MemSpeed requests automatic activation of Vectors
Thorn MemSpeed requests automatic activation of MPI
Activating thorn CartGrid3D...Success -> active implementation grid
Activating thorn CoordBase...Success -> active implementation CoordBase
Activating thorn hwloc...Success -> active implementation hwloc
Activating thorn IOASCII...Success -> active implementation IOASCII
Activating thorn IOUtil...Success -> active implementation IO
Activating thorn MemSpeed...Success -> active implementation MemSpeed
Activating thorn MPI...Success -> active implementation MPI
Activating thorn PUGH...Success -> active implementation Driver
Activating thorn PUGHSlab...Success -> active implementation Hyperslab
Activating thorn SystemTopology...Success -> active implementation SystemTopology
Activating thorn Vectors...Success -> active implementation Vectors
Activating thorn zlib...Success -> active implementation zlib
--------------------------------------------------------------------------------
  if (recover initial data)
    Recover parameters
  endif

  Startup routines
    [CCTK_STARTUP]
      CartGrid3D::SymmetryStartup: Register GH Extension for GridSymmetry
      CoordBase::CoordBase_Startup: Register a GH extension to store the coordinate system handles
      GROUP hwloc_startup: hwloc startup group
        hwloc::hwloc_version: Output hwloc version
      SystemTopology::ST_system_topology: Output and/or modify system topology and hardware locality
      PUGH::Driver_Startup: Startup routine
      PUGH::PUGH_RegisterPUGHP2LRoutines: Register Physical to Logical process mapping routines
      PUGH::PUGH_RegisterPUGHTopologyRoutines: Register topology generation routines routines
      IOUtil::IOUtil_Startup: Startup routine
      Vectors::Vectors_Startup: Print startup message
      IOASCII::IOASCII_Startup: Startup routine

  Startup routines which need an existing grid hierarchy
    [CCTK_WRAGH]
      CartGrid3D::RegisterCartGrid3DCoords: [meta] Register coordinates for the Cartesian grid
      MemSpeed::MemSpeed_MeasureSpeed: [meta] Measure CPU, memory, cache speeds
  Parameter checking routines
    [CCTK_PARAMCHECK]
      CartGrid3D::ParamCheck_CartGrid3D: Check coordinates for CartGrid3D
      Vectors::Vectors_Test: Run correctness tests.

  Initialisation
    if (NOT (recover initial data AND recovery_mode is 'strict'))
      [CCTK_PREREGRIDINITIAL]
      Set up grid hierarchy
      [CCTK_POSTREGRIDINITIAL]
        CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_INITIAL]
      [CCTK_POSTINITIAL]
      Initialise finer grids recursively
      Restrict from finer grids
      [CCTK_POSTRESTRICTINITIAL]
      [CCTK_POSTPOSTINITIAL]
      [CCTK_POSTSTEP]
    endif
    if (recover initial data)
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_RECOVER_VARIABLES]
      [CCTK_POST_RECOVER_VARIABLES]
    endif
    if (checkpoint initial data)
      [CCTK_CPINITIAL]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
  endif
  Output grid variables

  do loop over timesteps
    [CCTK_PREREGRID]
    Change grid hierarchy
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
    Rotate timelevels
    iteration = iteration+1
    t = t+dt
    [CCTK_PRESTEP]
    [CCTK_EVOL]
    Evolve finer grids recursively
    Restrict from finer grids
    [CCTK_POSTRESTRICT]
    [CCTK_POSTSTEP]
    if (checkpoint)
      [CCTK_CHECKPOINT]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
    endif
    Output grid variables
    enddo

  Termination routines
    [CCTK_TERMINATE]
      PUGH::Driver_Terminate: Termination routine

  Shutdown routines
    [CCTK_SHUTDOWN]

  Routines run after changing the grid hierarchy:
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
--------------------------------------------------------------------------------
INFO (hwloc): library version 2.7.0, API version 0x20500
INFO (SystemTopology): MPI process-to-host mapping:
This is MPI process 0 of 1
MPI hosts:
  0: fv-az1014-526
This MPI process runs on host 0 of 1
On this host, this is MPI process 0 of 1
INFO (SystemTopology): Topology support:
Discovery support:
  discovery->pu                            : yes
CPU binding support:
  cpubind->set_thisproc_cpubind            : yes
  cpubind->get_thisproc_cpubind            : yes
  cpubind->set_proc_cpubind                : yes
  cpubind->get_proc_cpubind                : yes
  cpubind->set_thisthread_cpubind          : yes
  cpubind->get_thisthread_cpubind          : yes
  cpubind->set_thread_cpubind              : yes
  cpubind->get_thread_cpubind              : yes
  cpubind->get_thisproc_last_cpu_location  : yes
  cpubind->get_proc_last_cpu_location      : yes
  cpubind->get_thisthread_last_cpu_location: yes
Memory binding support:
  membind->set_thisproc_membind            : no
  membind->get_thisproc_membind            : no
  membind->set_proc_membind                : no
  membind->get_proc_membind                : no
  membind->set_thisthread_membind          : yes
  membind->get_thisthread_membind          : yes
  membind->set_area_membind                : yes
  membind->get_area_membind                : yes
  membind->alloc_membind                   : yes
  membind->firsttouch_membind              : yes
  membind->bind_membind                    : yes
  membind->interleave_membind              : yes
  membind->nexttouch_membind               : no
  membind->migrate_membind                 : yes
INFO (SystemTopology): Hardware objects in this node:
Machine L#0: (P#0, total=16365028KB, DMIProductName="Virtual Machine", DMIProductVersion=7.0, DMIProductUUID=2a6d36cd-8b69-af44-9eb2-20e659ff179d, DMIBoardVendor="Microsoft Corporation", DMIBoardName="Virtual Machine", DMIBoardVersion=7.0, DMIChassisVendor="Microsoft Corporation", DMIChassisType=3, DMIChassisVersion=7.0, DMIChassisAssetTag=7783-7084-3265-9085-8269-3286-77, DMIBIOSVendor="American Megatrends Inc.", DMIBIOSVersion="090008 ", DMIBIOSDate=12/07/2018, DMISysVendor="Microsoft Corporation", Backend=Linux, LinuxCgroup=/system.slice/runner-provisioner.service, OSName=Linux, OSRelease=6.2.0-1019-azure, OSVersion="#19~22.04.1-Ubuntu SMP Wed Jan 10 22:57:03 UTC 2024", HostName=fv-az1014-526, Architecture=x86_64, hwlocVersion=2.7.0, ProcessName=cactus_sim)
  Package L#0: (P#0, total=16365028KB, CPUVendor=AuthenticAMD, CPUFamilyNumber=25, CPUModelNumber=1, CPUModel="AMD EPYC 7763 64-Core Processor                ", CPUStepping=1)
    L3Cache L#0: (P#0, size=32768KB, linesize=64, ways=16, Inclusive=0)
      L2Cache L#0: (P#0, size=512KB, linesize=64, ways=8, Inclusive=1)
        L1dCache L#0: (P#0, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#0: (P#0)
            PU L#0: (P#0)
            PU L#1: (P#1)
      L2Cache L#1: (P#1, size=512KB, linesize=64, ways=8, Inclusive=1)
        L1dCache L#1: (P#1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#1: (P#1)
            PU L#2: (P#2)
            PU L#3: (P#3)
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0-3} P#{0-3}
    OpenMP thread 1: PU set L#{0-3} P#{0-3}
INFO (SystemTopology): Setting thread CPU bindings:
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
    OpenMP thread 1: PU set L#{2} P#{2}
INFO (SystemTopology): Extracting CPU/cache/memory properties:
  There are 2 PUs per core (aka hardware SMT threads)
  There are 1 threads per core (aka SMT threads used)
  Cache (unknown name) has type "data" depth 1
    size 32768 linesize 64 associativity 8 stride 4096, for 2 PUs
  Cache (unknown name) has type "unified" depth 2
    size 524288 linesize 64 associativity 8 stride 65536, for 2 PUs
  Cache (unknown name) has type "unified" depth 3
    size 33554432 linesize 64 associativity 16 stride 2097152, for 4 PUs
INFO (PUGH): Using physical to logical mappings: direct
INFO (PUGH): Using topology generator: automatic
INFO (Vectors): Using vector size 2 for architecture SSE2 (64-bit precision)
--------------------------------------------------------------------------------
Driver provided by PUGH
--------------------------------------------------------------------------------

INFO (PUGH): Not setting up a topology for 1 dimensions
INFO (PUGH): Not setting up a topology for 2 dimensions
INFO (PUGH): Setting up a topology for 3 dimensions
INFO (IOASCII): I/O Method 'IOASCII_1D' registered: output of 1D lines of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 1D output every 1 iterations
INFO (IOASCII): Periodic 1D output requested for 'GRID::r'
INFO (IOASCII): I/O Method 'IOASCII_2D' registered: output of 2D planes of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 2D output turned off
INFO (IOASCII): I/O Method 'IOASCII_3D' registered: output of 3D grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 3D output turned off
INFO (MemSpeed): Measuring CPU, cache, memory, and communication speeds:
  Single-core measurements (using 1 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00125694 sec
      iterations=10000000... time=0.0124317 sec
      iterations=100000000... time=0.12406 sec
      iterations=900000000... time=1.11573 sec
      iterations=900000000... time=0.835624 sec
      result: 6.42614 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00196882 sec
      iterations=10000000... time=0.01977 sec
      iterations=100000000... time=0.197342 sec
      iterations=600000000... time=1.18392 sec
      result: 16.2173 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00188551 sec
      iterations=10000000... time=0.0185577 sec
      iterations=100000000... time=0.185773 sec
      iterations=600000000... time=1.11448 sec
      result: 8.61385 Giop/sec
    Read latency of D1 cache (for 2 PUs) (using 1*24576 bytes):
      iterations=1000... time=0.000124805 sec
      iterations=10000... time=0.00123742 sec
      iterations=100000... time=0.0123707 sec
      iterations=1000000... time=0.123671 sec
      iterations=9000000... time=1.1133 sec
      result: 1.237 nsec
    Read latency of L2 cache (for 2 PUs) (using 1*393216 bytes):
      iterations=1000... time=0.000481003 sec
      iterations=10000... time=0.00453857 sec
      iterations=100000... time=0.0452729 sec
      iterations=1000000... time=0.451715 sec
      iterations=2000000... time=0.921056 sec
      iterations=4000000... time=1.78272 sec
      result: 4.4568 nsec
    Read latency of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 2 PUs) (using 1*24576 bytes):
      iterations=1... time=4.71e-07 sec
      iterations=10... time=3.467e-06 sec
      iterations=100... time=3.5276e-05 sec
      iterations=1000... time=0.000296817 sec
      iterations=10000... time=0.00264995 sec
      iterations=100000... time=0.0241781 sec
      iterations=1000000... time=0.242058 sec
      iterations=5000000... time=1.21078 sec
      result: 101.488 GByte/sec
    Read bandwidth of L2 cache (for 2 PUs) (using 1*393216 bytes):
      iterations=1... time=1.2373e-05 sec
      iterations=10... time=6.0494e-05 sec
      iterations=100... time=0.00044207 sec
      iterations=1000... time=0.00432669 sec
      iterations=10000... time=0.0457983 sec
      iterations=100000... time=0.455759 sec
      iterations=200000... time=0.925497 sec
      iterations=400000... time=1.86335 sec
      result: 84.4104 GByte/sec
    Read bandwidth of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 2 PUs) (using 1*24576 bytes):
      iterations=1000... time=3.196e-06 sec
      iterations=10000... time=3.195e-05 sec
      iterations=100000... time=0.000253065 sec
      iterations=1000000... time=0.00248179 sec
      iterations=10000000... time=0.0247709 sec
      iterations=100000000... time=0.247379 sec
      iterations=400000000... time=0.990215 sec
      iterations=800000000... time=1.9828 sec
      result: 0.309812 nsec
    Write latency of L2 cache (for 2 PUs) (using 1*393216 bytes):
      iterations=1000... time=1.0239e-05 sec
      iterations=10000... time=9.0941e-05 sec
      iterations=100000... time=0.00122753 sec
      iterations=1000000... time=0.0123451 sec
      iterations=10000000... time=0.126587 sec
      iterations=90000000... time=1.14261 sec
      result: 1.58695 nsec
    Write latency of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 2 PUs) (using 1*24576 bytes):
      iterations=1... time=4.3e-07 sec
      iterations=10... time=3.817e-06 sec
      iterations=100... time=3.7511e-05 sec
      iterations=1000... time=0.000284905 sec
      iterations=10000... time=0.00277967 sec
      iterations=100000... time=0.0277403 sec
      iterations=1000000... time=0.27678 sec
      iterations=4000000... time=1.11527 sec
      result: 88.1434 GByte/sec
    Write bandwidth of L2 cache (for 2 PUs) (using 1*393216 bytes):
      iterations=1... time=7.744e-06 sec
      iterations=10... time=5.5594e-05 sec
      iterations=100... time=0.000513704 sec
      iterations=1000... time=0.00438743 sec
      iterations=10000... time=0.0431527 sec
      iterations=100000... time=0.432344 sec
      iterations=300000... time=1.30314 sec
      result: 90.5236 GByte/sec
    Write bandwidth of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 2 PUs) (using 1*12^3 grid points, 1*27648 bytes):
      iterations=1... time=2.0028e-05 sec
      iterations=10... time=0.000274816 sec
      iterations=100... time=0.00277833 sec
      iterations=1000... time=0.0305904 sec
      iterations=10000... time=0.317743 sec
      iterations=30000... time=0.966068 sec
      iterations=60000... time=1.89317 sec
      result: 0.0547652 Gupdates/sec
    Stencil code performance of L2 cache (for 2 PUs) (using 1*29^3 grid points, 1*390224 bytes):
      iterations=1... time=0.000158147 sec
      iterations=10... time=0.00163595 sec
      iterations=100... time=0.0160447 sec
      iterations=1000... time=0.155411 sec
      iterations=7000... time=1.06988 sec
      result: 0.159572 Gupdates/sec
    Stencil code performance of L3 cache (for 4 PUs) (using 1*116^3 grid points, 1*24974336 bytes):
      iterations=1... time=0.003921 sec
      iterations=10... time=0.0363939 sec
      iterations=100... time=0.364711 sec
      iterations=300... time=1.07839 sec
      result: 0.43423 Gupdates/sec
  Single-node measurements (using 1 MPI processes with 2 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00129928 sec
      iterations=10000000... time=0.012405 sec
      iterations=100000000... time=0.12399 sec
      iterations=900000000... time=1.11545 sec
      iterations=900000000... time=0.835832 sec
      result: 6.43747 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00196938 sec
      iterations=10000000... time=0.0197308 sec
      iterations=100000000... time=0.197327 sec
      iterations=600000000... time=1.18367 sec
      result: 16.2207 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00186256 sec
      iterations=10000000... time=0.0186399 sec
      iterations=100000000... time=0.185751 sec
      iterations=600000000... time=1.11532 sec
      result: 8.60742 Giop/sec
    Read latency of D1 cache (for 2 PUs) (using 2*24576 bytes):
      iterations=1000... time=0.000124719 sec
      iterations=10000... time=0.00123556 sec
      iterations=100000... time=0.0123665 sec
      iterations=1000000... time=0.123951 sec
      iterations=9000000... time=1.11315 sec
      result: 1.23683 nsec
    Read latency of L2 cache (for 2 PUs) (using 2*393216 bytes):
      iterations=1000... time=0.000385889 sec
      iterations=10000... time=0.00373865 sec
      iterations=100000... time=0.0376444 sec
      iterations=1000000... time=0.374789 sec
      iterations=3000000... time=1.11592 sec
      result: 3.71974 nsec
    Read latency of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 2 PUs) (using 2*24576 bytes):
      iterations=1... time=4.11e-07 sec
      iterations=10... time=2.831e-06 sec
      iterations=100... time=2.956e-05 sec
      iterations=1000... time=0.000281583 sec
      iterations=10000... time=0.00257554 sec
      iterations=100000... time=0.0242421 sec
      iterations=1000000... time=0.242479 sec
      iterations=5000000... time=1.21327 sec
      result: 101.28 GByte/sec
    Read bandwidth of L2 cache (for 2 PUs) (using 2*393216 bytes):
      iterations=1... time=7.97e-06 sec
      iterations=10... time=6.2928e-05 sec
      iterations=100... time=0.000535465 sec
      iterations=1000... time=0.00521332 sec
      iterations=10000... time=0.0510191 sec
      iterations=100000... time=0.492375 sec
      iterations=200000... time=0.99141 sec
      iterations=400000... time=1.98593 sec
      result: 79.2004 GByte/sec
    Read bandwidth of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 2 PUs) (using 2*24576 bytes):
      iterations=1000... time=3.1405e-06 sec
      iterations=10000... time=3.1469e-05 sec
      iterations=100000... time=0.000281193 sec
      iterations=1000000... time=0.00253439 sec
      iterations=10000000... time=0.024735 sec
      iterations=100000000... time=0.249171 sec
      iterations=400000000... time=0.991648 sec
      iterations=800000000... time=1.98206 sec
      result: 0.309696 nsec
    Write latency of L2 cache (for 2 PUs) (using 2*393216 bytes):
      iterations=1000... time=9.7935e-06 sec
      iterations=10000... time=9.2884e-05 sec
      iterations=100000... time=0.00102924 sec
      iterations=1000000... time=0.0105422 sec
      iterations=10000000... time=0.101337 sec
      iterations=100000000... time=1.02078 sec
      result: 1.27598 nsec
    Write latency of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 2 PUs) (using 2*24576 bytes):
      iterations=1... time=4.21e-07 sec
      iterations=10... time=3.221e-06 sec
      iterations=100... time=3.10885e-05 sec
      iterations=1000... time=0.000271846 sec
      iterations=10000... time=0.00269845 sec
      iterations=100000... time=0.0269953 sec
      iterations=1000000... time=0.268952 sec
      iterations=4000000... time=1.07994 sec
      result: 91.0277 GByte/sec
    Write bandwidth of L2 cache (for 2 PUs) (using 2*393216 bytes):
      iterations=1... time=9.838e-06 sec
      iterations=10... time=7.21405e-05 sec
      iterations=100... time=0.000604735 sec
      iterations=1000... time=0.00514778 sec
      iterations=10000... time=0.0476116 sec
      iterations=100000... time=0.458439 sec
      iterations=200000... time=0.915859 sec
      iterations=400000... time=1.83136 sec
      result: 85.8848 GByte/sec
    Write bandwidth of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 2 PUs) (using 1*12^3 grid points, 1*27648 bytes):
      iterations=1... time=5.295e-06 sec
      iterations=10... time=8.40275e-05 sec
      iterations=100... time=0.000858781 sec
      iterations=1000... time=0.00784127 sec
      iterations=10000... time=0.0777347 sec
      iterations=100000... time=0.812902 sec
      iterations=200000... time=1.63209 sec
      result: 0.211753 Gupdates/sec
    Stencil code performance of L2 cache (for 2 PUs) (using 1*29^3 grid points, 1*390224 bytes):
      iterations=1... time=3.86725e-05 sec
      iterations=10... time=0.00038382 sec
      iterations=100... time=0.00384658 sec
      iterations=1000... time=0.0389673 sec
      iterations=10000... time=0.384701 sec
      iterations=30000... time=1.13047 sec
      result: 0.647229 Gupdates/sec
    Stencil code performance of L3 cache (for 4 PUs) (using 1*116^3 grid points, 1*24974336 bytes):
      iterations=1... time=0.000858741 sec
      iterations=10... time=0.0110868 sec
      iterations=100... time=0.109405 sec
      iterations=1000... time=1.10698 sec
      result: 1.41005 Gupdates/sec
INFO (Vectors): Testing vectorisation... [errors may result in segfaults]
INFO (Vectors): 375/375 tests passed 
INFO (CartGrid3D): Grid Spacings:
INFO (CartGrid3D): dx=>1.1111111e-01  dy=>1.1111111e-01  dz=>1.1111111e-01
INFO (CartGrid3D): Computational Coordinates:
INFO (CartGrid3D): x=>[-0.500, 0.500]  y=>[-0.500, 0.500]  z=>[-0.500, 0.500]
INFO (CartGrid3D): Indices of Physical Coordinates:
INFO (CartGrid3D): x=>[0,9]  y=>[0,9]  z=>[0,9]
INFO (PUGH): MPI Evolution on 1 processors
INFO (PUGH): 3-dimensional grid functions
INFO (PUGH):   Size: 10 10 10
INFO (PUGH):   Processor topology: 1 x 1 x 1
INFO (PUGH):   Local load: 1000   [10 x 10 x 10]
INFO (PUGH):   Maximum load skew: 0.000000
--------------------------------------------------------------------------------
Done.
+ echo Stopping:
Stopping:
+ date
Fri Feb 16 21:55:03 UTC 2024
+ echo Done.
Done.
  Elapsed time: 61.4 s
