

================================================================
== Vitis HLS Report for 'xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_5760_s'
================================================================
* Date:           Mon Nov  2 13:48:33 2020

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        edge_canny_detector
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.466 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  2077921|  2077921| 20.779 ms | 20.779 ms |  2077921|  2077921|   none  |
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- rowLoop   |  2077920|  2077920|      1924|          -|          -|  1080|    no    |
        | + colLoop  |     1921|     1921|         3|          1|          1|  1920|    yes   |
        +------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 6 4 
4 --> 5 
5 --> 3 
6 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.75>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %phase_mat_4372, void @empty_18, i32, i32, void @empty_14, i32, i32, void @empty_14, void @empty_14, void @empty_14, i32, i32, i32, i32, void @empty_14, void @empty_14"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %grady2_mat_4370, void @empty_18, i32, i32, void @empty_14, i32, i32, void @empty_14, void @empty_14, void @empty_14, i32, i32, i32, i32, void @empty_14, void @empty_14"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gradx2_mat_4367, void @empty_18, i32, i32, void @empty_14, i32, i32, void @empty_14, void @empty_14, void @empty_14, i32, i32, i32, i32, void @empty_14, void @empty_14"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.75ns)   --->   "%br_ln424 = br void %.lr.ph" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:424]   --->   Operation 10 'br' 'br_ln424' <Predicate = true> <Delay = 0.75>

State 2 <SV = 1> <Delay = 1.19>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%empty = phi i11, void %.lr.ph391, i11 %add_ln695, void %._crit_edge"   --->   Operation 11 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.85ns)   --->   "%icmp_ln424 = icmp_eq  i11 %empty, i11" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:424]   --->   Operation 12 'icmp' 'icmp_ln424' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.94ns)   --->   "%add_ln695 = add i11 %empty, i11"   --->   Operation 13 'add' 'add_ln695' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln424 = br i1 %icmp_ln424, void %.lr.ph.split, void %._crit_edge392" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:424]   --->   Operation 14 'br' 'br_ln424' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%speclooptripcount_ln1619 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 15 'speclooptripcount' 'speclooptripcount_ln1619' <Predicate = (!icmp_ln424)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%specloopname_ln1619 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1"   --->   Operation 16 'specloopname' 'specloopname_ln1619' <Predicate = (!icmp_ln424)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.75ns)   --->   "%br_ln431 = br void" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:431]   --->   Operation 17 'br' 'br_ln431' <Predicate = (!icmp_ln424)> <Delay = 0.75>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%ret_ln485 = ret" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:485]   --->   Operation 18 'ret' 'ret_ln485' <Predicate = (icmp_ln424)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.94>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%empty_63 = phi i11, void %.lr.ph.split, i11 %add_ln695_12, void %bb0"   --->   Operation 19 'phi' 'empty_63' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.85ns)   --->   "%icmp_ln431 = icmp_eq  i11 %empty_63, i11" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:431]   --->   Operation 20 'icmp' 'icmp_ln431' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 21 [1/1] (0.94ns)   --->   "%add_ln695_12 = add i11 %empty_63, i11"   --->   Operation 21 'add' 'add_ln695_12' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln431 = br i1 %icmp_ln431, void %bb0, void %._crit_edge" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:431]   --->   Operation 22 'br' 'br_ln431' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.81>
ST_4 : Operation 23 [1/1] (1.94ns)   --->   "%tmp_V = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P, i16 %gradx2_mat_4367" [F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 23 'read' 'tmp_V' <Predicate = (!icmp_ln431)> <Delay = 1.94> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.94> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1920> <FIFO>
ST_4 : Operation 24 [1/1] (1.94ns)   --->   "%tmp_V_8 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P, i16 %grady2_mat_4370" [F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 24 'read' 'tmp_V_8' <Predicate = (!icmp_ln431)> <Delay = 1.94> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.94> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1920> <FIFO>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%sext_ln455 = sext i16 %tmp_V" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:455]   --->   Operation 25 'sext' 'sext_ln455' <Predicate = (!icmp_ln431)> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tmp_V, i32" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:455]   --->   Operation 26 'bitselect' 'tmp' <Predicate = (!icmp_ln431)> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (1.01ns)   --->   "%sub_ln455 = sub i17, i17 %sext_ln455" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:455]   --->   Operation 27 'sub' 'sub_ln455' <Predicate = (!icmp_ln431)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 28 [1/1] (0.42ns)   --->   "%select_ln455 = select i1 %tmp, i17 %sub_ln455, i17 %sext_ln455" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:455]   --->   Operation 28 'select' 'select_ln455' <Predicate = (!icmp_ln431)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%sext_ln456 = sext i17 %select_ln455" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:456]   --->   Operation 29 'sext' 'sext_ln456' <Predicate = (!icmp_ln431)> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tmp_V_8, i32" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:456]   --->   Operation 30 'bitselect' 'tmp_21' <Predicate = (!icmp_ln431)> <Delay = 0.00>
ST_4 : Operation 31 [2/2] (1.43ns)   --->   "%mul_ln463 = mul i32 %sext_ln456, i32" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:463]   --->   Operation 31 'mul' 'mul_ln463' <Predicate = (!icmp_ln431)> <Delay = 1.43> <CoreInst = "MulnS">   --->   Core 65 'MulnS' <Latency = 1> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln468 = trunc i17 %select_ln455" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:468]   --->   Operation 32 'trunc' 'trunc_ln468' <Predicate = (!icmp_ln431)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 6.46>
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "%specpipeline_ln453 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_14" [F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:453]   --->   Operation 33 'specpipeline' 'specpipeline_ln453' <Predicate = (!icmp_ln431)> <Delay = 0.00>
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "%speclooptripcount_ln453 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64" [F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:453]   --->   Operation 34 'speclooptripcount' 'speclooptripcount_ln453' <Predicate = (!icmp_ln431)> <Delay = 0.00>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "%specloopname_ln453 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:453]   --->   Operation 35 'specloopname' 'specloopname_ln453' <Predicate = (!icmp_ln431)> <Delay = 0.00>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%sext_ln456_1 = sext i16 %tmp_V_8" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:456]   --->   Operation 36 'sext' 'sext_ln456_1' <Predicate = (!icmp_ln431)> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (1.01ns)   --->   "%sub_ln456 = sub i17, i17 %sext_ln456_1" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:456]   --->   Operation 37 'sub' 'sub_ln456' <Predicate = (!icmp_ln431 & tmp_21)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 38 [1/1] (0.42ns)   --->   "%select_ln456 = select i1 %tmp_21, i17 %sub_ln456, i17 %sext_ln456_1" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:456]   --->   Operation 38 'select' 'select_ln456' <Predicate = (!icmp_ln431)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i17.i15, i17 %select_ln456, i15" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:456]   --->   Operation 39 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln431)> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_0" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:461]   --->   Operation 40 'specregionbegin' 'rbegin' <Predicate = (!icmp_ln431)> <Delay = 0.00>
ST_5 : Operation 41 [1/2] (1.43ns)   --->   "%mul_ln463 = mul i32 %sext_ln456, i32" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:463]   --->   Operation 41 'mul' 'mul_ln463' <Predicate = (!icmp_ln431)> <Delay = 1.43> <CoreInst = "MulnS">   --->   Core 65 'MulnS' <Latency = 1> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%specfucore_ln463 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul_ln463, i64, i64, i64" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:463]   --->   Operation 42 'specfucore' 'specfucore_ln463' <Predicate = (!icmp_ln431)> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%rend = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_0, i32 %rbegin" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:463]   --->   Operation 43 'specregionend' 'rend' <Predicate = (!icmp_ln431)> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (1.11ns)   --->   "%icmp_ln465 = icmp_slt  i32 %shl_ln, i32 %mul_ln463" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:465]   --->   Operation 44 'icmp' 'icmp_ln465' <Predicate = (!icmp_ln431)> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %trunc_ln468, i16" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:468]   --->   Operation 45 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln431)> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (1.20ns)   --->   "%add_ln468 = add i32 %shl_ln1, i32 %mul_ln463" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:468]   --->   Operation 46 'add' 'add_ln468' <Predicate = (!icmp_ln431)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 47 [1/1] (1.11ns)   --->   "%icmp_ln469 = icmp_sgt  i32 %shl_ln, i32 %add_ln468" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:469]   --->   Operation 47 'icmp' 'icmp_ln469' <Predicate = (!icmp_ln431)> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node select_ln469_2)   --->   "%xor_ln472 = xor i16 %tmp_V_8, i16 %tmp_V" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:472]   --->   Operation 48 'xor' 'xor_ln472' <Predicate = (!icmp_ln431)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node select_ln469_2)   --->   "%tmp_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %xor_ln472, i32" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:473]   --->   Operation 49 'bitselect' 'tmp_22' <Predicate = (!icmp_ln431)> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node and_ln469)   --->   "%xor_ln465 = xor i1 %icmp_ln465, i1" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:465]   --->   Operation 50 'xor' 'xor_ln465' <Predicate = (!icmp_ln431)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 51 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln469 = and i1 %icmp_ln469, i1 %xor_ln465" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:469]   --->   Operation 51 'and' 'and_ln469' <Predicate = (!icmp_ln431)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node select_ln469_2)   --->   "%select_ln469 = select i1 %and_ln469, i8, i8" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:469]   --->   Operation 52 'select' 'select_ln469' <Predicate = (!icmp_ln431)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node select_ln469_2)   --->   "%or_ln469 = or i1 %and_ln469, i1 %icmp_ln465" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:469]   --->   Operation 53 'or' 'or_ln469' <Predicate = (!icmp_ln431)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node select_ln469_2)   --->   "%select_ln469_1 = select i1 %tmp_22, i8, i8" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:469]   --->   Operation 54 'select' 'select_ln469_1' <Predicate = (!icmp_ln431)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 55 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln469_2 = select i1 %or_ln469, i8 %select_ln469, i8 %select_ln469_1" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:469]   --->   Operation 55 'select' 'select_ln469_2' <Predicate = (!icmp_ln431)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 56 [1/1] (1.94ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %phase_mat_4372, i8 %select_ln469_2" [F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 56 'write' 'write_ln167' <Predicate = (!icmp_ln431)> <Delay = 1.94> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.94> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 5760> <FIFO>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 57 'br' 'br_ln0' <Predicate = (!icmp_ln431)> <Delay = 0.00>

State 6 <SV = 3> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph"   --->   Operation 58 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gradx2_mat_4367]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ grady2_mat_4370]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ phase_mat_4372]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0        (specinterface    ) [ 0000000]
specinterface_ln0        (specinterface    ) [ 0000000]
specinterface_ln0        (specinterface    ) [ 0000000]
br_ln424                 (br               ) [ 0111111]
empty                    (phi              ) [ 0010000]
icmp_ln424               (icmp             ) [ 0011111]
add_ln695                (add              ) [ 0111111]
br_ln424                 (br               ) [ 0000000]
speclooptripcount_ln1619 (speclooptripcount) [ 0000000]
specloopname_ln1619      (specloopname     ) [ 0000000]
br_ln431                 (br               ) [ 0011111]
ret_ln485                (ret              ) [ 0000000]
empty_63                 (phi              ) [ 0001000]
icmp_ln431               (icmp             ) [ 0011111]
add_ln695_12             (add              ) [ 0011111]
br_ln431                 (br               ) [ 0000000]
tmp_V                    (read             ) [ 0001010]
tmp_V_8                  (read             ) [ 0001010]
sext_ln455               (sext             ) [ 0000000]
tmp                      (bitselect        ) [ 0000000]
sub_ln455                (sub              ) [ 0000000]
select_ln455             (select           ) [ 0000000]
sext_ln456               (sext             ) [ 0001010]
tmp_21                   (bitselect        ) [ 0001010]
trunc_ln468              (trunc            ) [ 0001010]
specpipeline_ln453       (specpipeline     ) [ 0000000]
speclooptripcount_ln453  (speclooptripcount) [ 0000000]
specloopname_ln453       (specloopname     ) [ 0000000]
sext_ln456_1             (sext             ) [ 0000000]
sub_ln456                (sub              ) [ 0000000]
select_ln456             (select           ) [ 0000000]
shl_ln                   (bitconcatenate   ) [ 0000000]
rbegin                   (specregionbegin  ) [ 0000000]
mul_ln463                (mul              ) [ 0000000]
specfucore_ln463         (specfucore       ) [ 0000000]
rend                     (specregionend    ) [ 0000000]
icmp_ln465               (icmp             ) [ 0000000]
shl_ln1                  (bitconcatenate   ) [ 0000000]
add_ln468                (add              ) [ 0000000]
icmp_ln469               (icmp             ) [ 0000000]
xor_ln472                (xor              ) [ 0000000]
tmp_22                   (bitselect        ) [ 0000000]
xor_ln465                (xor              ) [ 0000000]
and_ln469                (and              ) [ 0000000]
select_ln469             (select           ) [ 0000000]
or_ln469                 (or               ) [ 0000000]
select_ln469_1           (select           ) [ 0000000]
select_ln469_2           (select           ) [ 0000000]
write_ln167              (write            ) [ 0000000]
br_ln0                   (br               ) [ 0011111]
br_ln0                   (br               ) [ 0111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gradx2_mat_4367">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gradx2_mat_4367"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="grady2_mat_4370">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="grady2_mat_4370"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="phase_mat_4372">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="phase_mat_4372"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i16P"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i17.i15"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecFUCore"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i16.i16"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="84" class="1004" name="tmp_V_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="16" slack="0"/>
<pin id="86" dir="0" index="1" bw="16" slack="0"/>
<pin id="87" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/4 "/>
</bind>
</comp>

<comp id="90" class="1004" name="tmp_V_8_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="16" slack="0"/>
<pin id="92" dir="0" index="1" bw="16" slack="0"/>
<pin id="93" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_8/4 "/>
</bind>
</comp>

<comp id="96" class="1004" name="write_ln167_write_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="0" slack="0"/>
<pin id="98" dir="0" index="1" bw="8" slack="0"/>
<pin id="99" dir="0" index="2" bw="8" slack="0"/>
<pin id="100" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln167/5 "/>
</bind>
</comp>

<comp id="103" class="1005" name="empty_reg_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="11" slack="1"/>
<pin id="105" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="empty (phireg) "/>
</bind>
</comp>

<comp id="107" class="1004" name="empty_phi_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="1" slack="1"/>
<pin id="109" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="110" dir="0" index="2" bw="11" slack="0"/>
<pin id="111" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="112" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="114" class="1005" name="empty_63_reg_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="11" slack="1"/>
<pin id="116" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="empty_63 (phireg) "/>
</bind>
</comp>

<comp id="118" class="1004" name="empty_63_phi_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="1"/>
<pin id="120" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="121" dir="0" index="2" bw="11" slack="0"/>
<pin id="122" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="123" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_63/3 "/>
</bind>
</comp>

<comp id="125" class="1004" name="icmp_ln424_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="11" slack="0"/>
<pin id="127" dir="0" index="1" bw="11" slack="0"/>
<pin id="128" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln424/2 "/>
</bind>
</comp>

<comp id="131" class="1004" name="add_ln695_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="11" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln695/2 "/>
</bind>
</comp>

<comp id="137" class="1004" name="icmp_ln431_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="11" slack="0"/>
<pin id="139" dir="0" index="1" bw="8" slack="0"/>
<pin id="140" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln431/3 "/>
</bind>
</comp>

<comp id="143" class="1004" name="add_ln695_12_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="11" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln695_12/3 "/>
</bind>
</comp>

<comp id="149" class="1004" name="sext_ln455_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="16" slack="0"/>
<pin id="151" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln455/4 "/>
</bind>
</comp>

<comp id="153" class="1004" name="tmp_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="1" slack="0"/>
<pin id="155" dir="0" index="1" bw="16" slack="0"/>
<pin id="156" dir="0" index="2" bw="5" slack="0"/>
<pin id="157" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="161" class="1004" name="sub_ln455_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="1" slack="0"/>
<pin id="163" dir="0" index="1" bw="16" slack="0"/>
<pin id="164" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln455/4 "/>
</bind>
</comp>

<comp id="167" class="1004" name="select_ln455_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="1" slack="0"/>
<pin id="169" dir="0" index="1" bw="17" slack="0"/>
<pin id="170" dir="0" index="2" bw="16" slack="0"/>
<pin id="171" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln455/4 "/>
</bind>
</comp>

<comp id="175" class="1004" name="sext_ln456_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="17" slack="0"/>
<pin id="177" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln456/4 "/>
</bind>
</comp>

<comp id="179" class="1004" name="tmp_21_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="1" slack="0"/>
<pin id="181" dir="0" index="1" bw="16" slack="0"/>
<pin id="182" dir="0" index="2" bw="5" slack="0"/>
<pin id="183" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_21/4 "/>
</bind>
</comp>

<comp id="187" class="1004" name="grp_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="17" slack="0"/>
<pin id="189" dir="0" index="1" bw="15" slack="0"/>
<pin id="190" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln463/4 "/>
</bind>
</comp>

<comp id="193" class="1004" name="trunc_ln468_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="17" slack="0"/>
<pin id="195" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln468/4 "/>
</bind>
</comp>

<comp id="197" class="1004" name="sext_ln456_1_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="16" slack="1"/>
<pin id="199" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln456_1/5 "/>
</bind>
</comp>

<comp id="200" class="1004" name="sub_ln456_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="0" index="1" bw="16" slack="0"/>
<pin id="203" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln456/5 "/>
</bind>
</comp>

<comp id="206" class="1004" name="select_ln456_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="1"/>
<pin id="208" dir="0" index="1" bw="17" slack="0"/>
<pin id="209" dir="0" index="2" bw="16" slack="0"/>
<pin id="210" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln456/5 "/>
</bind>
</comp>

<comp id="213" class="1004" name="shl_ln_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="32" slack="0"/>
<pin id="215" dir="0" index="1" bw="17" slack="0"/>
<pin id="216" dir="0" index="2" bw="1" slack="0"/>
<pin id="217" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/5 "/>
</bind>
</comp>

<comp id="221" class="1004" name="icmp_ln465_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="32" slack="0"/>
<pin id="223" dir="0" index="1" bw="32" slack="0"/>
<pin id="224" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln465/5 "/>
</bind>
</comp>

<comp id="227" class="1004" name="shl_ln1_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="32" slack="0"/>
<pin id="229" dir="0" index="1" bw="16" slack="1"/>
<pin id="230" dir="0" index="2" bw="1" slack="0"/>
<pin id="231" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/5 "/>
</bind>
</comp>

<comp id="234" class="1004" name="add_ln468_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="0"/>
<pin id="236" dir="0" index="1" bw="32" slack="0"/>
<pin id="237" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln468/5 "/>
</bind>
</comp>

<comp id="240" class="1004" name="icmp_ln469_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="0"/>
<pin id="242" dir="0" index="1" bw="32" slack="0"/>
<pin id="243" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln469/5 "/>
</bind>
</comp>

<comp id="246" class="1004" name="xor_ln472_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="16" slack="1"/>
<pin id="248" dir="0" index="1" bw="16" slack="1"/>
<pin id="249" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln472/5 "/>
</bind>
</comp>

<comp id="250" class="1004" name="tmp_22_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="0"/>
<pin id="252" dir="0" index="1" bw="16" slack="0"/>
<pin id="253" dir="0" index="2" bw="5" slack="0"/>
<pin id="254" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_22/5 "/>
</bind>
</comp>

<comp id="258" class="1004" name="xor_ln465_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="0"/>
<pin id="260" dir="0" index="1" bw="1" slack="0"/>
<pin id="261" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln465/5 "/>
</bind>
</comp>

<comp id="264" class="1004" name="and_ln469_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="0"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln469/5 "/>
</bind>
</comp>

<comp id="270" class="1004" name="select_ln469_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="0"/>
<pin id="272" dir="0" index="1" bw="8" slack="0"/>
<pin id="273" dir="0" index="2" bw="1" slack="0"/>
<pin id="274" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln469/5 "/>
</bind>
</comp>

<comp id="278" class="1004" name="or_ln469_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="0"/>
<pin id="280" dir="0" index="1" bw="1" slack="0"/>
<pin id="281" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln469/5 "/>
</bind>
</comp>

<comp id="284" class="1004" name="select_ln469_1_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="0"/>
<pin id="286" dir="0" index="1" bw="7" slack="0"/>
<pin id="287" dir="0" index="2" bw="8" slack="0"/>
<pin id="288" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln469_1/5 "/>
</bind>
</comp>

<comp id="292" class="1004" name="select_ln469_2_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="1" slack="0"/>
<pin id="294" dir="0" index="1" bw="8" slack="0"/>
<pin id="295" dir="0" index="2" bw="8" slack="0"/>
<pin id="296" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln469_2/5 "/>
</bind>
</comp>

<comp id="301" class="1005" name="icmp_ln424_reg_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="1" slack="1"/>
<pin id="303" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln424 "/>
</bind>
</comp>

<comp id="305" class="1005" name="add_ln695_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="11" slack="0"/>
<pin id="307" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="add_ln695 "/>
</bind>
</comp>

<comp id="310" class="1005" name="icmp_ln431_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="1" slack="1"/>
<pin id="312" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln431 "/>
</bind>
</comp>

<comp id="314" class="1005" name="add_ln695_12_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="11" slack="0"/>
<pin id="316" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="add_ln695_12 "/>
</bind>
</comp>

<comp id="319" class="1005" name="tmp_V_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="16" slack="1"/>
<pin id="321" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V "/>
</bind>
</comp>

<comp id="324" class="1005" name="tmp_V_8_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="16" slack="1"/>
<pin id="326" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_8 "/>
</bind>
</comp>

<comp id="330" class="1005" name="sext_ln456_reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="32" slack="1"/>
<pin id="332" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln456 "/>
</bind>
</comp>

<comp id="335" class="1005" name="tmp_21_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="1" slack="1"/>
<pin id="337" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_21 "/>
</bind>
</comp>

<comp id="340" class="1005" name="trunc_ln468_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="16" slack="1"/>
<pin id="342" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln468 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="88"><net_src comp="30" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="0" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="30" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="2" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="101"><net_src comp="82" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="4" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="14" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="113"><net_src comp="103" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="117"><net_src comp="14" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="124"><net_src comp="114" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="129"><net_src comp="107" pin="4"/><net_sink comp="125" pin=0"/></net>

<net id="130"><net_src comp="16" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="135"><net_src comp="107" pin="4"/><net_sink comp="131" pin=0"/></net>

<net id="136"><net_src comp="18" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="141"><net_src comp="118" pin="4"/><net_sink comp="137" pin=0"/></net>

<net id="142"><net_src comp="28" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="147"><net_src comp="118" pin="4"/><net_sink comp="143" pin=0"/></net>

<net id="148"><net_src comp="18" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="152"><net_src comp="84" pin="2"/><net_sink comp="149" pin=0"/></net>

<net id="158"><net_src comp="32" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="159"><net_src comp="84" pin="2"/><net_sink comp="153" pin=1"/></net>

<net id="160"><net_src comp="34" pin="0"/><net_sink comp="153" pin=2"/></net>

<net id="165"><net_src comp="36" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="166"><net_src comp="149" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="172"><net_src comp="153" pin="3"/><net_sink comp="167" pin=0"/></net>

<net id="173"><net_src comp="161" pin="2"/><net_sink comp="167" pin=1"/></net>

<net id="174"><net_src comp="149" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="178"><net_src comp="167" pin="3"/><net_sink comp="175" pin=0"/></net>

<net id="184"><net_src comp="32" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="185"><net_src comp="90" pin="2"/><net_sink comp="179" pin=1"/></net>

<net id="186"><net_src comp="34" pin="0"/><net_sink comp="179" pin=2"/></net>

<net id="191"><net_src comp="175" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="192"><net_src comp="38" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="196"><net_src comp="167" pin="3"/><net_sink comp="193" pin=0"/></net>

<net id="204"><net_src comp="36" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="197" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="211"><net_src comp="200" pin="2"/><net_sink comp="206" pin=1"/></net>

<net id="212"><net_src comp="197" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="218"><net_src comp="50" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="219"><net_src comp="206" pin="3"/><net_sink comp="213" pin=1"/></net>

<net id="220"><net_src comp="52" pin="0"/><net_sink comp="213" pin=2"/></net>

<net id="225"><net_src comp="213" pin="3"/><net_sink comp="221" pin=0"/></net>

<net id="226"><net_src comp="187" pin="2"/><net_sink comp="221" pin=1"/></net>

<net id="232"><net_src comp="68" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="233"><net_src comp="70" pin="0"/><net_sink comp="227" pin=2"/></net>

<net id="238"><net_src comp="227" pin="3"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="187" pin="2"/><net_sink comp="234" pin=1"/></net>

<net id="244"><net_src comp="213" pin="3"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="234" pin="2"/><net_sink comp="240" pin=1"/></net>

<net id="255"><net_src comp="32" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="256"><net_src comp="246" pin="2"/><net_sink comp="250" pin=1"/></net>

<net id="257"><net_src comp="34" pin="0"/><net_sink comp="250" pin=2"/></net>

<net id="262"><net_src comp="221" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="72" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="268"><net_src comp="240" pin="2"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="258" pin="2"/><net_sink comp="264" pin=1"/></net>

<net id="275"><net_src comp="264" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="276"><net_src comp="74" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="277"><net_src comp="76" pin="0"/><net_sink comp="270" pin=2"/></net>

<net id="282"><net_src comp="264" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="221" pin="2"/><net_sink comp="278" pin=1"/></net>

<net id="289"><net_src comp="250" pin="3"/><net_sink comp="284" pin=0"/></net>

<net id="290"><net_src comp="78" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="291"><net_src comp="80" pin="0"/><net_sink comp="284" pin=2"/></net>

<net id="297"><net_src comp="278" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="298"><net_src comp="270" pin="3"/><net_sink comp="292" pin=1"/></net>

<net id="299"><net_src comp="284" pin="3"/><net_sink comp="292" pin=2"/></net>

<net id="300"><net_src comp="292" pin="3"/><net_sink comp="96" pin=2"/></net>

<net id="304"><net_src comp="125" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="308"><net_src comp="131" pin="2"/><net_sink comp="305" pin=0"/></net>

<net id="309"><net_src comp="305" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="313"><net_src comp="137" pin="2"/><net_sink comp="310" pin=0"/></net>

<net id="317"><net_src comp="143" pin="2"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="322"><net_src comp="84" pin="2"/><net_sink comp="319" pin=0"/></net>

<net id="323"><net_src comp="319" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="327"><net_src comp="90" pin="2"/><net_sink comp="324" pin=0"/></net>

<net id="328"><net_src comp="324" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="329"><net_src comp="324" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="333"><net_src comp="175" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="334"><net_src comp="330" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="338"><net_src comp="179" pin="3"/><net_sink comp="335" pin=0"/></net>

<net id="339"><net_src comp="335" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="343"><net_src comp="193" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="344"><net_src comp="340" pin="1"/><net_sink comp="227" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: phase_mat_4372 | {5 }
 - Input state : 
	Port: xFAngleKernel<2, 0, 1080, 1920, 3, 0, 1, 5, 1, 1920, 5760> : gradx2_mat_4367 | {4 }
	Port: xFAngleKernel<2, 0, 1080, 1920, 3, 0, 1, 5, 1, 1920, 5760> : grady2_mat_4370 | {4 }
  - Chain level:
	State 1
	State 2
		icmp_ln424 : 1
		add_ln695 : 1
		br_ln424 : 2
	State 3
		icmp_ln431 : 1
		add_ln695_12 : 1
		br_ln431 : 2
	State 4
		sub_ln455 : 1
		select_ln455 : 2
		sext_ln456 : 3
		mul_ln463 : 4
		trunc_ln468 : 3
	State 5
		sub_ln456 : 1
		select_ln456 : 2
		shl_ln : 3
		specfucore_ln463 : 1
		rend : 1
		icmp_ln465 : 4
		add_ln468 : 1
		icmp_ln469 : 4
		xor_ln465 : 5
		and_ln469 : 5
		select_ln469 : 5
		or_ln469 : 5
		select_ln469_1 : 1
		select_ln469_2 : 5
		write_ln167 : 6
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |   DSP   |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|          |     add_ln695_fu_131    |    0    |    0    |    18   |
|    add   |   add_ln695_12_fu_143   |    0    |    0    |    18   |
|          |     add_ln468_fu_234    |    0    |    0    |    39   |
|----------|-------------------------|---------|---------|---------|
|    mul   |        grp_fu_187       |    1    |    71   |    1    |
|----------|-------------------------|---------|---------|---------|
|          |    icmp_ln424_fu_125    |    0    |    0    |    13   |
|   icmp   |    icmp_ln431_fu_137    |    0    |    0    |    13   |
|          |    icmp_ln465_fu_221    |    0    |    0    |    20   |
|          |    icmp_ln469_fu_240    |    0    |    0    |    20   |
|----------|-------------------------|---------|---------|---------|
|          |   select_ln455_fu_167   |    0    |    0    |    17   |
|          |   select_ln456_fu_206   |    0    |    0    |    17   |
|  select  |   select_ln469_fu_270   |    0    |    0    |    8    |
|          |  select_ln469_1_fu_284  |    0    |    0    |    8    |
|          |  select_ln469_2_fu_292  |    0    |    0    |    8    |
|----------|-------------------------|---------|---------|---------|
|    sub   |     sub_ln455_fu_161    |    0    |    0    |    23   |
|          |     sub_ln456_fu_200    |    0    |    0    |    23   |
|----------|-------------------------|---------|---------|---------|
|    xor   |     xor_ln472_fu_246    |    0    |    0    |    16   |
|          |     xor_ln465_fu_258    |    0    |    0    |    2    |
|----------|-------------------------|---------|---------|---------|
|    and   |     and_ln469_fu_264    |    0    |    0    |    2    |
|----------|-------------------------|---------|---------|---------|
|    or    |     or_ln469_fu_278     |    0    |    0    |    2    |
|----------|-------------------------|---------|---------|---------|
|   read   |     tmp_V_read_fu_84    |    0    |    0    |    0    |
|          |    tmp_V_8_read_fu_90   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   write  | write_ln167_write_fu_96 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |    sext_ln455_fu_149    |    0    |    0    |    0    |
|   sext   |    sext_ln456_fu_175    |    0    |    0    |    0    |
|          |   sext_ln456_1_fu_197   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |        tmp_fu_153       |    0    |    0    |    0    |
| bitselect|      tmp_21_fu_179      |    0    |    0    |    0    |
|          |      tmp_22_fu_250      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   trunc  |    trunc_ln468_fu_193   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|bitconcatenate|      shl_ln_fu_213      |    0    |    0    |    0    |
|          |      shl_ln1_fu_227     |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    1    |    71   |   268   |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|add_ln695_12_reg_314|   11   |
|  add_ln695_reg_305 |   11   |
|  empty_63_reg_114  |   11   |
|    empty_reg_103   |   11   |
| icmp_ln424_reg_301 |    1   |
| icmp_ln431_reg_310 |    1   |
| sext_ln456_reg_330 |   32   |
|   tmp_21_reg_335   |    1   |
|   tmp_V_8_reg_324  |   16   |
|    tmp_V_reg_319   |   16   |
| trunc_ln468_reg_340|   16   |
+--------------------+--------+
|        Total       |   127  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_187 |  p0  |   2  |  17  |   34   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   34   ||  0.755  ||    9    |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |   71   |   268  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |    9   |
|  Register |    -   |    -   |   127  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    0   |   198  |   277  |
+-----------+--------+--------+--------+--------+
