
****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/prim_xilinx/vivado_script.tcl
# set_param general.maxThreads 1
# add_files -norecurse prim_alert_pkg.sv prim_mubi_pkg.sv prim_pad_wrapper_pkg.sv prim_pkg.sv prim_secded_pkg.sv prim_subreg_pkg.sv prim_util_pkg.sv top_pkg.sv tlul_pkg.sv prim_generic_flop_2sync.sv prim_generic_flop.sv prim_generic_buf.sv BUFG.v BUFGCE.v BUFGMUX.v IOBUF.v prim_alert_sender.sv prim_buf.sv prim_diff_decode.sv prim_flop_2sync.sv prim_intr_hw.sv prim_pulse_sync.sv prim_reg_cdc.sv prim_sec_anchor_buf.sv prim_secded_inv_39_32_dec.sv prim_secded_inv_39_32_enc.sv prim_secded_inv_64_57_dec.sv prim_secded_inv_64_57_enc.sv prim_subreg.sv prim_subreg_ext.sv prim_sync_reqack.sv prim_xilinx_buf.sv prim_xilinx_clock_buf.sv prim_xilinx_clock_gating.sv prim_xilinx_clock_mux2.sv prim_xilinx_flop.sv prim_xilinx_flop_en.sv prim_xilinx_pad_attr.sv prim_xilinx_pad_wrapper.sv prim_xilinx_xor2.sv tlul_adapter_reg.sv tlul_cmd_intg_chk.sv tlul_data_integ_dec.sv tlul_data_integ_enc.sv tlul_err.sv tlul_rsp_intg_gen.sv
# if {[glob -nocomplain -directory "/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/prim_xilinx" "*.vh"] != ""} {
#   set_property is_global_include true [get_files [glob -nocomplain -directory "/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/prim_xilinx" "*.vh"]] 
# }
# if {[glob -nocomplain -directory "/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/prim_xilinx" "*.svh"] != ""} {
#   set_property is_global_include true [get_files [glob -nocomplain -directory "/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/prim_xilinx" "*.svh"]] 
# }
# synth_design -top prim_xilinx_pad_wrapper \
#     -part xc7a100tfgg676-1 \
#     -flatten_hierarchy rebuilt \
#     -gated_clock_conversion off \
#     -bufg 12 \
#     -directive AreaOptimized_high \
#     -fanout_limit 400 \
#     -no_lc \
#     -fsm_extraction auto \
#     -keep_equivalent_registers \
#     -resource_sharing off \
#     -cascade_dsp auto \
#     -control_set_opt_threshold auto \
#     -max_bram 0 \
#     -max_uram 0 \
#     -max_dsp 0 \
#     -max_bram_cascade_height 0 \
#     -max_uram_cascade_height 0 \
#     -shreg_min_size 5
Command: synth_design -top prim_xilinx_pad_wrapper -part xc7a100tfgg676-1 -flatten_hierarchy rebuilt -gated_clock_conversion off -bufg 12 -directive AreaOptimized_high -fanout_limit 400 -no_lc -fsm_extraction auto -keep_equivalent_registers -resource_sharing off -cascade_dsp auto -control_set_opt_threshold auto -max_bram 0 -max_uram 0 -max_dsp 0 -max_bram_cascade_height 0 -max_uram_cascade_height 0 -shreg_min_size 5
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Vivado_Tcl 4-288] User specified maximum number of block RAM allowed in design is 0
INFO: [Vivado_Tcl 4-551] User specified maximum number of Ultra RAM blocks allowed in design is 0
INFO: [Vivado_Tcl 4-287] User specified maximum number of block DSP allowed in design is 0
INFO: [Vivado_Tcl 4-549] User specified maximum number of BRAM that can be cascaded is 0
INFO: [Vivado_Tcl 4-550] User specified maximum number of URAM that can be cascaded is 0
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 1 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 27892
WARNING: [Synth 8-2507] parameter declaration becomes local in prim_buf with formal parameter declaration list [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/prim_xilinx/prim_buf.sv:24]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFG [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/prim_xilinx/BUFG.v:38]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFGCE [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/prim_xilinx/BUFGCE.v:37]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFGMUX [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/prim_xilinx/BUFGMUX.v:23]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module IOBUF [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/prim_xilinx/IOBUF.v:42]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2845.617 ; gain = 0.000 ; free physical = 303358 ; free virtual = 386796
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'prim_xilinx_pad_wrapper' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/prim_xilinx/prim_xilinx_pad_wrapper.sv:9]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/prim_xilinx/IOBUF.v:42]
WARNING: [Synth 8-3848] Net GTS in module/entity IOBUF does not have driver. [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/prim_xilinx/IOBUF.v:62]
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (1#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/prim_xilinx/IOBUF.v:42]
INFO: [Synth 8-6155] done synthesizing module 'prim_xilinx_pad_wrapper' (2#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/prim_xilinx/prim_xilinx_pad_wrapper.sv:9]
WARNING: [Synth 8-7129] Port clk_scan_i in module prim_xilinx_pad_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port scanmode_i in module prim_xilinx_pad_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port pok_i[7] in module prim_xilinx_pad_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port pok_i[6] in module prim_xilinx_pad_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port pok_i[5] in module prim_xilinx_pad_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port pok_i[4] in module prim_xilinx_pad_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port pok_i[3] in module prim_xilinx_pad_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port pok_i[2] in module prim_xilinx_pad_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port pok_i[1] in module prim_xilinx_pad_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port pok_i[0] in module prim_xilinx_pad_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port attr_i[drive_strength][3] in module prim_xilinx_pad_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port attr_i[drive_strength][2] in module prim_xilinx_pad_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port attr_i[drive_strength][1] in module prim_xilinx_pad_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port attr_i[drive_strength][0] in module prim_xilinx_pad_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port attr_i[slew_rate][1] in module prim_xilinx_pad_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port attr_i[slew_rate][0] in module prim_xilinx_pad_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port attr_i[od_en] in module prim_xilinx_pad_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port attr_i[schmitt_en] in module prim_xilinx_pad_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port attr_i[keep_en] in module prim_xilinx_pad_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port attr_i[pull_select] in module prim_xilinx_pad_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port attr_i[pull_en] in module prim_xilinx_pad_wrapper is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2845.617 ; gain = 0.000 ; free physical = 302742 ; free virtual = 386184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2845.617 ; gain = 0.000 ; free physical = 302453 ; free virtual = 385896
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg676-1
INFO: [Device 21-403] Loading part xc7a100tfgg676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2853.477 ; gain = 7.859 ; free physical = 302390 ; free virtual = 385834
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2853.477 ; gain = 7.859 ; free physical = 302137 ; free virtual = 385586
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port clk_scan_i in module prim_xilinx_pad_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port scanmode_i in module prim_xilinx_pad_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port pok_i[7] in module prim_xilinx_pad_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port pok_i[6] in module prim_xilinx_pad_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port pok_i[5] in module prim_xilinx_pad_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port pok_i[4] in module prim_xilinx_pad_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port pok_i[3] in module prim_xilinx_pad_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port pok_i[2] in module prim_xilinx_pad_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port pok_i[1] in module prim_xilinx_pad_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port pok_i[0] in module prim_xilinx_pad_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port attr_i[drive_strength][3] in module prim_xilinx_pad_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port attr_i[drive_strength][2] in module prim_xilinx_pad_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port attr_i[drive_strength][1] in module prim_xilinx_pad_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port attr_i[drive_strength][0] in module prim_xilinx_pad_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port attr_i[slew_rate][1] in module prim_xilinx_pad_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port attr_i[slew_rate][0] in module prim_xilinx_pad_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port attr_i[od_en] in module prim_xilinx_pad_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port attr_i[schmitt_en] in module prim_xilinx_pad_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port attr_i[keep_en] in module prim_xilinx_pad_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port attr_i[pull_select] in module prim_xilinx_pad_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port attr_i[pull_en] in module prim_xilinx_pad_wrapper is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2853.477 ; gain = 7.859 ; free physical = 308033 ; free virtual = 391536
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2853.477 ; gain = 7.859 ; free physical = 307994 ; free virtual = 391498
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2853.477 ; gain = 7.859 ; free physical = 307982 ; free virtual = 391486
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: synth_design option "-fanout_limit" is deprecated.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2853.477 ; gain = 7.859 ; free physical = 306902 ; free virtual = 390410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2853.477 ; gain = 7.859 ; free physical = 306899 ; free virtual = 390408
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2853.477 ; gain = 7.859 ; free physical = 306914 ; free virtual = 390422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2853.477 ; gain = 7.859 ; free physical = 306979 ; free virtual = 390487
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2853.477 ; gain = 7.859 ; free physical = 306970 ; free virtual = 390479
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2853.477 ; gain = 7.859 ; free physical = 306964 ; free virtual = 390473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT1  |     2|
|2     |LUT2  |     3|
|3     |LUT4  |     1|
|4     |IBUF  |     5|
|5     |IOBUF |     1|
|6     |OBUF  |     1|
|7     |OBUFT |     1|
+------+------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    14|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2853.477 ; gain = 7.859 ; free physical = 306958 ; free virtual = 390467
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 4 critical warnings and 45 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2853.477 ; gain = 7.859 ; free physical = 306948 ; free virtual = 390456
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2853.477 ; gain = 7.859 ; free physical = 306945 ; free virtual = 390453
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2874.578 ; gain = 0.000 ; free physical = 306720 ; free virtual = 390229
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2874.578 ; gain = 0.000 ; free physical = 306025 ; free virtual = 389538
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instance 

Synth Design complete, checksum: d44697a3
INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 45 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:25 . Memory (MB): peak = 2874.578 ; gain = 29.109 ; free physical = 306168 ; free virtual = 389649
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# report_utilization -file /home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/prim_xilinx/util_temp_prim_xilinx_pad_wrapper_vivado_synth.log
# report_timing_summary -file /home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/prim_xilinx/timing_temp_prim_xilinx_pad_wrapper_vivado_synth.log -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10000 -input_pins -routable_nets
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
report_timing_summary: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2936.250 ; gain = 61.672 ; free physical = 310077 ; free virtual = 393609
# report_power -file /home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/prim_xilinx/power_temp_prim_xilinx_pad_wrapper_vivado_synth.log
Command: report_power -file /home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/prim_xilinx/power_temp_prim_xilinx_pad_wrapper_vivado_synth.log
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Common 17-206] Exiting Vivado at Wed May  4 16:54:05 2022...
real 58.87
user 66.59
sys 4.87
