v 20130925 2
C 40000 40000 0 0 0 title-B.sym
C 45400 45400 1 0 0 npn-2.sym
{
T 46000 45900 5 10 0 0 0 0 1
device=NPN_TRANSISTOR
T 46000 45900 5 10 1 1 0 0 1
refdes=Q?
}
C 44000 45700 1 0 0 capacitor-1.sym
{
T 44200 46400 5 10 0 0 0 0 1
device=CAPACITOR
T 44200 46200 5 10 1 1 0 0 1
refdes=C?
T 44200 46600 5 10 0 0 0 0 1
symversion=0.1
}
C 42600 46500 1 0 0 capacitor-1.sym
{
T 42800 47200 5 10 0 0 0 0 1
device=CAPACITOR
T 42800 47000 5 10 1 1 0 0 1
refdes=C?
T 42800 47400 5 10 0 0 0 0 1
symversion=0.1
}
C 42600 45700 1 0 0 capacitor-1.sym
{
T 42800 46400 5 10 0 0 0 0 1
device=CAPACITOR
T 42800 46200 5 10 1 1 0 0 1
refdes=C?
T 42800 46600 5 10 0 0 0 0 1
symversion=0.1
}
C 46200 48000 1 90 0 coil-1.sym
{
T 45800 48200 5 10 0 0 90 0 1
device=COIL
T 46000 48200 5 10 1 1 90 0 1
refdes=L?
T 45600 48200 5 10 0 0 90 0 1
symversion=0.1
}
C 46200 49200 1 90 0 coil-1.sym
{
T 45800 49400 5 10 0 0 90 0 1
device=COIL
T 46000 49400 5 10 1 1 90 0 1
refdes=L?
T 45600 49400 5 10 0 0 90 0 1
symversion=0.1
}
C 46200 46600 1 90 0 coil-1.sym
{
T 45800 46800 5 10 0 0 90 0 1
device=COIL
T 46000 46800 5 10 1 1 90 0 1
refdes=L?
T 45600 46800 5 10 0 0 90 0 1
symversion=0.1
}
C 45200 46700 1 90 0 resistor-1.sym
{
T 44800 47000 5 10 0 0 90 0 1
device=RESISTOR
T 44900 46900 5 10 1 1 90 0 1
refdes=R?
}
C 45200 48000 1 90 0 resistor-1.sym
{
T 44800 48300 5 10 0 0 90 0 1
device=RESISTOR
T 44900 48200 5 10 1 1 90 0 1
refdes=R?
}
C 46000 44300 1 90 0 resistor-1.sym
{
T 45600 44600 5 10 0 0 90 0 1
device=RESISTOR
T 45700 44500 5 10 1 1 90 0 1
refdes=R?
}
C 43900 43900 1 90 0 resistor-1.sym
{
T 43500 44200 5 10 0 0 90 0 1
device=RESISTOR
T 43600 44100 5 10 1 1 90 0 1
refdes=R?
}
C 43900 49300 1 90 0 capacitor-1.sym
{
T 43200 49500 5 10 0 0 90 0 1
device=CAPACITOR
T 43400 49500 5 10 1 1 90 0 1
refdes=C?
T 43000 49500 5 10 0 0 90 0 1
symversion=0.1
}
C 44800 49300 1 90 0 capacitor-1.sym
{
T 44100 49500 5 10 0 0 90 0 1
device=CAPACITOR
T 44300 49500 5 10 1 1 90 0 1
refdes=C?
T 43900 49500 5 10 0 0 90 0 1
symversion=0.1
}
C 49000 46500 1 0 0 coil-1.sym
{
T 49200 46900 5 10 0 0 0 0 1
device=COIL
T 49200 46700 5 10 1 1 0 0 1
refdes=L?
T 49200 47100 5 10 0 0 0 0 1
symversion=0.1
}
C 47700 46500 1 0 0 coil-1.sym
{
T 47900 46900 5 10 0 0 0 0 1
device=COIL
T 47900 46700 5 10 1 1 0 0 1
refdes=L?
T 47900 47100 5 10 0 0 0 0 1
symversion=0.1
}
C 48400 50200 1 0 0 coil-1.sym
{
T 48600 50600 5 10 0 0 0 0 1
device=COIL
T 48600 50400 5 10 1 1 0 0 1
refdes=L?
T 48600 50800 5 10 0 0 0 0 1
symversion=0.1
}
C 46500 46300 1 0 0 capacitor-1.sym
{
T 46700 47000 5 10 0 0 0 0 1
device=CAPACITOR
T 46700 46800 5 10 1 1 0 0 1
refdes=C?
T 46700 47200 5 10 0 0 0 0 1
symversion=0.1
}
C 49000 43200 1 90 0 capacitor-1.sym
{
T 48300 43400 5 10 0 0 90 0 1
device=CAPACITOR
T 48500 43400 5 10 1 1 90 0 1
refdes=C?
T 48100 43400 5 10 0 0 90 0 1
symversion=0.1
}
C 47100 43200 1 90 0 capacitor-1.sym
{
T 46400 43400 5 10 0 0 90 0 1
device=CAPACITOR
T 46600 43400 5 10 1 1 90 0 1
refdes=C?
T 46200 43400 5 10 0 0 90 0 1
symversion=0.1
}
C 48100 43200 1 90 0 capacitor-1.sym
{
T 47400 43400 5 10 0 0 90 0 1
device=CAPACITOR
T 47600 43400 5 10 1 1 90 0 1
refdes=C?
T 47200 43400 5 10 0 0 90 0 1
symversion=0.1
}
C 46000 43200 1 90 0 resistor-1.sym
{
T 45600 43500 5 10 0 0 90 0 1
device=RESISTOR
T 45700 43400 5 10 1 1 90 0 1
refdes=R?
}
C 51000 45300 1 90 0 capacitor-1.sym
{
T 50300 45500 5 10 0 0 90 0 1
device=CAPACITOR
T 50500 45500 5 10 1 1 90 0 1
refdes=C?
T 50100 45500 5 10 0 0 90 0 1
symversion=0.1
}
C 50200 45300 1 90 0 capacitor-1.sym
{
T 49500 45500 5 10 0 0 90 0 1
device=CAPACITOR
T 49700 45500 5 10 1 1 90 0 1
refdes=C?
T 49300 45500 5 10 0 0 90 0 1
symversion=0.1
}
C 51000 46300 1 0 0 capacitor-1.sym
{
T 51200 47000 5 10 0 0 0 0 1
device=CAPACITOR
T 51200 46800 5 10 1 1 0 0 1
refdes=C?
T 51200 47200 5 10 0 0 0 0 1
symversion=0.1
}
C 47300 49300 1 90 0 capacitor-1.sym
{
T 46600 49500 5 10 0 0 90 0 1
device=CAPACITOR
T 46800 49500 5 10 1 1 90 0 1
refdes=C?
T 46400 49500 5 10 0 0 90 0 1
symversion=0.1
}
C 48200 49300 1 90 0 capacitor-1.sym
{
T 47500 49500 5 10 0 0 90 0 1
device=CAPACITOR
T 47700 49500 5 10 1 1 90 0 1
refdes=C?
T 47300 49500 5 10 0 0 90 0 1
symversion=0.1
}
N 48400 50200 43700 50200 4
N 46200 49200 46200 49000 4
N 45100 50200 45100 48900 4
N 45100 48000 45100 47600 4
N 46200 48000 46200 47600 4
N 46500 46500 45900 46500 4
N 45100 46700 45100 45900 4
N 44900 45900 45400 45900 4
N 45900 45400 45900 45200 4
N 45900 44300 45900 44100 4
N 48800 44100 45900 44100 4
N 45900 43200 48800 43200 4
N 44000 45900 43500 45900 4
N 43800 44800 43800 45900 4
N 43800 45900 43800 46700 4
N 43800 46700 43500 46700 4
N 42600 46700 42600 45900 4
C 43700 42700 1 0 0 gnd-1.sym
C 47900 48700 1 0 0 gnd-1.sym
C 49900 42700 1 0 0 gnd-1.sym
C 45800 42700 1 0 0 gnd-1.sym
N 45900 46500 45900 46400 4
N 46200 46500 46200 46600 4
N 49000 46500 48700 46500 4
N 47700 46500 47400 46500 4
N 50000 46500 51000 46500 4
N 50000 46500 50000 46200 4
N 50000 46200 50800 46200 4
N 50000 43000 50000 45300 4
N 44600 49000 43700 49000 4
N 43800 43900 43800 43000 4
C 43600 48700 1 0 0 gnd-1.sym
N 44600 49000 44600 49300 4
N 43700 49000 43700 49300 4
N 48000 49300 48000 49000 4
N 48000 49000 47100 49000 4
N 47100 49000 47100 49300 4
C 49900 50300 1 0 0 vcc_1.sym
N 49400 50200 50100 50200 4
N 50100 50200 50100 50300 4
C 41100 45800 1 0 0 input-1.sym
{
T 41100 46100 5 10 0 0 0 0 1
device=INPUT
}
C 52100 46400 1 0 0 output-1.sym
{
T 52200 46700 5 10 0 0 0 0 1
device=OUTPUT
}
N 42600 45900 41900 45900 4
N 52100 46500 51900 46500 4
N 45900 43000 45900 43200 4
N 50800 45300 50800 44800 4
N 50800 44800 50000 44800 4
