#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:24:36 MDT 2013
# Start of session at: Mon Jan 29 15:33:48 2018
# Process ID: 5403
# Log file: /home/cse/Desktop/CS220/Lab2/Lab2_1/seven_bit_adder/planAhead_run_2/planAhead.log
# Journal file: /home/cse/Desktop/CS220/Lab2/Lab2_1/seven_bit_adder/planAhead_run_2/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Common 17-86] Your PlanAhead license expires in 2 day(s)
INFO: [Device 21-36] Loading parts and site information from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source /home/cse/Desktop/CS220/Lab2/Lab2_1/seven_bit_adder/pa.fromNetlist.tcl
# create_project -name seven_bit_adder -dir "/home/cse/Desktop/CS220/Lab2/Lab2_1/seven_bit_adder/planAhead_run_2" -part xc3s500efg320-4
create_project: Time (s): cpu = 00:00:27 ; elapsed = 00:00:16 . Memory (MB): peak = 2659.789 ; gain = 20.172
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "/home/cse/Desktop/CS220/Lab2/Lab2_1/seven_bit_adder/seven_bit_adder.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {/home/cse/Desktop/CS220/Lab2/Lab2_1/seven_bit_adder} }
# set_property target_constrs_file "seven_bit_adder.ucf" [current_fileset -constrset]
Adding file '/home/cse/Desktop/CS220/Lab2/Lab2_1/seven_bit_adder/seven_bit_adder.ucf' to fileset 'constrs_1'
# add_files [list {seven_bit_adder.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc3s500efg320-4
Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design seven_bit_adder.ngc ...
WARNING:NetListWriters:298 - No output is written to seven_bit_adder.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file seven_bit_adder.edif ...
ngc2edif: Total memory usage is 103652 kilobytes

Parsing EDIF File [./planAhead_run_2/seven_bit_adder.data/cache/seven_bit_adder_ngc_1894fbba.edif]
Finished Parsing EDIF File [./planAhead_run_2/seven_bit_adder.data/cache/seven_bit_adder_ngc_1894fbba.edif]
INFO: [Designutils 20-910] Reading macro library /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn
Parsing EDIF File [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Finished Parsing EDIF File [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Loading clock regions from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/xc3s500e/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/xc3s500e/ClockBuffers.xml
Loading package from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/xc3s500e/fg320/Package.xml
Loading io standards from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3e/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/xc3s500e/fg320/SSORules.xml
Loading list of drcs for the architecture : /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3e/spartan3e/drc.xml
INFO: [Timing 38-77] Reading timing library /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
INFO: [Timing 38-34] Done reading timing library /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
Parsing UCF File [/home/cse/Desktop/CS220/Lab2/Lab2_1/seven_bit_adder/seven_bit_adder.ucf]
WARNING: [Constraints 18-7] Clock terminal pb1 is located on a non-clock IO location D18 this can produce sub-optimal results [/home/cse/Desktop/CS220/Lab2/Lab2_1/seven_bit_adder/seven_bit_adder.ucf:16]
WARNING: [Constraints 18-7] Clock terminal pb2 is located on a non-clock IO location V4 this can produce sub-optimal results [/home/cse/Desktop/CS220/Lab2/Lab2_1/seven_bit_adder/seven_bit_adder.ucf:17]
WARNING: [Constraints 18-7] Clock terminal pb3 is located on a non-clock IO location H13 this can produce sub-optimal results [/home/cse/Desktop/CS220/Lab2/Lab2_1/seven_bit_adder/seven_bit_adder.ucf:18]
WARNING: [Constraints 18-7] Clock terminal pb4 is located on a non-clock IO location K17 this can produce sub-optimal results [/home/cse/Desktop/CS220/Lab2/Lab2_1/seven_bit_adder/seven_bit_adder.ucf:19]
Finished Parsing UCF File [/home/cse/Desktop/CS220/Lab2/Lab2_1/seven_bit_adder/seven_bit_adder.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 86b2ed0a
link_design: Time (s): cpu = 00:01:22 ; elapsed = 00:00:38 . Memory (MB): peak = 2774.672 ; gain = 108.875
exit
ERROR: [#UNDEF] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
 (See /home/cse/Desktop/CS220/Lab2/Lab2_1/seven_bit_adder/planAhead_pid5403.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Mon Jan 29 15:36:51 2018...
INFO: [Common 17-83] Releasing license: PlanAhead
