0.6
2018.1
Apr  4 2018
19:30:32
F:/FPGA/Basys3/project/05_decoder_display/prj/project_1.sim/sim_1/behav/xsim/glbl.v,1522801934,verilog,,,,glbl,,,,,,,,
F:/FPGA/Basys3/project/05_decoder_display/prj/project_1.srcs/sim_1/new/seg_display_tb.v,1526959766,verilog,,,,seg_display_tb,,,,,,,,
F:/FPGA/Basys3/project/05_decoder_display/prj/project_1.srcs/sources_1/new/seg_display.v,1526958808,verilog,,F:/FPGA/Basys3/project/05_decoder_display/prj/project_1.srcs/sim_1/new/seg_display_tb.v,,decoder2_4;decoder_display;seg_display,,,,,,,,
