
*** Running vivado
    with args -log Zynq_RealFFT_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source Zynq_RealFFT_wrapper.tcl -notrace


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source Zynq_RealFFT_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_Zynq/lab2/vivado_ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.4/data/ip'.
Command: link_design -top Zynq_RealFFT_wrapper -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_Zynq/lab2/project_1/project_1.srcs/sources_1/bd/Zynq_RealFFT/ip/Zynq_RealFFT_axi_dma_0_0/Zynq_RealFFT_axi_dma_0_0.dcp' for cell 'Zynq_RealFFT_i/axi_dma_0'
INFO: [Project 1-454] Reading design checkpoint '/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_Zynq/lab2/project_1/project_1.srcs/sources_1/bd/Zynq_RealFFT/ip/Zynq_RealFFT_axi_smc_1/Zynq_RealFFT_axi_smc_1.dcp' for cell 'Zynq_RealFFT_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint '/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_Zynq/lab2/project_1/project_1.srcs/sources_1/bd/Zynq_RealFFT/ip/Zynq_RealFFT_processing_system7_0_0/Zynq_RealFFT_processing_system7_0_0.dcp' for cell 'Zynq_RealFFT_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_Zynq/lab2/project_1/project_1.srcs/sources_1/bd/Zynq_RealFFT/ip/Zynq_RealFFT_rst_ps7_0_100M_1/Zynq_RealFFT_rst_ps7_0_100M_1.dcp' for cell 'Zynq_RealFFT_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_Zynq/lab2/project_1/project_1.srcs/sources_1/bd/Zynq_RealFFT/ip/Zynq_RealFFT_axis_subset_converter_0_0/Zynq_RealFFT_axis_subset_converter_0_0.dcp' for cell 'Zynq_RealFFT_i/RealFFT/axis_subset_converter_0'
INFO: [Project 1-454] Reading design checkpoint '/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_Zynq/lab2/project_1/project_1.srcs/sources_1/bd/Zynq_RealFFT/ip/Zynq_RealFFT_hls_real2xfft_0_0/Zynq_RealFFT_hls_real2xfft_0_0.dcp' for cell 'Zynq_RealFFT_i/RealFFT/hls_real2xfft_0'
INFO: [Project 1-454] Reading design checkpoint '/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_Zynq/lab2/project_1/project_1.srcs/sources_1/bd/Zynq_RealFFT/ip/Zynq_RealFFT_hls_xfft2real_0_0/Zynq_RealFFT_hls_xfft2real_0_0.dcp' for cell 'Zynq_RealFFT_i/RealFFT/hls_xfft2real_0'
INFO: [Project 1-454] Reading design checkpoint '/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_Zynq/lab2/project_1/project_1.srcs/sources_1/bd/Zynq_RealFFT/ip/Zynq_RealFFT_xfft_0_0/Zynq_RealFFT_xfft_0_0.dcp' for cell 'Zynq_RealFFT_i/RealFFT/xfft_0'
INFO: [Project 1-454] Reading design checkpoint '/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_Zynq/lab2/project_1/project_1.srcs/sources_1/bd/Zynq_RealFFT/ip/Zynq_RealFFT_xlconstant_0_0/Zynq_RealFFT_xlconstant_0_0.dcp' for cell 'Zynq_RealFFT_i/RealFFT/xlconstant_0'
INFO: [Project 1-454] Reading design checkpoint '/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_Zynq/lab2/project_1/project_1.srcs/sources_1/bd/Zynq_RealFFT/ip/Zynq_RealFFT_xbar_0/Zynq_RealFFT_xbar_0.dcp' for cell 'Zynq_RealFFT_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_Zynq/lab2/project_1/project_1.srcs/sources_1/bd/Zynq_RealFFT/ip/Zynq_RealFFT_auto_pc_0/Zynq_RealFFT_auto_pc_0.dcp' for cell 'Zynq_RealFFT_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_Zynq/lab2/project_1/project_1.srcs/sources_1/bd/Zynq_RealFFT/ip/Zynq_RealFFT_auto_ds_0/Zynq_RealFFT_auto_ds_0.dcp' for cell 'Zynq_RealFFT_i/ps7_0_axi_periph/s01_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_Zynq/lab2/project_1/project_1.srcs/sources_1/bd/Zynq_RealFFT/ip/Zynq_RealFFT_auto_pc_1/Zynq_RealFFT_auto_pc_1.dcp' for cell 'Zynq_RealFFT_i/ps7_0_axi_periph/s01_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 669 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_Zynq/lab2/project_1/project_1.srcs/sources_1/bd/Zynq_RealFFT/ip/Zynq_RealFFT_processing_system7_0_0/Zynq_RealFFT_processing_system7_0_0.xdc] for cell 'Zynq_RealFFT_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_Zynq/lab2/project_1/project_1.srcs/sources_1/bd/Zynq_RealFFT/ip/Zynq_RealFFT_processing_system7_0_0/Zynq_RealFFT_processing_system7_0_0.xdc] for cell 'Zynq_RealFFT_i/processing_system7_0/inst'
Parsing XDC File [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_Zynq/lab2/project_1/project_1.srcs/sources_1/bd/Zynq_RealFFT/ip/Zynq_RealFFT_axi_dma_0_0/Zynq_RealFFT_axi_dma_0_0.xdc] for cell 'Zynq_RealFFT_i/axi_dma_0/U0'
Finished Parsing XDC File [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_Zynq/lab2/project_1/project_1.srcs/sources_1/bd/Zynq_RealFFT/ip/Zynq_RealFFT_axi_dma_0_0/Zynq_RealFFT_axi_dma_0_0.xdc] for cell 'Zynq_RealFFT_i/axi_dma_0/U0'
Parsing XDC File [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_Zynq/lab2/project_1/project_1.srcs/sources_1/bd/Zynq_RealFFT/ip/Zynq_RealFFT_rst_ps7_0_100M_1/Zynq_RealFFT_rst_ps7_0_100M_1_board.xdc] for cell 'Zynq_RealFFT_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_Zynq/lab2/project_1/project_1.srcs/sources_1/bd/Zynq_RealFFT/ip/Zynq_RealFFT_rst_ps7_0_100M_1/Zynq_RealFFT_rst_ps7_0_100M_1_board.xdc] for cell 'Zynq_RealFFT_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_Zynq/lab2/project_1/project_1.srcs/sources_1/bd/Zynq_RealFFT/ip/Zynq_RealFFT_rst_ps7_0_100M_1/Zynq_RealFFT_rst_ps7_0_100M_1.xdc] for cell 'Zynq_RealFFT_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_Zynq/lab2/project_1/project_1.srcs/sources_1/bd/Zynq_RealFFT/ip/Zynq_RealFFT_rst_ps7_0_100M_1/Zynq_RealFFT_rst_ps7_0_100M_1.xdc] for cell 'Zynq_RealFFT_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_Zynq/lab2/project_1/project_1.srcs/sources_1/bd/Zynq_RealFFT/ip/Zynq_RealFFT_axi_smc_1/bd_0/ip/ip_1/bd_851d_psr_aclk_0_board.xdc] for cell 'Zynq_RealFFT_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_Zynq/lab2/project_1/project_1.srcs/sources_1/bd/Zynq_RealFFT/ip/Zynq_RealFFT_axi_smc_1/bd_0/ip/ip_1/bd_851d_psr_aclk_0_board.xdc] for cell 'Zynq_RealFFT_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_Zynq/lab2/project_1/project_1.srcs/sources_1/bd/Zynq_RealFFT/ip/Zynq_RealFFT_axi_smc_1/bd_0/ip/ip_1/bd_851d_psr_aclk_0.xdc] for cell 'Zynq_RealFFT_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_Zynq/lab2/project_1/project_1.srcs/sources_1/bd/Zynq_RealFFT/ip/Zynq_RealFFT_axi_smc_1/bd_0/ip/ip_1/bd_851d_psr_aclk_0.xdc] for cell 'Zynq_RealFFT_i/axi_smc/inst/clk_map/psr_aclk/U0'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_Zynq/lab2/project_1/project_1.srcs/sources_1/bd/Zynq_RealFFT/ip/Zynq_RealFFT_axi_dma_0_0/Zynq_RealFFT_axi_dma_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_Zynq/lab2/project_1/project_1.srcs/sources_1/bd/Zynq_RealFFT/ip/Zynq_RealFFT_axi_smc_1/Zynq_RealFFT_axi_smc_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_Zynq/lab2/project_1/project_1.srcs/sources_1/bd/Zynq_RealFFT/ip/Zynq_RealFFT_auto_ds_0/Zynq_RealFFT_auto_ds_0.dcp'
Parsing XDC File [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_Zynq/lab2/project_1/project_1.srcs/sources_1/bd/Zynq_RealFFT/ip/Zynq_RealFFT_axi_dma_0_0/Zynq_RealFFT_axi_dma_0_0_clocks.xdc] for cell 'Zynq_RealFFT_i/axi_dma_0/U0'
Finished Parsing XDC File [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_Zynq/lab2/project_1/project_1.srcs/sources_1/bd/Zynq_RealFFT/ip/Zynq_RealFFT_axi_dma_0_0/Zynq_RealFFT_axi_dma_0_0_clocks.xdc] for cell 'Zynq_RealFFT_i/axi_dma_0/U0'
Parsing XDC File [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_Zynq/lab2/project_1/project_1.srcs/sources_1/bd/Zynq_RealFFT/ip/Zynq_RealFFT_auto_ds_0/Zynq_RealFFT_auto_ds_0_clocks.xdc] for cell 'Zynq_RealFFT_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_Zynq/lab2/project_1/project_1.srcs/sources_1/bd/Zynq_RealFFT/ip/Zynq_RealFFT_auto_ds_0/Zynq_RealFFT_auto_ds_0_clocks.xdc] for cell 'Zynq_RealFFT_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'Zynq_RealFFT_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl:2]
all_registers: Time (s): cpu = 00:00:18 ; elapsed = 00:00:40 . Memory (MB): peak = 2071.355 ; gain = 489.508 ; free physical = 117 ; free virtual = 4048
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'Zynq_RealFFT_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'Zynq_RealFFT_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'Zynq_RealFFT_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'Zynq_RealFFT_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'Zynq_RealFFT_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'Zynq_RealFFT_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'Zynq_RealFFT_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'Zynq_RealFFT_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'Zynq_RealFFT_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'Zynq_RealFFT_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'Zynq_RealFFT_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'Zynq_RealFFT_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'Zynq_RealFFT_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 53 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 53 instances

27 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:43 ; elapsed = 00:01:38 . Memory (MB): peak = 2072.363 ; gain = 880.898 ; free physical = 167 ; free virtual = 4062
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2104.371 ; gain = 32.008 ; free physical = 159 ; free virtual = 4056
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 6 inverter(s) to 32 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1a419640d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2108.371 ; gain = 0.000 ; free physical = 170 ; free virtual = 4068
INFO: [Opt 31-389] Phase Retarget created 185 cells and removed 280 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 7 inverter(s) to 13 load pin(s).
Phase 2 Constant propagation | Checksum: 1b23de4cf

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2108.371 ; gain = 0.000 ; free physical = 170 ; free virtual = 4068
INFO: [Opt 31-389] Phase Constant propagation created 194 cells and removed 426 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 20a4a2760

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2108.371 ; gain = 0.000 ; free physical = 162 ; free virtual = 4060
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1074 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 20a4a2760

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2108.371 ; gain = 0.000 ; free physical = 143 ; free virtual = 4041
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 199ed48da

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2108.371 ; gain = 0.000 ; free physical = 137 ; free virtual = 4036
INFO: [Opt 31-389] Phase Shift Register Optimization created 2 cells and removed 6 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2108.371 ; gain = 0.000 ; free physical = 136 ; free virtual = 4035
Ending Logic Optimization Task | Checksum: 22c786acc

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2108.371 ; gain = 0.000 ; free physical = 136 ; free virtual = 4035

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=2.297 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 4 BRAM(s) out of a total of 23 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-201] Structural ODC has moved 4 WE to EN ports
Number of BRAM Ports augmented: 8 newly gated: 4 Total Ports: 46
Number of Flops added for Enable Generation: 8

Ending PowerOpt Patch Enables Task | Checksum: 18c3c49b0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2484.910 ; gain = 0.000 ; free physical = 396 ; free virtual = 4047
Ending Power Optimization Task | Checksum: 18c3c49b0

Time (s): cpu = 00:00:20 ; elapsed = 00:00:11 . Memory (MB): peak = 2484.910 ; gain = 376.539 ; free physical = 410 ; free virtual = 4062
INFO: [Common 17-83] Releasing license: Implementation
49 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:22 . Memory (MB): peak = 2484.910 ; gain = 412.547 ; free physical = 410 ; free virtual = 4062
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2484.910 ; gain = 0.000 ; free physical = 406 ; free virtual = 4061
INFO: [Common 17-1381] The checkpoint '/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_Zynq/lab2/project_1/project_1.runs/impl_1/Zynq_RealFFT_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2484.910 ; gain = 0.000 ; free physical = 398 ; free virtual = 4057
INFO: [runtcl-4] Executing : report_drc -file Zynq_RealFFT_wrapper_drc_opted.rpt -pb Zynq_RealFFT_wrapper_drc_opted.pb -rpx Zynq_RealFFT_wrapper_drc_opted.rpx
Command: report_drc -file Zynq_RealFFT_wrapper_drc_opted.rpt -pb Zynq_RealFFT_wrapper_drc_opted.pb -rpx Zynq_RealFFT_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_Zynq/lab2/project_1/project_1.runs/impl_1/Zynq_RealFFT_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2484.910 ; gain = 0.000 ; free physical = 387 ; free virtual = 4054
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2484.910 ; gain = 0.000 ; free physical = 387 ; free virtual = 4056
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 15844a1d8

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2484.910 ; gain = 0.000 ; free physical = 387 ; free virtual = 4055
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2484.910 ; gain = 0.000 ; free physical = 394 ; free virtual = 4062

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1ed28233

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2484.910 ; gain = 0.000 ; free physical = 371 ; free virtual = 4042

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1d6fcd409

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 2484.910 ; gain = 0.000 ; free physical = 341 ; free virtual = 4015

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1d6fcd409

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 2484.910 ; gain = 0.000 ; free physical = 341 ; free virtual = 4015
Phase 1 Placer Initialization | Checksum: 1d6fcd409

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 2484.910 ; gain = 0.000 ; free physical = 341 ; free virtual = 4015

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1a114e8aa

Time (s): cpu = 00:00:41 ; elapsed = 00:00:23 . Memory (MB): peak = 2484.910 ; gain = 0.000 ; free physical = 319 ; free virtual = 3995

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1a114e8aa

Time (s): cpu = 00:00:42 ; elapsed = 00:00:23 . Memory (MB): peak = 2484.910 ; gain = 0.000 ; free physical = 319 ; free virtual = 3995

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 226aa11b7

Time (s): cpu = 00:00:47 ; elapsed = 00:00:26 . Memory (MB): peak = 2484.910 ; gain = 0.000 ; free physical = 315 ; free virtual = 3992

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 27eb4ff40

Time (s): cpu = 00:00:47 ; elapsed = 00:00:26 . Memory (MB): peak = 2484.910 ; gain = 0.000 ; free physical = 315 ; free virtual = 3992

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 225ff8cb9

Time (s): cpu = 00:00:47 ; elapsed = 00:00:26 . Memory (MB): peak = 2484.910 ; gain = 0.000 ; free physical = 315 ; free virtual = 3992

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 2446719ee

Time (s): cpu = 00:00:51 ; elapsed = 00:00:30 . Memory (MB): peak = 2484.910 ; gain = 0.000 ; free physical = 311 ; free virtual = 3988

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 26bf38abf

Time (s): cpu = 00:00:52 ; elapsed = 00:00:30 . Memory (MB): peak = 2484.910 ; gain = 0.000 ; free physical = 311 ; free virtual = 3988

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 26bf38abf

Time (s): cpu = 00:00:52 ; elapsed = 00:00:31 . Memory (MB): peak = 2484.910 ; gain = 0.000 ; free physical = 311 ; free virtual = 3988
Phase 3 Detail Placement | Checksum: 26bf38abf

Time (s): cpu = 00:00:52 ; elapsed = 00:00:31 . Memory (MB): peak = 2484.910 ; gain = 0.000 ; free physical = 311 ; free virtual = 3988

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 25dcdd9be

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Place 46-33] Processed net Zynq_RealFFT_i/RealFFT/xfft_0/U0/i_synth/axi_wrapper/ce_w2c, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-31] BUFG insertion identified 1 candidate nets, 0 success, 1 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 25dcdd9be

Time (s): cpu = 00:01:00 ; elapsed = 00:00:34 . Memory (MB): peak = 2484.910 ; gain = 0.000 ; free physical = 319 ; free virtual = 3996
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.841. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 271f3207a

Time (s): cpu = 00:01:00 ; elapsed = 00:00:34 . Memory (MB): peak = 2484.910 ; gain = 0.000 ; free physical = 319 ; free virtual = 3996
Phase 4.1 Post Commit Optimization | Checksum: 271f3207a

Time (s): cpu = 00:01:00 ; elapsed = 00:00:35 . Memory (MB): peak = 2484.910 ; gain = 0.000 ; free physical = 319 ; free virtual = 3996

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 271f3207a

Time (s): cpu = 00:01:01 ; elapsed = 00:00:35 . Memory (MB): peak = 2484.910 ; gain = 0.000 ; free physical = 320 ; free virtual = 3997

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 271f3207a

Time (s): cpu = 00:01:01 ; elapsed = 00:00:35 . Memory (MB): peak = 2484.910 ; gain = 0.000 ; free physical = 323 ; free virtual = 4000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 231e7628e

Time (s): cpu = 00:01:01 ; elapsed = 00:00:35 . Memory (MB): peak = 2484.910 ; gain = 0.000 ; free physical = 324 ; free virtual = 4002
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 231e7628e

Time (s): cpu = 00:01:01 ; elapsed = 00:00:35 . Memory (MB): peak = 2484.910 ; gain = 0.000 ; free physical = 324 ; free virtual = 4002
Ending Placer Task | Checksum: 18f92c317

Time (s): cpu = 00:01:01 ; elapsed = 00:00:35 . Memory (MB): peak = 2484.910 ; gain = 0.000 ; free physical = 339 ; free virtual = 4017
INFO: [Common 17-83] Releasing license: Implementation
72 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:07 ; elapsed = 00:00:39 . Memory (MB): peak = 2484.910 ; gain = 0.000 ; free physical = 340 ; free virtual = 4017
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2484.910 ; gain = 0.000 ; free physical = 315 ; free virtual = 4016
INFO: [Common 17-1381] The checkpoint '/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_Zynq/lab2/project_1/project_1.runs/impl_1/Zynq_RealFFT_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2484.910 ; gain = 0.000 ; free physical = 318 ; free virtual = 4006
INFO: [runtcl-4] Executing : report_io -file Zynq_RealFFT_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2484.910 ; gain = 0.000 ; free physical = 308 ; free virtual = 3996
INFO: [runtcl-4] Executing : report_utilization -file Zynq_RealFFT_wrapper_utilization_placed.rpt -pb Zynq_RealFFT_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2484.910 ; gain = 0.000 ; free physical = 318 ; free virtual = 4007
INFO: [runtcl-4] Executing : report_control_sets -verbose -file Zynq_RealFFT_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2484.910 ; gain = 0.000 ; free physical = 317 ; free virtual = 4006
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: d779f600 ConstDB: 0 ShapeSum: b818cd17 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: dea7dd72

Time (s): cpu = 00:00:34 ; elapsed = 00:00:26 . Memory (MB): peak = 2484.910 ; gain = 0.000 ; free physical = 169 ; free virtual = 3866
Post Restoration Checksum: NetGraph: 6862a77f NumContArr: 764535f3 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: dea7dd72

Time (s): cpu = 00:00:34 ; elapsed = 00:00:27 . Memory (MB): peak = 2484.910 ; gain = 0.000 ; free physical = 169 ; free virtual = 3866

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: dea7dd72

Time (s): cpu = 00:00:34 ; elapsed = 00:00:27 . Memory (MB): peak = 2484.910 ; gain = 0.000 ; free physical = 152 ; free virtual = 3851

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: dea7dd72

Time (s): cpu = 00:00:34 ; elapsed = 00:00:27 . Memory (MB): peak = 2484.910 ; gain = 0.000 ; free physical = 152 ; free virtual = 3851
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 16f3d54e6

Time (s): cpu = 00:00:44 ; elapsed = 00:00:31 . Memory (MB): peak = 2484.910 ; gain = 0.000 ; free physical = 131 ; free virtual = 3832
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.984  | TNS=0.000  | WHS=-0.358 | THS=-386.642|

Phase 2 Router Initialization | Checksum: 15c53e317

Time (s): cpu = 00:00:49 ; elapsed = 00:00:33 . Memory (MB): peak = 2484.910 ; gain = 0.000 ; free physical = 131 ; free virtual = 3832

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 10acd0e1e

Time (s): cpu = 00:00:58 ; elapsed = 00:00:36 . Memory (MB): peak = 2484.910 ; gain = 0.000 ; free physical = 128 ; free virtual = 3830

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 821
 Number of Nodes with overlaps = 42
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.952  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 20e0150b7

Time (s): cpu = 00:01:14 ; elapsed = 00:00:40 . Memory (MB): peak = 2484.910 ; gain = 0.000 ; free physical = 126 ; free virtual = 3828

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.952  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1783041a8

Time (s): cpu = 00:01:16 ; elapsed = 00:00:41 . Memory (MB): peak = 2484.910 ; gain = 0.000 ; free physical = 126 ; free virtual = 3828
Phase 4 Rip-up And Reroute | Checksum: 1783041a8

Time (s): cpu = 00:01:16 ; elapsed = 00:00:41 . Memory (MB): peak = 2484.910 ; gain = 0.000 ; free physical = 126 ; free virtual = 3828

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1783041a8

Time (s): cpu = 00:01:16 ; elapsed = 00:00:41 . Memory (MB): peak = 2484.910 ; gain = 0.000 ; free physical = 126 ; free virtual = 3828

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1783041a8

Time (s): cpu = 00:01:16 ; elapsed = 00:00:41 . Memory (MB): peak = 2484.910 ; gain = 0.000 ; free physical = 126 ; free virtual = 3828
Phase 5 Delay and Skew Optimization | Checksum: 1783041a8

Time (s): cpu = 00:01:16 ; elapsed = 00:00:41 . Memory (MB): peak = 2484.910 ; gain = 0.000 ; free physical = 126 ; free virtual = 3828

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1eda4bc34

Time (s): cpu = 00:01:18 ; elapsed = 00:00:42 . Memory (MB): peak = 2484.910 ; gain = 0.000 ; free physical = 126 ; free virtual = 3828
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.952  | TNS=0.000  | WHS=0.013  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1b33e055c

Time (s): cpu = 00:01:18 ; elapsed = 00:00:42 . Memory (MB): peak = 2484.910 ; gain = 0.000 ; free physical = 126 ; free virtual = 3828
Phase 6 Post Hold Fix | Checksum: 1b33e055c

Time (s): cpu = 00:01:18 ; elapsed = 00:00:42 . Memory (MB): peak = 2484.910 ; gain = 0.000 ; free physical = 126 ; free virtual = 3828

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.05711 %
  Global Horizontal Routing Utilization  = 2.79581 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1d336a122

Time (s): cpu = 00:01:18 ; elapsed = 00:00:42 . Memory (MB): peak = 2484.910 ; gain = 0.000 ; free physical = 126 ; free virtual = 3828

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1d336a122

Time (s): cpu = 00:01:18 ; elapsed = 00:00:42 . Memory (MB): peak = 2484.910 ; gain = 0.000 ; free physical = 126 ; free virtual = 3827

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 20a984afe

Time (s): cpu = 00:01:19 ; elapsed = 00:00:43 . Memory (MB): peak = 2484.910 ; gain = 0.000 ; free physical = 125 ; free virtual = 3827

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.952  | TNS=0.000  | WHS=0.013  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 20a984afe

Time (s): cpu = 00:01:19 ; elapsed = 00:00:43 . Memory (MB): peak = 2484.910 ; gain = 0.000 ; free physical = 127 ; free virtual = 3829
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:20 ; elapsed = 00:00:43 . Memory (MB): peak = 2484.910 ; gain = 0.000 ; free physical = 149 ; free virtual = 3851

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
89 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:27 ; elapsed = 00:00:47 . Memory (MB): peak = 2484.910 ; gain = 0.000 ; free physical = 154 ; free virtual = 3856
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2484.910 ; gain = 0.000 ; free physical = 126 ; free virtual = 3857
INFO: [Common 17-1381] The checkpoint '/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_Zynq/lab2/project_1/project_1.runs/impl_1/Zynq_RealFFT_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2484.910 ; gain = 0.000 ; free physical = 166 ; free virtual = 3821
INFO: [runtcl-4] Executing : report_drc -file Zynq_RealFFT_wrapper_drc_routed.rpt -pb Zynq_RealFFT_wrapper_drc_routed.pb -rpx Zynq_RealFFT_wrapper_drc_routed.rpx
Command: report_drc -file Zynq_RealFFT_wrapper_drc_routed.rpt -pb Zynq_RealFFT_wrapper_drc_routed.pb -rpx Zynq_RealFFT_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_Zynq/lab2/project_1/project_1.runs/impl_1/Zynq_RealFFT_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 2485.914 ; gain = 1.004 ; free physical = 127 ; free virtual = 3677
INFO: [runtcl-4] Executing : report_methodology -file Zynq_RealFFT_wrapper_methodology_drc_routed.rpt -pb Zynq_RealFFT_wrapper_methodology_drc_routed.pb -rpx Zynq_RealFFT_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file Zynq_RealFFT_wrapper_methodology_drc_routed.rpt -pb Zynq_RealFFT_wrapper_methodology_drc_routed.pb -rpx Zynq_RealFFT_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_Zynq/lab2/project_1/project_1.runs/impl_1/Zynq_RealFFT_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 2485.914 ; gain = 0.000 ; free physical = 120 ; free virtual = 3524
INFO: [runtcl-4] Executing : report_power -file Zynq_RealFFT_wrapper_power_routed.rpt -pb Zynq_RealFFT_wrapper_power_summary_routed.pb -rpx Zynq_RealFFT_wrapper_power_routed.rpx
Command: report_power -file Zynq_RealFFT_wrapper_power_routed.rpt -pb Zynq_RealFFT_wrapper_power_summary_routed.pb -rpx Zynq_RealFFT_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
101 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2485.914 ; gain = 0.000 ; free physical = 168 ; free virtual = 3463
INFO: [runtcl-4] Executing : report_route_status -file Zynq_RealFFT_wrapper_route_status.rpt -pb Zynq_RealFFT_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file Zynq_RealFFT_wrapper_timing_summary_routed.rpt -rpx Zynq_RealFFT_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file Zynq_RealFFT_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file Zynq_RealFFT_wrapper_clock_utilization_routed.rpt
WARNING: [Memdata 28-167] Found XPM memory block Zynq_RealFFT_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the Zynq_RealFFT_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
WARNING: [Memdata 28-167] Found XPM memory block Zynq_RealFFT_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the Zynq_RealFFT_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
WARNING: [Memdata 28-167] Found XPM memory block Zynq_RealFFT_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the Zynq_RealFFT_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <Zynq_RealFFT_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <Zynq_RealFFT_i/axi_dma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <Zynq_RealFFT_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <Zynq_RealFFT_i/axi_dma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
Command: write_bitstream -force Zynq_RealFFT_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP Zynq_RealFFT_i/RealFFT/hls_real2xfft_0/inst/window_fn_U0/hls_real2xfft_mulfYi_U5/hls_real2xfft_mulfYi_DSP48_0_U/p_reg_reg output Zynq_RealFFT_i/RealFFT/hls_real2xfft_0/inst/window_fn_U0/hls_real2xfft_mulfYi_U5/hls_real2xfft_mulfYi_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP Zynq_RealFFT_i/RealFFT/hls_real2xfft_0/inst/window_fn_U0/hls_real2xfft_mulfYi_U6/hls_real2xfft_mulfYi_DSP48_0_U/p_reg_reg output Zynq_RealFFT_i/RealFFT/hls_real2xfft_0/inst/window_fn_U0/hls_real2xfft_mulfYi_U6/hls_real2xfft_mulfYi_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP Zynq_RealFFT_i/RealFFT/hls_xfft2real_0/inst/Loop_realfft_be_descramble_proc87_U0/hls_xfft2real_muldEe_U7/hls_xfft2real_muldEe_DSP48_0_U/p_reg_reg output Zynq_RealFFT_i/RealFFT/hls_xfft2real_0/inst/Loop_realfft_be_descramble_proc87_U0/hls_xfft2real_muldEe_U7/hls_xfft2real_muldEe_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP Zynq_RealFFT_i/RealFFT/hls_xfft2real_0/inst/Loop_realfft_be_descramble_proc87_U0/hls_xfft2real_muleOg_U8/hls_xfft2real_muleOg_DSP48_1_U/p_reg_reg output Zynq_RealFFT_i/RealFFT/hls_xfft2real_0/inst/Loop_realfft_be_descramble_proc87_U0/hls_xfft2real_muleOg_U8/hls_xfft2real_muleOg_DSP48_1_U/p_reg_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC RTSTAT-10] No routable loads: 10 net(s) have no routable loads. The problem bus(es) and/or net(s) are Zynq_RealFFT_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, Zynq_RealFFT_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, Zynq_RealFFT_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, Zynq_RealFFT_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, Zynq_RealFFT_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, Zynq_RealFFT_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, Zynq_RealFFT_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i, Zynq_RealFFT_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i, Zynq_RealFFT_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/user_valid, and Zynq_RealFFT_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/user_valid.
INFO: [DRC REQP-165] writefirst: Synchronous clocking is detected for BRAM (Zynq_RealFFT_i/RealFFT/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-165] writefirst: Synchronous clocking is detected for BRAM (Zynq_RealFFT_i/RealFFT/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 5 Warnings, 2 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Project 1-821] Please set project.enableDesignId to be 'true'.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./Zynq_RealFFT_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_Zynq/lab2/project_1/project_1.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Sun Jan  6 19:42:44 2019. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2017.4/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
123 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:37 ; elapsed = 00:01:02 . Memory (MB): peak = 2808.152 ; gain = 322.238 ; free physical = 350 ; free virtual = 3415
INFO: [Common 17-206] Exiting Vivado at Sun Jan  6 19:42:48 2019...
