<root><simulation><result_generated_time />2023-05-16 18:14:06<layer><layer_spec />{'B': 1, 'K': 1, 'C': 1, 'OY': 150, 'OX': 150, 'IY': 152, 'IX': 152, 'FY': 3, 'FX': 3, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 32}<im2col_enable />False<total_MAC_operation />6480000<total_data_size_element />{'W': 288, 'I': 739328, 'O': 720000}<total_data_reuse />{'W': 22500, 'I': 8.764716066481995, 'O': 9}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />1/6</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />60</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [9, 1, 1], 'I': [180, 1, 1], 'O': [20, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 10)], [('OX', 2)]], [[], [('FX', 3), ('FY', 3)]], [], []]<I />[[], [[('OY', 10)], [('FX', 3), ('FY', 3), ('OX', 2)]], [], []]<O />[[[], [('FX', 3), ('FY', 3)]], [[('OY', 10)], [('OX', 2)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('OX', 5), ('OY', 3), ('OX', 3), ('OX', 5), ('OY', 5)], [], []]<I />[[('OX', 5), ('OY', 3), ('OX', 3)], [('OX', 5), ('OY', 5)], []]<O />[[('OX', 5), ('OY', 3), ('OX', 3)], [('OX', 5), ('OY', 5)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [20.0, 1125, 1, 1], 'I': [3.75, 2.11, 1.11, 1.0], 'O': [9.0, 1, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [True, False, False, False]<used_mem_size_bit />{'W': [8, 72, 72], 'I': [360, 184832, 184832], 'O': [360, 180000, 180000], 'O_partial': [0, 0, 0], 'O_final': [360, 180000, 180000]}<actual_mem_utilization_individual />{'W': [0.02, 0.0, 0.0], 'I': [0.7, 0.01, 0.0], 'O': [0.7, 0.01, 0.0]}<actual_mem_utilization_shared />{'W': [0.02, 0.01, 0.0], 'I': [0.7, 0.01, 0.0], 'O': [0.7, 0.01, 0.0]}<effective_mem_size_bit />{'W': [8, 72, 72], 'I': [360, 184832, 184832], 'O': [72, 36000, 180000], 'O_partial': [0, 0, 0], 'O_final': [72, 36000, 180000]}<total_unit_count />{'W': [180, 9, 1, 1], 'I': [180, 180, 1, 1], 'O': [180, 20, 1, 1]}<unique_unit_count />{'W': [9, 9, 1, 1], 'I': [48, 48, 1, 1], 'O': [20, 20, 1, 1]}<duplicate_unit_count />{'W': [20.0, 1.0, 1.0, 1.0], 'I': [3.75, 3.75, 1.0, 1.0], 'O': [9.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[288, 288], [288, 288], [288, 0]]<I />[[6480000, 3072000], [819200, 739328], [739328, 0]]<O />[[(0, 720000), (720000, 0)], [(0, 720000), (720000, 0)], [(0, 720000), (0, 0)]]<O_partial />[[(0, 0), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 720000), (720000, 0)], [(0, 720000), (720000, 0)], [(0, 720000), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[36, 36], [4, 4], [1, 0]]<I />[[810000, 384000], [12800, 11552], [2888, 0]]<O />[[(0, 90000), (90000, 0)], [(0, 11250), (11250, 0)], [(0, 2812), (0, 0)]]<O_partial />[([0, 0], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 90000], [90000, 0]), ([0, 11250], [11250, 0]), ([0, 2812], [0, 0])]</mem_access_count_word><mac_count><active />6480000<idle />30384000</mac_count></basic_info><energy><total_energy />15697200.3<mem_energy_breakdown><W />[0.0, 0.0, 0.0]<I />[412.8, 2422.4, 3846.4]<O />[64.0, 2230.4, 3747.2]</mem_energy_breakdown><MAC_energy><active_MAC />14165280.0<idle_MAC />1519200.0<total />15684480.0</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.1329<utilization_without_data_loading />0.1758<utilization_spatial />0.1758<utilization_temporal_with_data_loading />0.756<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />47616<latency_cycle_without_data_loading />36000<ideal_computing_cycle />36000<data_loading><load_cycle_total />11616<load_cycle_individual />{'W': [32, 32, 0], 'I': [1088, 11552, 0]}<load_cycle_combined />{'W': 64, 'I': 11552}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-35968], [-36000, -36000], [-36000, -36000]], 'I': [[-35968], [-29952, -8448], [-36000, -36000]], 'O': [[-36000], [-31200, -24800], [-24736, -33184]]}<mem_stall_cycle_shared />{'W': [[-35968], [-36000, 0], [0, 0]], 'I': [[-35968], [-29952, 0], [0, 0]], 'O': [[-36000], [-31200, -24800], [-24736, -33184]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [8, 72, 72], 'I': [360, 184832, 184832], 'O': [360, 180000, 180000], 'O_partial': [0, 0, 0], 'O_final': [360, 180000, 180000]}<data_size_each_level_total />{'W': [72, 72, 72], 'I': [17280, 184832, 184832], 'O': [7200, 180000, 180000]}<loop_cycles_each_level />{'W': [1125, 1125, 1125], 'I': [45, 1125, 1125], 'O': [45, 1125, 1125]}<top_ir_loop_size />{'W': [1125, 1, 1], 'I': [1, 1, 1], 'O': [1, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.0], [0.1, 0.1], [0.1, 0.1]], 'I': [[8.0, 8.0], [384.0, 164.3], [164.3, 164.3]], 'O': [[8.0, 8.0], [160.0, 160.0], [160.0, 160.0]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [72.0, 0.1], [0.1, 0.1]], 'I': [[8.0, 8.0], [384.0, 164.3], [164.3, 164.3]], 'O': [[8.0, 8.0], [160.0, 160.0], [160.0, 160.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.0], [0.1, 0.1], [0.1, 0]], 'I': [[8.0, 8.0], [384.0, 164.3], [164.3, 0]], 'O': [[8.0, 8.0], [160.0, 160.0], [160.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.0], [544.1, 324.4], [164.4, 160.0]], 'I': [[8.0, 8.0], [544.1, 324.4], [164.4, 160.0]], 'O': [[8.0, 8.0], [544.1, 324.4], [164.4, 160.0]]}<output_distinguish />[('fsum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, True], [True, True]], 'I': [[True, True], [False, True], [True, True]], 'O': [[True, True], [False, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 1125], [1125, 1125, 1], [1125, 1125, 1]], 'I': [[1, 1, 1125], [45, 45, 25], [1125, 1125, 1]], 'O': [[1, 1, 1125], [45, 45, 25], [1125, 1125, 1]]}<trans_time_real />{'W': [[0, 1, 1125], [[0, 1125, 1], [0, 1125, 1]], [[0, 1125, 1], [0, 1125, 1]]], 'I': [[0, 1, 1125], [[6, 45, 25], [34, 45, 25]], [[361, 1125, 1], [90, 1125, 1]]], 'O': [[0, 1, 1125], [[6, 45, 25], [14, 45, 25]], [[352, 1125, 1], [88, 1125, 1]]]}<single_stall_cycle />{'W': [[-1], [-1125, -1125], [-1125, -1125]], 'I': [[-1], [-39, -11], [-764, -1035]], 'O': [[-1], [-39, -31], [-773, -1037]]}<single_stall_count />{'W': [1124, 0, 0], 'I': [1124, 24, 0], 'O': [1125, 25, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [352, 0]}, 1: {'W': [0, 0], 'I': [816, 0], 'O': [350, 352]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-1125, -1125], [-773, -1125]], 1: [[-309, -1125], [-775, -773]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.1<mem_area />120.4<mem_area_percentage />99.4 %</area></results><elapsed_time_second />0</simulation></root>