<stg><name>xFSobel3x3<0, 2, 1080, 1920, 0, 3, 1, 2, 2, 2, 1, 5, 1921, 3, 9, false></name>


<trans_list>

<trans id="96" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="97" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="98" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="99" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="100" from="4" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="102" from="5" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="104" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="105" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="107" from="8" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="64" op_0_bw="32">
<![CDATA[
entry:0 %init_buf = alloca i32 1

]]></Node>
<StgValue><ssdm name="init_buf"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="13" op_0_bw="64">
<![CDATA[
entry:3 %row_ind_V_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="row_ind_V_loc"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="13" op_0_bw="64">
<![CDATA[
entry:4 %row_ind_V_3_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="row_ind_V_3_loc"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="13" op_0_bw="64">
<![CDATA[
entry:5 %row_ind_V_4_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="row_ind_V_4_loc"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="8" op_0_bw="64">
<![CDATA[
entry:9 %buf_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="buf_V"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="8" op_0_bw="64">
<![CDATA[
entry:10 %buf_V_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buf_V_3"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="8" op_0_bw="64">
<![CDATA[
entry:11 %buf_V_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buf_V_4"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="13" op_3_bw="13">
<![CDATA[
entry:15 %call_ln0 = call void @xFSobel3x3_Pipeline_VITIS_LOOP_456_1, i13 %row_ind_V_4_loc, i13 %row_ind_V_3_loc, i13 %row_ind_V_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="17" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="13" op_3_bw="13">
<![CDATA[
entry:15 %call_ln0 = call void @xFSobel3x3_Pipeline_VITIS_LOOP_456_1, i13 %row_ind_V_4_loc, i13 %row_ind_V_3_loc, i13 %row_ind_V_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="18" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:1 %img_width_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %img_width

]]></Node>
<StgValue><ssdm name="img_width_read"/></StgValue>
</operation>

<operation id="19" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:2 %img_height_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %img_height

]]></Node>
<StgValue><ssdm name="img_height_read"/></StgValue>
</operation>

<operation id="20" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gaussian_mat_data1, void @empty_1, i32 0, i32 0, void @empty_32, i32 0, i32 0, void @empty_32, void @empty_32, void @empty_32, i32 0, i32 0, i32 0, i32 0, void @empty_32, void @empty_32, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="21" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gradx_mat_data2, void @empty_1, i32 0, i32 0, void @empty_32, i32 0, i32 0, void @empty_32, void @empty_32, void @empty_32, i32 0, i32 0, i32 0, i32 0, void @empty_32, void @empty_32, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="22" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %grady_mat_data5, void @empty_1, i32 0, i32 0, void @empty_32, i32 0, i32 0, void @empty_32, void @empty_32, void @empty_32, i32 0, i32 0, i32 0, i32 0, void @empty_32, void @empty_32, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:12 %specmemcore_ln450 = specmemcore void @_ssdm_op_SpecMemCore, i8 %buf_V_4, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln450"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:13 %specmemcore_ln450 = specmemcore void @_ssdm_op_SpecMemCore, i8 %buf_V_3, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln450"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:14 %specmemcore_ln450 = specmemcore void @_ssdm_op_SpecMemCore, i8 %buf_V, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln450"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
entry:16 %row_ind_V_4_loc_load = load i13 %row_ind_V_4_loc

]]></Node>
<StgValue><ssdm name="row_ind_V_4_loc_load"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
entry:17 %row_ind_V_3_loc_load = load i13 %row_ind_V_3_loc

]]></Node>
<StgValue><ssdm name="row_ind_V_3_loc_load"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
entry:18 %row_ind_V_loc_load = load i13 %row_ind_V_loc

]]></Node>
<StgValue><ssdm name="row_ind_V_loc_load"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="13">
<![CDATA[
entry:19 %zext_ln541 = zext i13 %row_ind_V_3_loc_load

]]></Node>
<StgValue><ssdm name="zext_ln541"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="13">
<![CDATA[
entry:20 %zext_ln464 = zext i13 %row_ind_V_4_loc_load

]]></Node>
<StgValue><ssdm name="zext_ln464"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:21 %store_ln464 = store i64 %zext_ln541, i64 %init_buf

]]></Node>
<StgValue><ssdm name="store_ln464"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0">
<![CDATA[
entry:22 %br_ln464 = br void %VITIS_LOOP_468_2

]]></Node>
<StgValue><ssdm name="br_ln464"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="33" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
VITIS_LOOP_468_2:0 %init_buf_1 = load i64 %init_buf

]]></Node>
<StgValue><ssdm name="init_buf_1"/></StgValue>
</operation>

<operation id="34" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_468_2:1 %icmp_ln1027 = icmp_ult  i64 %init_buf_1, i64 %zext_ln464

]]></Node>
<StgValue><ssdm name="icmp_ln1027"/></StgValue>
</operation>

<operation id="35" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_468_2:2 %br_ln464 = br i1 %icmp_ln1027, void %VITIS_LOOP_479_3.loopexit, void %VITIS_LOOP_468_2.split

]]></Node>
<StgValue><ssdm name="br_ln464"/></StgValue>
</operation>

<operation id="36" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="2" op_0_bw="64">
<![CDATA[
VITIS_LOOP_468_2.split:2 %empty = trunc i64 %init_buf_1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_468_2.split:3 %empty_78 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_78"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="2" op_7_bw="0">
<![CDATA[
VITIS_LOOP_468_2.split:4 %call_ln0 = call void @xFSobel3x3_Pipeline_VITIS_LOOP_468_2, i16 %img_width_read, i8 %buf_V_4, i8 %buf_V_3, i8 %buf_V, i8 %gaussian_mat_data1, i2 %empty

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_468_2.split:5 %add_ln464 = add i64 %init_buf_1, i64 1

]]></Node>
<StgValue><ssdm name="add_ln464"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_468_2.split:6 %store_ln464 = store i64 %add_ln464, i64 %init_buf

]]></Node>
<StgValue><ssdm name="store_ln464"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="13" op_0_bw="32">
<![CDATA[
VITIS_LOOP_479_3.loopexit:0 %row_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="row_V"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="13" op_0_bw="32">
<![CDATA[
VITIS_LOOP_479_3.loopexit:1 %row_ind_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="row_ind_V"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="13" op_0_bw="32">
<![CDATA[
VITIS_LOOP_479_3.loopexit:2 %row_ind_V_8 = alloca i32 1

]]></Node>
<StgValue><ssdm name="row_ind_V_8"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="13" op_0_bw="32">
<![CDATA[
VITIS_LOOP_479_3.loopexit:3 %row_ind_V_9 = alloca i32 1

]]></Node>
<StgValue><ssdm name="row_ind_V_9"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="2" op_0_bw="13">
<![CDATA[
VITIS_LOOP_479_3.loopexit:4 %empty_79 = trunc i13 %row_ind_V_3_loc_load

]]></Node>
<StgValue><ssdm name="empty_79"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="2">
<![CDATA[
VITIS_LOOP_479_3.loopexit:5 %call_ln0 = call void @xFSobel3x3_Pipeline_VITIS_LOOP_479_3, i16 %img_width_read, i8 %buf_V, i8 %buf_V_3, i8 %buf_V_4, i2 %empty_79

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_479_3.loopexit:9 %store_ln493 = store i13 %row_ind_V_4_loc_load, i13 %row_ind_V_9

]]></Node>
<StgValue><ssdm name="store_ln493"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_479_3.loopexit:10 %store_ln493 = store i13 %row_ind_V_3_loc_load, i13 %row_ind_V_8

]]></Node>
<StgValue><ssdm name="store_ln493"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_479_3.loopexit:11 %store_ln493 = store i13 %row_ind_V_loc_load, i13 %row_ind_V

]]></Node>
<StgValue><ssdm name="store_ln493"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_479_3.loopexit:12 %store_ln493 = store i13 1, i13 %row_V

]]></Node>
<StgValue><ssdm name="store_ln493"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="51" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_468_2.split:0 %speclooptripcount_ln466 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln466"/></StgValue>
</operation>

<operation id="52" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_468_2.split:1 %specloopname_ln464 = specloopname void @_ssdm_op_SpecLoopName, void @empty_22

]]></Node>
<StgValue><ssdm name="specloopname_ln464"/></StgValue>
</operation>

<operation id="53" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="2" op_7_bw="0">
<![CDATA[
VITIS_LOOP_468_2.split:4 %call_ln0 = call void @xFSobel3x3_Pipeline_VITIS_LOOP_468_2, i16 %img_width_read, i8 %buf_V_4, i8 %buf_V_3, i8 %buf_V, i8 %gaussian_mat_data1, i2 %empty

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="54" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_468_2.split:7 %br_ln464 = br void %VITIS_LOOP_468_2

]]></Node>
<StgValue><ssdm name="br_ln464"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="55" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="2">
<![CDATA[
VITIS_LOOP_479_3.loopexit:5 %call_ln0 = call void @xFSobel3x3_Pipeline_VITIS_LOOP_479_3, i16 %img_width_read, i8 %buf_V, i8 %buf_V_3, i8 %buf_V_4, i2 %empty_79

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="56" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="17" op_0_bw="16">
<![CDATA[
VITIS_LOOP_479_3.loopexit:6 %conv3_i_i_i64 = zext i16 %img_height_read

]]></Node>
<StgValue><ssdm name="conv3_i_i_i64"/></StgValue>
</operation>

<operation id="57" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
VITIS_LOOP_479_3.loopexit:7 %add_i_i69 = add i17 %conv3_i_i_i64, i17 1

]]></Node>
<StgValue><ssdm name="add_i_i69"/></StgValue>
</operation>

<operation id="58" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
VITIS_LOOP_479_3.loopexit:8 %sub344_i = add i17 %conv3_i_i_i64, i17 131071

]]></Node>
<StgValue><ssdm name="sub344_i"/></StgValue>
</operation>

<operation id="59" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_479_3.loopexit:13 %br_ln493 = br void %for.body8.i.2

]]></Node>
<StgValue><ssdm name="br_ln493"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="60" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
for.body8.i.2:0 %row_V_4 = load i13 %row_V

]]></Node>
<StgValue><ssdm name="row_V_4"/></StgValue>
</operation>

<operation id="61" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
for.body8.i.2:1 %row_ind_V_10 = load i13 %row_ind_V_8

]]></Node>
<StgValue><ssdm name="row_ind_V_10"/></StgValue>
</operation>

<operation id="62" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
for.body8.i.2:2 %row_ind_V_11 = load i13 %row_ind_V_9

]]></Node>
<StgValue><ssdm name="row_ind_V_11"/></StgValue>
</operation>

<operation id="63" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="16" op_0_bw="13">
<![CDATA[
for.body8.i.2:3 %zext_ln1027 = zext i13 %row_V_4

]]></Node>
<StgValue><ssdm name="zext_ln1027"/></StgValue>
</operation>

<operation id="64" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="17" op_0_bw="13">
<![CDATA[
for.body8.i.2:4 %zext_ln1027_1 = zext i13 %row_V_4

]]></Node>
<StgValue><ssdm name="zext_ln1027_1"/></StgValue>
</operation>

<operation id="65" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.body8.i.2:5 %icmp_ln1027_2 = icmp_ult  i17 %zext_ln1027_1, i17 %add_i_i69

]]></Node>
<StgValue><ssdm name="icmp_ln1027_2"/></StgValue>
</operation>

<operation id="66" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body8.i.2:6 %br_ln493 = br i1 %icmp_ln1027_2, void %for.end129.loopexit, void %for.body8.i.2.split

]]></Node>
<StgValue><ssdm name="br_ln493"/></StgValue>
</operation>

<operation id="67" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
for.body8.i.2.split:0 %row_ind_V_load = load i13 %row_ind_V

]]></Node>
<StgValue><ssdm name="row_ind_V_load"/></StgValue>
</operation>

<operation id="68" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body8.i.2.split:3 %cmp_i_i554_i = icmp_ult  i16 %zext_ln1027, i16 %img_height_read

]]></Node>
<StgValue><ssdm name="cmp_i_i554_i"/></StgValue>
</operation>

<operation id="69" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.body8.i.2.split:4 %cmp_i_i516_i = icmp_slt  i17 %sub344_i, i17 %zext_ln1027_1

]]></Node>
<StgValue><ssdm name="cmp_i_i516_i"/></StgValue>
</operation>

<operation id="70" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.body8.i.2.split:5 %sub_i_i484_i = sub i17 %zext_ln1027_1, i17 %sub344_i

]]></Node>
<StgValue><ssdm name="sub_i_i484_i"/></StgValue>
</operation>

<operation id="71" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="18" op_0_bw="17">
<![CDATA[
for.body8.i.2.split:6 %sub_i_i484_i_cast = sext i17 %sub_i_i484_i

]]></Node>
<StgValue><ssdm name="sub_i_i484_i_cast"/></StgValue>
</operation>

<operation id="72" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.body8.i.2.split:7 %sub_i460_i = sub i18 2, i18 %sub_i_i484_i_cast

]]></Node>
<StgValue><ssdm name="sub_i460_i"/></StgValue>
</operation>

<operation id="73" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
for.body8.i.2.split:8 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %sub_i460_i, i32 17

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="74" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body8.i.2.split:9 %spec_select57 = and i1 %cmp_i_i516_i, i1 %tmp

]]></Node>
<StgValue><ssdm name="spec_select57"/></StgValue>
</operation>

<operation id="75" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.body8.i.2.split:10 %cmp_i_i440_i_1 = icmp_slt  i18 %sub_i460_i, i18 1

]]></Node>
<StgValue><ssdm name="cmp_i_i440_i_1"/></StgValue>
</operation>

<operation id="76" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body8.i.2.split:11 %spec_select61 = and i1 %cmp_i_i516_i, i1 %cmp_i_i440_i_1

]]></Node>
<StgValue><ssdm name="spec_select61"/></StgValue>
</operation>

<operation id="77" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="17" op_0_bw="17" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body8.i.2.split:12 %tmp_1 = partselect i17 @_ssdm_op_PartSelect.i17.i18.i32.i32, i18 %sub_i460_i, i32 1, i32 17

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="78" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.body8.i.2.split:13 %icmp = icmp_slt  i17 %tmp_1, i17 1

]]></Node>
<StgValue><ssdm name="icmp"/></StgValue>
</operation>

<operation id="79" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body8.i.2.split:14 %spec_select65 = and i1 %cmp_i_i516_i, i1 %icmp

]]></Node>
<StgValue><ssdm name="spec_select65"/></StgValue>
</operation>

<operation id="80" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="2" op_0_bw="18">
<![CDATA[
for.body8.i.2.split:15 %empty_80 = trunc i18 %sub_i460_i

]]></Node>
<StgValue><ssdm name="empty_80"/></StgValue>
</operation>

<operation id="81" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="2" op_0_bw="13">
<![CDATA[
for.body8.i.2.split:16 %empty_81 = trunc i13 %row_ind_V_load

]]></Node>
<StgValue><ssdm name="empty_81"/></StgValue>
</operation>

<operation id="82" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="2" op_0_bw="13">
<![CDATA[
for.body8.i.2.split:17 %empty_82 = trunc i13 %row_ind_V_10

]]></Node>
<StgValue><ssdm name="empty_82"/></StgValue>
</operation>

<operation id="83" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="2" op_0_bw="13">
<![CDATA[
for.body8.i.2.split:18 %empty_83 = trunc i13 %row_ind_V_11

]]></Node>
<StgValue><ssdm name="empty_83"/></StgValue>
</operation>

<operation id="84" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32">
<![CDATA[
for.body8.i.2.split:19 %empty_84 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_84"/></StgValue>
</operation>

<operation id="85" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="13" op_6_bw="13" op_7_bw="13" op_8_bw="2" op_9_bw="2" op_10_bw="1" op_11_bw="2" op_12_bw="1" op_13_bw="2" op_14_bw="1" op_15_bw="1" op_16_bw="8" op_17_bw="16" op_18_bw="16" op_19_bw="0" op_20_bw="0">
<![CDATA[
for.body8.i.2.split:20 %call_ln493 = call void @xFSobel3x3_Pipeline_Col_Loop, i16 %img_width_read, i8 %buf_V_4, i8 %buf_V, i8 %buf_V_3, i13 %row_ind_V_load, i13 %row_ind_V_10, i13 %row_ind_V_11, i2 %empty_80, i2 %empty_81, i1 %spec_select57, i2 %empty_82, i1 %spec_select61, i2 %empty_83, i1 %spec_select65, i1 %cmp_i_i554_i, i8 %gaussian_mat_data1, i16 %gradx_mat_data2, i16 %grady_mat_data5

]]></Node>
<StgValue><ssdm name="call_ln493"/></StgValue>
</operation>

<operation id="86" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.body8.i.2.split:21 %row_V_5 = add i13 %row_V_4, i13 1

]]></Node>
<StgValue><ssdm name="row_V_5"/></StgValue>
</operation>

<operation id="87" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="13" op_1_bw="13" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body8.i.2.split:22 %store_ln493 = store i13 %row_ind_V_load, i13 %row_ind_V_9

]]></Node>
<StgValue><ssdm name="store_ln493"/></StgValue>
</operation>

<operation id="88" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="13" op_1_bw="13" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body8.i.2.split:23 %store_ln493 = store i13 %row_ind_V_11, i13 %row_ind_V_8

]]></Node>
<StgValue><ssdm name="store_ln493"/></StgValue>
</operation>

<operation id="89" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="13" op_1_bw="13" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body8.i.2.split:24 %store_ln493 = store i13 %row_ind_V_10, i13 %row_ind_V

]]></Node>
<StgValue><ssdm name="store_ln493"/></StgValue>
</operation>

<operation id="90" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="13" op_1_bw="13" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body8.i.2.split:25 %store_ln493 = store i13 %row_V_5, i13 %row_V

]]></Node>
<StgValue><ssdm name="store_ln493"/></StgValue>
</operation>

<operation id="91" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0">
<![CDATA[
for.end129.loopexit:0 %ret_ln516 = ret

]]></Node>
<StgValue><ssdm name="ret_ln516"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="92" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body8.i.2.split:1 %speclooptripcount_ln495 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1080, i64 1080, i64 1080

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln495"/></StgValue>
</operation>

<operation id="93" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body8.i.2.split:2 %specloopname_ln417 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15

]]></Node>
<StgValue><ssdm name="specloopname_ln417"/></StgValue>
</operation>

<operation id="94" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="13" op_6_bw="13" op_7_bw="13" op_8_bw="2" op_9_bw="2" op_10_bw="1" op_11_bw="2" op_12_bw="1" op_13_bw="2" op_14_bw="1" op_15_bw="1" op_16_bw="8" op_17_bw="16" op_18_bw="16" op_19_bw="0" op_20_bw="0">
<![CDATA[
for.body8.i.2.split:20 %call_ln493 = call void @xFSobel3x3_Pipeline_Col_Loop, i16 %img_width_read, i8 %buf_V_4, i8 %buf_V, i8 %buf_V_3, i13 %row_ind_V_load, i13 %row_ind_V_10, i13 %row_ind_V_11, i2 %empty_80, i2 %empty_81, i1 %spec_select57, i2 %empty_82, i1 %spec_select61, i2 %empty_83, i1 %spec_select65, i1 %cmp_i_i554_i, i8 %gaussian_mat_data1, i16 %gradx_mat_data2, i16 %grady_mat_data5

]]></Node>
<StgValue><ssdm name="call_ln493"/></StgValue>
</operation>

<operation id="95" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0">
<![CDATA[
for.body8.i.2.split:26 %br_ln493 = br void %for.body8.i.2

]]></Node>
<StgValue><ssdm name="br_ln493"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
