ARM GAS  /tmp/cchVbToz.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m4
   3              		.eabi_attribute 27, 1
   4              		.eabi_attribute 28, 1
   5              		.fpu fpv4-sp-d16
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 6
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.thumb
  16              		.file	"stm32f3xx_hal_rcc.c"
  17              		.text
  18              	.Ltext0:
  19              		.cfi_sections	.debug_frame
  20              		.global	aPLLMULFactorTable
  21              		.section	.rodata.aPLLMULFactorTable,"a",%progbits
  22              		.align	2
  25              	aPLLMULFactorTable:
  26 0000 02       		.byte	2
  27 0001 03       		.byte	3
  28 0002 04       		.byte	4
  29 0003 05       		.byte	5
  30 0004 06       		.byte	6
  31 0005 07       		.byte	7
  32 0006 08       		.byte	8
  33 0007 09       		.byte	9
  34 0008 0A       		.byte	10
  35 0009 0B       		.byte	11
  36 000a 0C       		.byte	12
  37 000b 0D       		.byte	13
  38 000c 0E       		.byte	14
  39 000d 0F       		.byte	15
  40 000e 10       		.byte	16
  41 000f 10       		.byte	16
  42              		.global	aPredivFactorTable
  43              		.section	.rodata.aPredivFactorTable,"a",%progbits
  44              		.align	2
  47              	aPredivFactorTable:
  48 0000 01       		.byte	1
  49 0001 02       		.byte	2
  50 0002 03       		.byte	3
  51 0003 04       		.byte	4
  52 0004 05       		.byte	5
  53 0005 06       		.byte	6
  54 0006 07       		.byte	7
  55 0007 08       		.byte	8
  56 0008 09       		.byte	9
  57 0009 0A       		.byte	10
  58 000a 0B       		.byte	11
  59 000b 0C       		.byte	12
  60 000c 0D       		.byte	13
  61 000d 0E       		.byte	14
ARM GAS  /tmp/cchVbToz.s 			page 2


  62 000e 0F       		.byte	15
  63 000f 10       		.byte	16
  64              		.section	.text.HAL_RCC_DeInit,"ax",%progbits
  65              		.align	2
  66              		.global	HAL_RCC_DeInit
  67              		.thumb
  68              		.thumb_func
  70              	HAL_RCC_DeInit:
  71              	.LFB123:
  72              		.file 1 "Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c"
   1:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
   2:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   ******************************************************************************
   3:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @file    stm32f3xx_hal_rcc.c
   4:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @author  MCD Application Team
   5:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief   RCC HAL module driver.
   6:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *          This file provides firmware functions to manage the following 
   7:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *          functionalities of the Reset and Clock Control (RCC) peripheral:
   8:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *           + Initialization and de-initialization functions
   9:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *           + Peripheral Control functions
  10:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *       
  11:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   @verbatim                
  12:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   ==============================================================================
  13:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****                       ##### RCC specific features #####
  14:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   ==============================================================================
  15:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     [..]  
  16:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       After reset the device is running from Internal High Speed oscillator
  17:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (HSI 8MHz) with Flash 0 wait state, Flash prefetch buffer is enabled, 
  18:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       and all peripherals are off except internal SRAM, Flash and JTAG.
  19:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (+) There is no prescaler on High speed (AHB) and Low speed (APB) buses;
  20:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           all peripherals mapped on these buses are running at HSI speed.
  21:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (+) The clock for all peripherals is switched off, except the SRAM and FLASH.
  22:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (+) All GPIOs are in input floating state, except the JTAG pins which
  23:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           are assigned to be used for debug purpose.
  24:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     [..] Once the device started from reset, the user application has to:
  25:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (+) Configure the clock source to be used to drive the System clock
  26:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           (if the application needs higher frequency/performance)
  27:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (+) Configure the System clock frequency and Flash settings  
  28:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (+) Configure the AHB and APB buses prescalers
  29:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (+) Enable the clock for the peripheral(s) to be used
  30:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (+) Configure the clock source(s) for peripherals whose clocks are not
  31:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           derived from the System clock (RTC, ADC, I2C, I2S, TIM, USB FS)
  32:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
  33:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****                       ##### RCC Limitations #####
  34:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   ==============================================================================
  35:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     [..]  
  36:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       A delay between an RCC peripheral clock enable and the effective peripheral 
  37:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       enabling should be taken into account in order to manage the peripheral read/write 
  38:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       from/to registers.
  39:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (+) This delay depends on the peripheral mapping.
  40:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         (++) AHB & APB peripherals, 1 dummy read is necessary
  41:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
  42:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     [..]  
  43:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       Workarounds:
  44:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (#) For AHB & APB peripherals, a dummy read to the peripheral register has been
  45:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           inserted in each __HAL_RCC_PPP_CLK_ENABLE() macro.
  46:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
  47:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   @endverbatim
ARM GAS  /tmp/cchVbToz.s 			page 3


  48:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   ******************************************************************************
  49:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @attention
  50:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *
  51:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * <h2><center>&copy; COPYRIGHT(c) 2016 STMicroelectronics</center></h2>
  52:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *
  53:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * Redistribution and use in source and binary forms, with or without modification,
  54:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * are permitted provided that the following conditions are met:
  55:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *   1. Redistributions of source code must retain the above copyright notice,
  56:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *      this list of conditions and the following disclaimer.
  57:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *   2. Redistributions in binary form must reproduce the above copyright notice,
  58:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *      this list of conditions and the following disclaimer in the documentation
  59:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *      and/or other materials provided with the distribution.
  60:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *   3. Neither the name of STMicroelectronics nor the names of its contributors
  61:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *      may be used to endorse or promote products derived from this software
  62:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *      without specific prior written permission.
  63:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *
  64:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  65:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  66:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  67:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  68:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  69:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  70:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  71:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  72:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  73:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  74:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *
  75:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   ******************************************************************************  
  76:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** */
  77:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
  78:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /* Includes ------------------------------------------------------------------*/
  79:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #include "stm32f3xx_hal.h"
  80:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
  81:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /** @addtogroup STM32F3xx_HAL_Driver
  82:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @{
  83:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
  84:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
  85:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /** @defgroup RCC RCC
  86:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** * @brief RCC HAL module driver
  87:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @{
  88:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
  89:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
  90:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #ifdef HAL_RCC_MODULE_ENABLED
  91:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
  92:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /* Private typedef -----------------------------------------------------------*/
  93:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /* Private define ------------------------------------------------------------*/
  94:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /** @defgroup RCC_Private_Constants RCC Private Constants
  95:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****  * @{
  96:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****  */
  97:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /* Bits position in  in the CFGR register */
  98:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #define RCC_CFGR_HPRE_BITNUMBER           POSITION_VAL(RCC_CFGR_HPRE)
  99:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #define RCC_CFGR_PPRE1_BITNUMBER          POSITION_VAL(RCC_CFGR_PPRE1)
 100:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #define RCC_CFGR_PPRE2_BITNUMBER          POSITION_VAL(RCC_CFGR_PPRE2)
 101:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
 102:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @}
 103:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 104:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /* Private macro -------------------------------------------------------------*/
ARM GAS  /tmp/cchVbToz.s 			page 4


 105:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /** @defgroup RCC_Private_Macros RCC Private Macros
 106:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @{
 107:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 108:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 109:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #define MCO1_CLK_ENABLE()     __HAL_RCC_GPIOA_CLK_ENABLE()
 110:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #define MCO1_GPIO_PORT        GPIOA
 111:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #define MCO1_PIN              GPIO_PIN_8
 112:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 113:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
 114:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @}
 115:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 116:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 117:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /* Private variables ---------------------------------------------------------*/
 118:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /** @defgroup RCC_Private_Variables RCC Private Variables
 119:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @{
 120:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 121:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 122:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****                                        10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
 123:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 124:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****                                          9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};
 125:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
 126:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @}
 127:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 128:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 129:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /* Private function prototypes -----------------------------------------------*/
 130:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /* Exported functions ---------------------------------------------------------*/
 131:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 132:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /** @defgroup RCC_Exported_Functions RCC Exported Functions
 133:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @{
 134:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 135:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 136:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /** @defgroup RCC_Exported_Functions_Group1 Initialization and de-initialization functions 
 137:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *  @brief    Initialization and Configuration functions 
 138:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *
 139:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   @verbatim    
 140:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   ===============================================================================
 141:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****            ##### Initialization and de-initialization functions #####
 142:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   ===============================================================================
 143:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     [..]
 144:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       This section provides functions allowing to configure the internal/external oscillators
 145:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (HSE, HSI, LSE, LSI, PLL, CSS and MCO) and the System buses clocks (SYSCLK, AHB, APB1
 146:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       and APB2).
 147:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 148:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     [..] Internal/external clock and PLL configuration
 149:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (#) HSI (high-speed internal), 8 MHz factory-trimmed RC used directly or through
 150:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           the PLL as System clock source.
 151:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           The HSI clock can be used also to clock the USART and I2C peripherals.
 152:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 153:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (#) LSI (low-speed internal), ~40 KHz low consumption RC used as IWDG and/or RTC
 154:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           clock source.
 155:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 156:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (#) HSE (high-speed external), 4 to 32 MHz crystal oscillator used directly or
 157:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           through the PLL as System clock source. Can be used also as RTC clock source.
 158:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 159:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (#) LSE (low-speed external), 32 KHz oscillator used as RTC clock source.   
 160:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 161:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (#) PLL (clocked by HSI or HSE), featuring different output clocks:
ARM GAS  /tmp/cchVbToz.s 			page 5


 162:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         (++) The first output is used to generate the high speed system clock (up to 72 MHz)
 163:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         (++) The second output is used to generate the clock for the USB FS (48 MHz)
 164:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         (++) The third output may be used to generate the clock for the ADC peripherals (up to 72 M
 165:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         (++) The fourth output may be used to generate the clock for the TIM peripherals (144 MHz)
 166:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 167:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (#) CSS (Clock security system), once enable using the macro __HAL_RCC_CSS_ENABLE()
 168:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           and if a HSE clock failure occurs(HSE used directly or through PLL as System 
 169:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           clock source), the System clocks automatically switched to HSI and an interrupt
 170:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           is generated if enabled. The interrupt is linked to the Cortex-M4 NMI 
 171:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           (Non-Maskable Interrupt) exception vector.   
 172:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 173:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (#) MCO (microcontroller clock output), used to output SYSCLK, HSI, HSE, LSI, LSE or PLL
 174:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           clock (divided by 2) output on pin (such as PA8 pin).
 175:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 176:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     [..] System, AHB and APB buses clocks configuration
 177:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (#) Several clock sources can be used to drive the System clock (SYSCLK): HSI,
 178:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           HSE and PLL.
 179:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           The AHB clock (HCLK) is derived from System clock through configurable
 180:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           prescaler and used to clock the CPU, memory and peripherals mapped
 181:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           on AHB bus (DMA, GPIO...). APB1 (PCLK1) and APB2 (PCLK2) clocks are derived
 182:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           from AHB clock through configurable prescalers and used to clock
 183:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           the peripherals mapped on these buses. You can use
 184:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           "@ref HAL_RCC_GetSysClockFreq()" function to retrieve the frequencies of these clocks.
 185:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 186:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (#) All the peripheral clocks are derived from the System clock (SYSCLK) except:
 187:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         (++) The FLASH program/erase clock  which is always HSI 8MHz clock.
 188:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         (++) The USB 48 MHz clock which is derived from the PLL VCO clock.
 189:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         (++) The USART clock which can be derived as well from HSI 8MHz, LSI or LSE.
 190:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         (++) The I2C clock which can be derived as well from HSI 8MHz clock.
 191:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         (++) The ADC clock which is derived from PLL output.
 192:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         (++) The RTC clock which is derived from the LSE, LSI or 1 MHz HSE_RTC
 193:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****              (HSE divided by a programmable prescaler). The System clock (SYSCLK)
 194:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****              frequency must be higher or equal to the RTC clock frequency.
 195:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         (++) IWDG clock which is always the LSI clock.
 196:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 197:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****          (#) For the STM32F3xx devices, the maximum frequency of the SYSCLK, HCLK, PCLK1 and PCLK2 
 198:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****              Depending on the SYSCLK frequency, the flash latency should be adapted accordingly.
 199:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 200:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****          (#) After reset, the System clock source is the HSI (8 MHz) with 0 WS and
 201:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****              prefetch is disabled.
 202:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   @endverbatim
 203:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @{
 204:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 205:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
 206:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /*
 207:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   Additional consideration on the SYSCLK based on Latency settings:
 208:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         +-----------------------------------------------+
 209:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         | Latency       | SYSCLK clock frequency (MHz)  |
 210:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         |---------------|-------------------------------|
 211:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         |0WS(1CPU cycle)|       0 < SYSCLK <= 24        |
 212:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         |---------------|-------------------------------|
 213:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         |1WS(2CPU cycle)|      24 < SYSCLK <= 48        |
 214:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         |---------------|-------------------------------|
 215:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         |2WS(3CPU cycle)|      48 < SYSCLK <= 72        |
 216:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         +-----------------------------------------------+
 217:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 218:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
ARM GAS  /tmp/cchVbToz.s 			page 6


 219:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
 220:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Resets the RCC clock configuration to the default reset state.
 221:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   The default reset state of the clock configuration is given below:
 222:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            - HSI ON and used as system clock source
 223:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            - HSE and PLL OFF
 224:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            - AHB, APB1 and APB2 prescaler set to 1.
 225:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            - CSS and MCO1 OFF
 226:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            - All interrupts disabled
 227:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   This function does not modify the configuration of the
 228:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            - Peripheral clocks
 229:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            - LSI, LSE and RTC clocks
 230:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval HAL status
 231:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 232:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** HAL_StatusTypeDef HAL_RCC_DeInit(void)
 233:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
  73              		.loc 1 233 0
  74              		.cfi_startproc
  75              		@ args = 0, pretend = 0, frame = 16
  76              		@ frame_needed = 1, uses_anonymous_args = 0
  77 0000 80B5     		push	{r7, lr}
  78              	.LCFI0:
  79              		.cfi_def_cfa_offset 8
  80              		.cfi_offset 7, -8
  81              		.cfi_offset 14, -4
  82 0002 84B0     		sub	sp, sp, #16
  83              	.LCFI1:
  84              		.cfi_def_cfa_offset 24
  85 0004 00AF     		add	r7, sp, #0
  86              	.LCFI2:
  87              		.cfi_def_cfa_register 7
 234:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   uint32_t tickstart = 0;
  88              		.loc 1 234 0
  89 0006 0023     		movs	r3, #0
  90 0008 FB60     		str	r3, [r7, #12]
 235:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 236:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Set HSION bit */
 237:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   SET_BIT(RCC->CR, RCC_CR_HSION);
  91              		.loc 1 237 0
  92 000a 484A     		ldr	r2, .L11
  93 000c 474B     		ldr	r3, .L11
  94 000e 1B68     		ldr	r3, [r3]
  95 0010 43F00103 		orr	r3, r3, #1
  96 0014 1360     		str	r3, [r2]
 238:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 239:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Insure HSIRDY bit is set before writing default HSITRIM value */
 240:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get start tick */
 241:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   tickstart = HAL_GetTick();
  97              		.loc 1 241 0
  98 0016 FFF7FEFF 		bl	HAL_GetTick
  99 001a F860     		str	r0, [r7, #12]
 242:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 243:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Wait till HSI is ready */
 244:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
 100              		.loc 1 244 0
 101 001c 08E0     		b	.L2
 102              	.L4:
 245:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
ARM GAS  /tmp/cchVbToz.s 			page 7


 246:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 103              		.loc 1 246 0
 104 001e FFF7FEFF 		bl	HAL_GetTick
 105 0022 0246     		mov	r2, r0
 106 0024 FB68     		ldr	r3, [r7, #12]
 107 0026 D31A     		subs	r3, r2, r3
 108 0028 022B     		cmp	r3, #2
 109 002a 01D9     		bls	.L2
 247:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 248:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       return HAL_TIMEOUT;
 110              		.loc 1 248 0
 111 002c 0323     		movs	r3, #3
 112 002e 78E0     		b	.L3
 113              	.L2:
 244:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 114              		.loc 1 244 0
 115 0030 3E4B     		ldr	r3, .L11
 116 0032 1B68     		ldr	r3, [r3]
 117 0034 03F00203 		and	r3, r3, #2
 118 0038 002B     		cmp	r3, #0
 119 003a F0D0     		beq	.L4
 249:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 250:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 251:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 252:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Set HSITRIM default value */
 253:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   MODIFY_REG(RCC->CR, RCC_CR_HSITRIM, RCC_CR_HSITRIM_4);
 120              		.loc 1 253 0
 121 003c 3B4A     		ldr	r2, .L11
 122 003e 3B4B     		ldr	r3, .L11
 123 0040 1B68     		ldr	r3, [r3]
 124 0042 23F0F803 		bic	r3, r3, #248
 125 0046 43F08003 		orr	r3, r3, #128
 126 004a 1360     		str	r3, [r2]
 254:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 255:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Reset SW[1:0], HPRE[3:0], PPRE1[2:0], PPRE2[2:0] and MCOSEL[2:0] bits */
 256:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   CLEAR_BIT(RCC->CFGR, RCC_CFGR_SW | RCC_CFGR_HPRE | RCC_CFGR_PPRE1 | RCC_CFGR_PPRE2 | RCC_CFGR_MCO
 127              		.loc 1 256 0
 128 004c 3749     		ldr	r1, .L11
 129 004e 374B     		ldr	r3, .L11
 130 0050 5A68     		ldr	r2, [r3, #4]
 131 0052 374B     		ldr	r3, .L11+4
 132 0054 1340     		ands	r3, r3, r2
 133 0056 4B60     		str	r3, [r1, #4]
 257:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 258:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Insure HSI selected as system clock source */
 259:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get start tick */
 260:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   tickstart = HAL_GetTick();
 134              		.loc 1 260 0
 135 0058 FFF7FEFF 		bl	HAL_GetTick
 136 005c F860     		str	r0, [r7, #12]
 261:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 262:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Wait till system clock source is ready */
 263:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   while(READ_BIT(RCC->CFGR, RCC_CFGR_SWS) != RCC_CFGR_SWS_HSI)
 137              		.loc 1 263 0
 138 005e 0AE0     		b	.L5
 139              	.L6:
 264:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
ARM GAS  /tmp/cchVbToz.s 			page 8


 265:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 140              		.loc 1 265 0
 141 0060 FFF7FEFF 		bl	HAL_GetTick
 142 0064 0246     		mov	r2, r0
 143 0066 FB68     		ldr	r3, [r7, #12]
 144 0068 D31A     		subs	r3, r2, r3
 145 006a 41F28832 		movw	r2, #5000
 146 006e 9342     		cmp	r3, r2
 147 0070 01D9     		bls	.L5
 266:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 267:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       return HAL_TIMEOUT;
 148              		.loc 1 267 0
 149 0072 0323     		movs	r3, #3
 150 0074 55E0     		b	.L3
 151              	.L5:
 263:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 152              		.loc 1 263 0
 153 0076 2D4B     		ldr	r3, .L11
 154 0078 5B68     		ldr	r3, [r3, #4]
 155 007a 03F00C03 		and	r3, r3, #12
 156 007e 002B     		cmp	r3, #0
 157 0080 EED1     		bne	.L6
 268:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 269:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 270:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 271:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Update the SystemCoreClock global variable for HSI as system clock source */
 272:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   SystemCoreClock = HSI_VALUE;
 158              		.loc 1 272 0
 159 0082 2C4B     		ldr	r3, .L11+8
 160 0084 2C4A     		ldr	r2, .L11+12
 161 0086 1A60     		str	r2, [r3]
 273:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 274:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Configure the source of time base considering new system clock settings  */
 275:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 162              		.loc 1 275 0
 163 0088 0020     		movs	r0, #0
 164 008a FFF7FEFF 		bl	HAL_InitTick
 165 008e 0346     		mov	r3, r0
 166 0090 002B     		cmp	r3, #0
 167 0092 01D0     		beq	.L7
 276:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 277:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     return HAL_ERROR;
 168              		.loc 1 277 0
 169 0094 0123     		movs	r3, #1
 170 0096 44E0     		b	.L3
 171              	.L7:
 278:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 279:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 280:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Reset HSEON, CSSON, PLLON bits */
 281:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   CLEAR_BIT(RCC->CR, RCC_CR_PLLON | RCC_CR_CSSON | RCC_CR_HSEON);
 172              		.loc 1 281 0
 173 0098 244A     		ldr	r2, .L11
 174 009a 244B     		ldr	r3, .L11
 175 009c 1B68     		ldr	r3, [r3]
 176 009e 23F08473 		bic	r3, r3, #17301504
 177 00a2 23F48033 		bic	r3, r3, #65536
 178 00a6 1360     		str	r3, [r2]
ARM GAS  /tmp/cchVbToz.s 			page 9


 282:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 283:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Reset HSEBYP bit */
 284:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   CLEAR_BIT(RCC->CR, RCC_CR_HSEBYP);
 179              		.loc 1 284 0
 180 00a8 204A     		ldr	r2, .L11
 181 00aa 204B     		ldr	r3, .L11
 182 00ac 1B68     		ldr	r3, [r3]
 183 00ae 23F48023 		bic	r3, r3, #262144
 184 00b2 1360     		str	r3, [r2]
 285:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 286:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Insure PLLRDY is reset */
 287:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get start tick */
 288:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   tickstart = HAL_GetTick();
 185              		.loc 1 288 0
 186 00b4 FFF7FEFF 		bl	HAL_GetTick
 187 00b8 F860     		str	r0, [r7, #12]
 289:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 188              		.loc 1 289 0
 189 00ba 08E0     		b	.L8
 190              	.L9:
 290:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 291:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 191              		.loc 1 291 0
 192 00bc FFF7FEFF 		bl	HAL_GetTick
 193 00c0 0246     		mov	r2, r0
 194 00c2 FB68     		ldr	r3, [r7, #12]
 195 00c4 D31A     		subs	r3, r2, r3
 196 00c6 022B     		cmp	r3, #2
 197 00c8 01D9     		bls	.L8
 292:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 293:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       return HAL_TIMEOUT;
 198              		.loc 1 293 0
 199 00ca 0323     		movs	r3, #3
 200 00cc 29E0     		b	.L3
 201              	.L8:
 289:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 202              		.loc 1 289 0
 203 00ce 174B     		ldr	r3, .L11
 204 00d0 1B68     		ldr	r3, [r3]
 205 00d2 03F00073 		and	r3, r3, #33554432
 206 00d6 002B     		cmp	r3, #0
 207 00d8 F0D1     		bne	.L9
 294:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 295:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 296:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 297:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Reset CFGR register */
 298:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   CLEAR_REG(RCC->CFGR);
 208              		.loc 1 298 0
 209 00da 144B     		ldr	r3, .L11
 210 00dc 0022     		movs	r2, #0
 211 00de 5A60     		str	r2, [r3, #4]
 299:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 300:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Reset CFGR2 register */
 301:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   CLEAR_REG(RCC->CFGR2);
 212              		.loc 1 301 0
 213 00e0 124B     		ldr	r3, .L11
 214 00e2 0022     		movs	r2, #0
ARM GAS  /tmp/cchVbToz.s 			page 10


 215 00e4 DA62     		str	r2, [r3, #44]
 302:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 303:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Reset CFGR3 register */
 304:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   CLEAR_REG(RCC->CFGR3);
 216              		.loc 1 304 0
 217 00e6 114B     		ldr	r3, .L11
 218 00e8 0022     		movs	r2, #0
 219 00ea 1A63     		str	r2, [r3, #48]
 305:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 306:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Clear all interrupt flags */
 307:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   SET_BIT(RCC->CIR, RCC_CIR_LSIRDYC | RCC_CIR_LSERDYC | RCC_CIR_HSIRDYC | RCC_CIR_HSERDYC | RCC_CIR
 220              		.loc 1 307 0
 221 00ec 0F4A     		ldr	r2, .L11
 222 00ee 0F4B     		ldr	r3, .L11
 223 00f0 9B68     		ldr	r3, [r3, #8]
 224 00f2 43F41F03 		orr	r3, r3, #10420224
 225 00f6 9360     		str	r3, [r2, #8]
 308:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 309:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Disable all interrupts */
 310:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   CLEAR_REG(RCC->CIR);
 226              		.loc 1 310 0
 227 00f8 0C4B     		ldr	r3, .L11
 228 00fa 0022     		movs	r2, #0
 229 00fc 9A60     		str	r2, [r3, #8]
 230 00fe 4FF08073 		mov	r3, #16777216
 231 0102 BB60     		str	r3, [r7, #8]
 232              	.LBB168:
 233              	.LBB169:
 234              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS Cortex-M Core Function/Instruction Header File
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V4.30
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     20. October 2015
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Copyright (c) 2009 - 2015 ARM LIMITED
   8:Drivers/CMSIS/Include/cmsis_gcc.h **** 
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****    All rights reserved.
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****    Redistribution and use in source and binary forms, with or without
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****    modification, are permitted provided that the following conditions are met:
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****    - Redistributions of source code must retain the above copyright
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****      notice, this list of conditions and the following disclaimer.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****    - Redistributions in binary form must reproduce the above copyright
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****      notice, this list of conditions and the following disclaimer in the
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****      documentation and/or other materials provided with the distribution.
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****    - Neither the name of ARM nor the names of its contributors may be used
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****      to endorse or promote products derived from this software without
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****      specific prior written permission.
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****    *
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****    THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****    AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****    IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  24:Drivers/CMSIS/Include/cmsis_gcc.h ****    ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
  25:Drivers/CMSIS/Include/cmsis_gcc.h ****    LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  26:Drivers/CMSIS/Include/cmsis_gcc.h ****    CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  27:Drivers/CMSIS/Include/cmsis_gcc.h ****    SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  28:Drivers/CMSIS/Include/cmsis_gcc.h ****    INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
ARM GAS  /tmp/cchVbToz.s 			page 11


  29:Drivers/CMSIS/Include/cmsis_gcc.h ****    CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  30:Drivers/CMSIS/Include/cmsis_gcc.h ****    ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  31:Drivers/CMSIS/Include/cmsis_gcc.h ****    POSSIBILITY OF SUCH DAMAGE.
  32:Drivers/CMSIS/Include/cmsis_gcc.h ****    ---------------------------------------------------------------------------*/
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  36:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined ( __GNUC__ )
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  41:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  44:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  47:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
  49:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
  51:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  53:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
  54:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
  55:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
  57:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
  59:Drivers/CMSIS/Include/cmsis_gcc.h **** {
  60:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** }
  62:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
  66:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
  67:Drivers/CMSIS/Include/cmsis_gcc.h ****   Can only be executed in Privileged modes.
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** {
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
  72:Drivers/CMSIS/Include/cmsis_gcc.h **** }
  73:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  74:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  75:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Control Register
  77:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the Control Register.
  78:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Control Register value
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  80:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_CONTROL(void)
  81:Drivers/CMSIS/Include/cmsis_gcc.h **** {
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
  83:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
  85:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
ARM GAS  /tmp/cchVbToz.s 			page 12


  86:Drivers/CMSIS/Include/cmsis_gcc.h **** }
  87:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  88:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  89:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Control Register
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Writes the given value to the Control Register.
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
  93:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_CONTROL(uint32_t control)
  95:Drivers/CMSIS/Include/cmsis_gcc.h **** {
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
  97:Drivers/CMSIS/Include/cmsis_gcc.h **** }
  98:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  99:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 100:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 101:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get IPSR Register
 102:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               IPSR Register value
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 105:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_IPSR(void)
 106:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 108:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 109:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 110:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 111:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 114:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 115:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get APSR Register
 116:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 117:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               APSR Register value
 118:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_APSR(void)
 120:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 122:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 123:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 124:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 125:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 126:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 127:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 128:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 129:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get xPSR Register
 130:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 131:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 132:Drivers/CMSIS/Include/cmsis_gcc.h ****     \return               xPSR Register value
 133:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_xPSR(void)
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 137:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 142:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/cchVbToz.s 			page 13


 143:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 144:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 145:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 146:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSP Register value
 147:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 148:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PSP(void)
 149:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 150:Drivers/CMSIS/Include/cmsis_gcc.h ****   register uint32_t result;
 151:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 152:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp\n"  : "=r" (result) );
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 154:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 155:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 156:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 157:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 158:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 159:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 160:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 161:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 162:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PSP(uint32_t topOfProcStack)
 163:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 164:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0\n" : : "r" (topOfProcStack) : "sp");
 165:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 166:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 168:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 169:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 170:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 171:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSP Register value
 172:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_MSP(void)
 174:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 175:Drivers/CMSIS/Include/cmsis_gcc.h ****   register uint32_t result;
 176:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp\n" : "=r" (result) );
 178:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 179:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 180:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 182:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 183:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 184:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 186:Drivers/CMSIS/Include/cmsis_gcc.h ****     \param [in]    topOfMainStack  Main Stack Pointer value to set
 187:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 188:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_MSP(uint32_t topOfMainStack)
 189:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 190:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0\n" : : "r" (topOfMainStack) : "sp");
 191:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 192:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 193:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 194:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 195:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Priority Mask
 196:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
 197:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Priority Mask value
 198:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 199:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
ARM GAS  /tmp/cchVbToz.s 			page 14


 200:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 201:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 202:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 203:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) );
 204:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 205:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 206:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 207:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 208:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 209:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Priority Mask
 210:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
 211:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 212:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 213:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PRIMASK(uint32_t priMask)
 214:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 215:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 216:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 217:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 218:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 219:Drivers/CMSIS/Include/cmsis_gcc.h **** #if       (__CORTEX_M >= 0x03U)
 220:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 221:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 222:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable FIQ
 223:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
 224:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 225:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 226:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_fault_irq(void)
 227:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 228:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
 229:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 230:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 231:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 232:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 233:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable FIQ
 234:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables FIQ interrupts by setting the F-bit in the CPSR.
 235:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 236:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 237:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_fault_irq(void)
 238:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 239:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
 240:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 241:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 242:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 243:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 244:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Base Priority
 245:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
 246:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Base Priority register value
 247:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 248:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_BASEPRI(void)
 249:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 250:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 251:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 252:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 253:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 254:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 255:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 256:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/cchVbToz.s 			page 15


 257:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 258:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority
 259:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register.
 260:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 261:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 262:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI(uint32_t value)
 263:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 264:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (value) : "memory");
 265:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 266:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 267:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 268:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 269:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority with condition
 270:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register only if BASEPRI masking is disable
 271:Drivers/CMSIS/Include/cmsis_gcc.h ****            or the new value increases the BASEPRI priority level.
 272:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 273:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 274:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI_MAX(uint32_t value)
 275:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 276:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (value) : "memory");
 277:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 278:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 279:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 280:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 281:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Fault Mask
 282:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Fault Mask register.
 283:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Fault Mask register value
 284:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 285:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_FAULTMASK(void)
 286:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 287:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 288:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 289:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 290:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 291:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 292:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 293:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 294:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 295:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Fault Mask
 296:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Fault Mask register.
 297:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 298:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 299:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_FAULTMASK(uint32_t faultMask)
 300:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 301:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
 302:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 303:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 304:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* (__CORTEX_M >= 0x03U) */
 305:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 306:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 307:Drivers/CMSIS/Include/cmsis_gcc.h **** #if       (__CORTEX_M == 0x04U) || (__CORTEX_M == 0x07U)
 308:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 309:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 310:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get FPSCR
 311:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Floating Point Status/Control register.
 312:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Floating Point Status/Control register value
 313:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
ARM GAS  /tmp/cchVbToz.s 			page 16


 314:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_FPSCR(void)
 315:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 316:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__FPU_PRESENT == 1U) && (__FPU_USED == 1U)
 317:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 318:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 319:Drivers/CMSIS/Include/cmsis_gcc.h ****   /* Empty asm statement works as a scheduling barrier */
 320:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("");
 321:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 322:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("");
 323:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 324:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 325:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(0);
 326:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 327:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 328:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 329:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 330:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 331:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set FPSCR
 332:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Floating Point Status/Control register.
 333:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    fpscr  Floating Point Status/Control value to set
 334:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 335:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_FPSCR(uint32_t fpscr)
 336:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 337:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__FPU_PRESENT == 1U) && (__FPU_USED == 1U)
 338:Drivers/CMSIS/Include/cmsis_gcc.h ****   /* Empty asm statement works as a scheduling barrier */
 339:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("");
 340:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc");
 341:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("");
 342:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 343:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 344:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 345:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* (__CORTEX_M == 0x04U) || (__CORTEX_M == 0x07U) */
 346:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 347:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 348:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 349:Drivers/CMSIS/Include/cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
 350:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 351:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 352:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 353:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 354:Drivers/CMSIS/Include/cmsis_gcc.h ****   Access to dedicated instructions
 355:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 356:Drivers/CMSIS/Include/cmsis_gcc.h **** */
 357:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 358:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 359:Drivers/CMSIS/Include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 360:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 361:Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 362:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 363:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 364:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 365:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 366:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 367:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 368:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 369:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 370:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   No Operation
ARM GAS  /tmp/cchVbToz.s 			page 17


 371:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 372:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 373:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
 374:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 375:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("nop");
 376:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 377:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 378:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 379:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 380:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 381:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 382:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 383:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __WFI(void)
 384:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 385:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("wfi");
 386:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 387:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 388:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 389:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 390:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Event
 391:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 392:Drivers/CMSIS/Include/cmsis_gcc.h ****     a low-power state until one of a number of events occurs.
 393:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 394:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __WFE(void)
 395:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 396:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("wfe");
 397:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 398:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 399:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 400:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 401:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Send Event
 402:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 403:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 404:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __SEV(void)
 405:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 406:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("sev");
 407:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 408:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 409:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 410:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 411:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 412:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 413:Drivers/CMSIS/Include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 414:Drivers/CMSIS/Include/cmsis_gcc.h ****            after the instruction has been completed.
 415:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 416:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __ISB(void)
 417:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 418:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 419:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 420:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 421:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 422:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 423:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 424:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 425:Drivers/CMSIS/Include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 426:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 427:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __DSB(void)
ARM GAS  /tmp/cchVbToz.s 			page 18


 428:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 429:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 430:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 431:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 432:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 433:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 434:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Memory Barrier
 435:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Ensures the apparent order of the explicit memory operations before
 436:Drivers/CMSIS/Include/cmsis_gcc.h ****            and after the instruction, without ensuring their completion.
 437:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 438:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __DMB(void)
 439:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 440:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dmb 0xF":::"memory");
 441:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 442:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 443:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 444:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 445:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (32 bit)
 446:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in integer value.
 447:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 448:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 449:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 450:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __REV(uint32_t value)
 451:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 452:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 5)
 453:Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_bswap32(value);
 454:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 455:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 456:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 457:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("rev %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 458:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 459:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 460:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 461:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 462:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 463:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 464:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 465:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in two unsigned short values.
 466:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 467:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 468:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 469:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __REV16(uint32_t value)
 470:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 471:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 472:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 473:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("rev16 %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 474:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 475:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 476:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 477:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 478:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 479:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order in signed short value
 480:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in a signed short value with sign extension to integer.
 481:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 482:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 483:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 484:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE int32_t __REVSH(int32_t value)
ARM GAS  /tmp/cchVbToz.s 			page 19


 485:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 486:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 487:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (short)__builtin_bswap16(value);
 488:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 489:Drivers/CMSIS/Include/cmsis_gcc.h ****   int32_t result;
 490:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 491:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("revsh %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 492:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 493:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 494:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 495:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 496:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 497:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 498:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Rotate Right in unsigned value (32 bit)
 499:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Rotate Right (immediate) provides the value of the contents of a register rotated by a v
 500:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to rotate
 501:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Number of Bits to rotate
 502:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Rotated value
 503:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 504:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __ROR(uint32_t op1, uint32_t op2)
 505:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 506:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (op1 >> op2) | (op1 << (32U - op2));
 507:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 508:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 509:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 510:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 511:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Breakpoint
 512:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Causes the processor to enter Debug state.
 513:Drivers/CMSIS/Include/cmsis_gcc.h ****            Debug tools can use this to investigate system state when the instruction at a particula
 514:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  is ignored by the processor.
 515:Drivers/CMSIS/Include/cmsis_gcc.h ****                  If required, a debugger can use it to store additional information about the break
 516:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 517:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __BKPT(value)                       __ASM volatile ("bkpt "#value)
 518:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 519:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 520:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 521:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse bit order of value
 522:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the bit order of the given value.
 523:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 524:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 525:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 526:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
 527:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 528:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 529:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 530:Drivers/CMSIS/Include/cmsis_gcc.h **** #if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
 531:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 235              		.loc 2 531 0
 236 0104 BB68     		ldr	r3, [r7, #8]
 237              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 238 0106 93FAA3F3 		rbit r3, r3
 239              	@ 0 "" 2
 240              		.thumb
 241 010a 7B60     		str	r3, [r7, #4]
 532:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 533:Drivers/CMSIS/Include/cmsis_gcc.h ****   int32_t s = 4 /*sizeof(v)*/ * 8 - 1; /* extra shift needed at end */
 534:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/cchVbToz.s 			page 20


 535:Drivers/CMSIS/Include/cmsis_gcc.h ****   result = value;                      /* r will be reversed bits of v; first get LSB of v */
 536:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (value >>= 1U; value; value >>= 1U)
 537:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 538:Drivers/CMSIS/Include/cmsis_gcc.h ****     result <<= 1U;
 539:Drivers/CMSIS/Include/cmsis_gcc.h ****     result |= value & 1U;
 540:Drivers/CMSIS/Include/cmsis_gcc.h ****     s--;
 541:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 542:Drivers/CMSIS/Include/cmsis_gcc.h ****   result <<= s;                        /* shift when v's highest bits are zero */
 543:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 544:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 242              		.loc 2 544 0
 243 010c 7B68     		ldr	r3, [r7, #4]
 244              	.LBE169:
 245              	.LBE168:
 311:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 312:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Reset all CSR flags */
 313:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   __HAL_RCC_CLEAR_RESET_FLAGS();
 246              		.loc 1 313 0
 247 010e B3FA83F3 		clz	r3, r3
 248 0112 1A46     		mov	r2, r3
 249 0114 094B     		ldr	r3, .L11+16
 250 0116 1344     		add	r3, r3, r2
 251 0118 9B00     		lsls	r3, r3, #2
 252 011a 1A46     		mov	r2, r3
 253 011c 0123     		movs	r3, #1
 254 011e 1360     		str	r3, [r2]
 314:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 315:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   return HAL_OK;
 255              		.loc 1 315 0
 256 0120 0023     		movs	r3, #0
 257              	.L3:
 316:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 258              		.loc 1 316 0
 259 0122 1846     		mov	r0, r3
 260 0124 1037     		adds	r7, r7, #16
 261              	.LCFI3:
 262              		.cfi_def_cfa_offset 8
 263 0126 BD46     		mov	sp, r7
 264              	.LCFI4:
 265              		.cfi_def_cfa_register 13
 266              		@ sp needed
 267 0128 80BD     		pop	{r7, pc}
 268              	.L12:
 269 012a 00BF     		.align	2
 270              	.L11:
 271 012c 00100240 		.word	1073876992
 272 0130 0CC0FFF8 		.word	-117456884
 273 0134 00000000 		.word	SystemCoreClock
 274 0138 00127A00 		.word	8000000
 275 013c 20819010 		.word	277905696
 276              		.cfi_endproc
 277              	.LFE123:
 279              		.section	.text.HAL_RCC_OscConfig,"ax",%progbits
 280              		.align	2
 281              		.global	HAL_RCC_OscConfig
 282              		.thumb
 283              		.thumb_func
ARM GAS  /tmp/cchVbToz.s 			page 21


 285              	HAL_RCC_OscConfig:
 286              	.LFB124:
 317:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 318:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
 319:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Initializes the RCC Oscillators according to the specified parameters in the
 320:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         RCC_OscInitTypeDef.
 321:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @param  RCC_OscInitStruct pointer to an RCC_OscInitTypeDef structure that
 322:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         contains the configuration information for the RCC Oscillators.
 323:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   The PLL is not disabled when used as system clock.
 324:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   Transitions LSE Bypass to LSE On and LSE On to LSE Bypass are not
 325:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         supported by this macro. User should request a transition to LSE Off
 326:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         first and then LSE On or LSE Bypass.
 327:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   Transition HSE Bypass to HSE On and HSE On to HSE Bypass are not
 328:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         supported by this macro. User should request a transition to HSE Off
 329:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         first and then HSE On or HSE Bypass.
 330:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval HAL status
 331:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 332:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
 333:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
 287              		.loc 1 333 0
 288              		.cfi_startproc
 289              		@ args = 0, pretend = 0, frame = 512
 290              		@ frame_needed = 1, uses_anonymous_args = 0
 291 0000 80B5     		push	{r7, lr}
 292              	.LCFI5:
 293              		.cfi_def_cfa_offset 8
 294              		.cfi_offset 7, -8
 295              		.cfi_offset 14, -4
 296 0002 ADF5007D 		sub	sp, sp, #512
 297              	.LCFI6:
 298              		.cfi_def_cfa_offset 520
 299 0006 00AF     		add	r7, sp, #0
 300              	.LCFI7:
 301              		.cfi_def_cfa_register 7
 302 0008 3B1D     		adds	r3, r7, #4
 303 000a 1860     		str	r0, [r3]
 334:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   uint32_t tickstart;
 335:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 336:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Check Null pointer */
 337:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(RCC_OscInitStruct == NULL)
 304              		.loc 1 337 0
 305 000c 3B1D     		adds	r3, r7, #4
 306 000e 1B68     		ldr	r3, [r3]
 307 0010 002B     		cmp	r3, #0
 308 0012 02D1     		bne	.L14
 338:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 339:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     return HAL_ERROR;
 309              		.loc 1 339 0
 310 0014 0123     		movs	r3, #1
 311 0016 01F0BEB8 		b	.L15
 312              	.L14:
 340:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 341:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 342:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Check the parameters */
 343:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 344:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 345:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /*------------------------------- HSE Configuration ------------------------*/ 
ARM GAS  /tmp/cchVbToz.s 			page 22


 346:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 313              		.loc 1 346 0
 314 001a 3B1D     		adds	r3, r7, #4
 315 001c 1B68     		ldr	r3, [r3]
 316 001e 1B68     		ldr	r3, [r3]
 317 0020 03F00103 		and	r3, r3, #1
 318 0024 002B     		cmp	r3, #0
 319 0026 00F0CC81 		beq	.L16
 347:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 348:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Check the parameters */
 349:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 350:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 351:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowe
 352:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 320              		.loc 1 352 0
 321 002a AF4B     		ldr	r3, .L207
 322 002c 5B68     		ldr	r3, [r3, #4]
 323 002e 03F00C03 		and	r3, r3, #12
 324 0032 042B     		cmp	r3, #4
 325 0034 0BD0     		beq	.L17
 353:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_
 326              		.loc 1 353 0
 327 0036 AC4B     		ldr	r3, .L207
 328 0038 5B68     		ldr	r3, [r3, #4]
 329 003a 03F00C03 		and	r3, r3, #12
 330 003e 082B     		cmp	r3, #8
 331 0040 79D1     		bne	.L18
 332              		.loc 1 353 0 is_stmt 0 discriminator 1
 333 0042 A94B     		ldr	r3, .L207
 334 0044 5B68     		ldr	r3, [r3, #4]
 335 0046 03F48033 		and	r3, r3, #65536
 336 004a 002B     		cmp	r3, #0
 337 004c 73D0     		beq	.L18
 338              	.L17:
 339 004e 4FF40033 		mov	r3, #131072
 340 0052 C7F8F431 		str	r3, [r7, #500]
 341              	.LBB170:
 342              	.LBB171:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 343              		.loc 2 531 0 is_stmt 1
 344 0056 D7F8F431 		ldr	r3, [r7, #500]
 345              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 346 005a 93FAA3F3 		rbit r3, r3
 347              	@ 0 "" 2
 348              		.thumb
 349 005e C7F8F031 		str	r3, [r7, #496]
 350              		.loc 2 544 0
 351 0062 D7F8F031 		ldr	r3, [r7, #496]
 352              	.LBE171:
 353              	.LBE170:
 354:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 355:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_
 354              		.loc 1 355 0
 355 0066 B3FA83F3 		clz	r3, r3
 356 006a DBB2     		uxtb	r3, r3
 357 006c 43F02003 		orr	r3, r3, #32
 358 0070 DBB2     		uxtb	r3, r3
ARM GAS  /tmp/cchVbToz.s 			page 23


 359 0072 DBB2     		uxtb	r3, r3
 360 0074 5B09     		lsrs	r3, r3, #5
 361 0076 DBB2     		uxtb	r3, r3
 362 0078 012B     		cmp	r3, #1
 363 007a 02D1     		bne	.L20
 364              		.loc 1 355 0 is_stmt 0 discriminator 1
 365 007c 9A4B     		ldr	r3, .L207
 366 007e 1B68     		ldr	r3, [r3]
 367 0080 35E0     		b	.L21
 368              	.L20:
 369 0082 4FF40033 		mov	r3, #131072
 370 0086 C7F8EC31 		str	r3, [r7, #492]
 371              	.LBB172:
 372              	.LBB173:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 373              		.loc 2 531 0 is_stmt 1 discriminator 2
 374 008a D7F8EC31 		ldr	r3, [r7, #492]
 375              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 376 008e 93FAA3F3 		rbit r3, r3
 377              	@ 0 "" 2
 378              		.thumb
 379 0092 C7F8E831 		str	r3, [r7, #488]
 380              		.loc 2 544 0 discriminator 2
 381 0096 D7F8E831 		ldr	r3, [r7, #488]
 382              	.LBE173:
 383              	.LBE172:
 384              		.loc 1 355 0 discriminator 2
 385 009a B3FA83F3 		clz	r3, r3
 386 009e DBB2     		uxtb	r3, r3
 387 00a0 43F02003 		orr	r3, r3, #32
 388 00a4 DBB2     		uxtb	r3, r3
 389 00a6 DBB2     		uxtb	r3, r3
 390 00a8 5B09     		lsrs	r3, r3, #5
 391 00aa DBB2     		uxtb	r3, r3
 392 00ac 022B     		cmp	r3, #2
 393 00ae 02D1     		bne	.L23
 394              		.loc 1 355 0 is_stmt 0 discriminator 4
 395 00b0 8D4B     		ldr	r3, .L207
 396 00b2 1B6A     		ldr	r3, [r3, #32]
 397 00b4 1BE0     		b	.L21
 398              	.L23:
 399 00b6 4FF40033 		mov	r3, #131072
 400 00ba C7F8E431 		str	r3, [r7, #484]
 401              	.LBB174:
 402              	.LBB175:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 403              		.loc 2 531 0 is_stmt 1 discriminator 5
 404 00be D7F8E431 		ldr	r3, [r7, #484]
 405              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 406 00c2 93FAA3F3 		rbit r3, r3
 407              	@ 0 "" 2
 408              		.thumb
 409 00c6 C7F8E031 		str	r3, [r7, #480]
 410              		.loc 2 544 0 discriminator 5
 411 00ca D7F8E031 		ldr	r3, [r7, #480]
 412              	.LBE175:
 413              	.LBE174:
ARM GAS  /tmp/cchVbToz.s 			page 24


 414              		.loc 1 355 0 discriminator 5
 415 00ce B3FA83F3 		clz	r3, r3
 416 00d2 DBB2     		uxtb	r3, r3
 417 00d4 43F02003 		orr	r3, r3, #32
 418 00d8 DBB2     		uxtb	r3, r3
 419 00da DBB2     		uxtb	r3, r3
 420 00dc 5B09     		lsrs	r3, r3, #5
 421 00de DBB2     		uxtb	r3, r3
 422 00e0 042B     		cmp	r3, #4
 423 00e2 02D1     		bne	.L26
 424              		.loc 1 355 0 is_stmt 0 discriminator 7
 425 00e4 804B     		ldr	r3, .L207
 426 00e6 5B68     		ldr	r3, [r3, #4]
 427 00e8 01E0     		b	.L21
 428              	.L26:
 429              		.loc 1 355 0 discriminator 8
 430 00ea 7F4B     		ldr	r3, .L207
 431 00ec 5B6A     		ldr	r3, [r3, #36]
 432              	.L21:
 433 00ee 4FF40032 		mov	r2, #131072
 434 00f2 C7F8DC21 		str	r2, [r7, #476]
 435              	.LBB176:
 436              	.LBB177:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 437              		.loc 2 531 0 is_stmt 1 discriminator 12
 438 00f6 D7F8DC21 		ldr	r2, [r7, #476]
 439              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 440 00fa 92FAA2F2 		rbit r2, r2
 441              	@ 0 "" 2
 442              		.thumb
 443 00fe C7F8D821 		str	r2, [r7, #472]
 444              		.loc 2 544 0 discriminator 12
 445 0102 D7F8D821 		ldr	r2, [r7, #472]
 446              	.LBE177:
 447              	.LBE176:
 448              		.loc 1 355 0 discriminator 12
 449 0106 B2FA82F2 		clz	r2, r2
 450 010a D2B2     		uxtb	r2, r2
 451 010c 42F02002 		orr	r2, r2, #32
 452 0110 D2B2     		uxtb	r2, r2
 453 0112 D2B2     		uxtb	r2, r2
 454 0114 02F01F02 		and	r2, r2, #31
 455 0118 0121     		movs	r1, #1
 456 011a 01FA02F2 		lsl	r2, r1, r2
 457 011e 1340     		ands	r3, r3, r2
 458 0120 002B     		cmp	r3, #0
 459 0122 07D0     		beq	.L29
 460              		.loc 1 355 0 is_stmt 0 discriminator 13
 461 0124 3B1D     		adds	r3, r7, #4
 462 0126 1B68     		ldr	r3, [r3]
 463 0128 5B68     		ldr	r3, [r3, #4]
 464 012a 002B     		cmp	r3, #0
 465 012c 02D1     		bne	.L29
 356:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 357:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         return HAL_ERROR;
 466              		.loc 1 357 0 is_stmt 1
 467 012e 0123     		movs	r3, #1
ARM GAS  /tmp/cchVbToz.s 			page 25


 468 0130 01F031B8 		b	.L15
 469              	.L29:
 355:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 470              		.loc 1 355 0
 471 0134 45E1     		b	.L16
 472              	.L18:
 358:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 359:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 360:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     else
 361:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 362:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Set the new HSE configuration ---------------------------------------*/
 363:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 473              		.loc 1 363 0
 474 0136 3B1D     		adds	r3, r7, #4
 475 0138 1B68     		ldr	r3, [r3]
 476 013a 5B68     		ldr	r3, [r3, #4]
 477 013c B3F5803F 		cmp	r3, #65536
 478 0140 06D1     		bne	.L30
 479              		.loc 1 363 0 is_stmt 0 discriminator 1
 480 0142 694A     		ldr	r2, .L207
 481 0144 684B     		ldr	r3, .L207
 482 0146 1B68     		ldr	r3, [r3]
 483 0148 43F48033 		orr	r3, r3, #65536
 484 014c 1360     		str	r3, [r2]
 485 014e 30E0     		b	.L31
 486              	.L30:
 487              		.loc 1 363 0 discriminator 2
 488 0150 3B1D     		adds	r3, r7, #4
 489 0152 1B68     		ldr	r3, [r3]
 490 0154 5B68     		ldr	r3, [r3, #4]
 491 0156 002B     		cmp	r3, #0
 492 0158 0CD1     		bne	.L32
 493              		.loc 1 363 0 discriminator 3
 494 015a 634A     		ldr	r2, .L207
 495 015c 624B     		ldr	r3, .L207
 496 015e 1B68     		ldr	r3, [r3]
 497 0160 23F48033 		bic	r3, r3, #65536
 498 0164 1360     		str	r3, [r2]
 499 0166 604A     		ldr	r2, .L207
 500 0168 5F4B     		ldr	r3, .L207
 501 016a 1B68     		ldr	r3, [r3]
 502 016c 23F48023 		bic	r3, r3, #262144
 503 0170 1360     		str	r3, [r2]
 504 0172 1EE0     		b	.L31
 505              	.L32:
 506              		.loc 1 363 0 discriminator 4
 507 0174 3B1D     		adds	r3, r7, #4
 508 0176 1B68     		ldr	r3, [r3]
 509 0178 5B68     		ldr	r3, [r3, #4]
 510 017a B3F5A02F 		cmp	r3, #327680
 511 017e 0CD1     		bne	.L33
 512              		.loc 1 363 0 discriminator 5
 513 0180 594A     		ldr	r2, .L207
 514 0182 594B     		ldr	r3, .L207
 515 0184 1B68     		ldr	r3, [r3]
 516 0186 43F48023 		orr	r3, r3, #262144
 517 018a 1360     		str	r3, [r2]
ARM GAS  /tmp/cchVbToz.s 			page 26


 518 018c 564A     		ldr	r2, .L207
 519 018e 564B     		ldr	r3, .L207
 520 0190 1B68     		ldr	r3, [r3]
 521 0192 43F48033 		orr	r3, r3, #65536
 522 0196 1360     		str	r3, [r2]
 523 0198 0BE0     		b	.L31
 524              	.L33:
 525              		.loc 1 363 0 discriminator 6
 526 019a 534A     		ldr	r2, .L207
 527 019c 524B     		ldr	r3, .L207
 528 019e 1B68     		ldr	r3, [r3]
 529 01a0 23F48033 		bic	r3, r3, #65536
 530 01a4 1360     		str	r3, [r2]
 531 01a6 504A     		ldr	r2, .L207
 532 01a8 4F4B     		ldr	r3, .L207
 533 01aa 1B68     		ldr	r3, [r3]
 534 01ac 23F48023 		bic	r3, r3, #262144
 535 01b0 1360     		str	r3, [r2]
 536              	.L31:
 364:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 365:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
 366:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Configure the HSE predivision factor --------------------------------*/
 367:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 537              		.loc 1 367 0 is_stmt 1
 538 01b2 4D49     		ldr	r1, .L207
 539 01b4 4C4B     		ldr	r3, .L207
 540 01b6 DB6A     		ldr	r3, [r3, #44]
 541 01b8 23F00F02 		bic	r2, r3, #15
 542 01bc 3B1D     		adds	r3, r7, #4
 543 01be 1B68     		ldr	r3, [r3]
 544 01c0 9B68     		ldr	r3, [r3, #8]
 545 01c2 1343     		orrs	r3, r3, r2
 546 01c4 CB62     		str	r3, [r1, #44]
 368:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
 369:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 370:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****        /* Check the HSE State */
 371:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 547              		.loc 1 371 0
 548 01c6 3B1D     		adds	r3, r7, #4
 549 01c8 1B68     		ldr	r3, [r3]
 550 01ca 5B68     		ldr	r3, [r3, #4]
 551 01cc 002B     		cmp	r3, #0
 552 01ce 7BD0     		beq	.L34
 372:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 373:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Get Start Tick */
 374:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 553              		.loc 1 374 0
 554 01d0 FFF7FEFF 		bl	HAL_GetTick
 555 01d4 C7F8F801 		str	r0, [r7, #504]
 375:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 376:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Wait till HSE is ready */
 377:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 556              		.loc 1 377 0
 557 01d8 0AE0     		b	.L35
 558              	.L46:
 378:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 379:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
ARM GAS  /tmp/cchVbToz.s 			page 27


 559              		.loc 1 379 0
 560 01da FFF7FEFF 		bl	HAL_GetTick
 561 01de 0246     		mov	r2, r0
 562 01e0 D7F8F831 		ldr	r3, [r7, #504]
 563 01e4 D31A     		subs	r3, r2, r3
 564 01e6 642B     		cmp	r3, #100
 565 01e8 02D9     		bls	.L35
 380:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 381:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****             return HAL_TIMEOUT;
 566              		.loc 1 381 0
 567 01ea 0323     		movs	r3, #3
 568 01ec 00F0D3BF 		b	.L15
 569              	.L35:
 570 01f0 4FF40033 		mov	r3, #131072
 571 01f4 C7F8D431 		str	r3, [r7, #468]
 572              	.LBB178:
 573              	.LBB179:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 574              		.loc 2 531 0
 575 01f8 D7F8D431 		ldr	r3, [r7, #468]
 576              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 577 01fc 93FAA3F3 		rbit r3, r3
 578              	@ 0 "" 2
 579              		.thumb
 580 0200 C7F8D031 		str	r3, [r7, #464]
 581              		.loc 2 544 0
 582 0204 D7F8D031 		ldr	r3, [r7, #464]
 583              	.LBE179:
 584              	.LBE178:
 377:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 585              		.loc 1 377 0
 586 0208 B3FA83F3 		clz	r3, r3
 587 020c DBB2     		uxtb	r3, r3
 588 020e 43F02003 		orr	r3, r3, #32
 589 0212 DBB2     		uxtb	r3, r3
 590 0214 DBB2     		uxtb	r3, r3
 591 0216 5B09     		lsrs	r3, r3, #5
 592 0218 DBB2     		uxtb	r3, r3
 593 021a 012B     		cmp	r3, #1
 594 021c 02D1     		bne	.L37
 377:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 595              		.loc 1 377 0 is_stmt 0 discriminator 1
 596 021e 324B     		ldr	r3, .L207
 597 0220 1B68     		ldr	r3, [r3]
 598 0222 35E0     		b	.L38
 599              	.L37:
 600 0224 4FF40033 		mov	r3, #131072
 601 0228 C7F8CC31 		str	r3, [r7, #460]
 602              	.LBB180:
 603              	.LBB181:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 604              		.loc 2 531 0 is_stmt 1 discriminator 2
 605 022c D7F8CC31 		ldr	r3, [r7, #460]
 606              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 607 0230 93FAA3F3 		rbit r3, r3
 608              	@ 0 "" 2
 609              		.thumb
ARM GAS  /tmp/cchVbToz.s 			page 28


 610 0234 C7F8C831 		str	r3, [r7, #456]
 611              		.loc 2 544 0 discriminator 2
 612 0238 D7F8C831 		ldr	r3, [r7, #456]
 613              	.LBE181:
 614              	.LBE180:
 377:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 615              		.loc 1 377 0 discriminator 2
 616 023c B3FA83F3 		clz	r3, r3
 617 0240 DBB2     		uxtb	r3, r3
 618 0242 43F02003 		orr	r3, r3, #32
 619 0246 DBB2     		uxtb	r3, r3
 620 0248 DBB2     		uxtb	r3, r3
 621 024a 5B09     		lsrs	r3, r3, #5
 622 024c DBB2     		uxtb	r3, r3
 623 024e 022B     		cmp	r3, #2
 624 0250 02D1     		bne	.L40
 377:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 625              		.loc 1 377 0 is_stmt 0 discriminator 4
 626 0252 254B     		ldr	r3, .L207
 627 0254 1B6A     		ldr	r3, [r3, #32]
 628 0256 1BE0     		b	.L38
 629              	.L40:
 630 0258 4FF40033 		mov	r3, #131072
 631 025c C7F8C431 		str	r3, [r7, #452]
 632              	.LBB182:
 633              	.LBB183:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 634              		.loc 2 531 0 is_stmt 1 discriminator 5
 635 0260 D7F8C431 		ldr	r3, [r7, #452]
 636              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 637 0264 93FAA3F3 		rbit r3, r3
 638              	@ 0 "" 2
 639              		.thumb
 640 0268 C7F8C031 		str	r3, [r7, #448]
 641              		.loc 2 544 0 discriminator 5
 642 026c D7F8C031 		ldr	r3, [r7, #448]
 643              	.LBE183:
 644              	.LBE182:
 377:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 645              		.loc 1 377 0 discriminator 5
 646 0270 B3FA83F3 		clz	r3, r3
 647 0274 DBB2     		uxtb	r3, r3
 648 0276 43F02003 		orr	r3, r3, #32
 649 027a DBB2     		uxtb	r3, r3
 650 027c DBB2     		uxtb	r3, r3
 651 027e 5B09     		lsrs	r3, r3, #5
 652 0280 DBB2     		uxtb	r3, r3
 653 0282 042B     		cmp	r3, #4
 654 0284 02D1     		bne	.L43
 377:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 655              		.loc 1 377 0 is_stmt 0 discriminator 7
 656 0286 184B     		ldr	r3, .L207
 657 0288 5B68     		ldr	r3, [r3, #4]
 658 028a 01E0     		b	.L38
 659              	.L43:
 377:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 660              		.loc 1 377 0 discriminator 8
ARM GAS  /tmp/cchVbToz.s 			page 29


 661 028c 164B     		ldr	r3, .L207
 662 028e 5B6A     		ldr	r3, [r3, #36]
 663              	.L38:
 664 0290 4FF40032 		mov	r2, #131072
 665 0294 C7F8BC21 		str	r2, [r7, #444]
 666              	.LBB184:
 667              	.LBB185:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 668              		.loc 2 531 0 is_stmt 1 discriminator 12
 669 0298 D7F8BC21 		ldr	r2, [r7, #444]
 670              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 671 029c 92FAA2F2 		rbit r2, r2
 672              	@ 0 "" 2
 673              		.thumb
 674 02a0 C7F8B821 		str	r2, [r7, #440]
 675              		.loc 2 544 0 discriminator 12
 676 02a4 D7F8B821 		ldr	r2, [r7, #440]
 677              	.LBE185:
 678              	.LBE184:
 377:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 679              		.loc 1 377 0 discriminator 12
 680 02a8 B2FA82F2 		clz	r2, r2
 681 02ac D2B2     		uxtb	r2, r2
 682 02ae 42F02002 		orr	r2, r2, #32
 683 02b2 D2B2     		uxtb	r2, r2
 684 02b4 D2B2     		uxtb	r2, r2
 685 02b6 02F01F02 		and	r2, r2, #31
 686 02ba 0121     		movs	r1, #1
 687 02bc 01FA02F2 		lsl	r2, r1, r2
 688 02c0 1340     		ands	r3, r3, r2
 689 02c2 002B     		cmp	r3, #0
 690 02c4 89D0     		beq	.L46
 691 02c6 7CE0     		b	.L16
 692              	.L34:
 382:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           }
 383:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 384:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 385:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       else
 386:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 387:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Get Start Tick */
 388:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 693              		.loc 1 388 0
 694 02c8 FFF7FEFF 		bl	HAL_GetTick
 695 02cc C7F8F801 		str	r0, [r7, #504]
 389:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 390:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Wait till HSE is disabled */
 391:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 696              		.loc 1 391 0
 697 02d0 0CE0     		b	.L47
 698              	.L58:
 392:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 393:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****            if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 699              		.loc 1 393 0
 700 02d2 FFF7FEFF 		bl	HAL_GetTick
 701 02d6 0246     		mov	r2, r0
 702 02d8 D7F8F831 		ldr	r3, [r7, #504]
 703 02dc D31A     		subs	r3, r2, r3
ARM GAS  /tmp/cchVbToz.s 			page 30


 704 02de 642B     		cmp	r3, #100
 705 02e0 04D9     		bls	.L47
 394:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 395:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****             return HAL_TIMEOUT;
 706              		.loc 1 395 0
 707 02e2 0323     		movs	r3, #3
 708 02e4 00F057BF 		b	.L15
 709              	.L208:
 710              		.align	2
 711              	.L207:
 712 02e8 00100240 		.word	1073876992
 713              	.L47:
 714 02ec 4FF40033 		mov	r3, #131072
 715 02f0 C7F8B431 		str	r3, [r7, #436]
 716              	.LBB186:
 717              	.LBB187:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 718              		.loc 2 531 0
 719 02f4 D7F8B431 		ldr	r3, [r7, #436]
 720              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 721 02f8 93FAA3F3 		rbit r3, r3
 722              	@ 0 "" 2
 723              		.thumb
 724 02fc C7F8B031 		str	r3, [r7, #432]
 725              		.loc 2 544 0
 726 0300 D7F8B031 		ldr	r3, [r7, #432]
 727              	.LBE187:
 728              	.LBE186:
 391:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 729              		.loc 1 391 0
 730 0304 B3FA83F3 		clz	r3, r3
 731 0308 DBB2     		uxtb	r3, r3
 732 030a 43F02003 		orr	r3, r3, #32
 733 030e DBB2     		uxtb	r3, r3
 734 0310 DBB2     		uxtb	r3, r3
 735 0312 5B09     		lsrs	r3, r3, #5
 736 0314 DBB2     		uxtb	r3, r3
 737 0316 012B     		cmp	r3, #1
 738 0318 02D1     		bne	.L49
 391:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 739              		.loc 1 391 0 is_stmt 0 discriminator 1
 740 031a B74B     		ldr	r3, .L209
 741 031c 1B68     		ldr	r3, [r3]
 742 031e 35E0     		b	.L50
 743              	.L49:
 744 0320 4FF40033 		mov	r3, #131072
 745 0324 C7F8AC31 		str	r3, [r7, #428]
 746              	.LBB188:
 747              	.LBB189:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 748              		.loc 2 531 0 is_stmt 1 discriminator 2
 749 0328 D7F8AC31 		ldr	r3, [r7, #428]
 750              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 751 032c 93FAA3F3 		rbit r3, r3
 752              	@ 0 "" 2
 753              		.thumb
 754 0330 C7F8A831 		str	r3, [r7, #424]
ARM GAS  /tmp/cchVbToz.s 			page 31


 755              		.loc 2 544 0 discriminator 2
 756 0334 D7F8A831 		ldr	r3, [r7, #424]
 757              	.LBE189:
 758              	.LBE188:
 391:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 759              		.loc 1 391 0 discriminator 2
 760 0338 B3FA83F3 		clz	r3, r3
 761 033c DBB2     		uxtb	r3, r3
 762 033e 43F02003 		orr	r3, r3, #32
 763 0342 DBB2     		uxtb	r3, r3
 764 0344 DBB2     		uxtb	r3, r3
 765 0346 5B09     		lsrs	r3, r3, #5
 766 0348 DBB2     		uxtb	r3, r3
 767 034a 022B     		cmp	r3, #2
 768 034c 02D1     		bne	.L52
 391:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 769              		.loc 1 391 0 is_stmt 0 discriminator 4
 770 034e AA4B     		ldr	r3, .L209
 771 0350 1B6A     		ldr	r3, [r3, #32]
 772 0352 1BE0     		b	.L50
 773              	.L52:
 774 0354 4FF40033 		mov	r3, #131072
 775 0358 C7F8A431 		str	r3, [r7, #420]
 776              	.LBB190:
 777              	.LBB191:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 778              		.loc 2 531 0 is_stmt 1 discriminator 5
 779 035c D7F8A431 		ldr	r3, [r7, #420]
 780              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 781 0360 93FAA3F3 		rbit r3, r3
 782              	@ 0 "" 2
 783              		.thumb
 784 0364 C7F8A031 		str	r3, [r7, #416]
 785              		.loc 2 544 0 discriminator 5
 786 0368 D7F8A031 		ldr	r3, [r7, #416]
 787              	.LBE191:
 788              	.LBE190:
 391:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 789              		.loc 1 391 0 discriminator 5
 790 036c B3FA83F3 		clz	r3, r3
 791 0370 DBB2     		uxtb	r3, r3
 792 0372 43F02003 		orr	r3, r3, #32
 793 0376 DBB2     		uxtb	r3, r3
 794 0378 DBB2     		uxtb	r3, r3
 795 037a 5B09     		lsrs	r3, r3, #5
 796 037c DBB2     		uxtb	r3, r3
 797 037e 042B     		cmp	r3, #4
 798 0380 02D1     		bne	.L55
 391:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 799              		.loc 1 391 0 is_stmt 0 discriminator 7
 800 0382 9D4B     		ldr	r3, .L209
 801 0384 5B68     		ldr	r3, [r3, #4]
 802 0386 01E0     		b	.L50
 803              	.L55:
 391:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 804              		.loc 1 391 0 discriminator 8
 805 0388 9B4B     		ldr	r3, .L209
ARM GAS  /tmp/cchVbToz.s 			page 32


 806 038a 5B6A     		ldr	r3, [r3, #36]
 807              	.L50:
 808 038c 4FF40032 		mov	r2, #131072
 809 0390 C7F89C21 		str	r2, [r7, #412]
 810              	.LBB192:
 811              	.LBB193:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 812              		.loc 2 531 0 is_stmt 1 discriminator 12
 813 0394 D7F89C21 		ldr	r2, [r7, #412]
 814              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 815 0398 92FAA2F2 		rbit r2, r2
 816              	@ 0 "" 2
 817              		.thumb
 818 039c C7F89821 		str	r2, [r7, #408]
 819              		.loc 2 544 0 discriminator 12
 820 03a0 D7F89821 		ldr	r2, [r7, #408]
 821              	.LBE193:
 822              	.LBE192:
 391:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 823              		.loc 1 391 0 discriminator 12
 824 03a4 B2FA82F2 		clz	r2, r2
 825 03a8 D2B2     		uxtb	r2, r2
 826 03aa 42F02002 		orr	r2, r2, #32
 827 03ae D2B2     		uxtb	r2, r2
 828 03b0 D2B2     		uxtb	r2, r2
 829 03b2 02F01F02 		and	r2, r2, #31
 830 03b6 0121     		movs	r1, #1
 831 03b8 01FA02F2 		lsl	r2, r1, r2
 832 03bc 1340     		ands	r3, r3, r2
 833 03be 002B     		cmp	r3, #0
 834 03c0 87D1     		bne	.L58
 835              	.L16:
 396:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           }
 397:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 398:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 399:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 400:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 401:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /*----------------------------- HSI Configuration --------------------------*/ 
 402:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 836              		.loc 1 402 0
 837 03c2 3B1D     		adds	r3, r7, #4
 838 03c4 1B68     		ldr	r3, [r3]
 839 03c6 1B68     		ldr	r3, [r3]
 840 03c8 03F00203 		and	r3, r3, #2
 841 03cc 002B     		cmp	r3, #0
 842 03ce 00F0D781 		beq	.L59
 403:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 404:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Check the parameters */
 405:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 406:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 407:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
 408:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock *
 409:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 843              		.loc 1 409 0
 844 03d2 894B     		ldr	r3, .L209
 845 03d4 5B68     		ldr	r3, [r3, #4]
 846 03d6 03F00C03 		and	r3, r3, #12
ARM GAS  /tmp/cchVbToz.s 			page 33


 847 03da 002B     		cmp	r3, #0
 848 03dc 0DD0     		beq	.L60
 410:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_
 849              		.loc 1 410 0
 850 03de 864B     		ldr	r3, .L209
 851 03e0 5B68     		ldr	r3, [r3, #4]
 852 03e2 03F00C03 		and	r3, r3, #12
 853 03e6 082B     		cmp	r3, #8
 854 03e8 40F09080 		bne	.L61
 855              		.loc 1 410 0 is_stmt 0 discriminator 1
 856 03ec 824B     		ldr	r3, .L209
 857 03ee 5B68     		ldr	r3, [r3, #4]
 858 03f0 03F48033 		and	r3, r3, #65536
 859 03f4 002B     		cmp	r3, #0
 860 03f6 40F08980 		bne	.L61
 861              	.L60:
 862 03fa 0223     		movs	r3, #2
 863 03fc C7F89431 		str	r3, [r7, #404]
 864              	.LBB194:
 865              	.LBB195:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 866              		.loc 2 531 0 is_stmt 1
 867 0400 D7F89431 		ldr	r3, [r7, #404]
 868              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 869 0404 93FAA3F3 		rbit r3, r3
 870              	@ 0 "" 2
 871              		.thumb
 872 0408 C7F89031 		str	r3, [r7, #400]
 873              		.loc 2 544 0
 874 040c D7F89031 		ldr	r3, [r7, #400]
 875              	.LBE195:
 876              	.LBE194:
 411:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 412:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* When HSI is used as system clock it will not disabled */
 413:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_
 877              		.loc 1 413 0
 878 0410 B3FA83F3 		clz	r3, r3
 879 0414 DBB2     		uxtb	r3, r3
 880 0416 43F02003 		orr	r3, r3, #32
 881 041a DBB2     		uxtb	r3, r3
 882 041c DBB2     		uxtb	r3, r3
 883 041e 5B09     		lsrs	r3, r3, #5
 884 0420 DBB2     		uxtb	r3, r3
 885 0422 012B     		cmp	r3, #1
 886 0424 02D1     		bne	.L63
 887              		.loc 1 413 0 is_stmt 0 discriminator 1
 888 0426 744B     		ldr	r3, .L209
 889 0428 1B68     		ldr	r3, [r3]
 890 042a 33E0     		b	.L64
 891              	.L63:
 892 042c 0223     		movs	r3, #2
 893 042e C7F88C31 		str	r3, [r7, #396]
 894              	.LBB196:
 895              	.LBB197:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 896              		.loc 2 531 0 is_stmt 1 discriminator 2
 897 0432 D7F88C31 		ldr	r3, [r7, #396]
ARM GAS  /tmp/cchVbToz.s 			page 34


 898              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 899 0436 93FAA3F3 		rbit r3, r3
 900              	@ 0 "" 2
 901              		.thumb
 902 043a C7F88831 		str	r3, [r7, #392]
 903              		.loc 2 544 0 discriminator 2
 904 043e D7F88831 		ldr	r3, [r7, #392]
 905              	.LBE197:
 906              	.LBE196:
 907              		.loc 1 413 0 discriminator 2
 908 0442 B3FA83F3 		clz	r3, r3
 909 0446 DBB2     		uxtb	r3, r3
 910 0448 43F02003 		orr	r3, r3, #32
 911 044c DBB2     		uxtb	r3, r3
 912 044e DBB2     		uxtb	r3, r3
 913 0450 5B09     		lsrs	r3, r3, #5
 914 0452 DBB2     		uxtb	r3, r3
 915 0454 022B     		cmp	r3, #2
 916 0456 02D1     		bne	.L66
 917              		.loc 1 413 0 is_stmt 0 discriminator 4
 918 0458 674B     		ldr	r3, .L209
 919 045a 1B6A     		ldr	r3, [r3, #32]
 920 045c 1AE0     		b	.L64
 921              	.L66:
 922 045e 0223     		movs	r3, #2
 923 0460 C7F88431 		str	r3, [r7, #388]
 924              	.LBB198:
 925              	.LBB199:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 926              		.loc 2 531 0 is_stmt 1 discriminator 5
 927 0464 D7F88431 		ldr	r3, [r7, #388]
 928              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 929 0468 93FAA3F3 		rbit r3, r3
 930              	@ 0 "" 2
 931              		.thumb
 932 046c C7F88031 		str	r3, [r7, #384]
 933              		.loc 2 544 0 discriminator 5
 934 0470 D7F88031 		ldr	r3, [r7, #384]
 935              	.LBE199:
 936              	.LBE198:
 937              		.loc 1 413 0 discriminator 5
 938 0474 B3FA83F3 		clz	r3, r3
 939 0478 DBB2     		uxtb	r3, r3
 940 047a 43F02003 		orr	r3, r3, #32
 941 047e DBB2     		uxtb	r3, r3
 942 0480 DBB2     		uxtb	r3, r3
 943 0482 5B09     		lsrs	r3, r3, #5
 944 0484 DBB2     		uxtb	r3, r3
 945 0486 042B     		cmp	r3, #4
 946 0488 02D1     		bne	.L69
 947              		.loc 1 413 0 is_stmt 0 discriminator 7
 948 048a 5B4B     		ldr	r3, .L209
 949 048c 5B68     		ldr	r3, [r3, #4]
 950 048e 01E0     		b	.L64
 951              	.L69:
 952              		.loc 1 413 0 discriminator 8
 953 0490 594B     		ldr	r3, .L209
ARM GAS  /tmp/cchVbToz.s 			page 35


 954 0492 5B6A     		ldr	r3, [r3, #36]
 955              	.L64:
 956 0494 0222     		movs	r2, #2
 957 0496 C7F87C21 		str	r2, [r7, #380]
 958              	.LBB200:
 959              	.LBB201:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 960              		.loc 2 531 0 is_stmt 1 discriminator 12
 961 049a D7F87C21 		ldr	r2, [r7, #380]
 962              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 963 049e 92FAA2F2 		rbit r2, r2
 964              	@ 0 "" 2
 965              		.thumb
 966 04a2 C7F87821 		str	r2, [r7, #376]
 967              		.loc 2 544 0 discriminator 12
 968 04a6 D7F87821 		ldr	r2, [r7, #376]
 969              	.LBE201:
 970              	.LBE200:
 971              		.loc 1 413 0 discriminator 12
 972 04aa B2FA82F2 		clz	r2, r2
 973 04ae D2B2     		uxtb	r2, r2
 974 04b0 42F02002 		orr	r2, r2, #32
 975 04b4 D2B2     		uxtb	r2, r2
 976 04b6 D2B2     		uxtb	r2, r2
 977 04b8 02F01F02 		and	r2, r2, #31
 978 04bc 0121     		movs	r1, #1
 979 04be 01FA02F2 		lsl	r2, r1, r2
 980 04c2 1340     		ands	r3, r3, r2
 981 04c4 002B     		cmp	r3, #0
 982 04c6 07D0     		beq	.L72
 983              		.loc 1 413 0 is_stmt 0 discriminator 13
 984 04c8 3B1D     		adds	r3, r7, #4
 985 04ca 1B68     		ldr	r3, [r3]
 986 04cc 1B69     		ldr	r3, [r3, #16]
 987 04ce 012B     		cmp	r3, #1
 988 04d0 02D0     		beq	.L72
 414:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 415:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         return HAL_ERROR;
 989              		.loc 1 415 0 is_stmt 1
 990 04d2 0123     		movs	r3, #1
 991 04d4 00F05FBE 		b	.L15
 992              	.L72:
 416:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 417:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Otherwise, just the calibration is allowed */
 418:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       else
 419:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 420:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
 421:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 993              		.loc 1 421 0
 994 04d8 4748     		ldr	r0, .L209
 995 04da 474B     		ldr	r3, .L209
 996 04dc 1B68     		ldr	r3, [r3]
 997 04de 23F0F802 		bic	r2, r3, #248
 998 04e2 3B1D     		adds	r3, r7, #4
 999 04e4 1B68     		ldr	r3, [r3]
 1000 04e6 5969     		ldr	r1, [r3, #20]
 1001 04e8 F823     		movs	r3, #248
ARM GAS  /tmp/cchVbToz.s 			page 36


 1002 04ea C7F87431 		str	r3, [r7, #372]
 1003              	.LBB202:
 1004              	.LBB203:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1005              		.loc 2 531 0
 1006 04ee D7F87431 		ldr	r3, [r7, #372]
 1007              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1008 04f2 93FAA3F3 		rbit r3, r3
 1009              	@ 0 "" 2
 1010              		.thumb
 1011 04f6 C7F87031 		str	r3, [r7, #368]
 1012              		.loc 2 544 0
 1013 04fa D7F87031 		ldr	r3, [r7, #368]
 1014              	.LBE203:
 1015              	.LBE202:
 1016              		.loc 1 421 0
 1017 04fe B3FA83F3 		clz	r3, r3
 1018 0502 01FA03F3 		lsl	r3, r1, r3
 1019 0506 1343     		orrs	r3, r3, r2
 1020 0508 0360     		str	r3, [r0]
 413:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1021              		.loc 1 413 0
 1022 050a 39E1     		b	.L59
 1023              	.L61:
 422:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 423:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 424:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     else
 425:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 426:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Check the HSI State */
 427:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 1024              		.loc 1 427 0
 1025 050c 3B1D     		adds	r3, r7, #4
 1026 050e 1B68     		ldr	r3, [r3]
 1027 0510 1B69     		ldr	r3, [r3, #16]
 1028 0512 002B     		cmp	r3, #0
 1029 0514 00F0A880 		beq	.L74
 1030 0518 0123     		movs	r3, #1
 1031 051a C7F86C31 		str	r3, [r7, #364]
 1032              	.LBB204:
 1033              	.LBB205:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1034              		.loc 2 531 0
 1035 051e D7F86C31 		ldr	r3, [r7, #364]
 1036              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1037 0522 93FAA3F3 		rbit r3, r3
 1038              	@ 0 "" 2
 1039              		.thumb
 1040 0526 C7F86831 		str	r3, [r7, #360]
 1041              		.loc 2 544 0
 1042 052a D7F86831 		ldr	r3, [r7, #360]
 1043              	.LBE205:
 1044              	.LBE204:
 428:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 429:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****        /* Enable the Internal High Speed oscillator (HSI). */
 430:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         __HAL_RCC_HSI_ENABLE();
 1045              		.loc 1 430 0
 1046 052e B3FA83F3 		clz	r3, r3
ARM GAS  /tmp/cchVbToz.s 			page 37


 1047 0532 03F18453 		add	r3, r3, #276824064
 1048 0536 03F58413 		add	r3, r3, #1081344
 1049 053a 9B00     		lsls	r3, r3, #2
 1050 053c 1A46     		mov	r2, r3
 1051 053e 0123     		movs	r3, #1
 1052 0540 1360     		str	r3, [r2]
 431:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 432:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Get Start Tick */
 433:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 1053              		.loc 1 433 0
 1054 0542 FFF7FEFF 		bl	HAL_GetTick
 1055 0546 C7F8F801 		str	r0, [r7, #504]
 434:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 435:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Wait till HSI is ready */
 436:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 1056              		.loc 1 436 0
 1057 054a 0AE0     		b	.L76
 1058              	.L87:
 437:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 438:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 1059              		.loc 1 438 0
 1060 054c FFF7FEFF 		bl	HAL_GetTick
 1061 0550 0246     		mov	r2, r0
 1062 0552 D7F8F831 		ldr	r3, [r7, #504]
 1063 0556 D31A     		subs	r3, r2, r3
 1064 0558 022B     		cmp	r3, #2
 1065 055a 02D9     		bls	.L76
 439:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 440:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****             return HAL_TIMEOUT;
 1066              		.loc 1 440 0
 1067 055c 0323     		movs	r3, #3
 1068 055e 00F01ABE 		b	.L15
 1069              	.L76:
 1070 0562 0223     		movs	r3, #2
 1071 0564 C7F86431 		str	r3, [r7, #356]
 1072              	.LBB206:
 1073              	.LBB207:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1074              		.loc 2 531 0
 1075 0568 D7F86431 		ldr	r3, [r7, #356]
 1076              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1077 056c 93FAA3F3 		rbit r3, r3
 1078              	@ 0 "" 2
 1079              		.thumb
 1080 0570 C7F86031 		str	r3, [r7, #352]
 1081              		.loc 2 544 0
 1082 0574 D7F86031 		ldr	r3, [r7, #352]
 1083              	.LBE207:
 1084              	.LBE206:
 436:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1085              		.loc 1 436 0
 1086 0578 B3FA83F3 		clz	r3, r3
 1087 057c DBB2     		uxtb	r3, r3
 1088 057e 43F02003 		orr	r3, r3, #32
 1089 0582 DBB2     		uxtb	r3, r3
 1090 0584 DBB2     		uxtb	r3, r3
 1091 0586 5B09     		lsrs	r3, r3, #5
ARM GAS  /tmp/cchVbToz.s 			page 38


 1092 0588 DBB2     		uxtb	r3, r3
 1093 058a 012B     		cmp	r3, #1
 1094 058c 02D1     		bne	.L78
 436:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1095              		.loc 1 436 0 is_stmt 0 discriminator 1
 1096 058e 1A4B     		ldr	r3, .L209
 1097 0590 1B68     		ldr	r3, [r3]
 1098 0592 35E0     		b	.L79
 1099              	.L78:
 1100 0594 0223     		movs	r3, #2
 1101 0596 C7F85C31 		str	r3, [r7, #348]
 1102              	.LBB208:
 1103              	.LBB209:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1104              		.loc 2 531 0 is_stmt 1 discriminator 2
 1105 059a D7F85C31 		ldr	r3, [r7, #348]
 1106              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1107 059e 93FAA3F3 		rbit r3, r3
 1108              	@ 0 "" 2
 1109              		.thumb
 1110 05a2 C7F85831 		str	r3, [r7, #344]
 1111              		.loc 2 544 0 discriminator 2
 1112 05a6 D7F85831 		ldr	r3, [r7, #344]
 1113              	.LBE209:
 1114              	.LBE208:
 436:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1115              		.loc 1 436 0 discriminator 2
 1116 05aa B3FA83F3 		clz	r3, r3
 1117 05ae DBB2     		uxtb	r3, r3
 1118 05b0 43F02003 		orr	r3, r3, #32
 1119 05b4 DBB2     		uxtb	r3, r3
 1120 05b6 DBB2     		uxtb	r3, r3
 1121 05b8 5B09     		lsrs	r3, r3, #5
 1122 05ba DBB2     		uxtb	r3, r3
 1123 05bc 022B     		cmp	r3, #2
 1124 05be 02D1     		bne	.L81
 436:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1125              		.loc 1 436 0 is_stmt 0 discriminator 4
 1126 05c0 0D4B     		ldr	r3, .L209
 1127 05c2 1B6A     		ldr	r3, [r3, #32]
 1128 05c4 1CE0     		b	.L79
 1129              	.L81:
 1130 05c6 0223     		movs	r3, #2
 1131 05c8 C7F85431 		str	r3, [r7, #340]
 1132              	.LBB210:
 1133              	.LBB211:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1134              		.loc 2 531 0 is_stmt 1 discriminator 5
 1135 05cc D7F85431 		ldr	r3, [r7, #340]
 1136              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1137 05d0 93FAA3F3 		rbit r3, r3
 1138              	@ 0 "" 2
 1139              		.thumb
 1140 05d4 C7F85031 		str	r3, [r7, #336]
 1141              		.loc 2 544 0 discriminator 5
 1142 05d8 D7F85031 		ldr	r3, [r7, #336]
 1143              	.LBE211:
ARM GAS  /tmp/cchVbToz.s 			page 39


 1144              	.LBE210:
 436:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1145              		.loc 1 436 0 discriminator 5
 1146 05dc B3FA83F3 		clz	r3, r3
 1147 05e0 DBB2     		uxtb	r3, r3
 1148 05e2 43F02003 		orr	r3, r3, #32
 1149 05e6 DBB2     		uxtb	r3, r3
 1150 05e8 DBB2     		uxtb	r3, r3
 1151 05ea 5B09     		lsrs	r3, r3, #5
 1152 05ec DBB2     		uxtb	r3, r3
 1153 05ee 042B     		cmp	r3, #4
 1154 05f0 04D1     		bne	.L84
 436:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1155              		.loc 1 436 0 is_stmt 0 discriminator 7
 1156 05f2 014B     		ldr	r3, .L209
 1157 05f4 5B68     		ldr	r3, [r3, #4]
 1158 05f6 03E0     		b	.L79
 1159              	.L210:
 1160              		.align	2
 1161              	.L209:
 1162 05f8 00100240 		.word	1073876992
 1163              	.L84:
 436:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1164              		.loc 1 436 0 discriminator 8
 1165 05fc C64B     		ldr	r3, .L211
 1166 05fe 5B6A     		ldr	r3, [r3, #36]
 1167              	.L79:
 1168 0600 0222     		movs	r2, #2
 1169 0602 C7F84C21 		str	r2, [r7, #332]
 1170              	.LBB212:
 1171              	.LBB213:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1172              		.loc 2 531 0 is_stmt 1 discriminator 12
 1173 0606 D7F84C21 		ldr	r2, [r7, #332]
 1174              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1175 060a 92FAA2F2 		rbit r2, r2
 1176              	@ 0 "" 2
 1177              		.thumb
 1178 060e C7F84821 		str	r2, [r7, #328]
 1179              		.loc 2 544 0 discriminator 12
 1180 0612 D7F84821 		ldr	r2, [r7, #328]
 1181              	.LBE213:
 1182              	.LBE212:
 436:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1183              		.loc 1 436 0 discriminator 12
 1184 0616 B2FA82F2 		clz	r2, r2
 1185 061a D2B2     		uxtb	r2, r2
 1186 061c 42F02002 		orr	r2, r2, #32
 1187 0620 D2B2     		uxtb	r2, r2
 1188 0622 D2B2     		uxtb	r2, r2
 1189 0624 02F01F02 		and	r2, r2, #31
 1190 0628 0121     		movs	r1, #1
 1191 062a 01FA02F2 		lsl	r2, r1, r2
 1192 062e 1340     		ands	r3, r3, r2
 1193 0630 002B     		cmp	r3, #0
 1194 0632 8BD0     		beq	.L87
 441:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           }
ARM GAS  /tmp/cchVbToz.s 			page 40


 442:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 443:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****                 
 444:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
 445:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 1195              		.loc 1 445 0
 1196 0634 B848     		ldr	r0, .L211
 1197 0636 B84B     		ldr	r3, .L211
 1198 0638 1B68     		ldr	r3, [r3]
 1199 063a 23F0F802 		bic	r2, r3, #248
 1200 063e 3B1D     		adds	r3, r7, #4
 1201 0640 1B68     		ldr	r3, [r3]
 1202 0642 5969     		ldr	r1, [r3, #20]
 1203 0644 F823     		movs	r3, #248
 1204 0646 C7F84431 		str	r3, [r7, #324]
 1205              	.LBB214:
 1206              	.LBB215:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1207              		.loc 2 531 0
 1208 064a D7F84431 		ldr	r3, [r7, #324]
 1209              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1210 064e 93FAA3F3 		rbit r3, r3
 1211              	@ 0 "" 2
 1212              		.thumb
 1213 0652 C7F84031 		str	r3, [r7, #320]
 1214              		.loc 2 544 0
 1215 0656 D7F84031 		ldr	r3, [r7, #320]
 1216              	.LBE215:
 1217              	.LBE214:
 1218              		.loc 1 445 0
 1219 065a B3FA83F3 		clz	r3, r3
 1220 065e 01FA03F3 		lsl	r3, r1, r3
 1221 0662 1343     		orrs	r3, r3, r2
 1222 0664 0360     		str	r3, [r0]
 1223 0666 8BE0     		b	.L59
 1224              	.L74:
 1225 0668 0123     		movs	r3, #1
 1226 066a C7F83C31 		str	r3, [r7, #316]
 1227              	.LBB216:
 1228              	.LBB217:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1229              		.loc 2 531 0
 1230 066e D7F83C31 		ldr	r3, [r7, #316]
 1231              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1232 0672 93FAA3F3 		rbit r3, r3
 1233              	@ 0 "" 2
 1234              		.thumb
 1235 0676 C7F83831 		str	r3, [r7, #312]
 1236              		.loc 2 544 0
 1237 067a D7F83831 		ldr	r3, [r7, #312]
 1238              	.LBE217:
 1239              	.LBE216:
 446:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 447:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       else
 448:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 449:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Disable the Internal High Speed oscillator (HSI). */
 450:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         __HAL_RCC_HSI_DISABLE();
 1240              		.loc 1 450 0
ARM GAS  /tmp/cchVbToz.s 			page 41


 1241 067e B3FA83F3 		clz	r3, r3
 1242 0682 03F18453 		add	r3, r3, #276824064
 1243 0686 03F58413 		add	r3, r3, #1081344
 1244 068a 9B00     		lsls	r3, r3, #2
 1245 068c 1A46     		mov	r2, r3
 1246 068e 0023     		movs	r3, #0
 1247 0690 1360     		str	r3, [r2]
 451:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 452:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Get Start Tick */
 453:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 1248              		.loc 1 453 0
 1249 0692 FFF7FEFF 		bl	HAL_GetTick
 1250 0696 C7F8F801 		str	r0, [r7, #504]
 454:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 455:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Wait till HSI is disabled */
 456:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 1251              		.loc 1 456 0
 1252 069a 0AE0     		b	.L90
 1253              	.L101:
 457:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 458:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 1254              		.loc 1 458 0
 1255 069c FFF7FEFF 		bl	HAL_GetTick
 1256 06a0 0246     		mov	r2, r0
 1257 06a2 D7F8F831 		ldr	r3, [r7, #504]
 1258 06a6 D31A     		subs	r3, r2, r3
 1259 06a8 022B     		cmp	r3, #2
 1260 06aa 02D9     		bls	.L90
 459:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 460:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****             return HAL_TIMEOUT;
 1261              		.loc 1 460 0
 1262 06ac 0323     		movs	r3, #3
 1263 06ae 00F072BD 		b	.L15
 1264              	.L90:
 1265 06b2 0223     		movs	r3, #2
 1266 06b4 C7F83431 		str	r3, [r7, #308]
 1267              	.LBB218:
 1268              	.LBB219:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1269              		.loc 2 531 0
 1270 06b8 D7F83431 		ldr	r3, [r7, #308]
 1271              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1272 06bc 93FAA3F3 		rbit r3, r3
 1273              	@ 0 "" 2
 1274              		.thumb
 1275 06c0 C7F83031 		str	r3, [r7, #304]
 1276              		.loc 2 544 0
 1277 06c4 D7F83031 		ldr	r3, [r7, #304]
 1278              	.LBE219:
 1279              	.LBE218:
 456:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1280              		.loc 1 456 0
 1281 06c8 B3FA83F3 		clz	r3, r3
 1282 06cc DBB2     		uxtb	r3, r3
 1283 06ce 43F02003 		orr	r3, r3, #32
 1284 06d2 DBB2     		uxtb	r3, r3
 1285 06d4 DBB2     		uxtb	r3, r3
ARM GAS  /tmp/cchVbToz.s 			page 42


 1286 06d6 5B09     		lsrs	r3, r3, #5
 1287 06d8 DBB2     		uxtb	r3, r3
 1288 06da 012B     		cmp	r3, #1
 1289 06dc 02D1     		bne	.L92
 456:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1290              		.loc 1 456 0 is_stmt 0 discriminator 1
 1291 06de 8E4B     		ldr	r3, .L211
 1292 06e0 1B68     		ldr	r3, [r3]
 1293 06e2 33E0     		b	.L93
 1294              	.L92:
 1295 06e4 0223     		movs	r3, #2
 1296 06e6 C7F82C31 		str	r3, [r7, #300]
 1297              	.LBB220:
 1298              	.LBB221:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1299              		.loc 2 531 0 is_stmt 1 discriminator 2
 1300 06ea D7F82C31 		ldr	r3, [r7, #300]
 1301              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1302 06ee 93FAA3F3 		rbit r3, r3
 1303              	@ 0 "" 2
 1304              		.thumb
 1305 06f2 C7F82831 		str	r3, [r7, #296]
 1306              		.loc 2 544 0 discriminator 2
 1307 06f6 D7F82831 		ldr	r3, [r7, #296]
 1308              	.LBE221:
 1309              	.LBE220:
 456:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1310              		.loc 1 456 0 discriminator 2
 1311 06fa B3FA83F3 		clz	r3, r3
 1312 06fe DBB2     		uxtb	r3, r3
 1313 0700 43F02003 		orr	r3, r3, #32
 1314 0704 DBB2     		uxtb	r3, r3
 1315 0706 DBB2     		uxtb	r3, r3
 1316 0708 5B09     		lsrs	r3, r3, #5
 1317 070a DBB2     		uxtb	r3, r3
 1318 070c 022B     		cmp	r3, #2
 1319 070e 02D1     		bne	.L95
 456:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1320              		.loc 1 456 0 is_stmt 0 discriminator 4
 1321 0710 814B     		ldr	r3, .L211
 1322 0712 1B6A     		ldr	r3, [r3, #32]
 1323 0714 1AE0     		b	.L93
 1324              	.L95:
 1325 0716 0223     		movs	r3, #2
 1326 0718 C7F82431 		str	r3, [r7, #292]
 1327              	.LBB222:
 1328              	.LBB223:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1329              		.loc 2 531 0 is_stmt 1 discriminator 5
 1330 071c D7F82431 		ldr	r3, [r7, #292]
 1331              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1332 0720 93FAA3F3 		rbit r3, r3
 1333              	@ 0 "" 2
 1334              		.thumb
 1335 0724 C7F82031 		str	r3, [r7, #288]
 1336              		.loc 2 544 0 discriminator 5
 1337 0728 D7F82031 		ldr	r3, [r7, #288]
ARM GAS  /tmp/cchVbToz.s 			page 43


 1338              	.LBE223:
 1339              	.LBE222:
 456:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1340              		.loc 1 456 0 discriminator 5
 1341 072c B3FA83F3 		clz	r3, r3
 1342 0730 DBB2     		uxtb	r3, r3
 1343 0732 43F02003 		orr	r3, r3, #32
 1344 0736 DBB2     		uxtb	r3, r3
 1345 0738 DBB2     		uxtb	r3, r3
 1346 073a 5B09     		lsrs	r3, r3, #5
 1347 073c DBB2     		uxtb	r3, r3
 1348 073e 042B     		cmp	r3, #4
 1349 0740 02D1     		bne	.L98
 456:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1350              		.loc 1 456 0 is_stmt 0 discriminator 7
 1351 0742 754B     		ldr	r3, .L211
 1352 0744 5B68     		ldr	r3, [r3, #4]
 1353 0746 01E0     		b	.L93
 1354              	.L98:
 456:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1355              		.loc 1 456 0 discriminator 8
 1356 0748 734B     		ldr	r3, .L211
 1357 074a 5B6A     		ldr	r3, [r3, #36]
 1358              	.L93:
 1359 074c 0222     		movs	r2, #2
 1360 074e C7F81C21 		str	r2, [r7, #284]
 1361              	.LBB224:
 1362              	.LBB225:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1363              		.loc 2 531 0 is_stmt 1 discriminator 12
 1364 0752 D7F81C21 		ldr	r2, [r7, #284]
 1365              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1366 0756 92FAA2F2 		rbit r2, r2
 1367              	@ 0 "" 2
 1368              		.thumb
 1369 075a C7F81821 		str	r2, [r7, #280]
 1370              		.loc 2 544 0 discriminator 12
 1371 075e D7F81821 		ldr	r2, [r7, #280]
 1372              	.LBE225:
 1373              	.LBE224:
 456:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1374              		.loc 1 456 0 discriminator 12
 1375 0762 B2FA82F2 		clz	r2, r2
 1376 0766 D2B2     		uxtb	r2, r2
 1377 0768 42F02002 		orr	r2, r2, #32
 1378 076c D2B2     		uxtb	r2, r2
 1379 076e D2B2     		uxtb	r2, r2
 1380 0770 02F01F02 		and	r2, r2, #31
 1381 0774 0121     		movs	r1, #1
 1382 0776 01FA02F2 		lsl	r2, r1, r2
 1383 077a 1340     		ands	r3, r3, r2
 1384 077c 002B     		cmp	r3, #0
 1385 077e 8DD1     		bne	.L101
 1386              	.L59:
 461:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           }
 462:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 463:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
ARM GAS  /tmp/cchVbToz.s 			page 44


 464:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 465:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 466:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /*------------------------------ LSI Configuration -------------------------*/ 
 467:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 1387              		.loc 1 467 0
 1388 0780 3B1D     		adds	r3, r7, #4
 1389 0782 1B68     		ldr	r3, [r3]
 1390 0784 1B68     		ldr	r3, [r3]
 1391 0786 03F00803 		and	r3, r3, #8
 1392 078a 002B     		cmp	r3, #0
 1393 078c 00F04081 		beq	.L102
 468:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 469:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Check the parameters */
 470:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 471:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
 472:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Check the LSI State */
 473:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 1394              		.loc 1 473 0
 1395 0790 3B1D     		adds	r3, r7, #4
 1396 0792 1B68     		ldr	r3, [r3]
 1397 0794 9B69     		ldr	r3, [r3, #24]
 1398 0796 002B     		cmp	r3, #0
 1399 0798 00F09680 		beq	.L103
 1400 079c 0123     		movs	r3, #1
 1401 079e C7F81431 		str	r3, [r7, #276]
 1402              	.LBB226:
 1403              	.LBB227:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1404              		.loc 2 531 0
 1405 07a2 D7F81431 		ldr	r3, [r7, #276]
 1406              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1407 07a6 93FAA3F3 		rbit r3, r3
 1408              	@ 0 "" 2
 1409              		.thumb
 1410 07aa C7F81031 		str	r3, [r7, #272]
 1411              		.loc 2 544 0
 1412 07ae D7F81031 		ldr	r3, [r7, #272]
 1413              	.LBE227:
 1414              	.LBE226:
 474:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 475:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Enable the Internal Low Speed oscillator (LSI). */
 476:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       __HAL_RCC_LSI_ENABLE();
 1415              		.loc 1 476 0
 1416 07b2 B3FA83F3 		clz	r3, r3
 1417 07b6 1A46     		mov	r2, r3
 1418 07b8 584B     		ldr	r3, .L211+4
 1419 07ba 1344     		add	r3, r3, r2
 1420 07bc 9B00     		lsls	r3, r3, #2
 1421 07be 1A46     		mov	r2, r3
 1422 07c0 0123     		movs	r3, #1
 1423 07c2 1360     		str	r3, [r2]
 477:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 478:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Get Start Tick */
 479:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 1424              		.loc 1 479 0
 1425 07c4 FFF7FEFF 		bl	HAL_GetTick
 1426 07c8 C7F8F801 		str	r0, [r7, #504]
ARM GAS  /tmp/cchVbToz.s 			page 45


 480:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 481:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Wait till LSI is ready */  
 482:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 1427              		.loc 1 482 0
 1428 07cc 0AE0     		b	.L105
 1429              	.L116:
 483:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 484:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 1430              		.loc 1 484 0
 1431 07ce FFF7FEFF 		bl	HAL_GetTick
 1432 07d2 0246     		mov	r2, r0
 1433 07d4 D7F8F831 		ldr	r3, [r7, #504]
 1434 07d8 D31A     		subs	r3, r2, r3
 1435 07da 022B     		cmp	r3, #2
 1436 07dc 02D9     		bls	.L105
 485:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 486:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           return HAL_TIMEOUT;
 1437              		.loc 1 486 0
 1438 07de 0323     		movs	r3, #3
 1439 07e0 00F0D9BC 		b	.L15
 1440              	.L105:
 1441 07e4 0223     		movs	r3, #2
 1442 07e6 C7F80C31 		str	r3, [r7, #268]
 1443              	.LBB228:
 1444              	.LBB229:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1445              		.loc 2 531 0
 1446 07ea D7F80C31 		ldr	r3, [r7, #268]
 1447              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1448 07ee 93FAA3F3 		rbit r3, r3
 1449              	@ 0 "" 2
 1450              		.thumb
 1451 07f2 C7F80831 		str	r3, [r7, #264]
 1452              		.loc 2 544 0
 1453 07f6 D7F80831 		ldr	r3, [r7, #264]
 1454              	.LBE229:
 1455              	.LBE228:
 482:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1456              		.loc 1 482 0
 1457 07fa B3FA83F3 		clz	r3, r3
 1458 07fe DBB2     		uxtb	r3, r3
 1459 0800 43F06003 		orr	r3, r3, #96
 1460 0804 DBB2     		uxtb	r3, r3
 1461 0806 DBB2     		uxtb	r3, r3
 1462 0808 5B09     		lsrs	r3, r3, #5
 1463 080a DBB2     		uxtb	r3, r3
 1464 080c 012B     		cmp	r3, #1
 1465 080e 02D1     		bne	.L107
 482:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1466              		.loc 1 482 0 is_stmt 0 discriminator 1
 1467 0810 414B     		ldr	r3, .L211
 1468 0812 1B68     		ldr	r3, [r3]
 1469 0814 39E0     		b	.L108
 1470              	.L107:
 1471 0816 0223     		movs	r3, #2
 1472 0818 C7F80431 		str	r3, [r7, #260]
 1473              	.LBB230:
ARM GAS  /tmp/cchVbToz.s 			page 46


 1474              	.LBB231:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1475              		.loc 2 531 0 is_stmt 1 discriminator 2
 1476 081c D7F80431 		ldr	r3, [r7, #260]
 1477              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1478 0820 93FAA3F2 		rbit r2, r3
 1479              	@ 0 "" 2
 1480              		.thumb
 1481 0824 07F58073 		add	r3, r7, #256
 1482 0828 1A60     		str	r2, [r3]
 1483              		.loc 2 544 0 discriminator 2
 1484 082a 07F58073 		add	r3, r7, #256
 1485 082e 1B68     		ldr	r3, [r3]
 1486              	.LBE231:
 1487              	.LBE230:
 482:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1488              		.loc 1 482 0 discriminator 2
 1489 0830 B3FA83F3 		clz	r3, r3
 1490 0834 DBB2     		uxtb	r3, r3
 1491 0836 43F06003 		orr	r3, r3, #96
 1492 083a DBB2     		uxtb	r3, r3
 1493 083c DBB2     		uxtb	r3, r3
 1494 083e 5B09     		lsrs	r3, r3, #5
 1495 0840 DBB2     		uxtb	r3, r3
 1496 0842 022B     		cmp	r3, #2
 1497 0844 02D1     		bne	.L110
 482:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1498              		.loc 1 482 0 is_stmt 0 discriminator 4
 1499 0846 344B     		ldr	r3, .L211
 1500 0848 1B6A     		ldr	r3, [r3, #32]
 1501 084a 1EE0     		b	.L108
 1502              	.L110:
 1503 084c 07F1FC03 		add	r3, r7, #252
 1504 0850 0222     		movs	r2, #2
 1505 0852 1A60     		str	r2, [r3]
 1506              	.LBB232:
 1507              	.LBB233:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1508              		.loc 2 531 0 is_stmt 1 discriminator 5
 1509 0854 07F1FC03 		add	r3, r7, #252
 1510 0858 1B68     		ldr	r3, [r3]
 1511              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1512 085a 93FAA3F2 		rbit r2, r3
 1513              	@ 0 "" 2
 1514              		.thumb
 1515 085e 07F1F803 		add	r3, r7, #248
 1516 0862 1A60     		str	r2, [r3]
 1517              		.loc 2 544 0 discriminator 5
 1518 0864 07F1F803 		add	r3, r7, #248
 1519 0868 1B68     		ldr	r3, [r3]
 1520              	.LBE233:
 1521              	.LBE232:
 482:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1522              		.loc 1 482 0 discriminator 5
 1523 086a B3FA83F3 		clz	r3, r3
 1524 086e DBB2     		uxtb	r3, r3
 1525 0870 43F06003 		orr	r3, r3, #96
ARM GAS  /tmp/cchVbToz.s 			page 47


 1526 0874 DBB2     		uxtb	r3, r3
 1527 0876 DBB2     		uxtb	r3, r3
 1528 0878 5B09     		lsrs	r3, r3, #5
 1529 087a DBB2     		uxtb	r3, r3
 1530 087c 042B     		cmp	r3, #4
 1531 087e 02D1     		bne	.L113
 482:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1532              		.loc 1 482 0 is_stmt 0 discriminator 7
 1533 0880 254B     		ldr	r3, .L211
 1534 0882 5B68     		ldr	r3, [r3, #4]
 1535 0884 01E0     		b	.L108
 1536              	.L113:
 482:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1537              		.loc 1 482 0 discriminator 8
 1538 0886 244B     		ldr	r3, .L211
 1539 0888 5B6A     		ldr	r3, [r3, #36]
 1540              	.L108:
 1541 088a 07F1F402 		add	r2, r7, #244
 1542 088e 0221     		movs	r1, #2
 1543 0890 1160     		str	r1, [r2]
 1544              	.LBB234:
 1545              	.LBB235:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1546              		.loc 2 531 0 is_stmt 1 discriminator 12
 1547 0892 07F1F402 		add	r2, r7, #244
 1548 0896 1268     		ldr	r2, [r2]
 1549              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1550 0898 92FAA2F1 		rbit r1, r2
 1551              	@ 0 "" 2
 1552              		.thumb
 1553 089c 07F1F002 		add	r2, r7, #240
 1554 08a0 1160     		str	r1, [r2]
 1555              		.loc 2 544 0 discriminator 12
 1556 08a2 07F1F002 		add	r2, r7, #240
 1557 08a6 1268     		ldr	r2, [r2]
 1558              	.LBE235:
 1559              	.LBE234:
 482:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1560              		.loc 1 482 0 discriminator 12
 1561 08a8 B2FA82F2 		clz	r2, r2
 1562 08ac D2B2     		uxtb	r2, r2
 1563 08ae 42F06002 		orr	r2, r2, #96
 1564 08b2 D2B2     		uxtb	r2, r2
 1565 08b4 D2B2     		uxtb	r2, r2
 1566 08b6 02F01F02 		and	r2, r2, #31
 1567 08ba 0121     		movs	r1, #1
 1568 08bc 01FA02F2 		lsl	r2, r1, r2
 1569 08c0 1340     		ands	r3, r3, r2
 1570 08c2 002B     		cmp	r3, #0
 1571 08c4 83D0     		beq	.L116
 1572 08c6 A3E0     		b	.L102
 1573              	.L103:
 1574 08c8 07F1EC03 		add	r3, r7, #236
 1575 08cc 0122     		movs	r2, #1
 1576 08ce 1A60     		str	r2, [r3]
 1577              	.LBB236:
 1578              	.LBB237:
ARM GAS  /tmp/cchVbToz.s 			page 48


 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1579              		.loc 2 531 0
 1580 08d0 07F1EC03 		add	r3, r7, #236
 1581 08d4 1B68     		ldr	r3, [r3]
 1582              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1583 08d6 93FAA3F2 		rbit r2, r3
 1584              	@ 0 "" 2
 1585              		.thumb
 1586 08da 07F1E803 		add	r3, r7, #232
 1587 08de 1A60     		str	r2, [r3]
 1588              		.loc 2 544 0
 1589 08e0 07F1E803 		add	r3, r7, #232
 1590 08e4 1B68     		ldr	r3, [r3]
 1591              	.LBE237:
 1592              	.LBE236:
 487:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 488:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 489:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 490:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     else
 491:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 492:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Disable the Internal Low Speed oscillator (LSI). */
 493:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       __HAL_RCC_LSI_DISABLE();
 1593              		.loc 1 493 0
 1594 08e6 B3FA83F3 		clz	r3, r3
 1595 08ea 1A46     		mov	r2, r3
 1596 08ec 0B4B     		ldr	r3, .L211+4
 1597 08ee 1344     		add	r3, r3, r2
 1598 08f0 9B00     		lsls	r3, r3, #2
 1599 08f2 1A46     		mov	r2, r3
 1600 08f4 0023     		movs	r3, #0
 1601 08f6 1360     		str	r3, [r2]
 494:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 495:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Get Start Tick */
 496:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 1602              		.loc 1 496 0
 1603 08f8 FFF7FEFF 		bl	HAL_GetTick
 1604 08fc C7F8F801 		str	r0, [r7, #504]
 497:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 498:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Wait till LSI is disabled */  
 499:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 1605              		.loc 1 499 0
 1606 0900 0EE0     		b	.L118
 1607              	.L129:
 500:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 501:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 1608              		.loc 1 501 0
 1609 0902 FFF7FEFF 		bl	HAL_GetTick
 1610 0906 0246     		mov	r2, r0
 1611 0908 D7F8F831 		ldr	r3, [r7, #504]
 1612 090c D31A     		subs	r3, r2, r3
 1613 090e 022B     		cmp	r3, #2
 1614 0910 06D9     		bls	.L118
 502:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 503:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           return HAL_TIMEOUT;
 1615              		.loc 1 503 0
 1616 0912 0323     		movs	r3, #3
 1617 0914 00F03FBC 		b	.L15
ARM GAS  /tmp/cchVbToz.s 			page 49


 1618              	.L212:
 1619              		.align	2
 1620              	.L211:
 1621 0918 00100240 		.word	1073876992
 1622 091c 20819010 		.word	277905696
 1623              	.L118:
 1624 0920 07F1E403 		add	r3, r7, #228
 1625 0924 0222     		movs	r2, #2
 1626 0926 1A60     		str	r2, [r3]
 1627              	.LBB238:
 1628              	.LBB239:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1629              		.loc 2 531 0
 1630 0928 07F1E403 		add	r3, r7, #228
 1631 092c 1B68     		ldr	r3, [r3]
 1632              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1633 092e 93FAA3F2 		rbit r2, r3
 1634              	@ 0 "" 2
 1635              		.thumb
 1636 0932 07F1E003 		add	r3, r7, #224
 1637 0936 1A60     		str	r2, [r3]
 1638              		.loc 2 544 0
 1639 0938 07F1E003 		add	r3, r7, #224
 1640 093c 1B68     		ldr	r3, [r3]
 1641              	.LBE239:
 1642              	.LBE238:
 499:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1643              		.loc 1 499 0
 1644 093e B3FA83F3 		clz	r3, r3
 1645 0942 DBB2     		uxtb	r3, r3
 1646 0944 43F06003 		orr	r3, r3, #96
 1647 0948 DBB2     		uxtb	r3, r3
 1648 094a DBB2     		uxtb	r3, r3
 1649 094c 5B09     		lsrs	r3, r3, #5
 1650 094e DBB2     		uxtb	r3, r3
 1651 0950 012B     		cmp	r3, #1
 1652 0952 02D1     		bne	.L120
 499:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1653              		.loc 1 499 0 is_stmt 0 discriminator 1
 1654 0954 A64B     		ldr	r3, .L213
 1655 0956 1B68     		ldr	r3, [r3]
 1656 0958 3BE0     		b	.L121
 1657              	.L120:
 1658 095a 07F1DC03 		add	r3, r7, #220
 1659 095e 0222     		movs	r2, #2
 1660 0960 1A60     		str	r2, [r3]
 1661              	.LBB240:
 1662              	.LBB241:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1663              		.loc 2 531 0 is_stmt 1 discriminator 2
 1664 0962 07F1DC03 		add	r3, r7, #220
 1665 0966 1B68     		ldr	r3, [r3]
 1666              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1667 0968 93FAA3F2 		rbit r2, r3
 1668              	@ 0 "" 2
 1669              		.thumb
 1670 096c 07F1D803 		add	r3, r7, #216
ARM GAS  /tmp/cchVbToz.s 			page 50


 1671 0970 1A60     		str	r2, [r3]
 1672              		.loc 2 544 0 discriminator 2
 1673 0972 07F1D803 		add	r3, r7, #216
 1674 0976 1B68     		ldr	r3, [r3]
 1675              	.LBE241:
 1676              	.LBE240:
 499:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1677              		.loc 1 499 0 discriminator 2
 1678 0978 B3FA83F3 		clz	r3, r3
 1679 097c DBB2     		uxtb	r3, r3
 1680 097e 43F06003 		orr	r3, r3, #96
 1681 0982 DBB2     		uxtb	r3, r3
 1682 0984 DBB2     		uxtb	r3, r3
 1683 0986 5B09     		lsrs	r3, r3, #5
 1684 0988 DBB2     		uxtb	r3, r3
 1685 098a 022B     		cmp	r3, #2
 1686 098c 02D1     		bne	.L123
 499:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1687              		.loc 1 499 0 is_stmt 0 discriminator 4
 1688 098e 984B     		ldr	r3, .L213
 1689 0990 1B6A     		ldr	r3, [r3, #32]
 1690 0992 1EE0     		b	.L121
 1691              	.L123:
 1692 0994 07F1D403 		add	r3, r7, #212
 1693 0998 0222     		movs	r2, #2
 1694 099a 1A60     		str	r2, [r3]
 1695              	.LBB242:
 1696              	.LBB243:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1697              		.loc 2 531 0 is_stmt 1 discriminator 5
 1698 099c 07F1D403 		add	r3, r7, #212
 1699 09a0 1B68     		ldr	r3, [r3]
 1700              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1701 09a2 93FAA3F2 		rbit r2, r3
 1702              	@ 0 "" 2
 1703              		.thumb
 1704 09a6 07F1D003 		add	r3, r7, #208
 1705 09aa 1A60     		str	r2, [r3]
 1706              		.loc 2 544 0 discriminator 5
 1707 09ac 07F1D003 		add	r3, r7, #208
 1708 09b0 1B68     		ldr	r3, [r3]
 1709              	.LBE243:
 1710              	.LBE242:
 499:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1711              		.loc 1 499 0 discriminator 5
 1712 09b2 B3FA83F3 		clz	r3, r3
 1713 09b6 DBB2     		uxtb	r3, r3
 1714 09b8 43F06003 		orr	r3, r3, #96
 1715 09bc DBB2     		uxtb	r3, r3
 1716 09be DBB2     		uxtb	r3, r3
 1717 09c0 5B09     		lsrs	r3, r3, #5
 1718 09c2 DBB2     		uxtb	r3, r3
 1719 09c4 042B     		cmp	r3, #4
 1720 09c6 02D1     		bne	.L126
 499:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1721              		.loc 1 499 0 is_stmt 0 discriminator 7
 1722 09c8 894B     		ldr	r3, .L213
ARM GAS  /tmp/cchVbToz.s 			page 51


 1723 09ca 5B68     		ldr	r3, [r3, #4]
 1724 09cc 01E0     		b	.L121
 1725              	.L126:
 499:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1726              		.loc 1 499 0 discriminator 8
 1727 09ce 884B     		ldr	r3, .L213
 1728 09d0 5B6A     		ldr	r3, [r3, #36]
 1729              	.L121:
 1730 09d2 07F1CC02 		add	r2, r7, #204
 1731 09d6 0221     		movs	r1, #2
 1732 09d8 1160     		str	r1, [r2]
 1733              	.LBB244:
 1734              	.LBB245:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1735              		.loc 2 531 0 is_stmt 1 discriminator 12
 1736 09da 07F1CC02 		add	r2, r7, #204
 1737 09de 1268     		ldr	r2, [r2]
 1738              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1739 09e0 92FAA2F1 		rbit r1, r2
 1740              	@ 0 "" 2
 1741              		.thumb
 1742 09e4 07F1C802 		add	r2, r7, #200
 1743 09e8 1160     		str	r1, [r2]
 1744              		.loc 2 544 0 discriminator 12
 1745 09ea 07F1C802 		add	r2, r7, #200
 1746 09ee 1268     		ldr	r2, [r2]
 1747              	.LBE245:
 1748              	.LBE244:
 499:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1749              		.loc 1 499 0 discriminator 12
 1750 09f0 B2FA82F2 		clz	r2, r2
 1751 09f4 D2B2     		uxtb	r2, r2
 1752 09f6 42F06002 		orr	r2, r2, #96
 1753 09fa D2B2     		uxtb	r2, r2
 1754 09fc D2B2     		uxtb	r2, r2
 1755 09fe 02F01F02 		and	r2, r2, #31
 1756 0a02 0121     		movs	r1, #1
 1757 0a04 01FA02F2 		lsl	r2, r1, r2
 1758 0a08 1340     		ands	r3, r3, r2
 1759 0a0a 002B     		cmp	r3, #0
 1760 0a0c 7FF479AF 		bne	.L129
 1761              	.L102:
 504:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 505:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 506:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 507:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 508:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /*------------------------------ LSE Configuration -------------------------*/ 
 509:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 1762              		.loc 1 509 0
 1763 0a10 3B1D     		adds	r3, r7, #4
 1764 0a12 1B68     		ldr	r3, [r3]
 1765 0a14 1B68     		ldr	r3, [r3]
 1766 0a16 03F00403 		and	r3, r3, #4
 1767 0a1a 002B     		cmp	r3, #0
 1768 0a1c 00F0A181 		beq	.L130
 1769              	.LBB246:
 510:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
ARM GAS  /tmp/cchVbToz.s 			page 52


 511:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     FlagStatus       pwrclkchanged = RESET;
 1770              		.loc 1 511 0
 1771 0a20 0023     		movs	r3, #0
 1772 0a22 87F8FF31 		strb	r3, [r7, #511]
 512:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
 513:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Check the parameters */
 514:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 515:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 516:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Update LSE configuration in Backup Domain control register    */
 517:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Requires to enable write access to Backup Domain of necessary */
 518:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 1773              		.loc 1 518 0
 1774 0a26 724B     		ldr	r3, .L213
 1775 0a28 DB69     		ldr	r3, [r3, #28]
 1776 0a2a 03F08053 		and	r3, r3, #268435456
 1777 0a2e 002B     		cmp	r3, #0
 1778 0a30 12D1     		bne	.L131
 1779              	.LBB247:
 519:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 520:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       __HAL_RCC_PWR_CLK_ENABLE();
 1780              		.loc 1 520 0
 1781 0a32 6F4A     		ldr	r2, .L213
 1782 0a34 6E4B     		ldr	r3, .L213
 1783 0a36 DB69     		ldr	r3, [r3, #28]
 1784 0a38 43F08053 		orr	r3, r3, #268435456
 1785 0a3c D361     		str	r3, [r2, #28]
 1786 0a3e 6C4B     		ldr	r3, .L213
 1787 0a40 DB69     		ldr	r3, [r3, #28]
 1788 0a42 03F08052 		and	r2, r3, #268435456
 1789 0a46 07F10C03 		add	r3, r7, #12
 1790 0a4a 1A60     		str	r2, [r3]
 1791 0a4c 07F10C03 		add	r3, r7, #12
 1792 0a50 1B68     		ldr	r3, [r3]
 1793              	.LBE247:
 521:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       pwrclkchanged = SET;
 1794              		.loc 1 521 0
 1795 0a52 0123     		movs	r3, #1
 1796 0a54 87F8FF31 		strb	r3, [r7, #511]
 1797              	.L131:
 522:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 523:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
 524:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 1798              		.loc 1 524 0
 1799 0a58 664B     		ldr	r3, .L213+4
 1800 0a5a 1B68     		ldr	r3, [r3]
 1801 0a5c 03F48073 		and	r3, r3, #256
 1802 0a60 002B     		cmp	r3, #0
 1803 0a62 1AD1     		bne	.L132
 525:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 526:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Enable write access to Backup domain */
 527:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       SET_BIT(PWR->CR, PWR_CR_DBP);
 1804              		.loc 1 527 0
 1805 0a64 634A     		ldr	r2, .L213+4
 1806 0a66 634B     		ldr	r3, .L213+4
 1807 0a68 1B68     		ldr	r3, [r3]
 1808 0a6a 43F48073 		orr	r3, r3, #256
 1809 0a6e 1360     		str	r3, [r2]
ARM GAS  /tmp/cchVbToz.s 			page 53


 528:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 529:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Wait for Backup domain Write protection disable */
 530:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 1810              		.loc 1 530 0
 1811 0a70 FFF7FEFF 		bl	HAL_GetTick
 1812 0a74 C7F8F801 		str	r0, [r7, #504]
 531:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 532:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 1813              		.loc 1 532 0
 1814 0a78 09E0     		b	.L133
 1815              	.L134:
 533:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 534:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 1816              		.loc 1 534 0
 1817 0a7a FFF7FEFF 		bl	HAL_GetTick
 1818 0a7e 0246     		mov	r2, r0
 1819 0a80 D7F8F831 		ldr	r3, [r7, #504]
 1820 0a84 D31A     		subs	r3, r2, r3
 1821 0a86 642B     		cmp	r3, #100
 1822 0a88 01D9     		bls	.L133
 535:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 536:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           return HAL_TIMEOUT;
 1823              		.loc 1 536 0
 1824 0a8a 0323     		movs	r3, #3
 1825 0a8c 83E3     		b	.L15
 1826              	.L133:
 532:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1827              		.loc 1 532 0
 1828 0a8e 594B     		ldr	r3, .L213+4
 1829 0a90 1B68     		ldr	r3, [r3]
 1830 0a92 03F48073 		and	r3, r3, #256
 1831 0a96 002B     		cmp	r3, #0
 1832 0a98 EFD0     		beq	.L134
 1833              	.L132:
 537:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 538:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 539:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 540:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 541:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Set the new LSE configuration -----------------------------------------*/
 542:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 1834              		.loc 1 542 0
 1835 0a9a 3B1D     		adds	r3, r7, #4
 1836 0a9c 1B68     		ldr	r3, [r3]
 1837 0a9e DB68     		ldr	r3, [r3, #12]
 1838 0aa0 012B     		cmp	r3, #1
 1839 0aa2 06D1     		bne	.L135
 1840              		.loc 1 542 0 is_stmt 0 discriminator 1
 1841 0aa4 524A     		ldr	r2, .L213
 1842 0aa6 524B     		ldr	r3, .L213
 1843 0aa8 1B6A     		ldr	r3, [r3, #32]
 1844 0aaa 43F00103 		orr	r3, r3, #1
 1845 0aae 1362     		str	r3, [r2, #32]
 1846 0ab0 2FE0     		b	.L136
 1847              	.L135:
 1848              		.loc 1 542 0 discriminator 2
 1849 0ab2 3B1D     		adds	r3, r7, #4
 1850 0ab4 1B68     		ldr	r3, [r3]
ARM GAS  /tmp/cchVbToz.s 			page 54


 1851 0ab6 DB68     		ldr	r3, [r3, #12]
 1852 0ab8 002B     		cmp	r3, #0
 1853 0aba 0CD1     		bne	.L137
 1854              		.loc 1 542 0 discriminator 3
 1855 0abc 4C4A     		ldr	r2, .L213
 1856 0abe 4C4B     		ldr	r3, .L213
 1857 0ac0 1B6A     		ldr	r3, [r3, #32]
 1858 0ac2 23F00103 		bic	r3, r3, #1
 1859 0ac6 1362     		str	r3, [r2, #32]
 1860 0ac8 494A     		ldr	r2, .L213
 1861 0aca 494B     		ldr	r3, .L213
 1862 0acc 1B6A     		ldr	r3, [r3, #32]
 1863 0ace 23F00403 		bic	r3, r3, #4
 1864 0ad2 1362     		str	r3, [r2, #32]
 1865 0ad4 1DE0     		b	.L136
 1866              	.L137:
 1867              		.loc 1 542 0 discriminator 4
 1868 0ad6 3B1D     		adds	r3, r7, #4
 1869 0ad8 1B68     		ldr	r3, [r3]
 1870 0ada DB68     		ldr	r3, [r3, #12]
 1871 0adc 052B     		cmp	r3, #5
 1872 0ade 0CD1     		bne	.L138
 1873              		.loc 1 542 0 discriminator 5
 1874 0ae0 434A     		ldr	r2, .L213
 1875 0ae2 434B     		ldr	r3, .L213
 1876 0ae4 1B6A     		ldr	r3, [r3, #32]
 1877 0ae6 43F00403 		orr	r3, r3, #4
 1878 0aea 1362     		str	r3, [r2, #32]
 1879 0aec 404A     		ldr	r2, .L213
 1880 0aee 404B     		ldr	r3, .L213
 1881 0af0 1B6A     		ldr	r3, [r3, #32]
 1882 0af2 43F00103 		orr	r3, r3, #1
 1883 0af6 1362     		str	r3, [r2, #32]
 1884 0af8 0BE0     		b	.L136
 1885              	.L138:
 1886              		.loc 1 542 0 discriminator 6
 1887 0afa 3D4A     		ldr	r2, .L213
 1888 0afc 3C4B     		ldr	r3, .L213
 1889 0afe 1B6A     		ldr	r3, [r3, #32]
 1890 0b00 23F00103 		bic	r3, r3, #1
 1891 0b04 1362     		str	r3, [r2, #32]
 1892 0b06 3A4A     		ldr	r2, .L213
 1893 0b08 394B     		ldr	r3, .L213
 1894 0b0a 1B6A     		ldr	r3, [r3, #32]
 1895 0b0c 23F00403 		bic	r3, r3, #4
 1896 0b10 1362     		str	r3, [r2, #32]
 1897              	.L136:
 543:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Check the LSE State */
 544:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 1898              		.loc 1 544 0 is_stmt 1
 1899 0b12 3B1D     		adds	r3, r7, #4
 1900 0b14 1B68     		ldr	r3, [r3]
 1901 0b16 DB68     		ldr	r3, [r3, #12]
 1902 0b18 002B     		cmp	r3, #0
 1903 0b1a 00F08F80 		beq	.L139
 545:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 546:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Get Start Tick */
ARM GAS  /tmp/cchVbToz.s 			page 55


 547:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 1904              		.loc 1 547 0
 1905 0b1e FFF7FEFF 		bl	HAL_GetTick
 1906 0b22 C7F8F801 		str	r0, [r7, #504]
 548:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 549:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Wait till LSE is ready */  
 550:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 1907              		.loc 1 550 0
 1908 0b26 0BE0     		b	.L140
 1909              	.L151:
 551:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 552:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 1910              		.loc 1 552 0
 1911 0b28 FFF7FEFF 		bl	HAL_GetTick
 1912 0b2c 0246     		mov	r2, r0
 1913 0b2e D7F8F831 		ldr	r3, [r7, #504]
 1914 0b32 D31A     		subs	r3, r2, r3
 1915 0b34 41F28832 		movw	r2, #5000
 1916 0b38 9342     		cmp	r3, r2
 1917 0b3a 01D9     		bls	.L140
 553:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 554:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           return HAL_TIMEOUT;
 1918              		.loc 1 554 0
 1919 0b3c 0323     		movs	r3, #3
 1920 0b3e 2AE3     		b	.L15
 1921              	.L140:
 1922 0b40 07F1C403 		add	r3, r7, #196
 1923 0b44 0222     		movs	r2, #2
 1924 0b46 1A60     		str	r2, [r3]
 1925              	.LBB248:
 1926              	.LBB249:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1927              		.loc 2 531 0
 1928 0b48 07F1C403 		add	r3, r7, #196
 1929 0b4c 1B68     		ldr	r3, [r3]
 1930              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1931 0b4e 93FAA3F2 		rbit r2, r3
 1932              	@ 0 "" 2
 1933              		.thumb
 1934 0b52 07F1C003 		add	r3, r7, #192
 1935 0b56 1A60     		str	r2, [r3]
 1936              		.loc 2 544 0
 1937 0b58 07F1C003 		add	r3, r7, #192
 1938 0b5c 1B68     		ldr	r3, [r3]
 1939              	.LBE249:
 1940              	.LBE248:
 550:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1941              		.loc 1 550 0
 1942 0b5e B3FA83F3 		clz	r3, r3
 1943 0b62 DBB2     		uxtb	r3, r3
 1944 0b64 43F04003 		orr	r3, r3, #64
 1945 0b68 DBB2     		uxtb	r3, r3
 1946 0b6a DBB2     		uxtb	r3, r3
 1947 0b6c 5B09     		lsrs	r3, r3, #5
 1948 0b6e DBB2     		uxtb	r3, r3
 1949 0b70 012B     		cmp	r3, #1
 1950 0b72 02D1     		bne	.L142
ARM GAS  /tmp/cchVbToz.s 			page 56


 550:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1951              		.loc 1 550 0 is_stmt 0 discriminator 1
 1952 0b74 1E4B     		ldr	r3, .L213
 1953 0b76 1B68     		ldr	r3, [r3]
 1954 0b78 40E0     		b	.L143
 1955              	.L142:
 1956 0b7a 07F1BC03 		add	r3, r7, #188
 1957 0b7e 0222     		movs	r2, #2
 1958 0b80 1A60     		str	r2, [r3]
 1959              	.LBB250:
 1960              	.LBB251:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1961              		.loc 2 531 0 is_stmt 1 discriminator 2
 1962 0b82 07F1BC03 		add	r3, r7, #188
 1963 0b86 1B68     		ldr	r3, [r3]
 1964              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1965 0b88 93FAA3F2 		rbit r2, r3
 1966              	@ 0 "" 2
 1967              		.thumb
 1968 0b8c 07F1B803 		add	r3, r7, #184
 1969 0b90 1A60     		str	r2, [r3]
 1970              		.loc 2 544 0 discriminator 2
 1971 0b92 07F1B803 		add	r3, r7, #184
 1972 0b96 1B68     		ldr	r3, [r3]
 1973              	.LBE251:
 1974              	.LBE250:
 550:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1975              		.loc 1 550 0 discriminator 2
 1976 0b98 B3FA83F3 		clz	r3, r3
 1977 0b9c DBB2     		uxtb	r3, r3
 1978 0b9e 43F04003 		orr	r3, r3, #64
 1979 0ba2 DBB2     		uxtb	r3, r3
 1980 0ba4 DBB2     		uxtb	r3, r3
 1981 0ba6 5B09     		lsrs	r3, r3, #5
 1982 0ba8 DBB2     		uxtb	r3, r3
 1983 0baa 022B     		cmp	r3, #2
 1984 0bac 02D1     		bne	.L145
 550:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1985              		.loc 1 550 0 is_stmt 0 discriminator 4
 1986 0bae 104B     		ldr	r3, .L213
 1987 0bb0 1B6A     		ldr	r3, [r3, #32]
 1988 0bb2 23E0     		b	.L143
 1989              	.L145:
 1990 0bb4 07F1B403 		add	r3, r7, #180
 1991 0bb8 0222     		movs	r2, #2
 1992 0bba 1A60     		str	r2, [r3]
 1993              	.LBB252:
 1994              	.LBB253:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1995              		.loc 2 531 0 is_stmt 1 discriminator 5
 1996 0bbc 07F1B403 		add	r3, r7, #180
 1997 0bc0 1B68     		ldr	r3, [r3]
 1998              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1999 0bc2 93FAA3F2 		rbit r2, r3
 2000              	@ 0 "" 2
 2001              		.thumb
 2002 0bc6 07F1B003 		add	r3, r7, #176
ARM GAS  /tmp/cchVbToz.s 			page 57


 2003 0bca 1A60     		str	r2, [r3]
 2004              		.loc 2 544 0 discriminator 5
 2005 0bcc 07F1B003 		add	r3, r7, #176
 2006 0bd0 1B68     		ldr	r3, [r3]
 2007              	.LBE253:
 2008              	.LBE252:
 550:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 2009              		.loc 1 550 0 discriminator 5
 2010 0bd2 B3FA83F3 		clz	r3, r3
 2011 0bd6 DBB2     		uxtb	r3, r3
 2012 0bd8 43F04003 		orr	r3, r3, #64
 2013 0bdc DBB2     		uxtb	r3, r3
 2014 0bde DBB2     		uxtb	r3, r3
 2015 0be0 5B09     		lsrs	r3, r3, #5
 2016 0be2 DBB2     		uxtb	r3, r3
 2017 0be4 042B     		cmp	r3, #4
 2018 0be6 07D1     		bne	.L148
 550:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 2019              		.loc 1 550 0 is_stmt 0 discriminator 7
 2020 0be8 014B     		ldr	r3, .L213
 2021 0bea 5B68     		ldr	r3, [r3, #4]
 2022 0bec 06E0     		b	.L143
 2023              	.L214:
 2024 0bee 00BF     		.align	2
 2025              	.L213:
 2026 0bf0 00100240 		.word	1073876992
 2027 0bf4 00700040 		.word	1073770496
 2028              	.L148:
 550:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 2029              		.loc 1 550 0 discriminator 8
 2030 0bf8 A54B     		ldr	r3, .L215
 2031 0bfa 5B6A     		ldr	r3, [r3, #36]
 2032              	.L143:
 2033 0bfc 07F1AC02 		add	r2, r7, #172
 2034 0c00 0221     		movs	r1, #2
 2035 0c02 1160     		str	r1, [r2]
 2036              	.LBB254:
 2037              	.LBB255:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2038              		.loc 2 531 0 is_stmt 1 discriminator 12
 2039 0c04 07F1AC02 		add	r2, r7, #172
 2040 0c08 1268     		ldr	r2, [r2]
 2041              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2042 0c0a 92FAA2F1 		rbit r1, r2
 2043              	@ 0 "" 2
 2044              		.thumb
 2045 0c0e 07F1A802 		add	r2, r7, #168
 2046 0c12 1160     		str	r1, [r2]
 2047              		.loc 2 544 0 discriminator 12
 2048 0c14 07F1A802 		add	r2, r7, #168
 2049 0c18 1268     		ldr	r2, [r2]
 2050              	.LBE255:
 2051              	.LBE254:
 550:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 2052              		.loc 1 550 0 discriminator 12
 2053 0c1a B2FA82F2 		clz	r2, r2
 2054 0c1e D2B2     		uxtb	r2, r2
ARM GAS  /tmp/cchVbToz.s 			page 58


 2055 0c20 42F04002 		orr	r2, r2, #64
 2056 0c24 D2B2     		uxtb	r2, r2
 2057 0c26 D2B2     		uxtb	r2, r2
 2058 0c28 02F01F02 		and	r2, r2, #31
 2059 0c2c 0121     		movs	r1, #1
 2060 0c2e 01FA02F2 		lsl	r2, r1, r2
 2061 0c32 1340     		ands	r3, r3, r2
 2062 0c34 002B     		cmp	r3, #0
 2063 0c36 3FF477AF 		beq	.L151
 2064 0c3a 88E0     		b	.L152
 2065              	.L139:
 555:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 556:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 557:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 558:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     else
 559:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 560:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Get Start Tick */
 561:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 2066              		.loc 1 561 0
 2067 0c3c FFF7FEFF 		bl	HAL_GetTick
 2068 0c40 C7F8F801 		str	r0, [r7, #504]
 562:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 563:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Wait till LSE is disabled */  
 564:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 2069              		.loc 1 564 0
 2070 0c44 0BE0     		b	.L153
 2071              	.L164:
 565:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 566:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 2072              		.loc 1 566 0
 2073 0c46 FFF7FEFF 		bl	HAL_GetTick
 2074 0c4a 0246     		mov	r2, r0
 2075 0c4c D7F8F831 		ldr	r3, [r7, #504]
 2076 0c50 D31A     		subs	r3, r2, r3
 2077 0c52 41F28832 		movw	r2, #5000
 2078 0c56 9342     		cmp	r3, r2
 2079 0c58 01D9     		bls	.L153
 567:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 568:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           return HAL_TIMEOUT;
 2080              		.loc 1 568 0
 2081 0c5a 0323     		movs	r3, #3
 2082 0c5c 9BE2     		b	.L15
 2083              	.L153:
 2084 0c5e 07F1A403 		add	r3, r7, #164
 2085 0c62 0222     		movs	r2, #2
 2086 0c64 1A60     		str	r2, [r3]
 2087              	.LBB256:
 2088              	.LBB257:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2089              		.loc 2 531 0
 2090 0c66 07F1A403 		add	r3, r7, #164
 2091 0c6a 1B68     		ldr	r3, [r3]
 2092              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2093 0c6c 93FAA3F2 		rbit r2, r3
 2094              	@ 0 "" 2
 2095              		.thumb
 2096 0c70 07F1A003 		add	r3, r7, #160
ARM GAS  /tmp/cchVbToz.s 			page 59


 2097 0c74 1A60     		str	r2, [r3]
 2098              		.loc 2 544 0
 2099 0c76 07F1A003 		add	r3, r7, #160
 2100 0c7a 1B68     		ldr	r3, [r3]
 2101              	.LBE257:
 2102              	.LBE256:
 564:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 2103              		.loc 1 564 0
 2104 0c7c B3FA83F3 		clz	r3, r3
 2105 0c80 DBB2     		uxtb	r3, r3
 2106 0c82 43F04003 		orr	r3, r3, #64
 2107 0c86 DBB2     		uxtb	r3, r3
 2108 0c88 DBB2     		uxtb	r3, r3
 2109 0c8a 5B09     		lsrs	r3, r3, #5
 2110 0c8c DBB2     		uxtb	r3, r3
 2111 0c8e 012B     		cmp	r3, #1
 2112 0c90 02D1     		bne	.L155
 564:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 2113              		.loc 1 564 0 is_stmt 0 discriminator 1
 2114 0c92 7F4B     		ldr	r3, .L215
 2115 0c94 1B68     		ldr	r3, [r3]
 2116 0c96 3BE0     		b	.L156
 2117              	.L155:
 2118 0c98 07F19C03 		add	r3, r7, #156
 2119 0c9c 0222     		movs	r2, #2
 2120 0c9e 1A60     		str	r2, [r3]
 2121              	.LBB258:
 2122              	.LBB259:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2123              		.loc 2 531 0 is_stmt 1 discriminator 2
 2124 0ca0 07F19C03 		add	r3, r7, #156
 2125 0ca4 1B68     		ldr	r3, [r3]
 2126              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2127 0ca6 93FAA3F2 		rbit r2, r3
 2128              	@ 0 "" 2
 2129              		.thumb
 2130 0caa 07F19803 		add	r3, r7, #152
 2131 0cae 1A60     		str	r2, [r3]
 2132              		.loc 2 544 0 discriminator 2
 2133 0cb0 07F19803 		add	r3, r7, #152
 2134 0cb4 1B68     		ldr	r3, [r3]
 2135              	.LBE259:
 2136              	.LBE258:
 564:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 2137              		.loc 1 564 0 discriminator 2
 2138 0cb6 B3FA83F3 		clz	r3, r3
 2139 0cba DBB2     		uxtb	r3, r3
 2140 0cbc 43F04003 		orr	r3, r3, #64
 2141 0cc0 DBB2     		uxtb	r3, r3
 2142 0cc2 DBB2     		uxtb	r3, r3
 2143 0cc4 5B09     		lsrs	r3, r3, #5
 2144 0cc6 DBB2     		uxtb	r3, r3
 2145 0cc8 022B     		cmp	r3, #2
 2146 0cca 02D1     		bne	.L158
 564:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 2147              		.loc 1 564 0 is_stmt 0 discriminator 4
 2148 0ccc 704B     		ldr	r3, .L215
ARM GAS  /tmp/cchVbToz.s 			page 60


 2149 0cce 1B6A     		ldr	r3, [r3, #32]
 2150 0cd0 1EE0     		b	.L156
 2151              	.L158:
 2152 0cd2 07F19403 		add	r3, r7, #148
 2153 0cd6 0222     		movs	r2, #2
 2154 0cd8 1A60     		str	r2, [r3]
 2155              	.LBB260:
 2156              	.LBB261:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2157              		.loc 2 531 0 is_stmt 1 discriminator 5
 2158 0cda 07F19403 		add	r3, r7, #148
 2159 0cde 1B68     		ldr	r3, [r3]
 2160              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2161 0ce0 93FAA3F2 		rbit r2, r3
 2162              	@ 0 "" 2
 2163              		.thumb
 2164 0ce4 07F19003 		add	r3, r7, #144
 2165 0ce8 1A60     		str	r2, [r3]
 2166              		.loc 2 544 0 discriminator 5
 2167 0cea 07F19003 		add	r3, r7, #144
 2168 0cee 1B68     		ldr	r3, [r3]
 2169              	.LBE261:
 2170              	.LBE260:
 564:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 2171              		.loc 1 564 0 discriminator 5
 2172 0cf0 B3FA83F3 		clz	r3, r3
 2173 0cf4 DBB2     		uxtb	r3, r3
 2174 0cf6 43F04003 		orr	r3, r3, #64
 2175 0cfa DBB2     		uxtb	r3, r3
 2176 0cfc DBB2     		uxtb	r3, r3
 2177 0cfe 5B09     		lsrs	r3, r3, #5
 2178 0d00 DBB2     		uxtb	r3, r3
 2179 0d02 042B     		cmp	r3, #4
 2180 0d04 02D1     		bne	.L161
 564:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 2181              		.loc 1 564 0 is_stmt 0 discriminator 7
 2182 0d06 624B     		ldr	r3, .L215
 2183 0d08 5B68     		ldr	r3, [r3, #4]
 2184 0d0a 01E0     		b	.L156
 2185              	.L161:
 564:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 2186              		.loc 1 564 0 discriminator 8
 2187 0d0c 604B     		ldr	r3, .L215
 2188 0d0e 5B6A     		ldr	r3, [r3, #36]
 2189              	.L156:
 2190 0d10 07F18C02 		add	r2, r7, #140
 2191 0d14 0221     		movs	r1, #2
 2192 0d16 1160     		str	r1, [r2]
 2193              	.LBB262:
 2194              	.LBB263:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2195              		.loc 2 531 0 is_stmt 1 discriminator 12
 2196 0d18 07F18C02 		add	r2, r7, #140
 2197 0d1c 1268     		ldr	r2, [r2]
 2198              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2199 0d1e 92FAA2F1 		rbit r1, r2
 2200              	@ 0 "" 2
ARM GAS  /tmp/cchVbToz.s 			page 61


 2201              		.thumb
 2202 0d22 07F18802 		add	r2, r7, #136
 2203 0d26 1160     		str	r1, [r2]
 2204              		.loc 2 544 0 discriminator 12
 2205 0d28 07F18802 		add	r2, r7, #136
 2206 0d2c 1268     		ldr	r2, [r2]
 2207              	.LBE263:
 2208              	.LBE262:
 564:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 2209              		.loc 1 564 0 discriminator 12
 2210 0d2e B2FA82F2 		clz	r2, r2
 2211 0d32 D2B2     		uxtb	r2, r2
 2212 0d34 42F04002 		orr	r2, r2, #64
 2213 0d38 D2B2     		uxtb	r2, r2
 2214 0d3a D2B2     		uxtb	r2, r2
 2215 0d3c 02F01F02 		and	r2, r2, #31
 2216 0d40 0121     		movs	r1, #1
 2217 0d42 01FA02F2 		lsl	r2, r1, r2
 2218 0d46 1340     		ands	r3, r3, r2
 2219 0d48 002B     		cmp	r3, #0
 2220 0d4a 7FF47CAF 		bne	.L164
 2221              	.L152:
 569:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 570:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 571:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 572:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 573:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Require to disable power clock if necessary */
 574:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if(pwrclkchanged == SET)
 2222              		.loc 1 574 0
 2223 0d4e 97F8FF31 		ldrb	r3, [r7, #511]	@ zero_extendqisi2
 2224 0d52 012B     		cmp	r3, #1
 2225 0d54 05D1     		bne	.L130
 575:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 576:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       __HAL_RCC_PWR_CLK_DISABLE();
 2226              		.loc 1 576 0
 2227 0d56 4E4A     		ldr	r2, .L215
 2228 0d58 4D4B     		ldr	r3, .L215
 2229 0d5a DB69     		ldr	r3, [r3, #28]
 2230 0d5c 23F08053 		bic	r3, r3, #268435456
 2231 0d60 D361     		str	r3, [r2, #28]
 2232              	.L130:
 2233              	.LBE246:
 577:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 578:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 579:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 580:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /*-------------------------------- PLL Configuration -----------------------*/
 581:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Check the parameters */
 582:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 583:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 2234              		.loc 1 583 0
 2235 0d62 3B1D     		adds	r3, r7, #4
 2236 0d64 1B68     		ldr	r3, [r3]
 2237 0d66 DB69     		ldr	r3, [r3, #28]
 2238 0d68 002B     		cmp	r3, #0
 2239 0d6a 00F01382 		beq	.L165
 584:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 585:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Check if the PLL is used as system clock or not */
ARM GAS  /tmp/cchVbToz.s 			page 62


 586:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 2240              		.loc 1 586 0
 2241 0d6e 484B     		ldr	r3, .L215
 2242 0d70 5B68     		ldr	r3, [r3, #4]
 2243 0d72 03F00C03 		and	r3, r3, #12
 2244 0d76 082B     		cmp	r3, #8
 2245 0d78 00F00882 		beq	.L166
 587:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     { 
 588:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 2246              		.loc 1 588 0
 2247 0d7c 3B1D     		adds	r3, r7, #4
 2248 0d7e 1B68     		ldr	r3, [r3]
 2249 0d80 DB69     		ldr	r3, [r3, #28]
 2250 0d82 022B     		cmp	r3, #2
 2251 0d84 40F05C81 		bne	.L167
 2252 0d88 07F18403 		add	r3, r7, #132
 2253 0d8c 4FF08072 		mov	r2, #16777216
 2254 0d90 1A60     		str	r2, [r3]
 2255              	.LBB264:
 2256              	.LBB265:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2257              		.loc 2 531 0
 2258 0d92 07F18403 		add	r3, r7, #132
 2259 0d96 1B68     		ldr	r3, [r3]
 2260              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2261 0d98 93FAA3F2 		rbit r2, r3
 2262              	@ 0 "" 2
 2263              		.thumb
 2264 0d9c 07F18003 		add	r3, r7, #128
 2265 0da0 1A60     		str	r2, [r3]
 2266              		.loc 2 544 0
 2267 0da2 07F18003 		add	r3, r7, #128
 2268 0da6 1B68     		ldr	r3, [r3]
 2269              	.LBE265:
 2270              	.LBE264:
 589:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 590:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Check the parameters */
 591:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 592:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
 593:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
 594:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
 595:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #endif
 596:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
 597:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Disable the main PLL. */
 598:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         __HAL_RCC_PLL_DISABLE();
 2271              		.loc 1 598 0
 2272 0da8 B3FA83F3 		clz	r3, r3
 2273 0dac 03F18453 		add	r3, r3, #276824064
 2274 0db0 03F58413 		add	r3, r3, #1081344
 2275 0db4 9B00     		lsls	r3, r3, #2
 2276 0db6 1A46     		mov	r2, r3
 2277 0db8 0023     		movs	r3, #0
 2278 0dba 1360     		str	r3, [r2]
 599:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 600:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Get Start Tick */
 601:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 2279              		.loc 1 601 0
ARM GAS  /tmp/cchVbToz.s 			page 63


 2280 0dbc FFF7FEFF 		bl	HAL_GetTick
 2281 0dc0 C7F8F801 		str	r0, [r7, #504]
 602:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 603:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Wait till PLL is disabled */
 604:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 2282              		.loc 1 604 0
 2283 0dc4 09E0     		b	.L169
 2284              	.L180:
 605:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 606:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 2285              		.loc 1 606 0
 2286 0dc6 FFF7FEFF 		bl	HAL_GetTick
 2287 0dca 0246     		mov	r2, r0
 2288 0dcc D7F8F831 		ldr	r3, [r7, #504]
 2289 0dd0 D31A     		subs	r3, r2, r3
 2290 0dd2 022B     		cmp	r3, #2
 2291 0dd4 01D9     		bls	.L169
 607:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 608:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****             return HAL_TIMEOUT;
 2292              		.loc 1 608 0
 2293 0dd6 0323     		movs	r3, #3
 2294 0dd8 DDE1     		b	.L15
 2295              	.L169:
 2296 0dda 07F17C03 		add	r3, r7, #124
 2297 0dde 4FF00072 		mov	r2, #33554432
 2298 0de2 1A60     		str	r2, [r3]
 2299              	.LBB266:
 2300              	.LBB267:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2301              		.loc 2 531 0
 2302 0de4 07F17C03 		add	r3, r7, #124
 2303 0de8 1B68     		ldr	r3, [r3]
 2304              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2305 0dea 93FAA3F2 		rbit r2, r3
 2306              	@ 0 "" 2
 2307              		.thumb
 2308 0dee 07F17803 		add	r3, r7, #120
 2309 0df2 1A60     		str	r2, [r3]
 2310              		.loc 2 544 0
 2311 0df4 07F17803 		add	r3, r7, #120
 2312 0df8 1B68     		ldr	r3, [r3]
 2313              	.LBE267:
 2314              	.LBE266:
 604:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 2315              		.loc 1 604 0
 2316 0dfa B3FA83F3 		clz	r3, r3
 2317 0dfe DBB2     		uxtb	r3, r3
 2318 0e00 43F02003 		orr	r3, r3, #32
 2319 0e04 DBB2     		uxtb	r3, r3
 2320 0e06 DBB2     		uxtb	r3, r3
 2321 0e08 5B09     		lsrs	r3, r3, #5
 2322 0e0a DBB2     		uxtb	r3, r3
 2323 0e0c 012B     		cmp	r3, #1
 2324 0e0e 02D1     		bne	.L171
 604:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 2325              		.loc 1 604 0 is_stmt 0 discriminator 1
 2326 0e10 1F4B     		ldr	r3, .L215
ARM GAS  /tmp/cchVbToz.s 			page 64


 2327 0e12 1B68     		ldr	r3, [r3]
 2328 0e14 40E0     		b	.L172
 2329              	.L171:
 2330 0e16 07F17403 		add	r3, r7, #116
 2331 0e1a 4FF00072 		mov	r2, #33554432
 2332 0e1e 1A60     		str	r2, [r3]
 2333              	.LBB268:
 2334              	.LBB269:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2335              		.loc 2 531 0 is_stmt 1 discriminator 2
 2336 0e20 07F17403 		add	r3, r7, #116
 2337 0e24 1B68     		ldr	r3, [r3]
 2338              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2339 0e26 93FAA3F2 		rbit r2, r3
 2340              	@ 0 "" 2
 2341              		.thumb
 2342 0e2a 07F17003 		add	r3, r7, #112
 2343 0e2e 1A60     		str	r2, [r3]
 2344              		.loc 2 544 0 discriminator 2
 2345 0e30 07F17003 		add	r3, r7, #112
 2346 0e34 1B68     		ldr	r3, [r3]
 2347              	.LBE269:
 2348              	.LBE268:
 604:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 2349              		.loc 1 604 0 discriminator 2
 2350 0e36 B3FA83F3 		clz	r3, r3
 2351 0e3a DBB2     		uxtb	r3, r3
 2352 0e3c 43F02003 		orr	r3, r3, #32
 2353 0e40 DBB2     		uxtb	r3, r3
 2354 0e42 DBB2     		uxtb	r3, r3
 2355 0e44 5B09     		lsrs	r3, r3, #5
 2356 0e46 DBB2     		uxtb	r3, r3
 2357 0e48 022B     		cmp	r3, #2
 2358 0e4a 02D1     		bne	.L174
 604:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 2359              		.loc 1 604 0 is_stmt 0 discriminator 4
 2360 0e4c 104B     		ldr	r3, .L215
 2361 0e4e 1B6A     		ldr	r3, [r3, #32]
 2362 0e50 22E0     		b	.L172
 2363              	.L174:
 2364 0e52 07F16C03 		add	r3, r7, #108
 2365 0e56 4FF00072 		mov	r2, #33554432
 2366 0e5a 1A60     		str	r2, [r3]
 2367              	.LBB270:
 2368              	.LBB271:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2369              		.loc 2 531 0 is_stmt 1 discriminator 5
 2370 0e5c 07F16C03 		add	r3, r7, #108
 2371 0e60 1B68     		ldr	r3, [r3]
 2372              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2373 0e62 93FAA3F2 		rbit r2, r3
 2374              	@ 0 "" 2
 2375              		.thumb
 2376 0e66 07F16803 		add	r3, r7, #104
 2377 0e6a 1A60     		str	r2, [r3]
 2378              		.loc 2 544 0 discriminator 5
 2379 0e6c 07F16803 		add	r3, r7, #104
ARM GAS  /tmp/cchVbToz.s 			page 65


 2380 0e70 1B68     		ldr	r3, [r3]
 2381              	.LBE271:
 2382              	.LBE270:
 604:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 2383              		.loc 1 604 0 discriminator 5
 2384 0e72 B3FA83F3 		clz	r3, r3
 2385 0e76 DBB2     		uxtb	r3, r3
 2386 0e78 43F02003 		orr	r3, r3, #32
 2387 0e7c DBB2     		uxtb	r3, r3
 2388 0e7e DBB2     		uxtb	r3, r3
 2389 0e80 5B09     		lsrs	r3, r3, #5
 2390 0e82 DBB2     		uxtb	r3, r3
 2391 0e84 042B     		cmp	r3, #4
 2392 0e86 05D1     		bne	.L177
 604:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 2393              		.loc 1 604 0 is_stmt 0 discriminator 7
 2394 0e88 014B     		ldr	r3, .L215
 2395 0e8a 5B68     		ldr	r3, [r3, #4]
 2396 0e8c 04E0     		b	.L172
 2397              	.L216:
 2398 0e8e 00BF     		.align	2
 2399              	.L215:
 2400 0e90 00100240 		.word	1073876992
 2401              	.L177:
 604:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 2402              		.loc 1 604 0 discriminator 8
 2403 0e94 BE4B     		ldr	r3, .L217
 2404 0e96 5B6A     		ldr	r3, [r3, #36]
 2405              	.L172:
 2406 0e98 07F16402 		add	r2, r7, #100
 2407 0e9c 4FF00071 		mov	r1, #33554432
 2408 0ea0 1160     		str	r1, [r2]
 2409              	.LBB272:
 2410              	.LBB273:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2411              		.loc 2 531 0 is_stmt 1 discriminator 12
 2412 0ea2 07F16402 		add	r2, r7, #100
 2413 0ea6 1268     		ldr	r2, [r2]
 2414              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2415 0ea8 92FAA2F1 		rbit r1, r2
 2416              	@ 0 "" 2
 2417              		.thumb
 2418 0eac 07F16002 		add	r2, r7, #96
 2419 0eb0 1160     		str	r1, [r2]
 2420              		.loc 2 544 0 discriminator 12
 2421 0eb2 07F16002 		add	r2, r7, #96
 2422 0eb6 1268     		ldr	r2, [r2]
 2423              	.LBE273:
 2424              	.LBE272:
 604:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 2425              		.loc 1 604 0 discriminator 12
 2426 0eb8 B2FA82F2 		clz	r2, r2
 2427 0ebc D2B2     		uxtb	r2, r2
 2428 0ebe 42F02002 		orr	r2, r2, #32
 2429 0ec2 D2B2     		uxtb	r2, r2
 2430 0ec4 D2B2     		uxtb	r2, r2
 2431 0ec6 02F01F02 		and	r2, r2, #31
ARM GAS  /tmp/cchVbToz.s 			page 66


 2432 0eca 0121     		movs	r1, #1
 2433 0ecc 01FA02F2 		lsl	r2, r1, r2
 2434 0ed0 1340     		ands	r3, r3, r2
 2435 0ed2 002B     		cmp	r3, #0
 2436 0ed4 7FF477AF 		bne	.L180
 609:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           }
 610:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 611:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 612:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
 613:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Configure the main PLL clock source, predivider and multiplication factor. */
 614:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 615:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****                              RCC_OscInitStruct->PLL.PREDIV,
 616:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****                              RCC_OscInitStruct->PLL.PLLMUL);
 617:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #else
 618:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Configure the main PLL clock source and multiplication factor. */
 619:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 2437              		.loc 1 619 0
 2438 0ed8 AD48     		ldr	r0, .L217
 2439 0eda AD4B     		ldr	r3, .L217
 2440 0edc 5B68     		ldr	r3, [r3, #4]
 2441 0ede 23F47412 		bic	r2, r3, #3997696
 2442 0ee2 3B1D     		adds	r3, r7, #4
 2443 0ee4 1B68     		ldr	r3, [r3]
 2444 0ee6 596A     		ldr	r1, [r3, #36]
 2445 0ee8 3B1D     		adds	r3, r7, #4
 2446 0eea 1B68     		ldr	r3, [r3]
 2447 0eec 1B6A     		ldr	r3, [r3, #32]
 2448 0eee 0B43     		orrs	r3, r3, r1
 2449 0ef0 1343     		orrs	r3, r3, r2
 2450 0ef2 4360     		str	r3, [r0, #4]
 2451 0ef4 07F15C03 		add	r3, r7, #92
 2452 0ef8 4FF08072 		mov	r2, #16777216
 2453 0efc 1A60     		str	r2, [r3]
 2454              	.LBB274:
 2455              	.LBB275:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2456              		.loc 2 531 0
 2457 0efe 07F15C03 		add	r3, r7, #92
 2458 0f02 1B68     		ldr	r3, [r3]
 2459              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2460 0f04 93FAA3F2 		rbit r2, r3
 2461              	@ 0 "" 2
 2462              		.thumb
 2463 0f08 07F15803 		add	r3, r7, #88
 2464 0f0c 1A60     		str	r2, [r3]
 2465              		.loc 2 544 0
 2466 0f0e 07F15803 		add	r3, r7, #88
 2467 0f12 1B68     		ldr	r3, [r3]
 2468              	.LBE275:
 2469              	.LBE274:
 620:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****                            RCC_OscInitStruct->PLL.PLLMUL);
 621:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
 622:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Enable the main PLL. */
 623:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         __HAL_RCC_PLL_ENABLE();
 2470              		.loc 1 623 0
 2471 0f14 B3FA83F3 		clz	r3, r3
 2472 0f18 03F18453 		add	r3, r3, #276824064
ARM GAS  /tmp/cchVbToz.s 			page 67


 2473 0f1c 03F58413 		add	r3, r3, #1081344
 2474 0f20 9B00     		lsls	r3, r3, #2
 2475 0f22 1A46     		mov	r2, r3
 2476 0f24 0123     		movs	r3, #1
 2477 0f26 1360     		str	r3, [r2]
 624:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 625:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Get Start Tick */
 626:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 2478              		.loc 1 626 0
 2479 0f28 FFF7FEFF 		bl	HAL_GetTick
 2480 0f2c C7F8F801 		str	r0, [r7, #504]
 627:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 628:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Wait till PLL is ready */
 629:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 2481              		.loc 1 629 0
 2482 0f30 09E0     		b	.L182
 2483              	.L193:
 630:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 631:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 2484              		.loc 1 631 0
 2485 0f32 FFF7FEFF 		bl	HAL_GetTick
 2486 0f36 0246     		mov	r2, r0
 2487 0f38 D7F8F831 		ldr	r3, [r7, #504]
 2488 0f3c D31A     		subs	r3, r2, r3
 2489 0f3e 022B     		cmp	r3, #2
 2490 0f40 01D9     		bls	.L182
 632:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 633:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****             return HAL_TIMEOUT;
 2491              		.loc 1 633 0
 2492 0f42 0323     		movs	r3, #3
 2493 0f44 27E1     		b	.L15
 2494              	.L182:
 2495 0f46 07F15403 		add	r3, r7, #84
 2496 0f4a 4FF00072 		mov	r2, #33554432
 2497 0f4e 1A60     		str	r2, [r3]
 2498              	.LBB276:
 2499              	.LBB277:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2500              		.loc 2 531 0
 2501 0f50 07F15403 		add	r3, r7, #84
 2502 0f54 1B68     		ldr	r3, [r3]
 2503              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2504 0f56 93FAA3F2 		rbit r2, r3
 2505              	@ 0 "" 2
 2506              		.thumb
 2507 0f5a 07F15003 		add	r3, r7, #80
 2508 0f5e 1A60     		str	r2, [r3]
 2509              		.loc 2 544 0
 2510 0f60 07F15003 		add	r3, r7, #80
 2511 0f64 1B68     		ldr	r3, [r3]
 2512              	.LBE277:
 2513              	.LBE276:
 629:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 2514              		.loc 1 629 0
 2515 0f66 B3FA83F3 		clz	r3, r3
 2516 0f6a DBB2     		uxtb	r3, r3
 2517 0f6c 43F02003 		orr	r3, r3, #32
ARM GAS  /tmp/cchVbToz.s 			page 68


 2518 0f70 DBB2     		uxtb	r3, r3
 2519 0f72 DBB2     		uxtb	r3, r3
 2520 0f74 5B09     		lsrs	r3, r3, #5
 2521 0f76 DBB2     		uxtb	r3, r3
 2522 0f78 012B     		cmp	r3, #1
 2523 0f7a 02D1     		bne	.L184
 629:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 2524              		.loc 1 629 0 is_stmt 0 discriminator 1
 2525 0f7c 844B     		ldr	r3, .L217
 2526 0f7e 1B68     		ldr	r3, [r3]
 2527 0f80 3DE0     		b	.L185
 2528              	.L184:
 2529 0f82 07F14C03 		add	r3, r7, #76
 2530 0f86 4FF00072 		mov	r2, #33554432
 2531 0f8a 1A60     		str	r2, [r3]
 2532              	.LBB278:
 2533              	.LBB279:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2534              		.loc 2 531 0 is_stmt 1 discriminator 2
 2535 0f8c 07F14C03 		add	r3, r7, #76
 2536 0f90 1B68     		ldr	r3, [r3]
 2537              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2538 0f92 93FAA3F2 		rbit r2, r3
 2539              	@ 0 "" 2
 2540              		.thumb
 2541 0f96 07F14803 		add	r3, r7, #72
 2542 0f9a 1A60     		str	r2, [r3]
 2543              		.loc 2 544 0 discriminator 2
 2544 0f9c 07F14803 		add	r3, r7, #72
 2545 0fa0 1B68     		ldr	r3, [r3]
 2546              	.LBE279:
 2547              	.LBE278:
 629:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 2548              		.loc 1 629 0 discriminator 2
 2549 0fa2 B3FA83F3 		clz	r3, r3
 2550 0fa6 DBB2     		uxtb	r3, r3
 2551 0fa8 43F02003 		orr	r3, r3, #32
 2552 0fac DBB2     		uxtb	r3, r3
 2553 0fae DBB2     		uxtb	r3, r3
 2554 0fb0 5B09     		lsrs	r3, r3, #5
 2555 0fb2 DBB2     		uxtb	r3, r3
 2556 0fb4 022B     		cmp	r3, #2
 2557 0fb6 02D1     		bne	.L187
 629:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 2558              		.loc 1 629 0 is_stmt 0 discriminator 4
 2559 0fb8 754B     		ldr	r3, .L217
 2560 0fba 1B6A     		ldr	r3, [r3, #32]
 2561 0fbc 1FE0     		b	.L185
 2562              	.L187:
 2563 0fbe 07F14403 		add	r3, r7, #68
 2564 0fc2 4FF00072 		mov	r2, #33554432
 2565 0fc6 1A60     		str	r2, [r3]
 2566              	.LBB280:
 2567              	.LBB281:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2568              		.loc 2 531 0 is_stmt 1 discriminator 5
 2569 0fc8 07F14403 		add	r3, r7, #68
ARM GAS  /tmp/cchVbToz.s 			page 69


 2570 0fcc 1B68     		ldr	r3, [r3]
 2571              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2572 0fce 93FAA3F2 		rbit r2, r3
 2573              	@ 0 "" 2
 2574              		.thumb
 2575 0fd2 07F14003 		add	r3, r7, #64
 2576 0fd6 1A60     		str	r2, [r3]
 2577              		.loc 2 544 0 discriminator 5
 2578 0fd8 07F14003 		add	r3, r7, #64
 2579 0fdc 1B68     		ldr	r3, [r3]
 2580              	.LBE281:
 2581              	.LBE280:
 629:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 2582              		.loc 1 629 0 discriminator 5
 2583 0fde B3FA83F3 		clz	r3, r3
 2584 0fe2 DBB2     		uxtb	r3, r3
 2585 0fe4 43F02003 		orr	r3, r3, #32
 2586 0fe8 DBB2     		uxtb	r3, r3
 2587 0fea DBB2     		uxtb	r3, r3
 2588 0fec 5B09     		lsrs	r3, r3, #5
 2589 0fee DBB2     		uxtb	r3, r3
 2590 0ff0 042B     		cmp	r3, #4
 2591 0ff2 02D1     		bne	.L190
 629:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 2592              		.loc 1 629 0 is_stmt 0 discriminator 7
 2593 0ff4 664B     		ldr	r3, .L217
 2594 0ff6 5B68     		ldr	r3, [r3, #4]
 2595 0ff8 01E0     		b	.L185
 2596              	.L190:
 629:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 2597              		.loc 1 629 0 discriminator 8
 2598 0ffa 654B     		ldr	r3, .L217
 2599 0ffc 5B6A     		ldr	r3, [r3, #36]
 2600              	.L185:
 2601 0ffe 07F13C02 		add	r2, r7, #60
 2602 1002 4FF00071 		mov	r1, #33554432
 2603 1006 1160     		str	r1, [r2]
 2604              	.LBB282:
 2605              	.LBB283:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2606              		.loc 2 531 0 is_stmt 1 discriminator 12
 2607 1008 07F13C02 		add	r2, r7, #60
 2608 100c 1268     		ldr	r2, [r2]
 2609              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2610 100e 92FAA2F1 		rbit r1, r2
 2611              	@ 0 "" 2
 2612              		.thumb
 2613 1012 07F13802 		add	r2, r7, #56
 2614 1016 1160     		str	r1, [r2]
 2615              		.loc 2 544 0 discriminator 12
 2616 1018 07F13802 		add	r2, r7, #56
 2617 101c 1268     		ldr	r2, [r2]
 2618              	.LBE283:
 2619              	.LBE282:
 629:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 2620              		.loc 1 629 0 discriminator 12
 2621 101e B2FA82F2 		clz	r2, r2
ARM GAS  /tmp/cchVbToz.s 			page 70


 2622 1022 D2B2     		uxtb	r2, r2
 2623 1024 42F02002 		orr	r2, r2, #32
 2624 1028 D2B2     		uxtb	r2, r2
 2625 102a D2B2     		uxtb	r2, r2
 2626 102c 02F01F02 		and	r2, r2, #31
 2627 1030 0121     		movs	r1, #1
 2628 1032 01FA02F2 		lsl	r2, r1, r2
 2629 1036 1340     		ands	r3, r3, r2
 2630 1038 002B     		cmp	r3, #0
 2631 103a 3FF47AAF 		beq	.L193
 2632 103e A9E0     		b	.L165
 2633              	.L167:
 2634 1040 07F13403 		add	r3, r7, #52
 2635 1044 4FF08072 		mov	r2, #16777216
 2636 1048 1A60     		str	r2, [r3]
 2637              	.LBB284:
 2638              	.LBB285:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2639              		.loc 2 531 0
 2640 104a 07F13403 		add	r3, r7, #52
 2641 104e 1B68     		ldr	r3, [r3]
 2642              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2643 1050 93FAA3F2 		rbit r2, r3
 2644              	@ 0 "" 2
 2645              		.thumb
 2646 1054 07F13003 		add	r3, r7, #48
 2647 1058 1A60     		str	r2, [r3]
 2648              		.loc 2 544 0
 2649 105a 07F13003 		add	r3, r7, #48
 2650 105e 1B68     		ldr	r3, [r3]
 2651              	.LBE285:
 2652              	.LBE284:
 634:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           }
 635:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 636:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 637:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       else
 638:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 639:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Disable the main PLL. */
 640:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         __HAL_RCC_PLL_DISABLE();
 2653              		.loc 1 640 0
 2654 1060 B3FA83F3 		clz	r3, r3
 2655 1064 03F18453 		add	r3, r3, #276824064
 2656 1068 03F58413 		add	r3, r3, #1081344
 2657 106c 9B00     		lsls	r3, r3, #2
 2658 106e 1A46     		mov	r2, r3
 2659 1070 0023     		movs	r3, #0
 2660 1072 1360     		str	r3, [r2]
 641:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****  
 642:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Get Start Tick */
 643:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 2661              		.loc 1 643 0
 2662 1074 FFF7FEFF 		bl	HAL_GetTick
 2663 1078 C7F8F801 		str	r0, [r7, #504]
 644:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 645:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Wait till PLL is disabled */  
 646:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 2664              		.loc 1 646 0
ARM GAS  /tmp/cchVbToz.s 			page 71


 2665 107c 09E0     		b	.L195
 2666              	.L206:
 647:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 648:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 2667              		.loc 1 648 0
 2668 107e FFF7FEFF 		bl	HAL_GetTick
 2669 1082 0246     		mov	r2, r0
 2670 1084 D7F8F831 		ldr	r3, [r7, #504]
 2671 1088 D31A     		subs	r3, r2, r3
 2672 108a 022B     		cmp	r3, #2
 2673 108c 01D9     		bls	.L195
 649:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 650:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****             return HAL_TIMEOUT;
 2674              		.loc 1 650 0
 2675 108e 0323     		movs	r3, #3
 2676 1090 81E0     		b	.L15
 2677              	.L195:
 2678 1092 07F12C03 		add	r3, r7, #44
 2679 1096 4FF00072 		mov	r2, #33554432
 2680 109a 1A60     		str	r2, [r3]
 2681              	.LBB286:
 2682              	.LBB287:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2683              		.loc 2 531 0
 2684 109c 07F12C03 		add	r3, r7, #44
 2685 10a0 1B68     		ldr	r3, [r3]
 2686              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2687 10a2 93FAA3F2 		rbit r2, r3
 2688              	@ 0 "" 2
 2689              		.thumb
 2690 10a6 07F12803 		add	r3, r7, #40
 2691 10aa 1A60     		str	r2, [r3]
 2692              		.loc 2 544 0
 2693 10ac 07F12803 		add	r3, r7, #40
 2694 10b0 1B68     		ldr	r3, [r3]
 2695              	.LBE287:
 2696              	.LBE286:
 646:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 2697              		.loc 1 646 0
 2698 10b2 B3FA83F3 		clz	r3, r3
 2699 10b6 DBB2     		uxtb	r3, r3
 2700 10b8 43F02003 		orr	r3, r3, #32
 2701 10bc DBB2     		uxtb	r3, r3
 2702 10be DBB2     		uxtb	r3, r3
 2703 10c0 5B09     		lsrs	r3, r3, #5
 2704 10c2 DBB2     		uxtb	r3, r3
 2705 10c4 012B     		cmp	r3, #1
 2706 10c6 02D1     		bne	.L197
 646:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 2707              		.loc 1 646 0 is_stmt 0 discriminator 1
 2708 10c8 314B     		ldr	r3, .L217
 2709 10ca 1B68     		ldr	r3, [r3]
 2710 10cc 3DE0     		b	.L198
 2711              	.L197:
 2712 10ce 07F12403 		add	r3, r7, #36
 2713 10d2 4FF00072 		mov	r2, #33554432
 2714 10d6 1A60     		str	r2, [r3]
ARM GAS  /tmp/cchVbToz.s 			page 72


 2715              	.LBB288:
 2716              	.LBB289:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2717              		.loc 2 531 0 is_stmt 1 discriminator 2
 2718 10d8 07F12403 		add	r3, r7, #36
 2719 10dc 1B68     		ldr	r3, [r3]
 2720              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2721 10de 93FAA3F2 		rbit r2, r3
 2722              	@ 0 "" 2
 2723              		.thumb
 2724 10e2 07F12003 		add	r3, r7, #32
 2725 10e6 1A60     		str	r2, [r3]
 2726              		.loc 2 544 0 discriminator 2
 2727 10e8 07F12003 		add	r3, r7, #32
 2728 10ec 1B68     		ldr	r3, [r3]
 2729              	.LBE289:
 2730              	.LBE288:
 646:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 2731              		.loc 1 646 0 discriminator 2
 2732 10ee B3FA83F3 		clz	r3, r3
 2733 10f2 DBB2     		uxtb	r3, r3
 2734 10f4 43F02003 		orr	r3, r3, #32
 2735 10f8 DBB2     		uxtb	r3, r3
 2736 10fa DBB2     		uxtb	r3, r3
 2737 10fc 5B09     		lsrs	r3, r3, #5
 2738 10fe DBB2     		uxtb	r3, r3
 2739 1100 022B     		cmp	r3, #2
 2740 1102 02D1     		bne	.L200
 646:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 2741              		.loc 1 646 0 is_stmt 0 discriminator 4
 2742 1104 224B     		ldr	r3, .L217
 2743 1106 1B6A     		ldr	r3, [r3, #32]
 2744 1108 1FE0     		b	.L198
 2745              	.L200:
 2746 110a 07F11C03 		add	r3, r7, #28
 2747 110e 4FF00072 		mov	r2, #33554432
 2748 1112 1A60     		str	r2, [r3]
 2749              	.LBB290:
 2750              	.LBB291:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2751              		.loc 2 531 0 is_stmt 1 discriminator 5
 2752 1114 07F11C03 		add	r3, r7, #28
 2753 1118 1B68     		ldr	r3, [r3]
 2754              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2755 111a 93FAA3F2 		rbit r2, r3
 2756              	@ 0 "" 2
 2757              		.thumb
 2758 111e 07F11803 		add	r3, r7, #24
 2759 1122 1A60     		str	r2, [r3]
 2760              		.loc 2 544 0 discriminator 5
 2761 1124 07F11803 		add	r3, r7, #24
 2762 1128 1B68     		ldr	r3, [r3]
 2763              	.LBE291:
 2764              	.LBE290:
 646:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 2765              		.loc 1 646 0 discriminator 5
 2766 112a B3FA83F3 		clz	r3, r3
ARM GAS  /tmp/cchVbToz.s 			page 73


 2767 112e DBB2     		uxtb	r3, r3
 2768 1130 43F02003 		orr	r3, r3, #32
 2769 1134 DBB2     		uxtb	r3, r3
 2770 1136 DBB2     		uxtb	r3, r3
 2771 1138 5B09     		lsrs	r3, r3, #5
 2772 113a DBB2     		uxtb	r3, r3
 2773 113c 042B     		cmp	r3, #4
 2774 113e 02D1     		bne	.L203
 646:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 2775              		.loc 1 646 0 is_stmt 0 discriminator 7
 2776 1140 134B     		ldr	r3, .L217
 2777 1142 5B68     		ldr	r3, [r3, #4]
 2778 1144 01E0     		b	.L198
 2779              	.L203:
 646:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 2780              		.loc 1 646 0 discriminator 8
 2781 1146 124B     		ldr	r3, .L217
 2782 1148 5B6A     		ldr	r3, [r3, #36]
 2783              	.L198:
 2784 114a 07F11402 		add	r2, r7, #20
 2785 114e 4FF00071 		mov	r1, #33554432
 2786 1152 1160     		str	r1, [r2]
 2787              	.LBB292:
 2788              	.LBB293:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2789              		.loc 2 531 0 is_stmt 1 discriminator 12
 2790 1154 07F11402 		add	r2, r7, #20
 2791 1158 1268     		ldr	r2, [r2]
 2792              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2793 115a 92FAA2F1 		rbit r1, r2
 2794              	@ 0 "" 2
 2795              		.thumb
 2796 115e 07F11002 		add	r2, r7, #16
 2797 1162 1160     		str	r1, [r2]
 2798              		.loc 2 544 0 discriminator 12
 2799 1164 07F11002 		add	r2, r7, #16
 2800 1168 1268     		ldr	r2, [r2]
 2801              	.LBE293:
 2802              	.LBE292:
 646:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 2803              		.loc 1 646 0 discriminator 12
 2804 116a B2FA82F2 		clz	r2, r2
 2805 116e D2B2     		uxtb	r2, r2
 2806 1170 42F02002 		orr	r2, r2, #32
 2807 1174 D2B2     		uxtb	r2, r2
 2808 1176 D2B2     		uxtb	r2, r2
 2809 1178 02F01F02 		and	r2, r2, #31
 2810 117c 0121     		movs	r1, #1
 2811 117e 01FA02F2 		lsl	r2, r1, r2
 2812 1182 1340     		ands	r3, r3, r2
 2813 1184 002B     		cmp	r3, #0
 2814 1186 7FF47AAF 		bne	.L206
 2815 118a 03E0     		b	.L165
 2816              	.L166:
 651:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           }
 652:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 653:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
ARM GAS  /tmp/cchVbToz.s 			page 74


 654:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 655:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     else
 656:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 657:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       return HAL_ERROR;
 2817              		.loc 1 657 0
 2818 118c 0123     		movs	r3, #1
 2819 118e 02E0     		b	.L15
 2820              	.L218:
 2821              		.align	2
 2822              	.L217:
 2823 1190 00100240 		.word	1073876992
 2824              	.L165:
 658:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 659:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 660:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
 661:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   return HAL_OK;
 2825              		.loc 1 661 0
 2826 1194 0023     		movs	r3, #0
 2827              	.L15:
 662:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 2828              		.loc 1 662 0
 2829 1196 1846     		mov	r0, r3
 2830 1198 07F50077 		add	r7, r7, #512
 2831              	.LCFI8:
 2832              		.cfi_def_cfa_offset 8
 2833 119c BD46     		mov	sp, r7
 2834              	.LCFI9:
 2835              		.cfi_def_cfa_register 13
 2836              		@ sp needed
 2837 119e 80BD     		pop	{r7, pc}
 2838              		.cfi_endproc
 2839              	.LFE124:
 2841              		.section	.text.HAL_RCC_ClockConfig,"ax",%progbits
 2842              		.align	2
 2843              		.global	HAL_RCC_ClockConfig
 2844              		.thumb
 2845              		.thumb_func
 2847              	HAL_RCC_ClockConfig:
 2848              	.LFB125:
 663:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 664:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
 665:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Initializes the CPU, AHB and APB buses clocks according to the specified 
 666:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         parameters in the RCC_ClkInitStruct.
 667:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @param  RCC_ClkInitStruct pointer to an RCC_OscInitTypeDef structure that
 668:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         contains the configuration information for the RCC peripheral.
 669:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @param  FLatency FLASH Latency                   
 670:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *          The value of this parameter depend on device used within the same series
 671:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
 672:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         and updated by @ref HAL_RCC_GetHCLKFreq() function called within this function
 673:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *
 674:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   The HSI is used (enabled by hardware) as system clock source after
 675:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         start-up from Reset, wake-up from STOP and STANDBY mode, or in case
 676:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         of failure of the HSE used directly or indirectly as system clock
 677:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         (if the Clock Security System CSS is enabled).
 678:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *           
 679:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   A switch from one clock source to another occurs only if the target
 680:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         clock source is ready (clock stable after start-up delay or PLL locked). 
ARM GAS  /tmp/cchVbToz.s 			page 75


 681:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         If a clock source which is not yet ready is selected, the switch will
 682:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         occur when the clock source will be ready. 
 683:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
 684:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         currently used as system clock source.
 685:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval HAL status
 686:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 687:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
 688:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
 2849              		.loc 1 688 0
 2850              		.cfi_startproc
 2851              		@ args = 0, pretend = 0, frame = 120
 2852              		@ frame_needed = 1, uses_anonymous_args = 0
 2853 0000 80B5     		push	{r7, lr}
 2854              	.LCFI10:
 2855              		.cfi_def_cfa_offset 8
 2856              		.cfi_offset 7, -8
 2857              		.cfi_offset 14, -4
 2858 0002 9EB0     		sub	sp, sp, #120
 2859              	.LCFI11:
 2860              		.cfi_def_cfa_offset 128
 2861 0004 00AF     		add	r7, sp, #0
 2862              	.LCFI12:
 2863              		.cfi_def_cfa_register 7
 2864 0006 7860     		str	r0, [r7, #4]
 2865 0008 3960     		str	r1, [r7]
 689:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   uint32_t tickstart = 0U;
 2866              		.loc 1 689 0
 2867 000a 0023     		movs	r3, #0
 2868 000c 7B67     		str	r3, [r7, #116]
 690:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 691:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Check Null pointer */
 692:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(RCC_ClkInitStruct == NULL)
 2869              		.loc 1 692 0
 2870 000e 7B68     		ldr	r3, [r7, #4]
 2871 0010 002B     		cmp	r3, #0
 2872 0012 01D1     		bne	.L220
 693:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 694:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     return HAL_ERROR;
 2873              		.loc 1 694 0
 2874 0014 0123     		movs	r3, #1
 2875 0016 C1E1     		b	.L221
 2876              	.L220:
 695:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 696:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 697:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Check the parameters */
 698:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 699:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   assert_param(IS_FLASH_LATENCY(FLatency));
 700:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 701:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
 702:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   must be correctly programmed according to the frequency of the CPU clock 
 703:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     (HCLK) of the device. */
 704:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 705:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Increasing the number of wait states because of higher CPU frequency */
 706:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(FLatency > __HAL_FLASH_GET_LATENCY())
 2877              		.loc 1 706 0
 2878 0018 A44B     		ldr	r3, .L264
 2879 001a 1B68     		ldr	r3, [r3]
ARM GAS  /tmp/cchVbToz.s 			page 76


 2880 001c 03F00702 		and	r2, r3, #7
 2881 0020 3B68     		ldr	r3, [r7]
 2882 0022 9A42     		cmp	r2, r3
 2883 0024 10D2     		bcs	.L222
 707:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {    
 708:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
 709:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     __HAL_FLASH_SET_LATENCY(FLatency);
 2884              		.loc 1 709 0
 2885 0026 A149     		ldr	r1, .L264
 2886 0028 A04B     		ldr	r3, .L264
 2887 002a 1B68     		ldr	r3, [r3]
 2888 002c 23F00702 		bic	r2, r3, #7
 2889 0030 3B68     		ldr	r3, [r7]
 2890 0032 1343     		orrs	r3, r3, r2
 2891 0034 0B60     		str	r3, [r1]
 710:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
 711:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Check that the new number of wait states is taken into account to access the Flash
 712:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     memory by reading the FLASH_ACR register */
 713:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if(__HAL_FLASH_GET_LATENCY() != FLatency)
 2892              		.loc 1 713 0
 2893 0036 9D4B     		ldr	r3, .L264
 2894 0038 1B68     		ldr	r3, [r3]
 2895 003a 03F00702 		and	r2, r3, #7
 2896 003e 3B68     		ldr	r3, [r7]
 2897 0040 9A42     		cmp	r2, r3
 2898 0042 01D0     		beq	.L222
 714:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 715:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       return HAL_ERROR;
 2899              		.loc 1 715 0
 2900 0044 0123     		movs	r3, #1
 2901 0046 A9E1     		b	.L221
 2902              	.L222:
 716:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 717:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 718:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 719:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /*-------------------------- HCLK Configuration --------------------------*/
 720:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 2903              		.loc 1 720 0
 2904 0048 7B68     		ldr	r3, [r7, #4]
 2905 004a 1B68     		ldr	r3, [r3]
 2906 004c 03F00203 		and	r3, r3, #2
 2907 0050 002B     		cmp	r3, #0
 2908 0052 08D0     		beq	.L223
 721:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 722:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 723:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 2909              		.loc 1 723 0
 2910 0054 9649     		ldr	r1, .L264+4
 2911 0056 964B     		ldr	r3, .L264+4
 2912 0058 5B68     		ldr	r3, [r3, #4]
 2913 005a 23F0F002 		bic	r2, r3, #240
 2914 005e 7B68     		ldr	r3, [r7, #4]
 2915 0060 9B68     		ldr	r3, [r3, #8]
 2916 0062 1343     		orrs	r3, r3, r2
 2917 0064 4B60     		str	r3, [r1, #4]
 2918              	.L223:
 724:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
ARM GAS  /tmp/cchVbToz.s 			page 77


 725:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 726:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /*------------------------- SYSCLK Configuration ---------------------------*/ 
 727:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 2919              		.loc 1 727 0
 2920 0066 7B68     		ldr	r3, [r7, #4]
 2921 0068 1B68     		ldr	r3, [r3]
 2922 006a 03F00103 		and	r3, r3, #1
 2923 006e 002B     		cmp	r3, #0
 2924 0070 00F04181 		beq	.L224
 728:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {    
 729:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 730:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
 731:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* HSE is selected as System Clock Source */
 732:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 2925              		.loc 1 732 0
 2926 0074 7B68     		ldr	r3, [r7, #4]
 2927 0076 5B68     		ldr	r3, [r3, #4]
 2928 0078 012B     		cmp	r3, #1
 2929 007a 5DD1     		bne	.L225
 2930 007c 4FF40033 		mov	r3, #131072
 2931 0080 3B67     		str	r3, [r7, #112]
 2932              	.LBB294:
 2933              	.LBB295:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2934              		.loc 2 531 0
 2935 0082 3B6F     		ldr	r3, [r7, #112]
 2936              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2937 0084 93FAA3F3 		rbit r3, r3
 2938              	@ 0 "" 2
 2939              		.thumb
 2940 0088 FB66     		str	r3, [r7, #108]
 2941              		.loc 2 544 0
 2942 008a FB6E     		ldr	r3, [r7, #108]
 2943              	.LBE295:
 2944              	.LBE294:
 733:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 734:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Check the HSE ready flag */  
 735:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 2945              		.loc 1 735 0
 2946 008c B3FA83F3 		clz	r3, r3
 2947 0090 DBB2     		uxtb	r3, r3
 2948 0092 43F02003 		orr	r3, r3, #32
 2949 0096 DBB2     		uxtb	r3, r3
 2950 0098 DBB2     		uxtb	r3, r3
 2951 009a 5B09     		lsrs	r3, r3, #5
 2952 009c DBB2     		uxtb	r3, r3
 2953 009e 012B     		cmp	r3, #1
 2954 00a0 02D1     		bne	.L227
 2955              		.loc 1 735 0 is_stmt 0 discriminator 1
 2956 00a2 834B     		ldr	r3, .L264+4
 2957 00a4 1B68     		ldr	r3, [r3]
 2958 00a6 2DE0     		b	.L228
 2959              	.L227:
 2960 00a8 4FF40033 		mov	r3, #131072
 2961 00ac BB66     		str	r3, [r7, #104]
 2962              	.LBB296:
 2963              	.LBB297:
ARM GAS  /tmp/cchVbToz.s 			page 78


 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2964              		.loc 2 531 0 is_stmt 1 discriminator 2
 2965 00ae BB6E     		ldr	r3, [r7, #104]
 2966              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2967 00b0 93FAA3F3 		rbit r3, r3
 2968              	@ 0 "" 2
 2969              		.thumb
 2970 00b4 7B66     		str	r3, [r7, #100]
 2971              		.loc 2 544 0 discriminator 2
 2972 00b6 7B6E     		ldr	r3, [r7, #100]
 2973              	.LBE297:
 2974              	.LBE296:
 2975              		.loc 1 735 0 discriminator 2
 2976 00b8 B3FA83F3 		clz	r3, r3
 2977 00bc DBB2     		uxtb	r3, r3
 2978 00be 43F02003 		orr	r3, r3, #32
 2979 00c2 DBB2     		uxtb	r3, r3
 2980 00c4 DBB2     		uxtb	r3, r3
 2981 00c6 5B09     		lsrs	r3, r3, #5
 2982 00c8 DBB2     		uxtb	r3, r3
 2983 00ca 022B     		cmp	r3, #2
 2984 00cc 02D1     		bne	.L230
 2985              		.loc 1 735 0 is_stmt 0 discriminator 4
 2986 00ce 784B     		ldr	r3, .L264+4
 2987 00d0 1B6A     		ldr	r3, [r3, #32]
 2988 00d2 17E0     		b	.L228
 2989              	.L230:
 2990 00d4 4FF40033 		mov	r3, #131072
 2991 00d8 3B66     		str	r3, [r7, #96]
 2992              	.LBB298:
 2993              	.LBB299:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2994              		.loc 2 531 0 is_stmt 1 discriminator 5
 2995 00da 3B6E     		ldr	r3, [r7, #96]
 2996              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2997 00dc 93FAA3F3 		rbit r3, r3
 2998              	@ 0 "" 2
 2999              		.thumb
 3000 00e0 FB65     		str	r3, [r7, #92]
 3001              		.loc 2 544 0 discriminator 5
 3002 00e2 FB6D     		ldr	r3, [r7, #92]
 3003              	.LBE299:
 3004              	.LBE298:
 3005              		.loc 1 735 0 discriminator 5
 3006 00e4 B3FA83F3 		clz	r3, r3
 3007 00e8 DBB2     		uxtb	r3, r3
 3008 00ea 43F02003 		orr	r3, r3, #32
 3009 00ee DBB2     		uxtb	r3, r3
 3010 00f0 DBB2     		uxtb	r3, r3
 3011 00f2 5B09     		lsrs	r3, r3, #5
 3012 00f4 DBB2     		uxtb	r3, r3
 3013 00f6 042B     		cmp	r3, #4
 3014 00f8 02D1     		bne	.L233
 3015              		.loc 1 735 0 is_stmt 0 discriminator 7
 3016 00fa 6D4B     		ldr	r3, .L264+4
 3017 00fc 5B68     		ldr	r3, [r3, #4]
 3018 00fe 01E0     		b	.L228
ARM GAS  /tmp/cchVbToz.s 			page 79


 3019              	.L233:
 3020              		.loc 1 735 0 discriminator 8
 3021 0100 6B4B     		ldr	r3, .L264+4
 3022 0102 5B6A     		ldr	r3, [r3, #36]
 3023              	.L228:
 3024 0104 4FF40032 		mov	r2, #131072
 3025 0108 BA65     		str	r2, [r7, #88]
 3026              	.LBB300:
 3027              	.LBB301:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 3028              		.loc 2 531 0 is_stmt 1 discriminator 12
 3029 010a BA6D     		ldr	r2, [r7, #88]
 3030              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 3031 010c 92FAA2F2 		rbit r2, r2
 3032              	@ 0 "" 2
 3033              		.thumb
 3034 0110 7A65     		str	r2, [r7, #84]
 3035              		.loc 2 544 0 discriminator 12
 3036 0112 7A6D     		ldr	r2, [r7, #84]
 3037              	.LBE301:
 3038              	.LBE300:
 3039              		.loc 1 735 0 discriminator 12
 3040 0114 B2FA82F2 		clz	r2, r2
 3041 0118 D2B2     		uxtb	r2, r2
 3042 011a 42F02002 		orr	r2, r2, #32
 3043 011e D2B2     		uxtb	r2, r2
 3044 0120 D2B2     		uxtb	r2, r2
 3045 0122 02F01F02 		and	r2, r2, #31
 3046 0126 0121     		movs	r1, #1
 3047 0128 01FA02F2 		lsl	r2, r1, r2
 3048 012c 1340     		ands	r3, r3, r2
 3049 012e 002B     		cmp	r3, #0
 3050 0130 40F0C080 		bne	.L236
 736:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 737:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         return HAL_ERROR;
 3051              		.loc 1 737 0
 3052 0134 0123     		movs	r3, #1
 3053 0136 31E1     		b	.L221
 3054              	.L225:
 738:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 739:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 740:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* PLL is selected as System Clock Source */
 741:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 3055              		.loc 1 741 0
 3056 0138 7B68     		ldr	r3, [r7, #4]
 3057 013a 5B68     		ldr	r3, [r3, #4]
 3058 013c 022B     		cmp	r3, #2
 3059 013e 5CD1     		bne	.L237
 3060 0140 4FF00073 		mov	r3, #33554432
 3061 0144 3B65     		str	r3, [r7, #80]
 3062              	.LBB302:
 3063              	.LBB303:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 3064              		.loc 2 531 0
 3065 0146 3B6D     		ldr	r3, [r7, #80]
 3066              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 3067 0148 93FAA3F3 		rbit r3, r3
ARM GAS  /tmp/cchVbToz.s 			page 80


 3068              	@ 0 "" 2
 3069              		.thumb
 3070 014c FB64     		str	r3, [r7, #76]
 3071              		.loc 2 544 0
 3072 014e FB6C     		ldr	r3, [r7, #76]
 3073              	.LBE303:
 3074              	.LBE302:
 742:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 743:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Check the PLL ready flag */  
 744:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 3075              		.loc 1 744 0
 3076 0150 B3FA83F3 		clz	r3, r3
 3077 0154 DBB2     		uxtb	r3, r3
 3078 0156 43F02003 		orr	r3, r3, #32
 3079 015a DBB2     		uxtb	r3, r3
 3080 015c DBB2     		uxtb	r3, r3
 3081 015e 5B09     		lsrs	r3, r3, #5
 3082 0160 DBB2     		uxtb	r3, r3
 3083 0162 012B     		cmp	r3, #1
 3084 0164 02D1     		bne	.L239
 3085              		.loc 1 744 0 is_stmt 0 discriminator 1
 3086 0166 524B     		ldr	r3, .L264+4
 3087 0168 1B68     		ldr	r3, [r3]
 3088 016a 2DE0     		b	.L240
 3089              	.L239:
 3090 016c 4FF00073 		mov	r3, #33554432
 3091 0170 BB64     		str	r3, [r7, #72]
 3092              	.LBB304:
 3093              	.LBB305:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 3094              		.loc 2 531 0 is_stmt 1 discriminator 2
 3095 0172 BB6C     		ldr	r3, [r7, #72]
 3096              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 3097 0174 93FAA3F3 		rbit r3, r3
 3098              	@ 0 "" 2
 3099              		.thumb
 3100 0178 7B64     		str	r3, [r7, #68]
 3101              		.loc 2 544 0 discriminator 2
 3102 017a 7B6C     		ldr	r3, [r7, #68]
 3103              	.LBE305:
 3104              	.LBE304:
 3105              		.loc 1 744 0 discriminator 2
 3106 017c B3FA83F3 		clz	r3, r3
 3107 0180 DBB2     		uxtb	r3, r3
 3108 0182 43F02003 		orr	r3, r3, #32
 3109 0186 DBB2     		uxtb	r3, r3
 3110 0188 DBB2     		uxtb	r3, r3
 3111 018a 5B09     		lsrs	r3, r3, #5
 3112 018c DBB2     		uxtb	r3, r3
 3113 018e 022B     		cmp	r3, #2
 3114 0190 02D1     		bne	.L242
 3115              		.loc 1 744 0 is_stmt 0 discriminator 4
 3116 0192 474B     		ldr	r3, .L264+4
 3117 0194 1B6A     		ldr	r3, [r3, #32]
 3118 0196 17E0     		b	.L240
 3119              	.L242:
 3120 0198 4FF00073 		mov	r3, #33554432
ARM GAS  /tmp/cchVbToz.s 			page 81


 3121 019c 3B64     		str	r3, [r7, #64]
 3122              	.LBB306:
 3123              	.LBB307:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 3124              		.loc 2 531 0 is_stmt 1 discriminator 5
 3125 019e 3B6C     		ldr	r3, [r7, #64]
 3126              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 3127 01a0 93FAA3F3 		rbit r3, r3
 3128              	@ 0 "" 2
 3129              		.thumb
 3130 01a4 FB63     		str	r3, [r7, #60]
 3131              		.loc 2 544 0 discriminator 5
 3132 01a6 FB6B     		ldr	r3, [r7, #60]
 3133              	.LBE307:
 3134              	.LBE306:
 3135              		.loc 1 744 0 discriminator 5
 3136 01a8 B3FA83F3 		clz	r3, r3
 3137 01ac DBB2     		uxtb	r3, r3
 3138 01ae 43F02003 		orr	r3, r3, #32
 3139 01b2 DBB2     		uxtb	r3, r3
 3140 01b4 DBB2     		uxtb	r3, r3
 3141 01b6 5B09     		lsrs	r3, r3, #5
 3142 01b8 DBB2     		uxtb	r3, r3
 3143 01ba 042B     		cmp	r3, #4
 3144 01bc 02D1     		bne	.L245
 3145              		.loc 1 744 0 is_stmt 0 discriminator 7
 3146 01be 3C4B     		ldr	r3, .L264+4
 3147 01c0 5B68     		ldr	r3, [r3, #4]
 3148 01c2 01E0     		b	.L240
 3149              	.L245:
 3150              		.loc 1 744 0 discriminator 8
 3151 01c4 3A4B     		ldr	r3, .L264+4
 3152 01c6 5B6A     		ldr	r3, [r3, #36]
 3153              	.L240:
 3154 01c8 4FF00072 		mov	r2, #33554432
 3155 01cc BA63     		str	r2, [r7, #56]
 3156              	.LBB308:
 3157              	.LBB309:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 3158              		.loc 2 531 0 is_stmt 1 discriminator 12
 3159 01ce BA6B     		ldr	r2, [r7, #56]
 3160              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 3161 01d0 92FAA2F2 		rbit r2, r2
 3162              	@ 0 "" 2
 3163              		.thumb
 3164 01d4 7A63     		str	r2, [r7, #52]
 3165              		.loc 2 544 0 discriminator 12
 3166 01d6 7A6B     		ldr	r2, [r7, #52]
 3167              	.LBE309:
 3168              	.LBE308:
 3169              		.loc 1 744 0 discriminator 12
 3170 01d8 B2FA82F2 		clz	r2, r2
 3171 01dc D2B2     		uxtb	r2, r2
 3172 01de 42F02002 		orr	r2, r2, #32
 3173 01e2 D2B2     		uxtb	r2, r2
 3174 01e4 D2B2     		uxtb	r2, r2
 3175 01e6 02F01F02 		and	r2, r2, #31
ARM GAS  /tmp/cchVbToz.s 			page 82


 3176 01ea 0121     		movs	r1, #1
 3177 01ec 01FA02F2 		lsl	r2, r1, r2
 3178 01f0 1340     		ands	r3, r3, r2
 3179 01f2 002B     		cmp	r3, #0
 3180 01f4 5ED1     		bne	.L236
 745:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 746:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         return HAL_ERROR;
 3181              		.loc 1 746 0
 3182 01f6 0123     		movs	r3, #1
 3183 01f8 D0E0     		b	.L221
 3184              	.L237:
 3185 01fa 0223     		movs	r3, #2
 3186 01fc 3B63     		str	r3, [r7, #48]
 3187              	.LBB310:
 3188              	.LBB311:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 3189              		.loc 2 531 0
 3190 01fe 3B6B     		ldr	r3, [r7, #48]
 3191              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 3192 0200 93FAA3F3 		rbit r3, r3
 3193              	@ 0 "" 2
 3194              		.thumb
 3195 0204 FB62     		str	r3, [r7, #44]
 3196              		.loc 2 544 0
 3197 0206 FB6A     		ldr	r3, [r7, #44]
 3198              	.LBE311:
 3199              	.LBE310:
 747:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 748:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 749:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* HSI is selected as System Clock Source */
 750:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     else
 751:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 752:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Check the HSI ready flag */  
 753:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 3200              		.loc 1 753 0
 3201 0208 B3FA83F3 		clz	r3, r3
 3202 020c DBB2     		uxtb	r3, r3
 3203 020e 43F02003 		orr	r3, r3, #32
 3204 0212 DBB2     		uxtb	r3, r3
 3205 0214 DBB2     		uxtb	r3, r3
 3206 0216 5B09     		lsrs	r3, r3, #5
 3207 0218 DBB2     		uxtb	r3, r3
 3208 021a 012B     		cmp	r3, #1
 3209 021c 02D1     		bne	.L249
 3210              		.loc 1 753 0 is_stmt 0 discriminator 1
 3211 021e 244B     		ldr	r3, .L264+4
 3212 0220 1B68     		ldr	r3, [r3]
 3213 0222 2BE0     		b	.L250
 3214              	.L249:
 3215 0224 0223     		movs	r3, #2
 3216 0226 BB62     		str	r3, [r7, #40]
 3217              	.LBB312:
 3218              	.LBB313:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 3219              		.loc 2 531 0 is_stmt 1 discriminator 2
 3220 0228 BB6A     		ldr	r3, [r7, #40]
 3221              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
ARM GAS  /tmp/cchVbToz.s 			page 83


 3222 022a 93FAA3F3 		rbit r3, r3
 3223              	@ 0 "" 2
 3224              		.thumb
 3225 022e 7B62     		str	r3, [r7, #36]
 3226              		.loc 2 544 0 discriminator 2
 3227 0230 7B6A     		ldr	r3, [r7, #36]
 3228              	.LBE313:
 3229              	.LBE312:
 3230              		.loc 1 753 0 discriminator 2
 3231 0232 B3FA83F3 		clz	r3, r3
 3232 0236 DBB2     		uxtb	r3, r3
 3233 0238 43F02003 		orr	r3, r3, #32
 3234 023c DBB2     		uxtb	r3, r3
 3235 023e DBB2     		uxtb	r3, r3
 3236 0240 5B09     		lsrs	r3, r3, #5
 3237 0242 DBB2     		uxtb	r3, r3
 3238 0244 022B     		cmp	r3, #2
 3239 0246 02D1     		bne	.L252
 3240              		.loc 1 753 0 is_stmt 0 discriminator 4
 3241 0248 194B     		ldr	r3, .L264+4
 3242 024a 1B6A     		ldr	r3, [r3, #32]
 3243 024c 16E0     		b	.L250
 3244              	.L252:
 3245 024e 0223     		movs	r3, #2
 3246 0250 3B62     		str	r3, [r7, #32]
 3247              	.LBB314:
 3248              	.LBB315:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 3249              		.loc 2 531 0 is_stmt 1 discriminator 5
 3250 0252 3B6A     		ldr	r3, [r7, #32]
 3251              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 3252 0254 93FAA3F3 		rbit r3, r3
 3253              	@ 0 "" 2
 3254              		.thumb
 3255 0258 FB61     		str	r3, [r7, #28]
 3256              		.loc 2 544 0 discriminator 5
 3257 025a FB69     		ldr	r3, [r7, #28]
 3258              	.LBE315:
 3259              	.LBE314:
 3260              		.loc 1 753 0 discriminator 5
 3261 025c B3FA83F3 		clz	r3, r3
 3262 0260 DBB2     		uxtb	r3, r3
 3263 0262 43F02003 		orr	r3, r3, #32
 3264 0266 DBB2     		uxtb	r3, r3
 3265 0268 DBB2     		uxtb	r3, r3
 3266 026a 5B09     		lsrs	r3, r3, #5
 3267 026c DBB2     		uxtb	r3, r3
 3268 026e 042B     		cmp	r3, #4
 3269 0270 02D1     		bne	.L255
 3270              		.loc 1 753 0 is_stmt 0 discriminator 7
 3271 0272 0F4B     		ldr	r3, .L264+4
 3272 0274 5B68     		ldr	r3, [r3, #4]
 3273 0276 01E0     		b	.L250
 3274              	.L255:
 3275              		.loc 1 753 0 discriminator 8
 3276 0278 0D4B     		ldr	r3, .L264+4
 3277 027a 5B6A     		ldr	r3, [r3, #36]
ARM GAS  /tmp/cchVbToz.s 			page 84


 3278              	.L250:
 3279 027c 0222     		movs	r2, #2
 3280 027e BA61     		str	r2, [r7, #24]
 3281              	.LBB316:
 3282              	.LBB317:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 3283              		.loc 2 531 0 is_stmt 1 discriminator 12
 3284 0280 BA69     		ldr	r2, [r7, #24]
 3285              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 3286 0282 92FAA2F2 		rbit r2, r2
 3287              	@ 0 "" 2
 3288              		.thumb
 3289 0286 7A61     		str	r2, [r7, #20]
 3290              		.loc 2 544 0 discriminator 12
 3291 0288 7A69     		ldr	r2, [r7, #20]
 3292              	.LBE317:
 3293              	.LBE316:
 3294              		.loc 1 753 0 discriminator 12
 3295 028a B2FA82F2 		clz	r2, r2
 3296 028e D2B2     		uxtb	r2, r2
 3297 0290 42F02002 		orr	r2, r2, #32
 3298 0294 D2B2     		uxtb	r2, r2
 3299 0296 D2B2     		uxtb	r2, r2
 3300 0298 02F01F02 		and	r2, r2, #31
 3301 029c 0121     		movs	r1, #1
 3302 029e 01FA02F2 		lsl	r2, r1, r2
 3303 02a2 1340     		ands	r3, r3, r2
 3304 02a4 002B     		cmp	r3, #0
 3305 02a6 05D1     		bne	.L236
 754:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 755:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         return HAL_ERROR;
 3306              		.loc 1 755 0
 3307 02a8 0123     		movs	r3, #1
 3308 02aa 77E0     		b	.L221
 3309              	.L265:
 3310              		.align	2
 3311              	.L264:
 3312 02ac 00200240 		.word	1073881088
 3313 02b0 00100240 		.word	1073876992
 3314              	.L236:
 756:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 757:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 758:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 759:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 3315              		.loc 1 759 0
 3316 02b4 3B49     		ldr	r1, .L266
 3317 02b6 3B4B     		ldr	r3, .L266
 3318 02b8 5B68     		ldr	r3, [r3, #4]
 3319 02ba 23F00302 		bic	r2, r3, #3
 3320 02be 7B68     		ldr	r3, [r7, #4]
 3321 02c0 5B68     		ldr	r3, [r3, #4]
 3322 02c2 1343     		orrs	r3, r3, r2
 3323 02c4 4B60     		str	r3, [r1, #4]
 760:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 761:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Get Start Tick */
 762:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     tickstart = HAL_GetTick();
 3324              		.loc 1 762 0
ARM GAS  /tmp/cchVbToz.s 			page 85


 3325 02c6 FFF7FEFF 		bl	HAL_GetTick
 3326 02ca 7867     		str	r0, [r7, #116]
 763:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
 764:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 3327              		.loc 1 764 0
 3328 02cc 0AE0     		b	.L258
 3329              	.L259:
 765:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 766:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 3330              		.loc 1 766 0
 3331 02ce FFF7FEFF 		bl	HAL_GetTick
 3332 02d2 0246     		mov	r2, r0
 3333 02d4 7B6F     		ldr	r3, [r7, #116]
 3334 02d6 D31A     		subs	r3, r2, r3
 3335 02d8 41F28832 		movw	r2, #5000
 3336 02dc 9342     		cmp	r3, r2
 3337 02de 01D9     		bls	.L258
 767:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 768:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         return HAL_TIMEOUT;
 3338              		.loc 1 768 0
 3339 02e0 0323     		movs	r3, #3
 3340 02e2 5BE0     		b	.L221
 3341              	.L258:
 764:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 3342              		.loc 1 764 0
 3343 02e4 2F4B     		ldr	r3, .L266
 3344 02e6 5B68     		ldr	r3, [r3, #4]
 3345 02e8 03F00C02 		and	r2, r3, #12
 3346 02ec 7B68     		ldr	r3, [r7, #4]
 3347 02ee 5B68     		ldr	r3, [r3, #4]
 3348 02f0 9B00     		lsls	r3, r3, #2
 3349 02f2 9A42     		cmp	r2, r3
 3350 02f4 EBD1     		bne	.L259
 3351              	.L224:
 769:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 770:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 771:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 772:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Decreasing the number of wait states because of lower CPU frequency */
 773:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(FLatency < __HAL_FLASH_GET_LATENCY())
 3352              		.loc 1 773 0
 3353 02f6 2C4B     		ldr	r3, .L266+4
 3354 02f8 1B68     		ldr	r3, [r3]
 3355 02fa 03F00702 		and	r2, r3, #7
 3356 02fe 3B68     		ldr	r3, [r7]
 3357 0300 9A42     		cmp	r2, r3
 3358 0302 10D9     		bls	.L260
 774:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {    
 775:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
 776:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     __HAL_FLASH_SET_LATENCY(FLatency);
 3359              		.loc 1 776 0
 3360 0304 2849     		ldr	r1, .L266+4
 3361 0306 284B     		ldr	r3, .L266+4
 3362 0308 1B68     		ldr	r3, [r3]
 3363 030a 23F00702 		bic	r2, r3, #7
 3364 030e 3B68     		ldr	r3, [r7]
 3365 0310 1343     		orrs	r3, r3, r2
 3366 0312 0B60     		str	r3, [r1]
ARM GAS  /tmp/cchVbToz.s 			page 86


 777:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
 778:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Check that the new number of wait states is taken into account to access the Flash
 779:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     memory by reading the FLASH_ACR register */
 780:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if(__HAL_FLASH_GET_LATENCY() != FLatency)
 3367              		.loc 1 780 0
 3368 0314 244B     		ldr	r3, .L266+4
 3369 0316 1B68     		ldr	r3, [r3]
 3370 0318 03F00702 		and	r2, r3, #7
 3371 031c 3B68     		ldr	r3, [r7]
 3372 031e 9A42     		cmp	r2, r3
 3373 0320 01D0     		beq	.L260
 781:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 782:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       return HAL_ERROR;
 3374              		.loc 1 782 0
 3375 0322 0123     		movs	r3, #1
 3376 0324 3AE0     		b	.L221
 3377              	.L260:
 783:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 784:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }    
 785:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 786:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /*-------------------------- PCLK1 Configuration ---------------------------*/ 
 787:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 3378              		.loc 1 787 0
 3379 0326 7B68     		ldr	r3, [r7, #4]
 3380 0328 1B68     		ldr	r3, [r3]
 3381 032a 03F00403 		and	r3, r3, #4
 3382 032e 002B     		cmp	r3, #0
 3383 0330 08D0     		beq	.L261
 788:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 789:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 790:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 3384              		.loc 1 790 0
 3385 0332 1C49     		ldr	r1, .L266
 3386 0334 1B4B     		ldr	r3, .L266
 3387 0336 5B68     		ldr	r3, [r3, #4]
 3388 0338 23F4E062 		bic	r2, r3, #1792
 3389 033c 7B68     		ldr	r3, [r7, #4]
 3390 033e DB68     		ldr	r3, [r3, #12]
 3391 0340 1343     		orrs	r3, r3, r2
 3392 0342 4B60     		str	r3, [r1, #4]
 3393              	.L261:
 791:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 792:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
 793:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /*-------------------------- PCLK2 Configuration ---------------------------*/ 
 794:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 3394              		.loc 1 794 0
 3395 0344 7B68     		ldr	r3, [r7, #4]
 3396 0346 1B68     		ldr	r3, [r3]
 3397 0348 03F00803 		and	r3, r3, #8
 3398 034c 002B     		cmp	r3, #0
 3399 034e 09D0     		beq	.L262
 795:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 796:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
 797:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 3400              		.loc 1 797 0
 3401 0350 1449     		ldr	r1, .L266
 3402 0352 144B     		ldr	r3, .L266
ARM GAS  /tmp/cchVbToz.s 			page 87


 3403 0354 5B68     		ldr	r3, [r3, #4]
 3404 0356 23F46052 		bic	r2, r3, #14336
 3405 035a 7B68     		ldr	r3, [r7, #4]
 3406 035c 1B69     		ldr	r3, [r3, #16]
 3407 035e DB00     		lsls	r3, r3, #3
 3408 0360 1343     		orrs	r3, r3, r2
 3409 0362 4B60     		str	r3, [r1, #4]
 3410              	.L262:
 798:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 799:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****  
 800:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Update the SystemCoreClock global variable */
 801:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CF
 3411              		.loc 1 801 0
 3412 0364 FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 3413 0368 0146     		mov	r1, r0
 3414 036a 0E4B     		ldr	r3, .L266
 3415 036c 5B68     		ldr	r3, [r3, #4]
 3416 036e 03F0F002 		and	r2, r3, #240
 3417 0372 F023     		movs	r3, #240
 3418 0374 3B61     		str	r3, [r7, #16]
 3419              	.LBB318:
 3420              	.LBB319:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 3421              		.loc 2 531 0
 3422 0376 3B69     		ldr	r3, [r7, #16]
 3423              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 3424 0378 93FAA3F3 		rbit r3, r3
 3425              	@ 0 "" 2
 3426              		.thumb
 3427 037c FB60     		str	r3, [r7, #12]
 3428              		.loc 2 544 0
 3429 037e FB68     		ldr	r3, [r7, #12]
 3430              	.LBE319:
 3431              	.LBE318:
 3432              		.loc 1 801 0
 3433 0380 B3FA83F3 		clz	r3, r3
 3434 0384 22FA03F3 		lsr	r3, r2, r3
 3435 0388 084A     		ldr	r2, .L266+8
 3436 038a D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
 3437 038c 21FA03F3 		lsr	r3, r1, r3
 3438 0390 074A     		ldr	r2, .L266+12
 3439 0392 1360     		str	r3, [r2]
 802:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 803:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Configure the source of time base considering new system clocks settings*/
 804:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   HAL_InitTick (TICK_INT_PRIORITY);
 3440              		.loc 1 804 0
 3441 0394 0020     		movs	r0, #0
 3442 0396 FFF7FEFF 		bl	HAL_InitTick
 805:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
 806:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   return HAL_OK;
 3443              		.loc 1 806 0
 3444 039a 0023     		movs	r3, #0
 3445              	.L221:
 807:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 3446              		.loc 1 807 0
 3447 039c 1846     		mov	r0, r3
 3448 039e 7837     		adds	r7, r7, #120
ARM GAS  /tmp/cchVbToz.s 			page 88


 3449              	.LCFI13:
 3450              		.cfi_def_cfa_offset 8
 3451 03a0 BD46     		mov	sp, r7
 3452              	.LCFI14:
 3453              		.cfi_def_cfa_register 13
 3454              		@ sp needed
 3455 03a2 80BD     		pop	{r7, pc}
 3456              	.L267:
 3457              		.align	2
 3458              	.L266:
 3459 03a4 00100240 		.word	1073876992
 3460 03a8 00200240 		.word	1073881088
 3461 03ac 00000000 		.word	AHBPrescTable
 3462 03b0 00000000 		.word	SystemCoreClock
 3463              		.cfi_endproc
 3464              	.LFE125:
 3466              		.section	.text.HAL_RCC_MCOConfig,"ax",%progbits
 3467              		.align	2
 3468              		.global	HAL_RCC_MCOConfig
 3469              		.thumb
 3470              		.thumb_func
 3472              	HAL_RCC_MCOConfig:
 3473              	.LFB126:
 808:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 809:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
 810:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @}
 811:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 812:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 813:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /** @defgroup RCC_Exported_Functions_Group2 Peripheral Control functions
 814:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *  @brief   RCC clocks control functions
 815:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *
 816:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   @verbatim   
 817:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   ===============================================================================
 818:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****                   ##### Peripheral Control functions #####
 819:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   ===============================================================================  
 820:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     [..]
 821:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     This subsection provides a set of functions allowing to control the RCC Clocks 
 822:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     frequencies.
 823:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 824:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   @endverbatim
 825:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @{
 826:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 827:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 828:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #if defined(RCC_CFGR_MCOPRE)
 829:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
 830:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Selects the clock source to output on MCO pin.
 831:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   MCO pin should be configured in alternate function mode.
 832:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @param  RCC_MCOx specifies the output direction for the clock source.
 833:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *          This parameter can be one of the following values:
 834:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1 Clock source to output on MCO1 pin(PA8).
 835:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @param  RCC_MCOSource specifies the clock source to output.
 836:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *          This parameter can be one of the following values:
 837:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_NOCLOCK     No clock selected
 838:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_SYSCLK      System Clock selected as MCO clock
 839:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_HSI         HSI selected as MCO clock
 840:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_HSE         HSE selected as MCO clock
 841:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_LSI         LSI selected as MCO clock
ARM GAS  /tmp/cchVbToz.s 			page 89


 842:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_LSE         LSE selected as MCO clock
 843:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_PLLCLK      PLLCLK selected as MCO clock
 844:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_PLLCLK_DIV2 PLLCLK Divided by 2 selected as MCO clock
 845:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @param  RCC_MCODiv specifies the MCO DIV.
 846:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *          This parameter can be one of the following values:
 847:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_1   no division applied to MCO clock
 848:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_2   division by 2 applied to MCO clock
 849:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_4   division by 4 applied to MCO clock
 850:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_8   division by 8 applied to MCO clock
 851:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_16  division by 16 applied to MCO clock
 852:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_32  division by 32 applied to MCO clock
 853:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_64  division by 64 applied to MCO clock
 854:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_128 division by 128 applied to MCO clock
 855:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval None
 856:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 857:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #else
 858:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
 859:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Selects the clock source to output on MCO pin.
 860:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   MCO pin should be configured in alternate function mode.
 861:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @param  RCC_MCOx specifies the output direction for the clock source.
 862:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *          This parameter can be one of the following values:
 863:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1 Clock source to output on MCO1 pin(PA8).
 864:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @param  RCC_MCOSource specifies the clock source to output.
 865:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *          This parameter can be one of the following values:
 866:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_NOCLOCK     No clock selected as MCO clock
 867:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_SYSCLK      System clock selected as MCO clock
 868:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_HSI         HSI selected as MCO clock
 869:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_HSE         HSE selected as MCO clock
 870:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_LSI         LSI selected as MCO clock
 871:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_LSE         LSE selected as MCO clock
 872:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_PLLCLK_DIV2 PLLCLK Divided by 2 selected as MCO clock
 873:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @param  RCC_MCODiv specifies the MCO DIV.
 874:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *          This parameter can be one of the following values:
 875:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_1 no division applied to MCO clock
 876:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval None
 877:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 878:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #endif
 879:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
 880:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
 3474              		.loc 1 880 0
 3475              		.cfi_startproc
 3476              		@ args = 0, pretend = 0, frame = 40
 3477              		@ frame_needed = 1, uses_anonymous_args = 0
 3478 0000 80B5     		push	{r7, lr}
 3479              	.LCFI15:
 3480              		.cfi_def_cfa_offset 8
 3481              		.cfi_offset 7, -8
 3482              		.cfi_offset 14, -4
 3483 0002 8AB0     		sub	sp, sp, #40
 3484              	.LCFI16:
 3485              		.cfi_def_cfa_offset 48
 3486 0004 00AF     		add	r7, sp, #0
 3487              	.LCFI17:
 3488              		.cfi_def_cfa_register 7
 3489 0006 F860     		str	r0, [r7, #12]
 3490 0008 B960     		str	r1, [r7, #8]
 3491 000a 7A60     		str	r2, [r7, #4]
ARM GAS  /tmp/cchVbToz.s 			page 90


 881:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   GPIO_InitTypeDef gpio;
 882:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 883:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Check the parameters */
 884:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   assert_param(IS_RCC_MCO(RCC_MCOx));
 885:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   assert_param(IS_RCC_MCODIV(RCC_MCODiv));
 886:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   assert_param(IS_RCC_MCO1SOURCE(RCC_MCOSource));
 887:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
 888:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Configure the MCO1 pin in alternate function mode */
 889:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   gpio.Mode      = GPIO_MODE_AF_PP;
 3492              		.loc 1 889 0
 3493 000c 0223     		movs	r3, #2
 3494 000e BB61     		str	r3, [r7, #24]
 890:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   gpio.Speed     = GPIO_SPEED_FREQ_HIGH;
 3495              		.loc 1 890 0
 3496 0010 0323     		movs	r3, #3
 3497 0012 3B62     		str	r3, [r7, #32]
 891:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   gpio.Pull      = GPIO_NOPULL;
 3498              		.loc 1 891 0
 3499 0014 0023     		movs	r3, #0
 3500 0016 FB61     		str	r3, [r7, #28]
 892:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   gpio.Pin       = MCO1_PIN;
 3501              		.loc 1 892 0
 3502 0018 4FF48073 		mov	r3, #256
 3503 001c 7B61     		str	r3, [r7, #20]
 893:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   gpio.Alternate = GPIO_AF0_MCO;
 3504              		.loc 1 893 0
 3505 001e 0023     		movs	r3, #0
 3506 0020 7B62     		str	r3, [r7, #36]
 3507              	.LBB320:
 894:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 895:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* MCO1 Clock Enable */
 896:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   MCO1_CLK_ENABLE();
 3508              		.loc 1 896 0
 3509 0022 104A     		ldr	r2, .L269
 3510 0024 0F4B     		ldr	r3, .L269
 3511 0026 5B69     		ldr	r3, [r3, #20]
 3512 0028 43F40033 		orr	r3, r3, #131072
 3513 002c 5361     		str	r3, [r2, #20]
 3514 002e 0D4B     		ldr	r3, .L269
 3515 0030 5B69     		ldr	r3, [r3, #20]
 3516 0032 03F40033 		and	r3, r3, #131072
 3517 0036 3B61     		str	r3, [r7, #16]
 3518 0038 3B69     		ldr	r3, [r7, #16]
 3519              	.LBE320:
 897:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
 898:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   HAL_GPIO_Init(MCO1_GPIO_PORT, &gpio);
 3520              		.loc 1 898 0
 3521 003a 07F11403 		add	r3, r7, #20
 3522 003e 4FF09040 		mov	r0, #1207959552
 3523 0042 1946     		mov	r1, r3
 3524 0044 FFF7FEFF 		bl	HAL_GPIO_Init
 899:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
 900:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Configure the MCO clock source */
 901:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   __HAL_RCC_MCO1_CONFIG(RCC_MCOSource, RCC_MCODiv);
 3525              		.loc 1 901 0
 3526 0048 0648     		ldr	r0, .L269
 3527 004a 064B     		ldr	r3, .L269
ARM GAS  /tmp/cchVbToz.s 			page 91


 3528 004c 5B68     		ldr	r3, [r3, #4]
 3529 004e 23F0EE42 		bic	r2, r3, #1996488704
 3530 0052 B968     		ldr	r1, [r7, #8]
 3531 0054 7B68     		ldr	r3, [r7, #4]
 3532 0056 0B43     		orrs	r3, r3, r1
 3533 0058 1343     		orrs	r3, r3, r2
 3534 005a 4360     		str	r3, [r0, #4]
 902:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 3535              		.loc 1 902 0
 3536 005c 2837     		adds	r7, r7, #40
 3537              	.LCFI18:
 3538              		.cfi_def_cfa_offset 8
 3539 005e BD46     		mov	sp, r7
 3540              	.LCFI19:
 3541              		.cfi_def_cfa_register 13
 3542              		@ sp needed
 3543 0060 80BD     		pop	{r7, pc}
 3544              	.L270:
 3545 0062 00BF     		.align	2
 3546              	.L269:
 3547 0064 00100240 		.word	1073876992
 3548              		.cfi_endproc
 3549              	.LFE126:
 3551              		.section	.text.HAL_RCC_EnableCSS,"ax",%progbits
 3552              		.align	2
 3553              		.global	HAL_RCC_EnableCSS
 3554              		.thumb
 3555              		.thumb_func
 3557              	HAL_RCC_EnableCSS:
 3558              	.LFB127:
 903:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 904:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
 905:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Enables the Clock Security System.
 906:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   If a failure is detected on the HSE oscillator clock, this oscillator
 907:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         is automatically disabled and an interrupt is generated to inform the
 908:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         software about the failure (Clock Security System Interrupt, CSSI),
 909:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         allowing the MCU to perform rescue operations. The CSSI is linked to 
 910:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         the Cortex-M4 NMI (Non-Maskable Interrupt) exception vector.  
 911:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval None
 912:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 913:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** void HAL_RCC_EnableCSS(void)
 914:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
 3559              		.loc 1 914 0
 3560              		.cfi_startproc
 3561              		@ args = 0, pretend = 0, frame = 8
 3562              		@ frame_needed = 1, uses_anonymous_args = 0
 3563              		@ link register save eliminated.
 3564 0000 80B4     		push	{r7}
 3565              	.LCFI20:
 3566              		.cfi_def_cfa_offset 4
 3567              		.cfi_offset 7, -4
 3568 0002 83B0     		sub	sp, sp, #12
 3569              	.LCFI21:
 3570              		.cfi_def_cfa_offset 16
 3571 0004 00AF     		add	r7, sp, #0
 3572              	.LCFI22:
 3573              		.cfi_def_cfa_register 7
ARM GAS  /tmp/cchVbToz.s 			page 92


 3574 0006 4FF40023 		mov	r3, #524288
 3575 000a 7B60     		str	r3, [r7, #4]
 3576              	.LBB321:
 3577              	.LBB322:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 3578              		.loc 2 531 0
 3579 000c 7B68     		ldr	r3, [r7, #4]
 3580              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 3581 000e 93FAA3F3 		rbit r3, r3
 3582              	@ 0 "" 2
 3583              		.thumb
 3584 0012 3B60     		str	r3, [r7]
 3585              		.loc 2 544 0
 3586 0014 3B68     		ldr	r3, [r7]
 3587              	.LBE322:
 3588              	.LBE321:
 915:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *(__IO uint32_t *) RCC_CR_CSSON_BB = (uint32_t)ENABLE;
 3589              		.loc 1 915 0
 3590 0016 B3FA83F3 		clz	r3, r3
 3591 001a 03F18453 		add	r3, r3, #276824064
 3592 001e 03F58413 		add	r3, r3, #1081344
 3593 0022 9B00     		lsls	r3, r3, #2
 3594 0024 1A46     		mov	r2, r3
 3595 0026 0123     		movs	r3, #1
 3596 0028 1360     		str	r3, [r2]
 916:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 3597              		.loc 1 916 0
 3598 002a 0C37     		adds	r7, r7, #12
 3599              	.LCFI23:
 3600              		.cfi_def_cfa_offset 4
 3601 002c BD46     		mov	sp, r7
 3602              	.LCFI24:
 3603              		.cfi_def_cfa_register 13
 3604              		@ sp needed
 3605 002e 5DF8047B 		ldr	r7, [sp], #4
 3606              	.LCFI25:
 3607              		.cfi_restore 7
 3608              		.cfi_def_cfa_offset 0
 3609 0032 7047     		bx	lr
 3610              		.cfi_endproc
 3611              	.LFE127:
 3613              		.section	.text.HAL_RCC_DisableCSS,"ax",%progbits
 3614              		.align	2
 3615              		.global	HAL_RCC_DisableCSS
 3616              		.thumb
 3617              		.thumb_func
 3619              	HAL_RCC_DisableCSS:
 3620              	.LFB128:
 917:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 918:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
 919:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Disables the Clock Security System.
 920:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval None
 921:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 922:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** void HAL_RCC_DisableCSS(void)
 923:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
 3621              		.loc 1 923 0
 3622              		.cfi_startproc
ARM GAS  /tmp/cchVbToz.s 			page 93


 3623              		@ args = 0, pretend = 0, frame = 8
 3624              		@ frame_needed = 1, uses_anonymous_args = 0
 3625              		@ link register save eliminated.
 3626 0000 80B4     		push	{r7}
 3627              	.LCFI26:
 3628              		.cfi_def_cfa_offset 4
 3629              		.cfi_offset 7, -4
 3630 0002 83B0     		sub	sp, sp, #12
 3631              	.LCFI27:
 3632              		.cfi_def_cfa_offset 16
 3633 0004 00AF     		add	r7, sp, #0
 3634              	.LCFI28:
 3635              		.cfi_def_cfa_register 7
 3636 0006 4FF40023 		mov	r3, #524288
 3637 000a 7B60     		str	r3, [r7, #4]
 3638              	.LBB323:
 3639              	.LBB324:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 3640              		.loc 2 531 0
 3641 000c 7B68     		ldr	r3, [r7, #4]
 3642              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 3643 000e 93FAA3F3 		rbit r3, r3
 3644              	@ 0 "" 2
 3645              		.thumb
 3646 0012 3B60     		str	r3, [r7]
 3647              		.loc 2 544 0
 3648 0014 3B68     		ldr	r3, [r7]
 3649              	.LBE324:
 3650              	.LBE323:
 924:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *(__IO uint32_t *) RCC_CR_CSSON_BB = (uint32_t)DISABLE;
 3651              		.loc 1 924 0
 3652 0016 B3FA83F3 		clz	r3, r3
 3653 001a 03F18453 		add	r3, r3, #276824064
 3654 001e 03F58413 		add	r3, r3, #1081344
 3655 0022 9B00     		lsls	r3, r3, #2
 3656 0024 1A46     		mov	r2, r3
 3657 0026 0023     		movs	r3, #0
 3658 0028 1360     		str	r3, [r2]
 925:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 3659              		.loc 1 925 0
 3660 002a 0C37     		adds	r7, r7, #12
 3661              	.LCFI29:
 3662              		.cfi_def_cfa_offset 4
 3663 002c BD46     		mov	sp, r7
 3664              	.LCFI30:
 3665              		.cfi_def_cfa_register 13
 3666              		@ sp needed
 3667 002e 5DF8047B 		ldr	r7, [sp], #4
 3668              	.LCFI31:
 3669              		.cfi_restore 7
 3670              		.cfi_def_cfa_offset 0
 3671 0032 7047     		bx	lr
 3672              		.cfi_endproc
 3673              	.LFE128:
 3675              		.section	.text.HAL_RCC_GetSysClockFreq,"ax",%progbits
 3676              		.align	2
 3677              		.global	HAL_RCC_GetSysClockFreq
ARM GAS  /tmp/cchVbToz.s 			page 94


 3678              		.thumb
 3679              		.thumb_func
 3681              	HAL_RCC_GetSysClockFreq:
 3682              	.LFB129:
 926:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 927:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
 928:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Returns the SYSCLK frequency     
 929:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   The system frequency computed by this function is not the real 
 930:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         frequency in the chip. It is calculated based on the predefined 
 931:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         constant and the selected clock source:
 932:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note     If SYSCLK source is HSI, function returns values based on HSI_VALUE(*)
 933:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note     If SYSCLK source is HSE, function returns a value based on HSE_VALUE
 934:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *           divided by PREDIV factor(**)
 935:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note     If SYSCLK source is PLL, function returns a value based on HSE_VALUE
 936:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *           divided by PREDIV factor(**) or HSI_VALUE(*) multiplied by the PLL factor.
 937:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note     (*) HSI_VALUE is a constant defined in stm32f3xx_hal_conf.h file (default value
 938:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *               8 MHz) but the real value may vary depending on the variations
 939:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *               in voltage and temperature.
 940:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note     (**) HSE_VALUE is a constant defined in stm32f3xx_hal_conf.h file (default value
 941:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *                8 MHz), user has to ensure that HSE_VALUE is same as the real
 942:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *                frequency of the crystal used. Otherwise, this function may
 943:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *                have wrong result.
 944:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *                  
 945:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   The result of this function could be not correct when using fractional
 946:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         value for HSE crystal.
 947:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *           
 948:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   This function can be used by the user application to compute the 
 949:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         baud-rate for the communication peripherals or configure other parameters.
 950:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *           
 951:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   Each time SYSCLK changes, this function must be called to update the
 952:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         right SYSCLK value. Otherwise, any configuration based on this function will be incorre
 953:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         
 954:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval SYSCLK frequency
 955:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 956:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** uint32_t HAL_RCC_GetSysClockFreq(void)
 957:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
 3683              		.loc 1 957 0
 3684              		.cfi_startproc
 3685              		@ args = 0, pretend = 0, frame = 40
 3686              		@ frame_needed = 1, uses_anonymous_args = 0
 3687              		@ link register save eliminated.
 3688 0000 80B4     		push	{r7}
 3689              	.LCFI32:
 3690              		.cfi_def_cfa_offset 4
 3691              		.cfi_offset 7, -4
 3692 0002 8BB0     		sub	sp, sp, #44
 3693              	.LCFI33:
 3694              		.cfi_def_cfa_offset 48
 3695 0004 00AF     		add	r7, sp, #0
 3696              	.LCFI34:
 3697              		.cfi_def_cfa_register 7
 958:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 3698              		.loc 1 958 0
 3699 0006 0023     		movs	r3, #0
 3700 0008 FB61     		str	r3, [r7, #28]
 3701 000a 0023     		movs	r3, #0
 3702 000c BB61     		str	r3, [r7, #24]
ARM GAS  /tmp/cchVbToz.s 			page 95


 3703 000e 0023     		movs	r3, #0
 3704 0010 7B62     		str	r3, [r7, #36]
 3705 0012 0023     		movs	r3, #0
 3706 0014 7B61     		str	r3, [r7, #20]
 959:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   uint32_t sysclockfreq = 0U;
 3707              		.loc 1 959 0
 3708 0016 0023     		movs	r3, #0
 3709 0018 3B62     		str	r3, [r7, #32]
 960:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
 961:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   tmpreg = RCC->CFGR;
 3710              		.loc 1 961 0
 3711 001a 294B     		ldr	r3, .L286
 3712 001c 5B68     		ldr	r3, [r3, #4]
 3713 001e FB61     		str	r3, [r7, #28]
 962:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
 963:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get SYSCLK source -------------------------------------------------------*/
 964:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   switch (tmpreg & RCC_CFGR_SWS)
 3714              		.loc 1 964 0
 3715 0020 FB69     		ldr	r3, [r7, #28]
 3716 0022 03F00C03 		and	r3, r3, #12
 3717 0026 042B     		cmp	r3, #4
 3718 0028 02D0     		beq	.L277
 3719 002a 082B     		cmp	r3, #8
 3720 002c 03D0     		beq	.L278
 3721 002e 3CE0     		b	.L285
 3722              	.L277:
 965:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 966:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
 967:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 968:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       sysclockfreq = HSE_VALUE;
 3723              		.loc 1 968 0
 3724 0030 244B     		ldr	r3, .L286+4
 3725 0032 3B62     		str	r3, [r7, #32]
 969:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       break;
 3726              		.loc 1 969 0
 3727 0034 3CE0     		b	.L279
 3728              	.L278:
 970:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 971:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
 972:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 973:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLL
 3729              		.loc 1 973 0
 3730 0036 FB69     		ldr	r3, [r7, #28]
 3731 0038 03F47012 		and	r2, r3, #3932160
 3732 003c 4FF47013 		mov	r3, #3932160
 3733 0040 3B61     		str	r3, [r7, #16]
 3734              	.LBB325:
 3735              	.LBB326:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 3736              		.loc 2 531 0
 3737 0042 3B69     		ldr	r3, [r7, #16]
 3738              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 3739 0044 93FAA3F3 		rbit r3, r3
 3740              	@ 0 "" 2
 3741              		.thumb
 3742 0048 FB60     		str	r3, [r7, #12]
 3743              		.loc 2 544 0
ARM GAS  /tmp/cchVbToz.s 			page 96


 3744 004a FB68     		ldr	r3, [r7, #12]
 3745              	.LBE326:
 3746              	.LBE325:
 3747              		.loc 1 973 0
 3748 004c B3FA83F3 		clz	r3, r3
 3749 0050 22FA03F3 		lsr	r3, r2, r3
 3750 0054 1C4A     		ldr	r2, .L286+8
 3751 0056 D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
 3752 0058 7B61     		str	r3, [r7, #20]
 974:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFG
 3753              		.loc 1 974 0
 3754 005a 194B     		ldr	r3, .L286
 3755 005c DB6A     		ldr	r3, [r3, #44]
 3756 005e 03F00F02 		and	r2, r3, #15
 3757 0062 0F23     		movs	r3, #15
 3758 0064 BB60     		str	r3, [r7, #8]
 3759              	.LBB327:
 3760              	.LBB328:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 3761              		.loc 2 531 0
 3762 0066 BB68     		ldr	r3, [r7, #8]
 3763              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 3764 0068 93FAA3F3 		rbit r3, r3
 3765              	@ 0 "" 2
 3766              		.thumb
 3767 006c 7B60     		str	r3, [r7, #4]
 3768              		.loc 2 544 0
 3769 006e 7B68     		ldr	r3, [r7, #4]
 3770              	.LBE328:
 3771              	.LBE327:
 3772              		.loc 1 974 0
 3773 0070 B3FA83F3 		clz	r3, r3
 3774 0074 22FA03F3 		lsr	r3, r2, r3
 3775 0078 144A     		ldr	r2, .L286+12
 3776 007a D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
 3777 007c BB61     		str	r3, [r7, #24]
 975:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
 976:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 3778              		.loc 1 976 0
 3779 007e FB69     		ldr	r3, [r7, #28]
 3780 0080 03F48033 		and	r3, r3, #65536
 3781 0084 002B     		cmp	r3, #0
 3782 0086 08D0     		beq	.L282
 977:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 978:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
 979:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         pllclk = (HSE_VALUE / prediv) * pllmul;
 3783              		.loc 1 979 0
 3784 0088 0E4A     		ldr	r2, .L286+4
 3785 008a BB69     		ldr	r3, [r7, #24]
 3786 008c B2FBF3F3 		udiv	r3, r2, r3
 3787 0090 7A69     		ldr	r2, [r7, #20]
 3788 0092 02FB03F3 		mul	r3, r2, r3
 3789 0096 7B62     		str	r3, [r7, #36]
 3790 0098 04E0     		b	.L283
 3791              	.L282:
 980:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 981:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       else
ARM GAS  /tmp/cchVbToz.s 			page 97


 982:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 983:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
 984:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         pllclk = (HSI_VALUE >> 1U) * pllmul;
 3792              		.loc 1 984 0
 3793 009a 7B69     		ldr	r3, [r7, #20]
 3794 009c 0C4A     		ldr	r2, .L286+16
 3795 009e 02FB03F3 		mul	r3, r2, r3
 3796 00a2 7B62     		str	r3, [r7, #36]
 3797              	.L283:
 985:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 986:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #else
 987:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       if ((tmpreg & RCC_CFGR_PLLSRC_HSE_PREDIV) == RCC_CFGR_PLLSRC_HSE_PREDIV)
 988:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 989:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
 990:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         pllclk = (HSE_VALUE / prediv) * pllmul;
 991:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 992:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       else
 993:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 994:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
 995:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         pllclk = (HSI_VALUE / prediv) * pllmul;
 996:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 997:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
 998:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       sysclockfreq = pllclk;
 3798              		.loc 1 998 0
 3799 00a4 7B6A     		ldr	r3, [r7, #36]
 3800 00a6 3B62     		str	r3, [r7, #32]
 999:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       break;
 3801              		.loc 1 999 0
 3802 00a8 02E0     		b	.L279
 3803              	.L285:
1000:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
1001:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
1002:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     default: /* HSI used as system clock */
1003:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
1004:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       sysclockfreq = HSI_VALUE;
 3804              		.loc 1 1004 0
 3805 00aa 064B     		ldr	r3, .L286+4
 3806 00ac 3B62     		str	r3, [r7, #32]
1005:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       break;
 3807              		.loc 1 1005 0
 3808 00ae 00BF     		nop
 3809              	.L279:
1006:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
1007:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1008:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   return sysclockfreq;
 3810              		.loc 1 1008 0
 3811 00b0 3B6A     		ldr	r3, [r7, #32]
1009:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 3812              		.loc 1 1009 0
 3813 00b2 1846     		mov	r0, r3
 3814 00b4 2C37     		adds	r7, r7, #44
 3815              	.LCFI35:
 3816              		.cfi_def_cfa_offset 4
 3817 00b6 BD46     		mov	sp, r7
 3818              	.LCFI36:
 3819              		.cfi_def_cfa_register 13
 3820              		@ sp needed
ARM GAS  /tmp/cchVbToz.s 			page 98


 3821 00b8 5DF8047B 		ldr	r7, [sp], #4
 3822              	.LCFI37:
 3823              		.cfi_restore 7
 3824              		.cfi_def_cfa_offset 0
 3825 00bc 7047     		bx	lr
 3826              	.L287:
 3827 00be 00BF     		.align	2
 3828              	.L286:
 3829 00c0 00100240 		.word	1073876992
 3830 00c4 00127A00 		.word	8000000
 3831 00c8 00000000 		.word	aPLLMULFactorTable
 3832 00cc 00000000 		.word	aPredivFactorTable
 3833 00d0 00093D00 		.word	4000000
 3834              		.cfi_endproc
 3835              	.LFE129:
 3837              		.section	.text.HAL_RCC_GetHCLKFreq,"ax",%progbits
 3838              		.align	2
 3839              		.global	HAL_RCC_GetHCLKFreq
 3840              		.thumb
 3841              		.thumb_func
 3843              	HAL_RCC_GetHCLKFreq:
 3844              	.LFB130:
1010:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
1011:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
1012:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Returns the HCLK frequency     
1013:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   Each time HCLK changes, this function must be called to update the
1014:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         right HCLK value. Otherwise, any configuration based on this function will be incorrect
1015:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * 
1016:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
1017:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         and updated within this function
1018:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval HCLK frequency
1019:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
1020:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** uint32_t HAL_RCC_GetHCLKFreq(void)
1021:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
 3845              		.loc 1 1021 0
 3846              		.cfi_startproc
 3847              		@ args = 0, pretend = 0, frame = 0
 3848              		@ frame_needed = 1, uses_anonymous_args = 0
 3849              		@ link register save eliminated.
 3850 0000 80B4     		push	{r7}
 3851              	.LCFI38:
 3852              		.cfi_def_cfa_offset 4
 3853              		.cfi_offset 7, -4
 3854 0002 00AF     		add	r7, sp, #0
 3855              	.LCFI39:
 3856              		.cfi_def_cfa_register 7
1022:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   return SystemCoreClock;
 3857              		.loc 1 1022 0
 3858 0004 034B     		ldr	r3, .L290
 3859 0006 1B68     		ldr	r3, [r3]
1023:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 3860              		.loc 1 1023 0
 3861 0008 1846     		mov	r0, r3
 3862 000a BD46     		mov	sp, r7
 3863              	.LCFI40:
 3864              		.cfi_def_cfa_register 13
 3865              		@ sp needed
ARM GAS  /tmp/cchVbToz.s 			page 99


 3866 000c 5DF8047B 		ldr	r7, [sp], #4
 3867              	.LCFI41:
 3868              		.cfi_restore 7
 3869              		.cfi_def_cfa_offset 0
 3870 0010 7047     		bx	lr
 3871              	.L291:
 3872 0012 00BF     		.align	2
 3873              	.L290:
 3874 0014 00000000 		.word	SystemCoreClock
 3875              		.cfi_endproc
 3876              	.LFE130:
 3878              		.section	.text.HAL_RCC_GetPCLK1Freq,"ax",%progbits
 3879              		.align	2
 3880              		.global	HAL_RCC_GetPCLK1Freq
 3881              		.thumb
 3882              		.thumb_func
 3884              	HAL_RCC_GetPCLK1Freq:
 3885              	.LFB131:
1024:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
1025:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
1026:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Returns the PCLK1 frequency     
1027:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   Each time PCLK1 changes, this function must be called to update the
1028:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrec
1029:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval PCLK1 frequency
1030:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
1031:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** uint32_t HAL_RCC_GetPCLK1Freq(void)
1032:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
 3886              		.loc 1 1032 0
 3887              		.cfi_startproc
 3888              		@ args = 0, pretend = 0, frame = 8
 3889              		@ frame_needed = 1, uses_anonymous_args = 0
 3890 0000 80B5     		push	{r7, lr}
 3891              	.LCFI42:
 3892              		.cfi_def_cfa_offset 8
 3893              		.cfi_offset 7, -8
 3894              		.cfi_offset 14, -4
 3895 0002 82B0     		sub	sp, sp, #8
 3896              	.LCFI43:
 3897              		.cfi_def_cfa_offset 16
 3898 0004 00AF     		add	r7, sp, #0
 3899              	.LCFI44:
 3900              		.cfi_def_cfa_register 7
1033:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
1034:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BIT
 3901              		.loc 1 1034 0
 3902 0006 FFF7FEFF 		bl	HAL_RCC_GetHCLKFreq
 3903 000a 0146     		mov	r1, r0
 3904 000c 0B4B     		ldr	r3, .L295
 3905 000e 5B68     		ldr	r3, [r3, #4]
 3906 0010 03F4E062 		and	r2, r3, #1792
 3907 0014 4FF4E063 		mov	r3, #1792
 3908 0018 7B60     		str	r3, [r7, #4]
 3909              	.LBB329:
 3910              	.LBB330:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 3911              		.loc 2 531 0
 3912 001a 7B68     		ldr	r3, [r7, #4]
ARM GAS  /tmp/cchVbToz.s 			page 100


 3913              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 3914 001c 93FAA3F3 		rbit r3, r3
 3915              	@ 0 "" 2
 3916              		.thumb
 3917 0020 3B60     		str	r3, [r7]
 3918              		.loc 2 544 0
 3919 0022 3B68     		ldr	r3, [r7]
 3920              	.LBE330:
 3921              	.LBE329:
 3922              		.loc 1 1034 0
 3923 0024 B3FA83F3 		clz	r3, r3
 3924 0028 22FA03F3 		lsr	r3, r2, r3
 3925 002c 044A     		ldr	r2, .L295+4
 3926 002e D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
 3927 0030 21FA03F3 		lsr	r3, r1, r3
1035:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }    
 3928              		.loc 1 1035 0
 3929 0034 1846     		mov	r0, r3
 3930 0036 0837     		adds	r7, r7, #8
 3931              	.LCFI45:
 3932              		.cfi_def_cfa_offset 8
 3933 0038 BD46     		mov	sp, r7
 3934              	.LCFI46:
 3935              		.cfi_def_cfa_register 13
 3936              		@ sp needed
 3937 003a 80BD     		pop	{r7, pc}
 3938              	.L296:
 3939              		.align	2
 3940              	.L295:
 3941 003c 00100240 		.word	1073876992
 3942 0040 00000000 		.word	APBPrescTable
 3943              		.cfi_endproc
 3944              	.LFE131:
 3946              		.section	.text.HAL_RCC_GetPCLK2Freq,"ax",%progbits
 3947              		.align	2
 3948              		.global	HAL_RCC_GetPCLK2Freq
 3949              		.thumb
 3950              		.thumb_func
 3952              	HAL_RCC_GetPCLK2Freq:
 3953              	.LFB132:
1036:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
1037:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
1038:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Returns the PCLK2 frequency     
1039:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   Each time PCLK2 changes, this function must be called to update the
1040:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrec
1041:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval PCLK2 frequency
1042:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
1043:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** uint32_t HAL_RCC_GetPCLK2Freq(void)
1044:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
 3954              		.loc 1 1044 0
 3955              		.cfi_startproc
 3956              		@ args = 0, pretend = 0, frame = 8
 3957              		@ frame_needed = 1, uses_anonymous_args = 0
 3958 0000 80B5     		push	{r7, lr}
 3959              	.LCFI47:
 3960              		.cfi_def_cfa_offset 8
 3961              		.cfi_offset 7, -8
ARM GAS  /tmp/cchVbToz.s 			page 101


 3962              		.cfi_offset 14, -4
 3963 0002 82B0     		sub	sp, sp, #8
 3964              	.LCFI48:
 3965              		.cfi_def_cfa_offset 16
 3966 0004 00AF     		add	r7, sp, #0
 3967              	.LCFI49:
 3968              		.cfi_def_cfa_register 7
1045:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
1046:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITN
 3969              		.loc 1 1046 0
 3970 0006 FFF7FEFF 		bl	HAL_RCC_GetHCLKFreq
 3971 000a 0146     		mov	r1, r0
 3972 000c 0B4B     		ldr	r3, .L300
 3973 000e 5B68     		ldr	r3, [r3, #4]
 3974 0010 03F46052 		and	r2, r3, #14336
 3975 0014 4FF46053 		mov	r3, #14336
 3976 0018 7B60     		str	r3, [r7, #4]
 3977              	.LBB331:
 3978              	.LBB332:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 3979              		.loc 2 531 0
 3980 001a 7B68     		ldr	r3, [r7, #4]
 3981              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 3982 001c 93FAA3F3 		rbit r3, r3
 3983              	@ 0 "" 2
 3984              		.thumb
 3985 0020 3B60     		str	r3, [r7]
 3986              		.loc 2 544 0
 3987 0022 3B68     		ldr	r3, [r7]
 3988              	.LBE332:
 3989              	.LBE331:
 3990              		.loc 1 1046 0
 3991 0024 B3FA83F3 		clz	r3, r3
 3992 0028 22FA03F3 		lsr	r3, r2, r3
 3993 002c 044A     		ldr	r2, .L300+4
 3994 002e D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
 3995 0030 21FA03F3 		lsr	r3, r1, r3
1047:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** } 
 3996              		.loc 1 1047 0
 3997 0034 1846     		mov	r0, r3
 3998 0036 0837     		adds	r7, r7, #8
 3999              	.LCFI50:
 4000              		.cfi_def_cfa_offset 8
 4001 0038 BD46     		mov	sp, r7
 4002              	.LCFI51:
 4003              		.cfi_def_cfa_register 13
 4004              		@ sp needed
 4005 003a 80BD     		pop	{r7, pc}
 4006              	.L301:
 4007              		.align	2
 4008              	.L300:
 4009 003c 00100240 		.word	1073876992
 4010 0040 00000000 		.word	APBPrescTable
 4011              		.cfi_endproc
 4012              	.LFE132:
 4014              		.section	.text.HAL_RCC_GetOscConfig,"ax",%progbits
 4015              		.align	2
ARM GAS  /tmp/cchVbToz.s 			page 102


 4016              		.global	HAL_RCC_GetOscConfig
 4017              		.thumb
 4018              		.thumb_func
 4020              	HAL_RCC_GetOscConfig:
 4021              	.LFB133:
1048:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
1049:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
1050:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Configures the RCC_OscInitStruct according to the internal 
1051:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * RCC configuration registers.
1052:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @param  RCC_OscInitStruct pointer to an RCC_OscInitTypeDef structure that 
1053:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * will be configured.
1054:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval None
1055:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
1056:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** void HAL_RCC_GetOscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
1057:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
 4022              		.loc 1 1057 0
 4023              		.cfi_startproc
 4024              		@ args = 0, pretend = 0, frame = 16
 4025              		@ frame_needed = 1, uses_anonymous_args = 0
 4026              		@ link register save eliminated.
 4027 0000 80B4     		push	{r7}
 4028              	.LCFI52:
 4029              		.cfi_def_cfa_offset 4
 4030              		.cfi_offset 7, -4
 4031 0002 85B0     		sub	sp, sp, #20
 4032              	.LCFI53:
 4033              		.cfi_def_cfa_offset 24
 4034 0004 00AF     		add	r7, sp, #0
 4035              	.LCFI54:
 4036              		.cfi_def_cfa_register 7
 4037 0006 7860     		str	r0, [r7, #4]
1058:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Check the parameters */
1059:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   assert_param(RCC_OscInitStruct != NULL);
1060:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
1061:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Set all possible values for the Oscillator type parameter ---------------*/
1062:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   RCC_OscInitStruct->OscillatorType = RCC_OSCILLATORTYPE_HSE | RCC_OSCILLATORTYPE_HSI  \
 4038              		.loc 1 1062 0
 4039 0008 7B68     		ldr	r3, [r7, #4]
 4040 000a 0F22     		movs	r2, #15
 4041 000c 1A60     		str	r2, [r3]
1063:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****                   | RCC_OSCILLATORTYPE_LSE | RCC_OSCILLATORTYPE_LSI;
1064:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
1065:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
1066:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get the HSE configuration -----------------------------------------------*/
1067:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if((RCC->CR &RCC_CR_HSEBYP) == RCC_CR_HSEBYP)
 4042              		.loc 1 1067 0
 4043 000e 3F4B     		ldr	r3, .L316
 4044 0010 1B68     		ldr	r3, [r3]
 4045 0012 03F48023 		and	r3, r3, #262144
 4046 0016 002B     		cmp	r3, #0
 4047 0018 04D0     		beq	.L303
1068:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
1069:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     RCC_OscInitStruct->HSEState = RCC_HSE_BYPASS;
 4048              		.loc 1 1069 0
 4049 001a 7B68     		ldr	r3, [r7, #4]
 4050 001c 4FF4A022 		mov	r2, #327680
 4051 0020 5A60     		str	r2, [r3, #4]
ARM GAS  /tmp/cchVbToz.s 			page 103


 4052 0022 0DE0     		b	.L304
 4053              	.L303:
1070:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1071:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   else if((RCC->CR &RCC_CR_HSEON) == RCC_CR_HSEON)
 4054              		.loc 1 1071 0
 4055 0024 394B     		ldr	r3, .L316
 4056 0026 1B68     		ldr	r3, [r3]
 4057 0028 03F48033 		and	r3, r3, #65536
 4058 002c 002B     		cmp	r3, #0
 4059 002e 04D0     		beq	.L305
1072:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
1073:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     RCC_OscInitStruct->HSEState = RCC_HSE_ON;
 4060              		.loc 1 1073 0
 4061 0030 7B68     		ldr	r3, [r7, #4]
 4062 0032 4FF48032 		mov	r2, #65536
 4063 0036 5A60     		str	r2, [r3, #4]
 4064 0038 02E0     		b	.L304
 4065              	.L305:
1074:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1075:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   else
1076:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
1077:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     RCC_OscInitStruct->HSEState = RCC_HSE_OFF;
 4066              		.loc 1 1077 0
 4067 003a 7B68     		ldr	r3, [r7, #4]
 4068 003c 0022     		movs	r2, #0
 4069 003e 5A60     		str	r2, [r3, #4]
 4070              	.L304:
1078:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1079:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
1080:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   RCC_OscInitStruct->HSEPredivValue = __HAL_RCC_HSE_GET_PREDIV();
 4071              		.loc 1 1080 0
 4072 0040 324B     		ldr	r3, .L316
 4073 0042 DB6A     		ldr	r3, [r3, #44]
 4074 0044 03F00F02 		and	r2, r3, #15
 4075 0048 7B68     		ldr	r3, [r7, #4]
 4076 004a 9A60     		str	r2, [r3, #8]
1081:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #endif
1082:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
1083:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get the HSI configuration -----------------------------------------------*/
1084:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if((RCC->CR &RCC_CR_HSION) == RCC_CR_HSION)
 4077              		.loc 1 1084 0
 4078 004c 2F4B     		ldr	r3, .L316
 4079 004e 1B68     		ldr	r3, [r3]
 4080 0050 03F00103 		and	r3, r3, #1
 4081 0054 002B     		cmp	r3, #0
 4082 0056 03D0     		beq	.L306
1085:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
1086:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     RCC_OscInitStruct->HSIState = RCC_HSI_ON;
 4083              		.loc 1 1086 0
 4084 0058 7B68     		ldr	r3, [r7, #4]
 4085 005a 0122     		movs	r2, #1
 4086 005c 1A61     		str	r2, [r3, #16]
 4087 005e 02E0     		b	.L307
 4088              	.L306:
1087:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1088:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   else
1089:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
ARM GAS  /tmp/cchVbToz.s 			page 104


1090:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     RCC_OscInitStruct->HSIState = RCC_HSI_OFF;
 4089              		.loc 1 1090 0
 4090 0060 7B68     		ldr	r3, [r7, #4]
 4091 0062 0022     		movs	r2, #0
 4092 0064 1A61     		str	r2, [r3, #16]
 4093              	.L307:
1091:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1092:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
1093:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   RCC_OscInitStruct->HSICalibrationValue = (uint32_t)((RCC->CR & RCC_CR_HSITRIM) >> POSITION_VAL(RC
 4094              		.loc 1 1093 0
 4095 0066 294B     		ldr	r3, .L316
 4096 0068 1B68     		ldr	r3, [r3]
 4097 006a 03F0F802 		and	r2, r3, #248
 4098 006e F823     		movs	r3, #248
 4099 0070 FB60     		str	r3, [r7, #12]
 4100              	.LBB333:
 4101              	.LBB334:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 4102              		.loc 2 531 0
 4103 0072 FB68     		ldr	r3, [r7, #12]
 4104              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 4105 0074 93FAA3F3 		rbit r3, r3
 4106              	@ 0 "" 2
 4107              		.thumb
 4108 0078 BB60     		str	r3, [r7, #8]
 4109              		.loc 2 544 0
 4110 007a BB68     		ldr	r3, [r7, #8]
 4111              	.LBE334:
 4112              	.LBE333:
 4113              		.loc 1 1093 0
 4114 007c B3FA83F3 		clz	r3, r3
 4115 0080 DA40     		lsrs	r2, r2, r3
 4116 0082 7B68     		ldr	r3, [r7, #4]
 4117 0084 5A61     		str	r2, [r3, #20]
1094:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
1095:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get the LSE configuration -----------------------------------------------*/
1096:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if((RCC->BDCR &RCC_BDCR_LSEBYP) == RCC_BDCR_LSEBYP)
 4118              		.loc 1 1096 0
 4119 0086 214B     		ldr	r3, .L316
 4120 0088 1B6A     		ldr	r3, [r3, #32]
 4121 008a 03F00403 		and	r3, r3, #4
 4122 008e 002B     		cmp	r3, #0
 4123 0090 03D0     		beq	.L309
1097:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
1098:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     RCC_OscInitStruct->LSEState = RCC_LSE_BYPASS;
 4124              		.loc 1 1098 0
 4125 0092 7B68     		ldr	r3, [r7, #4]
 4126 0094 0522     		movs	r2, #5
 4127 0096 DA60     		str	r2, [r3, #12]
 4128 0098 0CE0     		b	.L310
 4129              	.L309:
1099:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1100:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   else if((RCC->BDCR &RCC_BDCR_LSEON) == RCC_BDCR_LSEON)
 4130              		.loc 1 1100 0
 4131 009a 1C4B     		ldr	r3, .L316
 4132 009c 1B6A     		ldr	r3, [r3, #32]
 4133 009e 03F00103 		and	r3, r3, #1
ARM GAS  /tmp/cchVbToz.s 			page 105


 4134 00a2 002B     		cmp	r3, #0
 4135 00a4 03D0     		beq	.L311
1101:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
1102:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     RCC_OscInitStruct->LSEState = RCC_LSE_ON;
 4136              		.loc 1 1102 0
 4137 00a6 7B68     		ldr	r3, [r7, #4]
 4138 00a8 0122     		movs	r2, #1
 4139 00aa DA60     		str	r2, [r3, #12]
 4140 00ac 02E0     		b	.L310
 4141              	.L311:
1103:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1104:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   else
1105:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
1106:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     RCC_OscInitStruct->LSEState = RCC_LSE_OFF;
 4142              		.loc 1 1106 0
 4143 00ae 7B68     		ldr	r3, [r7, #4]
 4144 00b0 0022     		movs	r2, #0
 4145 00b2 DA60     		str	r2, [r3, #12]
 4146              	.L310:
1107:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1108:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
1109:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get the LSI configuration -----------------------------------------------*/
1110:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if((RCC->CSR &RCC_CSR_LSION) == RCC_CSR_LSION)
 4147              		.loc 1 1110 0
 4148 00b4 154B     		ldr	r3, .L316
 4149 00b6 5B6A     		ldr	r3, [r3, #36]
 4150 00b8 03F00103 		and	r3, r3, #1
 4151 00bc 002B     		cmp	r3, #0
 4152 00be 03D0     		beq	.L312
1111:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
1112:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     RCC_OscInitStruct->LSIState = RCC_LSI_ON;
 4153              		.loc 1 1112 0
 4154 00c0 7B68     		ldr	r3, [r7, #4]
 4155 00c2 0122     		movs	r2, #1
 4156 00c4 9A61     		str	r2, [r3, #24]
 4157 00c6 02E0     		b	.L313
 4158              	.L312:
1113:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1114:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   else
1115:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
1116:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     RCC_OscInitStruct->LSIState = RCC_LSI_OFF;
 4159              		.loc 1 1116 0
 4160 00c8 7B68     		ldr	r3, [r7, #4]
 4161 00ca 0022     		movs	r2, #0
 4162 00cc 9A61     		str	r2, [r3, #24]
 4163              	.L313:
1117:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1118:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
1119:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
1120:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get the PLL configuration -----------------------------------------------*/
1121:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if((RCC->CR &RCC_CR_PLLON) == RCC_CR_PLLON)
 4164              		.loc 1 1121 0
 4165 00ce 0F4B     		ldr	r3, .L316
 4166 00d0 1B68     		ldr	r3, [r3]
 4167 00d2 03F08073 		and	r3, r3, #16777216
 4168 00d6 002B     		cmp	r3, #0
 4169 00d8 03D0     		beq	.L314
ARM GAS  /tmp/cchVbToz.s 			page 106


1122:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
1123:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     RCC_OscInitStruct->PLL.PLLState = RCC_PLL_ON;
 4170              		.loc 1 1123 0
 4171 00da 7B68     		ldr	r3, [r7, #4]
 4172 00dc 0222     		movs	r2, #2
 4173 00de DA61     		str	r2, [r3, #28]
 4174 00e0 02E0     		b	.L315
 4175              	.L314:
1124:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1125:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   else
1126:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
1127:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     RCC_OscInitStruct->PLL.PLLState = RCC_PLL_OFF;
 4176              		.loc 1 1127 0
 4177 00e2 7B68     		ldr	r3, [r7, #4]
 4178 00e4 0122     		movs	r2, #1
 4179 00e6 DA61     		str	r2, [r3, #28]
 4180              	.L315:
1128:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1129:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLSource = (uint32_t)(RCC->CFGR & RCC_CFGR_PLLSRC);
 4181              		.loc 1 1129 0
 4182 00e8 084B     		ldr	r3, .L316
 4183 00ea 5B68     		ldr	r3, [r3, #4]
 4184 00ec 03F48032 		and	r2, r3, #65536
 4185 00f0 7B68     		ldr	r3, [r7, #4]
 4186 00f2 1A62     		str	r2, [r3, #32]
1130:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLMUL = (uint32_t)(RCC->CFGR & RCC_CFGR_PLLMUL);
 4187              		.loc 1 1130 0
 4188 00f4 054B     		ldr	r3, .L316
 4189 00f6 5B68     		ldr	r3, [r3, #4]
 4190 00f8 03F47012 		and	r2, r3, #3932160
 4191 00fc 7B68     		ldr	r3, [r7, #4]
 4192 00fe 5A62     		str	r2, [r3, #36]
1131:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
1132:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PREDIV = (uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV);
1133:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
1134:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 4193              		.loc 1 1134 0
 4194 0100 1437     		adds	r7, r7, #20
 4195              	.LCFI55:
 4196              		.cfi_def_cfa_offset 4
 4197 0102 BD46     		mov	sp, r7
 4198              	.LCFI56:
 4199              		.cfi_def_cfa_register 13
 4200              		@ sp needed
 4201 0104 5DF8047B 		ldr	r7, [sp], #4
 4202              	.LCFI57:
 4203              		.cfi_restore 7
 4204              		.cfi_def_cfa_offset 0
 4205 0108 7047     		bx	lr
 4206              	.L317:
 4207 010a 00BF     		.align	2
 4208              	.L316:
 4209 010c 00100240 		.word	1073876992
 4210              		.cfi_endproc
 4211              	.LFE133:
 4213              		.section	.text.HAL_RCC_GetClockConfig,"ax",%progbits
 4214              		.align	2
ARM GAS  /tmp/cchVbToz.s 			page 107


 4215              		.global	HAL_RCC_GetClockConfig
 4216              		.thumb
 4217              		.thumb_func
 4219              	HAL_RCC_GetClockConfig:
 4220              	.LFB134:
1135:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
1136:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
1137:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Get the RCC_ClkInitStruct according to the internal 
1138:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * RCC configuration registers.
1139:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @param  RCC_ClkInitStruct pointer to an RCC_ClkInitTypeDef structure that 
1140:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * contains the current clock configuration.
1141:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @param  pFLatency Pointer on the Flash Latency.
1142:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval None
1143:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
1144:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
1145:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
 4221              		.loc 1 1145 0
 4222              		.cfi_startproc
 4223              		@ args = 0, pretend = 0, frame = 8
 4224              		@ frame_needed = 1, uses_anonymous_args = 0
 4225              		@ link register save eliminated.
 4226 0000 80B4     		push	{r7}
 4227              	.LCFI58:
 4228              		.cfi_def_cfa_offset 4
 4229              		.cfi_offset 7, -4
 4230 0002 83B0     		sub	sp, sp, #12
 4231              	.LCFI59:
 4232              		.cfi_def_cfa_offset 16
 4233 0004 00AF     		add	r7, sp, #0
 4234              	.LCFI60:
 4235              		.cfi_def_cfa_register 7
 4236 0006 7860     		str	r0, [r7, #4]
 4237 0008 3960     		str	r1, [r7]
1146:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Check the parameters */
1147:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   assert_param(RCC_ClkInitStruct != NULL);
1148:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   assert_param(pFLatency != NULL);
1149:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
1150:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Set all possible values for the Clock type parameter --------------------*/
1151:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | 
 4238              		.loc 1 1151 0
 4239 000a 7B68     		ldr	r3, [r7, #4]
 4240 000c 0F22     		movs	r2, #15
 4241 000e 1A60     		str	r2, [r3]
1152:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
1153:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get the SYSCLK configuration --------------------------------------------*/ 
1154:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 4242              		.loc 1 1154 0
 4243 0010 114B     		ldr	r3, .L319
 4244 0012 5B68     		ldr	r3, [r3, #4]
 4245 0014 03F00302 		and	r2, r3, #3
 4246 0018 7B68     		ldr	r3, [r7, #4]
 4247 001a 5A60     		str	r2, [r3, #4]
1155:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
1156:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get the HCLK configuration ----------------------------------------------*/ 
1157:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE); 
 4248              		.loc 1 1157 0
 4249 001c 0E4B     		ldr	r3, .L319
ARM GAS  /tmp/cchVbToz.s 			page 108


 4250 001e 5B68     		ldr	r3, [r3, #4]
 4251 0020 03F0F002 		and	r2, r3, #240
 4252 0024 7B68     		ldr	r3, [r7, #4]
 4253 0026 9A60     		str	r2, [r3, #8]
1158:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
1159:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get the APB1 configuration ----------------------------------------------*/ 
1160:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);   
 4254              		.loc 1 1160 0
 4255 0028 0B4B     		ldr	r3, .L319
 4256 002a 5B68     		ldr	r3, [r3, #4]
 4257 002c 03F4E062 		and	r2, r3, #1792
 4258 0030 7B68     		ldr	r3, [r7, #4]
 4259 0032 DA60     		str	r2, [r3, #12]
1161:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
1162:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get the APB2 configuration ----------------------------------------------*/ 
1163:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 4260              		.loc 1 1163 0
 4261 0034 084B     		ldr	r3, .L319
 4262 0036 5B68     		ldr	r3, [r3, #4]
 4263 0038 03F46053 		and	r3, r3, #14336
 4264 003c DA08     		lsrs	r2, r3, #3
 4265 003e 7B68     		ldr	r3, [r7, #4]
 4266 0040 1A61     		str	r2, [r3, #16]
1164:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
1165:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get the Flash Wait State (Latency) configuration ------------------------*/   
1166:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY); 
 4267              		.loc 1 1166 0
 4268 0042 064B     		ldr	r3, .L319+4
 4269 0044 1B68     		ldr	r3, [r3]
 4270 0046 03F00702 		and	r2, r3, #7
 4271 004a 3B68     		ldr	r3, [r7]
 4272 004c 1A60     		str	r2, [r3]
1167:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 4273              		.loc 1 1167 0
 4274 004e 0C37     		adds	r7, r7, #12
 4275              	.LCFI61:
 4276              		.cfi_def_cfa_offset 4
 4277 0050 BD46     		mov	sp, r7
 4278              	.LCFI62:
 4279              		.cfi_def_cfa_register 13
 4280              		@ sp needed
 4281 0052 5DF8047B 		ldr	r7, [sp], #4
 4282              	.LCFI63:
 4283              		.cfi_restore 7
 4284              		.cfi_def_cfa_offset 0
 4285 0056 7047     		bx	lr
 4286              	.L320:
 4287              		.align	2
 4288              	.L319:
 4289 0058 00100240 		.word	1073876992
 4290 005c 00200240 		.word	1073881088
 4291              		.cfi_endproc
 4292              	.LFE134:
 4294              		.section	.text.HAL_RCC_NMI_IRQHandler,"ax",%progbits
 4295              		.align	2
 4296              		.global	HAL_RCC_NMI_IRQHandler
 4297              		.thumb
ARM GAS  /tmp/cchVbToz.s 			page 109


 4298              		.thumb_func
 4300              	HAL_RCC_NMI_IRQHandler:
 4301              	.LFB135:
1168:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
1169:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
1170:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief This function handles the RCC CSS interrupt request.
1171:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note This API should be called under the NMI_Handler().
1172:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval None
1173:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
1174:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** void HAL_RCC_NMI_IRQHandler(void)
1175:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
 4302              		.loc 1 1175 0
 4303              		.cfi_startproc
 4304              		@ args = 0, pretend = 0, frame = 0
 4305              		@ frame_needed = 1, uses_anonymous_args = 0
 4306 0000 80B5     		push	{r7, lr}
 4307              	.LCFI64:
 4308              		.cfi_def_cfa_offset 8
 4309              		.cfi_offset 7, -8
 4310              		.cfi_offset 14, -4
 4311 0002 00AF     		add	r7, sp, #0
 4312              	.LCFI65:
 4313              		.cfi_def_cfa_register 7
1176:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Check RCC CSSF flag  */
1177:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(__HAL_RCC_GET_IT(RCC_IT_CSS))
 4314              		.loc 1 1177 0
 4315 0004 054B     		ldr	r3, .L323
 4316 0006 9B68     		ldr	r3, [r3, #8]
 4317 0008 03F08003 		and	r3, r3, #128
 4318 000c 002B     		cmp	r3, #0
 4319 000e 04D0     		beq	.L321
1178:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
1179:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* RCC Clock Security System interrupt user callback */
1180:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     HAL_RCC_CSSCallback();
 4320              		.loc 1 1180 0
 4321 0010 FFF7FEFF 		bl	HAL_RCC_CSSCallback
1181:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
1182:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Clear RCC CSS pending bit */
1183:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     __HAL_RCC_CLEAR_IT(RCC_IT_CSS);
 4322              		.loc 1 1183 0
 4323 0014 024B     		ldr	r3, .L323+4
 4324 0016 8022     		movs	r2, #128
 4325 0018 1A70     		strb	r2, [r3]
 4326              	.L321:
1184:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1185:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 4327              		.loc 1 1185 0
 4328 001a 80BD     		pop	{r7, pc}
 4329              	.L324:
 4330              		.align	2
 4331              	.L323:
 4332 001c 00100240 		.word	1073876992
 4333 0020 0A100240 		.word	1073877002
 4334              		.cfi_endproc
 4335              	.LFE135:
 4337              		.section	.text.HAL_RCC_CSSCallback,"ax",%progbits
 4338              		.align	2
ARM GAS  /tmp/cchVbToz.s 			page 110


 4339              		.weak	HAL_RCC_CSSCallback
 4340              		.thumb
 4341              		.thumb_func
 4343              	HAL_RCC_CSSCallback:
 4344              	.LFB136:
1186:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
1187:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
1188:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  RCC Clock Security System interrupt callback
1189:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval none
1190:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
1191:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** __weak void HAL_RCC_CSSCallback(void)
1192:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
 4345              		.loc 1 1192 0
 4346              		.cfi_startproc
 4347              		@ args = 0, pretend = 0, frame = 0
 4348              		@ frame_needed = 1, uses_anonymous_args = 0
 4349              		@ link register save eliminated.
 4350 0000 80B4     		push	{r7}
 4351              	.LCFI66:
 4352              		.cfi_def_cfa_offset 4
 4353              		.cfi_offset 7, -4
 4354 0002 00AF     		add	r7, sp, #0
 4355              	.LCFI67:
 4356              		.cfi_def_cfa_register 7
1193:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* NOTE : This function Should not be modified, when the callback is needed,
1194:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     the HAL_RCC_CSSCallback could be implemented in the user file
1195:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     */ 
1196:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 4357              		.loc 1 1196 0
 4358 0004 BD46     		mov	sp, r7
 4359              	.LCFI68:
 4360              		.cfi_def_cfa_register 13
 4361              		@ sp needed
 4362 0006 5DF8047B 		ldr	r7, [sp], #4
 4363              	.LCFI69:
 4364              		.cfi_restore 7
 4365              		.cfi_def_cfa_offset 0
 4366 000a 7047     		bx	lr
 4367              		.cfi_endproc
 4368              	.LFE136:
 4370              		.text
 4371              	.Letext0:
 4372              		.file 3 "/usr/include/newlib/machine/_default_types.h"
 4373              		.file 4 "/usr/include/newlib/sys/_stdint.h"
 4374              		.file 5 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f303x8.h"
 4375              		.file 6 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h"
 4376              		.file 7 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_def.h"
 4377              		.file 8 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_rcc.h"
 4378              		.file 9 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_gpio.h"
 4379              		.file 10 "Drivers/CMSIS/Include/core_cm4.h"
 4380              		.file 11 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/system_stm32f3xx.h"
ARM GAS  /tmp/cchVbToz.s 			page 111


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f3xx_hal_rcc.c
     /tmp/cchVbToz.s:25     .rodata.aPLLMULFactorTable:0000000000000000 aPLLMULFactorTable
     /tmp/cchVbToz.s:22     .rodata.aPLLMULFactorTable:0000000000000000 $d
     /tmp/cchVbToz.s:47     .rodata.aPredivFactorTable:0000000000000000 aPredivFactorTable
     /tmp/cchVbToz.s:44     .rodata.aPredivFactorTable:0000000000000000 $d
     /tmp/cchVbToz.s:65     .text.HAL_RCC_DeInit:0000000000000000 $t
     /tmp/cchVbToz.s:70     .text.HAL_RCC_DeInit:0000000000000000 HAL_RCC_DeInit
     /tmp/cchVbToz.s:271    .text.HAL_RCC_DeInit:000000000000012c $d
     /tmp/cchVbToz.s:280    .text.HAL_RCC_OscConfig:0000000000000000 $t
     /tmp/cchVbToz.s:285    .text.HAL_RCC_OscConfig:0000000000000000 HAL_RCC_OscConfig
     /tmp/cchVbToz.s:712    .text.HAL_RCC_OscConfig:00000000000002e8 $d
     /tmp/cchVbToz.s:714    .text.HAL_RCC_OscConfig:00000000000002ec $t
     /tmp/cchVbToz.s:1162   .text.HAL_RCC_OscConfig:00000000000005f8 $d
     /tmp/cchVbToz.s:1165   .text.HAL_RCC_OscConfig:00000000000005fc $t
     /tmp/cchVbToz.s:1621   .text.HAL_RCC_OscConfig:0000000000000918 $d
     /tmp/cchVbToz.s:1624   .text.HAL_RCC_OscConfig:0000000000000920 $t
     /tmp/cchVbToz.s:2026   .text.HAL_RCC_OscConfig:0000000000000bf0 $d
     /tmp/cchVbToz.s:2030   .text.HAL_RCC_OscConfig:0000000000000bf8 $t
     /tmp/cchVbToz.s:2400   .text.HAL_RCC_OscConfig:0000000000000e90 $d
     /tmp/cchVbToz.s:2403   .text.HAL_RCC_OscConfig:0000000000000e94 $t
     /tmp/cchVbToz.s:2823   .text.HAL_RCC_OscConfig:0000000000001190 $d
     /tmp/cchVbToz.s:2826   .text.HAL_RCC_OscConfig:0000000000001194 $t
     /tmp/cchVbToz.s:2842   .text.HAL_RCC_ClockConfig:0000000000000000 $t
     /tmp/cchVbToz.s:2847   .text.HAL_RCC_ClockConfig:0000000000000000 HAL_RCC_ClockConfig
     /tmp/cchVbToz.s:3312   .text.HAL_RCC_ClockConfig:00000000000002ac $d
     /tmp/cchVbToz.s:3316   .text.HAL_RCC_ClockConfig:00000000000002b4 $t
     /tmp/cchVbToz.s:3681   .text.HAL_RCC_GetSysClockFreq:0000000000000000 HAL_RCC_GetSysClockFreq
     /tmp/cchVbToz.s:3459   .text.HAL_RCC_ClockConfig:00000000000003a4 $d
     /tmp/cchVbToz.s:3467   .text.HAL_RCC_MCOConfig:0000000000000000 $t
     /tmp/cchVbToz.s:3472   .text.HAL_RCC_MCOConfig:0000000000000000 HAL_RCC_MCOConfig
     /tmp/cchVbToz.s:3547   .text.HAL_RCC_MCOConfig:0000000000000064 $d
     /tmp/cchVbToz.s:3552   .text.HAL_RCC_EnableCSS:0000000000000000 $t
     /tmp/cchVbToz.s:3557   .text.HAL_RCC_EnableCSS:0000000000000000 HAL_RCC_EnableCSS
     /tmp/cchVbToz.s:3614   .text.HAL_RCC_DisableCSS:0000000000000000 $t
     /tmp/cchVbToz.s:3619   .text.HAL_RCC_DisableCSS:0000000000000000 HAL_RCC_DisableCSS
     /tmp/cchVbToz.s:3676   .text.HAL_RCC_GetSysClockFreq:0000000000000000 $t
     /tmp/cchVbToz.s:3829   .text.HAL_RCC_GetSysClockFreq:00000000000000c0 $d
     /tmp/cchVbToz.s:3838   .text.HAL_RCC_GetHCLKFreq:0000000000000000 $t
     /tmp/cchVbToz.s:3843   .text.HAL_RCC_GetHCLKFreq:0000000000000000 HAL_RCC_GetHCLKFreq
     /tmp/cchVbToz.s:3874   .text.HAL_RCC_GetHCLKFreq:0000000000000014 $d
     /tmp/cchVbToz.s:3879   .text.HAL_RCC_GetPCLK1Freq:0000000000000000 $t
     /tmp/cchVbToz.s:3884   .text.HAL_RCC_GetPCLK1Freq:0000000000000000 HAL_RCC_GetPCLK1Freq
     /tmp/cchVbToz.s:3941   .text.HAL_RCC_GetPCLK1Freq:000000000000003c $d
     /tmp/cchVbToz.s:3947   .text.HAL_RCC_GetPCLK2Freq:0000000000000000 $t
     /tmp/cchVbToz.s:3952   .text.HAL_RCC_GetPCLK2Freq:0000000000000000 HAL_RCC_GetPCLK2Freq
     /tmp/cchVbToz.s:4009   .text.HAL_RCC_GetPCLK2Freq:000000000000003c $d
     /tmp/cchVbToz.s:4015   .text.HAL_RCC_GetOscConfig:0000000000000000 $t
     /tmp/cchVbToz.s:4020   .text.HAL_RCC_GetOscConfig:0000000000000000 HAL_RCC_GetOscConfig
     /tmp/cchVbToz.s:4209   .text.HAL_RCC_GetOscConfig:000000000000010c $d
     /tmp/cchVbToz.s:4214   .text.HAL_RCC_GetClockConfig:0000000000000000 $t
     /tmp/cchVbToz.s:4219   .text.HAL_RCC_GetClockConfig:0000000000000000 HAL_RCC_GetClockConfig
     /tmp/cchVbToz.s:4289   .text.HAL_RCC_GetClockConfig:0000000000000058 $d
     /tmp/cchVbToz.s:4295   .text.HAL_RCC_NMI_IRQHandler:0000000000000000 $t
     /tmp/cchVbToz.s:4300   .text.HAL_RCC_NMI_IRQHandler:0000000000000000 HAL_RCC_NMI_IRQHandler
     /tmp/cchVbToz.s:4343   .text.HAL_RCC_CSSCallback:0000000000000000 HAL_RCC_CSSCallback
     /tmp/cchVbToz.s:4332   .text.HAL_RCC_NMI_IRQHandler:000000000000001c $d
ARM GAS  /tmp/cchVbToz.s 			page 112


     /tmp/cchVbToz.s:4338   .text.HAL_RCC_CSSCallback:0000000000000000 $t
                     .debug_frame:0000000000000010 $d

UNDEFINED SYMBOLS
HAL_GetTick
HAL_InitTick
SystemCoreClock
AHBPrescTable
HAL_GPIO_Init
APBPrescTable
