//Verilog generated by VPR  from post-place-and-route implementation
module fabric_test (
    input \$auto$clkbufmap.cc:339:execute$439 ,
    input \$iopadmap$clk ,
    input \$iopadmap$en ,
    output \$iopadmap$data_o ,
    output \$auto$rs_design_edit.cc:885:execute$448 ,
    output \$auto$rs_design_edit.cc:885:execute$449 
);

    //Wires
    wire \$auto$clkbufmap.cc:339:execute$439_output_0_0 ;
    wire \$iopadmap$clk_output_0_0 ;
    wire \$iopadmap$en_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:885:execute$448_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:885:execute$449_output_0_0 ;
    wire \lut_$iopadmap$data_o_output_0_0 ;
    wire \lut_$true_output_0_0 ;
    wire \dffnre_$abc$186$lo0_output_0_0 ;
    wire \lut_$abc$433$techmap$techmap354$abc$191$auto$blifparse.cc:377:parse_blif$192.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:342$312_Y_output_0_0 ;
    wire \dffnre_$abc$186$lo0_clock_0_0 ;
    wire \lut_$abc$433$techmap$techmap354$abc$191$auto$blifparse.cc:377:parse_blif$192.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:342$312_Y_input_0_2 ;
    wire \lut_$iopadmap$data_o_input_0_0 ;
    wire \$auto$rs_design_edit.cc:885:execute$448_input_0_0 ;
    wire \$auto$rs_design_edit.cc:885:execute$449_input_0_0 ;
    wire \$iopadmap$data_o_input_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:885:execute$449_input_0_4 ;
    wire \lut_$auto$rs_design_edit.cc:885:execute$448_input_0_4 ;
    wire \dffnre_$abc$186$lo0_input_0_0 ;
    wire \dffnre_$abc$186$lo0_input_2_0 ;
    wire \lut_$iopadmap$data_o_input_0_1 ;
    wire \dffnre_$abc$186$lo0_input_1_0 ;

    //IO assignments
    assign \$iopadmap$data_o  = \$iopadmap$data_o_input_0_0 ;
    assign \$auto$rs_design_edit.cc:885:execute$448  = \$auto$rs_design_edit.cc:885:execute$448_input_0_0 ;
    assign \$auto$rs_design_edit.cc:885:execute$449  = \$auto$rs_design_edit.cc:885:execute$449_input_0_0 ;
    assign \$auto$clkbufmap.cc:339:execute$439_output_0_0  = \$auto$clkbufmap.cc:339:execute$439 ;
    assign \$iopadmap$clk_output_0_0  = \$iopadmap$clk ;
    assign \$iopadmap$en_output_0_0  = \$iopadmap$en ;

    //Interconnect
    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:339:execute$439_output_0_0_to_dffnre_$abc$186$lo0_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:339:execute$439_output_0_0 ),
        .dataout(\dffnre_$abc$186$lo0_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$clk_output_0_0_to_lut_$abc$433$techmap$techmap354$abc$191$auto$blifparse.cc:377:parse_blif$192.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:342$312_Y_input_0_2  (
        .datain(\$iopadmap$clk_output_0_0 ),
        .dataout(\lut_$abc$433$techmap$techmap354$abc$191$auto$blifparse.cc:377:parse_blif$192.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:342$312_Y_input_0_2 )
    );

    fpga_interconnect \routing_segment_$iopadmap$en_output_0_0_to_lut_$iopadmap$data_o_input_0_0  (
        .datain(\$iopadmap$en_output_0_0 ),
        .dataout(\lut_$iopadmap$data_o_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:885:execute$448_output_0_0_to_$auto$rs_design_edit.cc:885:execute$448_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:885:execute$448_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:885:execute$448_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:885:execute$449_output_0_0_to_$auto$rs_design_edit.cc:885:execute$449_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:885:execute$449_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:885:execute$449_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$data_o_output_0_0_to_$iopadmap$data_o_input_0_0  (
        .datain(\lut_$iopadmap$data_o_output_0_0 ),
        .dataout(\$iopadmap$data_o_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:885:execute$449_input_0_4  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:885:execute$449_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:885:execute$448_input_0_4  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:885:execute$448_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffnre_$abc$186$lo0_input_0_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffnre_$abc$186$lo0_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffnre_$abc$186$lo0_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffnre_$abc$186$lo0_input_2_0 )
    );

    fpga_interconnect \routing_segment_dffnre_$abc$186$lo0_output_0_0_to_lut_$iopadmap$data_o_input_0_1  (
        .datain(\dffnre_$abc$186$lo0_output_0_0 ),
        .dataout(\lut_$iopadmap$data_o_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$433$techmap$techmap354$abc$191$auto$blifparse.cc:377:parse_blif$192.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:342$312_Y_output_0_0_to_dffnre_$abc$186$lo0_input_1_0  (
        .datain(\lut_$abc$433$techmap$techmap354$abc$191$auto$blifparse.cc:377:parse_blif$192.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:342$312_Y_output_0_0 ),
        .dataout(\dffnre_$abc$186$lo0_input_1_0 )
    );


    //Cell instances
    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$auto$rs_design_edit.cc:885:execute$449  (
        .in({
            \lut_$auto$rs_design_edit.cc:885:execute$449_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$rs_design_edit.cc:885:execute$449_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$auto$rs_design_edit.cc:885:execute$448  (
        .in({
            \lut_$auto$rs_design_edit.cc:885:execute$448_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$rs_design_edit.cc:885:execute$448_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000001)
    ) \lut_$true  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$true_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000001)
    ) \lut_$abc$433$techmap$techmap354$abc$191$auto$blifparse.cc:377:parse_blif$192.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:342$312_Y  (
        .in({
            1'b0,
            1'b0,
            \lut_$abc$433$techmap$techmap354$abc$191$auto$blifparse.cc:377:parse_blif$192.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:342$312_Y_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$433$techmap$techmap354$abc$191$auto$blifparse.cc:377:parse_blif$192.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:342$312_Y_output_0_0 )
    );

    DFFNRE #(
    ) \dffnre_$abc$186$lo0  (
        .C(\dffnre_$abc$186$lo0_clock_0_0 ),
        .D(\dffnre_$abc$186$lo0_input_0_0 ),
        .E(\dffnre_$abc$186$lo0_input_2_0 ),
        .R(\dffnre_$abc$186$lo0_input_1_0 ),
        .Q(\dffnre_$abc$186$lo0_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$iopadmap$data_o  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            \lut_$iopadmap$data_o_input_0_1 ,
            \lut_$iopadmap$data_o_input_0_0 
         }),
        .out(\lut_$iopadmap$data_o_output_0_0 )
    );


endmodule
