[*]
[*] GTKWave Analyzer v3.3.104 (w)1999-2020 BSI
[*] Mon Mar 13 00:50:39 2023
[*]
[dumpfile] "/home/hakam/Repos/axil_UART_core/tb/axi_tb.vcd"
[dumpfile_mtime] "Mon Mar 13 00:49:17 2023"
[dumpfile_size] 3310337
[savefile] "/home/hakam/Repos/axil_UART_core/tb/UART_core_gtk.gtkw"
[timestart] 0
[size] 1920 1043
[pos] -1 -1
*-23.872761 139000 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
[treeopen] axi_tb.
[treeopen] axi_tb.UART.
[sst_width] 327
[signals_width] 331
[sst_expanded] 1
[sst_vpaned_height] 297
@28
axi_tb.S_AXI_ACLK
@200
-Send Function Signals
-UART RX signals
@28
axi_tb.Clk_50M
axi_tb.UART.UART_receive_controller.Enable
axi_tb.UART.UART_receive_controller.RXC_state[1:0]
@24
axi_tb.UART.UART_receive_controller.tick_count[3:0]
axi_tb.UART.UART_receive_controller.data_count[2:0]
@28
axi_tb.UART.UART_receive_controller.UART_RX_I
axi_tb.UART.UART_receive_controller.data_buffer[7:0]
@22
axi_tb.UART.UART_receive_controller.RX_data[7:0]
@28
axi_tb.UART.UART_receive_controller.Unload_data
axi_tb.UART.UART_receive_controller.Empty
@200
-UART TX Signals
@28
axi_tb.UART.UART_transmit_controller.Clk
axi_tb.UART.UART_transmit_controller.Enable
axi_tb.UART.UART_transmit_controller.Ready
@29
axi_tb.UART.UART_transmit_controller.w_en
@28
axi_tb.UART.UART_transmit_controller.Resetn
axi_tb.UART.UART_transmit_controller.TX_data_out
axi_tb.UART.UART_transmit_controller.TX_state[1:0]
axi_tb.UART.UART_transmit_controller.baud_tick
axi_tb.UART.UART_transmit_controller.data_shift_out[7:0]
@200
-tx_fifo
@28
axi_tb.UART.tx_fifo.Clk
axi_tb.UART.tx_fifo.Resetn
@24
axi_tb.UART.tx_fifo.front[6:0]
axi_tb.UART.tx_fifo.back[6:0]
axi_tb.UART.tx_fifo.data_in[7:0]
@22
axi_tb.UART.tx_fifo.data_out[7:0]
@28
axi_tb.UART.tx_fifo.empty
axi_tb.UART.tx_fifo.full
axi_tb.UART.tx_fifo.wr_en
@200
-Baud Gen signals
@28
axi_tb.UART.UART_bridge.Clk
axi_tb.UART.UART_bridge.Resetn
axi_tb.UART.UART_bridge.baud_tick
[pattern_trace] 1
[pattern_trace] 0
