# Digital-VLSI-SoC-design-and-planning

## Contents
## ğŸ“˜ Day 1 - Inception of Open-Source EDA, OpenLANE and Sky130 PDK 

### ğŸ”¬ Theory
This section introduces the basics of open-source EDA tools, OpenLANE flow, and Sky130 PDK. It explains how open-source efforts enable VLSI enthusiasts and students to carry out industry-grade digital SoC implementation flows.

### âš™ï¸ Implementation

#### Tasks:

- âœ… Run `picorv32a` design synthesis using OpenLANE flow and generate necessary outputs  
- âœ… Calculate the Flop Ratio

1. Run 'picorv32a' design synthesis using OpenLANE flow and generate necessary outputs.

## ğŸ“˜ Day 2 - Good floorplan vs bad floorplan and introduction to library cells 
## ğŸ“˜ Day 3 - Design library cell using Magic Layout and ngspice characterization 
## ğŸ“˜ Day 4 - Pre-layout timing analysis and importance of good clock tree 
## ğŸ“˜ Day 5 - Final steps for RTL2GDS using tritonRoute and openSTA 













