ARM GAS  /tmp/ccfFLuXD.s 			page 1


   1              		.cpu cortex-m0plus
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 4
   9              		.eabi_attribute 34, 0
  10              		.eabi_attribute 18, 4
  11              		.file	"stm32g0xx_hal_rcc_ex.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.HAL_RCCEx_PeriphCLKConfig,"ax",%progbits
  16              		.align	1
  17              		.global	HAL_RCCEx_PeriphCLKConfig
  18              		.arch armv6s-m
  19              		.syntax unified
  20              		.code	16
  21              		.thumb_func
  22              		.fpu softvfp
  24              	HAL_RCCEx_PeriphCLKConfig:
  25              	.LVL0:
  26              	.LFB301:
  27              		.file 1 "Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c"
   1:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** /**
   2:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   ******************************************************************************
   3:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   * @file    stm32g0xx_hal_rcc_ex.c
   4:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   * @author  MCD Application Team
   5:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   * @brief   Extended RCC HAL module driver.
   6:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *          This file provides firmware functions to manage the following
   7:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *          functionalities RCC extended peripheral:
   8:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *           + Extended Peripheral Control functions
   9:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *           + Extended Clock management functions
  10:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *
  11:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   ******************************************************************************
  12:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   * @attention
  13:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *
  14:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   * <h2><center>&copy; Copyright (c) 2018 STMicroelectronics. 
  15:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   * All rights reserved.</center></h2>
  16:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *
  17:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  18:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   * the "License"; You may not use this file except in compliance with the 
  19:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   * License. You may obtain a copy of the License at:
  20:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *                        opensource.org/licenses/BSD-3-Clause
  21:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *
  22:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   ******************************************************************************
  23:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   */
  24:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
  25:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** /* Includes ------------------------------------------------------------------*/
  26:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #include "stm32g0xx_hal.h"
  27:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
  28:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** /** @addtogroup STM32G0xx_HAL_Driver
  29:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   * @{
  30:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   */
  31:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
ARM GAS  /tmp/ccfFLuXD.s 			page 2


  32:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** /** @defgroup RCCEx RCCEx
  33:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   * @brief RCC Extended HAL module driver
  34:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   * @{
  35:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   */
  36:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
  37:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #ifdef HAL_RCC_MODULE_ENABLED
  38:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
  39:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** /* Private typedef -----------------------------------------------------------*/
  40:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** /* Private defines -----------------------------------------------------------*/
  41:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** /** @defgroup RCCEx_Private_Constants RCCEx Private Constants
  42:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****  * @{
  43:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****  */
  44:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #define PLL_TIMEOUT_VALUE        100U /* 100 ms (minimum Tick + 1)  */
  45:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
  46:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #define LSCO_CLK_ENABLE()     __HAL_RCC_GPIOA_CLK_ENABLE()
  47:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #define LSCO_GPIO_PORT        GPIOA
  48:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #define LSCO_PIN              GPIO_PIN_2
  49:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** /**
  50:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   * @}
  51:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   */
  52:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
  53:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** /* Private macros ------------------------------------------------------------*/
  54:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** /* Private variables ---------------------------------------------------------*/
  55:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** /* Private function prototypes -----------------------------------------------*/
  56:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** /* Exported functions --------------------------------------------------------*/
  57:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
  58:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** /** @defgroup RCCEx_Exported_Functions RCCEx Exported Functions
  59:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   * @{
  60:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   */
  61:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
  62:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** /** @defgroup RCCEx_Exported_Functions_Group1 Extended Peripheral Control functions
  63:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****  *  @brief  Extended Peripheral Control functions
  64:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****  *
  65:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** @verbatim
  66:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****  ===============================================================================
  67:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****                 ##### Extended Peripheral Control functions  #####
  68:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****  ===============================================================================
  69:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     [..]
  70:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     This subsection provides a set of functions allowing to control the RCC Clocks
  71:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     frequencies.
  72:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     [..]
  73:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     (@) Important note: Care must be taken when @ref HAL_RCCEx_PeriphCLKConfig() is used to
  74:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         select the RTC clock source; in this case the Backup domain will be reset in
  75:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         order to modify the RTC Clock source, as consequence RTC registers (including
  76:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         the backup registers) and RCC_BDCR register are set to their reset values.
  77:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
  78:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** @endverbatim
  79:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   * @{
  80:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   */
  81:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** /**
  82:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   * @brief  Initialize the RCC extended peripherals clocks according to the specified
  83:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *         parameters in the @ref RCC_PeriphCLKInitTypeDef.
  84:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   * @param  PeriphClkInit  pointer to a @ref RCC_PeriphCLKInitTypeDef structure that
  85:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *         contains a field PeriphClockSelection which can be a combination of the following value
  86:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_RTC  RTC peripheral clock
  87:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_ADC    ADC peripheral clock
  88:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_I2C1   I2C1 peripheral clock
ARM GAS  /tmp/ccfFLuXD.s 			page 3


  89:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_I2S1   I2S1 peripheral clock
  90:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_USART1 USART1 peripheral clock
  91:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_CEC     CEC peripheral clock     (1)
  92:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_LPTIM1  LPTIM1 peripheral clock  (1)
  93:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_LPTIM2  LPTIM2 peripheral clock  (1)
  94:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_LPUART1 LPUART1 peripheral clock (1)
  95:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_RNG     RNG peripheral clock     (1)
  96:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_TIM1    TIM1 peripheral clock    (1)(2)
  97:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_TIM15   TIM15 peripheral clock   (1)(2)
  98:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_USART2  USART2 peripheral clock     (2)
  99:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *
 100:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   * @note   (1) Peripherals are not available on all devices
 101:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   * @note   (2) Peripherals clock selection is not available on all devices
 102:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   * @note   Care must be taken when @ref HAL_RCCEx_PeriphCLKConfig() is used to select
 103:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *         the RTC clock source: in this case the access to Backup domain is enabled.
 104:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *
 105:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   * @retval HAL status
 106:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   */
 107:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
 108:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** {
  28              		.loc 1 108 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 16
  31              		@ frame_needed = 0, uses_anonymous_args = 0
 109:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   uint32_t tmpregister;
  32              		.loc 1 109 3 view .LVU1
 110:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   uint32_t tickstart;
  33              		.loc 1 110 3 view .LVU2
 111:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
  34              		.loc 1 111 3 view .LVU3
 112:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   HAL_StatusTypeDef status = HAL_OK;   /* Final status */
  35              		.loc 1 112 3 view .LVU4
 113:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 114:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   /* Check the parameters */
 115:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  36              		.loc 1 115 3 view .LVU5
 116:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 117:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   /*-------------------------- RTC clock source configuration ----------------------*/
 118:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
  37              		.loc 1 118 3 view .LVU6
 108:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   uint32_t tmpregister;
  38              		.loc 1 108 1 is_stmt 0 view .LVU7
  39 0000 F0B5     		push	{r4, r5, r6, r7, lr}
  40              	.LCFI0:
  41              		.cfi_def_cfa_offset 20
  42              		.cfi_offset 4, -20
  43              		.cfi_offset 5, -16
  44              		.cfi_offset 6, -12
  45              		.cfi_offset 7, -8
  46              		.cfi_offset 14, -4
  47 0002 0500     		movs	r5, r0
  48              		.loc 1 118 6 view .LVU8
  49 0004 2B68     		ldr	r3, [r5]
 112:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
  50              		.loc 1 112 21 view .LVU9
  51 0006 0020     		movs	r0, #0
  52              	.LVL1:
ARM GAS  /tmp/ccfFLuXD.s 			page 4


 108:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   uint32_t tmpregister;
  53              		.loc 1 108 1 view .LVU10
  54 0008 85B0     		sub	sp, sp, #20
  55              	.LCFI1:
  56              		.cfi_def_cfa_offset 40
  57              		.loc 1 118 6 view .LVU11
  58 000a 9B03     		lsls	r3, r3, #14
  59 000c 3CD5     		bpl	.L2
  60              	.LBB2:
 119:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   {
 120:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     FlagStatus       pwrclkchanged = RESET;
  61              		.loc 1 120 5 is_stmt 1 view .LVU12
  62              	.LVL2:
 121:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 122:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     /* Check for RTC Parameters used to output RTCCLK */
 123:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
  63              		.loc 1 123 5 view .LVU13
 124:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 125:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     /* Enable Power Clock */
 126:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     if (__HAL_RCC_PWR_IS_CLK_DISABLED())
  64              		.loc 1 126 5 view .LVU14
  65              		.loc 1 126 9 is_stmt 0 view .LVU15
  66 000e 8022     		movs	r2, #128
  67 0010 714C     		ldr	r4, .L63
  68 0012 5205     		lsls	r2, r2, #21
  69 0014 E36B     		ldr	r3, [r4, #60]
 120:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
  70              		.loc 1 120 22 view .LVU16
  71 0016 0090     		str	r0, [sp]
  72              		.loc 1 126 8 view .LVU17
  73 0018 1342     		tst	r3, r2
  74 001a 08D1     		bne	.L3
 127:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     {
 128:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       __HAL_RCC_PWR_CLK_ENABLE();
  75              		.loc 1 128 7 is_stmt 1 view .LVU18
  76              	.LBB3:
  77              		.loc 1 128 7 view .LVU19
  78              		.loc 1 128 7 view .LVU20
  79 001c E36B     		ldr	r3, [r4, #60]
  80 001e 1343     		orrs	r3, r2
  81 0020 E363     		str	r3, [r4, #60]
  82              		.loc 1 128 7 view .LVU21
  83 0022 E36B     		ldr	r3, [r4, #60]
  84 0024 1340     		ands	r3, r2
  85 0026 0393     		str	r3, [sp, #12]
  86              		.loc 1 128 7 view .LVU22
  87 0028 039B     		ldr	r3, [sp, #12]
  88              	.LBE3:
  89              		.loc 1 128 7 view .LVU23
 129:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       pwrclkchanged = SET;
  90              		.loc 1 129 7 view .LVU24
  91              	.LVL3:
  92              		.loc 1 129 21 is_stmt 0 view .LVU25
  93 002a 0123     		movs	r3, #1
  94 002c 0093     		str	r3, [sp]
  95              	.LVL4:
  96              	.L3:
ARM GAS  /tmp/ccfFLuXD.s 			page 5


 130:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     }
 131:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 132:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     /* Enable write access to Backup domain */
 133:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     SET_BIT(PWR->CR1, PWR_CR1_DBP);
  97              		.loc 1 133 5 is_stmt 1 view .LVU26
  98 002e 8027     		movs	r7, #128
  99 0030 6A4E     		ldr	r6, .L63+4
 100 0032 7F00     		lsls	r7, r7, #1
 101 0034 3368     		ldr	r3, [r6]
 102 0036 3B43     		orrs	r3, r7
 103 0038 3360     		str	r3, [r6]
 134:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 135:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     /* Wait for Backup domain Write protection disable */
 136:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     tickstart = HAL_GetTick();
 104              		.loc 1 136 5 view .LVU27
 105              		.loc 1 136 17 is_stmt 0 view .LVU28
 106 003a FFF7FEFF 		bl	HAL_GetTick
 107              	.LVL5:
 108 003e 0190     		str	r0, [sp, #4]
 109              	.LVL6:
 137:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 138:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 110              		.loc 1 138 5 is_stmt 1 view .LVU29
 111              	.L4:
 112              		.loc 1 138 11 view .LVU30
 113              		.loc 1 138 16 is_stmt 0 view .LVU31
 114 0040 3368     		ldr	r3, [r6]
 115              		.loc 1 138 11 view .LVU32
 116 0042 3B42     		tst	r3, r7
 117 0044 12D0     		beq	.L6
 139:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     {
 140:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 141:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       {
 142:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         ret = HAL_TIMEOUT;
 143:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         break;
 144:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       }
 145:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     }
 146:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 147:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     if (ret == HAL_OK)
 118              		.loc 1 147 5 is_stmt 1 view .LVU33
 148:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     {
 149:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
 150:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 119              		.loc 1 150 7 view .LVU34
 120              		.loc 1 150 21 is_stmt 0 view .LVU35
 121 0046 E26D     		ldr	r2, [r4, #92]
 122              		.loc 1 150 19 view .LVU36
 123 0048 C023     		movs	r3, #192
 124 004a 1100     		movs	r1, r2
 125 004c 9B00     		lsls	r3, r3, #2
 126 004e 644E     		ldr	r6, .L63+8
 127 0050 1940     		ands	r1, r3
 128              	.LVL7:
 151:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 152:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       /* Reset the Backup domain only if the RTC Clock source selection is modified */
 153:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelectio
 129              		.loc 1 153 7 is_stmt 1 view .LVU37
ARM GAS  /tmp/ccfFLuXD.s 			page 6


 130              		.loc 1 153 10 is_stmt 0 view .LVU38
 131 0052 1A42     		tst	r2, r3
 132 0054 03D0     		beq	.L9
 133              		.loc 1 153 50 discriminator 1 view .LVU39
 134 0056 2B6B     		ldr	r3, [r5, #48]
 135 0058 9942     		cmp	r1, r3
 136 005a 00D0     		beq	.LCB106
 137 005c 9CE0     		b	.L8	@long jump
 138              	.LCB106:
 139              	.LVL8:
 140              	.L9:
 154:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       {
 155:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         /* Store the content of BDCR register before the reset of Backup Domain */
 156:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 157:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         /* RTC Clock selection can be changed only if the Backup Domain is reset */
 158:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         __HAL_RCC_BACKUPRESET_FORCE();
 159:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         __HAL_RCC_BACKUPRESET_RELEASE();
 160:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         /* Restore the Content of BDCR register */
 161:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         RCC->BDCR = tmpregister;
 162:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       }
 163:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 164:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
 165:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 166:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       {
 167:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         /* Get Start Tick*/
 168:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         tickstart = HAL_GetTick();
 169:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 170:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         /* Wait till LSE is ready */
 171:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 172:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 173:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 174:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           {
 175:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****             ret = HAL_TIMEOUT;
 176:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****             break;
 177:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           }
 178:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 179:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       }
 180:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 181:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       if (ret == HAL_OK)
 182:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       {
 183:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         /* Apply new RTC clock source selection */
 184:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 141              		.loc 1 184 9 is_stmt 1 view .LVU40
 142 005e E36D     		ldr	r3, [r4, #92]
 143              	.LBE2:
 112:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 144              		.loc 1 112 21 is_stmt 0 view .LVU41
 145 0060 0020     		movs	r0, #0
 146              	.LBB4:
 147              		.loc 1 184 9 view .LVU42
 148 0062 1E40     		ands	r6, r3
 149 0064 2B6B     		ldr	r3, [r5, #48]
 150 0066 1E43     		orrs	r6, r3
 151 0068 E665     		str	r6, [r4, #92]
 152 006a 06E0     		b	.L5
 153              	.LVL9:
 154              	.L6:
ARM GAS  /tmp/ccfFLuXD.s 			page 7


 140:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       {
 155              		.loc 1 140 7 is_stmt 1 view .LVU43
 140:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       {
 156              		.loc 1 140 12 is_stmt 0 view .LVU44
 157 006c FFF7FEFF 		bl	HAL_GetTick
 158              	.LVL10:
 140:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       {
 159              		.loc 1 140 26 view .LVU45
 160 0070 019B     		ldr	r3, [sp, #4]
 161 0072 C01A     		subs	r0, r0, r3
 140:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       {
 162              		.loc 1 140 10 view .LVU46
 163 0074 0228     		cmp	r0, #2
 164 0076 E3D9     		bls	.L4
 165              	.LVL11:
 166              	.L11:
 142:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         break;
 167              		.loc 1 142 13 view .LVU47
 168 0078 0320     		movs	r0, #3
 169              	.LVL12:
 170              	.L5:
 185:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       }
 186:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       else
 187:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       {
 188:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         /* set overall return value */
 189:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         status = ret;
 190:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       }
 191:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     }
 192:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     else
 193:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     {
 194:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       /* set overall return value */
 195:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       status = ret;
 196:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     }
 197:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 198:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     /* Restore clock configuration if changed */
 199:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     if (pwrclkchanged == SET)
 171              		.loc 1 199 5 is_stmt 1 view .LVU48
 172              		.loc 1 199 8 is_stmt 0 view .LVU49
 173 007a 009B     		ldr	r3, [sp]
 174 007c 012B     		cmp	r3, #1
 175 007e 03D1     		bne	.L2
 200:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     {
 201:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       __HAL_RCC_PWR_CLK_DISABLE();
 176              		.loc 1 201 7 is_stmt 1 view .LVU50
 177 0080 E36B     		ldr	r3, [r4, #60]
 178 0082 584A     		ldr	r2, .L63+12
 179 0084 1340     		ands	r3, r2
 180 0086 E363     		str	r3, [r4, #60]
 181              	.LVL13:
 182              	.L2:
 183              		.loc 1 201 7 is_stmt 0 view .LVU51
 184              	.LBE4:
 202:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     }
 203:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   }
 204:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 205:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   /*-------------------------- USART1 clock source configuration -------------------*/
 206:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
ARM GAS  /tmp/ccfFLuXD.s 			page 8


 185              		.loc 1 206 3 is_stmt 1 view .LVU52
 186              		.loc 1 206 22 is_stmt 0 view .LVU53
 187 0088 2B68     		ldr	r3, [r5]
 188              		.loc 1 206 6 view .LVU54
 189 008a DA07     		lsls	r2, r3, #31
 190 008c 06D5     		bpl	.L13
 207:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   {
 208:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     /* Check the parameters */
 209:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
 191              		.loc 1 209 5 is_stmt 1 view .LVU55
 210:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 211:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     /* Configure the USART1 clock source */
 212:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 192              		.loc 1 212 5 view .LVU56
 193 008e 0324     		movs	r4, #3
 194 0090 5149     		ldr	r1, .L63
 195 0092 4A6D     		ldr	r2, [r1, #84]
 196 0094 A243     		bics	r2, r4
 197 0096 6C68     		ldr	r4, [r5, #4]
 198 0098 2243     		orrs	r2, r4
 199 009a 4A65     		str	r2, [r1, #84]
 200              	.L13:
 213:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   }
 214:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 215:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #if defined(RCC_CCIPR_USART2SEL)
 216:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   /*-------------------------- USART2 clock source configuration -------------------*/
 217:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 201              		.loc 1 217 3 view .LVU57
 202              		.loc 1 217 6 is_stmt 0 view .LVU58
 203 009c 9A07     		lsls	r2, r3, #30
 204 009e 06D5     		bpl	.L14
 218:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   {
 219:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     /* Check the parameters */
 220:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
 205              		.loc 1 220 5 is_stmt 1 view .LVU59
 221:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 222:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     /* Configure the USART2 clock source */
 223:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 206              		.loc 1 223 5 view .LVU60
 207 00a0 0C24     		movs	r4, #12
 208 00a2 4D49     		ldr	r1, .L63
 209 00a4 4A6D     		ldr	r2, [r1, #84]
 210 00a6 A243     		bics	r2, r4
 211 00a8 AC68     		ldr	r4, [r5, #8]
 212 00aa 2243     		orrs	r2, r4
 213 00ac 4A65     		str	r2, [r1, #84]
 214              	.L14:
 224:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   }
 225:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #endif /* RCC_CCIPR_USART2SEL */
 226:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 227:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #if defined(RCC_CCIPR_LPUART1SEL)
 228:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   /*-------------------------- LPUART1 clock source configuration ------------------*/
 229:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 215              		.loc 1 229 3 view .LVU61
 216              		.loc 1 229 6 is_stmt 0 view .LVU62
 217 00ae 9A06     		lsls	r2, r3, #26
 218 00b0 06D5     		bpl	.L15
ARM GAS  /tmp/ccfFLuXD.s 			page 9


 230:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   {
 231:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     /* Check the parameters */
 232:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));
 219              		.loc 1 232 5 is_stmt 1 view .LVU63
 233:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 234:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     /* Configure the LPUAR1 clock source */
 235:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 220              		.loc 1 235 5 view .LVU64
 221 00b2 4949     		ldr	r1, .L63
 222 00b4 4C4C     		ldr	r4, .L63+16
 223 00b6 4A6D     		ldr	r2, [r1, #84]
 224 00b8 2240     		ands	r2, r4
 225 00ba EC68     		ldr	r4, [r5, #12]
 226 00bc 2243     		orrs	r2, r4
 227 00be 4A65     		str	r2, [r1, #84]
 228              	.L15:
 236:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   }
 237:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #endif /* RCC_CCIPR_LPUART1SEL */
 238:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 239:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #if defined(RCC_CCIPR_LPTIM1SEL)
 240:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   /*-------------------------- LPTIM1 clock source configuration -------------------*/
 241:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 229              		.loc 1 241 3 view .LVU65
 230              		.loc 1 241 6 is_stmt 0 view .LVU66
 231 00c0 9A05     		lsls	r2, r3, #22
 232 00c2 06D5     		bpl	.L16
 242:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   {
 243:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
 233              		.loc 1 243 5 is_stmt 1 view .LVU67
 244:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 234              		.loc 1 244 5 view .LVU68
 235 00c4 4449     		ldr	r1, .L63
 236 00c6 494C     		ldr	r4, .L63+20
 237 00c8 4A6D     		ldr	r2, [r1, #84]
 238 00ca 2240     		ands	r2, r4
 239 00cc AC69     		ldr	r4, [r5, #24]
 240 00ce 2243     		orrs	r2, r4
 241 00d0 4A65     		str	r2, [r1, #84]
 242              	.L16:
 245:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   }
 246:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #endif /* RCC_CCIPR_LPTIM1SEL */
 247:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 248:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #if defined(RCC_CCIPR_LPTIM2SEL)
 249:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   /*-------------------------- LPTIM2 clock source configuration -------------------*/
 250:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 243              		.loc 1 250 3 view .LVU69
 244              		.loc 1 250 6 is_stmt 0 view .LVU70
 245 00d2 5A05     		lsls	r2, r3, #21
 246 00d4 06D5     		bpl	.L17
 251:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   {
 252:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
 247              		.loc 1 252 5 is_stmt 1 view .LVU71
 253:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 248              		.loc 1 253 5 view .LVU72
 249 00d6 4049     		ldr	r1, .L63
 250 00d8 454C     		ldr	r4, .L63+24
 251 00da 4A6D     		ldr	r2, [r1, #84]
ARM GAS  /tmp/ccfFLuXD.s 			page 10


 252 00dc 2240     		ands	r2, r4
 253 00de EC69     		ldr	r4, [r5, #28]
 254 00e0 2243     		orrs	r2, r4
 255 00e2 4A65     		str	r2, [r1, #84]
 256              	.L17:
 254:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   }
 255:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #endif /* RCC_CCIPR_LPTIM2SEL */
 256:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 257:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   /*-------------------------- I2C1 clock source configuration ---------------------*/
 258:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 257              		.loc 1 258 3 view .LVU73
 258              		.loc 1 258 6 is_stmt 0 view .LVU74
 259 00e4 5A06     		lsls	r2, r3, #25
 260 00e6 06D5     		bpl	.L18
 259:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   {
 260:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     /* Check the parameters */
 261:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
 261              		.loc 1 261 5 is_stmt 1 view .LVU75
 262:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 263:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     /* Configure the I2C1 clock source */
 264:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 262              		.loc 1 264 5 view .LVU76
 263 00e8 3B49     		ldr	r1, .L63
 264 00ea 424C     		ldr	r4, .L63+28
 265 00ec 4A6D     		ldr	r2, [r1, #84]
 266 00ee 2240     		ands	r2, r4
 267 00f0 2C69     		ldr	r4, [r5, #16]
 268 00f2 2243     		orrs	r2, r4
 269 00f4 4A65     		str	r2, [r1, #84]
 270              	.L18:
 265:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   }
 266:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 267:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #if defined(RCC_CCIPR_RNGSEL)
 268:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   /*-------------------------- RNG clock source configuration ----------------------*/
 269:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 270:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   {
 271:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
 272:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 273:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 274:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 275:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     {
 276:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       /* Enable PLLQCLK output */
 277:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 278:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     }
 279:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   }
 280:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #endif /* RCC_CCIPR_RNGSEL */
 281:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   /*-------------------------- ADC clock source configuration ----------------------*/
 282:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 271              		.loc 1 282 3 view .LVU77
 272              		.loc 1 282 6 is_stmt 0 view .LVU78
 273 00f6 5A04     		lsls	r2, r3, #17
 274 00f8 0FD5     		bpl	.L20
 283:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   {
 284:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     /* Check the parameters */
 285:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));
 275              		.loc 1 285 5 is_stmt 1 view .LVU79
 286:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
ARM GAS  /tmp/ccfFLuXD.s 			page 11


 287:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     /* Configure the ADC interface clock source */
 288:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 276              		.loc 1 288 5 view .LVU80
 277 00fa 3749     		ldr	r1, .L63
 278 00fc 2C6A     		ldr	r4, [r5, #32]
 279 00fe 4A6D     		ldr	r2, [r1, #84]
 280 0100 9200     		lsls	r2, r2, #2
 281 0102 9208     		lsrs	r2, r2, #2
 282 0104 2243     		orrs	r2, r4
 283 0106 4A65     		str	r2, [r1, #84]
 289:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 290:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 284              		.loc 1 290 5 view .LVU81
 285              		.loc 1 290 8 is_stmt 0 view .LVU82
 286 0108 8022     		movs	r2, #128
 287 010a D205     		lsls	r2, r2, #23
 288 010c 9442     		cmp	r4, r2
 289 010e 04D1     		bne	.L20
 291:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     {
 292:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       /* Enable PLLPCLK output */
 293:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 290              		.loc 1 293 7 is_stmt 1 view .LVU83
 291 0110 8022     		movs	r2, #128
 292 0112 CC68     		ldr	r4, [r1, #12]
 293 0114 5202     		lsls	r2, r2, #9
 294 0116 2243     		orrs	r2, r4
 295 0118 CA60     		str	r2, [r1, #12]
 296              	.L20:
 294:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     }
 295:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   }
 296:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 297:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #if defined(RCC_CCIPR_CECSEL)
 298:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   /*-------------------------- CEC clock source configuration ---------------------*/
 299:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 297              		.loc 1 299 3 view .LVU84
 298              		.loc 1 299 6 is_stmt 0 view .LVU85
 299 011a 1A03     		lsls	r2, r3, #12
 300 011c 06D5     		bpl	.L22
 300:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   {
 301:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     /* Check the parameters */
 302:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
 301              		.loc 1 302 5 is_stmt 1 view .LVU86
 303:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 304:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     /* Configure the CEC clock source */
 305:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 302              		.loc 1 305 5 view .LVU87
 303 011e 4024     		movs	r4, #64
 304 0120 2D49     		ldr	r1, .L63
 305 0122 4A6D     		ldr	r2, [r1, #84]
 306 0124 A243     		bics	r2, r4
 307 0126 6C6A     		ldr	r4, [r5, #36]
 308 0128 2243     		orrs	r2, r4
 309 012a 4A65     		str	r2, [r1, #84]
 310              	.L22:
 306:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   }
 307:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #endif /* RCC_CCIPR_CECSEL */
 308:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
ARM GAS  /tmp/ccfFLuXD.s 			page 12


 309:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #if defined(RCC_CCIPR_TIM1SEL)
 310:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   /*-------------------------- TIM1 clock source configuration ---------------------*/
 311:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 311              		.loc 1 311 3 view .LVU88
 312              		.loc 1 311 6 is_stmt 0 view .LVU89
 313 012c 9A02     		lsls	r2, r3, #10
 314 012e 0FD5     		bpl	.L24
 312:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   {
 313:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     /* Check the parameters */
 314:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
 315              		.loc 1 314 5 is_stmt 1 view .LVU90
 315:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 316:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     /* Configure the TIM1 clock source */
 317:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 316              		.loc 1 317 5 view .LVU91
 317 0130 2949     		ldr	r1, .L63
 318 0132 314E     		ldr	r6, .L63+32
 319 0134 4A6D     		ldr	r2, [r1, #84]
 320 0136 AC6A     		ldr	r4, [r5, #40]
 321 0138 3240     		ands	r2, r6
 322 013a 2243     		orrs	r2, r4
 323 013c 4A65     		str	r2, [r1, #84]
 318:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 319:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 324              		.loc 1 319 5 view .LVU92
 325              		.loc 1 319 8 is_stmt 0 view .LVU93
 326 013e 8022     		movs	r2, #128
 327 0140 D203     		lsls	r2, r2, #15
 328 0142 9442     		cmp	r4, r2
 329 0144 04D1     		bne	.L24
 320:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     {
 321:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       /* Enable PLLQCLK output */
 322:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 330              		.loc 1 322 7 is_stmt 1 view .LVU94
 331 0146 8022     		movs	r2, #128
 332 0148 CC68     		ldr	r4, [r1, #12]
 333 014a 5204     		lsls	r2, r2, #17
 334 014c 2243     		orrs	r2, r4
 335 014e CA60     		str	r2, [r1, #12]
 336              	.L24:
 323:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     }
 324:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   }
 325:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #endif /* RCC_CCIPR_TIM1SEL */
 326:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 327:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #if defined(RCC_CCIPR_TIM15SEL)
 328:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   /*-------------------------- TIM15 clock source configuration ---------------------*/
 329:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 337              		.loc 1 329 3 view .LVU95
 338              		.loc 1 329 6 is_stmt 0 view .LVU96
 339 0150 5A02     		lsls	r2, r3, #9
 340 0152 0DD5     		bpl	.L27
 330:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   {
 331:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     /* Check the parameters */
 332:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
 341              		.loc 1 332 5 is_stmt 1 view .LVU97
 333:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 334:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     /* Configure the TIM15 clock source */
ARM GAS  /tmp/ccfFLuXD.s 			page 13


 335:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 342              		.loc 1 335 5 view .LVU98
 343 0154 204C     		ldr	r4, .L63
 344 0156 294E     		ldr	r6, .L63+36
 345 0158 616D     		ldr	r1, [r4, #84]
 346 015a EA6A     		ldr	r2, [r5, #44]
 347 015c 3140     		ands	r1, r6
 348 015e 1143     		orrs	r1, r2
 349 0160 6165     		str	r1, [r4, #84]
 336:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 337:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     if (PeriphClkInit->Tim15ClockSelection == RCC_TIM15CLKSOURCE_PLL)
 350              		.loc 1 337 5 view .LVU99
 351              		.loc 1 337 8 is_stmt 0 view .LVU100
 352 0162 8021     		movs	r1, #128
 353 0164 4904     		lsls	r1, r1, #17
 354 0166 8A42     		cmp	r2, r1
 355 0168 02D1     		bne	.L27
 338:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     {
 339:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       /* Enable PLLQCLK output */
 340:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 356              		.loc 1 340 7 is_stmt 1 view .LVU101
 357 016a E168     		ldr	r1, [r4, #12]
 358 016c 0A43     		orrs	r2, r1
 359 016e E260     		str	r2, [r4, #12]
 360              	.L27:
 341:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     }
 342:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   }
 343:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #endif /* RCC_CCIPR_TIM15SEL */
 344:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 345:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   /*-------------------------- I2S1 clock source configuration ---------------------*/
 346:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 361              		.loc 1 346 3 view .LVU102
 362              		.loc 1 346 6 is_stmt 0 view .LVU103
 363 0170 1B05     		lsls	r3, r3, #20
 364 0172 0FD5     		bpl	.L35
 347:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   {
 348:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     /* Check the parameters */
 349:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));
 365              		.loc 1 349 5 is_stmt 1 view .LVU104
 350:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 351:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     /* Configure the I2S1 clock source */
 352:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 366              		.loc 1 352 5 view .LVU105
 367 0174 184A     		ldr	r2, .L63
 368 0176 224C     		ldr	r4, .L63+40
 369 0178 536D     		ldr	r3, [r2, #84]
 370 017a 6969     		ldr	r1, [r5, #20]
 371 017c 2340     		ands	r3, r4
 372 017e 0B43     		orrs	r3, r1
 373 0180 5365     		str	r3, [r2, #84]
 353:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 354:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 374              		.loc 1 354 5 view .LVU106
 375              		.loc 1 354 8 is_stmt 0 view .LVU107
 376 0182 8023     		movs	r3, #128
 377 0184 DB01     		lsls	r3, r3, #7
 378 0186 9942     		cmp	r1, r3
ARM GAS  /tmp/ccfFLuXD.s 			page 14


 379 0188 04D1     		bne	.L35
 355:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     {
 356:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       /* Enable PLLPCLK output */
 357:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 380              		.loc 1 357 7 is_stmt 1 view .LVU108
 381 018a 8023     		movs	r3, #128
 382 018c D168     		ldr	r1, [r2, #12]
 383 018e 5B02     		lsls	r3, r3, #9
 384 0190 0B43     		orrs	r3, r1
 385 0192 D360     		str	r3, [r2, #12]
 358:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     }
 359:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   }
 360:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 361:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   return status;
 386              		.loc 1 361 3 view .LVU109
 387              	.L35:
 362:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** }
 388              		.loc 1 362 1 is_stmt 0 view .LVU110
 389 0194 05B0     		add	sp, sp, #20
 390              		@ sp needed
 391              	.LVL14:
 392              		.loc 1 362 1 view .LVU111
 393 0196 F0BD     		pop	{r4, r5, r6, r7, pc}
 394              	.LVL15:
 395              	.L8:
 396              	.LBB5:
 156:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         /* RTC Clock selection can be changed only if the Backup Domain is reset */
 397              		.loc 1 156 9 is_stmt 1 view .LVU112
 158:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         __HAL_RCC_BACKUPRESET_RELEASE();
 398              		.loc 1 158 9 is_stmt 0 view .LVU113
 399 0198 8023     		movs	r3, #128
 156:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         /* RTC Clock selection can be changed only if the Backup Domain is reset */
 400              		.loc 1 156 23 view .LVU114
 401 019a E26D     		ldr	r2, [r4, #92]
 158:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         __HAL_RCC_BACKUPRESET_RELEASE();
 402              		.loc 1 158 9 view .LVU115
 403 019c E06D     		ldr	r0, [r4, #92]
 156:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         /* RTC Clock selection can be changed only if the Backup Domain is reset */
 404              		.loc 1 156 21 view .LVU116
 405 019e 1100     		movs	r1, r2
 406              	.LVL16:
 158:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         __HAL_RCC_BACKUPRESET_RELEASE();
 407              		.loc 1 158 9 view .LVU117
 408 01a0 5B02     		lsls	r3, r3, #9
 409 01a2 0343     		orrs	r3, r0
 410 01a4 E365     		str	r3, [r4, #92]
 159:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         /* Restore the Content of BDCR register */
 411              		.loc 1 159 9 view .LVU118
 412 01a6 E36D     		ldr	r3, [r4, #92]
 413 01a8 1648     		ldr	r0, .L63+44
 156:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         /* RTC Clock selection can be changed only if the Backup Domain is reset */
 414              		.loc 1 156 21 view .LVU119
 415 01aa 3140     		ands	r1, r6
 416              	.LVL17:
 158:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         __HAL_RCC_BACKUPRESET_RELEASE();
 417              		.loc 1 158 9 is_stmt 1 view .LVU120
 159:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         /* Restore the Content of BDCR register */
ARM GAS  /tmp/ccfFLuXD.s 			page 15


 418              		.loc 1 159 9 view .LVU121
 419 01ac 0340     		ands	r3, r0
 420 01ae E365     		str	r3, [r4, #92]
 161:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       }
 421              		.loc 1 161 9 view .LVU122
 161:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       }
 422              		.loc 1 161 19 is_stmt 0 view .LVU123
 423 01b0 E165     		str	r1, [r4, #92]
 165:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       {
 424              		.loc 1 165 7 is_stmt 1 view .LVU124
 165:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       {
 425              		.loc 1 165 10 is_stmt 0 view .LVU125
 426 01b2 D307     		lsls	r3, r2, #31
 427 01b4 00D4     		bmi	.LCB440
 428 01b6 52E7     		b	.L9	@long jump
 429              	.LCB440:
 168:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 430              		.loc 1 168 9 is_stmt 1 view .LVU126
 168:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 431              		.loc 1 168 21 is_stmt 0 view .LVU127
 432 01b8 FFF7FEFF 		bl	HAL_GetTick
 433              	.LVL18:
 168:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 434              		.loc 1 168 21 view .LVU128
 435 01bc 0700     		movs	r7, r0
 436              	.LVL19:
 171:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 437              		.loc 1 171 9 is_stmt 1 view .LVU129
 438              	.L10:
 171:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 439              		.loc 1 171 15 view .LVU130
 440 01be 0222     		movs	r2, #2
 171:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 441              		.loc 1 171 16 is_stmt 0 view .LVU131
 442 01c0 E36D     		ldr	r3, [r4, #92]
 171:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 443              		.loc 1 171 15 view .LVU132
 444 01c2 1342     		tst	r3, r2
 445 01c4 00D0     		beq	.LCB456
 446 01c6 4AE7     		b	.L9	@long jump
 447              	.LCB456:
 173:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           {
 448              		.loc 1 173 11 is_stmt 1 view .LVU133
 173:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           {
 449              		.loc 1 173 16 is_stmt 0 view .LVU134
 450 01c8 FFF7FEFF 		bl	HAL_GetTick
 451              	.LVL20:
 173:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           {
 452              		.loc 1 173 14 view .LVU135
 453 01cc 0E4B     		ldr	r3, .L63+48
 173:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           {
 454              		.loc 1 173 30 view .LVU136
 455 01ce C01B     		subs	r0, r0, r7
 173:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           {
 456              		.loc 1 173 14 view .LVU137
 457 01d0 9842     		cmp	r0, r3
 458 01d2 F4D9     		bls	.L10
ARM GAS  /tmp/ccfFLuXD.s 			page 16


 459 01d4 50E7     		b	.L11
 460              	.L64:
 461 01d6 C046     		.align	2
 462              	.L63:
 463 01d8 00100240 		.word	1073876992
 464 01dc 00700040 		.word	1073770496
 465 01e0 FFFCFFFF 		.word	-769
 466 01e4 FFFFFFEF 		.word	-268435457
 467 01e8 FFF3FFFF 		.word	-3073
 468 01ec FFFFF3FF 		.word	-786433
 469 01f0 FFFFCFFF 		.word	-3145729
 470 01f4 FFCFFFFF 		.word	-12289
 471 01f8 FFFFBFFF 		.word	-4194305
 472 01fc FFFFFFFE 		.word	-16777217
 473 0200 FF3FFFFF 		.word	-49153
 474 0204 FFFFFEFF 		.word	-65537
 475 0208 88130000 		.word	5000
 476              	.LBE5:
 477              		.cfi_endproc
 478              	.LFE301:
 480              		.section	.text.HAL_RCCEx_GetPeriphCLKConfig,"ax",%progbits
 481              		.align	1
 482              		.global	HAL_RCCEx_GetPeriphCLKConfig
 483              		.syntax unified
 484              		.code	16
 485              		.thumb_func
 486              		.fpu softvfp
 488              	HAL_RCCEx_GetPeriphCLKConfig:
 489              	.LVL21:
 490              	.LFB302:
 363:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 364:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** /**
 365:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   * @brief  Get the RCC_ClkInitStruct according to the internal RCC configuration registers.
 366:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   * @param  PeriphClkInit pointer to an RCC_PeriphCLKInitTypeDef structure that
 367:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *         returns the configuration information for the Extended Peripherals
 368:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *         clocks: I2C1, I2S1, USART1, RTC, ADC,
 369:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *         LPTIM1 (1), LPTIM2 (1), TIM1 (2), TIM15 (1)(2), USART2 (2), LPUART1 (1), CEC (1) and RN
 370:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   * @note (1) Peripheral is not available on all devices
 371:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   * @note (2) Peripheral clock selection is not available on all devices
 372:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   * @retval None
 373:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   */
 374:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** void HAL_RCCEx_GetPeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
 375:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** {
 491              		.loc 1 375 1 is_stmt 1 view -0
 492              		.cfi_startproc
 493              		@ args = 0, pretend = 0, frame = 0
 494              		@ frame_needed = 0, uses_anonymous_args = 0
 495              		@ link register save eliminated.
 376:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   /* Set all possible values for the extended clock type parameter------------*/
 377:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_USART1 | RCC_PERIPHCLK_I2C1 | RCC_PERIPHCLK_I
 496              		.loc 1 377 3 view .LVU139
 378:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_ADC     | RCC_PERIPHCLK_RTC ;
 379:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 380:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #if defined(RCC_CCIPR_LPTIM1SEL) && defined(RCC_CCIPR_LPTIM2SEL)
 381:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection |=  RCC_PERIPHCLK_LPTIM2  | RCC_PERIPHCLK_LPTIM1;
 497              		.loc 1 381 3 view .LVU140
 382:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #endif /* RCC_CCIPR_LPTIM1SEL && RCC_CCIPR_LPTIM2SEL */
ARM GAS  /tmp/ccfFLuXD.s 			page 17


 383:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #if defined(RCC_CCIPR_RNGSEL)
 384:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection |=  RCC_PERIPHCLK_RNG;
 385:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #endif /* RCC_CCIPR_RNGSEL */
 386:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #if defined(RCC_CCIPR_LPUART1SEL)
 387:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection |=  RCC_PERIPHCLK_LPUART1;
 498              		.loc 1 387 3 view .LVU141
 388:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #endif /* RCC_CCIPR_LPUART1SEL */
 389:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #if defined(RCC_CCIPR_CECSEL)
 390:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection |=  RCC_PERIPHCLK_CEC;
 499              		.loc 1 390 3 view .LVU142
 391:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #endif /* RCC_CCIPR_CECSEL */
 392:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #if defined(RCC_CCIPR_TIM1SEL)
 393:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection |=  RCC_PERIPHCLK_TIM1;
 500              		.loc 1 393 3 view .LVU143
 394:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #endif /* RCC_CCIPR_TIM1SEL */
 395:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #if defined(RCC_CCIPR_TIM15SEL)
 396:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection |=  RCC_PERIPHCLK_TIM15;
 501              		.loc 1 396 3 view .LVU144
 397:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #endif /* RCC_CCIPR_TIM15SEL */
 398:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #if defined(RCC_CCIPR_USART2SEL)
 399:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection |=  RCC_PERIPHCLK_USART2;
 502              		.loc 1 399 3 view .LVU145
 400:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #endif /* RCC_CCIPR_USART2SEL */
 401:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 402:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   /* Get the USART1 clock source ---------------------------------------------*/
 403:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   PeriphClkInit->Usart1ClockSelection  = __HAL_RCC_GET_USART1_SOURCE();
 503              		.loc 1 403 42 is_stmt 0 view .LVU146
 504 0000 0321     		movs	r1, #3
 399:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #endif /* RCC_CCIPR_USART2SEL */
 505              		.loc 1 399 39 view .LVU147
 506 0002 1D4B     		ldr	r3, .L66
 404:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #if defined(RCC_CCIPR_USART2SEL)
 405:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   /* Get the USART2 clock source ---------------------------------------------*/
 406:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   PeriphClkInit->Usart2ClockSelection  = __HAL_RCC_GET_USART2_SOURCE();
 407:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #endif /* RCC_CCIPR_USART2SEL */
 408:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #if defined(RCC_CCIPR_LPUART1SEL)
 409:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   /* Get the LPUART1 clock source --------------------------------------------*/
 410:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   PeriphClkInit->Lpuart1ClockSelection = __HAL_RCC_GET_LPUART1_SOURCE();
 411:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #endif /* RCC_CCIPR_LPUART1SEL */
 412:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   /* Get the I2C1 clock source -----------------------------------------------*/
 413:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   PeriphClkInit->I2c1ClockSelection    = __HAL_RCC_GET_I2C1_SOURCE();
 414:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #if defined(RCC_CCIPR_LPTIM1SEL)
 415:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   /* Get the LPTIM1 clock source ---------------------------------------------*/
 416:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   PeriphClkInit->Lptim1ClockSelection  = __HAL_RCC_GET_LPTIM1_SOURCE();
 417:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #endif /* RCC_CCIPR_LPTIM1SEL */
 418:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #if defined(RCC_CCIPR_LPTIM2SEL)
 419:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   /* Get the LPTIM2 clock source ---------------------------------------------*/
 420:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   PeriphClkInit->Lptim2ClockSelection  = __HAL_RCC_GET_LPTIM2_SOURCE();
 421:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #endif /* RCC_CCIPR_LPTIM2SEL */
 422:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #if defined(RCC_CCIPR_TIM1SEL)
 423:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   /* Get the TIM1 clock source ---------------------------------------------*/
 424:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   PeriphClkInit->Tim1ClockSelection  = __HAL_RCC_GET_TIM1_SOURCE();
 425:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #endif /* RCC_CCIPR_TIM1SEL */
 426:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #if defined(RCC_CCIPR_TIM15SEL)
 427:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   /* Get the TIM15 clock source ---------------------------------------------*/
 428:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   PeriphClkInit->Tim15ClockSelection  = __HAL_RCC_GET_TIM15_SOURCE();
 429:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #endif /* RCC_CCIPR_TIM15SEL */
ARM GAS  /tmp/ccfFLuXD.s 			page 18


 430:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   /* Get the RTC clock source ------------------------------------------------*/
 431:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   PeriphClkInit->RTCClockSelection     = __HAL_RCC_GET_RTC_SOURCE();
 432:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #if defined(RCC_CCIPR_RNGSEL)
 433:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   /* Get the RNG clock source ------------------------------------------------*/
 434:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   PeriphClkInit->RngClockSelection     = __HAL_RCC_GET_RNG_SOURCE();
 435:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #endif  /* RCC_CCIPR_RNGSEL */
 436:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   /* Get the ADC clock source -----------------------------------------------*/
 437:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   PeriphClkInit->AdcClockSelection     = __HAL_RCC_GET_ADC_SOURCE();
 438:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #if defined(RCC_CCIPR_CECSEL)
 439:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   /* Get the CEC clock source -----------------------------------------------*/
 440:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   PeriphClkInit->CecClockSelection     = __HAL_RCC_GET_CEC_SOURCE();
 441:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #endif  /* RCC_CCIPR_CECSEL */
 442:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   /* Get the I2S1 clock source -----------------------------------------------*/
 443:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   PeriphClkInit->I2s1ClockSelection    = __HAL_RCC_GET_I2S1_SOURCE();
 444:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** }
 507              		.loc 1 444 1 view .LVU148
 508              		@ sp needed
 399:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #endif /* RCC_CCIPR_USART2SEL */
 509              		.loc 1 399 39 view .LVU149
 510 0004 0360     		str	r3, [r0]
 403:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #if defined(RCC_CCIPR_USART2SEL)
 511              		.loc 1 403 3 is_stmt 1 view .LVU150
 403:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #if defined(RCC_CCIPR_USART2SEL)
 512              		.loc 1 403 42 is_stmt 0 view .LVU151
 513 0006 1D4B     		ldr	r3, .L66+4
 514 0008 5A6D     		ldr	r2, [r3, #84]
 515 000a 0A40     		ands	r2, r1
 403:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #if defined(RCC_CCIPR_USART2SEL)
 516              		.loc 1 403 40 view .LVU152
 517 000c 4260     		str	r2, [r0, #4]
 406:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #endif /* RCC_CCIPR_USART2SEL */
 518              		.loc 1 406 3 is_stmt 1 view .LVU153
 406:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #endif /* RCC_CCIPR_USART2SEL */
 519              		.loc 1 406 42 is_stmt 0 view .LVU154
 520 000e 5A6D     		ldr	r2, [r3, #84]
 521 0010 0931     		adds	r1, r1, #9
 522 0012 0A40     		ands	r2, r1
 410:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #endif /* RCC_CCIPR_LPUART1SEL */
 523              		.loc 1 410 42 view .LVU155
 524 0014 C021     		movs	r1, #192
 406:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #endif /* RCC_CCIPR_USART2SEL */
 525              		.loc 1 406 40 view .LVU156
 526 0016 8260     		str	r2, [r0, #8]
 410:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #endif /* RCC_CCIPR_LPUART1SEL */
 527              		.loc 1 410 3 is_stmt 1 view .LVU157
 410:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #endif /* RCC_CCIPR_LPUART1SEL */
 528              		.loc 1 410 42 is_stmt 0 view .LVU158
 529 0018 5A6D     		ldr	r2, [r3, #84]
 530 001a 0901     		lsls	r1, r1, #4
 531 001c 0A40     		ands	r2, r1
 413:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #if defined(RCC_CCIPR_LPTIM1SEL)
 532              		.loc 1 413 42 view .LVU159
 533 001e C021     		movs	r1, #192
 410:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #endif /* RCC_CCIPR_LPUART1SEL */
 534              		.loc 1 410 40 view .LVU160
 535 0020 C260     		str	r2, [r0, #12]
 413:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #if defined(RCC_CCIPR_LPTIM1SEL)
ARM GAS  /tmp/ccfFLuXD.s 			page 19


 536              		.loc 1 413 3 is_stmt 1 view .LVU161
 413:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #if defined(RCC_CCIPR_LPTIM1SEL)
 537              		.loc 1 413 42 is_stmt 0 view .LVU162
 538 0022 5A6D     		ldr	r2, [r3, #84]
 539 0024 8901     		lsls	r1, r1, #6
 540 0026 0A40     		ands	r2, r1
 416:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #endif /* RCC_CCIPR_LPTIM1SEL */
 541              		.loc 1 416 42 view .LVU163
 542 0028 C021     		movs	r1, #192
 413:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #if defined(RCC_CCIPR_LPTIM1SEL)
 543              		.loc 1 413 40 view .LVU164
 544 002a 0261     		str	r2, [r0, #16]
 416:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #endif /* RCC_CCIPR_LPTIM1SEL */
 545              		.loc 1 416 3 is_stmt 1 view .LVU165
 416:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #endif /* RCC_CCIPR_LPTIM1SEL */
 546              		.loc 1 416 42 is_stmt 0 view .LVU166
 547 002c 5A6D     		ldr	r2, [r3, #84]
 548 002e 0903     		lsls	r1, r1, #12
 549 0030 0A40     		ands	r2, r1
 420:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #endif /* RCC_CCIPR_LPTIM2SEL */
 550              		.loc 1 420 42 view .LVU167
 551 0032 C021     		movs	r1, #192
 416:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #endif /* RCC_CCIPR_LPTIM1SEL */
 552              		.loc 1 416 40 view .LVU168
 553 0034 8261     		str	r2, [r0, #24]
 420:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #endif /* RCC_CCIPR_LPTIM2SEL */
 554              		.loc 1 420 3 is_stmt 1 view .LVU169
 420:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #endif /* RCC_CCIPR_LPTIM2SEL */
 555              		.loc 1 420 42 is_stmt 0 view .LVU170
 556 0036 5A6D     		ldr	r2, [r3, #84]
 557 0038 8903     		lsls	r1, r1, #14
 558 003a 0A40     		ands	r2, r1
 424:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #endif /* RCC_CCIPR_TIM1SEL */
 559              		.loc 1 424 40 view .LVU171
 560 003c 8021     		movs	r1, #128
 420:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #endif /* RCC_CCIPR_LPTIM2SEL */
 561              		.loc 1 420 40 view .LVU172
 562 003e C261     		str	r2, [r0, #28]
 424:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #endif /* RCC_CCIPR_TIM1SEL */
 563              		.loc 1 424 3 is_stmt 1 view .LVU173
 424:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #endif /* RCC_CCIPR_TIM1SEL */
 564              		.loc 1 424 40 is_stmt 0 view .LVU174
 565 0040 5A6D     		ldr	r2, [r3, #84]
 566 0042 C903     		lsls	r1, r1, #15
 567 0044 0A40     		ands	r2, r1
 428:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #endif /* RCC_CCIPR_TIM15SEL */
 568              		.loc 1 428 41 view .LVU175
 569 0046 8021     		movs	r1, #128
 424:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #endif /* RCC_CCIPR_TIM1SEL */
 570              		.loc 1 424 38 view .LVU176
 571 0048 8262     		str	r2, [r0, #40]
 428:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #endif /* RCC_CCIPR_TIM15SEL */
 572              		.loc 1 428 3 is_stmt 1 view .LVU177
 428:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #endif /* RCC_CCIPR_TIM15SEL */
 573              		.loc 1 428 41 is_stmt 0 view .LVU178
 574 004a 5A6D     		ldr	r2, [r3, #84]
 575 004c 4904     		lsls	r1, r1, #17
ARM GAS  /tmp/ccfFLuXD.s 			page 20


 576 004e 0A40     		ands	r2, r1
 431:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #if defined(RCC_CCIPR_RNGSEL)
 577              		.loc 1 431 42 view .LVU179
 578 0050 C021     		movs	r1, #192
 428:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #endif /* RCC_CCIPR_TIM15SEL */
 579              		.loc 1 428 39 view .LVU180
 580 0052 C262     		str	r2, [r0, #44]
 431:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #if defined(RCC_CCIPR_RNGSEL)
 581              		.loc 1 431 3 is_stmt 1 view .LVU181
 431:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #if defined(RCC_CCIPR_RNGSEL)
 582              		.loc 1 431 42 is_stmt 0 view .LVU182
 583 0054 DA6D     		ldr	r2, [r3, #92]
 584 0056 8900     		lsls	r1, r1, #2
 585 0058 0A40     		ands	r2, r1
 440:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #endif  /* RCC_CCIPR_CECSEL */
 586              		.loc 1 440 42 view .LVU183
 587 005a 4021     		movs	r1, #64
 431:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #if defined(RCC_CCIPR_RNGSEL)
 588              		.loc 1 431 40 view .LVU184
 589 005c 0263     		str	r2, [r0, #48]
 437:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #if defined(RCC_CCIPR_CECSEL)
 590              		.loc 1 437 3 is_stmt 1 view .LVU185
 437:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #if defined(RCC_CCIPR_CECSEL)
 591              		.loc 1 437 42 is_stmt 0 view .LVU186
 592 005e 5A6D     		ldr	r2, [r3, #84]
 593 0060 920F     		lsrs	r2, r2, #30
 594 0062 9207     		lsls	r2, r2, #30
 437:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #if defined(RCC_CCIPR_CECSEL)
 595              		.loc 1 437 40 view .LVU187
 596 0064 0262     		str	r2, [r0, #32]
 440:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #endif  /* RCC_CCIPR_CECSEL */
 597              		.loc 1 440 3 is_stmt 1 view .LVU188
 440:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #endif  /* RCC_CCIPR_CECSEL */
 598              		.loc 1 440 42 is_stmt 0 view .LVU189
 599 0066 5A6D     		ldr	r2, [r3, #84]
 600 0068 0A40     		ands	r2, r1
 440:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #endif  /* RCC_CCIPR_CECSEL */
 601              		.loc 1 440 40 view .LVU190
 602 006a 4262     		str	r2, [r0, #36]
 443:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** }
 603              		.loc 1 443 3 is_stmt 1 view .LVU191
 443:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** }
 604              		.loc 1 443 42 is_stmt 0 view .LVU192
 605 006c C022     		movs	r2, #192
 606 006e 5B6D     		ldr	r3, [r3, #84]
 607 0070 1202     		lsls	r2, r2, #8
 608 0072 1340     		ands	r3, r2
 443:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** }
 609              		.loc 1 443 40 view .LVU193
 610 0074 4361     		str	r3, [r0, #20]
 611              		.loc 1 444 1 view .LVU194
 612 0076 7047     		bx	lr
 613              	.L67:
 614              		.align	2
 615              	.L66:
 616 0078 634E6A00 		.word	6966883
 617 007c 00100240 		.word	1073876992
ARM GAS  /tmp/ccfFLuXD.s 			page 21


 618              		.cfi_endproc
 619              	.LFE302:
 621              		.global	__aeabi_uidiv
 622              		.global	__aeabi_idiv
 623              		.section	.text.HAL_RCCEx_GetPeriphCLKFreq,"ax",%progbits
 624              		.align	1
 625              		.global	HAL_RCCEx_GetPeriphCLKFreq
 626              		.syntax unified
 627              		.code	16
 628              		.thumb_func
 629              		.fpu softvfp
 631              	HAL_RCCEx_GetPeriphCLKFreq:
 632              	.LVL22:
 633              	.LFB303:
 445:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 446:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** /**
 447:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   * @brief  Return the peripheral clock frequency for peripherals with clock source from PLL
 448:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   * @note   Return 0 if peripheral clock identifier not managed by this API
 449:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   * @param  PeriphClk  Peripheral clock identifier
 450:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *         This parameter can be one of the following values:
 451:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_RTC     RTC peripheral clock
 452:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_ADC     ADC peripheral clock
 453:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_I2C1    I2C1 peripheral clock
 454:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_I2S1    I2S1 peripheral clock
 455:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_USART1  USART1 peripheral clock
 456:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_RNG     RNG peripheral clock    (1)
 457:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_TIM15   TIM15 peripheral clock  (1)(2)
 458:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_TIM1    TIM1 peripheral clock   (1)(2)
 459:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_LPTIM1  LPTIM1 peripheral clock (1)
 460:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_LPTIM2  LPTIM2 peripheral clock (1)
 461:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_LPUART1 LPUART1 peripheral clock(1)
 462:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_CEC     CEC peripheral clock    (1)
 463:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_USART2  USART2 peripheral clock (1)(2)
 464:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   * @note   (1) Peripheral not available on all devices
 465:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   * @note   (2) Peripheral Clock configuration not available on all devices
 466:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   * @retval Frequency in Hz
 467:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   */
 468:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
 469:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** {
 634              		.loc 1 469 1 is_stmt 1 view -0
 635              		.cfi_startproc
 636              		@ args = 0, pretend = 0, frame = 0
 637              		@ frame_needed = 0, uses_anonymous_args = 0
 470:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   uint32_t frequency = 0U;
 638              		.loc 1 470 3 view .LVU196
 471:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   uint32_t srcclk;
 639              		.loc 1 471 3 view .LVU197
 472:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   uint32_t pllvco;
 640              		.loc 1 472 3 view .LVU198
 473:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   uint32_t plln;
 641              		.loc 1 473 3 view .LVU199
 474:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #if defined(RCC_CCIPR_RNGSEL)
 475:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   uint32_t rngclk;
 476:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   uint32_t rngdiv;
 477:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #endif
 478:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   /* Check the parameters */
 479:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));
ARM GAS  /tmp/ccfFLuXD.s 			page 22


 642              		.loc 1 479 3 view .LVU200
 480:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 481:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   if (PeriphClk == RCC_PERIPHCLK_RTC)
 643              		.loc 1 481 3 view .LVU201
 469:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   uint32_t frequency = 0U;
 644              		.loc 1 469 1 is_stmt 0 view .LVU202
 645 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 646              	.LCFI2:
 647              		.cfi_def_cfa_offset 24
 648              		.cfi_offset 3, -24
 649              		.cfi_offset 4, -20
 650              		.cfi_offset 5, -16
 651              		.cfi_offset 6, -12
 652              		.cfi_offset 7, -8
 653              		.cfi_offset 14, -4
 654              		.loc 1 481 6 view .LVU203
 655 0002 8023     		movs	r3, #128
 469:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   uint32_t frequency = 0U;
 656              		.loc 1 469 1 view .LVU204
 657 0004 0500     		movs	r5, r0
 658 0006 A94C     		ldr	r4, .L239
 659              		.loc 1 481 6 view .LVU205
 660 0008 9B02     		lsls	r3, r3, #10
 661 000a 9842     		cmp	r0, r3
 662 000c 25D1     		bne	.L69
 482:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   {
 483:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     /* Get the current RTC source */
 484:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     srcclk = __HAL_RCC_GET_RTC_SOURCE();
 663              		.loc 1 484 5 is_stmt 1 view .LVU206
 664              		.loc 1 484 12 is_stmt 0 view .LVU207
 665 000e C020     		movs	r0, #192
 666              	.LVL23:
 667              		.loc 1 484 14 view .LVU208
 668 0010 E36D     		ldr	r3, [r4, #92]
 485:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 486:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     /* Check if LSE is ready and if RTC clock selection is LSE */
 487:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RTCCLKSOURCE_LSE))
 669              		.loc 1 487 10 view .LVU209
 670 0012 E26D     		ldr	r2, [r4, #92]
 484:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 671              		.loc 1 484 12 view .LVU210
 672 0014 8000     		lsls	r0, r0, #2
 673 0016 0340     		ands	r3, r0
 674              	.LVL24:
 675              		.loc 1 487 5 is_stmt 1 view .LVU211
 676              		.loc 1 487 8 is_stmt 0 view .LVU212
 677 0018 9207     		lsls	r2, r2, #30
 678 001a 04D5     		bpl	.L70
 679              		.loc 1 487 54 discriminator 1 view .LVU213
 680 001c 8022     		movs	r2, #128
 681 001e 5200     		lsls	r2, r2, #1
 682 0020 9342     		cmp	r3, r2
 683 0022 00D1     		bne	.LCB625
 684 0024 8FE1     		b	.L102	@long jump
 685              	.LCB625:
 686              	.L70:
 488:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     {
ARM GAS  /tmp/ccfFLuXD.s 			page 23


 489:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       frequency = LSE_VALUE;
 490:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     }
 491:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     /* Check if LSI is ready and if RTC clock selection is LSI */
 492:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     else if ((HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)) && (srcclk == RCC_RTCCLKSOURCE_LSI))
 687              		.loc 1 492 10 is_stmt 1 view .LVU214
 688              		.loc 1 492 15 is_stmt 0 view .LVU215
 689 0026 226E     		ldr	r2, [r4, #96]
 690              		.loc 1 492 13 view .LVU216
 691 0028 9207     		lsls	r2, r2, #30
 692 002a 04D5     		bpl	.L72
 693              		.loc 1 492 57 discriminator 1 view .LVU217
 694 002c 8022     		movs	r2, #128
 695 002e 9200     		lsls	r2, r2, #2
 696 0030 9342     		cmp	r3, r2
 697 0032 00D1     		bne	.LCB636
 698 0034 8CE1     		b	.L123	@long jump
 699              	.LCB636:
 700              	.L72:
 493:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     {
 494:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       frequency = LSI_VALUE;
 495:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     }
 496:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     /* Check if HSE is ready  and if RTC clock selection is HSI_DIV32*/
 497:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) &&(srcclk == RCC_RTCCLKSOURCE_HSE_DIV32))
 701              		.loc 1 497 10 is_stmt 1 view .LVU218
 702              		.loc 1 497 15 is_stmt 0 view .LVU219
 703 0036 2168     		ldr	r1, [r4]
 704 0038 8022     		movs	r2, #128
 705 003a 0800     		movs	r0, r1
 706 003c 9202     		lsls	r2, r2, #10
 707 003e 1040     		ands	r0, r2
 708              		.loc 1 497 13 view .LVU220
 709 0040 1142     		tst	r1, r2
 710 0042 30D0     		beq	.L68
 498:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     {
 499:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       frequency = HSE_VALUE / 32U;
 711              		.loc 1 499 17 discriminator 1 view .LVU221
 712 0044 9A4A     		ldr	r2, .L239+4
 713 0046 9B18     		adds	r3, r3, r2
 714              	.LVL25:
 715              		.loc 1 499 17 discriminator 1 view .LVU222
 716 0048 1800     		movs	r0, r3
 717 004a 431E     		subs	r3, r0, #1
 718 004c 9841     		sbcs	r0, r0, r3
 719              	.LVL26:
 720              		.loc 1 499 17 discriminator 1 view .LVU223
 721 004e 994B     		ldr	r3, .L239+8
 722 0050 4042     		rsbs	r0, r0, #0
 723 0052 1840     		ands	r0, r3
 724 0054 984B     		ldr	r3, .L239+12
 725              	.L225:
 500:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     }
 501:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     /* Clock not enabled for RTC*/
 502:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     else
 503:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     {
 504:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       /* Nothing to do as frequency already initialized to 0U */
 505:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     }
 506:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   }
ARM GAS  /tmp/ccfFLuXD.s 			page 24


 507:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   else
 508:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   {
 509:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     /* Other external peripheral clock source than RTC */
 510:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 511:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     /* Compute PLL clock input */
 512:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)  /* HSI ? */
 513:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     {
 514:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       pllvco = HSI_VALUE;
 515:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     }
 516:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     else if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)  /* HSE ? */
 517:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     {
 518:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       pllvco = HSE_VALUE;
 519:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     }
 520:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     else /* No source */
 521:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     {
 522:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       pllvco = 0U;
 523:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     }
 524:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 525:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     /* f(PLL Source) / PLLM */
 526:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 527:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 528:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     switch (PeriphClk)
 529:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     {
 530:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #if defined(RCC_CCIPR_RNGSEL)
 531:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       case RCC_PERIPHCLK_RNG:
 532:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 533:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_RNGSEL);
 534:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         if (srcclk == RCC_RNGCLKSOURCE_HSI_DIV8)  /* HSI_DIV8 ? */
 535:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 536:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           rngclk = HSI_VALUE / 8U;
 537:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 538:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         else if (srcclk == RCC_RNGCLKSOURCE_PLL) /* PLL ? */
 539:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 540:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           /* f(PLLQ) = f(VCO input) * PLLN / PLLQ */
 541:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 542:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           rngclk = (pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ
 543:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 544:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         else if (srcclk == RCC_RNGCLKSOURCE_SYSCLK) /* SYSCLK ? */
 545:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 546:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           rngclk = HAL_RCC_GetSysClockFreq();
 547:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 548:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         else /* No clock source */
 549:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 550:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           rngclk = 0U;
 551:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 552:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 553:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         rngdiv = (1UL << ((READ_BIT(RCC->CCIPR, RCC_CCIPR_RNGDIV)) >> RCC_CCIPR_RNGDIV_Pos));
 554:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         frequency = (rngclk / rngdiv);
 555:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 556:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         break;
 557:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #endif  /* RCC_CCIPR_RNGSEL */
 558:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       case RCC_PERIPHCLK_USART1:
 559:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         /* Get the current USART1 source */
 560:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         srcclk = __HAL_RCC_GET_USART1_SOURCE();
 561:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 562:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         if (srcclk == RCC_USART1CLKSOURCE_PCLK1)            /* PCLK1 ? */
 563:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
ARM GAS  /tmp/ccfFLuXD.s 			page 25


 564:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetPCLK1Freq();
 565:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 566:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         else if (srcclk == RCC_USART1CLKSOURCE_SYSCLK)     /* SYSCLK ? */
 567:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 568:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetSysClockFreq();
 569:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 570:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_HSI))
 571:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 572:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           frequency = HSI_VALUE;
 573:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 574:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART1CLKSOURCE_LSE
 575:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 576:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           frequency = LSE_VALUE;
 577:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 578:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         /* Clock not enabled for USART1 */
 579:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         else
 580:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 581:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           /* Nothing to do as frequency already initialized to 0U */
 582:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 583:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         break;
 584:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #if defined(RCC_CCIPR_USART2SEL)
 585:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       case RCC_PERIPHCLK_USART2:
 586:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         /* Get the current USART2 source */
 587:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         srcclk = __HAL_RCC_GET_USART2_SOURCE();
 588:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 589:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         if (srcclk == RCC_USART2CLKSOURCE_PCLK1)
 590:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 591:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetPCLK1Freq();
 592:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 593:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         else if (srcclk == RCC_USART2CLKSOURCE_SYSCLK)
 594:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 595:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetSysClockFreq();
 596:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 597:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART2CLKSOURCE_HSI))
 598:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 599:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           frequency = HSI_VALUE;
 600:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 601:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART2CLKSOURCE_LSE
 602:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 603:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           frequency = LSE_VALUE;
 604:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 605:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         /* Clock not enabled for USART2 */
 606:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         else
 607:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 608:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           /* Nothing to do as frequency already initialized to 0U */
 609:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 610:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         break;
 611:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #endif /* RCC_CCIPR_USART2SEL */
 612:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #if defined(RCC_CCIPR_CECSEL)
 613:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       case RCC_PERIPHCLK_CEC:
 614:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         /* Get the current CEC source */
 615:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         srcclk = __HAL_RCC_GET_CEC_SOURCE();
 616:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 617:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_CECCLKSOURCE_HSI_DIV488))
 618:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 619:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           frequency = (HSI_VALUE / 488U);
 620:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
ARM GAS  /tmp/ccfFLuXD.s 			page 26


 621:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_CECCLKSOURCE_LSE))
 622:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 623:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           frequency = LSE_VALUE;
 624:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 625:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         /* Clock not enabled for CEC */
 626:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         else
 627:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 628:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           /* Nothing to do as frequency already initialized to 0U */
 629:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 630:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         break;
 631:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #endif /* RCC_CCIPR_CECSEL */
 632:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 633:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #if defined(RCC_CCIPR_LPUART1SEL)
 634:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       case RCC_PERIPHCLK_LPUART1:
 635:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         /* Get the current LPUART1 source */
 636:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 637:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 638:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         if (srcclk == RCC_LPUART1CLKSOURCE_PCLK1)
 639:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 640:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetPCLK1Freq();
 641:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 642:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         else if (srcclk == RCC_LPUART1CLKSOURCE_SYSCLK)
 643:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 644:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetSysClockFreq();
 645:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 646:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_HSI))
 647:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 648:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           frequency = HSI_VALUE;
 649:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 650:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPUART1CLKSOURCE_LS
 651:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 652:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           frequency = LSE_VALUE;
 653:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 654:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         /* Clock not enabled for LPUART1 */
 655:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         else
 656:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 657:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           /* Nothing to do as frequency already initialized to 0U */
 658:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 659:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         break;
 660:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #endif /* RCC_CCIPR_LPUART1SEL */
 661:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 662:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       case RCC_PERIPHCLK_ADC:
 663:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 664:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         srcclk = __HAL_RCC_GET_ADC_SOURCE();
 665:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 666:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         if (srcclk == RCC_ADCCLKSOURCE_SYSCLK)
 667:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 668:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetSysClockFreq();
 669:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 670:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         else if (srcclk == RCC_ADCCLKSOURCE_HSI)
 671:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 672:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           frequency = HSI_VALUE;
 673:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 674:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         else if (srcclk == RCC_ADCCLKSOURCE_PLLADC)
 675:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 676:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLLPCLK) != 0U)
 677:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           {
ARM GAS  /tmp/ccfFLuXD.s 			page 27


 678:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****             /* f(PLLP) = f(VCO input) * PLLN / PLLP */
 679:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****             plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 680:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****             frequency = (pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR
 681:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           }
 682:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 683:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         /* Clock not enabled for ADC */
 684:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         else
 685:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 686:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           /* Nothing to do as frequency already initialized to 0U */
 687:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 688:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         break;
 689:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 690:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       case RCC_PERIPHCLK_I2C1:
 691:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         /* Get the current I2C1 source */
 692:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 693:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 694:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         if (srcclk == RCC_I2C1CLKSOURCE_PCLK1)
 695:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 696:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetPCLK1Freq();
 697:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 698:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         else if (srcclk == RCC_I2C1CLKSOURCE_SYSCLK)
 699:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 700:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetSysClockFreq();
 701:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 702:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C1CLKSOURCE_HSI))
 703:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 704:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           frequency = HSI_VALUE;
 705:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 706:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         /* Clock not enabled for I2C1 */
 707:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         else
 708:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 709:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           /* Nothing to do as frequency already initialized to 0U */
 710:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 711:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         break;
 712:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 713:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       case RCC_PERIPHCLK_I2S1:
 714:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         /* Get the current I2S1 source */
 715:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         srcclk = __HAL_RCC_GET_I2S1_SOURCE();
 716:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 717:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         if (srcclk == RCC_I2S1CLKSOURCE_PLL)
 718:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 719:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLLPCLK) != 0U)
 720:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           {
 721:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****             /* f(PLLP) = f(VCO input) * PLLN / PLLP */
 722:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****             plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 723:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****             frequency = (pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR
 724:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           }
 725:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 726:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         else if (srcclk == RCC_I2S1CLKSOURCE_SYSCLK)
 727:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 728:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetSysClockFreq();
 729:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 730:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2S1CLKSOURCE_HSI))
 731:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 732:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           frequency = HSI_VALUE;
 733:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 734:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         else if (srcclk == RCC_I2S1CLKSOURCE_EXT)
ARM GAS  /tmp/ccfFLuXD.s 			page 28


 735:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 736:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           /* External clock used.*/
 737:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           frequency = EXTERNAL_I2S1_CLOCK_VALUE;
 726              		.loc 1 737 21 view .LVU224
 727 0056 C018     		adds	r0, r0, r3
 728 0058 25E0     		b	.L68
 729              	.LVL27:
 730              	.L69:
 512:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     {
 731              		.loc 1 512 5 is_stmt 1 view .LVU225
 512:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     {
 732              		.loc 1 512 9 is_stmt 0 view .LVU226
 733 005a 0322     		movs	r2, #3
 734 005c E368     		ldr	r3, [r4, #12]
 735 005e 1340     		ands	r3, r2
 512:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     {
 736              		.loc 1 512 8 view .LVU227
 737 0060 022B     		cmp	r3, #2
 738 0062 21D0     		beq	.L105
 516:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     {
 739              		.loc 1 516 10 is_stmt 1 view .LVU228
 516:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     {
 740              		.loc 1 516 14 is_stmt 0 view .LVU229
 741 0064 E068     		ldr	r0, [r4, #12]
 742              	.LVL28:
 516:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     {
 743              		.loc 1 516 14 view .LVU230
 744 0066 1040     		ands	r0, r2
 522:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     }
 745              		.loc 1 522 14 view .LVU231
 746 0068 0338     		subs	r0, r0, #3
 747 006a 4342     		rsbs	r3, r0, #0
 748 006c 5841     		adcs	r0, r0, r3
 749 006e 934B     		ldr	r3, .L239+16
 750 0070 4042     		rsbs	r0, r0, #0
 751 0072 1840     		ands	r0, r3
 752              	.L73:
 753              	.LVL29:
 526:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 754              		.loc 1 526 5 is_stmt 1 view .LVU232
 526:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 755              		.loc 1 526 67 is_stmt 0 view .LVU233
 756 0074 0726     		movs	r6, #7
 526:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 757              		.loc 1 526 26 view .LVU234
 758 0076 E168     		ldr	r1, [r4, #12]
 526:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 759              		.loc 1 526 67 view .LVU235
 760 0078 0909     		lsrs	r1, r1, #4
 761 007a 3140     		ands	r1, r6
 526:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 762              		.loc 1 526 92 view .LVU236
 763 007c 0131     		adds	r1, r1, #1
 526:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 764              		.loc 1 526 12 view .LVU237
 765 007e FFF7FEFF 		bl	__aeabi_uidiv
 766              	.LVL30:
ARM GAS  /tmp/ccfFLuXD.s 			page 29


 528:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     {
 767              		.loc 1 528 5 view .LVU238
 768 0082 8022     		movs	r2, #128
 526:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 769              		.loc 1 526 12 view .LVU239
 770 0084 0700     		movs	r7, r0
 771              	.LVL31:
 528:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     {
 772              		.loc 1 528 5 is_stmt 1 view .LVU240
 773 0086 D200     		lsls	r2, r2, #3
 774 0088 9542     		cmp	r5, r2
 775 008a 00D1     		bne	.LCB698
 776 008c 28E1     		b	.L74	@long jump
 777              	.LCB698:
 778 008e 33D8     		bhi	.L75
 779 0090 202D     		cmp	r5, #32
 780 0092 00D1     		bne	.LCB702
 781 0094 B9E0     		b	.L76	@long jump
 782              	.LCB702:
 783 0096 09D8     		bhi	.L77
 784 0098 012D     		cmp	r5, #1
 785 009a 00D1     		bne	.LCB706
 786 009c 6BE0     		b	.L78	@long jump
 787              	.LCB706:
 788 009e 022D     		cmp	r5, #2
 789 00a0 00D1     		bne	.LCB708
 790 00a2 87E0     		b	.L79	@long jump
 791              	.LCB708:
 792              	.L230:
 793 00a4 0020     		movs	r0, #0
 794              	.LVL32:
 795              	.L68:
 738:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 739:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         /* Clock not enabled for I2S1 */
 740:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         else
 741:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 742:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           /* Nothing to do as frequency already initialized to 0U */
 743:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 744:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         break;
 745:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 746:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #if defined(RCC_CCIPR_LPTIM1SEL)
 747:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       case RCC_PERIPHCLK_LPTIM1:
 748:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         /* Get the current LPTIM1 source */
 749:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 750:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 751:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         if (srcclk == RCC_LPTIM1CLKSOURCE_PCLK1)
 752:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 753:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetPCLK1Freq();
 754:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 755:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         else if ((HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_LSI))
 756:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 757:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           frequency = LSI_VALUE;
 758:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 759:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_HSI))
 760:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 761:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           frequency = HSI_VALUE;
 762:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
ARM GAS  /tmp/ccfFLuXD.s 			page 30


 763:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_LSE
 764:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 765:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           frequency = LSE_VALUE;
 766:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 767:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         /* Clock not enabled for LPTIM1 */
 768:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         else
 769:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 770:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           /* Nothing to do as frequency already initialized to 0U */
 771:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 772:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         break;
 773:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #endif /* RCC_CCIPR_LPTIM1SEL */
 774:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 775:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #if defined(RCC_CCIPR_LPTIM2SEL)
 776:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       case RCC_PERIPHCLK_LPTIM2:
 777:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         /* Get the current LPTIM2 source */
 778:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 779:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 780:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         if (srcclk == RCC_LPTIM2CLKSOURCE_PCLK1)
 781:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 782:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetPCLK1Freq();
 783:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 784:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         else if ((HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_LSI))
 785:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 786:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           frequency = LSI_VALUE;
 787:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 788:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_HSI))
 789:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 790:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           frequency = HSI_VALUE;
 791:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 792:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_LSE
 793:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 794:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           frequency = LSE_VALUE;
 795:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 796:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         /* Clock not enabled for LPTIM2 */
 797:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         else
 798:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 799:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           /* Nothing to do as frequency already initialized to 0U */
 800:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 801:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         break;
 802:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #endif /* RCC_CCIPR_LPTIM2SEL */
 803:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 804:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #if defined(RCC_CCIPR_TIM1SEL)
 805:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       case RCC_PERIPHCLK_TIM1:
 806:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 807:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_TIM1SEL);
 808:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 809:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         if (srcclk == RCC_TIM1CLKSOURCE_PLL) /* PLL ? */
 810:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 811:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLLQCLK) != 0U)
 812:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           {
 813:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****             /* f(PLLQ) = f(VCO input) * PLLN / PLLQ */
 814:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****             plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 815:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****             frequency = (pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR
 816:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           }
 817:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 818:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         else if (srcclk == RCC_TIM1CLKSOURCE_PCLK1) /* PCLK1 ? */
 819:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
ARM GAS  /tmp/ccfFLuXD.s 			page 31


 820:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetPCLK1Freq();
 821:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 822:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         else /* No clock source */
 823:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 824:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           /* Nothing to do as frequency already initialized to 0U */
 825:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 826:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         break;
 827:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #endif /* RCC_CCIPR_TIM1SEL */
 828:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 829:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #if defined(RCC_CCIPR_TIM15SEL)
 830:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       case RCC_PERIPHCLK_TIM15:
 831:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 832:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_TIM15SEL);
 833:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 834:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         if (srcclk == RCC_TIM15CLKSOURCE_PLL) /* PLL ? */
 835:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 836:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLLQCLK) != 0U)
 837:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           {
 838:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****             /* f(PLLQ) = f(VCO input) * PLLN / PLLQ */
 839:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****             plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 840:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****             frequency = (pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR
 841:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           }
 842:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 843:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         else if (srcclk == RCC_TIM15CLKSOURCE_PCLK1) /* PCLK1 ? */
 844:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 845:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetPCLK1Freq();
 846:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 847:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         else /* No clock source */
 848:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 849:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           /* Nothing to do as frequency already initialized to 0U */
 850:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 851:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         break;
 852:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #endif /* RCC_CCIPR_TIM15SEL */
 853:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 854:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       default:
 855:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         break;
 856:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     }
 857:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   }
 858:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 859:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   return (frequency);
 860:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** }
 796              		.loc 1 860 1 is_stmt 0 view .LVU241
 797              		@ sp needed
 798              	.LVL33:
 799              		.loc 1 860 1 view .LVU242
 800 00a6 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 801              	.LVL34:
 802              	.L105:
 514:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     }
 803              		.loc 1 514 14 view .LVU243
 804 00a8 8548     		ldr	r0, .L239+20
 805              	.LVL35:
 514:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     }
 806              		.loc 1 514 14 view .LVU244
 807 00aa E3E7     		b	.L73
 808              	.LVL36:
 809              	.L77:
ARM GAS  /tmp/ccfFLuXD.s 			page 32


 528:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     {
 810              		.loc 1 528 5 view .LVU245
 811 00ac 402D     		cmp	r5, #64
 812 00ae 00D1     		bne	.LCB738
 813 00b0 C6E0     		b	.L80	@long jump
 814              	.LCB738:
 815 00b2 8023     		movs	r3, #128
 816 00b4 9B00     		lsls	r3, r3, #2
 817 00b6 9D42     		cmp	r5, r3
 818 00b8 F4D1     		bne	.L230
 749:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 819              		.loc 1 749 9 is_stmt 1 view .LVU246
 749:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 820              		.loc 1 749 18 is_stmt 0 view .LVU247
 821 00ba 616D     		ldr	r1, [r4, #84]
 749:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 822              		.loc 1 749 16 view .LVU248
 823 00bc C022     		movs	r2, #192
 824 00be 0B00     		movs	r3, r1
 825 00c0 1203     		lsls	r2, r2, #12
 826 00c2 1340     		ands	r3, r2
 827              	.LVL37:
 751:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 828              		.loc 1 751 9 is_stmt 1 view .LVU249
 751:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 829              		.loc 1 751 12 is_stmt 0 view .LVU250
 830 00c4 1142     		tst	r1, r2
 831 00c6 5CD0     		beq	.L91
 755:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 832              		.loc 1 755 14 is_stmt 1 view .LVU251
 755:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 833              		.loc 1 755 19 is_stmt 0 view .LVU252
 834 00c8 226E     		ldr	r2, [r4, #96]
 755:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 835              		.loc 1 755 17 view .LVU253
 836 00ca 9207     		lsls	r2, r2, #30
 837 00cc 04D5     		bpl	.L98
 755:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 838              		.loc 1 755 61 discriminator 1 view .LVU254
 839 00ce 8022     		movs	r2, #128
 840 00d0 D202     		lsls	r2, r2, #11
 841 00d2 9342     		cmp	r3, r2
 842 00d4 00D1     		bne	.LCB762
 843 00d6 3BE1     		b	.L123	@long jump
 844              	.LCB762:
 845              	.L98:
 759:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 846              		.loc 1 759 14 is_stmt 1 view .LVU255
 759:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 847              		.loc 1 759 19 is_stmt 0 view .LVU256
 848 00d8 2268     		ldr	r2, [r4]
 759:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 849              		.loc 1 759 17 view .LVU257
 850 00da 5205     		lsls	r2, r2, #21
 851 00dc 04D5     		bpl	.L99
 759:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 852              		.loc 1 759 59 discriminator 1 view .LVU258
ARM GAS  /tmp/ccfFLuXD.s 			page 33


 853 00de 8022     		movs	r2, #128
 854 00e0 1203     		lsls	r2, r2, #12
 855 00e2 9342     		cmp	r3, r2
 856 00e4 00D1     		bne	.LCB773
 857 00e6 36E1     		b	.L124	@long jump
 858              	.LCB773:
 859              	.L99:
 763:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 860              		.loc 1 763 14 is_stmt 1 view .LVU259
 763:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 861              		.loc 1 763 19 is_stmt 0 view .LVU260
 862 00e8 E16D     		ldr	r1, [r4, #92]
 863 00ea 0222     		movs	r2, #2
 864 00ec 0800     		movs	r0, r1
 865              	.LVL38:
 763:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 866              		.loc 1 763 19 view .LVU261
 867 00ee 1040     		ands	r0, r2
 763:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 868              		.loc 1 763 17 view .LVU262
 869 00f0 1142     		tst	r1, r2
 870 00f2 D8D0     		beq	.L68
 576:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 871              		.loc 1 576 21 discriminator 1 view .LVU263
 872 00f4 734A     		ldr	r2, .L239+24
 873 00f6 A1E0     		b	.L229
 874              	.LVL39:
 875              	.L75:
 528:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     {
 876              		.loc 1 528 5 view .LVU264
 877 00f8 8023     		movs	r3, #128
 878 00fa 1B03     		lsls	r3, r3, #12
 879 00fc 9D42     		cmp	r5, r3
 880 00fe 6FD0     		beq	.L82
 881 0100 29D8     		bhi	.L83
 882 0102 8023     		movs	r3, #128
 883 0104 8021     		movs	r1, #128
 884 0106 1B01     		lsls	r3, r3, #4
 885 0108 C901     		lsls	r1, r1, #7
 886 010a 9D42     		cmp	r5, r3
 887 010c 00D1     		bne	.LCB801
 888 010e B2E0     		b	.L84	@long jump
 889              	.LCB801:
 890 0110 8D42     		cmp	r5, r1
 891 0112 C7D1     		bne	.L230
 664:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 892              		.loc 1 664 9 is_stmt 1 view .LVU265
 664:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 893              		.loc 1 664 18 is_stmt 0 view .LVU266
 894 0114 636D     		ldr	r3, [r4, #84]
 664:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 895              		.loc 1 664 16 view .LVU267
 896 0116 9B0F     		lsrs	r3, r3, #30
 897 0118 9A07     		lsls	r2, r3, #30
 898              	.LVL40:
 666:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 899              		.loc 1 666 9 is_stmt 1 view .LVU268
ARM GAS  /tmp/ccfFLuXD.s 			page 34


 666:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 900              		.loc 1 666 12 is_stmt 0 view .LVU269
 901 011a 002B     		cmp	r3, #0
 902 011c 36D0     		beq	.L92
 670:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 903              		.loc 1 670 14 is_stmt 1 view .LVU270
 670:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 904              		.loc 1 670 17 is_stmt 0 view .LVU271
 905 011e 8023     		movs	r3, #128
 906 0120 1B06     		lsls	r3, r3, #24
 907 0122 9A42     		cmp	r2, r3
 908 0124 00D1     		bne	.LCB816
 909 0126 16E1     		b	.L124	@long jump
 910              	.LCB816:
 674:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 911              		.loc 1 674 14 is_stmt 1 view .LVU272
 674:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 912              		.loc 1 674 17 is_stmt 0 view .LVU273
 913 0128 8023     		movs	r3, #128
 470:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   uint32_t srcclk;
 914              		.loc 1 470 12 view .LVU274
 915 012a 0020     		movs	r0, #0
 916              	.LVL41:
 674:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 917              		.loc 1 674 17 view .LVU275
 918 012c DB05     		lsls	r3, r3, #23
 919 012e 9A42     		cmp	r2, r3
 920 0130 B9D1     		bne	.L68
 921              	.LVL42:
 922              	.L238:
 719:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           {
 923              		.loc 1 719 11 is_stmt 1 view .LVU276
 719:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           {
 924              		.loc 1 719 15 is_stmt 0 view .LVU277
 925 0132 E268     		ldr	r2, [r4, #12]
 926 0134 8023     		movs	r3, #128
 927 0136 1000     		movs	r0, r2
 928 0138 5B02     		lsls	r3, r3, #9
 929 013a 1840     		ands	r0, r3
 719:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           {
 930              		.loc 1 719 14 view .LVU278
 931 013c 1A42     		tst	r2, r3
 932 013e B2D0     		beq	.L68
 722:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****             frequency = (pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR
 933              		.loc 1 722 13 is_stmt 1 view .LVU279
 722:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****             frequency = (pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR
 934              		.loc 1 722 20 is_stmt 0 view .LVU280
 935 0140 E068     		ldr	r0, [r4, #12]
 936              	.LVL43:
 723:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           }
 937              		.loc 1 723 13 is_stmt 1 view .LVU281
 723:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           }
 938              		.loc 1 723 45 is_stmt 0 view .LVU282
 939 0142 E168     		ldr	r1, [r4, #12]
 722:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****             frequency = (pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR
 940              		.loc 1 722 18 view .LVU283
 941 0144 4004     		lsls	r0, r0, #17
ARM GAS  /tmp/ccfFLuXD.s 			page 35


 942              	.LVL44:
 722:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****             frequency = (pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR
 943              		.loc 1 722 18 view .LVU284
 944 0146 400E     		lsrs	r0, r0, #25
 723:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           }
 945              		.loc 1 723 33 view .LVU285
 946 0148 7843     		muls	r0, r7
 723:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           }
 947              		.loc 1 723 86 view .LVU286
 948 014a 8902     		lsls	r1, r1, #10
 949 014c C90E     		lsrs	r1, r1, #27
 950              	.L231:
 815:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           }
 951              		.loc 1 815 111 view .LVU287
 952 014e 0131     		adds	r1, r1, #1
 815:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           }
 953              		.loc 1 815 23 view .LVU288
 954 0150 FFF7FEFF 		bl	__aeabi_uidiv
 955              	.LVL45:
 815:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           }
 956              		.loc 1 815 23 view .LVU289
 957 0154 A7E7     		b	.L68
 958              	.LVL46:
 959              	.L83:
 528:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     {
 960              		.loc 1 528 5 view .LVU290
 961 0156 8022     		movs	r2, #128
 962 0158 8023     		movs	r3, #128
 963 015a 9203     		lsls	r2, r2, #14
 964 015c DB03     		lsls	r3, r3, #15
 965 015e 9542     		cmp	r5, r2
 966 0160 00D1     		bne	.LCB865
 967 0162 DCE0     		b	.L86	@long jump
 968              	.LCB865:
 969 0164 9D42     		cmp	r5, r3
 970 0166 9DD1     		bne	.L230
 832:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 971              		.loc 1 832 9 is_stmt 1 view .LVU291
 832:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 972              		.loc 1 832 16 is_stmt 0 view .LVU292
 973 0168 8023     		movs	r3, #128
 832:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 974              		.loc 1 832 18 view .LVU293
 975 016a 626D     		ldr	r2, [r4, #84]
 976              	.LVL47:
 834:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 977              		.loc 1 834 9 is_stmt 1 view .LVU294
 832:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 978              		.loc 1 832 16 is_stmt 0 view .LVU295
 979 016c 5B04     		lsls	r3, r3, #17
 834:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 980              		.loc 1 834 12 view .LVU296
 981 016e 1A42     		tst	r2, r3
 982 0170 07D0     		beq	.L91
 836:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           {
 983              		.loc 1 836 11 is_stmt 1 view .LVU297
 836:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           {
ARM GAS  /tmp/ccfFLuXD.s 			page 36


 984              		.loc 1 836 15 is_stmt 0 view .LVU298
 985 0172 E268     		ldr	r2, [r4, #12]
 986              	.LVL48:
 836:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           {
 987              		.loc 1 836 15 view .LVU299
 988 0174 DAE0     		b	.L235
 989              	.L78:
 560:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 990              		.loc 1 560 9 is_stmt 1 view .LVU300
 560:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 991              		.loc 1 560 18 is_stmt 0 view .LVU301
 992 0176 606D     		ldr	r0, [r4, #84]
 993              	.LVL49:
 560:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 994              		.loc 1 560 16 view .LVU302
 995 0178 0321     		movs	r1, #3
 996 017a 0300     		movs	r3, r0
 997 017c 0B40     		ands	r3, r1
 998              	.LVL50:
 562:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 999              		.loc 1 562 9 is_stmt 1 view .LVU303
 562:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 1000              		.loc 1 562 12 is_stmt 0 view .LVU304
 1001 017e 0842     		tst	r0, r1
 1002 0180 02D1     		bne	.L88
 1003              	.LVL51:
 1004              	.L91:
 564:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 1005              		.loc 1 564 11 is_stmt 1 view .LVU305
 564:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 1006              		.loc 1 564 23 is_stmt 0 view .LVU306
 1007 0182 FFF7FEFF 		bl	HAL_RCC_GetPCLK1Freq
 1008              	.LVL52:
 564:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 1009              		.loc 1 564 23 view .LVU307
 1010 0186 8EE7     		b	.L68
 1011              	.LVL53:
 1012              	.L88:
 566:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 1013              		.loc 1 566 14 is_stmt 1 view .LVU308
 566:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 1014              		.loc 1 566 17 is_stmt 0 view .LVU309
 1015 0188 012B     		cmp	r3, #1
 1016 018a 02D1     		bne	.L89
 1017              	.LVL54:
 1018              	.L92:
 568:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 1019              		.loc 1 568 11 is_stmt 1 view .LVU310
 568:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 1020              		.loc 1 568 23 is_stmt 0 view .LVU311
 1021 018c FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 1022              	.LVL55:
 568:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 1023              		.loc 1 568 23 view .LVU312
 1024 0190 89E7     		b	.L68
 1025              	.LVL56:
 1026              	.L89:
ARM GAS  /tmp/ccfFLuXD.s 			page 37


 570:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 1027              		.loc 1 570 14 is_stmt 1 view .LVU313
 570:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 1028              		.loc 1 570 19 is_stmt 0 view .LVU314
 1029 0192 2168     		ldr	r1, [r4]
 570:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 1030              		.loc 1 570 17 view .LVU315
 1031 0194 1142     		tst	r1, r2
 1032 0196 02D0     		beq	.L90
 570:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 1033              		.loc 1 570 59 discriminator 1 view .LVU316
 1034 0198 022B     		cmp	r3, #2
 1035 019a 00D1     		bne	.LCB926
 1036 019c DBE0     		b	.L124	@long jump
 1037              	.LCB926:
 1038              	.L90:
 574:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 1039              		.loc 1 574 14 is_stmt 1 view .LVU317
 574:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 1040              		.loc 1 574 19 is_stmt 0 view .LVU318
 1041 019e E16D     		ldr	r1, [r4, #92]
 1042 01a0 0222     		movs	r2, #2
 1043 01a2 0800     		movs	r0, r1
 576:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 1044              		.loc 1 576 21 view .LVU319
 1045 01a4 033B     		subs	r3, r3, #3
 1046              	.LVL57:
 574:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 1047              		.loc 1 574 19 view .LVU320
 1048 01a6 1040     		ands	r0, r2
 574:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 1049              		.loc 1 574 17 view .LVU321
 1050 01a8 1142     		tst	r1, r2
 1051 01aa 00D1     		bne	.LCB936
 1052 01ac 7BE7     		b	.L68	@long jump
 1053              	.LCB936:
 1054              	.LVL58:
 1055              	.L226:
 576:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 1056              		.loc 1 576 21 discriminator 1 view .LVU322
 1057 01ae 5842     		rsbs	r0, r3, #0
 1058 01b0 5841     		adcs	r0, r0, r3
 1059 01b2 28E0     		b	.L233
 1060              	.LVL59:
 1061              	.L79:
 587:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 1062              		.loc 1 587 9 is_stmt 1 view .LVU323
 587:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 1063              		.loc 1 587 18 is_stmt 0 view .LVU324
 1064 01b4 606D     		ldr	r0, [r4, #84]
 1065              	.LVL60:
 587:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 1066              		.loc 1 587 16 view .LVU325
 1067 01b6 0C21     		movs	r1, #12
 1068 01b8 0300     		movs	r3, r0
 1069 01ba 0B40     		ands	r3, r1
 1070              	.LVL61:
ARM GAS  /tmp/ccfFLuXD.s 			page 38


 589:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 1071              		.loc 1 589 9 is_stmt 1 view .LVU326
 589:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 1072              		.loc 1 589 12 is_stmt 0 view .LVU327
 1073 01bc 0842     		tst	r0, r1
 1074 01be E0D0     		beq	.L91
 593:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 1075              		.loc 1 593 14 is_stmt 1 view .LVU328
 593:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 1076              		.loc 1 593 17 is_stmt 0 view .LVU329
 1077 01c0 042B     		cmp	r3, #4
 1078 01c2 E3D0     		beq	.L92
 597:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 1079              		.loc 1 597 14 is_stmt 1 view .LVU330
 597:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 1080              		.loc 1 597 19 is_stmt 0 view .LVU331
 1081 01c4 2168     		ldr	r1, [r4]
 597:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 1082              		.loc 1 597 17 view .LVU332
 1083 01c6 1142     		tst	r1, r2
 1084 01c8 02D0     		beq	.L93
 597:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 1085              		.loc 1 597 59 discriminator 1 view .LVU333
 1086 01ca 082B     		cmp	r3, #8
 1087 01cc 00D1     		bne	.LCB964
 1088 01ce C2E0     		b	.L124	@long jump
 1089              	.LCB964:
 1090              	.L93:
 601:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 1091              		.loc 1 601 14 is_stmt 1 view .LVU334
 601:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 1092              		.loc 1 601 19 is_stmt 0 view .LVU335
 1093 01d0 E16D     		ldr	r1, [r4, #92]
 1094 01d2 0222     		movs	r2, #2
 1095 01d4 0800     		movs	r0, r1
 576:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 1096              		.loc 1 576 21 view .LVU336
 1097 01d6 0C3B     		subs	r3, r3, #12
 1098              	.LVL62:
 601:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 1099              		.loc 1 601 19 view .LVU337
 1100 01d8 1040     		ands	r0, r2
 601:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 1101              		.loc 1 601 17 view .LVU338
 1102 01da 1142     		tst	r1, r2
 1103 01dc E7D1     		bne	.L226
 1104 01de 62E7     		b	.L68
 1105              	.LVL63:
 1106              	.L82:
 615:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 1107              		.loc 1 615 9 is_stmt 1 view .LVU339
 615:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 1108              		.loc 1 615 16 is_stmt 0 view .LVU340
 1109 01e0 4020     		movs	r0, #64
 1110              	.LVL64:
 615:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 1111              		.loc 1 615 18 view .LVU341
ARM GAS  /tmp/ccfFLuXD.s 			page 39


 1112 01e2 636D     		ldr	r3, [r4, #84]
 617:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 1113              		.loc 1 617 14 view .LVU342
 1114 01e4 2168     		ldr	r1, [r4]
 615:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 1115              		.loc 1 615 16 view .LVU343
 1116 01e6 0340     		ands	r3, r0
 1117              	.LVL65:
 617:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 1118              		.loc 1 617 9 is_stmt 1 view .LVU344
 617:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 1119              		.loc 1 617 12 is_stmt 0 view .LVU345
 1120 01e8 1142     		tst	r1, r2
 1121 01ea 02D0     		beq	.L94
 617:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 1122              		.loc 1 617 54 discriminator 1 view .LVU346
 1123 01ec 002B     		cmp	r3, #0
 1124 01ee 00D1     		bne	.LCB993
 1125 01f0 ACE0     		b	.L111	@long jump
 1126              	.LCB993:
 1127              	.L94:
 621:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 1128              		.loc 1 621 14 is_stmt 1 view .LVU347
 621:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 1129              		.loc 1 621 19 is_stmt 0 view .LVU348
 1130 01f2 E16D     		ldr	r1, [r4, #92]
 1131 01f4 0222     		movs	r2, #2
 1132 01f6 0800     		movs	r0, r1
 1133 01f8 1040     		ands	r0, r2
 621:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 1134              		.loc 1 621 17 view .LVU349
 1135 01fa 1142     		tst	r1, r2
 1136 01fc 00D1     		bne	.LCB1001
 1137 01fe 52E7     		b	.L68	@long jump
 1138              	.LCB1001:
 576:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 1139              		.loc 1 576 21 discriminator 1 view .LVU350
 1140 0200 1800     		movs	r0, r3
 1141 0202 431E     		subs	r3, r0, #1
 1142 0204 9841     		sbcs	r0, r0, r3
 1143              	.LVL66:
 1144              	.L233:
 576:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 1145              		.loc 1 576 21 discriminator 1 view .LVU351
 1146 0206 C003     		lsls	r0, r0, #15
 1147 0208 4DE7     		b	.L68
 1148              	.LVL67:
 1149              	.L76:
 636:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 1150              		.loc 1 636 9 is_stmt 1 view .LVU352
 636:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 1151              		.loc 1 636 18 is_stmt 0 view .LVU353
 1152 020a 606D     		ldr	r0, [r4, #84]
 1153              	.LVL68:
 636:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 1154              		.loc 1 636 16 view .LVU354
 1155 020c C021     		movs	r1, #192
ARM GAS  /tmp/ccfFLuXD.s 			page 40


 1156 020e 0300     		movs	r3, r0
 1157 0210 0901     		lsls	r1, r1, #4
 1158 0212 0B40     		ands	r3, r1
 1159              	.LVL69:
 638:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 1160              		.loc 1 638 9 is_stmt 1 view .LVU355
 638:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 1161              		.loc 1 638 12 is_stmt 0 view .LVU356
 1162 0214 0842     		tst	r0, r1
 1163 0216 B4D0     		beq	.L91
 642:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 1164              		.loc 1 642 14 is_stmt 1 view .LVU357
 642:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 1165              		.loc 1 642 17 is_stmt 0 view .LVU358
 1166 0218 9342     		cmp	r3, r2
 1167 021a B7D0     		beq	.L92
 646:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 1168              		.loc 1 646 14 is_stmt 1 view .LVU359
 646:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 1169              		.loc 1 646 19 is_stmt 0 view .LVU360
 1170 021c 2168     		ldr	r1, [r4]
 646:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 1171              		.loc 1 646 17 view .LVU361
 1172 021e 1142     		tst	r1, r2
 1173 0220 04D0     		beq	.L95
 646:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 1174              		.loc 1 646 59 discriminator 1 view .LVU362
 1175 0222 8022     		movs	r2, #128
 1176 0224 1201     		lsls	r2, r2, #4
 1177 0226 9342     		cmp	r3, r2
 1178 0228 00D1     		bne	.LCB1037
 1179 022a 94E0     		b	.L124	@long jump
 1180              	.LCB1037:
 1181              	.L95:
 650:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 1182              		.loc 1 650 14 is_stmt 1 view .LVU363
 650:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 1183              		.loc 1 650 19 is_stmt 0 view .LVU364
 1184 022c E16D     		ldr	r1, [r4, #92]
 1185 022e 0222     		movs	r2, #2
 1186 0230 0800     		movs	r0, r1
 1187 0232 1040     		ands	r0, r2
 650:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 1188              		.loc 1 650 17 view .LVU365
 1189 0234 1142     		tst	r1, r2
 1190 0236 00D1     		bne	.LCB1045
 1191 0238 35E7     		b	.L68	@long jump
 1192              	.LCB1045:
 576:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 1193              		.loc 1 576 21 discriminator 1 view .LVU366
 1194 023a 234A     		ldr	r2, .L239+28
 1195              	.L229:
 576:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 1196              		.loc 1 576 21 discriminator 1 view .LVU367
 1197 023c 9B18     		adds	r3, r3, r2
 1198              	.LVL70:
 576:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
ARM GAS  /tmp/ccfFLuXD.s 			page 41


 1199              		.loc 1 576 21 discriminator 1 view .LVU368
 1200 023e B6E7     		b	.L226
 1201              	.LVL71:
 1202              	.L80:
 692:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 1203              		.loc 1 692 9 is_stmt 1 view .LVU369
 692:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 1204              		.loc 1 692 18 is_stmt 0 view .LVU370
 1205 0240 606D     		ldr	r0, [r4, #84]
 1206              	.LVL72:
 692:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 1207              		.loc 1 692 16 view .LVU371
 1208 0242 C021     		movs	r1, #192
 1209 0244 0300     		movs	r3, r0
 1210 0246 8901     		lsls	r1, r1, #6
 1211 0248 0B40     		ands	r3, r1
 1212              	.LVL73:
 694:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 1213              		.loc 1 694 9 is_stmt 1 view .LVU372
 694:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 1214              		.loc 1 694 12 is_stmt 0 view .LVU373
 1215 024a 0842     		tst	r0, r1
 1216 024c 99D0     		beq	.L91
 698:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 1217              		.loc 1 698 14 is_stmt 1 view .LVU374
 698:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 1218              		.loc 1 698 17 is_stmt 0 view .LVU375
 1219 024e 8021     		movs	r1, #128
 1220 0250 4901     		lsls	r1, r1, #5
 1221 0252 8B42     		cmp	r3, r1
 1222 0254 9AD0     		beq	.L92
 702:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 1223              		.loc 1 702 14 is_stmt 1 view .LVU376
 702:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 1224              		.loc 1 702 19 is_stmt 0 view .LVU377
 1225 0256 2168     		ldr	r1, [r4]
 1226 0258 0800     		movs	r0, r1
 1227 025a 1040     		ands	r0, r2
 702:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 1228              		.loc 1 702 17 view .LVU378
 1229 025c 1142     		tst	r1, r2
 1230 025e 00D1     		bne	.LCB1079
 1231 0260 21E7     		b	.L68	@long jump
 1232              	.LCB1079:
 704:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 1233              		.loc 1 704 21 discriminator 1 view .LVU379
 1234 0262 1A4A     		ldr	r2, .L239+32
 1235 0264 9B18     		adds	r3, r3, r2
 1236              	.LVL74:
 704:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 1237              		.loc 1 704 21 discriminator 1 view .LVU380
 1238 0266 1800     		movs	r0, r3
 1239 0268 431E     		subs	r3, r0, #1
 1240 026a 9841     		sbcs	r0, r0, r3
 1241              	.LVL75:
 704:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 1242              		.loc 1 704 21 discriminator 1 view .LVU381
ARM GAS  /tmp/ccfFLuXD.s 			page 42


 1243 026c 184B     		ldr	r3, .L239+36
 1244 026e 4042     		rsbs	r0, r0, #0
 1245 0270 1840     		ands	r0, r3
 1246 0272 134B     		ldr	r3, .L239+20
 1247 0274 EFE6     		b	.L225
 1248              	.LVL76:
 1249              	.L84:
 715:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 1250              		.loc 1 715 9 is_stmt 1 view .LVU382
 715:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 1251              		.loc 1 715 16 is_stmt 0 view .LVU383
 1252 0276 C020     		movs	r0, #192
 1253              	.LVL77:
 715:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 1254              		.loc 1 715 18 view .LVU384
 1255 0278 636D     		ldr	r3, [r4, #84]
 715:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 1256              		.loc 1 715 16 view .LVU385
 1257 027a 0002     		lsls	r0, r0, #8
 1258 027c 0340     		ands	r3, r0
 1259              	.LVL78:
 717:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 1260              		.loc 1 717 9 is_stmt 1 view .LVU386
 717:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 1261              		.loc 1 717 12 is_stmt 0 view .LVU387
 1262 027e 8B42     		cmp	r3, r1
 1263 0280 00D1     		bne	.LCB1106
 1264 0282 56E7     		b	.L238	@long jump
 1265              	.LCB1106:
 726:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 1266              		.loc 1 726 14 is_stmt 1 view .LVU388
 726:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 1267              		.loc 1 726 17 is_stmt 0 view .LVU389
 1268 0284 002B     		cmp	r3, #0
 1269 0286 81D0     		beq	.L92
 730:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 1270              		.loc 1 730 14 is_stmt 1 view .LVU390
 730:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 1271              		.loc 1 730 19 is_stmt 0 view .LVU391
 1272 0288 2168     		ldr	r1, [r4]
 730:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 1273              		.loc 1 730 17 view .LVU392
 1274 028a 1142     		tst	r1, r2
 1275 028c 03D0     		beq	.L97
 730:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 1276              		.loc 1 730 59 discriminator 1 view .LVU393
 1277 028e 8022     		movs	r2, #128
 1278 0290 1202     		lsls	r2, r2, #8
 1279 0292 9342     		cmp	r3, r2
 1280 0294 5FD0     		beq	.L124
 1281              	.L97:
 734:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 1282              		.loc 1 734 14 is_stmt 1 view .LVU394
 737:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 1283              		.loc 1 737 21 is_stmt 0 view .LVU395
 1284 0296 0F4A     		ldr	r2, .L239+40
 1285 0298 9B18     		adds	r3, r3, r2
ARM GAS  /tmp/ccfFLuXD.s 			page 43


 1286              	.LVL79:
 737:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 1287              		.loc 1 737 21 view .LVU396
 1288 029a 1800     		movs	r0, r3
 1289 029c 431E     		subs	r3, r0, #1
 1290 029e 9841     		sbcs	r0, r0, r3
 1291              	.LVL80:
 737:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 1292              		.loc 1 737 21 view .LVU397
 1293 02a0 0D4B     		ldr	r3, .L239+44
 1294 02a2 4042     		rsbs	r0, r0, #0
 1295 02a4 1840     		ands	r0, r3
 1296 02a6 0D4B     		ldr	r3, .L239+48
 1297 02a8 D5E6     		b	.L225
 1298              	.L240:
 1299 02aa C046     		.align	2
 1300              	.L239:
 1301 02ac 00100240 		.word	1073876992
 1302 02b0 00FDFFFF 		.word	-768
 1303 02b4 702FFCFF 		.word	-250000
 1304 02b8 90D00300 		.word	250000
 1305 02bc 00127A00 		.word	8000000
 1306 02c0 0024F400 		.word	16000000
 1307 02c4 0000F4FF 		.word	-786432
 1308 02c8 00F4FFFF 		.word	-3072
 1309 02cc 00E0FFFF 		.word	-8192
 1310 02d0 00DC0BFF 		.word	-16000000
 1311 02d4 0040FFFF 		.word	-49152
 1312 02d8 8044FFFF 		.word	-48000
 1313 02dc 80BB0000 		.word	48000
 1314              	.LVL81:
 1315              	.L74:
 778:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 1316              		.loc 1 778 9 is_stmt 1 view .LVU398
 778:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 1317              		.loc 1 778 18 is_stmt 0 view .LVU399
 1318 02e0 616D     		ldr	r1, [r4, #84]
 778:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 1319              		.loc 1 778 16 view .LVU400
 1320 02e2 C022     		movs	r2, #192
 1321 02e4 0B00     		movs	r3, r1
 1322 02e6 9203     		lsls	r2, r2, #14
 1323 02e8 1340     		ands	r3, r2
 1324              	.LVL82:
 780:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 1325              		.loc 1 780 9 is_stmt 1 view .LVU401
 780:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 1326              		.loc 1 780 12 is_stmt 0 view .LVU402
 1327 02ea 1142     		tst	r1, r2
 1328 02ec 00D1     		bne	.LCB1165
 1329 02ee 48E7     		b	.L91	@long jump
 1330              	.LCB1165:
 784:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 1331              		.loc 1 784 14 is_stmt 1 view .LVU403
 784:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 1332              		.loc 1 784 19 is_stmt 0 view .LVU404
 1333 02f0 226E     		ldr	r2, [r4, #96]
ARM GAS  /tmp/ccfFLuXD.s 			page 44


 784:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 1334              		.loc 1 784 17 view .LVU405
 1335 02f2 9207     		lsls	r2, r2, #30
 1336 02f4 03D5     		bpl	.L100
 784:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 1337              		.loc 1 784 61 discriminator 1 view .LVU406
 1338 02f6 8022     		movs	r2, #128
 1339 02f8 5203     		lsls	r2, r2, #13
 1340 02fa 9342     		cmp	r3, r2
 1341 02fc 28D0     		beq	.L123
 1342              	.L100:
 788:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 1343              		.loc 1 788 14 is_stmt 1 view .LVU407
 788:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 1344              		.loc 1 788 19 is_stmt 0 view .LVU408
 1345 02fe 2268     		ldr	r2, [r4]
 788:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 1346              		.loc 1 788 17 view .LVU409
 1347 0300 5205     		lsls	r2, r2, #21
 1348 0302 03D5     		bpl	.L101
 788:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 1349              		.loc 1 788 59 discriminator 1 view .LVU410
 1350 0304 8022     		movs	r2, #128
 1351 0306 9203     		lsls	r2, r2, #14
 1352 0308 9342     		cmp	r3, r2
 1353 030a 24D0     		beq	.L124
 1354              	.L101:
 792:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 1355              		.loc 1 792 14 is_stmt 1 view .LVU411
 792:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 1356              		.loc 1 792 19 is_stmt 0 view .LVU412
 1357 030c E16D     		ldr	r1, [r4, #92]
 1358 030e 0222     		movs	r2, #2
 1359 0310 0800     		movs	r0, r1
 1360              	.LVL83:
 792:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 1361              		.loc 1 792 19 view .LVU413
 1362 0312 1040     		ands	r0, r2
 792:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 1363              		.loc 1 792 17 view .LVU414
 1364 0314 1142     		tst	r1, r2
 1365 0316 00D1     		bne	.LCB1195
 1366 0318 C5E6     		b	.L68	@long jump
 1367              	.LCB1195:
 576:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 1368              		.loc 1 576 21 discriminator 1 view .LVU415
 1369 031a 104A     		ldr	r2, .L241
 1370 031c 8EE7     		b	.L229
 1371              	.LVL84:
 1372              	.L86:
 807:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 1373              		.loc 1 807 9 is_stmt 1 view .LVU416
 807:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 1374              		.loc 1 807 18 is_stmt 0 view .LVU417
 1375 031e 626D     		ldr	r2, [r4, #84]
 1376              	.LVL85:
 809:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
ARM GAS  /tmp/ccfFLuXD.s 			page 45


 1377              		.loc 1 809 9 is_stmt 1 view .LVU418
 809:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 1378              		.loc 1 809 12 is_stmt 0 view .LVU419
 1379 0320 1A42     		tst	r2, r3
 1380 0322 00D1     		bne	.LCB1209
 1381 0324 2DE7     		b	.L91	@long jump
 1382              	.LCB1209:
 811:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           {
 1383              		.loc 1 811 11 is_stmt 1 view .LVU420
 811:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           {
 1384              		.loc 1 811 15 is_stmt 0 view .LVU421
 1385 0326 8023     		movs	r3, #128
 1386 0328 E268     		ldr	r2, [r4, #12]
 1387              	.LVL86:
 811:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           {
 1388              		.loc 1 811 15 view .LVU422
 1389 032a 5B04     		lsls	r3, r3, #17
 1390              	.L235:
 811:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           {
 1391              		.loc 1 811 15 view .LVU423
 1392 032c 1000     		movs	r0, r2
 1393              	.LVL87:
 811:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           {
 1394              		.loc 1 811 15 view .LVU424
 1395 032e 1840     		ands	r0, r3
 811:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           {
 1396              		.loc 1 811 14 view .LVU425
 1397 0330 1A42     		tst	r2, r3
 1398 0332 00D1     		bne	.LCB1222
 1399 0334 B7E6     		b	.L68	@long jump
 1400              	.LCB1222:
 814:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****             frequency = (pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR
 1401              		.loc 1 814 13 is_stmt 1 view .LVU426
 814:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****             frequency = (pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR
 1402              		.loc 1 814 20 is_stmt 0 view .LVU427
 1403 0336 E068     		ldr	r0, [r4, #12]
 1404              	.LVL88:
 815:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           }
 1405              		.loc 1 815 13 is_stmt 1 view .LVU428
 815:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           }
 1406              		.loc 1 815 45 is_stmt 0 view .LVU429
 1407 0338 E168     		ldr	r1, [r4, #12]
 814:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****             frequency = (pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR
 1408              		.loc 1 814 18 view .LVU430
 1409 033a 4004     		lsls	r0, r0, #17
 1410              	.LVL89:
 814:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****             frequency = (pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR
 1411              		.loc 1 814 18 view .LVU431
 1412 033c 400E     		lsrs	r0, r0, #25
 815:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           }
 1413              		.loc 1 815 86 view .LVU432
 1414 033e 490E     		lsrs	r1, r1, #25
 815:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           }
 1415              		.loc 1 815 33 view .LVU433
 1416 0340 7843     		muls	r0, r7
 815:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           }
 1417              		.loc 1 815 86 view .LVU434
ARM GAS  /tmp/ccfFLuXD.s 			page 46


 1418 0342 3140     		ands	r1, r6
 1419 0344 03E7     		b	.L231
 1420              	.LVL90:
 1421              	.L102:
 576:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 1422              		.loc 1 576 21 view .LVU435
 1423 0346 8020     		movs	r0, #128
 1424 0348 0002     		lsls	r0, r0, #8
 1425 034a ACE6     		b	.L68
 1426              	.LVL91:
 1427              	.L111:
 619:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 1428              		.loc 1 619 21 view .LVU436
 1429 034c 0448     		ldr	r0, .L241+4
 1430 034e AAE6     		b	.L68
 1431              	.LVL92:
 1432              	.L123:
 757:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 1433              		.loc 1 757 21 view .LVU437
 1434 0350 FA20     		movs	r0, #250
 1435 0352 C001     		lsls	r0, r0, #7
 1436 0354 A7E6     		b	.L68
 1437              	.LVL93:
 1438              	.L124:
 704:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 1439              		.loc 1 704 21 view .LVU438
 1440 0356 0348     		ldr	r0, .L241+8
 1441 0358 A5E6     		b	.L68
 1442              	.L242:
 1443 035a C046     		.align	2
 1444              	.L241:
 1445 035c 0000D0FF 		.word	-3145728
 1446 0360 12800000 		.word	32786
 1447 0364 0024F400 		.word	16000000
 1448              		.cfi_endproc
 1449              	.LFE303:
 1451              		.section	.text.HAL_RCCEx_EnableLSCO,"ax",%progbits
 1452              		.align	1
 1453              		.global	HAL_RCCEx_EnableLSCO
 1454              		.syntax unified
 1455              		.code	16
 1456              		.thumb_func
 1457              		.fpu softvfp
 1459              	HAL_RCCEx_EnableLSCO:
 1460              	.LVL94:
 1461              	.LFB304:
 861:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 862:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** /**
 863:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   * @}
 864:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   */
 865:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 866:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** /** @defgroup RCCEx_Exported_Functions_Group2 Extended Clock management functions
 867:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****  *  @brief  Extended Clock management functions
 868:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****  *
 869:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** @verbatim
 870:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****  ===============================================================================
 871:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****                 ##### Extended clock management functions  #####
ARM GAS  /tmp/ccfFLuXD.s 			page 47


 872:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****  ===============================================================================
 873:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     [..]
 874:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     This subsection provides a set of functions allowing to control the
 875:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     activation or deactivation of LSE CSS, Low speed clock output and
 876:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     clock after wake-up from STOP mode.
 877:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** @endverbatim
 878:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   * @{
 879:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   */
 880:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 881:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** /**
 882:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   * @brief  Select the Low Speed clock source to output on LSCO pin (PA2).
 883:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   * @param  LSCOSource  specifies the Low Speed clock source to output.
 884:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *          This parameter can be one of the following values:
 885:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *            @arg @ref RCC_LSCOSOURCE_LSI  LSI clock selected as LSCO source
 886:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *            @arg @ref RCC_LSCOSOURCE_LSE  LSE clock selected as LSCO source
 887:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   * @retval None
 888:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   */
 889:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** void HAL_RCCEx_EnableLSCO(uint32_t LSCOSource)
 890:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** {
 1462              		.loc 1 890 1 is_stmt 1 view -0
 1463              		.cfi_startproc
 1464              		@ args = 0, pretend = 0, frame = 32
 1465              		@ frame_needed = 0, uses_anonymous_args = 0
 891:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   GPIO_InitTypeDef GPIO_InitStruct;
 1466              		.loc 1 891 3 view .LVU440
 892:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   FlagStatus       pwrclkchanged = RESET;
 1467              		.loc 1 892 3 view .LVU441
 893:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   FlagStatus       backupchanged = RESET;
 1468              		.loc 1 893 3 view .LVU442
 894:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 895:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   /* Check the parameters */
 896:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   assert_param(IS_RCC_LSCOSOURCE(LSCOSource));
 1469              		.loc 1 896 3 view .LVU443
 897:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 898:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   /* LSCO Pin Clock Enable */
 899:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   LSCO_CLK_ENABLE();
 1470              		.loc 1 899 3 view .LVU444
 1471              	.LBB6:
 1472              		.loc 1 899 3 view .LVU445
 1473              		.loc 1 899 3 view .LVU446
 1474              	.LBE6:
 890:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   GPIO_InitTypeDef GPIO_InitStruct;
 1475              		.loc 1 890 1 is_stmt 0 view .LVU447
 1476 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 1477              	.LCFI3:
 1478              		.cfi_def_cfa_offset 20
 1479              		.cfi_offset 4, -20
 1480              		.cfi_offset 5, -16
 1481              		.cfi_offset 6, -12
 1482              		.cfi_offset 7, -8
 1483              		.cfi_offset 14, -4
 1484              	.LBB7:
 1485              		.loc 1 899 3 view .LVU448
 1486 0002 0127     		movs	r7, #1
 1487 0004 1F4C     		ldr	r4, .L250
 1488              	.LBE7:
 890:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   GPIO_InitTypeDef GPIO_InitStruct;
ARM GAS  /tmp/ccfFLuXD.s 			page 48


 1489              		.loc 1 890 1 view .LVU449
 1490 0006 89B0     		sub	sp, sp, #36
 1491              	.LCFI4:
 1492              		.cfi_def_cfa_offset 56
 1493              	.LBB8:
 1494              		.loc 1 899 3 view .LVU450
 1495 0008 636B     		ldr	r3, [r4, #52]
 1496              	.LBE8:
 890:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   GPIO_InitTypeDef GPIO_InitStruct;
 1497              		.loc 1 890 1 view .LVU451
 1498 000a 0600     		movs	r6, r0
 1499              	.LBB9:
 1500              		.loc 1 899 3 view .LVU452
 1501 000c 3B43     		orrs	r3, r7
 1502 000e 6363     		str	r3, [r4, #52]
 1503              		.loc 1 899 3 is_stmt 1 view .LVU453
 1504 0010 636B     		ldr	r3, [r4, #52]
 1505              	.LBE9:
 900:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 901:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   /* Configue the LSCO pin in analog mode */
 902:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   GPIO_InitStruct.Pin = LSCO_PIN;
 903:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 904:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 905:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 906:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   HAL_GPIO_Init(LSCO_GPIO_PORT, &GPIO_InitStruct);
 1506              		.loc 1 906 3 is_stmt 0 view .LVU454
 1507 0012 A020     		movs	r0, #160
 1508              	.LVL95:
 1509              	.LBB10:
 899:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 1510              		.loc 1 899 3 view .LVU455
 1511 0014 3B40     		ands	r3, r7
 1512 0016 0193     		str	r3, [sp, #4]
 899:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 1513              		.loc 1 899 3 is_stmt 1 view .LVU456
 1514 0018 019B     		ldr	r3, [sp, #4]
 1515              	.LBE10:
 899:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 1516              		.loc 1 899 3 view .LVU457
 902:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 1517              		.loc 1 902 3 view .LVU458
 902:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 1518              		.loc 1 902 23 is_stmt 0 view .LVU459
 1519 001a 0423     		movs	r3, #4
 905:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   HAL_GPIO_Init(LSCO_GPIO_PORT, &GPIO_InitStruct);
 1520              		.loc 1 905 24 view .LVU460
 1521 001c 0025     		movs	r5, #0
 902:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 1522              		.loc 1 902 23 view .LVU461
 1523 001e 0393     		str	r3, [sp, #12]
 903:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1524              		.loc 1 903 3 is_stmt 1 view .LVU462
 1525              		.loc 1 906 3 is_stmt 0 view .LVU463
 1526 0020 03A9     		add	r1, sp, #12
 903:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1527              		.loc 1 903 24 view .LVU464
 1528 0022 013B     		subs	r3, r3, #1
ARM GAS  /tmp/ccfFLuXD.s 			page 49


 1529              		.loc 1 906 3 view .LVU465
 1530 0024 C005     		lsls	r0, r0, #23
 903:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1531              		.loc 1 903 24 view .LVU466
 1532 0026 0493     		str	r3, [sp, #16]
 904:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 1533              		.loc 1 904 3 is_stmt 1 view .LVU467
 904:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 1534              		.loc 1 904 25 is_stmt 0 view .LVU468
 1535 0028 0693     		str	r3, [sp, #24]
 905:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   HAL_GPIO_Init(LSCO_GPIO_PORT, &GPIO_InitStruct);
 1536              		.loc 1 905 3 is_stmt 1 view .LVU469
 905:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   HAL_GPIO_Init(LSCO_GPIO_PORT, &GPIO_InitStruct);
 1537              		.loc 1 905 24 is_stmt 0 view .LVU470
 1538 002a 0595     		str	r5, [sp, #20]
 1539              		.loc 1 906 3 is_stmt 1 view .LVU471
 1540 002c FFF7FEFF 		bl	HAL_GPIO_Init
 1541              	.LVL96:
 907:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 908:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   /* Update LSCOSEL clock source in Backup Domain control register */
 909:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 1542              		.loc 1 909 3 view .LVU472
 1543              		.loc 1 909 7 is_stmt 0 view .LVU473
 1544 0030 8022     		movs	r2, #128
 1545 0032 E36B     		ldr	r3, [r4, #60]
 1546 0034 5205     		lsls	r2, r2, #21
 1547              		.loc 1 909 6 view .LVU474
 1548 0036 1342     		tst	r3, r2
 1549 0038 07D1     		bne	.L244
 910:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   {
 911:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     __HAL_RCC_PWR_CLK_ENABLE();
 1550              		.loc 1 911 5 is_stmt 1 view .LVU475
 1551              	.LBB11:
 1552              		.loc 1 911 5 view .LVU476
 1553              		.loc 1 911 5 view .LVU477
 1554              	.LBE11:
 912:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     pwrclkchanged = SET;
 1555              		.loc 1 912 19 is_stmt 0 view .LVU478
 1556 003a 3D00     		movs	r5, r7
 1557              	.LBB12:
 911:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     pwrclkchanged = SET;
 1558              		.loc 1 911 5 view .LVU479
 1559 003c E36B     		ldr	r3, [r4, #60]
 1560 003e 1343     		orrs	r3, r2
 1561 0040 E363     		str	r3, [r4, #60]
 911:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     pwrclkchanged = SET;
 1562              		.loc 1 911 5 is_stmt 1 view .LVU480
 1563 0042 E36B     		ldr	r3, [r4, #60]
 1564 0044 1340     		ands	r3, r2
 1565 0046 0293     		str	r3, [sp, #8]
 911:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     pwrclkchanged = SET;
 1566              		.loc 1 911 5 view .LVU481
 1567 0048 029B     		ldr	r3, [sp, #8]
 1568              	.LBE12:
 911:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     pwrclkchanged = SET;
 1569              		.loc 1 911 5 view .LVU482
 1570              		.loc 1 912 5 view .LVU483
ARM GAS  /tmp/ccfFLuXD.s 			page 50


 1571              	.LVL97:
 1572              	.L244:
 913:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   }
 914:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 1573              		.loc 1 914 3 view .LVU484
 1574              		.loc 1 914 7 is_stmt 0 view .LVU485
 1575 004a 0F4B     		ldr	r3, .L250+4
 893:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 1576              		.loc 1 893 20 view .LVU486
 1577 004c 0022     		movs	r2, #0
 1578              		.loc 1 914 7 view .LVU487
 1579 004e 1B68     		ldr	r3, [r3]
 1580              		.loc 1 914 6 view .LVU488
 1581 0050 DB05     		lsls	r3, r3, #23
 1582 0052 02D4     		bmi	.L245
 915:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   {
 916:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     HAL_PWR_EnableBkUpAccess();
 1583              		.loc 1 916 5 is_stmt 1 view .LVU489
 1584 0054 FFF7FEFF 		bl	HAL_PWR_EnableBkUpAccess
 1585              	.LVL98:
 917:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     backupchanged = SET;
 1586              		.loc 1 917 5 view .LVU490
 1587              		.loc 1 917 19 is_stmt 0 view .LVU491
 1588 0058 0122     		movs	r2, #1
 1589              	.LVL99:
 1590              	.L245:
 918:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   }
 919:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 920:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   MODIFY_REG(RCC->BDCR, RCC_BDCR_LSCOSEL | RCC_BDCR_LSCOEN, LSCOSource | RCC_BDCR_LSCOEN);
 1591              		.loc 1 920 3 is_stmt 1 view .LVU492
 1592 005a E06D     		ldr	r0, [r4, #92]
 1593 005c 0B4B     		ldr	r3, .L250+8
 1594 005e 1840     		ands	r0, r3
 1595 0060 8023     		movs	r3, #128
 1596 0062 3043     		orrs	r0, r6
 1597 0064 5B04     		lsls	r3, r3, #17
 1598 0066 1843     		orrs	r0, r3
 1599 0068 E065     		str	r0, [r4, #92]
 921:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 922:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   if (backupchanged == SET)
 1600              		.loc 1 922 3 view .LVU493
 1601              		.loc 1 922 6 is_stmt 0 view .LVU494
 1602 006a 012A     		cmp	r2, #1
 1603 006c 01D1     		bne	.L246
 1604              	.LVL100:
 923:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   {
 924:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     HAL_PWR_DisableBkUpAccess();
 1605              		.loc 1 924 5 is_stmt 1 view .LVU495
 1606 006e FFF7FEFF 		bl	HAL_PWR_DisableBkUpAccess
 1607              	.LVL101:
 1608              	.L246:
 925:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   }
 926:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   if (pwrclkchanged == SET)
 1609              		.loc 1 926 3 view .LVU496
 1610              		.loc 1 926 6 is_stmt 0 view .LVU497
 1611 0072 012D     		cmp	r5, #1
 1612 0074 03D1     		bne	.L243
ARM GAS  /tmp/ccfFLuXD.s 			page 51


 927:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   {
 928:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     __HAL_RCC_PWR_CLK_DISABLE();
 1613              		.loc 1 928 5 is_stmt 1 view .LVU498
 1614 0076 E36B     		ldr	r3, [r4, #60]
 1615 0078 054A     		ldr	r2, .L250+12
 1616 007a 1340     		ands	r3, r2
 1617 007c E363     		str	r3, [r4, #60]
 1618              	.L243:
 929:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   }
 930:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** }
 1619              		.loc 1 930 1 is_stmt 0 view .LVU499
 1620 007e 09B0     		add	sp, sp, #36
 1621              		@ sp needed
 1622              	.LVL102:
 1623              	.LVL103:
 1624              		.loc 1 930 1 view .LVU500
 1625 0080 F0BD     		pop	{r4, r5, r6, r7, pc}
 1626              	.L251:
 1627 0082 C046     		.align	2
 1628              	.L250:
 1629 0084 00100240 		.word	1073876992
 1630 0088 00700040 		.word	1073770496
 1631 008c FFFFFFFC 		.word	-50331649
 1632 0090 FFFFFFEF 		.word	-268435457
 1633              		.cfi_endproc
 1634              	.LFE304:
 1636              		.section	.text.HAL_RCCEx_DisableLSCO,"ax",%progbits
 1637              		.align	1
 1638              		.global	HAL_RCCEx_DisableLSCO
 1639              		.syntax unified
 1640              		.code	16
 1641              		.thumb_func
 1642              		.fpu softvfp
 1644              	HAL_RCCEx_DisableLSCO:
 1645              	.LFB305:
 931:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 932:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** /**
 933:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   * @brief  Disable the Low Speed clock output.
 934:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   * @retval None
 935:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   */
 936:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** void HAL_RCCEx_DisableLSCO(void)
 937:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** {
 1646              		.loc 1 937 1 is_stmt 1 view -0
 1647              		.cfi_startproc
 1648              		@ args = 0, pretend = 0, frame = 8
 1649              		@ frame_needed = 0, uses_anonymous_args = 0
 938:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   FlagStatus       pwrclkchanged = RESET;
 1650              		.loc 1 938 3 view .LVU502
 1651              	.LVL104:
 939:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   FlagStatus       backupchanged = RESET;
 1652              		.loc 1 939 3 view .LVU503
 940:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 941:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   /* Update LSCOEN bit in Backup Domain control register */
 942:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 1653              		.loc 1 942 3 view .LVU504
 937:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   FlagStatus       pwrclkchanged = RESET;
 1654              		.loc 1 937 1 is_stmt 0 view .LVU505
ARM GAS  /tmp/ccfFLuXD.s 			page 52


 1655 0000 37B5     		push	{r0, r1, r2, r4, r5, lr}
 1656              	.LCFI5:
 1657              		.cfi_def_cfa_offset 24
 1658              		.cfi_offset 0, -24
 1659              		.cfi_offset 1, -20
 1660              		.cfi_offset 2, -16
 1661              		.cfi_offset 4, -12
 1662              		.cfi_offset 5, -8
 1663              		.cfi_offset 14, -4
 1664              		.loc 1 942 7 view .LVU506
 1665 0002 8022     		movs	r2, #128
 1666 0004 124C     		ldr	r4, .L259
 1667 0006 5205     		lsls	r2, r2, #21
 1668 0008 E36B     		ldr	r3, [r4, #60]
 938:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   FlagStatus       backupchanged = RESET;
 1669              		.loc 1 938 20 view .LVU507
 1670 000a 0025     		movs	r5, #0
 1671              		.loc 1 942 6 view .LVU508
 1672 000c 1342     		tst	r3, r2
 1673 000e 07D1     		bne	.L253
 943:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   {
 944:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     __HAL_RCC_PWR_CLK_ENABLE();
 1674              		.loc 1 944 5 is_stmt 1 view .LVU509
 1675              	.LBB13:
 1676              		.loc 1 944 5 view .LVU510
 1677              		.loc 1 944 5 view .LVU511
 1678 0010 E36B     		ldr	r3, [r4, #60]
 1679              	.LBE13:
 945:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     pwrclkchanged = SET;
 1680              		.loc 1 945 19 is_stmt 0 view .LVU512
 1681 0012 0135     		adds	r5, r5, #1
 1682              	.LBB14:
 944:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     pwrclkchanged = SET;
 1683              		.loc 1 944 5 view .LVU513
 1684 0014 1343     		orrs	r3, r2
 1685 0016 E363     		str	r3, [r4, #60]
 944:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     pwrclkchanged = SET;
 1686              		.loc 1 944 5 is_stmt 1 view .LVU514
 1687 0018 E36B     		ldr	r3, [r4, #60]
 1688 001a 1340     		ands	r3, r2
 1689 001c 0193     		str	r3, [sp, #4]
 944:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     pwrclkchanged = SET;
 1690              		.loc 1 944 5 view .LVU515
 1691 001e 019B     		ldr	r3, [sp, #4]
 1692              	.LBE14:
 944:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     pwrclkchanged = SET;
 1693              		.loc 1 944 5 view .LVU516
 1694              		.loc 1 945 5 view .LVU517
 1695              	.LVL105:
 1696              	.L253:
 946:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   }
 947:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 1697              		.loc 1 947 3 view .LVU518
 1698              		.loc 1 947 7 is_stmt 0 view .LVU519
 1699 0020 0C4B     		ldr	r3, .L259+4
 939:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 1700              		.loc 1 939 20 view .LVU520
ARM GAS  /tmp/ccfFLuXD.s 			page 53


 1701 0022 0022     		movs	r2, #0
 1702              		.loc 1 947 7 view .LVU521
 1703 0024 1B68     		ldr	r3, [r3]
 1704              		.loc 1 947 6 view .LVU522
 1705 0026 DB05     		lsls	r3, r3, #23
 1706 0028 02D4     		bmi	.L254
 948:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   {
 949:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     /* Enable access to the backup domain */
 950:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     HAL_PWR_EnableBkUpAccess();
 1707              		.loc 1 950 5 is_stmt 1 view .LVU523
 1708 002a FFF7FEFF 		bl	HAL_PWR_EnableBkUpAccess
 1709              	.LVL106:
 951:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     backupchanged = SET;
 1710              		.loc 1 951 5 view .LVU524
 1711              		.loc 1 951 19 is_stmt 0 view .LVU525
 1712 002e 0122     		movs	r2, #1
 1713              	.LVL107:
 1714              	.L254:
 952:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   }
 953:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 954:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSCOEN);
 1715              		.loc 1 954 3 is_stmt 1 view .LVU526
 1716 0030 E36D     		ldr	r3, [r4, #92]
 1717 0032 0949     		ldr	r1, .L259+8
 1718 0034 0B40     		ands	r3, r1
 1719 0036 E365     		str	r3, [r4, #92]
 955:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 956:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   /* Restore previous configuration */
 957:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   if (backupchanged == SET)
 1720              		.loc 1 957 3 view .LVU527
 1721              		.loc 1 957 6 is_stmt 0 view .LVU528
 1722 0038 012A     		cmp	r2, #1
 1723 003a 01D1     		bne	.L255
 1724              	.LVL108:
 958:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   {
 959:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     /* Disable access to the backup domain */
 960:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     HAL_PWR_DisableBkUpAccess();
 1725              		.loc 1 960 5 is_stmt 1 view .LVU529
 1726 003c FFF7FEFF 		bl	HAL_PWR_DisableBkUpAccess
 1727              	.LVL109:
 1728              	.L255:
 961:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   }
 962:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   if (pwrclkchanged == SET)
 1729              		.loc 1 962 3 view .LVU530
 1730              		.loc 1 962 6 is_stmt 0 view .LVU531
 1731 0040 012D     		cmp	r5, #1
 1732 0042 03D1     		bne	.L252
 963:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   {
 964:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     __HAL_RCC_PWR_CLK_DISABLE();
 1733              		.loc 1 964 5 is_stmt 1 view .LVU532
 1734 0044 E36B     		ldr	r3, [r4, #60]
 1735 0046 054A     		ldr	r2, .L259+12
 1736 0048 1340     		ands	r3, r2
 1737 004a E363     		str	r3, [r4, #60]
 1738              	.L252:
 965:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   }
 966:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** }
ARM GAS  /tmp/ccfFLuXD.s 			page 54


 1739              		.loc 1 966 1 is_stmt 0 view .LVU533
 1740              		@ sp needed
 1741              	.LVL110:
 1742              		.loc 1 966 1 view .LVU534
 1743 004c 37BD     		pop	{r0, r1, r2, r4, r5, pc}
 1744              	.L260:
 1745 004e C046     		.align	2
 1746              	.L259:
 1747 0050 00100240 		.word	1073876992
 1748 0054 00700040 		.word	1073770496
 1749 0058 FFFFFFFE 		.word	-16777217
 1750 005c FFFFFFEF 		.word	-268435457
 1751              		.cfi_endproc
 1752              	.LFE305:
 1754              		.text
 1755              	.Letext0:
 1756              		.file 2 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stdint.h"
 1757              		.file 3 "Drivers/CMSIS/Device/ST/STM32G0xx/Include/system_stm32g0xx.h"
 1758              		.file 4 "Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g071xx.h"
 1759              		.file 5 "Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g0xx.h"
 1760              		.file 6 "Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_def.h"
 1761              		.file 7 "Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h"
 1762              		.file 8 "Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_gpio.h"
 1763              		.file 9 "Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h"
 1764              		.file 10 "Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h"
 1765              		.file 11 "Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pwr.h"
 1766              		.file 12 "Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h"
ARM GAS  /tmp/ccfFLuXD.s 			page 55


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32g0xx_hal_rcc_ex.c
     /tmp/ccfFLuXD.s:16     .text.HAL_RCCEx_PeriphCLKConfig:0000000000000000 $t
     /tmp/ccfFLuXD.s:24     .text.HAL_RCCEx_PeriphCLKConfig:0000000000000000 HAL_RCCEx_PeriphCLKConfig
     /tmp/ccfFLuXD.s:463    .text.HAL_RCCEx_PeriphCLKConfig:00000000000001d8 $d
     /tmp/ccfFLuXD.s:481    .text.HAL_RCCEx_GetPeriphCLKConfig:0000000000000000 $t
     /tmp/ccfFLuXD.s:488    .text.HAL_RCCEx_GetPeriphCLKConfig:0000000000000000 HAL_RCCEx_GetPeriphCLKConfig
     /tmp/ccfFLuXD.s:616    .text.HAL_RCCEx_GetPeriphCLKConfig:0000000000000078 $d
     /tmp/ccfFLuXD.s:624    .text.HAL_RCCEx_GetPeriphCLKFreq:0000000000000000 $t
     /tmp/ccfFLuXD.s:631    .text.HAL_RCCEx_GetPeriphCLKFreq:0000000000000000 HAL_RCCEx_GetPeriphCLKFreq
     /tmp/ccfFLuXD.s:1301   .text.HAL_RCCEx_GetPeriphCLKFreq:00000000000002ac $d
     /tmp/ccfFLuXD.s:1318   .text.HAL_RCCEx_GetPeriphCLKFreq:00000000000002e0 $t
     /tmp/ccfFLuXD.s:1445   .text.HAL_RCCEx_GetPeriphCLKFreq:000000000000035c $d
     /tmp/ccfFLuXD.s:1452   .text.HAL_RCCEx_EnableLSCO:0000000000000000 $t
     /tmp/ccfFLuXD.s:1459   .text.HAL_RCCEx_EnableLSCO:0000000000000000 HAL_RCCEx_EnableLSCO
     /tmp/ccfFLuXD.s:1629   .text.HAL_RCCEx_EnableLSCO:0000000000000084 $d
     /tmp/ccfFLuXD.s:1637   .text.HAL_RCCEx_DisableLSCO:0000000000000000 $t
     /tmp/ccfFLuXD.s:1644   .text.HAL_RCCEx_DisableLSCO:0000000000000000 HAL_RCCEx_DisableLSCO
     /tmp/ccfFLuXD.s:1747   .text.HAL_RCCEx_DisableLSCO:0000000000000050 $d

UNDEFINED SYMBOLS
HAL_GetTick
__aeabi_uidiv
__aeabi_idiv
HAL_RCC_GetPCLK1Freq
HAL_RCC_GetSysClockFreq
HAL_GPIO_Init
HAL_PWR_EnableBkUpAccess
HAL_PWR_DisableBkUpAccess
