{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1609420131056 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1609420131057 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 31 15:08:50 2020 " "Processing started: Thu Dec 31 15:08:50 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1609420131057 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609420131057 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Components -c Components " "Command: quartus_map --read_settings_files=on --write_settings_files=off Components -c Components" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609420131057 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1609420131424 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1609420131424 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Instruction_Processor.v(61) " "Verilog HDL information at Instruction_Processor.v(61): always construct contains both blocking and non-blocking assignments" {  } { { "Instruction_Processor.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/Instruction_Processor.v" 61 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1609420142042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Instruction_Processor.v 1 1 " "Found 1 design units, including 1 entities, in source file Instruction_Processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionProcessor " "Found entity 1: InstructionProcessor" {  } { { "Instruction_Processor.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/Instruction_Processor.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609420142045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609420142045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RAM.v 1 1 " "Found 1 design units, including 1 entities, in source file RAM.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/RAM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609420142046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609420142046 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SM.v(88) " "Verilog HDL warning at SM.v(88): extended using \"x\" or \"z\"" {  } { { "SM.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/SM.v" 88 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1609420142047 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SM.v(89) " "Verilog HDL warning at SM.v(89): extended using \"x\" or \"z\"" {  } { { "SM.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/SM.v" 89 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1609420142047 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SM.v(90) " "Verilog HDL warning at SM.v(90): extended using \"x\" or \"z\"" {  } { { "SM.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/SM.v" 90 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1609420142047 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SM.v(91) " "Verilog HDL warning at SM.v(91): extended using \"x\" or \"z\"" {  } { { "SM.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/SM.v" 91 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1609420142047 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SM.v(92) " "Verilog HDL warning at SM.v(92): extended using \"x\" or \"z\"" {  } { { "SM.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/SM.v" 92 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1609420142047 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SM.v(93) " "Verilog HDL warning at SM.v(93): extended using \"x\" or \"z\"" {  } { { "SM.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/SM.v" 93 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1609420142047 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SM.v(94) " "Verilog HDL warning at SM.v(94): extended using \"x\" or \"z\"" {  } { { "SM.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/SM.v" 94 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1609420142047 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SM.v(95) " "Verilog HDL warning at SM.v(95): extended using \"x\" or \"z\"" {  } { { "SM.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/SM.v" 95 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1609420142047 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SM.v(96) " "Verilog HDL warning at SM.v(96): extended using \"x\" or \"z\"" {  } { { "SM.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/SM.v" 96 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1609420142047 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SM.v(97) " "Verilog HDL warning at SM.v(97): extended using \"x\" or \"z\"" {  } { { "SM.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/SM.v" 97 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1609420142047 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SM.v(98) " "Verilog HDL warning at SM.v(98): extended using \"x\" or \"z\"" {  } { { "SM.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/SM.v" 98 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1609420142047 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SM.v(99) " "Verilog HDL warning at SM.v(99): extended using \"x\" or \"z\"" {  } { { "SM.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/SM.v" 99 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1609420142048 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SM.v(100) " "Verilog HDL warning at SM.v(100): extended using \"x\" or \"z\"" {  } { { "SM.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/SM.v" 100 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1609420142048 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SM.v(101) " "Verilog HDL warning at SM.v(101): extended using \"x\" or \"z\"" {  } { { "SM.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/SM.v" 101 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1609420142048 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SM.v(102) " "Verilog HDL warning at SM.v(102): extended using \"x\" or \"z\"" {  } { { "SM.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/SM.v" 102 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1609420142048 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SM.v(103) " "Verilog HDL warning at SM.v(103): extended using \"x\" or \"z\"" {  } { { "SM.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/SM.v" 103 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1609420142048 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SM.v(104) " "Verilog HDL warning at SM.v(104): extended using \"x\" or \"z\"" {  } { { "SM.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/SM.v" 104 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1609420142048 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SM.v(105) " "Verilog HDL warning at SM.v(105): extended using \"x\" or \"z\"" {  } { { "SM.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/SM.v" 105 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1609420142048 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SM.v(106) " "Verilog HDL warning at SM.v(106): extended using \"x\" or \"z\"" {  } { { "SM.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/SM.v" 106 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1609420142048 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SM.v(107) " "Verilog HDL warning at SM.v(107): extended using \"x\" or \"z\"" {  } { { "SM.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/SM.v" 107 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1609420142048 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SM.v(108) " "Verilog HDL warning at SM.v(108): extended using \"x\" or \"z\"" {  } { { "SM.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/SM.v" 108 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1609420142048 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SM.v(109) " "Verilog HDL warning at SM.v(109): extended using \"x\" or \"z\"" {  } { { "SM.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/SM.v" 109 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1609420142048 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SM.v(110) " "Verilog HDL warning at SM.v(110): extended using \"x\" or \"z\"" {  } { { "SM.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/SM.v" 110 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1609420142048 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SM.v(111) " "Verilog HDL warning at SM.v(111): extended using \"x\" or \"z\"" {  } { { "SM.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/SM.v" 111 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1609420142048 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SM.v(112) " "Verilog HDL warning at SM.v(112): extended using \"x\" or \"z\"" {  } { { "SM.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/SM.v" 112 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1609420142048 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SM.v(113) " "Verilog HDL warning at SM.v(113): extended using \"x\" or \"z\"" {  } { { "SM.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/SM.v" 113 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1609420142048 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SM.v(114) " "Verilog HDL warning at SM.v(114): extended using \"x\" or \"z\"" {  } { { "SM.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/SM.v" 114 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1609420142048 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SM.v(115) " "Verilog HDL warning at SM.v(115): extended using \"x\" or \"z\"" {  } { { "SM.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/SM.v" 115 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1609420142048 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SM.v(116) " "Verilog HDL warning at SM.v(116): extended using \"x\" or \"z\"" {  } { { "SM.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/SM.v" 116 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1609420142048 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SM.v(117) " "Verilog HDL warning at SM.v(117): extended using \"x\" or \"z\"" {  } { { "SM.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/SM.v" 117 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1609420142048 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SM.v(118) " "Verilog HDL warning at SM.v(118): extended using \"x\" or \"z\"" {  } { { "SM.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/SM.v" 118 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1609420142049 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SM.v(119) " "Verilog HDL warning at SM.v(119): extended using \"x\" or \"z\"" {  } { { "SM.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/SM.v" 119 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1609420142049 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SM.v(120) " "Verilog HDL warning at SM.v(120): extended using \"x\" or \"z\"" {  } { { "SM.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/SM.v" 120 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1609420142049 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SM.v(121) " "Verilog HDL warning at SM.v(121): extended using \"x\" or \"z\"" {  } { { "SM.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/SM.v" 121 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1609420142049 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SM.v(122) " "Verilog HDL warning at SM.v(122): extended using \"x\" or \"z\"" {  } { { "SM.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/SM.v" 122 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1609420142049 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SM.v(123) " "Verilog HDL warning at SM.v(123): extended using \"x\" or \"z\"" {  } { { "SM.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/SM.v" 123 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1609420142049 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SM.v(124) " "Verilog HDL warning at SM.v(124): extended using \"x\" or \"z\"" {  } { { "SM.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/SM.v" 124 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1609420142049 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SM.v(125) " "Verilog HDL warning at SM.v(125): extended using \"x\" or \"z\"" {  } { { "SM.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/SM.v" 125 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1609420142049 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SM.v(126) " "Verilog HDL warning at SM.v(126): extended using \"x\" or \"z\"" {  } { { "SM.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/SM.v" 126 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1609420142049 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SM.v(127) " "Verilog HDL warning at SM.v(127): extended using \"x\" or \"z\"" {  } { { "SM.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/SM.v" 127 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1609420142049 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SM.v(128) " "Verilog HDL warning at SM.v(128): extended using \"x\" or \"z\"" {  } { { "SM.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/SM.v" 128 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1609420142049 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SM.v(129) " "Verilog HDL warning at SM.v(129): extended using \"x\" or \"z\"" {  } { { "SM.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/SM.v" 129 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1609420142049 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SM.v(130) " "Verilog HDL warning at SM.v(130): extended using \"x\" or \"z\"" {  } { { "SM.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/SM.v" 130 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1609420142049 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SM.v(131) " "Verilog HDL warning at SM.v(131): extended using \"x\" or \"z\"" {  } { { "SM.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/SM.v" 131 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1609420142049 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SM.v(132) " "Verilog HDL warning at SM.v(132): extended using \"x\" or \"z\"" {  } { { "SM.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/SM.v" 132 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1609420142049 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SM.v(133) " "Verilog HDL warning at SM.v(133): extended using \"x\" or \"z\"" {  } { { "SM.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/SM.v" 133 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1609420142049 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SM.v(134) " "Verilog HDL warning at SM.v(134): extended using \"x\" or \"z\"" {  } { { "SM.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/SM.v" 134 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1609420142049 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SM.v(135) " "Verilog HDL warning at SM.v(135): extended using \"x\" or \"z\"" {  } { { "SM.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/SM.v" 135 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1609420142049 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SM.v(136) " "Verilog HDL warning at SM.v(136): extended using \"x\" or \"z\"" {  } { { "SM.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/SM.v" 136 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1609420142049 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SM.v(137) " "Verilog HDL warning at SM.v(137): extended using \"x\" or \"z\"" {  } { { "SM.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/SM.v" 137 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1609420142049 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SM.v(138) " "Verilog HDL warning at SM.v(138): extended using \"x\" or \"z\"" {  } { { "SM.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/SM.v" 138 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1609420142049 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SM.v(139) " "Verilog HDL warning at SM.v(139): extended using \"x\" or \"z\"" {  } { { "SM.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/SM.v" 139 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1609420142049 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SM.v(140) " "Verilog HDL warning at SM.v(140): extended using \"x\" or \"z\"" {  } { { "SM.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/SM.v" 140 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1609420142049 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SM.v(141) " "Verilog HDL warning at SM.v(141): extended using \"x\" or \"z\"" {  } { { "SM.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/SM.v" 141 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1609420142050 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SM.v(142) " "Verilog HDL warning at SM.v(142): extended using \"x\" or \"z\"" {  } { { "SM.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/SM.v" 142 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1609420142050 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SM.v(143) " "Verilog HDL warning at SM.v(143): extended using \"x\" or \"z\"" {  } { { "SM.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/SM.v" 143 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1609420142050 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SM.v(144) " "Verilog HDL warning at SM.v(144): extended using \"x\" or \"z\"" {  } { { "SM.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/SM.v" 144 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1609420142050 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SM.v(145) " "Verilog HDL warning at SM.v(145): extended using \"x\" or \"z\"" {  } { { "SM.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/SM.v" 145 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1609420142050 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SM.v(146) " "Verilog HDL warning at SM.v(146): extended using \"x\" or \"z\"" {  } { { "SM.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/SM.v" 146 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1609420142050 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SM.v(147) " "Verilog HDL warning at SM.v(147): extended using \"x\" or \"z\"" {  } { { "SM.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/SM.v" 147 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1609420142050 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SM.v(148) " "Verilog HDL warning at SM.v(148): extended using \"x\" or \"z\"" {  } { { "SM.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/SM.v" 148 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1609420142050 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SM.v(149) " "Verilog HDL warning at SM.v(149): extended using \"x\" or \"z\"" {  } { { "SM.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/SM.v" 149 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1609420142050 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SM.v(150) " "Verilog HDL warning at SM.v(150): extended using \"x\" or \"z\"" {  } { { "SM.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/SM.v" 150 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1609420142050 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SM.v(151) " "Verilog HDL warning at SM.v(151): extended using \"x\" or \"z\"" {  } { { "SM.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/SM.v" 151 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1609420142050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SM.v 1 1 " "Found 1 design units, including 1 entities, in source file SM.v" { { "Info" "ISGN_ENTITY_NAME" "1 SM " "Found entity 1: SM" {  } { { "SM.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/SM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609420142051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609420142051 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "core.v(27) " "Verilog HDL warning at core.v(27): extended using \"x\" or \"z\"" {  } { { "core.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/core.v" 27 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1609420142052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core.v 1 1 " "Found 1 design units, including 1 entities, in source file core.v" { { "Info" "ISGN_ENTITY_NAME" "1 core " "Found entity 1: core" {  } { { "core.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/core.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609420142053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609420142053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file Buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Buffer " "Found entity 1: Buffer" {  } { { "Buffer.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/Buffer.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609420142054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609420142054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Components.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Components.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Components " "Found entity 1: Components" {  } { { "Components.bdf" "" { Schematic "/home/tsapiv/POC/PureFPGA/Verilog_Components/Components.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609420142055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609420142055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.v 1 1 " "Found 1 design units, including 1 entities, in source file ALU.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "ALU.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609420142055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609420142055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MemoryManager.v 1 1 " "Found 1 design units, including 1 entities, in source file MemoryManager.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory_manager " "Found entity 1: memory_manager" {  } { { "MemoryManager.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/MemoryManager.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609420142056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609420142056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder8.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder8.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder8 " "Found entity 1: decoder8" {  } { { "decoder8.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/decoder8.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609420142057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609420142057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder64.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder64.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder64 " "Found entity 1: decoder64" {  } { { "decoder64.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/decoder64.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609420142058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609420142058 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RED red BufferManager.v(4) " "Verilog HDL Declaration information at BufferManager.v(4): object \"RED\" differs only in case from object \"red\" in the same scope" {  } { { "BufferManager.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/BufferManager.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1609420142058 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "GREEN green BufferManager.v(5) " "Verilog HDL Declaration information at BufferManager.v(5): object \"GREEN\" differs only in case from object \"green\" in the same scope" {  } { { "BufferManager.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/BufferManager.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1609420142058 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BLUE blue BufferManager.v(6) " "Verilog HDL Declaration information at BufferManager.v(6): object \"BLUE\" differs only in case from object \"blue\" in the same scope" {  } { { "BufferManager.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/BufferManager.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1609420142058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BufferManager.v 1 1 " "Found 1 design units, including 1 entities, in source file BufferManager.v" { { "Info" "ISGN_ENTITY_NAME" "1 buffer_manager " "Found entity 1: buffer_manager" {  } { { "BufferManager.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/BufferManager.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609420142059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609420142059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SVGA.v 1 1 " "Found 1 design units, including 1 entities, in source file SVGA.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "SVGA.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/SVGA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609420142059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609420142059 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cin Instruction_Processor.v(44) " "Verilog HDL Implicit Net warning at Instruction_Processor.v(44): created implicit net for \"cin\"" {  } { { "Instruction_Processor.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/Instruction_Processor.v" 44 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609420142060 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Components " "Elaborating entity \"Components\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1609420142144 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk memory_manager inst " "Port \"clk\" of type memory_manager and instance \"inst\" is missing source signal" {  } { { "Components.bdf" "" { Schematic "/home/tsapiv/POC/PureFPGA/Verilog_Components/Components.bdf" { { 224 192 560 368 "inst" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Analysis & Synthesis" 0 -1 1609420142147 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk buffer_manager inst1 " "Port \"clk\" of type buffer_manager and instance \"inst1\" is missing source signal" {  } { { "Components.bdf" "" { Schematic "/home/tsapiv/POC/PureFPGA/Verilog_Components/Components.bdf" { { 392 728 1008 536 "inst1" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Analysis & Synthesis" 0 -1 1609420142148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_manager memory_manager:inst " "Elaborating entity \"memory_manager\" for hierarchy \"memory_manager:inst\"" {  } { { "Components.bdf" "inst" { Schematic "/home/tsapiv/POC/PureFPGA/Verilog_Components/Components.bdf" { { 224 192 560 368 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609420142151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder64 memory_manager:inst\|decoder64:d1 " "Elaborating entity \"decoder64\" for hierarchy \"memory_manager:inst\|decoder64:d1\"" {  } { { "MemoryManager.v" "d1" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/MemoryManager.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609420142177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode memory_manager:inst\|decoder64:d1\|lpm_decode:LPM_DECODE_component " "Elaborating entity \"lpm_decode\" for hierarchy \"memory_manager:inst\|decoder64:d1\|lpm_decode:LPM_DECODE_component\"" {  } { { "decoder64.v" "LPM_DECODE_component" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/decoder64.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609420142203 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memory_manager:inst\|decoder64:d1\|lpm_decode:LPM_DECODE_component " "Elaborated megafunction instantiation \"memory_manager:inst\|decoder64:d1\|lpm_decode:LPM_DECODE_component\"" {  } { { "decoder64.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/decoder64.v" 61 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609420142204 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memory_manager:inst\|decoder64:d1\|lpm_decode:LPM_DECODE_component " "Instantiated megafunction \"memory_manager:inst\|decoder64:d1\|lpm_decode:LPM_DECODE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_decodes 64 " "Parameter \"lpm_decodes\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609420142204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DECODE " "Parameter \"lpm_type\" = \"LPM_DECODE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609420142204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Parameter \"lpm_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609420142204 ""}  } { { "decoder64.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/decoder64.v" 61 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1609420142204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_l5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_l5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_l5f " "Found entity 1: decode_l5f" {  } { { "db/decode_l5f.tdf" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/db/decode_l5f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609420142256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609420142256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_l5f memory_manager:inst\|decoder64:d1\|lpm_decode:LPM_DECODE_component\|decode_l5f:auto_generated " "Elaborating entity \"decode_l5f\" for hierarchy \"memory_manager:inst\|decoder64:d1\|lpm_decode:LPM_DECODE_component\|decode_l5f:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "/opt/intel_fpga_lite/19.1/quartus/libraries/megafunctions/lpm_decode.tdf" 77 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609420142256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder8 memory_manager:inst\|decoder8:d2 " "Elaborating entity \"decoder8\" for hierarchy \"memory_manager:inst\|decoder8:d2\"" {  } { { "MemoryManager.v" "d2" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/MemoryManager.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609420142268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode memory_manager:inst\|decoder8:d2\|lpm_decode:LPM_DECODE_component " "Elaborating entity \"lpm_decode\" for hierarchy \"memory_manager:inst\|decoder8:d2\|lpm_decode:LPM_DECODE_component\"" {  } { { "decoder8.v" "LPM_DECODE_component" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/decoder8.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609420142270 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memory_manager:inst\|decoder8:d2\|lpm_decode:LPM_DECODE_component " "Elaborated megafunction instantiation \"memory_manager:inst\|decoder8:d2\|lpm_decode:LPM_DECODE_component\"" {  } { { "decoder8.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/decoder8.v" 61 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609420142271 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memory_manager:inst\|decoder8:d2\|lpm_decode:LPM_DECODE_component " "Instantiated megafunction \"memory_manager:inst\|decoder8:d2\|lpm_decode:LPM_DECODE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_decodes 8 " "Parameter \"lpm_decodes\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609420142271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DECODE " "Parameter \"lpm_type\" = \"LPM_DECODE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609420142271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 3 " "Parameter \"lpm_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609420142271 ""}  } { { "decoder8.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/decoder8.v" 61 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1609420142271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_04f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_04f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_04f " "Found entity 1: decode_04f" {  } { { "db/decode_04f.tdf" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/db/decode_04f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609420142317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609420142317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_04f memory_manager:inst\|decoder8:d2\|lpm_decode:LPM_DECODE_component\|decode_04f:auto_generated " "Elaborating entity \"decode_04f\" for hierarchy \"memory_manager:inst\|decoder8:d2\|lpm_decode:LPM_DECODE_component\|decode_04f:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "/opt/intel_fpga_lite/19.1/quartus/libraries/megafunctions/lpm_decode.tdf" 77 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609420142318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buffer_manager buffer_manager:inst1 " "Elaborating entity \"buffer_manager\" for hierarchy \"buffer_manager:inst1\"" {  } { { "Components.bdf" "inst1" { Schematic "/home/tsapiv/POC/PureFPGA/Verilog_Components/Components.bdf" { { 392 728 1008 536 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609420142319 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 BufferManager.v(20) " "Verilog HDL assignment warning at BufferManager.v(20): truncated value with size 32 to match size of target (1)" {  } { { "BufferManager.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/BufferManager.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1609420142320 "|Components|buffer_manager:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 BufferManager.v(23) " "Verilog HDL assignment warning at BufferManager.v(23): truncated value with size 32 to match size of target (6)" {  } { { "BufferManager.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/BufferManager.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1609420142320 "|Components|buffer_manager:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 BufferManager.v(24) " "Verilog HDL assignment warning at BufferManager.v(24): truncated value with size 32 to match size of target (5)" {  } { { "BufferManager.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/BufferManager.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1609420142320 "|Components|buffer_manager:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 BufferManager.v(25) " "Verilog HDL assignment warning at BufferManager.v(25): truncated value with size 32 to match size of target (5)" {  } { { "BufferManager.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/BufferManager.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1609420142321 "|Components|buffer_manager:inst1"}
{ "Warning" "WSGN_WIRE_LOOP" "memory_manager:inst\|data\[7\] " "Node \"memory_manager:inst\|data\[7\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "MemoryManager.v" "data\[7\]" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/MemoryManager.v" 10 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1609420142407 ""}
{ "Warning" "WSGN_WIRE_LOOP" "memory_manager:inst\|data\[6\] " "Node \"memory_manager:inst\|data\[6\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "MemoryManager.v" "data\[6\]" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/MemoryManager.v" 10 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1609420142407 ""}
{ "Warning" "WSGN_WIRE_LOOP" "memory_manager:inst\|data\[5\] " "Node \"memory_manager:inst\|data\[5\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "MemoryManager.v" "data\[5\]" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/MemoryManager.v" 10 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1609420142408 ""}
{ "Warning" "WSGN_WIRE_LOOP" "memory_manager:inst\|data\[4\] " "Node \"memory_manager:inst\|data\[4\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "MemoryManager.v" "data\[4\]" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/MemoryManager.v" 10 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1609420142408 ""}
{ "Warning" "WSGN_WIRE_LOOP" "memory_manager:inst\|data\[3\] " "Node \"memory_manager:inst\|data\[3\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "MemoryManager.v" "data\[3\]" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/MemoryManager.v" 10 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1609420142408 ""}
{ "Warning" "WSGN_WIRE_LOOP" "memory_manager:inst\|data\[2\] " "Node \"memory_manager:inst\|data\[2\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "MemoryManager.v" "data\[2\]" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/MemoryManager.v" 10 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1609420142408 ""}
{ "Warning" "WSGN_WIRE_LOOP" "memory_manager:inst\|data\[1\] " "Node \"memory_manager:inst\|data\[1\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "MemoryManager.v" "data\[1\]" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/MemoryManager.v" 10 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1609420142408 ""}
{ "Warning" "WSGN_WIRE_LOOP" "memory_manager:inst\|data\[0\] " "Node \"memory_manager:inst\|data\[0\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "MemoryManager.v" "data\[0\]" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/MemoryManager.v" 10 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1609420142408 ""}
{ "Error" "ESGN_EMPTY_TOP_PARTITION" "" "Can't synthesize current design -- Top partition does not contain any logic" {  } {  } 0 12061 "Can't synthesize current design -- Top partition does not contain any logic" 0 0 "Analysis & Synthesis" 0 -1 1609420142847 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1609420142849 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/tsapiv/POC/PureFPGA/Verilog_Components/output_files/Components.map.smsg " "Generated suppressed messages file /home/tsapiv/POC/PureFPGA/Verilog_Components/output_files/Components.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609420142885 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 17 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "938 " "Peak virtual memory: 938 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1609420142923 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Dec 31 15:09:02 2020 " "Processing ended: Thu Dec 31 15:09:02 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1609420142923 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1609420142923 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1609420142923 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1609420142923 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 17 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 17 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1609420143058 ""}
