<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://verilogtorouting.org/" target="_blank">odin</a></h3>
<pre class="test-passed">
description: Tests imported from hdlconv
rc: 0 (means success: 1)
should_fail: 0
tags: hdlconv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p346.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p346.sv</a>
time_elapsed: 0.004s
ram usage: 9632 KB
</pre>
<pre class="log">

odin_II --permissive -o odin.blif -V <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p346.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p346.sv</a>
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

--------------
Odin has decided you MAY fail ... :

WARNING (1)::ARG_ERROR Permissive flag is ON. Undefined behaviour may occur

Using Lut input width of: -1
Verilog: p346.sv --------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we&#39;ll create an abstract syntax tree. Note this tree can be viewed using Grap Viz (see documentation)
Adding file <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p346.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p346.sv</a> to parse list
WARNING (2)::ARG_ERROR <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p346.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p346.sv</a>::1 File (<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p346.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p346.sv</a>) has an unsupported extension (.sv), Odin only supports {  .v .vh }

PARSE_ERROR <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p346.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p346.sv</a>::2 error in parsing: (syntax error, unexpected &#39;,&#39;, expecting &#39;(&#39;)
logic clk1, clk2;
PARSE_ERROR <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p346.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p346.sv</a>::3 error in parsing: (syntax error, unexpected vSYMBOL_ID, expecting &#39;(&#39;)
global clocking sys @(clk1 or clk2); endclocking
WARNING (5)::PARSE_ERROR <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p346.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p346.sv</a>::10 there are no ports for the module (top), all logic will be dropped since it is not driving an output
endmodule
PARSE_ERROR <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p346.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p346.sv</a>::12 error in parsing: (syntax error, unexpected &#39;;&#39;, expecting &#39;(&#39;)
logic subclk1;
PARSE_ERROR <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p346.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p346.sv</a>::13 error in parsing: (syntax error, unexpected vSYMBOL_ID, expecting &#39;(&#39;)
global clocking sub_sys1 @(subclk1); endclocking
PARSE_ERROR <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p346.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p346.sv</a>::15 error in parsing: (syntax error, unexpected vSYMBOL_ID, expecting &#39;(&#39;)
common_sub common();
WARNING (9)::PARSE_ERROR <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p346.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p346.sv</a>::16 there are no ports for the module (subsystem1), all logic will be dropped since it is not driving an output
endmodule
PARSE_ERROR <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p346.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p346.sv</a>::18 error in parsing: (syntax error, unexpected &#39;;&#39;, expecting &#39;(&#39;)
logic subclk2;
PARSE_ERROR <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p346.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p346.sv</a>::19 error in parsing: (syntax error, unexpected vSYMBOL_ID, expecting &#39;(&#39;)
global clocking sub_sys2 @(subclk2); endclocking
PARSE_ERROR <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p346.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p346.sv</a>::21 error in parsing: (syntax error, unexpected vSYMBOL_ID, expecting &#39;(&#39;)
common_sub common();
WARNING (13)::PARSE_ERROR <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p346.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p346.sv</a>::22 there are no ports for the module (subsystem2), all logic will be dropped since it is not driving an output
endmodule
PARSE_ERROR <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p346.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p346.sv</a>::24 error in parsing: (syntax error, unexpected vCFUNC)
always @($global_clock) begin
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
==========================
Detected Top Level Module: N/A
==========================
Empty blif generated, Empty input or no module declared
Elaboration Time: 2.9ms
--------------------------------------------------------------------

--------------------------------------------------------------------
Total time: 3.6ms
Odin ran with exit status: 0
Odin II took 0.00 seconds (max_rss 9.4 MiB)

</pre>
</body>