 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 1
        -transition_time
Design : j1_wb
Version: N-2017.09-SP2
Date   : Thu Dec 14 13:27:28 2017
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: WCCOM   Library: tcbn90lphpwc_ccs
Wire Load Model Mode: segmented

  Startpoint: wb_dat_s[15]
              (input port clocked by clk)
  Endpoint: wb_adr[3] (output port clocked by clk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  j1_wb              TSMC8K_Lowk_Conservative tcbn90lphpwc_ccs

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               7.33       7.33 f
  wb_dat_s[15] (in)                        0.00      0.00       7.33 f
  wb_dat_s[15] (net)            16                   0.00       7.33 f
  U2610/ZN (INVLVTD16)                     0.02      0.02       7.35 r
  n3284 (net)                    1                   0.00       7.35 r
  U4219/ZN (ND2LVTD8)                      0.08      0.06       7.41 f
  n3585 (net)                    5                   0.00       7.41 f
  U4161/ZN (NR2LVTD2P5)                    0.14      0.10       7.51 r
  n3575 (net)                    4                   0.00       7.51 r
  U2573/ZN (ND2HVTD2)                      0.19      0.18       7.69 f
  n3576 (net)                    3                   0.00       7.69 f
  U3859/ZN (ND2LVTD8)                      0.13      0.12       7.81 r
  n4335 (net)                   10                   0.00       7.81 r
  U3141/ZN (INVLVTD10)                     0.06      0.07       7.87 f
  n2353 (net)                   13                   0.00       7.87 f
  U2516/ZN (INVHVTD3)                      0.19      0.14       8.01 r
  n2358 (net)                    9                   0.00       8.01 r
  U2549/ZN (ND2HVTD1)                      0.12      0.13       8.14 f
  n2678 (net)                    1                   0.00       8.14 f
  U2513/ZN (OAI21HVTD0)                    0.16      0.11       8.25 r
  wb_adr[3] (net)                1                   0.00       8.25 r
  wb_adr[3] (out)                          0.16      0.00       8.25 r
  data arrival time                                             8.25

  clock clk (rise edge)                              8.33       8.33
  clock network delay (ideal)                        0.00       8.33
  output external delay                              0.00       8.33
  data required time                                            8.33
  ------------------------------------------------------------------------------------------
  data required time                                            8.33
  data arrival time                                            -8.25
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   0.08


  Startpoint: wb_dat_s[14]
              (input port clocked by clk)
  Endpoint: st0_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: REGIN
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  j1_wb              TSMC8K_Lowk_Conservative tcbn90lphpwc_ccs

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               7.33       7.33 f
  wb_dat_s[14] (in)                        0.00      0.00       7.33 f
  wb_dat_s[14] (net)            13                   0.00       7.33 f
  U4220/ZN (ND2LVTD8)                      0.09      0.05       7.38 r
  n3584 (net)                    5                   0.00       7.38 r
  U3781/ZN (INVLVTD2)                      0.05      0.05       7.43 f
  n2430 (net)                    1                   0.00       7.43 f
  U3209/ZN (ND2D4)                         0.09      0.07       7.50 r
  n3391 (net)                    3                   0.00       7.50 r
  U2982/ZN (INVD2)                         0.05      0.05       7.55 f
  n2408 (net)                    1                   0.00       7.55 f
  U2580/ZN (NR2LVTD4)                      0.10      0.08       7.63 r
  n3335 (net)                    1                   0.00       7.63 r
  U2568/ZN (ND2LVTD6)                      0.11      0.10       7.74 f
  n4304 (net)                   12                   0.00       7.74 f
  U4076/Z (OR2XD1)                         0.06      0.13       7.87 f
  n2548 (net)                    1                   0.00       7.87 f
  U3787/ZN (ND2D1)                         0.06      0.05       7.92 r
  n2451 (net)                    1                   0.00       7.92 r
  U2790/ZN (INVHVTD1)                      0.04      0.06       7.98 f
  n2450 (net)                    1                   0.00       7.98 f
  U2908/ZN (ND2D1)                         0.09      0.06       8.04 r
  n2449 (net)                    1                   0.00       8.04 r
  U2898/ZN (NR2D1P5)                       0.05      0.06       8.10 f
  n2448 (net)                    1                   0.00       8.10 f
  U3389/ZN (AOI31LVTD2)                    0.13      0.09       8.20 r
  n_st0[14] (net)                1                   0.00       8.20 r
  st0_reg_14_/D (SDFCNLVTD1)               0.13      0.00       8.20 r
  data arrival time                                             8.20

  clock clk (rise edge)                              8.33       8.33
  clock network delay (ideal)                        0.00       8.33
  st0_reg_14_/CP (SDFCNLVTD1)                        0.00       8.33 r
  library setup time                                -0.14       8.20
  data required time                                            8.20
  ------------------------------------------------------------------------------------------
  data required time                                            8.20
  data arrival time                                            -8.20
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   0.00


  Startpoint: rsp_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: wb_adr[8] (output port clocked by clk)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_j1_wb TSMC8K_Lowk_Conservative tcbn90lphpwc_ccs
  j1_wb              TSMC8K_Lowk_Conservative tcbn90lphpwc_ccs

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  rsp_reg_2_/CP (SDFCNQHVTD0)              0.00      0.00       0.00 r
  rsp_reg_2_/Q (SDFCNQHVTD0)               0.23      0.47       0.47 r
  rsp[2] (net)                   2                   0.00       0.47 r
  U2630/ZN (INVHVTD1)                      0.19      0.21       0.69 f
  n3803 (net)                    6                   0.00       0.69 f
  U2712/ZN (INVHVTD0)                      1.08      0.68       1.37 r
  n4010 (net)                   10                   0.00       1.37 r
  U3666/ZN (ND3HVTD1)                      0.52      0.60       1.97 f
  n3367 (net)                    4                   0.00       1.97 f
  U3928/ZN (NR2HVTD1)                      1.49      1.04       3.01 r
  n4194 (net)                   16                   0.00       3.01 r
  U4287/ZN (AOI22HVTD0)                    0.39      0.51       3.53 f
  n3448 (net)                    1                   0.00       3.53 f
  U2687/ZN (ND4HVTD0)                      0.21      0.24       3.76 r
  n3449 (net)                    1                   0.00       3.76 r
  U2974/Z (OR2XHVTD1)                      0.07      0.17       3.93 r
  n3461 (net)                    1                   0.00       3.93 r
  U2961/ZN (NR3HVTD0)                      0.17      0.12       4.05 f
  n4146 (net)                    2                   0.00       4.05 f
  U2585/ZN (NR2XHVTD0)                     0.18      0.18       4.23 r
  n4148 (net)                    1                   0.00       4.23 r
  U3758/ZN (AOI22LVTD2)                    0.09      0.10       4.33 f
  n4150 (net)                    1                   0.00       4.33 f
  U3709/ZN (IOA21LVTD2)                    0.12      0.09       4.42 r
  n4250 (net)                    4                   0.00       4.42 r
  U3644/ZN (INVHVTD0)                      0.11      0.12       4.55 f
  n4329 (net)                    2                   0.00       4.55 f
  U2923/ZN (MUX2ND0)                       0.14      0.11       4.66 r
  wb_adr[8] (net)                1                   0.00       4.66 r
  wb_adr[8] (out)                          0.14      0.00       4.66 r
  data arrival time                                             4.66

  clock clk (rise edge)                              8.33       8.33
  clock network delay (ideal)                        0.00       8.33
  output external delay                              0.00       8.33
  data required time                                            8.33
  ------------------------------------------------------------------------------------------
  data required time                                            8.33
  data arrival time                                            -4.66
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   3.68


  Startpoint: dsp_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: st0_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_j1_wb TSMC8K_Lowk_Conservative tcbn90lphpwc_ccs
  j1_wb              TSMC8K_Lowk_Conservative tcbn90lphpwc_ccs

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  dsp_reg_2_/CP (SDFCNHVTD0)               0.00      0.00       0.00 r
  dsp_reg_2_/Q (SDFCNHVTD0)                1.04      0.93       0.93 r
  dsp[2] (net)                  10                   0.00       0.93 r
  U2694/ZN (ND3HVTD0)                      0.74      0.77       1.71 f
  n2826 (net)                    4                   0.00       1.71 f
  U2673/ZN (NR2XLVTD0)                     1.05      0.74       2.45 r
  n3267 (net)                   16                   0.00       2.45 r
  U3947/ZN (AOI22HVTD0)                    0.33      0.45       2.90 f
  n3041 (net)                    1                   0.00       2.90 f
  U2865/ZN (ND2HVTD1)                      0.13      0.17       3.07 r
  n3043 (net)                    1                   0.00       3.07 r
  U2987/ZN (NR2HVTD1)                      0.06      0.08       3.15 f
  n3045 (net)                    1                   0.00       3.15 f
  U3617/ZN (ND2HVTD0)                      0.11      0.10       3.25 r
  n3058 (net)                    1                   0.00       3.25 r
  U4033/ZN (IND2HVTD1)                     0.47      0.37       3.62 r
  wb_dat_m[0] (net)              9                   0.00       3.62 r
  U3482/ZN (INVD1)                         0.15      0.15       3.77 f
  n3968 (net)                    3                   0.00       3.77 f
  U2678/ZN (ND2HVTD0)                      0.18      0.13       3.91 r
  n3293 (net)                    1                   0.00       3.91 r
  U2644/ZN (MAOI222HVTD0)                  0.32      0.21       4.11 f
  n3294 (net)                    1                   0.00       4.11 f
  U2642/ZN (MAOI222HVTD0)                  0.33      0.37       4.48 r
  n3295 (net)                    1                   0.00       4.48 r
  U2637/ZN (MAOI222HVTD0)                  0.31      0.26       4.74 f
  n3296 (net)                    1                   0.00       4.74 f
  U2530/ZN (MAOI222D0)                     0.26      0.26       5.00 r
  n3298 (net)                    1                   0.00       5.00 r
  U2632/ZN (MAOI222HVTD0)                  0.19      0.24       5.24 f
  n3299 (net)                    1                   0.00       5.24 f
  U2533/ZN (MAOI222D0)                     0.26      0.24       5.48 r
  n3300 (net)                    1                   0.00       5.48 r
  U2624/ZN (MAOI222HVTD0)                  0.32      0.23       5.71 f
  n3301 (net)                    1                   0.00       5.71 f
  U2621/ZN (MAOI222HVTD0)                  0.33      0.37       6.08 r
  n3302 (net)                    1                   0.00       6.08 r
  U2616/ZN (MAOI222HVTD0)                  0.33      0.26       6.34 f
  n3305 (net)                    1                   0.00       6.34 f
  U2612/ZN (OAI22HVTD0)                    0.27      0.30       6.64 r
  n3308 (net)                    1                   0.00       6.64 r
  U2752/ZN (OAI22LVTD0)                    0.20      0.14       6.78 f
  n3314 (net)                    1                   0.00       6.78 f
  U2689/ZN (IOA21HVTD0)                    0.23      0.36       7.13 f
  n3323 (net)                    2                   0.00       7.13 f
  U2843/ZN (OAI22D0)                       0.22      0.17       7.30 r
  n4398 (net)                    1                   0.00       7.30 r
  U2837/ZN (ND2D0)                         0.12      0.13       7.43 f
  n3321 (net)                    1                   0.00       7.43 f
  U4221/Z (AN4XLVTD1)                      0.05      0.14       7.56 f
  n3330 (net)                    1                   0.00       7.56 f
  U4119/Z (MUX2LVTD4)                      0.11      0.18       7.74 f
  n4300 (net)                    6                   0.00       7.74 f
  U3869/ZN (INVLVTD10)                     0.08      0.08       7.82 r
  n4229 (net)                   12                   0.00       7.82 r
  U3790/ZN (INVLVTD2)                      0.03      0.04       7.85 f
  n2461 (net)                    1                   0.00       7.85 f
  U3182/ZN (IAO21LVTD1)                    0.10      0.07       7.93 r
  n2460 (net)                    1                   0.00       7.93 r
  U2510/ZN (ND2D1)                         0.07      0.07       8.00 f
  n2459 (net)                    1                   0.00       8.00 f
  U3607/ZN (NR2XLVTD0)                     0.13      0.10       8.10 r
  n2458 (net)                    1                   0.00       8.10 r
  U3389/ZN (AOI31LVTD2)                    0.10      0.09       8.19 f
  n_st0[14] (net)                1                   0.00       8.19 f
  st0_reg_14_/D (SDFCNLVTD1)               0.10      0.00       8.19 f
  data arrival time                                             8.19

  clock clk (rise edge)                              8.33       8.33
  clock network delay (ideal)                        0.00       8.33
  st0_reg_14_/CP (SDFCNLVTD1)                        0.00       8.33 r
  library setup time                                -0.13       8.20
  data required time                                            8.20
  ------------------------------------------------------------------------------------------
  data required time                                            8.20
  data arrival time                                            -8.19
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   0.01


1
