#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Tue Jun 09 00:48:17 2020
# Process ID: 19904
# Log file: E:/VivadoFiles/Verilog-CNN/project_2/vivado.log
# Journal file: E:/VivadoFiles/Verilog-CNN/project_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/VivadoFiles/Verilog-CNN/project_2/project_2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2015.2/data/ip'.
open_project: Time (s): cpu = 00:00:24 ; elapsed = 00:00:10 . Memory (MB): peak = 814.145 ; gain = 208.863
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'LeNet_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/VivadoFiles/Verilog-CNN/project_2/project_2.sim/sim_1/behav'
"xvlog -m64 --relax -prj LeNet_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add_2
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v:3]
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v:4]
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v:8]
WARNING: [VRFC 10-756] identifier MANTISSA_WIDTH is used before its declaration [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v:9]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpMul
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/Conv_PU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_PU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PC_SF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_SF
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/Div_flp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpDiv
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/weights_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weights_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/FC_Layer_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Layer_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh_activation_function.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_activation_function
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/Softmax.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PC_MF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_MF
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/SingleLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LeNet
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LeNet_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/VivadoFiles/Verilog-CNN/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 8c1ae150b43348a2b518771db0cdcfbf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot LeNet_tb_behav xil_defaultlib.LeNet_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.weights_Memory(DATA_WIDTH=16,par...
Compiling module xil_defaultlib.fpMul(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.fp_add_2(EXPONENT_WIDTH=5,MANTIS...
Compiling module xil_defaultlib.PE_FC_ANN(EXPONENT_WIDTH=5,MANTI...
Compiling module xil_defaultlib.FC_Layer_ANN(EXPONENT_WIDTH=5,MA...
Compiling module xil_defaultlib.SingleLayer(EXPONENT_WIDTH=5,MAN...
Compiling module xil_defaultlib.weights_Memory(DATA_WIDTH=16,par...
Compiling module xil_defaultlib.FC_Layer_ANN(EXPONENT_WIDTH=5,MA...
Compiling module xil_defaultlib.SingleLayer(EXPONENT_WIDTH=5,MAN...
Compiling module xil_defaultlib.PE_FC_ANN(EXPONENT_WIDTH=5,MANTI...
Compiling module xil_defaultlib.Conv_PU(EXPONENT_WIDTH=5,MANTISS...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_MF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.tanh(EXPONENT_WIDTH=5,MANTISSA_W...
Compiling module xil_defaultlib.tanh_activation_function(EXPONEN...
Compiling module xil_defaultlib.tanh_activation_function(EXPONEN...
Compiling module xil_defaultlib.exponential(EXPONENT_WIDTH=5,MAN...
Compiling module xil_defaultlib.fpDiv(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.Softmax(EXPONENT_WIDTH=5,MANTISS...
Compiling module xil_defaultlib.LeNet_default
Compiling module xil_defaultlib.LeNet_tb
Compiling module xil_defaultlib.glbl
Waiting for 3 sub-compilation(s) to finish...
Built simulation snapshot LeNet_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source E:/VivadoFiles/Verilog-CNN/project_2/project_2.sim/sim_1/behav/xsim.dir/LeNet_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 527950398 -regid "" -xml E:/VivadoFiles/Verilog-CNN/project_2/project_2.sim/sim_1/behav/xsim.dir/LeNet_tb_behav/webtalk/usa..."
    (file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.sim/sim_1/behav/xsim.dir/LeNet_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Tue Jun 09 00:52:44 2020...
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 835.488 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/VivadoFiles/Verilog-CNN/project_2/project_2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "LeNet_tb_behav -key {Behavioral:sim_1:Functional:LeNet_tb} -tclbatch {LeNet_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source LeNet_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/LeNet_tb/PC3_filters" to the wave window because it has 96000 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 1000ns
WARNING: Too many words specified in data file E:/VivadoFiles/finalT/edited_ones.txt
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LeNet_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 863.352 ; gain = 31.598
add_bp {E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v} 155
add_bp {E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v} 183
add_bp {E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v} 201
add_bp {E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v} 207
add_bp {E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v} 184
add_bp {E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v} 186
remove_bps -file {E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v} -line 186
add_bp {E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v} 187
add_bp {E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v} 218
add_bp {E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v} 222
add_bp {E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v} 234
add_bp {E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v} 239
run all
Stopped at time : 23 ns : File "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v" Line 155
add_bp {E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v} 170
run all
Stopped at time : 371 ns : File "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v" Line 170
add_bp {E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v} 166
remove_bps -file {E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v} -line 170
run all
Stopped at time : 371 ns : File "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v" Line 183
add_bp {E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v} 189
remove_bps -file {E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v} -line 187
add_bp {E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v} 219
remove_bps -file {E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v} -line 218
remove_bps -file {E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v} -line 222
add_bp {E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v} 224
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 863.695 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'LeNet_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/VivadoFiles/Verilog-CNN/project_2/project_2.sim/sim_1/behav'
"xvlog -m64 --relax -prj LeNet_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add_2
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v:3]
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v:4]
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v:8]
WARNING: [VRFC 10-756] identifier MANTISSA_WIDTH is used before its declaration [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v:9]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpMul
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/Conv_PU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_PU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PC_SF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_SF
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/Div_flp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpDiv
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/weights_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weights_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/FC_Layer_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Layer_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh_activation_function.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_activation_function
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/Softmax.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PC_MF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_MF
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/SingleLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LeNet
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LeNet_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/VivadoFiles/Verilog-CNN/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 8c1ae150b43348a2b518771db0cdcfbf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot LeNet_tb_behav xil_defaultlib.LeNet_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.weights_Memory(DATA_WIDTH=16,par...
Compiling module xil_defaultlib.fpMul(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.fp_add_2(EXPONENT_WIDTH=5,MANTIS...
Compiling module xil_defaultlib.PE_FC_ANN(EXPONENT_WIDTH=5,MANTI...
Compiling module xil_defaultlib.FC_Layer_ANN(EXPONENT_WIDTH=5,MA...
Compiling module xil_defaultlib.SingleLayer(EXPONENT_WIDTH=5,MAN...
Compiling module xil_defaultlib.weights_Memory(DATA_WIDTH=16,par...
Compiling module xil_defaultlib.FC_Layer_ANN(EXPONENT_WIDTH=5,MA...
Compiling module xil_defaultlib.SingleLayer(EXPONENT_WIDTH=5,MAN...
Compiling module xil_defaultlib.PE_FC_ANN(EXPONENT_WIDTH=5,MANTI...
Compiling module xil_defaultlib.Conv_PU(EXPONENT_WIDTH=5,MANTISS...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_MF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.tanh(EXPONENT_WIDTH=5,MANTISSA_W...
Compiling module xil_defaultlib.tanh_activation_function(EXPONEN...
Compiling module xil_defaultlib.tanh_activation_function(EXPONEN...
Compiling module xil_defaultlib.exponential(EXPONENT_WIDTH=5,MAN...
Compiling module xil_defaultlib.fpDiv(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.Softmax(EXPONENT_WIDTH=5,MANTISS...
Compiling module xil_defaultlib.LeNet_default
Compiling module xil_defaultlib.LeNet_tb
Compiling module xil_defaultlib.glbl
Waiting for 3 sub-compilation(s) to finish...
Built simulation snapshot LeNet_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source E:/VivadoFiles/Verilog-CNN/project_2/project_2.sim/sim_1/behav/xsim.dir/LeNet_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 4194346711 -regid "" -xml E:/VivadoFiles/Verilog-CNN/project_2/project_2.sim/sim_1/behav/xsim.dir/LeNet_tb_behav/webtalk/us..."
    (file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.sim/sim_1/behav/xsim.dir/LeNet_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Tue Jun 09 01:02:20 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 863.695 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/VivadoFiles/Verilog-CNN/project_2/project_2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "LeNet_tb_behav -key {Behavioral:sim_1:Functional:LeNet_tb} -tclbatch {LeNet_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source LeNet_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/LeNet_tb/PC3_filters" to the wave window because it has 96000 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 1000ns
WARNING: Too many words specified in data file E:/VivadoFiles/finalT/edited_ones.txt
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LeNet_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 867.453 ; gain = 3.758
add_bp {E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v} 186
add_bp {E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v} 188
add_bp {E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v} 200
add_bp {E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v} 205
add_bp {E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v} 219
add_bp {E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v} 223
add_bp {E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v} 235
add_bp {E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v} 240
add_bp {E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v} 255
add_bp {E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v} 184
remove_bps -file {E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v} -line 186
add_bp {E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v} 164
add_bp {E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v} 168
add_bp {E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v} 155
run all
Stopped at time : 23 ns : File "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v" Line 155
run all
Stopped at time : 371 ns : File "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v" Line 164
run all
Stopped at time : 371 ns : File "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v" Line 168
run all
Stopped at time : 371 ns : File "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v" Line 184
run all
Stopped at time : 373 ns : File "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v" Line 155
run all
Stopped at time : 389 ns : File "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v" Line 188
run all
Stopped at time : 389 ns : File "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v" Line 200
run all
Stopped at time : 631 ns : File "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v" Line 205
run all
Stopped at time : 631 ns : File "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v" Line 219
run all
Stopped at time : 649 ns : File "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v" Line 223
run all
Stopped at time : 649 ns : File "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v" Line 235
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 941.691 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'LeNet_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/VivadoFiles/Verilog-CNN/project_2/project_2.sim/sim_1/behav'
"xvlog -m64 --relax -prj LeNet_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add_2
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v:3]
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v:4]
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v:8]
WARNING: [VRFC 10-756] identifier MANTISSA_WIDTH is used before its declaration [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v:9]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpMul
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/Conv_PU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_PU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PC_SF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_SF
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/Div_flp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpDiv
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/weights_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weights_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/FC_Layer_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Layer_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh_activation_function.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_activation_function
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/Softmax.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PC_MF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_MF
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/SingleLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LeNet
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LeNet_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/VivadoFiles/Verilog-CNN/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 8c1ae150b43348a2b518771db0cdcfbf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot LeNet_tb_behav xil_defaultlib.LeNet_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.weights_Memory(DATA_WIDTH=16,par...
Compiling module xil_defaultlib.fpMul(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.fp_add_2(EXPONENT_WIDTH=5,MANTIS...
Compiling module xil_defaultlib.PE_FC_ANN(EXPONENT_WIDTH=5,MANTI...
Compiling module xil_defaultlib.FC_Layer_ANN(EXPONENT_WIDTH=5,MA...
Compiling module xil_defaultlib.SingleLayer(EXPONENT_WIDTH=5,MAN...
Compiling module xil_defaultlib.weights_Memory(DATA_WIDTH=16,par...
Compiling module xil_defaultlib.FC_Layer_ANN(EXPONENT_WIDTH=5,MA...
Compiling module xil_defaultlib.SingleLayer(EXPONENT_WIDTH=5,MAN...
Compiling module xil_defaultlib.PE_FC_ANN(EXPONENT_WIDTH=5,MANTI...
Compiling module xil_defaultlib.Conv_PU(EXPONENT_WIDTH=5,MANTISS...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_MF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.tanh(EXPONENT_WIDTH=5,MANTISSA_W...
Compiling module xil_defaultlib.tanh_activation_function(EXPONEN...
Compiling module xil_defaultlib.tanh_activation_function(EXPONEN...
Compiling module xil_defaultlib.exponential(EXPONENT_WIDTH=5,MAN...
Compiling module xil_defaultlib.fpDiv(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.Softmax(EXPONENT_WIDTH=5,MANTISS...
Compiling module xil_defaultlib.LeNet_default
Compiling module xil_defaultlib.LeNet_tb
Compiling module xil_defaultlib.glbl
Waiting for 3 sub-compilation(s) to finish...
Built simulation snapshot LeNet_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source E:/VivadoFiles/Verilog-CNN/project_2/project_2.sim/sim_1/behav/xsim.dir/LeNet_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 1065548514 -regid "" -xml E:/VivadoFiles/Verilog-CNN/project_2/project_2.sim/sim_1/behav/xsim.dir/LeNet_tb_behav/webtalk/us..."
    (file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.sim/sim_1/behav/xsim.dir/LeNet_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Tue Jun 09 01:10:42 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 941.691 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/VivadoFiles/Verilog-CNN/project_2/project_2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "LeNet_tb_behav -key {Behavioral:sim_1:Functional:LeNet_tb} -tclbatch {LeNet_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source LeNet_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/LeNet_tb/PC3_filters" to the wave window because it has 96000 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 1000ns
WARNING: Too many words specified in data file E:/VivadoFiles/finalT/edited_ones.txt
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LeNet_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 941.691 ; gain = 0.000
add_bp {E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v} 192
add_bp {E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v} 203
add_bp {E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v} 207
add_bp {E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v} 222
run all
Stopped at time : 389 ns : File "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v" Line 192
run all
Stopped at time : 389 ns : File "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v" Line 203
run all
Stopped at time : 631 ns : File "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v" Line 207
add_bp {E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v} 227
add_bp {E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v} 238
remove_bps -file {E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v} -line 207
run all
Stopped at time : 631 ns : File "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v" Line 222
run all
Stopped at time : 649 ns : File "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v" Line 227
run all
Stopped at time : 649 ns : File "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v" Line 238
add_bp {E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v} 242
add_bp {E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v} 257
run all
Stopped at time : 739 ns : File "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v" Line 192
run all
Stopped at time : 739 ns : File "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v" Line 203
run all
Stopped at time : 819 ns : File "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v" Line 242
run all
Stopped at time : 819 ns : File "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v" Line 257
run all
Stopped at time : 981 ns : File "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v" Line 222
run all
Stopped at time : 999 ns : File "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v" Line 227
run all
Stopped at time : 999 ns : File "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v" Line 238
run all
Stopped at time : 1169 ns : File "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v" Line 242
run all
Stopped at time : 1169 ns : File "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v" Line 257
run all
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 941.691 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jun 09 01:54:11 2020...
