<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html>
<head>
    <meta http-equiv="Content-Type" content="text/html;charset=UTF-8">
    <title>Nut/OS API</title>
    <link href="nut_en.css" rel="stylesheet" type="text/css">
    <link href="nut_entabs.css" rel="stylesheet" type="text/css">
</head>
<body>
<!-- Generated by Doxygen 1.5.8 -->
<div class="contents">
<h1>AT91 Support<br>
<small>
[<a class="el" href="group__xg_nut_arch_arm.html">ARM</a>]</small>
</h1>AT91 peripheral registers.  
<a href="#_details">More...</a>
<p>

<p>
<div class="dynheader">
Collaboration diagram for AT91 Support:</div>
<div class="dynsection">
<center><table><tr><td><img src="group__xg_nut_arch_arm_at91.png" border="0" alt="" usemap="#group____xg__nut__arch__arm__at91_map">
<map name="group____xg__nut__arch__arm__at91_map">
<area shape="rect" href="group__xg_emac_sam7x.html" title="SAM7X EMAC registers." alt="SAM7X EMAC" coords="295,5,393,26"><area shape="rect" href="group__xg_at91_efc.html" title="Embedded flash controller registers." alt="Embedded Flash Controller" coords="260,50,428,72"><area shape="rect" href="group__xg_at91_mci.html" title="Multimedia card interface registers." alt="MCI Multimedia Card Interface" coords="249,96,439,117"><area shape="rect" href="group__xg_nut_arch_arm_at91_pio.html" title="Parallel I/O controller registers." alt="Parallel I/O" coords="305,141,383,162"><area shape="rect" href="group__xg_nut_arch_arm_at91_sam9260.html" title="Register definitions." alt="AT91SAM9260" coords="293,186,395,208"><area shape="rect" href="group__xg_nut_arch_at91_dev_watch_dog.html" title="AT91 on-chip watchdog timer." alt="Watchdog Functions" coords="279,232,409,253"><area shape="rect" href="group__xg_nut_arch_arm.html" title="32 Bit RISC processor." alt="ARM" coords="19,685,59,706"><area shape="rect" href="group__xg_nut_arch_arm_at91_ssc.html" title="Serial synchronous controller registers." alt="Serial Synchronous Controller" coords="252,277,436,298"><area shape="rect" href="group__xg_nut_arch_arm_at91_spi.html" title="Serial peripheral interface registers." alt="Serial Peripheral Interface" coords="263,322,425,344"><area shape="rect" href="group__xg_nut_arch_arm_at91_sam7x.html" title="Register definitions." alt="AT91SAM7X" coords="300,368,388,389"><area shape="rect" href="group__xg_nut_arch_arm_at91_emac.html" title="Ethernet MAC module registers." alt="EMAC Module" coords="296,413,392,434"><area shape="rect" href="group__xg_nut_arch_arm_at91_dbgu.html" title="Debug unit registers." alt="Debug Unit" coords="307,458,381,480"><area shape="rect" href="group__xg_nut_arch_arm_at91_matrix.html" title="Bus matrix registers." alt="Bus Matrix" coords="307,504,381,525"><area shape="rect" href="group__xg_dm9161a_regs.html" title="Davicom DM9161A registers." alt="Davicom DM9161A" coords="283,549,405,570"><area shape="rect" href="group__xg_nut_arch_arm_at91_ccfg.html" title="Chip configuration register." alt="Chip Configuration" coords="285,594,403,616"><area shape="rect" href="group__xg_nut_arch_arm_at91_pmc.html" title="Power management controller registers." alt="Power Management Controller" coords="251,640,437,661"><area shape="rect" href="group__xg_nut_arch_arm_at91_pit.html" title="Periodic interval timer registers." alt="Periodic Interval Timer" coords="272,685,416,706"><area shape="rect" href="group__xg_nut_arch_arm_at91x40.html" title="Register definitions." alt="AT91x40" coords="312,730,376,752"><area shape="rect" href="group__xg_nut_arch_arm_at91_sdramc.html" title="SDRAM controller registers." alt="SDRAM Controller" coords="284,776,404,797"><area shape="rect" href="group__xg_at91_spi_mmc.html" title="SPI mode MMC interface registers." alt="SPI Mode MMC Interface" coords="264,821,424,842"><area shape="rect" href="group__xg_nut_arch_arm_at91_rstc.html" title="Reset controller registers." alt="Reset Controller" coords="292,866,396,888"><area shape="rect" href="group__xg_nut_arch_arm_at91_aic.html" title="Advanced interrupt controller registers." alt="AIC: Interrupt Controller" coords="269,912,419,933"><area shape="rect" href="group__xg_nut_arch_arm_at91_smc.html" title="Static memory controller registers." alt="Static Memory Controller" coords="265,957,423,978"><area shape="rect" href="group__xg_nut_arch_arm_at91_ebi.html" title="External bus interface registers." alt="Bus Interface" coords="300,1002,388,1024"><area shape="rect" href="group__xg_nut_arch_arm_at91_twi.html" title="Two wire interface registers." alt="Two Wire Interface" coords="284,1048,404,1069"><area shape="rect" href="group__xg_nut_arch_arm_at91_ps.html" title="Power saving registers." alt="Power Saving" coords="299,1093,389,1114"><area shape="rect" href="group__xg_nut_arch_arm_at91_udp.html" title="Universal serial bus device registers." alt="USB Device Port" coords="289,1138,399,1160"><area shape="rect" href="group__xg_nut_arch_arm_at91_mci.html" title="Multimedia card registers." alt="Multimedia Card" coords="291,1184,397,1205"><area shape="rect" href="group__xg_nut_arch_arm_at91_sf.html" title="Special function registers." alt="Special Function" coords="289,1229,399,1250"><area shape="rect" href="group__xg_nut_arch_arm_at91_tc.html" title="Timer / Counter registers." alt="Timer/Counter" coords="296,1274,392,1296"><area shape="rect" href="group__xg_nut_arch_arm_at91_wd.html" title="Watchdog timer registers." alt="Watchdog Registers" coords="280,1320,408,1341"><area shape="rect" href="group__xg_nut_arch_arm_at91_us.html" title="Universal synchronous / asynchronous receiver / transmitter registers." alt="USART" coords="316,1365,372,1386"></map></td></tr></table></center>
</div>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Modules</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_aic.html">AIC: Interrupt Controller</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Advanced interrupt controller registers. <br></td></tr>

<p>
<tr><td class="memItemLeft" nowrap align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ccfg.html">Chip Configuration</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Chip configuration register. <br></td></tr>

<p>
<tr><td class="memItemLeft" nowrap align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_dbgu.html">Debug Unit</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Debug unit registers. <br></td></tr>

<p>
<tr><td class="memItemLeft" nowrap align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ebi.html">Bus Interface</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">External bus interface registers. <br></td></tr>

<p>
<tr><td class="memItemLeft" nowrap align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_at91_efc.html">Embedded Flash Controller</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Embedded flash controller registers. <br></td></tr>

<p>
<tr><td class="memItemLeft" nowrap align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_emac.html">EMAC Module</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Ethernet MAC module registers. <br></td></tr>

<p>
<tr><td class="memItemLeft" nowrap align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_matrix.html">Bus Matrix</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Bus matrix registers. <br></td></tr>

<p>
<tr><td class="memItemLeft" nowrap align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_mci.html">Multimedia Card</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Multimedia card registers. <br></td></tr>

<p>
<tr><td class="memItemLeft" nowrap align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_at91_mci.html">MCI Multimedia Card Interface</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Multimedia card interface registers. <br></td></tr>

<p>
<tr><td class="memItemLeft" nowrap align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pio.html">Parallel I/O</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Parallel I/O controller registers. <br></td></tr>

<p>
<tr><td class="memItemLeft" nowrap align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pit.html">Periodic Interval Timer</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Periodic interval timer registers. <br></td></tr>

<p>
<tr><td class="memItemLeft" nowrap align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pmc.html">Power Management Controller</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Power management controller registers. <br></td></tr>

<p>
<tr><td class="memItemLeft" nowrap align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ps.html">Power Saving</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Power saving registers. <br></td></tr>

<p>
<tr><td class="memItemLeft" nowrap align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91x40.html">AT91x40</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Register definitions. <br></td></tr>

<p>
<tr><td class="memItemLeft" nowrap align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_rstc.html">Reset Controller</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Reset controller registers. <br></td></tr>

<p>
<tr><td class="memItemLeft" nowrap align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html">AT91SAM7X</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Register definitions. <br></td></tr>

<p>
<tr><td class="memItemLeft" nowrap align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html">AT91SAM9260</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Register definitions. <br></td></tr>

<p>
<tr><td class="memItemLeft" nowrap align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sdramc.html">SDRAM Controller</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">SDRAM controller registers. <br></td></tr>

<p>
<tr><td class="memItemLeft" nowrap align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sf.html">Special Function</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Special function registers. <br></td></tr>

<p>
<tr><td class="memItemLeft" nowrap align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_smc.html">Static Memory Controller</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Static memory controller registers. <br></td></tr>

<p>
<tr><td class="memItemLeft" nowrap align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html">Serial Peripheral Interface</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Serial peripheral interface registers. <br></td></tr>

<p>
<tr><td class="memItemLeft" nowrap align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_at91_spi_mmc.html">SPI Mode MMC Interface</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">SPI mode MMC interface registers. <br></td></tr>

<p>
<tr><td class="memItemLeft" nowrap align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html">Serial Synchronous Controller</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Serial synchronous controller registers. <br></td></tr>

<p>
<tr><td class="memItemLeft" nowrap align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html">Timer/Counter</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Timer / Counter registers. <br></td></tr>

<p>
<tr><td class="memItemLeft" nowrap align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_twi.html">Two Wire Interface</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Two wire interface registers. <br></td></tr>

<p>
<tr><td class="memItemLeft" nowrap align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_udp.html">USB Device Port</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Universal serial bus device registers. <br></td></tr>

<p>
<tr><td class="memItemLeft" nowrap align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html">USART</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Universal synchronous / asynchronous receiver / transmitter registers. <br></td></tr>

<p>
<tr><td class="memItemLeft" nowrap align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_wd.html">Watchdog Registers</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Watchdog timer registers. <br></td></tr>

<p>
<tr><td class="memItemLeft" nowrap align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_at91_dev_watch_dog.html">Watchdog Functions</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">AT91 on-chip watchdog timer. <br></td></tr>

<p>
<tr><td class="memItemLeft" nowrap align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_dm9161a_regs.html">Davicom DM9161A</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Davicom DM9161A registers. <br></td></tr>

<p>
<tr><td class="memItemLeft" nowrap align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_emac_sam7x.html">SAM7X EMAC</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">SAM7X EMAC registers. <br></td></tr>

<p>
<tr><td colspan="2"><br><h2>Defines</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91.html#g76f7ecd2ec145a8b6ffcef9e292ce5d9">IRQ_ENTRY</a>()</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt entry.  <a href="#g76f7ecd2ec145a8b6ffcef9e292ce5d9"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91.html#g82d1a18fca0016aef07f1fe644deec8b">IRQ_EXIT</a>()</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt exit.  <a href="#g82d1a18fca0016aef07f1fe644deec8b"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91.html#g50fe5e9cba44be5ed2f5f05b4da967e2">FIQ_ENTRY</a>()</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Fast interrupt entry.  <a href="#g50fe5e9cba44be5ed2f5f05b4da967e2"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91.html#g9ceb0b30b8ddd28dd23b550d3ac56a56">FIQ_EXIT</a>()</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Fast interrupt exit.  <a href="#g9ceb0b30b8ddd28dd23b550d3ac56a56"></a><br></td></tr>
</table>
<hr><a name="_details"></a><h2>Detailed Description</h2>
AT91 peripheral registers. 
<p>
AT91 is a family of microcontrollers manufactured by Atmel. They are based on the 32-bit RISC microprocessors from ARM. The following members had been tested with Nut/OS:<p>
<ul>
<li>AT91R40008</li><li>AT91SAM7XC256</li><li>AT91SAM9260</li></ul>
<p>
The AT91 peripherals are connected to the 32-bit wide advanced peripheral bus. All registers are word accessible only.<hr><h2>Define Documentation</h2>
<a class="anchor" name="g76f7ecd2ec145a8b6ffcef9e292ce5d9"></a><!-- doxytag: member="at91.h::IRQ_ENTRY" ref="g76f7ecd2ec145a8b6ffcef9e292ce5d9" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IRQ_ENTRY          </td>
          <td>(</td>
&nbsp;</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<b>Value:</b><div class="fragment"><pre class="fragment"><span class="keyword">asm</span> <span class="keyword">volatile</span>(<span class="stringliteral">"sub   lr, lr,#4"</span>          <span class="stringliteral">"\n\t"</span>  <span class="comment">/* Adjust LR */</span> \
                 <span class="stringliteral">"stmfd sp!,{r0-r12,lr}"</span>    <span class="stringliteral">"\n\t"</span>  <span class="comment">/* Save registers on IRQ stack. */</span> \
                 <span class="stringliteral">"mrs   r1, spsr"</span>           <span class="stringliteral">"\n\t"</span>  <span class="comment">/* Save SPSR */</span> \
                 <span class="stringliteral">"stmfd sp!,{r1}"</span>           <span class="stringliteral">"\n\t"</span>)
</pre></div>Interrupt entry. 
<p>

<p>Definition at line <a class="el" href="at91_8h-source.html#l00122">122</a> of file <a class="el" href="at91_8h-source.html">at91.h</a>.</p>

<p>Referenced by <a class="el" href="ax88796_8c-source.html#l00912">NicInterruptEntry()</a>.</p>

</div>
</div><p>
<a class="anchor" name="g82d1a18fca0016aef07f1fe644deec8b"></a><!-- doxytag: member="at91.h::IRQ_EXIT" ref="g82d1a18fca0016aef07f1fe644deec8b" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IRQ_EXIT          </td>
          <td>(</td>
&nbsp;</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<b>Value:</b><div class="fragment"><pre class="fragment"><span class="keyword">asm</span> <span class="keyword">volatile</span>(<span class="stringliteral">"ldmfd sp!, {r1}"</span>          <span class="stringliteral">"\n\t"</span>  <span class="comment">/* Restore SPSR */</span> \
                 <span class="stringliteral">"msr   spsr_c, r1"</span>         <span class="stringliteral">"\n\t"</span>  <span class="comment">/* */</span> \
                 <span class="stringliteral">"ldr   r0, =0xFFFFF000"</span>    <span class="stringliteral">"\n\t"</span>  <span class="comment">/* End of interrupt. */</span> \
                 <span class="stringliteral">"str   r0, [r0, #0x130]"</span>   <span class="stringliteral">"\n\t"</span>  <span class="comment">/* */</span> \
                 <span class="stringliteral">"ldmfd sp!, {r0-r12, pc}^"</span> <span class="stringliteral">"\n\t"</span>)
</pre></div>Interrupt exit. 
<p>

<p>Definition at line <a class="el" href="at91_8h-source.html#l00131">131</a> of file <a class="el" href="at91_8h-source.html">at91.h</a>.</p>

<p>Referenced by <a class="el" href="ax88796_8c-source.html#l00912">NicInterruptEntry()</a>.</p>

</div>
</div><p>
<a class="anchor" name="g50fe5e9cba44be5ed2f5f05b4da967e2"></a><!-- doxytag: member="at91.h::FIQ_ENTRY" ref="g50fe5e9cba44be5ed2f5f05b4da967e2" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIQ_ENTRY          </td>
          <td>(</td>
&nbsp;</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<b>Value:</b><div class="fragment"><pre class="fragment"><span class="keyword">asm</span> <span class="keyword">volatile</span>(<span class="stringliteral">"sub   lr, lr,#4"</span>          <span class="stringliteral">"\n\t"</span>  <span class="comment">/* Adjust LR */</span> \
                 <span class="stringliteral">"stmfd sp!,{r0-r7,lr}"</span>    <span class="stringliteral">"\n\t"</span>  <span class="comment">/* Save registers on IRQ stack. */</span> \
                 <span class="stringliteral">"mrs   r1, spsr"</span>           <span class="stringliteral">"\n\t"</span>  <span class="comment">/* Save SPSR */</span> \
                 <span class="stringliteral">"stmfd sp!,{r1}"</span>           <span class="stringliteral">"\n\t"</span>)
</pre></div>Fast interrupt entry. 
<p>

<p>Definition at line <a class="el" href="at91_8h-source.html#l00141">141</a> of file <a class="el" href="at91_8h-source.html">at91.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g9ceb0b30b8ddd28dd23b550d3ac56a56"></a><!-- doxytag: member="at91.h::FIQ_EXIT" ref="g9ceb0b30b8ddd28dd23b550d3ac56a56" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIQ_EXIT          </td>
          <td>(</td>
&nbsp;</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<b>Value:</b><div class="fragment"><pre class="fragment"><span class="keyword">asm</span> <span class="keyword">volatile</span>(<span class="stringliteral">"ldmfd sp!, {r1}"</span>          <span class="stringliteral">"\n\t"</span>  <span class="comment">/* Restore SPSR */</span> \
                 <span class="stringliteral">"msr   spsr_c, r1"</span>         <span class="stringliteral">"\n\t"</span>  <span class="comment">/* */</span> \
                 <span class="stringliteral">"ldr   r0, =0xFFFFF000"</span>    <span class="stringliteral">"\n\t"</span>  <span class="comment">/* End of interrupt. */</span> \
                 <span class="stringliteral">"str   r0, [r0, #0x130]"</span>   <span class="stringliteral">"\n\t"</span>  <span class="comment">/* */</span> \
                 <span class="stringliteral">"ldmfd sp!, {r0-r7, pc}^"</span> <span class="stringliteral">"\n\t"</span>)
</pre></div>Fast interrupt exit. 
<p>

<p>Definition at line <a class="el" href="at91_8h-source.html#l00150">150</a> of file <a class="el" href="at91_8h-source.html">at91.h</a>.</p>

</div>
</div><p>
</div>
<hr>
<address>
  <small>
    &copy;&nbsp;2000-2007 by egnite Software GmbH - 
    visit <a href="http://www.ethernut.de/">http://www.ethernut.de/</a>
  </small>
</address>
</body>
</html>
